Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul 27 01:18:18 2023
| Host         : nb running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_axi_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu/sramaxibridge_item/FSM_onehot_r_cs_reg[0]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg[1]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 203 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.105        0.000                      0                45006        0.034        0.000                      0                45006        3.000        0.000                       0                 13169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll   {0.000 8.077}      16.154          61.905          
  sys_clk_clk_pll   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk_clk_pll         0.105        0.000                      0                31080        0.042        0.000                      0                31080        6.827        0.000                       0                 10667  
  sys_clk_clk_pll         0.136        0.000                      0                13706        0.034        0.000                      0                13706        3.750        0.000                       0                  2498  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll         13.767        0.000                      0                  111        0.178        0.000                      0                  111  
**async_default**  sys_clk_clk_pll    sys_clk_clk_pll          7.645        0.000                      0                  109        0.391        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 4.562ns (28.535%)  route 11.425ns (71.465%))
  Logic Levels:           22  (CARRY4=10 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 14.206 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.626    -2.342    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X80Y123        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/Q
                         net (fo=57, routed)          2.387     0.563    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[49]
    SLICE_X22Y129        LUT5 (Prop_lut5_I1_O)        0.124     0.687 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___115_i_6/O
                         net (fo=2, routed)           0.945     1.632    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/pp4[15]
    SLICE_X22Y134        LUT3 (Prop_lut3_I1_O)        0.148     1.780 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___121_i_1/O
                         net (fo=4, routed)           0.717     2.497    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[152]_11
    SLICE_X36Y135        LUT2 (Prop_lut2_I1_O)        0.328     2.825 f  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___118_i_4/O
                         net (fo=3, routed)           0.646     3.471    u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/to_now_obus[91]_i_85_0
    SLICE_X37Y134        LUT5 (Prop_lut5_I3_O)        0.150     3.621 r  u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/i___119/O
                         net (fo=4, routed)           0.840     4.461    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[79]_i_33_1[8]
    SLICE_X38Y136        LUT4 (Prop_lut4_I3_O)        0.352     4.813 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_86/O
                         net (fo=2, routed)           0.992     5.805    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c10/sum0[25]
    SLICE_X41Y136        LUT5 (Prop_lut5_I3_O)        0.326     6.131 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_64/O
                         net (fo=2, routed)           0.522     6.653    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[25]
    SLICE_X42Y136        LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_51/O
                         net (fo=1, routed)           0.624     7.401    mycpu_cache_item/cpu/ExStageI/EXI1/ALU/wallace_mul_item/sum[25]
    SLICE_X44Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.921 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.921    ALU/wallace_mul_item/to_now_obus_reg[91]_i_33_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.038    ALU/wallace_mul_item/to_now_obus_reg[67]_i_12_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.155    ALU/wallace_mul_item/to_now_obus_reg[67]_i_6_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.272 r  ALU/wallace_mul_item/to_now_obus_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.272    ALU/wallace_mul_item/to_now_obus_reg[71]_i_6_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.389 r  ALU/wallace_mul_item/to_now_obus_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.389    ALU/wallace_mul_item/to_now_obus_reg[75]_i_6_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.506 r  ALU/wallace_mul_item/to_now_obus_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.506    ALU/wallace_mul_item/to_now_obus_reg[79]_i_6_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.623 r  ALU/wallace_mul_item/to_now_obus_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.623    ALU/wallace_mul_item/to_now_obus_reg[83]_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.740 r  ALU/wallace_mul_item/to_now_obus_reg[87]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.740    ALU/wallace_mul_item/to_now_obus_reg[87]_i_7_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.857 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[92]_i_3_0[0]
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.096 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/ALU/wallace_mul_item/to_now_obus_reg[95]_i_7/O[2]
                         net (fo=1, routed)           1.110    10.206    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/mul_result[62]
    SLICE_X62Y136        LUT6 (Prop_lut6_I0_O)        0.301    10.507 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[94]_i_3/O
                         net (fo=1, routed)           0.452    10.959    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[30]
    SLICE_X63Y136        LUT5 (Prop_lut5_I2_O)        0.124    11.083 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[94]_i_1/O
                         net (fo=5, routed)           0.489    11.572    u_cpu/mycpu_cache_item/cpu/DRI/pre_to_ibus[30]
    SLICE_X67Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.696 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[345]_i_2/O
                         net (fo=1, routed)           0.715    12.411    u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[345]_i_2_n_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I0_O)        0.124    12.535 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[345]_i_1/O
                         net (fo=3, routed)           0.986    13.522    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[757][62]
    SLICE_X79Y139        LUT3 (Prop_lut3_I2_O)        0.124    13.646 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[203]_i_1/O
                         net (fo=1, routed)           0.000    13.646    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_1[139]
    SLICE_X79Y139        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.522    14.206    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X79Y139        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[203]/C
                         clock pessimism             -0.418    13.788    
                         clock uncertainty           -0.070    13.718    
    SLICE_X79Y139        FDRE (Setup_fdre_C_D)        0.032    13.750    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[203]
  -------------------------------------------------------------------
                         required time                         13.750    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[458]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.980ns  (logic 4.555ns (28.504%)  route 11.425ns (71.496%))
  Logic Levels:           22  (CARRY4=10 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 14.206 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.626    -2.342    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X80Y123        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/Q
                         net (fo=57, routed)          2.387     0.563    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[49]
    SLICE_X22Y129        LUT5 (Prop_lut5_I1_O)        0.124     0.687 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___115_i_6/O
                         net (fo=2, routed)           0.945     1.632    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/pp4[15]
    SLICE_X22Y134        LUT3 (Prop_lut3_I1_O)        0.148     1.780 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___121_i_1/O
                         net (fo=4, routed)           0.717     2.497    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[152]_11
    SLICE_X36Y135        LUT2 (Prop_lut2_I1_O)        0.328     2.825 f  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___118_i_4/O
                         net (fo=3, routed)           0.646     3.471    u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/to_now_obus[91]_i_85_0
    SLICE_X37Y134        LUT5 (Prop_lut5_I3_O)        0.150     3.621 r  u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/i___119/O
                         net (fo=4, routed)           0.840     4.461    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[79]_i_33_1[8]
    SLICE_X38Y136        LUT4 (Prop_lut4_I3_O)        0.352     4.813 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_86/O
                         net (fo=2, routed)           0.992     5.805    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c10/sum0[25]
    SLICE_X41Y136        LUT5 (Prop_lut5_I3_O)        0.326     6.131 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_64/O
                         net (fo=2, routed)           0.522     6.653    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[25]
    SLICE_X42Y136        LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_51/O
                         net (fo=1, routed)           0.624     7.401    mycpu_cache_item/cpu/ExStageI/EXI1/ALU/wallace_mul_item/sum[25]
    SLICE_X44Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.921 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.921    ALU/wallace_mul_item/to_now_obus_reg[91]_i_33_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.038    ALU/wallace_mul_item/to_now_obus_reg[67]_i_12_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.155    ALU/wallace_mul_item/to_now_obus_reg[67]_i_6_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.272 r  ALU/wallace_mul_item/to_now_obus_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.272    ALU/wallace_mul_item/to_now_obus_reg[71]_i_6_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.389 r  ALU/wallace_mul_item/to_now_obus_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.389    ALU/wallace_mul_item/to_now_obus_reg[75]_i_6_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.506 r  ALU/wallace_mul_item/to_now_obus_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.506    ALU/wallace_mul_item/to_now_obus_reg[79]_i_6_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.623 r  ALU/wallace_mul_item/to_now_obus_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.623    ALU/wallace_mul_item/to_now_obus_reg[83]_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.740 r  ALU/wallace_mul_item/to_now_obus_reg[87]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.740    ALU/wallace_mul_item/to_now_obus_reg[87]_i_7_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.857 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[92]_i_3_0[0]
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.096 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/ALU/wallace_mul_item/to_now_obus_reg[95]_i_7/O[2]
                         net (fo=1, routed)           1.110    10.206    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/mul_result[62]
    SLICE_X62Y136        LUT6 (Prop_lut6_I0_O)        0.301    10.507 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[94]_i_3/O
                         net (fo=1, routed)           0.452    10.959    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[30]
    SLICE_X63Y136        LUT5 (Prop_lut5_I2_O)        0.124    11.083 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[94]_i_1/O
                         net (fo=5, routed)           0.489    11.572    u_cpu/mycpu_cache_item/cpu/DRI/pre_to_ibus[30]
    SLICE_X67Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.696 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[345]_i_2/O
                         net (fo=1, routed)           0.715    12.411    u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[345]_i_2_n_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I0_O)        0.124    12.535 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[345]_i_1/O
                         net (fo=3, routed)           0.986    13.522    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[757][62]
    SLICE_X79Y139        LUT3 (Prop_lut3_I0_O)        0.117    13.639 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[458]_i_1/O
                         net (fo=1, routed)           0.000    13.639    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_1[325]
    SLICE_X79Y139        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[458]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.522    14.206    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X79Y139        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[458]/C
                         clock pessimism             -0.418    13.788    
                         clock uncertainty           -0.070    13.718    
    SLICE_X79Y139        FDRE (Setup_fdre_C_D)        0.075    13.793    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[458]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.910ns  (logic 4.534ns (28.498%)  route 11.376ns (71.502%))
  Logic Levels:           21  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 14.208 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.626    -2.342    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X80Y123        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/Q
                         net (fo=57, routed)          2.387     0.563    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[49]
    SLICE_X22Y129        LUT5 (Prop_lut5_I1_O)        0.124     0.687 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___115_i_6/O
                         net (fo=2, routed)           0.945     1.632    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/pp4[15]
    SLICE_X22Y134        LUT3 (Prop_lut3_I1_O)        0.148     1.780 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___121_i_1/O
                         net (fo=4, routed)           0.717     2.497    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[152]_11
    SLICE_X36Y135        LUT2 (Prop_lut2_I1_O)        0.328     2.825 f  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___118_i_4/O
                         net (fo=3, routed)           0.646     3.471    u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/to_now_obus[91]_i_85_0
    SLICE_X37Y134        LUT5 (Prop_lut5_I3_O)        0.150     3.621 r  u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/i___119/O
                         net (fo=4, routed)           0.840     4.461    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[79]_i_33_1[8]
    SLICE_X38Y136        LUT4 (Prop_lut4_I3_O)        0.352     4.813 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_86/O
                         net (fo=2, routed)           0.992     5.805    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c10/sum0[25]
    SLICE_X41Y136        LUT5 (Prop_lut5_I3_O)        0.326     6.131 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_64/O
                         net (fo=2, routed)           0.522     6.653    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[25]
    SLICE_X42Y136        LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_51/O
                         net (fo=1, routed)           0.624     7.401    mycpu_cache_item/cpu/ExStageI/EXI1/ALU/wallace_mul_item/sum[25]
    SLICE_X44Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.921 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.921    ALU/wallace_mul_item/to_now_obus_reg[91]_i_33_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.038    ALU/wallace_mul_item/to_now_obus_reg[67]_i_12_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.155    ALU/wallace_mul_item/to_now_obus_reg[67]_i_6_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.272 r  ALU/wallace_mul_item/to_now_obus_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.272    ALU/wallace_mul_item/to_now_obus_reg[71]_i_6_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.389 r  ALU/wallace_mul_item/to_now_obus_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.389    ALU/wallace_mul_item/to_now_obus_reg[75]_i_6_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.506 r  ALU/wallace_mul_item/to_now_obus_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.506    ALU/wallace_mul_item/to_now_obus_reg[79]_i_6_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.623 r  ALU/wallace_mul_item/to_now_obus_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.623    ALU/wallace_mul_item/to_now_obus_reg[83]_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.740 r  ALU/wallace_mul_item/to_now_obus_reg[87]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.740    ALU/wallace_mul_item/to_now_obus_reg[87]_i_7_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.063 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_7/O[1]
                         net (fo=1, routed)           0.719     9.782    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[91][57]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.306    10.088 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[89]_i_3/O
                         net (fo=1, routed)           0.668    10.757    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[25]
    SLICE_X63Y135        LUT5 (Prop_lut5_I2_O)        0.124    10.881 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[89]_i_1/O
                         net (fo=5, routed)           0.520    11.401    u_cpu/mycpu_cache_item/cpu/DRI/pre_to_ibus[25]
    SLICE_X63Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.525 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[340]_i_2/O
                         net (fo=1, routed)           0.598    12.123    u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[340]_i_2_n_0
    SLICE_X66Y136        LUT5 (Prop_lut5_I0_O)        0.124    12.247 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[340]_i_1/O
                         net (fo=3, routed)           1.197    13.444    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[757][57]
    SLICE_X73Y122        LUT3 (Prop_lut3_I2_O)        0.124    13.568 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[198]_i_1/O
                         net (fo=1, routed)           0.000    13.568    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_1[134]
    SLICE_X73Y122        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.524    14.208    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X73Y122        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[198]/C
                         clock pessimism             -0.418    13.790    
                         clock uncertainty           -0.070    13.720    
    SLICE_X73Y122        FDRE (Setup_fdre_C_D)        0.029    13.749    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[198]
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[142]_rep/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.827ns  (logic 3.832ns (24.212%)  route 11.995ns (75.788%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 14.211 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.626    -2.342    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X80Y123        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/Q
                         net (fo=57, routed)          2.387     0.563    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[49]
    SLICE_X22Y129        LUT5 (Prop_lut5_I1_O)        0.124     0.687 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___115_i_6/O
                         net (fo=2, routed)           0.945     1.632    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/pp4[15]
    SLICE_X22Y134        LUT3 (Prop_lut3_I1_O)        0.148     1.780 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___121_i_1/O
                         net (fo=4, routed)           0.717     2.497    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[152]_11
    SLICE_X36Y135        LUT2 (Prop_lut2_I1_O)        0.328     2.825 f  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___118_i_4/O
                         net (fo=3, routed)           0.646     3.471    u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/to_now_obus[91]_i_85_0
    SLICE_X37Y134        LUT5 (Prop_lut5_I3_O)        0.150     3.621 r  u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/i___119/O
                         net (fo=4, routed)           0.840     4.461    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[79]_i_33_1[8]
    SLICE_X38Y136        LUT4 (Prop_lut4_I3_O)        0.352     4.813 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_86/O
                         net (fo=2, routed)           0.992     5.805    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c10/sum0[25]
    SLICE_X41Y136        LUT5 (Prop_lut5_I3_O)        0.326     6.131 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_64/O
                         net (fo=2, routed)           0.522     6.653    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[25]
    SLICE_X42Y136        LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_51/O
                         net (fo=1, routed)           0.624     7.401    mycpu_cache_item/cpu/ExStageI/EXI1/ALU/wallace_mul_item/sum[25]
    SLICE_X44Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.921 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.921    ALU/wallace_mul_item/to_now_obus_reg[91]_i_33_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.038    ALU/wallace_mul_item/to_now_obus_reg[67]_i_12_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.361 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_6/O[1]
                         net (fo=1, routed)           1.074     9.435    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[91][33]
    SLICE_X56Y124        LUT6 (Prop_lut6_I0_O)        0.306     9.741 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[65]_i_3/O
                         net (fo=1, routed)           0.706    10.447    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[1]
    SLICE_X64Y122        LUT5 (Prop_lut5_I2_O)        0.124    10.571 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[65]_i_1/O
                         net (fo=5, routed)           0.660    11.231    u_cpu/mycpu_cache_item/cpu/DRI/pre_to_ibus[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.355 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[284]_i_2/O
                         net (fo=1, routed)           0.286    11.641    u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[284]_i_2_n_0
    SLICE_X64Y127        LUT5 (Prop_lut5_I0_O)        0.124    11.765 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[284]_i_1/O
                         net (fo=4, routed)           0.833    12.598    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[757][1]
    SLICE_X55Y125        LUT4 (Prop_lut4_I1_O)        0.124    12.722 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[142]_rep_i_1/O
                         net (fo=1, routed)           0.763    13.485    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[142]_rep_2
    SLICE_X65Y124        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[142]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.527    14.211    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X65Y124        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[142]_rep/C
                         clock pessimism             -0.418    13.793    
                         clock uncertainty           -0.070    13.723    
    SLICE_X65Y124        FDRE (Setup_fdre_C_D)       -0.047    13.676    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[142]_rep
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                         -13.485    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[453]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.904ns  (logic 4.528ns (28.471%)  route 11.376ns (71.529%))
  Logic Levels:           21  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 14.208 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.626    -2.342    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X80Y123        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/Q
                         net (fo=57, routed)          2.387     0.563    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[49]
    SLICE_X22Y129        LUT5 (Prop_lut5_I1_O)        0.124     0.687 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___115_i_6/O
                         net (fo=2, routed)           0.945     1.632    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/pp4[15]
    SLICE_X22Y134        LUT3 (Prop_lut3_I1_O)        0.148     1.780 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___121_i_1/O
                         net (fo=4, routed)           0.717     2.497    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[152]_11
    SLICE_X36Y135        LUT2 (Prop_lut2_I1_O)        0.328     2.825 f  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___118_i_4/O
                         net (fo=3, routed)           0.646     3.471    u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/to_now_obus[91]_i_85_0
    SLICE_X37Y134        LUT5 (Prop_lut5_I3_O)        0.150     3.621 r  u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/i___119/O
                         net (fo=4, routed)           0.840     4.461    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[79]_i_33_1[8]
    SLICE_X38Y136        LUT4 (Prop_lut4_I3_O)        0.352     4.813 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_86/O
                         net (fo=2, routed)           0.992     5.805    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c10/sum0[25]
    SLICE_X41Y136        LUT5 (Prop_lut5_I3_O)        0.326     6.131 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_64/O
                         net (fo=2, routed)           0.522     6.653    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[25]
    SLICE_X42Y136        LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_51/O
                         net (fo=1, routed)           0.624     7.401    mycpu_cache_item/cpu/ExStageI/EXI1/ALU/wallace_mul_item/sum[25]
    SLICE_X44Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.921 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.921    ALU/wallace_mul_item/to_now_obus_reg[91]_i_33_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.038    ALU/wallace_mul_item/to_now_obus_reg[67]_i_12_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.155    ALU/wallace_mul_item/to_now_obus_reg[67]_i_6_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.272 r  ALU/wallace_mul_item/to_now_obus_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.272    ALU/wallace_mul_item/to_now_obus_reg[71]_i_6_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.389 r  ALU/wallace_mul_item/to_now_obus_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.389    ALU/wallace_mul_item/to_now_obus_reg[75]_i_6_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.506 r  ALU/wallace_mul_item/to_now_obus_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.506    ALU/wallace_mul_item/to_now_obus_reg[79]_i_6_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.623 r  ALU/wallace_mul_item/to_now_obus_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.623    ALU/wallace_mul_item/to_now_obus_reg[83]_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.740 r  ALU/wallace_mul_item/to_now_obus_reg[87]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.740    ALU/wallace_mul_item/to_now_obus_reg[87]_i_7_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.063 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_7/O[1]
                         net (fo=1, routed)           0.719     9.782    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[91][57]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.306    10.088 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[89]_i_3/O
                         net (fo=1, routed)           0.668    10.757    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[25]
    SLICE_X63Y135        LUT5 (Prop_lut5_I2_O)        0.124    10.881 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[89]_i_1/O
                         net (fo=5, routed)           0.520    11.401    u_cpu/mycpu_cache_item/cpu/DRI/pre_to_ibus[25]
    SLICE_X63Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.525 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[340]_i_2/O
                         net (fo=1, routed)           0.598    12.123    u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[340]_i_2_n_0
    SLICE_X66Y136        LUT5 (Prop_lut5_I0_O)        0.124    12.247 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[340]_i_1/O
                         net (fo=3, routed)           1.197    13.444    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[757][57]
    SLICE_X73Y122        LUT3 (Prop_lut3_I0_O)        0.118    13.562 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[453]_i_1/O
                         net (fo=1, routed)           0.000    13.562    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_1[320]
    SLICE_X73Y122        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[453]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.524    14.208    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X73Y122        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[453]/C
                         clock pessimism             -0.418    13.790    
                         clock uncertainty           -0.070    13.720    
    SLICE_X73Y122        FDRE (Setup_fdre_C_D)        0.075    13.795    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[453]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.823ns  (logic 4.417ns (27.915%)  route 11.406ns (72.085%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 14.186 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.626    -2.342    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X80Y123        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/Q
                         net (fo=57, routed)          2.387     0.563    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[49]
    SLICE_X22Y129        LUT5 (Prop_lut5_I1_O)        0.124     0.687 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___115_i_6/O
                         net (fo=2, routed)           0.945     1.632    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/pp4[15]
    SLICE_X22Y134        LUT3 (Prop_lut3_I1_O)        0.148     1.780 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___121_i_1/O
                         net (fo=4, routed)           0.717     2.497    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[152]_11
    SLICE_X36Y135        LUT2 (Prop_lut2_I1_O)        0.328     2.825 f  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___118_i_4/O
                         net (fo=3, routed)           0.646     3.471    u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/to_now_obus[91]_i_85_0
    SLICE_X37Y134        LUT5 (Prop_lut5_I3_O)        0.150     3.621 r  u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/i___119/O
                         net (fo=4, routed)           0.840     4.461    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[79]_i_33_1[8]
    SLICE_X38Y136        LUT4 (Prop_lut4_I3_O)        0.352     4.813 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_86/O
                         net (fo=2, routed)           0.992     5.805    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c10/sum0[25]
    SLICE_X41Y136        LUT5 (Prop_lut5_I3_O)        0.326     6.131 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_64/O
                         net (fo=2, routed)           0.522     6.653    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[25]
    SLICE_X42Y136        LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_51/O
                         net (fo=1, routed)           0.624     7.401    mycpu_cache_item/cpu/ExStageI/EXI1/ALU/wallace_mul_item/sum[25]
    SLICE_X44Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.921 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.921    ALU/wallace_mul_item/to_now_obus_reg[91]_i_33_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.038    ALU/wallace_mul_item/to_now_obus_reg[67]_i_12_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.155    ALU/wallace_mul_item/to_now_obus_reg[67]_i_6_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.272 r  ALU/wallace_mul_item/to_now_obus_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.272    ALU/wallace_mul_item/to_now_obus_reg[71]_i_6_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.389 r  ALU/wallace_mul_item/to_now_obus_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.389    ALU/wallace_mul_item/to_now_obus_reg[75]_i_6_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.506 r  ALU/wallace_mul_item/to_now_obus_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.506    ALU/wallace_mul_item/to_now_obus_reg[79]_i_6_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.623 r  ALU/wallace_mul_item/to_now_obus_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.623    ALU/wallace_mul_item/to_now_obus_reg[83]_i_6_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.946 r  ALU/wallace_mul_item/to_now_obus_reg[87]_i_7/O[1]
                         net (fo=1, routed)           1.048     9.994    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[91][53]
    SLICE_X59Y131        LUT6 (Prop_lut6_I0_O)        0.306    10.300 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[85]_i_3/O
                         net (fo=1, routed)           0.264    10.565    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[21]
    SLICE_X59Y131        LUT5 (Prop_lut5_I2_O)        0.124    10.689 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[85]_i_1/O
                         net (fo=5, routed)           0.691    11.380    u_cpu/mycpu_cache_item/cpu/DRI/pre_to_ibus[21]
    SLICE_X63Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[304]_i_2/O
                         net (fo=1, routed)           0.599    12.103    u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[304]_i_2_n_0
    SLICE_X67Y131        LUT5 (Prop_lut5_I0_O)        0.124    12.227 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[304]_i_1/O
                         net (fo=2, routed)           1.130    13.357    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[757][21]
    SLICE_X82Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.481 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[162]_i_1/O
                         net (fo=1, routed)           0.000    13.481    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_1[98]
    SLICE_X82Y124        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.502    14.186    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X82Y124        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[162]/C
                         clock pessimism             -0.418    13.768    
                         clock uncertainty           -0.070    13.698    
    SLICE_X82Y124        FDRE (Setup_fdre_C_D)        0.029    13.727    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[162]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                         -13.481    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.895ns  (logic 3.832ns (24.108%)  route 12.063ns (75.892%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 14.208 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.626    -2.342    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X80Y123        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/Q
                         net (fo=57, routed)          2.387     0.563    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[49]
    SLICE_X22Y129        LUT5 (Prop_lut5_I1_O)        0.124     0.687 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___115_i_6/O
                         net (fo=2, routed)           0.945     1.632    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/pp4[15]
    SLICE_X22Y134        LUT3 (Prop_lut3_I1_O)        0.148     1.780 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___121_i_1/O
                         net (fo=4, routed)           0.717     2.497    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[152]_11
    SLICE_X36Y135        LUT2 (Prop_lut2_I1_O)        0.328     2.825 f  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___118_i_4/O
                         net (fo=3, routed)           0.646     3.471    u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/to_now_obus[91]_i_85_0
    SLICE_X37Y134        LUT5 (Prop_lut5_I3_O)        0.150     3.621 r  u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/i___119/O
                         net (fo=4, routed)           0.840     4.461    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[79]_i_33_1[8]
    SLICE_X38Y136        LUT4 (Prop_lut4_I3_O)        0.352     4.813 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_86/O
                         net (fo=2, routed)           0.992     5.805    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c10/sum0[25]
    SLICE_X41Y136        LUT5 (Prop_lut5_I3_O)        0.326     6.131 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_64/O
                         net (fo=2, routed)           0.522     6.653    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[25]
    SLICE_X42Y136        LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_51/O
                         net (fo=1, routed)           0.624     7.401    mycpu_cache_item/cpu/ExStageI/EXI1/ALU/wallace_mul_item/sum[25]
    SLICE_X44Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.921 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.921    ALU/wallace_mul_item/to_now_obus_reg[91]_i_33_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.038    ALU/wallace_mul_item/to_now_obus_reg[67]_i_12_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.361 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_6/O[1]
                         net (fo=1, routed)           1.074     9.435    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[91][33]
    SLICE_X56Y124        LUT6 (Prop_lut6_I0_O)        0.306     9.741 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[65]_i_3/O
                         net (fo=1, routed)           0.706    10.447    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[1]
    SLICE_X64Y122        LUT5 (Prop_lut5_I2_O)        0.124    10.571 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[65]_i_1/O
                         net (fo=5, routed)           0.663    11.234    u_cpu/mycpu_cache_item/cpu/DRI/pre_to_ibus[1]
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.358 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[316]_i_2/O
                         net (fo=1, routed)           0.903    12.261    u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[316]_i_2_n_0
    SLICE_X57Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.385 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[316]_i_1/O
                         net (fo=3, routed)           1.045    13.429    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[757][33]
    SLICE_X66Y124        LUT3 (Prop_lut3_I2_O)        0.124    13.553 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[174]_i_1/O
                         net (fo=1, routed)           0.000    13.553    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_1[110]
    SLICE_X66Y124        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.524    14.208    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X66Y124        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[174]/C
                         clock pessimism             -0.418    13.790    
                         clock uncertainty           -0.070    13.720    
    SLICE_X66Y124        FDRE (Setup_fdre_C_D)        0.081    13.801    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[174]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.745ns  (logic 3.708ns (23.550%)  route 12.037ns (76.450%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 14.202 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.626    -2.342    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X80Y123        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/Q
                         net (fo=57, routed)          2.387     0.563    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[49]
    SLICE_X22Y129        LUT5 (Prop_lut5_I1_O)        0.124     0.687 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___115_i_6/O
                         net (fo=2, routed)           0.945     1.632    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/pp4[15]
    SLICE_X22Y134        LUT3 (Prop_lut3_I1_O)        0.148     1.780 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___121_i_1/O
                         net (fo=4, routed)           0.717     2.497    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[152]_11
    SLICE_X36Y135        LUT2 (Prop_lut2_I1_O)        0.328     2.825 f  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___118_i_4/O
                         net (fo=3, routed)           0.646     3.471    u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/to_now_obus[91]_i_85_0
    SLICE_X37Y134        LUT5 (Prop_lut5_I3_O)        0.150     3.621 r  u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/i___119/O
                         net (fo=4, routed)           0.840     4.461    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[79]_i_33_1[8]
    SLICE_X38Y136        LUT4 (Prop_lut4_I3_O)        0.352     4.813 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_86/O
                         net (fo=2, routed)           0.992     5.805    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c10/sum0[25]
    SLICE_X41Y136        LUT5 (Prop_lut5_I3_O)        0.326     6.131 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_64/O
                         net (fo=2, routed)           0.522     6.653    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[25]
    SLICE_X42Y136        LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_51/O
                         net (fo=1, routed)           0.624     7.401    mycpu_cache_item/cpu/ExStageI/EXI1/ALU/wallace_mul_item/sum[25]
    SLICE_X44Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.921 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.921    ALU/wallace_mul_item/to_now_obus_reg[91]_i_33_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.038    ALU/wallace_mul_item/to_now_obus_reg[67]_i_12_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.361 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_6/O[1]
                         net (fo=1, routed)           1.074     9.435    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[91][33]
    SLICE_X56Y124        LUT6 (Prop_lut6_I0_O)        0.306     9.741 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[65]_i_3/O
                         net (fo=1, routed)           0.706    10.447    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[1]
    SLICE_X64Y122        LUT5 (Prop_lut5_I2_O)        0.124    10.571 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[65]_i_1/O
                         net (fo=5, routed)           0.663    11.234    u_cpu/mycpu_cache_item/cpu/DRI/pre_to_ibus[1]
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.358 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[316]_i_2/O
                         net (fo=1, routed)           0.903    12.261    u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[316]_i_2_n_0
    SLICE_X57Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.385 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[316]_i_1/O
                         net (fo=3, routed)           1.019    13.404    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_1[195]
    SLICE_X74Y124        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.518    14.202    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X74Y124        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[316]/C
                         clock pessimism             -0.418    13.784    
                         clock uncertainty           -0.070    13.714    
    SLICE_X74Y124        FDRE (Setup_fdre_C_D)       -0.045    13.669    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[316]
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[737]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[204]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.729ns  (logic 4.315ns (27.434%)  route 11.414ns (72.566%))
  Logic Levels:           16  (CARRY4=5 LUT2=2 LUT3=2 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 14.211 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.646    -2.322    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X71Y129        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[737]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[737]/Q
                         net (fo=56, routed)          2.306     0.440    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[330]
    SLICE_X48Y161        LUT5 (Prop_lut5_I4_O)        0.124     0.564 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___209_i_12__0/O
                         net (fo=2, routed)           0.662     1.227    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/pp14[12]
    SLICE_X48Y160        LUT3 (Prop_lut3_I1_O)        0.148     1.375 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___211_i_11__0/O
                         net (fo=4, routed)           0.979     2.354    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c03/cio1_array0[40]
    SLICE_X50Y162        LUT5 (Prop_lut5_I1_O)        0.356     2.710 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___215_i_5__0/O
                         net (fo=2, routed)           0.867     3.577    u_cpu/mycpu_cache_item/cpu/ExStageI/EXI2/ALU/to_now_obus[524]_i_39_0[14]
    SLICE_X51Y162        LUT5 (Prop_lut5_I4_O)        0.360     3.937 r  u_cpu/mycpu_cache_item/cpu/ExStageI/EXI2/ALU/i___215/O
                         net (fo=2, routed)           0.690     4.627    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/ALU/wallace_mul_item/to_now_obus[516]_i_21_0[10]
    SLICE_X51Y160        LUT2 (Prop_lut2_I0_O)        0.326     4.953 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[508]_i_53/O
                         net (fo=3, routed)           1.173     6.126    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/s11[44]
    SLICE_X51Y150        LUT5 (Prop_lut5_I0_O)        0.354     6.480 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[508]_i_41/O
                         net (fo=2, routed)           0.478     6.959    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/sum0[44]
    SLICE_X54Y149        LUT2 (Prop_lut2_I1_O)        0.332     7.291 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[508]_i_17/O
                         net (fo=1, routed)           0.635     7.925    mycpu_cache_item/cpu/ExStageI/EXI2/ALU/wallace_mul_item/sum[44]
    SLICE_X53Y149        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.451 r  ALU/wallace_mul_item/to_now_obus_reg[508]_i_6/CO[3]
                         net (fo=1, routed)           0.001     8.452    ALU/wallace_mul_item/to_now_obus_reg[508]_i_6_n_0
    SLICE_X53Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  ALU/wallace_mul_item/to_now_obus_reg[512]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.566    ALU/wallace_mul_item/to_now_obus_reg[512]_i_6_n_0
    SLICE_X53Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  ALU/wallace_mul_item/to_now_obus_reg[516]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.680    ALU/wallace_mul_item/to_now_obus_reg[516]_i_7_n_0
    SLICE_X53Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  ALU/wallace_mul_item/to_now_obus_reg[520]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.794    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[521]_i_3_0[0]
    SLICE_X53Y153        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.107 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/ALU/wallace_mul_item/to_now_obus_reg[524]_i_7/O[3]
                         net (fo=1, routed)           0.918    10.025    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI2/ALU/mul_result[63]
    SLICE_X56Y135        LUT6 (Prop_lut6_I0_O)        0.306    10.331 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[524]_i_3/O
                         net (fo=1, routed)           0.732    11.063    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI2/alu_rh_o[31]
    SLICE_X62Y135        LUT5 (Prop_lut5_I2_O)        0.124    11.187 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[524]_i_1/O
                         net (fo=5, routed)           0.789    11.976    u_cpu/mycpu_cache_item/cpu/DRI/pre_to_ibus[69]
    SLICE_X64Y132        LUT5 (Prop_lut5_I4_O)        0.124    12.100 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[346]_i_1/O
                         net (fo=5, routed)           0.478    12.578    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[757][63]
    SLICE_X65Y132        LUT3 (Prop_lut3_I2_O)        0.124    12.702 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[204]_rep__0_i_1/O
                         net (fo=1, routed)           0.705    13.407    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[204]_rep__0_40
    SLICE_X66Y127        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[204]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.527    14.211    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X66Y127        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[204]_rep__0/C
                         clock pessimism             -0.418    13.793    
                         clock uncertainty           -0.070    13.723    
    SLICE_X66Y127        FDRE (Setup_fdre_C_D)       -0.045    13.678    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[204]_rep__0
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[429]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.888ns  (logic 3.825ns (24.075%)  route 12.063ns (75.925%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 14.208 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.626    -2.342    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X80Y123        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.824 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[149]/Q
                         net (fo=57, routed)          2.387     0.563    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[49]
    SLICE_X22Y129        LUT5 (Prop_lut5_I1_O)        0.124     0.687 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___115_i_6/O
                         net (fo=2, routed)           0.945     1.632    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/pp4[15]
    SLICE_X22Y134        LUT3 (Prop_lut3_I1_O)        0.148     1.780 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___121_i_1/O
                         net (fo=4, routed)           0.717     2.497    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[152]_11
    SLICE_X36Y135        LUT2 (Prop_lut2_I1_O)        0.328     2.825 f  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/i___118_i_4/O
                         net (fo=3, routed)           0.646     3.471    u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/to_now_obus[91]_i_85_0
    SLICE_X37Y134        LUT5 (Prop_lut5_I3_O)        0.150     3.621 r  u_cpu/mycpu_cache_item/cpu/ExStageI/EXI1/ALU/i___119/O
                         net (fo=4, routed)           0.840     4.461    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[79]_i_33_1[8]
    SLICE_X38Y136        LUT4 (Prop_lut4_I3_O)        0.352     4.813 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_86/O
                         net (fo=2, routed)           0.992     5.805    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c10/sum0[25]
    SLICE_X41Y136        LUT5 (Prop_lut5_I3_O)        0.326     6.131 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_64/O
                         net (fo=2, routed)           0.522     6.653    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/ALU/wallace_mul_item/u_c20/sum0[25]
    SLICE_X42Y136        LUT2 (Prop_lut2_I1_O)        0.124     6.777 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[91]_i_51/O
                         net (fo=1, routed)           0.624     7.401    mycpu_cache_item/cpu/ExStageI/EXI1/ALU/wallace_mul_item/sum[25]
    SLICE_X44Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.921 r  ALU/wallace_mul_item/to_now_obus_reg[91]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.921    ALU/wallace_mul_item/to_now_obus_reg[91]_i_33_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.038    ALU/wallace_mul_item/to_now_obus_reg[67]_i_12_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.361 r  ALU/wallace_mul_item/to_now_obus_reg[67]_i_6/O[1]
                         net (fo=1, routed)           1.074     9.435    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[91][33]
    SLICE_X56Y124        LUT6 (Prop_lut6_I0_O)        0.306     9.741 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[65]_i_3/O
                         net (fo=1, routed)           0.706    10.447    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[1]
    SLICE_X64Y122        LUT5 (Prop_lut5_I2_O)        0.124    10.571 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[65]_i_1/O
                         net (fo=5, routed)           0.663    11.234    u_cpu/mycpu_cache_item/cpu/DRI/pre_to_ibus[1]
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124    11.358 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[316]_i_2/O
                         net (fo=1, routed)           0.903    12.261    u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[316]_i_2_n_0
    SLICE_X57Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.385 r  u_cpu/mycpu_cache_item/cpu/DRI/i_/now_data_reg[316]_i_1/O
                         net (fo=3, routed)           1.045    13.429    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[757][33]
    SLICE_X66Y124        LUT3 (Prop_lut3_I0_O)        0.117    13.546 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[429]_i_1/O
                         net (fo=1, routed)           0.000    13.546    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_1[296]
    SLICE_X66Y124        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[429]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.524    14.208    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X66Y124        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[429]/C
                         clock pessimism             -0.418    13.790    
                         clock uncertainty           -0.070    13.720    
    SLICE_X66Y124        FDRE (Setup_fdre_C_D)        0.118    13.838    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[429]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                         -13.546    
  -------------------------------------------------------------------
                         slack                                  0.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.965%)  route 0.230ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.553    -0.567    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/cpu_clk
    SLICE_X81Y125        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[76]/Q
                         net (fo=5, routed)           0.230    -0.196    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[860]_0[44]
    SLICE_X87Y126        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.821    -0.330    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X87Y126        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[76]/C
                         clock pessimism              0.026    -0.304    
    SLICE_X87Y126        FDRE (Hold_fdre_C_D)         0.066    -0.238    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[76]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.986%)  route 0.262ns (65.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.558    -0.562    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/cpu_clk
    SLICE_X82Y131        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[82]/Q
                         net (fo=5, routed)           0.262    -0.159    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[860]_0[50]
    SLICE_X85Y134        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.830    -0.321    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X85Y134        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[82]/C
                         clock pessimism              0.026    -0.295    
    SLICE_X85Y134        FDRE (Hold_fdre_C_D)         0.070    -0.225    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[82]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.185ns (40.617%)  route 0.270ns (59.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X83Y99         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=58, routed)          0.270    -0.076    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[1]
    SLICE_X85Y97         LUT2 (Prop_lut2_I1_O)        0.044    -0.032 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[1]
    SLICE_X85Y97         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.907    -0.244    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X85Y97         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.023    -0.221    
    SLICE_X85Y97         FDRE (Hold_fdre_C_D)         0.107    -0.114    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.572%)  route 0.242ns (65.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.556    -0.564    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/cpu_clk
    SLICE_X79Y128        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[78]/Q
                         net (fo=5, routed)           0.242    -0.194    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[860]_0[46]
    SLICE_X87Y127        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.823    -0.328    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X87Y127        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[78]/C
                         clock pessimism              0.026    -0.302    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.025    -0.277    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[78]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.247%)  route 0.246ns (65.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X83Y99         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.246    -0.114    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[3]
    SLICE_X87Y98         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.907    -0.244    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X87Y98         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism              0.023    -0.221    
    SLICE_X87Y98         FDRE (Hold_fdre_C_D)         0.017    -0.204    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[12].inst_data_queue_reg[12][102]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[464]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.269ns (54.327%)  route 0.226ns (45.673%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.557    -0.563    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/cpu_clk
    SLICE_X82Y119        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[12].inst_data_queue_reg[12][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[12].inst_data_queue_reg[12][102]/Q
                         net (fo=2, routed)           0.226    -0.196    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[12].inst_data_queue_reg[12]_103[102]
    SLICE_X84Y117        LUT6 (Prop_lut6_I5_O)        0.045    -0.151 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[464]_i_7/O
                         net (fo=1, routed)           0.000    -0.151    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[464]_i_7_n_0
    SLICE_X84Y117        MUXF7 (Prop_muxf7_I1_O)      0.064    -0.087 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[464]_i_3/O
                         net (fo=1, routed)           0.000    -0.087    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[464]_i_3_n_0
    SLICE_X84Y117        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.068 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[464]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_1[331]
    SLICE_X84Y117        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[464]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.828    -0.323    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X84Y117        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[464]/C
                         clock pessimism              0.026    -0.297    
    SLICE_X84Y117        FDRE (Hold_fdre_C_D)         0.134    -0.163    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[464]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.747%)  route 0.270ns (59.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X83Y99         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=58, routed)          0.270    -0.076    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[1]
    SLICE_X85Y97         LUT2 (Prop_lut2_I0_O)        0.045    -0.031 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[0]
    SLICE_X85Y97         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.907    -0.244    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X85Y97         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.023    -0.221    
    SLICE_X85Y97         FDRE (Hold_fdre_C_D)         0.092    -0.129    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[272]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/RFI/CsrI/tlbidx_reg_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.616%)  route 0.293ns (58.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.595    -0.525    u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_clk
    SLICE_X128Y147       FDRE                                         r  u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[272]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[272]/Q
                         net (fo=3, routed)           0.293    -0.068    u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg_n_0_[272]
    SLICE_X124Y151       LUT5 (Prop_lut5_I2_O)        0.045    -0.023 r  u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/tlbidx_reg[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.023    u_cpu/mycpu_cache_item/cpu/RFI/CsrI/tlbidx_reg_reg[0]_rep_1
    SLICE_X124Y151       FDRE                                         r  u_cpu/mycpu_cache_item/cpu/RFI/CsrI/tlbidx_reg_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.863    -0.287    u_cpu/mycpu_cache_item/cpu/RFI/CsrI/cpu_clk
    SLICE_X124Y151       FDRE                                         r  u_cpu/mycpu_cache_item/cpu/RFI/CsrI/tlbidx_reg_reg[0]_rep/C
                         clock pessimism              0.031    -0.256    
    SLICE_X124Y151       FDRE (Hold_fdre_C_D)         0.121    -0.135    u_cpu/mycpu_cache_item/cpu/RFI/CsrI/tlbidx_reg_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[692]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[568]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.210%)  route 0.326ns (69.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.560    -0.560    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X82Y116        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[692]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[692]/Q
                         net (fo=2, routed)           0.326    -0.093    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[760]_1[358]
    SLICE_X91Y117        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[568]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.839    -0.312    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/cpu_clk
    SLICE_X91Y117        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[568]/C
                         clock pessimism              0.026    -0.286    
    SLICE_X91Y117        FDRE (Hold_fdre_C_D)         0.076    -0.210    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[568]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[3].inst_data_queue_reg[3][76]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[260]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.280ns (57.792%)  route 0.204ns (42.208%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.563    -0.557    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/cpu_clk
    SLICE_X86Y112        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[3].inst_data_queue_reg[3][76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[3].inst_data_queue_reg[3][76]/Q
                         net (fo=2, routed)           0.204    -0.211    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[3].inst_data_queue_reg[3]_112[76]
    SLICE_X83Y113        LUT6 (Prop_lut6_I0_O)        0.045    -0.166 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[260]_i_4/O
                         net (fo=1, routed)           0.000    -0.166    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[260]_i_4_n_0
    SLICE_X83Y113        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.095 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[260]_i_2/O
                         net (fo=1, routed)           0.000    -0.095    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[260]_i_2_n_0
    SLICE_X83Y113        MUXF8 (Prop_muxf8_I0_O)      0.023    -0.072 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[260]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_1[150]
    SLICE_X83Y113        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[260]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.830    -0.321    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X83Y113        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[260]/C
                         clock pessimism              0.026    -0.295    
    SLICE_X83Y113        FDRE (Hold_fdre_C_D)         0.105    -0.190    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[260]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 8.077 }
Period(ns):         16.154
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.154      13.578     RAMB18_X7Y40    u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.154      13.578     RAMB18_X7Y40    u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.154      13.578     RAMB36_X7Y26    u_cpu/mycpu_cache_item/cpu/Predactor_item/Predactor_Btb_item/btb_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.154      13.578     RAMB36_X7Y26    u_cpu/mycpu_cache_item/cpu/Predactor_item/Predactor_Btb_item/btb_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.154      13.578     RAMB36_X7Y27    u_cpu/mycpu_cache_item/cpu/Predactor_item/Predactor_Btb_item/btb_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.154      13.578     RAMB36_X7Y27    u_cpu/mycpu_cache_item/cpu/Predactor_item/Predactor_Btb_item/btb_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.154      13.578     RAMB18_X8Y50    u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.154      13.578     RAMB18_X8Y50    u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.154      13.578     RAMB18_X6Y45    u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.154      13.578     RAMB18_X6Y45    u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       16.154      143.846    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.077       6.827      SLICE_X98Y90    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.077       6.827      SLICE_X98Y90    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.077       6.827      SLICE_X98Y90    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.077       6.827      SLICE_X98Y90    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.077       6.827      SLICE_X98Y90    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.077       6.827      SLICE_X98Y90    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.077       6.827      SLICE_X98Y90    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.077       6.827      SLICE_X98Y90    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.077       6.827      SLICE_X96Y90    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.077       6.827      SLICE_X96Y90    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.077       6.827      SLICE_X94Y104   u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.077       6.827      SLICE_X94Y104   u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.077       6.827      SLICE_X94Y104   u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.077       6.827      SLICE_X94Y104   u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.077       6.827      SLICE_X94Y103   u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.077       6.827      SLICE_X94Y103   u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.077       6.827      SLICE_X94Y103   u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.077       6.827      SLICE_X94Y103   u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.077       6.827      SLICE_X80Y96    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.077       6.827      SLICE_X80Y96    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 0.518ns (5.305%)  route 9.246ns (94.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.842    -2.126    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X94Y93         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.608 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/Q
                         net (fo=80, routed)          9.246     7.639    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/s_axi_wdata[5]
    RAMB36_X1Y1          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        2.033     8.563    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y1          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     8.081    
                         clock uncertainty           -0.065     8.016    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241     7.775    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.775    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 0.456ns (4.686%)  route 9.275ns (95.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.842    -2.126    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X93Y94         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/Q
                         net (fo=80, routed)          9.275     7.605    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/s_axi_wdata[6]
    RAMB36_X1Y1          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        2.033     8.563    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y1          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     8.081    
                         clock uncertainty           -0.065     8.016    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241     7.775    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.775    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 0.478ns (5.104%)  route 8.888ns (94.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 8.391 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.842    -2.126    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X94Y93         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDRE (Prop_fdre_C_Q)         0.478    -1.648 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/Q
                         net (fo=79, routed)          8.888     7.240    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/s_axi_wdata[3]
    RAMB36_X0Y19         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.861     8.391    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y19         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     7.910    
                         clock uncertainty           -0.065     7.844    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.418     7.426    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.538ns  (logic 0.419ns (4.393%)  route 9.119ns (95.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.842    -2.126    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X93Y94         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.419    -1.707 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/Q
                         net (fo=80, routed)          9.119     7.413    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/s_axi_wdata[4]
    RAMB36_X0Y9          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        2.037     8.567    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     8.085    
                         clock uncertainty           -0.065     8.020    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.416     7.604    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.604    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 sys_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.518ns (5.385%)  route 9.100ns (94.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.803    -2.165    sys_clk
    SLICE_X80Y71         FDRE                                         r  sys_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.647 f  sys_resetn_reg/Q
                         net (fo=319, routed)         9.100     7.454    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    RAMB36_X7Y0          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        2.023     8.553    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/s_aclk
    RAMB36_X7Y0          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     8.071    
                         clock uncertainty           -0.065     8.006    
    RAMB36_X7Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359     7.647    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 0.478ns (5.215%)  route 8.687ns (94.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 8.225 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.842    -2.126    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X94Y93         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDRE (Prop_fdre_C_Q)         0.478    -1.648 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/Q
                         net (fo=79, routed)          8.687     7.039    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/s_axi_wdata[3]
    RAMB36_X0Y20         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.695     8.225    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y20         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     7.735    
                         clock uncertainty           -0.065     7.669    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.418     7.251    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 sys_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 0.518ns (5.499%)  route 8.901ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.803    -2.165    sys_clk
    SLICE_X80Y71         FDRE                                         r  sys_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.647 f  sys_resetn_reg/Q
                         net (fo=319, routed)         8.901     7.254    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    RAMB36_X8Y11         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.844     8.374    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/s_aclk
    RAMB36_X8Y11         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     7.893    
                         clock uncertainty           -0.065     7.827    
    RAMB36_X8Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359     7.468    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.419ns (4.414%)  route 9.073ns (95.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.842    -2.126    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X93Y94         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.419    -1.707 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/Q
                         net (fo=80, routed)          9.073     7.366    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/s_axi_wdata[4]
    RAMB36_X1Y5          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        2.022     8.552    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y5          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     8.070    
                         clock uncertainty           -0.065     8.005    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.416     7.589    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.589    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 0.456ns (4.960%)  route 8.737ns (95.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 8.112 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.842    -2.126    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X93Y95         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/Q
                         net (fo=79, routed)          8.737     7.067    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/s_axi_wdata[5]
    RAMB36_X2Y38         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.582     8.112    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y38         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     7.614    
                         clock uncertainty           -0.065     7.549    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241     7.308    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.308    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 0.456ns (4.771%)  route 9.101ns (95.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.842    -2.126    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X93Y94         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.670 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/Q
                         net (fo=80, routed)          9.101     7.431    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/s_axi_wdata[6]
    RAMB36_X2Y1          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.932     8.462    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y1          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     7.980    
                         clock uncertainty           -0.065     7.915    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241     7.674    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.280%)  route 0.206ns (55.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X84Y91         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/Q
                         net (fo=1, routed)           0.206    -0.118    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[17]
    SLICE_X78Y91         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X78Y91         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[17]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X78Y91         FDRE (Hold_fdre_C_D)         0.070    -0.152    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.083%)  route 0.217ns (56.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X84Y91         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.217    -0.108    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[19]
    SLICE_X78Y91         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X78Y91         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[19]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X78Y91         FDRE (Hold_fdre_C_D)         0.070    -0.152    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.194%)  route 0.216ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X84Y91         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/Q
                         net (fo=1, routed)           0.216    -0.109    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[18]
    SLICE_X78Y91         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X78Y91         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[18]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X78Y91         FDRE (Hold_fdre_C_D)         0.066    -0.156    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.560%)  route 0.245ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X85Y91         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/Q
                         net (fo=1, routed)           0.245    -0.103    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[10]
    SLICE_X83Y96         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.905    -0.246    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X83Y96         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]/C
                         clock pessimism              0.023    -0.223    
    SLICE_X83Y96         FDRE (Hold_fdre_C_D)         0.070    -0.153    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.295%)  route 0.258ns (64.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X86Y91         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/Q
                         net (fo=1, routed)           0.258    -0.089    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[15]
    SLICE_X83Y97         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X83Y97         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[15]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.070    -0.152    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.381%)  route 0.224ns (63.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.620    -0.499    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y76         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/Q
                         net (fo=4, routed)           0.224    -0.147    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][3]
    SLICE_X82Y76         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.890    -0.261    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y76         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.023    -0.238    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.017    -0.221    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.871%)  route 0.316ns (69.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X87Y90         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.316    -0.032    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[38]
    SLICE_X76Y90         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.913    -0.238    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X76Y90         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[38]/C
                         clock pessimism              0.023    -0.215    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.063    -0.152    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[38]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.640    -0.479    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y82         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.282    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X95Y82         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.912    -0.239    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y82         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.240    -0.479    
    SLICE_X95Y82         FDRE (Hold_fdre_C_D)         0.075    -0.404    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.633    -0.486    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X81Y99         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.289    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X81Y99         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.908    -0.243    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X81Y99         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.243    -0.486    
    SLICE_X81Y99         FDRE (Hold_fdre_C_D)         0.075    -0.411    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y73         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.291    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X73Y73         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.903    -0.248    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y73         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.240    -0.488    
    SLICE_X73Y73         FDRE (Hold_fdre_C_D)         0.075    -0.413    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X6Y36    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X6Y36    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X7Y8     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X7Y8     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y36    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y36    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y82    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y82    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y82    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y82    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y82    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y82    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y82    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y82    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y84    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y84    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y90    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y90    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y90    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y90    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y90    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y90    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y90    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y90    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y82    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y82    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       13.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.767ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.518ns (28.006%)  route 1.332ns (71.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 14.365 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.164ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.804    -2.164    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDPE (Prop_fdpe_C_Q)         0.518    -1.646 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.332    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X84Y79         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.681    14.365    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X84Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.482    13.883    
                         clock uncertainty           -0.070    13.813    
    SLICE_X84Y79         FDPE (Recov_fdpe_C_PRE)     -0.361    13.452    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                 13.767    

Slack (MET) :             13.769ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.518ns (28.006%)  route 1.332ns (71.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 14.365 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.164ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.804    -2.164    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDPE (Prop_fdpe_C_Q)         0.518    -1.646 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.332    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X85Y79         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.681    14.365    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X85Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.482    13.883    
                         clock uncertainty           -0.070    13.813    
    SLICE_X85Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    13.454    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.454    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                 13.769    

Slack (MET) :             13.809ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.518ns (28.006%)  route 1.332ns (71.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 14.365 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.164ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.804    -2.164    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDPE (Prop_fdpe_C_Q)         0.518    -1.646 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.332    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X84Y79         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.681    14.365    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X84Y79         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.482    13.883    
                         clock uncertainty           -0.070    13.813    
    SLICE_X84Y79         FDCE (Recov_fdce_C_CLR)     -0.319    13.494    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                 13.809    

Slack (MET) :             13.809ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.518ns (28.006%)  route 1.332ns (71.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 14.365 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.164ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.804    -2.164    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDPE (Prop_fdpe_C_Q)         0.518    -1.646 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.332    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X84Y79         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.681    14.365    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X84Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.482    13.883    
                         clock uncertainty           -0.070    13.813    
    SLICE_X84Y79         FDPE (Recov_fdpe_C_PRE)     -0.319    13.494    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                 13.809    

Slack (MET) :             13.809ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.518ns (28.006%)  route 1.332ns (71.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 14.365 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.164ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.804    -2.164    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDPE (Prop_fdpe_C_Q)         0.518    -1.646 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.332    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X84Y79         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.681    14.365    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X84Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.482    13.883    
                         clock uncertainty           -0.070    13.813    
    SLICE_X84Y79         FDPE (Recov_fdpe_C_PRE)     -0.319    13.494    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                 13.809    

Slack (MET) :             13.922ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.518ns (30.565%)  route 1.177ns (69.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 14.365 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.164ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.804    -2.164    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDPE (Prop_fdpe_C_Q)         0.518    -1.646 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.177    -0.469    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X84Y80         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.681    14.365    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X84Y80         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.482    13.883    
                         clock uncertainty           -0.070    13.813    
    SLICE_X84Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    13.452    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                 13.922    

Slack (MET) :             13.922ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.518ns (30.565%)  route 1.177ns (69.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 14.365 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.164ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.804    -2.164    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDPE (Prop_fdpe_C_Q)         0.518    -1.646 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.177    -0.469    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X84Y80         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.681    14.365    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X84Y80         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.482    13.883    
                         clock uncertainty           -0.070    13.813    
    SLICE_X84Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    13.452    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                 13.922    

Slack (MET) :             13.924ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.518ns (30.565%)  route 1.177ns (69.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 14.365 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.164ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.804    -2.164    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDPE (Prop_fdpe_C_Q)         0.518    -1.646 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.177    -0.469    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X85Y80         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.681    14.365    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X85Y80         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.482    13.883    
                         clock uncertainty           -0.070    13.813    
    SLICE_X85Y80         FDPE (Recov_fdpe_C_PRE)     -0.359    13.454    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.454    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                 13.924    

Slack (MET) :             13.964ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.518ns (30.565%)  route 1.177ns (69.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 14.365 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.164ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.804    -2.164    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDPE (Prop_fdpe_C_Q)         0.518    -1.646 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.177    -0.469    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X84Y80         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.681    14.365    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X84Y80         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.482    13.883    
                         clock uncertainty           -0.070    13.813    
    SLICE_X84Y80         FDCE (Recov_fdce_C_CLR)     -0.319    13.494    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                 13.964    

Slack (MET) :             13.964ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.154ns  (cpu_clk_clk_pll rise@16.154ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.518ns (30.565%)  route 1.177ns (69.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 14.365 - 16.154 ) 
    Source Clock Delay      (SCD):    -2.164ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.804    -2.164    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y79         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDPE (Prop_fdpe_C_Q)         0.518    -1.646 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.177    -0.469    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X84Y80         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     16.154    16.154 r  
    AC19                                              0.000    16.154 r  clk (IN)
                         net (fo=0)                   0.000    16.154    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    17.568 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    19.099    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    10.838 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    12.593    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.684 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       1.681    14.365    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X84Y80         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.482    13.883    
                         clock uncertainty           -0.070    13.813    
    SLICE_X84Y80         FDCE (Recov_fdce_C_CLR)     -0.319    13.494    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                 13.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.100%)  route 0.191ns (59.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDPE (Prop_fdpe_C_Q)         0.128    -0.360 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.191    -0.169    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y96         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X84Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.023    -0.222    
    SLICE_X84Y96         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.347    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.487%)  route 0.256ns (64.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.256    -0.091    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X84Y95         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X84Y95         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X84Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.487%)  route 0.256ns (64.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.256    -0.091    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X84Y95         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X84Y95         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X84Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.487%)  route 0.256ns (64.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.256    -0.091    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X84Y95         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X84Y95         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X84Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.487%)  route 0.256ns (64.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.256    -0.091    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X84Y95         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X84Y95         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X84Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.487%)  route 0.256ns (64.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.256    -0.091    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X84Y95         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X84Y95         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X84Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.487%)  route 0.256ns (64.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.256    -0.091    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X84Y95         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X84Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X84Y95         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.293    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.487%)  route 0.256ns (64.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.256    -0.091    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X84Y95         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X84Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X84Y95         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.293    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.487%)  route 0.256ns (64.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.256    -0.091    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X85Y95         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X85Y95         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X85Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@8.077ns period=16.154ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.487%)  route 0.256ns (64.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X82Y95         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.256    -0.091    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X85Y95         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=10665, routed)       0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X85Y95         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X85Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.675%)  route 1.320ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 8.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.817    -2.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.456    -1.695 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.320    -0.375    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X86Y93         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.692     8.222    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X86Y93         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.482     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X86Y93         FDCE (Recov_fdce_C_CLR)     -0.405     7.270    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.675%)  route 1.320ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 8.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.817    -2.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.456    -1.695 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.320    -0.375    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X86Y93         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.692     8.222    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X86Y93         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.482     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X86Y93         FDCE (Recov_fdce_C_CLR)     -0.405     7.270    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.738%)  route 1.316ns (74.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 8.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.817    -2.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.456    -1.695 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.316    -0.379    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X87Y93         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.692     8.222    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X87Y93         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.482     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X87Y93         FDCE (Recov_fdce_C_CLR)     -0.405     7.270    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.675%)  route 1.320ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 8.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.817    -2.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.456    -1.695 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.320    -0.375    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X86Y93         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.692     8.222    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X86Y93         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.482     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X86Y93         FDPE (Recov_fdpe_C_PRE)     -0.359     7.316    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.675%)  route 1.320ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 8.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.817    -2.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.456    -1.695 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.320    -0.375    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X86Y93         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.692     8.222    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X86Y93         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.482     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X86Y93         FDPE (Recov_fdpe_C_PRE)     -0.359     7.316    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.738%)  route 1.316ns (74.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 8.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.817    -2.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.456    -1.695 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.316    -0.379    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X87Y93         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.692     8.222    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X87Y93         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.482     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X87Y93         FDPE (Recov_fdpe_C_PRE)     -0.359     7.316    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.738%)  route 1.316ns (74.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 8.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.817    -2.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.456    -1.695 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.316    -0.379    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X87Y93         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.692     8.222    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X87Y93         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.482     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X87Y93         FDPE (Recov_fdpe_C_PRE)     -0.359     7.316    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.738%)  route 1.316ns (74.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 8.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.817    -2.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.456    -1.695 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.316    -0.379    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X87Y93         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.692     8.222    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X87Y93         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.482     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X87Y93         FDPE (Recov_fdpe_C_PRE)     -0.359     7.316    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.456ns (25.738%)  route 1.316ns (74.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 8.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.817    -2.151    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.456    -1.695 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.316    -0.379    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X87Y93         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.692     8.222    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X87Y93         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.482     7.740    
                         clock uncertainty           -0.065     7.675    
    SLICE_X87Y93         FDPE (Recov_fdpe_C_PRE)     -0.359     7.316    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.888ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.419ns (29.140%)  route 1.019ns (70.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 8.213 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.800    -2.168    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X78Y77         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.749 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.019    -0.730    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y75         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        1.683     8.213    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X75Y75         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.410     7.803    
                         clock uncertainty           -0.065     7.738    
    SLICE_X75Y75         FDCE (Recov_fdce_C_CLR)     -0.580     7.158    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          7.158    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  7.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.010%)  route 0.423ns (74.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.423     0.076    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X87Y94         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X87Y94         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X87Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.010%)  route 0.423ns (74.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.423     0.076    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X87Y94         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X87Y94         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X87Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.010%)  route 0.423ns (74.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.423     0.076    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X87Y94         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X87Y94         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X87Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.010%)  route 0.423ns (74.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.423     0.076    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X87Y94         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X87Y94         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X87Y94         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.317    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.819%)  route 0.427ns (75.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.427     0.081    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X86Y94         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X86Y94         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X86Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.819%)  route 0.427ns (75.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.427     0.081    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X86Y94         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X86Y94         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X86Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.819%)  route 0.427ns (75.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.427     0.081    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X86Y94         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X86Y94         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X86Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.819%)  route 0.427ns (75.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.632    -0.487    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.346 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.427     0.081    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X86Y94         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.906    -0.245    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X86Y94         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.023    -0.222    
    SLICE_X86Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.105%)  route 0.183ns (58.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X82Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDPE (Prop_fdpe_C_Q)         0.128    -0.360 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.177    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X81Y96         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.907    -0.244    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.206    -0.450    
    SLICE_X81Y96         FDCE (Remov_fdce_C_CLR)     -0.146    -0.596    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.105%)  route 0.183ns (58.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.631    -0.488    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X82Y96         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDPE (Prop_fdpe_C_Q)         0.128    -0.360 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.177    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X81Y96         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2496, routed)        0.907    -0.244    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X81Y96         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.206    -0.450    
    SLICE_X81Y96         FDCE (Remov_fdce_C_CLR)     -0.146    -0.596    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.419    





