(footprint "Capacitor_THT_10x12.5_Holizontal" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (attr through_hole)
  (fp_text reference "REF**" (at -0.5 -15.5) (layer "F.SilkS")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp c3df2bab-5c05-4dcf-b85b-364c4fa38638)
  )
  (fp_text value "Capacitor_THT_10x12.5_Holizontal" (at 0 2.2) (layer "F.Fab")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp dc97188c-7f5a-49e7-886d-bbe13397f808)
  )
  (fp_text user "${REFERENCE}" (at -0.5 -15.5) (layer "F.Fab")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 5e2d56a4-c1ae-4249-92d3-b1b9f0874f69)
  )
  (fp_line (start 7.5 1.25) (end -2.5 1.25) (layer "F.SilkS") (width 0.1) (tstamp 49327766-49d4-4417-9d2f-c6b1576b8703))
  (fp_line (start -2.25 0.7) (end -1.75 0.7) (layer "F.SilkS") (width 0.12) (tstamp 52c5491a-3f6e-44b3-a113-5a1037953cdf))
  (fp_line (start -2.5 -10) (end -2.5 -14.75) (layer "F.SilkS") (width 0.1) (tstamp 60c8560b-e839-41b9-a403-8f45b80bea5e))
  (fp_line (start 7.5 1.25) (end 7.5 -3.5) (layer "F.SilkS") (width 0.1) (tstamp 86860272-3eda-4bfb-b25a-912f416c3814))
  (fp_line (start -2.5 -14.75) (end 7.5 -14.75) (layer "F.SilkS") (width 0.1) (tstamp 8d411115-c79b-43a4-8e0c-ad57352ea6c5))
  (fp_line (start 7.5 -10) (end 7.5 -14.75) (layer "F.SilkS") (width 0.1) (tstamp c3a67ce1-f905-4cce-a3fc-b72ae65c547e))
  (fp_line (start -2.5 1.25) (end -2.5 -3.5) (layer "F.SilkS") (width 0.1) (tstamp d33958b6-082b-4f0d-8c0c-dc4a2cfb27cc))
  (fp_line (start -2 0.45) (end -2 0.95) (layer "F.SilkS") (width 0.12) (tstamp fb82537e-6a1f-4718-b55f-76c20b3b5350))
  (fp_rect (start 2.5 -1.25) (end 7.5 1.25) (layer "F.SilkS") (width 0.12) (fill none) (tstamp f39c6309-c68e-4c0e-9859-d00af18f7337))
  (fp_rect (start 0 -14.5) (end 5 -1.5) (layer "Edge.Cuts") (width 0.12) (fill none) (tstamp bcd75074-be82-4cad-a881-1730a6393623))
  (pad "1" thru_hole rect (at 0 0) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask) (tstamp 64c2349c-5f0f-4fe2-bcbe-05269826e582))
  (pad "2" thru_hole circle (at 5 0) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask) (tstamp 4ec68590-4ff0-4d5f-a951-881ea52ac6ad))
  (model "${KICAD6_3DMODEL_DIR}/Capacitor_THT.3dshapes/C_Radial_D10.0mm_H12.5mm_P5.00mm.wrl"
    (offset (xyz 5 2 4.5))
    (scale (xyz 1 1 1))
    (rotate (xyz 90 180 0))
  )
)
