
---------- Begin Simulation Statistics ----------
final_tick                               1030089030000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58491                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701928                       # Number of bytes of host memory used
host_op_rate                                    58683                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18904.44                       # Real time elapsed on the host
host_tick_rate                               54489252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105745215                       # Number of instructions simulated
sim_ops                                    1109370581                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.030089                       # Number of seconds simulated
sim_ticks                                1030089030000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.140928                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139163564                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159699429                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10978157                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        216937220                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18418809                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18536191                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          117382                       # Number of indirect misses.
system.cpu0.branchPred.lookups              277023610                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863745                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811478                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7591112                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260666664                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28981969                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441391                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59691794                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050679959                       # Number of instructions committed
system.cpu0.commit.committedOps            1052493951                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1905639875                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.552305                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.306210                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1386127687     72.74%     72.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    317551425     16.66%     89.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71768514      3.77%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67928069      3.56%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19981228      1.05%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7430915      0.39%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2404424      0.13%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3465644      0.18%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28981969      1.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1905639875                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856374                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015876936                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326210017                       # Number of loads committed
system.cpu0.commit.membars                    3625349                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625355      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583859873     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328021487     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127145794     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052493951                       # Class of committed instruction
system.cpu0.commit.refs                     455167305                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050679959                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052493951                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.957293                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.957293                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            326394904                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3395480                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138273666                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1130432935                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               794336833                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                784292892                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7602287                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6921347                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5119952                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  277023610                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                195645515                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1120213757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5181764                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          223                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1143230600                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               21978664                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134707                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         786543474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         157582373                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.555914                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1917746868                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.597078                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885024                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1103262853     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               603337839     31.46%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               126664830      6.60%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67855394      3.54%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7902969      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4790427      0.25%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  198243      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816464      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1917849      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1917746868                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      48                       # number of floating regfile writes
system.cpu0.idleCycles                      138741635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7687718                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               266631676                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534340                       # Inst execution rate
system.cpu0.iew.exec_refs                   482697682                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133718959                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              277376640                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            350084169                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816259                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3453639                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           136362766                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1112171354                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            348978723                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8037708                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1098863084                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1558146                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2664056                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7602287                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6171537                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        82885                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15769298                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        44705                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12449                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4253513                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23874152                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7405478                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12449                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1148108                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6539610                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                452341783                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1089199649                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.887565                       # average fanout of values written-back
system.cpu0.iew.wb_producers                401482732                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.529641                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1089270435                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1342629334                       # number of integer regfile reads
system.cpu0.int_regfile_writes              696894227                       # number of integer regfile writes
system.cpu0.ipc                              0.510910                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510910                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626885      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            606126060     54.76%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034051      0.73%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811545      0.16%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353749515     31.96%     87.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133552651     12.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             48      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1106900793                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     88                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                174                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           72                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               264                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2069511                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001870                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 369345     17.85%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1545794     74.69%     92.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               154370      7.46%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1105343331                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4133728724                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1089199577                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1171860162                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1106729508                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1106900793                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5441846                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       59677399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           110934                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           455                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25193635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1917746868                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.577188                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799659                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1111369401     57.95%     57.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          562851810     29.35%     87.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201019532     10.48%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32949381      1.72%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6230903      0.32%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2194740      0.11%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             769451      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             245442      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116208      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1917746868                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.538248                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17612411                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2853715                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           350084169                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          136362766                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2056488503                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3690010                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              297299953                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670570634                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12600937                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               803669340                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7089469                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36824                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1374211647                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1123140652                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          719880984                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                779116419                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9926661                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7602287                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29923508                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49310342                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1374211607                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        135361                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4721                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25206261                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4716                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2988824619                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2236493602                       # The number of ROB writes
system.cpu0.timesIdled                       25724110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.755181                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8899182                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9391763                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1616739                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17262083                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            303641                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         456374                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          152733                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18834713                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4830                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           930894                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200167                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1234865                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434259                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18786581                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55065256                       # Number of instructions committed
system.cpu1.commit.committedOps              56876630                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    324490143                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175280                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824378                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    301021108     92.77%     92.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11591664      3.57%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3772926      1.16%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3691835      1.14%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1021256      0.31%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       343952      0.11%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1707854      0.53%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       104683      0.03%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1234865      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    324490143                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502106                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52962699                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124071                       # Number of loads committed
system.cpu1.commit.membars                    3622519                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622519      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32003542     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935268     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315160      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56876630                       # Class of committed instruction
system.cpu1.commit.refs                      21250440                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55065256                       # Number of Instructions Simulated
system.cpu1.committedOps                     56876630                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.949805                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.949805                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            285370301                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               692200                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8183117                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80256435                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10430283                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26377212                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                931345                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1046222                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4302205                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18834713                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11108476                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    313765898                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                92805                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      90231081                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3234380                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057488                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12028245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9202823                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.275407                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         327411346                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.286163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.775405                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               274409816     83.81%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28443896      8.69%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14479254      4.42%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5794145      1.77%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2838930      0.87%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1126382      0.34%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  315403      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     116      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3404      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           327411346                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         216206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              988198                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14370515                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.193895                       # Inst execution rate
system.cpu1.iew.exec_refs                    22439792                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5206758                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              248122323                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21485717                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2535257                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           807422                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6727260                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           75653965                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17233034                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           783840                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63525236                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1917139                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1692942                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                931345                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5597830                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          283572                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8340                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          480                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2562                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5361646                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1600891                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           480                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       200037                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        788161                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35681174                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63113532                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.860858                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30716433                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.192638                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63130468                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79238688                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42014283                       # number of integer regfile writes
system.cpu1.ipc                              0.168073                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168073                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622620      5.63%      5.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38103106     59.25%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19173727     29.81%     94.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3409480      5.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64309076                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1897931                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029513                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 294383     15.51%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1434302     75.57%     91.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               169244      8.92%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62584373                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         458033662                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63113520                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         94431675                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  68049225                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64309076                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7604740                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18777334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           106259                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2170481                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12410904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    327411346                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.196417                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651960                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          287740488     87.88%     87.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26316657      8.04%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7139811      2.18%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2843597      0.87%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2469247      0.75%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             321128      0.10%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             403281      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             137404      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              39733      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      327411346                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.196287                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15018317                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1684993                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21485717                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6727260                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       327627552                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1732541185                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              265987368                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37987942                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11148060                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12434736                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1518526                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16738                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96544284                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              78123285                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           52687904                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27204812                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7205673                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                931345                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20825993                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14699962                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96544272                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27092                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               588                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22453568                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           587                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   398918268                       # The number of ROB reads
system.cpu1.rob.rob_writes                  154251999                       # The number of ROB writes
system.cpu1.timesIdled                           2600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6836707                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2169                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6873460                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                149802                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9294158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18525648                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1932211                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        86838                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59163033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3770712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118311112                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3857550                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6953459                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2828439                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6402924                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              339                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2339872                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2339870                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6953459                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           359                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27818977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27818977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    775793152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               775793152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              522                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9294285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9294285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9294285                       # Request fanout histogram
system.membus.respLayer1.occupancy        48046877515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32274296644                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    263572642.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   379794070.462283                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    975848500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1028244021500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1845008500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    164049255                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       164049255                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    164049255                       # number of overall hits
system.cpu0.icache.overall_hits::total      164049255                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31596259                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31596259                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31596259                       # number of overall misses
system.cpu0.icache.overall_misses::total     31596259                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 413488387994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 413488387994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 413488387994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 413488387994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    195645514                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    195645514                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    195645514                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    195645514                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161497                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161497                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161497                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161497                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13086.624844                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13086.624844                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13086.624844                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13086.624844                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4336                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               84                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.619048                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          152                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29795581                       # number of writebacks
system.cpu0.icache.writebacks::total         29795581                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1800644                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1800644                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1800644                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1800644                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29795615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29795615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29795615                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29795615                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 366822312996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 366822312996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 366822312996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 366822312996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.152294                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152294                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.152294                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152294                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12311.285167                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12311.285167                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12311.285167                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12311.285167                       # average overall mshr miss latency
system.cpu0.icache.replacements              29795581                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    164049255                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      164049255                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31596259                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31596259                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 413488387994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 413488387994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    195645514                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    195645514                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161497                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161497                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13086.624844                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13086.624844                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1800644                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1800644                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29795615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29795615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 366822312996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 366822312996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.152294                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152294                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12311.285167                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12311.285167                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          193844700                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29795581                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.505820                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        421086641                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       421086641                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411302414                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411302414                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411302414                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411302414                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44496422                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44496422                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44496422                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44496422                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 980676343706                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 980676343706                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 980676343706                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 980676343706                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455798836                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455798836                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455798836                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455798836                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097623                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097623                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097623                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097623                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22039.442715                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22039.442715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22039.442715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22039.442715                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4485999                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       208854                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            98622                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2530                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.486798                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.550988                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27621451                       # number of writebacks
system.cpu0.dcache.writebacks::total         27621451                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17626255                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17626255                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17626255                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17626255                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26870167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26870167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26870167                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26870167                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 452652384797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 452652384797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 452652384797                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 452652384797                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058952                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058952                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058952                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058952                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16845.908877                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16845.908877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16845.908877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16845.908877                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27621451                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295779816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295779816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32876298                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32876298                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 627214288500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 627214288500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328656114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328656114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100033                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100033                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19078.008372                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19078.008372                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11041161                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11041161                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21835137                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21835137                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 324354521000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 324354521000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066438                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066438                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14854.705102                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14854.705102                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115522598                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115522598                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11620124                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11620124                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 353462055206                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 353462055206                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127142722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127142722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.091394                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091394                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30418.096675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30418.096675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6585094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6585094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5035030                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5035030                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 128297863797                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 128297863797                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039601                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039601                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25481.052506                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25481.052506                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1359                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1359                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8572000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8572000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431155                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431155                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6307.579102                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6307.579102                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1347                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1347                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       961000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       961000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003807                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003807                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 80083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2946                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2946                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       646000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       646000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3087                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3087                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045675                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045675                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4581.560284                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4581.560284                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       506000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       506000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045675                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045675                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3588.652482                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3588.652482                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050678                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050678                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760800                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760800                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65494093500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65494093500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419989                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419989                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86085.822161                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86085.822161                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64733293500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64733293500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419989                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419989                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85085.822161                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85085.822161                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987573                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439988497                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27630736                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.923879                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987573                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999612                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999612                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942863874                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942863874                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29718581                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25599019                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              314778                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55633281                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29718581                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25599019                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                903                       # number of overall hits
system.l2.overall_hits::.cpu1.data             314778                       # number of overall hits
system.l2.overall_hits::total                55633281                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             77028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2021156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1411711                       # number of demand (read+write) misses
system.l2.demand_misses::total                3511631                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            77028                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2021156                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1736                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1411711                       # number of overall misses
system.l2.overall_misses::total               3511631                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6603431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 191116574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    164437000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 143378277500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     341262720500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6603431500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 191116574500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    164437000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 143378277500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    341262720500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29795609                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27620175                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2639                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1726489                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59144912                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29795609                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27620175                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2639                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1726489                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59144912                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.073177                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.657825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.817677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059373                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.073177                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.657825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.817677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059373                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85727.676949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94558.052174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94721.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101563.476873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97180.689116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85727.676949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94558.052174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94721.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101563.476873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97180.689116                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 52                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             26                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5391594                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2828439                       # number of writebacks
system.l2.writebacks::total                   2828439                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         200570                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              296802                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        200570                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             296802                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        76932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1820586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1315581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3214829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        76932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1820586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1315581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6216377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9431206                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5827962501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 158898372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    146801000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 122334461001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 287207596502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5827962501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 158898372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    146801000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 122334461001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 487092001020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 774299597522                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.655551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.761998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054355                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.655551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.761998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159459                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75754.724965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87278.695980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84856.069364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92988.923526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89338.374297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75754.724965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87278.695980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84856.069364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92988.923526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78356.251723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82099.743927                       # average overall mshr miss latency
system.l2.replacements                       12924879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7433739                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7433739                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7433739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7433739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51592523                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51592523                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51592523                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51592523                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6216377                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6216377                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 487092001020                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 487092001020                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78356.251723                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78356.251723                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 50                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       178000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        58500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       236500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.961538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2659.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         4730                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       558000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       428500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       986500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19477.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19730                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.954545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       356000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       416500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19777.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4397559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           128608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4526167                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1397811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1092270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2490081                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 134089237500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111525564000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  245614801500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5795370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1220878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7016248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.241194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.894659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.354902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95928.017092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102104.391771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98637.273848                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       112551                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        57493                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           170044                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1285260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1034777                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2320037                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 112850587500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96207001000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 209057588500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.221774                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.847568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.330666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87803.703142                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92973.656160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90109.592433                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29718581                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29719484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        77028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            78764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6603431500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    164437000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6767868500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29795609                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29798248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.657825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85727.676949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94721.774194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85925.911584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           96                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           102                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        76932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1730                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        78662                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5827962501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    146801000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5974763501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.655551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75754.724965                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84856.069364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75954.889286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21201460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       186170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21387630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       623345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       319441                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          942786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  57027337000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31852713500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  88880050500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21824805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       505611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22330416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.631792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91485.994112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99713.917437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94273.833617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        88019                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38637                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       126656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       535326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       280804                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       816130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46047784500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26127460001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  72175244501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.555376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86018.210399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93045.184545                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88435.965472                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          153                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               157                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          572                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           39                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             611                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17233500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       808500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     18042000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          725                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           768                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.788966                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.906977                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.795573                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30128.496503                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 20730.769231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29528.641571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          246                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          266                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          326                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          345                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6546487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       388499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6934986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.449655                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.441860                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.449219                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20081.248466                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20447.315789                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20101.408696                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999942                       # Cycle average of tags in use
system.l2.tags.total_refs                   123947467                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12925288                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.589532                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.777434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.034962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.823660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.823239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.539402                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.465272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.047421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.352178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 958301480                       # Number of tag accesses
system.l2.tags.data_accesses                958301480                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4923712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     117231040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        110720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84777152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    387730432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          594773056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4923712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       110720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5034432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181020096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181020096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          76933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1831735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1324643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6058288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9293329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2828439                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2828439                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4779890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113806707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           107486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         82300801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    376404777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             577399660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4779890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       107486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4887376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175732476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175732476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175732476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4779890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113806707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          107486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        82300801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    376404777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            753132137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2753236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     76933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1738703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1300297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6041018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006638361252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169482                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169482                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18028741                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2591391                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9293329                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2828439                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9293329                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2828439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 134648                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 75203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            441438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            450979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            471296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            640244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            613601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            694372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            622497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            668651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            789285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            669585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           556733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           506355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           642806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           453338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           450702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           486799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            189602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            208443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            224738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            238082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           157108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146608                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 278155989215                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45793405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            449881257965                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30370.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49120.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7123042                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1636946                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9293329                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2828439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1829370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1943960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2082272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1200121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  954500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  666422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  187885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  136798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   92422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 130265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 181087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 182695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 182898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 183493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 185722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 183595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 180389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 175905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 173207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 172666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3151892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.873039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.758330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.577115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       880917     27.95%     27.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1424003     45.18%     73.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       292676      9.29%     82.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       210962      6.69%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        87556      2.78%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45524      1.44%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40972      1.30%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26239      0.83%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143043      4.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3151892                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.038818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.024152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    301.929637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169477    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169482                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.750193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           150949     89.06%     89.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1983      1.17%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12029      7.10%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3155      1.86%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              992      0.59%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              263      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169482                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              586155584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8617472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176205568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               594773056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181020096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       569.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    577.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1030088926000                       # Total gap between requests
system.mem_ctrls.avgGap                      84978.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4923712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    111276992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       110720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83219008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    386625152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176205568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4779889.753801182844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108026577.081400424242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 107485.854887708090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80788170.319608196616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 375331782.729498624802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171058581.217974901199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        76933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1831735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1324643                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6058288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2828439                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2636675335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  83871883086                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     74224913                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  67488114870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 295810359761                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24622058730198                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34272.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45788.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42904.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50948.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48827.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8705175.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11394726000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6056413935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32527005420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7289114040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81313798800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     199435274220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     227608693440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       565625025855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.103048                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 589573433380                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34396700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 406118896620                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11109875700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5905016205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32865976920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7082652600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81313798800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     282549988380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     157617355200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       578444663805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.548222                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 406702792765                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34396700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 588989537235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10308918738.095238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47235919124.681404                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 346944221500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   164139856000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 865949174000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11105553                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11105553                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11105553                       # number of overall hits
system.cpu1.icache.overall_hits::total       11105553                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2923                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2923                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2923                       # number of overall misses
system.cpu1.icache.overall_misses::total         2923                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    198430000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    198430000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    198430000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    198430000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11108476                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11108476                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11108476                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11108476                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000263                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000263                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67885.733835                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67885.733835                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67885.733835                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67885.733835                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          195                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          195                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2607                       # number of writebacks
system.cpu1.icache.writebacks::total             2607                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          284                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          284                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2639                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2639                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2639                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2639                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    178581000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    178581000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    178581000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    178581000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000238                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000238                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000238                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000238                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67669.950739                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67669.950739                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67669.950739                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67669.950739                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2607                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11105553                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11105553                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2923                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2923                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    198430000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    198430000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11108476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11108476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67885.733835                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67885.733835                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          284                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2639                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2639                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    178581000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    178581000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67669.950739                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67669.950739                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.192800                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11009547                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2607                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4223.071346                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326223500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.192800                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974775                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974775                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22219591                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22219591                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16431746                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16431746                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16431746                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16431746                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3769311                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3769311                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3769311                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3769311                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 318786025139                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 318786025139                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 318786025139                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 318786025139                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20201057                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20201057                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20201057                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20201057                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.186590                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.186590                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.186590                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.186590                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84574.084001                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84574.084001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84574.084001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84574.084001                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1086082                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       121422                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19727                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1369                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.055609                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.693937                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1726014                       # number of writebacks
system.cpu1.dcache.writebacks::total          1726014                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2741553                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2741553                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2741553                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2741553                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1027758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1027758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1027758                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1027758                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  87583068162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  87583068162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  87583068162                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  87583068162                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050876                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050876                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050876                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050876                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85217.598075                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85217.598075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85217.598075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85217.598075                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1726014                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14586686                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14586686                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2299641                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2299641                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 165235069000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 165235069000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16886327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16886327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136184                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136184                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71852.549594                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71852.549594                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1793800                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1793800                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       505841                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       505841                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  34923160500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  34923160500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029956                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029956                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69039.798079                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69039.798079                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1845060                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1845060                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1469670                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1469670                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 153550956139                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 153550956139                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3314730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.443375                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.443375                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 104479.887416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 104479.887416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       947753                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       947753                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       521917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       521917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52659907662                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52659907662                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157454                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157454                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100897.092185                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100897.092185                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          293                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7470500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7470500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.354626                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.354626                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46400.621118                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46400.621118                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4014500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4014500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099119                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099119                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 89211.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89211.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       988000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       988000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.264706                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.264706                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8444.444444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8444.444444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       871000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       871000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.264706                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.264706                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7444.444444                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7444.444444                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103030                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103030                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708167                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708167                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63292475500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63292475500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390994                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390994                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89375.070428                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89375.070428                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708167                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708167                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62584308500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62584308500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390994                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390994                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88375.070428                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88375.070428                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.490816                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19267139                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1735821                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.099727                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326235000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.490816                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.921588                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921588                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45762148                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45762148                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1030089030000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52129420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10262178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51711908                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10096440                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9558846                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             337                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            594                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7034679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7034679                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29798254                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22331168                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          768                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          768                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89386803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82873512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5188680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177456880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3813836032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3535464512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       335744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    220960448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7570596736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22503452                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182249344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         81649190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072222                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.263128                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               75842130     92.89%     92.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5718563      7.00%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  87216      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1281      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           81649190                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118301204996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41447290619                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44730234722                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2604626445                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3961494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            25508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1631773737500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134899                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703516                       # Number of bytes of host memory used
host_op_rate                                   135242                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10566.15                       # Real time elapsed on the host
host_tick_rate                               56944540                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425359077                       # Number of instructions simulated
sim_ops                                    1428985850                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.601685                       # Number of seconds simulated
sim_ticks                                601684707500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.887651                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               94041259                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94147032                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3546138                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        102878677                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              4921                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13067                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8146                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104365959                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1687                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           757                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3544491                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  59951512                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14241008                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2824                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      120437335                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262429929                       # Number of instructions committed
system.cpu0.commit.committedOps             262430556                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1181076957                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.222196                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.149008                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1118186169     94.68%     94.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12557111      1.06%     95.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20309685      1.72%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2258994      0.19%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1033464      0.09%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1355270      0.11%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       307969      0.03%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     10827287      0.92%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14241008      1.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1181076957                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10368                       # Number of function calls committed.
system.cpu0.commit.int_insts                261189560                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81035974                       # Number of loads committed
system.cpu0.commit.membars                        995                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1046      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180121119     68.64%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81036675     30.88%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270362      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262430556                       # Class of committed instruction
system.cpu0.commit.refs                      82307131                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262429929                       # Number of Instructions Simulated
system.cpu0.committedOps                    262430556                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.574081                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.574081                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            988444356                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1737                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            80957488                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             404801406                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                48772383                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                138293631                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3544890                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 2983                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             19993394                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104365959                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 95199589                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1098704286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               995035                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     465034176                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           55                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7093092                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086944                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96797743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94046180                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.387407                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1199048654                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.387837                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.699439                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               854487237     71.26%     71.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               240128613     20.03%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96775164      8.07%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3312788      0.28%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2320180      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13462      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2009403      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     474      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1333      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1199048654                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1327066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3668013                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                72906224                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.440078                       # Inst execution rate
system.cpu0.iew.exec_refs                   301260397                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1292826                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              100318963                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            118631751                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2007                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2042761                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1677879                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          379200251                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            299967571                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3124492                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            528259396                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1022636                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            621256900                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3544890                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            622525056                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19415111                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1577                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37595777                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       406722                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           202                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       650112                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3017901                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                276326460                       # num instructions consuming a value
system.cpu0.iew.wb_count                    323459595                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743317                       # average fanout of values written-back
system.cpu0.iew.wb_producers                205398256                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.269465                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     324358731                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               637178106                       # number of integer regfile reads
system.cpu0.int_regfile_writes              250166251                       # number of integer regfile writes
system.cpu0.ipc                              0.218623                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.218623                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1313      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            227903165     42.89%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1378      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  243      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302135388     56.86%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1342081      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             531383887                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               329                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40241961                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.075730                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2141289      5.32%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              38099716     94.68%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  956      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             571624216                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2308564605                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    323459278                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        495969769                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 379197180                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                531383887                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3071                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      116769698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6506853                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           247                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     74754090                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1199048654                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.443171                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.178658                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          983361655     82.01%     82.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           92935027      7.75%     89.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           39155174      3.27%     93.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18870569      1.57%     94.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35418217      2.95%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19514095      1.63%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5763665      0.48%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2540544      0.21%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1489708      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1199048654                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.442681                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2340230                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          521099                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           118631751                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1677879                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    581                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1200375720                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2993695                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              731963164                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201213814                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27055466                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                59176886                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             249340630                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               345034                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            523691845                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             390566048                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          301240383                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                144367299                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                987753                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3544890                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            259910749                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100026577                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       523691531                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         85666                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1254                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                120993500                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1240                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1549700720                       # The number of ROB reads
system.cpu0.rob.rob_writes                  783720510                       # The number of ROB writes
system.cpu0.timesIdled                          17056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  258                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.492676                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16442491                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16526333                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2201282                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28264361                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4289                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21727                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17438                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29969219                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          359                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           463                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2201021                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13120716                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3012229                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2584                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48532579                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57183933                       # Number of instructions committed
system.cpu1.commit.committedOps              57184713                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    195626307                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.292316                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.204709                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176480904     90.21%     90.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8286658      4.24%     94.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4523589      2.31%     96.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       870487      0.44%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       623680      0.32%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1027513      0.53%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        99430      0.05%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       701817      0.36%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3012229      1.54%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    195626307                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4170                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55945038                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13954673                       # Number of loads committed
system.cpu1.commit.membars                       1132                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1132      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41853526     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13955136     24.40%     97.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1374679      2.40%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57184713                       # Class of committed instruction
system.cpu1.commit.refs                      15329815                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57183933                       # Number of Instructions Simulated
system.cpu1.committedOps                     57184713                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.567317                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.567317                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            129172320                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  271                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13948564                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118369931                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15724095                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53872772                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2210040                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1053                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2771629                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29969219                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18104682                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    182811956                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               610474                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     139286893                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4420602                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.146913                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18728599                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16446780                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.682802                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         203750856                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.683623                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.092298                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               120210266     59.00%     59.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                50287849     24.68%     83.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23010734     11.29%     94.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4013241      1.97%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3196457      1.57%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   41144      0.02%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2990591      1.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      46      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     528      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           203750856                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         242333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2348642                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18205235                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.432131                       # Inst execution rate
system.cpu1.iew.exec_refs                    26011781                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1543180                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               57076705                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26200187                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1581                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3396933                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2445339                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105270730                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24468601                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1861420                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             88151718                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                342756                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             40532927                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2210040                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             41092512                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       659738                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          286827                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          949                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8862                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12245514                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1070197                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8862                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1257066                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1091576                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65559620                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81803711                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.736499                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48284575                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.401012                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82180254                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               113906024                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62435271                       # number of integer regfile writes
system.cpu1.ipc                              0.280323                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.280323                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1323      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63174351     70.18%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2842      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25208004     28.00%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1626458      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              90013138                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     956950                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010631                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 136856     14.30%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                819907     85.68%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  187      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90968765                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         385070304                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81803711                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153365588                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 105267848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 90013138                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2882                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       48086017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           336222                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           298                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32209252                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    203750856                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.441780                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.993031                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          155876901     76.50%     76.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24677141     12.11%     88.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13012449      6.39%     95.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4791850      2.35%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3442469      1.69%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1084039      0.53%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             483457      0.24%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             215664      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             166886      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      203750856                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.441256                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5460900                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          925139                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26200187                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2445339                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    191                       # number of misc regfile reads
system.cpu1.numCycles                       203993189                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   999280706                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              106085373                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42691149                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3350413                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18343611                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              20024370                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               301038                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            152338089                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113453665                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86354113                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53107273                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1005368                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2210040                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23951462                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43662964                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       152338089                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         53097                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1223                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11231455                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1218                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   298330954                       # The number of ROB reads
system.cpu1.rob.rob_writes                  219568944                       # The number of ROB writes
system.cpu1.timesIdled                           2482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         43878922                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                28799                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            44177049                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1039081                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     61040958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     121895836                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       379100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       181595                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25312064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     22609322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50623515                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       22790917                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           61018708                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       416922                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         60438396                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1618                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            447                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19742                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      61018710                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    182934281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              182934281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3933143552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3933143552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1347                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          61040517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                61040517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            61040517                       # Request fanout histogram
system.membus.respLayer1.occupancy       312398492050                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        138820982780                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   601684707500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   601684707500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    83158694.444444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   30110948.140433                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       322500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     95597500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   600187851000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1496856500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95183164                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95183164                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95183164                       # number of overall hits
system.cpu0.icache.overall_hits::total       95183164                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16425                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16425                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16425                       # number of overall misses
system.cpu0.icache.overall_misses::total        16425                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1071594000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1071594000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1071594000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1071594000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     95199589                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     95199589                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     95199589                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     95199589                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000173                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000173                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000173                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000173                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65241.643836                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65241.643836                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65241.643836                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65241.643836                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          429                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15242                       # number of writebacks
system.cpu0.icache.writebacks::total            15242                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1184                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1184                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15241                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15241                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15241                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15241                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    995490000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    995490000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    995490000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    995490000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000160                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000160                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000160                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000160                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65316.580277                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65316.580277                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65316.580277                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65316.580277                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15242                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95183164                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95183164                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16425                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16425                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1071594000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1071594000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     95199589                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     95199589                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000173                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000173                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65241.643836                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65241.643836                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1184                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1184                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15241                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15241                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    995490000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    995490000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65316.580277                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65316.580277                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           95198574                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15274                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6232.720571                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        190414420                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       190414420                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66031940                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66031940                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66031940                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66031940                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36787187                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36787187                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36787187                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36787187                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2864152538695                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2864152538695                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2864152538695                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2864152538695                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    102819127                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    102819127                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    102819127                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    102819127                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.357785                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.357785                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357785                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.357785                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77857.340348                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77857.340348                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77857.340348                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77857.340348                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    915113697                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       110389                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19644206                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2424                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.584407                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    45.540017                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23249121                       # number of writebacks
system.cpu0.dcache.writebacks::total         23249121                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13536142                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13536142                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13536142                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13536142                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23251045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23251045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23251045                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23251045                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2121472201851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2121472201851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2121472201851                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2121472201851                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.226135                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.226135                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.226135                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.226135                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91242.015223                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91242.015223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91242.015223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91242.015223                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23249121                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65153421                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65153421                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36396069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36396069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2839267742500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2839267742500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    101549490                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    101549490                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.358407                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.358407                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78010.285740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78010.285740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13189444                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13189444                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23206625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23206625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2118932708000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2118932708000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.228525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.228525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91307.232654                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91307.232654                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       878519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        878519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       391118                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       391118                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  24884796195                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  24884796195                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.308055                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308055                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63624.778699                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63624.778699                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       346698                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       346698                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44420                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44420                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2539493851                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2539493851                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034986                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034986                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 57170.055178                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57170.055178                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          669                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          669                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          179                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7477000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7477000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.211085                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.211085                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41770.949721                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41770.949721                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          168                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       198000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       198000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012972                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012972                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        18000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        18000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          518                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          518                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1094500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1094500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.313907                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.313907                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4618.143460                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4618.143460                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       857500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       857500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.313907                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.313907                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3618.143460                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3618.143460                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       421500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       421500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          757                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          757                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.129458                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.129458                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4301.020408                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4301.020408                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       320000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       320000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.128137                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.128137                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3298.969072                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3298.969072                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999302                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89287434                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23249835                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.840347                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999302                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        228892777                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       228892777                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2372890                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              321266                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2699773                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5072                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2372890                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                545                       # number of overall hits
system.l2.overall_hits::.cpu1.data             321266                       # number of overall hits
system.l2.overall_hits::total                 2699773                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10169                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20875429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1720448                       # number of demand (read+write) misses
system.l2.demand_misses::total               22608064                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10169                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20875429                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2018                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1720448                       # number of overall misses
system.l2.overall_misses::total              22608064                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    917172000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 2048442129233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    187354499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 199858531172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2249405186904                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    917172000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 2048442129233                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    187354499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 199858531172                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2249405186904                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15241                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23248319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2041714                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25307837                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15241                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23248319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2041714                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25307837                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.667213                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.897933                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.787359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.842649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893323                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.667213                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.897933                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.787359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.842649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893323                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90192.939325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98126.947678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92841.674430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116166.563111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99495.701485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90192.939325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98126.947678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92841.674430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116166.563111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99495.701485                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             555648                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     19919                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.895376                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  39702974                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              416922                       # number of writebacks
system.l2.writebacks::total                    416922                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2035260                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          62733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2098084                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2035260                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         62733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2098084                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18840169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1657715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20509980                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18840169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1657715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     40937582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         61447562                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    813008001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1745701419246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    164493499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 179118776185                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1925797696931                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    813008001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1745701419246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    164493499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 179118776185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3162216358737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5088014055668                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.664195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.810388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.769801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.811923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.810420                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.664195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.810388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.769801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.811923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.428005                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80312.950805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92658.479828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83372.275215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108051.610913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93895.639924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80312.950805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92658.479828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83372.275215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108051.610913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77244.825030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82802.537482                       # average overall mshr miss latency
system.l2.replacements                       82826538                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       476664                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           476664                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       476664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       476664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24456818                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24456818                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24456819                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24456819                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     40937582                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       40937582                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3162216358737                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3162216358737                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77244.825030                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77244.825030                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             119                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  167                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           544                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           150                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                694                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3231000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       838500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4069500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          663                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              861                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.820513                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.757576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.806039                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5939.338235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         5590                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5863.832853                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          542                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          145                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           687                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14078000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.817496                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.732323                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.797909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20151.291513                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21765.517241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20491.994178                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        13250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1766.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       101500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       517000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       618500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.828571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 33833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19884.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21327.586207                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33469                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          27207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24853                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52060                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2273333000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2102486000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4375819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43072                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.631663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.585369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.608682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83556.915500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84596.869593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84053.380715                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16325                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16004                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32329                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        10882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8849                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1057740000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    904086000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1961826000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.252647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.208423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.230694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97200.882191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102168.154594                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99428.614870                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5072                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10169                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    917172000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    187354499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1104526499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.667213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.787359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.684509                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90192.939325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92841.674430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90631.533519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1973                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    813008001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    164493499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    977501500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.664195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.769801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.679398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80312.950805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83372.275215                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80811.962632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2357025                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       303662                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2660687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20848222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1695595                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22543817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2046168796233                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 197756045172                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2243924841405                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23205247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1999257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25204504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.898427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.848113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.894436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98145.961619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116629.292474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99536.154033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2018935                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        46729                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2065664                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18829287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1648866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     20478153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1744643679246                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 178214690185                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1922858369431                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.811424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.824739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.812480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92655.854640                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108083.185768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93898.037066                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                    88677587                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  82826603                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.070641                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.634327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.005473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.224367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.840243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.294453                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.306786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.191006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.488976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 484767619                       # Number of tag accesses
system.l2.tags.data_accesses                484767619                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        647936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1209332224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        126336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     106239488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2590114496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3906460480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       647936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       126336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        774272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26683008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26683008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18895816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1659992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     40470539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            61038445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       416922                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             416922                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1076870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2009910189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           209970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        176570032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4304770362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6492537423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1076870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       209970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1286840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44347160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44347160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44347160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1076870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2009910189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          209970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       176570032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4304770362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6536884583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    391836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18844737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1644159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  40440283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035201243750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23991                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23991                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            94782170                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370292                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    61038447                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     416923                       # Number of write requests accepted
system.mem_ctrls.readBursts                  61038447                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   416923                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 25087                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1137965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            966942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            883943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            884908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6371579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9216756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9371824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7123350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           7742412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6594902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3678757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1651504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1488574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1364989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1263600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1199272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22174                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1812696824856                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               304706385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2955345768606                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29744.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48494.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 52577983                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  330718                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              61038447                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               416923                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3455215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5109249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6736174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7705293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7963996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 7721700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 6250362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5155707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3522479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2388710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1771557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1525234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 748795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 357643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 248272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 154513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  87782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  33658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8424417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    465.945702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   357.159629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.202936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       258185      3.06%      3.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3278226     38.91%     41.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       494246      5.87%     47.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1199773     14.24%     62.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       747378      8.87%     70.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       293841      3.49%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       416883      4.95%     79.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       317915      3.77%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1417970     16.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8424417                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2540.168980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    196.318390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  47494.417038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        23975     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.76947e+06-1.83501e+06           11      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.90054e+06            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.332541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.042910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20990     87.49%     87.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              504      2.10%     89.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1308      5.45%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              609      2.54%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              285      1.19%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              133      0.55%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               50      0.21%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               39      0.16%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               32      0.13%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               25      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23991                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3900241728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6218880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25077376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3906460608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26683072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6482.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6492.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        50.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    50.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  601684807500                       # Total gap between requests
system.mem_ctrls.avgGap                       9790.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       647936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1206063168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       126336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    105226176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2588178112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25077376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1076869.649375291774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2004477017.558236598969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 209970.435387872974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 174885907.333784103394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4301552091.549542427063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41678599.584484204650                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18895816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1974                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1659992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     40470541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       416923                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    392376470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 961537563447                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     82125364                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110080105675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1883253597650                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14555182085840                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38757.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50886.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41603.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66313.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46533.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34910959.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25649064840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13632820245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        178385831400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          969019920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47496920640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     268887422400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4615414080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       539636493525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        896.875867                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9505255568                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20091760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 572087691932                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          34501222560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18337842270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        256734879240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1076353560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47496920640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     271700945820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2246131200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       632094295290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1050.540736                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3498814114                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20091760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 578094133386                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3123051203.125000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6254956936.725359                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        71500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15870107000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101996515000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 499688192500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18102004                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18102004                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18102004                       # number of overall hits
system.cpu1.icache.overall_hits::total       18102004                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2678                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2678                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2678                       # number of overall misses
system.cpu1.icache.overall_misses::total         2678                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    206581500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    206581500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    206581500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    206581500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18104682                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18104682                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18104682                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18104682                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000148                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000148                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000148                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000148                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77140.216580                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77140.216580                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77140.216580                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77140.216580                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2563                       # number of writebacks
system.cpu1.icache.writebacks::total             2563                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          115                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          115                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2563                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2563                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2563                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2563                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    197685500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    197685500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    197685500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    197685500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77130.511120                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77130.511120                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77130.511120                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77130.511120                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2563                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18102004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18102004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2678                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2678                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    206581500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    206581500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18104682                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18104682                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000148                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000148                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77140.216580                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77140.216580                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          115                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2563                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2563                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    197685500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    197685500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77130.511120                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77130.511120                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18203212                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2595                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7014.725241                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36211927                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36211927                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16211479                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16211479                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16211479                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16211479                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4704012                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4704012                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4704012                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4704012                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 381784422279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 381784422279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 381784422279                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 381784422279                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20915491                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20915491                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20915491                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20915491                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.224906                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.224906                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.224906                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.224906                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81161.447352                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81161.447352                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81161.447352                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81161.447352                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     46552717                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        32562                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           698806                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            430                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.617512                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.725581                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2041721                       # number of writebacks
system.cpu1.dcache.writebacks::total          2041721                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2660296                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2660296                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2660296                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2660296                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2043716                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2043716                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2043716                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2043716                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 207660029816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 207660029816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 207660029816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 207660029816                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.097713                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.097713                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.097713                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.097713                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101609.044415                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101609.044415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101609.044415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101609.044415                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2041714                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15224951                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15224951                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4316659                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4316659                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 356982513000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 356982513000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19541610                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19541610                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.220896                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.220896                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82698.798538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82698.798538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2315607                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2315607                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2001052                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2001052                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 205276624000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 205276624000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102400                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102400                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102584.352631                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102584.352631                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       986528                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        986528                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       387353                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       387353                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24801909279                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24801909279                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1373881                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1373881                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.281941                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.281941                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64029.216965                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64029.216965                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       344689                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       344689                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42664                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42664                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2383405816                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2383405816                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.031054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 55864.565348                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55864.565348                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          686                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          686                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13867500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13867500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.183333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.183333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 90048.701299                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 90048.701299                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101190                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101190                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 87958.823529                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87958.823529                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          215                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          215                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1641000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1641000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.270440                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.270440                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7632.558140                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7632.558140                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          215                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          215                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1426000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1426000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.270440                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.270440                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6632.558140                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6632.558140                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          159                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          159                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       912500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       912500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.343413                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.343413                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5738.993711                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5738.993711                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          159                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          159                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       753500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       753500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.343413                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.343413                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4738.993711                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4738.993711                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.980871                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18261730                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2043550                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.936278                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.980871                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999402                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999402                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43878701                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43878701                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 601684707500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25225395                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       893586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24831980                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        82409618                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         64356277                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1786                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85742                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85742                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17804                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25207590                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69749500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6127841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75930755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1950976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2975836032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       328064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261339840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3239454912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       147187459                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26894208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        172496568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.135383                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.345196                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              149324993     86.57%     86.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22989980     13.33%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 181595      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          172496568                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50621120559                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34878975537                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22870485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3068197833                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3848492                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
