
---------- Begin Simulation Statistics ----------
host_inst_rate                                 216237                       # Simulator instruction rate (inst/s)
host_mem_usage                                 324784                       # Number of bytes of host memory used
host_seconds                                    92.49                       # Real time elapsed on the host
host_tick_rate                              360252397                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033320                       # Number of seconds simulated
sim_ticks                                 33320148000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5586850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35226.294991                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29771.315327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5124511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16286490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               462339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            138640                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9636945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.057939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          323699                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474200                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 61449.031660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 58849.050987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1261061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13097185159                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.144579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              213139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            72005                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8305601962                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095736                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         141134                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  2333.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 53238.045912                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.880794                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14811                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         7000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    788508698                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7061050                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43500.565761                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 38599.985289                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6385572                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29383675159                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095663                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                675478                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             210645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17942546962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.065831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464833                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996526                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002233                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.442626                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.286622                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7061050                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43500.565761                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 38599.985289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6385572                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29383675159                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095663                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               675478                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            210645                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17942546962                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.065831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464833                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384544                       # number of replacements
system.cpu.dcache.sampled_refs                 385568                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.300747                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6508694                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501856390000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145168                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13325552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14379.066670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11417.789279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13285009                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      582970500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                40543                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1125                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    450055000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.002958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           39417                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 337.028997                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13325552                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14379.066670                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11417.789279                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13285009                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       582970500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003043                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 40543                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1125                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    450055000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.002958                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            39417                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435767                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.112616                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13325552                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14379.066670                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11417.789279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13285009                       # number of overall hits
system.cpu.icache.overall_miss_latency      582970500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003043                       # miss rate for overall accesses
system.cpu.icache.overall_misses                40543                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1125                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    450055000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.002958                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           39417                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  39187                       # number of replacements
system.cpu.icache.sampled_refs                  39418                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.112616                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13285009                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 46329.663947                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      9214831170                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                198897                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    64524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     64493.740394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 49101.018549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        24186                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2601548500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.625163                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      40338                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     281                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1966839500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.620808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 40057                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     360462                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       65512.986587                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  50079.186905                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         253698                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6994428500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.296187                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       106764                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       527                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5320212500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.294722                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  106236                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81021                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    66330.580936                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 50820.145394                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5374169998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81021                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4117499000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81021                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145168                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145168                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.463613                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      424986                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        65233.491047                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   49811.351192                       # average overall mshr miss latency
system.l2.demand_hits                          277884                       # number of demand (read+write) hits
system.l2.demand_miss_latency              9595977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.346134                       # miss rate for demand accesses
system.l2.demand_misses                        147102                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        808                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         7287052000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.344230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   146293                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.578949                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.168513                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9485.508102                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2760.909263                       # Average occupied blocks per context
system.l2.overall_accesses                     424986                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       65233.491047                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  47805.217909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         277884                       # number of overall hits
system.l2.overall_miss_latency             9595977000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.346134                       # miss rate for overall accesses
system.l2.overall_misses                       147102                       # number of overall misses
system.l2.overall_mshr_hits                       808                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       16501883170                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.812239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  345190                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.407985                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         81147                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        34821                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       251385                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           211496                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         5066                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         269260                       # number of replacements
system.l2.sampled_refs                         281720                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12246.417365                       # Cycle average of tags in use
system.l2.total_refs                           412329                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            75836                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 43571790                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2486872                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3271504                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       300837                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3260375                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3853668                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         173655                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1304955                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       345217                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16992802                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.626203                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.537784                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12817171     75.43%     75.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2022320     11.90%     87.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       786447      4.63%     91.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       401670      2.36%     94.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       279289      1.64%     95.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       153553      0.90%     96.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       115884      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        71251      0.42%     97.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       345217      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16992802                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640942                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359143                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120456                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       300628                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640942                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13111345                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.306850                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.306850                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4318107                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       408500                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28238859                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7331063                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5253289                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2021472                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          674                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        90342                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4823279                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4656906                       # DTB hits
system.switch_cpus_1.dtb.data_misses           166373                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3901504                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3739821                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           161683                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        921775                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            917085                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4690                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3853668                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3272948                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8865214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        81016                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29762714                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        559363                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.167053                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3272948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2660527                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.290188                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19014274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.565283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.761885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13422073     70.59%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         485621      2.55%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         334347      1.76%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         474070      2.49%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1363269      7.17%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         261276      1.37%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         257936      1.36%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         446339      2.35%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1969343     10.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19014274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4054233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2095212                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1539199                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.678513                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4824297                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           921775                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13113284                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14997730                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735780                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9648490                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.650139                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15235354                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       351934                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2529646                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5722571                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       438370                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1841709                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24578145                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3902522                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       435979                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15652280                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       117447                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6539                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2021472                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       152162                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       253126                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       114468                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          755                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        25482                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3363426                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1080395                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        25482                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        66124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       285810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.433492                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.433492                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10522269     65.40%     65.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        48374      0.30%     65.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       232600      1.45%     67.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7249      0.05%     67.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       205487      1.28%     68.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19714      0.12%     68.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        65182      0.41%     69.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4044386     25.14%     94.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       943001      5.86%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16088262                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       148416                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009225                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        24235     16.33%     16.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           18      0.01%     16.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt          369      0.25%     16.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           12      0.01%     16.60% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        72452     48.82%     65.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        45318     30.53%     95.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         6012      4.05%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19014274                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.846115                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.376646                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11737797     61.73%     61.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3109299     16.35%     78.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1714420      9.02%     87.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1086619      5.71%     92.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       795568      4.18%     97.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       355511      1.87%     98.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       185434      0.98%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        19173      0.10%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        10453      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19014274                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.697412                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23038946                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16088262                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12779960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        29518                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     10889507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3273013                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3272948                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              65                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2231615                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       727794                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5722571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1841709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23068507                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3559216                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004627                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       302319                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7647583                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       424444                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        18763                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35102600                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27238244                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20193806                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5020150                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2021472                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       765852                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12189157                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1910680                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 85077                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
