# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do ucs1903_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/frecuencies.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:16 on Apr 20,2020
# vcom -reportprogress 300 -93 -work work D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/frecuencies.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity frecuencies
# -- Compiling architecture frecuencies_behavioral of frecuencies
# End time: 14:54:16 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/data_shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:16 on Apr 20,2020
# vcom -reportprogress 300 -93 -work work D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/data_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity data_shifter
# -- Compiling architecture data_shifter_behavioral of data_shifter
# End time: 14:54:16 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/multiplexor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:16 on Apr 20,2020
# vcom -reportprogress 300 -93 -work work D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/multiplexor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexor
# -- Compiling architecture multiplexor_behavioral of multiplexor
# End time: 14:54:16 on Apr 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.data_shifter
# vsim work.data_shifter 
# Start time: 14:54:22 on Apr 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.data_shifter(data_shifter_behavioral)
# End time: 14:54:28 on Apr 20,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
