{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 17:28:43 2013 " "Info: Processing started: Mon Nov 04 17:28:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF sketch -c sketch " "Info: Command: quartus_sim --simulation_results_format=VWF sketch -c sketch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/Digital Logic/Lab7/part2/part2.vwf " "Info (324025): Using vector source file \"D:/Digital Logic/Lab7/part2/part2.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeEN " "Warning (328013): Ignored node in vector source file. Can't find corresponding node name \"writeEN\" in design." {  } { { "D:/Digital Logic/Lab7/part2/part2.vwf" "" { Waveform "D:/Digital Logic/Lab7/part2/part2.vwf" "writeEN" "0 ps" "0 ps" "" } }  } 0 328013 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|sketch\|KEY\[0\] " "Warning (328012): Can't find signal in vector source file for input pin \"\|sketch\|KEY\[0\]\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|sketch\|KEY\[2\] " "Warning (328012): Can't find signal in vector source file for input pin \"\|sketch\|KEY\[2\]\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|sketch\|KEY\[3\] " "Warning (328012): Can't find signal in vector source file for input pin \"\|sketch\|KEY\[3\]\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|sketch\|SW\[15\] " "Warning (328012): Can't find signal in vector source file for input pin \"\|sketch\|SW\[15\]\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|sketch\|SW\[16\] " "Warning (328012): Can't find signal in vector source file for input pin \"\|sketch\|SW\[16\]\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|sketch\|SW\[17\] " "Warning (328012): Can't find signal in vector source file for input pin \"\|sketch\|SW\[17\]\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|sketch\|plot " "Warning (328012): Can't find signal in vector source file for input pin \"\|sketch\|plot\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Warning : Invalid transition to 'X' detected on CycloneII PLL input clk. This edge will be ignored. " "Info (311000): System task: Warning : Invalid transition to 'X' detected on CycloneII PLL input clk. This edge will be ignored." {  } {  } 0 311000 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 0  Instance: VGA\|mypll\|altpll_component\|pll " "Info (311000): System task: Time: 0  Instance: VGA\|mypll\|altpll_component\|pll" {  } {  } 0 311000 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : CycloneII PLL is enabled " "Info (311000): System task:  Note : CycloneII PLL is enabled" {  } {  } 0 311000 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 0  Instance: VGA\|mypll\|altpll_component\|pll " "Info (311000): System task: Time: 0  Instance: VGA\|mypll\|altpll_component\|pll" {  } {  } 0 311000 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : CycloneII PLL locked to incoming clock " "Info (311000): System task:  Note : CycloneII PLL locked to incoming clock" {  } {  } 0 311000 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 110000  Instance: VGA\|mypll\|altpll_component\|pll " "Info (311000): System task: Time: 110000  Instance: VGA\|mypll\|altpll_component\|pll" {  } {  } 0 311000 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info (310002): Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      4.05 % " "Info (328053): Simulation coverage is       4.05 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "1629 " "Info (328052): Number of transitions in simulation is 1629" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "sketch.sim.vwf " "Info (324045): Vector file sketch.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 8 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Simulator was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 17:28:46 2013 " "Info: Processing ended: Mon Nov 04 17:28:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
