static inline void F_1 ( unsigned long V_1 , int V_2 , int V_3 )\r\n{\r\nunsigned int V_4 ;\r\nV_1 &= ~ ( 0xffffULL << 48 ) ;\r\nswitch ( V_2 ) {\r\ncase V_5 :\r\nV_1 &= ~ 0xffful ;\r\nV_1 |= V_3 << 8 ;\r\nasm volatile(ASM_FTR_IFCLR("tlbie %0,0", PPC_TLBIE(%1,%0), %2)\r\n: : "r" (va), "r"(0), "i" (CPU_FTR_ARCH_206)\r\n: "memory");\r\nbreak;\r\ndefault:\r\nV_4 = V_6 [ V_2 ] . V_4 ;\r\nV_1 &= ~ ( ( 1ul << V_6 [ V_2 ] . V_7 ) - 1 ) ;\r\nV_1 |= V_4 << 12 ;\r\nV_1 |= V_3 << 8 ;\r\nV_1 |= 1 ;\r\nasm volatile(ASM_FTR_IFCLR("tlbie %0,1", PPC_TLBIE(%1,%0), %2)\r\n: : "r" (va), "r"(0), "i" (CPU_FTR_ARCH_206)\r\n: "memory");\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_2 ( unsigned long V_1 , int V_2 , int V_3 )\r\n{\r\nunsigned int V_4 ;\r\nV_1 &= ~ ( 0xffffULL << 48 ) ;\r\nswitch ( V_2 ) {\r\ncase V_5 :\r\nV_1 &= ~ 0xffful ;\r\nV_1 |= V_3 << 8 ;\r\nasm volatile(".long 0x7c000224 | (%0 << 11) | (0 << 21)"\r\n: : "r"(va) : "memory");\r\nbreak;\r\ndefault:\r\nV_4 = V_6 [ V_2 ] . V_4 ;\r\nV_1 &= ~ ( ( 1ul << V_6 [ V_2 ] . V_7 ) - 1 ) ;\r\nV_1 |= V_4 << 12 ;\r\nV_1 |= V_3 << 8 ;\r\nV_1 |= 1 ;\r\nasm volatile(".long 0x7c000224 | (%0 << 11) | (1 << 21)"\r\n: : "r"(va) : "memory");\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_3 ( unsigned long V_1 , int V_2 , int V_3 , int V_8 )\r\n{\r\nunsigned int V_9 = V_8 && F_4 ( V_10 ) ;\r\nint V_11 = ! F_4 ( V_12 ) ;\r\nif ( V_9 )\r\nV_9 = V_6 [ V_2 ] . V_13 ;\r\nif ( V_11 && ! V_9 )\r\nF_5 ( & V_14 ) ;\r\nasm volatile("ptesync": : :"memory");\r\nif ( V_9 ) {\r\nF_2 ( V_1 , V_2 , V_3 ) ;\r\nasm volatile("ptesync": : :"memory");\r\n} else {\r\nF_1 ( V_1 , V_2 , V_3 ) ;\r\nasm volatile("eieio; tlbsync; ptesync": : :"memory");\r\n}\r\nif ( V_11 && ! V_9 )\r\nF_6 ( & V_14 ) ;\r\n}\r\nstatic inline void F_7 ( struct V_15 * V_16 )\r\n{\r\nunsigned long * V_17 = & V_16 -> V_18 ;\r\nwhile ( 1 ) {\r\nif ( ! F_8 ( V_19 , V_17 ) )\r\nbreak;\r\nwhile( F_9 ( V_19 , V_17 ) )\r\nF_10 () ;\r\n}\r\n}\r\nstatic inline void F_11 ( struct V_15 * V_16 )\r\n{\r\nunsigned long * V_17 = & V_16 -> V_18 ;\r\nF_12 ( V_19 , V_17 ) ;\r\n}\r\nstatic long F_13 ( unsigned long V_20 , unsigned long V_1 ,\r\nunsigned long V_21 , unsigned long V_22 ,\r\nunsigned long V_23 , int V_2 , int V_3 )\r\n{\r\nstruct V_15 * V_16 = V_24 + V_20 ;\r\nunsigned long V_25 , V_26 ;\r\nint V_27 ;\r\nif ( ! ( V_23 & V_28 ) ) {\r\nF_14 ( L_1\r\nL_2 ,\r\nV_20 , V_1 , V_21 , V_22 , V_23 , V_2 ) ;\r\n}\r\nfor ( V_27 = 0 ; V_27 < V_29 ; V_27 ++ ) {\r\nif ( ! ( V_16 -> V_18 & V_30 ) ) {\r\nF_7 ( V_16 ) ;\r\nif ( ! ( V_16 -> V_18 & V_30 ) )\r\nbreak;\r\nF_11 ( V_16 ) ;\r\n}\r\nV_16 ++ ;\r\n}\r\nif ( V_27 == V_29 )\r\nreturn - 1 ;\r\nV_25 = F_15 ( V_1 , V_2 , V_3 ) | V_23 | V_30 ;\r\nV_26 = F_16 ( V_21 , V_2 ) | V_22 ;\r\nif ( ! ( V_23 & V_28 ) ) {\r\nF_14 ( L_3 ,\r\nV_27 , V_25 , V_26 ) ;\r\n}\r\nV_16 -> V_31 = V_26 ;\r\nF_17 () ;\r\nV_16 -> V_18 = V_25 ;\r\n__asm__ __volatile__ ("ptesync" : : : "memory");\r\nreturn V_27 | ( ! ! ( V_23 & V_32 ) << 3 ) ;\r\n}\r\nstatic long F_18 ( unsigned long V_20 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_27 ;\r\nint V_33 ;\r\nunsigned long V_25 ;\r\nF_14 ( L_4 , V_20 ) ;\r\nV_33 = F_19 () & 0x7 ;\r\nfor ( V_27 = 0 ; V_27 < V_29 ; V_27 ++ ) {\r\nV_16 = V_24 + V_20 + V_33 ;\r\nV_25 = V_16 -> V_18 ;\r\nif ( ( V_25 & V_30 ) && ! ( V_25 & V_28 ) ) {\r\nF_7 ( V_16 ) ;\r\nV_25 = V_16 -> V_18 ;\r\nif ( ( V_25 & V_30 )\r\n&& ! ( V_25 & V_28 ) )\r\nbreak;\r\nF_11 ( V_16 ) ;\r\n}\r\nV_33 ++ ;\r\nV_33 &= 0x7 ;\r\n}\r\nif ( V_27 == V_29 )\r\nreturn - 1 ;\r\nV_16 -> V_18 = 0 ;\r\nreturn V_27 ;\r\n}\r\nstatic long F_20 ( unsigned long V_34 , unsigned long V_35 ,\r\nunsigned long V_1 , int V_2 , int V_3 ,\r\nint V_8 )\r\n{\r\nstruct V_15 * V_16 = V_24 + V_34 ;\r\nunsigned long V_25 , V_36 ;\r\nint V_37 = 0 ;\r\nV_36 = F_15 ( V_1 , V_2 , V_3 ) ;\r\nF_14 ( L_5 ,\r\nV_1 , V_36 & V_38 , V_34 , V_35 ) ;\r\nF_7 ( V_16 ) ;\r\nV_25 = V_16 -> V_18 ;\r\nif ( ! F_21 ( V_25 , V_36 ) || ! ( V_25 & V_30 ) ) {\r\nF_14 ( L_6 ) ;\r\nV_37 = - 1 ;\r\n} else {\r\nF_14 ( L_7 ) ;\r\nV_16 -> V_31 = ( V_16 -> V_31 & ~ ( V_39 | V_40 ) ) |\r\n( V_35 & ( V_39 | V_40 | V_41 ) ) ;\r\n}\r\nF_11 ( V_16 ) ;\r\nF_3 ( V_1 , V_2 , V_3 , V_8 ) ;\r\nreturn V_37 ;\r\n}\r\nstatic long F_22 ( unsigned long V_1 , int V_2 , int V_3 )\r\n{\r\nstruct V_15 * V_16 ;\r\nunsigned long V_42 ;\r\nunsigned long V_27 ;\r\nlong V_34 ;\r\nunsigned long V_36 , V_25 ;\r\nV_42 = F_23 ( V_1 , V_6 [ V_2 ] . V_7 , V_3 ) ;\r\nV_36 = F_15 ( V_1 , V_2 , V_3 ) ;\r\nV_34 = ( V_42 & V_43 ) * V_29 ;\r\nfor ( V_27 = 0 ; V_27 < V_29 ; V_27 ++ ) {\r\nV_16 = V_24 + V_34 ;\r\nV_25 = V_16 -> V_18 ;\r\nif ( F_21 ( V_25 , V_36 ) && ( V_25 & V_30 ) )\r\nreturn V_34 ;\r\n++ V_34 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void F_24 ( unsigned long V_35 , unsigned long V_44 ,\r\nint V_2 , int V_3 )\r\n{\r\nunsigned long V_45 , V_1 ;\r\nlong V_34 ;\r\nstruct V_15 * V_16 ;\r\nV_45 = F_25 ( V_44 , V_3 ) ;\r\nV_1 = F_26 ( V_44 , V_45 , V_3 ) ;\r\nV_34 = F_22 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_34 == - 1 )\r\nF_27 ( L_8 ) ;\r\nV_16 = V_24 + V_34 ;\r\nV_16 -> V_31 = ( V_16 -> V_31 & ~ ( V_39 | V_40 ) ) |\r\n( V_35 & ( V_39 | V_40 ) ) ;\r\nF_3 ( V_1 , V_2 , V_3 , 0 ) ;\r\n}\r\nstatic void F_28 ( unsigned long V_34 , unsigned long V_1 ,\r\nint V_2 , int V_3 , int V_8 )\r\n{\r\nstruct V_15 * V_16 = V_24 + V_34 ;\r\nunsigned long V_25 ;\r\nunsigned long V_36 ;\r\nunsigned long V_46 ;\r\nF_29 ( V_46 ) ;\r\nF_14 ( L_9 , V_1 , V_34 ) ;\r\nV_36 = F_15 ( V_1 , V_2 , V_3 ) ;\r\nF_7 ( V_16 ) ;\r\nV_25 = V_16 -> V_18 ;\r\nif ( ! F_21 ( V_25 , V_36 ) || ! ( V_25 & V_30 ) )\r\nF_11 ( V_16 ) ;\r\nelse\r\nV_16 -> V_18 = 0 ;\r\nF_3 ( V_1 , V_2 , V_3 , V_8 ) ;\r\nF_30 ( V_46 ) ;\r\n}\r\nstatic void F_31 ( struct V_15 * V_47 , unsigned long V_34 ,\r\nint * V_2 , int * V_3 , unsigned long * V_1 )\r\n{\r\nunsigned long V_26 = V_47 -> V_31 ;\r\nunsigned long V_25 = V_47 -> V_18 ;\r\nunsigned long V_48 ;\r\nint V_27 , V_49 , V_7 , V_4 ;\r\nif ( ! ( V_25 & V_50 ) )\r\nV_49 = V_5 ;\r\nelse {\r\nfor ( V_27 = 0 ; V_27 < V_51 ; V_27 ++ ) {\r\nif ( ( V_26 & F_32 ( V_27 + 1 ) ) == F_32 ( V_27 + 1 ) )\r\nbreak;\r\n}\r\nV_4 = F_32 ( V_27 + 1 ) >> V_52 ;\r\nfor ( V_49 = 0 ; V_49 < V_53 ; V_49 ++ ) {\r\nif ( V_49 == V_5 )\r\ncontinue;\r\nif ( ! V_6 [ V_49 ] . V_7 )\r\ncontinue;\r\nif ( V_4 == V_6 [ V_49 ] . V_4 )\r\nbreak;\r\n}\r\n}\r\nV_7 = V_6 [ V_49 ] . V_7 ;\r\nV_48 = ( F_33 ( V_25 ) & ~ V_6 [ V_49 ] . V_54 ) << 23 ;\r\nif ( V_7 < 23 ) {\r\nunsigned long V_55 , V_45 , V_56 ;\r\nV_56 = V_34 / V_29 ;\r\nif ( V_25 & V_32 )\r\nV_56 = ~ V_56 ;\r\nswitch ( V_25 >> V_57 ) {\r\ncase V_58 :\r\nV_55 = ( ( V_48 >> 28 ) ^ V_56 ) & V_43 ;\r\nbreak;\r\ncase V_59 :\r\nV_45 = V_48 >> 40 ;\r\nV_55 = ( V_45 ^ ( V_45 << 25 ) ^ V_56 ) & V_43 ;\r\nbreak;\r\ndefault:\r\nV_48 = V_55 = V_49 = 0 ;\r\n}\r\nV_48 |= ( V_55 << V_6 [ V_49 ] . V_7 ) ;\r\n}\r\n* V_1 = V_48 ;\r\n* V_2 = V_49 ;\r\n* V_3 = V_25 >> V_57 ;\r\n}\r\nstatic void F_34 ( void )\r\n{\r\nunsigned long V_34 , V_60 , V_46 ;\r\nstruct V_15 * V_16 = V_24 ;\r\nunsigned long V_25 , V_1 ;\r\nunsigned long V_61 ;\r\nint V_2 , V_3 ;\r\nV_61 = V_43 + 1 ;\r\nF_29 ( V_46 ) ;\r\nF_5 ( & V_14 ) ;\r\nV_60 = V_61 * V_29 ;\r\nfor ( V_34 = 0 ; V_34 < V_60 ; V_34 ++ , V_16 ++ ) {\r\nV_25 = V_16 -> V_18 ;\r\nif ( V_25 & V_30 ) {\r\nF_31 ( V_16 , V_34 , & V_2 , & V_3 , & V_1 ) ;\r\nV_16 -> V_18 = 0 ;\r\nF_1 ( V_1 , V_2 , V_3 ) ;\r\n}\r\n}\r\nasm volatile("eieio; tlbsync; ptesync":::"memory");\r\nF_6 ( & V_14 ) ;\r\nF_30 ( V_46 ) ;\r\n}\r\nstatic void F_35 ( unsigned long V_62 , int V_8 )\r\n{\r\nunsigned long V_1 , V_42 , V_63 , V_64 , V_7 , V_34 ;\r\nstruct V_15 * V_16 ;\r\nunsigned long V_25 ;\r\nunsigned long V_36 ;\r\nunsigned long V_46 ;\r\nT_1 V_65 ;\r\nstruct V_66 * V_67 = & F_36 ( V_66 ) ;\r\nunsigned long V_2 = V_67 -> V_2 ;\r\nint V_3 = V_67 -> V_3 ;\r\nint V_27 ;\r\nF_29 ( V_46 ) ;\r\nfor ( V_27 = 0 ; V_27 < V_62 ; V_27 ++ ) {\r\nV_1 = V_67 -> V_68 [ V_27 ] ;\r\nV_65 = V_67 -> V_65 [ V_27 ] ;\r\nF_37 (pte, psize, va, index, shift) {\r\nV_42 = F_23 ( V_1 , V_7 , V_3 ) ;\r\nV_64 = F_38 ( V_65 , V_63 ) ;\r\nif ( V_64 & V_69 )\r\nV_42 = ~ V_42 ;\r\nV_34 = ( V_42 & V_43 ) * V_29 ;\r\nV_34 += V_64 & V_70 ;\r\nV_16 = V_24 + V_34 ;\r\nV_36 = F_15 ( V_1 , V_2 , V_3 ) ;\r\nF_7 ( V_16 ) ;\r\nV_25 = V_16 -> V_18 ;\r\nif ( ! F_21 ( V_25 , V_36 ) ||\r\n! ( V_25 & V_30 ) )\r\nF_11 ( V_16 ) ;\r\nelse\r\nV_16 -> V_18 = 0 ;\r\n} F_39 () ;\r\n}\r\nif ( F_4 ( V_10 ) &&\r\nV_6 [ V_2 ] . V_13 && V_8 ) {\r\nasm volatile("ptesync":::"memory");\r\nfor ( V_27 = 0 ; V_27 < V_62 ; V_27 ++ ) {\r\nV_1 = V_67 -> V_68 [ V_27 ] ;\r\nV_65 = V_67 -> V_65 [ V_27 ] ;\r\nF_37 (pte, psize, va, index,\r\nshift) {\r\nF_2 ( V_1 , V_2 , V_3 ) ;\r\n} F_39 () ;\r\n}\r\nasm volatile("ptesync":::"memory");\r\n} else {\r\nint V_11 = ! F_4 ( V_12 ) ;\r\nif ( V_11 )\r\nF_5 ( & V_14 ) ;\r\nasm volatile("ptesync":::"memory");\r\nfor ( V_27 = 0 ; V_27 < V_62 ; V_27 ++ ) {\r\nV_1 = V_67 -> V_68 [ V_27 ] ;\r\nV_65 = V_67 -> V_65 [ V_27 ] ;\r\nF_37 (pte, psize, va, index,\r\nshift) {\r\nF_1 ( V_1 , V_2 , V_3 ) ;\r\n} F_39 () ;\r\n}\r\nasm volatile("eieio; tlbsync; ptesync":::"memory");\r\nif ( V_11 )\r\nF_6 ( & V_14 ) ;\r\n}\r\nF_30 ( V_46 ) ;\r\n}\r\nstatic inline int F_40 ( void )\r\n{\r\nstruct V_71 * V_72 = F_41 ( L_10 ) ;\r\nint V_73 = 1 ;\r\nif ( V_72 ) {\r\nconst char * V_74 = F_42 ( V_72 , L_11 , NULL ) ;\r\nif ( V_74 && ! strcmp ( V_74 , L_12 ) )\r\nV_73 = 0 ;\r\nF_43 ( V_72 ) ;\r\n}\r\nreturn V_73 ;\r\n}\r\nstatic inline int F_40 ( void )\r\n{\r\nreturn 1 ;\r\n}\r\nvoid T_2 F_44 ( void )\r\n{\r\nV_75 . V_76 = F_28 ;\r\nV_75 . V_77 = F_20 ;\r\nV_75 . V_78 = F_24 ;\r\nV_75 . V_79 = F_13 ;\r\nV_75 . V_80 = F_18 ;\r\nV_75 . V_81 = F_34 ;\r\nif ( F_40 () )\r\nV_75 . V_82 = F_35 ;\r\n}
