// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_mult_3lyr_ap_fixed_ap_fixed_16_8_5_3_0_config7_s_HH_
#define _dense_mult_3lyr_ap_fixed_ap_fixed_16_8_5_3_0_config7_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1.h"
#include "dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0.h"
#include "dense_resource_rf_leq_nin_0_0_0_0_0.h"
#include "relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s.h"
#include "relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s.h"

namespace ap_rtl {

struct dense_mult_3lyr_ap_fixed_ap_fixed_16_8_5_3_0_config7_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_8_V_read;
    sc_in< sc_lv<16> > data_9_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;


    // Module declarations
    dense_mult_3lyr_ap_fixed_ap_fixed_16_8_5_3_0_config7_s(sc_module_name name);
    SC_HAS_PROCESS(dense_mult_3lyr_ap_fixed_ap_fixed_16_8_5_3_0_config7_s);

    ~dense_mult_3lyr_ap_fixed_ap_fixed_16_8_5_3_0_config7_s();

    sc_trace_file* mVcdFile;

    dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1* grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92;
    dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0* grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116;
    dense_resource_rf_leq_nin_0_0_0_0_0* grp_dense_resource_rf_leq_nin_0_0_0_0_0_fu_128;
    relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s* call_ret47_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s_fu_140;
    relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s* call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s_fu_152;
    sc_signal< sc_lv<16> > data0_logits_0_V_reg_292;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > data0_logits_1_V_reg_297;
    sc_signal< sc_lv<16> > data0_logits_2_V_reg_302;
    sc_signal< sc_lv<16> > data0_logits_3_V_reg_307;
    sc_signal< sc_lv<16> > data0_logits_4_V_reg_312;
    sc_signal< sc_lv<16> > data0_logits_5_V_reg_317;
    sc_signal< sc_lv<16> > data0_logits_6_V_reg_322;
    sc_signal< sc_lv<16> > data0_logits_7_V_reg_327;
    sc_signal< sc_lv<16> > data0_0_V_reg_332;
    sc_signal< sc_lv<16> > data0_1_V_reg_337;
    sc_signal< sc_lv<16> > data0_2_V_reg_342;
    sc_signal< sc_lv<16> > data0_3_V_reg_347;
    sc_signal< sc_lv<16> > data0_4_V_reg_352;
    sc_signal< sc_lv<16> > data0_5_V_reg_357;
    sc_signal< sc_lv<16> > data0_6_V_reg_362;
    sc_signal< sc_lv<16> > data0_7_V_reg_367;
    sc_signal< sc_lv<16> > data1_logits_0_V_reg_372;
    sc_signal< sc_lv<16> > data1_logits_1_V_reg_377;
    sc_signal< sc_lv<16> > data1_logits_2_V_reg_382;
    sc_signal< sc_lv<16> > data1_logits_3_V_reg_387;
    sc_signal< sc_lv<16> > data1_logits_4_V_reg_392;
    sc_signal< sc_lv<16> > data1_logits_5_V_reg_397;
    sc_signal< sc_lv<16> > data1_logits_6_V_reg_402;
    sc_signal< sc_lv<16> > data1_logits_7_V_reg_407;
    sc_signal< sc_lv<16> > data1_0_V_reg_412;
    sc_signal< sc_lv<16> > data1_1_V_reg_417;
    sc_signal< sc_lv<16> > data1_2_V_reg_422;
    sc_signal< sc_lv<16> > data1_3_V_reg_427;
    sc_signal< sc_lv<16> > data1_4_V_reg_432;
    sc_signal< sc_lv<16> > data1_5_V_reg_437;
    sc_signal< sc_lv<16> > data1_6_V_reg_442;
    sc_signal< sc_lv<16> > data1_7_V_reg_447;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92_ap_return_7;
    sc_signal< sc_logic > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call10;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call10;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call10;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call10;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call10;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call10;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call10;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call10;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp19;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116_ap_return_7;
    sc_signal< sc_logic > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call28;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call28;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call28;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call28;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call28;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call28;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call28;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call28;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp38;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_fu_128_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_fu_128_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_fu_128_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_fu_128_ap_return_3;
    sc_signal< sc_logic > grp_dense_resource_rf_leq_nin_0_0_0_0_0_fu_128_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call46;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call46;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call46;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call46;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call46;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call46;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call46;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call46;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp57;
    sc_signal< sc_logic > call_ret47_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s_fu_140_ap_ready;
    sc_signal< sc_lv<16> > call_ret47_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s_fu_140_ap_return_0;
    sc_signal< sc_lv<16> > call_ret47_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s_fu_140_ap_return_1;
    sc_signal< sc_lv<16> > call_ret47_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s_fu_140_ap_return_2;
    sc_signal< sc_lv<16> > call_ret47_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s_fu_140_ap_return_3;
    sc_signal< sc_lv<16> > call_ret47_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s_fu_140_ap_return_4;
    sc_signal< sc_lv<16> > call_ret47_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s_fu_140_ap_return_5;
    sc_signal< sc_lv<16> > call_ret47_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s_fu_140_ap_return_6;
    sc_signal< sc_lv<16> > call_ret47_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s_fu_140_ap_return_7;
    sc_signal< sc_logic > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s_fu_152_ap_ready;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s_fu_152_ap_return_0;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s_fu_152_ap_return_1;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s_fu_152_ap_return_2;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s_fu_152_ap_return_3;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s_fu_152_ap_return_4;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s_fu_152_ap_return_5;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s_fu_152_ap_return_6;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s_fu_152_ap_return_7;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > data_0_V_read_int_reg;
    sc_signal< sc_lv<16> > data_1_V_read_int_reg;
    sc_signal< sc_lv<16> > data_2_V_read_int_reg;
    sc_signal< sc_lv<16> > data_3_V_read_int_reg;
    sc_signal< sc_lv<16> > data_4_V_read_int_reg;
    sc_signal< sc_lv<16> > data_5_V_read_int_reg;
    sc_signal< sc_lv<16> > data_6_V_read_int_reg;
    sc_signal< sc_lv<16> > data_7_V_read_int_reg;
    sc_signal< sc_lv<16> > data_8_V_read_int_reg;
    sc_signal< sc_lv<16> > data_9_V_read_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp19();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp38();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp57();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call10();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call28();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call46();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call10();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call28();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call46();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call10();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call28();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call46();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call10();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call28();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call46();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call10();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call28();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call46();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call10();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call28();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call46();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call10();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call28();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call46();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call10();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call28();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call46();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1_fu_92_ap_ce();
    void thread_grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_fu_116_ap_ce();
    void thread_grp_dense_resource_rf_leq_nin_0_0_0_0_0_fu_128_ap_ce();
};

}

using namespace ap_rtl;

#endif
