TRACE::2020-10-02.19:24:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:24:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:24:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-02.19:24:54::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_1
TRACE::2020-10-02.19:24:54::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-02.19:24:54::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW"
		}]
}
TRACE::2020-10-02.19:24:54::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-02.19:24:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-02.19:24:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-02.19:24:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-02.19:24:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:24:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:24:54::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:24:54::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:24:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:24:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:24:54::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:24:54::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:24:54::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-10-02.19:24:54::SCWPlatform::Generating the sources  .
TRACE::2020-10-02.19:24:54::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-02.19:24:54::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-10-02.19:24:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:24:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:24:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:24:54::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:24:54::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:24:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:24:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-02.19:24:54::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:24:54::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:24:54::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:24:54::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:24:54::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:24:54::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:24:54::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-02.19:24:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-02.19:24:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-02.19:24:54::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-02.19:25:03::SCWPlatform::Generating sources Done.
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-10-02.19:25:03::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-10-02.19:25:03::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-10-02.19:25:03::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-02.19:25:03::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-02.19:25:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-02.19:25:03::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-02.19:25:03::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-02.19:25:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-02.19:25:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:03::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-02.19:25:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-02.19:25:03::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:03::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-02.19:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:04::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-02.19:25:04::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-10-02.19:25:05::SCWPlatform::Started generating the artifacts platform Convolution_Accelerator_HW
TRACE::2020-10-02.19:25:05::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-02.19:25:05::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accelerator_HW
LOG::2020-10-02.19:25:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-02.19:25:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-02.19:25:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-02.19:25:05::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-02.19:25:05::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-02.19:25:05::SCWSystem::Not a boot domain 
LOG::2020-10-02.19:25:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-02.19:25:05::SCWDomain::Generating domain artifcats
TRACE::2020-10-02.19:25:05::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-02.19:25:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/qemu/
TRACE::2020-10-02.19:25:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/standalone_domain/qemu/
TRACE::2020-10-02.19:25:05::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-02.19:25:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-02.19:25:05::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-02.19:25:05::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-02.19:25:05::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-02.19:25:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-02.19:25:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-02.19:25:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:05::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-02.19:25:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-02.19:25:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-02.19:25:05::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-02.19:25:05::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-02.19:25:05::SCWMssOS::Copying to export directory.
TRACE::2020-10-02.19:25:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-02.19:25:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-02.19:25:05::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-02.19:25:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-02.19:25:05::SCWSystem::Completed Processing the sysconfig Convolution_Accelerator_HW
LOG::2020-10-02.19:25:05::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accelerator_HW
TRACE::2020-10-02.19:25:05::SCWPlatform::Started preparing the platform 
TRACE::2020-10-02.19:25:05::SCWSystem::Writing the bif file for system config Convolution_Accelerator_HW
TRACE::2020-10-02.19:25:05::SCWSystem::dir created 
TRACE::2020-10-02.19:25:05::SCWSystem::Writing the bif 
TRACE::2020-10-02.19:25:05::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-02.19:25:05::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-02.19:25:05::SCWPlatform::Completed generating the platform
TRACE::2020-10-02.19:25:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-02.19:25:06::SCWPlatform::updated the xpfm file.
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-02.19:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-02.19:25:07::SCWPlatform::Clearing the existing platform
TRACE::2020-10-02.19:25:07::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-02.19:25:07::SCWBDomain::clearing the fsbl build
TRACE::2020-10-02.19:25:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:07::SCWSystem::Clearing the domains completed.
TRACE::2020-10-02.19:25:07::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:07::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-02.19:25:09::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWReader::Active system found as  Convolution_Accelerator_HW
TRACE::2020-10-02.19:25:09::SCWReader::Handling sysconfig Convolution_Accelerator_HW
TRACE::2020-10-02.19:25:09::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-02.19:25:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-02.19:25:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-02.19:25:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-02.19:25:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-02.19:25:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-02.19:25:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-02.19:25:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:09::SCWReader::No isolation master present  
TRACE::2020-10-02.19:25:09::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-02.19:25:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-02.19:25:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:09::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-02.19:25:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-02.19:25:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-02.19:25:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWReader::No isolation master present  
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::In reload Mss file.
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-02.19:25:10::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-02.19:25:10::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-02.19:25:10::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-02.19:25:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-02.19:25:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-02.19:25:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::In reload Mss file.
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-02.19:25:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-02.19:25:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:10::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:10::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-02.19:25:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-02.19:25:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:19::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:19::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:19::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:19::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-02.19:25:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:23::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::In reload Mss file.
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:24::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-02.19:25:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-02.19:25:24::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:24::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-02.19:25:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-02.19:25:24::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:24::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-02.19:25:24::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-10-02.19:25:25::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-10-02.19:25:36::SCWPlatform::Started generating the artifacts platform Convolution_Accelerator_HW
TRACE::2020-10-02.19:25:36::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-02.19:25:36::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accelerator_HW
LOG::2020-10-02.19:25:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-02.19:25:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-02.19:25:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-02.19:25:36::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-02.19:25:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:36::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:36::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:25:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:25:36::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-02.19:25:36::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-02.19:25:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-02.19:25:36::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl & make 
TRACE::2020-10-02.19:25:37::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-02.19:25:37::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-02.19:25:37::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-02.19:25:37::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-02.19:25:37::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-02.19:25:37::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-02.19:25:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-02.19:25:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-02.19:25:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-02.19:25:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-02.19:25:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-02.19:25:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-02.19:25:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-02.19:25:37::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-02.19:25:37::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-02.19:25:37::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-02.19:25:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-02.19:25:37::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:37::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-02.19:25:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-02.19:25:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-02.19:25:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-02.19:25:37::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:37::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:38::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-10-02.19:25:38::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:38::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:38::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-02.19:25:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:38::SCWBDomain::_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:38::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-02.19:25:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-02.19:25:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-02.19:25:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:38::SCWBDomain::_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:38::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-02.19:25:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:38::SCWBDomain::_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:38::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-02.19:25:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:38::SCWBDomain::_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:38::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-02.19:25:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:38::SCWBDomain::_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:38::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-02.19:25:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-02.19:25:38::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-02.19:25:38::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:38::SCWBDomain::_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-02.19:25:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:38::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-02.19:25:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-02.19:25:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-02.19:25:39::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-02.19:25:39::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:39::SCWBDomain::_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-02.19:25:39::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-02.19:25:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:39::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-02.19:25:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-02.19:25:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-02.19:25:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-02.19:25:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:39::SCWBDomain::_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-02.19:25:39::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-02.19:25:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:39::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-02.19:25:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-02.19:25:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:25:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:25:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-02.19:25:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:39::SCWBDomain::_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-02.19:25:39::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-02.19:25:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:39::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-02.19:25:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-02.19:25:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-02.19:25:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-02.19:25:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:39::SCWBDomain::_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-02.19:25:39::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-02.19:25:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:40::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-02.19:25:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-02.19:25:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-02.19:25:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-02.19:25:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:40::SCWBDomain::_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-02.19:25:40::SCWBDomain::"Compiling emacps"

TRACE::2020-10-02.19:25:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:41::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-02.19:25:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-02.19:25:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:25:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:25:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-02.19:25:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:41::SCWBDomain::_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-02.19:25:41::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-02.19:25:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:42::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-02.19:25:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-02.19:25:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-02.19:25:42::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-02.19:25:42::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-02.19:25:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:42::SCWBDomain::_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-10-02.19:25:42::SCWBDomain::"Compiling gpio"

TRACE::2020-10-02.19:25:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:43::SCWBDomain::cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-10-02.19:25:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-02.19:25:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:25:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:25:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-02.19:25:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:43::SCWBDomain::_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-02.19:25:43::SCWBDomain::"Compiling qspips"

TRACE::2020-10-02.19:25:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:44::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-02.19:25:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-02.19:25:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:25:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:25:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-02.19:25:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:44::SCWBDomain::_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-02.19:25:44::SCWBDomain::"Compiling scugic"

TRACE::2020-10-02.19:25:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:45::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-02.19:25:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-02.19:25:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-02.19:25:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-02.19:25:45::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:45::SCWBDomain::_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-02.19:25:45::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-02.19:25:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:45::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-02.19:25:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-02.19:25:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:25:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:25:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-02.19:25:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:45::SCWBDomain::_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-02.19:25:45::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-02.19:25:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:46::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-02.19:25:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-02.19:25:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-02.19:25:46::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-02.19:25:46::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-02.19:25:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:46::SCWBDomain::_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-02.19:25:46::SCWBDomain::"Compiling sdps"

TRACE::2020-10-02.19:25:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:47::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-02.19:25:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-02.19:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-02.19:25:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-02.19:25:47::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:47::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:47::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-02.19:25:47::SCWBDomain::"Compiling standalone"

TRACE::2020-10-02.19:25:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:50::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-02.19:25:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-02.19:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:25:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:25:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-02.19:25:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:50::SCWBDomain::_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-02.19:25:50::SCWBDomain::"Compiling uartps"

TRACE::2020-10-02.19:25:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:51::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-02.19:25:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-02.19:25:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-02.19:25:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-02.19:25:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:51::SCWBDomain::_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-02.19:25:51::SCWBDomain::"Compiling usbps"

TRACE::2020-10-02.19:25:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:52::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-02.19:25:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-02.19:25:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:25:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:25:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-02.19:25:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:52::SCWBDomain::_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-02.19:25:52::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-02.19:25:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:53::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-02.19:25:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-02.19:25:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:25:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:25:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-02.19:25:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:53::SCWBDomain::_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-02.19:25:53::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-02.19:25:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:55::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-02.19:25:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-02.19:25:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:25:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:25:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-02.19:25:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:55::SCWBDomain::_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-02.19:25:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-10-02.19:25:55::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-02.19:25:55::SCWBDomain::'Finished building libraries'

TRACE::2020-10-02.19:25:55::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-02.19:25:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-10-02.19:25:55::SCWBDomain::include -I.

TRACE::2020-10-02.19:25:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-02.19:25:55::SCWBDomain::9_0/include -I.

TRACE::2020-10-02.19:25:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-02.19:25:55::SCWBDomain::0/include -I.

TRACE::2020-10-02.19:25:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-10-02.19:25:55::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-10-02.19:25:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-02.19:25:55::SCWBDomain::0/include -I.

TRACE::2020-10-02.19:25:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-10-02.19:25:55::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-10-02.19:25:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-02.19:25:55::SCWBDomain::9_0/include -I.

TRACE::2020-10-02.19:25:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-02.19:25:55::SCWBDomain::0/include -I.

TRACE::2020-10-02.19:25:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-02.19:25:55::SCWBDomain::9_0/include -I.

TRACE::2020-10-02.19:25:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-10-02.19:25:56::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-10-02.19:25:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-02.19:25:56::SCWBDomain::9_0/include -I.

TRACE::2020-10-02.19:25:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-10-02.19:25:56::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-02.19:25:56::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-10-02.19:25:56::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-02.19:25:56::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-02.19:25:56::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                               -Wl,-
TRACE::2020-10-02.19:25:56::SCWBDomain::-gc-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-02.19:25:56::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-02.19:25:56::SCWSystem::Not a boot domain 
LOG::2020-10-02.19:25:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-02.19:25:56::SCWDomain::Generating domain artifcats
TRACE::2020-10-02.19:25:56::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-02.19:25:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/qemu/
TRACE::2020-10-02.19:25:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/standalone_domain/qemu/
TRACE::2020-10-02.19:25:56::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-02.19:25:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:25:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:25:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:25:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:25:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:25:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:25:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-02.19:25:56::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-02.19:25:56::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-02.19:25:56::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-02.19:25:56::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:56::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:56::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:56::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-02.19:25:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-02.19:25:56::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:56::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-02.19:25:56::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:25:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-02.19:25:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-02.19:25:56::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-02.19:25:56::SCWMssOS::doing bsp build ... 
TRACE::2020-10-02.19:25:56::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-02.19:25:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-02.19:25:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-02.19:25:56::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-02.19:25:56::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-02.19:25:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-02.19:25:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-02.19:25:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-02.19:25:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-02.19:25:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-02.19:25:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-02.19:25:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-02.19:25:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-02.19:25:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-02.19:25:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-02.19:25:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-02.19:25:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-02.19:25:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-02.19:25:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-02.19:25:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-02.19:25:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-02.19:25:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-02.19:25:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-02.19:25:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-02.19:25:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-02.19:25:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-02.19:25:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-02.19:25:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-02.19:25:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-02.19:25:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-02.19:25:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-02.19:25:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-02.19:25:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-02.19:25:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-02.19:25:57::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-02.19:25:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-02.19:25:57::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-02.19:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:25:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:25:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-02.19:25:57::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-02.19:25:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-02.19:25:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-02.19:25:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-02.19:25:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:58::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-02.19:25:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-02.19:25:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-02.19:25:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-02.19:25:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:25:59::SCWMssOS::"Compiling emacps"

TRACE::2020-10-02.19:26:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-02.19:26:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:26:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:26:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-02.19:26:00::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-02.19:26:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-02.19:26:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-02.19:26:01::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-02.19:26:01::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-02.19:26:01::SCWMssOS::"Compiling gpio"

TRACE::2020-10-02.19:26:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-02.19:26:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:26:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:26:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-02.19:26:02::SCWMssOS::"Compiling qspips"

TRACE::2020-10-02.19:26:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-02.19:26:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:26:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:26:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-02.19:26:03::SCWMssOS::"Compiling scugic"

TRACE::2020-10-02.19:26:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-02.19:26:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-02.19:26:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-02.19:26:03::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:26:03::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-02.19:26:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-02.19:26:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:26:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:26:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-02.19:26:04::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-02.19:26:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-02.19:26:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-02.19:26:04::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-02.19:26:04::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-02.19:26:04::SCWMssOS::"Compiling sdps"

TRACE::2020-10-02.19:26:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-02.19:26:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-02.19:26:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-02.19:26:05::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-02.19:26:05::SCWMssOS::"Compiling standalone"

TRACE::2020-10-02.19:26:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-02.19:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:26:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:26:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-02.19:26:09::SCWMssOS::"Compiling uartps"

TRACE::2020-10-02.19:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-02.19:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-02.19:26:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-02.19:26:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-02.19:26:10::SCWMssOS::"Compiling usbps"

TRACE::2020-10-02.19:26:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-02.19:26:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-02.19:26:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-02.19:26:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-02.19:26:11::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-02.19:26:12::SCWMssOS::'Finished building libraries'

TRACE::2020-10-02.19:26:12::SCWMssOS::Copying to export directory.
TRACE::2020-10-02.19:26:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-02.19:26:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-02.19:26:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-02.19:26:12::SCWSystem::Completed Processing the sysconfig Convolution_Accelerator_HW
LOG::2020-10-02.19:26:12::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accelerator_HW
TRACE::2020-10-02.19:26:12::SCWPlatform::Started preparing the platform 
TRACE::2020-10-02.19:26:12::SCWSystem::Writing the bif file for system config Convolution_Accelerator_HW
TRACE::2020-10-02.19:26:12::SCWSystem::dir created 
TRACE::2020-10-02.19:26:12::SCWSystem::Writing the bif 
TRACE::2020-10-02.19:26:12::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-02.19:26:12::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-02.19:26:12::SCWPlatform::Completed generating the platform
TRACE::2020-10-02.19:26:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:26:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:26:12::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:26:12::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:26:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:26:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:26:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-02.19:26:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:26:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:26:12::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:26:12::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:26:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:26:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:26:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:26:12::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c58441172c8a3817573e9bf84bb75634",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-02.19:26:12::SCWPlatform::updated the xpfm file.
TRACE::2020-10-02.19:26:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-02.19:26:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-02.19:26:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-02.19:26:12::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-02.19:26:12::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-02.19:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-02.19:26:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-02.19:26:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-02.19:26:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-03.12:12:26::SCWPlatform::Opened new HwDB with name Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWReader::Active system found as  Convolution_Accelerator_HW
TRACE::2020-10-03.12:12:26::SCWReader::Handling sysconfig Convolution_Accelerator_HW
TRACE::2020-10-03.12:12:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-03.12:12:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-03.12:12:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-03.12:12:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.12:12:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-03.12:12:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-03.12:12:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWReader::No isolation master present  
TRACE::2020-10-03.12:12:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-03.12:12:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-03.12:12:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-10-03.12:12:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.12:12:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-03.12:12:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWReader::No isolation master present  
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::In reload Mss file.
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-03.12:12:27::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-03.12:12:27::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-03.12:12:27::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-03.12:12:27::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-03.12:12:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.12:12:27::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-10-03.12:12:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-03.12:12:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.12:12:27::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-03.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.12:12:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.12:12:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
