  module correctness:
  output A,B,C ,D, E, F, G;


signal S1 in 

present S1 then nothing else emit S1 end present


end signal



  end module