Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:36:33 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/datadevnull_timing_synth.rpt
| Design       : datadevnull
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/t_V_reg_43_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 1.859ns (56.078%)  route 1.456ns (43.922%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.924 - 4.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.973     0.973    grp_devnull_fu_34/ap_clk
                         FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.340     1.313 r  grp_devnull_fu_34/t_V_reg_43_reg[3]/Q
                         net (fo=2, unplaced)         0.976     2.289    grp_devnull_fu_34/t_V_reg_43[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.584 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     2.584    grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.134 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.000     3.134    grp_devnull_fu_34/exitcond_fu_54_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.248 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.248    grp_devnull_fu_34/exitcond_fu_54_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.498 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry__1/CO[2]
                         net (fo=5, unplaced)         0.480     3.978    grp_devnull_fu_34/exitcond_fu_54_p2
                         LUT5 (Prop_lut5_I3_O)        0.310     4.288 r  grp_devnull_fu_34/ap_CS_fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.288    ap_NS_fsm[0]
                         FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.924     4.924    ap_clk
                         FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     4.924    
                         clock uncertainty           -0.035     4.889    
                         FDSE (Setup_fdse_C_D)       -0.064     4.825    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          4.825    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                  0.537    




