MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  34.00ps 34.00ps 34.00ps 34.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  33.40ps 33.40ps 33.40ps 33.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  19.90ps 19.90ps 19.90ps 19.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  38.10ps 38.10ps 38.10ps 38.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  33.80ps 33.80ps 33.80ps 33.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  50.50ps 50.50ps 50.50ps 50.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  36.80ps 36.80ps 36.80ps 36.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  36.20ps 36.20ps 36.20ps 36.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  26.90ps 26.90ps 26.90ps 26.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  32.80ps 32.80ps 32.80ps 32.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  33.30ps 33.30ps 33.30ps 33.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  26.40ps 26.40ps 26.40ps 26.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  32.60ps 32.60ps 32.60ps 32.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  31.40ps 31.40ps 31.40ps 31.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  31.20ps 31.20ps 31.20ps 31.20ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  27.20ps 27.20ps 27.20ps 27.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  31.10ps 31.10ps 31.10ps 31.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  30.70ps 30.70ps 30.70ps 30.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  17.20ps 17.20ps 17.20ps 17.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  27.60ps 27.60ps 27.60ps 27.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  39.80ps 39.80ps 39.80ps 39.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  14.00ps 14.00ps 14.00ps 14.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  27.30ps 27.30ps 27.30ps 27.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  34.80ps 34.80ps 34.80ps 34.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  27.30ps 27.30ps 27.30ps 27.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  20.90ps 20.90ps 20.90ps 20.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  25.70ps 25.70ps 25.70ps 25.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  25.40ps 25.40ps 25.40ps 25.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  25.10ps 25.10ps 25.10ps 25.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  23.40ps 23.40ps 23.40ps 23.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  23.20ps 23.20ps 23.20ps 23.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  22.90ps 22.90ps 22.90ps 22.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  22.70ps 22.70ps 22.70ps 22.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  22.70ps 22.70ps 22.70ps 22.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  22.70ps 22.70ps 22.70ps 22.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  22.60ps 22.60ps 22.60ps 22.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  22.40ps 22.40ps 22.40ps 22.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  33.20ps 33.20ps 33.20ps 33.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  22.40ps 22.40ps 22.40ps 22.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  22.30ps 22.30ps 22.30ps 22.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  16.60ps 16.60ps 16.60ps 16.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  21.70ps 21.70ps 21.70ps 21.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  15.80ps 15.80ps 15.80ps 15.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  20.10ps 20.10ps 20.10ps 20.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  20.00ps 20.00ps 20.00ps 20.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  18.80ps 18.80ps 18.80ps 18.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  18.50ps 18.50ps 18.50ps 18.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  18.20ps 18.20ps 18.20ps 18.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  17.70ps 17.70ps 17.70ps 17.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  13.50ps 13.50ps 13.50ps 13.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  17.20ps 17.20ps 17.20ps 17.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  17.20ps 17.20ps 17.20ps 17.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  14.90ps 14.90ps 14.90ps 14.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  14.80ps 14.80ps 14.80ps 14.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  13.10ps 13.10ps 13.10ps 13.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  13.10ps 13.10ps 13.10ps 13.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  13.10ps 13.10ps 13.10ps 13.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  13.00ps 13.00ps 13.00ps 13.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  12.90ps 12.90ps 12.90ps 12.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  12.60ps 12.60ps 12.60ps 12.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  11.10ps 11.10ps 11.10ps 11.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  10.40ps 10.40ps 10.40ps 10.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  10.30ps 10.30ps 10.30ps 10.30ps 0pf view_tc
