[1] Cache Coherent Interconnect for Accelerators (CCIX). http://www.ccixconsortium.
com/,

[2] DAX: Page cach bypass for filesystems on memory storage. https://lwn.net/
Articles/618064/.

[3] Flashtec NVRAM Drives. http://www.microsemi.com/products/storage/flashtecnvram-drives/flashtec-nvram-drives.

[4] Gen-Z. http://genzconsortium.org/.

[5] GPUDirectRDMA technology. _http://docs.nvidia.com/cuda/gpudirect-rdma/
index.html.

[6] Interconnect Your Future with Mellanox 100Gb EDR Interconnects and CAPI.
https://openpowerfoundation.org/blogs/interconnect-your-future-mellanox100gb- edr-capi-infiniband-and-interconnects/.

[7] MVAPICH2: High Performance MPI over InfiniBand, iWARP and RoCE. http://
mvapich.cse.ohio-state.edu.

[8] NVIDIA GRID Virtual GPU Technology. http://www.nvidia.com/object/gridtechnology. html.

[9] NVIDIA TESLA P100. https://www.nvidia.com/object/tesla-p100.htmlL
[10] OpenCAPI. http://opencapi.org/.

[11] A Year Without A Byte. https://code-flickr.net/2017/01/05/a-year- without-abyte/. Accessed: 2017-01-25.

[12] AWS announces seven new compute services, Nov 2016. http://www.businesswire.
com/news/home/20161130006132/en/.

[13] CUDA C Programming guide, 2016. Nvidia.

[14] Mellanox Innova SmartNIC, Jun 2016. _ http://www.businesswire.com/news/
home/20160615005424/en/.

[15] Netronome Brings Efficient Hardware-Accelerated OpenStack Networking to a
Wide Range of Cloud Applications. April 2016.

[16] R. Balasubramonian, J. Chang, T. Manning, J. H. Moreno, R. Murphy, R. Nair,
and S. Swanson. Near-Data Processing: Insights from a MICRO-46 Workshop.
IEEE Micro, 34(4):36—42, July 2014.

[17] A. Baumann, P. Barham, P.-E. Dagand, T. Harris, R. Isaacs, S. Peter, T. Roscoe,
A. Schiipbach, and A. Singhania. The multikernel: a new OS architecture for
scalable multicore systems. In Proceedings of the ACM SIGOPS Symposium on
Operating Systems Principles (SOSP), pages 29-44. ACM, 2009.

[18] S. Bergman, T. Brookman, T. Cohen, and M. Silberstein. SPIN: Seamless Operating System Integration of Peer-to-Peer DMA Between SSDs and GPUs. In Proceedings of the Seventeenth USENIX Annual Technical Conference, USENIX ATC
°17, page to appear. USENIX, 2017.

[19] P. Boudier and G. Sellers. Memory system on APUs. AMD fusion developer
summit, 2011.

[20] F. Daoud, A. Watad, and M. Silberstein. GPUrdma: GPU-side library for high
performance networking from GPU kernels. In Proceedings of the 6th International Workshop on Runtime and Operating Systems for Supercomputers, page 6.
ACM, 2016.

[21] J. Do, Y.-S. Kee, J. M. Patel, C. Park, K. Park, and D. J. DeWitt. Query Processing
on Smart SSDs: Opportunities and Challenges. In Proceedings of the 2013 ACM

[22] OmnixX: an accelerator-centric OS for omni-programmable systems
SIGMOD International Conference on Management of Data, SIGMOD °13, pages
1221-1230, New York, NY, USA, 2013. ACM.

[23] D. R. Engler, M. F. Kaashoek, and J. O’Toole, Jr. Exokernel: An Operating System
Architecture for Application-level Resource Management. SOSP °95. ACM, New
York, NY, USA, 1995.

[24] S. D. Girolamo, P. Jolivet, K. D. Underwood, and T. Hoefler. Exploiting OffloadEnabled Network Interfaces. IEEE Micro, 36(4):6-17, July 2016.

[25] K. Group. OpenCL - the open standard for parallel programming of heterogeneous
systems. http://www.khronos.org/opencl.

[25] B. Gu, A. S. Yoon, D.-H. Bae, L Jo, J. Lee, J. Yoon, J.-U. Kang, M. Kwon, C. Yoon,
S. Cho, et al. Biscuit: A framework for near-data processing of big data workloads. In Computer Architecture (ISCA), 2016 ACM/IEEE 43rd Annual International Symposium on, pages 153-165. IEEE, 2016.

[27] S. Junkins. The Compute Architecture of Intel® Processor Graphics Gen9. Intel
whitepaper v1, 2014.

[28] S. Kanev, J. P. Darago, K. Hazelwood, P. Ranganathan, T. Moseley, G.-Y. Wei,
and D. Brooks. Profiling a warehouse-scale computer. In Computer Architecture
(SCA), 2015 ACM/IEEE 42nd Annual International Symposium on, pages 158-169.
TEEE, 2015.

[29] A. Kaufmann, S. Peter, N. K. Sharma, T. Anderson, and A. Krishnamurthy. High
Performance Packet Processing with FlexNIC. In Proceedings of the Twenty-First
International Conference on Architectural Support for Programming Languages
and Operating Systems, ASPLOS °16, pages 67-81, New York, NY, USA, 2016.
ACM.

[30] S. Kim, S. Huh, Y. Hu, X. Zhang, E. Witchel, A. Wated, and M. Silberstein.
GPUnet: Networking Abstractions for GPU Programs. In Proceedings of the 11th
USENIX Conference on Operating Systems Design and Implementation, OSDI'14,
pages 201-216, Berkeley, CA, USA, 2014. USENIX Association.

[31] A. Madhavapeddy, R. Mortier, C. Rotsos, D. Scott, B. Singh, T. Gazagnaire,
S. Smith, S. Hand, and J. Crowcroft. Unikerels: Library Operating Systems
for the Cloud. In Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS
°13, pages 461-472, New York, NY, USA, 2013. ACM.

[32] T. Myer and L. E. Sutherland. On the design of display processors. Communications of the ACM, 11(6):410-414, 1968.

[33] E.B. Nightingale, O. Hodson, R. McIlroy, C. Hawblitzel, and G. Hunt. Helios: Heterogeneous Multiprocessing with Satellite Kernels. In Proceedings of the ACM
SIGOPS 22Nd Symposium on Operating Systems Principles, SOSP ’09, pages 221—
234, New York, NY, USA, 2009. ACM.

[34] S. Novakovic, A. Daglis, E. Bugnion, B. Falsafi, and B. Grot. Scale-out NUMA.
In Proceedings of the 19th International Conference on Architectural Support for
Programming Languages and Operating Systems, ASPLOS °14, pages 3-18, New
York, NY, USA, 2014. ACM.

[35] S. Peter, J. Li, I. Zhang, D. R. Ports, D. Woos, A. Krishnamurthy, T. Anderson, and
T. Roscoe. Arrakis: The operating system is the control plane. ACM Transactions
on Computer Systems (TOCS), 33(4):11, 2016.

[36] A. Putnam, A. M. Caulfield, E. S$. Chung, D. Chiou, K. Constantinides, J. Demme,
H. Esmaeilzadeh, J. Fowers, G. P. Gopal, J. Gray, et al. A reconfigurable fabric
for accelerating large-scale datacenter services. IEEE Micro, 35(3):10—22, 2015.
P. Rogers and A. Fellow. Heterogeneous system architecture overview. In Hot
Chips, volume 25, 2013.

[37] C. J. Rossbach, J. Currey, M. Silberstein, B. Ray, and E. Witchel. PTask: operating
system abstractions to manage GPUs as compute devices. In Proceedings of the
ACM SIGOPS Symposium on Operating Systems Principles (SOSP), pages 233-248,
2011.

[38] D. Schatzberg, J. Cadden, H. Dong, O. Krieger, and J. Appavoo. EbbRT: a framework for building per-application library operating systems. In 12th USENIX
Symposium on Operating Systems Design and Implementation (OSDI 16), pages
671-688. USENIX Association, 2016.

[39] Semiconductor Industry Association. 2015 International Technology Roadmap
for Semiconductors (ITRS), 2015.

[40] S. Seshadri, M. Gahagan, S. Bhaskaran, T. Bunker, A. De, Y. Jin, Y. Liu, and
S. Swanson. Willow: A User-Programmable SSD. In 11th USENIX Symposium
on Operating Systems Design and Implementation (OSDI 14), pages 67-80, Broomfield, CO, 2014. USENIX Association.

[41] S. Shahar, S. Bergman, and M. Silberstein. ActivePointers: a case for software
address translation on GPUs. In Proceedings of the 43rd International Symposium
on Computer Architecture, pages 596-608. IEEE Press, 2016.

[42] G. Shainer. Offloading vs. Onloading: The Case of CPU Utilization. https://www.
hpewire.com/2016/06/18/offloading-vs-onloading-case-cpu-utilization/,  Accessed: 2017-01-25.

[43] M. Silberstein, B. Ford, I. Keidar, and E. Witchel. GPUfs: integrating file systems with GPUs. In Proceedings of the ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).
ACM, 2013.

[44] A. Sodani, R. Gramunt, J. Corbal, H.-S. Kim, K. Vinod, $. Chinthamani, S. Hutsell,
R. Agarwal, and Y.-C. Liu. Knights landing: Second-generation Intel Xeon Phi
product. IEEE Micro, 36(2):34—46, 2016.

[45] H.-W. Tseng, Q. Zhao, Y. Zhou, M. Gahagan, and S. Swanson. Morpheus: creating application objects efficiently for heterogeneous computing. In Computer
Architecture (ISCA), 2016 ACM/IEEE 43rd Annual International Symposium on,
pages 53-65. IEEE, 2016.

[46] G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez,
S. Swanson, and M. B. Taylor. Conservation Cores: Reducing the Energy of
Mature Computations. pages 205-218, 2010.

[47] A. Watad and M. Silberstein. GPUmore: Scalable Multi-GPU Dataset Centric
Network Servers. In Proceedings of the 2017 Workshop on Multi-core and Rackscale Systems, MARS’17, 2017.

[48] Y. Weinsberg, D. Dolev, T. Anker, M. Ben-Yehuda, and P. Wyckoff. Tapping into
the fountain of CPUs: on operating system support for programmable devices.
In 13th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS ’08), Mar. 2008.