#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 15 16:28:36 2021
# Process ID: 2876
# Current directory: C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2556 C:\Users\user\Documents\GitHub\Digital-Systems-Design\Num 13\n0.13.xpr
# Log file: C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/vivado.log
# Journal file: C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Pc/Desktop/n0.13' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 858.695 ; gain = 154.281
update_compile_order -fileset sources_1
open_project {C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
[Mon Nov 15 16:32:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.runs/synth_1/runme.log
[Mon Nov 15 16:32:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_demux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_demux_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ca2649cd0fb475e8b1e6e6e284094a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_demux_behav xil_defaultlib.tb_demux -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_demux_behav -key {Behavioral:sim_1:Functional:tb_demux} -tclbatch {tb_demux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_demux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_demux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 916.375 ; gain = 17.199
create_bd_design "design_1"
Wrote  : <C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1007.754 ; gain = 88.375
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.runs/synth_1

open_bd_design {C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs synth_1 -jobs 2
[Mon Nov 15 16:38:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num_3c/Num_3c.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1434.039 ; gain = 417.813
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close [ open {C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sources_1/new/counter.vhd} w ]
add_files {{C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sources_1/new/counter.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counter.v} w ]
add_files -fileset sim_1 {{C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counter.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1a9209fdee5242a5ba367cb3c5de02aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port clk does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:11]
ERROR: [VRFC 10-619] entity port clr does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:12]
ERROR: [VRFC 10-619] entity port ent does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:13]
ERROR: [VRFC 10-619] entity port enp does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:14]
ERROR: [VRFC 10-619] entity port up does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:15]
ERROR: [VRFC 10-619] entity port load does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:16]
ERROR: [VRFC 10-619] entity port q does not match with type std_logic_vector of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_counter in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.121 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 15 17:06:31 2021...
