Classic Timing Analyzer report for FengMingQi
Wed Jan 07 09:05:22 2015
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_1'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+--------------------+-------------+-------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To                 ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+--------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.051 ns                                       ; PROCESS_END ; COUNT[2]~_emulated ; --          ; clk_1       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.095 ns                                      ; FOUT$latch  ; FOUT               ; PROCESS_END ; --          ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.720 ns                                       ; clk_500     ; FOUT$latch         ; --          ; PROCESS_END ; 0            ;
; Clock Setup: 'clk_1'         ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNT[0]    ; COUNT[2]~_emulated ; clk_1       ; clk_1       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;                    ;             ;             ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+--------------------+-------------+-------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_1           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PROCESS_END     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_1'                                                                                                                                                                                         ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNT[0]           ; COUNT[2]~_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 1.495 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNT[1]           ; COUNT[2]~_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 1.351 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNT[2]~_emulated ; COUNT[2]~_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 1.063 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNT[0]           ; COUNT[1]           ; clk_1      ; clk_1    ; None                        ; None                      ; 0.729 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNT[0]           ; COUNT[0]           ; clk_1      ; clk_1    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNT[1]           ; COUNT[1]           ; clk_1      ; clk_1    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+-------------+--------------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                 ; To Clock    ;
+-------+--------------+------------+-------------+--------------------+-------------+
; N/A   ; None         ; 4.051 ns   ; PROCESS_END ; COUNT[2]~_emulated ; clk_1       ;
; N/A   ; None         ; 2.948 ns   ; clk_500     ; FOUT$latch         ; PROCESS_END ;
; N/A   ; None         ; 1.517 ns   ; clk_500     ; FOUT$latch         ; clk_1       ;
+-------+--------------+------------+-------------+--------------------+-------------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+------------+------+-------------+
; Slack ; Required tco ; Actual tco ; From       ; To   ; From Clock  ;
+-------+--------------+------------+------------+------+-------------+
; N/A   ; None         ; 14.095 ns  ; FOUT$latch ; FOUT ; PROCESS_END ;
; N/A   ; None         ; 11.321 ns  ; FOUT$latch ; FOUT ; clk_1       ;
+-------+--------------+------------+------------+------+-------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+-------------+--------------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                 ; To Clock    ;
+---------------+-------------+-----------+-------------+--------------------+-------------+
; N/A           ; None        ; 2.720 ns  ; clk_500     ; FOUT$latch         ; PROCESS_END ;
; N/A           ; None        ; -0.054 ns ; clk_500     ; FOUT$latch         ; clk_1       ;
; N/A           ; None        ; -3.821 ns ; PROCESS_END ; COUNT[2]~_emulated ; clk_1       ;
+---------------+-------------+-----------+-------------+--------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Jan 07 09:05:22 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FengMingQi -c FengMingQi --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "COUNT[2]~latch" is a latch
    Warning: Node "FOUT$latch" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "LessThan0~0"
    Warning: Node "COUNT[2]~head_lut"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_1" is an undefined clock
    Info: Assuming node "PROCESS_END" is a latch enable. Will not compute fmax for this pin.
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "COUNT[2]~latch" as buffer
    Info: Detected ripple clock "COUNT[2]~_emulated" as buffer
    Info: Detected ripple clock "COUNT[1]" as buffer
    Info: Detected ripple clock "COUNT[0]" as buffer
    Info: Detected gated clock "LessThan0~0" as buffer
    Info: Detected gated clock "FOUT~0" as buffer
Info: Clock "clk_1" Internal fmax is restricted to 450.05 MHz between source register "COUNT[0]" and destination register "COUNT[2]~_emulated"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.495 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 6; REG Node = 'COUNT[0]'
            Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 2; COMB LOOP Node = 'COUNT[2]~head_lut'
                Info: Loc. = LCCOMB_X1_Y6_N22; Node "LessThan0~0"
                Info: Loc. = LCCOMB_X1_Y6_N0; Node "COUNT[2]~head_lut"
            Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 1.411 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'COUNT[2]~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.495 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'COUNT[2]~_emulated'
            Info: Total cell delay = 1.248 ns ( 83.48 % )
            Info: Total interconnect delay = 0.247 ns ( 16.52 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk_1" to destination register is 2.676 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'clk_1'
                Info: 2: + IC(1.279 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'COUNT[2]~_emulated'
                Info: Total cell delay = 1.397 ns ( 52.20 % )
                Info: Total interconnect delay = 1.279 ns ( 47.80 % )
            Info: - Longest clock path from clock "clk_1" to source register is 2.676 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'clk_1'
                Info: 2: + IC(1.279 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 6; REG Node = 'COUNT[0]'
                Info: Total cell delay = 1.397 ns ( 52.20 % )
                Info: Total interconnect delay = 1.279 ns ( 47.80 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "COUNT[2]~_emulated" (data pin = "PROCESS_END", clock pin = "clk_1") is 4.051 ns
    Info: + Longest pin to register delay is 6.763 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'PROCESS_END'
        Info: 2: + IC(0.000 ns) + CELL(5.430 ns) = 6.282 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 2; COMB LOOP Node = 'COUNT[2]~head_lut'
            Info: Loc. = LCCOMB_X1_Y6_N22; Node "LessThan0~0"
            Info: Loc. = LCCOMB_X1_Y6_N0; Node "COUNT[2]~head_lut"
        Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 6.679 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'COUNT[2]~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.763 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'COUNT[2]~_emulated'
        Info: Total cell delay = 6.516 ns ( 96.35 % )
        Info: Total interconnect delay = 0.247 ns ( 3.65 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_1" to destination register is 2.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'clk_1'
        Info: 2: + IC(1.279 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'COUNT[2]~_emulated'
        Info: Total cell delay = 1.397 ns ( 52.20 % )
        Info: Total interconnect delay = 1.279 ns ( 47.80 % )
Info: tco from clock "PROCESS_END" to destination pin "FOUT" through register "FOUT$latch" is 14.095 ns
    Info: + Longest clock path from clock "PROCESS_END" to source register is 9.244 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'PROCESS_END'
        Info: 2: + IC(0.000 ns) + CELL(6.103 ns) = 6.955 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 4; COMB LOOP Node = 'LessThan0~0'
            Info: Loc. = LCCOMB_X1_Y6_N22; Node "LessThan0~0"
            Info: Loc. = LCCOMB_X1_Y6_N0; Node "COUNT[2]~head_lut"
        Info: 3: + IC(0.263 ns) + CELL(0.149 ns) = 7.367 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'FOUT~0'
        Info: 4: + IC(0.571 ns) + CELL(0.000 ns) = 7.938 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'FOUT~0clkctrl'
        Info: 5: + IC(1.035 ns) + CELL(0.271 ns) = 9.244 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; REG Node = 'FOUT$latch'
        Info: Total cell delay = 7.375 ns ( 79.78 % )
        Info: Total interconnect delay = 1.869 ns ( 20.22 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; REG Node = 'FOUT$latch'
        Info: 2: + IC(2.209 ns) + CELL(2.642 ns) = 4.851 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'FOUT'
        Info: Total cell delay = 2.642 ns ( 54.46 % )
        Info: Total interconnect delay = 2.209 ns ( 45.54 % )
Info: th for register "FOUT$latch" (data pin = "clk_500", clock pin = "PROCESS_END") is 2.720 ns
    Info: + Longest clock path from clock "PROCESS_END" to destination register is 9.244 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'PROCESS_END'
        Info: 2: + IC(0.000 ns) + CELL(6.103 ns) = 6.955 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 4; COMB LOOP Node = 'LessThan0~0'
            Info: Loc. = LCCOMB_X1_Y6_N22; Node "LessThan0~0"
            Info: Loc. = LCCOMB_X1_Y6_N0; Node "COUNT[2]~head_lut"
        Info: 3: + IC(0.263 ns) + CELL(0.149 ns) = 7.367 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'FOUT~0'
        Info: 4: + IC(0.571 ns) + CELL(0.000 ns) = 7.938 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'FOUT~0clkctrl'
        Info: 5: + IC(1.035 ns) + CELL(0.271 ns) = 9.244 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; REG Node = 'FOUT$latch'
        Info: Total cell delay = 7.375 ns ( 79.78 % )
        Info: Total interconnect delay = 1.869 ns ( 20.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_9; Fanout = 1; PIN Node = 'clk_500'
        Info: 2: + IC(5.252 ns) + CELL(0.420 ns) = 6.524 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; REG Node = 'FOUT$latch'
        Info: Total cell delay = 1.272 ns ( 19.50 % )
        Info: Total interconnect delay = 5.252 ns ( 80.50 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 221 megabytes
    Info: Processing ended: Wed Jan 07 09:05:22 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


