#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Oct 25 22:38:24 2017
# Process ID: 18076
# Current directory: C:/git/DD1_project/VHDL-code/Shell
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10516 C:\git\DD1_project\VHDL-code\Shell\Shell.xpr
# Log file: C:/git/DD1_project/VHDL-code/Shell/vivado.log
# Journal file: C:/git/DD1_project/VHDL-code/Shell\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/DD1_project/VHDL-code/Shell/Shell.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_behav -key {Behavioral:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 802.148 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52720 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 105020 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 157320 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 842.875 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
run 163.83 us
Error: Result differs from expected result
Time: 52700 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104980 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 157260 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
Error: Result differs from expected result
Time: 209540 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
run 163.83 us
Error: Result differs from expected result
Time: 550860 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
run 163.83 us
Error: Result differs from expected result
Time: 891740 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
run 163.83 us
Error: Result differs from expected result
Time: 1232620 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
run 163.83 us
Error: Result differs from expected result
Time: 1573500 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Failure: Finished
Time: 1573520 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
$finish called at time : 1573520 ns : File "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" Line 261
run 163.83 us
Failure: Finished
Time: 1573540 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
$finish called at time : 1573540 ns : File "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" Line 261
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Oct 25 23:18:28 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbv484-1
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z030fbv484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1251.125 ; gain = 373.461
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_func_synth xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_func_synth

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/xsim.dir/RSACoreTestBench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/xsim.dir/RSACoreTestBench_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 25 23:20:55 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 25 23:20:55 2017...
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1628.656 ; gain = 377.531
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_func_synth -key {Post-Synthesis:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/R/counter was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/ME_done was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/ME_done_int was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/loop_count was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/reset_ME was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/out_state was not found in the design.
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.250 ; gain = 795.586
run 163.83 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 1673.250 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 1673.250 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 341300 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1673.250 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1687.023 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_func_synth xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1687.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1687.023 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1687.023 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1845.074 ; gain = 158.051
save_wave_config {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Oct 25 23:43:41 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Oct 25 23:45:06 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbv484-1
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_func_synth xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1886.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_func_synth -key {Post-Synthesis:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1886.914 ; gain = 20.352
current_sim simulation_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
run 163.83 us
Error: Result differs from expected result
Time: 52700 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104980 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 157260 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
current_sim simulation_3
run 163.83 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1886.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1888.082 ; gain = 0.000
current_sim simulation_1
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
Error: Result differs from expected result
Time: 52700 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104980 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 157260 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
Error: Result differs from expected result
Time: 209540 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1924.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1924.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1924.738 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
Error: Result differs from expected result
Time: 52700 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104980 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 157260 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
Error: Result differs from expected result
Time: 52700 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104980 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 157260 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.695 ; gain = 4.922
run 163.83 us
Error: Result differs from expected result
Time: 52700 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104980 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 157260 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
save_wave_config {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg}
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Oct 26 00:52:49 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbv484-1
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_func_synth xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1979.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_func_synth -key {Post-Synthesis:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\Data_in_reg_reg[127]\ was not found in the design.
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1979.488 ; gain = 14.621
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.488 ; gain = 0.000
current_sim simulation_1
current_sim simulation_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1989.055 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 52700 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104980 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 157260 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.398 ; gain = 8.344
run 163.83 us
Error: Result differs from expected result
Time: 52700 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 104980 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Error: Result differs from expected result
Time: 157260 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Oct 26 01:29:36 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbv484-1
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_func_synth xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2020.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_func_synth -key {Post-Synthesis:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\Data_in_reg_reg[127]\ was not found in the design.
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2020.809 ; gain = 13.246
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2020.809 ; gain = 0.000
launch_runs impl_1 -jobs 2
[Thu Oct 26 01:38:48 2017] Launched impl_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/.Xil/Vivado-18076-Tenke-Torgeir/dcp10/RSACore.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/.Xil/Vivado-18076-Tenke-Torgeir/dcp10/RSACore.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 2122.160 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.564 . Memory (MB): peak = 2122.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z030fbv484-1
Top: RSACore
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2296.852 ; gain = 28.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:133]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2328.914 ; gain = 60.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2328.914 ; gain = 60.078
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2473.879 ; gain = 205.043
11 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2473.879 ; gain = 205.043
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct 26 02:13:38 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
[Thu Oct 26 02:13:38 2017] Launched impl_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/.Xil/Vivado-18076-Tenke-Torgeir/dcp12/RSACore.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/.Xil/Vivado-18076-Tenke-Torgeir/dcp12/RSACore.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.592 . Memory (MB): peak = 2489.539 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.592 . Memory (MB): peak = 2489.539 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2498.715 ; gain = 9.176
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim/RSACoreTestBench_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim/RSACoreTestBench_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim/RSACoreTestBench_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_func_impl xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_func_impl

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim/xsim.dir/RSACoreTestBench_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim/xsim.dir/RSACoreTestBench_func_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 26 19:14:11 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 26 19:14:11 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2555.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_func_impl -key {Post-Implementation:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\Data_in_reg_reg[127]\ was not found in the design.
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2555.738 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2555.738 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2555.738 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Oct 26 19:37:12 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
current_design synth_1
save_wave_config {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg}
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbv484-1
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/RSACoreTestBench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_func_synth xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2623.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_func_synth -key {Post-Synthesis:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2623.238 ; gain = 0.000
current_sim simulation_6
run 163.83 us
save_wave_config {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2623.238 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 209540 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
run 163.83 us
Error: Result differs from expected result
Time: 550860 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
run 163.83 us
Error: Result differs from expected result
Time: 891740 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
run 163.83 us
Error: Result differs from expected result
Time: 1232620 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run 163.83 us
run 163.83 us
Error: Result differs from expected result
Time: 1573500 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
Failure: Finished
Time: 1573520 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
$finish called at time : 1573520 ns : File "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" Line 261
run 163.83 us
Failure: Finished
Time: 1573540 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
$finish called at time : 1573540 ns : File "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" Line 261
run 163.83 us
Failure: Finished
Time: 1573560 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
$finish called at time : 1573560 ns : File "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" Line 261
current_sim simulation_7
run 163.83 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 2623.238 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.238 ; gain = 0.000
run 163.83 us
Error: Result differs from expected result
Time: 341300 ns  Iteration: 1  Process: /RSACoreTestBench/CryptoCtrl  File: C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 2623.238 ; gain = 0.000
file mkdir C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd w ]
add_files -fileset sim_1 C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd
reorder_files -fileset sim_1 -before C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd
reorder_files -fileset sim_1 -before C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd
current_sim simulation_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2623.238 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/xsim.dir/RSACoreTestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/xsim.dir/RSACoreTestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 26 21:18:38 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 26 21:18:38 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2623.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2623.238 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2623.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.238 ; gain = 0.000
save_wave_config {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_behav -key {Behavioral:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2829.109 ; gain = 0.797
set_property is_enabled false [get_files  C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_behav -key {Behavioral:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\e_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\n_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\r_n_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\rr_n_reg[127]\ was not found in the design.
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
close_design
set_property is_enabled true [get_files  C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd]
set_property top TorgeTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
config_ip_cache -import_from_project -use_cache_location {{C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.cache/ip}}
update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:]
config_ip_cache -import_from_project -use_cache_location {{C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.cache/ip}}
update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_behav xil_defaultlib.TorgeTest -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.TorgeTest in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reorder_files -auto -disable_unused
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
set_property top TorgeTest_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TorgeTest_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/xsim.dir/TorgeTest_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/xsim.dir/TorgeTest_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 26 21:27:19 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 26 21:27:19 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TorgeTest_TB_behav -key {Behavioral:sim_1:Functional:TorgeTest_TB} -tclbatch {TorgeTest_TB.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/Clk was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Resetn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/InitRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/StartRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CoreFinished was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CryptoState was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Result was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataOut was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_out_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/MP_done_1 was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/loop_test was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataIn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_in_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/state was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_in was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\e_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\n_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\r_n_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\rr_n_reg[127]\ was not found in the design.
source TorgeTest_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TorgeTest_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.863 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TorgeTest_TB_behav -key {Behavioral:sim_1:Functional:TorgeTest_TB} -tclbatch {TorgeTest_TB.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/Clk was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Resetn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/InitRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/StartRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CoreFinished was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CryptoState was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Result was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataOut was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_out_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/MP_done_1 was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/loop_test was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataIn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_in_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/state was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_in was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\e_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\n_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\r_n_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\rr_n_reg[127]\ was not found in the design.
source TorgeTest_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TorgeTest_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
save_wave_config {C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg
set_property xsim.view {C:/git/DD1_project/VHDL-code/Shell/RSACoreTestBench_behav.wcfg C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg} [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
run 163.83 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TorgeTest_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Oct 26 22:31:27 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbv484-1
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TorgeTest_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_func_synth xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111101111111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_func_synth

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/xsim.dir/TorgeTest_TB_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/xsim.dir/TorgeTest_TB_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 26 22:36:25 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 26 22:36:25 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2839.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TorgeTest_TB_func_synth -key {Post-Synthesis:sim_1:Functional:TorgeTest_TB} -tclbatch {TorgeTest_TB.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg} -view {C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/Clk was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Resetn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/InitRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/StartRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CoreFinished was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CryptoState was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Result was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataOut was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_out_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/MP_done_1 was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/loop_test was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataIn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_in_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/state was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_in was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\e_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\n_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\r_n_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\rr_n_reg[127]\ was not found in the design.
open_wave_config C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg
source TorgeTest_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TorgeTest_TB_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:23 ; elapsed = 00:01:28 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2839.863 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:04 . Memory (MB): peak = 2839.863 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
run: Time (s): cpu = 00:00:20 ; elapsed = 00:01:29 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
save_wave_config {C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.863 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Oct 26 23:47:45 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbv484-1
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TorgeTest_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_func_synth xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2839.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TorgeTest_TB_func_synth -key {Post-Synthesis:sim_1:Functional:TorgeTest_TB} -tclbatch {TorgeTest_TB.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg} -view {C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/Clk was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Resetn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/InitRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/StartRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CoreFinished was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CryptoState was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Result was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataOut was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_out_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/MP_done_1 was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/loop_test was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataIn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_in_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/state was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_in was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\e_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\n_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\r_n_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\rr_n_reg[127]\ was not found in the design.
open_wave_config C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg
WARNING: Simulation object /TorgeTest_TB/R/ModExp/M_out was not found in the design.
source TorgeTest_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TorgeTest_TB_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2839.863 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
run: Time (s): cpu = 00:00:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2839.863 ; gain = 0.000
current_sim simulation_11
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TorgeTest_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
save_wave_config {C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg}
current_sim simulation_13
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Oct 27 00:00:13 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbv484-1
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TorgeTest_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_func_synth xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2839.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TorgeTest_TB_func_synth -key {Post-Synthesis:sim_1:Functional:TorgeTest_TB} -tclbatch {TorgeTest_TB.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg} -view {C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/Clk was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Resetn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/InitRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/StartRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CoreFinished was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CryptoState was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Result was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataOut was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_out_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/MP_done_1 was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/loop_test was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataIn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_in_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/state was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_in was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\e_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\n_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\r_n_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\rr_n_reg[127]\ was not found in the design.
open_wave_config C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg
source TorgeTest_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TorgeTest_TB_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2839.863 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_func_synth xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2839.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2839.863 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2839.863 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
current_sim simulation_11
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TorgeTest_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
run 163.83 us
run 163.83 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2839.863 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.863 ; gain = 0.000
run 163.83 us
save_wave_config {C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg}
current_sim simulation_14
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Oct 27 00:31:44 2017] Launched synth_1...
Run output will be captured here: C:/git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbv484-1
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Finished Parsing XDC File [C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_func_synth xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2851.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TorgeTest_TB_func_synth -key {Post-Synthesis:sim_1:Functional:TorgeTest_TB} -tclbatch {TorgeTest_TB.tcl} -view {C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg} -view {C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/Shell/RSACoreTestBench_behav.wcfg
WARNING: Simulation object /RSACoreTestBench/Clk was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Resetn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/InitRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/StartRsa was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CoreFinished was not found in the design.
WARNING: Simulation object /RSACoreTestBench/CryptoState was not found in the design.
WARNING: Simulation object /RSACoreTestBench/Result was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataOut was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_out_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/M_out was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/MP_done_1 was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/loop_test was not found in the design.
WARNING: Simulation object /RSACoreTestBench/DataIn was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/Data_in_reg was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/state was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/M_in was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\e_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\n_in_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\r_n_reg[127]\ was not found in the design.
WARNING: Simulation object /RSACoreTestBench/R/ModExp/\rr_n_reg[127]\ was not found in the design.
open_wave_config C:/git/DD1_project/VHDL-code/Shell/TorgeTest_TB_behav.wcfg
source TorgeTest_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TorgeTest_TB_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2851.902 ; gain = 12.039
current_sim simulation_11
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TorgeTest_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_behav xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2851.902 ; gain = 0.000
run 163.83 us
current_sim simulation_15
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TorgeTest_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/SmallComFile.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj TorgeTest_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/TorgeTest_TB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro_loop_1
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_0
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/new/TorgeTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TorgeTest_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TorgeTest_TB_func_synth xil_defaultlib.TorgeTest_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop_1 [monpro_loop_1_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001010010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010010110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010110010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001001000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001110111000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000010100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture structure of entity xil_defaultlib.MonPro_0 [monpro_0_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture behavioral of entity xil_defaultlib.torgetest_tb
Built simulation snapshot TorgeTest_TB_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2856.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2856.195 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2858.164 ; gain = 1.980
run 163.83 us
run: Time (s): cpu = 00:00:40 ; elapsed = 00:01:31 . Memory (MB): peak = 2873.645 ; gain = 13.137
