Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 21:07:59 2025
| Host         : mini-win running 64-bit major release  (build 9200)
| Command      : report_methodology -file ltc_mtc_methodology_drc_routed.rpt -pb ltc_mtc_methodology_drc_routed.pb -rpx ltc_mtc_methodology_drc_routed.rpx
| Design       : ltc_mtc
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 13
+-----------+----------+-------------------------------------------------------------------------------------------------------+--------+
| Rule      | Severity | Description                                                                                           | Checks |
+-----------+----------+-------------------------------------------------------------------------------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert                                                                          | 1      |
| TIMING-9  | Warning  | Unknown CDC Logic                                                                                     | 1      |
| TIMING-10 | Warning  | Missing property on synchronizer                                                                      | 1      |
| TIMING-47 | Warning  | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 10     |
+-----------+----------+-------------------------------------------------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell clks_rst_1/timer_reset_sync/srst_l_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[0]/PRE,
clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[1]/PRE,
clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[2]/PRE,
clks_rst_1/timer_reset_sync/ResetSynchronizer.v_rsthold_reg[3]/PRE
clks_rst_1/timer_reset_sync/srst_l_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_out_33 and clk_out_37p5 (see constraint position 3 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_out_33 and clk_out_50 (see constraint position 2 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_out_33 and sys_clk_pin (see constraint position 4 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_out_37p5 and clk_out_33 (see constraint position 8 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#5 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_out_50 and clk_out_33 (see constraint position 5 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#6 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_out_50 and clk_out_37p5 (see constraint position 6 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#7 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_out_50 and sys_clk_pin (see constraint position 7 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#8 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks sys_clk_pin and clk_out_33 (see constraint position 9 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#9 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks sys_clk_pin and clk_out_37p5 (see constraint position 11 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#10 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks sys_clk_pin and clk_out_50 (see constraint position 10 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>


