

================================================================
== Vitis HLS Report for 'deQAM_Pipeline_VITIS_LOOP_129_6'
================================================================
* Date:           Mon Dec  5 17:17:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.615 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  80.000 ns|  80.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_129_6  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      48|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|      93|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_88_p2      |         +|   0|  0|   9|           2|           1|
    |v_out_V_1_fu_123_p2     |         +|   0|  0|  12|           4|           4|
    |icmp_ln1057_fu_82_p2    |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln136_fu_109_p2    |      icmp|   0|  0|   9|           4|           2|
    |select_ln217_fu_115_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln573_fu_101_p3  |    select|   0|  0|   4|           1|           4|
    |v_out_V_2_fu_129_p3     |    select|   0|  0|   4|           1|           4|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  48|          15|          19|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_5           |   9|          2|    2|          4|
    |ap_sig_allocacmp_v_out_V_load_1  |   9|          2|    4|          8|
    |i_V_fu_46                        |   9|          2|    2|          4|
    |v_out_V_fu_42                    |   9|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  45|         10|   13|         26|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  1|   0|    1|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |i_V_fu_46      |  2|   0|    2|          0|
    |v_out_V_fu_42  |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  8|   0|    8|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_129_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_129_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_129_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_129_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_129_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_129_6|  return value|
|v_V_1_reload          |   in|    4|     ap_none|                     v_V_1_reload|        scalar|
|v_V_0_reload          |   in|    4|     ap_none|                     v_V_0_reload|        scalar|
|v_out_V_1_out         |  out|    4|      ap_vld|                    v_out_V_1_out|       pointer|
|v_out_V_1_out_ap_vld  |  out|    1|      ap_vld|                    v_out_V_1_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%v_out_V = alloca i32 1"   --->   Operation 4 'alloca' 'v_out_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v_V_0_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %v_V_0_reload"   --->   Operation 6 'read' 'v_V_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v_V_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %v_V_1_reload"   --->   Operation 7 'read' 'v_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %v_out_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_V_5 = load i2 %i_V"   --->   Operation 11 'load' 'i_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.44ns)   --->   "%icmp_ln1057 = icmp_eq  i2 %i_V_5, i2 2"   --->   Operation 13 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.54ns)   --->   "%add_ln870 = add i2 %i_V_5, i2 1"   --->   Operation 15 'add' 'add_ln870' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln1057, void %.split_ifconv, void %.loopexit.loopexit.exitStub" [../deQAM.cpp:129]   --->   Operation 16 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_out_V_load_1 = load i4 %v_out_V"   --->   Operation 17 'load' 'v_out_V_load_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln1795 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 18 'specloopname' 'specloopname_ln1795' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i2 %i_V_5"   --->   Operation 19 'trunc' 'trunc_ln1049' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln136)   --->   "%select_ln573 = select i1 %trunc_ln1049, i4 %v_V_1_reload_read, i4 %v_V_0_reload_read"   --->   Operation 20 'select' 'select_ln573' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.72ns) (out node of the LUT)   --->   "%icmp_ln136 = icmp_eq  i4 %select_ln573, i4 15" [../deQAM.cpp:136]   --->   Operation 21 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln1057)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node v_out_V_1)   --->   "%select_ln217 = select i1 %trunc_ln1049, i4 1, i4 2"   --->   Operation 22 'select' 'select_ln217' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns) (out node of the LUT)   --->   "%v_out_V_1 = add i4 %select_ln217, i4 %v_out_V_load_1"   --->   Operation 23 'add' 'v_out_V_1' <Predicate = (!icmp_ln1057)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.39ns)   --->   "%v_out_V_2 = select i1 %icmp_ln136, i4 %v_out_V_load_1, i4 %v_out_V_1" [../deQAM.cpp:136]   --->   Operation 24 'select' 'v_out_V_2' <Predicate = (!icmp_ln1057)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln870 = store i2 %add_ln870, i2 %i_V"   --->   Operation 25 'store' 'store_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln136 = store i4 %v_out_V_2, i4 %v_out_V" [../deQAM.cpp:136]   --->   Operation 26 'store' 'store_ln136' <Predicate = (!icmp_ln1057)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%v_out_V_load = load i4 %v_out_V"   --->   Operation 28 'load' 'v_out_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %v_out_V_1_out, i4 %v_out_V_load"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_V_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_V_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_out_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_out_V             (alloca           ) [ 01]
i_V                 (alloca           ) [ 01]
v_V_0_reload_read   (read             ) [ 00]
v_V_1_reload_read   (read             ) [ 00]
store_ln0           (store            ) [ 00]
store_ln0           (store            ) [ 00]
br_ln0              (br               ) [ 00]
i_V_5               (load             ) [ 00]
specpipeline_ln0    (specpipeline     ) [ 00]
icmp_ln1057         (icmp             ) [ 01]
empty               (speclooptripcount) [ 00]
add_ln870           (add              ) [ 00]
br_ln129            (br               ) [ 00]
v_out_V_load_1      (load             ) [ 00]
specloopname_ln1795 (specloopname     ) [ 00]
trunc_ln1049        (trunc            ) [ 00]
select_ln573        (select           ) [ 00]
icmp_ln136          (icmp             ) [ 00]
select_ln217        (select           ) [ 00]
v_out_V_1           (add              ) [ 00]
v_out_V_2           (select           ) [ 00]
store_ln870         (store            ) [ 00]
store_ln136         (store            ) [ 00]
br_ln0              (br               ) [ 00]
v_out_V_load        (load             ) [ 00]
write_ln0           (write            ) [ 00]
ret_ln0             (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_V_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_V_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_V_0_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_V_0_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_out_V_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_out_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="v_out_V_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_out_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="v_V_0_reload_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_V_0_reload_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="v_V_1_reload_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_V_1_reload_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="2" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="4" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_V_5_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="2" slack="0"/>
<pin id="81" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_5/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln1057_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln870_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v_out_V_load_1_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_out_V_load_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln1049_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="select_ln573_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln573/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln136_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="select_ln217_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln217/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="v_out_V_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_out_V_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="v_out_V_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_out_V_2/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln870_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln136_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="v_out_V_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_out_V_load/1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="v_out_V_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v_out_V "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_V_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="79" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="56" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="50" pin="2"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="97" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="94" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="109" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="94" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="123" pin="2"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="88" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="129" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="154"><net_src comp="42" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="46" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="137" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_out_V_1_out | {1 }
 - Input state : 
	Port: deQAM_Pipeline_VITIS_LOOP_129_6 : v_V_1_reload | {1 }
	Port: deQAM_Pipeline_VITIS_LOOP_129_6 : v_V_0_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_V_5 : 1
		icmp_ln1057 : 2
		add_ln870 : 2
		br_ln129 : 3
		v_out_V_load_1 : 1
		trunc_ln1049 : 2
		select_ln573 : 3
		icmp_ln136 : 4
		select_ln217 : 3
		v_out_V_1 : 4
		v_out_V_2 : 5
		store_ln870 : 3
		store_ln136 : 6
		v_out_V_load : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln870_fu_88       |    0    |    9    |
|          |       v_out_V_1_fu_123       |    0    |    12   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln1057_fu_82      |    0    |    8    |
|          |       icmp_ln136_fu_109      |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |      select_ln573_fu_101     |    0    |    4    |
|  select  |      select_ln217_fu_115     |    0    |    4    |
|          |       v_out_V_2_fu_129       |    0    |    4    |
|----------|------------------------------|---------|---------|
|   read   | v_V_0_reload_read_read_fu_50 |    0    |    0    |
|          | v_V_1_reload_read_read_fu_56 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_62    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln1049_fu_97      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    50   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|  i_V_reg_159  |    2   |
|v_out_V_reg_151|    4   |
+---------------+--------+
|     Total     |    6   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   50   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   50   |
+-----------+--------+--------+
