#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov 15 13:44:08 2024
# Process ID: 8828
# Current directory: D:/FPGA/SixteenShadesOfCpu/vivado/Integration
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21616 D:\FPGA\SixteenShadesOfCpu\vivado\Integration\Integration.xpr
# Log file: D:/FPGA/SixteenShadesOfCpu/vivado/Integration/vivado.log
# Journal file: D:/FPGA/SixteenShadesOfCpu/vivado/Integration\vivado.jou
# Running On        :8x8-Bit
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) m3-8100Y CPU @ 1.10GHz
# CPU Frequency     :1608 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8453 MB
# Swap memory       :7758 MB
# Total Virtual     :16212 MB
# Available Virtual :4430 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/SixteenShadesOfCpu/vivado/Integration/Integration.xpr
update_compile_order -fileset sources_1
create_project FSM C:/Users/lukas/OneDrive/TSL23/S_03/FPGA/FSM -part xc7a35ticsg324-1L
set_property board_part digilentinc.com:arty-a7-35:part0:1.1 [current_project]
file mkdir C:/Users/lukas/OneDrive/TSL23/S_03/FPGA/FSM/FSM.srcs/sources_1/new
set_property target_language VHDL [current_project]
current_project Integration
close [ open C:/Users/lukas/OneDrive/TSL23/S_03/FPGA/FSM/FSM.srcs/sources_1/new/main.vhd w ]
add_files -fileset sources_1 C:/Users/lukas/OneDrive/TSL23/S_03/FPGA/FSM/FSM.srcs/sources_1/new/main.vhd
current_project FSM
current_project Integration
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
update_module_reference [get_ips  {main_Pipelining_WriteBack_0_0 main_Pipelining_Execution_0_0 main_ProgramCounter_0_0 main_Decoder_0_0 main_Pipelining_Controller_0_0 main_CU_JumpController_0_0}]
generate_target all [get_files  D:/FPGA/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
connect_bd_net [get_bd_pins Pipelining_Controller_0/Stalled] [get_bd_pins ProgramCounter_0/Stalled]
connect_bd_net [get_bd_ports InstrExec_CLK] [get_bd_pins ProgramCounter_0/InstrExec_CLK]
connect_bd_net [get_bd_pins ProgramCounter_0/JMP] [get_bd_pins CU_JumpController_0/PC_Load]
connect_bd_net [get_bd_pins Pipelining_Controller_0/ResolveStall] [get_bd_pins CU_Decoder_0/Is_RAM_OP]
undo
connect_bd_net [get_bd_pins Pipelining_Controller_0/ResolveStall] [get_bd_pins Pipelining_Execution_0/JMP_out]
save_bd_design
delete_bd_objs [get_bd_nets Pipelining_WriteBack_0_JMP_out]
create_bd_port -dir O led
connect_bd_net [get_bd_ports led] [get_bd_pins Pipelining_WriteBack_0/JMP_out]
save_bd_design
current_project FSM
close [ open C:/Users/lukas/OneDrive/TSL23/S_03/FPGA/FSM/FSM.srcs/sources_1/new/main2.vhd w ]
add_files C:/Users/lukas/OneDrive/TSL23/S_03/FPGA/FSM/FSM.srcs/sources_1/new/main2.vhd
update_compile_order -fileset sources_1
current_project Integration
current_project FSM
update_compile_order -fileset sources_1
current_project Integration
close_project
open_project D:/FPGA/SixteenShadesOfCpu/vivado/Integration/Integration.xpr
close_project
open_project D:/FPGA/ArtyS7-RPU-SoC-master/ArtyS7_RPU_SoC.xpr
current_project FSM
close_project
