static int s526_gpct_rinsn(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned long chan_iobase = dev->iobase + chan * 8;\r\nunsigned int lo;\r\nunsigned int hi;\r\nint i;\r\nfor (i = 0; i < insn->n; i++) {\r\nlo = inw(chan_iobase + REG_C0L) & 0xffff;\r\nhi = inw(chan_iobase + REG_C0H) & 0xff;\r\ndata[i] = (hi << 16) | lo;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int s526_gpct_insn_config(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct s526_private *devpriv = dev->private;\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned long chan_iobase = dev->iobase + chan * 8;\r\nunsigned int val;\r\nunion cmReg cmReg;\r\nswitch (data[0]) {\r\ncase INSN_CONFIG_GPCT_QUADRATURE_ENCODER:\r\ndevpriv->gpct_config[chan] = data[0];\r\n#if 0\r\ncmReg.reg.coutSource = 0;\r\ncmReg.reg.coutPolarity = 1;\r\ncmReg.reg.autoLoadResetRcap = 0;\r\ncmReg.reg.hwCtEnableSource = 3;\r\ncmReg.reg.ctEnableCtrl = 2;\r\ncmReg.reg.clockSource = 2;\r\ncmReg.reg.countDir = 1;\r\ncmReg.reg.countDirCtrl = 1;\r\ncmReg.reg.outputRegLatchCtrl = 0;\r\ncmReg.reg.preloadRegSel = 0;\r\ncmReg.reg.reserved = 0;\r\noutw(cmReg.value, chan_iobase + REG_C0M);\r\noutw(0x0001, chan_iobase + REG_C0H);\r\noutw(0x3C68, chan_iobase + REG_C0L);\r\noutw(0x8000, chan_iobase + REG_C0C);\r\noutw(0x4000, chan_iobase + REG_C0C);\r\noutw(0x0008, chan_iobase + REG_C0C);\r\n#endif\r\n#if 1\r\ncmReg.value = data[1] & 0xffff;\r\noutw(cmReg.value, chan_iobase + REG_C0M);\r\nif (cmReg.reg.autoLoadResetRcap == 0) {\r\noutw(0x8000, chan_iobase + REG_C0C);\r\n}\r\n#else\r\ncmReg.reg.countDirCtrl = 0;\r\nif (data[1] == GPCT_X2)\r\ncmReg.reg.clockSource = 1;\r\nelse if (data[1] == GPCT_X4)\r\ncmReg.reg.clockSource = 2;\r\nelse\r\ncmReg.reg.clockSource = 0;\r\nif (data[3] == GPCT_RESET_COUNTER_ON_INDEX)\r\ncmReg.reg.autoLoadResetRcap = 4;\r\ncmReg.value = data[1] & 0xffff;\r\noutw(cmReg.value, chan_iobase + REG_C0M);\r\nval = (data[2] >> 16) & 0xffff;\r\noutw(val, chan_iobase + REG_C0H);\r\nval = data[2] & 0xffff;\r\noutw(val, chan_iobase + REG_C0L);\r\nif (data[3]) {\r\nval = data[3] & 0xffff;\r\noutw(val, chan_iobase + REG_C0C);\r\n}\r\nif (cmReg.reg.autoLoadResetRcap == 0) {\r\noutw(0x8000, chan_iobase + REG_C0C);\r\noutw(0x4000, chan_iobase + REG_C0C);\r\n}\r\n#endif\r\nbreak;\r\ncase INSN_CONFIG_GPCT_SINGLE_PULSE_GENERATOR:\r\ndevpriv->gpct_config[chan] = data[0];\r\ncmReg.value = data[1] & 0xffff;\r\ncmReg.reg.preloadRegSel = 0;\r\noutw(cmReg.value, chan_iobase + REG_C0M);\r\nval = (data[2] >> 16) & 0xffff;\r\noutw(val, chan_iobase + REG_C0H);\r\nval = data[2] & 0xffff;\r\noutw(val, chan_iobase + REG_C0L);\r\ncmReg.value = data[1] & 0xffff;\r\ncmReg.reg.preloadRegSel = 1;\r\noutw(cmReg.value, chan_iobase + REG_C0M);\r\nval = (data[3] >> 16) & 0xffff;\r\noutw(val, chan_iobase + REG_C0H);\r\nval = data[3] & 0xffff;\r\noutw(val, chan_iobase + REG_C0L);\r\nif (data[4]) {\r\nval = data[4] & 0xffff;\r\noutw(val, chan_iobase + REG_C0C);\r\n}\r\nbreak;\r\ncase INSN_CONFIG_GPCT_PULSE_TRAIN_GENERATOR:\r\ndevpriv->gpct_config[chan] = data[0];\r\ncmReg.value = data[1] & 0xffff;\r\ncmReg.reg.preloadRegSel = 0;\r\noutw(cmReg.value, chan_iobase + REG_C0M);\r\nval = (data[2] >> 16) & 0xffff;\r\noutw(val, chan_iobase + REG_C0H);\r\nval = data[2] & 0xffff;\r\noutw(val, chan_iobase + REG_C0L);\r\ncmReg.value = data[1] & 0xffff;\r\ncmReg.reg.preloadRegSel = 1;\r\noutw(cmReg.value, chan_iobase + REG_C0M);\r\nval = (data[3] >> 16) & 0xffff;\r\noutw(val, chan_iobase + REG_C0H);\r\nval = data[3] & 0xffff;\r\noutw(val, chan_iobase + REG_C0L);\r\nif (data[4]) {\r\nval = data[4] & 0xffff;\r\noutw(val, chan_iobase + REG_C0C);\r\n}\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int s526_gpct_winsn(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct s526_private *devpriv = dev->private;\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned long chan_iobase = dev->iobase + chan * 8;\r\ninw(chan_iobase + REG_C0M);\r\nswitch (devpriv->gpct_config[chan]) {\r\ncase INSN_CONFIG_GPCT_PULSE_TRAIN_GENERATOR:\r\nif ((data[1] <= data[0]) || !data[0])\r\nreturn -EINVAL;\r\ncase INSN_CONFIG_GPCT_QUADRATURE_ENCODER:\r\ncase INSN_CONFIG_GPCT_SINGLE_PULSE_GENERATOR:\r\noutw((data[0] >> 16) & 0xffff, chan_iobase + REG_C0H);\r\noutw(data[0] & 0xffff, chan_iobase + REG_C0L);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int s526_ai_insn_config(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn, unsigned int *data)\r\n{\r\nstruct s526_private *devpriv = dev->private;\r\nint result = -EINVAL;\r\nif (insn->n < 1)\r\nreturn result;\r\nresult = insn->n;\r\noutw(ISR_ADC_DONE, dev->iobase + REG_IER);\r\ndevpriv->ai_config = (data[0] & 0x3ff) << 5;\r\nif (data[1] > 0)\r\ndevpriv->ai_config |= 0x8000;\r\ndevpriv->ai_config |= 0x0001;\r\nreturn result;\r\n}\r\nstatic int s526_ai_eoc(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned long context)\r\n{\r\nunsigned int status;\r\nstatus = inw(dev->iobase + REG_ISR);\r\nif (status & ISR_ADC_DONE)\r\nreturn 0;\r\nreturn -EBUSY;\r\n}\r\nstatic int s526_ai_rinsn(struct comedi_device *dev, struct comedi_subdevice *s,\r\nstruct comedi_insn *insn, unsigned int *data)\r\n{\r\nstruct s526_private *devpriv = dev->private;\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nint n;\r\nunsigned short value;\r\nunsigned int d;\r\nint ret;\r\nvalue = (devpriv->ai_config & 0x8000) |\r\n((1 << 5) << chan) | (chan << 1) | 0x0001;\r\nfor (n = 0; n < insn->n; n++) {\r\noutw(value, dev->iobase + REG_ADC);\r\nret = comedi_timeout(dev, s, insn, s526_ai_eoc, 0);\r\nif (ret)\r\nreturn ret;\r\noutw(ISR_ADC_DONE, dev->iobase + REG_ISR);\r\nd = inw(dev->iobase + REG_ADD);\r\ndata[n] = d ^ 0x8000;\r\n}\r\nreturn n;\r\n}\r\nstatic int s526_ao_insn_write(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int val = s->readback[chan];\r\nint i;\r\noutw(chan << 1, dev->iobase + REG_DAC);\r\nfor (i = 0; i < insn->n; i++) {\r\nval = data[i];\r\noutw(val, dev->iobase + REG_ADD);\r\noutw((chan << 1) | 1, dev->iobase + REG_DAC);\r\n}\r\ns->readback[chan] = val;\r\nreturn insn->n;\r\n}\r\nstatic int s526_dio_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nif (comedi_dio_update_state(s, data))\r\noutw(s->state, dev->iobase + REG_DIO);\r\ndata[1] = inw(dev->iobase + REG_DIO) & 0xff;\r\nreturn insn->n;\r\n}\r\nstatic int s526_dio_insn_config(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int mask;\r\nint ret;\r\nif (chan < 4)\r\nmask = 0x0f;\r\nelse\r\nmask = 0xf0;\r\nret = comedi_dio_insn_config(dev, s, insn, data, mask);\r\nif (ret)\r\nreturn ret;\r\nif (s->io_bits & 0x0f)\r\ns->state |= (1 << 10);\r\nelse\r\ns->state &= ~(1 << 10);\r\nif (s->io_bits & 0xf0)\r\ns->state |= (1 << 11);\r\nelse\r\ns->state &= ~(1 << 11);\r\noutw(s->state, dev->iobase + REG_DIO);\r\nreturn insn->n;\r\n}\r\nstatic int s526_attach(struct comedi_device *dev, struct comedi_devconfig *it)\r\n{\r\nstruct s526_private *devpriv;\r\nstruct comedi_subdevice *s;\r\nint ret;\r\nret = comedi_request_region(dev, it->options[0], 0x40);\r\nif (ret)\r\nreturn ret;\r\ndevpriv = comedi_alloc_devpriv(dev, sizeof(*devpriv));\r\nif (!devpriv)\r\nreturn -ENOMEM;\r\nret = comedi_alloc_subdevices(dev, 4);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_COUNTER;\r\ns->subdev_flags = SDF_READABLE | SDF_WRITABLE | SDF_LSAMPL;\r\ns->n_chan = 4;\r\ns->maxdata = 0x00ffffff;\r\ns->insn_read = s526_gpct_rinsn;\r\ns->insn_config = s526_gpct_insn_config;\r\ns->insn_write = s526_gpct_winsn;\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_AI;\r\ns->subdev_flags = SDF_READABLE | SDF_DIFF;\r\ns->n_chan = 10;\r\ns->maxdata = 0xffff;\r\ns->range_table = &range_bipolar10;\r\ns->len_chanlist = 16;\r\ns->insn_read = s526_ai_rinsn;\r\ns->insn_config = s526_ai_insn_config;\r\ns = &dev->subdevices[2];\r\ns->type = COMEDI_SUBD_AO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 4;\r\ns->maxdata = 0xffff;\r\ns->range_table = &range_bipolar10;\r\ns->insn_write = s526_ao_insn_write;\r\nret = comedi_alloc_subdev_readback(s);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[3];\r\ns->type = COMEDI_SUBD_DIO;\r\ns->subdev_flags = SDF_READABLE | SDF_WRITABLE;\r\ns->n_chan = 8;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = s526_dio_insn_bits;\r\ns->insn_config = s526_dio_insn_config;\r\nreturn 0;\r\n}
