
Secular_PG-TokenRing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011664  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a20  080117f8  080117f8  000217f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012218  08012218  00030410  2**0
                  CONTENTS
  4 .ARM          00000008  08012218  08012218  00022218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012220  08012220  00030410  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012220  08012220  00022220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012224  08012224  00022224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000410  20000000  08012228  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012e50  20000410  08012638  00030410  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013260  08012638  00033260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030410  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025a36  00000000  00000000  00030440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005155  00000000  00000000  00055e76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d38  00000000  00000000  0005afd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b20  00000000  00000000  0005cd08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e667  00000000  00000000  0005e828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023f55  00000000  00000000  0008ce8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113e0f  00000000  00000000  000b0de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001c4bf3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009424  00000000  00000000  001c4c44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000410 	.word	0x20000410
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080117dc 	.word	0x080117dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000414 	.word	0x20000414
 80001cc:	080117dc 	.word	0x080117dc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <MFS_set_led>:
	}
}

// Turns LED `num` to 'on' if non-zero, or off if zero
void MFS_set_led( uint8_t num, uint32_t on )
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	71fb      	strb	r3, [r7, #7]
	while(num > 4);	// hang if invalid input
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	2b04      	cmp	r3, #4
 8001028:	d8fc      	bhi.n	8001024 <MFS_set_led+0xc>

	GPIO_TypeDef *port = leds[num].port;
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	4a11      	ldr	r2, [pc, #68]	; (8001074 <MFS_set_led+0x5c>)
 800102e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001032:	60fb      	str	r3, [r7, #12]
	uint32_t bit = 1 << leds[num].pin;
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	4a0f      	ldr	r2, [pc, #60]	; (8001074 <MFS_set_led+0x5c>)
 8001038:	00db      	lsls	r3, r3, #3
 800103a:	4413      	add	r3, r2
 800103c:	791b      	ldrb	r3, [r3, #4]
 800103e:	461a      	mov	r2, r3
 8001040:	2301      	movs	r3, #1
 8001042:	4093      	lsls	r3, r2
 8001044:	60bb      	str	r3, [r7, #8]

	if ( on )
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d007      	beq.n	800105c <MFS_set_led+0x44>
		port->ODR &= ~bit ;	// active low
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	695a      	ldr	r2, [r3, #20]
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	43db      	mvns	r3, r3
 8001054:	401a      	ands	r2, r3
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	615a      	str	r2, [r3, #20]
	else
		port->ODR |= bit ;
}
 800105a:	e005      	b.n	8001068 <MFS_set_led+0x50>
		port->ODR |= bit ;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	695a      	ldr	r2, [r3, #20]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	431a      	orrs	r2, r3
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	615a      	str	r2, [r3, #20]
}
 8001068:	bf00      	nop
 800106a:	3714      	adds	r7, #20
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr
 8001074:	20000000 	.word	0x20000000

08001078 <app_init>:
extern int msgSize;
QueueHandle_t cmd_queue;


void app_init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
	//display beginning message
	msgSize = sprintf((char *)userMsg, "\r\nStart program.\r\n");
 800107c:	490e      	ldr	r1, [pc, #56]	; (80010b8 <app_init+0x40>)
 800107e:	480f      	ldr	r0, [pc, #60]	; (80010bc <app_init+0x44>)
 8001080:	f00b fc62 	bl	800c948 <siprintf>
 8001084:	4603      	mov	r3, r0
 8001086:	4a0e      	ldr	r2, [pc, #56]	; (80010c0 <app_init+0x48>)
 8001088:	6013      	str	r3, [r2, #0]
	USART_Write(USART2, userMsg, msgSize);
 800108a:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <app_init+0x48>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	461a      	mov	r2, r3
 8001090:	490a      	ldr	r1, [pc, #40]	; (80010bc <app_init+0x44>)
 8001092:	480c      	ldr	r0, [pc, #48]	; (80010c4 <app_init+0x4c>)
 8001094:	f001 fe68 	bl	8002d68 <USART_Write>
	receive_task_init();
 8001098:	f001 f82c 	bl	80020f4 <receive_task_init>
	channel_task_init();
 800109c:	f000 f816 	bl	80010cc <channel_task_init>
	ring_task_init();
 80010a0:	f001 f88a 	bl	80021b8 <ring_task_init>
	cmd_queue = xQueueCreate(99, sizeof(COMMAND_c));
 80010a4:	2200      	movs	r2, #0
 80010a6:	211c      	movs	r1, #28
 80010a8:	2063      	movs	r0, #99	; 0x63
 80010aa:	f008 fda3 	bl	8009bf4 <xQueueGenericCreate>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4a05      	ldr	r2, [pc, #20]	; (80010c8 <app_init+0x50>)
 80010b2:	6013      	str	r3, [r2, #0]
}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	080117f8 	.word	0x080117f8
 80010bc:	2000b8c0 	.word	0x2000b8c0
 80010c0:	2000b988 	.word	0x2000b988
 80010c4:	40004400 	.word	0x40004400
 80010c8:	2000042c 	.word	0x2000042c

080010cc <channel_task_init>:
};

static void channel_task(void *params);

//creates task to take in gen commands
int channel_task_init(){
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af02      	add	r7, sp, #8
	//create task
	BaseType_t err = xTaskCreate(channel_task, "Channel_Task", 1024, (void *) pc_ch, 2, NULL);
 80010d2:	4b0d      	ldr	r3, [pc, #52]	; (8001108 <channel_task_init+0x3c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2200      	movs	r2, #0
 80010d8:	9201      	str	r2, [sp, #4]
 80010da:	2202      	movs	r2, #2
 80010dc:	9200      	str	r2, [sp, #0]
 80010de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010e2:	490a      	ldr	r1, [pc, #40]	; (800110c <channel_task_init+0x40>)
 80010e4:	480a      	ldr	r0, [pc, #40]	; (8001110 <channel_task_init+0x44>)
 80010e6:	f008 ffc8 	bl	800a07a <xTaskCreate>
 80010ea:	6078      	str	r0, [r7, #4]
	assert(err == pdPASS);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d005      	beq.n	80010fe <channel_task_init+0x32>
 80010f2:	4b08      	ldr	r3, [pc, #32]	; (8001114 <channel_task_init+0x48>)
 80010f4:	4a08      	ldr	r2, [pc, #32]	; (8001118 <channel_task_init+0x4c>)
 80010f6:	2137      	movs	r1, #55	; 0x37
 80010f8:	4808      	ldr	r0, [pc, #32]	; (800111c <channel_task_init+0x50>)
 80010fa:	f00a f9cf 	bl	800b49c <__assert_func>
	return 0;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000028 	.word	0x20000028
 800110c:	08011820 	.word	0x08011820
 8001110:	08001121 	.word	0x08001121
 8001114:	08011830 	.word	0x08011830
 8001118:	08011af4 	.word	0x08011af4
 800111c:	08011840 	.word	0x08011840

08001120 <channel_task>:
static void channel_task(void* params){
 8001120:	b580      	push	{r7, lr}
 8001122:	b090      	sub	sp, #64	; 0x40
 8001124:	af02      	add	r7, sp, #8
 8001126:	6078      	str	r0, [r7, #4]
	COMMAND_c * rec_cmd; //pointer to received command
	int channel_sel; //variable to hold selected DAC channel
	uint32_t req_freq; //variable for required frequency of waveform
	uint32_t req_freq_div; //variable for required ARR value
	int noise_bits; //number of noise bits to unmask
	uint16_t prescaler = 0; //prescaler value that the timers will use
 8001128:	2300      	movs	r3, #0
 800112a:	867b      	strh	r3, [r7, #50]	; 0x32
	char gen_cmd[] = "gen\0";
 800112c:	4a96      	ldr	r2, [pc, #600]	; (8001388 <channel_task+0x268>)
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001136:	6018      	str	r0, [r3, #0]
 8001138:	3304      	adds	r3, #4
 800113a:	7019      	strb	r1, [r3, #0]
	char cap_cmd[] = "cap\0";
 800113c:	4a93      	ldr	r2, [pc, #588]	; (800138c <channel_task+0x26c>)
 800113e:	f107 030c 	add.w	r3, r7, #12
 8001142:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001146:	6018      	str	r0, [r3, #0]
 8001148:	3304      	adds	r3, #4
 800114a:	7019      	strb	r1, [r3, #0]
	while(1)
	{
		if(uxQueueMessagesWaiting(cmd_queue))
 800114c:	4b90      	ldr	r3, [pc, #576]	; (8001390 <channel_task+0x270>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4618      	mov	r0, r3
 8001152:	f008 fe89 	bl	8009e68 <uxQueueMessagesWaiting>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	f000 81ac 	beq.w	80014b6 <channel_task+0x396>
		{
			//receive pointer to command struct
			BaseType_t rec_error = xQueueReceive(cmd_queue, &rec_cmd, 0);
 800115e:	4b8c      	ldr	r3, [pc, #560]	; (8001390 <channel_task+0x270>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f107 011c 	add.w	r1, r7, #28
 8001166:	2200      	movs	r2, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f008 fd9d 	bl	8009ca8 <xQueueReceive>
 800116e:	62f8      	str	r0, [r7, #44]	; 0x2c
			assert(rec_error == pdPASS);
 8001170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001172:	2b01      	cmp	r3, #1
 8001174:	d005      	beq.n	8001182 <channel_task+0x62>
 8001176:	4b87      	ldr	r3, [pc, #540]	; (8001394 <channel_task+0x274>)
 8001178:	4a87      	ldr	r2, [pc, #540]	; (8001398 <channel_task+0x278>)
 800117a:	2149      	movs	r1, #73	; 0x49
 800117c:	4887      	ldr	r0, [pc, #540]	; (800139c <channel_task+0x27c>)
 800117e:	f00a f98d 	bl	800b49c <__assert_func>
			if(strcmp((char *) rec_cmd->name, gen_cmd) == 0)
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	461a      	mov	r2, r3
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	4619      	mov	r1, r3
 800118c:	4610      	mov	r0, r2
 800118e:	f7ff f81f 	bl	80001d0 <strcmp>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	f040 8174 	bne.w	8001482 <channel_task+0x362>
			{
				channel_sel = rec_cmd->channel;
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	62bb      	str	r3, [r7, #40]	; 0x28
				noise_bits = rec_cmd->noise;
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	627b      	str	r3, [r7, #36]	; 0x24
				TIM2->PSC = prescaler;
 80011a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011aa:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80011ac:	6293      	str	r3, [r2, #40]	; 0x28
				TIM5->PSC = prescaler;
 80011ae:	4a7c      	ldr	r2, [pc, #496]	; (80013a0 <channel_task+0x280>)
 80011b0:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80011b2:	6293      	str	r3, [r2, #40]	; 0x28
				if(rec_cmd->freq == 0)
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	edd3 7a04 	vldr	s15, [r3, #16]
 80011ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c2:	d108      	bne.n	80011d6 <channel_task+0xb6>
				{
					//generate DC signal
					generate_DC(channel_sel, rec_cmd->dac_minv, rec_cmd->noise);
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	8a99      	ldrh	r1, [r3, #20]
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	461a      	mov	r2, r3
 80011ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80011d0:	f000 f98a 	bl	80014e8 <generate_DC>
 80011d4:	e06b      	b.n	80012ae <channel_task+0x18e>
				} else{
					//calculate register values to achieve correct frequency
					req_freq = rec_cmd->freq * LUT_SIZE;
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	edd3 7a04 	vldr	s15, [r3, #16]
 80011dc:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80013a4 <channel_task+0x284>
 80011e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011e8:	ee17 3a90 	vmov	r3, s15
 80011ec:	623b      	str	r3, [r7, #32]
					req_freq_div = ((80000000/(prescaler + 1))/req_freq);
 80011ee:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80011f0:	3301      	adds	r3, #1
 80011f2:	4a6d      	ldr	r2, [pc, #436]	; (80013a8 <channel_task+0x288>)
 80011f4:	fb92 f3f3 	sdiv	r3, r2, r3
 80011f8:	461a      	mov	r2, r3
 80011fa:	6a3b      	ldr	r3, [r7, #32]
 80011fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001200:	637b      	str	r3, [r7, #52]	; 0x34


					//switch statement to generate the selected waveform
					switch(rec_cmd->type)
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	7b1b      	ldrb	r3, [r3, #12]
 8001206:	3b61      	subs	r3, #97	; 0x61
 8001208:	2b13      	cmp	r3, #19
 800120a:	d850      	bhi.n	80012ae <channel_task+0x18e>
 800120c:	a201      	add	r2, pc, #4	; (adr r2, 8001214 <channel_task+0xf4>)
 800120e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001212:	bf00      	nop
 8001214:	080012a1 	.word	0x080012a1
 8001218:	080012af 	.word	0x080012af
 800121c:	080012af 	.word	0x080012af
 8001220:	080012af 	.word	0x080012af
 8001224:	080012af 	.word	0x080012af
 8001228:	080012af 	.word	0x080012af
 800122c:	080012af 	.word	0x080012af
 8001230:	080012af 	.word	0x080012af
 8001234:	080012af 	.word	0x080012af
 8001238:	080012af 	.word	0x080012af
 800123c:	080012af 	.word	0x080012af
 8001240:	080012af 	.word	0x080012af
 8001244:	080012af 	.word	0x080012af
 8001248:	080012af 	.word	0x080012af
 800124c:	080012af 	.word	0x080012af
 8001250:	080012af 	.word	0x080012af
 8001254:	080012af 	.word	0x080012af
 8001258:	08001279 	.word	0x08001279
 800125c:	08001265 	.word	0x08001265
 8001260:	0800128d 	.word	0x0800128d
					{
						case 's':
							generate_sine(channel_sel, rec_cmd->dac_minv, rec_cmd->dac_maxv, rec_cmd->noise);
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	8a99      	ldrh	r1, [r3, #20]
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	8ada      	ldrh	r2, [r3, #22]
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001272:	f000 f9c3 	bl	80015fc <generate_sine>
							break;
 8001276:	e01a      	b.n	80012ae <channel_task+0x18e>
						case 'r':
							generate_rectangle(channel_sel, rec_cmd->dac_minv, rec_cmd->dac_maxv, rec_cmd->noise);
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	8a99      	ldrh	r1, [r3, #20]
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	8ada      	ldrh	r2, [r3, #22]
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001286:	f000 f965 	bl	8001554 <generate_rectangle>
							break;
 800128a:	e010      	b.n	80012ae <channel_task+0x18e>
						case 't':
							generate_triangular(channel_sel, rec_cmd->dac_minv, rec_cmd->dac_maxv, rec_cmd->noise);
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	8a99      	ldrh	r1, [r3, #20]
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	8ada      	ldrh	r2, [r3, #22]
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800129a:	f000 fa5b 	bl	8001754 <generate_triangular>
							break;
 800129e:	e006      	b.n	80012ae <channel_task+0x18e>
						case 'a':
							generate_arbitrary(channel_sel, rec_cmd->noise);
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	4619      	mov	r1, r3
 80012a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80012a8:	f000 fad2 	bl	8001850 <generate_arbitrary>
							break;
 80012ac:	bf00      	nop
					}
				}
				//start the DMA for the data
				switch(channel_sel)
 80012ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d004      	beq.n	80012be <channel_task+0x19e>
 80012b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	f000 8082 	beq.w	80013c0 <channel_task+0x2a0>
 80012bc:	e0fb      	b.n	80014b6 <channel_task+0x396>
				{
				case 1:
					//turn off DAC
					HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80012be:	2100      	movs	r1, #0
 80012c0:	483a      	ldr	r0, [pc, #232]	; (80013ac <channel_task+0x28c>)
 80012c2:	f003 fc1b 	bl	8004afc <HAL_DAC_Stop_DMA>
					//turn off noise
					DAC->CR &= ~(DAC_CR_MAMP1_0 + DAC_CR_MAMP1_1 + DAC_CR_MAMP1_2 + DAC_CR_MAMP1_3);
 80012c6:	4b3a      	ldr	r3, [pc, #232]	; (80013b0 <channel_task+0x290>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a39      	ldr	r2, [pc, #228]	; (80013b0 <channel_task+0x290>)
 80012cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80012d0:	6013      	str	r3, [r2, #0]
					DAC->CR &= ~DAC_CR_WAVE1_0;
 80012d2:	4b37      	ldr	r3, [pc, #220]	; (80013b0 <channel_task+0x290>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a36      	ldr	r2, [pc, #216]	; (80013b0 <channel_task+0x290>)
 80012d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012dc:	6013      	str	r3, [r2, #0]
					//if there is noise bits, enable noise generator and unmask that number of bits
					if(noise_bits > 0)
 80012de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	dd0d      	ble.n	8001300 <channel_task+0x1e0>
					{
						DAC->CR |= DAC_CR_WAVE1_0;
 80012e4:	4b32      	ldr	r3, [pc, #200]	; (80013b0 <channel_task+0x290>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a31      	ldr	r2, [pc, #196]	; (80013b0 <channel_task+0x290>)
 80012ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012ee:	6013      	str	r3, [r2, #0]
						DAC->CR |= (noise_bits << DAC_CR_MAMP1_Pos);
 80012f0:	4b2f      	ldr	r3, [pc, #188]	; (80013b0 <channel_task+0x290>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012f6:	0212      	lsls	r2, r2, #8
 80012f8:	4611      	mov	r1, r2
 80012fa:	4a2d      	ldr	r2, [pc, #180]	; (80013b0 <channel_task+0x290>)
 80012fc:	430b      	orrs	r3, r1
 80012fe:	6013      	str	r3, [r2, #0]
					}
					//start timer 2 and DMA for channel 1
					if(rec_cmd->type == 'c')
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	7b1b      	ldrb	r3, [r3, #12]
 8001304:	2b63      	cmp	r3, #99	; 0x63
 8001306:	d125      	bne.n	8001354 <channel_task+0x234>
					{
						req_freq = 10000; //put entire buffer into DAC in 2 seconds (20k/2 = 10kHz)
 8001308:	f242 7310 	movw	r3, #10000	; 0x2710
 800130c:	623b      	str	r3, [r7, #32]
						req_freq_div = ((80000000/(prescaler + 1))/req_freq);
 800130e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001310:	3301      	adds	r3, #1
 8001312:	4a25      	ldr	r2, [pc, #148]	; (80013a8 <channel_task+0x288>)
 8001314:	fb92 f3f3 	sdiv	r3, r2, r3
 8001318:	461a      	mov	r2, r3
 800131a:	6a3b      	ldr	r3, [r7, #32]
 800131c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001320:	637b      	str	r3, [r7, #52]	; 0x34
						TIM2->ARR = req_freq_div;
 8001322:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001328:	62d3      	str	r3, [r2, #44]	; 0x2c
						TIM2->EGR |= TIM_EGR_UG;
 800132a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800132e:	695b      	ldr	r3, [r3, #20]
 8001330:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6153      	str	r3, [r2, #20]
						HAL_TIM_Base_Start(&htim2);
 800133a:	481e      	ldr	r0, [pc, #120]	; (80013b4 <channel_task+0x294>)
 800133c:	f005 fe3c 	bl	8006fb8 <HAL_TIM_Base_Start>
						HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t *)adc_LUT_1, ADC_LUT_SIZE, DAC_ALIGN_12B_R);
 8001340:	2300      	movs	r3, #0
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001348:	4a1b      	ldr	r2, [pc, #108]	; (80013b8 <channel_task+0x298>)
 800134a:	2100      	movs	r1, #0
 800134c:	4817      	ldr	r0, [pc, #92]	; (80013ac <channel_task+0x28c>)
 800134e:	f003 fb09 	bl	8004964 <HAL_DAC_Start_DMA>
						TIM2->ARR = req_freq_div;
						TIM2->EGR |= TIM_EGR_UG;
						HAL_TIM_Base_Start(&htim2);
						HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t *)dac_LUT_1, LUT_SIZE , DAC_ALIGN_12B_R);
					}
					break;
 8001352:	e0b0      	b.n	80014b6 <channel_task+0x396>
						TIM2->ARR = req_freq_div;
 8001354:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800135a:	62d3      	str	r3, [r2, #44]	; 0x2c
						TIM2->EGR |= TIM_EGR_UG;
 800135c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001366:	f043 0301 	orr.w	r3, r3, #1
 800136a:	6153      	str	r3, [r2, #20]
						HAL_TIM_Base_Start(&htim2);
 800136c:	4811      	ldr	r0, [pc, #68]	; (80013b4 <channel_task+0x294>)
 800136e:	f005 fe23 	bl	8006fb8 <HAL_TIM_Base_Start>
						HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t *)dac_LUT_1, LUT_SIZE , DAC_ALIGN_12B_R);
 8001372:	2300      	movs	r3, #0
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	f44f 7380 	mov.w	r3, #256	; 0x100
 800137a:	4a10      	ldr	r2, [pc, #64]	; (80013bc <channel_task+0x29c>)
 800137c:	2100      	movs	r1, #0
 800137e:	480b      	ldr	r0, [pc, #44]	; (80013ac <channel_task+0x28c>)
 8001380:	f003 faf0 	bl	8004964 <HAL_DAC_Start_DMA>
					break;
 8001384:	e097      	b.n	80014b6 <channel_task+0x396>
 8001386:	bf00      	nop
 8001388:	08011870 	.word	0x08011870
 800138c:	08011878 	.word	0x08011878
 8001390:	2000042c 	.word	0x2000042c
 8001394:	0801185c 	.word	0x0801185c
 8001398:	08011b08 	.word	0x08011b08
 800139c:	08011840 	.word	0x08011840
 80013a0:	40000c00 	.word	0x40000c00
 80013a4:	43800000 	.word	0x43800000
 80013a8:	04c4b400 	.word	0x04c4b400
 80013ac:	2000b5d0 	.word	0x2000b5d0
 80013b0:	40007400 	.word	0x40007400
 80013b4:	2000b6d0 	.word	0x2000b6d0
 80013b8:	20000830 	.word	0x20000830
 80013bc:	20000430 	.word	0x20000430
				case 2:
					//turn off DAC
					HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_2);
 80013c0:	2110      	movs	r1, #16
 80013c2:	483f      	ldr	r0, [pc, #252]	; (80014c0 <channel_task+0x3a0>)
 80013c4:	f003 fb9a 	bl	8004afc <HAL_DAC_Stop_DMA>
					//turn off noise
					DAC->CR &= ~(DAC_CR_MAMP2_0 + DAC_CR_MAMP2_1 + DAC_CR_MAMP2_2 + DAC_CR_MAMP2_3);
 80013c8:	4b3e      	ldr	r3, [pc, #248]	; (80014c4 <channel_task+0x3a4>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a3d      	ldr	r2, [pc, #244]	; (80014c4 <channel_task+0x3a4>)
 80013ce:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80013d2:	6013      	str	r3, [r2, #0]
					DAC->CR &= ~DAC_CR_WAVE2_0;
 80013d4:	4b3b      	ldr	r3, [pc, #236]	; (80014c4 <channel_task+0x3a4>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a3a      	ldr	r2, [pc, #232]	; (80014c4 <channel_task+0x3a4>)
 80013da:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80013de:	6013      	str	r3, [r2, #0]
					//if there is noise bits, enable noise generator and unmask that number of bits
					if(noise_bits > 0)
 80013e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	dd0d      	ble.n	8001402 <channel_task+0x2e2>
					{
						DAC->CR |= DAC_CR_WAVE2_0;
 80013e6:	4b37      	ldr	r3, [pc, #220]	; (80014c4 <channel_task+0x3a4>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a36      	ldr	r2, [pc, #216]	; (80014c4 <channel_task+0x3a4>)
 80013ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013f0:	6013      	str	r3, [r2, #0]
						DAC->CR |= (noise_bits << DAC_CR_MAMP2_Pos);
 80013f2:	4b34      	ldr	r3, [pc, #208]	; (80014c4 <channel_task+0x3a4>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013f8:	0612      	lsls	r2, r2, #24
 80013fa:	4611      	mov	r1, r2
 80013fc:	4a31      	ldr	r2, [pc, #196]	; (80014c4 <channel_task+0x3a4>)
 80013fe:	430b      	orrs	r3, r1
 8001400:	6013      	str	r3, [r2, #0]
					}

					//start timer 5 and DMA for channel 1
					if(rec_cmd->type == 'c')
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	7b1b      	ldrb	r3, [r3, #12]
 8001406:	2b63      	cmp	r3, #99	; 0x63
 8001408:	d125      	bne.n	8001456 <channel_task+0x336>
					{
						//output to DAC at 10kHz
						HAL_ADC_Stop_DMA(&hadc1);
 800140a:	482f      	ldr	r0, [pc, #188]	; (80014c8 <channel_task+0x3a8>)
 800140c:	f002 fa2a 	bl	8003864 <HAL_ADC_Stop_DMA>
						req_freq = 10000;
 8001410:	f242 7310 	movw	r3, #10000	; 0x2710
 8001414:	623b      	str	r3, [r7, #32]
						req_freq_div = ((80000000/(prescaler + 1))/req_freq);
 8001416:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001418:	3301      	adds	r3, #1
 800141a:	4a2c      	ldr	r2, [pc, #176]	; (80014cc <channel_task+0x3ac>)
 800141c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001420:	461a      	mov	r2, r3
 8001422:	6a3b      	ldr	r3, [r7, #32]
 8001424:	fbb2 f3f3 	udiv	r3, r2, r3
 8001428:	637b      	str	r3, [r7, #52]	; 0x34
						TIM5->ARR = req_freq_div; //calculated for a frequency of 0.5 Hz (2s)
 800142a:	4a29      	ldr	r2, [pc, #164]	; (80014d0 <channel_task+0x3b0>)
 800142c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800142e:	62d3      	str	r3, [r2, #44]	; 0x2c
						TIM5->EGR |= TIM_EGR_UG;
 8001430:	4b27      	ldr	r3, [pc, #156]	; (80014d0 <channel_task+0x3b0>)
 8001432:	695b      	ldr	r3, [r3, #20]
 8001434:	4a26      	ldr	r2, [pc, #152]	; (80014d0 <channel_task+0x3b0>)
 8001436:	f043 0301 	orr.w	r3, r3, #1
 800143a:	6153      	str	r3, [r2, #20]
						HAL_TIM_Base_Start(&htim5);
 800143c:	4825      	ldr	r0, [pc, #148]	; (80014d4 <channel_task+0x3b4>)
 800143e:	f005 fdbb 	bl	8006fb8 <HAL_TIM_Base_Start>
						HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_2, (uint32_t *)adc_LUT_1, ADC_LUT_SIZE, DAC_ALIGN_12B_R);
 8001442:	2300      	movs	r3, #0
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	f644 6320 	movw	r3, #20000	; 0x4e20
 800144a:	4a23      	ldr	r2, [pc, #140]	; (80014d8 <channel_task+0x3b8>)
 800144c:	2110      	movs	r1, #16
 800144e:	481c      	ldr	r0, [pc, #112]	; (80014c0 <channel_task+0x3a0>)
 8001450:	f003 fa88 	bl	8004964 <HAL_DAC_Start_DMA>
						TIM5->ARR = req_freq_div;
						TIM5->EGR |= TIM_EGR_UG;
						HAL_TIM_Base_Start(&htim5);
						HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_2, (uint32_t *)dac_LUT_2, LUT_SIZE, DAC_ALIGN_12B_R);
					}
					break;
 8001454:	e02f      	b.n	80014b6 <channel_task+0x396>
						TIM5->ARR = req_freq_div;
 8001456:	4a1e      	ldr	r2, [pc, #120]	; (80014d0 <channel_task+0x3b0>)
 8001458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800145a:	62d3      	str	r3, [r2, #44]	; 0x2c
						TIM5->EGR |= TIM_EGR_UG;
 800145c:	4b1c      	ldr	r3, [pc, #112]	; (80014d0 <channel_task+0x3b0>)
 800145e:	695b      	ldr	r3, [r3, #20]
 8001460:	4a1b      	ldr	r2, [pc, #108]	; (80014d0 <channel_task+0x3b0>)
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	6153      	str	r3, [r2, #20]
						HAL_TIM_Base_Start(&htim5);
 8001468:	481a      	ldr	r0, [pc, #104]	; (80014d4 <channel_task+0x3b4>)
 800146a:	f005 fda5 	bl	8006fb8 <HAL_TIM_Base_Start>
						HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_2, (uint32_t *)dac_LUT_2, LUT_SIZE, DAC_ALIGN_12B_R);
 800146e:	2300      	movs	r3, #0
 8001470:	9300      	str	r3, [sp, #0]
 8001472:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001476:	4a19      	ldr	r2, [pc, #100]	; (80014dc <channel_task+0x3bc>)
 8001478:	2110      	movs	r1, #16
 800147a:	4811      	ldr	r0, [pc, #68]	; (80014c0 <channel_task+0x3a0>)
 800147c:	f003 fa72 	bl	8004964 <HAL_DAC_Start_DMA>
					break;
 8001480:	e019      	b.n	80014b6 <channel_task+0x396>
				}
			} else if (strcmp((char *) rec_cmd->name, cap_cmd) == 0)
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	461a      	mov	r2, r3
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	4619      	mov	r1, r3
 800148c:	4610      	mov	r0, r2
 800148e:	f7fe fe9f 	bl	80001d0 <strcmp>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d10e      	bne.n	80014b6 <channel_task+0x396>
			{
				TIM4->EGR |= TIM_EGR_UG;
 8001498:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <channel_task+0x3c0>)
 800149a:	695b      	ldr	r3, [r3, #20]
 800149c:	4a10      	ldr	r2, [pc, #64]	; (80014e0 <channel_task+0x3c0>)
 800149e:	f043 0301 	orr.w	r3, r3, #1
 80014a2:	6153      	str	r3, [r2, #20]
				HAL_TIM_Base_Start(&htim4);
 80014a4:	480f      	ldr	r0, [pc, #60]	; (80014e4 <channel_task+0x3c4>)
 80014a6:	f005 fd87 	bl	8006fb8 <HAL_TIM_Base_Start>
				HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_LUT_1, ADC_LUT_SIZE);
 80014aa:	f644 6220 	movw	r2, #20000	; 0x4e20
 80014ae:	490a      	ldr	r1, [pc, #40]	; (80014d8 <channel_task+0x3b8>)
 80014b0:	4805      	ldr	r0, [pc, #20]	; (80014c8 <channel_task+0x3a8>)
 80014b2:	f002 f91b 	bl	80036ec <HAL_ADC_Start_DMA>
			}
		}
		vTaskDelay(1);
 80014b6:	2001      	movs	r0, #1
 80014b8:	f008 ff2c 	bl	800a314 <vTaskDelay>
		if(uxQueueMessagesWaiting(cmd_queue))
 80014bc:	e646      	b.n	800114c <channel_task+0x2c>
 80014be:	bf00      	nop
 80014c0:	2000b5d0 	.word	0x2000b5d0
 80014c4:	40007400 	.word	0x40007400
 80014c8:	2000b524 	.word	0x2000b524
 80014cc:	04c4b400 	.word	0x04c4b400
 80014d0:	40000c00 	.word	0x40000c00
 80014d4:	2000b768 	.word	0x2000b768
 80014d8:	20000830 	.word	0x20000830
 80014dc:	20000630 	.word	0x20000630
 80014e0:	40000800 	.word	0x40000800
 80014e4:	2000b71c 	.word	0x2000b71c

080014e8 <generate_DC>:
	}
}


void generate_DC(int channel, uint16_t dac_minv, int noise)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b087      	sub	sp, #28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	460b      	mov	r3, r1
 80014f2:	607a      	str	r2, [r7, #4]
 80014f4:	817b      	strh	r3, [r7, #10]
	//generate lookup table for DC signal

	switch(channel)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d003      	beq.n	8001504 <generate_DC+0x1c>
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d00f      	beq.n	8001522 <generate_DC+0x3a>
			//add noise
			dac_LUT_2[i] = dac_minv;
		}
		break;
	}
}
 8001502:	e01d      	b.n	8001540 <generate_DC+0x58>
		for(int i = 0; i < LUT_SIZE; i++)
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e007      	b.n	800151a <generate_DC+0x32>
			dac_LUT_1[i] = dac_minv;
 800150a:	4910      	ldr	r1, [pc, #64]	; (800154c <generate_DC+0x64>)
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	897a      	ldrh	r2, [r7, #10]
 8001510:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(int i = 0; i < LUT_SIZE; i++)
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	3301      	adds	r3, #1
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	2bff      	cmp	r3, #255	; 0xff
 800151e:	ddf4      	ble.n	800150a <generate_DC+0x22>
		break;
 8001520:	e00e      	b.n	8001540 <generate_DC+0x58>
		for(int i = 0; i < LUT_SIZE; i++)
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
 8001526:	e007      	b.n	8001538 <generate_DC+0x50>
			dac_LUT_2[i] = dac_minv;
 8001528:	4909      	ldr	r1, [pc, #36]	; (8001550 <generate_DC+0x68>)
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	897a      	ldrh	r2, [r7, #10]
 800152e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(int i = 0; i < LUT_SIZE; i++)
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	3301      	adds	r3, #1
 8001536:	613b      	str	r3, [r7, #16]
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	2bff      	cmp	r3, #255	; 0xff
 800153c:	ddf4      	ble.n	8001528 <generate_DC+0x40>
		break;
 800153e:	bf00      	nop
}
 8001540:	bf00      	nop
 8001542:	371c      	adds	r7, #28
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	20000430 	.word	0x20000430
 8001550:	20000630 	.word	0x20000630

08001554 <generate_rectangle>:
 * 		  uint16_t dac_minv - DAC value of minimum voltage
 * 		  uint16_t dac_maxv - DAC value of max voltage
 * 		  int noise - # of noise bits
 */
void generate_rectangle(int channel, uint16_t dac_minv, uint16_t dac_maxv, int noise)
{
 8001554:	b480      	push	{r7}
 8001556:	b089      	sub	sp, #36	; 0x24
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	460b      	mov	r3, r1
 8001560:	817b      	strh	r3, [r7, #10]
 8001562:	4613      	mov	r3, r2
 8001564:	813b      	strh	r3, [r7, #8]
	//generate lookup table for rectangle signal where half is minv and 2nd half is maxv
	switch(channel)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d003      	beq.n	8001574 <generate_rectangle+0x20>
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	2b02      	cmp	r3, #2
 8001570:	d01d      	beq.n	80015ae <generate_rectangle+0x5a>
			//set high part of rectangle
			dac_LUT_2[i] = dac_maxv;
		}
		break;
	}
}
 8001572:	e039      	b.n	80015e8 <generate_rectangle+0x94>
		for(int i = 0; i < LUT_SIZE/2; i++)
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
 8001578:	e007      	b.n	800158a <generate_rectangle+0x36>
			dac_LUT_1[i] = dac_minv;
 800157a:	491e      	ldr	r1, [pc, #120]	; (80015f4 <generate_rectangle+0xa0>)
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	897a      	ldrh	r2, [r7, #10]
 8001580:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(int i = 0; i < LUT_SIZE/2; i++)
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	3301      	adds	r3, #1
 8001588:	61fb      	str	r3, [r7, #28]
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	2b7f      	cmp	r3, #127	; 0x7f
 800158e:	ddf4      	ble.n	800157a <generate_rectangle+0x26>
		for(int i = LUT_SIZE/2; i < LUT_SIZE; i++)
 8001590:	2380      	movs	r3, #128	; 0x80
 8001592:	61bb      	str	r3, [r7, #24]
 8001594:	e007      	b.n	80015a6 <generate_rectangle+0x52>
			dac_LUT_1[i] = dac_maxv;
 8001596:	4917      	ldr	r1, [pc, #92]	; (80015f4 <generate_rectangle+0xa0>)
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	893a      	ldrh	r2, [r7, #8]
 800159c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(int i = LUT_SIZE/2; i < LUT_SIZE; i++)
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	3301      	adds	r3, #1
 80015a4:	61bb      	str	r3, [r7, #24]
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	2bff      	cmp	r3, #255	; 0xff
 80015aa:	ddf4      	ble.n	8001596 <generate_rectangle+0x42>
		break;
 80015ac:	e01c      	b.n	80015e8 <generate_rectangle+0x94>
		for(int i = 0; i < LUT_SIZE/2; i++)
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	e007      	b.n	80015c4 <generate_rectangle+0x70>
			dac_LUT_2[i] = dac_minv;
 80015b4:	4910      	ldr	r1, [pc, #64]	; (80015f8 <generate_rectangle+0xa4>)
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	897a      	ldrh	r2, [r7, #10]
 80015ba:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(int i = 0; i < LUT_SIZE/2; i++)
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3301      	adds	r3, #1
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	2b7f      	cmp	r3, #127	; 0x7f
 80015c8:	ddf4      	ble.n	80015b4 <generate_rectangle+0x60>
		for(int i = LUT_SIZE/2; i < LUT_SIZE; i++)
 80015ca:	2380      	movs	r3, #128	; 0x80
 80015cc:	613b      	str	r3, [r7, #16]
 80015ce:	e007      	b.n	80015e0 <generate_rectangle+0x8c>
			dac_LUT_2[i] = dac_maxv;
 80015d0:	4909      	ldr	r1, [pc, #36]	; (80015f8 <generate_rectangle+0xa4>)
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	893a      	ldrh	r2, [r7, #8]
 80015d6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(int i = LUT_SIZE/2; i < LUT_SIZE; i++)
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	3301      	adds	r3, #1
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	2bff      	cmp	r3, #255	; 0xff
 80015e4:	ddf4      	ble.n	80015d0 <generate_rectangle+0x7c>
		break;
 80015e6:	bf00      	nop
}
 80015e8:	bf00      	nop
 80015ea:	3724      	adds	r7, #36	; 0x24
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr
 80015f4:	20000430 	.word	0x20000430
 80015f8:	20000630 	.word	0x20000630

080015fc <generate_sine>:
 * 		  uint16_t dac_minv - DAC value of minimum voltage
 * 		  uint16_t dac_maxv - DAC value of max voltage
 * 		  int noise - # of noise bits
 */
void generate_sine(int channel, uint16_t dac_minv, uint16_t dac_maxv, int noise)
{
 80015fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001600:	b088      	sub	sp, #32
 8001602:	af00      	add	r7, sp, #0
 8001604:	60f8      	str	r0, [r7, #12]
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	460b      	mov	r3, r1
 800160a:	817b      	strh	r3, [r7, #10]
 800160c:	4613      	mov	r3, r2
 800160e:	813b      	strh	r3, [r7, #8]
	uint16_t midv = (dac_minv + dac_maxv) / 2;
 8001610:	897a      	ldrh	r2, [r7, #10]
 8001612:	893b      	ldrh	r3, [r7, #8]
 8001614:	4413      	add	r3, r2
 8001616:	0fda      	lsrs	r2, r3, #31
 8001618:	4413      	add	r3, r2
 800161a:	105b      	asrs	r3, r3, #1
 800161c:	82fb      	strh	r3, [r7, #22]
	float angle = (float)(2*M_PI)/LUT_SIZE;
 800161e:	4b4a      	ldr	r3, [pc, #296]	; (8001748 <generate_sine+0x14c>)
 8001620:	613b      	str	r3, [r7, #16]
	switch(channel)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d003      	beq.n	8001630 <generate_sine+0x34>
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2b02      	cmp	r3, #2
 800162c:	d043      	beq.n	80016b6 <generate_sine+0xba>
			//set LUT to be a sine wave and add noise
			dac_LUT_2[i] = midv + ((dac_maxv - midv) * sin((float)(i * angle)));
		}
		break;
	}
}
 800162e:	e085      	b.n	800173c <generate_sine+0x140>
		for(int i = 0; i < LUT_SIZE; i++)
 8001630:	2300      	movs	r3, #0
 8001632:	61fb      	str	r3, [r7, #28]
 8001634:	e03b      	b.n	80016ae <generate_sine+0xb2>
			dac_LUT_1[i] = midv + ((dac_maxv - midv) * sin((float)(i * angle)));
 8001636:	8afb      	ldrh	r3, [r7, #22]
 8001638:	4618      	mov	r0, r3
 800163a:	f7fe ff83 	bl	8000544 <__aeabi_i2d>
 800163e:	4604      	mov	r4, r0
 8001640:	460d      	mov	r5, r1
 8001642:	893a      	ldrh	r2, [r7, #8]
 8001644:	8afb      	ldrh	r3, [r7, #22]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff7b 	bl	8000544 <__aeabi_i2d>
 800164e:	4680      	mov	r8, r0
 8001650:	4689      	mov	r9, r1
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	ee07 3a90 	vmov	s15, r3
 8001658:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800165c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001660:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001664:	ee17 0a90 	vmov	r0, s15
 8001668:	f7fe ff7e 	bl	8000568 <__aeabi_f2d>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	ec43 2b10 	vmov	d0, r2, r3
 8001674:	f00f f868 	bl	8010748 <sin>
 8001678:	ec53 2b10 	vmov	r2, r3, d0
 800167c:	4640      	mov	r0, r8
 800167e:	4649      	mov	r1, r9
 8001680:	f7fe ffca 	bl	8000618 <__aeabi_dmul>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4620      	mov	r0, r4
 800168a:	4629      	mov	r1, r5
 800168c:	f7fe fe0e 	bl	80002ac <__adddf3>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	f7ff fa96 	bl	8000bc8 <__aeabi_d2uiz>
 800169c:	4603      	mov	r3, r0
 800169e:	b299      	uxth	r1, r3
 80016a0:	4a2a      	ldr	r2, [pc, #168]	; (800174c <generate_sine+0x150>)
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < LUT_SIZE; i++)
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	3301      	adds	r3, #1
 80016ac:	61fb      	str	r3, [r7, #28]
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	2bff      	cmp	r3, #255	; 0xff
 80016b2:	ddc0      	ble.n	8001636 <generate_sine+0x3a>
		break;
 80016b4:	e042      	b.n	800173c <generate_sine+0x140>
		for(int i = 0; i < LUT_SIZE; i++)
 80016b6:	2300      	movs	r3, #0
 80016b8:	61bb      	str	r3, [r7, #24]
 80016ba:	e03b      	b.n	8001734 <generate_sine+0x138>
			dac_LUT_2[i] = midv + ((dac_maxv - midv) * sin((float)(i * angle)));
 80016bc:	8afb      	ldrh	r3, [r7, #22]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7fe ff40 	bl	8000544 <__aeabi_i2d>
 80016c4:	4604      	mov	r4, r0
 80016c6:	460d      	mov	r5, r1
 80016c8:	893a      	ldrh	r2, [r7, #8]
 80016ca:	8afb      	ldrh	r3, [r7, #22]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7fe ff38 	bl	8000544 <__aeabi_i2d>
 80016d4:	4680      	mov	r8, r0
 80016d6:	4689      	mov	r9, r1
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	ee07 3a90 	vmov	s15, r3
 80016de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80016e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ea:	ee17 0a90 	vmov	r0, s15
 80016ee:	f7fe ff3b 	bl	8000568 <__aeabi_f2d>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	ec43 2b10 	vmov	d0, r2, r3
 80016fa:	f00f f825 	bl	8010748 <sin>
 80016fe:	ec53 2b10 	vmov	r2, r3, d0
 8001702:	4640      	mov	r0, r8
 8001704:	4649      	mov	r1, r9
 8001706:	f7fe ff87 	bl	8000618 <__aeabi_dmul>
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	4620      	mov	r0, r4
 8001710:	4629      	mov	r1, r5
 8001712:	f7fe fdcb 	bl	80002ac <__adddf3>
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	4610      	mov	r0, r2
 800171c:	4619      	mov	r1, r3
 800171e:	f7ff fa53 	bl	8000bc8 <__aeabi_d2uiz>
 8001722:	4603      	mov	r3, r0
 8001724:	b299      	uxth	r1, r3
 8001726:	4a0a      	ldr	r2, [pc, #40]	; (8001750 <generate_sine+0x154>)
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < LUT_SIZE; i++)
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	3301      	adds	r3, #1
 8001732:	61bb      	str	r3, [r7, #24]
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	2bff      	cmp	r3, #255	; 0xff
 8001738:	ddc0      	ble.n	80016bc <generate_sine+0xc0>
		break;
 800173a:	bf00      	nop
}
 800173c:	bf00      	nop
 800173e:	3720      	adds	r7, #32
 8001740:	46bd      	mov	sp, r7
 8001742:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001746:	bf00      	nop
 8001748:	3cc90fdb 	.word	0x3cc90fdb
 800174c:	20000430 	.word	0x20000430
 8001750:	20000630 	.word	0x20000630

08001754 <generate_triangular>:
 * 		  uint16_t dac_minv - DAC value of minimum voltage
 * 		  uint16_t dac_maxv - DAC value of max voltage
 * 		  int noise - # of noise bits
 */
void generate_triangular(int channel, uint16_t dac_minv, uint16_t dac_maxv, int noise)
{
 8001754:	b480      	push	{r7}
 8001756:	b08b      	sub	sp, #44	; 0x2c
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	460b      	mov	r3, r1
 8001760:	817b      	strh	r3, [r7, #10]
 8001762:	4613      	mov	r3, r2
 8001764:	813b      	strh	r3, [r7, #8]
	uint16_t slope = (dac_maxv - dac_minv)/(LUT_SIZE/2);
 8001766:	893a      	ldrh	r2, [r7, #8]
 8001768:	897b      	ldrh	r3, [r7, #10]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b00      	cmp	r3, #0
 800176e:	da00      	bge.n	8001772 <generate_triangular+0x1e>
 8001770:	337f      	adds	r3, #127	; 0x7f
 8001772:	11db      	asrs	r3, r3, #7
 8001774:	82fb      	strh	r3, [r7, #22]
	switch(channel)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d003      	beq.n	8001784 <generate_triangular+0x30>
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	2b02      	cmp	r3, #2
 8001780:	d02e      	beq.n	80017e0 <generate_triangular+0x8c>
			//set negative part of the triangular wave
			dac_LUT_2[i + (LUT_SIZE / 2)] = dac_maxv - (i * slope);
		}
		break;
	}
}
 8001782:	e05b      	b.n	800183c <generate_triangular+0xe8>
		for(int i = 0; i < (LUT_SIZE / 2); i++)
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	; 0x24
 8001788:	e00f      	b.n	80017aa <generate_triangular+0x56>
			dac_LUT_1[i] = dac_minv + (i * slope);
 800178a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178c:	b29b      	uxth	r3, r3
 800178e:	8afa      	ldrh	r2, [r7, #22]
 8001790:	fb12 f303 	smulbb	r3, r2, r3
 8001794:	b29a      	uxth	r2, r3
 8001796:	897b      	ldrh	r3, [r7, #10]
 8001798:	4413      	add	r3, r2
 800179a:	b299      	uxth	r1, r3
 800179c:	4a2a      	ldr	r2, [pc, #168]	; (8001848 <generate_triangular+0xf4>)
 800179e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < (LUT_SIZE / 2); i++)
 80017a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a6:	3301      	adds	r3, #1
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24
 80017aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ac:	2b7f      	cmp	r3, #127	; 0x7f
 80017ae:	ddec      	ble.n	800178a <generate_triangular+0x36>
		for(int i = 0; i < (LUT_SIZE / 2); i++)
 80017b0:	2300      	movs	r3, #0
 80017b2:	623b      	str	r3, [r7, #32]
 80017b4:	e010      	b.n	80017d8 <generate_triangular+0x84>
			dac_LUT_1[i + (LUT_SIZE / 2)] = dac_maxv - (i * slope);
 80017b6:	6a3b      	ldr	r3, [r7, #32]
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	8afa      	ldrh	r2, [r7, #22]
 80017bc:	fb12 f303 	smulbb	r3, r2, r3
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	6a3b      	ldr	r3, [r7, #32]
 80017c4:	3380      	adds	r3, #128	; 0x80
 80017c6:	8939      	ldrh	r1, [r7, #8]
 80017c8:	1a8a      	subs	r2, r1, r2
 80017ca:	b291      	uxth	r1, r2
 80017cc:	4a1e      	ldr	r2, [pc, #120]	; (8001848 <generate_triangular+0xf4>)
 80017ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < (LUT_SIZE / 2); i++)
 80017d2:	6a3b      	ldr	r3, [r7, #32]
 80017d4:	3301      	adds	r3, #1
 80017d6:	623b      	str	r3, [r7, #32]
 80017d8:	6a3b      	ldr	r3, [r7, #32]
 80017da:	2b7f      	cmp	r3, #127	; 0x7f
 80017dc:	ddeb      	ble.n	80017b6 <generate_triangular+0x62>
		break;
 80017de:	e02d      	b.n	800183c <generate_triangular+0xe8>
		for(int i = 0; i < (LUT_SIZE / 2); i++)
 80017e0:	2300      	movs	r3, #0
 80017e2:	61fb      	str	r3, [r7, #28]
 80017e4:	e00f      	b.n	8001806 <generate_triangular+0xb2>
			dac_LUT_2[i] = dac_minv + (i * slope);
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	8afa      	ldrh	r2, [r7, #22]
 80017ec:	fb12 f303 	smulbb	r3, r2, r3
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	897b      	ldrh	r3, [r7, #10]
 80017f4:	4413      	add	r3, r2
 80017f6:	b299      	uxth	r1, r3
 80017f8:	4a14      	ldr	r2, [pc, #80]	; (800184c <generate_triangular+0xf8>)
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < (LUT_SIZE / 2); i++)
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	3301      	adds	r3, #1
 8001804:	61fb      	str	r3, [r7, #28]
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	2b7f      	cmp	r3, #127	; 0x7f
 800180a:	ddec      	ble.n	80017e6 <generate_triangular+0x92>
		for(int i = 0; i < (LUT_SIZE / 2); i++)
 800180c:	2300      	movs	r3, #0
 800180e:	61bb      	str	r3, [r7, #24]
 8001810:	e010      	b.n	8001834 <generate_triangular+0xe0>
			dac_LUT_2[i + (LUT_SIZE / 2)] = dac_maxv - (i * slope);
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	b29b      	uxth	r3, r3
 8001816:	8afa      	ldrh	r2, [r7, #22]
 8001818:	fb12 f303 	smulbb	r3, r2, r3
 800181c:	b29a      	uxth	r2, r3
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	3380      	adds	r3, #128	; 0x80
 8001822:	8939      	ldrh	r1, [r7, #8]
 8001824:	1a8a      	subs	r2, r1, r2
 8001826:	b291      	uxth	r1, r2
 8001828:	4a08      	ldr	r2, [pc, #32]	; (800184c <generate_triangular+0xf8>)
 800182a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < (LUT_SIZE / 2); i++)
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	3301      	adds	r3, #1
 8001832:	61bb      	str	r3, [r7, #24]
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	2b7f      	cmp	r3, #127	; 0x7f
 8001838:	ddeb      	ble.n	8001812 <generate_triangular+0xbe>
		break;
 800183a:	bf00      	nop
}
 800183c:	bf00      	nop
 800183e:	372c      	adds	r7, #44	; 0x2c
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	20000430 	.word	0x20000430
 800184c:	20000630 	.word	0x20000630

08001850 <generate_arbitrary>:
 *
 * Param: int channel - # of DAC channel
 * 		  int noise - # of noise bits
 */
void generate_arbitrary(int channel, int noise)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]

	switch(channel)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d003      	beq.n	8001868 <generate_arbitrary+0x18>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b02      	cmp	r3, #2
 8001864:	d012      	beq.n	800188c <generate_arbitrary+0x3c>
			//set equal to EKG part of triangular and add noise
			dac_LUT_2[i] = ekg[i];
		}
		break;
	}
}
 8001866:	e023      	b.n	80018b0 <generate_arbitrary+0x60>
		for(int i = 0; i < LUT_SIZE; i++)
 8001868:	2300      	movs	r3, #0
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	e00a      	b.n	8001884 <generate_arbitrary+0x34>
			dac_LUT_1[i] = ekg[i];
 800186e:	4a13      	ldr	r2, [pc, #76]	; (80018bc <generate_arbitrary+0x6c>)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001876:	4a12      	ldr	r2, [pc, #72]	; (80018c0 <generate_arbitrary+0x70>)
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < LUT_SIZE; i++)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	3301      	adds	r3, #1
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2bff      	cmp	r3, #255	; 0xff
 8001888:	ddf1      	ble.n	800186e <generate_arbitrary+0x1e>
		break;
 800188a:	e011      	b.n	80018b0 <generate_arbitrary+0x60>
		for(int i = 0; i < LUT_SIZE; i++)
 800188c:	2300      	movs	r3, #0
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	e00a      	b.n	80018a8 <generate_arbitrary+0x58>
			dac_LUT_2[i] = ekg[i];
 8001892:	4a0a      	ldr	r2, [pc, #40]	; (80018bc <generate_arbitrary+0x6c>)
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800189a:	4a0a      	ldr	r2, [pc, #40]	; (80018c4 <generate_arbitrary+0x74>)
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < LUT_SIZE; i++)
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	3301      	adds	r3, #1
 80018a6:	60bb      	str	r3, [r7, #8]
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2bff      	cmp	r3, #255	; 0xff
 80018ac:	ddf1      	ble.n	8001892 <generate_arbitrary+0x42>
		break;
 80018ae:	bf00      	nop
}
 80018b0:	bf00      	nop
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	2000002c 	.word	0x2000002c
 80018c0:	20000430 	.word	0x20000430
 80018c4:	20000630 	.word	0x20000630

080018c8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4a07      	ldr	r2, [pc, #28]	; (80018f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80018d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	4a06      	ldr	r2, [pc, #24]	; (80018f8 <vApplicationGetIdleTaskMemory+0x30>)
 80018de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018e6:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	2000a470 	.word	0x2000a470
 80018f8:	2000a524 	.word	0x2000a524

080018fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018fc:	b5b0      	push	{r4, r5, r7, lr}
 80018fe:	b088      	sub	sp, #32
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001902:	f001 fb15 	bl	8002f30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001906:	f000 f833 	bl	8001970 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800190a:	f000 f882 	bl	8001a12 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800190e:	f000 fb7f 	bl	8002010 <MX_GPIO_Init>
  MX_DMA_Init();
 8001912:	f000 fb4f 	bl	8001fb4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001916:	f000 faed 	bl	8001ef4 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 800191a:	f000 f921 	bl	8001b60 <MX_DAC1_Init>
  MX_RNG_Init();
 800191e:	f000 f971 	bl	8001c04 <MX_RNG_Init>
  MX_TIM2_Init();
 8001922:	f000 f9d7 	bl	8001cd4 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001926:	f000 f981 	bl	8001c2c <MX_TIM1_Init>
  MX_TIM5_Init();
 800192a:	f000 fa95 	bl	8001e58 <MX_TIM5_Init>
  MX_ADC1_Init();
 800192e:	f000 f89f 	bl	8001a70 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001932:	f000 fa43 	bl	8001dbc <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8001936:	f000 fb0d 	bl	8001f54 <MX_USART3_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 800193a:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <main+0x6c>)
 800193c:	1d3c      	adds	r4, r7, #4
 800193e:	461d      	mov	r5, r3
 8001940:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001942:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001944:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001948:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800194c:	1d3b      	adds	r3, r7, #4
 800194e:	2100      	movs	r1, #0
 8001950:	4618      	mov	r0, r3
 8001952:	f007 ffd3 	bl	80098fc <osThreadCreate>
 8001956:	4603      	mov	r3, r0
 8001958:	4a04      	ldr	r2, [pc, #16]	; (800196c <main+0x70>)
 800195a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  app_init();
 800195c:	f7ff fb8c 	bl	8001078 <app_init>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001960:	f007 ffc5 	bl	80098ee <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001964:	e7fe      	b.n	8001964 <main+0x68>
 8001966:	bf00      	nop
 8001968:	0801188c 	.word	0x0801188c
 800196c:	2000b8bc 	.word	0x2000b8bc

08001970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b096      	sub	sp, #88	; 0x58
 8001974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001976:	f107 0314 	add.w	r3, r7, #20
 800197a:	2244      	movs	r2, #68	; 0x44
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f009 fef1 	bl	800b766 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001984:	463b      	mov	r3, r7
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
 8001990:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001992:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001996:	f003 ff1d 	bl	80057d4 <HAL_PWREx_ControlVoltageScaling>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80019a0:	f000 fba2 	bl	80020e8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019a4:	2302      	movs	r3, #2
 80019a6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019ac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019ae:	2310      	movs	r3, #16
 80019b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019b2:	2302      	movs	r3, #2
 80019b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019b6:	2302      	movs	r3, #2
 80019b8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80019ba:	2301      	movs	r3, #1
 80019bc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80019be:	230a      	movs	r3, #10
 80019c0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80019c2:	2307      	movs	r3, #7
 80019c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80019c6:	2302      	movs	r3, #2
 80019c8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80019ca:	2302      	movs	r3, #2
 80019cc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4618      	mov	r0, r3
 80019d4:	f003 ff54 	bl	8005880 <HAL_RCC_OscConfig>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80019de:	f000 fb83 	bl	80020e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019e2:	230f      	movs	r3, #15
 80019e4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019e6:	2303      	movs	r3, #3
 80019e8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019ea:	2300      	movs	r3, #0
 80019ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019f2:	2300      	movs	r3, #0
 80019f4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019f6:	463b      	mov	r3, r7
 80019f8:	2104      	movs	r1, #4
 80019fa:	4618      	mov	r0, r3
 80019fc:	f004 fb1c 	bl	8006038 <HAL_RCC_ClockConfig>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a06:	f000 fb6f 	bl	80020e8 <Error_Handler>
  }
}
 8001a0a:	bf00      	nop
 8001a0c:	3758      	adds	r7, #88	; 0x58
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b0a2      	sub	sp, #136	; 0x88
 8001a16:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a18:	463b      	mov	r3, r7
 8001a1a:	2288      	movs	r2, #136	; 0x88
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f009 fea1 	bl	800b766 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC;
 8001a24:	f44f 2388 	mov.w	r3, #278528	; 0x44000
 8001a28:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001a2a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001a2e:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 8001a30:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001a34:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001a36:	2302      	movs	r3, #2
 8001a38:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001a3e:	2308      	movs	r3, #8
 8001a40:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a42:	2307      	movs	r3, #7
 8001a44:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8001a46:	2304      	movs	r3, #4
 8001a48:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001a4e:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8001a52:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a54:	463b      	mov	r3, r7
 8001a56:	4618      	mov	r0, r3
 8001a58:	f004 fd44 	bl	80064e4 <HAL_RCCEx_PeriphCLKConfig>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <PeriphCommonClock_Config+0x54>
  {
    Error_Handler();
 8001a62:	f000 fb41 	bl	80020e8 <Error_Handler>
  }
}
 8001a66:	bf00      	nop
 8001a68:	3788      	adds	r7, #136	; 0x88
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
	...

08001a70 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08a      	sub	sp, #40	; 0x28
 8001a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001a76:	f107 031c 	add.w	r3, r7, #28
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001a82:	1d3b      	adds	r3, r7, #4
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
 8001a90:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a92:	4b30      	ldr	r3, [pc, #192]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001a94:	4a30      	ldr	r2, [pc, #192]	; (8001b58 <MX_ADC1_Init+0xe8>)
 8001a96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001a98:	4b2e      	ldr	r3, [pc, #184]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a9e:	4b2d      	ldr	r3, [pc, #180]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001aa4:	4b2b      	ldr	r3, [pc, #172]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001aaa:	4b2a      	ldr	r3, [pc, #168]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ab0:	4b28      	ldr	r3, [pc, #160]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001ab2:	2204      	movs	r2, #4
 8001ab4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001ab6:	4b27      	ldr	r3, [pc, #156]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001abc:	4b25      	ldr	r3, [pc, #148]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001ac2:	4b24      	ldr	r3, [pc, #144]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ac8:	4b22      	ldr	r3, [pc, #136]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 8001ad0:	4b20      	ldr	r3, [pc, #128]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001ad2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001ad6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001ad8:	4b1e      	ldr	r3, [pc, #120]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001ada:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ade:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001ae0:	4b1c      	ldr	r3, [pc, #112]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ae8:	4b1a      	ldr	r3, [pc, #104]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001aee:	4b19      	ldr	r3, [pc, #100]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001af6:	4817      	ldr	r0, [pc, #92]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001af8:	f001 fca2 	bl	8003440 <HAL_ADC_Init>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001b02:	f000 faf1 	bl	80020e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001b06:	2300      	movs	r3, #0
 8001b08:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001b0a:	f107 031c 	add.w	r3, r7, #28
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4810      	ldr	r0, [pc, #64]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001b12:	f002 fd73 	bl	80045fc <HAL_ADCEx_MultiModeConfigChannel>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001b1c:	f000 fae4 	bl	80020e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001b20:	4b0e      	ldr	r3, [pc, #56]	; (8001b5c <MX_ADC1_Init+0xec>)
 8001b22:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b24:	2306      	movs	r3, #6
 8001b26:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b2c:	237f      	movs	r3, #127	; 0x7f
 8001b2e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b30:	2304      	movs	r3, #4
 8001b32:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001b34:	2300      	movs	r3, #0
 8001b36:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4805      	ldr	r0, [pc, #20]	; (8001b54 <MX_ADC1_Init+0xe4>)
 8001b3e:	f001 ff11 	bl	8003964 <HAL_ADC_ConfigChannel>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8001b48:	f000 face 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b4c:	bf00      	nop
 8001b4e:	3728      	adds	r7, #40	; 0x28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	2000b524 	.word	0x2000b524
 8001b58:	50040000 	.word	0x50040000
 8001b5c:	14f00020 	.word	0x14f00020

08001b60 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08a      	sub	sp, #40	; 0x28
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001b66:	1d3b      	adds	r3, r7, #4
 8001b68:	2224      	movs	r2, #36	; 0x24
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f009 fdfa 	bl	800b766 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001b72:	4b22      	ldr	r3, [pc, #136]	; (8001bfc <MX_DAC1_Init+0x9c>)
 8001b74:	4a22      	ldr	r2, [pc, #136]	; (8001c00 <MX_DAC1_Init+0xa0>)
 8001b76:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001b78:	4820      	ldr	r0, [pc, #128]	; (8001bfc <MX_DAC1_Init+0x9c>)
 8001b7a:	f002 fed1 	bl	8004920 <HAL_DAC_Init>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001b84:	f000 fab0 	bl	80020e8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001b8c:	2324      	movs	r3, #36	; 0x24
 8001b8e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001b90:	2300      	movs	r3, #0
 8001b92:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001b94:	2300      	movs	r3, #0
 8001b96:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4816      	ldr	r0, [pc, #88]	; (8001bfc <MX_DAC1_Init+0x9c>)
 8001ba4:	f003 f80d 	bl	8004bc2 <HAL_DAC_ConfigChannel>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001bae:	f000 fa9b 	bl	80020e8 <Error_Handler>
  }

  /** Configure Noise wave generation on DAC OUT1
  */
  if (HAL_DACEx_NoiseWaveGenerate(&hdac1, DAC_CHANNEL_1, DAC_LFSRUNMASK_BIT0) != HAL_OK)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	4811      	ldr	r0, [pc, #68]	; (8001bfc <MX_DAC1_Init+0x9c>)
 8001bb8:	f003 f953 	bl	8004e62 <HAL_DACEx_NoiseWaveGenerate>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_DAC1_Init+0x66>
  {
    Error_Handler();
 8001bc2:	f000 fa91 	bl	80020e8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T5_TRGO;
 8001bc6:	231c      	movs	r3, #28
 8001bc8:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	2210      	movs	r2, #16
 8001bce:	4619      	mov	r1, r3
 8001bd0:	480a      	ldr	r0, [pc, #40]	; (8001bfc <MX_DAC1_Init+0x9c>)
 8001bd2:	f002 fff6 	bl	8004bc2 <HAL_DAC_ConfigChannel>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_DAC1_Init+0x80>
  {
    Error_Handler();
 8001bdc:	f000 fa84 	bl	80020e8 <Error_Handler>
  }

  /** Configure Noise wave generation on DAC OUT2
  */
  if (HAL_DACEx_NoiseWaveGenerate(&hdac1, DAC_CHANNEL_2, DAC_LFSRUNMASK_BIT0) != HAL_OK)
 8001be0:	2200      	movs	r2, #0
 8001be2:	2110      	movs	r1, #16
 8001be4:	4805      	ldr	r0, [pc, #20]	; (8001bfc <MX_DAC1_Init+0x9c>)
 8001be6:	f003 f93c 	bl	8004e62 <HAL_DACEx_NoiseWaveGenerate>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_DAC1_Init+0x94>
  {
    Error_Handler();
 8001bf0:	f000 fa7a 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001bf4:	bf00      	nop
 8001bf6:	3728      	adds	r7, #40	; 0x28
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	2000b5d0 	.word	0x2000b5d0
 8001c00:	40007400 	.word	0x40007400

08001c04 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001c08:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <MX_RNG_Init+0x20>)
 8001c0a:	4a07      	ldr	r2, [pc, #28]	; (8001c28 <MX_RNG_Init+0x24>)
 8001c0c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001c0e:	4805      	ldr	r0, [pc, #20]	; (8001c24 <MX_RNG_Init+0x20>)
 8001c10:	f005 f924 	bl	8006e5c <HAL_RNG_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001c1a:	f000 fa65 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	2000b674 	.word	0x2000b674
 8001c28:	50060800 	.word	0x50060800

08001c2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b088      	sub	sp, #32
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c32:	f107 0310 	add.w	r3, r7, #16
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c40:	1d3b      	adds	r3, r7, #4
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c4a:	4b20      	ldr	r3, [pc, #128]	; (8001ccc <MX_TIM1_Init+0xa0>)
 8001c4c:	4a20      	ldr	r2, [pc, #128]	; (8001cd0 <MX_TIM1_Init+0xa4>)
 8001c4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c50:	4b1e      	ldr	r3, [pc, #120]	; (8001ccc <MX_TIM1_Init+0xa0>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c56:	4b1d      	ldr	r3, [pc, #116]	; (8001ccc <MX_TIM1_Init+0xa0>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	; (8001ccc <MX_TIM1_Init+0xa0>)
 8001c5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c62:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c64:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <MX_TIM1_Init+0xa0>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c6a:	4b18      	ldr	r3, [pc, #96]	; (8001ccc <MX_TIM1_Init+0xa0>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c70:	4b16      	ldr	r3, [pc, #88]	; (8001ccc <MX_TIM1_Init+0xa0>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c76:	4815      	ldr	r0, [pc, #84]	; (8001ccc <MX_TIM1_Init+0xa0>)
 8001c78:	f005 f947 	bl	8006f0a <HAL_TIM_Base_Init>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001c82:	f000 fa31 	bl	80020e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c8c:	f107 0310 	add.w	r3, r7, #16
 8001c90:	4619      	mov	r1, r3
 8001c92:	480e      	ldr	r0, [pc, #56]	; (8001ccc <MX_TIM1_Init+0xa0>)
 8001c94:	f005 fc62 	bl	800755c <HAL_TIM_ConfigClockSource>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001c9e:	f000 fa23 	bl	80020e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cae:	1d3b      	adds	r3, r7, #4
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4806      	ldr	r0, [pc, #24]	; (8001ccc <MX_TIM1_Init+0xa0>)
 8001cb4:	f006 f94e 	bl	8007f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001cbe:	f000 fa13 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001cc2:	bf00      	nop
 8001cc4:	3720      	adds	r7, #32
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	2000b684 	.word	0x2000b684
 8001cd0:	40012c00 	.word	0x40012c00

08001cd4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08e      	sub	sp, #56	; 0x38
 8001cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]
 8001ce4:	609a      	str	r2, [r3, #8]
 8001ce6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ce8:	f107 031c 	add.w	r3, r7, #28
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cf4:	463b      	mov	r3, r7
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
 8001cfe:	60da      	str	r2, [r3, #12]
 8001d00:	611a      	str	r2, [r3, #16]
 8001d02:	615a      	str	r2, [r3, #20]
 8001d04:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d06:	4b2c      	ldr	r3, [pc, #176]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001d08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d0c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001d0e:	4b2a      	ldr	r3, [pc, #168]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001d10:	224f      	movs	r2, #79	; 0x4f
 8001d12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d14:	4b28      	ldr	r3, [pc, #160]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001d1a:	4b27      	ldr	r3, [pc, #156]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001d1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d20:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d22:	4b25      	ldr	r3, [pc, #148]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d28:	4b23      	ldr	r3, [pc, #140]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d2e:	4822      	ldr	r0, [pc, #136]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001d30:	f005 f8eb 	bl	8006f0a <HAL_TIM_Base_Init>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001d3a:	f000 f9d5 	bl	80020e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d42:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d48:	4619      	mov	r1, r3
 8001d4a:	481b      	ldr	r0, [pc, #108]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001d4c:	f005 fc06 	bl	800755c <HAL_TIM_ConfigClockSource>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001d56:	f000 f9c7 	bl	80020e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001d5a:	4817      	ldr	r0, [pc, #92]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001d5c:	f005 fa04 	bl	8007168 <HAL_TIM_OC_Init>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001d66:	f000 f9bf 	bl	80020e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d6a:	2320      	movs	r3, #32
 8001d6c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d72:	f107 031c 	add.w	r3, r7, #28
 8001d76:	4619      	mov	r1, r3
 8001d78:	480f      	ldr	r0, [pc, #60]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001d7a:	f006 f8eb 	bl	8007f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001d84:	f000 f9b0 	bl	80020e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_RETRIGERRABLE_OPM1;
 8001d88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d8c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d92:	2300      	movs	r3, #0
 8001d94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d96:	2300      	movs	r3, #0
 8001d98:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d9a:	463b      	mov	r3, r7
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4805      	ldr	r0, [pc, #20]	; (8001db8 <MX_TIM2_Init+0xe4>)
 8001da2:	f005 fb61 	bl	8007468 <HAL_TIM_OC_ConfigChannel>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001dac:	f000 f99c 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001db0:	bf00      	nop
 8001db2:	3738      	adds	r7, #56	; 0x38
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	2000b6d0 	.word	0x2000b6d0

08001dbc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b088      	sub	sp, #32
 8001dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dc2:	f107 0310 	add.w	r3, r7, #16
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	605a      	str	r2, [r3, #4]
 8001dcc:	609a      	str	r2, [r3, #8]
 8001dce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd0:	1d3b      	adds	r3, r7, #4
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001dda:	4b1d      	ldr	r3, [pc, #116]	; (8001e50 <MX_TIM4_Init+0x94>)
 8001ddc:	4a1d      	ldr	r2, [pc, #116]	; (8001e54 <MX_TIM4_Init+0x98>)
 8001dde:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001de0:	4b1b      	ldr	r3, [pc, #108]	; (8001e50 <MX_TIM4_Init+0x94>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de6:	4b1a      	ldr	r3, [pc, #104]	; (8001e50 <MX_TIM4_Init+0x94>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7999;
 8001dec:	4b18      	ldr	r3, [pc, #96]	; (8001e50 <MX_TIM4_Init+0x94>)
 8001dee:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001df2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df4:	4b16      	ldr	r3, [pc, #88]	; (8001e50 <MX_TIM4_Init+0x94>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <MX_TIM4_Init+0x94>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e00:	4813      	ldr	r0, [pc, #76]	; (8001e50 <MX_TIM4_Init+0x94>)
 8001e02:	f005 f882 	bl	8006f0a <HAL_TIM_Base_Init>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001e0c:	f000 f96c 	bl	80020e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e14:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e16:	f107 0310 	add.w	r3, r7, #16
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	480c      	ldr	r0, [pc, #48]	; (8001e50 <MX_TIM4_Init+0x94>)
 8001e1e:	f005 fb9d 	bl	800755c <HAL_TIM_ConfigClockSource>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001e28:	f000 f95e 	bl	80020e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e2c:	2320      	movs	r3, #32
 8001e2e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e34:	1d3b      	adds	r3, r7, #4
 8001e36:	4619      	mov	r1, r3
 8001e38:	4805      	ldr	r0, [pc, #20]	; (8001e50 <MX_TIM4_Init+0x94>)
 8001e3a:	f006 f88b 	bl	8007f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001e44:	f000 f950 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e48:	bf00      	nop
 8001e4a:	3720      	adds	r7, #32
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	2000b71c 	.word	0x2000b71c
 8001e54:	40000800 	.word	0x40000800

08001e58 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b088      	sub	sp, #32
 8001e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e5e:	f107 0310 	add.w	r3, r7, #16
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	605a      	str	r2, [r3, #4]
 8001e68:	609a      	str	r2, [r3, #8]
 8001e6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e6c:	1d3b      	adds	r3, r7, #4
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
 8001e74:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e76:	4b1d      	ldr	r3, [pc, #116]	; (8001eec <MX_TIM5_Init+0x94>)
 8001e78:	4a1d      	ldr	r2, [pc, #116]	; (8001ef0 <MX_TIM5_Init+0x98>)
 8001e7a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 8001e7c:	4b1b      	ldr	r3, [pc, #108]	; (8001eec <MX_TIM5_Init+0x94>)
 8001e7e:	224f      	movs	r2, #79	; 0x4f
 8001e80:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e82:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <MX_TIM5_Init+0x94>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001e88:	4b18      	ldr	r3, [pc, #96]	; (8001eec <MX_TIM5_Init+0x94>)
 8001e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8001e8e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e90:	4b16      	ldr	r3, [pc, #88]	; (8001eec <MX_TIM5_Init+0x94>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e96:	4b15      	ldr	r3, [pc, #84]	; (8001eec <MX_TIM5_Init+0x94>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001e9c:	4813      	ldr	r0, [pc, #76]	; (8001eec <MX_TIM5_Init+0x94>)
 8001e9e:	f005 f834 	bl	8006f0a <HAL_TIM_Base_Init>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001ea8:	f000 f91e 	bl	80020e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eb0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001eb2:	f107 0310 	add.w	r3, r7, #16
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	480c      	ldr	r0, [pc, #48]	; (8001eec <MX_TIM5_Init+0x94>)
 8001eba:	f005 fb4f 	bl	800755c <HAL_TIM_ConfigClockSource>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001ec4:	f000 f910 	bl	80020e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ec8:	2320      	movs	r3, #32
 8001eca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ed0:	1d3b      	adds	r3, r7, #4
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4805      	ldr	r0, [pc, #20]	; (8001eec <MX_TIM5_Init+0x94>)
 8001ed6:	f006 f83d 	bl	8007f54 <HAL_TIMEx_MasterConfigSynchronization>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001ee0:	f000 f902 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001ee4:	bf00      	nop
 8001ee6:	3720      	adds	r7, #32
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	2000b768 	.word	0x2000b768
 8001ef0:	40000c00 	.word	0x40000c00

08001ef4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ef8:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001efa:	4a15      	ldr	r2, [pc, #84]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001efc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001efe:	4b13      	ldr	r3, [pc, #76]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f06:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f0c:	4b0f      	ldr	r3, [pc, #60]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f12:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f18:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f1a:	220c      	movs	r2, #12
 8001f1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f24:	4b09      	ldr	r3, [pc, #36]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f2a:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f30:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f36:	4805      	ldr	r0, [pc, #20]	; (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f38:	f006 f8b2 	bl	80080a0 <HAL_UART_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001f42:	f000 f8d1 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	2000b7b4 	.word	0x2000b7b4
 8001f50:	40004400 	.word	0x40004400

08001f54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f58:	4b14      	ldr	r3, [pc, #80]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f5a:	4a15      	ldr	r2, [pc, #84]	; (8001fb0 <MX_USART3_UART_Init+0x5c>)
 8001f5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1200;
 8001f5e:	4b13      	ldr	r3, [pc, #76]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f60:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001f64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f66:	4b11      	ldr	r3, [pc, #68]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f6c:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f72:	4b0e      	ldr	r3, [pc, #56]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f78:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f7a:	220c      	movs	r2, #12
 8001f7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f84:	4b09      	ldr	r3, [pc, #36]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f8a:	4b08      	ldr	r3, [pc, #32]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f96:	4805      	ldr	r0, [pc, #20]	; (8001fac <MX_USART3_UART_Init+0x58>)
 8001f98:	f006 f882 	bl	80080a0 <HAL_UART_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001fa2:	f000 f8a1 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	2000b838 	.word	0x2000b838
 8001fb0:	40004800 	.word	0x40004800

08001fb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fba:	4b14      	ldr	r3, [pc, #80]	; (800200c <MX_DMA_Init+0x58>)
 8001fbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fbe:	4a13      	ldr	r2, [pc, #76]	; (800200c <MX_DMA_Init+0x58>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	6493      	str	r3, [r2, #72]	; 0x48
 8001fc6:	4b11      	ldr	r3, [pc, #68]	; (800200c <MX_DMA_Init+0x58>)
 8001fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	607b      	str	r3, [r7, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2105      	movs	r1, #5
 8001fd6:	200b      	movs	r0, #11
 8001fd8:	f002 fc78 	bl	80048cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001fdc:	200b      	movs	r0, #11
 8001fde:	f002 fc91 	bl	8004904 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	2105      	movs	r1, #5
 8001fe6:	200d      	movs	r0, #13
 8001fe8:	f002 fc70 	bl	80048cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001fec:	200d      	movs	r0, #13
 8001fee:	f002 fc89 	bl	8004904 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2105      	movs	r1, #5
 8001ff6:	200e      	movs	r0, #14
 8001ff8:	f002 fc68 	bl	80048cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001ffc:	200e      	movs	r0, #14
 8001ffe:	f002 fc81 	bl	8004904 <HAL_NVIC_EnableIRQ>

}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40021000 	.word	0x40021000

08002010 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08a      	sub	sp, #40	; 0x28
 8002014:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	609a      	str	r2, [r3, #8]
 8002022:	60da      	str	r2, [r3, #12]
 8002024:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002026:	4b21      	ldr	r3, [pc, #132]	; (80020ac <MX_GPIO_Init+0x9c>)
 8002028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202a:	4a20      	ldr	r2, [pc, #128]	; (80020ac <MX_GPIO_Init+0x9c>)
 800202c:	f043 0304 	orr.w	r3, r3, #4
 8002030:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002032:	4b1e      	ldr	r3, [pc, #120]	; (80020ac <MX_GPIO_Init+0x9c>)
 8002034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002036:	f003 0304 	and.w	r3, r3, #4
 800203a:	613b      	str	r3, [r7, #16]
 800203c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800203e:	4b1b      	ldr	r3, [pc, #108]	; (80020ac <MX_GPIO_Init+0x9c>)
 8002040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002042:	4a1a      	ldr	r2, [pc, #104]	; (80020ac <MX_GPIO_Init+0x9c>)
 8002044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002048:	64d3      	str	r3, [r2, #76]	; 0x4c
 800204a:	4b18      	ldr	r3, [pc, #96]	; (80020ac <MX_GPIO_Init+0x9c>)
 800204c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002056:	4b15      	ldr	r3, [pc, #84]	; (80020ac <MX_GPIO_Init+0x9c>)
 8002058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800205a:	4a14      	ldr	r2, [pc, #80]	; (80020ac <MX_GPIO_Init+0x9c>)
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002062:	4b12      	ldr	r3, [pc, #72]	; (80020ac <MX_GPIO_Init+0x9c>)
 8002064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	60bb      	str	r3, [r7, #8]
 800206c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800206e:	4b0f      	ldr	r3, [pc, #60]	; (80020ac <MX_GPIO_Init+0x9c>)
 8002070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002072:	4a0e      	ldr	r2, [pc, #56]	; (80020ac <MX_GPIO_Init+0x9c>)
 8002074:	f043 0302 	orr.w	r3, r3, #2
 8002078:	64d3      	str	r3, [r2, #76]	; 0x4c
 800207a:	4b0c      	ldr	r3, [pc, #48]	; (80020ac <MX_GPIO_Init+0x9c>)
 800207c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	607b      	str	r3, [r7, #4]
 8002084:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002086:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800208a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800208c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002090:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	4804      	ldr	r0, [pc, #16]	; (80020b0 <MX_GPIO_Init+0xa0>)
 800209e:	f003 f9e1 	bl	8005464 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020a2:	bf00      	nop
 80020a4:	3728      	adds	r7, #40	; 0x28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40021000 	.word	0x40021000
 80020b0:	48000800 	.word	0x48000800

080020b4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80020bc:	2001      	movs	r0, #1
 80020be:	f007 fc69 	bl	8009994 <osDelay>
 80020c2:	e7fb      	b.n	80020bc <StartDefaultTask+0x8>

080020c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a04      	ldr	r2, [pc, #16]	; (80020e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d101      	bne.n	80020da <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80020d6:	f000 ff4b 	bl	8002f70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40000400 	.word	0x40000400

080020e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020ec:	b672      	cpsid	i
}
 80020ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020f0:	e7fe      	b.n	80020f0 <Error_Handler+0x8>
	...

080020f4 <receive_task_init>:
static void receive_task(void *params);
static int print_command(COMMAND_c * c_print);

//create receive task
int receive_task_init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af02      	add	r7, sp, #8
	COMMAND_c * c = &cmd;
 80020fa:	4b10      	ldr	r3, [pc, #64]	; (800213c <receive_task_init+0x48>)
 80020fc:	607b      	str	r3, [r7, #4]
	memset(c, 0, sizeof(COMMAND_c));
 80020fe:	221c      	movs	r2, #28
 8002100:	2100      	movs	r1, #0
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f009 fb2f 	bl	800b766 <memset>
	BaseType_t err = xTaskCreate(receive_task, "Receive_Task", 1024, &cmd, 1, NULL);
 8002108:	2300      	movs	r3, #0
 800210a:	9301      	str	r3, [sp, #4]
 800210c:	2301      	movs	r3, #1
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	4b0a      	ldr	r3, [pc, #40]	; (800213c <receive_task_init+0x48>)
 8002112:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002116:	490a      	ldr	r1, [pc, #40]	; (8002140 <receive_task_init+0x4c>)
 8002118:	480a      	ldr	r0, [pc, #40]	; (8002144 <receive_task_init+0x50>)
 800211a:	f007 ffae 	bl	800a07a <xTaskCreate>
 800211e:	6038      	str	r0, [r7, #0]
	assert(err == pdPASS);
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d005      	beq.n	8002132 <receive_task_init+0x3e>
 8002126:	4b08      	ldr	r3, [pc, #32]	; (8002148 <receive_task_init+0x54>)
 8002128:	4a08      	ldr	r2, [pc, #32]	; (800214c <receive_task_init+0x58>)
 800212a:	211b      	movs	r1, #27
 800212c:	4808      	ldr	r0, [pc, #32]	; (8002150 <receive_task_init+0x5c>)
 800212e:	f009 f9b5 	bl	800b49c <__assert_func>
	return 0;
 8002132:	2300      	movs	r3, #0
}
 8002134:	4618      	mov	r0, r3
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	2000b98c 	.word	0x2000b98c
 8002140:	080118a8 	.word	0x080118a8
 8002144:	08002155 	.word	0x08002155
 8002148:	080118b8 	.word	0x080118b8
 800214c:	08011b18 	.word	0x08011b18
 8002150:	080118c8 	.word	0x080118c8

08002154 <receive_task>:

static void receive_task(void *params){
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
	memset(txBuffer2, '\0', sizeof(txBuffer2));
 800215c:	2264      	movs	r2, #100	; 0x64
 800215e:	2100      	movs	r1, #0
 8002160:	480e      	ldr	r0, [pc, #56]	; (800219c <receive_task+0x48>)
 8002162:	f009 fb00 	bl	800b766 <memset>
	while(1)
	{
		//check for a completed line
		if(USART_getline(USART2))
 8002166:	480e      	ldr	r0, [pc, #56]	; (80021a0 <receive_task+0x4c>)
 8002168:	f000 fd9c 	bl	8002ca4 <USART_getline>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d010      	beq.n	8002194 <receive_task+0x40>
		{

			msgSize = sprintf((char *)txBuffer2, "%s %s\n", ring.ringID, rxBuffer2);
 8002172:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <receive_task+0x50>)
 8002174:	4a0c      	ldr	r2, [pc, #48]	; (80021a8 <receive_task+0x54>)
 8002176:	490d      	ldr	r1, [pc, #52]	; (80021ac <receive_task+0x58>)
 8002178:	4808      	ldr	r0, [pc, #32]	; (800219c <receive_task+0x48>)
 800217a:	f00a fbe5 	bl	800c948 <siprintf>
 800217e:	4603      	mov	r3, r0
 8002180:	4a0b      	ldr	r2, [pc, #44]	; (80021b0 <receive_task+0x5c>)
 8002182:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit_IT(&huart3, txBuffer2, msgSize);
 8002184:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <receive_task+0x5c>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	b29b      	uxth	r3, r3
 800218a:	461a      	mov	r2, r3
 800218c:	4903      	ldr	r1, [pc, #12]	; (800219c <receive_task+0x48>)
 800218e:	4809      	ldr	r0, [pc, #36]	; (80021b4 <receive_task+0x60>)
 8002190:	f005 ffd4 	bl	800813c <HAL_UART_Transmit_IT>
		}
		vTaskDelay(1);
 8002194:	2001      	movs	r0, #1
 8002196:	f008 f8bd 	bl	800a314 <vTaskDelay>
		if(USART_getline(USART2))
 800219a:	e7e4      	b.n	8002166 <receive_task+0x12>
 800219c:	2000bafc 	.word	0x2000bafc
 80021a0:	40004400 	.word	0x40004400
 80021a4:	2000ba98 	.word	0x2000ba98
 80021a8:	2000b9a8 	.word	0x2000b9a8
 80021ac:	080118e4 	.word	0x080118e4
 80021b0:	2000b988 	.word	0x2000b988
 80021b4:	2000b838 	.word	0x2000b838

080021b8 <ring_task_init>:
const char *pc_r = "Ring\n";

static void ring_task(void* params);

int ring_task_init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af02      	add	r7, sp, #8
	int msgSize;
	//clear memory at ring
	RING_r  * r = &ring;
 80021be:	4b21      	ldr	r3, [pc, #132]	; (8002244 <ring_task_init+0x8c>)
 80021c0:	60fb      	str	r3, [r7, #12]
	memset(r, 0, sizeof(RING_r));
 80021c2:	228c      	movs	r2, #140	; 0x8c
 80021c4:	2100      	movs	r1, #0
 80021c6:	68f8      	ldr	r0, [r7, #12]
 80021c8:	f009 facd 	bl	800b766 <memset>

	//prompt for source ID
	msgSize = sprintf((char *)txBuffer2, "Enter source name (letters only):\r\n");
 80021cc:	491e      	ldr	r1, [pc, #120]	; (8002248 <ring_task_init+0x90>)
 80021ce:	481f      	ldr	r0, [pc, #124]	; (800224c <ring_task_init+0x94>)
 80021d0:	f00a fbba 	bl	800c948 <siprintf>
 80021d4:	60b8      	str	r0, [r7, #8]
	USART_Write(USART2, txBuffer2, msgSize);
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	461a      	mov	r2, r3
 80021da:	491c      	ldr	r1, [pc, #112]	; (800224c <ring_task_init+0x94>)
 80021dc:	481c      	ldr	r0, [pc, #112]	; (8002250 <ring_task_init+0x98>)
 80021de:	f000 fdc3 	bl	8002d68 <USART_Write>

	//wait until a user name is entered
	while(!USART_getline(USART2));
 80021e2:	bf00      	nop
 80021e4:	481a      	ldr	r0, [pc, #104]	; (8002250 <ring_task_init+0x98>)
 80021e6:	f000 fd5d 	bl	8002ca4 <USART_getline>
 80021ea:	4603      	mov	r3, r0
 80021ec:	f083 0301 	eor.w	r3, r3, #1
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d1f6      	bne.n	80021e4 <ring_task_init+0x2c>
	sscanf((char *)rxBuffer2, "%s", r->ringID);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	461a      	mov	r2, r3
 80021fa:	4916      	ldr	r1, [pc, #88]	; (8002254 <ring_task_init+0x9c>)
 80021fc:	4816      	ldr	r0, [pc, #88]	; (8002258 <ring_task_init+0xa0>)
 80021fe:	f00a fbc3 	bl	800c988 <siscanf>

	//create ring task
	BaseType_t err = xTaskCreate(ring_task, "Ring_Task", 1024, (void *) r, 3, NULL);
 8002202:	2300      	movs	r3, #0
 8002204:	9301      	str	r3, [sp, #4]
 8002206:	2303      	movs	r3, #3
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002210:	4912      	ldr	r1, [pc, #72]	; (800225c <ring_task_init+0xa4>)
 8002212:	4813      	ldr	r0, [pc, #76]	; (8002260 <ring_task_init+0xa8>)
 8002214:	f007 ff31 	bl	800a07a <xTaskCreate>
 8002218:	6078      	str	r0, [r7, #4]
	assert(err == pdPASS);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d005      	beq.n	800222c <ring_task_init+0x74>
 8002220:	4b10      	ldr	r3, [pc, #64]	; (8002264 <ring_task_init+0xac>)
 8002222:	4a11      	ldr	r2, [pc, #68]	; (8002268 <ring_task_init+0xb0>)
 8002224:	212a      	movs	r1, #42	; 0x2a
 8002226:	4811      	ldr	r0, [pc, #68]	; (800226c <ring_task_init+0xb4>)
 8002228:	f009 f938 	bl	800b49c <__assert_func>

	//enable interrupt
	HAL_UART_Receive_IT(&huart3, (uint8_t *)rxByte3, 1);
 800222c:	4b10      	ldr	r3, [pc, #64]	; (8002270 <ring_task_init+0xb8>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	2201      	movs	r2, #1
 8002232:	4619      	mov	r1, r3
 8002234:	480f      	ldr	r0, [pc, #60]	; (8002274 <ring_task_init+0xbc>)
 8002236:	f005 ffef 	bl	8008218 <HAL_UART_Receive_IT>
	return 0;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3710      	adds	r7, #16
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	2000b9a8 	.word	0x2000b9a8
 8002248:	08011a00 	.word	0x08011a00
 800224c:	2000bafc 	.word	0x2000bafc
 8002250:	40004400 	.word	0x40004400
 8002254:	08011a24 	.word	0x08011a24
 8002258:	2000ba98 	.word	0x2000ba98
 800225c:	08011a28 	.word	0x08011a28
 8002260:	08002279 	.word	0x08002279
 8002264:	08011a34 	.word	0x08011a34
 8002268:	08011b2c 	.word	0x08011b2c
 800226c:	08011a44 	.word	0x08011a44
 8002270:	2000bb61 	.word	0x2000bb61
 8002274:	2000b838 	.word	0x2000b838

08002278 <ring_task>:

static void ring_task(void* params){
 8002278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800227a:	b09b      	sub	sp, #108	; 0x6c
 800227c:	af08      	add	r7, sp, #32
 800227e:	6078      	str	r0, [r7, #4]
	RING_r * r = (RING_r *)params; //pointer to received command
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	647b      	str	r3, [r7, #68]	; 0x44
	char gen_cmd[] = "gen\0";
 8002284:	4a7e      	ldr	r2, [pc, #504]	; (8002480 <ring_task+0x208>)
 8002286:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800228a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800228e:	6018      	str	r0, [r3, #0]
 8002290:	3304      	adds	r3, #4
 8002292:	7019      	strb	r1, [r3, #0]
	char cap_cmd[] = "cap\0";
 8002294:	4a7b      	ldr	r2, [pc, #492]	; (8002484 <ring_task+0x20c>)
 8002296:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800229a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800229e:	6018      	str	r0, [r3, #0]
 80022a0:	3304      	adds	r3, #4
 80022a2:	7019      	strb	r1, [r3, #0]
	char msg_cmd[] = "msg\0";
 80022a4:	4a78      	ldr	r2, [pc, #480]	; (8002488 <ring_task+0x210>)
 80022a6:	f107 0320 	add.w	r3, r7, #32
 80022aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022ae:	6018      	str	r0, [r3, #0]
 80022b0:	3304      	adds	r3, #4
 80022b2:	7019      	strb	r1, [r3, #0]
	char led_cmd[] = "led\0";
 80022b4:	4a75      	ldr	r2, [pc, #468]	; (800248c <ring_task+0x214>)
 80022b6:	f107 0318 	add.w	r3, r7, #24
 80022ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022be:	6018      	str	r0, [r3, #0]
 80022c0:	3304      	adds	r3, #4
 80022c2:	7019      	strb	r1, [r3, #0]
	char on[] = "on\0";
 80022c4:	f646 636f 	movw	r3, #28271	; 0x6e6f
 80022c8:	617b      	str	r3, [r7, #20]
	char off[] = "off\0";
 80022ca:	4a71      	ldr	r2, [pc, #452]	; (8002490 <ring_task+0x218>)
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022d4:	6018      	str	r0, [r3, #0]
 80022d6:	3304      	adds	r3, #4
 80022d8:	7019      	strb	r1, [r3, #0]
	int msgSize;

	//enable HAL UART interrupts
	HAL_UART_Receive_IT(&huart3, &rxByte3, 1);
 80022da:	2201      	movs	r2, #1
 80022dc:	496d      	ldr	r1, [pc, #436]	; (8002494 <ring_task+0x21c>)
 80022de:	486e      	ldr	r0, [pc, #440]	; (8002498 <ring_task+0x220>)
 80022e0:	f005 ff9a 	bl	8008218 <HAL_UART_Receive_IT>
	while(1)
	{
		//if flag is raised (UART3 has received a line
		if(uart3_line_flag)
 80022e4:	4b6d      	ldr	r3, [pc, #436]	; (800249c <ring_task+0x224>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f000 80c5 	beq.w	8002478 <ring_task+0x200>
		{
			//read in command
			sscanf((char *)rxBuffer3, "%s %s %s %s %s %s %s %s %s", r->sourceID, r->destID, r->command, r->param_1, r->param_2, r->param_3, r->param_4, r->param_5, r->param_6);
 80022ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022f0:	f103 0c0a 	add.w	ip, r3, #10
 80022f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022f6:	f103 0e14 	add.w	lr, r3, #20
 80022fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022fc:	331e      	adds	r3, #30
 80022fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002300:	3228      	adds	r2, #40	; 0x28
 8002302:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002304:	315a      	adds	r1, #90	; 0x5a
 8002306:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002308:	3064      	adds	r0, #100	; 0x64
 800230a:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 800230c:	346e      	adds	r4, #110	; 0x6e
 800230e:	6c7d      	ldr	r5, [r7, #68]	; 0x44
 8002310:	3578      	adds	r5, #120	; 0x78
 8002312:	6c7e      	ldr	r6, [r7, #68]	; 0x44
 8002314:	3682      	adds	r6, #130	; 0x82
 8002316:	9606      	str	r6, [sp, #24]
 8002318:	9505      	str	r5, [sp, #20]
 800231a:	9404      	str	r4, [sp, #16]
 800231c:	9003      	str	r0, [sp, #12]
 800231e:	9102      	str	r1, [sp, #8]
 8002320:	9201      	str	r2, [sp, #4]
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	4673      	mov	r3, lr
 8002326:	4662      	mov	r2, ip
 8002328:	495d      	ldr	r1, [pc, #372]	; (80024a0 <ring_task+0x228>)
 800232a:	485e      	ldr	r0, [pc, #376]	; (80024a4 <ring_task+0x22c>)
 800232c:	f00a fb2c 	bl	800c988 <siscanf>

			//check if destination ID matches ring ID
			if(strcmp((char *) r->destID, (char *) r->ringID) == 0)
 8002330:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002332:	3314      	adds	r3, #20
 8002334:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002336:	4611      	mov	r1, r2
 8002338:	4618      	mov	r0, r3
 800233a:	f7fd ff49 	bl	80001d0 <strcmp>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	f040 808c 	bne.w	800245e <ring_task+0x1e6>
			{
				//received command
				msgSize = sprintf((char *)txBuffer2, "Received command: %s\r\n", r->command);
 8002346:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002348:	331e      	adds	r3, #30
 800234a:	461a      	mov	r2, r3
 800234c:	4956      	ldr	r1, [pc, #344]	; (80024a8 <ring_task+0x230>)
 800234e:	4857      	ldr	r0, [pc, #348]	; (80024ac <ring_task+0x234>)
 8002350:	f00a fafa 	bl	800c948 <siprintf>
 8002354:	6438      	str	r0, [r7, #64]	; 0x40
				USART_Write(USART2, txBuffer2, msgSize);
 8002356:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002358:	461a      	mov	r2, r3
 800235a:	4954      	ldr	r1, [pc, #336]	; (80024ac <ring_task+0x234>)
 800235c:	4854      	ldr	r0, [pc, #336]	; (80024b0 <ring_task+0x238>)
 800235e:	f000 fd03 	bl	8002d68 <USART_Write>
				//if command matches gen or cap
				if((strcmp((char *) r->command, gen_cmd) == 0) || strcmp((char *) r->destID, cap_cmd) == 0)
 8002362:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002364:	331e      	adds	r3, #30
 8002366:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800236a:	4611      	mov	r1, r2
 800236c:	4618      	mov	r0, r3
 800236e:	f7fd ff2f 	bl	80001d0 <strcmp>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d007      	beq.n	8002388 <ring_task+0x110>
 8002378:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800237a:	3314      	adds	r3, #20
 800237c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002380:	4611      	mov	r1, r2
 8002382:	4618      	mov	r0, r3
 8002384:	f7fd ff24 	bl	80001d0 <strcmp>
				{

				}

				//if received command is msg, print out message
				if((strcmp((char *) r->command, msg_cmd) == 0))
 8002388:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800238a:	331e      	adds	r3, #30
 800238c:	f107 0220 	add.w	r2, r7, #32
 8002390:	4611      	mov	r1, r2
 8002392:	4618      	mov	r0, r3
 8002394:	f7fd ff1c 	bl	80001d0 <strcmp>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10f      	bne.n	80023be <ring_task+0x146>
				{
					msgSize = sprintf((char *)txBuffer2, "%s: %s\r\n", r->sourceID, r->param_1);
 800239e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023a0:	f103 020a 	add.w	r2, r3, #10
 80023a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023a6:	3328      	adds	r3, #40	; 0x28
 80023a8:	4942      	ldr	r1, [pc, #264]	; (80024b4 <ring_task+0x23c>)
 80023aa:	4840      	ldr	r0, [pc, #256]	; (80024ac <ring_task+0x234>)
 80023ac:	f00a facc 	bl	800c948 <siprintf>
 80023b0:	6438      	str	r0, [r7, #64]	; 0x40
					USART_Write(USART2, txBuffer2, msgSize);
 80023b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023b4:	461a      	mov	r2, r3
 80023b6:	493d      	ldr	r1, [pc, #244]	; (80024ac <ring_task+0x234>)
 80023b8:	483d      	ldr	r0, [pc, #244]	; (80024b0 <ring_task+0x238>)
 80023ba:	f000 fcd5 	bl	8002d68 <USART_Write>
				}

				//if received command is LED, turn on LED
				if((strcmp((char *) r->command, led_cmd) == 0))
 80023be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023c0:	331e      	adds	r3, #30
 80023c2:	f107 0218 	add.w	r2, r7, #24
 80023c6:	4611      	mov	r1, r2
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7fd ff01 	bl	80001d0 <strcmp>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d149      	bne.n	8002468 <ring_task+0x1f0>
				{
					msgSize = sprintf((char *)txBuffer2, "%s: LED %s turned %s\r\n", r->sourceID, r->param_1, r->param_2);
 80023d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023d6:	f103 020a 	add.w	r2, r3, #10
 80023da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023dc:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80023e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023e2:	335a      	adds	r3, #90	; 0x5a
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	460b      	mov	r3, r1
 80023e8:	4933      	ldr	r1, [pc, #204]	; (80024b8 <ring_task+0x240>)
 80023ea:	4830      	ldr	r0, [pc, #192]	; (80024ac <ring_task+0x234>)
 80023ec:	f00a faac 	bl	800c948 <siprintf>
 80023f0:	6438      	str	r0, [r7, #64]	; 0x40
					USART_Write(USART2, txBuffer2, msgSize);
 80023f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023f4:	461a      	mov	r2, r3
 80023f6:	492d      	ldr	r1, [pc, #180]	; (80024ac <ring_task+0x234>)
 80023f8:	482d      	ldr	r0, [pc, #180]	; (80024b0 <ring_task+0x238>)
 80023fa:	f000 fcb5 	bl	8002d68 <USART_Write>
					if((strcmp((char *) r->param_2, on) == 0))
 80023fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002400:	335a      	adds	r3, #90	; 0x5a
 8002402:	f107 0214 	add.w	r2, r7, #20
 8002406:	4611      	mov	r1, r2
 8002408:	4618      	mov	r0, r3
 800240a:	f7fd fee1 	bl	80001d0 <strcmp>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d10c      	bne.n	800242e <ring_task+0x1b6>
					{
						int led = atoi(r->param_1);
 8002414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002416:	3328      	adds	r3, #40	; 0x28
 8002418:	4618      	mov	r0, r3
 800241a:	f009 f85d 	bl	800b4d8 <atoi>
 800241e:	63b8      	str	r0, [r7, #56]	; 0x38
						MFS_set_led(led, 1);
 8002420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002422:	b2db      	uxtb	r3, r3
 8002424:	2101      	movs	r1, #1
 8002426:	4618      	mov	r0, r3
 8002428:	f7fe fdf6 	bl	8001018 <MFS_set_led>
 800242c:	e01c      	b.n	8002468 <ring_task+0x1f0>
					}else if((strcmp((char *) r->param_2, on) == 0))
 800242e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002430:	335a      	adds	r3, #90	; 0x5a
 8002432:	f107 0214 	add.w	r2, r7, #20
 8002436:	4611      	mov	r1, r2
 8002438:	4618      	mov	r0, r3
 800243a:	f7fd fec9 	bl	80001d0 <strcmp>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d111      	bne.n	8002468 <ring_task+0x1f0>
					{
						int led = atoi(r->param_1);
 8002444:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002446:	3328      	adds	r3, #40	; 0x28
 8002448:	4618      	mov	r0, r3
 800244a:	f009 f845 	bl	800b4d8 <atoi>
 800244e:	63f8      	str	r0, [r7, #60]	; 0x3c
						MFS_set_led(led, 0);
 8002450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2100      	movs	r1, #0
 8002456:	4618      	mov	r0, r3
 8002458:	f7fe fdde 	bl	8001018 <MFS_set_led>
 800245c:	e004      	b.n	8002468 <ring_task+0x1f0>
					}
				}
			} else{
				//if not intended destination, send message out
				USART_Write(USART3, rxBuffer3, sizeof(rxBuffer3));
 800245e:	2264      	movs	r2, #100	; 0x64
 8002460:	4910      	ldr	r1, [pc, #64]	; (80024a4 <ring_task+0x22c>)
 8002462:	4816      	ldr	r0, [pc, #88]	; (80024bc <ring_task+0x244>)
 8002464:	f000 fc80 	bl	8002d68 <USART_Write>
			}
			uart3_line_flag = 0;
 8002468:	4b0c      	ldr	r3, [pc, #48]	; (800249c <ring_task+0x224>)
 800246a:	2200      	movs	r2, #0
 800246c:	701a      	strb	r2, [r3, #0]
			memset(rxBuffer3, '\0', sizeof(rxBuffer3)); //reset buffer to all null terminators
 800246e:	2264      	movs	r2, #100	; 0x64
 8002470:	2100      	movs	r1, #0
 8002472:	480c      	ldr	r0, [pc, #48]	; (80024a4 <ring_task+0x22c>)
 8002474:	f009 f977 	bl	800b766 <memset>
		}

		vTaskDelay(1);
 8002478:	2001      	movs	r0, #1
 800247a:	f007 ff4b 	bl	800a314 <vTaskDelay>
		if(uart3_line_flag)
 800247e:	e731      	b.n	80022e4 <ring_task+0x6c>
 8002480:	08011ab0 	.word	0x08011ab0
 8002484:	08011ab8 	.word	0x08011ab8
 8002488:	08011ac0 	.word	0x08011ac0
 800248c:	08011ac8 	.word	0x08011ac8
 8002490:	08011ad0 	.word	0x08011ad0
 8002494:	2000bb61 	.word	0x2000bb61
 8002498:	2000b838 	.word	0x2000b838
 800249c:	2000ba8c 	.word	0x2000ba8c
 80024a0:	08011a58 	.word	0x08011a58
 80024a4:	2000bb64 	.word	0x2000bb64
 80024a8:	08011a74 	.word	0x08011a74
 80024ac:	2000bafc 	.word	0x2000bafc
 80024b0:	40004400 	.word	0x40004400
 80024b4:	08011a8c 	.word	0x08011a8c
 80024b8:	08011a98 	.word	0x08011a98
 80024bc:	40004800 	.word	0x40004800

080024c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024c6:	4b11      	ldr	r3, [pc, #68]	; (800250c <HAL_MspInit+0x4c>)
 80024c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ca:	4a10      	ldr	r2, [pc, #64]	; (800250c <HAL_MspInit+0x4c>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	6613      	str	r3, [r2, #96]	; 0x60
 80024d2:	4b0e      	ldr	r3, [pc, #56]	; (800250c <HAL_MspInit+0x4c>)
 80024d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	607b      	str	r3, [r7, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024de:	4b0b      	ldr	r3, [pc, #44]	; (800250c <HAL_MspInit+0x4c>)
 80024e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e2:	4a0a      	ldr	r2, [pc, #40]	; (800250c <HAL_MspInit+0x4c>)
 80024e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e8:	6593      	str	r3, [r2, #88]	; 0x58
 80024ea:	4b08      	ldr	r3, [pc, #32]	; (800250c <HAL_MspInit+0x4c>)
 80024ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024f2:	603b      	str	r3, [r7, #0]
 80024f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80024f6:	2200      	movs	r2, #0
 80024f8:	210f      	movs	r1, #15
 80024fa:	f06f 0001 	mvn.w	r0, #1
 80024fe:	f002 f9e5 	bl	80048cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40021000 	.word	0x40021000

08002510 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08a      	sub	sp, #40	; 0x28
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002518:	f107 0314 	add.w	r3, r7, #20
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]
 8002526:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a2b      	ldr	r2, [pc, #172]	; (80025dc <HAL_ADC_MspInit+0xcc>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d150      	bne.n	80025d4 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002532:	4b2b      	ldr	r3, [pc, #172]	; (80025e0 <HAL_ADC_MspInit+0xd0>)
 8002534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002536:	4a2a      	ldr	r2, [pc, #168]	; (80025e0 <HAL_ADC_MspInit+0xd0>)
 8002538:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800253c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800253e:	4b28      	ldr	r3, [pc, #160]	; (80025e0 <HAL_ADC_MspInit+0xd0>)
 8002540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002542:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002546:	613b      	str	r3, [r7, #16]
 8002548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800254a:	4b25      	ldr	r3, [pc, #148]	; (80025e0 <HAL_ADC_MspInit+0xd0>)
 800254c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800254e:	4a24      	ldr	r2, [pc, #144]	; (80025e0 <HAL_ADC_MspInit+0xd0>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002556:	4b22      	ldr	r3, [pc, #136]	; (80025e0 <HAL_ADC_MspInit+0xd0>)
 8002558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002562:	2301      	movs	r3, #1
 8002564:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002566:	230b      	movs	r3, #11
 8002568:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256a:	2300      	movs	r3, #0
 800256c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800256e:	f107 0314 	add.w	r3, r7, #20
 8002572:	4619      	mov	r1, r3
 8002574:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002578:	f002 ff74 	bl	8005464 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800257c:	4b19      	ldr	r3, [pc, #100]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 800257e:	4a1a      	ldr	r2, [pc, #104]	; (80025e8 <HAL_ADC_MspInit+0xd8>)
 8002580:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002582:	4b18      	ldr	r3, [pc, #96]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 8002584:	2200      	movs	r2, #0
 8002586:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002588:	4b16      	ldr	r3, [pc, #88]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 800258a:	2200      	movs	r2, #0
 800258c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800258e:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 8002590:	2200      	movs	r2, #0
 8002592:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002594:	4b13      	ldr	r3, [pc, #76]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 8002596:	2280      	movs	r2, #128	; 0x80
 8002598:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800259a:	4b12      	ldr	r3, [pc, #72]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 800259c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025a0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025a2:	4b10      	ldr	r3, [pc, #64]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 80025a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80025aa:	4b0e      	ldr	r3, [pc, #56]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80025b0:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 80025b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80025b8:	480a      	ldr	r0, [pc, #40]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 80025ba:	f002 fcdd 	bl	8004f78 <HAL_DMA_Init>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <HAL_ADC_MspInit+0xb8>
    {
      Error_Handler();
 80025c4:	f7ff fd90 	bl	80020e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a06      	ldr	r2, [pc, #24]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 80025cc:	64da      	str	r2, [r3, #76]	; 0x4c
 80025ce:	4a05      	ldr	r2, [pc, #20]	; (80025e4 <HAL_ADC_MspInit+0xd4>)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80025d4:	bf00      	nop
 80025d6:	3728      	adds	r7, #40	; 0x28
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	50040000 	.word	0x50040000
 80025e0:	40021000 	.word	0x40021000
 80025e4:	2000b588 	.word	0x2000b588
 80025e8:	40020008 	.word	0x40020008

080025ec <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08a      	sub	sp, #40	; 0x28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f4:	f107 0314 	add.w	r3, r7, #20
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	609a      	str	r2, [r3, #8]
 8002600:	60da      	str	r2, [r3, #12]
 8002602:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a41      	ldr	r2, [pc, #260]	; (8002710 <HAL_DAC_MspInit+0x124>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d17c      	bne.n	8002708 <HAL_DAC_MspInit+0x11c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800260e:	4b41      	ldr	r3, [pc, #260]	; (8002714 <HAL_DAC_MspInit+0x128>)
 8002610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002612:	4a40      	ldr	r2, [pc, #256]	; (8002714 <HAL_DAC_MspInit+0x128>)
 8002614:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002618:	6593      	str	r3, [r2, #88]	; 0x58
 800261a:	4b3e      	ldr	r3, [pc, #248]	; (8002714 <HAL_DAC_MspInit+0x128>)
 800261c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002622:	613b      	str	r3, [r7, #16]
 8002624:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002626:	4b3b      	ldr	r3, [pc, #236]	; (8002714 <HAL_DAC_MspInit+0x128>)
 8002628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262a:	4a3a      	ldr	r2, [pc, #232]	; (8002714 <HAL_DAC_MspInit+0x128>)
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002632:	4b38      	ldr	r3, [pc, #224]	; (8002714 <HAL_DAC_MspInit+0x128>)
 8002634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800263e:	2330      	movs	r3, #48	; 0x30
 8002640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002642:	2303      	movs	r3, #3
 8002644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002646:	2300      	movs	r3, #0
 8002648:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264a:	f107 0314 	add.w	r3, r7, #20
 800264e:	4619      	mov	r1, r3
 8002650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002654:	f002 ff06 	bl	8005464 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8002658:	4b2f      	ldr	r3, [pc, #188]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 800265a:	4a30      	ldr	r2, [pc, #192]	; (800271c <HAL_DAC_MspInit+0x130>)
 800265c:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 800265e:	4b2e      	ldr	r3, [pc, #184]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 8002660:	2206      	movs	r2, #6
 8002662:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002664:	4b2c      	ldr	r3, [pc, #176]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 8002666:	2210      	movs	r2, #16
 8002668:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800266a:	4b2b      	ldr	r3, [pc, #172]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 800266c:	2200      	movs	r2, #0
 800266e:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002670:	4b29      	ldr	r3, [pc, #164]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 8002672:	2280      	movs	r2, #128	; 0x80
 8002674:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002676:	4b28      	ldr	r3, [pc, #160]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 8002678:	f44f 7280 	mov.w	r2, #256	; 0x100
 800267c:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800267e:	4b26      	ldr	r3, [pc, #152]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 8002680:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002684:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8002686:	4b24      	ldr	r3, [pc, #144]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 8002688:	2220      	movs	r2, #32
 800268a:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800268c:	4b22      	ldr	r3, [pc, #136]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 800268e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002692:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8002694:	4820      	ldr	r0, [pc, #128]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 8002696:	f002 fc6f 	bl	8004f78 <HAL_DMA_Init>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 80026a0:	f7ff fd22 	bl	80020e8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	4a1c      	ldr	r2, [pc, #112]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 80026a8:	609a      	str	r2, [r3, #8]
 80026aa:	4a1b      	ldr	r2, [pc, #108]	; (8002718 <HAL_DAC_MspInit+0x12c>)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA1_Channel4;
 80026b0:	4b1b      	ldr	r3, [pc, #108]	; (8002720 <HAL_DAC_MspInit+0x134>)
 80026b2:	4a1c      	ldr	r2, [pc, #112]	; (8002724 <HAL_DAC_MspInit+0x138>)
 80026b4:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Request = DMA_REQUEST_5;
 80026b6:	4b1a      	ldr	r3, [pc, #104]	; (8002720 <HAL_DAC_MspInit+0x134>)
 80026b8:	2205      	movs	r2, #5
 80026ba:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026bc:	4b18      	ldr	r3, [pc, #96]	; (8002720 <HAL_DAC_MspInit+0x134>)
 80026be:	2210      	movs	r2, #16
 80026c0:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80026c2:	4b17      	ldr	r3, [pc, #92]	; (8002720 <HAL_DAC_MspInit+0x134>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80026c8:	4b15      	ldr	r3, [pc, #84]	; (8002720 <HAL_DAC_MspInit+0x134>)
 80026ca:	2280      	movs	r2, #128	; 0x80
 80026cc:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026ce:	4b14      	ldr	r3, [pc, #80]	; (8002720 <HAL_DAC_MspInit+0x134>)
 80026d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026d4:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026d6:	4b12      	ldr	r3, [pc, #72]	; (8002720 <HAL_DAC_MspInit+0x134>)
 80026d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026dc:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 80026de:	4b10      	ldr	r3, [pc, #64]	; (8002720 <HAL_DAC_MspInit+0x134>)
 80026e0:	2220      	movs	r2, #32
 80026e2:	61da      	str	r2, [r3, #28]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 80026e4:	4b0e      	ldr	r3, [pc, #56]	; (8002720 <HAL_DAC_MspInit+0x134>)
 80026e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026ea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 80026ec:	480c      	ldr	r0, [pc, #48]	; (8002720 <HAL_DAC_MspInit+0x134>)
 80026ee:	f002 fc43 	bl	8004f78 <HAL_DMA_Init>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <HAL_DAC_MspInit+0x110>
    {
      Error_Handler();
 80026f8:	f7ff fcf6 	bl	80020e8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac_ch2);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a08      	ldr	r2, [pc, #32]	; (8002720 <HAL_DAC_MspInit+0x134>)
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	4a07      	ldr	r2, [pc, #28]	; (8002720 <HAL_DAC_MspInit+0x134>)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002708:	bf00      	nop
 800270a:	3728      	adds	r7, #40	; 0x28
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40007400 	.word	0x40007400
 8002714:	40021000 	.word	0x40021000
 8002718:	2000b5e4 	.word	0x2000b5e4
 800271c:	40020030 	.word	0x40020030
 8002720:	2000b62c 	.word	0x2000b62c
 8002724:	40020044 	.word	0x40020044

08002728 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a0a      	ldr	r2, [pc, #40]	; (8002760 <HAL_RNG_MspInit+0x38>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d10b      	bne.n	8002752 <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800273a:	4b0a      	ldr	r3, [pc, #40]	; (8002764 <HAL_RNG_MspInit+0x3c>)
 800273c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800273e:	4a09      	ldr	r2, [pc, #36]	; (8002764 <HAL_RNG_MspInit+0x3c>)
 8002740:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002746:	4b07      	ldr	r3, [pc, #28]	; (8002764 <HAL_RNG_MspInit+0x3c>)
 8002748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8002752:	bf00      	nop
 8002754:	3714      	adds	r7, #20
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	50060800 	.word	0x50060800
 8002764:	40021000 	.word	0x40021000

08002768 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002768:	b480      	push	{r7}
 800276a:	b087      	sub	sp, #28
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a25      	ldr	r2, [pc, #148]	; (800280c <HAL_TIM_Base_MspInit+0xa4>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d10c      	bne.n	8002794 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800277a:	4b25      	ldr	r3, [pc, #148]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 800277c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800277e:	4a24      	ldr	r2, [pc, #144]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 8002780:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002784:	6613      	str	r3, [r2, #96]	; 0x60
 8002786:	4b22      	ldr	r3, [pc, #136]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 8002788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800278a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800278e:	617b      	str	r3, [r7, #20]
 8002790:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002792:	e034      	b.n	80027fe <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM2)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800279c:	d10c      	bne.n	80027b8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800279e:	4b1c      	ldr	r3, [pc, #112]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 80027a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a2:	4a1b      	ldr	r2, [pc, #108]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 80027a4:	f043 0301 	orr.w	r3, r3, #1
 80027a8:	6593      	str	r3, [r2, #88]	; 0x58
 80027aa:	4b19      	ldr	r3, [pc, #100]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 80027ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	613b      	str	r3, [r7, #16]
 80027b4:	693b      	ldr	r3, [r7, #16]
}
 80027b6:	e022      	b.n	80027fe <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM4)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a15      	ldr	r2, [pc, #84]	; (8002814 <HAL_TIM_Base_MspInit+0xac>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d10c      	bne.n	80027dc <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027c2:	4b13      	ldr	r3, [pc, #76]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 80027c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c6:	4a12      	ldr	r2, [pc, #72]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 80027c8:	f043 0304 	orr.w	r3, r3, #4
 80027cc:	6593      	str	r3, [r2, #88]	; 0x58
 80027ce:	4b10      	ldr	r3, [pc, #64]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 80027d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d2:	f003 0304 	and.w	r3, r3, #4
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]
}
 80027da:	e010      	b.n	80027fe <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM5)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0d      	ldr	r2, [pc, #52]	; (8002818 <HAL_TIM_Base_MspInit+0xb0>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d10b      	bne.n	80027fe <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027e6:	4b0a      	ldr	r3, [pc, #40]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 80027e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ea:	4a09      	ldr	r2, [pc, #36]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 80027ec:	f043 0308 	orr.w	r3, r3, #8
 80027f0:	6593      	str	r3, [r2, #88]	; 0x58
 80027f2:	4b07      	ldr	r3, [pc, #28]	; (8002810 <HAL_TIM_Base_MspInit+0xa8>)
 80027f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	68bb      	ldr	r3, [r7, #8]
}
 80027fe:	bf00      	nop
 8002800:	371c      	adds	r7, #28
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	40012c00 	.word	0x40012c00
 8002810:	40021000 	.word	0x40021000
 8002814:	40000800 	.word	0x40000800
 8002818:	40000c00 	.word	0x40000c00

0800281c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b0ae      	sub	sp, #184	; 0xb8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002824:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	605a      	str	r2, [r3, #4]
 800282e:	609a      	str	r2, [r3, #8]
 8002830:	60da      	str	r2, [r3, #12]
 8002832:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002834:	f107 031c 	add.w	r3, r7, #28
 8002838:	2288      	movs	r2, #136	; 0x88
 800283a:	2100      	movs	r1, #0
 800283c:	4618      	mov	r0, r3
 800283e:	f008 ff92 	bl	800b766 <memset>
  if(huart->Instance==USART2)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a46      	ldr	r2, [pc, #280]	; (8002960 <HAL_UART_MspInit+0x144>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d13c      	bne.n	80028c6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800284c:	2302      	movs	r3, #2
 800284e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002850:	2300      	movs	r3, #0
 8002852:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002854:	f107 031c 	add.w	r3, r7, #28
 8002858:	4618      	mov	r0, r3
 800285a:	f003 fe43 	bl	80064e4 <HAL_RCCEx_PeriphCLKConfig>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002864:	f7ff fc40 	bl	80020e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002868:	4b3e      	ldr	r3, [pc, #248]	; (8002964 <HAL_UART_MspInit+0x148>)
 800286a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800286c:	4a3d      	ldr	r2, [pc, #244]	; (8002964 <HAL_UART_MspInit+0x148>)
 800286e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002872:	6593      	str	r3, [r2, #88]	; 0x58
 8002874:	4b3b      	ldr	r3, [pc, #236]	; (8002964 <HAL_UART_MspInit+0x148>)
 8002876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287c:	61bb      	str	r3, [r7, #24]
 800287e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002880:	4b38      	ldr	r3, [pc, #224]	; (8002964 <HAL_UART_MspInit+0x148>)
 8002882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002884:	4a37      	ldr	r2, [pc, #220]	; (8002964 <HAL_UART_MspInit+0x148>)
 8002886:	f043 0301 	orr.w	r3, r3, #1
 800288a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800288c:	4b35      	ldr	r3, [pc, #212]	; (8002964 <HAL_UART_MspInit+0x148>)
 800288e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	617b      	str	r3, [r7, #20]
 8002896:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002898:	230c      	movs	r3, #12
 800289a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289e:	2302      	movs	r3, #2
 80028a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a4:	2300      	movs	r3, #0
 80028a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028aa:	2303      	movs	r3, #3
 80028ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028b0:	2307      	movs	r3, #7
 80028b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028ba:	4619      	mov	r1, r3
 80028bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028c0:	f002 fdd0 	bl	8005464 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80028c4:	e048      	b.n	8002958 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART3)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a27      	ldr	r2, [pc, #156]	; (8002968 <HAL_UART_MspInit+0x14c>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d143      	bne.n	8002958 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80028d0:	2304      	movs	r3, #4
 80028d2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 80028d4:	2320      	movs	r3, #32
 80028d6:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028d8:	f107 031c 	add.w	r3, r7, #28
 80028dc:	4618      	mov	r0, r3
 80028de:	f003 fe01 	bl	80064e4 <HAL_RCCEx_PeriphCLKConfig>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <HAL_UART_MspInit+0xd0>
      Error_Handler();
 80028e8:	f7ff fbfe 	bl	80020e8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80028ec:	4b1d      	ldr	r3, [pc, #116]	; (8002964 <HAL_UART_MspInit+0x148>)
 80028ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028f0:	4a1c      	ldr	r2, [pc, #112]	; (8002964 <HAL_UART_MspInit+0x148>)
 80028f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028f6:	6593      	str	r3, [r2, #88]	; 0x58
 80028f8:	4b1a      	ldr	r3, [pc, #104]	; (8002964 <HAL_UART_MspInit+0x148>)
 80028fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002900:	613b      	str	r3, [r7, #16]
 8002902:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002904:	4b17      	ldr	r3, [pc, #92]	; (8002964 <HAL_UART_MspInit+0x148>)
 8002906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002908:	4a16      	ldr	r2, [pc, #88]	; (8002964 <HAL_UART_MspInit+0x148>)
 800290a:	f043 0304 	orr.w	r3, r3, #4
 800290e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002910:	4b14      	ldr	r3, [pc, #80]	; (8002964 <HAL_UART_MspInit+0x148>)
 8002912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	60fb      	str	r3, [r7, #12]
 800291a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800291c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002920:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002924:	2302      	movs	r3, #2
 8002926:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292a:	2300      	movs	r3, #0
 800292c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002930:	2303      	movs	r3, #3
 8002932:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002936:	2307      	movs	r3, #7
 8002938:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800293c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002940:	4619      	mov	r1, r3
 8002942:	480a      	ldr	r0, [pc, #40]	; (800296c <HAL_UART_MspInit+0x150>)
 8002944:	f002 fd8e 	bl	8005464 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002948:	2200      	movs	r2, #0
 800294a:	2105      	movs	r1, #5
 800294c:	2027      	movs	r0, #39	; 0x27
 800294e:	f001 ffbd 	bl	80048cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002952:	2027      	movs	r0, #39	; 0x27
 8002954:	f001 ffd6 	bl	8004904 <HAL_NVIC_EnableIRQ>
}
 8002958:	bf00      	nop
 800295a:	37b8      	adds	r7, #184	; 0xb8
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40004400 	.word	0x40004400
 8002964:	40021000 	.word	0x40021000
 8002968:	40004800 	.word	0x40004800
 800296c:	48000800 	.word	0x48000800

08002970 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b08e      	sub	sp, #56	; 0x38
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002978:	2300      	movs	r3, #0
 800297a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 800297e:	4b34      	ldr	r3, [pc, #208]	; (8002a50 <HAL_InitTick+0xe0>)
 8002980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002982:	4a33      	ldr	r2, [pc, #204]	; (8002a50 <HAL_InitTick+0xe0>)
 8002984:	f043 0302 	orr.w	r3, r3, #2
 8002988:	6593      	str	r3, [r2, #88]	; 0x58
 800298a:	4b31      	ldr	r3, [pc, #196]	; (8002a50 <HAL_InitTick+0xe0>)
 800298c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002996:	f107 0210 	add.w	r2, r7, #16
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4611      	mov	r1, r2
 80029a0:	4618      	mov	r0, r3
 80029a2:	f003 fd0d 	bl	80063c0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80029a6:	6a3b      	ldr	r3, [r7, #32]
 80029a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80029aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d103      	bne.n	80029b8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80029b0:	f003 fcda 	bl	8006368 <HAL_RCC_GetPCLK1Freq>
 80029b4:	6378      	str	r0, [r7, #52]	; 0x34
 80029b6:	e004      	b.n	80029c2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80029b8:	f003 fcd6 	bl	8006368 <HAL_RCC_GetPCLK1Freq>
 80029bc:	4603      	mov	r3, r0
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80029c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029c4:	4a23      	ldr	r2, [pc, #140]	; (8002a54 <HAL_InitTick+0xe4>)
 80029c6:	fba2 2303 	umull	r2, r3, r2, r3
 80029ca:	0c9b      	lsrs	r3, r3, #18
 80029cc:	3b01      	subs	r3, #1
 80029ce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80029d0:	4b21      	ldr	r3, [pc, #132]	; (8002a58 <HAL_InitTick+0xe8>)
 80029d2:	4a22      	ldr	r2, [pc, #136]	; (8002a5c <HAL_InitTick+0xec>)
 80029d4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80029d6:	4b20      	ldr	r3, [pc, #128]	; (8002a58 <HAL_InitTick+0xe8>)
 80029d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029dc:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80029de:	4a1e      	ldr	r2, [pc, #120]	; (8002a58 <HAL_InitTick+0xe8>)
 80029e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029e2:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80029e4:	4b1c      	ldr	r3, [pc, #112]	; (8002a58 <HAL_InitTick+0xe8>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029ea:	4b1b      	ldr	r3, [pc, #108]	; (8002a58 <HAL_InitTick+0xe8>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029f0:	4b19      	ldr	r3, [pc, #100]	; (8002a58 <HAL_InitTick+0xe8>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 80029f6:	4818      	ldr	r0, [pc, #96]	; (8002a58 <HAL_InitTick+0xe8>)
 80029f8:	f004 fa87 	bl	8006f0a <HAL_TIM_Base_Init>
 80029fc:	4603      	mov	r3, r0
 80029fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002a02:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d11b      	bne.n	8002a42 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002a0a:	4813      	ldr	r0, [pc, #76]	; (8002a58 <HAL_InitTick+0xe8>)
 8002a0c:	f004 fb3c 	bl	8007088 <HAL_TIM_Base_Start_IT>
 8002a10:	4603      	mov	r3, r0
 8002a12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002a16:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d111      	bne.n	8002a42 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002a1e:	201d      	movs	r0, #29
 8002a20:	f001 ff70 	bl	8004904 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b0f      	cmp	r3, #15
 8002a28:	d808      	bhi.n	8002a3c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	201d      	movs	r0, #29
 8002a30:	f001 ff4c 	bl	80048cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a34:	4a0a      	ldr	r2, [pc, #40]	; (8002a60 <HAL_InitTick+0xf0>)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6013      	str	r3, [r2, #0]
 8002a3a:	e002      	b.n	8002a42 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002a42:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3738      	adds	r7, #56	; 0x38
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40021000 	.word	0x40021000
 8002a54:	431bde83 	.word	0x431bde83
 8002a58:	2000ba34 	.word	0x2000ba34
 8002a5c:	40000400 	.word	0x40000400
 8002a60:	20000230 	.word	0x20000230

08002a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a68:	e7fe      	b.n	8002a68 <NMI_Handler+0x4>

08002a6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a6e:	e7fe      	b.n	8002a6e <HardFault_Handler+0x4>

08002a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a74:	e7fe      	b.n	8002a74 <MemManage_Handler+0x4>

08002a76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a76:	b480      	push	{r7}
 8002a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a7a:	e7fe      	b.n	8002a7a <BusFault_Handler+0x4>

08002a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a80:	e7fe      	b.n	8002a80 <UsageFault_Handler+0x4>

08002a82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a82:	b480      	push	{r7}
 8002a84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a86:	bf00      	nop
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a94:	4802      	ldr	r0, [pc, #8]	; (8002aa0 <DMA1_Channel1_IRQHandler+0x10>)
 8002a96:	f002 fc06 	bl	80052a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a9a:	bf00      	nop
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	2000b588 	.word	0x2000b588

08002aa4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8002aa8:	4802      	ldr	r0, [pc, #8]	; (8002ab4 <DMA1_Channel3_IRQHandler+0x10>)
 8002aaa:	f002 fbfc 	bl	80052a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	2000b5e4 	.word	0x2000b5e4

08002ab8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 8002abc:	4802      	ldr	r0, [pc, #8]	; (8002ac8 <DMA1_Channel4_IRQHandler+0x10>)
 8002abe:	f002 fbf2 	bl	80052a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002ac2:	bf00      	nop
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	2000b62c 	.word	0x2000b62c

08002acc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ad0:	4802      	ldr	r0, [pc, #8]	; (8002adc <TIM3_IRQHandler+0x10>)
 8002ad2:	f004 fbaa 	bl	800722a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ad6:	bf00      	nop
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	2000ba34 	.word	0x2000ba34

08002ae0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002ae4:	4802      	ldr	r0, [pc, #8]	; (8002af0 <USART3_IRQHandler+0x10>)
 8002ae6:	f005 fbed 	bl	80082c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002aea:	bf00      	nop
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	2000b838 	.word	0x2000b838

08002af4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  return 1;
 8002af8:	2301      	movs	r3, #1
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <_kill>:

int _kill(int pid, int sig)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b0e:	f008 fce7 	bl	800b4e0 <__errno>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2216      	movs	r2, #22
 8002b16:	601a      	str	r2, [r3, #0]
  return -1;
 8002b18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <_exit>:

void _exit (int status)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f7ff ffe7 	bl	8002b04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b36:	e7fe      	b.n	8002b36 <_exit+0x12>

08002b38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b44:	2300      	movs	r3, #0
 8002b46:	617b      	str	r3, [r7, #20]
 8002b48:	e00a      	b.n	8002b60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b4a:	f3af 8000 	nop.w
 8002b4e:	4601      	mov	r1, r0
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	1c5a      	adds	r2, r3, #1
 8002b54:	60ba      	str	r2, [r7, #8]
 8002b56:	b2ca      	uxtb	r2, r1
 8002b58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	617b      	str	r3, [r7, #20]
 8002b60:	697a      	ldr	r2, [r7, #20]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	dbf0      	blt.n	8002b4a <_read+0x12>
  }

  return len;
 8002b68:	687b      	ldr	r3, [r7, #4]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3718      	adds	r7, #24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b086      	sub	sp, #24
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	60f8      	str	r0, [r7, #12]
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b7e:	2300      	movs	r3, #0
 8002b80:	617b      	str	r3, [r7, #20]
 8002b82:	e009      	b.n	8002b98 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	1c5a      	adds	r2, r3, #1
 8002b88:	60ba      	str	r2, [r7, #8]
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	3301      	adds	r3, #1
 8002b96:	617b      	str	r3, [r7, #20]
 8002b98:	697a      	ldr	r2, [r7, #20]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	dbf1      	blt.n	8002b84 <_write+0x12>
  }
  return len;
 8002ba0:	687b      	ldr	r3, [r7, #4]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3718      	adds	r7, #24
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <_close>:

int _close(int file)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b083      	sub	sp, #12
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
 8002bca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bd2:	605a      	str	r2, [r3, #4]
  return 0;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <_isatty>:

int _isatty(int file)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002bea:	2301      	movs	r3, #1
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3714      	adds	r7, #20
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
	...

08002c14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c1c:	4a14      	ldr	r2, [pc, #80]	; (8002c70 <_sbrk+0x5c>)
 8002c1e:	4b15      	ldr	r3, [pc, #84]	; (8002c74 <_sbrk+0x60>)
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c28:	4b13      	ldr	r3, [pc, #76]	; (8002c78 <_sbrk+0x64>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d102      	bne.n	8002c36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c30:	4b11      	ldr	r3, [pc, #68]	; (8002c78 <_sbrk+0x64>)
 8002c32:	4a12      	ldr	r2, [pc, #72]	; (8002c7c <_sbrk+0x68>)
 8002c34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c36:	4b10      	ldr	r3, [pc, #64]	; (8002c78 <_sbrk+0x64>)
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d207      	bcs.n	8002c54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c44:	f008 fc4c 	bl	800b4e0 <__errno>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	220c      	movs	r2, #12
 8002c4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c52:	e009      	b.n	8002c68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c54:	4b08      	ldr	r3, [pc, #32]	; (8002c78 <_sbrk+0x64>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c5a:	4b07      	ldr	r3, [pc, #28]	; (8002c78 <_sbrk+0x64>)
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4413      	add	r3, r2
 8002c62:	4a05      	ldr	r2, [pc, #20]	; (8002c78 <_sbrk+0x64>)
 8002c64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c66:	68fb      	ldr	r3, [r7, #12]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3718      	adds	r7, #24
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	20018000 	.word	0x20018000
 8002c74:	00000400 	.word	0x00000400
 8002c78:	2000ba80 	.word	0x2000ba80
 8002c7c:	20013260 	.word	0x20013260

08002c80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002c84:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <SystemInit+0x20>)
 8002c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c8a:	4a05      	ldr	r2, [pc, #20]	; (8002ca0 <SystemInit+0x20>)
 8002c8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	e000ed00 	.word	0xe000ed00

08002ca4 <USART_getline>:
uint8_t rxByte3; //char and buffer for USART3
uint8_t rxBuffer3[UART_BUFFER_SIZE];
uint8_t txBuffer3[UART_BUFFER_SIZE];

_Bool USART_getline(USART_TypeDef * USARTx)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
	rxByte2 = USART_Read(USARTx);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f000 f88d 	bl	8002dcc <USART_Read>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4b25      	ldr	r3, [pc, #148]	; (8002d4c <USART_getline+0xa8>)
 8002cb8:	701a      	strb	r2, [r3, #0]
	//if character isn't null
	if(rxByte2 != 255)
 8002cba:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <USART_getline+0xa8>)
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	2bff      	cmp	r3, #255	; 0xff
 8002cc0:	d03c      	beq.n	8002d3c <USART_getline+0x98>
	{
		if(rxByte2 == '\r')
 8002cc2:	4b22      	ldr	r3, [pc, #136]	; (8002d4c <USART_getline+0xa8>)
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	2b0d      	cmp	r3, #13
 8002cc8:	d112      	bne.n	8002cf0 <USART_getline+0x4c>
		{
			n = sprintf((char *)txBuffer2, "\r\n");
 8002cca:	4921      	ldr	r1, [pc, #132]	; (8002d50 <USART_getline+0xac>)
 8002ccc:	4821      	ldr	r0, [pc, #132]	; (8002d54 <USART_getline+0xb0>)
 8002cce:	f009 fe3b 	bl	800c948 <siprintf>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	4a20      	ldr	r2, [pc, #128]	; (8002d58 <USART_getline+0xb4>)
 8002cd6:	6013      	str	r3, [r2, #0]
			USART_Write(USART2, txBuffer2, n);
 8002cd8:	4b1f      	ldr	r3, [pc, #124]	; (8002d58 <USART_getline+0xb4>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	491d      	ldr	r1, [pc, #116]	; (8002d54 <USART_getline+0xb0>)
 8002ce0:	481e      	ldr	r0, [pc, #120]	; (8002d5c <USART_getline+0xb8>)
 8002ce2:	f000 f841 	bl	8002d68 <USART_Write>
			uart2_index = 0;
 8002ce6:	4b1e      	ldr	r3, [pc, #120]	; (8002d60 <USART_getline+0xbc>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	601a      	str	r2, [r3, #0]
			return 1;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e028      	b.n	8002d42 <USART_getline+0x9e>
		}
		else if(rxByte2 == '\177'){
 8002cf0:	4b16      	ldr	r3, [pc, #88]	; (8002d4c <USART_getline+0xa8>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	2b7f      	cmp	r3, #127	; 0x7f
 8002cf6:	d110      	bne.n	8002d1a <USART_getline+0x76>
			if(uart2_index > 0)
 8002cf8:	4b19      	ldr	r3, [pc, #100]	; (8002d60 <USART_getline+0xbc>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	dd0a      	ble.n	8002d16 <USART_getline+0x72>
			{
				rxBuffer2[uart2_index - 1] = '\0';
 8002d00:	4b17      	ldr	r3, [pc, #92]	; (8002d60 <USART_getline+0xbc>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	3b01      	subs	r3, #1
 8002d06:	4a17      	ldr	r2, [pc, #92]	; (8002d64 <USART_getline+0xc0>)
 8002d08:	2100      	movs	r1, #0
 8002d0a:	54d1      	strb	r1, [r2, r3]
				uart2_index --;
 8002d0c:	4b14      	ldr	r3, [pc, #80]	; (8002d60 <USART_getline+0xbc>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	3b01      	subs	r3, #1
 8002d12:	4a13      	ldr	r2, [pc, #76]	; (8002d60 <USART_getline+0xbc>)
 8002d14:	6013      	str	r3, [r2, #0]
			}
			//USART_Write(USARTx, '\r\n');
			return 0;
 8002d16:	2300      	movs	r3, #0
 8002d18:	e013      	b.n	8002d42 <USART_getline+0x9e>
		}
		else if(uart2_index < UART_BUFFER_SIZE){
 8002d1a:	4b11      	ldr	r3, [pc, #68]	; (8002d60 <USART_getline+0xbc>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2b63      	cmp	r3, #99	; 0x63
 8002d20:	dc0e      	bgt.n	8002d40 <USART_getline+0x9c>
			rxBuffer2[uart2_index] = rxByte2;
 8002d22:	4b0f      	ldr	r3, [pc, #60]	; (8002d60 <USART_getline+0xbc>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a09      	ldr	r2, [pc, #36]	; (8002d4c <USART_getline+0xa8>)
 8002d28:	7811      	ldrb	r1, [r2, #0]
 8002d2a:	4a0e      	ldr	r2, [pc, #56]	; (8002d64 <USART_getline+0xc0>)
 8002d2c:	54d1      	strb	r1, [r2, r3]
			uart2_index++;
 8002d2e:	4b0c      	ldr	r3, [pc, #48]	; (8002d60 <USART_getline+0xbc>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	3301      	adds	r3, #1
 8002d34:	4a0a      	ldr	r2, [pc, #40]	; (8002d60 <USART_getline+0xbc>)
 8002d36:	6013      	str	r3, [r2, #0]
       	    return 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	e002      	b.n	8002d42 <USART_getline+0x9e>
		}
	}else{
		return 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	e000      	b.n	8002d42 <USART_getline+0x9e>
	}
	return 0;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	2000ba94 	.word	0x2000ba94
 8002d50:	08011ad8 	.word	0x08011ad8
 8002d54:	2000bafc 	.word	0x2000bafc
 8002d58:	2000ba90 	.word	0x2000ba90
 8002d5c:	40004400 	.word	0x40004400
 8002d60:	2000ba84 	.word	0x2000ba84
 8002d64:	2000ba98 	.word	0x2000ba98

08002d68 <USART_Write>:

void USART_Write(USART_TypeDef * USARTx, uint8_t *buffer, uint32_t nBytes) {
 8002d68:	b480      	push	{r7}
 8002d6a:	b087      	sub	sp, #28
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
	int i;
	// A byte to be transmitted is written to the TDR (transmit data register), and the TXE (transmit empty) bit is cleared.
	// The TDR is copied to an output shift register for serialization when that register is empty, and the TXE bit is set.
	for (i = 0; i < nBytes; i++) {
 8002d74:	2300      	movs	r3, #0
 8002d76:	617b      	str	r3, [r7, #20]
 8002d78:	e010      	b.n	8002d9c <USART_Write+0x34>
		while (!(USARTx->ISR & USART_ISR_TXE))
 8002d7a:	bf00      	nop
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0f9      	beq.n	8002d7c <USART_Write+0x14>
			;   							// wait until TXE (TX empty) bit is set
		USARTx->TDR = buffer[i] & 0xFF;		// writing USART_TDR automatically clears the TXE flag
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	68ba      	ldr	r2, [r7, #8]
 8002d8c:	4413      	add	r3, r2
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	851a      	strh	r2, [r3, #40]	; 0x28
	for (i = 0; i < nBytes; i++) {
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	3301      	adds	r3, #1
 8002d9a:	617b      	str	r3, [r7, #20]
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d8ea      	bhi.n	8002d7a <USART_Write+0x12>
	}
	while (!(USARTx->ISR & USART_ISR_TC))
 8002da4:	bf00      	nop
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0f9      	beq.n	8002da6 <USART_Write+0x3e>
		;  									// wait until TC bit is set
	USARTx->ISR &= ~USART_ISR_TC;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	69db      	ldr	r3, [r3, #28]
 8002db6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	61da      	str	r2, [r3, #28]
}
 8002dbe:	bf00      	nop
 8002dc0:	371c      	adds	r7, #28
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
	...

08002dcc <USART_Read>:

uint8_t USART_Read (USART_TypeDef * USARTx) {
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
	// SR_RXNE (Read data register not empty) bit is set by hardware
	if(!(USARTx->ISR & USART_ISR_RXNE))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	f003 0320 	and.w	r3, r3, #32
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d101      	bne.n	8002de4 <USART_Read+0x18>
	{
		return -1;
 8002de0:	23ff      	movs	r3, #255	; 0xff
 8002de2:	e018      	b.n	8002e16 <USART_Read+0x4a>
	} else{
		// Reading USART_DR automatically clears the RXNE flag
		//USART_Write(USARTx, (uint8_t)(USARTx->RDR & 0xFF));
		rxBytePnt = ((uint8_t)(USARTx->RDR & 0xFF));
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	b2da      	uxtb	r2, r3
 8002dec:	4b0c      	ldr	r3, [pc, #48]	; (8002e20 <USART_Read+0x54>)
 8002dee:	701a      	strb	r2, [r3, #0]
		n = sprintf((char *)txBuffer2, "%c", rxBytePnt);
 8002df0:	4b0b      	ldr	r3, [pc, #44]	; (8002e20 <USART_Read+0x54>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	461a      	mov	r2, r3
 8002df6:	490b      	ldr	r1, [pc, #44]	; (8002e24 <USART_Read+0x58>)
 8002df8:	480b      	ldr	r0, [pc, #44]	; (8002e28 <USART_Read+0x5c>)
 8002dfa:	f009 fda5 	bl	800c948 <siprintf>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	4a0a      	ldr	r2, [pc, #40]	; (8002e2c <USART_Read+0x60>)
 8002e02:	6013      	str	r3, [r2, #0]
 		USART_Write(USART2, txBuffer2, n);
 8002e04:	4b09      	ldr	r3, [pc, #36]	; (8002e2c <USART_Read+0x60>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4907      	ldr	r1, [pc, #28]	; (8002e28 <USART_Read+0x5c>)
 8002e0c:	4808      	ldr	r0, [pc, #32]	; (8002e30 <USART_Read+0x64>)
 8002e0e:	f7ff ffab 	bl	8002d68 <USART_Write>
		//HAL_UART_Transmit(USARTx, (uint8_t*)&rxBytePnt, sizeof(rxBytePnt), 1);
		return rxBytePnt;
 8002e12:	4b03      	ldr	r3, [pc, #12]	; (8002e20 <USART_Read+0x54>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
	}
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	2000bb60 	.word	0x2000bb60
 8002e24:	08011adc 	.word	0x08011adc
 8002e28:	2000bafc 	.word	0x2000bafc
 8002e2c:	2000ba90 	.word	0x2000ba90
 8002e30:	40004400 	.word	0x40004400

08002e34 <HAL_UART_RxCpltCallback>:

//interrupt handler for USART3
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
	//if character isn't null and if USART3 was triggered.
	if(huart == &huart3){
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a22      	ldr	r2, [pc, #136]	; (8002ec8 <HAL_UART_RxCpltCallback+0x94>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d137      	bne.n	8002eb4 <HAL_UART_RxCpltCallback+0x80>
		if(rxByte3 != 255)
 8002e44:	4b21      	ldr	r3, [pc, #132]	; (8002ecc <HAL_UART_RxCpltCallback+0x98>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2bff      	cmp	r3, #255	; 0xff
 8002e4a:	d033      	beq.n	8002eb4 <HAL_UART_RxCpltCallback+0x80>
		{
			if(rxByte3 == '\n')
 8002e4c:	4b1f      	ldr	r3, [pc, #124]	; (8002ecc <HAL_UART_RxCpltCallback+0x98>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	2b0a      	cmp	r3, #10
 8002e52:	d10c      	bne.n	8002e6e <HAL_UART_RxCpltCallback+0x3a>
			{
				rxBuffer3[uart3_index] = rxByte3;
 8002e54:	4b1e      	ldr	r3, [pc, #120]	; (8002ed0 <HAL_UART_RxCpltCallback+0x9c>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a1c      	ldr	r2, [pc, #112]	; (8002ecc <HAL_UART_RxCpltCallback+0x98>)
 8002e5a:	7811      	ldrb	r1, [r2, #0]
 8002e5c:	4a1d      	ldr	r2, [pc, #116]	; (8002ed4 <HAL_UART_RxCpltCallback+0xa0>)
 8002e5e:	54d1      	strb	r1, [r2, r3]
				uart3_index = 0;
 8002e60:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <HAL_UART_RxCpltCallback+0x9c>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	601a      	str	r2, [r3, #0]
				uart3_line_flag = 1;
 8002e66:	4b1c      	ldr	r3, [pc, #112]	; (8002ed8 <HAL_UART_RxCpltCallback+0xa4>)
 8002e68:	2201      	movs	r2, #1
 8002e6a:	701a      	strb	r2, [r3, #0]
 8002e6c:	e022      	b.n	8002eb4 <HAL_UART_RxCpltCallback+0x80>
			}
			else if(rxByte3 == '\177'){
 8002e6e:	4b17      	ldr	r3, [pc, #92]	; (8002ecc <HAL_UART_RxCpltCallback+0x98>)
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	2b7f      	cmp	r3, #127	; 0x7f
 8002e74:	d10f      	bne.n	8002e96 <HAL_UART_RxCpltCallback+0x62>
				if(uart3_index > 0)
 8002e76:	4b16      	ldr	r3, [pc, #88]	; (8002ed0 <HAL_UART_RxCpltCallback+0x9c>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	dd1a      	ble.n	8002eb4 <HAL_UART_RxCpltCallback+0x80>
				{
					rxBuffer3[uart3_index - 1] = '\0';
 8002e7e:	4b14      	ldr	r3, [pc, #80]	; (8002ed0 <HAL_UART_RxCpltCallback+0x9c>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	3b01      	subs	r3, #1
 8002e84:	4a13      	ldr	r2, [pc, #76]	; (8002ed4 <HAL_UART_RxCpltCallback+0xa0>)
 8002e86:	2100      	movs	r1, #0
 8002e88:	54d1      	strb	r1, [r2, r3]
					uart3_index --;
 8002e8a:	4b11      	ldr	r3, [pc, #68]	; (8002ed0 <HAL_UART_RxCpltCallback+0x9c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	4a0f      	ldr	r2, [pc, #60]	; (8002ed0 <HAL_UART_RxCpltCallback+0x9c>)
 8002e92:	6013      	str	r3, [r2, #0]
 8002e94:	e00e      	b.n	8002eb4 <HAL_UART_RxCpltCallback+0x80>
				}
				//USART_Write(USARTx, '\r\n');
			}
			else if(uart3_index < UART_BUFFER_SIZE){
 8002e96:	4b0e      	ldr	r3, [pc, #56]	; (8002ed0 <HAL_UART_RxCpltCallback+0x9c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2b63      	cmp	r3, #99	; 0x63
 8002e9c:	dc0a      	bgt.n	8002eb4 <HAL_UART_RxCpltCallback+0x80>
				rxBuffer3[uart3_index] = rxByte3;
 8002e9e:	4b0c      	ldr	r3, [pc, #48]	; (8002ed0 <HAL_UART_RxCpltCallback+0x9c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a0a      	ldr	r2, [pc, #40]	; (8002ecc <HAL_UART_RxCpltCallback+0x98>)
 8002ea4:	7811      	ldrb	r1, [r2, #0]
 8002ea6:	4a0b      	ldr	r2, [pc, #44]	; (8002ed4 <HAL_UART_RxCpltCallback+0xa0>)
 8002ea8:	54d1      	strb	r1, [r2, r3]
				uart3_index++;
 8002eaa:	4b09      	ldr	r3, [pc, #36]	; (8002ed0 <HAL_UART_RxCpltCallback+0x9c>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	3301      	adds	r3, #1
 8002eb0:	4a07      	ldr	r2, [pc, #28]	; (8002ed0 <HAL_UART_RxCpltCallback+0x9c>)
 8002eb2:	6013      	str	r3, [r2, #0]
			}
		}
	}
	HAL_UART_Receive_IT(huart, &rxByte3, 1);
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	4905      	ldr	r1, [pc, #20]	; (8002ecc <HAL_UART_RxCpltCallback+0x98>)
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f005 f9ad 	bl	8008218 <HAL_UART_Receive_IT>
}
 8002ebe:	bf00      	nop
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	2000b838 	.word	0x2000b838
 8002ecc:	2000bb61 	.word	0x2000bb61
 8002ed0:	2000ba88 	.word	0x2000ba88
 8002ed4:	2000bb64 	.word	0x2000bb64
 8002ed8:	2000ba8c 	.word	0x2000ba8c

08002edc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002edc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f14 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ee0:	f7ff fece 	bl	8002c80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ee4:	480c      	ldr	r0, [pc, #48]	; (8002f18 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ee6:	490d      	ldr	r1, [pc, #52]	; (8002f1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ee8:	4a0d      	ldr	r2, [pc, #52]	; (8002f20 <LoopForever+0xe>)
  movs r3, #0
 8002eea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002eec:	e002      	b.n	8002ef4 <LoopCopyDataInit>

08002eee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ef0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ef2:	3304      	adds	r3, #4

08002ef4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ef4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ef6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ef8:	d3f9      	bcc.n	8002eee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002efa:	4a0a      	ldr	r2, [pc, #40]	; (8002f24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002efc:	4c0a      	ldr	r4, [pc, #40]	; (8002f28 <LoopForever+0x16>)
  movs r3, #0
 8002efe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f00:	e001      	b.n	8002f06 <LoopFillZerobss>

08002f02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f04:	3204      	adds	r2, #4

08002f06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f08:	d3fb      	bcc.n	8002f02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f0a:	f008 fbf7 	bl	800b6fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f0e:	f7fe fcf5 	bl	80018fc <main>

08002f12 <LoopForever>:

LoopForever:
    b LoopForever
 8002f12:	e7fe      	b.n	8002f12 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002f14:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f1c:	20000410 	.word	0x20000410
  ldr r2, =_sidata
 8002f20:	08012228 	.word	0x08012228
  ldr r2, =_sbss
 8002f24:	20000410 	.word	0x20000410
  ldr r4, =_ebss
 8002f28:	20013260 	.word	0x20013260

08002f2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f2c:	e7fe      	b.n	8002f2c <ADC1_2_IRQHandler>
	...

08002f30 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f36:	2300      	movs	r3, #0
 8002f38:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f3a:	4b0c      	ldr	r3, [pc, #48]	; (8002f6c <HAL_Init+0x3c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a0b      	ldr	r2, [pc, #44]	; (8002f6c <HAL_Init+0x3c>)
 8002f40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f44:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f46:	2003      	movs	r0, #3
 8002f48:	f001 fcb5 	bl	80048b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f4c:	200f      	movs	r0, #15
 8002f4e:	f7ff fd0f 	bl	8002970 <HAL_InitTick>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d002      	beq.n	8002f5e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	71fb      	strb	r3, [r7, #7]
 8002f5c:	e001      	b.n	8002f62 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f5e:	f7ff faaf 	bl	80024c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f62:	79fb      	ldrb	r3, [r7, #7]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3708      	adds	r7, #8
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40022000 	.word	0x40022000

08002f70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f74:	4b06      	ldr	r3, [pc, #24]	; (8002f90 <HAL_IncTick+0x20>)
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	461a      	mov	r2, r3
 8002f7a:	4b06      	ldr	r3, [pc, #24]	; (8002f94 <HAL_IncTick+0x24>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4413      	add	r3, r2
 8002f80:	4a04      	ldr	r2, [pc, #16]	; (8002f94 <HAL_IncTick+0x24>)
 8002f82:	6013      	str	r3, [r2, #0]
}
 8002f84:	bf00      	nop
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	20000234 	.word	0x20000234
 8002f94:	2000bbc8 	.word	0x2000bbc8

08002f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f9c:	4b03      	ldr	r3, [pc, #12]	; (8002fac <HAL_GetTick+0x14>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	2000bbc8 	.word	0x2000bbc8

08002fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fb8:	f7ff ffee 	bl	8002f98 <HAL_GetTick>
 8002fbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc8:	d005      	beq.n	8002fd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002fca:	4b0a      	ldr	r3, [pc, #40]	; (8002ff4 <HAL_Delay+0x44>)
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fd6:	bf00      	nop
 8002fd8:	f7ff ffde 	bl	8002f98 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d8f7      	bhi.n	8002fd8 <HAL_Delay+0x28>
  {
  }
}
 8002fe8:	bf00      	nop
 8002fea:	bf00      	nop
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20000234 	.word	0x20000234

08002ff8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	431a      	orrs	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	609a      	str	r2, [r3, #8]
}
 8003012:	bf00      	nop
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr

0800301e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800301e:	b480      	push	{r7}
 8003020:	b083      	sub	sp, #12
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
 8003026:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	609a      	str	r2, [r3, #8]
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003054:	4618      	mov	r0, r3
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr

08003060 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003060:	b480      	push	{r7}
 8003062:	b087      	sub	sp, #28
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
 800306c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	3360      	adds	r3, #96	; 0x60
 8003072:	461a      	mov	r2, r3
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	4413      	add	r3, r2
 800307a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	4b08      	ldr	r3, [pc, #32]	; (80030a4 <LL_ADC_SetOffset+0x44>)
 8003082:	4013      	ands	r3, r2
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	430a      	orrs	r2, r1
 800308e:	4313      	orrs	r3, r2
 8003090:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003098:	bf00      	nop
 800309a:	371c      	adds	r7, #28
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr
 80030a4:	03fff000 	.word	0x03fff000

080030a8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	3360      	adds	r3, #96	; 0x60
 80030b6:	461a      	mov	r2, r3
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	4413      	add	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b087      	sub	sp, #28
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	3360      	adds	r3, #96	; 0x60
 80030e4:	461a      	mov	r2, r3
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	4413      	add	r3, r2
 80030ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	431a      	orrs	r2, r3
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80030fe:	bf00      	nop
 8003100:	371c      	adds	r7, #28
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr

0800310a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800310a:	b480      	push	{r7}
 800310c:	b083      	sub	sp, #12
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800311e:	2301      	movs	r3, #1
 8003120:	e000      	b.n	8003124 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	3330      	adds	r3, #48	; 0x30
 8003140:	461a      	mov	r2, r3
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	0a1b      	lsrs	r3, r3, #8
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	f003 030c 	and.w	r3, r3, #12
 800314c:	4413      	add	r3, r2
 800314e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	f003 031f 	and.w	r3, r3, #31
 800315a:	211f      	movs	r1, #31
 800315c:	fa01 f303 	lsl.w	r3, r1, r3
 8003160:	43db      	mvns	r3, r3
 8003162:	401a      	ands	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	0e9b      	lsrs	r3, r3, #26
 8003168:	f003 011f 	and.w	r1, r3, #31
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	fa01 f303 	lsl.w	r3, r1, r3
 8003176:	431a      	orrs	r2, r3
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800317c:	bf00      	nop
 800317e:	371c      	adds	r7, #28
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003188:	b480      	push	{r7}
 800318a:	b087      	sub	sp, #28
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	3314      	adds	r3, #20
 8003198:	461a      	mov	r2, r3
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	0e5b      	lsrs	r3, r3, #25
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	f003 0304 	and.w	r3, r3, #4
 80031a4:	4413      	add	r3, r2
 80031a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	0d1b      	lsrs	r3, r3, #20
 80031b0:	f003 031f 	and.w	r3, r3, #31
 80031b4:	2107      	movs	r1, #7
 80031b6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ba:	43db      	mvns	r3, r3
 80031bc:	401a      	ands	r2, r3
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	0d1b      	lsrs	r3, r3, #20
 80031c2:	f003 031f 	and.w	r3, r3, #31
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	fa01 f303 	lsl.w	r3, r1, r3
 80031cc:	431a      	orrs	r2, r3
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80031d2:	bf00      	nop
 80031d4:	371c      	adds	r7, #28
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
	...

080031e0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f8:	43db      	mvns	r3, r3
 80031fa:	401a      	ands	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f003 0318 	and.w	r3, r3, #24
 8003202:	4908      	ldr	r1, [pc, #32]	; (8003224 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003204:	40d9      	lsrs	r1, r3
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	400b      	ands	r3, r1
 800320a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800320e:	431a      	orrs	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003216:	bf00      	nop
 8003218:	3714      	adds	r7, #20
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	0007ffff 	.word	0x0007ffff

08003228 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 031f 	and.w	r3, r3, #31
}
 8003238:	4618      	mov	r0, r3
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003254:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6093      	str	r3, [r2, #8]
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003278:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800327c:	d101      	bne.n	8003282 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800327e:	2301      	movs	r3, #1
 8003280:	e000      	b.n	8003284 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80032a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032a4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80032cc:	d101      	bne.n	80032d2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80032ce:	2301      	movs	r3, #1
 80032d0:	e000      	b.n	80032d4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80032d2:	2300      	movs	r3, #0
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80032f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032f4:	f043 0201 	orr.w	r2, r3, #1
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80032fc:	bf00      	nop
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003318:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800331c:	f043 0202 	orr.w	r2, r3, #2
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f003 0301 	and.w	r3, r3, #1
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <LL_ADC_IsEnabled+0x18>
 8003344:	2301      	movs	r3, #1
 8003346:	e000      	b.n	800334a <LL_ADC_IsEnabled+0x1a>
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b02      	cmp	r3, #2
 8003368:	d101      	bne.n	800336e <LL_ADC_IsDisableOngoing+0x18>
 800336a:	2301      	movs	r3, #1
 800336c:	e000      	b.n	8003370 <LL_ADC_IsDisableOngoing+0x1a>
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800338c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003390:	f043 0204 	orr.w	r2, r3, #4
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033b8:	f043 0210 	orr.w	r2, r3, #16
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80033c0:	bf00      	nop
 80033c2:	370c      	adds	r7, #12
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b04      	cmp	r3, #4
 80033de:	d101      	bne.n	80033e4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80033e0:	2301      	movs	r3, #1
 80033e2:	e000      	b.n	80033e6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b083      	sub	sp, #12
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003402:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003406:	f043 0220 	orr.w	r2, r3, #32
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 0308 	and.w	r3, r3, #8
 800342a:	2b08      	cmp	r3, #8
 800342c:	d101      	bne.n	8003432 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800342e:	2301      	movs	r3, #1
 8003430:	e000      	b.n	8003434 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003440:	b590      	push	{r4, r7, lr}
 8003442:	b089      	sub	sp, #36	; 0x24
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003448:	2300      	movs	r3, #0
 800344a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800344c:	2300      	movs	r3, #0
 800344e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e136      	b.n	80036c8 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003464:	2b00      	cmp	r3, #0
 8003466:	d109      	bne.n	800347c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f7ff f851 	bl	8002510 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff fef1 	bl	8003268 <LL_ADC_IsDeepPowerDownEnabled>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d004      	beq.n	8003496 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f7ff fed7 	bl	8003244 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4618      	mov	r0, r3
 800349c:	f7ff ff0c 	bl	80032b8 <LL_ADC_IsInternalRegulatorEnabled>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d115      	bne.n	80034d2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7ff fef0 	bl	8003290 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034b0:	4b87      	ldr	r3, [pc, #540]	; (80036d0 <HAL_ADC_Init+0x290>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	099b      	lsrs	r3, r3, #6
 80034b6:	4a87      	ldr	r2, [pc, #540]	; (80036d4 <HAL_ADC_Init+0x294>)
 80034b8:	fba2 2303 	umull	r2, r3, r2, r3
 80034bc:	099b      	lsrs	r3, r3, #6
 80034be:	3301      	adds	r3, #1
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80034c4:	e002      	b.n	80034cc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	3b01      	subs	r3, #1
 80034ca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1f9      	bne.n	80034c6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7ff feee 	bl	80032b8 <LL_ADC_IsInternalRegulatorEnabled>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d10d      	bne.n	80034fe <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e6:	f043 0210 	orr.w	r2, r3, #16
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034f2:	f043 0201 	orr.w	r2, r3, #1
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff ff62 	bl	80033cc <LL_ADC_REG_IsConversionOngoing>
 8003508:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800350e:	f003 0310 	and.w	r3, r3, #16
 8003512:	2b00      	cmp	r3, #0
 8003514:	f040 80cf 	bne.w	80036b6 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	2b00      	cmp	r3, #0
 800351c:	f040 80cb 	bne.w	80036b6 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003524:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003528:	f043 0202 	orr.w	r2, r3, #2
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff fefb 	bl	8003330 <LL_ADC_IsEnabled>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d115      	bne.n	800356c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003540:	4865      	ldr	r0, [pc, #404]	; (80036d8 <HAL_ADC_Init+0x298>)
 8003542:	f7ff fef5 	bl	8003330 <LL_ADC_IsEnabled>
 8003546:	4604      	mov	r4, r0
 8003548:	4864      	ldr	r0, [pc, #400]	; (80036dc <HAL_ADC_Init+0x29c>)
 800354a:	f7ff fef1 	bl	8003330 <LL_ADC_IsEnabled>
 800354e:	4603      	mov	r3, r0
 8003550:	431c      	orrs	r4, r3
 8003552:	4863      	ldr	r0, [pc, #396]	; (80036e0 <HAL_ADC_Init+0x2a0>)
 8003554:	f7ff feec 	bl	8003330 <LL_ADC_IsEnabled>
 8003558:	4603      	mov	r3, r0
 800355a:	4323      	orrs	r3, r4
 800355c:	2b00      	cmp	r3, #0
 800355e:	d105      	bne.n	800356c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	4619      	mov	r1, r3
 8003566:	485f      	ldr	r0, [pc, #380]	; (80036e4 <HAL_ADC_Init+0x2a4>)
 8003568:	f7ff fd46 	bl	8002ff8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	7e5b      	ldrb	r3, [r3, #25]
 8003570:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003576:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800357c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003582:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 3020 	ldrb.w	r3, [r3, #32]
 800358a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800358c:	4313      	orrs	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003596:	2b01      	cmp	r3, #1
 8003598:	d106      	bne.n	80035a8 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359e:	3b01      	subs	r3, #1
 80035a0:	045b      	lsls	r3, r3, #17
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d009      	beq.n	80035c4 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035bc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	68da      	ldr	r2, [r3, #12]
 80035ca:	4b47      	ldr	r3, [pc, #284]	; (80036e8 <HAL_ADC_Init+0x2a8>)
 80035cc:	4013      	ands	r3, r2
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	6812      	ldr	r2, [r2, #0]
 80035d2:	69b9      	ldr	r1, [r7, #24]
 80035d4:	430b      	orrs	r3, r1
 80035d6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4618      	mov	r0, r3
 80035de:	f7ff fef5 	bl	80033cc <LL_ADC_REG_IsConversionOngoing>
 80035e2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff ff16 	bl	800341a <LL_ADC_INJ_IsConversionOngoing>
 80035ee:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d13d      	bne.n	8003672 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d13a      	bne.n	8003672 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003600:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003608:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800360a:	4313      	orrs	r3, r2
 800360c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003618:	f023 0302 	bic.w	r3, r3, #2
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6812      	ldr	r2, [r2, #0]
 8003620:	69b9      	ldr	r1, [r7, #24]
 8003622:	430b      	orrs	r3, r1
 8003624:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800362c:	2b01      	cmp	r3, #1
 800362e:	d118      	bne.n	8003662 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	691b      	ldr	r3, [r3, #16]
 8003636:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800363a:	f023 0304 	bic.w	r3, r3, #4
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003646:	4311      	orrs	r1, r2
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800364c:	4311      	orrs	r1, r2
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003652:	430a      	orrs	r2, r1
 8003654:	431a      	orrs	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f042 0201 	orr.w	r2, r2, #1
 800365e:	611a      	str	r2, [r3, #16]
 8003660:	e007      	b.n	8003672 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	691a      	ldr	r2, [r3, #16]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 0201 	bic.w	r2, r2, #1
 8003670:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d10c      	bne.n	8003694 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003680:	f023 010f 	bic.w	r1, r3, #15
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	1e5a      	subs	r2, r3, #1
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	631a      	str	r2, [r3, #48]	; 0x30
 8003692:	e007      	b.n	80036a4 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 020f 	bic.w	r2, r2, #15
 80036a2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a8:	f023 0303 	bic.w	r3, r3, #3
 80036ac:	f043 0201 	orr.w	r2, r3, #1
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	655a      	str	r2, [r3, #84]	; 0x54
 80036b4:	e007      	b.n	80036c6 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ba:	f043 0210 	orr.w	r2, r3, #16
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80036c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3724      	adds	r7, #36	; 0x24
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd90      	pop	{r4, r7, pc}
 80036d0:	2000022c 	.word	0x2000022c
 80036d4:	053e2d63 	.word	0x053e2d63
 80036d8:	50040000 	.word	0x50040000
 80036dc:	50040100 	.word	0x50040100
 80036e0:	50040200 	.word	0x50040200
 80036e4:	50040300 	.word	0x50040300
 80036e8:	fff0c007 	.word	0xfff0c007

080036ec <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036f8:	4853      	ldr	r0, [pc, #332]	; (8003848 <HAL_ADC_Start_DMA+0x15c>)
 80036fa:	f7ff fd95 	bl	8003228 <LL_ADC_GetMultimode>
 80036fe:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff fe61 	bl	80033cc <LL_ADC_REG_IsConversionOngoing>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	f040 8093 	bne.w	8003838 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003718:	2b01      	cmp	r3, #1
 800371a:	d101      	bne.n	8003720 <HAL_ADC_Start_DMA+0x34>
 800371c:	2302      	movs	r3, #2
 800371e:	e08e      	b.n	800383e <HAL_ADC_Start_DMA+0x152>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a47      	ldr	r2, [pc, #284]	; (800384c <HAL_ADC_Start_DMA+0x160>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d008      	beq.n	8003744 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d005      	beq.n	8003744 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	2b05      	cmp	r3, #5
 800373c:	d002      	beq.n	8003744 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	2b09      	cmp	r3, #9
 8003742:	d172      	bne.n	800382a <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f000 fdb9 	bl	80042bc <ADC_Enable>
 800374a:	4603      	mov	r3, r0
 800374c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800374e:	7dfb      	ldrb	r3, [r7, #23]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d165      	bne.n	8003820 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003758:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800375c:	f023 0301 	bic.w	r3, r3, #1
 8003760:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a38      	ldr	r2, [pc, #224]	; (8003850 <HAL_ADC_Start_DMA+0x164>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d002      	beq.n	8003778 <HAL_ADC_Start_DMA+0x8c>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	e000      	b.n	800377a <HAL_ADC_Start_DMA+0x8e>
 8003778:	4b36      	ldr	r3, [pc, #216]	; (8003854 <HAL_ADC_Start_DMA+0x168>)
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	6812      	ldr	r2, [r2, #0]
 800377e:	4293      	cmp	r3, r2
 8003780:	d002      	beq.n	8003788 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d105      	bne.n	8003794 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800378c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003798:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d006      	beq.n	80037ae <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037a4:	f023 0206 	bic.w	r2, r3, #6
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	659a      	str	r2, [r3, #88]	; 0x58
 80037ac:	e002      	b.n	80037b4 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037b8:	4a27      	ldr	r2, [pc, #156]	; (8003858 <HAL_ADC_Start_DMA+0x16c>)
 80037ba:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c0:	4a26      	ldr	r2, [pc, #152]	; (800385c <HAL_ADC_Start_DMA+0x170>)
 80037c2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c8:	4a25      	ldr	r2, [pc, #148]	; (8003860 <HAL_ADC_Start_DMA+0x174>)
 80037ca:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	221c      	movs	r2, #28
 80037d2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0210 	orr.w	r2, r2, #16
 80037ea:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f042 0201 	orr.w	r2, r2, #1
 80037fa:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	3340      	adds	r3, #64	; 0x40
 8003806:	4619      	mov	r1, r3
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f001 fc6c 	bl	80050e8 <HAL_DMA_Start_IT>
 8003810:	4603      	mov	r3, r0
 8003812:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4618      	mov	r0, r3
 800381a:	f7ff fdaf 	bl	800337c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800381e:	e00d      	b.n	800383c <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8003828:	e008      	b.n	800383c <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003836:	e001      	b.n	800383c <HAL_ADC_Start_DMA+0x150>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003838:	2302      	movs	r3, #2
 800383a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800383c:	7dfb      	ldrb	r3, [r7, #23]
}
 800383e:	4618      	mov	r0, r3
 8003840:	3718      	adds	r7, #24
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	50040300 	.word	0x50040300
 800384c:	50040200 	.word	0x50040200
 8003850:	50040100 	.word	0x50040100
 8003854:	50040000 	.word	0x50040000
 8003858:	08004487 	.word	0x08004487
 800385c:	0800455f 	.word	0x0800455f
 8003860:	0800457b 	.word	0x0800457b

08003864 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003872:	2b01      	cmp	r3, #1
 8003874:	d101      	bne.n	800387a <HAL_ADC_Stop_DMA+0x16>
 8003876:	2302      	movs	r3, #2
 8003878:	e051      	b.n	800391e <HAL_ADC_Stop_DMA+0xba>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003882:	2103      	movs	r1, #3
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 fc5d 	bl	8004144 <ADC_ConversionStop>
 800388a:	4603      	mov	r3, r0
 800388c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800388e:	7bfb      	ldrb	r3, [r7, #15]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d13f      	bne.n	8003914 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68da      	ldr	r2, [r3, #12]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0201 	bic.w	r2, r2, #1
 80038a2:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038a8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d10f      	bne.n	80038d2 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038b6:	4618      	mov	r0, r3
 80038b8:	f001 fc76 	bl	80051a8 <HAL_DMA_Abort>
 80038bc:	4603      	mov	r3, r0
 80038be:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d005      	beq.n	80038d2 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 0210 	bic.w	r2, r2, #16
 80038e0:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80038e2:	7bfb      	ldrb	r3, [r7, #15]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d105      	bne.n	80038f4 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f000 fd6d 	bl	80043c8 <ADC_Disable>
 80038ee:	4603      	mov	r3, r0
 80038f0:	73fb      	strb	r3, [r7, #15]
 80038f2:	e002      	b.n	80038fa <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 fd67 	bl	80043c8 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80038fa:	7bfb      	ldrb	r3, [r7, #15]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d109      	bne.n	8003914 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003904:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003908:	f023 0301 	bic.w	r3, r3, #1
 800390c:	f043 0201 	orr.w	r2, r3, #1
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800391c:	7bfb      	ldrb	r3, [r7, #15]
}
 800391e:	4618      	mov	r0, r3
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003926:	b480      	push	{r7}
 8003928:	b083      	sub	sp, #12
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr

0800393a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800393a:	b480      	push	{r7}
 800393c:	b083      	sub	sp, #12
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003942:	bf00      	nop
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr

0800394e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800394e:	b480      	push	{r7}
 8003950:	b083      	sub	sp, #12
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003956:	bf00      	nop
 8003958:	370c      	adds	r7, #12
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
	...

08003964 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b0b6      	sub	sp, #216	; 0xd8
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800396e:	2300      	movs	r3, #0
 8003970:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003974:	2300      	movs	r3, #0
 8003976:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800397e:	2b01      	cmp	r3, #1
 8003980:	d101      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x22>
 8003982:	2302      	movs	r3, #2
 8003984:	e3c7      	b.n	8004116 <HAL_ADC_ConfigChannel+0x7b2>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff fd1a 	bl	80033cc <LL_ADC_REG_IsConversionOngoing>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	f040 83a8 	bne.w	80040f0 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	2b05      	cmp	r3, #5
 80039a6:	d824      	bhi.n	80039f2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	3b02      	subs	r3, #2
 80039ae:	2b03      	cmp	r3, #3
 80039b0:	d81b      	bhi.n	80039ea <HAL_ADC_ConfigChannel+0x86>
 80039b2:	a201      	add	r2, pc, #4	; (adr r2, 80039b8 <HAL_ADC_ConfigChannel+0x54>)
 80039b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b8:	080039c9 	.word	0x080039c9
 80039bc:	080039d1 	.word	0x080039d1
 80039c0:	080039d9 	.word	0x080039d9
 80039c4:	080039e1 	.word	0x080039e1
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	220c      	movs	r2, #12
 80039cc:	605a      	str	r2, [r3, #4]
          break;
 80039ce:	e011      	b.n	80039f4 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	2212      	movs	r2, #18
 80039d4:	605a      	str	r2, [r3, #4]
          break;
 80039d6:	e00d      	b.n	80039f4 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	2218      	movs	r2, #24
 80039dc:	605a      	str	r2, [r3, #4]
          break;
 80039de:	e009      	b.n	80039f4 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039e6:	605a      	str	r2, [r3, #4]
          break;
 80039e8:	e004      	b.n	80039f4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	2206      	movs	r2, #6
 80039ee:	605a      	str	r2, [r3, #4]
          break;
 80039f0:	e000      	b.n	80039f4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80039f2:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6818      	ldr	r0, [r3, #0]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	6859      	ldr	r1, [r3, #4]
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	461a      	mov	r2, r3
 8003a02:	f7ff fb95 	bl	8003130 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7ff fcde 	bl	80033cc <LL_ADC_REG_IsConversionOngoing>
 8003a10:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff fcfe 	bl	800341a <LL_ADC_INJ_IsConversionOngoing>
 8003a1e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a22:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f040 81a6 	bne.w	8003d78 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a2c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f040 81a1 	bne.w	8003d78 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6818      	ldr	r0, [r3, #0]
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	6819      	ldr	r1, [r3, #0]
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	461a      	mov	r2, r3
 8003a44:	f7ff fba0 	bl	8003188 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	695a      	ldr	r2, [r3, #20]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	08db      	lsrs	r3, r3, #3
 8003a54:	f003 0303 	and.w	r3, r3, #3
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	d00a      	beq.n	8003a80 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6818      	ldr	r0, [r3, #0]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	6919      	ldr	r1, [r3, #16]
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003a7a:	f7ff faf1 	bl	8003060 <LL_ADC_SetOffset>
 8003a7e:	e17b      	b.n	8003d78 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2100      	movs	r1, #0
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7ff fb0e 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d10a      	bne.n	8003aac <HAL_ADC_ConfigChannel+0x148>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7ff fb03 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	0e9b      	lsrs	r3, r3, #26
 8003aa6:	f003 021f 	and.w	r2, r3, #31
 8003aaa:	e01e      	b.n	8003aea <HAL_ADC_ConfigChannel+0x186>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7ff faf8 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003ac2:	fa93 f3a3 	rbit	r3, r3
 8003ac6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003aca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003ace:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003ad2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8003ada:	2320      	movs	r3, #32
 8003adc:	e004      	b.n	8003ae8 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8003ade:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003ae2:	fab3 f383 	clz	r3, r3
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d105      	bne.n	8003b02 <HAL_ADC_ConfigChannel+0x19e>
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	0e9b      	lsrs	r3, r3, #26
 8003afc:	f003 031f 	and.w	r3, r3, #31
 8003b00:	e018      	b.n	8003b34 <HAL_ADC_ConfigChannel+0x1d0>
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003b0e:	fa93 f3a3 	rbit	r3, r3
 8003b12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003b16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003b1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8003b26:	2320      	movs	r3, #32
 8003b28:	e004      	b.n	8003b34 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8003b2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003b2e:	fab3 f383 	clz	r3, r3
 8003b32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d106      	bne.n	8003b46 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	2100      	movs	r1, #0
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7ff fac7 	bl	80030d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2101      	movs	r1, #1
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff faab 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003b52:	4603      	mov	r3, r0
 8003b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d10a      	bne.n	8003b72 <HAL_ADC_ConfigChannel+0x20e>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2101      	movs	r1, #1
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7ff faa0 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	0e9b      	lsrs	r3, r3, #26
 8003b6c:	f003 021f 	and.w	r2, r3, #31
 8003b70:	e01e      	b.n	8003bb0 <HAL_ADC_ConfigChannel+0x24c>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2101      	movs	r1, #1
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7ff fa95 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b84:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003b88:	fa93 f3a3 	rbit	r3, r3
 8003b8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003b90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003b98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8003ba0:	2320      	movs	r3, #32
 8003ba2:	e004      	b.n	8003bae <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8003ba4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003ba8:	fab3 f383 	clz	r3, r3
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d105      	bne.n	8003bc8 <HAL_ADC_ConfigChannel+0x264>
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	0e9b      	lsrs	r3, r3, #26
 8003bc2:	f003 031f 	and.w	r3, r3, #31
 8003bc6:	e018      	b.n	8003bfa <HAL_ADC_ConfigChannel+0x296>
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003bd4:	fa93 f3a3 	rbit	r3, r3
 8003bd8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003bdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003be0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003be4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8003bec:	2320      	movs	r3, #32
 8003bee:	e004      	b.n	8003bfa <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8003bf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003bf4:	fab3 f383 	clz	r3, r3
 8003bf8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d106      	bne.n	8003c0c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2200      	movs	r2, #0
 8003c04:	2101      	movs	r1, #1
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7ff fa64 	bl	80030d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2102      	movs	r1, #2
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7ff fa48 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10a      	bne.n	8003c38 <HAL_ADC_ConfigChannel+0x2d4>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2102      	movs	r1, #2
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7ff fa3d 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	0e9b      	lsrs	r3, r3, #26
 8003c32:	f003 021f 	and.w	r2, r3, #31
 8003c36:	e01e      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x312>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2102      	movs	r1, #2
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7ff fa32 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003c44:	4603      	mov	r3, r0
 8003c46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003c4e:	fa93 f3a3 	rbit	r3, r3
 8003c52:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003c56:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003c5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d101      	bne.n	8003c6a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8003c66:	2320      	movs	r3, #32
 8003c68:	e004      	b.n	8003c74 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8003c6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003c6e:	fab3 f383 	clz	r3, r3
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d105      	bne.n	8003c8e <HAL_ADC_ConfigChannel+0x32a>
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	0e9b      	lsrs	r3, r3, #26
 8003c88:	f003 031f 	and.w	r3, r3, #31
 8003c8c:	e016      	b.n	8003cbc <HAL_ADC_ConfigChannel+0x358>
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003c9a:	fa93 f3a3 	rbit	r3, r3
 8003c9e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003ca0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003ca2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003ca6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8003cae:	2320      	movs	r3, #32
 8003cb0:	e004      	b.n	8003cbc <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8003cb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003cb6:	fab3 f383 	clz	r3, r3
 8003cba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d106      	bne.n	8003cce <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	2102      	movs	r1, #2
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7ff fa03 	bl	80030d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2103      	movs	r1, #3
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7ff f9e7 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10a      	bne.n	8003cfa <HAL_ADC_ConfigChannel+0x396>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2103      	movs	r1, #3
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7ff f9dc 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	0e9b      	lsrs	r3, r3, #26
 8003cf4:	f003 021f 	and.w	r2, r3, #31
 8003cf8:	e017      	b.n	8003d2a <HAL_ADC_ConfigChannel+0x3c6>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2103      	movs	r1, #3
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff f9d1 	bl	80030a8 <LL_ADC_GetOffsetChannel>
 8003d06:	4603      	mov	r3, r0
 8003d08:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d0c:	fa93 f3a3 	rbit	r3, r3
 8003d10:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003d12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d14:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003d16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8003d1c:	2320      	movs	r3, #32
 8003d1e:	e003      	b.n	8003d28 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8003d20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d22:	fab3 f383 	clz	r3, r3
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d105      	bne.n	8003d42 <HAL_ADC_ConfigChannel+0x3de>
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	0e9b      	lsrs	r3, r3, #26
 8003d3c:	f003 031f 	and.w	r3, r3, #31
 8003d40:	e011      	b.n	8003d66 <HAL_ADC_ConfigChannel+0x402>
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003d4a:	fa93 f3a3 	rbit	r3, r3
 8003d4e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003d50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d52:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003d54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8003d5a:	2320      	movs	r3, #32
 8003d5c:	e003      	b.n	8003d66 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8003d5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d60:	fab3 f383 	clz	r3, r3
 8003d64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d106      	bne.n	8003d78 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2103      	movs	r1, #3
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7ff f9ae 	bl	80030d4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f7ff fad7 	bl	8003330 <LL_ADC_IsEnabled>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f040 813f 	bne.w	8004008 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	6819      	ldr	r1, [r3, #0]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	461a      	mov	r2, r3
 8003d98:	f7ff fa22 	bl	80031e0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	4a8e      	ldr	r2, [pc, #568]	; (8003fdc <HAL_ADC_ConfigChannel+0x678>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	f040 8130 	bne.w	8004008 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d10b      	bne.n	8003dd0 <HAL_ADC_ConfigChannel+0x46c>
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	0e9b      	lsrs	r3, r3, #26
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	f003 031f 	and.w	r3, r3, #31
 8003dc4:	2b09      	cmp	r3, #9
 8003dc6:	bf94      	ite	ls
 8003dc8:	2301      	movls	r3, #1
 8003dca:	2300      	movhi	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	e019      	b.n	8003e04 <HAL_ADC_ConfigChannel+0x4a0>
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003dd8:	fa93 f3a3 	rbit	r3, r3
 8003ddc:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003dde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003de0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003de2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d101      	bne.n	8003dec <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003de8:	2320      	movs	r3, #32
 8003dea:	e003      	b.n	8003df4 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8003dec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003dee:	fab3 f383 	clz	r3, r3
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	3301      	adds	r3, #1
 8003df6:	f003 031f 	and.w	r3, r3, #31
 8003dfa:	2b09      	cmp	r3, #9
 8003dfc:	bf94      	ite	ls
 8003dfe:	2301      	movls	r3, #1
 8003e00:	2300      	movhi	r3, #0
 8003e02:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d079      	beq.n	8003efc <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d107      	bne.n	8003e24 <HAL_ADC_ConfigChannel+0x4c0>
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	0e9b      	lsrs	r3, r3, #26
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	069b      	lsls	r3, r3, #26
 8003e1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e22:	e015      	b.n	8003e50 <HAL_ADC_ConfigChannel+0x4ec>
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e2c:	fa93 f3a3 	rbit	r3, r3
 8003e30:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003e32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e34:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003e36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8003e3c:	2320      	movs	r3, #32
 8003e3e:	e003      	b.n	8003e48 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8003e40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e42:	fab3 f383 	clz	r3, r3
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	3301      	adds	r3, #1
 8003e4a:	069b      	lsls	r3, r3, #26
 8003e4c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d109      	bne.n	8003e70 <HAL_ADC_ConfigChannel+0x50c>
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	0e9b      	lsrs	r3, r3, #26
 8003e62:	3301      	adds	r3, #1
 8003e64:	f003 031f 	and.w	r3, r3, #31
 8003e68:	2101      	movs	r1, #1
 8003e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6e:	e017      	b.n	8003ea0 <HAL_ADC_ConfigChannel+0x53c>
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e78:	fa93 f3a3 	rbit	r3, r3
 8003e7c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003e7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e80:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003e82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8003e88:	2320      	movs	r3, #32
 8003e8a:	e003      	b.n	8003e94 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8003e8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e8e:	fab3 f383 	clz	r3, r3
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	3301      	adds	r3, #1
 8003e96:	f003 031f 	and.w	r3, r3, #31
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea0:	ea42 0103 	orr.w	r1, r2, r3
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d10a      	bne.n	8003ec6 <HAL_ADC_ConfigChannel+0x562>
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	0e9b      	lsrs	r3, r3, #26
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	f003 021f 	and.w	r2, r3, #31
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	4413      	add	r3, r2
 8003ec2:	051b      	lsls	r3, r3, #20
 8003ec4:	e018      	b.n	8003ef8 <HAL_ADC_ConfigChannel+0x594>
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ece:	fa93 f3a3 	rbit	r3, r3
 8003ed2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003ed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003ed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8003ede:	2320      	movs	r3, #32
 8003ee0:	e003      	b.n	8003eea <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8003ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ee4:	fab3 f383 	clz	r3, r3
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	3301      	adds	r3, #1
 8003eec:	f003 021f 	and.w	r2, r3, #31
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	4413      	add	r3, r2
 8003ef6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ef8:	430b      	orrs	r3, r1
 8003efa:	e080      	b.n	8003ffe <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d107      	bne.n	8003f18 <HAL_ADC_ConfigChannel+0x5b4>
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	0e9b      	lsrs	r3, r3, #26
 8003f0e:	3301      	adds	r3, #1
 8003f10:	069b      	lsls	r3, r3, #26
 8003f12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f16:	e015      	b.n	8003f44 <HAL_ADC_ConfigChannel+0x5e0>
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f20:	fa93 f3a3 	rbit	r3, r3
 8003f24:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f28:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8003f30:	2320      	movs	r3, #32
 8003f32:	e003      	b.n	8003f3c <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8003f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f36:	fab3 f383 	clz	r3, r3
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	069b      	lsls	r3, r3, #26
 8003f40:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d109      	bne.n	8003f64 <HAL_ADC_ConfigChannel+0x600>
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	0e9b      	lsrs	r3, r3, #26
 8003f56:	3301      	adds	r3, #1
 8003f58:	f003 031f 	and.w	r3, r3, #31
 8003f5c:	2101      	movs	r1, #1
 8003f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f62:	e017      	b.n	8003f94 <HAL_ADC_ConfigChannel+0x630>
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6a:	6a3b      	ldr	r3, [r7, #32]
 8003f6c:	fa93 f3a3 	rbit	r3, r3
 8003f70:	61fb      	str	r3, [r7, #28]
  return result;
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d101      	bne.n	8003f80 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8003f7c:	2320      	movs	r3, #32
 8003f7e:	e003      	b.n	8003f88 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8003f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f82:	fab3 f383 	clz	r3, r3
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	3301      	adds	r3, #1
 8003f8a:	f003 031f 	and.w	r3, r3, #31
 8003f8e:	2101      	movs	r1, #1
 8003f90:	fa01 f303 	lsl.w	r3, r1, r3
 8003f94:	ea42 0103 	orr.w	r1, r2, r3
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d10d      	bne.n	8003fc0 <HAL_ADC_ConfigChannel+0x65c>
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	0e9b      	lsrs	r3, r3, #26
 8003faa:	3301      	adds	r3, #1
 8003fac:	f003 021f 	and.w	r2, r3, #31
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	005b      	lsls	r3, r3, #1
 8003fb4:	4413      	add	r3, r2
 8003fb6:	3b1e      	subs	r3, #30
 8003fb8:	051b      	lsls	r3, r3, #20
 8003fba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003fbe:	e01d      	b.n	8003ffc <HAL_ADC_ConfigChannel+0x698>
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	fa93 f3a3 	rbit	r3, r3
 8003fcc:	613b      	str	r3, [r7, #16]
  return result;
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d103      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003fd8:	2320      	movs	r3, #32
 8003fda:	e005      	b.n	8003fe8 <HAL_ADC_ConfigChannel+0x684>
 8003fdc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	fab3 f383 	clz	r3, r3
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	3301      	adds	r3, #1
 8003fea:	f003 021f 	and.w	r2, r3, #31
 8003fee:	4613      	mov	r3, r2
 8003ff0:	005b      	lsls	r3, r3, #1
 8003ff2:	4413      	add	r3, r2
 8003ff4:	3b1e      	subs	r3, #30
 8003ff6:	051b      	lsls	r3, r3, #20
 8003ff8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ffc:	430b      	orrs	r3, r1
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	6892      	ldr	r2, [r2, #8]
 8004002:	4619      	mov	r1, r3
 8004004:	f7ff f8c0 	bl	8003188 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	4b44      	ldr	r3, [pc, #272]	; (8004120 <HAL_ADC_ConfigChannel+0x7bc>)
 800400e:	4013      	ands	r3, r2
 8004010:	2b00      	cmp	r3, #0
 8004012:	d07a      	beq.n	800410a <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004014:	4843      	ldr	r0, [pc, #268]	; (8004124 <HAL_ADC_ConfigChannel+0x7c0>)
 8004016:	f7ff f815 	bl	8003044 <LL_ADC_GetCommonPathInternalCh>
 800401a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a41      	ldr	r2, [pc, #260]	; (8004128 <HAL_ADC_ConfigChannel+0x7c4>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d12c      	bne.n	8004082 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004028:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800402c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d126      	bne.n	8004082 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a3c      	ldr	r2, [pc, #240]	; (800412c <HAL_ADC_ConfigChannel+0x7c8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d004      	beq.n	8004048 <HAL_ADC_ConfigChannel+0x6e4>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a3b      	ldr	r2, [pc, #236]	; (8004130 <HAL_ADC_ConfigChannel+0x7cc>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d15d      	bne.n	8004104 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004048:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800404c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004050:	4619      	mov	r1, r3
 8004052:	4834      	ldr	r0, [pc, #208]	; (8004124 <HAL_ADC_ConfigChannel+0x7c0>)
 8004054:	f7fe ffe3 	bl	800301e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004058:	4b36      	ldr	r3, [pc, #216]	; (8004134 <HAL_ADC_ConfigChannel+0x7d0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	099b      	lsrs	r3, r3, #6
 800405e:	4a36      	ldr	r2, [pc, #216]	; (8004138 <HAL_ADC_ConfigChannel+0x7d4>)
 8004060:	fba2 2303 	umull	r2, r3, r2, r3
 8004064:	099b      	lsrs	r3, r3, #6
 8004066:	1c5a      	adds	r2, r3, #1
 8004068:	4613      	mov	r3, r2
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	4413      	add	r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004072:	e002      	b.n	800407a <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	3b01      	subs	r3, #1
 8004078:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d1f9      	bne.n	8004074 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004080:	e040      	b.n	8004104 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a2d      	ldr	r2, [pc, #180]	; (800413c <HAL_ADC_ConfigChannel+0x7d8>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d118      	bne.n	80040be <HAL_ADC_ConfigChannel+0x75a>
 800408c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004090:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d112      	bne.n	80040be <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a23      	ldr	r2, [pc, #140]	; (800412c <HAL_ADC_ConfigChannel+0x7c8>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d004      	beq.n	80040ac <HAL_ADC_ConfigChannel+0x748>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a22      	ldr	r2, [pc, #136]	; (8004130 <HAL_ADC_ConfigChannel+0x7cc>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d12d      	bne.n	8004108 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040b4:	4619      	mov	r1, r3
 80040b6:	481b      	ldr	r0, [pc, #108]	; (8004124 <HAL_ADC_ConfigChannel+0x7c0>)
 80040b8:	f7fe ffb1 	bl	800301e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80040bc:	e024      	b.n	8004108 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a1f      	ldr	r2, [pc, #124]	; (8004140 <HAL_ADC_ConfigChannel+0x7dc>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d120      	bne.n	800410a <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80040c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d11a      	bne.n	800410a <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a14      	ldr	r2, [pc, #80]	; (800412c <HAL_ADC_ConfigChannel+0x7c8>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d115      	bne.n	800410a <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80040e6:	4619      	mov	r1, r3
 80040e8:	480e      	ldr	r0, [pc, #56]	; (8004124 <HAL_ADC_ConfigChannel+0x7c0>)
 80040ea:	f7fe ff98 	bl	800301e <LL_ADC_SetCommonPathInternalCh>
 80040ee:	e00c      	b.n	800410a <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f4:	f043 0220 	orr.w	r2, r3, #32
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004102:	e002      	b.n	800410a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004104:	bf00      	nop
 8004106:	e000      	b.n	800410a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004108:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004112:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004116:	4618      	mov	r0, r3
 8004118:	37d8      	adds	r7, #216	; 0xd8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	80080000 	.word	0x80080000
 8004124:	50040300 	.word	0x50040300
 8004128:	c7520000 	.word	0xc7520000
 800412c:	50040000 	.word	0x50040000
 8004130:	50040200 	.word	0x50040200
 8004134:	2000022c 	.word	0x2000022c
 8004138:	053e2d63 	.word	0x053e2d63
 800413c:	cb840000 	.word	0xcb840000
 8004140:	80000001 	.word	0x80000001

08004144 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b088      	sub	sp, #32
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800414e:	2300      	movs	r3, #0
 8004150:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f7ff f936 	bl	80033cc <LL_ADC_REG_IsConversionOngoing>
 8004160:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4618      	mov	r0, r3
 8004168:	f7ff f957 	bl	800341a <LL_ADC_INJ_IsConversionOngoing>
 800416c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d103      	bne.n	800417c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 8098 	beq.w	80042ac <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d02a      	beq.n	80041e0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	7e5b      	ldrb	r3, [r3, #25]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d126      	bne.n	80041e0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	7e1b      	ldrb	r3, [r3, #24]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d122      	bne.n	80041e0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800419a:	2301      	movs	r3, #1
 800419c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800419e:	e014      	b.n	80041ca <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	4a45      	ldr	r2, [pc, #276]	; (80042b8 <ADC_ConversionStop+0x174>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d90d      	bls.n	80041c4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ac:	f043 0210 	orr.w	r2, r3, #16
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b8:	f043 0201 	orr.w	r2, r3, #1
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e074      	b.n	80042ae <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	3301      	adds	r3, #1
 80041c8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d4:	2b40      	cmp	r3, #64	; 0x40
 80041d6:	d1e3      	bne.n	80041a0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2240      	movs	r2, #64	; 0x40
 80041de:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d014      	beq.n	8004210 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff f8ee 	bl	80033cc <LL_ADC_REG_IsConversionOngoing>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d00c      	beq.n	8004210 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7ff f8ab 	bl	8003356 <LL_ADC_IsDisableOngoing>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d104      	bne.n	8004210 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4618      	mov	r0, r3
 800420c:	f7ff f8ca 	bl	80033a4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d014      	beq.n	8004240 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4618      	mov	r0, r3
 800421c:	f7ff f8fd 	bl	800341a <LL_ADC_INJ_IsConversionOngoing>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00c      	beq.n	8004240 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4618      	mov	r0, r3
 800422c:	f7ff f893 	bl	8003356 <LL_ADC_IsDisableOngoing>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d104      	bne.n	8004240 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4618      	mov	r0, r3
 800423c:	f7ff f8d9 	bl	80033f2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	2b02      	cmp	r3, #2
 8004244:	d005      	beq.n	8004252 <ADC_ConversionStop+0x10e>
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	2b03      	cmp	r3, #3
 800424a:	d105      	bne.n	8004258 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800424c:	230c      	movs	r3, #12
 800424e:	617b      	str	r3, [r7, #20]
        break;
 8004250:	e005      	b.n	800425e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004252:	2308      	movs	r3, #8
 8004254:	617b      	str	r3, [r7, #20]
        break;
 8004256:	e002      	b.n	800425e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004258:	2304      	movs	r3, #4
 800425a:	617b      	str	r3, [r7, #20]
        break;
 800425c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800425e:	f7fe fe9b 	bl	8002f98 <HAL_GetTick>
 8004262:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004264:	e01b      	b.n	800429e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004266:	f7fe fe97 	bl	8002f98 <HAL_GetTick>
 800426a:	4602      	mov	r2, r0
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	2b05      	cmp	r3, #5
 8004272:	d914      	bls.n	800429e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	689a      	ldr	r2, [r3, #8]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	4013      	ands	r3, r2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00d      	beq.n	800429e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004286:	f043 0210 	orr.w	r2, r3, #16
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004292:	f043 0201 	orr.w	r2, r3, #1
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e007      	b.n	80042ae <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	4013      	ands	r3, r2
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d1dc      	bne.n	8004266 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3720      	adds	r7, #32
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	a33fffff 	.word	0xa33fffff

080042bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80042c4:	2300      	movs	r3, #0
 80042c6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7ff f82f 	bl	8003330 <LL_ADC_IsEnabled>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d169      	bne.n	80043ac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	689a      	ldr	r2, [r3, #8]
 80042de:	4b36      	ldr	r3, [pc, #216]	; (80043b8 <ADC_Enable+0xfc>)
 80042e0:	4013      	ands	r3, r2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00d      	beq.n	8004302 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ea:	f043 0210 	orr.w	r2, r3, #16
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042f6:	f043 0201 	orr.w	r2, r3, #1
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e055      	b.n	80043ae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4618      	mov	r0, r3
 8004308:	f7fe ffea 	bl	80032e0 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800430c:	482b      	ldr	r0, [pc, #172]	; (80043bc <ADC_Enable+0x100>)
 800430e:	f7fe fe99 	bl	8003044 <LL_ADC_GetCommonPathInternalCh>
 8004312:	4603      	mov	r3, r0
 8004314:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d013      	beq.n	8004344 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800431c:	4b28      	ldr	r3, [pc, #160]	; (80043c0 <ADC_Enable+0x104>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	099b      	lsrs	r3, r3, #6
 8004322:	4a28      	ldr	r2, [pc, #160]	; (80043c4 <ADC_Enable+0x108>)
 8004324:	fba2 2303 	umull	r2, r3, r2, r3
 8004328:	099b      	lsrs	r3, r3, #6
 800432a:	1c5a      	adds	r2, r3, #1
 800432c:	4613      	mov	r3, r2
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	4413      	add	r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004336:	e002      	b.n	800433e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	3b01      	subs	r3, #1
 800433c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f9      	bne.n	8004338 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004344:	f7fe fe28 	bl	8002f98 <HAL_GetTick>
 8004348:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800434a:	e028      	b.n	800439e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4618      	mov	r0, r3
 8004352:	f7fe ffed 	bl	8003330 <LL_ADC_IsEnabled>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d104      	bne.n	8004366 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4618      	mov	r0, r3
 8004362:	f7fe ffbd 	bl	80032e0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004366:	f7fe fe17 	bl	8002f98 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b02      	cmp	r3, #2
 8004372:	d914      	bls.n	800439e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b01      	cmp	r3, #1
 8004380:	d00d      	beq.n	800439e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004386:	f043 0210 	orr.w	r2, r3, #16
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004392:	f043 0201 	orr.w	r2, r3, #1
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e007      	b.n	80043ae <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0301 	and.w	r3, r3, #1
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d1cf      	bne.n	800434c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3710      	adds	r7, #16
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	8000003f 	.word	0x8000003f
 80043bc:	50040300 	.word	0x50040300
 80043c0:	2000022c 	.word	0x2000022c
 80043c4:	053e2d63 	.word	0x053e2d63

080043c8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7fe ffbe 	bl	8003356 <LL_ADC_IsDisableOngoing>
 80043da:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f7fe ffa5 	bl	8003330 <LL_ADC_IsEnabled>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d047      	beq.n	800447c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d144      	bne.n	800447c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f003 030d 	and.w	r3, r3, #13
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d10c      	bne.n	800441a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4618      	mov	r0, r3
 8004406:	f7fe ff7f 	bl	8003308 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2203      	movs	r2, #3
 8004410:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004412:	f7fe fdc1 	bl	8002f98 <HAL_GetTick>
 8004416:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004418:	e029      	b.n	800446e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800441e:	f043 0210 	orr.w	r2, r3, #16
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800442a:	f043 0201 	orr.w	r2, r3, #1
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e023      	b.n	800447e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004436:	f7fe fdaf 	bl	8002f98 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	2b02      	cmp	r3, #2
 8004442:	d914      	bls.n	800446e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00d      	beq.n	800446e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004456:	f043 0210 	orr.w	r2, r3, #16
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004462:	f043 0201 	orr.w	r2, r3, #1
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e007      	b.n	800447e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	2b00      	cmp	r3, #0
 800447a:	d1dc      	bne.n	8004436 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}

08004486 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004486:	b580      	push	{r7, lr}
 8004488:	b084      	sub	sp, #16
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004492:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004498:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800449c:	2b00      	cmp	r3, #0
 800449e:	d14b      	bne.n	8004538 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044a4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0308 	and.w	r3, r3, #8
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d021      	beq.n	80044fe <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4618      	mov	r0, r3
 80044c0:	f7fe fe23 	bl	800310a <LL_ADC_REG_IsTriggerSourceSWStart>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d032      	beq.n	8004530 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d12b      	bne.n	8004530 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d11f      	bne.n	8004530 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044f4:	f043 0201 	orr.w	r2, r3, #1
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	655a      	str	r2, [r3, #84]	; 0x54
 80044fc:	e018      	b.n	8004530 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	f003 0302 	and.w	r3, r3, #2
 8004508:	2b00      	cmp	r3, #0
 800450a:	d111      	bne.n	8004530 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004510:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d105      	bne.n	8004530 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004528:	f043 0201 	orr.w	r2, r3, #1
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f7ff f9f8 	bl	8003926 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004536:	e00e      	b.n	8004556 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453c:	f003 0310 	and.w	r3, r3, #16
 8004540:	2b00      	cmp	r3, #0
 8004542:	d003      	beq.n	800454c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f7ff fa02 	bl	800394e <HAL_ADC_ErrorCallback>
}
 800454a:	e004      	b.n	8004556 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	4798      	blx	r3
}
 8004556:	bf00      	nop
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b084      	sub	sp, #16
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800456a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800456c:	68f8      	ldr	r0, [r7, #12]
 800456e:	f7ff f9e4 	bl	800393a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004572:	bf00      	nop
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b084      	sub	sp, #16
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004586:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800458c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004598:	f043 0204 	orr.w	r2, r3, #4
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f7ff f9d4 	bl	800394e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045a6:	bf00      	nop
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}

080045ae <LL_ADC_IsEnabled>:
{
 80045ae:	b480      	push	{r7}
 80045b0:	b083      	sub	sp, #12
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d101      	bne.n	80045c6 <LL_ADC_IsEnabled+0x18>
 80045c2:	2301      	movs	r3, #1
 80045c4:	e000      	b.n	80045c8 <LL_ADC_IsEnabled+0x1a>
 80045c6:	2300      	movs	r3, #0
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <LL_ADC_REG_IsConversionOngoing>:
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b04      	cmp	r3, #4
 80045e6:	d101      	bne.n	80045ec <LL_ADC_REG_IsConversionOngoing+0x18>
 80045e8:	2301      	movs	r3, #1
 80045ea:	e000      	b.n	80045ee <LL_ADC_REG_IsConversionOngoing+0x1a>
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
	...

080045fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80045fc:	b590      	push	{r4, r7, lr}
 80045fe:	b09f      	sub	sp, #124	; 0x7c
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004606:	2300      	movs	r3, #0
 8004608:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004612:	2b01      	cmp	r3, #1
 8004614:	d101      	bne.n	800461a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004616:	2302      	movs	r3, #2
 8004618:	e093      	b.n	8004742 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2201      	movs	r2, #1
 800461e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004622:	2300      	movs	r3, #0
 8004624:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004626:	2300      	movs	r3, #0
 8004628:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a47      	ldr	r2, [pc, #284]	; (800474c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d102      	bne.n	800463a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004634:	4b46      	ldr	r3, [pc, #280]	; (8004750 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004636:	60bb      	str	r3, [r7, #8]
 8004638:	e001      	b.n	800463e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800463a:	2300      	movs	r3, #0
 800463c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d10b      	bne.n	800465c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004648:	f043 0220 	orr.w	r2, r3, #32
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e072      	b.n	8004742 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	4618      	mov	r0, r3
 8004660:	f7ff ffb8 	bl	80045d4 <LL_ADC_REG_IsConversionOngoing>
 8004664:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4618      	mov	r0, r3
 800466c:	f7ff ffb2 	bl	80045d4 <LL_ADC_REG_IsConversionOngoing>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d154      	bne.n	8004720 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004676:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004678:	2b00      	cmp	r3, #0
 800467a:	d151      	bne.n	8004720 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800467c:	4b35      	ldr	r3, [pc, #212]	; (8004754 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800467e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d02c      	beq.n	80046e2 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004688:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	6859      	ldr	r1, [r3, #4]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800469a:	035b      	lsls	r3, r3, #13
 800469c:	430b      	orrs	r3, r1
 800469e:	431a      	orrs	r2, r3
 80046a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046a2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046a4:	4829      	ldr	r0, [pc, #164]	; (800474c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80046a6:	f7ff ff82 	bl	80045ae <LL_ADC_IsEnabled>
 80046aa:	4604      	mov	r4, r0
 80046ac:	4828      	ldr	r0, [pc, #160]	; (8004750 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80046ae:	f7ff ff7e 	bl	80045ae <LL_ADC_IsEnabled>
 80046b2:	4603      	mov	r3, r0
 80046b4:	431c      	orrs	r4, r3
 80046b6:	4828      	ldr	r0, [pc, #160]	; (8004758 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80046b8:	f7ff ff79 	bl	80045ae <LL_ADC_IsEnabled>
 80046bc:	4603      	mov	r3, r0
 80046be:	4323      	orrs	r3, r4
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d137      	bne.n	8004734 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80046c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80046cc:	f023 030f 	bic.w	r3, r3, #15
 80046d0:	683a      	ldr	r2, [r7, #0]
 80046d2:	6811      	ldr	r1, [r2, #0]
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	6892      	ldr	r2, [r2, #8]
 80046d8:	430a      	orrs	r2, r1
 80046da:	431a      	orrs	r2, r3
 80046dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046de:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80046e0:	e028      	b.n	8004734 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80046e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80046ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046ec:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046ee:	4817      	ldr	r0, [pc, #92]	; (800474c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80046f0:	f7ff ff5d 	bl	80045ae <LL_ADC_IsEnabled>
 80046f4:	4604      	mov	r4, r0
 80046f6:	4816      	ldr	r0, [pc, #88]	; (8004750 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80046f8:	f7ff ff59 	bl	80045ae <LL_ADC_IsEnabled>
 80046fc:	4603      	mov	r3, r0
 80046fe:	431c      	orrs	r4, r3
 8004700:	4815      	ldr	r0, [pc, #84]	; (8004758 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8004702:	f7ff ff54 	bl	80045ae <LL_ADC_IsEnabled>
 8004706:	4603      	mov	r3, r0
 8004708:	4323      	orrs	r3, r4
 800470a:	2b00      	cmp	r3, #0
 800470c:	d112      	bne.n	8004734 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800470e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004716:	f023 030f 	bic.w	r3, r3, #15
 800471a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800471c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800471e:	e009      	b.n	8004734 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004724:	f043 0220 	orr.w	r2, r3, #32
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004732:	e000      	b.n	8004736 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004734:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800473e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004742:	4618      	mov	r0, r3
 8004744:	377c      	adds	r7, #124	; 0x7c
 8004746:	46bd      	mov	sp, r7
 8004748:	bd90      	pop	{r4, r7, pc}
 800474a:	bf00      	nop
 800474c:	50040000 	.word	0x50040000
 8004750:	50040100 	.word	0x50040100
 8004754:	50040300 	.word	0x50040300
 8004758:	50040200 	.word	0x50040200

0800475c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f003 0307 	and.w	r3, r3, #7
 800476a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800476c:	4b0c      	ldr	r3, [pc, #48]	; (80047a0 <__NVIC_SetPriorityGrouping+0x44>)
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004772:	68ba      	ldr	r2, [r7, #8]
 8004774:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004778:	4013      	ands	r3, r2
 800477a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004784:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004788:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800478c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800478e:	4a04      	ldr	r2, [pc, #16]	; (80047a0 <__NVIC_SetPriorityGrouping+0x44>)
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	60d3      	str	r3, [r2, #12]
}
 8004794:	bf00      	nop
 8004796:	3714      	adds	r7, #20
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr
 80047a0:	e000ed00 	.word	0xe000ed00

080047a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047a8:	4b04      	ldr	r3, [pc, #16]	; (80047bc <__NVIC_GetPriorityGrouping+0x18>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	0a1b      	lsrs	r3, r3, #8
 80047ae:	f003 0307 	and.w	r3, r3, #7
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr
 80047bc:	e000ed00 	.word	0xe000ed00

080047c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	4603      	mov	r3, r0
 80047c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	db0b      	blt.n	80047ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047d2:	79fb      	ldrb	r3, [r7, #7]
 80047d4:	f003 021f 	and.w	r2, r3, #31
 80047d8:	4907      	ldr	r1, [pc, #28]	; (80047f8 <__NVIC_EnableIRQ+0x38>)
 80047da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047de:	095b      	lsrs	r3, r3, #5
 80047e0:	2001      	movs	r0, #1
 80047e2:	fa00 f202 	lsl.w	r2, r0, r2
 80047e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop
 80047f8:	e000e100 	.word	0xe000e100

080047fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	4603      	mov	r3, r0
 8004804:	6039      	str	r1, [r7, #0]
 8004806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800480c:	2b00      	cmp	r3, #0
 800480e:	db0a      	blt.n	8004826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	b2da      	uxtb	r2, r3
 8004814:	490c      	ldr	r1, [pc, #48]	; (8004848 <__NVIC_SetPriority+0x4c>)
 8004816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800481a:	0112      	lsls	r2, r2, #4
 800481c:	b2d2      	uxtb	r2, r2
 800481e:	440b      	add	r3, r1
 8004820:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004824:	e00a      	b.n	800483c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	b2da      	uxtb	r2, r3
 800482a:	4908      	ldr	r1, [pc, #32]	; (800484c <__NVIC_SetPriority+0x50>)
 800482c:	79fb      	ldrb	r3, [r7, #7]
 800482e:	f003 030f 	and.w	r3, r3, #15
 8004832:	3b04      	subs	r3, #4
 8004834:	0112      	lsls	r2, r2, #4
 8004836:	b2d2      	uxtb	r2, r2
 8004838:	440b      	add	r3, r1
 800483a:	761a      	strb	r2, [r3, #24]
}
 800483c:	bf00      	nop
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr
 8004848:	e000e100 	.word	0xe000e100
 800484c:	e000ed00 	.word	0xe000ed00

08004850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004850:	b480      	push	{r7}
 8004852:	b089      	sub	sp, #36	; 0x24
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f003 0307 	and.w	r3, r3, #7
 8004862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	f1c3 0307 	rsb	r3, r3, #7
 800486a:	2b04      	cmp	r3, #4
 800486c:	bf28      	it	cs
 800486e:	2304      	movcs	r3, #4
 8004870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	3304      	adds	r3, #4
 8004876:	2b06      	cmp	r3, #6
 8004878:	d902      	bls.n	8004880 <NVIC_EncodePriority+0x30>
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	3b03      	subs	r3, #3
 800487e:	e000      	b.n	8004882 <NVIC_EncodePriority+0x32>
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004884:	f04f 32ff 	mov.w	r2, #4294967295
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	fa02 f303 	lsl.w	r3, r2, r3
 800488e:	43da      	mvns	r2, r3
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	401a      	ands	r2, r3
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004898:	f04f 31ff 	mov.w	r1, #4294967295
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	fa01 f303 	lsl.w	r3, r1, r3
 80048a2:	43d9      	mvns	r1, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048a8:	4313      	orrs	r3, r2
         );
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3724      	adds	r7, #36	; 0x24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr

080048b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048b6:	b580      	push	{r7, lr}
 80048b8:	b082      	sub	sp, #8
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f7ff ff4c 	bl	800475c <__NVIC_SetPriorityGrouping>
}
 80048c4:	bf00      	nop
 80048c6:	3708      	adds	r7, #8
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	4603      	mov	r3, r0
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
 80048d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80048da:	2300      	movs	r3, #0
 80048dc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80048de:	f7ff ff61 	bl	80047a4 <__NVIC_GetPriorityGrouping>
 80048e2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	68b9      	ldr	r1, [r7, #8]
 80048e8:	6978      	ldr	r0, [r7, #20]
 80048ea:	f7ff ffb1 	bl	8004850 <NVIC_EncodePriority>
 80048ee:	4602      	mov	r2, r0
 80048f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048f4:	4611      	mov	r1, r2
 80048f6:	4618      	mov	r0, r3
 80048f8:	f7ff ff80 	bl	80047fc <__NVIC_SetPriority>
}
 80048fc:	bf00      	nop
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	af00      	add	r7, sp, #0
 800490a:	4603      	mov	r3, r0
 800490c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800490e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004912:	4618      	mov	r0, r3
 8004914:	f7ff ff54 	bl	80047c0 <__NVIC_EnableIRQ>
}
 8004918:	bf00      	nop
 800491a:	3708      	adds	r7, #8
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e014      	b.n	800495c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	791b      	ldrb	r3, [r3, #4]
 8004936:	b2db      	uxtb	r3, r3
 8004938:	2b00      	cmp	r3, #0
 800493a:	d105      	bne.n	8004948 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f7fd fe52 	bl	80025ec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2202      	movs	r2, #2
 800494c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3708      	adds	r7, #8
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
 8004970:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8004972:	2300      	movs	r3, #0
 8004974:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	795b      	ldrb	r3, [r3, #5]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d101      	bne.n	8004982 <HAL_DAC_Start_DMA+0x1e>
 800497e:	2302      	movs	r3, #2
 8004980:	e0ab      	b.n	8004ada <HAL_DAC_Start_DMA+0x176>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2201      	movs	r2, #1
 8004986:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2202      	movs	r2, #2
 800498c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d12f      	bne.n	80049f4 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	4a52      	ldr	r2, [pc, #328]	; (8004ae4 <HAL_DAC_Start_DMA+0x180>)
 800499a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	4a51      	ldr	r2, [pc, #324]	; (8004ae8 <HAL_DAC_Start_DMA+0x184>)
 80049a2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	4a50      	ldr	r2, [pc, #320]	; (8004aec <HAL_DAC_Start_DMA+0x188>)
 80049aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80049ba:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80049bc:	6a3b      	ldr	r3, [r7, #32]
 80049be:	2b08      	cmp	r3, #8
 80049c0:	d013      	beq.n	80049ea <HAL_DAC_Start_DMA+0x86>
 80049c2:	6a3b      	ldr	r3, [r7, #32]
 80049c4:	2b08      	cmp	r3, #8
 80049c6:	d845      	bhi.n	8004a54 <HAL_DAC_Start_DMA+0xf0>
 80049c8:	6a3b      	ldr	r3, [r7, #32]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <HAL_DAC_Start_DMA+0x72>
 80049ce:	6a3b      	ldr	r3, [r7, #32]
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d005      	beq.n	80049e0 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80049d4:	e03e      	b.n	8004a54 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	3308      	adds	r3, #8
 80049dc:	613b      	str	r3, [r7, #16]
        break;
 80049de:	e03c      	b.n	8004a5a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	330c      	adds	r3, #12
 80049e6:	613b      	str	r3, [r7, #16]
        break;
 80049e8:	e037      	b.n	8004a5a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	3310      	adds	r3, #16
 80049f0:	613b      	str	r3, [r7, #16]
        break;
 80049f2:	e032      	b.n	8004a5a <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	4a3d      	ldr	r2, [pc, #244]	; (8004af0 <HAL_DAC_Start_DMA+0x18c>)
 80049fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	4a3c      	ldr	r2, [pc, #240]	; (8004af4 <HAL_DAC_Start_DMA+0x190>)
 8004a02:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	4a3b      	ldr	r2, [pc, #236]	; (8004af8 <HAL_DAC_Start_DMA+0x194>)
 8004a0a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004a1a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004a1c:	6a3b      	ldr	r3, [r7, #32]
 8004a1e:	2b08      	cmp	r3, #8
 8004a20:	d013      	beq.n	8004a4a <HAL_DAC_Start_DMA+0xe6>
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	2b08      	cmp	r3, #8
 8004a26:	d817      	bhi.n	8004a58 <HAL_DAC_Start_DMA+0xf4>
 8004a28:	6a3b      	ldr	r3, [r7, #32]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d003      	beq.n	8004a36 <HAL_DAC_Start_DMA+0xd2>
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	2b04      	cmp	r3, #4
 8004a32:	d005      	beq.n	8004a40 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8004a34:	e010      	b.n	8004a58 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	3314      	adds	r3, #20
 8004a3c:	613b      	str	r3, [r7, #16]
        break;
 8004a3e:	e00c      	b.n	8004a5a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	3318      	adds	r3, #24
 8004a46:	613b      	str	r3, [r7, #16]
        break;
 8004a48:	e007      	b.n	8004a5a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	331c      	adds	r3, #28
 8004a50:	613b      	str	r3, [r7, #16]
        break;
 8004a52:	e002      	b.n	8004a5a <HAL_DAC_Start_DMA+0xf6>
        break;
 8004a54:	bf00      	nop
 8004a56:	e000      	b.n	8004a5a <HAL_DAC_Start_DMA+0xf6>
        break;
 8004a58:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d111      	bne.n	8004a84 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a6e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6898      	ldr	r0, [r3, #8]
 8004a74:	6879      	ldr	r1, [r7, #4]
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	f000 fb35 	bl	80050e8 <HAL_DMA_Start_IT>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	75fb      	strb	r3, [r7, #23]
 8004a82:	e010      	b.n	8004aa6 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004a92:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	68d8      	ldr	r0, [r3, #12]
 8004a98:	6879      	ldr	r1, [r7, #4]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	f000 fb23 	bl	80050e8 <HAL_DMA_Start_IT>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004aac:	7dfb      	ldrb	r3, [r7, #23]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d10c      	bne.n	8004acc <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	6819      	ldr	r1, [r3, #0]
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	f003 0310 	and.w	r3, r3, #16
 8004abe:	2201      	movs	r2, #1
 8004ac0:	409a      	lsls	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	601a      	str	r2, [r3, #0]
 8004aca:	e005      	b.n	8004ad8 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	f043 0204 	orr.w	r2, r3, #4
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3718      	adds	r7, #24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	08004df7 	.word	0x08004df7
 8004ae8:	08004e19 	.word	0x08004e19
 8004aec:	08004e35 	.word	0x08004e35
 8004af0:	08004f0d 	.word	0x08004f0d
 8004af4:	08004f2f 	.word	0x08004f2f
 8004af8:	08004f4b 	.word	0x08004f4b

08004afc <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6819      	ldr	r1, [r3, #0]
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	f003 0310 	and.w	r3, r3, #16
 8004b12:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b16:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1a:	43da      	mvns	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	400a      	ands	r2, r1
 8004b22:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6819      	ldr	r1, [r3, #0]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	f003 0310 	and.w	r3, r3, #16
 8004b30:	2201      	movs	r2, #1
 8004b32:	fa02 f303 	lsl.w	r3, r2, r3
 8004b36:	43da      	mvns	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	400a      	ands	r2, r1
 8004b3e:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d10d      	bne.n	8004b62 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 fb2c 	bl	80051a8 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b5e:	601a      	str	r2, [r3, #0]
 8004b60:	e00c      	b.n	8004b7c <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f000 fb1e 	bl	80051a8 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004b7a:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}

08004b86 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b083      	sub	sp, #12
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8004b8e:	bf00      	nop
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr

08004b9a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004b9a:	b480      	push	{r7}
 8004b9c:	b083      	sub	sp, #12
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004ba2:	bf00      	nop
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr

08004bc2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b088      	sub	sp, #32
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	60f8      	str	r0, [r7, #12]
 8004bca:	60b9      	str	r1, [r7, #8]
 8004bcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	795b      	ldrb	r3, [r3, #5]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d101      	bne.n	8004bde <HAL_DAC_ConfigChannel+0x1c>
 8004bda:	2302      	movs	r3, #2
 8004bdc:	e107      	b.n	8004dee <HAL_DAC_ConfigChannel+0x22c>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2201      	movs	r2, #1
 8004be2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2202      	movs	r2, #2
 8004be8:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	d174      	bne.n	8004cdc <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004bf2:	f7fe f9d1 	bl	8002f98 <HAL_GetTick>
 8004bf6:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d134      	bne.n	8004c68 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004bfe:	e011      	b.n	8004c24 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004c00:	f7fe f9ca 	bl	8002f98 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d90a      	bls.n	8004c24 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	691b      	ldr	r3, [r3, #16]
 8004c12:	f043 0208 	orr.w	r2, r3, #8
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2203      	movs	r2, #3
 8004c1e:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e0e4      	b.n	8004dee <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1e6      	bne.n	8004c00 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8004c32:	2001      	movs	r0, #1
 8004c34:	f7fe f9bc 	bl	8002fb0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68ba      	ldr	r2, [r7, #8]
 8004c3e:	6992      	ldr	r2, [r2, #24]
 8004c40:	641a      	str	r2, [r3, #64]	; 0x40
 8004c42:	e01e      	b.n	8004c82 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004c44:	f7fe f9a8 	bl	8002f98 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d90a      	bls.n	8004c68 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	f043 0208 	orr.w	r2, r3, #8
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2203      	movs	r2, #3
 8004c62:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e0c2      	b.n	8004dee <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	dbe8      	blt.n	8004c44 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8004c72:	2001      	movs	r0, #1
 8004c74:	f7fe f99c 	bl	8002fb0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	6992      	ldr	r2, [r2, #24]
 8004c80:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f003 0310 	and.w	r3, r3, #16
 8004c8e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004c92:	fa01 f303 	lsl.w	r3, r1, r3
 8004c96:	43db      	mvns	r3, r3
 8004c98:	ea02 0103 	and.w	r1, r2, r3
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	69da      	ldr	r2, [r3, #28]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f003 0310 	and.w	r3, r3, #16
 8004ca6:	409a      	lsls	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	430a      	orrs	r2, r1
 8004cae:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f003 0310 	and.w	r3, r3, #16
 8004cbc:	21ff      	movs	r1, #255	; 0xff
 8004cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc2:	43db      	mvns	r3, r3
 8004cc4:	ea02 0103 	and.w	r1, r2, r3
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	6a1a      	ldr	r2, [r3, #32]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f003 0310 	and.w	r3, r3, #16
 8004cd2:	409a      	lsls	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d11d      	bne.n	8004d20 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cea:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f003 0310 	and.w	r3, r3, #16
 8004cf2:	221f      	movs	r2, #31
 8004cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf8:	43db      	mvns	r3, r3
 8004cfa:	69ba      	ldr	r2, [r7, #24]
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f003 0310 	and.w	r3, r3, #16
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d12:	69ba      	ldr	r2, [r7, #24]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	69ba      	ldr	r2, [r7, #24]
 8004d1e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d26:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f003 0310 	and.w	r3, r3, #16
 8004d2e:	2207      	movs	r2, #7
 8004d30:	fa02 f303 	lsl.w	r3, r2, r3
 8004d34:	43db      	mvns	r3, r3
 8004d36:	69ba      	ldr	r2, [r7, #24]
 8004d38:	4013      	ands	r3, r2
 8004d3a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	431a      	orrs	r2, r3
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f003 0310 	and.w	r3, r3, #16
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5a:	69ba      	ldr	r2, [r7, #24]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	69ba      	ldr	r2, [r7, #24]
 8004d66:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6819      	ldr	r1, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f003 0310 	and.w	r3, r3, #16
 8004d74:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d78:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7c:	43da      	mvns	r2, r3
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	400a      	ands	r2, r1
 8004d84:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f003 0310 	and.w	r3, r3, #16
 8004d94:	f640 72fc 	movw	r2, #4092	; 0xffc
 8004d98:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9c:	43db      	mvns	r3, r3
 8004d9e:	69ba      	ldr	r2, [r7, #24]
 8004da0:	4013      	ands	r3, r2
 8004da2:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f003 0310 	and.w	r3, r3, #16
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	fa02 f303 	lsl.w	r3, r2, r3
 8004db6:	69ba      	ldr	r2, [r7, #24]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	69ba      	ldr	r2, [r7, #24]
 8004dc2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6819      	ldr	r1, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f003 0310 	and.w	r3, r3, #16
 8004dd0:	22c0      	movs	r2, #192	; 0xc0
 8004dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd6:	43da      	mvns	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	400a      	ands	r2, r1
 8004dde:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2201      	movs	r2, #1
 8004de4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3720      	adds	r7, #32
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}

08004df6 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004df6:	b580      	push	{r7, lr}
 8004df8:	b084      	sub	sp, #16
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e02:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f7ff febe 	bl	8004b86 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	711a      	strb	r2, [r3, #4]
}
 8004e10:	bf00      	nop
 8004e12:	3710      	adds	r7, #16
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}

08004e18 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e24:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f7ff feb7 	bl	8004b9a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004e2c:	bf00      	nop
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e40:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	f043 0204 	orr.w	r2, r3, #4
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f7ff fead 	bl	8004bae <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2201      	movs	r2, #1
 8004e58:	711a      	strb	r2, [r3, #4]
}
 8004e5a:	bf00      	nop
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <HAL_DACEx_NoiseWaveGenerate>:
  *            @arg DAC_LFSRUNMASK_BITS10_0: Unmask DAC channel LFSR bit[10:0] for noise wave generation
  *            @arg DAC_LFSRUNMASK_BITS11_0: Unmask DAC channel LFSR bit[11:0] for noise wave generation
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_NoiseWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b085      	sub	sp, #20
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
 8004e6a:	60b9      	str	r1, [r7, #8]
 8004e6c:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	795b      	ldrb	r3, [r3, #5]
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d101      	bne.n	8004e7a <HAL_DACEx_NoiseWaveGenerate+0x18>
 8004e76:	2302      	movs	r3, #2
 8004e78:	e024      	b.n	8004ec4 <HAL_DACEx_NoiseWaveGenerate+0x62>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2202      	movs	r2, #2
 8004e84:	711a      	strb	r2, [r3, #4]

  /* Enable the noise wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL), (DAC_CR_WAVE1_0 | Amplitude) << (Channel & 0x10UL));
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f003 0310 	and.w	r3, r3, #16
 8004e92:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 8004e96:	fa01 f303 	lsl.w	r3, r1, r3
 8004e9a:	43db      	mvns	r3, r3
 8004e9c:	ea02 0103 	and.w	r1, r2, r3
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	f003 0310 	and.w	r3, r3, #16
 8004eac:	409a      	lsls	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3714      	adds	r7, #20
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f18:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f7ff ffd8 	bl	8004ed0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2201      	movs	r2, #1
 8004f24:	711a      	strb	r2, [r3, #4]
}
 8004f26:	bf00      	nop
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004f2e:	b580      	push	{r7, lr}
 8004f30:	b084      	sub	sp, #16
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f3a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f7ff ffd1 	bl	8004ee4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004f42:	bf00      	nop
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b084      	sub	sp, #16
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f56:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	f043 0204 	orr.w	r2, r3, #4
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004f64:	68f8      	ldr	r0, [r7, #12]
 8004f66:	f7ff ffc7 	bl	8004ef8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	711a      	strb	r2, [r3, #4]
}
 8004f70:	bf00      	nop
 8004f72:	3710      	adds	r7, #16
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e098      	b.n	80050bc <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	461a      	mov	r2, r3
 8004f90:	4b4d      	ldr	r3, [pc, #308]	; (80050c8 <HAL_DMA_Init+0x150>)
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d80f      	bhi.n	8004fb6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	4b4b      	ldr	r3, [pc, #300]	; (80050cc <HAL_DMA_Init+0x154>)
 8004f9e:	4413      	add	r3, r2
 8004fa0:	4a4b      	ldr	r2, [pc, #300]	; (80050d0 <HAL_DMA_Init+0x158>)
 8004fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa6:	091b      	lsrs	r3, r3, #4
 8004fa8:	009a      	lsls	r2, r3, #2
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a48      	ldr	r2, [pc, #288]	; (80050d4 <HAL_DMA_Init+0x15c>)
 8004fb2:	641a      	str	r2, [r3, #64]	; 0x40
 8004fb4:	e00e      	b.n	8004fd4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	461a      	mov	r2, r3
 8004fbc:	4b46      	ldr	r3, [pc, #280]	; (80050d8 <HAL_DMA_Init+0x160>)
 8004fbe:	4413      	add	r3, r2
 8004fc0:	4a43      	ldr	r2, [pc, #268]	; (80050d0 <HAL_DMA_Init+0x158>)
 8004fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc6:	091b      	lsrs	r3, r3, #4
 8004fc8:	009a      	lsls	r2, r3, #2
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a42      	ldr	r2, [pc, #264]	; (80050dc <HAL_DMA_Init+0x164>)
 8004fd2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004ff8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	691b      	ldr	r3, [r3, #16]
 8004ffe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005004:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005010:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a1b      	ldr	r3, [r3, #32]
 8005016:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	4313      	orrs	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800502e:	d039      	beq.n	80050a4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005034:	4a27      	ldr	r2, [pc, #156]	; (80050d4 <HAL_DMA_Init+0x15c>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d11a      	bne.n	8005070 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800503a:	4b29      	ldr	r3, [pc, #164]	; (80050e0 <HAL_DMA_Init+0x168>)
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005042:	f003 031c 	and.w	r3, r3, #28
 8005046:	210f      	movs	r1, #15
 8005048:	fa01 f303 	lsl.w	r3, r1, r3
 800504c:	43db      	mvns	r3, r3
 800504e:	4924      	ldr	r1, [pc, #144]	; (80050e0 <HAL_DMA_Init+0x168>)
 8005050:	4013      	ands	r3, r2
 8005052:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005054:	4b22      	ldr	r3, [pc, #136]	; (80050e0 <HAL_DMA_Init+0x168>)
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6859      	ldr	r1, [r3, #4]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005060:	f003 031c 	and.w	r3, r3, #28
 8005064:	fa01 f303 	lsl.w	r3, r1, r3
 8005068:	491d      	ldr	r1, [pc, #116]	; (80050e0 <HAL_DMA_Init+0x168>)
 800506a:	4313      	orrs	r3, r2
 800506c:	600b      	str	r3, [r1, #0]
 800506e:	e019      	b.n	80050a4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005070:	4b1c      	ldr	r3, [pc, #112]	; (80050e4 <HAL_DMA_Init+0x16c>)
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005078:	f003 031c 	and.w	r3, r3, #28
 800507c:	210f      	movs	r1, #15
 800507e:	fa01 f303 	lsl.w	r3, r1, r3
 8005082:	43db      	mvns	r3, r3
 8005084:	4917      	ldr	r1, [pc, #92]	; (80050e4 <HAL_DMA_Init+0x16c>)
 8005086:	4013      	ands	r3, r2
 8005088:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800508a:	4b16      	ldr	r3, [pc, #88]	; (80050e4 <HAL_DMA_Init+0x16c>)
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6859      	ldr	r1, [r3, #4]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005096:	f003 031c 	and.w	r3, r3, #28
 800509a:	fa01 f303 	lsl.w	r3, r1, r3
 800509e:	4911      	ldr	r1, [pc, #68]	; (80050e4 <HAL_DMA_Init+0x16c>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80050ba:	2300      	movs	r3, #0
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3714      	adds	r7, #20
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr
 80050c8:	40020407 	.word	0x40020407
 80050cc:	bffdfff8 	.word	0xbffdfff8
 80050d0:	cccccccd 	.word	0xcccccccd
 80050d4:	40020000 	.word	0x40020000
 80050d8:	bffdfbf8 	.word	0xbffdfbf8
 80050dc:	40020400 	.word	0x40020400
 80050e0:	400200a8 	.word	0x400200a8
 80050e4:	400204a8 	.word	0x400204a8

080050e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
 80050f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050f6:	2300      	movs	r3, #0
 80050f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005100:	2b01      	cmp	r3, #1
 8005102:	d101      	bne.n	8005108 <HAL_DMA_Start_IT+0x20>
 8005104:	2302      	movs	r3, #2
 8005106:	e04b      	b.n	80051a0 <HAL_DMA_Start_IT+0xb8>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b01      	cmp	r3, #1
 800511a:	d13a      	bne.n	8005192 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2202      	movs	r2, #2
 8005120:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 0201 	bic.w	r2, r2, #1
 8005138:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 f95f 	bl	8005404 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514a:	2b00      	cmp	r3, #0
 800514c:	d008      	beq.n	8005160 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f042 020e 	orr.w	r2, r2, #14
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	e00f      	b.n	8005180 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f022 0204 	bic.w	r2, r2, #4
 800516e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f042 020a 	orr.w	r2, r2, #10
 800517e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0201 	orr.w	r2, r2, #1
 800518e:	601a      	str	r2, [r3, #0]
 8005190:	e005      	b.n	800519e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800519a:	2302      	movs	r3, #2
 800519c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800519e:	7dfb      	ldrb	r3, [r7, #23]
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3718      	adds	r7, #24
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b085      	sub	sp, #20
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051b0:	2300      	movs	r3, #0
 80051b2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d008      	beq.n	80051d2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2204      	movs	r2, #4
 80051c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e022      	b.n	8005218 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f022 020e 	bic.w	r2, r2, #14
 80051e0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 0201 	bic.w	r2, r2, #1
 80051f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051f6:	f003 021c 	and.w	r2, r3, #28
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fe:	2101      	movs	r1, #1
 8005200:	fa01 f202 	lsl.w	r2, r1, r2
 8005204:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005216:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005218:	4618      	mov	r0, r3
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800522c:	2300      	movs	r3, #0
 800522e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005236:	b2db      	uxtb	r3, r3
 8005238:	2b02      	cmp	r3, #2
 800523a:	d005      	beq.n	8005248 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2204      	movs	r2, #4
 8005240:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	73fb      	strb	r3, [r7, #15]
 8005246:	e029      	b.n	800529c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f022 020e 	bic.w	r2, r2, #14
 8005256:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f022 0201 	bic.w	r2, r2, #1
 8005266:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800526c:	f003 021c 	and.w	r2, r3, #28
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005274:	2101      	movs	r1, #1
 8005276:	fa01 f202 	lsl.w	r2, r1, r2
 800527a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005290:	2b00      	cmp	r3, #0
 8005292:	d003      	beq.n	800529c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	4798      	blx	r3
    }
  }
  return status;
 800529c:	7bfb      	ldrb	r3, [r7, #15]
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}

080052a6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80052a6:	b580      	push	{r7, lr}
 80052a8:	b084      	sub	sp, #16
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c2:	f003 031c 	and.w	r3, r3, #28
 80052c6:	2204      	movs	r2, #4
 80052c8:	409a      	lsls	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	4013      	ands	r3, r2
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d026      	beq.n	8005320 <HAL_DMA_IRQHandler+0x7a>
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	f003 0304 	and.w	r3, r3, #4
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d021      	beq.n	8005320 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 0320 	and.w	r3, r3, #32
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d107      	bne.n	80052fa <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 0204 	bic.w	r2, r2, #4
 80052f8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052fe:	f003 021c 	and.w	r2, r3, #28
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	2104      	movs	r1, #4
 8005308:	fa01 f202 	lsl.w	r2, r1, r2
 800530c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005312:	2b00      	cmp	r3, #0
 8005314:	d071      	beq.n	80053fa <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800531e:	e06c      	b.n	80053fa <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005324:	f003 031c 	and.w	r3, r3, #28
 8005328:	2202      	movs	r2, #2
 800532a:	409a      	lsls	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	4013      	ands	r3, r2
 8005330:	2b00      	cmp	r3, #0
 8005332:	d02e      	beq.n	8005392 <HAL_DMA_IRQHandler+0xec>
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d029      	beq.n	8005392 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0320 	and.w	r3, r3, #32
 8005348:	2b00      	cmp	r3, #0
 800534a:	d10b      	bne.n	8005364 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f022 020a 	bic.w	r2, r2, #10
 800535a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005368:	f003 021c 	and.w	r2, r3, #28
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005370:	2102      	movs	r1, #2
 8005372:	fa01 f202 	lsl.w	r2, r1, r2
 8005376:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005384:	2b00      	cmp	r3, #0
 8005386:	d038      	beq.n	80053fa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005390:	e033      	b.n	80053fa <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005396:	f003 031c 	and.w	r3, r3, #28
 800539a:	2208      	movs	r2, #8
 800539c:	409a      	lsls	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	4013      	ands	r3, r2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d02a      	beq.n	80053fc <HAL_DMA_IRQHandler+0x156>
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	f003 0308 	and.w	r3, r3, #8
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d025      	beq.n	80053fc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 020e 	bic.w	r2, r2, #14
 80053be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053c4:	f003 021c 	and.w	r2, r3, #28
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053cc:	2101      	movs	r1, #1
 80053ce:	fa01 f202 	lsl.w	r2, r1, r2
 80053d2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d004      	beq.n	80053fc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80053fa:	bf00      	nop
 80053fc:	bf00      	nop
}
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
 8005410:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005416:	f003 021c 	and.w	r2, r3, #28
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541e:	2101      	movs	r1, #1
 8005420:	fa01 f202 	lsl.w	r2, r1, r2
 8005424:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	2b10      	cmp	r3, #16
 8005434:	d108      	bne.n	8005448 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005446:	e007      	b.n	8005458 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68ba      	ldr	r2, [r7, #8]
 800544e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	60da      	str	r2, [r3, #12]
}
 8005458:	bf00      	nop
 800545a:	3714      	adds	r7, #20
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005464:	b480      	push	{r7}
 8005466:	b087      	sub	sp, #28
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800546e:	2300      	movs	r3, #0
 8005470:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005472:	e17f      	b.n	8005774 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	2101      	movs	r1, #1
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	fa01 f303 	lsl.w	r3, r1, r3
 8005480:	4013      	ands	r3, r2
 8005482:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2b00      	cmp	r3, #0
 8005488:	f000 8171 	beq.w	800576e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f003 0303 	and.w	r3, r3, #3
 8005494:	2b01      	cmp	r3, #1
 8005496:	d005      	beq.n	80054a4 <HAL_GPIO_Init+0x40>
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f003 0303 	and.w	r3, r3, #3
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d130      	bne.n	8005506 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	005b      	lsls	r3, r3, #1
 80054ae:	2203      	movs	r2, #3
 80054b0:	fa02 f303 	lsl.w	r3, r2, r3
 80054b4:	43db      	mvns	r3, r3
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	4013      	ands	r3, r2
 80054ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	68da      	ldr	r2, [r3, #12]
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	005b      	lsls	r3, r3, #1
 80054c4:	fa02 f303 	lsl.w	r3, r2, r3
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	693a      	ldr	r2, [r7, #16]
 80054d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80054da:	2201      	movs	r2, #1
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	fa02 f303 	lsl.w	r3, r2, r3
 80054e2:	43db      	mvns	r3, r3
 80054e4:	693a      	ldr	r2, [r7, #16]
 80054e6:	4013      	ands	r3, r2
 80054e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	091b      	lsrs	r3, r3, #4
 80054f0:	f003 0201 	and.w	r2, r3, #1
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	fa02 f303 	lsl.w	r3, r2, r3
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f003 0303 	and.w	r3, r3, #3
 800550e:	2b03      	cmp	r3, #3
 8005510:	d118      	bne.n	8005544 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005516:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005518:	2201      	movs	r2, #1
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	fa02 f303 	lsl.w	r3, r2, r3
 8005520:	43db      	mvns	r3, r3
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	4013      	ands	r3, r2
 8005526:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	08db      	lsrs	r3, r3, #3
 800552e:	f003 0201 	and.w	r2, r3, #1
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	fa02 f303 	lsl.w	r3, r2, r3
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	4313      	orrs	r3, r2
 800553c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	f003 0303 	and.w	r3, r3, #3
 800554c:	2b03      	cmp	r3, #3
 800554e:	d017      	beq.n	8005580 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	005b      	lsls	r3, r3, #1
 800555a:	2203      	movs	r2, #3
 800555c:	fa02 f303 	lsl.w	r3, r2, r3
 8005560:	43db      	mvns	r3, r3
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	4013      	ands	r3, r2
 8005566:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	689a      	ldr	r2, [r3, #8]
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	fa02 f303 	lsl.w	r3, r2, r3
 8005574:	693a      	ldr	r2, [r7, #16]
 8005576:	4313      	orrs	r3, r2
 8005578:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	693a      	ldr	r2, [r7, #16]
 800557e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f003 0303 	and.w	r3, r3, #3
 8005588:	2b02      	cmp	r3, #2
 800558a:	d123      	bne.n	80055d4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	08da      	lsrs	r2, r3, #3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	3208      	adds	r2, #8
 8005594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005598:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	f003 0307 	and.w	r3, r3, #7
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	220f      	movs	r2, #15
 80055a4:	fa02 f303 	lsl.w	r3, r2, r3
 80055a8:	43db      	mvns	r3, r3
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	4013      	ands	r3, r2
 80055ae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	691a      	ldr	r2, [r3, #16]
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	f003 0307 	and.w	r3, r3, #7
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	fa02 f303 	lsl.w	r3, r2, r3
 80055c0:	693a      	ldr	r2, [r7, #16]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	08da      	lsrs	r2, r3, #3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	3208      	adds	r2, #8
 80055ce:	6939      	ldr	r1, [r7, #16]
 80055d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	005b      	lsls	r3, r3, #1
 80055de:	2203      	movs	r2, #3
 80055e0:	fa02 f303 	lsl.w	r3, r2, r3
 80055e4:	43db      	mvns	r3, r3
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	4013      	ands	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	f003 0203 	and.w	r2, r3, #3
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	005b      	lsls	r3, r3, #1
 80055f8:	fa02 f303 	lsl.w	r3, r2, r3
 80055fc:	693a      	ldr	r2, [r7, #16]
 80055fe:	4313      	orrs	r3, r2
 8005600:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	693a      	ldr	r2, [r7, #16]
 8005606:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005610:	2b00      	cmp	r3, #0
 8005612:	f000 80ac 	beq.w	800576e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005616:	4b5f      	ldr	r3, [pc, #380]	; (8005794 <HAL_GPIO_Init+0x330>)
 8005618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800561a:	4a5e      	ldr	r2, [pc, #376]	; (8005794 <HAL_GPIO_Init+0x330>)
 800561c:	f043 0301 	orr.w	r3, r3, #1
 8005620:	6613      	str	r3, [r2, #96]	; 0x60
 8005622:	4b5c      	ldr	r3, [pc, #368]	; (8005794 <HAL_GPIO_Init+0x330>)
 8005624:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005626:	f003 0301 	and.w	r3, r3, #1
 800562a:	60bb      	str	r3, [r7, #8]
 800562c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800562e:	4a5a      	ldr	r2, [pc, #360]	; (8005798 <HAL_GPIO_Init+0x334>)
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	089b      	lsrs	r3, r3, #2
 8005634:	3302      	adds	r3, #2
 8005636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800563a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	f003 0303 	and.w	r3, r3, #3
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	220f      	movs	r2, #15
 8005646:	fa02 f303 	lsl.w	r3, r2, r3
 800564a:	43db      	mvns	r3, r3
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	4013      	ands	r3, r2
 8005650:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005658:	d025      	beq.n	80056a6 <HAL_GPIO_Init+0x242>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a4f      	ldr	r2, [pc, #316]	; (800579c <HAL_GPIO_Init+0x338>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d01f      	beq.n	80056a2 <HAL_GPIO_Init+0x23e>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a4e      	ldr	r2, [pc, #312]	; (80057a0 <HAL_GPIO_Init+0x33c>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d019      	beq.n	800569e <HAL_GPIO_Init+0x23a>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a4d      	ldr	r2, [pc, #308]	; (80057a4 <HAL_GPIO_Init+0x340>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d013      	beq.n	800569a <HAL_GPIO_Init+0x236>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a4c      	ldr	r2, [pc, #304]	; (80057a8 <HAL_GPIO_Init+0x344>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d00d      	beq.n	8005696 <HAL_GPIO_Init+0x232>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a4b      	ldr	r2, [pc, #300]	; (80057ac <HAL_GPIO_Init+0x348>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d007      	beq.n	8005692 <HAL_GPIO_Init+0x22e>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a4a      	ldr	r2, [pc, #296]	; (80057b0 <HAL_GPIO_Init+0x34c>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d101      	bne.n	800568e <HAL_GPIO_Init+0x22a>
 800568a:	2306      	movs	r3, #6
 800568c:	e00c      	b.n	80056a8 <HAL_GPIO_Init+0x244>
 800568e:	2307      	movs	r3, #7
 8005690:	e00a      	b.n	80056a8 <HAL_GPIO_Init+0x244>
 8005692:	2305      	movs	r3, #5
 8005694:	e008      	b.n	80056a8 <HAL_GPIO_Init+0x244>
 8005696:	2304      	movs	r3, #4
 8005698:	e006      	b.n	80056a8 <HAL_GPIO_Init+0x244>
 800569a:	2303      	movs	r3, #3
 800569c:	e004      	b.n	80056a8 <HAL_GPIO_Init+0x244>
 800569e:	2302      	movs	r3, #2
 80056a0:	e002      	b.n	80056a8 <HAL_GPIO_Init+0x244>
 80056a2:	2301      	movs	r3, #1
 80056a4:	e000      	b.n	80056a8 <HAL_GPIO_Init+0x244>
 80056a6:	2300      	movs	r3, #0
 80056a8:	697a      	ldr	r2, [r7, #20]
 80056aa:	f002 0203 	and.w	r2, r2, #3
 80056ae:	0092      	lsls	r2, r2, #2
 80056b0:	4093      	lsls	r3, r2
 80056b2:	693a      	ldr	r2, [r7, #16]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80056b8:	4937      	ldr	r1, [pc, #220]	; (8005798 <HAL_GPIO_Init+0x334>)
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	089b      	lsrs	r3, r3, #2
 80056be:	3302      	adds	r3, #2
 80056c0:	693a      	ldr	r2, [r7, #16]
 80056c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80056c6:	4b3b      	ldr	r3, [pc, #236]	; (80057b4 <HAL_GPIO_Init+0x350>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	43db      	mvns	r3, r3
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	4013      	ands	r3, r2
 80056d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d003      	beq.n	80056ea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80056e2:	693a      	ldr	r2, [r7, #16]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80056ea:	4a32      	ldr	r2, [pc, #200]	; (80057b4 <HAL_GPIO_Init+0x350>)
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80056f0:	4b30      	ldr	r3, [pc, #192]	; (80057b4 <HAL_GPIO_Init+0x350>)
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	43db      	mvns	r3, r3
 80056fa:	693a      	ldr	r2, [r7, #16]
 80056fc:	4013      	ands	r3, r2
 80056fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800570c:	693a      	ldr	r2, [r7, #16]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4313      	orrs	r3, r2
 8005712:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005714:	4a27      	ldr	r2, [pc, #156]	; (80057b4 <HAL_GPIO_Init+0x350>)
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800571a:	4b26      	ldr	r3, [pc, #152]	; (80057b4 <HAL_GPIO_Init+0x350>)
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	43db      	mvns	r3, r3
 8005724:	693a      	ldr	r2, [r7, #16]
 8005726:	4013      	ands	r3, r2
 8005728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005736:	693a      	ldr	r2, [r7, #16]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	4313      	orrs	r3, r2
 800573c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800573e:	4a1d      	ldr	r2, [pc, #116]	; (80057b4 <HAL_GPIO_Init+0x350>)
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005744:	4b1b      	ldr	r3, [pc, #108]	; (80057b4 <HAL_GPIO_Init+0x350>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	43db      	mvns	r3, r3
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	4013      	ands	r3, r2
 8005752:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d003      	beq.n	8005768 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	4313      	orrs	r3, r2
 8005766:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005768:	4a12      	ldr	r2, [pc, #72]	; (80057b4 <HAL_GPIO_Init+0x350>)
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	3301      	adds	r3, #1
 8005772:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	fa22 f303 	lsr.w	r3, r2, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	f47f ae78 	bne.w	8005474 <HAL_GPIO_Init+0x10>
  }
}
 8005784:	bf00      	nop
 8005786:	bf00      	nop
 8005788:	371c      	adds	r7, #28
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	40021000 	.word	0x40021000
 8005798:	40010000 	.word	0x40010000
 800579c:	48000400 	.word	0x48000400
 80057a0:	48000800 	.word	0x48000800
 80057a4:	48000c00 	.word	0x48000c00
 80057a8:	48001000 	.word	0x48001000
 80057ac:	48001400 	.word	0x48001400
 80057b0:	48001800 	.word	0x48001800
 80057b4:	40010400 	.word	0x40010400

080057b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80057b8:	b480      	push	{r7}
 80057ba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80057bc:	4b04      	ldr	r3, [pc, #16]	; (80057d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
 80057ce:	bf00      	nop
 80057d0:	40007000 	.word	0x40007000

080057d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b085      	sub	sp, #20
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057e2:	d130      	bne.n	8005846 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80057e4:	4b23      	ldr	r3, [pc, #140]	; (8005874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80057ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057f0:	d038      	beq.n	8005864 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057f2:	4b20      	ldr	r3, [pc, #128]	; (8005874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80057fa:	4a1e      	ldr	r2, [pc, #120]	; (8005874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005800:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005802:	4b1d      	ldr	r3, [pc, #116]	; (8005878 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2232      	movs	r2, #50	; 0x32
 8005808:	fb02 f303 	mul.w	r3, r2, r3
 800580c:	4a1b      	ldr	r2, [pc, #108]	; (800587c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800580e:	fba2 2303 	umull	r2, r3, r2, r3
 8005812:	0c9b      	lsrs	r3, r3, #18
 8005814:	3301      	adds	r3, #1
 8005816:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005818:	e002      	b.n	8005820 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3b01      	subs	r3, #1
 800581e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005820:	4b14      	ldr	r3, [pc, #80]	; (8005874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005822:	695b      	ldr	r3, [r3, #20]
 8005824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005828:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800582c:	d102      	bne.n	8005834 <HAL_PWREx_ControlVoltageScaling+0x60>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d1f2      	bne.n	800581a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005834:	4b0f      	ldr	r3, [pc, #60]	; (8005874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005836:	695b      	ldr	r3, [r3, #20]
 8005838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800583c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005840:	d110      	bne.n	8005864 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e00f      	b.n	8005866 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005846:	4b0b      	ldr	r3, [pc, #44]	; (8005874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800584e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005852:	d007      	beq.n	8005864 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005854:	4b07      	ldr	r3, [pc, #28]	; (8005874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800585c:	4a05      	ldr	r2, [pc, #20]	; (8005874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800585e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005862:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	40007000 	.word	0x40007000
 8005878:	2000022c 	.word	0x2000022c
 800587c:	431bde83 	.word	0x431bde83

08005880 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b088      	sub	sp, #32
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e3ca      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005892:	4b97      	ldr	r3, [pc, #604]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 030c 	and.w	r3, r3, #12
 800589a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800589c:	4b94      	ldr	r3, [pc, #592]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	f003 0303 	and.w	r3, r3, #3
 80058a4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0310 	and.w	r3, r3, #16
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	f000 80e4 	beq.w	8005a7c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d007      	beq.n	80058ca <HAL_RCC_OscConfig+0x4a>
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	2b0c      	cmp	r3, #12
 80058be:	f040 808b 	bne.w	80059d8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	f040 8087 	bne.w	80059d8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80058ca:	4b89      	ldr	r3, [pc, #548]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0302 	and.w	r3, r3, #2
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d005      	beq.n	80058e2 <HAL_RCC_OscConfig+0x62>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	699b      	ldr	r3, [r3, #24]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d101      	bne.n	80058e2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e3a2      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a1a      	ldr	r2, [r3, #32]
 80058e6:	4b82      	ldr	r3, [pc, #520]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0308 	and.w	r3, r3, #8
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d004      	beq.n	80058fc <HAL_RCC_OscConfig+0x7c>
 80058f2:	4b7f      	ldr	r3, [pc, #508]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058fa:	e005      	b.n	8005908 <HAL_RCC_OscConfig+0x88>
 80058fc:	4b7c      	ldr	r3, [pc, #496]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 80058fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005902:	091b      	lsrs	r3, r3, #4
 8005904:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005908:	4293      	cmp	r3, r2
 800590a:	d223      	bcs.n	8005954 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a1b      	ldr	r3, [r3, #32]
 8005910:	4618      	mov	r0, r3
 8005912:	f000 fd87 	bl	8006424 <RCC_SetFlashLatencyFromMSIRange>
 8005916:	4603      	mov	r3, r0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d001      	beq.n	8005920 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e383      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005920:	4b73      	ldr	r3, [pc, #460]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a72      	ldr	r2, [pc, #456]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005926:	f043 0308 	orr.w	r3, r3, #8
 800592a:	6013      	str	r3, [r2, #0]
 800592c:	4b70      	ldr	r3, [pc, #448]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	496d      	ldr	r1, [pc, #436]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 800593a:	4313      	orrs	r3, r2
 800593c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800593e:	4b6c      	ldr	r3, [pc, #432]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	69db      	ldr	r3, [r3, #28]
 800594a:	021b      	lsls	r3, r3, #8
 800594c:	4968      	ldr	r1, [pc, #416]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 800594e:	4313      	orrs	r3, r2
 8005950:	604b      	str	r3, [r1, #4]
 8005952:	e025      	b.n	80059a0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005954:	4b66      	ldr	r3, [pc, #408]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a65      	ldr	r2, [pc, #404]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 800595a:	f043 0308 	orr.w	r3, r3, #8
 800595e:	6013      	str	r3, [r2, #0]
 8005960:	4b63      	ldr	r3, [pc, #396]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a1b      	ldr	r3, [r3, #32]
 800596c:	4960      	ldr	r1, [pc, #384]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 800596e:	4313      	orrs	r3, r2
 8005970:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005972:	4b5f      	ldr	r3, [pc, #380]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	69db      	ldr	r3, [r3, #28]
 800597e:	021b      	lsls	r3, r3, #8
 8005980:	495b      	ldr	r1, [pc, #364]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005982:	4313      	orrs	r3, r2
 8005984:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d109      	bne.n	80059a0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a1b      	ldr	r3, [r3, #32]
 8005990:	4618      	mov	r0, r3
 8005992:	f000 fd47 	bl	8006424 <RCC_SetFlashLatencyFromMSIRange>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d001      	beq.n	80059a0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e343      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80059a0:	f000 fc4a 	bl	8006238 <HAL_RCC_GetSysClockFreq>
 80059a4:	4602      	mov	r2, r0
 80059a6:	4b52      	ldr	r3, [pc, #328]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	091b      	lsrs	r3, r3, #4
 80059ac:	f003 030f 	and.w	r3, r3, #15
 80059b0:	4950      	ldr	r1, [pc, #320]	; (8005af4 <HAL_RCC_OscConfig+0x274>)
 80059b2:	5ccb      	ldrb	r3, [r1, r3]
 80059b4:	f003 031f 	and.w	r3, r3, #31
 80059b8:	fa22 f303 	lsr.w	r3, r2, r3
 80059bc:	4a4e      	ldr	r2, [pc, #312]	; (8005af8 <HAL_RCC_OscConfig+0x278>)
 80059be:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80059c0:	4b4e      	ldr	r3, [pc, #312]	; (8005afc <HAL_RCC_OscConfig+0x27c>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7fc ffd3 	bl	8002970 <HAL_InitTick>
 80059ca:	4603      	mov	r3, r0
 80059cc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80059ce:	7bfb      	ldrb	r3, [r7, #15]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d052      	beq.n	8005a7a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80059d4:	7bfb      	ldrb	r3, [r7, #15]
 80059d6:	e327      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	699b      	ldr	r3, [r3, #24]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d032      	beq.n	8005a46 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80059e0:	4b43      	ldr	r3, [pc, #268]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a42      	ldr	r2, [pc, #264]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 80059e6:	f043 0301 	orr.w	r3, r3, #1
 80059ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80059ec:	f7fd fad4 	bl	8002f98 <HAL_GetTick>
 80059f0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80059f2:	e008      	b.n	8005a06 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80059f4:	f7fd fad0 	bl	8002f98 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d901      	bls.n	8005a06 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e310      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a06:	4b3a      	ldr	r3, [pc, #232]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d0f0      	beq.n	80059f4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a12:	4b37      	ldr	r3, [pc, #220]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a36      	ldr	r2, [pc, #216]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a18:	f043 0308 	orr.w	r3, r3, #8
 8005a1c:	6013      	str	r3, [r2, #0]
 8005a1e:	4b34      	ldr	r3, [pc, #208]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	4931      	ldr	r1, [pc, #196]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a30:	4b2f      	ldr	r3, [pc, #188]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	69db      	ldr	r3, [r3, #28]
 8005a3c:	021b      	lsls	r3, r3, #8
 8005a3e:	492c      	ldr	r1, [pc, #176]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a40:	4313      	orrs	r3, r2
 8005a42:	604b      	str	r3, [r1, #4]
 8005a44:	e01a      	b.n	8005a7c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005a46:	4b2a      	ldr	r3, [pc, #168]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a29      	ldr	r2, [pc, #164]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a4c:	f023 0301 	bic.w	r3, r3, #1
 8005a50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005a52:	f7fd faa1 	bl	8002f98 <HAL_GetTick>
 8005a56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005a58:	e008      	b.n	8005a6c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a5a:	f7fd fa9d 	bl	8002f98 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e2dd      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005a6c:	4b20      	ldr	r3, [pc, #128]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1f0      	bne.n	8005a5a <HAL_RCC_OscConfig+0x1da>
 8005a78:	e000      	b.n	8005a7c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005a7a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0301 	and.w	r3, r3, #1
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d074      	beq.n	8005b72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	2b08      	cmp	r3, #8
 8005a8c:	d005      	beq.n	8005a9a <HAL_RCC_OscConfig+0x21a>
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	2b0c      	cmp	r3, #12
 8005a92:	d10e      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	2b03      	cmp	r3, #3
 8005a98:	d10b      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a9a:	4b15      	ldr	r3, [pc, #84]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d064      	beq.n	8005b70 <HAL_RCC_OscConfig+0x2f0>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d160      	bne.n	8005b70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e2ba      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005aba:	d106      	bne.n	8005aca <HAL_RCC_OscConfig+0x24a>
 8005abc:	4b0c      	ldr	r3, [pc, #48]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a0b      	ldr	r2, [pc, #44]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005ac2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ac6:	6013      	str	r3, [r2, #0]
 8005ac8:	e026      	b.n	8005b18 <HAL_RCC_OscConfig+0x298>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ad2:	d115      	bne.n	8005b00 <HAL_RCC_OscConfig+0x280>
 8005ad4:	4b06      	ldr	r3, [pc, #24]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a05      	ldr	r2, [pc, #20]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005ada:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ade:	6013      	str	r3, [r2, #0]
 8005ae0:	4b03      	ldr	r3, [pc, #12]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a02      	ldr	r2, [pc, #8]	; (8005af0 <HAL_RCC_OscConfig+0x270>)
 8005ae6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aea:	6013      	str	r3, [r2, #0]
 8005aec:	e014      	b.n	8005b18 <HAL_RCC_OscConfig+0x298>
 8005aee:	bf00      	nop
 8005af0:	40021000 	.word	0x40021000
 8005af4:	08011b3c 	.word	0x08011b3c
 8005af8:	2000022c 	.word	0x2000022c
 8005afc:	20000230 	.word	0x20000230
 8005b00:	4ba0      	ldr	r3, [pc, #640]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a9f      	ldr	r2, [pc, #636]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b0a:	6013      	str	r3, [r2, #0]
 8005b0c:	4b9d      	ldr	r3, [pc, #628]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a9c      	ldr	r2, [pc, #624]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005b12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d013      	beq.n	8005b48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b20:	f7fd fa3a 	bl	8002f98 <HAL_GetTick>
 8005b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b26:	e008      	b.n	8005b3a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b28:	f7fd fa36 	bl	8002f98 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	2b64      	cmp	r3, #100	; 0x64
 8005b34:	d901      	bls.n	8005b3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e276      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b3a:	4b92      	ldr	r3, [pc, #584]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d0f0      	beq.n	8005b28 <HAL_RCC_OscConfig+0x2a8>
 8005b46:	e014      	b.n	8005b72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b48:	f7fd fa26 	bl	8002f98 <HAL_GetTick>
 8005b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b4e:	e008      	b.n	8005b62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b50:	f7fd fa22 	bl	8002f98 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	2b64      	cmp	r3, #100	; 0x64
 8005b5c:	d901      	bls.n	8005b62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e262      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b62:	4b88      	ldr	r3, [pc, #544]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1f0      	bne.n	8005b50 <HAL_RCC_OscConfig+0x2d0>
 8005b6e:	e000      	b.n	8005b72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0302 	and.w	r3, r3, #2
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d060      	beq.n	8005c40 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	2b04      	cmp	r3, #4
 8005b82:	d005      	beq.n	8005b90 <HAL_RCC_OscConfig+0x310>
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	2b0c      	cmp	r3, #12
 8005b88:	d119      	bne.n	8005bbe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	d116      	bne.n	8005bbe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b90:	4b7c      	ldr	r3, [pc, #496]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d005      	beq.n	8005ba8 <HAL_RCC_OscConfig+0x328>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d101      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e23f      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ba8:	4b76      	ldr	r3, [pc, #472]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	691b      	ldr	r3, [r3, #16]
 8005bb4:	061b      	lsls	r3, r3, #24
 8005bb6:	4973      	ldr	r1, [pc, #460]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bbc:	e040      	b.n	8005c40 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d023      	beq.n	8005c0e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bc6:	4b6f      	ldr	r3, [pc, #444]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a6e      	ldr	r2, [pc, #440]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005bcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd2:	f7fd f9e1 	bl	8002f98 <HAL_GetTick>
 8005bd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bd8:	e008      	b.n	8005bec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bda:	f7fd f9dd 	bl	8002f98 <HAL_GetTick>
 8005bde:	4602      	mov	r2, r0
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	2b02      	cmp	r3, #2
 8005be6:	d901      	bls.n	8005bec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005be8:	2303      	movs	r3, #3
 8005bea:	e21d      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bec:	4b65      	ldr	r3, [pc, #404]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d0f0      	beq.n	8005bda <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bf8:	4b62      	ldr	r3, [pc, #392]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	061b      	lsls	r3, r3, #24
 8005c06:	495f      	ldr	r1, [pc, #380]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	604b      	str	r3, [r1, #4]
 8005c0c:	e018      	b.n	8005c40 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c0e:	4b5d      	ldr	r3, [pc, #372]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a5c      	ldr	r2, [pc, #368]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005c14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c1a:	f7fd f9bd 	bl	8002f98 <HAL_GetTick>
 8005c1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c20:	e008      	b.n	8005c34 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c22:	f7fd f9b9 	bl	8002f98 <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	1ad3      	subs	r3, r2, r3
 8005c2c:	2b02      	cmp	r3, #2
 8005c2e:	d901      	bls.n	8005c34 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005c30:	2303      	movs	r3, #3
 8005c32:	e1f9      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c34:	4b53      	ldr	r3, [pc, #332]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d1f0      	bne.n	8005c22 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 0308 	and.w	r3, r3, #8
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d03c      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d01c      	beq.n	8005c8e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c54:	4b4b      	ldr	r3, [pc, #300]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c5a:	4a4a      	ldr	r2, [pc, #296]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005c5c:	f043 0301 	orr.w	r3, r3, #1
 8005c60:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c64:	f7fd f998 	bl	8002f98 <HAL_GetTick>
 8005c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c6a:	e008      	b.n	8005c7e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c6c:	f7fd f994 	bl	8002f98 <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d901      	bls.n	8005c7e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e1d4      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c7e:	4b41      	ldr	r3, [pc, #260]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d0ef      	beq.n	8005c6c <HAL_RCC_OscConfig+0x3ec>
 8005c8c:	e01b      	b.n	8005cc6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c8e:	4b3d      	ldr	r3, [pc, #244]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c94:	4a3b      	ldr	r2, [pc, #236]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005c96:	f023 0301 	bic.w	r3, r3, #1
 8005c9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c9e:	f7fd f97b 	bl	8002f98 <HAL_GetTick>
 8005ca2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ca4:	e008      	b.n	8005cb8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ca6:	f7fd f977 	bl	8002f98 <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	d901      	bls.n	8005cb8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e1b7      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005cb8:	4b32      	ldr	r3, [pc, #200]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d1ef      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 0304 	and.w	r3, r3, #4
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	f000 80a6 	beq.w	8005e20 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005cd8:	4b2a      	ldr	r3, [pc, #168]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10d      	bne.n	8005d00 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ce4:	4b27      	ldr	r3, [pc, #156]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ce8:	4a26      	ldr	r2, [pc, #152]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005cea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cee:	6593      	str	r3, [r2, #88]	; 0x58
 8005cf0:	4b24      	ldr	r3, [pc, #144]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cf8:	60bb      	str	r3, [r7, #8]
 8005cfa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d00:	4b21      	ldr	r3, [pc, #132]	; (8005d88 <HAL_RCC_OscConfig+0x508>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d118      	bne.n	8005d3e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d0c:	4b1e      	ldr	r3, [pc, #120]	; (8005d88 <HAL_RCC_OscConfig+0x508>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a1d      	ldr	r2, [pc, #116]	; (8005d88 <HAL_RCC_OscConfig+0x508>)
 8005d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d18:	f7fd f93e 	bl	8002f98 <HAL_GetTick>
 8005d1c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d1e:	e008      	b.n	8005d32 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d20:	f7fd f93a 	bl	8002f98 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	2b02      	cmp	r3, #2
 8005d2c:	d901      	bls.n	8005d32 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e17a      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d32:	4b15      	ldr	r3, [pc, #84]	; (8005d88 <HAL_RCC_OscConfig+0x508>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d0f0      	beq.n	8005d20 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d108      	bne.n	8005d58 <HAL_RCC_OscConfig+0x4d8>
 8005d46:	4b0f      	ldr	r3, [pc, #60]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d4c:	4a0d      	ldr	r2, [pc, #52]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005d4e:	f043 0301 	orr.w	r3, r3, #1
 8005d52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d56:	e029      	b.n	8005dac <HAL_RCC_OscConfig+0x52c>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	2b05      	cmp	r3, #5
 8005d5e:	d115      	bne.n	8005d8c <HAL_RCC_OscConfig+0x50c>
 8005d60:	4b08      	ldr	r3, [pc, #32]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d66:	4a07      	ldr	r2, [pc, #28]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005d68:	f043 0304 	orr.w	r3, r3, #4
 8005d6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d70:	4b04      	ldr	r3, [pc, #16]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d76:	4a03      	ldr	r2, [pc, #12]	; (8005d84 <HAL_RCC_OscConfig+0x504>)
 8005d78:	f043 0301 	orr.w	r3, r3, #1
 8005d7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d80:	e014      	b.n	8005dac <HAL_RCC_OscConfig+0x52c>
 8005d82:	bf00      	nop
 8005d84:	40021000 	.word	0x40021000
 8005d88:	40007000 	.word	0x40007000
 8005d8c:	4b9c      	ldr	r3, [pc, #624]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d92:	4a9b      	ldr	r2, [pc, #620]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005d94:	f023 0301 	bic.w	r3, r3, #1
 8005d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d9c:	4b98      	ldr	r3, [pc, #608]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005da2:	4a97      	ldr	r2, [pc, #604]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005da4:	f023 0304 	bic.w	r3, r3, #4
 8005da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d016      	beq.n	8005de2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005db4:	f7fd f8f0 	bl	8002f98 <HAL_GetTick>
 8005db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005dba:	e00a      	b.n	8005dd2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dbc:	f7fd f8ec 	bl	8002f98 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d901      	bls.n	8005dd2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e12a      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005dd2:	4b8b      	ldr	r3, [pc, #556]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dd8:	f003 0302 	and.w	r3, r3, #2
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d0ed      	beq.n	8005dbc <HAL_RCC_OscConfig+0x53c>
 8005de0:	e015      	b.n	8005e0e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de2:	f7fd f8d9 	bl	8002f98 <HAL_GetTick>
 8005de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005de8:	e00a      	b.n	8005e00 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dea:	f7fd f8d5 	bl	8002f98 <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d901      	bls.n	8005e00 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e113      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e00:	4b7f      	ldr	r3, [pc, #508]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e06:	f003 0302 	and.w	r3, r3, #2
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1ed      	bne.n	8005dea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e0e:	7ffb      	ldrb	r3, [r7, #31]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d105      	bne.n	8005e20 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e14:	4b7a      	ldr	r3, [pc, #488]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e18:	4a79      	ldr	r2, [pc, #484]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005e1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e1e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	f000 80fe 	beq.w	8006026 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	f040 80d0 	bne.w	8005fd4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005e34:	4b72      	ldr	r3, [pc, #456]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f003 0203 	and.w	r2, r3, #3
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d130      	bne.n	8005eaa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e52:	3b01      	subs	r3, #1
 8005e54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d127      	bne.n	8005eaa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e64:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d11f      	bne.n	8005eaa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e70:	687a      	ldr	r2, [r7, #4]
 8005e72:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005e74:	2a07      	cmp	r2, #7
 8005e76:	bf14      	ite	ne
 8005e78:	2201      	movne	r2, #1
 8005e7a:	2200      	moveq	r2, #0
 8005e7c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d113      	bne.n	8005eaa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e8c:	085b      	lsrs	r3, r3, #1
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d109      	bne.n	8005eaa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea0:	085b      	lsrs	r3, r3, #1
 8005ea2:	3b01      	subs	r3, #1
 8005ea4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d06e      	beq.n	8005f88 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	2b0c      	cmp	r3, #12
 8005eae:	d069      	beq.n	8005f84 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005eb0:	4b53      	ldr	r3, [pc, #332]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d105      	bne.n	8005ec8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005ebc:	4b50      	ldr	r3, [pc, #320]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d001      	beq.n	8005ecc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e0ad      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005ecc:	4b4c      	ldr	r3, [pc, #304]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a4b      	ldr	r2, [pc, #300]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005ed2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ed6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005ed8:	f7fd f85e 	bl	8002f98 <HAL_GetTick>
 8005edc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ede:	e008      	b.n	8005ef2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ee0:	f7fd f85a 	bl	8002f98 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	d901      	bls.n	8005ef2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e09a      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ef2:	4b43      	ldr	r3, [pc, #268]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1f0      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005efe:	4b40      	ldr	r3, [pc, #256]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005f00:	68da      	ldr	r2, [r3, #12]
 8005f02:	4b40      	ldr	r3, [pc, #256]	; (8006004 <HAL_RCC_OscConfig+0x784>)
 8005f04:	4013      	ands	r3, r2
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005f0e:	3a01      	subs	r2, #1
 8005f10:	0112      	lsls	r2, r2, #4
 8005f12:	4311      	orrs	r1, r2
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005f18:	0212      	lsls	r2, r2, #8
 8005f1a:	4311      	orrs	r1, r2
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005f20:	0852      	lsrs	r2, r2, #1
 8005f22:	3a01      	subs	r2, #1
 8005f24:	0552      	lsls	r2, r2, #21
 8005f26:	4311      	orrs	r1, r2
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005f2c:	0852      	lsrs	r2, r2, #1
 8005f2e:	3a01      	subs	r2, #1
 8005f30:	0652      	lsls	r2, r2, #25
 8005f32:	4311      	orrs	r1, r2
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f38:	0912      	lsrs	r2, r2, #4
 8005f3a:	0452      	lsls	r2, r2, #17
 8005f3c:	430a      	orrs	r2, r1
 8005f3e:	4930      	ldr	r1, [pc, #192]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005f40:	4313      	orrs	r3, r2
 8005f42:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005f44:	4b2e      	ldr	r3, [pc, #184]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a2d      	ldr	r2, [pc, #180]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005f4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f4e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f50:	4b2b      	ldr	r3, [pc, #172]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	4a2a      	ldr	r2, [pc, #168]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005f56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f5a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005f5c:	f7fd f81c 	bl	8002f98 <HAL_GetTick>
 8005f60:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f62:	e008      	b.n	8005f76 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f64:	f7fd f818 	bl	8002f98 <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d901      	bls.n	8005f76 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	e058      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f76:	4b22      	ldr	r3, [pc, #136]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d0f0      	beq.n	8005f64 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f82:	e050      	b.n	8006026 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e04f      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f88:	4b1d      	ldr	r3, [pc, #116]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d148      	bne.n	8006026 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005f94:	4b1a      	ldr	r3, [pc, #104]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a19      	ldr	r2, [pc, #100]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005f9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f9e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005fa0:	4b17      	ldr	r3, [pc, #92]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	4a16      	ldr	r2, [pc, #88]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005fa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005faa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005fac:	f7fc fff4 	bl	8002f98 <HAL_GetTick>
 8005fb0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fb2:	e008      	b.n	8005fc6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fb4:	f7fc fff0 	bl	8002f98 <HAL_GetTick>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	2b02      	cmp	r3, #2
 8005fc0:	d901      	bls.n	8005fc6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	e030      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fc6:	4b0e      	ldr	r3, [pc, #56]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d0f0      	beq.n	8005fb4 <HAL_RCC_OscConfig+0x734>
 8005fd2:	e028      	b.n	8006026 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	2b0c      	cmp	r3, #12
 8005fd8:	d023      	beq.n	8006022 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fda:	4b09      	ldr	r3, [pc, #36]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a08      	ldr	r2, [pc, #32]	; (8006000 <HAL_RCC_OscConfig+0x780>)
 8005fe0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005fe4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe6:	f7fc ffd7 	bl	8002f98 <HAL_GetTick>
 8005fea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fec:	e00c      	b.n	8006008 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fee:	f7fc ffd3 	bl	8002f98 <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d905      	bls.n	8006008 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	e013      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
 8006000:	40021000 	.word	0x40021000
 8006004:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006008:	4b09      	ldr	r3, [pc, #36]	; (8006030 <HAL_RCC_OscConfig+0x7b0>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d1ec      	bne.n	8005fee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006014:	4b06      	ldr	r3, [pc, #24]	; (8006030 <HAL_RCC_OscConfig+0x7b0>)
 8006016:	68da      	ldr	r2, [r3, #12]
 8006018:	4905      	ldr	r1, [pc, #20]	; (8006030 <HAL_RCC_OscConfig+0x7b0>)
 800601a:	4b06      	ldr	r3, [pc, #24]	; (8006034 <HAL_RCC_OscConfig+0x7b4>)
 800601c:	4013      	ands	r3, r2
 800601e:	60cb      	str	r3, [r1, #12]
 8006020:	e001      	b.n	8006026 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e000      	b.n	8006028 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006026:	2300      	movs	r3, #0
}
 8006028:	4618      	mov	r0, r3
 800602a:	3720      	adds	r7, #32
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}
 8006030:	40021000 	.word	0x40021000
 8006034:	feeefffc 	.word	0xfeeefffc

08006038 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d101      	bne.n	800604c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e0e7      	b.n	800621c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800604c:	4b75      	ldr	r3, [pc, #468]	; (8006224 <HAL_RCC_ClockConfig+0x1ec>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0307 	and.w	r3, r3, #7
 8006054:	683a      	ldr	r2, [r7, #0]
 8006056:	429a      	cmp	r2, r3
 8006058:	d910      	bls.n	800607c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800605a:	4b72      	ldr	r3, [pc, #456]	; (8006224 <HAL_RCC_ClockConfig+0x1ec>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f023 0207 	bic.w	r2, r3, #7
 8006062:	4970      	ldr	r1, [pc, #448]	; (8006224 <HAL_RCC_ClockConfig+0x1ec>)
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	4313      	orrs	r3, r2
 8006068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800606a:	4b6e      	ldr	r3, [pc, #440]	; (8006224 <HAL_RCC_ClockConfig+0x1ec>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 0307 	and.w	r3, r3, #7
 8006072:	683a      	ldr	r2, [r7, #0]
 8006074:	429a      	cmp	r2, r3
 8006076:	d001      	beq.n	800607c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e0cf      	b.n	800621c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0302 	and.w	r3, r3, #2
 8006084:	2b00      	cmp	r3, #0
 8006086:	d010      	beq.n	80060aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	689a      	ldr	r2, [r3, #8]
 800608c:	4b66      	ldr	r3, [pc, #408]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006094:	429a      	cmp	r2, r3
 8006096:	d908      	bls.n	80060aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006098:	4b63      	ldr	r3, [pc, #396]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	4960      	ldr	r1, [pc, #384]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d04c      	beq.n	8006150 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	2b03      	cmp	r3, #3
 80060bc:	d107      	bne.n	80060ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060be:	4b5a      	ldr	r3, [pc, #360]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d121      	bne.n	800610e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e0a6      	b.n	800621c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d107      	bne.n	80060e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060d6:	4b54      	ldr	r3, [pc, #336]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d115      	bne.n	800610e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e09a      	b.n	800621c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d107      	bne.n	80060fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80060ee:	4b4e      	ldr	r3, [pc, #312]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0302 	and.w	r3, r3, #2
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d109      	bne.n	800610e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e08e      	b.n	800621c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060fe:	4b4a      	ldr	r3, [pc, #296]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006106:	2b00      	cmp	r3, #0
 8006108:	d101      	bne.n	800610e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e086      	b.n	800621c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800610e:	4b46      	ldr	r3, [pc, #280]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f023 0203 	bic.w	r2, r3, #3
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	4943      	ldr	r1, [pc, #268]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 800611c:	4313      	orrs	r3, r2
 800611e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006120:	f7fc ff3a 	bl	8002f98 <HAL_GetTick>
 8006124:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006126:	e00a      	b.n	800613e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006128:	f7fc ff36 	bl	8002f98 <HAL_GetTick>
 800612c:	4602      	mov	r2, r0
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	1ad3      	subs	r3, r2, r3
 8006132:	f241 3288 	movw	r2, #5000	; 0x1388
 8006136:	4293      	cmp	r3, r2
 8006138:	d901      	bls.n	800613e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e06e      	b.n	800621c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800613e:	4b3a      	ldr	r3, [pc, #232]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f003 020c 	and.w	r2, r3, #12
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	009b      	lsls	r3, r3, #2
 800614c:	429a      	cmp	r2, r3
 800614e:	d1eb      	bne.n	8006128 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 0302 	and.w	r3, r3, #2
 8006158:	2b00      	cmp	r3, #0
 800615a:	d010      	beq.n	800617e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689a      	ldr	r2, [r3, #8]
 8006160:	4b31      	ldr	r3, [pc, #196]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006168:	429a      	cmp	r2, r3
 800616a:	d208      	bcs.n	800617e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800616c:	4b2e      	ldr	r3, [pc, #184]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	492b      	ldr	r1, [pc, #172]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 800617a:	4313      	orrs	r3, r2
 800617c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800617e:	4b29      	ldr	r3, [pc, #164]	; (8006224 <HAL_RCC_ClockConfig+0x1ec>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0307 	and.w	r3, r3, #7
 8006186:	683a      	ldr	r2, [r7, #0]
 8006188:	429a      	cmp	r2, r3
 800618a:	d210      	bcs.n	80061ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800618c:	4b25      	ldr	r3, [pc, #148]	; (8006224 <HAL_RCC_ClockConfig+0x1ec>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f023 0207 	bic.w	r2, r3, #7
 8006194:	4923      	ldr	r1, [pc, #140]	; (8006224 <HAL_RCC_ClockConfig+0x1ec>)
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	4313      	orrs	r3, r2
 800619a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800619c:	4b21      	ldr	r3, [pc, #132]	; (8006224 <HAL_RCC_ClockConfig+0x1ec>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 0307 	and.w	r3, r3, #7
 80061a4:	683a      	ldr	r2, [r7, #0]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d001      	beq.n	80061ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e036      	b.n	800621c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 0304 	and.w	r3, r3, #4
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d008      	beq.n	80061cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061ba:	4b1b      	ldr	r3, [pc, #108]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	4918      	ldr	r1, [pc, #96]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0308 	and.w	r3, r3, #8
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d009      	beq.n	80061ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80061d8:	4b13      	ldr	r3, [pc, #76]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	00db      	lsls	r3, r3, #3
 80061e6:	4910      	ldr	r1, [pc, #64]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 80061e8:	4313      	orrs	r3, r2
 80061ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80061ec:	f000 f824 	bl	8006238 <HAL_RCC_GetSysClockFreq>
 80061f0:	4602      	mov	r2, r0
 80061f2:	4b0d      	ldr	r3, [pc, #52]	; (8006228 <HAL_RCC_ClockConfig+0x1f0>)
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	091b      	lsrs	r3, r3, #4
 80061f8:	f003 030f 	and.w	r3, r3, #15
 80061fc:	490b      	ldr	r1, [pc, #44]	; (800622c <HAL_RCC_ClockConfig+0x1f4>)
 80061fe:	5ccb      	ldrb	r3, [r1, r3]
 8006200:	f003 031f 	and.w	r3, r3, #31
 8006204:	fa22 f303 	lsr.w	r3, r2, r3
 8006208:	4a09      	ldr	r2, [pc, #36]	; (8006230 <HAL_RCC_ClockConfig+0x1f8>)
 800620a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800620c:	4b09      	ldr	r3, [pc, #36]	; (8006234 <HAL_RCC_ClockConfig+0x1fc>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4618      	mov	r0, r3
 8006212:	f7fc fbad 	bl	8002970 <HAL_InitTick>
 8006216:	4603      	mov	r3, r0
 8006218:	72fb      	strb	r3, [r7, #11]

  return status;
 800621a:	7afb      	ldrb	r3, [r7, #11]
}
 800621c:	4618      	mov	r0, r3
 800621e:	3710      	adds	r7, #16
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	40022000 	.word	0x40022000
 8006228:	40021000 	.word	0x40021000
 800622c:	08011b3c 	.word	0x08011b3c
 8006230:	2000022c 	.word	0x2000022c
 8006234:	20000230 	.word	0x20000230

08006238 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006238:	b480      	push	{r7}
 800623a:	b089      	sub	sp, #36	; 0x24
 800623c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800623e:	2300      	movs	r3, #0
 8006240:	61fb      	str	r3, [r7, #28]
 8006242:	2300      	movs	r3, #0
 8006244:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006246:	4b3e      	ldr	r3, [pc, #248]	; (8006340 <HAL_RCC_GetSysClockFreq+0x108>)
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	f003 030c 	and.w	r3, r3, #12
 800624e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006250:	4b3b      	ldr	r3, [pc, #236]	; (8006340 <HAL_RCC_GetSysClockFreq+0x108>)
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	f003 0303 	and.w	r3, r3, #3
 8006258:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d005      	beq.n	800626c <HAL_RCC_GetSysClockFreq+0x34>
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	2b0c      	cmp	r3, #12
 8006264:	d121      	bne.n	80062aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2b01      	cmp	r3, #1
 800626a:	d11e      	bne.n	80062aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800626c:	4b34      	ldr	r3, [pc, #208]	; (8006340 <HAL_RCC_GetSysClockFreq+0x108>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0308 	and.w	r3, r3, #8
 8006274:	2b00      	cmp	r3, #0
 8006276:	d107      	bne.n	8006288 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006278:	4b31      	ldr	r3, [pc, #196]	; (8006340 <HAL_RCC_GetSysClockFreq+0x108>)
 800627a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800627e:	0a1b      	lsrs	r3, r3, #8
 8006280:	f003 030f 	and.w	r3, r3, #15
 8006284:	61fb      	str	r3, [r7, #28]
 8006286:	e005      	b.n	8006294 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006288:	4b2d      	ldr	r3, [pc, #180]	; (8006340 <HAL_RCC_GetSysClockFreq+0x108>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	091b      	lsrs	r3, r3, #4
 800628e:	f003 030f 	and.w	r3, r3, #15
 8006292:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006294:	4a2b      	ldr	r2, [pc, #172]	; (8006344 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800629c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d10d      	bne.n	80062c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80062a8:	e00a      	b.n	80062c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	2b04      	cmp	r3, #4
 80062ae:	d102      	bne.n	80062b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80062b0:	4b25      	ldr	r3, [pc, #148]	; (8006348 <HAL_RCC_GetSysClockFreq+0x110>)
 80062b2:	61bb      	str	r3, [r7, #24]
 80062b4:	e004      	b.n	80062c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	2b08      	cmp	r3, #8
 80062ba:	d101      	bne.n	80062c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80062bc:	4b23      	ldr	r3, [pc, #140]	; (800634c <HAL_RCC_GetSysClockFreq+0x114>)
 80062be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	2b0c      	cmp	r3, #12
 80062c4:	d134      	bne.n	8006330 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062c6:	4b1e      	ldr	r3, [pc, #120]	; (8006340 <HAL_RCC_GetSysClockFreq+0x108>)
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	f003 0303 	and.w	r3, r3, #3
 80062ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	2b02      	cmp	r3, #2
 80062d4:	d003      	beq.n	80062de <HAL_RCC_GetSysClockFreq+0xa6>
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	2b03      	cmp	r3, #3
 80062da:	d003      	beq.n	80062e4 <HAL_RCC_GetSysClockFreq+0xac>
 80062dc:	e005      	b.n	80062ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80062de:	4b1a      	ldr	r3, [pc, #104]	; (8006348 <HAL_RCC_GetSysClockFreq+0x110>)
 80062e0:	617b      	str	r3, [r7, #20]
      break;
 80062e2:	e005      	b.n	80062f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80062e4:	4b19      	ldr	r3, [pc, #100]	; (800634c <HAL_RCC_GetSysClockFreq+0x114>)
 80062e6:	617b      	str	r3, [r7, #20]
      break;
 80062e8:	e002      	b.n	80062f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	617b      	str	r3, [r7, #20]
      break;
 80062ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062f0:	4b13      	ldr	r3, [pc, #76]	; (8006340 <HAL_RCC_GetSysClockFreq+0x108>)
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	091b      	lsrs	r3, r3, #4
 80062f6:	f003 0307 	and.w	r3, r3, #7
 80062fa:	3301      	adds	r3, #1
 80062fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80062fe:	4b10      	ldr	r3, [pc, #64]	; (8006340 <HAL_RCC_GetSysClockFreq+0x108>)
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	0a1b      	lsrs	r3, r3, #8
 8006304:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006308:	697a      	ldr	r2, [r7, #20]
 800630a:	fb03 f202 	mul.w	r2, r3, r2
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	fbb2 f3f3 	udiv	r3, r2, r3
 8006314:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006316:	4b0a      	ldr	r3, [pc, #40]	; (8006340 <HAL_RCC_GetSysClockFreq+0x108>)
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	0e5b      	lsrs	r3, r3, #25
 800631c:	f003 0303 	and.w	r3, r3, #3
 8006320:	3301      	adds	r3, #1
 8006322:	005b      	lsls	r3, r3, #1
 8006324:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006326:	697a      	ldr	r2, [r7, #20]
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	fbb2 f3f3 	udiv	r3, r2, r3
 800632e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006330:	69bb      	ldr	r3, [r7, #24]
}
 8006332:	4618      	mov	r0, r3
 8006334:	3724      	adds	r7, #36	; 0x24
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	40021000 	.word	0x40021000
 8006344:	08011b54 	.word	0x08011b54
 8006348:	00f42400 	.word	0x00f42400
 800634c:	007a1200 	.word	0x007a1200

08006350 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006350:	b480      	push	{r7}
 8006352:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006354:	4b03      	ldr	r3, [pc, #12]	; (8006364 <HAL_RCC_GetHCLKFreq+0x14>)
 8006356:	681b      	ldr	r3, [r3, #0]
}
 8006358:	4618      	mov	r0, r3
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	2000022c 	.word	0x2000022c

08006368 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800636c:	f7ff fff0 	bl	8006350 <HAL_RCC_GetHCLKFreq>
 8006370:	4602      	mov	r2, r0
 8006372:	4b06      	ldr	r3, [pc, #24]	; (800638c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	0a1b      	lsrs	r3, r3, #8
 8006378:	f003 0307 	and.w	r3, r3, #7
 800637c:	4904      	ldr	r1, [pc, #16]	; (8006390 <HAL_RCC_GetPCLK1Freq+0x28>)
 800637e:	5ccb      	ldrb	r3, [r1, r3]
 8006380:	f003 031f 	and.w	r3, r3, #31
 8006384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006388:	4618      	mov	r0, r3
 800638a:	bd80      	pop	{r7, pc}
 800638c:	40021000 	.word	0x40021000
 8006390:	08011b4c 	.word	0x08011b4c

08006394 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006398:	f7ff ffda 	bl	8006350 <HAL_RCC_GetHCLKFreq>
 800639c:	4602      	mov	r2, r0
 800639e:	4b06      	ldr	r3, [pc, #24]	; (80063b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	0adb      	lsrs	r3, r3, #11
 80063a4:	f003 0307 	and.w	r3, r3, #7
 80063a8:	4904      	ldr	r1, [pc, #16]	; (80063bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80063aa:	5ccb      	ldrb	r3, [r1, r3]
 80063ac:	f003 031f 	and.w	r3, r3, #31
 80063b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	40021000 	.word	0x40021000
 80063bc:	08011b4c 	.word	0x08011b4c

080063c0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b083      	sub	sp, #12
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	220f      	movs	r2, #15
 80063ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80063d0:	4b12      	ldr	r3, [pc, #72]	; (800641c <HAL_RCC_GetClockConfig+0x5c>)
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	f003 0203 	and.w	r2, r3, #3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80063dc:	4b0f      	ldr	r3, [pc, #60]	; (800641c <HAL_RCC_GetClockConfig+0x5c>)
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80063e8:	4b0c      	ldr	r3, [pc, #48]	; (800641c <HAL_RCC_GetClockConfig+0x5c>)
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80063f4:	4b09      	ldr	r3, [pc, #36]	; (800641c <HAL_RCC_GetClockConfig+0x5c>)
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	08db      	lsrs	r3, r3, #3
 80063fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006402:	4b07      	ldr	r3, [pc, #28]	; (8006420 <HAL_RCC_GetClockConfig+0x60>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0207 	and.w	r2, r3, #7
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	601a      	str	r2, [r3, #0]
}
 800640e:	bf00      	nop
 8006410:	370c      	adds	r7, #12
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	40021000 	.word	0x40021000
 8006420:	40022000 	.word	0x40022000

08006424 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b086      	sub	sp, #24
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800642c:	2300      	movs	r3, #0
 800642e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006430:	4b2a      	ldr	r3, [pc, #168]	; (80064dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006434:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006438:	2b00      	cmp	r3, #0
 800643a:	d003      	beq.n	8006444 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800643c:	f7ff f9bc 	bl	80057b8 <HAL_PWREx_GetVoltageRange>
 8006440:	6178      	str	r0, [r7, #20]
 8006442:	e014      	b.n	800646e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006444:	4b25      	ldr	r3, [pc, #148]	; (80064dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006448:	4a24      	ldr	r2, [pc, #144]	; (80064dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800644a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800644e:	6593      	str	r3, [r2, #88]	; 0x58
 8006450:	4b22      	ldr	r3, [pc, #136]	; (80064dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006454:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006458:	60fb      	str	r3, [r7, #12]
 800645a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800645c:	f7ff f9ac 	bl	80057b8 <HAL_PWREx_GetVoltageRange>
 8006460:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006462:	4b1e      	ldr	r3, [pc, #120]	; (80064dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006466:	4a1d      	ldr	r2, [pc, #116]	; (80064dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006468:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800646c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006474:	d10b      	bne.n	800648e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2b80      	cmp	r3, #128	; 0x80
 800647a:	d919      	bls.n	80064b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2ba0      	cmp	r3, #160	; 0xa0
 8006480:	d902      	bls.n	8006488 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006482:	2302      	movs	r3, #2
 8006484:	613b      	str	r3, [r7, #16]
 8006486:	e013      	b.n	80064b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006488:	2301      	movs	r3, #1
 800648a:	613b      	str	r3, [r7, #16]
 800648c:	e010      	b.n	80064b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2b80      	cmp	r3, #128	; 0x80
 8006492:	d902      	bls.n	800649a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006494:	2303      	movs	r3, #3
 8006496:	613b      	str	r3, [r7, #16]
 8006498:	e00a      	b.n	80064b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2b80      	cmp	r3, #128	; 0x80
 800649e:	d102      	bne.n	80064a6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80064a0:	2302      	movs	r3, #2
 80064a2:	613b      	str	r3, [r7, #16]
 80064a4:	e004      	b.n	80064b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2b70      	cmp	r3, #112	; 0x70
 80064aa:	d101      	bne.n	80064b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80064ac:	2301      	movs	r3, #1
 80064ae:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80064b0:	4b0b      	ldr	r3, [pc, #44]	; (80064e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f023 0207 	bic.w	r2, r3, #7
 80064b8:	4909      	ldr	r1, [pc, #36]	; (80064e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	4313      	orrs	r3, r2
 80064be:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80064c0:	4b07      	ldr	r3, [pc, #28]	; (80064e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0307 	and.w	r3, r3, #7
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d001      	beq.n	80064d2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e000      	b.n	80064d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80064d2:	2300      	movs	r3, #0
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3718      	adds	r7, #24
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}
 80064dc:	40021000 	.word	0x40021000
 80064e0:	40022000 	.word	0x40022000

080064e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80064ec:	2300      	movs	r3, #0
 80064ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80064f0:	2300      	movs	r3, #0
 80064f2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d041      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006504:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006508:	d02a      	beq.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800650a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800650e:	d824      	bhi.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006510:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006514:	d008      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006516:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800651a:	d81e      	bhi.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800651c:	2b00      	cmp	r3, #0
 800651e:	d00a      	beq.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006520:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006524:	d010      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006526:	e018      	b.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006528:	4b86      	ldr	r3, [pc, #536]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	4a85      	ldr	r2, [pc, #532]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800652e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006532:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006534:	e015      	b.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	3304      	adds	r3, #4
 800653a:	2100      	movs	r1, #0
 800653c:	4618      	mov	r0, r3
 800653e:	f000 fabb 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 8006542:	4603      	mov	r3, r0
 8006544:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006546:	e00c      	b.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	3320      	adds	r3, #32
 800654c:	2100      	movs	r1, #0
 800654e:	4618      	mov	r0, r3
 8006550:	f000 fba6 	bl	8006ca0 <RCCEx_PLLSAI2_Config>
 8006554:	4603      	mov	r3, r0
 8006556:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006558:	e003      	b.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	74fb      	strb	r3, [r7, #19]
      break;
 800655e:	e000      	b.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006560:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006562:	7cfb      	ldrb	r3, [r7, #19]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10b      	bne.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006568:	4b76      	ldr	r3, [pc, #472]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800656a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800656e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006576:	4973      	ldr	r1, [pc, #460]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006578:	4313      	orrs	r3, r2
 800657a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800657e:	e001      	b.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006580:	7cfb      	ldrb	r3, [r7, #19]
 8006582:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800658c:	2b00      	cmp	r3, #0
 800658e:	d041      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006594:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006598:	d02a      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800659a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800659e:	d824      	bhi.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80065a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80065a4:	d008      	beq.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80065a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80065aa:	d81e      	bhi.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00a      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80065b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80065b4:	d010      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80065b6:	e018      	b.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80065b8:	4b62      	ldr	r3, [pc, #392]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	4a61      	ldr	r2, [pc, #388]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80065be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065c2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80065c4:	e015      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	3304      	adds	r3, #4
 80065ca:	2100      	movs	r1, #0
 80065cc:	4618      	mov	r0, r3
 80065ce:	f000 fa73 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 80065d2:	4603      	mov	r3, r0
 80065d4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80065d6:	e00c      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	3320      	adds	r3, #32
 80065dc:	2100      	movs	r1, #0
 80065de:	4618      	mov	r0, r3
 80065e0:	f000 fb5e 	bl	8006ca0 <RCCEx_PLLSAI2_Config>
 80065e4:	4603      	mov	r3, r0
 80065e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80065e8:	e003      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	74fb      	strb	r3, [r7, #19]
      break;
 80065ee:	e000      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80065f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065f2:	7cfb      	ldrb	r3, [r7, #19]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10b      	bne.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80065f8:	4b52      	ldr	r3, [pc, #328]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80065fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065fe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006606:	494f      	ldr	r1, [pc, #316]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006608:	4313      	orrs	r3, r2
 800660a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800660e:	e001      	b.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006610:	7cfb      	ldrb	r3, [r7, #19]
 8006612:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 80a0 	beq.w	8006762 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006622:	2300      	movs	r3, #0
 8006624:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006626:	4b47      	ldr	r3, [pc, #284]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800662a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006632:	2301      	movs	r3, #1
 8006634:	e000      	b.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006636:	2300      	movs	r3, #0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00d      	beq.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800663c:	4b41      	ldr	r3, [pc, #260]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800663e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006640:	4a40      	ldr	r2, [pc, #256]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006646:	6593      	str	r3, [r2, #88]	; 0x58
 8006648:	4b3e      	ldr	r3, [pc, #248]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800664a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800664c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006650:	60bb      	str	r3, [r7, #8]
 8006652:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006654:	2301      	movs	r3, #1
 8006656:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006658:	4b3b      	ldr	r3, [pc, #236]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a3a      	ldr	r2, [pc, #232]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800665e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006662:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006664:	f7fc fc98 	bl	8002f98 <HAL_GetTick>
 8006668:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800666a:	e009      	b.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800666c:	f7fc fc94 	bl	8002f98 <HAL_GetTick>
 8006670:	4602      	mov	r2, r0
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	2b02      	cmp	r3, #2
 8006678:	d902      	bls.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800667a:	2303      	movs	r3, #3
 800667c:	74fb      	strb	r3, [r7, #19]
        break;
 800667e:	e005      	b.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006680:	4b31      	ldr	r3, [pc, #196]	; (8006748 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006688:	2b00      	cmp	r3, #0
 800668a:	d0ef      	beq.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800668c:	7cfb      	ldrb	r3, [r7, #19]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d15c      	bne.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006692:	4b2c      	ldr	r3, [pc, #176]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006698:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800669c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d01f      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066aa:	697a      	ldr	r2, [r7, #20]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d019      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80066b0:	4b24      	ldr	r3, [pc, #144]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80066b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80066bc:	4b21      	ldr	r3, [pc, #132]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80066be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c2:	4a20      	ldr	r2, [pc, #128]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80066c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80066cc:	4b1d      	ldr	r3, [pc, #116]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80066ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066d2:	4a1c      	ldr	r2, [pc, #112]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80066d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80066dc:	4a19      	ldr	r2, [pc, #100]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d016      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ee:	f7fc fc53 	bl	8002f98 <HAL_GetTick>
 80066f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80066f4:	e00b      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066f6:	f7fc fc4f 	bl	8002f98 <HAL_GetTick>
 80066fa:	4602      	mov	r2, r0
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	1ad3      	subs	r3, r2, r3
 8006700:	f241 3288 	movw	r2, #5000	; 0x1388
 8006704:	4293      	cmp	r3, r2
 8006706:	d902      	bls.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	74fb      	strb	r3, [r7, #19]
            break;
 800670c:	e006      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800670e:	4b0d      	ldr	r3, [pc, #52]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006710:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006714:	f003 0302 	and.w	r3, r3, #2
 8006718:	2b00      	cmp	r3, #0
 800671a:	d0ec      	beq.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800671c:	7cfb      	ldrb	r3, [r7, #19]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d10c      	bne.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006722:	4b08      	ldr	r3, [pc, #32]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006724:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006728:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006732:	4904      	ldr	r1, [pc, #16]	; (8006744 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006734:	4313      	orrs	r3, r2
 8006736:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800673a:	e009      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800673c:	7cfb      	ldrb	r3, [r7, #19]
 800673e:	74bb      	strb	r3, [r7, #18]
 8006740:	e006      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006742:	bf00      	nop
 8006744:	40021000 	.word	0x40021000
 8006748:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800674c:	7cfb      	ldrb	r3, [r7, #19]
 800674e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006750:	7c7b      	ldrb	r3, [r7, #17]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d105      	bne.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006756:	4b9e      	ldr	r3, [pc, #632]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800675a:	4a9d      	ldr	r2, [pc, #628]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800675c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006760:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00a      	beq.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800676e:	4b98      	ldr	r3, [pc, #608]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006774:	f023 0203 	bic.w	r2, r3, #3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800677c:	4994      	ldr	r1, [pc, #592]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800677e:	4313      	orrs	r3, r2
 8006780:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0302 	and.w	r3, r3, #2
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00a      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006790:	4b8f      	ldr	r3, [pc, #572]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006796:	f023 020c 	bic.w	r2, r3, #12
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800679e:	498c      	ldr	r1, [pc, #560]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 0304 	and.w	r3, r3, #4
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00a      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80067b2:	4b87      	ldr	r3, [pc, #540]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067b8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c0:	4983      	ldr	r1, [pc, #524]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067c2:	4313      	orrs	r3, r2
 80067c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 0308 	and.w	r3, r3, #8
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00a      	beq.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80067d4:	4b7e      	ldr	r3, [pc, #504]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067da:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067e2:	497b      	ldr	r1, [pc, #492]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067e4:	4313      	orrs	r3, r2
 80067e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0310 	and.w	r3, r3, #16
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00a      	beq.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80067f6:	4b76      	ldr	r3, [pc, #472]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006804:	4972      	ldr	r1, [pc, #456]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006806:	4313      	orrs	r3, r2
 8006808:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 0320 	and.w	r3, r3, #32
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00a      	beq.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006818:	4b6d      	ldr	r3, [pc, #436]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800681a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800681e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006826:	496a      	ldr	r1, [pc, #424]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006828:	4313      	orrs	r3, r2
 800682a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006836:	2b00      	cmp	r3, #0
 8006838:	d00a      	beq.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800683a:	4b65      	ldr	r3, [pc, #404]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800683c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006840:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006848:	4961      	ldr	r1, [pc, #388]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800684a:	4313      	orrs	r3, r2
 800684c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006858:	2b00      	cmp	r3, #0
 800685a:	d00a      	beq.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800685c:	4b5c      	ldr	r3, [pc, #368]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800685e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006862:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800686a:	4959      	ldr	r1, [pc, #356]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800686c:	4313      	orrs	r3, r2
 800686e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00a      	beq.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800687e:	4b54      	ldr	r3, [pc, #336]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006884:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800688c:	4950      	ldr	r1, [pc, #320]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800688e:	4313      	orrs	r3, r2
 8006890:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800689c:	2b00      	cmp	r3, #0
 800689e:	d00a      	beq.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80068a0:	4b4b      	ldr	r3, [pc, #300]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068a6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ae:	4948      	ldr	r1, [pc, #288]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068b0:	4313      	orrs	r3, r2
 80068b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00a      	beq.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80068c2:	4b43      	ldr	r3, [pc, #268]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068d0:	493f      	ldr	r1, [pc, #252]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068d2:	4313      	orrs	r3, r2
 80068d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d028      	beq.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80068e4:	4b3a      	ldr	r3, [pc, #232]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068f2:	4937      	ldr	r1, [pc, #220]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006902:	d106      	bne.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006904:	4b32      	ldr	r3, [pc, #200]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	4a31      	ldr	r2, [pc, #196]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800690a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800690e:	60d3      	str	r3, [r2, #12]
 8006910:	e011      	b.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006916:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800691a:	d10c      	bne.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	3304      	adds	r3, #4
 8006920:	2101      	movs	r1, #1
 8006922:	4618      	mov	r0, r3
 8006924:	f000 f8c8 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 8006928:	4603      	mov	r3, r0
 800692a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800692c:	7cfb      	ldrb	r3, [r7, #19]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d001      	beq.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006932:	7cfb      	ldrb	r3, [r7, #19]
 8006934:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d028      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006942:	4b23      	ldr	r3, [pc, #140]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006948:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006950:	491f      	ldr	r1, [pc, #124]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006952:	4313      	orrs	r3, r2
 8006954:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800695c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006960:	d106      	bne.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006962:	4b1b      	ldr	r3, [pc, #108]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	4a1a      	ldr	r2, [pc, #104]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006968:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800696c:	60d3      	str	r3, [r2, #12]
 800696e:	e011      	b.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006974:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006978:	d10c      	bne.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	3304      	adds	r3, #4
 800697e:	2101      	movs	r1, #1
 8006980:	4618      	mov	r0, r3
 8006982:	f000 f899 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 8006986:	4603      	mov	r3, r0
 8006988:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800698a:	7cfb      	ldrb	r3, [r7, #19]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d001      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006990:	7cfb      	ldrb	r3, [r7, #19]
 8006992:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800699c:	2b00      	cmp	r3, #0
 800699e:	d02b      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80069a0:	4b0b      	ldr	r3, [pc, #44]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069a6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069ae:	4908      	ldr	r1, [pc, #32]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069b0:	4313      	orrs	r3, r2
 80069b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80069be:	d109      	bne.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069c0:	4b03      	ldr	r3, [pc, #12]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	4a02      	ldr	r2, [pc, #8]	; (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80069ca:	60d3      	str	r3, [r2, #12]
 80069cc:	e014      	b.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80069ce:	bf00      	nop
 80069d0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80069dc:	d10c      	bne.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	3304      	adds	r3, #4
 80069e2:	2101      	movs	r1, #1
 80069e4:	4618      	mov	r0, r3
 80069e6:	f000 f867 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 80069ea:	4603      	mov	r3, r0
 80069ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80069ee:	7cfb      	ldrb	r3, [r7, #19]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d001      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80069f4:	7cfb      	ldrb	r3, [r7, #19]
 80069f6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d02f      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006a04:	4b2b      	ldr	r3, [pc, #172]	; (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a0a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a12:	4928      	ldr	r1, [pc, #160]	; (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006a14:	4313      	orrs	r3, r2
 8006a16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006a22:	d10d      	bne.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	3304      	adds	r3, #4
 8006a28:	2102      	movs	r1, #2
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f000 f844 	bl	8006ab8 <RCCEx_PLLSAI1_Config>
 8006a30:	4603      	mov	r3, r0
 8006a32:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006a34:	7cfb      	ldrb	r3, [r7, #19]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d014      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006a3a:	7cfb      	ldrb	r3, [r7, #19]
 8006a3c:	74bb      	strb	r3, [r7, #18]
 8006a3e:	e011      	b.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a48:	d10c      	bne.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	3320      	adds	r3, #32
 8006a4e:	2102      	movs	r1, #2
 8006a50:	4618      	mov	r0, r3
 8006a52:	f000 f925 	bl	8006ca0 <RCCEx_PLLSAI2_Config>
 8006a56:	4603      	mov	r3, r0
 8006a58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006a5a:	7cfb      	ldrb	r3, [r7, #19]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d001      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006a60:	7cfb      	ldrb	r3, [r7, #19]
 8006a62:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00a      	beq.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006a70:	4b10      	ldr	r3, [pc, #64]	; (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a76:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a7e:	490d      	ldr	r1, [pc, #52]	; (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006a80:	4313      	orrs	r3, r2
 8006a82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d00b      	beq.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006a92:	4b08      	ldr	r3, [pc, #32]	; (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a98:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006aa2:	4904      	ldr	r1, [pc, #16]	; (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006aaa:	7cbb      	ldrb	r3, [r7, #18]
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3718      	adds	r7, #24
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	40021000 	.word	0x40021000

08006ab8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006ac6:	4b75      	ldr	r3, [pc, #468]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	f003 0303 	and.w	r3, r3, #3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d018      	beq.n	8006b04 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006ad2:	4b72      	ldr	r3, [pc, #456]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	f003 0203 	and.w	r2, r3, #3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d10d      	bne.n	8006afe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
       ||
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d009      	beq.n	8006afe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006aea:	4b6c      	ldr	r3, [pc, #432]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	091b      	lsrs	r3, r3, #4
 8006af0:	f003 0307 	and.w	r3, r3, #7
 8006af4:	1c5a      	adds	r2, r3, #1
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	685b      	ldr	r3, [r3, #4]
       ||
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d047      	beq.n	8006b8e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	73fb      	strb	r3, [r7, #15]
 8006b02:	e044      	b.n	8006b8e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2b03      	cmp	r3, #3
 8006b0a:	d018      	beq.n	8006b3e <RCCEx_PLLSAI1_Config+0x86>
 8006b0c:	2b03      	cmp	r3, #3
 8006b0e:	d825      	bhi.n	8006b5c <RCCEx_PLLSAI1_Config+0xa4>
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d002      	beq.n	8006b1a <RCCEx_PLLSAI1_Config+0x62>
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d009      	beq.n	8006b2c <RCCEx_PLLSAI1_Config+0x74>
 8006b18:	e020      	b.n	8006b5c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006b1a:	4b60      	ldr	r3, [pc, #384]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 0302 	and.w	r3, r3, #2
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d11d      	bne.n	8006b62 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b2a:	e01a      	b.n	8006b62 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006b2c:	4b5b      	ldr	r3, [pc, #364]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d116      	bne.n	8006b66 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b3c:	e013      	b.n	8006b66 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006b3e:	4b57      	ldr	r3, [pc, #348]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10f      	bne.n	8006b6a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006b4a:	4b54      	ldr	r3, [pc, #336]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d109      	bne.n	8006b6a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006b5a:	e006      	b.n	8006b6a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b60:	e004      	b.n	8006b6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006b62:	bf00      	nop
 8006b64:	e002      	b.n	8006b6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006b66:	bf00      	nop
 8006b68:	e000      	b.n	8006b6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006b6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8006b6c:	7bfb      	ldrb	r3, [r7, #15]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d10d      	bne.n	8006b8e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006b72:	4b4a      	ldr	r3, [pc, #296]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6819      	ldr	r1, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	3b01      	subs	r3, #1
 8006b84:	011b      	lsls	r3, r3, #4
 8006b86:	430b      	orrs	r3, r1
 8006b88:	4944      	ldr	r1, [pc, #272]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006b8e:	7bfb      	ldrb	r3, [r7, #15]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d17d      	bne.n	8006c90 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006b94:	4b41      	ldr	r3, [pc, #260]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a40      	ldr	r2, [pc, #256]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b9a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006b9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ba0:	f7fc f9fa 	bl	8002f98 <HAL_GetTick>
 8006ba4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006ba6:	e009      	b.n	8006bbc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006ba8:	f7fc f9f6 	bl	8002f98 <HAL_GetTick>
 8006bac:	4602      	mov	r2, r0
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d902      	bls.n	8006bbc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	73fb      	strb	r3, [r7, #15]
        break;
 8006bba:	e005      	b.n	8006bc8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006bbc:	4b37      	ldr	r3, [pc, #220]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1ef      	bne.n	8006ba8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006bc8:	7bfb      	ldrb	r3, [r7, #15]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d160      	bne.n	8006c90 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d111      	bne.n	8006bf8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006bd4:	4b31      	ldr	r3, [pc, #196]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006bdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	6892      	ldr	r2, [r2, #8]
 8006be4:	0211      	lsls	r1, r2, #8
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	68d2      	ldr	r2, [r2, #12]
 8006bea:	0912      	lsrs	r2, r2, #4
 8006bec:	0452      	lsls	r2, r2, #17
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	492a      	ldr	r1, [pc, #168]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	610b      	str	r3, [r1, #16]
 8006bf6:	e027      	b.n	8006c48 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d112      	bne.n	8006c24 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006bfe:	4b27      	ldr	r3, [pc, #156]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006c06:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	6892      	ldr	r2, [r2, #8]
 8006c0e:	0211      	lsls	r1, r2, #8
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	6912      	ldr	r2, [r2, #16]
 8006c14:	0852      	lsrs	r2, r2, #1
 8006c16:	3a01      	subs	r2, #1
 8006c18:	0552      	lsls	r2, r2, #21
 8006c1a:	430a      	orrs	r2, r1
 8006c1c:	491f      	ldr	r1, [pc, #124]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	610b      	str	r3, [r1, #16]
 8006c22:	e011      	b.n	8006c48 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c24:	4b1d      	ldr	r3, [pc, #116]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006c2c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	6892      	ldr	r2, [r2, #8]
 8006c34:	0211      	lsls	r1, r2, #8
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	6952      	ldr	r2, [r2, #20]
 8006c3a:	0852      	lsrs	r2, r2, #1
 8006c3c:	3a01      	subs	r2, #1
 8006c3e:	0652      	lsls	r2, r2, #25
 8006c40:	430a      	orrs	r2, r1
 8006c42:	4916      	ldr	r1, [pc, #88]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c44:	4313      	orrs	r3, r2
 8006c46:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006c48:	4b14      	ldr	r3, [pc, #80]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a13      	ldr	r2, [pc, #76]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006c52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c54:	f7fc f9a0 	bl	8002f98 <HAL_GetTick>
 8006c58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006c5a:	e009      	b.n	8006c70 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006c5c:	f7fc f99c 	bl	8002f98 <HAL_GetTick>
 8006c60:	4602      	mov	r2, r0
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	d902      	bls.n	8006c70 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	73fb      	strb	r3, [r7, #15]
          break;
 8006c6e:	e005      	b.n	8006c7c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006c70:	4b0a      	ldr	r3, [pc, #40]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d0ef      	beq.n	8006c5c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006c7c:	7bfb      	ldrb	r3, [r7, #15]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d106      	bne.n	8006c90 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006c82:	4b06      	ldr	r3, [pc, #24]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c84:	691a      	ldr	r2, [r3, #16]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	699b      	ldr	r3, [r3, #24]
 8006c8a:	4904      	ldr	r1, [pc, #16]	; (8006c9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3710      	adds	r7, #16
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	40021000 	.word	0x40021000

08006ca0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006caa:	2300      	movs	r3, #0
 8006cac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006cae:	4b6a      	ldr	r3, [pc, #424]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	f003 0303 	and.w	r3, r3, #3
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d018      	beq.n	8006cec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006cba:	4b67      	ldr	r3, [pc, #412]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	f003 0203 	and.w	r2, r3, #3
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d10d      	bne.n	8006ce6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
       ||
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d009      	beq.n	8006ce6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006cd2:	4b61      	ldr	r3, [pc, #388]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	091b      	lsrs	r3, r3, #4
 8006cd8:	f003 0307 	and.w	r3, r3, #7
 8006cdc:	1c5a      	adds	r2, r3, #1
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	685b      	ldr	r3, [r3, #4]
       ||
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d047      	beq.n	8006d76 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	73fb      	strb	r3, [r7, #15]
 8006cea:	e044      	b.n	8006d76 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	2b03      	cmp	r3, #3
 8006cf2:	d018      	beq.n	8006d26 <RCCEx_PLLSAI2_Config+0x86>
 8006cf4:	2b03      	cmp	r3, #3
 8006cf6:	d825      	bhi.n	8006d44 <RCCEx_PLLSAI2_Config+0xa4>
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d002      	beq.n	8006d02 <RCCEx_PLLSAI2_Config+0x62>
 8006cfc:	2b02      	cmp	r3, #2
 8006cfe:	d009      	beq.n	8006d14 <RCCEx_PLLSAI2_Config+0x74>
 8006d00:	e020      	b.n	8006d44 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006d02:	4b55      	ldr	r3, [pc, #340]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f003 0302 	and.w	r3, r3, #2
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d11d      	bne.n	8006d4a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d12:	e01a      	b.n	8006d4a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006d14:	4b50      	ldr	r3, [pc, #320]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d116      	bne.n	8006d4e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d24:	e013      	b.n	8006d4e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006d26:	4b4c      	ldr	r3, [pc, #304]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d10f      	bne.n	8006d52 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006d32:	4b49      	ldr	r3, [pc, #292]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d109      	bne.n	8006d52 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006d42:	e006      	b.n	8006d52 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	73fb      	strb	r3, [r7, #15]
      break;
 8006d48:	e004      	b.n	8006d54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006d4a:	bf00      	nop
 8006d4c:	e002      	b.n	8006d54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006d4e:	bf00      	nop
 8006d50:	e000      	b.n	8006d54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006d52:	bf00      	nop
    }

    if(status == HAL_OK)
 8006d54:	7bfb      	ldrb	r3, [r7, #15]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d10d      	bne.n	8006d76 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006d5a:	4b3f      	ldr	r3, [pc, #252]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6819      	ldr	r1, [r3, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	3b01      	subs	r3, #1
 8006d6c:	011b      	lsls	r3, r3, #4
 8006d6e:	430b      	orrs	r3, r1
 8006d70:	4939      	ldr	r1, [pc, #228]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d72:	4313      	orrs	r3, r2
 8006d74:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006d76:	7bfb      	ldrb	r3, [r7, #15]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d167      	bne.n	8006e4c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006d7c:	4b36      	ldr	r3, [pc, #216]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a35      	ldr	r2, [pc, #212]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d88:	f7fc f906 	bl	8002f98 <HAL_GetTick>
 8006d8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006d8e:	e009      	b.n	8006da4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006d90:	f7fc f902 	bl	8002f98 <HAL_GetTick>
 8006d94:	4602      	mov	r2, r0
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d902      	bls.n	8006da4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006d9e:	2303      	movs	r3, #3
 8006da0:	73fb      	strb	r3, [r7, #15]
        break;
 8006da2:	e005      	b.n	8006db0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006da4:	4b2c      	ldr	r3, [pc, #176]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1ef      	bne.n	8006d90 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006db0:	7bfb      	ldrb	r3, [r7, #15]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d14a      	bne.n	8006e4c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d111      	bne.n	8006de0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006dbc:	4b26      	ldr	r3, [pc, #152]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006dbe:	695b      	ldr	r3, [r3, #20]
 8006dc0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006dc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	6892      	ldr	r2, [r2, #8]
 8006dcc:	0211      	lsls	r1, r2, #8
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	68d2      	ldr	r2, [r2, #12]
 8006dd2:	0912      	lsrs	r2, r2, #4
 8006dd4:	0452      	lsls	r2, r2, #17
 8006dd6:	430a      	orrs	r2, r1
 8006dd8:	491f      	ldr	r1, [pc, #124]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	614b      	str	r3, [r1, #20]
 8006dde:	e011      	b.n	8006e04 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006de0:	4b1d      	ldr	r3, [pc, #116]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006de2:	695b      	ldr	r3, [r3, #20]
 8006de4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006de8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006dec:	687a      	ldr	r2, [r7, #4]
 8006dee:	6892      	ldr	r2, [r2, #8]
 8006df0:	0211      	lsls	r1, r2, #8
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	6912      	ldr	r2, [r2, #16]
 8006df6:	0852      	lsrs	r2, r2, #1
 8006df8:	3a01      	subs	r2, #1
 8006dfa:	0652      	lsls	r2, r2, #25
 8006dfc:	430a      	orrs	r2, r1
 8006dfe:	4916      	ldr	r1, [pc, #88]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006e00:	4313      	orrs	r3, r2
 8006e02:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006e04:	4b14      	ldr	r3, [pc, #80]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a13      	ldr	r2, [pc, #76]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006e0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e10:	f7fc f8c2 	bl	8002f98 <HAL_GetTick>
 8006e14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006e16:	e009      	b.n	8006e2c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006e18:	f7fc f8be 	bl	8002f98 <HAL_GetTick>
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	1ad3      	subs	r3, r2, r3
 8006e22:	2b02      	cmp	r3, #2
 8006e24:	d902      	bls.n	8006e2c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	73fb      	strb	r3, [r7, #15]
          break;
 8006e2a:	e005      	b.n	8006e38 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006e2c:	4b0a      	ldr	r3, [pc, #40]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d0ef      	beq.n	8006e18 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006e38:	7bfb      	ldrb	r3, [r7, #15]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d106      	bne.n	8006e4c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006e3e:	4b06      	ldr	r3, [pc, #24]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006e40:	695a      	ldr	r2, [r3, #20]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	695b      	ldr	r3, [r3, #20]
 8006e46:	4904      	ldr	r1, [pc, #16]	; (8006e58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3710      	adds	r7, #16
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}
 8006e56:	bf00      	nop
 8006e58:	40021000 	.word	0x40021000

08006e5c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d101      	bne.n	8006e6e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e049      	b.n	8006f02 <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	795b      	ldrb	r3, [r3, #5]
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d105      	bne.n	8006e84 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7fb fc52 	bl	8002728 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2202      	movs	r2, #2
 8006e88:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* defined(RNG_CR_CED) */
#endif /* end of RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f042 0204 	orr.w	r2, r2, #4
 8006e98:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ea4:	2b40      	cmp	r3, #64	; 0x40
 8006ea6:	d104      	bne.n	8006eb2 <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2204      	movs	r2, #4
 8006eac:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e027      	b.n	8006f02 <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8006eb2:	f7fc f871 	bl	8002f98 <HAL_GetTick>
 8006eb6:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8006eb8:	e015      	b.n	8006ee6 <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8006eba:	f7fc f86d 	bl	8002f98 <HAL_GetTick>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d90e      	bls.n	8006ee6 <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	f003 0304 	and.w	r3, r3, #4
 8006ed2:	2b04      	cmp	r3, #4
 8006ed4:	d107      	bne.n	8006ee6 <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2204      	movs	r2, #4
 8006eda:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2202      	movs	r2, #2
 8006ee0:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e00d      	b.n	8006f02 <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	2b04      	cmp	r3, #4
 8006ef2:	d0e2      	beq.n	8006eba <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8006f00:	2300      	movs	r3, #0
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3710      	adds	r7, #16
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b082      	sub	sp, #8
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d101      	bne.n	8006f1c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e049      	b.n	8006fb0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d106      	bne.n	8006f36 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7fb fc19 	bl	8002768 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2202      	movs	r2, #2
 8006f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	3304      	adds	r3, #4
 8006f46:	4619      	mov	r1, r3
 8006f48:	4610      	mov	r0, r2
 8006f4a:	f000 fbf9 	bl	8007740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2201      	movs	r2, #1
 8006f62:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2201      	movs	r2, #1
 8006f72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2201      	movs	r2, #1
 8006f82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2201      	movs	r2, #1
 8006f92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3708      	adds	r7, #8
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b085      	sub	sp, #20
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d001      	beq.n	8006fd0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	e047      	b.n	8007060 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a23      	ldr	r2, [pc, #140]	; (800706c <HAL_TIM_Base_Start+0xb4>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d01d      	beq.n	800701e <HAL_TIM_Base_Start+0x66>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fea:	d018      	beq.n	800701e <HAL_TIM_Base_Start+0x66>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a1f      	ldr	r2, [pc, #124]	; (8007070 <HAL_TIM_Base_Start+0xb8>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d013      	beq.n	800701e <HAL_TIM_Base_Start+0x66>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a1e      	ldr	r2, [pc, #120]	; (8007074 <HAL_TIM_Base_Start+0xbc>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d00e      	beq.n	800701e <HAL_TIM_Base_Start+0x66>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a1c      	ldr	r2, [pc, #112]	; (8007078 <HAL_TIM_Base_Start+0xc0>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d009      	beq.n	800701e <HAL_TIM_Base_Start+0x66>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a1b      	ldr	r2, [pc, #108]	; (800707c <HAL_TIM_Base_Start+0xc4>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d004      	beq.n	800701e <HAL_TIM_Base_Start+0x66>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a19      	ldr	r2, [pc, #100]	; (8007080 <HAL_TIM_Base_Start+0xc8>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d115      	bne.n	800704a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	689a      	ldr	r2, [r3, #8]
 8007024:	4b17      	ldr	r3, [pc, #92]	; (8007084 <HAL_TIM_Base_Start+0xcc>)
 8007026:	4013      	ands	r3, r2
 8007028:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2b06      	cmp	r3, #6
 800702e:	d015      	beq.n	800705c <HAL_TIM_Base_Start+0xa4>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007036:	d011      	beq.n	800705c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f042 0201 	orr.w	r2, r2, #1
 8007046:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007048:	e008      	b.n	800705c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f042 0201 	orr.w	r2, r2, #1
 8007058:	601a      	str	r2, [r3, #0]
 800705a:	e000      	b.n	800705e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800705c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800705e:	2300      	movs	r3, #0
}
 8007060:	4618      	mov	r0, r3
 8007062:	3714      	adds	r7, #20
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr
 800706c:	40012c00 	.word	0x40012c00
 8007070:	40000400 	.word	0x40000400
 8007074:	40000800 	.word	0x40000800
 8007078:	40000c00 	.word	0x40000c00
 800707c:	40013400 	.word	0x40013400
 8007080:	40014000 	.word	0x40014000
 8007084:	00010007 	.word	0x00010007

08007088 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007088:	b480      	push	{r7}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007096:	b2db      	uxtb	r3, r3
 8007098:	2b01      	cmp	r3, #1
 800709a:	d001      	beq.n	80070a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e04f      	b.n	8007140 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2202      	movs	r2, #2
 80070a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	68da      	ldr	r2, [r3, #12]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f042 0201 	orr.w	r2, r2, #1
 80070b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a23      	ldr	r2, [pc, #140]	; (800714c <HAL_TIM_Base_Start_IT+0xc4>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d01d      	beq.n	80070fe <HAL_TIM_Base_Start_IT+0x76>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070ca:	d018      	beq.n	80070fe <HAL_TIM_Base_Start_IT+0x76>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a1f      	ldr	r2, [pc, #124]	; (8007150 <HAL_TIM_Base_Start_IT+0xc8>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d013      	beq.n	80070fe <HAL_TIM_Base_Start_IT+0x76>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a1e      	ldr	r2, [pc, #120]	; (8007154 <HAL_TIM_Base_Start_IT+0xcc>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d00e      	beq.n	80070fe <HAL_TIM_Base_Start_IT+0x76>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a1c      	ldr	r2, [pc, #112]	; (8007158 <HAL_TIM_Base_Start_IT+0xd0>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d009      	beq.n	80070fe <HAL_TIM_Base_Start_IT+0x76>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a1b      	ldr	r2, [pc, #108]	; (800715c <HAL_TIM_Base_Start_IT+0xd4>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d004      	beq.n	80070fe <HAL_TIM_Base_Start_IT+0x76>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a19      	ldr	r2, [pc, #100]	; (8007160 <HAL_TIM_Base_Start_IT+0xd8>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d115      	bne.n	800712a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	689a      	ldr	r2, [r3, #8]
 8007104:	4b17      	ldr	r3, [pc, #92]	; (8007164 <HAL_TIM_Base_Start_IT+0xdc>)
 8007106:	4013      	ands	r3, r2
 8007108:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2b06      	cmp	r3, #6
 800710e:	d015      	beq.n	800713c <HAL_TIM_Base_Start_IT+0xb4>
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007116:	d011      	beq.n	800713c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f042 0201 	orr.w	r2, r2, #1
 8007126:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007128:	e008      	b.n	800713c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f042 0201 	orr.w	r2, r2, #1
 8007138:	601a      	str	r2, [r3, #0]
 800713a:	e000      	b.n	800713e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800713c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800713e:	2300      	movs	r3, #0
}
 8007140:	4618      	mov	r0, r3
 8007142:	3714      	adds	r7, #20
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr
 800714c:	40012c00 	.word	0x40012c00
 8007150:	40000400 	.word	0x40000400
 8007154:	40000800 	.word	0x40000800
 8007158:	40000c00 	.word	0x40000c00
 800715c:	40013400 	.word	0x40013400
 8007160:	40014000 	.word	0x40014000
 8007164:	00010007 	.word	0x00010007

08007168 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b082      	sub	sp, #8
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d101      	bne.n	800717a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	e049      	b.n	800720e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d106      	bne.n	8007194 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f841 	bl	8007216 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2202      	movs	r2, #2
 8007198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	3304      	adds	r3, #4
 80071a4:	4619      	mov	r1, r3
 80071a6:	4610      	mov	r0, r2
 80071a8:	f000 faca 	bl	8007740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	3708      	adds	r7, #8
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007216:	b480      	push	{r7}
 8007218:	b083      	sub	sp, #12
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800721e:	bf00      	nop
 8007220:	370c      	adds	r7, #12
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr

0800722a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800722a:	b580      	push	{r7, lr}
 800722c:	b082      	sub	sp, #8
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	691b      	ldr	r3, [r3, #16]
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b02      	cmp	r3, #2
 800723e:	d122      	bne.n	8007286 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	f003 0302 	and.w	r3, r3, #2
 800724a:	2b02      	cmp	r3, #2
 800724c:	d11b      	bne.n	8007286 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f06f 0202 	mvn.w	r2, #2
 8007256:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	699b      	ldr	r3, [r3, #24]
 8007264:	f003 0303 	and.w	r3, r3, #3
 8007268:	2b00      	cmp	r3, #0
 800726a:	d003      	beq.n	8007274 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 fa48 	bl	8007702 <HAL_TIM_IC_CaptureCallback>
 8007272:	e005      	b.n	8007280 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 fa3a 	bl	80076ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 fa4b 	bl	8007716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	691b      	ldr	r3, [r3, #16]
 800728c:	f003 0304 	and.w	r3, r3, #4
 8007290:	2b04      	cmp	r3, #4
 8007292:	d122      	bne.n	80072da <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	f003 0304 	and.w	r3, r3, #4
 800729e:	2b04      	cmp	r3, #4
 80072a0:	d11b      	bne.n	80072da <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f06f 0204 	mvn.w	r2, #4
 80072aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2202      	movs	r2, #2
 80072b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	699b      	ldr	r3, [r3, #24]
 80072b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d003      	beq.n	80072c8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fa1e 	bl	8007702 <HAL_TIM_IC_CaptureCallback>
 80072c6:	e005      	b.n	80072d4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 fa10 	bl	80076ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fa21 	bl	8007716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	f003 0308 	and.w	r3, r3, #8
 80072e4:	2b08      	cmp	r3, #8
 80072e6:	d122      	bne.n	800732e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	f003 0308 	and.w	r3, r3, #8
 80072f2:	2b08      	cmp	r3, #8
 80072f4:	d11b      	bne.n	800732e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f06f 0208 	mvn.w	r2, #8
 80072fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2204      	movs	r2, #4
 8007304:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	69db      	ldr	r3, [r3, #28]
 800730c:	f003 0303 	and.w	r3, r3, #3
 8007310:	2b00      	cmp	r3, #0
 8007312:	d003      	beq.n	800731c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 f9f4 	bl	8007702 <HAL_TIM_IC_CaptureCallback>
 800731a:	e005      	b.n	8007328 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f000 f9e6 	bl	80076ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 f9f7 	bl	8007716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	691b      	ldr	r3, [r3, #16]
 8007334:	f003 0310 	and.w	r3, r3, #16
 8007338:	2b10      	cmp	r3, #16
 800733a:	d122      	bne.n	8007382 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	68db      	ldr	r3, [r3, #12]
 8007342:	f003 0310 	and.w	r3, r3, #16
 8007346:	2b10      	cmp	r3, #16
 8007348:	d11b      	bne.n	8007382 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f06f 0210 	mvn.w	r2, #16
 8007352:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2208      	movs	r2, #8
 8007358:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	69db      	ldr	r3, [r3, #28]
 8007360:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007364:	2b00      	cmp	r3, #0
 8007366:	d003      	beq.n	8007370 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 f9ca 	bl	8007702 <HAL_TIM_IC_CaptureCallback>
 800736e:	e005      	b.n	800737c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 f9bc 	bl	80076ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f9cd 	bl	8007716 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	2b01      	cmp	r3, #1
 800738e:	d10e      	bne.n	80073ae <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	f003 0301 	and.w	r3, r3, #1
 800739a:	2b01      	cmp	r3, #1
 800739c:	d107      	bne.n	80073ae <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f06f 0201 	mvn.w	r2, #1
 80073a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f7fa fe8b 	bl	80020c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	691b      	ldr	r3, [r3, #16]
 80073b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073b8:	2b80      	cmp	r3, #128	; 0x80
 80073ba:	d10e      	bne.n	80073da <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073c6:	2b80      	cmp	r3, #128	; 0x80
 80073c8:	d107      	bne.n	80073da <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80073d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 fe4f 	bl	8008078 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	691b      	ldr	r3, [r3, #16]
 80073e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073e8:	d10e      	bne.n	8007408 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073f4:	2b80      	cmp	r3, #128	; 0x80
 80073f6:	d107      	bne.n	8007408 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 fe42 	bl	800808c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007412:	2b40      	cmp	r3, #64	; 0x40
 8007414:	d10e      	bne.n	8007434 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007420:	2b40      	cmp	r3, #64	; 0x40
 8007422:	d107      	bne.n	8007434 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800742c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 f97b 	bl	800772a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	f003 0320 	and.w	r3, r3, #32
 800743e:	2b20      	cmp	r3, #32
 8007440:	d10e      	bne.n	8007460 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	68db      	ldr	r3, [r3, #12]
 8007448:	f003 0320 	and.w	r3, r3, #32
 800744c:	2b20      	cmp	r3, #32
 800744e:	d107      	bne.n	8007460 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f06f 0220 	mvn.w	r2, #32
 8007458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 fe02 	bl	8008064 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007460:	bf00      	nop
 8007462:	3708      	adds	r7, #8
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b086      	sub	sp, #24
 800746c:	af00      	add	r7, sp, #0
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007474:	2300      	movs	r3, #0
 8007476:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800747e:	2b01      	cmp	r3, #1
 8007480:	d101      	bne.n	8007486 <HAL_TIM_OC_ConfigChannel+0x1e>
 8007482:	2302      	movs	r3, #2
 8007484:	e066      	b.n	8007554 <HAL_TIM_OC_ConfigChannel+0xec>
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2201      	movs	r2, #1
 800748a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2b14      	cmp	r3, #20
 8007492:	d857      	bhi.n	8007544 <HAL_TIM_OC_ConfigChannel+0xdc>
 8007494:	a201      	add	r2, pc, #4	; (adr r2, 800749c <HAL_TIM_OC_ConfigChannel+0x34>)
 8007496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800749a:	bf00      	nop
 800749c:	080074f1 	.word	0x080074f1
 80074a0:	08007545 	.word	0x08007545
 80074a4:	08007545 	.word	0x08007545
 80074a8:	08007545 	.word	0x08007545
 80074ac:	080074ff 	.word	0x080074ff
 80074b0:	08007545 	.word	0x08007545
 80074b4:	08007545 	.word	0x08007545
 80074b8:	08007545 	.word	0x08007545
 80074bc:	0800750d 	.word	0x0800750d
 80074c0:	08007545 	.word	0x08007545
 80074c4:	08007545 	.word	0x08007545
 80074c8:	08007545 	.word	0x08007545
 80074cc:	0800751b 	.word	0x0800751b
 80074d0:	08007545 	.word	0x08007545
 80074d4:	08007545 	.word	0x08007545
 80074d8:	08007545 	.word	0x08007545
 80074dc:	08007529 	.word	0x08007529
 80074e0:	08007545 	.word	0x08007545
 80074e4:	08007545 	.word	0x08007545
 80074e8:	08007545 	.word	0x08007545
 80074ec:	08007537 	.word	0x08007537
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	68b9      	ldr	r1, [r7, #8]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f000 f9bc 	bl	8007874 <TIM_OC1_SetConfig>
      break;
 80074fc:	e025      	b.n	800754a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68b9      	ldr	r1, [r7, #8]
 8007504:	4618      	mov	r0, r3
 8007506:	f000 fa45 	bl	8007994 <TIM_OC2_SetConfig>
      break;
 800750a:	e01e      	b.n	800754a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	68b9      	ldr	r1, [r7, #8]
 8007512:	4618      	mov	r0, r3
 8007514:	f000 fac8 	bl	8007aa8 <TIM_OC3_SetConfig>
      break;
 8007518:	e017      	b.n	800754a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68b9      	ldr	r1, [r7, #8]
 8007520:	4618      	mov	r0, r3
 8007522:	f000 fb49 	bl	8007bb8 <TIM_OC4_SetConfig>
      break;
 8007526:	e010      	b.n	800754a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68b9      	ldr	r1, [r7, #8]
 800752e:	4618      	mov	r0, r3
 8007530:	f000 fbac 	bl	8007c8c <TIM_OC5_SetConfig>
      break;
 8007534:	e009      	b.n	800754a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	68b9      	ldr	r1, [r7, #8]
 800753c:	4618      	mov	r0, r3
 800753e:	f000 fc09 	bl	8007d54 <TIM_OC6_SetConfig>
      break;
 8007542:	e002      	b.n	800754a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	75fb      	strb	r3, [r7, #23]
      break;
 8007548:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2200      	movs	r2, #0
 800754e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007552:	7dfb      	ldrb	r3, [r7, #23]
}
 8007554:	4618      	mov	r0, r3
 8007556:	3718      	adds	r7, #24
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}

0800755c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b084      	sub	sp, #16
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007566:	2300      	movs	r3, #0
 8007568:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007570:	2b01      	cmp	r3, #1
 8007572:	d101      	bne.n	8007578 <HAL_TIM_ConfigClockSource+0x1c>
 8007574:	2302      	movs	r3, #2
 8007576:	e0b6      	b.n	80076e6 <HAL_TIM_ConfigClockSource+0x18a>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2202      	movs	r2, #2
 8007584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007596:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800759a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075b4:	d03e      	beq.n	8007634 <HAL_TIM_ConfigClockSource+0xd8>
 80075b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075ba:	f200 8087 	bhi.w	80076cc <HAL_TIM_ConfigClockSource+0x170>
 80075be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075c2:	f000 8086 	beq.w	80076d2 <HAL_TIM_ConfigClockSource+0x176>
 80075c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ca:	d87f      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x170>
 80075cc:	2b70      	cmp	r3, #112	; 0x70
 80075ce:	d01a      	beq.n	8007606 <HAL_TIM_ConfigClockSource+0xaa>
 80075d0:	2b70      	cmp	r3, #112	; 0x70
 80075d2:	d87b      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x170>
 80075d4:	2b60      	cmp	r3, #96	; 0x60
 80075d6:	d050      	beq.n	800767a <HAL_TIM_ConfigClockSource+0x11e>
 80075d8:	2b60      	cmp	r3, #96	; 0x60
 80075da:	d877      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x170>
 80075dc:	2b50      	cmp	r3, #80	; 0x50
 80075de:	d03c      	beq.n	800765a <HAL_TIM_ConfigClockSource+0xfe>
 80075e0:	2b50      	cmp	r3, #80	; 0x50
 80075e2:	d873      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x170>
 80075e4:	2b40      	cmp	r3, #64	; 0x40
 80075e6:	d058      	beq.n	800769a <HAL_TIM_ConfigClockSource+0x13e>
 80075e8:	2b40      	cmp	r3, #64	; 0x40
 80075ea:	d86f      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x170>
 80075ec:	2b30      	cmp	r3, #48	; 0x30
 80075ee:	d064      	beq.n	80076ba <HAL_TIM_ConfigClockSource+0x15e>
 80075f0:	2b30      	cmp	r3, #48	; 0x30
 80075f2:	d86b      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x170>
 80075f4:	2b20      	cmp	r3, #32
 80075f6:	d060      	beq.n	80076ba <HAL_TIM_ConfigClockSource+0x15e>
 80075f8:	2b20      	cmp	r3, #32
 80075fa:	d867      	bhi.n	80076cc <HAL_TIM_ConfigClockSource+0x170>
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d05c      	beq.n	80076ba <HAL_TIM_ConfigClockSource+0x15e>
 8007600:	2b10      	cmp	r3, #16
 8007602:	d05a      	beq.n	80076ba <HAL_TIM_ConfigClockSource+0x15e>
 8007604:	e062      	b.n	80076cc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6818      	ldr	r0, [r3, #0]
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	6899      	ldr	r1, [r3, #8]
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	f000 fc7d 	bl	8007f14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007628:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68ba      	ldr	r2, [r7, #8]
 8007630:	609a      	str	r2, [r3, #8]
      break;
 8007632:	e04f      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6818      	ldr	r0, [r3, #0]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	6899      	ldr	r1, [r3, #8]
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	685a      	ldr	r2, [r3, #4]
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	f000 fc66 	bl	8007f14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	689a      	ldr	r2, [r3, #8]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007656:	609a      	str	r2, [r3, #8]
      break;
 8007658:	e03c      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6818      	ldr	r0, [r3, #0]
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	6859      	ldr	r1, [r3, #4]
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	68db      	ldr	r3, [r3, #12]
 8007666:	461a      	mov	r2, r3
 8007668:	f000 fbda 	bl	8007e20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	2150      	movs	r1, #80	; 0x50
 8007672:	4618      	mov	r0, r3
 8007674:	f000 fc33 	bl	8007ede <TIM_ITRx_SetConfig>
      break;
 8007678:	e02c      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6818      	ldr	r0, [r3, #0]
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	6859      	ldr	r1, [r3, #4]
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	68db      	ldr	r3, [r3, #12]
 8007686:	461a      	mov	r2, r3
 8007688:	f000 fbf9 	bl	8007e7e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	2160      	movs	r1, #96	; 0x60
 8007692:	4618      	mov	r0, r3
 8007694:	f000 fc23 	bl	8007ede <TIM_ITRx_SetConfig>
      break;
 8007698:	e01c      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6818      	ldr	r0, [r3, #0]
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	6859      	ldr	r1, [r3, #4]
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	461a      	mov	r2, r3
 80076a8:	f000 fbba 	bl	8007e20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2140      	movs	r1, #64	; 0x40
 80076b2:	4618      	mov	r0, r3
 80076b4:	f000 fc13 	bl	8007ede <TIM_ITRx_SetConfig>
      break;
 80076b8:	e00c      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4619      	mov	r1, r3
 80076c4:	4610      	mov	r0, r2
 80076c6:	f000 fc0a 	bl	8007ede <TIM_ITRx_SetConfig>
      break;
 80076ca:	e003      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	73fb      	strb	r3, [r7, #15]
      break;
 80076d0:	e000      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80076d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80076e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3710      	adds	r7, #16
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}

080076ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b083      	sub	sp, #12
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076f6:	bf00      	nop
 80076f8:	370c      	adds	r7, #12
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr

08007702 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007702:	b480      	push	{r7}
 8007704:	b083      	sub	sp, #12
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800770a:	bf00      	nop
 800770c:	370c      	adds	r7, #12
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007716:	b480      	push	{r7}
 8007718:	b083      	sub	sp, #12
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800771e:	bf00      	nop
 8007720:	370c      	adds	r7, #12
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr

0800772a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800772a:	b480      	push	{r7}
 800772c:	b083      	sub	sp, #12
 800772e:	af00      	add	r7, sp, #0
 8007730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007732:	bf00      	nop
 8007734:	370c      	adds	r7, #12
 8007736:	46bd      	mov	sp, r7
 8007738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773c:	4770      	bx	lr
	...

08007740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007740:	b480      	push	{r7}
 8007742:	b085      	sub	sp, #20
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a40      	ldr	r2, [pc, #256]	; (8007854 <TIM_Base_SetConfig+0x114>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d013      	beq.n	8007780 <TIM_Base_SetConfig+0x40>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800775e:	d00f      	beq.n	8007780 <TIM_Base_SetConfig+0x40>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	4a3d      	ldr	r2, [pc, #244]	; (8007858 <TIM_Base_SetConfig+0x118>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d00b      	beq.n	8007780 <TIM_Base_SetConfig+0x40>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4a3c      	ldr	r2, [pc, #240]	; (800785c <TIM_Base_SetConfig+0x11c>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d007      	beq.n	8007780 <TIM_Base_SetConfig+0x40>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a3b      	ldr	r2, [pc, #236]	; (8007860 <TIM_Base_SetConfig+0x120>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d003      	beq.n	8007780 <TIM_Base_SetConfig+0x40>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	4a3a      	ldr	r2, [pc, #232]	; (8007864 <TIM_Base_SetConfig+0x124>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d108      	bne.n	8007792 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	68fa      	ldr	r2, [r7, #12]
 800778e:	4313      	orrs	r3, r2
 8007790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a2f      	ldr	r2, [pc, #188]	; (8007854 <TIM_Base_SetConfig+0x114>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d01f      	beq.n	80077da <TIM_Base_SetConfig+0x9a>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077a0:	d01b      	beq.n	80077da <TIM_Base_SetConfig+0x9a>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a2c      	ldr	r2, [pc, #176]	; (8007858 <TIM_Base_SetConfig+0x118>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d017      	beq.n	80077da <TIM_Base_SetConfig+0x9a>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4a2b      	ldr	r2, [pc, #172]	; (800785c <TIM_Base_SetConfig+0x11c>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d013      	beq.n	80077da <TIM_Base_SetConfig+0x9a>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a2a      	ldr	r2, [pc, #168]	; (8007860 <TIM_Base_SetConfig+0x120>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d00f      	beq.n	80077da <TIM_Base_SetConfig+0x9a>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a29      	ldr	r2, [pc, #164]	; (8007864 <TIM_Base_SetConfig+0x124>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d00b      	beq.n	80077da <TIM_Base_SetConfig+0x9a>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4a28      	ldr	r2, [pc, #160]	; (8007868 <TIM_Base_SetConfig+0x128>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d007      	beq.n	80077da <TIM_Base_SetConfig+0x9a>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	4a27      	ldr	r2, [pc, #156]	; (800786c <TIM_Base_SetConfig+0x12c>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d003      	beq.n	80077da <TIM_Base_SetConfig+0x9a>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	4a26      	ldr	r2, [pc, #152]	; (8007870 <TIM_Base_SetConfig+0x130>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d108      	bne.n	80077ec <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	68fa      	ldr	r2, [r7, #12]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	695b      	ldr	r3, [r3, #20]
 80077f6:	4313      	orrs	r3, r2
 80077f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	689a      	ldr	r2, [r3, #8]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a10      	ldr	r2, [pc, #64]	; (8007854 <TIM_Base_SetConfig+0x114>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d00f      	beq.n	8007838 <TIM_Base_SetConfig+0xf8>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a12      	ldr	r2, [pc, #72]	; (8007864 <TIM_Base_SetConfig+0x124>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d00b      	beq.n	8007838 <TIM_Base_SetConfig+0xf8>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a11      	ldr	r2, [pc, #68]	; (8007868 <TIM_Base_SetConfig+0x128>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d007      	beq.n	8007838 <TIM_Base_SetConfig+0xf8>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	4a10      	ldr	r2, [pc, #64]	; (800786c <TIM_Base_SetConfig+0x12c>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d003      	beq.n	8007838 <TIM_Base_SetConfig+0xf8>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	4a0f      	ldr	r2, [pc, #60]	; (8007870 <TIM_Base_SetConfig+0x130>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d103      	bne.n	8007840 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	691a      	ldr	r2, [r3, #16]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	615a      	str	r2, [r3, #20]
}
 8007846:	bf00      	nop
 8007848:	3714      	adds	r7, #20
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	40012c00 	.word	0x40012c00
 8007858:	40000400 	.word	0x40000400
 800785c:	40000800 	.word	0x40000800
 8007860:	40000c00 	.word	0x40000c00
 8007864:	40013400 	.word	0x40013400
 8007868:	40014000 	.word	0x40014000
 800786c:	40014400 	.word	0x40014400
 8007870:	40014800 	.word	0x40014800

08007874 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007874:	b480      	push	{r7}
 8007876:	b087      	sub	sp, #28
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a1b      	ldr	r3, [r3, #32]
 8007882:	f023 0201 	bic.w	r2, r3, #1
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a1b      	ldr	r3, [r3, #32]
 800788e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	699b      	ldr	r3, [r3, #24]
 800789a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f023 0303 	bic.w	r3, r3, #3
 80078ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	f023 0302 	bic.w	r3, r3, #2
 80078c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	697a      	ldr	r2, [r7, #20]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a2c      	ldr	r2, [pc, #176]	; (8007980 <TIM_OC1_SetConfig+0x10c>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d00f      	beq.n	80078f4 <TIM_OC1_SetConfig+0x80>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a2b      	ldr	r2, [pc, #172]	; (8007984 <TIM_OC1_SetConfig+0x110>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d00b      	beq.n	80078f4 <TIM_OC1_SetConfig+0x80>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a2a      	ldr	r2, [pc, #168]	; (8007988 <TIM_OC1_SetConfig+0x114>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d007      	beq.n	80078f4 <TIM_OC1_SetConfig+0x80>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a29      	ldr	r2, [pc, #164]	; (800798c <TIM_OC1_SetConfig+0x118>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d003      	beq.n	80078f4 <TIM_OC1_SetConfig+0x80>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a28      	ldr	r2, [pc, #160]	; (8007990 <TIM_OC1_SetConfig+0x11c>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d10c      	bne.n	800790e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	f023 0308 	bic.w	r3, r3, #8
 80078fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	697a      	ldr	r2, [r7, #20]
 8007902:	4313      	orrs	r3, r2
 8007904:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	f023 0304 	bic.w	r3, r3, #4
 800790c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a1b      	ldr	r2, [pc, #108]	; (8007980 <TIM_OC1_SetConfig+0x10c>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d00f      	beq.n	8007936 <TIM_OC1_SetConfig+0xc2>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a1a      	ldr	r2, [pc, #104]	; (8007984 <TIM_OC1_SetConfig+0x110>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d00b      	beq.n	8007936 <TIM_OC1_SetConfig+0xc2>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a19      	ldr	r2, [pc, #100]	; (8007988 <TIM_OC1_SetConfig+0x114>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d007      	beq.n	8007936 <TIM_OC1_SetConfig+0xc2>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a18      	ldr	r2, [pc, #96]	; (800798c <TIM_OC1_SetConfig+0x118>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d003      	beq.n	8007936 <TIM_OC1_SetConfig+0xc2>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a17      	ldr	r2, [pc, #92]	; (8007990 <TIM_OC1_SetConfig+0x11c>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d111      	bne.n	800795a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800793c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007944:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	695b      	ldr	r3, [r3, #20]
 800794a:	693a      	ldr	r2, [r7, #16]
 800794c:	4313      	orrs	r3, r2
 800794e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	699b      	ldr	r3, [r3, #24]
 8007954:	693a      	ldr	r2, [r7, #16]
 8007956:	4313      	orrs	r3, r2
 8007958:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	693a      	ldr	r2, [r7, #16]
 800795e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	685a      	ldr	r2, [r3, #4]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	697a      	ldr	r2, [r7, #20]
 8007972:	621a      	str	r2, [r3, #32]
}
 8007974:	bf00      	nop
 8007976:	371c      	adds	r7, #28
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr
 8007980:	40012c00 	.word	0x40012c00
 8007984:	40013400 	.word	0x40013400
 8007988:	40014000 	.word	0x40014000
 800798c:	40014400 	.word	0x40014400
 8007990:	40014800 	.word	0x40014800

08007994 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007994:	b480      	push	{r7}
 8007996:	b087      	sub	sp, #28
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a1b      	ldr	r3, [r3, #32]
 80079a2:	f023 0210 	bic.w	r2, r3, #16
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a1b      	ldr	r3, [r3, #32]
 80079ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80079c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	021b      	lsls	r3, r3, #8
 80079d6:	68fa      	ldr	r2, [r7, #12]
 80079d8:	4313      	orrs	r3, r2
 80079da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	f023 0320 	bic.w	r3, r3, #32
 80079e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	011b      	lsls	r3, r3, #4
 80079ea:	697a      	ldr	r2, [r7, #20]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a28      	ldr	r2, [pc, #160]	; (8007a94 <TIM_OC2_SetConfig+0x100>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d003      	beq.n	8007a00 <TIM_OC2_SetConfig+0x6c>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	4a27      	ldr	r2, [pc, #156]	; (8007a98 <TIM_OC2_SetConfig+0x104>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d10d      	bne.n	8007a1c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	011b      	lsls	r3, r3, #4
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a1a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4a1d      	ldr	r2, [pc, #116]	; (8007a94 <TIM_OC2_SetConfig+0x100>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d00f      	beq.n	8007a44 <TIM_OC2_SetConfig+0xb0>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4a1c      	ldr	r2, [pc, #112]	; (8007a98 <TIM_OC2_SetConfig+0x104>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d00b      	beq.n	8007a44 <TIM_OC2_SetConfig+0xb0>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a1b      	ldr	r2, [pc, #108]	; (8007a9c <TIM_OC2_SetConfig+0x108>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d007      	beq.n	8007a44 <TIM_OC2_SetConfig+0xb0>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	4a1a      	ldr	r2, [pc, #104]	; (8007aa0 <TIM_OC2_SetConfig+0x10c>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d003      	beq.n	8007a44 <TIM_OC2_SetConfig+0xb0>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a19      	ldr	r2, [pc, #100]	; (8007aa4 <TIM_OC2_SetConfig+0x110>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d113      	bne.n	8007a6c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	695b      	ldr	r3, [r3, #20]
 8007a58:	009b      	lsls	r3, r3, #2
 8007a5a:	693a      	ldr	r2, [r7, #16]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	699b      	ldr	r3, [r3, #24]
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	693a      	ldr	r2, [r7, #16]
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	693a      	ldr	r2, [r7, #16]
 8007a70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	68fa      	ldr	r2, [r7, #12]
 8007a76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	685a      	ldr	r2, [r3, #4]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	697a      	ldr	r2, [r7, #20]
 8007a84:	621a      	str	r2, [r3, #32]
}
 8007a86:	bf00      	nop
 8007a88:	371c      	adds	r7, #28
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	40012c00 	.word	0x40012c00
 8007a98:	40013400 	.word	0x40013400
 8007a9c:	40014000 	.word	0x40014000
 8007aa0:	40014400 	.word	0x40014400
 8007aa4:	40014800 	.word	0x40014800

08007aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b087      	sub	sp, #28
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6a1b      	ldr	r3, [r3, #32]
 8007ab6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6a1b      	ldr	r3, [r3, #32]
 8007ac2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	69db      	ldr	r3, [r3, #28]
 8007ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	f023 0303 	bic.w	r3, r3, #3
 8007ae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007af4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	021b      	lsls	r3, r3, #8
 8007afc:	697a      	ldr	r2, [r7, #20]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a27      	ldr	r2, [pc, #156]	; (8007ba4 <TIM_OC3_SetConfig+0xfc>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d003      	beq.n	8007b12 <TIM_OC3_SetConfig+0x6a>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a26      	ldr	r2, [pc, #152]	; (8007ba8 <TIM_OC3_SetConfig+0x100>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d10d      	bne.n	8007b2e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	021b      	lsls	r3, r3, #8
 8007b20:	697a      	ldr	r2, [r7, #20]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a1c      	ldr	r2, [pc, #112]	; (8007ba4 <TIM_OC3_SetConfig+0xfc>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d00f      	beq.n	8007b56 <TIM_OC3_SetConfig+0xae>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a1b      	ldr	r2, [pc, #108]	; (8007ba8 <TIM_OC3_SetConfig+0x100>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d00b      	beq.n	8007b56 <TIM_OC3_SetConfig+0xae>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a1a      	ldr	r2, [pc, #104]	; (8007bac <TIM_OC3_SetConfig+0x104>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d007      	beq.n	8007b56 <TIM_OC3_SetConfig+0xae>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a19      	ldr	r2, [pc, #100]	; (8007bb0 <TIM_OC3_SetConfig+0x108>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d003      	beq.n	8007b56 <TIM_OC3_SetConfig+0xae>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a18      	ldr	r2, [pc, #96]	; (8007bb4 <TIM_OC3_SetConfig+0x10c>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d113      	bne.n	8007b7e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	011b      	lsls	r3, r3, #4
 8007b6c:	693a      	ldr	r2, [r7, #16]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	699b      	ldr	r3, [r3, #24]
 8007b76:	011b      	lsls	r3, r3, #4
 8007b78:	693a      	ldr	r2, [r7, #16]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	693a      	ldr	r2, [r7, #16]
 8007b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	68fa      	ldr	r2, [r7, #12]
 8007b88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	685a      	ldr	r2, [r3, #4]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	697a      	ldr	r2, [r7, #20]
 8007b96:	621a      	str	r2, [r3, #32]
}
 8007b98:	bf00      	nop
 8007b9a:	371c      	adds	r7, #28
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr
 8007ba4:	40012c00 	.word	0x40012c00
 8007ba8:	40013400 	.word	0x40013400
 8007bac:	40014000 	.word	0x40014000
 8007bb0:	40014400 	.word	0x40014400
 8007bb4:	40014800 	.word	0x40014800

08007bb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b087      	sub	sp, #28
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6a1b      	ldr	r3, [r3, #32]
 8007bd2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	69db      	ldr	r3, [r3, #28]
 8007bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007be6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	021b      	lsls	r3, r3, #8
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	031b      	lsls	r3, r3, #12
 8007c0e:	693a      	ldr	r2, [r7, #16]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	4a18      	ldr	r2, [pc, #96]	; (8007c78 <TIM_OC4_SetConfig+0xc0>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d00f      	beq.n	8007c3c <TIM_OC4_SetConfig+0x84>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4a17      	ldr	r2, [pc, #92]	; (8007c7c <TIM_OC4_SetConfig+0xc4>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d00b      	beq.n	8007c3c <TIM_OC4_SetConfig+0x84>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	4a16      	ldr	r2, [pc, #88]	; (8007c80 <TIM_OC4_SetConfig+0xc8>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d007      	beq.n	8007c3c <TIM_OC4_SetConfig+0x84>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	4a15      	ldr	r2, [pc, #84]	; (8007c84 <TIM_OC4_SetConfig+0xcc>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d003      	beq.n	8007c3c <TIM_OC4_SetConfig+0x84>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	4a14      	ldr	r2, [pc, #80]	; (8007c88 <TIM_OC4_SetConfig+0xd0>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d109      	bne.n	8007c50 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	695b      	ldr	r3, [r3, #20]
 8007c48:	019b      	lsls	r3, r3, #6
 8007c4a:	697a      	ldr	r2, [r7, #20]
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	697a      	ldr	r2, [r7, #20]
 8007c54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	68fa      	ldr	r2, [r7, #12]
 8007c5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	685a      	ldr	r2, [r3, #4]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	621a      	str	r2, [r3, #32]
}
 8007c6a:	bf00      	nop
 8007c6c:	371c      	adds	r7, #28
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop
 8007c78:	40012c00 	.word	0x40012c00
 8007c7c:	40013400 	.word	0x40013400
 8007c80:	40014000 	.word	0x40014000
 8007c84:	40014400 	.word	0x40014400
 8007c88:	40014800 	.word	0x40014800

08007c8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b087      	sub	sp, #28
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a1b      	ldr	r3, [r3, #32]
 8007ca6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007cd0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	041b      	lsls	r3, r3, #16
 8007cd8:	693a      	ldr	r2, [r7, #16]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	4a17      	ldr	r2, [pc, #92]	; (8007d40 <TIM_OC5_SetConfig+0xb4>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d00f      	beq.n	8007d06 <TIM_OC5_SetConfig+0x7a>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	4a16      	ldr	r2, [pc, #88]	; (8007d44 <TIM_OC5_SetConfig+0xb8>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d00b      	beq.n	8007d06 <TIM_OC5_SetConfig+0x7a>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	4a15      	ldr	r2, [pc, #84]	; (8007d48 <TIM_OC5_SetConfig+0xbc>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d007      	beq.n	8007d06 <TIM_OC5_SetConfig+0x7a>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	4a14      	ldr	r2, [pc, #80]	; (8007d4c <TIM_OC5_SetConfig+0xc0>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d003      	beq.n	8007d06 <TIM_OC5_SetConfig+0x7a>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	4a13      	ldr	r2, [pc, #76]	; (8007d50 <TIM_OC5_SetConfig+0xc4>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d109      	bne.n	8007d1a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	695b      	ldr	r3, [r3, #20]
 8007d12:	021b      	lsls	r3, r3, #8
 8007d14:	697a      	ldr	r2, [r7, #20]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	697a      	ldr	r2, [r7, #20]
 8007d1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	68fa      	ldr	r2, [r7, #12]
 8007d24:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	685a      	ldr	r2, [r3, #4]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	693a      	ldr	r2, [r7, #16]
 8007d32:	621a      	str	r2, [r3, #32]
}
 8007d34:	bf00      	nop
 8007d36:	371c      	adds	r7, #28
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr
 8007d40:	40012c00 	.word	0x40012c00
 8007d44:	40013400 	.word	0x40013400
 8007d48:	40014000 	.word	0x40014000
 8007d4c:	40014400 	.word	0x40014400
 8007d50:	40014800 	.word	0x40014800

08007d54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b087      	sub	sp, #28
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6a1b      	ldr	r3, [r3, #32]
 8007d6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	021b      	lsls	r3, r3, #8
 8007d8e:	68fa      	ldr	r2, [r7, #12]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007d9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	051b      	lsls	r3, r3, #20
 8007da2:	693a      	ldr	r2, [r7, #16]
 8007da4:	4313      	orrs	r3, r2
 8007da6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a18      	ldr	r2, [pc, #96]	; (8007e0c <TIM_OC6_SetConfig+0xb8>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d00f      	beq.n	8007dd0 <TIM_OC6_SetConfig+0x7c>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a17      	ldr	r2, [pc, #92]	; (8007e10 <TIM_OC6_SetConfig+0xbc>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d00b      	beq.n	8007dd0 <TIM_OC6_SetConfig+0x7c>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	4a16      	ldr	r2, [pc, #88]	; (8007e14 <TIM_OC6_SetConfig+0xc0>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d007      	beq.n	8007dd0 <TIM_OC6_SetConfig+0x7c>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a15      	ldr	r2, [pc, #84]	; (8007e18 <TIM_OC6_SetConfig+0xc4>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d003      	beq.n	8007dd0 <TIM_OC6_SetConfig+0x7c>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4a14      	ldr	r2, [pc, #80]	; (8007e1c <TIM_OC6_SetConfig+0xc8>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d109      	bne.n	8007de4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007dd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	695b      	ldr	r3, [r3, #20]
 8007ddc:	029b      	lsls	r3, r3, #10
 8007dde:	697a      	ldr	r2, [r7, #20]
 8007de0:	4313      	orrs	r3, r2
 8007de2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	697a      	ldr	r2, [r7, #20]
 8007de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	685a      	ldr	r2, [r3, #4]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	693a      	ldr	r2, [r7, #16]
 8007dfc:	621a      	str	r2, [r3, #32]
}
 8007dfe:	bf00      	nop
 8007e00:	371c      	adds	r7, #28
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	40012c00 	.word	0x40012c00
 8007e10:	40013400 	.word	0x40013400
 8007e14:	40014000 	.word	0x40014000
 8007e18:	40014400 	.word	0x40014400
 8007e1c:	40014800 	.word	0x40014800

08007e20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b087      	sub	sp, #28
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	6a1b      	ldr	r3, [r3, #32]
 8007e30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6a1b      	ldr	r3, [r3, #32]
 8007e36:	f023 0201 	bic.w	r2, r3, #1
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	699b      	ldr	r3, [r3, #24]
 8007e42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	011b      	lsls	r3, r3, #4
 8007e50:	693a      	ldr	r2, [r7, #16]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	f023 030a 	bic.w	r3, r3, #10
 8007e5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e5e:	697a      	ldr	r2, [r7, #20]
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	693a      	ldr	r2, [r7, #16]
 8007e6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	697a      	ldr	r2, [r7, #20]
 8007e70:	621a      	str	r2, [r3, #32]
}
 8007e72:	bf00      	nop
 8007e74:	371c      	adds	r7, #28
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr

08007e7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e7e:	b480      	push	{r7}
 8007e80:	b087      	sub	sp, #28
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	60f8      	str	r0, [r7, #12]
 8007e86:	60b9      	str	r1, [r7, #8]
 8007e88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	f023 0210 	bic.w	r2, r3, #16
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6a1b      	ldr	r3, [r3, #32]
 8007ea0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ea8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	031b      	lsls	r3, r3, #12
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007eba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	011b      	lsls	r3, r3, #4
 8007ec0:	693a      	ldr	r2, [r7, #16]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	697a      	ldr	r2, [r7, #20]
 8007eca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	693a      	ldr	r2, [r7, #16]
 8007ed0:	621a      	str	r2, [r3, #32]
}
 8007ed2:	bf00      	nop
 8007ed4:	371c      	adds	r7, #28
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr

08007ede <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007ede:	b480      	push	{r7}
 8007ee0:	b085      	sub	sp, #20
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
 8007ee6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ef4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ef6:	683a      	ldr	r2, [r7, #0]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	f043 0307 	orr.w	r3, r3, #7
 8007f00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	609a      	str	r2, [r3, #8]
}
 8007f08:	bf00      	nop
 8007f0a:	3714      	adds	r7, #20
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b087      	sub	sp, #28
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
 8007f20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	021a      	lsls	r2, r3, #8
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	431a      	orrs	r2, r3
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	697a      	ldr	r2, [r7, #20]
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	697a      	ldr	r2, [r7, #20]
 8007f46:	609a      	str	r2, [r3, #8]
}
 8007f48:	bf00      	nop
 8007f4a:	371c      	adds	r7, #28
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr

08007f54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b085      	sub	sp, #20
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
 8007f5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d101      	bne.n	8007f6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f68:	2302      	movs	r3, #2
 8007f6a:	e068      	b.n	800803e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2202      	movs	r2, #2
 8007f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a2e      	ldr	r2, [pc, #184]	; (800804c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d004      	beq.n	8007fa0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a2d      	ldr	r2, [pc, #180]	; (8008050 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d108      	bne.n	8007fb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007fa6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fb8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	68fa      	ldr	r2, [r7, #12]
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	68fa      	ldr	r2, [r7, #12]
 8007fca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a1e      	ldr	r2, [pc, #120]	; (800804c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d01d      	beq.n	8008012 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fde:	d018      	beq.n	8008012 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a1b      	ldr	r2, [pc, #108]	; (8008054 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d013      	beq.n	8008012 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a1a      	ldr	r2, [pc, #104]	; (8008058 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d00e      	beq.n	8008012 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a18      	ldr	r2, [pc, #96]	; (800805c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d009      	beq.n	8008012 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a13      	ldr	r2, [pc, #76]	; (8008050 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d004      	beq.n	8008012 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a14      	ldr	r2, [pc, #80]	; (8008060 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d10c      	bne.n	800802c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008018:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	68ba      	ldr	r2, [r7, #8]
 8008020:	4313      	orrs	r3, r2
 8008022:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	68ba      	ldr	r2, [r7, #8]
 800802a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800803c:	2300      	movs	r3, #0
}
 800803e:	4618      	mov	r0, r3
 8008040:	3714      	adds	r7, #20
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr
 800804a:	bf00      	nop
 800804c:	40012c00 	.word	0x40012c00
 8008050:	40013400 	.word	0x40013400
 8008054:	40000400 	.word	0x40000400
 8008058:	40000800 	.word	0x40000800
 800805c:	40000c00 	.word	0x40000c00
 8008060:	40014000 	.word	0x40014000

08008064 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800806c:	bf00      	nop
 800806e:	370c      	adds	r7, #12
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008080:	bf00      	nop
 8008082:	370c      	adds	r7, #12
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr

0800808c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008094:	bf00      	nop
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b082      	sub	sp, #8
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d101      	bne.n	80080b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080ae:	2301      	movs	r3, #1
 80080b0:	e040      	b.n	8008134 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d106      	bne.n	80080c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f7fa fbaa 	bl	800281c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2224      	movs	r2, #36	; 0x24
 80080cc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f022 0201 	bic.w	r2, r2, #1
 80080dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 fbf2 	bl	80088c8 <UART_SetConfig>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d101      	bne.n	80080ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
 80080ec:	e022      	b.n	8008134 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d002      	beq.n	80080fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 fe9e 	bl	8008e38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	685a      	ldr	r2, [r3, #4]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800810a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	689a      	ldr	r2, [r3, #8]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800811a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f042 0201 	orr.w	r2, r2, #1
 800812a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 ff25 	bl	8008f7c <UART_CheckIdleState>
 8008132:	4603      	mov	r3, r0
}
 8008134:	4618      	mov	r0, r3
 8008136:	3708      	adds	r7, #8
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800813c:	b480      	push	{r7}
 800813e:	b08b      	sub	sp, #44	; 0x2c
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	4613      	mov	r3, r2
 8008148:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800814e:	2b20      	cmp	r3, #32
 8008150:	d156      	bne.n	8008200 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d002      	beq.n	800815e <HAL_UART_Transmit_IT+0x22>
 8008158:	88fb      	ldrh	r3, [r7, #6]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d101      	bne.n	8008162 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	e04f      	b.n	8008202 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008168:	2b01      	cmp	r3, #1
 800816a:	d101      	bne.n	8008170 <HAL_UART_Transmit_IT+0x34>
 800816c:	2302      	movs	r3, #2
 800816e:	e048      	b.n	8008202 <HAL_UART_Transmit_IT+0xc6>
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2201      	movs	r2, #1
 8008174:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	68ba      	ldr	r2, [r7, #8]
 800817c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	88fa      	ldrh	r2, [r7, #6]
 8008182:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	88fa      	ldrh	r2, [r7, #6]
 800818a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2200      	movs	r2, #0
 8008192:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2221      	movs	r2, #33	; 0x21
 80081a0:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081aa:	d107      	bne.n	80081bc <HAL_UART_Transmit_IT+0x80>
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	691b      	ldr	r3, [r3, #16]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d103      	bne.n	80081bc <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	4a16      	ldr	r2, [pc, #88]	; (8008210 <HAL_UART_Transmit_IT+0xd4>)
 80081b8:	669a      	str	r2, [r3, #104]	; 0x68
 80081ba:	e002      	b.n	80081c2 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	4a15      	ldr	r2, [pc, #84]	; (8008214 <HAL_UART_Transmit_IT+0xd8>)
 80081c0:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	e853 3f00 	ldrex	r3, [r3]
 80081d6:	613b      	str	r3, [r7, #16]
   return(result);
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081de:	627b      	str	r3, [r7, #36]	; 0x24
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	461a      	mov	r2, r3
 80081e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e8:	623b      	str	r3, [r7, #32]
 80081ea:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ec:	69f9      	ldr	r1, [r7, #28]
 80081ee:	6a3a      	ldr	r2, [r7, #32]
 80081f0:	e841 2300 	strex	r3, r2, [r1]
 80081f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1e6      	bne.n	80081ca <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80081fc:	2300      	movs	r3, #0
 80081fe:	e000      	b.n	8008202 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8008200:	2302      	movs	r3, #2
  }
}
 8008202:	4618      	mov	r0, r3
 8008204:	372c      	adds	r7, #44	; 0x2c
 8008206:	46bd      	mov	sp, r7
 8008208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820c:	4770      	bx	lr
 800820e:	bf00      	nop
 8008210:	080094d7 	.word	0x080094d7
 8008214:	0800941f 	.word	0x0800941f

08008218 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b08a      	sub	sp, #40	; 0x28
 800821c:	af00      	add	r7, sp, #0
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	60b9      	str	r1, [r7, #8]
 8008222:	4613      	mov	r3, r2
 8008224:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800822a:	2b20      	cmp	r3, #32
 800822c:	d142      	bne.n	80082b4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d002      	beq.n	800823a <HAL_UART_Receive_IT+0x22>
 8008234:	88fb      	ldrh	r3, [r7, #6]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d101      	bne.n	800823e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800823a:	2301      	movs	r3, #1
 800823c:	e03b      	b.n	80082b6 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008244:	2b01      	cmp	r3, #1
 8008246:	d101      	bne.n	800824c <HAL_UART_Receive_IT+0x34>
 8008248:	2302      	movs	r3, #2
 800824a:	e034      	b.n	80082b6 <HAL_UART_Receive_IT+0x9e>
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2201      	movs	r2, #1
 8008250:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2200      	movs	r2, #0
 8008258:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a18      	ldr	r2, [pc, #96]	; (80082c0 <HAL_UART_Receive_IT+0xa8>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d01f      	beq.n	80082a4 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800826e:	2b00      	cmp	r3, #0
 8008270:	d018      	beq.n	80082a4 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	e853 3f00 	ldrex	r3, [r3]
 800827e:	613b      	str	r3, [r7, #16]
   return(result);
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008286:	627b      	str	r3, [r7, #36]	; 0x24
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	461a      	mov	r2, r3
 800828e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008290:	623b      	str	r3, [r7, #32]
 8008292:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008294:	69f9      	ldr	r1, [r7, #28]
 8008296:	6a3a      	ldr	r2, [r7, #32]
 8008298:	e841 2300 	strex	r3, r2, [r1]
 800829c:	61bb      	str	r3, [r7, #24]
   return(result);
 800829e:	69bb      	ldr	r3, [r7, #24]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d1e6      	bne.n	8008272 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80082a4:	88fb      	ldrh	r3, [r7, #6]
 80082a6:	461a      	mov	r2, r3
 80082a8:	68b9      	ldr	r1, [r7, #8]
 80082aa:	68f8      	ldr	r0, [r7, #12]
 80082ac:	f000 ff74 	bl	8009198 <UART_Start_Receive_IT>
 80082b0:	4603      	mov	r3, r0
 80082b2:	e000      	b.n	80082b6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80082b4:	2302      	movs	r3, #2
  }
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3728      	adds	r7, #40	; 0x28
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop
 80082c0:	40008000 	.word	0x40008000

080082c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b0ba      	sub	sp, #232	; 0xe8
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	69db      	ldr	r3, [r3, #28]
 80082d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80082ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80082ee:	f640 030f 	movw	r3, #2063	; 0x80f
 80082f2:	4013      	ands	r3, r2
 80082f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80082f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d115      	bne.n	800832c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008304:	f003 0320 	and.w	r3, r3, #32
 8008308:	2b00      	cmp	r3, #0
 800830a:	d00f      	beq.n	800832c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800830c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008310:	f003 0320 	and.w	r3, r3, #32
 8008314:	2b00      	cmp	r3, #0
 8008316:	d009      	beq.n	800832c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800831c:	2b00      	cmp	r3, #0
 800831e:	f000 82a6 	beq.w	800886e <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	4798      	blx	r3
      }
      return;
 800832a:	e2a0      	b.n	800886e <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800832c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008330:	2b00      	cmp	r3, #0
 8008332:	f000 8117 	beq.w	8008564 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008336:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800833a:	f003 0301 	and.w	r3, r3, #1
 800833e:	2b00      	cmp	r3, #0
 8008340:	d106      	bne.n	8008350 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008342:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008346:	4b85      	ldr	r3, [pc, #532]	; (800855c <HAL_UART_IRQHandler+0x298>)
 8008348:	4013      	ands	r3, r2
 800834a:	2b00      	cmp	r3, #0
 800834c:	f000 810a 	beq.w	8008564 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008354:	f003 0301 	and.w	r3, r3, #1
 8008358:	2b00      	cmp	r3, #0
 800835a:	d011      	beq.n	8008380 <HAL_UART_IRQHandler+0xbc>
 800835c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00b      	beq.n	8008380 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2201      	movs	r2, #1
 800836e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008376:	f043 0201 	orr.w	r2, r3, #1
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008384:	f003 0302 	and.w	r3, r3, #2
 8008388:	2b00      	cmp	r3, #0
 800838a:	d011      	beq.n	80083b0 <HAL_UART_IRQHandler+0xec>
 800838c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008390:	f003 0301 	and.w	r3, r3, #1
 8008394:	2b00      	cmp	r3, #0
 8008396:	d00b      	beq.n	80083b0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	2202      	movs	r2, #2
 800839e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80083a6:	f043 0204 	orr.w	r2, r3, #4
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083b4:	f003 0304 	and.w	r3, r3, #4
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d011      	beq.n	80083e0 <HAL_UART_IRQHandler+0x11c>
 80083bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083c0:	f003 0301 	and.w	r3, r3, #1
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00b      	beq.n	80083e0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	2204      	movs	r2, #4
 80083ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80083d6:	f043 0202 	orr.w	r2, r3, #2
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80083e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083e4:	f003 0308 	and.w	r3, r3, #8
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d017      	beq.n	800841c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80083ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083f0:	f003 0320 	and.w	r3, r3, #32
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d105      	bne.n	8008404 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80083f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083fc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008400:	2b00      	cmp	r3, #0
 8008402:	d00b      	beq.n	800841c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2208      	movs	r2, #8
 800840a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008412:	f043 0208 	orr.w	r2, r3, #8
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800841c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008420:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008424:	2b00      	cmp	r3, #0
 8008426:	d012      	beq.n	800844e <HAL_UART_IRQHandler+0x18a>
 8008428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800842c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00c      	beq.n	800844e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800843c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008444:	f043 0220 	orr.w	r2, r3, #32
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 820c 	beq.w	8008872 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800845a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800845e:	f003 0320 	and.w	r3, r3, #32
 8008462:	2b00      	cmp	r3, #0
 8008464:	d00d      	beq.n	8008482 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800846a:	f003 0320 	and.w	r3, r3, #32
 800846e:	2b00      	cmp	r3, #0
 8008470:	d007      	beq.n	8008482 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008476:	2b00      	cmp	r3, #0
 8008478:	d003      	beq.n	8008482 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008488:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008496:	2b40      	cmp	r3, #64	; 0x40
 8008498:	d005      	beq.n	80084a6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800849a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800849e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d04f      	beq.n	8008546 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 ff40 	bl	800932c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084b6:	2b40      	cmp	r3, #64	; 0x40
 80084b8:	d141      	bne.n	800853e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	3308      	adds	r3, #8
 80084c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80084c8:	e853 3f00 	ldrex	r3, [r3]
 80084cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80084d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80084d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	3308      	adds	r3, #8
 80084e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80084e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80084ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80084f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80084f6:	e841 2300 	strex	r3, r2, [r1]
 80084fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80084fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1d9      	bne.n	80084ba <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800850a:	2b00      	cmp	r3, #0
 800850c:	d013      	beq.n	8008536 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008512:	4a13      	ldr	r2, [pc, #76]	; (8008560 <HAL_UART_IRQHandler+0x29c>)
 8008514:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800851a:	4618      	mov	r0, r3
 800851c:	f7fc fe82 	bl	8005224 <HAL_DMA_Abort_IT>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	d017      	beq.n	8008556 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800852a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008530:	4610      	mov	r0, r2
 8008532:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008534:	e00f      	b.n	8008556 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 f9b0 	bl	800889c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800853c:	e00b      	b.n	8008556 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 f9ac 	bl	800889c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008544:	e007      	b.n	8008556 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f000 f9a8 	bl	800889c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2200      	movs	r2, #0
 8008550:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8008554:	e18d      	b.n	8008872 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008556:	bf00      	nop
    return;
 8008558:	e18b      	b.n	8008872 <HAL_UART_IRQHandler+0x5ae>
 800855a:	bf00      	nop
 800855c:	04000120 	.word	0x04000120
 8008560:	080093f3 	.word	0x080093f3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008568:	2b01      	cmp	r3, #1
 800856a:	f040 8146 	bne.w	80087fa <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800856e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008572:	f003 0310 	and.w	r3, r3, #16
 8008576:	2b00      	cmp	r3, #0
 8008578:	f000 813f 	beq.w	80087fa <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800857c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008580:	f003 0310 	and.w	r3, r3, #16
 8008584:	2b00      	cmp	r3, #0
 8008586:	f000 8138 	beq.w	80087fa <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	2210      	movs	r2, #16
 8008590:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800859c:	2b40      	cmp	r3, #64	; 0x40
 800859e:	f040 80b4 	bne.w	800870a <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80085ae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f000 815f 	beq.w	8008876 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80085be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80085c2:	429a      	cmp	r2, r3
 80085c4:	f080 8157 	bcs.w	8008876 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80085ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f003 0320 	and.w	r3, r3, #32
 80085de:	2b00      	cmp	r3, #0
 80085e0:	f040 8085 	bne.w	80086ee <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80085f0:	e853 3f00 	ldrex	r3, [r3]
 80085f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80085f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80085fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008600:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	461a      	mov	r2, r3
 800860a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800860e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008612:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008616:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800861a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800861e:	e841 2300 	strex	r3, r2, [r1]
 8008622:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008626:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800862a:	2b00      	cmp	r3, #0
 800862c:	d1da      	bne.n	80085e4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	3308      	adds	r3, #8
 8008634:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008636:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008638:	e853 3f00 	ldrex	r3, [r3]
 800863c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800863e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008640:	f023 0301 	bic.w	r3, r3, #1
 8008644:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	3308      	adds	r3, #8
 800864e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008652:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008656:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008658:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800865a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800865e:	e841 2300 	strex	r3, r2, [r1]
 8008662:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008664:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008666:	2b00      	cmp	r3, #0
 8008668:	d1e1      	bne.n	800862e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	3308      	adds	r3, #8
 8008670:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008672:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008674:	e853 3f00 	ldrex	r3, [r3]
 8008678:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800867a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800867c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008680:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	3308      	adds	r3, #8
 800868a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800868e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008690:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008692:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008694:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008696:	e841 2300 	strex	r3, r2, [r1]
 800869a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800869c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1e3      	bne.n	800866a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2220      	movs	r2, #32
 80086a6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2200      	movs	r2, #0
 80086ac:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086b6:	e853 3f00 	ldrex	r3, [r3]
 80086ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80086bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086be:	f023 0310 	bic.w	r3, r3, #16
 80086c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	461a      	mov	r2, r3
 80086cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80086d0:	65bb      	str	r3, [r7, #88]	; 0x58
 80086d2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80086d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80086d8:	e841 2300 	strex	r3, r2, [r1]
 80086dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80086de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d1e4      	bne.n	80086ae <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086e8:	4618      	mov	r0, r3
 80086ea:	f7fc fd5d 	bl	80051a8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80086fa:	b29b      	uxth	r3, r3
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	b29b      	uxth	r3, r3
 8008700:	4619      	mov	r1, r3
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 f8d4 	bl	80088b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008708:	e0b5      	b.n	8008876 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008716:	b29b      	uxth	r3, r3
 8008718:	1ad3      	subs	r3, r2, r3
 800871a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008724:	b29b      	uxth	r3, r3
 8008726:	2b00      	cmp	r3, #0
 8008728:	f000 80a7 	beq.w	800887a <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800872c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008730:	2b00      	cmp	r3, #0
 8008732:	f000 80a2 	beq.w	800887a <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800873e:	e853 3f00 	ldrex	r3, [r3]
 8008742:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008744:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008746:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800874a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	461a      	mov	r2, r3
 8008754:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008758:	647b      	str	r3, [r7, #68]	; 0x44
 800875a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800875e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008760:	e841 2300 	strex	r3, r2, [r1]
 8008764:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008766:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008768:	2b00      	cmp	r3, #0
 800876a:	d1e4      	bne.n	8008736 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	3308      	adds	r3, #8
 8008772:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008776:	e853 3f00 	ldrex	r3, [r3]
 800877a:	623b      	str	r3, [r7, #32]
   return(result);
 800877c:	6a3b      	ldr	r3, [r7, #32]
 800877e:	f023 0301 	bic.w	r3, r3, #1
 8008782:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	3308      	adds	r3, #8
 800878c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008790:	633a      	str	r2, [r7, #48]	; 0x30
 8008792:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008794:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008796:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008798:	e841 2300 	strex	r3, r2, [r1]
 800879c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800879e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d1e3      	bne.n	800876c <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2220      	movs	r2, #32
 80087a8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2200      	movs	r2, #0
 80087ae:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2200      	movs	r2, #0
 80087b4:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	e853 3f00 	ldrex	r3, [r3]
 80087c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f023 0310 	bic.w	r3, r3, #16
 80087ca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	461a      	mov	r2, r3
 80087d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80087d8:	61fb      	str	r3, [r7, #28]
 80087da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087dc:	69b9      	ldr	r1, [r7, #24]
 80087de:	69fa      	ldr	r2, [r7, #28]
 80087e0:	e841 2300 	strex	r3, r2, [r1]
 80087e4:	617b      	str	r3, [r7, #20]
   return(result);
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d1e4      	bne.n	80087b6 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80087ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80087f0:	4619      	mov	r1, r3
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 f85c 	bl	80088b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087f8:	e03f      	b.n	800887a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80087fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008802:	2b00      	cmp	r3, #0
 8008804:	d00e      	beq.n	8008824 <HAL_UART_IRQHandler+0x560>
 8008806:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800880a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800880e:	2b00      	cmp	r3, #0
 8008810:	d008      	beq.n	8008824 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800881a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f001 f844 	bl	80098aa <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008822:	e02d      	b.n	8008880 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008828:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800882c:	2b00      	cmp	r3, #0
 800882e:	d00e      	beq.n	800884e <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008838:	2b00      	cmp	r3, #0
 800883a:	d008      	beq.n	800884e <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008840:	2b00      	cmp	r3, #0
 8008842:	d01c      	beq.n	800887e <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	4798      	blx	r3
    }
    return;
 800884c:	e017      	b.n	800887e <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800884e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008856:	2b00      	cmp	r3, #0
 8008858:	d012      	beq.n	8008880 <HAL_UART_IRQHandler+0x5bc>
 800885a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800885e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00c      	beq.n	8008880 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 fe95 	bl	8009596 <UART_EndTransmit_IT>
    return;
 800886c:	e008      	b.n	8008880 <HAL_UART_IRQHandler+0x5bc>
      return;
 800886e:	bf00      	nop
 8008870:	e006      	b.n	8008880 <HAL_UART_IRQHandler+0x5bc>
    return;
 8008872:	bf00      	nop
 8008874:	e004      	b.n	8008880 <HAL_UART_IRQHandler+0x5bc>
      return;
 8008876:	bf00      	nop
 8008878:	e002      	b.n	8008880 <HAL_UART_IRQHandler+0x5bc>
      return;
 800887a:	bf00      	nop
 800887c:	e000      	b.n	8008880 <HAL_UART_IRQHandler+0x5bc>
    return;
 800887e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008880:	37e8      	adds	r7, #232	; 0xe8
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop

08008888 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008890:	bf00      	nop
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80088a4:	bf00      	nop
 80088a6:	370c      	adds	r7, #12
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr

080088b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	460b      	mov	r3, r1
 80088ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80088bc:	bf00      	nop
 80088be:	370c      	adds	r7, #12
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80088cc:	b08a      	sub	sp, #40	; 0x28
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80088d2:	2300      	movs	r3, #0
 80088d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	689a      	ldr	r2, [r3, #8]
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	691b      	ldr	r3, [r3, #16]
 80088e0:	431a      	orrs	r2, r3
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	695b      	ldr	r3, [r3, #20]
 80088e6:	431a      	orrs	r2, r3
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	69db      	ldr	r3, [r3, #28]
 80088ec:	4313      	orrs	r3, r2
 80088ee:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	4ba4      	ldr	r3, [pc, #656]	; (8008b88 <UART_SetConfig+0x2c0>)
 80088f8:	4013      	ands	r3, r2
 80088fa:	68fa      	ldr	r2, [r7, #12]
 80088fc:	6812      	ldr	r2, [r2, #0]
 80088fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008900:	430b      	orrs	r3, r1
 8008902:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	68da      	ldr	r2, [r3, #12]
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	430a      	orrs	r2, r1
 8008918:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	699b      	ldr	r3, [r3, #24]
 800891e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4a99      	ldr	r2, [pc, #612]	; (8008b8c <UART_SetConfig+0x2c4>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d004      	beq.n	8008934 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6a1b      	ldr	r3, [r3, #32]
 800892e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008930:	4313      	orrs	r3, r2
 8008932:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008944:	430a      	orrs	r2, r1
 8008946:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a90      	ldr	r2, [pc, #576]	; (8008b90 <UART_SetConfig+0x2c8>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d126      	bne.n	80089a0 <UART_SetConfig+0xd8>
 8008952:	4b90      	ldr	r3, [pc, #576]	; (8008b94 <UART_SetConfig+0x2cc>)
 8008954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008958:	f003 0303 	and.w	r3, r3, #3
 800895c:	2b03      	cmp	r3, #3
 800895e:	d81b      	bhi.n	8008998 <UART_SetConfig+0xd0>
 8008960:	a201      	add	r2, pc, #4	; (adr r2, 8008968 <UART_SetConfig+0xa0>)
 8008962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008966:	bf00      	nop
 8008968:	08008979 	.word	0x08008979
 800896c:	08008989 	.word	0x08008989
 8008970:	08008981 	.word	0x08008981
 8008974:	08008991 	.word	0x08008991
 8008978:	2301      	movs	r3, #1
 800897a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800897e:	e116      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008980:	2302      	movs	r3, #2
 8008982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008986:	e112      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008988:	2304      	movs	r3, #4
 800898a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800898e:	e10e      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008990:	2308      	movs	r3, #8
 8008992:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008996:	e10a      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008998:	2310      	movs	r3, #16
 800899a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800899e:	e106      	b.n	8008bae <UART_SetConfig+0x2e6>
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a7c      	ldr	r2, [pc, #496]	; (8008b98 <UART_SetConfig+0x2d0>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d138      	bne.n	8008a1c <UART_SetConfig+0x154>
 80089aa:	4b7a      	ldr	r3, [pc, #488]	; (8008b94 <UART_SetConfig+0x2cc>)
 80089ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089b0:	f003 030c 	and.w	r3, r3, #12
 80089b4:	2b0c      	cmp	r3, #12
 80089b6:	d82d      	bhi.n	8008a14 <UART_SetConfig+0x14c>
 80089b8:	a201      	add	r2, pc, #4	; (adr r2, 80089c0 <UART_SetConfig+0xf8>)
 80089ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089be:	bf00      	nop
 80089c0:	080089f5 	.word	0x080089f5
 80089c4:	08008a15 	.word	0x08008a15
 80089c8:	08008a15 	.word	0x08008a15
 80089cc:	08008a15 	.word	0x08008a15
 80089d0:	08008a05 	.word	0x08008a05
 80089d4:	08008a15 	.word	0x08008a15
 80089d8:	08008a15 	.word	0x08008a15
 80089dc:	08008a15 	.word	0x08008a15
 80089e0:	080089fd 	.word	0x080089fd
 80089e4:	08008a15 	.word	0x08008a15
 80089e8:	08008a15 	.word	0x08008a15
 80089ec:	08008a15 	.word	0x08008a15
 80089f0:	08008a0d 	.word	0x08008a0d
 80089f4:	2300      	movs	r3, #0
 80089f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80089fa:	e0d8      	b.n	8008bae <UART_SetConfig+0x2e6>
 80089fc:	2302      	movs	r3, #2
 80089fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a02:	e0d4      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008a04:	2304      	movs	r3, #4
 8008a06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a0a:	e0d0      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008a0c:	2308      	movs	r3, #8
 8008a0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a12:	e0cc      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008a14:	2310      	movs	r3, #16
 8008a16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a1a:	e0c8      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a5e      	ldr	r2, [pc, #376]	; (8008b9c <UART_SetConfig+0x2d4>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d125      	bne.n	8008a72 <UART_SetConfig+0x1aa>
 8008a26:	4b5b      	ldr	r3, [pc, #364]	; (8008b94 <UART_SetConfig+0x2cc>)
 8008a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a2c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008a30:	2b30      	cmp	r3, #48	; 0x30
 8008a32:	d016      	beq.n	8008a62 <UART_SetConfig+0x19a>
 8008a34:	2b30      	cmp	r3, #48	; 0x30
 8008a36:	d818      	bhi.n	8008a6a <UART_SetConfig+0x1a2>
 8008a38:	2b20      	cmp	r3, #32
 8008a3a:	d00a      	beq.n	8008a52 <UART_SetConfig+0x18a>
 8008a3c:	2b20      	cmp	r3, #32
 8008a3e:	d814      	bhi.n	8008a6a <UART_SetConfig+0x1a2>
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d002      	beq.n	8008a4a <UART_SetConfig+0x182>
 8008a44:	2b10      	cmp	r3, #16
 8008a46:	d008      	beq.n	8008a5a <UART_SetConfig+0x192>
 8008a48:	e00f      	b.n	8008a6a <UART_SetConfig+0x1a2>
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a50:	e0ad      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008a52:	2302      	movs	r3, #2
 8008a54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a58:	e0a9      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008a5a:	2304      	movs	r3, #4
 8008a5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a60:	e0a5      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008a62:	2308      	movs	r3, #8
 8008a64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a68:	e0a1      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008a6a:	2310      	movs	r3, #16
 8008a6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a70:	e09d      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a4a      	ldr	r2, [pc, #296]	; (8008ba0 <UART_SetConfig+0x2d8>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d125      	bne.n	8008ac8 <UART_SetConfig+0x200>
 8008a7c:	4b45      	ldr	r3, [pc, #276]	; (8008b94 <UART_SetConfig+0x2cc>)
 8008a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a82:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008a86:	2bc0      	cmp	r3, #192	; 0xc0
 8008a88:	d016      	beq.n	8008ab8 <UART_SetConfig+0x1f0>
 8008a8a:	2bc0      	cmp	r3, #192	; 0xc0
 8008a8c:	d818      	bhi.n	8008ac0 <UART_SetConfig+0x1f8>
 8008a8e:	2b80      	cmp	r3, #128	; 0x80
 8008a90:	d00a      	beq.n	8008aa8 <UART_SetConfig+0x1e0>
 8008a92:	2b80      	cmp	r3, #128	; 0x80
 8008a94:	d814      	bhi.n	8008ac0 <UART_SetConfig+0x1f8>
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d002      	beq.n	8008aa0 <UART_SetConfig+0x1d8>
 8008a9a:	2b40      	cmp	r3, #64	; 0x40
 8008a9c:	d008      	beq.n	8008ab0 <UART_SetConfig+0x1e8>
 8008a9e:	e00f      	b.n	8008ac0 <UART_SetConfig+0x1f8>
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008aa6:	e082      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008aa8:	2302      	movs	r3, #2
 8008aaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008aae:	e07e      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008ab0:	2304      	movs	r3, #4
 8008ab2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ab6:	e07a      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008ab8:	2308      	movs	r3, #8
 8008aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008abe:	e076      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008ac0:	2310      	movs	r3, #16
 8008ac2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ac6:	e072      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a35      	ldr	r2, [pc, #212]	; (8008ba4 <UART_SetConfig+0x2dc>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d12a      	bne.n	8008b28 <UART_SetConfig+0x260>
 8008ad2:	4b30      	ldr	r3, [pc, #192]	; (8008b94 <UART_SetConfig+0x2cc>)
 8008ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ad8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008adc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ae0:	d01a      	beq.n	8008b18 <UART_SetConfig+0x250>
 8008ae2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ae6:	d81b      	bhi.n	8008b20 <UART_SetConfig+0x258>
 8008ae8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008aec:	d00c      	beq.n	8008b08 <UART_SetConfig+0x240>
 8008aee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008af2:	d815      	bhi.n	8008b20 <UART_SetConfig+0x258>
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d003      	beq.n	8008b00 <UART_SetConfig+0x238>
 8008af8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008afc:	d008      	beq.n	8008b10 <UART_SetConfig+0x248>
 8008afe:	e00f      	b.n	8008b20 <UART_SetConfig+0x258>
 8008b00:	2300      	movs	r3, #0
 8008b02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b06:	e052      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008b08:	2302      	movs	r3, #2
 8008b0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b0e:	e04e      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008b10:	2304      	movs	r3, #4
 8008b12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b16:	e04a      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008b18:	2308      	movs	r3, #8
 8008b1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b1e:	e046      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008b20:	2310      	movs	r3, #16
 8008b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b26:	e042      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a17      	ldr	r2, [pc, #92]	; (8008b8c <UART_SetConfig+0x2c4>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d13a      	bne.n	8008ba8 <UART_SetConfig+0x2e0>
 8008b32:	4b18      	ldr	r3, [pc, #96]	; (8008b94 <UART_SetConfig+0x2cc>)
 8008b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b38:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008b3c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b40:	d01a      	beq.n	8008b78 <UART_SetConfig+0x2b0>
 8008b42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b46:	d81b      	bhi.n	8008b80 <UART_SetConfig+0x2b8>
 8008b48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b4c:	d00c      	beq.n	8008b68 <UART_SetConfig+0x2a0>
 8008b4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b52:	d815      	bhi.n	8008b80 <UART_SetConfig+0x2b8>
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d003      	beq.n	8008b60 <UART_SetConfig+0x298>
 8008b58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b5c:	d008      	beq.n	8008b70 <UART_SetConfig+0x2a8>
 8008b5e:	e00f      	b.n	8008b80 <UART_SetConfig+0x2b8>
 8008b60:	2300      	movs	r3, #0
 8008b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b66:	e022      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008b68:	2302      	movs	r3, #2
 8008b6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b6e:	e01e      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008b70:	2304      	movs	r3, #4
 8008b72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b76:	e01a      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008b78:	2308      	movs	r3, #8
 8008b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b7e:	e016      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008b80:	2310      	movs	r3, #16
 8008b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008b86:	e012      	b.n	8008bae <UART_SetConfig+0x2e6>
 8008b88:	efff69f3 	.word	0xefff69f3
 8008b8c:	40008000 	.word	0x40008000
 8008b90:	40013800 	.word	0x40013800
 8008b94:	40021000 	.word	0x40021000
 8008b98:	40004400 	.word	0x40004400
 8008b9c:	40004800 	.word	0x40004800
 8008ba0:	40004c00 	.word	0x40004c00
 8008ba4:	40005000 	.word	0x40005000
 8008ba8:	2310      	movs	r3, #16
 8008baa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a9f      	ldr	r2, [pc, #636]	; (8008e30 <UART_SetConfig+0x568>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d17a      	bne.n	8008cae <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008bb8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008bbc:	2b08      	cmp	r3, #8
 8008bbe:	d824      	bhi.n	8008c0a <UART_SetConfig+0x342>
 8008bc0:	a201      	add	r2, pc, #4	; (adr r2, 8008bc8 <UART_SetConfig+0x300>)
 8008bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bc6:	bf00      	nop
 8008bc8:	08008bed 	.word	0x08008bed
 8008bcc:	08008c0b 	.word	0x08008c0b
 8008bd0:	08008bf5 	.word	0x08008bf5
 8008bd4:	08008c0b 	.word	0x08008c0b
 8008bd8:	08008bfb 	.word	0x08008bfb
 8008bdc:	08008c0b 	.word	0x08008c0b
 8008be0:	08008c0b 	.word	0x08008c0b
 8008be4:	08008c0b 	.word	0x08008c0b
 8008be8:	08008c03 	.word	0x08008c03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bec:	f7fd fbbc 	bl	8006368 <HAL_RCC_GetPCLK1Freq>
 8008bf0:	61f8      	str	r0, [r7, #28]
        break;
 8008bf2:	e010      	b.n	8008c16 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008bf4:	4b8f      	ldr	r3, [pc, #572]	; (8008e34 <UART_SetConfig+0x56c>)
 8008bf6:	61fb      	str	r3, [r7, #28]
        break;
 8008bf8:	e00d      	b.n	8008c16 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008bfa:	f7fd fb1d 	bl	8006238 <HAL_RCC_GetSysClockFreq>
 8008bfe:	61f8      	str	r0, [r7, #28]
        break;
 8008c00:	e009      	b.n	8008c16 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c06:	61fb      	str	r3, [r7, #28]
        break;
 8008c08:	e005      	b.n	8008c16 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008c14:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008c16:	69fb      	ldr	r3, [r7, #28]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	f000 80fb 	beq.w	8008e14 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	685a      	ldr	r2, [r3, #4]
 8008c22:	4613      	mov	r3, r2
 8008c24:	005b      	lsls	r3, r3, #1
 8008c26:	4413      	add	r3, r2
 8008c28:	69fa      	ldr	r2, [r7, #28]
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d305      	bcc.n	8008c3a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008c34:	69fa      	ldr	r2, [r7, #28]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d903      	bls.n	8008c42 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008c40:	e0e8      	b.n	8008e14 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008c42:	69fb      	ldr	r3, [r7, #28]
 8008c44:	2200      	movs	r2, #0
 8008c46:	461c      	mov	r4, r3
 8008c48:	4615      	mov	r5, r2
 8008c4a:	f04f 0200 	mov.w	r2, #0
 8008c4e:	f04f 0300 	mov.w	r3, #0
 8008c52:	022b      	lsls	r3, r5, #8
 8008c54:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008c58:	0222      	lsls	r2, r4, #8
 8008c5a:	68f9      	ldr	r1, [r7, #12]
 8008c5c:	6849      	ldr	r1, [r1, #4]
 8008c5e:	0849      	lsrs	r1, r1, #1
 8008c60:	2000      	movs	r0, #0
 8008c62:	4688      	mov	r8, r1
 8008c64:	4681      	mov	r9, r0
 8008c66:	eb12 0a08 	adds.w	sl, r2, r8
 8008c6a:	eb43 0b09 	adc.w	fp, r3, r9
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	2200      	movs	r2, #0
 8008c74:	603b      	str	r3, [r7, #0]
 8008c76:	607a      	str	r2, [r7, #4]
 8008c78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c7c:	4650      	mov	r0, sl
 8008c7e:	4659      	mov	r1, fp
 8008c80:	f7f8 f812 	bl	8000ca8 <__aeabi_uldivmod>
 8008c84:	4602      	mov	r2, r0
 8008c86:	460b      	mov	r3, r1
 8008c88:	4613      	mov	r3, r2
 8008c8a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c92:	d308      	bcc.n	8008ca6 <UART_SetConfig+0x3de>
 8008c94:	69bb      	ldr	r3, [r7, #24]
 8008c96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c9a:	d204      	bcs.n	8008ca6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	69ba      	ldr	r2, [r7, #24]
 8008ca2:	60da      	str	r2, [r3, #12]
 8008ca4:	e0b6      	b.n	8008e14 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008cac:	e0b2      	b.n	8008e14 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	69db      	ldr	r3, [r3, #28]
 8008cb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cb6:	d15e      	bne.n	8008d76 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008cb8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008cbc:	2b08      	cmp	r3, #8
 8008cbe:	d828      	bhi.n	8008d12 <UART_SetConfig+0x44a>
 8008cc0:	a201      	add	r2, pc, #4	; (adr r2, 8008cc8 <UART_SetConfig+0x400>)
 8008cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cc6:	bf00      	nop
 8008cc8:	08008ced 	.word	0x08008ced
 8008ccc:	08008cf5 	.word	0x08008cf5
 8008cd0:	08008cfd 	.word	0x08008cfd
 8008cd4:	08008d13 	.word	0x08008d13
 8008cd8:	08008d03 	.word	0x08008d03
 8008cdc:	08008d13 	.word	0x08008d13
 8008ce0:	08008d13 	.word	0x08008d13
 8008ce4:	08008d13 	.word	0x08008d13
 8008ce8:	08008d0b 	.word	0x08008d0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008cec:	f7fd fb3c 	bl	8006368 <HAL_RCC_GetPCLK1Freq>
 8008cf0:	61f8      	str	r0, [r7, #28]
        break;
 8008cf2:	e014      	b.n	8008d1e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008cf4:	f7fd fb4e 	bl	8006394 <HAL_RCC_GetPCLK2Freq>
 8008cf8:	61f8      	str	r0, [r7, #28]
        break;
 8008cfa:	e010      	b.n	8008d1e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008cfc:	4b4d      	ldr	r3, [pc, #308]	; (8008e34 <UART_SetConfig+0x56c>)
 8008cfe:	61fb      	str	r3, [r7, #28]
        break;
 8008d00:	e00d      	b.n	8008d1e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d02:	f7fd fa99 	bl	8006238 <HAL_RCC_GetSysClockFreq>
 8008d06:	61f8      	str	r0, [r7, #28]
        break;
 8008d08:	e009      	b.n	8008d1e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d0e:	61fb      	str	r3, [r7, #28]
        break;
 8008d10:	e005      	b.n	8008d1e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008d12:	2300      	movs	r3, #0
 8008d14:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008d1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008d1e:	69fb      	ldr	r3, [r7, #28]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d077      	beq.n	8008e14 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008d24:	69fb      	ldr	r3, [r7, #28]
 8008d26:	005a      	lsls	r2, r3, #1
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	085b      	lsrs	r3, r3, #1
 8008d2e:	441a      	add	r2, r3
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d38:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d3a:	69bb      	ldr	r3, [r7, #24]
 8008d3c:	2b0f      	cmp	r3, #15
 8008d3e:	d916      	bls.n	8008d6e <UART_SetConfig+0x4a6>
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d46:	d212      	bcs.n	8008d6e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008d48:	69bb      	ldr	r3, [r7, #24]
 8008d4a:	b29b      	uxth	r3, r3
 8008d4c:	f023 030f 	bic.w	r3, r3, #15
 8008d50:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d52:	69bb      	ldr	r3, [r7, #24]
 8008d54:	085b      	lsrs	r3, r3, #1
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	f003 0307 	and.w	r3, r3, #7
 8008d5c:	b29a      	uxth	r2, r3
 8008d5e:	8afb      	ldrh	r3, [r7, #22]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	8afa      	ldrh	r2, [r7, #22]
 8008d6a:	60da      	str	r2, [r3, #12]
 8008d6c:	e052      	b.n	8008e14 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008d6e:	2301      	movs	r3, #1
 8008d70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008d74:	e04e      	b.n	8008e14 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008d76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d7a:	2b08      	cmp	r3, #8
 8008d7c:	d827      	bhi.n	8008dce <UART_SetConfig+0x506>
 8008d7e:	a201      	add	r2, pc, #4	; (adr r2, 8008d84 <UART_SetConfig+0x4bc>)
 8008d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d84:	08008da9 	.word	0x08008da9
 8008d88:	08008db1 	.word	0x08008db1
 8008d8c:	08008db9 	.word	0x08008db9
 8008d90:	08008dcf 	.word	0x08008dcf
 8008d94:	08008dbf 	.word	0x08008dbf
 8008d98:	08008dcf 	.word	0x08008dcf
 8008d9c:	08008dcf 	.word	0x08008dcf
 8008da0:	08008dcf 	.word	0x08008dcf
 8008da4:	08008dc7 	.word	0x08008dc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008da8:	f7fd fade 	bl	8006368 <HAL_RCC_GetPCLK1Freq>
 8008dac:	61f8      	str	r0, [r7, #28]
        break;
 8008dae:	e014      	b.n	8008dda <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008db0:	f7fd faf0 	bl	8006394 <HAL_RCC_GetPCLK2Freq>
 8008db4:	61f8      	str	r0, [r7, #28]
        break;
 8008db6:	e010      	b.n	8008dda <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008db8:	4b1e      	ldr	r3, [pc, #120]	; (8008e34 <UART_SetConfig+0x56c>)
 8008dba:	61fb      	str	r3, [r7, #28]
        break;
 8008dbc:	e00d      	b.n	8008dda <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dbe:	f7fd fa3b 	bl	8006238 <HAL_RCC_GetSysClockFreq>
 8008dc2:	61f8      	str	r0, [r7, #28]
        break;
 8008dc4:	e009      	b.n	8008dda <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008dca:	61fb      	str	r3, [r7, #28]
        break;
 8008dcc:	e005      	b.n	8008dda <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008dd8:	bf00      	nop
    }

    if (pclk != 0U)
 8008dda:	69fb      	ldr	r3, [r7, #28]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d019      	beq.n	8008e14 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	085a      	lsrs	r2, r3, #1
 8008de6:	69fb      	ldr	r3, [r7, #28]
 8008de8:	441a      	add	r2, r3
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8008df2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008df4:	69bb      	ldr	r3, [r7, #24]
 8008df6:	2b0f      	cmp	r3, #15
 8008df8:	d909      	bls.n	8008e0e <UART_SetConfig+0x546>
 8008dfa:	69bb      	ldr	r3, [r7, #24]
 8008dfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e00:	d205      	bcs.n	8008e0e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008e02:	69bb      	ldr	r3, [r7, #24]
 8008e04:	b29a      	uxth	r2, r3
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	60da      	str	r2, [r3, #12]
 8008e0c:	e002      	b.n	8008e14 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2200      	movs	r2, #0
 8008e18:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008e20:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3728      	adds	r7, #40	; 0x28
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e2e:	bf00      	nop
 8008e30:	40008000 	.word	0x40008000
 8008e34:	00f42400 	.word	0x00f42400

08008e38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b083      	sub	sp, #12
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e44:	f003 0301 	and.w	r3, r3, #1
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d00a      	beq.n	8008e62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	430a      	orrs	r2, r1
 8008e60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e66:	f003 0302 	and.w	r3, r3, #2
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d00a      	beq.n	8008e84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	430a      	orrs	r2, r1
 8008e82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e88:	f003 0304 	and.w	r3, r3, #4
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d00a      	beq.n	8008ea6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	430a      	orrs	r2, r1
 8008ea4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eaa:	f003 0308 	and.w	r3, r3, #8
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d00a      	beq.n	8008ec8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	430a      	orrs	r2, r1
 8008ec6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ecc:	f003 0310 	and.w	r3, r3, #16
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d00a      	beq.n	8008eea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	689b      	ldr	r3, [r3, #8]
 8008eda:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	430a      	orrs	r2, r1
 8008ee8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eee:	f003 0320 	and.w	r3, r3, #32
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d00a      	beq.n	8008f0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	430a      	orrs	r2, r1
 8008f0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d01a      	beq.n	8008f4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	430a      	orrs	r2, r1
 8008f2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f36:	d10a      	bne.n	8008f4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	430a      	orrs	r2, r1
 8008f4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d00a      	beq.n	8008f70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	430a      	orrs	r2, r1
 8008f6e:	605a      	str	r2, [r3, #4]
  }
}
 8008f70:	bf00      	nop
 8008f72:	370c      	adds	r7, #12
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr

08008f7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b086      	sub	sp, #24
 8008f80:	af02      	add	r7, sp, #8
 8008f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008f8c:	f7fa f804 	bl	8002f98 <HAL_GetTick>
 8008f90:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f003 0308 	and.w	r3, r3, #8
 8008f9c:	2b08      	cmp	r3, #8
 8008f9e:	d10e      	bne.n	8008fbe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fa0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008fa4:	9300      	str	r3, [sp, #0]
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f000 f82d 	bl	800900e <UART_WaitOnFlagUntilTimeout>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d001      	beq.n	8008fbe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008fba:	2303      	movs	r3, #3
 8008fbc:	e023      	b.n	8009006 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f003 0304 	and.w	r3, r3, #4
 8008fc8:	2b04      	cmp	r3, #4
 8008fca:	d10e      	bne.n	8008fea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fcc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008fd0:	9300      	str	r3, [sp, #0]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 f817 	bl	800900e <UART_WaitOnFlagUntilTimeout>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d001      	beq.n	8008fea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008fe6:	2303      	movs	r3, #3
 8008fe8:	e00d      	b.n	8009006 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2220      	movs	r2, #32
 8008fee:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2220      	movs	r2, #32
 8008ff4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2200      	movs	r2, #0
 8009000:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009004:	2300      	movs	r3, #0
}
 8009006:	4618      	mov	r0, r3
 8009008:	3710      	adds	r7, #16
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}

0800900e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800900e:	b580      	push	{r7, lr}
 8009010:	b09c      	sub	sp, #112	; 0x70
 8009012:	af00      	add	r7, sp, #0
 8009014:	60f8      	str	r0, [r7, #12]
 8009016:	60b9      	str	r1, [r7, #8]
 8009018:	603b      	str	r3, [r7, #0]
 800901a:	4613      	mov	r3, r2
 800901c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800901e:	e0a5      	b.n	800916c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009020:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009026:	f000 80a1 	beq.w	800916c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800902a:	f7f9 ffb5 	bl	8002f98 <HAL_GetTick>
 800902e:	4602      	mov	r2, r0
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	1ad3      	subs	r3, r2, r3
 8009034:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009036:	429a      	cmp	r2, r3
 8009038:	d302      	bcc.n	8009040 <UART_WaitOnFlagUntilTimeout+0x32>
 800903a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800903c:	2b00      	cmp	r3, #0
 800903e:	d13e      	bne.n	80090be <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009046:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009048:	e853 3f00 	ldrex	r3, [r3]
 800904c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800904e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009050:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009054:	667b      	str	r3, [r7, #100]	; 0x64
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	461a      	mov	r2, r3
 800905c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800905e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009060:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009062:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009064:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009066:	e841 2300 	strex	r3, r2, [r1]
 800906a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800906c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800906e:	2b00      	cmp	r3, #0
 8009070:	d1e6      	bne.n	8009040 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	3308      	adds	r3, #8
 8009078:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800907c:	e853 3f00 	ldrex	r3, [r3]
 8009080:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009084:	f023 0301 	bic.w	r3, r3, #1
 8009088:	663b      	str	r3, [r7, #96]	; 0x60
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	3308      	adds	r3, #8
 8009090:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009092:	64ba      	str	r2, [r7, #72]	; 0x48
 8009094:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009096:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009098:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800909a:	e841 2300 	strex	r3, r2, [r1]
 800909e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80090a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d1e5      	bne.n	8009072 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	2220      	movs	r2, #32
 80090aa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2220      	movs	r2, #32
 80090b0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80090ba:	2303      	movs	r3, #3
 80090bc:	e067      	b.n	800918e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f003 0304 	and.w	r3, r3, #4
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d04f      	beq.n	800916c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	69db      	ldr	r3, [r3, #28]
 80090d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090da:	d147      	bne.n	800916c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80090e4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ee:	e853 3f00 	ldrex	r3, [r3]
 80090f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80090fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	461a      	mov	r2, r3
 8009102:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009104:	637b      	str	r3, [r7, #52]	; 0x34
 8009106:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009108:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800910a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800910c:	e841 2300 	strex	r3, r2, [r1]
 8009110:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009114:	2b00      	cmp	r3, #0
 8009116:	d1e6      	bne.n	80090e6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	3308      	adds	r3, #8
 800911e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	e853 3f00 	ldrex	r3, [r3]
 8009126:	613b      	str	r3, [r7, #16]
   return(result);
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	f023 0301 	bic.w	r3, r3, #1
 800912e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	3308      	adds	r3, #8
 8009136:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009138:	623a      	str	r2, [r7, #32]
 800913a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800913c:	69f9      	ldr	r1, [r7, #28]
 800913e:	6a3a      	ldr	r2, [r7, #32]
 8009140:	e841 2300 	strex	r3, r2, [r1]
 8009144:	61bb      	str	r3, [r7, #24]
   return(result);
 8009146:	69bb      	ldr	r3, [r7, #24]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d1e5      	bne.n	8009118 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	2220      	movs	r2, #32
 8009150:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2220      	movs	r2, #32
 8009156:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2220      	movs	r2, #32
 800915c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2200      	movs	r2, #0
 8009164:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009168:	2303      	movs	r3, #3
 800916a:	e010      	b.n	800918e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	69da      	ldr	r2, [r3, #28]
 8009172:	68bb      	ldr	r3, [r7, #8]
 8009174:	4013      	ands	r3, r2
 8009176:	68ba      	ldr	r2, [r7, #8]
 8009178:	429a      	cmp	r2, r3
 800917a:	bf0c      	ite	eq
 800917c:	2301      	moveq	r3, #1
 800917e:	2300      	movne	r3, #0
 8009180:	b2db      	uxtb	r3, r3
 8009182:	461a      	mov	r2, r3
 8009184:	79fb      	ldrb	r3, [r7, #7]
 8009186:	429a      	cmp	r2, r3
 8009188:	f43f af4a 	beq.w	8009020 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800918c:	2300      	movs	r3, #0
}
 800918e:	4618      	mov	r0, r3
 8009190:	3770      	adds	r7, #112	; 0x70
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}
	...

08009198 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009198:	b480      	push	{r7}
 800919a:	b097      	sub	sp, #92	; 0x5c
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	4613      	mov	r3, r2
 80091a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	68ba      	ldr	r2, [r7, #8]
 80091aa:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	88fa      	ldrh	r2, [r7, #6]
 80091b0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	88fa      	ldrh	r2, [r7, #6]
 80091b8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2200      	movs	r2, #0
 80091c0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091ca:	d10e      	bne.n	80091ea <UART_Start_Receive_IT+0x52>
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	691b      	ldr	r3, [r3, #16]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d105      	bne.n	80091e0 <UART_Start_Receive_IT+0x48>
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80091da:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80091de:	e02d      	b.n	800923c <UART_Start_Receive_IT+0xa4>
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	22ff      	movs	r2, #255	; 0xff
 80091e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80091e8:	e028      	b.n	800923c <UART_Start_Receive_IT+0xa4>
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d10d      	bne.n	800920e <UART_Start_Receive_IT+0x76>
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	691b      	ldr	r3, [r3, #16]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d104      	bne.n	8009204 <UART_Start_Receive_IT+0x6c>
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	22ff      	movs	r2, #255	; 0xff
 80091fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009202:	e01b      	b.n	800923c <UART_Start_Receive_IT+0xa4>
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	227f      	movs	r2, #127	; 0x7f
 8009208:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800920c:	e016      	b.n	800923c <UART_Start_Receive_IT+0xa4>
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009216:	d10d      	bne.n	8009234 <UART_Start_Receive_IT+0x9c>
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	691b      	ldr	r3, [r3, #16]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d104      	bne.n	800922a <UART_Start_Receive_IT+0x92>
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	227f      	movs	r2, #127	; 0x7f
 8009224:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009228:	e008      	b.n	800923c <UART_Start_Receive_IT+0xa4>
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	223f      	movs	r2, #63	; 0x3f
 800922e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009232:	e003      	b.n	800923c <UART_Start_Receive_IT+0xa4>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2200      	movs	r2, #0
 8009238:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2200      	movs	r2, #0
 8009240:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2222      	movs	r2, #34	; 0x22
 8009248:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	3308      	adds	r3, #8
 8009250:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009254:	e853 3f00 	ldrex	r3, [r3]
 8009258:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800925a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800925c:	f043 0301 	orr.w	r3, r3, #1
 8009260:	657b      	str	r3, [r7, #84]	; 0x54
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	3308      	adds	r3, #8
 8009268:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800926a:	64ba      	str	r2, [r7, #72]	; 0x48
 800926c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800926e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009270:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009272:	e841 2300 	strex	r3, r2, [r1]
 8009276:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009278:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1e5      	bne.n	800924a <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009286:	d107      	bne.n	8009298 <UART_Start_Receive_IT+0x100>
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	691b      	ldr	r3, [r3, #16]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d103      	bne.n	8009298 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	4a24      	ldr	r2, [pc, #144]	; (8009324 <UART_Start_Receive_IT+0x18c>)
 8009294:	665a      	str	r2, [r3, #100]	; 0x64
 8009296:	e002      	b.n	800929e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	4a23      	ldr	r2, [pc, #140]	; (8009328 <UART_Start_Receive_IT+0x190>)
 800929c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2200      	movs	r2, #0
 80092a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	691b      	ldr	r3, [r3, #16]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d019      	beq.n	80092e2 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b6:	e853 3f00 	ldrex	r3, [r3]
 80092ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80092bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092be:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80092c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	461a      	mov	r2, r3
 80092ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092cc:	637b      	str	r3, [r7, #52]	; 0x34
 80092ce:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80092d4:	e841 2300 	strex	r3, r2, [r1]
 80092d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80092da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d1e6      	bne.n	80092ae <UART_Start_Receive_IT+0x116>
 80092e0:	e018      	b.n	8009314 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	e853 3f00 	ldrex	r3, [r3]
 80092ee:	613b      	str	r3, [r7, #16]
   return(result);
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	f043 0320 	orr.w	r3, r3, #32
 80092f6:	653b      	str	r3, [r7, #80]	; 0x50
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	461a      	mov	r2, r3
 80092fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009300:	623b      	str	r3, [r7, #32]
 8009302:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009304:	69f9      	ldr	r1, [r7, #28]
 8009306:	6a3a      	ldr	r2, [r7, #32]
 8009308:	e841 2300 	strex	r3, r2, [r1]
 800930c:	61bb      	str	r3, [r7, #24]
   return(result);
 800930e:	69bb      	ldr	r3, [r7, #24]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d1e6      	bne.n	80092e2 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8009314:	2300      	movs	r3, #0
}
 8009316:	4618      	mov	r0, r3
 8009318:	375c      	adds	r7, #92	; 0x5c
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	0800974b 	.word	0x0800974b
 8009328:	080095eb 	.word	0x080095eb

0800932c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800932c:	b480      	push	{r7}
 800932e:	b095      	sub	sp, #84	; 0x54
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800933a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800933c:	e853 3f00 	ldrex	r3, [r3]
 8009340:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009344:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009348:	64fb      	str	r3, [r7, #76]	; 0x4c
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	461a      	mov	r2, r3
 8009350:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009352:	643b      	str	r3, [r7, #64]	; 0x40
 8009354:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009356:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009358:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800935a:	e841 2300 	strex	r3, r2, [r1]
 800935e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009362:	2b00      	cmp	r3, #0
 8009364:	d1e6      	bne.n	8009334 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	3308      	adds	r3, #8
 800936c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800936e:	6a3b      	ldr	r3, [r7, #32]
 8009370:	e853 3f00 	ldrex	r3, [r3]
 8009374:	61fb      	str	r3, [r7, #28]
   return(result);
 8009376:	69fb      	ldr	r3, [r7, #28]
 8009378:	f023 0301 	bic.w	r3, r3, #1
 800937c:	64bb      	str	r3, [r7, #72]	; 0x48
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	3308      	adds	r3, #8
 8009384:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009386:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009388:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800938c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800938e:	e841 2300 	strex	r3, r2, [r1]
 8009392:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009396:	2b00      	cmp	r3, #0
 8009398:	d1e5      	bne.n	8009366 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800939e:	2b01      	cmp	r3, #1
 80093a0:	d118      	bne.n	80093d4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	e853 3f00 	ldrex	r3, [r3]
 80093ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	f023 0310 	bic.w	r3, r3, #16
 80093b6:	647b      	str	r3, [r7, #68]	; 0x44
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	461a      	mov	r2, r3
 80093be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80093c0:	61bb      	str	r3, [r7, #24]
 80093c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c4:	6979      	ldr	r1, [r7, #20]
 80093c6:	69ba      	ldr	r2, [r7, #24]
 80093c8:	e841 2300 	strex	r3, r2, [r1]
 80093cc:	613b      	str	r3, [r7, #16]
   return(result);
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1e6      	bne.n	80093a2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2220      	movs	r2, #32
 80093d8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	665a      	str	r2, [r3, #100]	; 0x64
}
 80093e6:	bf00      	nop
 80093e8:	3754      	adds	r7, #84	; 0x54
 80093ea:	46bd      	mov	sp, r7
 80093ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f0:	4770      	bx	lr

080093f2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80093f2:	b580      	push	{r7, lr}
 80093f4:	b084      	sub	sp, #16
 80093f6:	af00      	add	r7, sp, #0
 80093f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2200      	movs	r2, #0
 8009404:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2200      	movs	r2, #0
 800940c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009410:	68f8      	ldr	r0, [r7, #12]
 8009412:	f7ff fa43 	bl	800889c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009416:	bf00      	nop
 8009418:	3710      	adds	r7, #16
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}

0800941e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800941e:	b480      	push	{r7}
 8009420:	b08f      	sub	sp, #60	; 0x3c
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800942a:	2b21      	cmp	r3, #33	; 0x21
 800942c:	d14d      	bne.n	80094ca <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009434:	b29b      	uxth	r3, r3
 8009436:	2b00      	cmp	r3, #0
 8009438:	d132      	bne.n	80094a0 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009440:	6a3b      	ldr	r3, [r7, #32]
 8009442:	e853 3f00 	ldrex	r3, [r3]
 8009446:	61fb      	str	r3, [r7, #28]
   return(result);
 8009448:	69fb      	ldr	r3, [r7, #28]
 800944a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800944e:	637b      	str	r3, [r7, #52]	; 0x34
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	461a      	mov	r2, r3
 8009456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009458:	62fb      	str	r3, [r7, #44]	; 0x2c
 800945a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800945c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800945e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009460:	e841 2300 	strex	r3, r2, [r1]
 8009464:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1e6      	bne.n	800943a <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	e853 3f00 	ldrex	r3, [r3]
 8009478:	60bb      	str	r3, [r7, #8]
   return(result);
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009480:	633b      	str	r3, [r7, #48]	; 0x30
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	461a      	mov	r2, r3
 8009488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800948a:	61bb      	str	r3, [r7, #24]
 800948c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800948e:	6979      	ldr	r1, [r7, #20]
 8009490:	69ba      	ldr	r2, [r7, #24]
 8009492:	e841 2300 	strex	r3, r2, [r1]
 8009496:	613b      	str	r3, [r7, #16]
   return(result);
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d1e6      	bne.n	800946c <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800949e:	e014      	b.n	80094ca <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094a4:	781a      	ldrb	r2, [r3, #0]
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	b292      	uxth	r2, r2
 80094ac:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094b2:	1c5a      	adds	r2, r3, #1
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80094be:	b29b      	uxth	r3, r3
 80094c0:	3b01      	subs	r3, #1
 80094c2:	b29a      	uxth	r2, r3
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80094ca:	bf00      	nop
 80094cc:	373c      	adds	r7, #60	; 0x3c
 80094ce:	46bd      	mov	sp, r7
 80094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d4:	4770      	bx	lr

080094d6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80094d6:	b480      	push	{r7}
 80094d8:	b091      	sub	sp, #68	; 0x44
 80094da:	af00      	add	r7, sp, #0
 80094dc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80094e2:	2b21      	cmp	r3, #33	; 0x21
 80094e4:	d151      	bne.n	800958a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d132      	bne.n	8009558 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094fa:	e853 3f00 	ldrex	r3, [r3]
 80094fe:	623b      	str	r3, [r7, #32]
   return(result);
 8009500:	6a3b      	ldr	r3, [r7, #32]
 8009502:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009506:	63bb      	str	r3, [r7, #56]	; 0x38
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	461a      	mov	r2, r3
 800950e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009510:	633b      	str	r3, [r7, #48]	; 0x30
 8009512:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009514:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009516:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009518:	e841 2300 	strex	r3, r2, [r1]
 800951c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800951e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009520:	2b00      	cmp	r3, #0
 8009522:	d1e6      	bne.n	80094f2 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	e853 3f00 	ldrex	r3, [r3]
 8009530:	60fb      	str	r3, [r7, #12]
   return(result);
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009538:	637b      	str	r3, [r7, #52]	; 0x34
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	461a      	mov	r2, r3
 8009540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009542:	61fb      	str	r3, [r7, #28]
 8009544:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009546:	69b9      	ldr	r1, [r7, #24]
 8009548:	69fa      	ldr	r2, [r7, #28]
 800954a:	e841 2300 	strex	r3, r2, [r1]
 800954e:	617b      	str	r3, [r7, #20]
   return(result);
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d1e6      	bne.n	8009524 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8009556:	e018      	b.n	800958a <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800955c:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800955e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009560:	881a      	ldrh	r2, [r3, #0]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800956a:	b292      	uxth	r2, r2
 800956c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009572:	1c9a      	adds	r2, r3, #2
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800957e:	b29b      	uxth	r3, r3
 8009580:	3b01      	subs	r3, #1
 8009582:	b29a      	uxth	r2, r3
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800958a:	bf00      	nop
 800958c:	3744      	adds	r7, #68	; 0x44
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr

08009596 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009596:	b580      	push	{r7, lr}
 8009598:	b088      	sub	sp, #32
 800959a:	af00      	add	r7, sp, #0
 800959c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	e853 3f00 	ldrex	r3, [r3]
 80095aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095b2:	61fb      	str	r3, [r7, #28]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	461a      	mov	r2, r3
 80095ba:	69fb      	ldr	r3, [r7, #28]
 80095bc:	61bb      	str	r3, [r7, #24]
 80095be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c0:	6979      	ldr	r1, [r7, #20]
 80095c2:	69ba      	ldr	r2, [r7, #24]
 80095c4:	e841 2300 	strex	r3, r2, [r1]
 80095c8:	613b      	str	r3, [r7, #16]
   return(result);
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d1e6      	bne.n	800959e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2220      	movs	r2, #32
 80095d4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2200      	movs	r2, #0
 80095da:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f7ff f953 	bl	8008888 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095e2:	bf00      	nop
 80095e4:	3720      	adds	r7, #32
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b096      	sub	sp, #88	; 0x58
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80095f8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009600:	2b22      	cmp	r3, #34	; 0x22
 8009602:	f040 8094 	bne.w	800972e <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800960c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009610:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8009614:	b2d9      	uxtb	r1, r3
 8009616:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800961a:	b2da      	uxtb	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009620:	400a      	ands	r2, r1
 8009622:	b2d2      	uxtb	r2, r2
 8009624:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800962a:	1c5a      	adds	r2, r3, #1
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009636:	b29b      	uxth	r3, r3
 8009638:	3b01      	subs	r3, #1
 800963a:	b29a      	uxth	r2, r3
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009648:	b29b      	uxth	r3, r3
 800964a:	2b00      	cmp	r3, #0
 800964c:	d179      	bne.n	8009742 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009656:	e853 3f00 	ldrex	r3, [r3]
 800965a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800965c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800965e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009662:	653b      	str	r3, [r7, #80]	; 0x50
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	461a      	mov	r2, r3
 800966a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800966c:	647b      	str	r3, [r7, #68]	; 0x44
 800966e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009670:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009672:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009674:	e841 2300 	strex	r3, r2, [r1]
 8009678:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800967a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800967c:	2b00      	cmp	r3, #0
 800967e:	d1e6      	bne.n	800964e <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	3308      	adds	r3, #8
 8009686:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800968a:	e853 3f00 	ldrex	r3, [r3]
 800968e:	623b      	str	r3, [r7, #32]
   return(result);
 8009690:	6a3b      	ldr	r3, [r7, #32]
 8009692:	f023 0301 	bic.w	r3, r3, #1
 8009696:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	3308      	adds	r3, #8
 800969e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80096a0:	633a      	str	r2, [r7, #48]	; 0x30
 80096a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80096a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096a8:	e841 2300 	strex	r3, r2, [r1]
 80096ac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80096ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d1e5      	bne.n	8009680 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2220      	movs	r2, #32
 80096b8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d12e      	bne.n	8009726 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2200      	movs	r2, #0
 80096cc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	e853 3f00 	ldrex	r3, [r3]
 80096da:	60fb      	str	r3, [r7, #12]
   return(result);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f023 0310 	bic.w	r3, r3, #16
 80096e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	461a      	mov	r2, r3
 80096ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096ec:	61fb      	str	r3, [r7, #28]
 80096ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f0:	69b9      	ldr	r1, [r7, #24]
 80096f2:	69fa      	ldr	r2, [r7, #28]
 80096f4:	e841 2300 	strex	r3, r2, [r1]
 80096f8:	617b      	str	r3, [r7, #20]
   return(result);
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d1e6      	bne.n	80096ce <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	69db      	ldr	r3, [r3, #28]
 8009706:	f003 0310 	and.w	r3, r3, #16
 800970a:	2b10      	cmp	r3, #16
 800970c:	d103      	bne.n	8009716 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2210      	movs	r2, #16
 8009714:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800971c:	4619      	mov	r1, r3
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f7ff f8c6 	bl	80088b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009724:	e00d      	b.n	8009742 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f7f9 fb84 	bl	8002e34 <HAL_UART_RxCpltCallback>
}
 800972c:	e009      	b.n	8009742 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	8b1b      	ldrh	r3, [r3, #24]
 8009734:	b29a      	uxth	r2, r3
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f042 0208 	orr.w	r2, r2, #8
 800973e:	b292      	uxth	r2, r2
 8009740:	831a      	strh	r2, [r3, #24]
}
 8009742:	bf00      	nop
 8009744:	3758      	adds	r7, #88	; 0x58
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}

0800974a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800974a:	b580      	push	{r7, lr}
 800974c:	b096      	sub	sp, #88	; 0x58
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009758:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009760:	2b22      	cmp	r3, #34	; 0x22
 8009762:	f040 8094 	bne.w	800988e <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800976c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009774:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8009776:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800977a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800977e:	4013      	ands	r3, r2
 8009780:	b29a      	uxth	r2, r3
 8009782:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009784:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800978a:	1c9a      	adds	r2, r3, #2
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009796:	b29b      	uxth	r3, r3
 8009798:	3b01      	subs	r3, #1
 800979a:	b29a      	uxth	r2, r3
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d179      	bne.n	80098a2 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097b6:	e853 3f00 	ldrex	r3, [r3]
 80097ba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80097bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80097c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	461a      	mov	r2, r3
 80097ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097cc:	643b      	str	r3, [r7, #64]	; 0x40
 80097ce:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80097d2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80097d4:	e841 2300 	strex	r3, r2, [r1]
 80097d8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80097da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d1e6      	bne.n	80097ae <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	3308      	adds	r3, #8
 80097e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e8:	6a3b      	ldr	r3, [r7, #32]
 80097ea:	e853 3f00 	ldrex	r3, [r3]
 80097ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80097f0:	69fb      	ldr	r3, [r7, #28]
 80097f2:	f023 0301 	bic.w	r3, r3, #1
 80097f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	3308      	adds	r3, #8
 80097fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009800:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009802:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009804:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009806:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009808:	e841 2300 	strex	r3, r2, [r1]
 800980c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800980e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009810:	2b00      	cmp	r3, #0
 8009812:	d1e5      	bne.n	80097e0 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2220      	movs	r2, #32
 8009818:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2200      	movs	r2, #0
 800981e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009824:	2b01      	cmp	r3, #1
 8009826:	d12e      	bne.n	8009886 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2200      	movs	r2, #0
 800982c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	e853 3f00 	ldrex	r3, [r3]
 800983a:	60bb      	str	r3, [r7, #8]
   return(result);
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	f023 0310 	bic.w	r3, r3, #16
 8009842:	647b      	str	r3, [r7, #68]	; 0x44
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	461a      	mov	r2, r3
 800984a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800984c:	61bb      	str	r3, [r7, #24]
 800984e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009850:	6979      	ldr	r1, [r7, #20]
 8009852:	69ba      	ldr	r2, [r7, #24]
 8009854:	e841 2300 	strex	r3, r2, [r1]
 8009858:	613b      	str	r3, [r7, #16]
   return(result);
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d1e6      	bne.n	800982e <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	69db      	ldr	r3, [r3, #28]
 8009866:	f003 0310 	and.w	r3, r3, #16
 800986a:	2b10      	cmp	r3, #16
 800986c:	d103      	bne.n	8009876 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	2210      	movs	r2, #16
 8009874:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800987c:	4619      	mov	r1, r3
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f7ff f816 	bl	80088b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009884:	e00d      	b.n	80098a2 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f7f9 fad4 	bl	8002e34 <HAL_UART_RxCpltCallback>
}
 800988c:	e009      	b.n	80098a2 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	8b1b      	ldrh	r3, [r3, #24]
 8009894:	b29a      	uxth	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f042 0208 	orr.w	r2, r2, #8
 800989e:	b292      	uxth	r2, r2
 80098a0:	831a      	strh	r2, [r3, #24]
}
 80098a2:	bf00      	nop
 80098a4:	3758      	adds	r7, #88	; 0x58
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}

080098aa <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80098aa:	b480      	push	{r7}
 80098ac:	b083      	sub	sp, #12
 80098ae:	af00      	add	r7, sp, #0
 80098b0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80098b2:	bf00      	nop
 80098b4:	370c      	adds	r7, #12
 80098b6:	46bd      	mov	sp, r7
 80098b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098bc:	4770      	bx	lr

080098be <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80098be:	b480      	push	{r7}
 80098c0:	b085      	sub	sp, #20
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	4603      	mov	r3, r0
 80098c6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80098c8:	2300      	movs	r3, #0
 80098ca:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80098cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80098d0:	2b84      	cmp	r3, #132	; 0x84
 80098d2:	d005      	beq.n	80098e0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80098d4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	4413      	add	r3, r2
 80098dc:	3303      	adds	r3, #3
 80098de:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80098e0:	68fb      	ldr	r3, [r7, #12]
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3714      	adds	r7, #20
 80098e6:	46bd      	mov	sp, r7
 80098e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ec:	4770      	bx	lr

080098ee <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80098ee:	b580      	push	{r7, lr}
 80098f0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80098f2:	f000 fd43 	bl	800a37c <vTaskStartScheduler>
  
  return osOK;
 80098f6:	2300      	movs	r3, #0
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	bd80      	pop	{r7, pc}

080098fc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80098fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098fe:	b089      	sub	sp, #36	; 0x24
 8009900:	af04      	add	r7, sp, #16
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	695b      	ldr	r3, [r3, #20]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d020      	beq.n	8009950 <osThreadCreate+0x54>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	699b      	ldr	r3, [r3, #24]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d01c      	beq.n	8009950 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	685c      	ldr	r4, [r3, #4]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681d      	ldr	r5, [r3, #0]
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	691e      	ldr	r6, [r3, #16]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009928:	4618      	mov	r0, r3
 800992a:	f7ff ffc8 	bl	80098be <makeFreeRtosPriority>
 800992e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	695b      	ldr	r3, [r3, #20]
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009938:	9202      	str	r2, [sp, #8]
 800993a:	9301      	str	r3, [sp, #4]
 800993c:	9100      	str	r1, [sp, #0]
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	4632      	mov	r2, r6
 8009942:	4629      	mov	r1, r5
 8009944:	4620      	mov	r0, r4
 8009946:	f000 fb3b 	bl	8009fc0 <xTaskCreateStatic>
 800994a:	4603      	mov	r3, r0
 800994c:	60fb      	str	r3, [r7, #12]
 800994e:	e01c      	b.n	800998a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	685c      	ldr	r4, [r3, #4]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800995c:	b29e      	uxth	r6, r3
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009964:	4618      	mov	r0, r3
 8009966:	f7ff ffaa 	bl	80098be <makeFreeRtosPriority>
 800996a:	4602      	mov	r2, r0
 800996c:	f107 030c 	add.w	r3, r7, #12
 8009970:	9301      	str	r3, [sp, #4]
 8009972:	9200      	str	r2, [sp, #0]
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	4632      	mov	r2, r6
 8009978:	4629      	mov	r1, r5
 800997a:	4620      	mov	r0, r4
 800997c:	f000 fb7d 	bl	800a07a <xTaskCreate>
 8009980:	4603      	mov	r3, r0
 8009982:	2b01      	cmp	r3, #1
 8009984:	d001      	beq.n	800998a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009986:	2300      	movs	r3, #0
 8009988:	e000      	b.n	800998c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800998a:	68fb      	ldr	r3, [r7, #12]
}
 800998c:	4618      	mov	r0, r3
 800998e:	3714      	adds	r7, #20
 8009990:	46bd      	mov	sp, r7
 8009992:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009994 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b084      	sub	sp, #16
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d001      	beq.n	80099aa <osDelay+0x16>
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	e000      	b.n	80099ac <osDelay+0x18>
 80099aa:	2301      	movs	r3, #1
 80099ac:	4618      	mov	r0, r3
 80099ae:	f000 fcb1 	bl	800a314 <vTaskDelay>
  
  return osOK;
 80099b2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3710      	adds	r7, #16
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80099bc:	b480      	push	{r7}
 80099be:	b083      	sub	sp, #12
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f103 0208 	add.w	r2, r3, #8
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f04f 32ff 	mov.w	r2, #4294967295
 80099d4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f103 0208 	add.w	r2, r3, #8
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f103 0208 	add.w	r2, r3, #8
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2200      	movs	r2, #0
 80099ee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80099f0:	bf00      	nop
 80099f2:	370c      	adds	r7, #12
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr

080099fc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80099fc:	b480      	push	{r7}
 80099fe:	b083      	sub	sp, #12
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009a0a:	bf00      	nop
 8009a0c:	370c      	adds	r7, #12
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr

08009a16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a16:	b480      	push	{r7}
 8009a18:	b085      	sub	sp, #20
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	6078      	str	r0, [r7, #4]
 8009a1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	68fa      	ldr	r2, [r7, #12]
 8009a2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	689a      	ldr	r2, [r3, #8]
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	683a      	ldr	r2, [r7, #0]
 8009a3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	683a      	ldr	r2, [r7, #0]
 8009a40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	687a      	ldr	r2, [r7, #4]
 8009a46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	1c5a      	adds	r2, r3, #1
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	601a      	str	r2, [r3, #0]
}
 8009a52:	bf00      	nop
 8009a54:	3714      	adds	r7, #20
 8009a56:	46bd      	mov	sp, r7
 8009a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5c:	4770      	bx	lr

08009a5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a5e:	b480      	push	{r7}
 8009a60:	b085      	sub	sp, #20
 8009a62:	af00      	add	r7, sp, #0
 8009a64:	6078      	str	r0, [r7, #4]
 8009a66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a74:	d103      	bne.n	8009a7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	691b      	ldr	r3, [r3, #16]
 8009a7a:	60fb      	str	r3, [r7, #12]
 8009a7c:	e00c      	b.n	8009a98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	3308      	adds	r3, #8
 8009a82:	60fb      	str	r3, [r7, #12]
 8009a84:	e002      	b.n	8009a8c <vListInsert+0x2e>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	60fb      	str	r3, [r7, #12]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	68ba      	ldr	r2, [r7, #8]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d2f6      	bcs.n	8009a86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	685a      	ldr	r2, [r3, #4]
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	683a      	ldr	r2, [r7, #0]
 8009aa6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	683a      	ldr	r2, [r7, #0]
 8009ab2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	687a      	ldr	r2, [r7, #4]
 8009ab8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	1c5a      	adds	r2, r3, #1
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	601a      	str	r2, [r3, #0]
}
 8009ac4:	bf00      	nop
 8009ac6:	3714      	adds	r7, #20
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ace:	4770      	bx	lr

08009ad0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	691b      	ldr	r3, [r3, #16]
 8009adc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	687a      	ldr	r2, [r7, #4]
 8009ae4:	6892      	ldr	r2, [r2, #8]
 8009ae6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	687a      	ldr	r2, [r7, #4]
 8009aee:	6852      	ldr	r2, [r2, #4]
 8009af0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	687a      	ldr	r2, [r7, #4]
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d103      	bne.n	8009b04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	689a      	ldr	r2, [r3, #8]
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2200      	movs	r2, #0
 8009b08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	1e5a      	subs	r2, r3, #1
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3714      	adds	r7, #20
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b084      	sub	sp, #16
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
 8009b2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d10a      	bne.n	8009b4e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3c:	f383 8811 	msr	BASEPRI, r3
 8009b40:	f3bf 8f6f 	isb	sy
 8009b44:	f3bf 8f4f 	dsb	sy
 8009b48:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009b4a:	bf00      	nop
 8009b4c:	e7fe      	b.n	8009b4c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009b4e:	f001 f9d9 	bl	800af04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b5a:	68f9      	ldr	r1, [r7, #12]
 8009b5c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009b5e:	fb01 f303 	mul.w	r3, r1, r3
 8009b62:	441a      	add	r2, r3
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681a      	ldr	r2, [r3, #0]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681a      	ldr	r2, [r3, #0]
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b7e:	3b01      	subs	r3, #1
 8009b80:	68f9      	ldr	r1, [r7, #12]
 8009b82:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009b84:	fb01 f303 	mul.w	r3, r1, r3
 8009b88:	441a      	add	r2, r3
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	22ff      	movs	r2, #255	; 0xff
 8009b92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	22ff      	movs	r2, #255	; 0xff
 8009b9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d114      	bne.n	8009bce <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	691b      	ldr	r3, [r3, #16]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d01a      	beq.n	8009be2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	3310      	adds	r3, #16
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	f000 fe35 	bl	800a820 <xTaskRemoveFromEventList>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d012      	beq.n	8009be2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009bbc:	4b0c      	ldr	r3, [pc, #48]	; (8009bf0 <xQueueGenericReset+0xcc>)
 8009bbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009bc2:	601a      	str	r2, [r3, #0]
 8009bc4:	f3bf 8f4f 	dsb	sy
 8009bc8:	f3bf 8f6f 	isb	sy
 8009bcc:	e009      	b.n	8009be2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	3310      	adds	r3, #16
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f7ff fef2 	bl	80099bc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	3324      	adds	r3, #36	; 0x24
 8009bdc:	4618      	mov	r0, r3
 8009bde:	f7ff feed 	bl	80099bc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009be2:	f001 f9bf 	bl	800af64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009be6:	2301      	movs	r3, #1
}
 8009be8:	4618      	mov	r0, r3
 8009bea:	3710      	adds	r7, #16
 8009bec:	46bd      	mov	sp, r7
 8009bee:	bd80      	pop	{r7, pc}
 8009bf0:	e000ed04 	.word	0xe000ed04

08009bf4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b08a      	sub	sp, #40	; 0x28
 8009bf8:	af02      	add	r7, sp, #8
 8009bfa:	60f8      	str	r0, [r7, #12]
 8009bfc:	60b9      	str	r1, [r7, #8]
 8009bfe:	4613      	mov	r3, r2
 8009c00:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d10a      	bne.n	8009c1e <xQueueGenericCreate+0x2a>
	__asm volatile
 8009c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c0c:	f383 8811 	msr	BASEPRI, r3
 8009c10:	f3bf 8f6f 	isb	sy
 8009c14:	f3bf 8f4f 	dsb	sy
 8009c18:	613b      	str	r3, [r7, #16]
}
 8009c1a:	bf00      	nop
 8009c1c:	e7fe      	b.n	8009c1c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	68ba      	ldr	r2, [r7, #8]
 8009c22:	fb02 f303 	mul.w	r3, r2, r3
 8009c26:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009c28:	69fb      	ldr	r3, [r7, #28]
 8009c2a:	3348      	adds	r3, #72	; 0x48
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	f001 fa4b 	bl	800b0c8 <pvPortMalloc>
 8009c32:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009c34:	69bb      	ldr	r3, [r7, #24]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d011      	beq.n	8009c5e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	3348      	adds	r3, #72	; 0x48
 8009c42:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009c44:	69bb      	ldr	r3, [r7, #24]
 8009c46:	2200      	movs	r2, #0
 8009c48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009c4c:	79fa      	ldrb	r2, [r7, #7]
 8009c4e:	69bb      	ldr	r3, [r7, #24]
 8009c50:	9300      	str	r3, [sp, #0]
 8009c52:	4613      	mov	r3, r2
 8009c54:	697a      	ldr	r2, [r7, #20]
 8009c56:	68b9      	ldr	r1, [r7, #8]
 8009c58:	68f8      	ldr	r0, [r7, #12]
 8009c5a:	f000 f805 	bl	8009c68 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009c5e:	69bb      	ldr	r3, [r7, #24]
	}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3720      	adds	r7, #32
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b084      	sub	sp, #16
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	60f8      	str	r0, [r7, #12]
 8009c70:	60b9      	str	r1, [r7, #8]
 8009c72:	607a      	str	r2, [r7, #4]
 8009c74:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d103      	bne.n	8009c84 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009c7c:	69bb      	ldr	r3, [r7, #24]
 8009c7e:	69ba      	ldr	r2, [r7, #24]
 8009c80:	601a      	str	r2, [r3, #0]
 8009c82:	e002      	b.n	8009c8a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009c84:	69bb      	ldr	r3, [r7, #24]
 8009c86:	687a      	ldr	r2, [r7, #4]
 8009c88:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009c8a:	69bb      	ldr	r3, [r7, #24]
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009c90:	69bb      	ldr	r3, [r7, #24]
 8009c92:	68ba      	ldr	r2, [r7, #8]
 8009c94:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009c96:	2101      	movs	r1, #1
 8009c98:	69b8      	ldr	r0, [r7, #24]
 8009c9a:	f7ff ff43 	bl	8009b24 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009c9e:	bf00      	nop
 8009ca0:	3710      	adds	r7, #16
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
	...

08009ca8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b08c      	sub	sp, #48	; 0x30
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	60f8      	str	r0, [r7, #12]
 8009cb0:	60b9      	str	r1, [r7, #8]
 8009cb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d10a      	bne.n	8009cd8 <xQueueReceive+0x30>
	__asm volatile
 8009cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cc6:	f383 8811 	msr	BASEPRI, r3
 8009cca:	f3bf 8f6f 	isb	sy
 8009cce:	f3bf 8f4f 	dsb	sy
 8009cd2:	623b      	str	r3, [r7, #32]
}
 8009cd4:	bf00      	nop
 8009cd6:	e7fe      	b.n	8009cd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d103      	bne.n	8009ce6 <xQueueReceive+0x3e>
 8009cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d101      	bne.n	8009cea <xQueueReceive+0x42>
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	e000      	b.n	8009cec <xQueueReceive+0x44>
 8009cea:	2300      	movs	r3, #0
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d10a      	bne.n	8009d06 <xQueueReceive+0x5e>
	__asm volatile
 8009cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf4:	f383 8811 	msr	BASEPRI, r3
 8009cf8:	f3bf 8f6f 	isb	sy
 8009cfc:	f3bf 8f4f 	dsb	sy
 8009d00:	61fb      	str	r3, [r7, #28]
}
 8009d02:	bf00      	nop
 8009d04:	e7fe      	b.n	8009d04 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009d06:	f000 ff4b 	bl	800aba0 <xTaskGetSchedulerState>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d102      	bne.n	8009d16 <xQueueReceive+0x6e>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d101      	bne.n	8009d1a <xQueueReceive+0x72>
 8009d16:	2301      	movs	r3, #1
 8009d18:	e000      	b.n	8009d1c <xQueueReceive+0x74>
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d10a      	bne.n	8009d36 <xQueueReceive+0x8e>
	__asm volatile
 8009d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d24:	f383 8811 	msr	BASEPRI, r3
 8009d28:	f3bf 8f6f 	isb	sy
 8009d2c:	f3bf 8f4f 	dsb	sy
 8009d30:	61bb      	str	r3, [r7, #24]
}
 8009d32:	bf00      	nop
 8009d34:	e7fe      	b.n	8009d34 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009d36:	f001 f8e5 	bl	800af04 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d3e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d01f      	beq.n	8009d86 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009d46:	68b9      	ldr	r1, [r7, #8]
 8009d48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d4a:	f000 f8ab 	bl	8009ea4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d50:	1e5a      	subs	r2, r3, #1
 8009d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d54:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d58:	691b      	ldr	r3, [r3, #16]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d00f      	beq.n	8009d7e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d60:	3310      	adds	r3, #16
 8009d62:	4618      	mov	r0, r3
 8009d64:	f000 fd5c 	bl	800a820 <xTaskRemoveFromEventList>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d007      	beq.n	8009d7e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009d6e:	4b3d      	ldr	r3, [pc, #244]	; (8009e64 <xQueueReceive+0x1bc>)
 8009d70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d74:	601a      	str	r2, [r3, #0]
 8009d76:	f3bf 8f4f 	dsb	sy
 8009d7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009d7e:	f001 f8f1 	bl	800af64 <vPortExitCritical>
				return pdPASS;
 8009d82:	2301      	movs	r3, #1
 8009d84:	e069      	b.n	8009e5a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d103      	bne.n	8009d94 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d8c:	f001 f8ea 	bl	800af64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009d90:	2300      	movs	r3, #0
 8009d92:	e062      	b.n	8009e5a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d106      	bne.n	8009da8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d9a:	f107 0310 	add.w	r3, r7, #16
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f000 fda0 	bl	800a8e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009da4:	2301      	movs	r3, #1
 8009da6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009da8:	f001 f8dc 	bl	800af64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009dac:	f000 fb50 	bl	800a450 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009db0:	f001 f8a8 	bl	800af04 <vPortEnterCritical>
 8009db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009db6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009dba:	b25b      	sxtb	r3, r3
 8009dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc0:	d103      	bne.n	8009dca <xQueueReceive+0x122>
 8009dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dcc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009dd0:	b25b      	sxtb	r3, r3
 8009dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dd6:	d103      	bne.n	8009de0 <xQueueReceive+0x138>
 8009dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009de0:	f001 f8c0 	bl	800af64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009de4:	1d3a      	adds	r2, r7, #4
 8009de6:	f107 0310 	add.w	r3, r7, #16
 8009dea:	4611      	mov	r1, r2
 8009dec:	4618      	mov	r0, r3
 8009dee:	f000 fd8f 	bl	800a910 <xTaskCheckForTimeOut>
 8009df2:	4603      	mov	r3, r0
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d123      	bne.n	8009e40 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009df8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009dfa:	f000 f8cb 	bl	8009f94 <prvIsQueueEmpty>
 8009dfe:	4603      	mov	r3, r0
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d017      	beq.n	8009e34 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e06:	3324      	adds	r3, #36	; 0x24
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	4611      	mov	r1, r2
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f000 fce3 	bl	800a7d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009e12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e14:	f000 f86c 	bl	8009ef0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009e18:	f000 fb28 	bl	800a46c <xTaskResumeAll>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d189      	bne.n	8009d36 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009e22:	4b10      	ldr	r3, [pc, #64]	; (8009e64 <xQueueReceive+0x1bc>)
 8009e24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e28:	601a      	str	r2, [r3, #0]
 8009e2a:	f3bf 8f4f 	dsb	sy
 8009e2e:	f3bf 8f6f 	isb	sy
 8009e32:	e780      	b.n	8009d36 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009e34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e36:	f000 f85b 	bl	8009ef0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e3a:	f000 fb17 	bl	800a46c <xTaskResumeAll>
 8009e3e:	e77a      	b.n	8009d36 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009e40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e42:	f000 f855 	bl	8009ef0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e46:	f000 fb11 	bl	800a46c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e4c:	f000 f8a2 	bl	8009f94 <prvIsQueueEmpty>
 8009e50:	4603      	mov	r3, r0
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	f43f af6f 	beq.w	8009d36 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009e58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3730      	adds	r7, #48	; 0x30
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	bf00      	nop
 8009e64:	e000ed04 	.word	0xe000ed04

08009e68 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b084      	sub	sp, #16
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d10a      	bne.n	8009e8c <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8009e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e7a:	f383 8811 	msr	BASEPRI, r3
 8009e7e:	f3bf 8f6f 	isb	sy
 8009e82:	f3bf 8f4f 	dsb	sy
 8009e86:	60bb      	str	r3, [r7, #8]
}
 8009e88:	bf00      	nop
 8009e8a:	e7fe      	b.n	8009e8a <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8009e8c:	f001 f83a 	bl	800af04 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e94:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8009e96:	f001 f865 	bl	800af64 <vPortExitCritical>

	return uxReturn;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3710      	adds	r7, #16
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <prvCopyDataFromQueue>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b082      	sub	sp, #8
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d018      	beq.n	8009ee8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	68da      	ldr	r2, [r3, #12]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ebe:	441a      	add	r2, r3
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	68da      	ldr	r2, [r3, #12]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	689b      	ldr	r3, [r3, #8]
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d303      	bcc.n	8009ed8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681a      	ldr	r2, [r3, #0]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	68d9      	ldr	r1, [r3, #12]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	6838      	ldr	r0, [r7, #0]
 8009ee4:	f001 fc31 	bl	800b74a <memcpy>
	}
}
 8009ee8:	bf00      	nop
 8009eea:	3708      	adds	r7, #8
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009ef8:	f001 f804 	bl	800af04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f02:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f04:	e011      	b.n	8009f2a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d012      	beq.n	8009f34 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	3324      	adds	r3, #36	; 0x24
 8009f12:	4618      	mov	r0, r3
 8009f14:	f000 fc84 	bl	800a820 <xTaskRemoveFromEventList>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d001      	beq.n	8009f22 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009f1e:	f000 fd59 	bl	800a9d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009f22:	7bfb      	ldrb	r3, [r7, #15]
 8009f24:	3b01      	subs	r3, #1
 8009f26:	b2db      	uxtb	r3, r3
 8009f28:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	dce9      	bgt.n	8009f06 <prvUnlockQueue+0x16>
 8009f32:	e000      	b.n	8009f36 <prvUnlockQueue+0x46>
					break;
 8009f34:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	22ff      	movs	r2, #255	; 0xff
 8009f3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009f3e:	f001 f811 	bl	800af64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009f42:	f000 ffdf 	bl	800af04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009f4c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009f4e:	e011      	b.n	8009f74 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	691b      	ldr	r3, [r3, #16]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d012      	beq.n	8009f7e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	3310      	adds	r3, #16
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f000 fc5f 	bl	800a820 <xTaskRemoveFromEventList>
 8009f62:	4603      	mov	r3, r0
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d001      	beq.n	8009f6c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009f68:	f000 fd34 	bl	800a9d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009f6c:	7bbb      	ldrb	r3, [r7, #14]
 8009f6e:	3b01      	subs	r3, #1
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009f74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	dce9      	bgt.n	8009f50 <prvUnlockQueue+0x60>
 8009f7c:	e000      	b.n	8009f80 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009f7e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	22ff      	movs	r2, #255	; 0xff
 8009f84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009f88:	f000 ffec 	bl	800af64 <vPortExitCritical>
}
 8009f8c:	bf00      	nop
 8009f8e:	3710      	adds	r7, #16
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009f9c:	f000 ffb2 	bl	800af04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d102      	bne.n	8009fae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009fa8:	2301      	movs	r3, #1
 8009faa:	60fb      	str	r3, [r7, #12]
 8009fac:	e001      	b.n	8009fb2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009fb2:	f000 ffd7 	bl	800af64 <vPortExitCritical>

	return xReturn;
 8009fb6:	68fb      	ldr	r3, [r7, #12]
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3710      	adds	r7, #16
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b08e      	sub	sp, #56	; 0x38
 8009fc4:	af04      	add	r7, sp, #16
 8009fc6:	60f8      	str	r0, [r7, #12]
 8009fc8:	60b9      	str	r1, [r7, #8]
 8009fca:	607a      	str	r2, [r7, #4]
 8009fcc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009fce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d10a      	bne.n	8009fea <xTaskCreateStatic+0x2a>
	__asm volatile
 8009fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fd8:	f383 8811 	msr	BASEPRI, r3
 8009fdc:	f3bf 8f6f 	isb	sy
 8009fe0:	f3bf 8f4f 	dsb	sy
 8009fe4:	623b      	str	r3, [r7, #32]
}
 8009fe6:	bf00      	nop
 8009fe8:	e7fe      	b.n	8009fe8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d10a      	bne.n	800a006 <xTaskCreateStatic+0x46>
	__asm volatile
 8009ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ff4:	f383 8811 	msr	BASEPRI, r3
 8009ff8:	f3bf 8f6f 	isb	sy
 8009ffc:	f3bf 8f4f 	dsb	sy
 800a000:	61fb      	str	r3, [r7, #28]
}
 800a002:	bf00      	nop
 800a004:	e7fe      	b.n	800a004 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a006:	23b4      	movs	r3, #180	; 0xb4
 800a008:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	2bb4      	cmp	r3, #180	; 0xb4
 800a00e:	d00a      	beq.n	800a026 <xTaskCreateStatic+0x66>
	__asm volatile
 800a010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a014:	f383 8811 	msr	BASEPRI, r3
 800a018:	f3bf 8f6f 	isb	sy
 800a01c:	f3bf 8f4f 	dsb	sy
 800a020:	61bb      	str	r3, [r7, #24]
}
 800a022:	bf00      	nop
 800a024:	e7fe      	b.n	800a024 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a026:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d01e      	beq.n	800a06c <xTaskCreateStatic+0xac>
 800a02e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a030:	2b00      	cmp	r3, #0
 800a032:	d01b      	beq.n	800a06c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a036:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a03a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a03c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a03e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a040:	2202      	movs	r2, #2
 800a042:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a046:	2300      	movs	r3, #0
 800a048:	9303      	str	r3, [sp, #12]
 800a04a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a04c:	9302      	str	r3, [sp, #8]
 800a04e:	f107 0314 	add.w	r3, r7, #20
 800a052:	9301      	str	r3, [sp, #4]
 800a054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a056:	9300      	str	r3, [sp, #0]
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	687a      	ldr	r2, [r7, #4]
 800a05c:	68b9      	ldr	r1, [r7, #8]
 800a05e:	68f8      	ldr	r0, [r7, #12]
 800a060:	f000 f850 	bl	800a104 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a064:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a066:	f000 f8eb 	bl	800a240 <prvAddNewTaskToReadyList>
 800a06a:	e001      	b.n	800a070 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a06c:	2300      	movs	r3, #0
 800a06e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a070:	697b      	ldr	r3, [r7, #20]
	}
 800a072:	4618      	mov	r0, r3
 800a074:	3728      	adds	r7, #40	; 0x28
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}

0800a07a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a07a:	b580      	push	{r7, lr}
 800a07c:	b08c      	sub	sp, #48	; 0x30
 800a07e:	af04      	add	r7, sp, #16
 800a080:	60f8      	str	r0, [r7, #12]
 800a082:	60b9      	str	r1, [r7, #8]
 800a084:	603b      	str	r3, [r7, #0]
 800a086:	4613      	mov	r3, r2
 800a088:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a08a:	88fb      	ldrh	r3, [r7, #6]
 800a08c:	009b      	lsls	r3, r3, #2
 800a08e:	4618      	mov	r0, r3
 800a090:	f001 f81a 	bl	800b0c8 <pvPortMalloc>
 800a094:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d00e      	beq.n	800a0ba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a09c:	20b4      	movs	r0, #180	; 0xb4
 800a09e:	f001 f813 	bl	800b0c8 <pvPortMalloc>
 800a0a2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a0a4:	69fb      	ldr	r3, [r7, #28]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d003      	beq.n	800a0b2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	697a      	ldr	r2, [r7, #20]
 800a0ae:	631a      	str	r2, [r3, #48]	; 0x30
 800a0b0:	e005      	b.n	800a0be <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a0b2:	6978      	ldr	r0, [r7, #20]
 800a0b4:	f001 f8d4 	bl	800b260 <vPortFree>
 800a0b8:	e001      	b.n	800a0be <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d017      	beq.n	800a0f4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a0c4:	69fb      	ldr	r3, [r7, #28]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a0cc:	88fa      	ldrh	r2, [r7, #6]
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	9303      	str	r3, [sp, #12]
 800a0d2:	69fb      	ldr	r3, [r7, #28]
 800a0d4:	9302      	str	r3, [sp, #8]
 800a0d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0d8:	9301      	str	r3, [sp, #4]
 800a0da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0dc:	9300      	str	r3, [sp, #0]
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	68b9      	ldr	r1, [r7, #8]
 800a0e2:	68f8      	ldr	r0, [r7, #12]
 800a0e4:	f000 f80e 	bl	800a104 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a0e8:	69f8      	ldr	r0, [r7, #28]
 800a0ea:	f000 f8a9 	bl	800a240 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	61bb      	str	r3, [r7, #24]
 800a0f2:	e002      	b.n	800a0fa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a0f4:	f04f 33ff 	mov.w	r3, #4294967295
 800a0f8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a0fa:	69bb      	ldr	r3, [r7, #24]
	}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3720      	adds	r7, #32
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}

0800a104 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b088      	sub	sp, #32
 800a108:	af00      	add	r7, sp, #0
 800a10a:	60f8      	str	r0, [r7, #12]
 800a10c:	60b9      	str	r1, [r7, #8]
 800a10e:	607a      	str	r2, [r7, #4]
 800a110:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a114:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a11c:	3b01      	subs	r3, #1
 800a11e:	009b      	lsls	r3, r3, #2
 800a120:	4413      	add	r3, r2
 800a122:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a124:	69bb      	ldr	r3, [r7, #24]
 800a126:	f023 0307 	bic.w	r3, r3, #7
 800a12a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a12c:	69bb      	ldr	r3, [r7, #24]
 800a12e:	f003 0307 	and.w	r3, r3, #7
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00a      	beq.n	800a14c <prvInitialiseNewTask+0x48>
	__asm volatile
 800a136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a13a:	f383 8811 	msr	BASEPRI, r3
 800a13e:	f3bf 8f6f 	isb	sy
 800a142:	f3bf 8f4f 	dsb	sy
 800a146:	617b      	str	r3, [r7, #20]
}
 800a148:	bf00      	nop
 800a14a:	e7fe      	b.n	800a14a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d01f      	beq.n	800a192 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a152:	2300      	movs	r3, #0
 800a154:	61fb      	str	r3, [r7, #28]
 800a156:	e012      	b.n	800a17e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a158:	68ba      	ldr	r2, [r7, #8]
 800a15a:	69fb      	ldr	r3, [r7, #28]
 800a15c:	4413      	add	r3, r2
 800a15e:	7819      	ldrb	r1, [r3, #0]
 800a160:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a162:	69fb      	ldr	r3, [r7, #28]
 800a164:	4413      	add	r3, r2
 800a166:	3334      	adds	r3, #52	; 0x34
 800a168:	460a      	mov	r2, r1
 800a16a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a16c:	68ba      	ldr	r2, [r7, #8]
 800a16e:	69fb      	ldr	r3, [r7, #28]
 800a170:	4413      	add	r3, r2
 800a172:	781b      	ldrb	r3, [r3, #0]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d006      	beq.n	800a186 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a178:	69fb      	ldr	r3, [r7, #28]
 800a17a:	3301      	adds	r3, #1
 800a17c:	61fb      	str	r3, [r7, #28]
 800a17e:	69fb      	ldr	r3, [r7, #28]
 800a180:	2b0f      	cmp	r3, #15
 800a182:	d9e9      	bls.n	800a158 <prvInitialiseNewTask+0x54>
 800a184:	e000      	b.n	800a188 <prvInitialiseNewTask+0x84>
			{
				break;
 800a186:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a18a:	2200      	movs	r2, #0
 800a18c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a190:	e003      	b.n	800a19a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a194:	2200      	movs	r2, #0
 800a196:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a19c:	2b06      	cmp	r3, #6
 800a19e:	d901      	bls.n	800a1a4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a1a0:	2306      	movs	r3, #6
 800a1a2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a1a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1a8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a1aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1ae:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a1b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a1b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1b8:	3304      	adds	r3, #4
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7ff fc1e 	bl	80099fc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a1c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1c2:	3318      	adds	r3, #24
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	f7ff fc19 	bl	80099fc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a1ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a1ce:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1d2:	f1c3 0207 	rsb	r2, r3, #7
 800a1d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1d8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a1da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a1de:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a1e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a1f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1f2:	334c      	adds	r3, #76	; 0x4c
 800a1f4:	2260      	movs	r2, #96	; 0x60
 800a1f6:	2100      	movs	r1, #0
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f001 fab4 	bl	800b766 <memset>
 800a1fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a200:	4a0c      	ldr	r2, [pc, #48]	; (800a234 <prvInitialiseNewTask+0x130>)
 800a202:	651a      	str	r2, [r3, #80]	; 0x50
 800a204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a206:	4a0c      	ldr	r2, [pc, #48]	; (800a238 <prvInitialiseNewTask+0x134>)
 800a208:	655a      	str	r2, [r3, #84]	; 0x54
 800a20a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a20c:	4a0b      	ldr	r2, [pc, #44]	; (800a23c <prvInitialiseNewTask+0x138>)
 800a20e:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a210:	683a      	ldr	r2, [r7, #0]
 800a212:	68f9      	ldr	r1, [r7, #12]
 800a214:	69b8      	ldr	r0, [r7, #24]
 800a216:	f000 fd47 	bl	800aca8 <pxPortInitialiseStack>
 800a21a:	4602      	mov	r2, r0
 800a21c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a21e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a222:	2b00      	cmp	r3, #0
 800a224:	d002      	beq.n	800a22c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a228:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a22a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a22c:	bf00      	nop
 800a22e:	3720      	adds	r7, #32
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}
 800a234:	08011ce4 	.word	0x08011ce4
 800a238:	08011d04 	.word	0x08011d04
 800a23c:	08011cc4 	.word	0x08011cc4

0800a240 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b082      	sub	sp, #8
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a248:	f000 fe5c 	bl	800af04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a24c:	4b2a      	ldr	r3, [pc, #168]	; (800a2f8 <prvAddNewTaskToReadyList+0xb8>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	3301      	adds	r3, #1
 800a252:	4a29      	ldr	r2, [pc, #164]	; (800a2f8 <prvAddNewTaskToReadyList+0xb8>)
 800a254:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a256:	4b29      	ldr	r3, [pc, #164]	; (800a2fc <prvAddNewTaskToReadyList+0xbc>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d109      	bne.n	800a272 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a25e:	4a27      	ldr	r2, [pc, #156]	; (800a2fc <prvAddNewTaskToReadyList+0xbc>)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a264:	4b24      	ldr	r3, [pc, #144]	; (800a2f8 <prvAddNewTaskToReadyList+0xb8>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d110      	bne.n	800a28e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a26c:	f000 fbd6 	bl	800aa1c <prvInitialiseTaskLists>
 800a270:	e00d      	b.n	800a28e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a272:	4b23      	ldr	r3, [pc, #140]	; (800a300 <prvAddNewTaskToReadyList+0xc0>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d109      	bne.n	800a28e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a27a:	4b20      	ldr	r3, [pc, #128]	; (800a2fc <prvAddNewTaskToReadyList+0xbc>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a284:	429a      	cmp	r2, r3
 800a286:	d802      	bhi.n	800a28e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a288:	4a1c      	ldr	r2, [pc, #112]	; (800a2fc <prvAddNewTaskToReadyList+0xbc>)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a28e:	4b1d      	ldr	r3, [pc, #116]	; (800a304 <prvAddNewTaskToReadyList+0xc4>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	3301      	adds	r3, #1
 800a294:	4a1b      	ldr	r2, [pc, #108]	; (800a304 <prvAddNewTaskToReadyList+0xc4>)
 800a296:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a29c:	2201      	movs	r2, #1
 800a29e:	409a      	lsls	r2, r3
 800a2a0:	4b19      	ldr	r3, [pc, #100]	; (800a308 <prvAddNewTaskToReadyList+0xc8>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	4a18      	ldr	r2, [pc, #96]	; (800a308 <prvAddNewTaskToReadyList+0xc8>)
 800a2a8:	6013      	str	r3, [r2, #0]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2ae:	4613      	mov	r3, r2
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	4413      	add	r3, r2
 800a2b4:	009b      	lsls	r3, r3, #2
 800a2b6:	4a15      	ldr	r2, [pc, #84]	; (800a30c <prvAddNewTaskToReadyList+0xcc>)
 800a2b8:	441a      	add	r2, r3
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	3304      	adds	r3, #4
 800a2be:	4619      	mov	r1, r3
 800a2c0:	4610      	mov	r0, r2
 800a2c2:	f7ff fba8 	bl	8009a16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a2c6:	f000 fe4d 	bl	800af64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a2ca:	4b0d      	ldr	r3, [pc, #52]	; (800a300 <prvAddNewTaskToReadyList+0xc0>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d00e      	beq.n	800a2f0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a2d2:	4b0a      	ldr	r3, [pc, #40]	; (800a2fc <prvAddNewTaskToReadyList+0xbc>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d207      	bcs.n	800a2f0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a2e0:	4b0b      	ldr	r3, [pc, #44]	; (800a310 <prvAddNewTaskToReadyList+0xd0>)
 800a2e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2e6:	601a      	str	r2, [r3, #0]
 800a2e8:	f3bf 8f4f 	dsb	sy
 800a2ec:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a2f0:	bf00      	nop
 800a2f2:	3708      	adds	r7, #8
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}
 800a2f8:	2000bccc 	.word	0x2000bccc
 800a2fc:	2000bbcc 	.word	0x2000bbcc
 800a300:	2000bcd8 	.word	0x2000bcd8
 800a304:	2000bce8 	.word	0x2000bce8
 800a308:	2000bcd4 	.word	0x2000bcd4
 800a30c:	2000bbd0 	.word	0x2000bbd0
 800a310:	e000ed04 	.word	0xe000ed04

0800a314 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a314:	b580      	push	{r7, lr}
 800a316:	b084      	sub	sp, #16
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a31c:	2300      	movs	r3, #0
 800a31e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d017      	beq.n	800a356 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a326:	4b13      	ldr	r3, [pc, #76]	; (800a374 <vTaskDelay+0x60>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d00a      	beq.n	800a344 <vTaskDelay+0x30>
	__asm volatile
 800a32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a332:	f383 8811 	msr	BASEPRI, r3
 800a336:	f3bf 8f6f 	isb	sy
 800a33a:	f3bf 8f4f 	dsb	sy
 800a33e:	60bb      	str	r3, [r7, #8]
}
 800a340:	bf00      	nop
 800a342:	e7fe      	b.n	800a342 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a344:	f000 f884 	bl	800a450 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a348:	2100      	movs	r1, #0
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f000 fc46 	bl	800abdc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a350:	f000 f88c 	bl	800a46c <xTaskResumeAll>
 800a354:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d107      	bne.n	800a36c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a35c:	4b06      	ldr	r3, [pc, #24]	; (800a378 <vTaskDelay+0x64>)
 800a35e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a362:	601a      	str	r2, [r3, #0]
 800a364:	f3bf 8f4f 	dsb	sy
 800a368:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a36c:	bf00      	nop
 800a36e:	3710      	adds	r7, #16
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}
 800a374:	2000bcf4 	.word	0x2000bcf4
 800a378:	e000ed04 	.word	0xe000ed04

0800a37c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b08a      	sub	sp, #40	; 0x28
 800a380:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a382:	2300      	movs	r3, #0
 800a384:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a386:	2300      	movs	r3, #0
 800a388:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a38a:	463a      	mov	r2, r7
 800a38c:	1d39      	adds	r1, r7, #4
 800a38e:	f107 0308 	add.w	r3, r7, #8
 800a392:	4618      	mov	r0, r3
 800a394:	f7f7 fa98 	bl	80018c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a398:	6839      	ldr	r1, [r7, #0]
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	68ba      	ldr	r2, [r7, #8]
 800a39e:	9202      	str	r2, [sp, #8]
 800a3a0:	9301      	str	r3, [sp, #4]
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	9300      	str	r3, [sp, #0]
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	460a      	mov	r2, r1
 800a3aa:	4921      	ldr	r1, [pc, #132]	; (800a430 <vTaskStartScheduler+0xb4>)
 800a3ac:	4821      	ldr	r0, [pc, #132]	; (800a434 <vTaskStartScheduler+0xb8>)
 800a3ae:	f7ff fe07 	bl	8009fc0 <xTaskCreateStatic>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	4a20      	ldr	r2, [pc, #128]	; (800a438 <vTaskStartScheduler+0xbc>)
 800a3b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a3b8:	4b1f      	ldr	r3, [pc, #124]	; (800a438 <vTaskStartScheduler+0xbc>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d002      	beq.n	800a3c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	617b      	str	r3, [r7, #20]
 800a3c4:	e001      	b.n	800a3ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	2b01      	cmp	r3, #1
 800a3ce:	d11b      	bne.n	800a408 <vTaskStartScheduler+0x8c>
	__asm volatile
 800a3d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3d4:	f383 8811 	msr	BASEPRI, r3
 800a3d8:	f3bf 8f6f 	isb	sy
 800a3dc:	f3bf 8f4f 	dsb	sy
 800a3e0:	613b      	str	r3, [r7, #16]
}
 800a3e2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a3e4:	4b15      	ldr	r3, [pc, #84]	; (800a43c <vTaskStartScheduler+0xc0>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	334c      	adds	r3, #76	; 0x4c
 800a3ea:	4a15      	ldr	r2, [pc, #84]	; (800a440 <vTaskStartScheduler+0xc4>)
 800a3ec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a3ee:	4b15      	ldr	r3, [pc, #84]	; (800a444 <vTaskStartScheduler+0xc8>)
 800a3f0:	f04f 32ff 	mov.w	r2, #4294967295
 800a3f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a3f6:	4b14      	ldr	r3, [pc, #80]	; (800a448 <vTaskStartScheduler+0xcc>)
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a3fc:	4b13      	ldr	r3, [pc, #76]	; (800a44c <vTaskStartScheduler+0xd0>)
 800a3fe:	2200      	movs	r2, #0
 800a400:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a402:	f000 fcdd 	bl	800adc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a406:	e00e      	b.n	800a426 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a40e:	d10a      	bne.n	800a426 <vTaskStartScheduler+0xaa>
	__asm volatile
 800a410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a414:	f383 8811 	msr	BASEPRI, r3
 800a418:	f3bf 8f6f 	isb	sy
 800a41c:	f3bf 8f4f 	dsb	sy
 800a420:	60fb      	str	r3, [r7, #12]
}
 800a422:	bf00      	nop
 800a424:	e7fe      	b.n	800a424 <vTaskStartScheduler+0xa8>
}
 800a426:	bf00      	nop
 800a428:	3718      	adds	r7, #24
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}
 800a42e:	bf00      	nop
 800a430:	08011ae0 	.word	0x08011ae0
 800a434:	0800a9ed 	.word	0x0800a9ed
 800a438:	2000bcf0 	.word	0x2000bcf0
 800a43c:	2000bbcc 	.word	0x2000bbcc
 800a440:	2000023c 	.word	0x2000023c
 800a444:	2000bcec 	.word	0x2000bcec
 800a448:	2000bcd8 	.word	0x2000bcd8
 800a44c:	2000bcd0 	.word	0x2000bcd0

0800a450 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a450:	b480      	push	{r7}
 800a452:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a454:	4b04      	ldr	r3, [pc, #16]	; (800a468 <vTaskSuspendAll+0x18>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	3301      	adds	r3, #1
 800a45a:	4a03      	ldr	r2, [pc, #12]	; (800a468 <vTaskSuspendAll+0x18>)
 800a45c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a45e:	bf00      	nop
 800a460:	46bd      	mov	sp, r7
 800a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a466:	4770      	bx	lr
 800a468:	2000bcf4 	.word	0x2000bcf4

0800a46c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a472:	2300      	movs	r3, #0
 800a474:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a476:	2300      	movs	r3, #0
 800a478:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a47a:	4b41      	ldr	r3, [pc, #260]	; (800a580 <xTaskResumeAll+0x114>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d10a      	bne.n	800a498 <xTaskResumeAll+0x2c>
	__asm volatile
 800a482:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a486:	f383 8811 	msr	BASEPRI, r3
 800a48a:	f3bf 8f6f 	isb	sy
 800a48e:	f3bf 8f4f 	dsb	sy
 800a492:	603b      	str	r3, [r7, #0]
}
 800a494:	bf00      	nop
 800a496:	e7fe      	b.n	800a496 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a498:	f000 fd34 	bl	800af04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a49c:	4b38      	ldr	r3, [pc, #224]	; (800a580 <xTaskResumeAll+0x114>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	4a37      	ldr	r2, [pc, #220]	; (800a580 <xTaskResumeAll+0x114>)
 800a4a4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4a6:	4b36      	ldr	r3, [pc, #216]	; (800a580 <xTaskResumeAll+0x114>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d161      	bne.n	800a572 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a4ae:	4b35      	ldr	r3, [pc, #212]	; (800a584 <xTaskResumeAll+0x118>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d05d      	beq.n	800a572 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a4b6:	e02e      	b.n	800a516 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4b8:	4b33      	ldr	r3, [pc, #204]	; (800a588 <xTaskResumeAll+0x11c>)
 800a4ba:	68db      	ldr	r3, [r3, #12]
 800a4bc:	68db      	ldr	r3, [r3, #12]
 800a4be:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	3318      	adds	r3, #24
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7ff fb03 	bl	8009ad0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	3304      	adds	r3, #4
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f7ff fafe 	bl	8009ad0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4d8:	2201      	movs	r2, #1
 800a4da:	409a      	lsls	r2, r3
 800a4dc:	4b2b      	ldr	r3, [pc, #172]	; (800a58c <xTaskResumeAll+0x120>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4313      	orrs	r3, r2
 800a4e2:	4a2a      	ldr	r2, [pc, #168]	; (800a58c <xTaskResumeAll+0x120>)
 800a4e4:	6013      	str	r3, [r2, #0]
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ea:	4613      	mov	r3, r2
 800a4ec:	009b      	lsls	r3, r3, #2
 800a4ee:	4413      	add	r3, r2
 800a4f0:	009b      	lsls	r3, r3, #2
 800a4f2:	4a27      	ldr	r2, [pc, #156]	; (800a590 <xTaskResumeAll+0x124>)
 800a4f4:	441a      	add	r2, r3
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	3304      	adds	r3, #4
 800a4fa:	4619      	mov	r1, r3
 800a4fc:	4610      	mov	r0, r2
 800a4fe:	f7ff fa8a 	bl	8009a16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a506:	4b23      	ldr	r3, [pc, #140]	; (800a594 <xTaskResumeAll+0x128>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a50c:	429a      	cmp	r2, r3
 800a50e:	d302      	bcc.n	800a516 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800a510:	4b21      	ldr	r3, [pc, #132]	; (800a598 <xTaskResumeAll+0x12c>)
 800a512:	2201      	movs	r2, #1
 800a514:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a516:	4b1c      	ldr	r3, [pc, #112]	; (800a588 <xTaskResumeAll+0x11c>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d1cc      	bne.n	800a4b8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d001      	beq.n	800a528 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a524:	f000 fb1c 	bl	800ab60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a528:	4b1c      	ldr	r3, [pc, #112]	; (800a59c <xTaskResumeAll+0x130>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d010      	beq.n	800a556 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a534:	f000 f836 	bl	800a5a4 <xTaskIncrementTick>
 800a538:	4603      	mov	r3, r0
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d002      	beq.n	800a544 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800a53e:	4b16      	ldr	r3, [pc, #88]	; (800a598 <xTaskResumeAll+0x12c>)
 800a540:	2201      	movs	r2, #1
 800a542:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	3b01      	subs	r3, #1
 800a548:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d1f1      	bne.n	800a534 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800a550:	4b12      	ldr	r3, [pc, #72]	; (800a59c <xTaskResumeAll+0x130>)
 800a552:	2200      	movs	r2, #0
 800a554:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a556:	4b10      	ldr	r3, [pc, #64]	; (800a598 <xTaskResumeAll+0x12c>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d009      	beq.n	800a572 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a55e:	2301      	movs	r3, #1
 800a560:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a562:	4b0f      	ldr	r3, [pc, #60]	; (800a5a0 <xTaskResumeAll+0x134>)
 800a564:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a568:	601a      	str	r2, [r3, #0]
 800a56a:	f3bf 8f4f 	dsb	sy
 800a56e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a572:	f000 fcf7 	bl	800af64 <vPortExitCritical>

	return xAlreadyYielded;
 800a576:	68bb      	ldr	r3, [r7, #8]
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3710      	adds	r7, #16
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	2000bcf4 	.word	0x2000bcf4
 800a584:	2000bccc 	.word	0x2000bccc
 800a588:	2000bc8c 	.word	0x2000bc8c
 800a58c:	2000bcd4 	.word	0x2000bcd4
 800a590:	2000bbd0 	.word	0x2000bbd0
 800a594:	2000bbcc 	.word	0x2000bbcc
 800a598:	2000bce0 	.word	0x2000bce0
 800a59c:	2000bcdc 	.word	0x2000bcdc
 800a5a0:	e000ed04 	.word	0xe000ed04

0800a5a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b086      	sub	sp, #24
 800a5a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a5ae:	4b4e      	ldr	r3, [pc, #312]	; (800a6e8 <xTaskIncrementTick+0x144>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	f040 808e 	bne.w	800a6d4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a5b8:	4b4c      	ldr	r3, [pc, #304]	; (800a6ec <xTaskIncrementTick+0x148>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	3301      	adds	r3, #1
 800a5be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a5c0:	4a4a      	ldr	r2, [pc, #296]	; (800a6ec <xTaskIncrementTick+0x148>)
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d120      	bne.n	800a60e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a5cc:	4b48      	ldr	r3, [pc, #288]	; (800a6f0 <xTaskIncrementTick+0x14c>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d00a      	beq.n	800a5ec <xTaskIncrementTick+0x48>
	__asm volatile
 800a5d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5da:	f383 8811 	msr	BASEPRI, r3
 800a5de:	f3bf 8f6f 	isb	sy
 800a5e2:	f3bf 8f4f 	dsb	sy
 800a5e6:	603b      	str	r3, [r7, #0]
}
 800a5e8:	bf00      	nop
 800a5ea:	e7fe      	b.n	800a5ea <xTaskIncrementTick+0x46>
 800a5ec:	4b40      	ldr	r3, [pc, #256]	; (800a6f0 <xTaskIncrementTick+0x14c>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	60fb      	str	r3, [r7, #12]
 800a5f2:	4b40      	ldr	r3, [pc, #256]	; (800a6f4 <xTaskIncrementTick+0x150>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	4a3e      	ldr	r2, [pc, #248]	; (800a6f0 <xTaskIncrementTick+0x14c>)
 800a5f8:	6013      	str	r3, [r2, #0]
 800a5fa:	4a3e      	ldr	r2, [pc, #248]	; (800a6f4 <xTaskIncrementTick+0x150>)
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	6013      	str	r3, [r2, #0]
 800a600:	4b3d      	ldr	r3, [pc, #244]	; (800a6f8 <xTaskIncrementTick+0x154>)
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	3301      	adds	r3, #1
 800a606:	4a3c      	ldr	r2, [pc, #240]	; (800a6f8 <xTaskIncrementTick+0x154>)
 800a608:	6013      	str	r3, [r2, #0]
 800a60a:	f000 faa9 	bl	800ab60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a60e:	4b3b      	ldr	r3, [pc, #236]	; (800a6fc <xTaskIncrementTick+0x158>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	693a      	ldr	r2, [r7, #16]
 800a614:	429a      	cmp	r2, r3
 800a616:	d348      	bcc.n	800a6aa <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a618:	4b35      	ldr	r3, [pc, #212]	; (800a6f0 <xTaskIncrementTick+0x14c>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d104      	bne.n	800a62c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a622:	4b36      	ldr	r3, [pc, #216]	; (800a6fc <xTaskIncrementTick+0x158>)
 800a624:	f04f 32ff 	mov.w	r2, #4294967295
 800a628:	601a      	str	r2, [r3, #0]
					break;
 800a62a:	e03e      	b.n	800a6aa <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a62c:	4b30      	ldr	r3, [pc, #192]	; (800a6f0 <xTaskIncrementTick+0x14c>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	68db      	ldr	r3, [r3, #12]
 800a632:	68db      	ldr	r3, [r3, #12]
 800a634:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a636:	68bb      	ldr	r3, [r7, #8]
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a63c:	693a      	ldr	r2, [r7, #16]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	429a      	cmp	r2, r3
 800a642:	d203      	bcs.n	800a64c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a644:	4a2d      	ldr	r2, [pc, #180]	; (800a6fc <xTaskIncrementTick+0x158>)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a64a:	e02e      	b.n	800a6aa <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	3304      	adds	r3, #4
 800a650:	4618      	mov	r0, r3
 800a652:	f7ff fa3d 	bl	8009ad0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d004      	beq.n	800a668 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	3318      	adds	r3, #24
 800a662:	4618      	mov	r0, r3
 800a664:	f7ff fa34 	bl	8009ad0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a66c:	2201      	movs	r2, #1
 800a66e:	409a      	lsls	r2, r3
 800a670:	4b23      	ldr	r3, [pc, #140]	; (800a700 <xTaskIncrementTick+0x15c>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4313      	orrs	r3, r2
 800a676:	4a22      	ldr	r2, [pc, #136]	; (800a700 <xTaskIncrementTick+0x15c>)
 800a678:	6013      	str	r3, [r2, #0]
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a67e:	4613      	mov	r3, r2
 800a680:	009b      	lsls	r3, r3, #2
 800a682:	4413      	add	r3, r2
 800a684:	009b      	lsls	r3, r3, #2
 800a686:	4a1f      	ldr	r2, [pc, #124]	; (800a704 <xTaskIncrementTick+0x160>)
 800a688:	441a      	add	r2, r3
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	3304      	adds	r3, #4
 800a68e:	4619      	mov	r1, r3
 800a690:	4610      	mov	r0, r2
 800a692:	f7ff f9c0 	bl	8009a16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a69a:	4b1b      	ldr	r3, [pc, #108]	; (800a708 <xTaskIncrementTick+0x164>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6a0:	429a      	cmp	r2, r3
 800a6a2:	d3b9      	bcc.n	800a618 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a6a8:	e7b6      	b.n	800a618 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a6aa:	4b17      	ldr	r3, [pc, #92]	; (800a708 <xTaskIncrementTick+0x164>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6b0:	4914      	ldr	r1, [pc, #80]	; (800a704 <xTaskIncrementTick+0x160>)
 800a6b2:	4613      	mov	r3, r2
 800a6b4:	009b      	lsls	r3, r3, #2
 800a6b6:	4413      	add	r3, r2
 800a6b8:	009b      	lsls	r3, r3, #2
 800a6ba:	440b      	add	r3, r1
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	2b01      	cmp	r3, #1
 800a6c0:	d901      	bls.n	800a6c6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a6c6:	4b11      	ldr	r3, [pc, #68]	; (800a70c <xTaskIncrementTick+0x168>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d007      	beq.n	800a6de <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	617b      	str	r3, [r7, #20]
 800a6d2:	e004      	b.n	800a6de <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a6d4:	4b0e      	ldr	r3, [pc, #56]	; (800a710 <xTaskIncrementTick+0x16c>)
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	3301      	adds	r3, #1
 800a6da:	4a0d      	ldr	r2, [pc, #52]	; (800a710 <xTaskIncrementTick+0x16c>)
 800a6dc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a6de:	697b      	ldr	r3, [r7, #20]
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3718      	adds	r7, #24
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}
 800a6e8:	2000bcf4 	.word	0x2000bcf4
 800a6ec:	2000bcd0 	.word	0x2000bcd0
 800a6f0:	2000bc84 	.word	0x2000bc84
 800a6f4:	2000bc88 	.word	0x2000bc88
 800a6f8:	2000bce4 	.word	0x2000bce4
 800a6fc:	2000bcec 	.word	0x2000bcec
 800a700:	2000bcd4 	.word	0x2000bcd4
 800a704:	2000bbd0 	.word	0x2000bbd0
 800a708:	2000bbcc 	.word	0x2000bbcc
 800a70c:	2000bce0 	.word	0x2000bce0
 800a710:	2000bcdc 	.word	0x2000bcdc

0800a714 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a714:	b480      	push	{r7}
 800a716:	b087      	sub	sp, #28
 800a718:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a71a:	4b29      	ldr	r3, [pc, #164]	; (800a7c0 <vTaskSwitchContext+0xac>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d003      	beq.n	800a72a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a722:	4b28      	ldr	r3, [pc, #160]	; (800a7c4 <vTaskSwitchContext+0xb0>)
 800a724:	2201      	movs	r2, #1
 800a726:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a728:	e044      	b.n	800a7b4 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800a72a:	4b26      	ldr	r3, [pc, #152]	; (800a7c4 <vTaskSwitchContext+0xb0>)
 800a72c:	2200      	movs	r2, #0
 800a72e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a730:	4b25      	ldr	r3, [pc, #148]	; (800a7c8 <vTaskSwitchContext+0xb4>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	fab3 f383 	clz	r3, r3
 800a73c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a73e:	7afb      	ldrb	r3, [r7, #11]
 800a740:	f1c3 031f 	rsb	r3, r3, #31
 800a744:	617b      	str	r3, [r7, #20]
 800a746:	4921      	ldr	r1, [pc, #132]	; (800a7cc <vTaskSwitchContext+0xb8>)
 800a748:	697a      	ldr	r2, [r7, #20]
 800a74a:	4613      	mov	r3, r2
 800a74c:	009b      	lsls	r3, r3, #2
 800a74e:	4413      	add	r3, r2
 800a750:	009b      	lsls	r3, r3, #2
 800a752:	440b      	add	r3, r1
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d10a      	bne.n	800a770 <vTaskSwitchContext+0x5c>
	__asm volatile
 800a75a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a75e:	f383 8811 	msr	BASEPRI, r3
 800a762:	f3bf 8f6f 	isb	sy
 800a766:	f3bf 8f4f 	dsb	sy
 800a76a:	607b      	str	r3, [r7, #4]
}
 800a76c:	bf00      	nop
 800a76e:	e7fe      	b.n	800a76e <vTaskSwitchContext+0x5a>
 800a770:	697a      	ldr	r2, [r7, #20]
 800a772:	4613      	mov	r3, r2
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	4413      	add	r3, r2
 800a778:	009b      	lsls	r3, r3, #2
 800a77a:	4a14      	ldr	r2, [pc, #80]	; (800a7cc <vTaskSwitchContext+0xb8>)
 800a77c:	4413      	add	r3, r2
 800a77e:	613b      	str	r3, [r7, #16]
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	685a      	ldr	r2, [r3, #4]
 800a786:	693b      	ldr	r3, [r7, #16]
 800a788:	605a      	str	r2, [r3, #4]
 800a78a:	693b      	ldr	r3, [r7, #16]
 800a78c:	685a      	ldr	r2, [r3, #4]
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	3308      	adds	r3, #8
 800a792:	429a      	cmp	r2, r3
 800a794:	d104      	bne.n	800a7a0 <vTaskSwitchContext+0x8c>
 800a796:	693b      	ldr	r3, [r7, #16]
 800a798:	685b      	ldr	r3, [r3, #4]
 800a79a:	685a      	ldr	r2, [r3, #4]
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	605a      	str	r2, [r3, #4]
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	68db      	ldr	r3, [r3, #12]
 800a7a6:	4a0a      	ldr	r2, [pc, #40]	; (800a7d0 <vTaskSwitchContext+0xbc>)
 800a7a8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a7aa:	4b09      	ldr	r3, [pc, #36]	; (800a7d0 <vTaskSwitchContext+0xbc>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	334c      	adds	r3, #76	; 0x4c
 800a7b0:	4a08      	ldr	r2, [pc, #32]	; (800a7d4 <vTaskSwitchContext+0xc0>)
 800a7b2:	6013      	str	r3, [r2, #0]
}
 800a7b4:	bf00      	nop
 800a7b6:	371c      	adds	r7, #28
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7be:	4770      	bx	lr
 800a7c0:	2000bcf4 	.word	0x2000bcf4
 800a7c4:	2000bce0 	.word	0x2000bce0
 800a7c8:	2000bcd4 	.word	0x2000bcd4
 800a7cc:	2000bbd0 	.word	0x2000bbd0
 800a7d0:	2000bbcc 	.word	0x2000bbcc
 800a7d4:	2000023c 	.word	0x2000023c

0800a7d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b084      	sub	sp, #16
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
 800a7e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d10a      	bne.n	800a7fe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a7e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ec:	f383 8811 	msr	BASEPRI, r3
 800a7f0:	f3bf 8f6f 	isb	sy
 800a7f4:	f3bf 8f4f 	dsb	sy
 800a7f8:	60fb      	str	r3, [r7, #12]
}
 800a7fa:	bf00      	nop
 800a7fc:	e7fe      	b.n	800a7fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a7fe:	4b07      	ldr	r3, [pc, #28]	; (800a81c <vTaskPlaceOnEventList+0x44>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	3318      	adds	r3, #24
 800a804:	4619      	mov	r1, r3
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f7ff f929 	bl	8009a5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a80c:	2101      	movs	r1, #1
 800a80e:	6838      	ldr	r0, [r7, #0]
 800a810:	f000 f9e4 	bl	800abdc <prvAddCurrentTaskToDelayedList>
}
 800a814:	bf00      	nop
 800a816:	3710      	adds	r7, #16
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}
 800a81c:	2000bbcc 	.word	0x2000bbcc

0800a820 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b086      	sub	sp, #24
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	68db      	ldr	r3, [r3, #12]
 800a82c:	68db      	ldr	r3, [r3, #12]
 800a82e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d10a      	bne.n	800a84c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a83a:	f383 8811 	msr	BASEPRI, r3
 800a83e:	f3bf 8f6f 	isb	sy
 800a842:	f3bf 8f4f 	dsb	sy
 800a846:	60fb      	str	r3, [r7, #12]
}
 800a848:	bf00      	nop
 800a84a:	e7fe      	b.n	800a84a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	3318      	adds	r3, #24
 800a850:	4618      	mov	r0, r3
 800a852:	f7ff f93d 	bl	8009ad0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a856:	4b1d      	ldr	r3, [pc, #116]	; (800a8cc <xTaskRemoveFromEventList+0xac>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d11c      	bne.n	800a898 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	3304      	adds	r3, #4
 800a862:	4618      	mov	r0, r3
 800a864:	f7ff f934 	bl	8009ad0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a868:	693b      	ldr	r3, [r7, #16]
 800a86a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a86c:	2201      	movs	r2, #1
 800a86e:	409a      	lsls	r2, r3
 800a870:	4b17      	ldr	r3, [pc, #92]	; (800a8d0 <xTaskRemoveFromEventList+0xb0>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4313      	orrs	r3, r2
 800a876:	4a16      	ldr	r2, [pc, #88]	; (800a8d0 <xTaskRemoveFromEventList+0xb0>)
 800a878:	6013      	str	r3, [r2, #0]
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a87e:	4613      	mov	r3, r2
 800a880:	009b      	lsls	r3, r3, #2
 800a882:	4413      	add	r3, r2
 800a884:	009b      	lsls	r3, r3, #2
 800a886:	4a13      	ldr	r2, [pc, #76]	; (800a8d4 <xTaskRemoveFromEventList+0xb4>)
 800a888:	441a      	add	r2, r3
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	3304      	adds	r3, #4
 800a88e:	4619      	mov	r1, r3
 800a890:	4610      	mov	r0, r2
 800a892:	f7ff f8c0 	bl	8009a16 <vListInsertEnd>
 800a896:	e005      	b.n	800a8a4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a898:	693b      	ldr	r3, [r7, #16]
 800a89a:	3318      	adds	r3, #24
 800a89c:	4619      	mov	r1, r3
 800a89e:	480e      	ldr	r0, [pc, #56]	; (800a8d8 <xTaskRemoveFromEventList+0xb8>)
 800a8a0:	f7ff f8b9 	bl	8009a16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8a8:	4b0c      	ldr	r3, [pc, #48]	; (800a8dc <xTaskRemoveFromEventList+0xbc>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	d905      	bls.n	800a8be <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a8b6:	4b0a      	ldr	r3, [pc, #40]	; (800a8e0 <xTaskRemoveFromEventList+0xc0>)
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	601a      	str	r2, [r3, #0]
 800a8bc:	e001      	b.n	800a8c2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a8c2:	697b      	ldr	r3, [r7, #20]
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	3718      	adds	r7, #24
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}
 800a8cc:	2000bcf4 	.word	0x2000bcf4
 800a8d0:	2000bcd4 	.word	0x2000bcd4
 800a8d4:	2000bbd0 	.word	0x2000bbd0
 800a8d8:	2000bc8c 	.word	0x2000bc8c
 800a8dc:	2000bbcc 	.word	0x2000bbcc
 800a8e0:	2000bce0 	.word	0x2000bce0

0800a8e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b083      	sub	sp, #12
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a8ec:	4b06      	ldr	r3, [pc, #24]	; (800a908 <vTaskInternalSetTimeOutState+0x24>)
 800a8ee:	681a      	ldr	r2, [r3, #0]
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a8f4:	4b05      	ldr	r3, [pc, #20]	; (800a90c <vTaskInternalSetTimeOutState+0x28>)
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	605a      	str	r2, [r3, #4]
}
 800a8fc:	bf00      	nop
 800a8fe:	370c      	adds	r7, #12
 800a900:	46bd      	mov	sp, r7
 800a902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a906:	4770      	bx	lr
 800a908:	2000bce4 	.word	0x2000bce4
 800a90c:	2000bcd0 	.word	0x2000bcd0

0800a910 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b088      	sub	sp, #32
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d10a      	bne.n	800a936 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a924:	f383 8811 	msr	BASEPRI, r3
 800a928:	f3bf 8f6f 	isb	sy
 800a92c:	f3bf 8f4f 	dsb	sy
 800a930:	613b      	str	r3, [r7, #16]
}
 800a932:	bf00      	nop
 800a934:	e7fe      	b.n	800a934 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d10a      	bne.n	800a952 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a93c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a940:	f383 8811 	msr	BASEPRI, r3
 800a944:	f3bf 8f6f 	isb	sy
 800a948:	f3bf 8f4f 	dsb	sy
 800a94c:	60fb      	str	r3, [r7, #12]
}
 800a94e:	bf00      	nop
 800a950:	e7fe      	b.n	800a950 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a952:	f000 fad7 	bl	800af04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a956:	4b1d      	ldr	r3, [pc, #116]	; (800a9cc <xTaskCheckForTimeOut+0xbc>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	685b      	ldr	r3, [r3, #4]
 800a960:	69ba      	ldr	r2, [r7, #24]
 800a962:	1ad3      	subs	r3, r2, r3
 800a964:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a96e:	d102      	bne.n	800a976 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a970:	2300      	movs	r3, #0
 800a972:	61fb      	str	r3, [r7, #28]
 800a974:	e023      	b.n	800a9be <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681a      	ldr	r2, [r3, #0]
 800a97a:	4b15      	ldr	r3, [pc, #84]	; (800a9d0 <xTaskCheckForTimeOut+0xc0>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	429a      	cmp	r2, r3
 800a980:	d007      	beq.n	800a992 <xTaskCheckForTimeOut+0x82>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	685b      	ldr	r3, [r3, #4]
 800a986:	69ba      	ldr	r2, [r7, #24]
 800a988:	429a      	cmp	r2, r3
 800a98a:	d302      	bcc.n	800a992 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a98c:	2301      	movs	r3, #1
 800a98e:	61fb      	str	r3, [r7, #28]
 800a990:	e015      	b.n	800a9be <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	697a      	ldr	r2, [r7, #20]
 800a998:	429a      	cmp	r2, r3
 800a99a:	d20b      	bcs.n	800a9b4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	681a      	ldr	r2, [r3, #0]
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	1ad2      	subs	r2, r2, r3
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f7ff ff9b 	bl	800a8e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	61fb      	str	r3, [r7, #28]
 800a9b2:	e004      	b.n	800a9be <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a9be:	f000 fad1 	bl	800af64 <vPortExitCritical>

	return xReturn;
 800a9c2:	69fb      	ldr	r3, [r7, #28]
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3720      	adds	r7, #32
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}
 800a9cc:	2000bcd0 	.word	0x2000bcd0
 800a9d0:	2000bce4 	.word	0x2000bce4

0800a9d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a9d8:	4b03      	ldr	r3, [pc, #12]	; (800a9e8 <vTaskMissedYield+0x14>)
 800a9da:	2201      	movs	r2, #1
 800a9dc:	601a      	str	r2, [r3, #0]
}
 800a9de:	bf00      	nop
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr
 800a9e8:	2000bce0 	.word	0x2000bce0

0800a9ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b082      	sub	sp, #8
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a9f4:	f000 f852 	bl	800aa9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a9f8:	4b06      	ldr	r3, [pc, #24]	; (800aa14 <prvIdleTask+0x28>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	2b01      	cmp	r3, #1
 800a9fe:	d9f9      	bls.n	800a9f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800aa00:	4b05      	ldr	r3, [pc, #20]	; (800aa18 <prvIdleTask+0x2c>)
 800aa02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa06:	601a      	str	r2, [r3, #0]
 800aa08:	f3bf 8f4f 	dsb	sy
 800aa0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aa10:	e7f0      	b.n	800a9f4 <prvIdleTask+0x8>
 800aa12:	bf00      	nop
 800aa14:	2000bbd0 	.word	0x2000bbd0
 800aa18:	e000ed04 	.word	0xe000ed04

0800aa1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b082      	sub	sp, #8
 800aa20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aa22:	2300      	movs	r3, #0
 800aa24:	607b      	str	r3, [r7, #4]
 800aa26:	e00c      	b.n	800aa42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aa28:	687a      	ldr	r2, [r7, #4]
 800aa2a:	4613      	mov	r3, r2
 800aa2c:	009b      	lsls	r3, r3, #2
 800aa2e:	4413      	add	r3, r2
 800aa30:	009b      	lsls	r3, r3, #2
 800aa32:	4a12      	ldr	r2, [pc, #72]	; (800aa7c <prvInitialiseTaskLists+0x60>)
 800aa34:	4413      	add	r3, r2
 800aa36:	4618      	mov	r0, r3
 800aa38:	f7fe ffc0 	bl	80099bc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	607b      	str	r3, [r7, #4]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2b06      	cmp	r3, #6
 800aa46:	d9ef      	bls.n	800aa28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800aa48:	480d      	ldr	r0, [pc, #52]	; (800aa80 <prvInitialiseTaskLists+0x64>)
 800aa4a:	f7fe ffb7 	bl	80099bc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800aa4e:	480d      	ldr	r0, [pc, #52]	; (800aa84 <prvInitialiseTaskLists+0x68>)
 800aa50:	f7fe ffb4 	bl	80099bc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800aa54:	480c      	ldr	r0, [pc, #48]	; (800aa88 <prvInitialiseTaskLists+0x6c>)
 800aa56:	f7fe ffb1 	bl	80099bc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800aa5a:	480c      	ldr	r0, [pc, #48]	; (800aa8c <prvInitialiseTaskLists+0x70>)
 800aa5c:	f7fe ffae 	bl	80099bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aa60:	480b      	ldr	r0, [pc, #44]	; (800aa90 <prvInitialiseTaskLists+0x74>)
 800aa62:	f7fe ffab 	bl	80099bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aa66:	4b0b      	ldr	r3, [pc, #44]	; (800aa94 <prvInitialiseTaskLists+0x78>)
 800aa68:	4a05      	ldr	r2, [pc, #20]	; (800aa80 <prvInitialiseTaskLists+0x64>)
 800aa6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aa6c:	4b0a      	ldr	r3, [pc, #40]	; (800aa98 <prvInitialiseTaskLists+0x7c>)
 800aa6e:	4a05      	ldr	r2, [pc, #20]	; (800aa84 <prvInitialiseTaskLists+0x68>)
 800aa70:	601a      	str	r2, [r3, #0]
}
 800aa72:	bf00      	nop
 800aa74:	3708      	adds	r7, #8
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	bf00      	nop
 800aa7c:	2000bbd0 	.word	0x2000bbd0
 800aa80:	2000bc5c 	.word	0x2000bc5c
 800aa84:	2000bc70 	.word	0x2000bc70
 800aa88:	2000bc8c 	.word	0x2000bc8c
 800aa8c:	2000bca0 	.word	0x2000bca0
 800aa90:	2000bcb8 	.word	0x2000bcb8
 800aa94:	2000bc84 	.word	0x2000bc84
 800aa98:	2000bc88 	.word	0x2000bc88

0800aa9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b082      	sub	sp, #8
 800aaa0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aaa2:	e019      	b.n	800aad8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800aaa4:	f000 fa2e 	bl	800af04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaa8:	4b10      	ldr	r3, [pc, #64]	; (800aaec <prvCheckTasksWaitingTermination+0x50>)
 800aaaa:	68db      	ldr	r3, [r3, #12]
 800aaac:	68db      	ldr	r3, [r3, #12]
 800aaae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	3304      	adds	r3, #4
 800aab4:	4618      	mov	r0, r3
 800aab6:	f7ff f80b 	bl	8009ad0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800aaba:	4b0d      	ldr	r3, [pc, #52]	; (800aaf0 <prvCheckTasksWaitingTermination+0x54>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	3b01      	subs	r3, #1
 800aac0:	4a0b      	ldr	r2, [pc, #44]	; (800aaf0 <prvCheckTasksWaitingTermination+0x54>)
 800aac2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aac4:	4b0b      	ldr	r3, [pc, #44]	; (800aaf4 <prvCheckTasksWaitingTermination+0x58>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	3b01      	subs	r3, #1
 800aaca:	4a0a      	ldr	r2, [pc, #40]	; (800aaf4 <prvCheckTasksWaitingTermination+0x58>)
 800aacc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800aace:	f000 fa49 	bl	800af64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f000 f810 	bl	800aaf8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aad8:	4b06      	ldr	r3, [pc, #24]	; (800aaf4 <prvCheckTasksWaitingTermination+0x58>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d1e1      	bne.n	800aaa4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aae0:	bf00      	nop
 800aae2:	bf00      	nop
 800aae4:	3708      	adds	r7, #8
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}
 800aaea:	bf00      	nop
 800aaec:	2000bca0 	.word	0x2000bca0
 800aaf0:	2000bccc 	.word	0x2000bccc
 800aaf4:	2000bcb4 	.word	0x2000bcb4

0800aaf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b084      	sub	sp, #16
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	334c      	adds	r3, #76	; 0x4c
 800ab04:	4618      	mov	r0, r3
 800ab06:	f001 fead 	bl	800c864 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d108      	bne.n	800ab26 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab18:	4618      	mov	r0, r3
 800ab1a:	f000 fba1 	bl	800b260 <vPortFree>
				vPortFree( pxTCB );
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f000 fb9e 	bl	800b260 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ab24:	e018      	b.n	800ab58 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ab2c:	2b01      	cmp	r3, #1
 800ab2e:	d103      	bne.n	800ab38 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f000 fb95 	bl	800b260 <vPortFree>
	}
 800ab36:	e00f      	b.n	800ab58 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ab3e:	2b02      	cmp	r3, #2
 800ab40:	d00a      	beq.n	800ab58 <prvDeleteTCB+0x60>
	__asm volatile
 800ab42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab46:	f383 8811 	msr	BASEPRI, r3
 800ab4a:	f3bf 8f6f 	isb	sy
 800ab4e:	f3bf 8f4f 	dsb	sy
 800ab52:	60fb      	str	r3, [r7, #12]
}
 800ab54:	bf00      	nop
 800ab56:	e7fe      	b.n	800ab56 <prvDeleteTCB+0x5e>
	}
 800ab58:	bf00      	nop
 800ab5a:	3710      	adds	r7, #16
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}

0800ab60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ab60:	b480      	push	{r7}
 800ab62:	b083      	sub	sp, #12
 800ab64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab66:	4b0c      	ldr	r3, [pc, #48]	; (800ab98 <prvResetNextTaskUnblockTime+0x38>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d104      	bne.n	800ab7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ab70:	4b0a      	ldr	r3, [pc, #40]	; (800ab9c <prvResetNextTaskUnblockTime+0x3c>)
 800ab72:	f04f 32ff 	mov.w	r2, #4294967295
 800ab76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ab78:	e008      	b.n	800ab8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab7a:	4b07      	ldr	r3, [pc, #28]	; (800ab98 <prvResetNextTaskUnblockTime+0x38>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	68db      	ldr	r3, [r3, #12]
 800ab80:	68db      	ldr	r3, [r3, #12]
 800ab82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	4a04      	ldr	r2, [pc, #16]	; (800ab9c <prvResetNextTaskUnblockTime+0x3c>)
 800ab8a:	6013      	str	r3, [r2, #0]
}
 800ab8c:	bf00      	nop
 800ab8e:	370c      	adds	r7, #12
 800ab90:	46bd      	mov	sp, r7
 800ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab96:	4770      	bx	lr
 800ab98:	2000bc84 	.word	0x2000bc84
 800ab9c:	2000bcec 	.word	0x2000bcec

0800aba0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800aba0:	b480      	push	{r7}
 800aba2:	b083      	sub	sp, #12
 800aba4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800aba6:	4b0b      	ldr	r3, [pc, #44]	; (800abd4 <xTaskGetSchedulerState+0x34>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d102      	bne.n	800abb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800abae:	2301      	movs	r3, #1
 800abb0:	607b      	str	r3, [r7, #4]
 800abb2:	e008      	b.n	800abc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800abb4:	4b08      	ldr	r3, [pc, #32]	; (800abd8 <xTaskGetSchedulerState+0x38>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d102      	bne.n	800abc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800abbc:	2302      	movs	r3, #2
 800abbe:	607b      	str	r3, [r7, #4]
 800abc0:	e001      	b.n	800abc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800abc2:	2300      	movs	r3, #0
 800abc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800abc6:	687b      	ldr	r3, [r7, #4]
	}
 800abc8:	4618      	mov	r0, r3
 800abca:	370c      	adds	r7, #12
 800abcc:	46bd      	mov	sp, r7
 800abce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd2:	4770      	bx	lr
 800abd4:	2000bcd8 	.word	0x2000bcd8
 800abd8:	2000bcf4 	.word	0x2000bcf4

0800abdc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800abe6:	4b29      	ldr	r3, [pc, #164]	; (800ac8c <prvAddCurrentTaskToDelayedList+0xb0>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800abec:	4b28      	ldr	r3, [pc, #160]	; (800ac90 <prvAddCurrentTaskToDelayedList+0xb4>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	3304      	adds	r3, #4
 800abf2:	4618      	mov	r0, r3
 800abf4:	f7fe ff6c 	bl	8009ad0 <uxListRemove>
 800abf8:	4603      	mov	r3, r0
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d10b      	bne.n	800ac16 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800abfe:	4b24      	ldr	r3, [pc, #144]	; (800ac90 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac04:	2201      	movs	r2, #1
 800ac06:	fa02 f303 	lsl.w	r3, r2, r3
 800ac0a:	43da      	mvns	r2, r3
 800ac0c:	4b21      	ldr	r3, [pc, #132]	; (800ac94 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4013      	ands	r3, r2
 800ac12:	4a20      	ldr	r2, [pc, #128]	; (800ac94 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ac14:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac1c:	d10a      	bne.n	800ac34 <prvAddCurrentTaskToDelayedList+0x58>
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d007      	beq.n	800ac34 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac24:	4b1a      	ldr	r3, [pc, #104]	; (800ac90 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	3304      	adds	r3, #4
 800ac2a:	4619      	mov	r1, r3
 800ac2c:	481a      	ldr	r0, [pc, #104]	; (800ac98 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ac2e:	f7fe fef2 	bl	8009a16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ac32:	e026      	b.n	800ac82 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ac34:	68fa      	ldr	r2, [r7, #12]
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4413      	add	r3, r2
 800ac3a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ac3c:	4b14      	ldr	r3, [pc, #80]	; (800ac90 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	68ba      	ldr	r2, [r7, #8]
 800ac42:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ac44:	68ba      	ldr	r2, [r7, #8]
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d209      	bcs.n	800ac60 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac4c:	4b13      	ldr	r3, [pc, #76]	; (800ac9c <prvAddCurrentTaskToDelayedList+0xc0>)
 800ac4e:	681a      	ldr	r2, [r3, #0]
 800ac50:	4b0f      	ldr	r3, [pc, #60]	; (800ac90 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	3304      	adds	r3, #4
 800ac56:	4619      	mov	r1, r3
 800ac58:	4610      	mov	r0, r2
 800ac5a:	f7fe ff00 	bl	8009a5e <vListInsert>
}
 800ac5e:	e010      	b.n	800ac82 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac60:	4b0f      	ldr	r3, [pc, #60]	; (800aca0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ac62:	681a      	ldr	r2, [r3, #0]
 800ac64:	4b0a      	ldr	r3, [pc, #40]	; (800ac90 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	3304      	adds	r3, #4
 800ac6a:	4619      	mov	r1, r3
 800ac6c:	4610      	mov	r0, r2
 800ac6e:	f7fe fef6 	bl	8009a5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ac72:	4b0c      	ldr	r3, [pc, #48]	; (800aca4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	68ba      	ldr	r2, [r7, #8]
 800ac78:	429a      	cmp	r2, r3
 800ac7a:	d202      	bcs.n	800ac82 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ac7c:	4a09      	ldr	r2, [pc, #36]	; (800aca4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ac7e:	68bb      	ldr	r3, [r7, #8]
 800ac80:	6013      	str	r3, [r2, #0]
}
 800ac82:	bf00      	nop
 800ac84:	3710      	adds	r7, #16
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bd80      	pop	{r7, pc}
 800ac8a:	bf00      	nop
 800ac8c:	2000bcd0 	.word	0x2000bcd0
 800ac90:	2000bbcc 	.word	0x2000bbcc
 800ac94:	2000bcd4 	.word	0x2000bcd4
 800ac98:	2000bcb8 	.word	0x2000bcb8
 800ac9c:	2000bc88 	.word	0x2000bc88
 800aca0:	2000bc84 	.word	0x2000bc84
 800aca4:	2000bcec 	.word	0x2000bcec

0800aca8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aca8:	b480      	push	{r7}
 800acaa:	b085      	sub	sp, #20
 800acac:	af00      	add	r7, sp, #0
 800acae:	60f8      	str	r0, [r7, #12]
 800acb0:	60b9      	str	r1, [r7, #8]
 800acb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	3b04      	subs	r3, #4
 800acb8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800acc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	3b04      	subs	r3, #4
 800acc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	f023 0201 	bic.w	r2, r3, #1
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	3b04      	subs	r3, #4
 800acd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800acd8:	4a0c      	ldr	r2, [pc, #48]	; (800ad0c <pxPortInitialiseStack+0x64>)
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	3b14      	subs	r3, #20
 800ace2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	3b04      	subs	r3, #4
 800acee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	f06f 0202 	mvn.w	r2, #2
 800acf6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	3b20      	subs	r3, #32
 800acfc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800acfe:	68fb      	ldr	r3, [r7, #12]
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3714      	adds	r7, #20
 800ad04:	46bd      	mov	sp, r7
 800ad06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0a:	4770      	bx	lr
 800ad0c:	0800ad11 	.word	0x0800ad11

0800ad10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ad10:	b480      	push	{r7}
 800ad12:	b085      	sub	sp, #20
 800ad14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ad16:	2300      	movs	r3, #0
 800ad18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ad1a:	4b12      	ldr	r3, [pc, #72]	; (800ad64 <prvTaskExitError+0x54>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad22:	d00a      	beq.n	800ad3a <prvTaskExitError+0x2a>
	__asm volatile
 800ad24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad28:	f383 8811 	msr	BASEPRI, r3
 800ad2c:	f3bf 8f6f 	isb	sy
 800ad30:	f3bf 8f4f 	dsb	sy
 800ad34:	60fb      	str	r3, [r7, #12]
}
 800ad36:	bf00      	nop
 800ad38:	e7fe      	b.n	800ad38 <prvTaskExitError+0x28>
	__asm volatile
 800ad3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad3e:	f383 8811 	msr	BASEPRI, r3
 800ad42:	f3bf 8f6f 	isb	sy
 800ad46:	f3bf 8f4f 	dsb	sy
 800ad4a:	60bb      	str	r3, [r7, #8]
}
 800ad4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ad4e:	bf00      	nop
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d0fc      	beq.n	800ad50 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ad56:	bf00      	nop
 800ad58:	bf00      	nop
 800ad5a:	3714      	adds	r7, #20
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr
 800ad64:	20000238 	.word	0x20000238
	...

0800ad70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ad70:	4b07      	ldr	r3, [pc, #28]	; (800ad90 <pxCurrentTCBConst2>)
 800ad72:	6819      	ldr	r1, [r3, #0]
 800ad74:	6808      	ldr	r0, [r1, #0]
 800ad76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad7a:	f380 8809 	msr	PSP, r0
 800ad7e:	f3bf 8f6f 	isb	sy
 800ad82:	f04f 0000 	mov.w	r0, #0
 800ad86:	f380 8811 	msr	BASEPRI, r0
 800ad8a:	4770      	bx	lr
 800ad8c:	f3af 8000 	nop.w

0800ad90 <pxCurrentTCBConst2>:
 800ad90:	2000bbcc 	.word	0x2000bbcc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ad94:	bf00      	nop
 800ad96:	bf00      	nop

0800ad98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ad98:	4808      	ldr	r0, [pc, #32]	; (800adbc <prvPortStartFirstTask+0x24>)
 800ad9a:	6800      	ldr	r0, [r0, #0]
 800ad9c:	6800      	ldr	r0, [r0, #0]
 800ad9e:	f380 8808 	msr	MSP, r0
 800ada2:	f04f 0000 	mov.w	r0, #0
 800ada6:	f380 8814 	msr	CONTROL, r0
 800adaa:	b662      	cpsie	i
 800adac:	b661      	cpsie	f
 800adae:	f3bf 8f4f 	dsb	sy
 800adb2:	f3bf 8f6f 	isb	sy
 800adb6:	df00      	svc	0
 800adb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800adba:	bf00      	nop
 800adbc:	e000ed08 	.word	0xe000ed08

0800adc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b086      	sub	sp, #24
 800adc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800adc6:	4b46      	ldr	r3, [pc, #280]	; (800aee0 <xPortStartScheduler+0x120>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	4a46      	ldr	r2, [pc, #280]	; (800aee4 <xPortStartScheduler+0x124>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d10a      	bne.n	800ade6 <xPortStartScheduler+0x26>
	__asm volatile
 800add0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800add4:	f383 8811 	msr	BASEPRI, r3
 800add8:	f3bf 8f6f 	isb	sy
 800addc:	f3bf 8f4f 	dsb	sy
 800ade0:	613b      	str	r3, [r7, #16]
}
 800ade2:	bf00      	nop
 800ade4:	e7fe      	b.n	800ade4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ade6:	4b3e      	ldr	r3, [pc, #248]	; (800aee0 <xPortStartScheduler+0x120>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	4a3f      	ldr	r2, [pc, #252]	; (800aee8 <xPortStartScheduler+0x128>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d10a      	bne.n	800ae06 <xPortStartScheduler+0x46>
	__asm volatile
 800adf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adf4:	f383 8811 	msr	BASEPRI, r3
 800adf8:	f3bf 8f6f 	isb	sy
 800adfc:	f3bf 8f4f 	dsb	sy
 800ae00:	60fb      	str	r3, [r7, #12]
}
 800ae02:	bf00      	nop
 800ae04:	e7fe      	b.n	800ae04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ae06:	4b39      	ldr	r3, [pc, #228]	; (800aeec <xPortStartScheduler+0x12c>)
 800ae08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	781b      	ldrb	r3, [r3, #0]
 800ae0e:	b2db      	uxtb	r3, r3
 800ae10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	22ff      	movs	r2, #255	; 0xff
 800ae16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	781b      	ldrb	r3, [r3, #0]
 800ae1c:	b2db      	uxtb	r3, r3
 800ae1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ae20:	78fb      	ldrb	r3, [r7, #3]
 800ae22:	b2db      	uxtb	r3, r3
 800ae24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ae28:	b2da      	uxtb	r2, r3
 800ae2a:	4b31      	ldr	r3, [pc, #196]	; (800aef0 <xPortStartScheduler+0x130>)
 800ae2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ae2e:	4b31      	ldr	r3, [pc, #196]	; (800aef4 <xPortStartScheduler+0x134>)
 800ae30:	2207      	movs	r2, #7
 800ae32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ae34:	e009      	b.n	800ae4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ae36:	4b2f      	ldr	r3, [pc, #188]	; (800aef4 <xPortStartScheduler+0x134>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	3b01      	subs	r3, #1
 800ae3c:	4a2d      	ldr	r2, [pc, #180]	; (800aef4 <xPortStartScheduler+0x134>)
 800ae3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ae40:	78fb      	ldrb	r3, [r7, #3]
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	005b      	lsls	r3, r3, #1
 800ae46:	b2db      	uxtb	r3, r3
 800ae48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ae4a:	78fb      	ldrb	r3, [r7, #3]
 800ae4c:	b2db      	uxtb	r3, r3
 800ae4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae52:	2b80      	cmp	r3, #128	; 0x80
 800ae54:	d0ef      	beq.n	800ae36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ae56:	4b27      	ldr	r3, [pc, #156]	; (800aef4 <xPortStartScheduler+0x134>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f1c3 0307 	rsb	r3, r3, #7
 800ae5e:	2b04      	cmp	r3, #4
 800ae60:	d00a      	beq.n	800ae78 <xPortStartScheduler+0xb8>
	__asm volatile
 800ae62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae66:	f383 8811 	msr	BASEPRI, r3
 800ae6a:	f3bf 8f6f 	isb	sy
 800ae6e:	f3bf 8f4f 	dsb	sy
 800ae72:	60bb      	str	r3, [r7, #8]
}
 800ae74:	bf00      	nop
 800ae76:	e7fe      	b.n	800ae76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ae78:	4b1e      	ldr	r3, [pc, #120]	; (800aef4 <xPortStartScheduler+0x134>)
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	021b      	lsls	r3, r3, #8
 800ae7e:	4a1d      	ldr	r2, [pc, #116]	; (800aef4 <xPortStartScheduler+0x134>)
 800ae80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ae82:	4b1c      	ldr	r3, [pc, #112]	; (800aef4 <xPortStartScheduler+0x134>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ae8a:	4a1a      	ldr	r2, [pc, #104]	; (800aef4 <xPortStartScheduler+0x134>)
 800ae8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	b2da      	uxtb	r2, r3
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ae96:	4b18      	ldr	r3, [pc, #96]	; (800aef8 <xPortStartScheduler+0x138>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4a17      	ldr	r2, [pc, #92]	; (800aef8 <xPortStartScheduler+0x138>)
 800ae9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800aea0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aea2:	4b15      	ldr	r3, [pc, #84]	; (800aef8 <xPortStartScheduler+0x138>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	4a14      	ldr	r2, [pc, #80]	; (800aef8 <xPortStartScheduler+0x138>)
 800aea8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800aeac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aeae:	f000 f8dd 	bl	800b06c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aeb2:	4b12      	ldr	r3, [pc, #72]	; (800aefc <xPortStartScheduler+0x13c>)
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aeb8:	f000 f8fc 	bl	800b0b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aebc:	4b10      	ldr	r3, [pc, #64]	; (800af00 <xPortStartScheduler+0x140>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	4a0f      	ldr	r2, [pc, #60]	; (800af00 <xPortStartScheduler+0x140>)
 800aec2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800aec6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aec8:	f7ff ff66 	bl	800ad98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aecc:	f7ff fc22 	bl	800a714 <vTaskSwitchContext>
	prvTaskExitError();
 800aed0:	f7ff ff1e 	bl	800ad10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aed4:	2300      	movs	r3, #0
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	3718      	adds	r7, #24
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}
 800aede:	bf00      	nop
 800aee0:	e000ed00 	.word	0xe000ed00
 800aee4:	410fc271 	.word	0x410fc271
 800aee8:	410fc270 	.word	0x410fc270
 800aeec:	e000e400 	.word	0xe000e400
 800aef0:	2000bcf8 	.word	0x2000bcf8
 800aef4:	2000bcfc 	.word	0x2000bcfc
 800aef8:	e000ed20 	.word	0xe000ed20
 800aefc:	20000238 	.word	0x20000238
 800af00:	e000ef34 	.word	0xe000ef34

0800af04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800af04:	b480      	push	{r7}
 800af06:	b083      	sub	sp, #12
 800af08:	af00      	add	r7, sp, #0
	__asm volatile
 800af0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af0e:	f383 8811 	msr	BASEPRI, r3
 800af12:	f3bf 8f6f 	isb	sy
 800af16:	f3bf 8f4f 	dsb	sy
 800af1a:	607b      	str	r3, [r7, #4]
}
 800af1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800af1e:	4b0f      	ldr	r3, [pc, #60]	; (800af5c <vPortEnterCritical+0x58>)
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	3301      	adds	r3, #1
 800af24:	4a0d      	ldr	r2, [pc, #52]	; (800af5c <vPortEnterCritical+0x58>)
 800af26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800af28:	4b0c      	ldr	r3, [pc, #48]	; (800af5c <vPortEnterCritical+0x58>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d10f      	bne.n	800af50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800af30:	4b0b      	ldr	r3, [pc, #44]	; (800af60 <vPortEnterCritical+0x5c>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	b2db      	uxtb	r3, r3
 800af36:	2b00      	cmp	r3, #0
 800af38:	d00a      	beq.n	800af50 <vPortEnterCritical+0x4c>
	__asm volatile
 800af3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af3e:	f383 8811 	msr	BASEPRI, r3
 800af42:	f3bf 8f6f 	isb	sy
 800af46:	f3bf 8f4f 	dsb	sy
 800af4a:	603b      	str	r3, [r7, #0]
}
 800af4c:	bf00      	nop
 800af4e:	e7fe      	b.n	800af4e <vPortEnterCritical+0x4a>
	}
}
 800af50:	bf00      	nop
 800af52:	370c      	adds	r7, #12
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr
 800af5c:	20000238 	.word	0x20000238
 800af60:	e000ed04 	.word	0xe000ed04

0800af64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800af64:	b480      	push	{r7}
 800af66:	b083      	sub	sp, #12
 800af68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800af6a:	4b12      	ldr	r3, [pc, #72]	; (800afb4 <vPortExitCritical+0x50>)
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d10a      	bne.n	800af88 <vPortExitCritical+0x24>
	__asm volatile
 800af72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af76:	f383 8811 	msr	BASEPRI, r3
 800af7a:	f3bf 8f6f 	isb	sy
 800af7e:	f3bf 8f4f 	dsb	sy
 800af82:	607b      	str	r3, [r7, #4]
}
 800af84:	bf00      	nop
 800af86:	e7fe      	b.n	800af86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800af88:	4b0a      	ldr	r3, [pc, #40]	; (800afb4 <vPortExitCritical+0x50>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	3b01      	subs	r3, #1
 800af8e:	4a09      	ldr	r2, [pc, #36]	; (800afb4 <vPortExitCritical+0x50>)
 800af90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800af92:	4b08      	ldr	r3, [pc, #32]	; (800afb4 <vPortExitCritical+0x50>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d105      	bne.n	800afa6 <vPortExitCritical+0x42>
 800af9a:	2300      	movs	r3, #0
 800af9c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800afa4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800afa6:	bf00      	nop
 800afa8:	370c      	adds	r7, #12
 800afaa:	46bd      	mov	sp, r7
 800afac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb0:	4770      	bx	lr
 800afb2:	bf00      	nop
 800afb4:	20000238 	.word	0x20000238
	...

0800afc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800afc0:	f3ef 8009 	mrs	r0, PSP
 800afc4:	f3bf 8f6f 	isb	sy
 800afc8:	4b15      	ldr	r3, [pc, #84]	; (800b020 <pxCurrentTCBConst>)
 800afca:	681a      	ldr	r2, [r3, #0]
 800afcc:	f01e 0f10 	tst.w	lr, #16
 800afd0:	bf08      	it	eq
 800afd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800afd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afda:	6010      	str	r0, [r2, #0]
 800afdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800afe0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800afe4:	f380 8811 	msr	BASEPRI, r0
 800afe8:	f3bf 8f4f 	dsb	sy
 800afec:	f3bf 8f6f 	isb	sy
 800aff0:	f7ff fb90 	bl	800a714 <vTaskSwitchContext>
 800aff4:	f04f 0000 	mov.w	r0, #0
 800aff8:	f380 8811 	msr	BASEPRI, r0
 800affc:	bc09      	pop	{r0, r3}
 800affe:	6819      	ldr	r1, [r3, #0]
 800b000:	6808      	ldr	r0, [r1, #0]
 800b002:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b006:	f01e 0f10 	tst.w	lr, #16
 800b00a:	bf08      	it	eq
 800b00c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b010:	f380 8809 	msr	PSP, r0
 800b014:	f3bf 8f6f 	isb	sy
 800b018:	4770      	bx	lr
 800b01a:	bf00      	nop
 800b01c:	f3af 8000 	nop.w

0800b020 <pxCurrentTCBConst>:
 800b020:	2000bbcc 	.word	0x2000bbcc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b024:	bf00      	nop
 800b026:	bf00      	nop

0800b028 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b082      	sub	sp, #8
 800b02c:	af00      	add	r7, sp, #0
	__asm volatile
 800b02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b032:	f383 8811 	msr	BASEPRI, r3
 800b036:	f3bf 8f6f 	isb	sy
 800b03a:	f3bf 8f4f 	dsb	sy
 800b03e:	607b      	str	r3, [r7, #4]
}
 800b040:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b042:	f7ff faaf 	bl	800a5a4 <xTaskIncrementTick>
 800b046:	4603      	mov	r3, r0
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d003      	beq.n	800b054 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b04c:	4b06      	ldr	r3, [pc, #24]	; (800b068 <SysTick_Handler+0x40>)
 800b04e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b052:	601a      	str	r2, [r3, #0]
 800b054:	2300      	movs	r3, #0
 800b056:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	f383 8811 	msr	BASEPRI, r3
}
 800b05e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b060:	bf00      	nop
 800b062:	3708      	adds	r7, #8
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}
 800b068:	e000ed04 	.word	0xe000ed04

0800b06c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b06c:	b480      	push	{r7}
 800b06e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b070:	4b0b      	ldr	r3, [pc, #44]	; (800b0a0 <vPortSetupTimerInterrupt+0x34>)
 800b072:	2200      	movs	r2, #0
 800b074:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b076:	4b0b      	ldr	r3, [pc, #44]	; (800b0a4 <vPortSetupTimerInterrupt+0x38>)
 800b078:	2200      	movs	r2, #0
 800b07a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b07c:	4b0a      	ldr	r3, [pc, #40]	; (800b0a8 <vPortSetupTimerInterrupt+0x3c>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	4a0a      	ldr	r2, [pc, #40]	; (800b0ac <vPortSetupTimerInterrupt+0x40>)
 800b082:	fba2 2303 	umull	r2, r3, r2, r3
 800b086:	099b      	lsrs	r3, r3, #6
 800b088:	4a09      	ldr	r2, [pc, #36]	; (800b0b0 <vPortSetupTimerInterrupt+0x44>)
 800b08a:	3b01      	subs	r3, #1
 800b08c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b08e:	4b04      	ldr	r3, [pc, #16]	; (800b0a0 <vPortSetupTimerInterrupt+0x34>)
 800b090:	2207      	movs	r2, #7
 800b092:	601a      	str	r2, [r3, #0]
}
 800b094:	bf00      	nop
 800b096:	46bd      	mov	sp, r7
 800b098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09c:	4770      	bx	lr
 800b09e:	bf00      	nop
 800b0a0:	e000e010 	.word	0xe000e010
 800b0a4:	e000e018 	.word	0xe000e018
 800b0a8:	2000022c 	.word	0x2000022c
 800b0ac:	10624dd3 	.word	0x10624dd3
 800b0b0:	e000e014 	.word	0xe000e014

0800b0b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b0b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b0c4 <vPortEnableVFP+0x10>
 800b0b8:	6801      	ldr	r1, [r0, #0]
 800b0ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b0be:	6001      	str	r1, [r0, #0]
 800b0c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b0c2:	bf00      	nop
 800b0c4:	e000ed88 	.word	0xe000ed88

0800b0c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b08a      	sub	sp, #40	; 0x28
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b0d4:	f7ff f9bc 	bl	800a450 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b0d8:	4b5b      	ldr	r3, [pc, #364]	; (800b248 <pvPortMalloc+0x180>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d101      	bne.n	800b0e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b0e0:	f000 f920 	bl	800b324 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b0e4:	4b59      	ldr	r3, [pc, #356]	; (800b24c <pvPortMalloc+0x184>)
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	4013      	ands	r3, r2
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	f040 8093 	bne.w	800b218 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d01d      	beq.n	800b134 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b0f8:	2208      	movs	r2, #8
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	4413      	add	r3, r2
 800b0fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f003 0307 	and.w	r3, r3, #7
 800b106:	2b00      	cmp	r3, #0
 800b108:	d014      	beq.n	800b134 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f023 0307 	bic.w	r3, r3, #7
 800b110:	3308      	adds	r3, #8
 800b112:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f003 0307 	and.w	r3, r3, #7
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d00a      	beq.n	800b134 <pvPortMalloc+0x6c>
	__asm volatile
 800b11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b122:	f383 8811 	msr	BASEPRI, r3
 800b126:	f3bf 8f6f 	isb	sy
 800b12a:	f3bf 8f4f 	dsb	sy
 800b12e:	617b      	str	r3, [r7, #20]
}
 800b130:	bf00      	nop
 800b132:	e7fe      	b.n	800b132 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d06e      	beq.n	800b218 <pvPortMalloc+0x150>
 800b13a:	4b45      	ldr	r3, [pc, #276]	; (800b250 <pvPortMalloc+0x188>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	429a      	cmp	r2, r3
 800b142:	d869      	bhi.n	800b218 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b144:	4b43      	ldr	r3, [pc, #268]	; (800b254 <pvPortMalloc+0x18c>)
 800b146:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b148:	4b42      	ldr	r3, [pc, #264]	; (800b254 <pvPortMalloc+0x18c>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b14e:	e004      	b.n	800b15a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b152:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b15a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b15c:	685b      	ldr	r3, [r3, #4]
 800b15e:	687a      	ldr	r2, [r7, #4]
 800b160:	429a      	cmp	r2, r3
 800b162:	d903      	bls.n	800b16c <pvPortMalloc+0xa4>
 800b164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d1f1      	bne.n	800b150 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b16c:	4b36      	ldr	r3, [pc, #216]	; (800b248 <pvPortMalloc+0x180>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b172:	429a      	cmp	r2, r3
 800b174:	d050      	beq.n	800b218 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b176:	6a3b      	ldr	r3, [r7, #32]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	2208      	movs	r2, #8
 800b17c:	4413      	add	r3, r2
 800b17e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b182:	681a      	ldr	r2, [r3, #0]
 800b184:	6a3b      	ldr	r3, [r7, #32]
 800b186:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18a:	685a      	ldr	r2, [r3, #4]
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	1ad2      	subs	r2, r2, r3
 800b190:	2308      	movs	r3, #8
 800b192:	005b      	lsls	r3, r3, #1
 800b194:	429a      	cmp	r2, r3
 800b196:	d91f      	bls.n	800b1d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	4413      	add	r3, r2
 800b19e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b1a0:	69bb      	ldr	r3, [r7, #24]
 800b1a2:	f003 0307 	and.w	r3, r3, #7
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d00a      	beq.n	800b1c0 <pvPortMalloc+0xf8>
	__asm volatile
 800b1aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ae:	f383 8811 	msr	BASEPRI, r3
 800b1b2:	f3bf 8f6f 	isb	sy
 800b1b6:	f3bf 8f4f 	dsb	sy
 800b1ba:	613b      	str	r3, [r7, #16]
}
 800b1bc:	bf00      	nop
 800b1be:	e7fe      	b.n	800b1be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b1c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c2:	685a      	ldr	r2, [r3, #4]
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	1ad2      	subs	r2, r2, r3
 800b1c8:	69bb      	ldr	r3, [r7, #24]
 800b1ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b1cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b1d2:	69b8      	ldr	r0, [r7, #24]
 800b1d4:	f000 f908 	bl	800b3e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b1d8:	4b1d      	ldr	r3, [pc, #116]	; (800b250 <pvPortMalloc+0x188>)
 800b1da:	681a      	ldr	r2, [r3, #0]
 800b1dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1de:	685b      	ldr	r3, [r3, #4]
 800b1e0:	1ad3      	subs	r3, r2, r3
 800b1e2:	4a1b      	ldr	r2, [pc, #108]	; (800b250 <pvPortMalloc+0x188>)
 800b1e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b1e6:	4b1a      	ldr	r3, [pc, #104]	; (800b250 <pvPortMalloc+0x188>)
 800b1e8:	681a      	ldr	r2, [r3, #0]
 800b1ea:	4b1b      	ldr	r3, [pc, #108]	; (800b258 <pvPortMalloc+0x190>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	429a      	cmp	r2, r3
 800b1f0:	d203      	bcs.n	800b1fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b1f2:	4b17      	ldr	r3, [pc, #92]	; (800b250 <pvPortMalloc+0x188>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	4a18      	ldr	r2, [pc, #96]	; (800b258 <pvPortMalloc+0x190>)
 800b1f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b1fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1fc:	685a      	ldr	r2, [r3, #4]
 800b1fe:	4b13      	ldr	r3, [pc, #76]	; (800b24c <pvPortMalloc+0x184>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	431a      	orrs	r2, r3
 800b204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b206:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b20a:	2200      	movs	r2, #0
 800b20c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b20e:	4b13      	ldr	r3, [pc, #76]	; (800b25c <pvPortMalloc+0x194>)
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	3301      	adds	r3, #1
 800b214:	4a11      	ldr	r2, [pc, #68]	; (800b25c <pvPortMalloc+0x194>)
 800b216:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b218:	f7ff f928 	bl	800a46c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b21c:	69fb      	ldr	r3, [r7, #28]
 800b21e:	f003 0307 	and.w	r3, r3, #7
 800b222:	2b00      	cmp	r3, #0
 800b224:	d00a      	beq.n	800b23c <pvPortMalloc+0x174>
	__asm volatile
 800b226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b22a:	f383 8811 	msr	BASEPRI, r3
 800b22e:	f3bf 8f6f 	isb	sy
 800b232:	f3bf 8f4f 	dsb	sy
 800b236:	60fb      	str	r3, [r7, #12]
}
 800b238:	bf00      	nop
 800b23a:	e7fe      	b.n	800b23a <pvPortMalloc+0x172>
	return pvReturn;
 800b23c:	69fb      	ldr	r3, [r7, #28]
}
 800b23e:	4618      	mov	r0, r3
 800b240:	3728      	adds	r7, #40	; 0x28
 800b242:	46bd      	mov	sp, r7
 800b244:	bd80      	pop	{r7, pc}
 800b246:	bf00      	nop
 800b248:	20013238 	.word	0x20013238
 800b24c:	2001324c 	.word	0x2001324c
 800b250:	2001323c 	.word	0x2001323c
 800b254:	20013230 	.word	0x20013230
 800b258:	20013240 	.word	0x20013240
 800b25c:	20013244 	.word	0x20013244

0800b260 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b086      	sub	sp, #24
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d04d      	beq.n	800b30e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b272:	2308      	movs	r3, #8
 800b274:	425b      	negs	r3, r3
 800b276:	697a      	ldr	r2, [r7, #20]
 800b278:	4413      	add	r3, r2
 800b27a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	685a      	ldr	r2, [r3, #4]
 800b284:	4b24      	ldr	r3, [pc, #144]	; (800b318 <vPortFree+0xb8>)
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	4013      	ands	r3, r2
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d10a      	bne.n	800b2a4 <vPortFree+0x44>
	__asm volatile
 800b28e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b292:	f383 8811 	msr	BASEPRI, r3
 800b296:	f3bf 8f6f 	isb	sy
 800b29a:	f3bf 8f4f 	dsb	sy
 800b29e:	60fb      	str	r3, [r7, #12]
}
 800b2a0:	bf00      	nop
 800b2a2:	e7fe      	b.n	800b2a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b2a4:	693b      	ldr	r3, [r7, #16]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d00a      	beq.n	800b2c2 <vPortFree+0x62>
	__asm volatile
 800b2ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b0:	f383 8811 	msr	BASEPRI, r3
 800b2b4:	f3bf 8f6f 	isb	sy
 800b2b8:	f3bf 8f4f 	dsb	sy
 800b2bc:	60bb      	str	r3, [r7, #8]
}
 800b2be:	bf00      	nop
 800b2c0:	e7fe      	b.n	800b2c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	685a      	ldr	r2, [r3, #4]
 800b2c6:	4b14      	ldr	r3, [pc, #80]	; (800b318 <vPortFree+0xb8>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	4013      	ands	r3, r2
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d01e      	beq.n	800b30e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b2d0:	693b      	ldr	r3, [r7, #16]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d11a      	bne.n	800b30e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b2d8:	693b      	ldr	r3, [r7, #16]
 800b2da:	685a      	ldr	r2, [r3, #4]
 800b2dc:	4b0e      	ldr	r3, [pc, #56]	; (800b318 <vPortFree+0xb8>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	43db      	mvns	r3, r3
 800b2e2:	401a      	ands	r2, r3
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b2e8:	f7ff f8b2 	bl	800a450 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b2ec:	693b      	ldr	r3, [r7, #16]
 800b2ee:	685a      	ldr	r2, [r3, #4]
 800b2f0:	4b0a      	ldr	r3, [pc, #40]	; (800b31c <vPortFree+0xbc>)
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	4413      	add	r3, r2
 800b2f6:	4a09      	ldr	r2, [pc, #36]	; (800b31c <vPortFree+0xbc>)
 800b2f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b2fa:	6938      	ldr	r0, [r7, #16]
 800b2fc:	f000 f874 	bl	800b3e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b300:	4b07      	ldr	r3, [pc, #28]	; (800b320 <vPortFree+0xc0>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	3301      	adds	r3, #1
 800b306:	4a06      	ldr	r2, [pc, #24]	; (800b320 <vPortFree+0xc0>)
 800b308:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b30a:	f7ff f8af 	bl	800a46c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b30e:	bf00      	nop
 800b310:	3718      	adds	r7, #24
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}
 800b316:	bf00      	nop
 800b318:	2001324c 	.word	0x2001324c
 800b31c:	2001323c 	.word	0x2001323c
 800b320:	20013248 	.word	0x20013248

0800b324 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b32a:	f247 5330 	movw	r3, #30000	; 0x7530
 800b32e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b330:	4b27      	ldr	r3, [pc, #156]	; (800b3d0 <prvHeapInit+0xac>)
 800b332:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f003 0307 	and.w	r3, r3, #7
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d00c      	beq.n	800b358 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	3307      	adds	r3, #7
 800b342:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	f023 0307 	bic.w	r3, r3, #7
 800b34a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b34c:	68ba      	ldr	r2, [r7, #8]
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	1ad3      	subs	r3, r2, r3
 800b352:	4a1f      	ldr	r2, [pc, #124]	; (800b3d0 <prvHeapInit+0xac>)
 800b354:	4413      	add	r3, r2
 800b356:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b35c:	4a1d      	ldr	r2, [pc, #116]	; (800b3d4 <prvHeapInit+0xb0>)
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b362:	4b1c      	ldr	r3, [pc, #112]	; (800b3d4 <prvHeapInit+0xb0>)
 800b364:	2200      	movs	r2, #0
 800b366:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	68ba      	ldr	r2, [r7, #8]
 800b36c:	4413      	add	r3, r2
 800b36e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b370:	2208      	movs	r2, #8
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	1a9b      	subs	r3, r3, r2
 800b376:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	f023 0307 	bic.w	r3, r3, #7
 800b37e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	4a15      	ldr	r2, [pc, #84]	; (800b3d8 <prvHeapInit+0xb4>)
 800b384:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b386:	4b14      	ldr	r3, [pc, #80]	; (800b3d8 <prvHeapInit+0xb4>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	2200      	movs	r2, #0
 800b38c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b38e:	4b12      	ldr	r3, [pc, #72]	; (800b3d8 <prvHeapInit+0xb4>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2200      	movs	r2, #0
 800b394:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	68fa      	ldr	r2, [r7, #12]
 800b39e:	1ad2      	subs	r2, r2, r3
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b3a4:	4b0c      	ldr	r3, [pc, #48]	; (800b3d8 <prvHeapInit+0xb4>)
 800b3a6:	681a      	ldr	r2, [r3, #0]
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	685b      	ldr	r3, [r3, #4]
 800b3b0:	4a0a      	ldr	r2, [pc, #40]	; (800b3dc <prvHeapInit+0xb8>)
 800b3b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	685b      	ldr	r3, [r3, #4]
 800b3b8:	4a09      	ldr	r2, [pc, #36]	; (800b3e0 <prvHeapInit+0xbc>)
 800b3ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b3bc:	4b09      	ldr	r3, [pc, #36]	; (800b3e4 <prvHeapInit+0xc0>)
 800b3be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b3c2:	601a      	str	r2, [r3, #0]
}
 800b3c4:	bf00      	nop
 800b3c6:	3714      	adds	r7, #20
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr
 800b3d0:	2000bd00 	.word	0x2000bd00
 800b3d4:	20013230 	.word	0x20013230
 800b3d8:	20013238 	.word	0x20013238
 800b3dc:	20013240 	.word	0x20013240
 800b3e0:	2001323c 	.word	0x2001323c
 800b3e4:	2001324c 	.word	0x2001324c

0800b3e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b085      	sub	sp, #20
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b3f0:	4b28      	ldr	r3, [pc, #160]	; (800b494 <prvInsertBlockIntoFreeList+0xac>)
 800b3f2:	60fb      	str	r3, [r7, #12]
 800b3f4:	e002      	b.n	800b3fc <prvInsertBlockIntoFreeList+0x14>
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	60fb      	str	r3, [r7, #12]
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	429a      	cmp	r2, r3
 800b404:	d8f7      	bhi.n	800b3f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	685b      	ldr	r3, [r3, #4]
 800b40e:	68ba      	ldr	r2, [r7, #8]
 800b410:	4413      	add	r3, r2
 800b412:	687a      	ldr	r2, [r7, #4]
 800b414:	429a      	cmp	r2, r3
 800b416:	d108      	bne.n	800b42a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	685a      	ldr	r2, [r3, #4]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	685b      	ldr	r3, [r3, #4]
 800b420:	441a      	add	r2, r3
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	685b      	ldr	r3, [r3, #4]
 800b432:	68ba      	ldr	r2, [r7, #8]
 800b434:	441a      	add	r2, r3
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d118      	bne.n	800b470 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	4b15      	ldr	r3, [pc, #84]	; (800b498 <prvInsertBlockIntoFreeList+0xb0>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	429a      	cmp	r2, r3
 800b448:	d00d      	beq.n	800b466 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	685a      	ldr	r2, [r3, #4]
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	685b      	ldr	r3, [r3, #4]
 800b454:	441a      	add	r2, r3
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	681a      	ldr	r2, [r3, #0]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	601a      	str	r2, [r3, #0]
 800b464:	e008      	b.n	800b478 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b466:	4b0c      	ldr	r3, [pc, #48]	; (800b498 <prvInsertBlockIntoFreeList+0xb0>)
 800b468:	681a      	ldr	r2, [r3, #0]
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	601a      	str	r2, [r3, #0]
 800b46e:	e003      	b.n	800b478 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	681a      	ldr	r2, [r3, #0]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b478:	68fa      	ldr	r2, [r7, #12]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d002      	beq.n	800b486 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	687a      	ldr	r2, [r7, #4]
 800b484:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b486:	bf00      	nop
 800b488:	3714      	adds	r7, #20
 800b48a:	46bd      	mov	sp, r7
 800b48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b490:	4770      	bx	lr
 800b492:	bf00      	nop
 800b494:	20013230 	.word	0x20013230
 800b498:	20013238 	.word	0x20013238

0800b49c <__assert_func>:
 800b49c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b49e:	4614      	mov	r4, r2
 800b4a0:	461a      	mov	r2, r3
 800b4a2:	4b09      	ldr	r3, [pc, #36]	; (800b4c8 <__assert_func+0x2c>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	4605      	mov	r5, r0
 800b4a8:	68d8      	ldr	r0, [r3, #12]
 800b4aa:	b14c      	cbz	r4, 800b4c0 <__assert_func+0x24>
 800b4ac:	4b07      	ldr	r3, [pc, #28]	; (800b4cc <__assert_func+0x30>)
 800b4ae:	9100      	str	r1, [sp, #0]
 800b4b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b4b4:	4906      	ldr	r1, [pc, #24]	; (800b4d0 <__assert_func+0x34>)
 800b4b6:	462b      	mov	r3, r5
 800b4b8:	f000 f8ee 	bl	800b698 <fiprintf>
 800b4bc:	f002 fa60 	bl	800d980 <abort>
 800b4c0:	4b04      	ldr	r3, [pc, #16]	; (800b4d4 <__assert_func+0x38>)
 800b4c2:	461c      	mov	r4, r3
 800b4c4:	e7f3      	b.n	800b4ae <__assert_func+0x12>
 800b4c6:	bf00      	nop
 800b4c8:	2000023c 	.word	0x2000023c
 800b4cc:	08011b84 	.word	0x08011b84
 800b4d0:	08011b91 	.word	0x08011b91
 800b4d4:	08011bbf 	.word	0x08011bbf

0800b4d8 <atoi>:
 800b4d8:	220a      	movs	r2, #10
 800b4da:	2100      	movs	r1, #0
 800b4dc:	f002 b974 	b.w	800d7c8 <strtol>

0800b4e0 <__errno>:
 800b4e0:	4b01      	ldr	r3, [pc, #4]	; (800b4e8 <__errno+0x8>)
 800b4e2:	6818      	ldr	r0, [r3, #0]
 800b4e4:	4770      	bx	lr
 800b4e6:	bf00      	nop
 800b4e8:	2000023c 	.word	0x2000023c

0800b4ec <std>:
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	b510      	push	{r4, lr}
 800b4f0:	4604      	mov	r4, r0
 800b4f2:	e9c0 3300 	strd	r3, r3, [r0]
 800b4f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b4fa:	6083      	str	r3, [r0, #8]
 800b4fc:	8181      	strh	r1, [r0, #12]
 800b4fe:	6643      	str	r3, [r0, #100]	; 0x64
 800b500:	81c2      	strh	r2, [r0, #14]
 800b502:	6183      	str	r3, [r0, #24]
 800b504:	4619      	mov	r1, r3
 800b506:	2208      	movs	r2, #8
 800b508:	305c      	adds	r0, #92	; 0x5c
 800b50a:	f000 f92c 	bl	800b766 <memset>
 800b50e:	4b05      	ldr	r3, [pc, #20]	; (800b524 <std+0x38>)
 800b510:	6263      	str	r3, [r4, #36]	; 0x24
 800b512:	4b05      	ldr	r3, [pc, #20]	; (800b528 <std+0x3c>)
 800b514:	62a3      	str	r3, [r4, #40]	; 0x28
 800b516:	4b05      	ldr	r3, [pc, #20]	; (800b52c <std+0x40>)
 800b518:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b51a:	4b05      	ldr	r3, [pc, #20]	; (800b530 <std+0x44>)
 800b51c:	6224      	str	r4, [r4, #32]
 800b51e:	6323      	str	r3, [r4, #48]	; 0x30
 800b520:	bd10      	pop	{r4, pc}
 800b522:	bf00      	nop
 800b524:	0800c9e1 	.word	0x0800c9e1
 800b528:	0800ca07 	.word	0x0800ca07
 800b52c:	0800ca3f 	.word	0x0800ca3f
 800b530:	0800ca63 	.word	0x0800ca63

0800b534 <_cleanup_r>:
 800b534:	4901      	ldr	r1, [pc, #4]	; (800b53c <_cleanup_r+0x8>)
 800b536:	f000 b8c1 	b.w	800b6bc <_fwalk_reent>
 800b53a:	bf00      	nop
 800b53c:	0800e7b1 	.word	0x0800e7b1

0800b540 <__sfmoreglue>:
 800b540:	b570      	push	{r4, r5, r6, lr}
 800b542:	2268      	movs	r2, #104	; 0x68
 800b544:	1e4d      	subs	r5, r1, #1
 800b546:	4355      	muls	r5, r2
 800b548:	460e      	mov	r6, r1
 800b54a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b54e:	f000 f933 	bl	800b7b8 <_malloc_r>
 800b552:	4604      	mov	r4, r0
 800b554:	b140      	cbz	r0, 800b568 <__sfmoreglue+0x28>
 800b556:	2100      	movs	r1, #0
 800b558:	e9c0 1600 	strd	r1, r6, [r0]
 800b55c:	300c      	adds	r0, #12
 800b55e:	60a0      	str	r0, [r4, #8]
 800b560:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b564:	f000 f8ff 	bl	800b766 <memset>
 800b568:	4620      	mov	r0, r4
 800b56a:	bd70      	pop	{r4, r5, r6, pc}

0800b56c <__sfp_lock_acquire>:
 800b56c:	4801      	ldr	r0, [pc, #4]	; (800b574 <__sfp_lock_acquire+0x8>)
 800b56e:	f000 b8ea 	b.w	800b746 <__retarget_lock_acquire_recursive>
 800b572:	bf00      	nop
 800b574:	20013251 	.word	0x20013251

0800b578 <__sfp_lock_release>:
 800b578:	4801      	ldr	r0, [pc, #4]	; (800b580 <__sfp_lock_release+0x8>)
 800b57a:	f000 b8e5 	b.w	800b748 <__retarget_lock_release_recursive>
 800b57e:	bf00      	nop
 800b580:	20013251 	.word	0x20013251

0800b584 <__sinit_lock_acquire>:
 800b584:	4801      	ldr	r0, [pc, #4]	; (800b58c <__sinit_lock_acquire+0x8>)
 800b586:	f000 b8de 	b.w	800b746 <__retarget_lock_acquire_recursive>
 800b58a:	bf00      	nop
 800b58c:	20013252 	.word	0x20013252

0800b590 <__sinit_lock_release>:
 800b590:	4801      	ldr	r0, [pc, #4]	; (800b598 <__sinit_lock_release+0x8>)
 800b592:	f000 b8d9 	b.w	800b748 <__retarget_lock_release_recursive>
 800b596:	bf00      	nop
 800b598:	20013252 	.word	0x20013252

0800b59c <__sinit>:
 800b59c:	b510      	push	{r4, lr}
 800b59e:	4604      	mov	r4, r0
 800b5a0:	f7ff fff0 	bl	800b584 <__sinit_lock_acquire>
 800b5a4:	69a3      	ldr	r3, [r4, #24]
 800b5a6:	b11b      	cbz	r3, 800b5b0 <__sinit+0x14>
 800b5a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5ac:	f7ff bff0 	b.w	800b590 <__sinit_lock_release>
 800b5b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b5b4:	6523      	str	r3, [r4, #80]	; 0x50
 800b5b6:	4b13      	ldr	r3, [pc, #76]	; (800b604 <__sinit+0x68>)
 800b5b8:	4a13      	ldr	r2, [pc, #76]	; (800b608 <__sinit+0x6c>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	62a2      	str	r2, [r4, #40]	; 0x28
 800b5be:	42a3      	cmp	r3, r4
 800b5c0:	bf04      	itt	eq
 800b5c2:	2301      	moveq	r3, #1
 800b5c4:	61a3      	streq	r3, [r4, #24]
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	f000 f820 	bl	800b60c <__sfp>
 800b5cc:	6060      	str	r0, [r4, #4]
 800b5ce:	4620      	mov	r0, r4
 800b5d0:	f000 f81c 	bl	800b60c <__sfp>
 800b5d4:	60a0      	str	r0, [r4, #8]
 800b5d6:	4620      	mov	r0, r4
 800b5d8:	f000 f818 	bl	800b60c <__sfp>
 800b5dc:	2200      	movs	r2, #0
 800b5de:	60e0      	str	r0, [r4, #12]
 800b5e0:	2104      	movs	r1, #4
 800b5e2:	6860      	ldr	r0, [r4, #4]
 800b5e4:	f7ff ff82 	bl	800b4ec <std>
 800b5e8:	68a0      	ldr	r0, [r4, #8]
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	2109      	movs	r1, #9
 800b5ee:	f7ff ff7d 	bl	800b4ec <std>
 800b5f2:	68e0      	ldr	r0, [r4, #12]
 800b5f4:	2202      	movs	r2, #2
 800b5f6:	2112      	movs	r1, #18
 800b5f8:	f7ff ff78 	bl	800b4ec <std>
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	61a3      	str	r3, [r4, #24]
 800b600:	e7d2      	b.n	800b5a8 <__sinit+0xc>
 800b602:	bf00      	nop
 800b604:	08011d24 	.word	0x08011d24
 800b608:	0800b535 	.word	0x0800b535

0800b60c <__sfp>:
 800b60c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b60e:	4607      	mov	r7, r0
 800b610:	f7ff ffac 	bl	800b56c <__sfp_lock_acquire>
 800b614:	4b1e      	ldr	r3, [pc, #120]	; (800b690 <__sfp+0x84>)
 800b616:	681e      	ldr	r6, [r3, #0]
 800b618:	69b3      	ldr	r3, [r6, #24]
 800b61a:	b913      	cbnz	r3, 800b622 <__sfp+0x16>
 800b61c:	4630      	mov	r0, r6
 800b61e:	f7ff ffbd 	bl	800b59c <__sinit>
 800b622:	3648      	adds	r6, #72	; 0x48
 800b624:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b628:	3b01      	subs	r3, #1
 800b62a:	d503      	bpl.n	800b634 <__sfp+0x28>
 800b62c:	6833      	ldr	r3, [r6, #0]
 800b62e:	b30b      	cbz	r3, 800b674 <__sfp+0x68>
 800b630:	6836      	ldr	r6, [r6, #0]
 800b632:	e7f7      	b.n	800b624 <__sfp+0x18>
 800b634:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b638:	b9d5      	cbnz	r5, 800b670 <__sfp+0x64>
 800b63a:	4b16      	ldr	r3, [pc, #88]	; (800b694 <__sfp+0x88>)
 800b63c:	60e3      	str	r3, [r4, #12]
 800b63e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b642:	6665      	str	r5, [r4, #100]	; 0x64
 800b644:	f000 f87e 	bl	800b744 <__retarget_lock_init_recursive>
 800b648:	f7ff ff96 	bl	800b578 <__sfp_lock_release>
 800b64c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b650:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b654:	6025      	str	r5, [r4, #0]
 800b656:	61a5      	str	r5, [r4, #24]
 800b658:	2208      	movs	r2, #8
 800b65a:	4629      	mov	r1, r5
 800b65c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b660:	f000 f881 	bl	800b766 <memset>
 800b664:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b668:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b66c:	4620      	mov	r0, r4
 800b66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b670:	3468      	adds	r4, #104	; 0x68
 800b672:	e7d9      	b.n	800b628 <__sfp+0x1c>
 800b674:	2104      	movs	r1, #4
 800b676:	4638      	mov	r0, r7
 800b678:	f7ff ff62 	bl	800b540 <__sfmoreglue>
 800b67c:	4604      	mov	r4, r0
 800b67e:	6030      	str	r0, [r6, #0]
 800b680:	2800      	cmp	r0, #0
 800b682:	d1d5      	bne.n	800b630 <__sfp+0x24>
 800b684:	f7ff ff78 	bl	800b578 <__sfp_lock_release>
 800b688:	230c      	movs	r3, #12
 800b68a:	603b      	str	r3, [r7, #0]
 800b68c:	e7ee      	b.n	800b66c <__sfp+0x60>
 800b68e:	bf00      	nop
 800b690:	08011d24 	.word	0x08011d24
 800b694:	ffff0001 	.word	0xffff0001

0800b698 <fiprintf>:
 800b698:	b40e      	push	{r1, r2, r3}
 800b69a:	b503      	push	{r0, r1, lr}
 800b69c:	4601      	mov	r1, r0
 800b69e:	ab03      	add	r3, sp, #12
 800b6a0:	4805      	ldr	r0, [pc, #20]	; (800b6b8 <fiprintf+0x20>)
 800b6a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6a6:	6800      	ldr	r0, [r0, #0]
 800b6a8:	9301      	str	r3, [sp, #4]
 800b6aa:	f000 f923 	bl	800b8f4 <_vfiprintf_r>
 800b6ae:	b002      	add	sp, #8
 800b6b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6b4:	b003      	add	sp, #12
 800b6b6:	4770      	bx	lr
 800b6b8:	2000023c 	.word	0x2000023c

0800b6bc <_fwalk_reent>:
 800b6bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6c0:	4606      	mov	r6, r0
 800b6c2:	4688      	mov	r8, r1
 800b6c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b6c8:	2700      	movs	r7, #0
 800b6ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b6ce:	f1b9 0901 	subs.w	r9, r9, #1
 800b6d2:	d505      	bpl.n	800b6e0 <_fwalk_reent+0x24>
 800b6d4:	6824      	ldr	r4, [r4, #0]
 800b6d6:	2c00      	cmp	r4, #0
 800b6d8:	d1f7      	bne.n	800b6ca <_fwalk_reent+0xe>
 800b6da:	4638      	mov	r0, r7
 800b6dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6e0:	89ab      	ldrh	r3, [r5, #12]
 800b6e2:	2b01      	cmp	r3, #1
 800b6e4:	d907      	bls.n	800b6f6 <_fwalk_reent+0x3a>
 800b6e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b6ea:	3301      	adds	r3, #1
 800b6ec:	d003      	beq.n	800b6f6 <_fwalk_reent+0x3a>
 800b6ee:	4629      	mov	r1, r5
 800b6f0:	4630      	mov	r0, r6
 800b6f2:	47c0      	blx	r8
 800b6f4:	4307      	orrs	r7, r0
 800b6f6:	3568      	adds	r5, #104	; 0x68
 800b6f8:	e7e9      	b.n	800b6ce <_fwalk_reent+0x12>
	...

0800b6fc <__libc_init_array>:
 800b6fc:	b570      	push	{r4, r5, r6, lr}
 800b6fe:	4d0d      	ldr	r5, [pc, #52]	; (800b734 <__libc_init_array+0x38>)
 800b700:	4c0d      	ldr	r4, [pc, #52]	; (800b738 <__libc_init_array+0x3c>)
 800b702:	1b64      	subs	r4, r4, r5
 800b704:	10a4      	asrs	r4, r4, #2
 800b706:	2600      	movs	r6, #0
 800b708:	42a6      	cmp	r6, r4
 800b70a:	d109      	bne.n	800b720 <__libc_init_array+0x24>
 800b70c:	4d0b      	ldr	r5, [pc, #44]	; (800b73c <__libc_init_array+0x40>)
 800b70e:	4c0c      	ldr	r4, [pc, #48]	; (800b740 <__libc_init_array+0x44>)
 800b710:	f006 f864 	bl	80117dc <_init>
 800b714:	1b64      	subs	r4, r4, r5
 800b716:	10a4      	asrs	r4, r4, #2
 800b718:	2600      	movs	r6, #0
 800b71a:	42a6      	cmp	r6, r4
 800b71c:	d105      	bne.n	800b72a <__libc_init_array+0x2e>
 800b71e:	bd70      	pop	{r4, r5, r6, pc}
 800b720:	f855 3b04 	ldr.w	r3, [r5], #4
 800b724:	4798      	blx	r3
 800b726:	3601      	adds	r6, #1
 800b728:	e7ee      	b.n	800b708 <__libc_init_array+0xc>
 800b72a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b72e:	4798      	blx	r3
 800b730:	3601      	adds	r6, #1
 800b732:	e7f2      	b.n	800b71a <__libc_init_array+0x1e>
 800b734:	08012220 	.word	0x08012220
 800b738:	08012220 	.word	0x08012220
 800b73c:	08012220 	.word	0x08012220
 800b740:	08012224 	.word	0x08012224

0800b744 <__retarget_lock_init_recursive>:
 800b744:	4770      	bx	lr

0800b746 <__retarget_lock_acquire_recursive>:
 800b746:	4770      	bx	lr

0800b748 <__retarget_lock_release_recursive>:
 800b748:	4770      	bx	lr

0800b74a <memcpy>:
 800b74a:	440a      	add	r2, r1
 800b74c:	4291      	cmp	r1, r2
 800b74e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b752:	d100      	bne.n	800b756 <memcpy+0xc>
 800b754:	4770      	bx	lr
 800b756:	b510      	push	{r4, lr}
 800b758:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b75c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b760:	4291      	cmp	r1, r2
 800b762:	d1f9      	bne.n	800b758 <memcpy+0xe>
 800b764:	bd10      	pop	{r4, pc}

0800b766 <memset>:
 800b766:	4402      	add	r2, r0
 800b768:	4603      	mov	r3, r0
 800b76a:	4293      	cmp	r3, r2
 800b76c:	d100      	bne.n	800b770 <memset+0xa>
 800b76e:	4770      	bx	lr
 800b770:	f803 1b01 	strb.w	r1, [r3], #1
 800b774:	e7f9      	b.n	800b76a <memset+0x4>
	...

0800b778 <sbrk_aligned>:
 800b778:	b570      	push	{r4, r5, r6, lr}
 800b77a:	4e0e      	ldr	r6, [pc, #56]	; (800b7b4 <sbrk_aligned+0x3c>)
 800b77c:	460c      	mov	r4, r1
 800b77e:	6831      	ldr	r1, [r6, #0]
 800b780:	4605      	mov	r5, r0
 800b782:	b911      	cbnz	r1, 800b78a <sbrk_aligned+0x12>
 800b784:	f001 f8ca 	bl	800c91c <_sbrk_r>
 800b788:	6030      	str	r0, [r6, #0]
 800b78a:	4621      	mov	r1, r4
 800b78c:	4628      	mov	r0, r5
 800b78e:	f001 f8c5 	bl	800c91c <_sbrk_r>
 800b792:	1c43      	adds	r3, r0, #1
 800b794:	d00a      	beq.n	800b7ac <sbrk_aligned+0x34>
 800b796:	1cc4      	adds	r4, r0, #3
 800b798:	f024 0403 	bic.w	r4, r4, #3
 800b79c:	42a0      	cmp	r0, r4
 800b79e:	d007      	beq.n	800b7b0 <sbrk_aligned+0x38>
 800b7a0:	1a21      	subs	r1, r4, r0
 800b7a2:	4628      	mov	r0, r5
 800b7a4:	f001 f8ba 	bl	800c91c <_sbrk_r>
 800b7a8:	3001      	adds	r0, #1
 800b7aa:	d101      	bne.n	800b7b0 <sbrk_aligned+0x38>
 800b7ac:	f04f 34ff 	mov.w	r4, #4294967295
 800b7b0:	4620      	mov	r0, r4
 800b7b2:	bd70      	pop	{r4, r5, r6, pc}
 800b7b4:	20013258 	.word	0x20013258

0800b7b8 <_malloc_r>:
 800b7b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7bc:	1ccd      	adds	r5, r1, #3
 800b7be:	f025 0503 	bic.w	r5, r5, #3
 800b7c2:	3508      	adds	r5, #8
 800b7c4:	2d0c      	cmp	r5, #12
 800b7c6:	bf38      	it	cc
 800b7c8:	250c      	movcc	r5, #12
 800b7ca:	2d00      	cmp	r5, #0
 800b7cc:	4607      	mov	r7, r0
 800b7ce:	db01      	blt.n	800b7d4 <_malloc_r+0x1c>
 800b7d0:	42a9      	cmp	r1, r5
 800b7d2:	d905      	bls.n	800b7e0 <_malloc_r+0x28>
 800b7d4:	230c      	movs	r3, #12
 800b7d6:	603b      	str	r3, [r7, #0]
 800b7d8:	2600      	movs	r6, #0
 800b7da:	4630      	mov	r0, r6
 800b7dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7e0:	4e2e      	ldr	r6, [pc, #184]	; (800b89c <_malloc_r+0xe4>)
 800b7e2:	f003 fc41 	bl	800f068 <__malloc_lock>
 800b7e6:	6833      	ldr	r3, [r6, #0]
 800b7e8:	461c      	mov	r4, r3
 800b7ea:	bb34      	cbnz	r4, 800b83a <_malloc_r+0x82>
 800b7ec:	4629      	mov	r1, r5
 800b7ee:	4638      	mov	r0, r7
 800b7f0:	f7ff ffc2 	bl	800b778 <sbrk_aligned>
 800b7f4:	1c43      	adds	r3, r0, #1
 800b7f6:	4604      	mov	r4, r0
 800b7f8:	d14d      	bne.n	800b896 <_malloc_r+0xde>
 800b7fa:	6834      	ldr	r4, [r6, #0]
 800b7fc:	4626      	mov	r6, r4
 800b7fe:	2e00      	cmp	r6, #0
 800b800:	d140      	bne.n	800b884 <_malloc_r+0xcc>
 800b802:	6823      	ldr	r3, [r4, #0]
 800b804:	4631      	mov	r1, r6
 800b806:	4638      	mov	r0, r7
 800b808:	eb04 0803 	add.w	r8, r4, r3
 800b80c:	f001 f886 	bl	800c91c <_sbrk_r>
 800b810:	4580      	cmp	r8, r0
 800b812:	d13a      	bne.n	800b88a <_malloc_r+0xd2>
 800b814:	6821      	ldr	r1, [r4, #0]
 800b816:	3503      	adds	r5, #3
 800b818:	1a6d      	subs	r5, r5, r1
 800b81a:	f025 0503 	bic.w	r5, r5, #3
 800b81e:	3508      	adds	r5, #8
 800b820:	2d0c      	cmp	r5, #12
 800b822:	bf38      	it	cc
 800b824:	250c      	movcc	r5, #12
 800b826:	4629      	mov	r1, r5
 800b828:	4638      	mov	r0, r7
 800b82a:	f7ff ffa5 	bl	800b778 <sbrk_aligned>
 800b82e:	3001      	adds	r0, #1
 800b830:	d02b      	beq.n	800b88a <_malloc_r+0xd2>
 800b832:	6823      	ldr	r3, [r4, #0]
 800b834:	442b      	add	r3, r5
 800b836:	6023      	str	r3, [r4, #0]
 800b838:	e00e      	b.n	800b858 <_malloc_r+0xa0>
 800b83a:	6822      	ldr	r2, [r4, #0]
 800b83c:	1b52      	subs	r2, r2, r5
 800b83e:	d41e      	bmi.n	800b87e <_malloc_r+0xc6>
 800b840:	2a0b      	cmp	r2, #11
 800b842:	d916      	bls.n	800b872 <_malloc_r+0xba>
 800b844:	1961      	adds	r1, r4, r5
 800b846:	42a3      	cmp	r3, r4
 800b848:	6025      	str	r5, [r4, #0]
 800b84a:	bf18      	it	ne
 800b84c:	6059      	strne	r1, [r3, #4]
 800b84e:	6863      	ldr	r3, [r4, #4]
 800b850:	bf08      	it	eq
 800b852:	6031      	streq	r1, [r6, #0]
 800b854:	5162      	str	r2, [r4, r5]
 800b856:	604b      	str	r3, [r1, #4]
 800b858:	4638      	mov	r0, r7
 800b85a:	f104 060b 	add.w	r6, r4, #11
 800b85e:	f003 fc09 	bl	800f074 <__malloc_unlock>
 800b862:	f026 0607 	bic.w	r6, r6, #7
 800b866:	1d23      	adds	r3, r4, #4
 800b868:	1af2      	subs	r2, r6, r3
 800b86a:	d0b6      	beq.n	800b7da <_malloc_r+0x22>
 800b86c:	1b9b      	subs	r3, r3, r6
 800b86e:	50a3      	str	r3, [r4, r2]
 800b870:	e7b3      	b.n	800b7da <_malloc_r+0x22>
 800b872:	6862      	ldr	r2, [r4, #4]
 800b874:	42a3      	cmp	r3, r4
 800b876:	bf0c      	ite	eq
 800b878:	6032      	streq	r2, [r6, #0]
 800b87a:	605a      	strne	r2, [r3, #4]
 800b87c:	e7ec      	b.n	800b858 <_malloc_r+0xa0>
 800b87e:	4623      	mov	r3, r4
 800b880:	6864      	ldr	r4, [r4, #4]
 800b882:	e7b2      	b.n	800b7ea <_malloc_r+0x32>
 800b884:	4634      	mov	r4, r6
 800b886:	6876      	ldr	r6, [r6, #4]
 800b888:	e7b9      	b.n	800b7fe <_malloc_r+0x46>
 800b88a:	230c      	movs	r3, #12
 800b88c:	603b      	str	r3, [r7, #0]
 800b88e:	4638      	mov	r0, r7
 800b890:	f003 fbf0 	bl	800f074 <__malloc_unlock>
 800b894:	e7a1      	b.n	800b7da <_malloc_r+0x22>
 800b896:	6025      	str	r5, [r4, #0]
 800b898:	e7de      	b.n	800b858 <_malloc_r+0xa0>
 800b89a:	bf00      	nop
 800b89c:	20013254 	.word	0x20013254

0800b8a0 <__sfputc_r>:
 800b8a0:	6893      	ldr	r3, [r2, #8]
 800b8a2:	3b01      	subs	r3, #1
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	b410      	push	{r4}
 800b8a8:	6093      	str	r3, [r2, #8]
 800b8aa:	da08      	bge.n	800b8be <__sfputc_r+0x1e>
 800b8ac:	6994      	ldr	r4, [r2, #24]
 800b8ae:	42a3      	cmp	r3, r4
 800b8b0:	db01      	blt.n	800b8b6 <__sfputc_r+0x16>
 800b8b2:	290a      	cmp	r1, #10
 800b8b4:	d103      	bne.n	800b8be <__sfputc_r+0x1e>
 800b8b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8ba:	f001 bf8f 	b.w	800d7dc <__swbuf_r>
 800b8be:	6813      	ldr	r3, [r2, #0]
 800b8c0:	1c58      	adds	r0, r3, #1
 800b8c2:	6010      	str	r0, [r2, #0]
 800b8c4:	7019      	strb	r1, [r3, #0]
 800b8c6:	4608      	mov	r0, r1
 800b8c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8cc:	4770      	bx	lr

0800b8ce <__sfputs_r>:
 800b8ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8d0:	4606      	mov	r6, r0
 800b8d2:	460f      	mov	r7, r1
 800b8d4:	4614      	mov	r4, r2
 800b8d6:	18d5      	adds	r5, r2, r3
 800b8d8:	42ac      	cmp	r4, r5
 800b8da:	d101      	bne.n	800b8e0 <__sfputs_r+0x12>
 800b8dc:	2000      	movs	r0, #0
 800b8de:	e007      	b.n	800b8f0 <__sfputs_r+0x22>
 800b8e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8e4:	463a      	mov	r2, r7
 800b8e6:	4630      	mov	r0, r6
 800b8e8:	f7ff ffda 	bl	800b8a0 <__sfputc_r>
 800b8ec:	1c43      	adds	r3, r0, #1
 800b8ee:	d1f3      	bne.n	800b8d8 <__sfputs_r+0xa>
 800b8f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b8f4 <_vfiprintf_r>:
 800b8f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8f8:	460d      	mov	r5, r1
 800b8fa:	b09d      	sub	sp, #116	; 0x74
 800b8fc:	4614      	mov	r4, r2
 800b8fe:	4698      	mov	r8, r3
 800b900:	4606      	mov	r6, r0
 800b902:	b118      	cbz	r0, 800b90c <_vfiprintf_r+0x18>
 800b904:	6983      	ldr	r3, [r0, #24]
 800b906:	b90b      	cbnz	r3, 800b90c <_vfiprintf_r+0x18>
 800b908:	f7ff fe48 	bl	800b59c <__sinit>
 800b90c:	4b89      	ldr	r3, [pc, #548]	; (800bb34 <_vfiprintf_r+0x240>)
 800b90e:	429d      	cmp	r5, r3
 800b910:	d11b      	bne.n	800b94a <_vfiprintf_r+0x56>
 800b912:	6875      	ldr	r5, [r6, #4]
 800b914:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b916:	07d9      	lsls	r1, r3, #31
 800b918:	d405      	bmi.n	800b926 <_vfiprintf_r+0x32>
 800b91a:	89ab      	ldrh	r3, [r5, #12]
 800b91c:	059a      	lsls	r2, r3, #22
 800b91e:	d402      	bmi.n	800b926 <_vfiprintf_r+0x32>
 800b920:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b922:	f7ff ff10 	bl	800b746 <__retarget_lock_acquire_recursive>
 800b926:	89ab      	ldrh	r3, [r5, #12]
 800b928:	071b      	lsls	r3, r3, #28
 800b92a:	d501      	bpl.n	800b930 <_vfiprintf_r+0x3c>
 800b92c:	692b      	ldr	r3, [r5, #16]
 800b92e:	b9eb      	cbnz	r3, 800b96c <_vfiprintf_r+0x78>
 800b930:	4629      	mov	r1, r5
 800b932:	4630      	mov	r0, r6
 800b934:	f001 ffb6 	bl	800d8a4 <__swsetup_r>
 800b938:	b1c0      	cbz	r0, 800b96c <_vfiprintf_r+0x78>
 800b93a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b93c:	07dc      	lsls	r4, r3, #31
 800b93e:	d50e      	bpl.n	800b95e <_vfiprintf_r+0x6a>
 800b940:	f04f 30ff 	mov.w	r0, #4294967295
 800b944:	b01d      	add	sp, #116	; 0x74
 800b946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b94a:	4b7b      	ldr	r3, [pc, #492]	; (800bb38 <_vfiprintf_r+0x244>)
 800b94c:	429d      	cmp	r5, r3
 800b94e:	d101      	bne.n	800b954 <_vfiprintf_r+0x60>
 800b950:	68b5      	ldr	r5, [r6, #8]
 800b952:	e7df      	b.n	800b914 <_vfiprintf_r+0x20>
 800b954:	4b79      	ldr	r3, [pc, #484]	; (800bb3c <_vfiprintf_r+0x248>)
 800b956:	429d      	cmp	r5, r3
 800b958:	bf08      	it	eq
 800b95a:	68f5      	ldreq	r5, [r6, #12]
 800b95c:	e7da      	b.n	800b914 <_vfiprintf_r+0x20>
 800b95e:	89ab      	ldrh	r3, [r5, #12]
 800b960:	0598      	lsls	r0, r3, #22
 800b962:	d4ed      	bmi.n	800b940 <_vfiprintf_r+0x4c>
 800b964:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b966:	f7ff feef 	bl	800b748 <__retarget_lock_release_recursive>
 800b96a:	e7e9      	b.n	800b940 <_vfiprintf_r+0x4c>
 800b96c:	2300      	movs	r3, #0
 800b96e:	9309      	str	r3, [sp, #36]	; 0x24
 800b970:	2320      	movs	r3, #32
 800b972:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b976:	f8cd 800c 	str.w	r8, [sp, #12]
 800b97a:	2330      	movs	r3, #48	; 0x30
 800b97c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bb40 <_vfiprintf_r+0x24c>
 800b980:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b984:	f04f 0901 	mov.w	r9, #1
 800b988:	4623      	mov	r3, r4
 800b98a:	469a      	mov	sl, r3
 800b98c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b990:	b10a      	cbz	r2, 800b996 <_vfiprintf_r+0xa2>
 800b992:	2a25      	cmp	r2, #37	; 0x25
 800b994:	d1f9      	bne.n	800b98a <_vfiprintf_r+0x96>
 800b996:	ebba 0b04 	subs.w	fp, sl, r4
 800b99a:	d00b      	beq.n	800b9b4 <_vfiprintf_r+0xc0>
 800b99c:	465b      	mov	r3, fp
 800b99e:	4622      	mov	r2, r4
 800b9a0:	4629      	mov	r1, r5
 800b9a2:	4630      	mov	r0, r6
 800b9a4:	f7ff ff93 	bl	800b8ce <__sfputs_r>
 800b9a8:	3001      	adds	r0, #1
 800b9aa:	f000 80aa 	beq.w	800bb02 <_vfiprintf_r+0x20e>
 800b9ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b9b0:	445a      	add	r2, fp
 800b9b2:	9209      	str	r2, [sp, #36]	; 0x24
 800b9b4:	f89a 3000 	ldrb.w	r3, [sl]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	f000 80a2 	beq.w	800bb02 <_vfiprintf_r+0x20e>
 800b9be:	2300      	movs	r3, #0
 800b9c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b9c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9c8:	f10a 0a01 	add.w	sl, sl, #1
 800b9cc:	9304      	str	r3, [sp, #16]
 800b9ce:	9307      	str	r3, [sp, #28]
 800b9d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b9d4:	931a      	str	r3, [sp, #104]	; 0x68
 800b9d6:	4654      	mov	r4, sl
 800b9d8:	2205      	movs	r2, #5
 800b9da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9de:	4858      	ldr	r0, [pc, #352]	; (800bb40 <_vfiprintf_r+0x24c>)
 800b9e0:	f7f4 fc0e 	bl	8000200 <memchr>
 800b9e4:	9a04      	ldr	r2, [sp, #16]
 800b9e6:	b9d8      	cbnz	r0, 800ba20 <_vfiprintf_r+0x12c>
 800b9e8:	06d1      	lsls	r1, r2, #27
 800b9ea:	bf44      	itt	mi
 800b9ec:	2320      	movmi	r3, #32
 800b9ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9f2:	0713      	lsls	r3, r2, #28
 800b9f4:	bf44      	itt	mi
 800b9f6:	232b      	movmi	r3, #43	; 0x2b
 800b9f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9fc:	f89a 3000 	ldrb.w	r3, [sl]
 800ba00:	2b2a      	cmp	r3, #42	; 0x2a
 800ba02:	d015      	beq.n	800ba30 <_vfiprintf_r+0x13c>
 800ba04:	9a07      	ldr	r2, [sp, #28]
 800ba06:	4654      	mov	r4, sl
 800ba08:	2000      	movs	r0, #0
 800ba0a:	f04f 0c0a 	mov.w	ip, #10
 800ba0e:	4621      	mov	r1, r4
 800ba10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba14:	3b30      	subs	r3, #48	; 0x30
 800ba16:	2b09      	cmp	r3, #9
 800ba18:	d94e      	bls.n	800bab8 <_vfiprintf_r+0x1c4>
 800ba1a:	b1b0      	cbz	r0, 800ba4a <_vfiprintf_r+0x156>
 800ba1c:	9207      	str	r2, [sp, #28]
 800ba1e:	e014      	b.n	800ba4a <_vfiprintf_r+0x156>
 800ba20:	eba0 0308 	sub.w	r3, r0, r8
 800ba24:	fa09 f303 	lsl.w	r3, r9, r3
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	9304      	str	r3, [sp, #16]
 800ba2c:	46a2      	mov	sl, r4
 800ba2e:	e7d2      	b.n	800b9d6 <_vfiprintf_r+0xe2>
 800ba30:	9b03      	ldr	r3, [sp, #12]
 800ba32:	1d19      	adds	r1, r3, #4
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	9103      	str	r1, [sp, #12]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	bfbb      	ittet	lt
 800ba3c:	425b      	neglt	r3, r3
 800ba3e:	f042 0202 	orrlt.w	r2, r2, #2
 800ba42:	9307      	strge	r3, [sp, #28]
 800ba44:	9307      	strlt	r3, [sp, #28]
 800ba46:	bfb8      	it	lt
 800ba48:	9204      	strlt	r2, [sp, #16]
 800ba4a:	7823      	ldrb	r3, [r4, #0]
 800ba4c:	2b2e      	cmp	r3, #46	; 0x2e
 800ba4e:	d10c      	bne.n	800ba6a <_vfiprintf_r+0x176>
 800ba50:	7863      	ldrb	r3, [r4, #1]
 800ba52:	2b2a      	cmp	r3, #42	; 0x2a
 800ba54:	d135      	bne.n	800bac2 <_vfiprintf_r+0x1ce>
 800ba56:	9b03      	ldr	r3, [sp, #12]
 800ba58:	1d1a      	adds	r2, r3, #4
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	9203      	str	r2, [sp, #12]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	bfb8      	it	lt
 800ba62:	f04f 33ff 	movlt.w	r3, #4294967295
 800ba66:	3402      	adds	r4, #2
 800ba68:	9305      	str	r3, [sp, #20]
 800ba6a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bb50 <_vfiprintf_r+0x25c>
 800ba6e:	7821      	ldrb	r1, [r4, #0]
 800ba70:	2203      	movs	r2, #3
 800ba72:	4650      	mov	r0, sl
 800ba74:	f7f4 fbc4 	bl	8000200 <memchr>
 800ba78:	b140      	cbz	r0, 800ba8c <_vfiprintf_r+0x198>
 800ba7a:	2340      	movs	r3, #64	; 0x40
 800ba7c:	eba0 000a 	sub.w	r0, r0, sl
 800ba80:	fa03 f000 	lsl.w	r0, r3, r0
 800ba84:	9b04      	ldr	r3, [sp, #16]
 800ba86:	4303      	orrs	r3, r0
 800ba88:	3401      	adds	r4, #1
 800ba8a:	9304      	str	r3, [sp, #16]
 800ba8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba90:	482c      	ldr	r0, [pc, #176]	; (800bb44 <_vfiprintf_r+0x250>)
 800ba92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba96:	2206      	movs	r2, #6
 800ba98:	f7f4 fbb2 	bl	8000200 <memchr>
 800ba9c:	2800      	cmp	r0, #0
 800ba9e:	d03f      	beq.n	800bb20 <_vfiprintf_r+0x22c>
 800baa0:	4b29      	ldr	r3, [pc, #164]	; (800bb48 <_vfiprintf_r+0x254>)
 800baa2:	bb1b      	cbnz	r3, 800baec <_vfiprintf_r+0x1f8>
 800baa4:	9b03      	ldr	r3, [sp, #12]
 800baa6:	3307      	adds	r3, #7
 800baa8:	f023 0307 	bic.w	r3, r3, #7
 800baac:	3308      	adds	r3, #8
 800baae:	9303      	str	r3, [sp, #12]
 800bab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bab2:	443b      	add	r3, r7
 800bab4:	9309      	str	r3, [sp, #36]	; 0x24
 800bab6:	e767      	b.n	800b988 <_vfiprintf_r+0x94>
 800bab8:	fb0c 3202 	mla	r2, ip, r2, r3
 800babc:	460c      	mov	r4, r1
 800babe:	2001      	movs	r0, #1
 800bac0:	e7a5      	b.n	800ba0e <_vfiprintf_r+0x11a>
 800bac2:	2300      	movs	r3, #0
 800bac4:	3401      	adds	r4, #1
 800bac6:	9305      	str	r3, [sp, #20]
 800bac8:	4619      	mov	r1, r3
 800baca:	f04f 0c0a 	mov.w	ip, #10
 800bace:	4620      	mov	r0, r4
 800bad0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bad4:	3a30      	subs	r2, #48	; 0x30
 800bad6:	2a09      	cmp	r2, #9
 800bad8:	d903      	bls.n	800bae2 <_vfiprintf_r+0x1ee>
 800bada:	2b00      	cmp	r3, #0
 800badc:	d0c5      	beq.n	800ba6a <_vfiprintf_r+0x176>
 800bade:	9105      	str	r1, [sp, #20]
 800bae0:	e7c3      	b.n	800ba6a <_vfiprintf_r+0x176>
 800bae2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bae6:	4604      	mov	r4, r0
 800bae8:	2301      	movs	r3, #1
 800baea:	e7f0      	b.n	800bace <_vfiprintf_r+0x1da>
 800baec:	ab03      	add	r3, sp, #12
 800baee:	9300      	str	r3, [sp, #0]
 800baf0:	462a      	mov	r2, r5
 800baf2:	4b16      	ldr	r3, [pc, #88]	; (800bb4c <_vfiprintf_r+0x258>)
 800baf4:	a904      	add	r1, sp, #16
 800baf6:	4630      	mov	r0, r6
 800baf8:	f000 f8cc 	bl	800bc94 <_printf_float>
 800bafc:	4607      	mov	r7, r0
 800bafe:	1c78      	adds	r0, r7, #1
 800bb00:	d1d6      	bne.n	800bab0 <_vfiprintf_r+0x1bc>
 800bb02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bb04:	07d9      	lsls	r1, r3, #31
 800bb06:	d405      	bmi.n	800bb14 <_vfiprintf_r+0x220>
 800bb08:	89ab      	ldrh	r3, [r5, #12]
 800bb0a:	059a      	lsls	r2, r3, #22
 800bb0c:	d402      	bmi.n	800bb14 <_vfiprintf_r+0x220>
 800bb0e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bb10:	f7ff fe1a 	bl	800b748 <__retarget_lock_release_recursive>
 800bb14:	89ab      	ldrh	r3, [r5, #12]
 800bb16:	065b      	lsls	r3, r3, #25
 800bb18:	f53f af12 	bmi.w	800b940 <_vfiprintf_r+0x4c>
 800bb1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bb1e:	e711      	b.n	800b944 <_vfiprintf_r+0x50>
 800bb20:	ab03      	add	r3, sp, #12
 800bb22:	9300      	str	r3, [sp, #0]
 800bb24:	462a      	mov	r2, r5
 800bb26:	4b09      	ldr	r3, [pc, #36]	; (800bb4c <_vfiprintf_r+0x258>)
 800bb28:	a904      	add	r1, sp, #16
 800bb2a:	4630      	mov	r0, r6
 800bb2c:	f000 fb56 	bl	800c1dc <_printf_i>
 800bb30:	e7e4      	b.n	800bafc <_vfiprintf_r+0x208>
 800bb32:	bf00      	nop
 800bb34:	08011ce4 	.word	0x08011ce4
 800bb38:	08011d04 	.word	0x08011d04
 800bb3c:	08011cc4 	.word	0x08011cc4
 800bb40:	08011d28 	.word	0x08011d28
 800bb44:	08011d32 	.word	0x08011d32
 800bb48:	0800bc95 	.word	0x0800bc95
 800bb4c:	0800b8cf 	.word	0x0800b8cf
 800bb50:	08011d2e 	.word	0x08011d2e

0800bb54 <__cvt>:
 800bb54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb58:	ec55 4b10 	vmov	r4, r5, d0
 800bb5c:	2d00      	cmp	r5, #0
 800bb5e:	460e      	mov	r6, r1
 800bb60:	4619      	mov	r1, r3
 800bb62:	462b      	mov	r3, r5
 800bb64:	bfbb      	ittet	lt
 800bb66:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bb6a:	461d      	movlt	r5, r3
 800bb6c:	2300      	movge	r3, #0
 800bb6e:	232d      	movlt	r3, #45	; 0x2d
 800bb70:	700b      	strb	r3, [r1, #0]
 800bb72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb74:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bb78:	4691      	mov	r9, r2
 800bb7a:	f023 0820 	bic.w	r8, r3, #32
 800bb7e:	bfbc      	itt	lt
 800bb80:	4622      	movlt	r2, r4
 800bb82:	4614      	movlt	r4, r2
 800bb84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bb88:	d005      	beq.n	800bb96 <__cvt+0x42>
 800bb8a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bb8e:	d100      	bne.n	800bb92 <__cvt+0x3e>
 800bb90:	3601      	adds	r6, #1
 800bb92:	2102      	movs	r1, #2
 800bb94:	e000      	b.n	800bb98 <__cvt+0x44>
 800bb96:	2103      	movs	r1, #3
 800bb98:	ab03      	add	r3, sp, #12
 800bb9a:	9301      	str	r3, [sp, #4]
 800bb9c:	ab02      	add	r3, sp, #8
 800bb9e:	9300      	str	r3, [sp, #0]
 800bba0:	ec45 4b10 	vmov	d0, r4, r5
 800bba4:	4653      	mov	r3, sl
 800bba6:	4632      	mov	r2, r6
 800bba8:	f001 ff8e 	bl	800dac8 <_dtoa_r>
 800bbac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bbb0:	4607      	mov	r7, r0
 800bbb2:	d102      	bne.n	800bbba <__cvt+0x66>
 800bbb4:	f019 0f01 	tst.w	r9, #1
 800bbb8:	d022      	beq.n	800bc00 <__cvt+0xac>
 800bbba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bbbe:	eb07 0906 	add.w	r9, r7, r6
 800bbc2:	d110      	bne.n	800bbe6 <__cvt+0x92>
 800bbc4:	783b      	ldrb	r3, [r7, #0]
 800bbc6:	2b30      	cmp	r3, #48	; 0x30
 800bbc8:	d10a      	bne.n	800bbe0 <__cvt+0x8c>
 800bbca:	2200      	movs	r2, #0
 800bbcc:	2300      	movs	r3, #0
 800bbce:	4620      	mov	r0, r4
 800bbd0:	4629      	mov	r1, r5
 800bbd2:	f7f4 ff89 	bl	8000ae8 <__aeabi_dcmpeq>
 800bbd6:	b918      	cbnz	r0, 800bbe0 <__cvt+0x8c>
 800bbd8:	f1c6 0601 	rsb	r6, r6, #1
 800bbdc:	f8ca 6000 	str.w	r6, [sl]
 800bbe0:	f8da 3000 	ldr.w	r3, [sl]
 800bbe4:	4499      	add	r9, r3
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	2300      	movs	r3, #0
 800bbea:	4620      	mov	r0, r4
 800bbec:	4629      	mov	r1, r5
 800bbee:	f7f4 ff7b 	bl	8000ae8 <__aeabi_dcmpeq>
 800bbf2:	b108      	cbz	r0, 800bbf8 <__cvt+0xa4>
 800bbf4:	f8cd 900c 	str.w	r9, [sp, #12]
 800bbf8:	2230      	movs	r2, #48	; 0x30
 800bbfa:	9b03      	ldr	r3, [sp, #12]
 800bbfc:	454b      	cmp	r3, r9
 800bbfe:	d307      	bcc.n	800bc10 <__cvt+0xbc>
 800bc00:	9b03      	ldr	r3, [sp, #12]
 800bc02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bc04:	1bdb      	subs	r3, r3, r7
 800bc06:	4638      	mov	r0, r7
 800bc08:	6013      	str	r3, [r2, #0]
 800bc0a:	b004      	add	sp, #16
 800bc0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc10:	1c59      	adds	r1, r3, #1
 800bc12:	9103      	str	r1, [sp, #12]
 800bc14:	701a      	strb	r2, [r3, #0]
 800bc16:	e7f0      	b.n	800bbfa <__cvt+0xa6>

0800bc18 <__exponent>:
 800bc18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	2900      	cmp	r1, #0
 800bc1e:	bfb8      	it	lt
 800bc20:	4249      	neglt	r1, r1
 800bc22:	f803 2b02 	strb.w	r2, [r3], #2
 800bc26:	bfb4      	ite	lt
 800bc28:	222d      	movlt	r2, #45	; 0x2d
 800bc2a:	222b      	movge	r2, #43	; 0x2b
 800bc2c:	2909      	cmp	r1, #9
 800bc2e:	7042      	strb	r2, [r0, #1]
 800bc30:	dd2a      	ble.n	800bc88 <__exponent+0x70>
 800bc32:	f10d 0407 	add.w	r4, sp, #7
 800bc36:	46a4      	mov	ip, r4
 800bc38:	270a      	movs	r7, #10
 800bc3a:	46a6      	mov	lr, r4
 800bc3c:	460a      	mov	r2, r1
 800bc3e:	fb91 f6f7 	sdiv	r6, r1, r7
 800bc42:	fb07 1516 	mls	r5, r7, r6, r1
 800bc46:	3530      	adds	r5, #48	; 0x30
 800bc48:	2a63      	cmp	r2, #99	; 0x63
 800bc4a:	f104 34ff 	add.w	r4, r4, #4294967295
 800bc4e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800bc52:	4631      	mov	r1, r6
 800bc54:	dcf1      	bgt.n	800bc3a <__exponent+0x22>
 800bc56:	3130      	adds	r1, #48	; 0x30
 800bc58:	f1ae 0502 	sub.w	r5, lr, #2
 800bc5c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800bc60:	1c44      	adds	r4, r0, #1
 800bc62:	4629      	mov	r1, r5
 800bc64:	4561      	cmp	r1, ip
 800bc66:	d30a      	bcc.n	800bc7e <__exponent+0x66>
 800bc68:	f10d 0209 	add.w	r2, sp, #9
 800bc6c:	eba2 020e 	sub.w	r2, r2, lr
 800bc70:	4565      	cmp	r5, ip
 800bc72:	bf88      	it	hi
 800bc74:	2200      	movhi	r2, #0
 800bc76:	4413      	add	r3, r2
 800bc78:	1a18      	subs	r0, r3, r0
 800bc7a:	b003      	add	sp, #12
 800bc7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc82:	f804 2f01 	strb.w	r2, [r4, #1]!
 800bc86:	e7ed      	b.n	800bc64 <__exponent+0x4c>
 800bc88:	2330      	movs	r3, #48	; 0x30
 800bc8a:	3130      	adds	r1, #48	; 0x30
 800bc8c:	7083      	strb	r3, [r0, #2]
 800bc8e:	70c1      	strb	r1, [r0, #3]
 800bc90:	1d03      	adds	r3, r0, #4
 800bc92:	e7f1      	b.n	800bc78 <__exponent+0x60>

0800bc94 <_printf_float>:
 800bc94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc98:	ed2d 8b02 	vpush	{d8}
 800bc9c:	b08d      	sub	sp, #52	; 0x34
 800bc9e:	460c      	mov	r4, r1
 800bca0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bca4:	4616      	mov	r6, r2
 800bca6:	461f      	mov	r7, r3
 800bca8:	4605      	mov	r5, r0
 800bcaa:	f003 f92d 	bl	800ef08 <_localeconv_r>
 800bcae:	f8d0 a000 	ldr.w	sl, [r0]
 800bcb2:	4650      	mov	r0, sl
 800bcb4:	f7f4 fa96 	bl	80001e4 <strlen>
 800bcb8:	2300      	movs	r3, #0
 800bcba:	930a      	str	r3, [sp, #40]	; 0x28
 800bcbc:	6823      	ldr	r3, [r4, #0]
 800bcbe:	9305      	str	r3, [sp, #20]
 800bcc0:	f8d8 3000 	ldr.w	r3, [r8]
 800bcc4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800bcc8:	3307      	adds	r3, #7
 800bcca:	f023 0307 	bic.w	r3, r3, #7
 800bcce:	f103 0208 	add.w	r2, r3, #8
 800bcd2:	f8c8 2000 	str.w	r2, [r8]
 800bcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcda:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bcde:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bce2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bce6:	9307      	str	r3, [sp, #28]
 800bce8:	f8cd 8018 	str.w	r8, [sp, #24]
 800bcec:	ee08 0a10 	vmov	s16, r0
 800bcf0:	4b9f      	ldr	r3, [pc, #636]	; (800bf70 <_printf_float+0x2dc>)
 800bcf2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bcf6:	f04f 32ff 	mov.w	r2, #4294967295
 800bcfa:	f7f4 ff27 	bl	8000b4c <__aeabi_dcmpun>
 800bcfe:	bb88      	cbnz	r0, 800bd64 <_printf_float+0xd0>
 800bd00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bd04:	4b9a      	ldr	r3, [pc, #616]	; (800bf70 <_printf_float+0x2dc>)
 800bd06:	f04f 32ff 	mov.w	r2, #4294967295
 800bd0a:	f7f4 ff01 	bl	8000b10 <__aeabi_dcmple>
 800bd0e:	bb48      	cbnz	r0, 800bd64 <_printf_float+0xd0>
 800bd10:	2200      	movs	r2, #0
 800bd12:	2300      	movs	r3, #0
 800bd14:	4640      	mov	r0, r8
 800bd16:	4649      	mov	r1, r9
 800bd18:	f7f4 fef0 	bl	8000afc <__aeabi_dcmplt>
 800bd1c:	b110      	cbz	r0, 800bd24 <_printf_float+0x90>
 800bd1e:	232d      	movs	r3, #45	; 0x2d
 800bd20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd24:	4b93      	ldr	r3, [pc, #588]	; (800bf74 <_printf_float+0x2e0>)
 800bd26:	4894      	ldr	r0, [pc, #592]	; (800bf78 <_printf_float+0x2e4>)
 800bd28:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800bd2c:	bf94      	ite	ls
 800bd2e:	4698      	movls	r8, r3
 800bd30:	4680      	movhi	r8, r0
 800bd32:	2303      	movs	r3, #3
 800bd34:	6123      	str	r3, [r4, #16]
 800bd36:	9b05      	ldr	r3, [sp, #20]
 800bd38:	f023 0204 	bic.w	r2, r3, #4
 800bd3c:	6022      	str	r2, [r4, #0]
 800bd3e:	f04f 0900 	mov.w	r9, #0
 800bd42:	9700      	str	r7, [sp, #0]
 800bd44:	4633      	mov	r3, r6
 800bd46:	aa0b      	add	r2, sp, #44	; 0x2c
 800bd48:	4621      	mov	r1, r4
 800bd4a:	4628      	mov	r0, r5
 800bd4c:	f000 f9d8 	bl	800c100 <_printf_common>
 800bd50:	3001      	adds	r0, #1
 800bd52:	f040 8090 	bne.w	800be76 <_printf_float+0x1e2>
 800bd56:	f04f 30ff 	mov.w	r0, #4294967295
 800bd5a:	b00d      	add	sp, #52	; 0x34
 800bd5c:	ecbd 8b02 	vpop	{d8}
 800bd60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd64:	4642      	mov	r2, r8
 800bd66:	464b      	mov	r3, r9
 800bd68:	4640      	mov	r0, r8
 800bd6a:	4649      	mov	r1, r9
 800bd6c:	f7f4 feee 	bl	8000b4c <__aeabi_dcmpun>
 800bd70:	b140      	cbz	r0, 800bd84 <_printf_float+0xf0>
 800bd72:	464b      	mov	r3, r9
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	bfbc      	itt	lt
 800bd78:	232d      	movlt	r3, #45	; 0x2d
 800bd7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bd7e:	487f      	ldr	r0, [pc, #508]	; (800bf7c <_printf_float+0x2e8>)
 800bd80:	4b7f      	ldr	r3, [pc, #508]	; (800bf80 <_printf_float+0x2ec>)
 800bd82:	e7d1      	b.n	800bd28 <_printf_float+0x94>
 800bd84:	6863      	ldr	r3, [r4, #4]
 800bd86:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800bd8a:	9206      	str	r2, [sp, #24]
 800bd8c:	1c5a      	adds	r2, r3, #1
 800bd8e:	d13f      	bne.n	800be10 <_printf_float+0x17c>
 800bd90:	2306      	movs	r3, #6
 800bd92:	6063      	str	r3, [r4, #4]
 800bd94:	9b05      	ldr	r3, [sp, #20]
 800bd96:	6861      	ldr	r1, [r4, #4]
 800bd98:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	9303      	str	r3, [sp, #12]
 800bda0:	ab0a      	add	r3, sp, #40	; 0x28
 800bda2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800bda6:	ab09      	add	r3, sp, #36	; 0x24
 800bda8:	ec49 8b10 	vmov	d0, r8, r9
 800bdac:	9300      	str	r3, [sp, #0]
 800bdae:	6022      	str	r2, [r4, #0]
 800bdb0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bdb4:	4628      	mov	r0, r5
 800bdb6:	f7ff fecd 	bl	800bb54 <__cvt>
 800bdba:	9b06      	ldr	r3, [sp, #24]
 800bdbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bdbe:	2b47      	cmp	r3, #71	; 0x47
 800bdc0:	4680      	mov	r8, r0
 800bdc2:	d108      	bne.n	800bdd6 <_printf_float+0x142>
 800bdc4:	1cc8      	adds	r0, r1, #3
 800bdc6:	db02      	blt.n	800bdce <_printf_float+0x13a>
 800bdc8:	6863      	ldr	r3, [r4, #4]
 800bdca:	4299      	cmp	r1, r3
 800bdcc:	dd41      	ble.n	800be52 <_printf_float+0x1be>
 800bdce:	f1ab 0b02 	sub.w	fp, fp, #2
 800bdd2:	fa5f fb8b 	uxtb.w	fp, fp
 800bdd6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bdda:	d820      	bhi.n	800be1e <_printf_float+0x18a>
 800bddc:	3901      	subs	r1, #1
 800bdde:	465a      	mov	r2, fp
 800bde0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bde4:	9109      	str	r1, [sp, #36]	; 0x24
 800bde6:	f7ff ff17 	bl	800bc18 <__exponent>
 800bdea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bdec:	1813      	adds	r3, r2, r0
 800bdee:	2a01      	cmp	r2, #1
 800bdf0:	4681      	mov	r9, r0
 800bdf2:	6123      	str	r3, [r4, #16]
 800bdf4:	dc02      	bgt.n	800bdfc <_printf_float+0x168>
 800bdf6:	6822      	ldr	r2, [r4, #0]
 800bdf8:	07d2      	lsls	r2, r2, #31
 800bdfa:	d501      	bpl.n	800be00 <_printf_float+0x16c>
 800bdfc:	3301      	adds	r3, #1
 800bdfe:	6123      	str	r3, [r4, #16]
 800be00:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800be04:	2b00      	cmp	r3, #0
 800be06:	d09c      	beq.n	800bd42 <_printf_float+0xae>
 800be08:	232d      	movs	r3, #45	; 0x2d
 800be0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be0e:	e798      	b.n	800bd42 <_printf_float+0xae>
 800be10:	9a06      	ldr	r2, [sp, #24]
 800be12:	2a47      	cmp	r2, #71	; 0x47
 800be14:	d1be      	bne.n	800bd94 <_printf_float+0x100>
 800be16:	2b00      	cmp	r3, #0
 800be18:	d1bc      	bne.n	800bd94 <_printf_float+0x100>
 800be1a:	2301      	movs	r3, #1
 800be1c:	e7b9      	b.n	800bd92 <_printf_float+0xfe>
 800be1e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800be22:	d118      	bne.n	800be56 <_printf_float+0x1c2>
 800be24:	2900      	cmp	r1, #0
 800be26:	6863      	ldr	r3, [r4, #4]
 800be28:	dd0b      	ble.n	800be42 <_printf_float+0x1ae>
 800be2a:	6121      	str	r1, [r4, #16]
 800be2c:	b913      	cbnz	r3, 800be34 <_printf_float+0x1a0>
 800be2e:	6822      	ldr	r2, [r4, #0]
 800be30:	07d0      	lsls	r0, r2, #31
 800be32:	d502      	bpl.n	800be3a <_printf_float+0x1a6>
 800be34:	3301      	adds	r3, #1
 800be36:	440b      	add	r3, r1
 800be38:	6123      	str	r3, [r4, #16]
 800be3a:	65a1      	str	r1, [r4, #88]	; 0x58
 800be3c:	f04f 0900 	mov.w	r9, #0
 800be40:	e7de      	b.n	800be00 <_printf_float+0x16c>
 800be42:	b913      	cbnz	r3, 800be4a <_printf_float+0x1b6>
 800be44:	6822      	ldr	r2, [r4, #0]
 800be46:	07d2      	lsls	r2, r2, #31
 800be48:	d501      	bpl.n	800be4e <_printf_float+0x1ba>
 800be4a:	3302      	adds	r3, #2
 800be4c:	e7f4      	b.n	800be38 <_printf_float+0x1a4>
 800be4e:	2301      	movs	r3, #1
 800be50:	e7f2      	b.n	800be38 <_printf_float+0x1a4>
 800be52:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800be56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be58:	4299      	cmp	r1, r3
 800be5a:	db05      	blt.n	800be68 <_printf_float+0x1d4>
 800be5c:	6823      	ldr	r3, [r4, #0]
 800be5e:	6121      	str	r1, [r4, #16]
 800be60:	07d8      	lsls	r0, r3, #31
 800be62:	d5ea      	bpl.n	800be3a <_printf_float+0x1a6>
 800be64:	1c4b      	adds	r3, r1, #1
 800be66:	e7e7      	b.n	800be38 <_printf_float+0x1a4>
 800be68:	2900      	cmp	r1, #0
 800be6a:	bfd4      	ite	le
 800be6c:	f1c1 0202 	rsble	r2, r1, #2
 800be70:	2201      	movgt	r2, #1
 800be72:	4413      	add	r3, r2
 800be74:	e7e0      	b.n	800be38 <_printf_float+0x1a4>
 800be76:	6823      	ldr	r3, [r4, #0]
 800be78:	055a      	lsls	r2, r3, #21
 800be7a:	d407      	bmi.n	800be8c <_printf_float+0x1f8>
 800be7c:	6923      	ldr	r3, [r4, #16]
 800be7e:	4642      	mov	r2, r8
 800be80:	4631      	mov	r1, r6
 800be82:	4628      	mov	r0, r5
 800be84:	47b8      	blx	r7
 800be86:	3001      	adds	r0, #1
 800be88:	d12c      	bne.n	800bee4 <_printf_float+0x250>
 800be8a:	e764      	b.n	800bd56 <_printf_float+0xc2>
 800be8c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800be90:	f240 80e0 	bls.w	800c054 <_printf_float+0x3c0>
 800be94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800be98:	2200      	movs	r2, #0
 800be9a:	2300      	movs	r3, #0
 800be9c:	f7f4 fe24 	bl	8000ae8 <__aeabi_dcmpeq>
 800bea0:	2800      	cmp	r0, #0
 800bea2:	d034      	beq.n	800bf0e <_printf_float+0x27a>
 800bea4:	4a37      	ldr	r2, [pc, #220]	; (800bf84 <_printf_float+0x2f0>)
 800bea6:	2301      	movs	r3, #1
 800bea8:	4631      	mov	r1, r6
 800beaa:	4628      	mov	r0, r5
 800beac:	47b8      	blx	r7
 800beae:	3001      	adds	r0, #1
 800beb0:	f43f af51 	beq.w	800bd56 <_printf_float+0xc2>
 800beb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800beb8:	429a      	cmp	r2, r3
 800beba:	db02      	blt.n	800bec2 <_printf_float+0x22e>
 800bebc:	6823      	ldr	r3, [r4, #0]
 800bebe:	07d8      	lsls	r0, r3, #31
 800bec0:	d510      	bpl.n	800bee4 <_printf_float+0x250>
 800bec2:	ee18 3a10 	vmov	r3, s16
 800bec6:	4652      	mov	r2, sl
 800bec8:	4631      	mov	r1, r6
 800beca:	4628      	mov	r0, r5
 800becc:	47b8      	blx	r7
 800bece:	3001      	adds	r0, #1
 800bed0:	f43f af41 	beq.w	800bd56 <_printf_float+0xc2>
 800bed4:	f04f 0800 	mov.w	r8, #0
 800bed8:	f104 091a 	add.w	r9, r4, #26
 800bedc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bede:	3b01      	subs	r3, #1
 800bee0:	4543      	cmp	r3, r8
 800bee2:	dc09      	bgt.n	800bef8 <_printf_float+0x264>
 800bee4:	6823      	ldr	r3, [r4, #0]
 800bee6:	079b      	lsls	r3, r3, #30
 800bee8:	f100 8105 	bmi.w	800c0f6 <_printf_float+0x462>
 800beec:	68e0      	ldr	r0, [r4, #12]
 800beee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bef0:	4298      	cmp	r0, r3
 800bef2:	bfb8      	it	lt
 800bef4:	4618      	movlt	r0, r3
 800bef6:	e730      	b.n	800bd5a <_printf_float+0xc6>
 800bef8:	2301      	movs	r3, #1
 800befa:	464a      	mov	r2, r9
 800befc:	4631      	mov	r1, r6
 800befe:	4628      	mov	r0, r5
 800bf00:	47b8      	blx	r7
 800bf02:	3001      	adds	r0, #1
 800bf04:	f43f af27 	beq.w	800bd56 <_printf_float+0xc2>
 800bf08:	f108 0801 	add.w	r8, r8, #1
 800bf0c:	e7e6      	b.n	800bedc <_printf_float+0x248>
 800bf0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	dc39      	bgt.n	800bf88 <_printf_float+0x2f4>
 800bf14:	4a1b      	ldr	r2, [pc, #108]	; (800bf84 <_printf_float+0x2f0>)
 800bf16:	2301      	movs	r3, #1
 800bf18:	4631      	mov	r1, r6
 800bf1a:	4628      	mov	r0, r5
 800bf1c:	47b8      	blx	r7
 800bf1e:	3001      	adds	r0, #1
 800bf20:	f43f af19 	beq.w	800bd56 <_printf_float+0xc2>
 800bf24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bf28:	4313      	orrs	r3, r2
 800bf2a:	d102      	bne.n	800bf32 <_printf_float+0x29e>
 800bf2c:	6823      	ldr	r3, [r4, #0]
 800bf2e:	07d9      	lsls	r1, r3, #31
 800bf30:	d5d8      	bpl.n	800bee4 <_printf_float+0x250>
 800bf32:	ee18 3a10 	vmov	r3, s16
 800bf36:	4652      	mov	r2, sl
 800bf38:	4631      	mov	r1, r6
 800bf3a:	4628      	mov	r0, r5
 800bf3c:	47b8      	blx	r7
 800bf3e:	3001      	adds	r0, #1
 800bf40:	f43f af09 	beq.w	800bd56 <_printf_float+0xc2>
 800bf44:	f04f 0900 	mov.w	r9, #0
 800bf48:	f104 0a1a 	add.w	sl, r4, #26
 800bf4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf4e:	425b      	negs	r3, r3
 800bf50:	454b      	cmp	r3, r9
 800bf52:	dc01      	bgt.n	800bf58 <_printf_float+0x2c4>
 800bf54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf56:	e792      	b.n	800be7e <_printf_float+0x1ea>
 800bf58:	2301      	movs	r3, #1
 800bf5a:	4652      	mov	r2, sl
 800bf5c:	4631      	mov	r1, r6
 800bf5e:	4628      	mov	r0, r5
 800bf60:	47b8      	blx	r7
 800bf62:	3001      	adds	r0, #1
 800bf64:	f43f aef7 	beq.w	800bd56 <_printf_float+0xc2>
 800bf68:	f109 0901 	add.w	r9, r9, #1
 800bf6c:	e7ee      	b.n	800bf4c <_printf_float+0x2b8>
 800bf6e:	bf00      	nop
 800bf70:	7fefffff 	.word	0x7fefffff
 800bf74:	08011d39 	.word	0x08011d39
 800bf78:	08011d3d 	.word	0x08011d3d
 800bf7c:	08011d45 	.word	0x08011d45
 800bf80:	08011d41 	.word	0x08011d41
 800bf84:	08012028 	.word	0x08012028
 800bf88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bf8c:	429a      	cmp	r2, r3
 800bf8e:	bfa8      	it	ge
 800bf90:	461a      	movge	r2, r3
 800bf92:	2a00      	cmp	r2, #0
 800bf94:	4691      	mov	r9, r2
 800bf96:	dc37      	bgt.n	800c008 <_printf_float+0x374>
 800bf98:	f04f 0b00 	mov.w	fp, #0
 800bf9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bfa0:	f104 021a 	add.w	r2, r4, #26
 800bfa4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bfa6:	9305      	str	r3, [sp, #20]
 800bfa8:	eba3 0309 	sub.w	r3, r3, r9
 800bfac:	455b      	cmp	r3, fp
 800bfae:	dc33      	bgt.n	800c018 <_printf_float+0x384>
 800bfb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	db3b      	blt.n	800c030 <_printf_float+0x39c>
 800bfb8:	6823      	ldr	r3, [r4, #0]
 800bfba:	07da      	lsls	r2, r3, #31
 800bfbc:	d438      	bmi.n	800c030 <_printf_float+0x39c>
 800bfbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfc0:	9a05      	ldr	r2, [sp, #20]
 800bfc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bfc4:	1a9a      	subs	r2, r3, r2
 800bfc6:	eba3 0901 	sub.w	r9, r3, r1
 800bfca:	4591      	cmp	r9, r2
 800bfcc:	bfa8      	it	ge
 800bfce:	4691      	movge	r9, r2
 800bfd0:	f1b9 0f00 	cmp.w	r9, #0
 800bfd4:	dc35      	bgt.n	800c042 <_printf_float+0x3ae>
 800bfd6:	f04f 0800 	mov.w	r8, #0
 800bfda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bfde:	f104 0a1a 	add.w	sl, r4, #26
 800bfe2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bfe6:	1a9b      	subs	r3, r3, r2
 800bfe8:	eba3 0309 	sub.w	r3, r3, r9
 800bfec:	4543      	cmp	r3, r8
 800bfee:	f77f af79 	ble.w	800bee4 <_printf_float+0x250>
 800bff2:	2301      	movs	r3, #1
 800bff4:	4652      	mov	r2, sl
 800bff6:	4631      	mov	r1, r6
 800bff8:	4628      	mov	r0, r5
 800bffa:	47b8      	blx	r7
 800bffc:	3001      	adds	r0, #1
 800bffe:	f43f aeaa 	beq.w	800bd56 <_printf_float+0xc2>
 800c002:	f108 0801 	add.w	r8, r8, #1
 800c006:	e7ec      	b.n	800bfe2 <_printf_float+0x34e>
 800c008:	4613      	mov	r3, r2
 800c00a:	4631      	mov	r1, r6
 800c00c:	4642      	mov	r2, r8
 800c00e:	4628      	mov	r0, r5
 800c010:	47b8      	blx	r7
 800c012:	3001      	adds	r0, #1
 800c014:	d1c0      	bne.n	800bf98 <_printf_float+0x304>
 800c016:	e69e      	b.n	800bd56 <_printf_float+0xc2>
 800c018:	2301      	movs	r3, #1
 800c01a:	4631      	mov	r1, r6
 800c01c:	4628      	mov	r0, r5
 800c01e:	9205      	str	r2, [sp, #20]
 800c020:	47b8      	blx	r7
 800c022:	3001      	adds	r0, #1
 800c024:	f43f ae97 	beq.w	800bd56 <_printf_float+0xc2>
 800c028:	9a05      	ldr	r2, [sp, #20]
 800c02a:	f10b 0b01 	add.w	fp, fp, #1
 800c02e:	e7b9      	b.n	800bfa4 <_printf_float+0x310>
 800c030:	ee18 3a10 	vmov	r3, s16
 800c034:	4652      	mov	r2, sl
 800c036:	4631      	mov	r1, r6
 800c038:	4628      	mov	r0, r5
 800c03a:	47b8      	blx	r7
 800c03c:	3001      	adds	r0, #1
 800c03e:	d1be      	bne.n	800bfbe <_printf_float+0x32a>
 800c040:	e689      	b.n	800bd56 <_printf_float+0xc2>
 800c042:	9a05      	ldr	r2, [sp, #20]
 800c044:	464b      	mov	r3, r9
 800c046:	4442      	add	r2, r8
 800c048:	4631      	mov	r1, r6
 800c04a:	4628      	mov	r0, r5
 800c04c:	47b8      	blx	r7
 800c04e:	3001      	adds	r0, #1
 800c050:	d1c1      	bne.n	800bfd6 <_printf_float+0x342>
 800c052:	e680      	b.n	800bd56 <_printf_float+0xc2>
 800c054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c056:	2a01      	cmp	r2, #1
 800c058:	dc01      	bgt.n	800c05e <_printf_float+0x3ca>
 800c05a:	07db      	lsls	r3, r3, #31
 800c05c:	d538      	bpl.n	800c0d0 <_printf_float+0x43c>
 800c05e:	2301      	movs	r3, #1
 800c060:	4642      	mov	r2, r8
 800c062:	4631      	mov	r1, r6
 800c064:	4628      	mov	r0, r5
 800c066:	47b8      	blx	r7
 800c068:	3001      	adds	r0, #1
 800c06a:	f43f ae74 	beq.w	800bd56 <_printf_float+0xc2>
 800c06e:	ee18 3a10 	vmov	r3, s16
 800c072:	4652      	mov	r2, sl
 800c074:	4631      	mov	r1, r6
 800c076:	4628      	mov	r0, r5
 800c078:	47b8      	blx	r7
 800c07a:	3001      	adds	r0, #1
 800c07c:	f43f ae6b 	beq.w	800bd56 <_printf_float+0xc2>
 800c080:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c084:	2200      	movs	r2, #0
 800c086:	2300      	movs	r3, #0
 800c088:	f7f4 fd2e 	bl	8000ae8 <__aeabi_dcmpeq>
 800c08c:	b9d8      	cbnz	r0, 800c0c6 <_printf_float+0x432>
 800c08e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c090:	f108 0201 	add.w	r2, r8, #1
 800c094:	3b01      	subs	r3, #1
 800c096:	4631      	mov	r1, r6
 800c098:	4628      	mov	r0, r5
 800c09a:	47b8      	blx	r7
 800c09c:	3001      	adds	r0, #1
 800c09e:	d10e      	bne.n	800c0be <_printf_float+0x42a>
 800c0a0:	e659      	b.n	800bd56 <_printf_float+0xc2>
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	4652      	mov	r2, sl
 800c0a6:	4631      	mov	r1, r6
 800c0a8:	4628      	mov	r0, r5
 800c0aa:	47b8      	blx	r7
 800c0ac:	3001      	adds	r0, #1
 800c0ae:	f43f ae52 	beq.w	800bd56 <_printf_float+0xc2>
 800c0b2:	f108 0801 	add.w	r8, r8, #1
 800c0b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0b8:	3b01      	subs	r3, #1
 800c0ba:	4543      	cmp	r3, r8
 800c0bc:	dcf1      	bgt.n	800c0a2 <_printf_float+0x40e>
 800c0be:	464b      	mov	r3, r9
 800c0c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c0c4:	e6dc      	b.n	800be80 <_printf_float+0x1ec>
 800c0c6:	f04f 0800 	mov.w	r8, #0
 800c0ca:	f104 0a1a 	add.w	sl, r4, #26
 800c0ce:	e7f2      	b.n	800c0b6 <_printf_float+0x422>
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	4642      	mov	r2, r8
 800c0d4:	e7df      	b.n	800c096 <_printf_float+0x402>
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	464a      	mov	r2, r9
 800c0da:	4631      	mov	r1, r6
 800c0dc:	4628      	mov	r0, r5
 800c0de:	47b8      	blx	r7
 800c0e0:	3001      	adds	r0, #1
 800c0e2:	f43f ae38 	beq.w	800bd56 <_printf_float+0xc2>
 800c0e6:	f108 0801 	add.w	r8, r8, #1
 800c0ea:	68e3      	ldr	r3, [r4, #12]
 800c0ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c0ee:	1a5b      	subs	r3, r3, r1
 800c0f0:	4543      	cmp	r3, r8
 800c0f2:	dcf0      	bgt.n	800c0d6 <_printf_float+0x442>
 800c0f4:	e6fa      	b.n	800beec <_printf_float+0x258>
 800c0f6:	f04f 0800 	mov.w	r8, #0
 800c0fa:	f104 0919 	add.w	r9, r4, #25
 800c0fe:	e7f4      	b.n	800c0ea <_printf_float+0x456>

0800c100 <_printf_common>:
 800c100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c104:	4616      	mov	r6, r2
 800c106:	4699      	mov	r9, r3
 800c108:	688a      	ldr	r2, [r1, #8]
 800c10a:	690b      	ldr	r3, [r1, #16]
 800c10c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c110:	4293      	cmp	r3, r2
 800c112:	bfb8      	it	lt
 800c114:	4613      	movlt	r3, r2
 800c116:	6033      	str	r3, [r6, #0]
 800c118:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c11c:	4607      	mov	r7, r0
 800c11e:	460c      	mov	r4, r1
 800c120:	b10a      	cbz	r2, 800c126 <_printf_common+0x26>
 800c122:	3301      	adds	r3, #1
 800c124:	6033      	str	r3, [r6, #0]
 800c126:	6823      	ldr	r3, [r4, #0]
 800c128:	0699      	lsls	r1, r3, #26
 800c12a:	bf42      	ittt	mi
 800c12c:	6833      	ldrmi	r3, [r6, #0]
 800c12e:	3302      	addmi	r3, #2
 800c130:	6033      	strmi	r3, [r6, #0]
 800c132:	6825      	ldr	r5, [r4, #0]
 800c134:	f015 0506 	ands.w	r5, r5, #6
 800c138:	d106      	bne.n	800c148 <_printf_common+0x48>
 800c13a:	f104 0a19 	add.w	sl, r4, #25
 800c13e:	68e3      	ldr	r3, [r4, #12]
 800c140:	6832      	ldr	r2, [r6, #0]
 800c142:	1a9b      	subs	r3, r3, r2
 800c144:	42ab      	cmp	r3, r5
 800c146:	dc26      	bgt.n	800c196 <_printf_common+0x96>
 800c148:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c14c:	1e13      	subs	r3, r2, #0
 800c14e:	6822      	ldr	r2, [r4, #0]
 800c150:	bf18      	it	ne
 800c152:	2301      	movne	r3, #1
 800c154:	0692      	lsls	r2, r2, #26
 800c156:	d42b      	bmi.n	800c1b0 <_printf_common+0xb0>
 800c158:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c15c:	4649      	mov	r1, r9
 800c15e:	4638      	mov	r0, r7
 800c160:	47c0      	blx	r8
 800c162:	3001      	adds	r0, #1
 800c164:	d01e      	beq.n	800c1a4 <_printf_common+0xa4>
 800c166:	6823      	ldr	r3, [r4, #0]
 800c168:	68e5      	ldr	r5, [r4, #12]
 800c16a:	6832      	ldr	r2, [r6, #0]
 800c16c:	f003 0306 	and.w	r3, r3, #6
 800c170:	2b04      	cmp	r3, #4
 800c172:	bf08      	it	eq
 800c174:	1aad      	subeq	r5, r5, r2
 800c176:	68a3      	ldr	r3, [r4, #8]
 800c178:	6922      	ldr	r2, [r4, #16]
 800c17a:	bf0c      	ite	eq
 800c17c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c180:	2500      	movne	r5, #0
 800c182:	4293      	cmp	r3, r2
 800c184:	bfc4      	itt	gt
 800c186:	1a9b      	subgt	r3, r3, r2
 800c188:	18ed      	addgt	r5, r5, r3
 800c18a:	2600      	movs	r6, #0
 800c18c:	341a      	adds	r4, #26
 800c18e:	42b5      	cmp	r5, r6
 800c190:	d11a      	bne.n	800c1c8 <_printf_common+0xc8>
 800c192:	2000      	movs	r0, #0
 800c194:	e008      	b.n	800c1a8 <_printf_common+0xa8>
 800c196:	2301      	movs	r3, #1
 800c198:	4652      	mov	r2, sl
 800c19a:	4649      	mov	r1, r9
 800c19c:	4638      	mov	r0, r7
 800c19e:	47c0      	blx	r8
 800c1a0:	3001      	adds	r0, #1
 800c1a2:	d103      	bne.n	800c1ac <_printf_common+0xac>
 800c1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c1a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1ac:	3501      	adds	r5, #1
 800c1ae:	e7c6      	b.n	800c13e <_printf_common+0x3e>
 800c1b0:	18e1      	adds	r1, r4, r3
 800c1b2:	1c5a      	adds	r2, r3, #1
 800c1b4:	2030      	movs	r0, #48	; 0x30
 800c1b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c1ba:	4422      	add	r2, r4
 800c1bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c1c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c1c4:	3302      	adds	r3, #2
 800c1c6:	e7c7      	b.n	800c158 <_printf_common+0x58>
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	4622      	mov	r2, r4
 800c1cc:	4649      	mov	r1, r9
 800c1ce:	4638      	mov	r0, r7
 800c1d0:	47c0      	blx	r8
 800c1d2:	3001      	adds	r0, #1
 800c1d4:	d0e6      	beq.n	800c1a4 <_printf_common+0xa4>
 800c1d6:	3601      	adds	r6, #1
 800c1d8:	e7d9      	b.n	800c18e <_printf_common+0x8e>
	...

0800c1dc <_printf_i>:
 800c1dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c1e0:	7e0f      	ldrb	r7, [r1, #24]
 800c1e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c1e4:	2f78      	cmp	r7, #120	; 0x78
 800c1e6:	4691      	mov	r9, r2
 800c1e8:	4680      	mov	r8, r0
 800c1ea:	460c      	mov	r4, r1
 800c1ec:	469a      	mov	sl, r3
 800c1ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c1f2:	d807      	bhi.n	800c204 <_printf_i+0x28>
 800c1f4:	2f62      	cmp	r7, #98	; 0x62
 800c1f6:	d80a      	bhi.n	800c20e <_printf_i+0x32>
 800c1f8:	2f00      	cmp	r7, #0
 800c1fa:	f000 80d8 	beq.w	800c3ae <_printf_i+0x1d2>
 800c1fe:	2f58      	cmp	r7, #88	; 0x58
 800c200:	f000 80a3 	beq.w	800c34a <_printf_i+0x16e>
 800c204:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c208:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c20c:	e03a      	b.n	800c284 <_printf_i+0xa8>
 800c20e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c212:	2b15      	cmp	r3, #21
 800c214:	d8f6      	bhi.n	800c204 <_printf_i+0x28>
 800c216:	a101      	add	r1, pc, #4	; (adr r1, 800c21c <_printf_i+0x40>)
 800c218:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c21c:	0800c275 	.word	0x0800c275
 800c220:	0800c289 	.word	0x0800c289
 800c224:	0800c205 	.word	0x0800c205
 800c228:	0800c205 	.word	0x0800c205
 800c22c:	0800c205 	.word	0x0800c205
 800c230:	0800c205 	.word	0x0800c205
 800c234:	0800c289 	.word	0x0800c289
 800c238:	0800c205 	.word	0x0800c205
 800c23c:	0800c205 	.word	0x0800c205
 800c240:	0800c205 	.word	0x0800c205
 800c244:	0800c205 	.word	0x0800c205
 800c248:	0800c395 	.word	0x0800c395
 800c24c:	0800c2b9 	.word	0x0800c2b9
 800c250:	0800c377 	.word	0x0800c377
 800c254:	0800c205 	.word	0x0800c205
 800c258:	0800c205 	.word	0x0800c205
 800c25c:	0800c3b7 	.word	0x0800c3b7
 800c260:	0800c205 	.word	0x0800c205
 800c264:	0800c2b9 	.word	0x0800c2b9
 800c268:	0800c205 	.word	0x0800c205
 800c26c:	0800c205 	.word	0x0800c205
 800c270:	0800c37f 	.word	0x0800c37f
 800c274:	682b      	ldr	r3, [r5, #0]
 800c276:	1d1a      	adds	r2, r3, #4
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	602a      	str	r2, [r5, #0]
 800c27c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c280:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c284:	2301      	movs	r3, #1
 800c286:	e0a3      	b.n	800c3d0 <_printf_i+0x1f4>
 800c288:	6820      	ldr	r0, [r4, #0]
 800c28a:	6829      	ldr	r1, [r5, #0]
 800c28c:	0606      	lsls	r6, r0, #24
 800c28e:	f101 0304 	add.w	r3, r1, #4
 800c292:	d50a      	bpl.n	800c2aa <_printf_i+0xce>
 800c294:	680e      	ldr	r6, [r1, #0]
 800c296:	602b      	str	r3, [r5, #0]
 800c298:	2e00      	cmp	r6, #0
 800c29a:	da03      	bge.n	800c2a4 <_printf_i+0xc8>
 800c29c:	232d      	movs	r3, #45	; 0x2d
 800c29e:	4276      	negs	r6, r6
 800c2a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c2a4:	485e      	ldr	r0, [pc, #376]	; (800c420 <_printf_i+0x244>)
 800c2a6:	230a      	movs	r3, #10
 800c2a8:	e019      	b.n	800c2de <_printf_i+0x102>
 800c2aa:	680e      	ldr	r6, [r1, #0]
 800c2ac:	602b      	str	r3, [r5, #0]
 800c2ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c2b2:	bf18      	it	ne
 800c2b4:	b236      	sxthne	r6, r6
 800c2b6:	e7ef      	b.n	800c298 <_printf_i+0xbc>
 800c2b8:	682b      	ldr	r3, [r5, #0]
 800c2ba:	6820      	ldr	r0, [r4, #0]
 800c2bc:	1d19      	adds	r1, r3, #4
 800c2be:	6029      	str	r1, [r5, #0]
 800c2c0:	0601      	lsls	r1, r0, #24
 800c2c2:	d501      	bpl.n	800c2c8 <_printf_i+0xec>
 800c2c4:	681e      	ldr	r6, [r3, #0]
 800c2c6:	e002      	b.n	800c2ce <_printf_i+0xf2>
 800c2c8:	0646      	lsls	r6, r0, #25
 800c2ca:	d5fb      	bpl.n	800c2c4 <_printf_i+0xe8>
 800c2cc:	881e      	ldrh	r6, [r3, #0]
 800c2ce:	4854      	ldr	r0, [pc, #336]	; (800c420 <_printf_i+0x244>)
 800c2d0:	2f6f      	cmp	r7, #111	; 0x6f
 800c2d2:	bf0c      	ite	eq
 800c2d4:	2308      	moveq	r3, #8
 800c2d6:	230a      	movne	r3, #10
 800c2d8:	2100      	movs	r1, #0
 800c2da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c2de:	6865      	ldr	r5, [r4, #4]
 800c2e0:	60a5      	str	r5, [r4, #8]
 800c2e2:	2d00      	cmp	r5, #0
 800c2e4:	bfa2      	ittt	ge
 800c2e6:	6821      	ldrge	r1, [r4, #0]
 800c2e8:	f021 0104 	bicge.w	r1, r1, #4
 800c2ec:	6021      	strge	r1, [r4, #0]
 800c2ee:	b90e      	cbnz	r6, 800c2f4 <_printf_i+0x118>
 800c2f0:	2d00      	cmp	r5, #0
 800c2f2:	d04d      	beq.n	800c390 <_printf_i+0x1b4>
 800c2f4:	4615      	mov	r5, r2
 800c2f6:	fbb6 f1f3 	udiv	r1, r6, r3
 800c2fa:	fb03 6711 	mls	r7, r3, r1, r6
 800c2fe:	5dc7      	ldrb	r7, [r0, r7]
 800c300:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c304:	4637      	mov	r7, r6
 800c306:	42bb      	cmp	r3, r7
 800c308:	460e      	mov	r6, r1
 800c30a:	d9f4      	bls.n	800c2f6 <_printf_i+0x11a>
 800c30c:	2b08      	cmp	r3, #8
 800c30e:	d10b      	bne.n	800c328 <_printf_i+0x14c>
 800c310:	6823      	ldr	r3, [r4, #0]
 800c312:	07de      	lsls	r6, r3, #31
 800c314:	d508      	bpl.n	800c328 <_printf_i+0x14c>
 800c316:	6923      	ldr	r3, [r4, #16]
 800c318:	6861      	ldr	r1, [r4, #4]
 800c31a:	4299      	cmp	r1, r3
 800c31c:	bfde      	ittt	le
 800c31e:	2330      	movle	r3, #48	; 0x30
 800c320:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c324:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c328:	1b52      	subs	r2, r2, r5
 800c32a:	6122      	str	r2, [r4, #16]
 800c32c:	f8cd a000 	str.w	sl, [sp]
 800c330:	464b      	mov	r3, r9
 800c332:	aa03      	add	r2, sp, #12
 800c334:	4621      	mov	r1, r4
 800c336:	4640      	mov	r0, r8
 800c338:	f7ff fee2 	bl	800c100 <_printf_common>
 800c33c:	3001      	adds	r0, #1
 800c33e:	d14c      	bne.n	800c3da <_printf_i+0x1fe>
 800c340:	f04f 30ff 	mov.w	r0, #4294967295
 800c344:	b004      	add	sp, #16
 800c346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c34a:	4835      	ldr	r0, [pc, #212]	; (800c420 <_printf_i+0x244>)
 800c34c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c350:	6829      	ldr	r1, [r5, #0]
 800c352:	6823      	ldr	r3, [r4, #0]
 800c354:	f851 6b04 	ldr.w	r6, [r1], #4
 800c358:	6029      	str	r1, [r5, #0]
 800c35a:	061d      	lsls	r5, r3, #24
 800c35c:	d514      	bpl.n	800c388 <_printf_i+0x1ac>
 800c35e:	07df      	lsls	r7, r3, #31
 800c360:	bf44      	itt	mi
 800c362:	f043 0320 	orrmi.w	r3, r3, #32
 800c366:	6023      	strmi	r3, [r4, #0]
 800c368:	b91e      	cbnz	r6, 800c372 <_printf_i+0x196>
 800c36a:	6823      	ldr	r3, [r4, #0]
 800c36c:	f023 0320 	bic.w	r3, r3, #32
 800c370:	6023      	str	r3, [r4, #0]
 800c372:	2310      	movs	r3, #16
 800c374:	e7b0      	b.n	800c2d8 <_printf_i+0xfc>
 800c376:	6823      	ldr	r3, [r4, #0]
 800c378:	f043 0320 	orr.w	r3, r3, #32
 800c37c:	6023      	str	r3, [r4, #0]
 800c37e:	2378      	movs	r3, #120	; 0x78
 800c380:	4828      	ldr	r0, [pc, #160]	; (800c424 <_printf_i+0x248>)
 800c382:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c386:	e7e3      	b.n	800c350 <_printf_i+0x174>
 800c388:	0659      	lsls	r1, r3, #25
 800c38a:	bf48      	it	mi
 800c38c:	b2b6      	uxthmi	r6, r6
 800c38e:	e7e6      	b.n	800c35e <_printf_i+0x182>
 800c390:	4615      	mov	r5, r2
 800c392:	e7bb      	b.n	800c30c <_printf_i+0x130>
 800c394:	682b      	ldr	r3, [r5, #0]
 800c396:	6826      	ldr	r6, [r4, #0]
 800c398:	6961      	ldr	r1, [r4, #20]
 800c39a:	1d18      	adds	r0, r3, #4
 800c39c:	6028      	str	r0, [r5, #0]
 800c39e:	0635      	lsls	r5, r6, #24
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	d501      	bpl.n	800c3a8 <_printf_i+0x1cc>
 800c3a4:	6019      	str	r1, [r3, #0]
 800c3a6:	e002      	b.n	800c3ae <_printf_i+0x1d2>
 800c3a8:	0670      	lsls	r0, r6, #25
 800c3aa:	d5fb      	bpl.n	800c3a4 <_printf_i+0x1c8>
 800c3ac:	8019      	strh	r1, [r3, #0]
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	6123      	str	r3, [r4, #16]
 800c3b2:	4615      	mov	r5, r2
 800c3b4:	e7ba      	b.n	800c32c <_printf_i+0x150>
 800c3b6:	682b      	ldr	r3, [r5, #0]
 800c3b8:	1d1a      	adds	r2, r3, #4
 800c3ba:	602a      	str	r2, [r5, #0]
 800c3bc:	681d      	ldr	r5, [r3, #0]
 800c3be:	6862      	ldr	r2, [r4, #4]
 800c3c0:	2100      	movs	r1, #0
 800c3c2:	4628      	mov	r0, r5
 800c3c4:	f7f3 ff1c 	bl	8000200 <memchr>
 800c3c8:	b108      	cbz	r0, 800c3ce <_printf_i+0x1f2>
 800c3ca:	1b40      	subs	r0, r0, r5
 800c3cc:	6060      	str	r0, [r4, #4]
 800c3ce:	6863      	ldr	r3, [r4, #4]
 800c3d0:	6123      	str	r3, [r4, #16]
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c3d8:	e7a8      	b.n	800c32c <_printf_i+0x150>
 800c3da:	6923      	ldr	r3, [r4, #16]
 800c3dc:	462a      	mov	r2, r5
 800c3de:	4649      	mov	r1, r9
 800c3e0:	4640      	mov	r0, r8
 800c3e2:	47d0      	blx	sl
 800c3e4:	3001      	adds	r0, #1
 800c3e6:	d0ab      	beq.n	800c340 <_printf_i+0x164>
 800c3e8:	6823      	ldr	r3, [r4, #0]
 800c3ea:	079b      	lsls	r3, r3, #30
 800c3ec:	d413      	bmi.n	800c416 <_printf_i+0x23a>
 800c3ee:	68e0      	ldr	r0, [r4, #12]
 800c3f0:	9b03      	ldr	r3, [sp, #12]
 800c3f2:	4298      	cmp	r0, r3
 800c3f4:	bfb8      	it	lt
 800c3f6:	4618      	movlt	r0, r3
 800c3f8:	e7a4      	b.n	800c344 <_printf_i+0x168>
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	4632      	mov	r2, r6
 800c3fe:	4649      	mov	r1, r9
 800c400:	4640      	mov	r0, r8
 800c402:	47d0      	blx	sl
 800c404:	3001      	adds	r0, #1
 800c406:	d09b      	beq.n	800c340 <_printf_i+0x164>
 800c408:	3501      	adds	r5, #1
 800c40a:	68e3      	ldr	r3, [r4, #12]
 800c40c:	9903      	ldr	r1, [sp, #12]
 800c40e:	1a5b      	subs	r3, r3, r1
 800c410:	42ab      	cmp	r3, r5
 800c412:	dcf2      	bgt.n	800c3fa <_printf_i+0x21e>
 800c414:	e7eb      	b.n	800c3ee <_printf_i+0x212>
 800c416:	2500      	movs	r5, #0
 800c418:	f104 0619 	add.w	r6, r4, #25
 800c41c:	e7f5      	b.n	800c40a <_printf_i+0x22e>
 800c41e:	bf00      	nop
 800c420:	08011d49 	.word	0x08011d49
 800c424:	08011d5a 	.word	0x08011d5a

0800c428 <_scanf_float>:
 800c428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c42c:	b087      	sub	sp, #28
 800c42e:	4617      	mov	r7, r2
 800c430:	9303      	str	r3, [sp, #12]
 800c432:	688b      	ldr	r3, [r1, #8]
 800c434:	1e5a      	subs	r2, r3, #1
 800c436:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c43a:	bf83      	ittte	hi
 800c43c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c440:	195b      	addhi	r3, r3, r5
 800c442:	9302      	strhi	r3, [sp, #8]
 800c444:	2300      	movls	r3, #0
 800c446:	bf86      	itte	hi
 800c448:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c44c:	608b      	strhi	r3, [r1, #8]
 800c44e:	9302      	strls	r3, [sp, #8]
 800c450:	680b      	ldr	r3, [r1, #0]
 800c452:	468b      	mov	fp, r1
 800c454:	2500      	movs	r5, #0
 800c456:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c45a:	f84b 3b1c 	str.w	r3, [fp], #28
 800c45e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c462:	4680      	mov	r8, r0
 800c464:	460c      	mov	r4, r1
 800c466:	465e      	mov	r6, fp
 800c468:	46aa      	mov	sl, r5
 800c46a:	46a9      	mov	r9, r5
 800c46c:	9501      	str	r5, [sp, #4]
 800c46e:	68a2      	ldr	r2, [r4, #8]
 800c470:	b152      	cbz	r2, 800c488 <_scanf_float+0x60>
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	781b      	ldrb	r3, [r3, #0]
 800c476:	2b4e      	cmp	r3, #78	; 0x4e
 800c478:	d864      	bhi.n	800c544 <_scanf_float+0x11c>
 800c47a:	2b40      	cmp	r3, #64	; 0x40
 800c47c:	d83c      	bhi.n	800c4f8 <_scanf_float+0xd0>
 800c47e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800c482:	b2c8      	uxtb	r0, r1
 800c484:	280e      	cmp	r0, #14
 800c486:	d93a      	bls.n	800c4fe <_scanf_float+0xd6>
 800c488:	f1b9 0f00 	cmp.w	r9, #0
 800c48c:	d003      	beq.n	800c496 <_scanf_float+0x6e>
 800c48e:	6823      	ldr	r3, [r4, #0]
 800c490:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c494:	6023      	str	r3, [r4, #0]
 800c496:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c49a:	f1ba 0f01 	cmp.w	sl, #1
 800c49e:	f200 8113 	bhi.w	800c6c8 <_scanf_float+0x2a0>
 800c4a2:	455e      	cmp	r6, fp
 800c4a4:	f200 8105 	bhi.w	800c6b2 <_scanf_float+0x28a>
 800c4a8:	2501      	movs	r5, #1
 800c4aa:	4628      	mov	r0, r5
 800c4ac:	b007      	add	sp, #28
 800c4ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4b2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800c4b6:	2a0d      	cmp	r2, #13
 800c4b8:	d8e6      	bhi.n	800c488 <_scanf_float+0x60>
 800c4ba:	a101      	add	r1, pc, #4	; (adr r1, 800c4c0 <_scanf_float+0x98>)
 800c4bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c4c0:	0800c5ff 	.word	0x0800c5ff
 800c4c4:	0800c489 	.word	0x0800c489
 800c4c8:	0800c489 	.word	0x0800c489
 800c4cc:	0800c489 	.word	0x0800c489
 800c4d0:	0800c65f 	.word	0x0800c65f
 800c4d4:	0800c637 	.word	0x0800c637
 800c4d8:	0800c489 	.word	0x0800c489
 800c4dc:	0800c489 	.word	0x0800c489
 800c4e0:	0800c60d 	.word	0x0800c60d
 800c4e4:	0800c489 	.word	0x0800c489
 800c4e8:	0800c489 	.word	0x0800c489
 800c4ec:	0800c489 	.word	0x0800c489
 800c4f0:	0800c489 	.word	0x0800c489
 800c4f4:	0800c5c5 	.word	0x0800c5c5
 800c4f8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800c4fc:	e7db      	b.n	800c4b6 <_scanf_float+0x8e>
 800c4fe:	290e      	cmp	r1, #14
 800c500:	d8c2      	bhi.n	800c488 <_scanf_float+0x60>
 800c502:	a001      	add	r0, pc, #4	; (adr r0, 800c508 <_scanf_float+0xe0>)
 800c504:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c508:	0800c5b7 	.word	0x0800c5b7
 800c50c:	0800c489 	.word	0x0800c489
 800c510:	0800c5b7 	.word	0x0800c5b7
 800c514:	0800c64b 	.word	0x0800c64b
 800c518:	0800c489 	.word	0x0800c489
 800c51c:	0800c565 	.word	0x0800c565
 800c520:	0800c5a1 	.word	0x0800c5a1
 800c524:	0800c5a1 	.word	0x0800c5a1
 800c528:	0800c5a1 	.word	0x0800c5a1
 800c52c:	0800c5a1 	.word	0x0800c5a1
 800c530:	0800c5a1 	.word	0x0800c5a1
 800c534:	0800c5a1 	.word	0x0800c5a1
 800c538:	0800c5a1 	.word	0x0800c5a1
 800c53c:	0800c5a1 	.word	0x0800c5a1
 800c540:	0800c5a1 	.word	0x0800c5a1
 800c544:	2b6e      	cmp	r3, #110	; 0x6e
 800c546:	d809      	bhi.n	800c55c <_scanf_float+0x134>
 800c548:	2b60      	cmp	r3, #96	; 0x60
 800c54a:	d8b2      	bhi.n	800c4b2 <_scanf_float+0x8a>
 800c54c:	2b54      	cmp	r3, #84	; 0x54
 800c54e:	d077      	beq.n	800c640 <_scanf_float+0x218>
 800c550:	2b59      	cmp	r3, #89	; 0x59
 800c552:	d199      	bne.n	800c488 <_scanf_float+0x60>
 800c554:	2d07      	cmp	r5, #7
 800c556:	d197      	bne.n	800c488 <_scanf_float+0x60>
 800c558:	2508      	movs	r5, #8
 800c55a:	e029      	b.n	800c5b0 <_scanf_float+0x188>
 800c55c:	2b74      	cmp	r3, #116	; 0x74
 800c55e:	d06f      	beq.n	800c640 <_scanf_float+0x218>
 800c560:	2b79      	cmp	r3, #121	; 0x79
 800c562:	e7f6      	b.n	800c552 <_scanf_float+0x12a>
 800c564:	6821      	ldr	r1, [r4, #0]
 800c566:	05c8      	lsls	r0, r1, #23
 800c568:	d51a      	bpl.n	800c5a0 <_scanf_float+0x178>
 800c56a:	9b02      	ldr	r3, [sp, #8]
 800c56c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c570:	6021      	str	r1, [r4, #0]
 800c572:	f109 0901 	add.w	r9, r9, #1
 800c576:	b11b      	cbz	r3, 800c580 <_scanf_float+0x158>
 800c578:	3b01      	subs	r3, #1
 800c57a:	3201      	adds	r2, #1
 800c57c:	9302      	str	r3, [sp, #8]
 800c57e:	60a2      	str	r2, [r4, #8]
 800c580:	68a3      	ldr	r3, [r4, #8]
 800c582:	3b01      	subs	r3, #1
 800c584:	60a3      	str	r3, [r4, #8]
 800c586:	6923      	ldr	r3, [r4, #16]
 800c588:	3301      	adds	r3, #1
 800c58a:	6123      	str	r3, [r4, #16]
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	3b01      	subs	r3, #1
 800c590:	2b00      	cmp	r3, #0
 800c592:	607b      	str	r3, [r7, #4]
 800c594:	f340 8084 	ble.w	800c6a0 <_scanf_float+0x278>
 800c598:	683b      	ldr	r3, [r7, #0]
 800c59a:	3301      	adds	r3, #1
 800c59c:	603b      	str	r3, [r7, #0]
 800c59e:	e766      	b.n	800c46e <_scanf_float+0x46>
 800c5a0:	eb1a 0f05 	cmn.w	sl, r5
 800c5a4:	f47f af70 	bne.w	800c488 <_scanf_float+0x60>
 800c5a8:	6822      	ldr	r2, [r4, #0]
 800c5aa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c5ae:	6022      	str	r2, [r4, #0]
 800c5b0:	f806 3b01 	strb.w	r3, [r6], #1
 800c5b4:	e7e4      	b.n	800c580 <_scanf_float+0x158>
 800c5b6:	6822      	ldr	r2, [r4, #0]
 800c5b8:	0610      	lsls	r0, r2, #24
 800c5ba:	f57f af65 	bpl.w	800c488 <_scanf_float+0x60>
 800c5be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c5c2:	e7f4      	b.n	800c5ae <_scanf_float+0x186>
 800c5c4:	f1ba 0f00 	cmp.w	sl, #0
 800c5c8:	d10e      	bne.n	800c5e8 <_scanf_float+0x1c0>
 800c5ca:	f1b9 0f00 	cmp.w	r9, #0
 800c5ce:	d10e      	bne.n	800c5ee <_scanf_float+0x1c6>
 800c5d0:	6822      	ldr	r2, [r4, #0]
 800c5d2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c5d6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c5da:	d108      	bne.n	800c5ee <_scanf_float+0x1c6>
 800c5dc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c5e0:	6022      	str	r2, [r4, #0]
 800c5e2:	f04f 0a01 	mov.w	sl, #1
 800c5e6:	e7e3      	b.n	800c5b0 <_scanf_float+0x188>
 800c5e8:	f1ba 0f02 	cmp.w	sl, #2
 800c5ec:	d055      	beq.n	800c69a <_scanf_float+0x272>
 800c5ee:	2d01      	cmp	r5, #1
 800c5f0:	d002      	beq.n	800c5f8 <_scanf_float+0x1d0>
 800c5f2:	2d04      	cmp	r5, #4
 800c5f4:	f47f af48 	bne.w	800c488 <_scanf_float+0x60>
 800c5f8:	3501      	adds	r5, #1
 800c5fa:	b2ed      	uxtb	r5, r5
 800c5fc:	e7d8      	b.n	800c5b0 <_scanf_float+0x188>
 800c5fe:	f1ba 0f01 	cmp.w	sl, #1
 800c602:	f47f af41 	bne.w	800c488 <_scanf_float+0x60>
 800c606:	f04f 0a02 	mov.w	sl, #2
 800c60a:	e7d1      	b.n	800c5b0 <_scanf_float+0x188>
 800c60c:	b97d      	cbnz	r5, 800c62e <_scanf_float+0x206>
 800c60e:	f1b9 0f00 	cmp.w	r9, #0
 800c612:	f47f af3c 	bne.w	800c48e <_scanf_float+0x66>
 800c616:	6822      	ldr	r2, [r4, #0]
 800c618:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c61c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c620:	f47f af39 	bne.w	800c496 <_scanf_float+0x6e>
 800c624:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c628:	6022      	str	r2, [r4, #0]
 800c62a:	2501      	movs	r5, #1
 800c62c:	e7c0      	b.n	800c5b0 <_scanf_float+0x188>
 800c62e:	2d03      	cmp	r5, #3
 800c630:	d0e2      	beq.n	800c5f8 <_scanf_float+0x1d0>
 800c632:	2d05      	cmp	r5, #5
 800c634:	e7de      	b.n	800c5f4 <_scanf_float+0x1cc>
 800c636:	2d02      	cmp	r5, #2
 800c638:	f47f af26 	bne.w	800c488 <_scanf_float+0x60>
 800c63c:	2503      	movs	r5, #3
 800c63e:	e7b7      	b.n	800c5b0 <_scanf_float+0x188>
 800c640:	2d06      	cmp	r5, #6
 800c642:	f47f af21 	bne.w	800c488 <_scanf_float+0x60>
 800c646:	2507      	movs	r5, #7
 800c648:	e7b2      	b.n	800c5b0 <_scanf_float+0x188>
 800c64a:	6822      	ldr	r2, [r4, #0]
 800c64c:	0591      	lsls	r1, r2, #22
 800c64e:	f57f af1b 	bpl.w	800c488 <_scanf_float+0x60>
 800c652:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c656:	6022      	str	r2, [r4, #0]
 800c658:	f8cd 9004 	str.w	r9, [sp, #4]
 800c65c:	e7a8      	b.n	800c5b0 <_scanf_float+0x188>
 800c65e:	6822      	ldr	r2, [r4, #0]
 800c660:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c664:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c668:	d006      	beq.n	800c678 <_scanf_float+0x250>
 800c66a:	0550      	lsls	r0, r2, #21
 800c66c:	f57f af0c 	bpl.w	800c488 <_scanf_float+0x60>
 800c670:	f1b9 0f00 	cmp.w	r9, #0
 800c674:	f43f af0f 	beq.w	800c496 <_scanf_float+0x6e>
 800c678:	0591      	lsls	r1, r2, #22
 800c67a:	bf58      	it	pl
 800c67c:	9901      	ldrpl	r1, [sp, #4]
 800c67e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c682:	bf58      	it	pl
 800c684:	eba9 0101 	subpl.w	r1, r9, r1
 800c688:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c68c:	bf58      	it	pl
 800c68e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c692:	6022      	str	r2, [r4, #0]
 800c694:	f04f 0900 	mov.w	r9, #0
 800c698:	e78a      	b.n	800c5b0 <_scanf_float+0x188>
 800c69a:	f04f 0a03 	mov.w	sl, #3
 800c69e:	e787      	b.n	800c5b0 <_scanf_float+0x188>
 800c6a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c6a4:	4639      	mov	r1, r7
 800c6a6:	4640      	mov	r0, r8
 800c6a8:	4798      	blx	r3
 800c6aa:	2800      	cmp	r0, #0
 800c6ac:	f43f aedf 	beq.w	800c46e <_scanf_float+0x46>
 800c6b0:	e6ea      	b.n	800c488 <_scanf_float+0x60>
 800c6b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c6b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c6ba:	463a      	mov	r2, r7
 800c6bc:	4640      	mov	r0, r8
 800c6be:	4798      	blx	r3
 800c6c0:	6923      	ldr	r3, [r4, #16]
 800c6c2:	3b01      	subs	r3, #1
 800c6c4:	6123      	str	r3, [r4, #16]
 800c6c6:	e6ec      	b.n	800c4a2 <_scanf_float+0x7a>
 800c6c8:	1e6b      	subs	r3, r5, #1
 800c6ca:	2b06      	cmp	r3, #6
 800c6cc:	d825      	bhi.n	800c71a <_scanf_float+0x2f2>
 800c6ce:	2d02      	cmp	r5, #2
 800c6d0:	d836      	bhi.n	800c740 <_scanf_float+0x318>
 800c6d2:	455e      	cmp	r6, fp
 800c6d4:	f67f aee8 	bls.w	800c4a8 <_scanf_float+0x80>
 800c6d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c6dc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c6e0:	463a      	mov	r2, r7
 800c6e2:	4640      	mov	r0, r8
 800c6e4:	4798      	blx	r3
 800c6e6:	6923      	ldr	r3, [r4, #16]
 800c6e8:	3b01      	subs	r3, #1
 800c6ea:	6123      	str	r3, [r4, #16]
 800c6ec:	e7f1      	b.n	800c6d2 <_scanf_float+0x2aa>
 800c6ee:	9802      	ldr	r0, [sp, #8]
 800c6f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c6f4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c6f8:	9002      	str	r0, [sp, #8]
 800c6fa:	463a      	mov	r2, r7
 800c6fc:	4640      	mov	r0, r8
 800c6fe:	4798      	blx	r3
 800c700:	6923      	ldr	r3, [r4, #16]
 800c702:	3b01      	subs	r3, #1
 800c704:	6123      	str	r3, [r4, #16]
 800c706:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c70a:	fa5f fa8a 	uxtb.w	sl, sl
 800c70e:	f1ba 0f02 	cmp.w	sl, #2
 800c712:	d1ec      	bne.n	800c6ee <_scanf_float+0x2c6>
 800c714:	3d03      	subs	r5, #3
 800c716:	b2ed      	uxtb	r5, r5
 800c718:	1b76      	subs	r6, r6, r5
 800c71a:	6823      	ldr	r3, [r4, #0]
 800c71c:	05da      	lsls	r2, r3, #23
 800c71e:	d52f      	bpl.n	800c780 <_scanf_float+0x358>
 800c720:	055b      	lsls	r3, r3, #21
 800c722:	d510      	bpl.n	800c746 <_scanf_float+0x31e>
 800c724:	455e      	cmp	r6, fp
 800c726:	f67f aebf 	bls.w	800c4a8 <_scanf_float+0x80>
 800c72a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c72e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c732:	463a      	mov	r2, r7
 800c734:	4640      	mov	r0, r8
 800c736:	4798      	blx	r3
 800c738:	6923      	ldr	r3, [r4, #16]
 800c73a:	3b01      	subs	r3, #1
 800c73c:	6123      	str	r3, [r4, #16]
 800c73e:	e7f1      	b.n	800c724 <_scanf_float+0x2fc>
 800c740:	46aa      	mov	sl, r5
 800c742:	9602      	str	r6, [sp, #8]
 800c744:	e7df      	b.n	800c706 <_scanf_float+0x2de>
 800c746:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c74a:	6923      	ldr	r3, [r4, #16]
 800c74c:	2965      	cmp	r1, #101	; 0x65
 800c74e:	f103 33ff 	add.w	r3, r3, #4294967295
 800c752:	f106 35ff 	add.w	r5, r6, #4294967295
 800c756:	6123      	str	r3, [r4, #16]
 800c758:	d00c      	beq.n	800c774 <_scanf_float+0x34c>
 800c75a:	2945      	cmp	r1, #69	; 0x45
 800c75c:	d00a      	beq.n	800c774 <_scanf_float+0x34c>
 800c75e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c762:	463a      	mov	r2, r7
 800c764:	4640      	mov	r0, r8
 800c766:	4798      	blx	r3
 800c768:	6923      	ldr	r3, [r4, #16]
 800c76a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c76e:	3b01      	subs	r3, #1
 800c770:	1eb5      	subs	r5, r6, #2
 800c772:	6123      	str	r3, [r4, #16]
 800c774:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c778:	463a      	mov	r2, r7
 800c77a:	4640      	mov	r0, r8
 800c77c:	4798      	blx	r3
 800c77e:	462e      	mov	r6, r5
 800c780:	6825      	ldr	r5, [r4, #0]
 800c782:	f015 0510 	ands.w	r5, r5, #16
 800c786:	d159      	bne.n	800c83c <_scanf_float+0x414>
 800c788:	7035      	strb	r5, [r6, #0]
 800c78a:	6823      	ldr	r3, [r4, #0]
 800c78c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c794:	d11b      	bne.n	800c7ce <_scanf_float+0x3a6>
 800c796:	9b01      	ldr	r3, [sp, #4]
 800c798:	454b      	cmp	r3, r9
 800c79a:	eba3 0209 	sub.w	r2, r3, r9
 800c79e:	d123      	bne.n	800c7e8 <_scanf_float+0x3c0>
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	4659      	mov	r1, fp
 800c7a4:	4640      	mov	r0, r8
 800c7a6:	f000 ff85 	bl	800d6b4 <_strtod_r>
 800c7aa:	6822      	ldr	r2, [r4, #0]
 800c7ac:	9b03      	ldr	r3, [sp, #12]
 800c7ae:	f012 0f02 	tst.w	r2, #2
 800c7b2:	ec57 6b10 	vmov	r6, r7, d0
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	d021      	beq.n	800c7fe <_scanf_float+0x3d6>
 800c7ba:	9903      	ldr	r1, [sp, #12]
 800c7bc:	1d1a      	adds	r2, r3, #4
 800c7be:	600a      	str	r2, [r1, #0]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	e9c3 6700 	strd	r6, r7, [r3]
 800c7c6:	68e3      	ldr	r3, [r4, #12]
 800c7c8:	3301      	adds	r3, #1
 800c7ca:	60e3      	str	r3, [r4, #12]
 800c7cc:	e66d      	b.n	800c4aa <_scanf_float+0x82>
 800c7ce:	9b04      	ldr	r3, [sp, #16]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d0e5      	beq.n	800c7a0 <_scanf_float+0x378>
 800c7d4:	9905      	ldr	r1, [sp, #20]
 800c7d6:	230a      	movs	r3, #10
 800c7d8:	462a      	mov	r2, r5
 800c7da:	3101      	adds	r1, #1
 800c7dc:	4640      	mov	r0, r8
 800c7de:	f000 fff1 	bl	800d7c4 <_strtol_r>
 800c7e2:	9b04      	ldr	r3, [sp, #16]
 800c7e4:	9e05      	ldr	r6, [sp, #20]
 800c7e6:	1ac2      	subs	r2, r0, r3
 800c7e8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c7ec:	429e      	cmp	r6, r3
 800c7ee:	bf28      	it	cs
 800c7f0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c7f4:	4912      	ldr	r1, [pc, #72]	; (800c840 <_scanf_float+0x418>)
 800c7f6:	4630      	mov	r0, r6
 800c7f8:	f000 f8a6 	bl	800c948 <siprintf>
 800c7fc:	e7d0      	b.n	800c7a0 <_scanf_float+0x378>
 800c7fe:	9903      	ldr	r1, [sp, #12]
 800c800:	f012 0f04 	tst.w	r2, #4
 800c804:	f103 0204 	add.w	r2, r3, #4
 800c808:	600a      	str	r2, [r1, #0]
 800c80a:	d1d9      	bne.n	800c7c0 <_scanf_float+0x398>
 800c80c:	f8d3 8000 	ldr.w	r8, [r3]
 800c810:	ee10 2a10 	vmov	r2, s0
 800c814:	ee10 0a10 	vmov	r0, s0
 800c818:	463b      	mov	r3, r7
 800c81a:	4639      	mov	r1, r7
 800c81c:	f7f4 f996 	bl	8000b4c <__aeabi_dcmpun>
 800c820:	b128      	cbz	r0, 800c82e <_scanf_float+0x406>
 800c822:	4808      	ldr	r0, [pc, #32]	; (800c844 <_scanf_float+0x41c>)
 800c824:	f000 f88a 	bl	800c93c <nanf>
 800c828:	ed88 0a00 	vstr	s0, [r8]
 800c82c:	e7cb      	b.n	800c7c6 <_scanf_float+0x39e>
 800c82e:	4630      	mov	r0, r6
 800c830:	4639      	mov	r1, r7
 800c832:	f7f4 f9e9 	bl	8000c08 <__aeabi_d2f>
 800c836:	f8c8 0000 	str.w	r0, [r8]
 800c83a:	e7c4      	b.n	800c7c6 <_scanf_float+0x39e>
 800c83c:	2500      	movs	r5, #0
 800c83e:	e634      	b.n	800c4aa <_scanf_float+0x82>
 800c840:	08011d6b 	.word	0x08011d6b
 800c844:	08011bbf 	.word	0x08011bbf

0800c848 <cleanup_glue>:
 800c848:	b538      	push	{r3, r4, r5, lr}
 800c84a:	460c      	mov	r4, r1
 800c84c:	6809      	ldr	r1, [r1, #0]
 800c84e:	4605      	mov	r5, r0
 800c850:	b109      	cbz	r1, 800c856 <cleanup_glue+0xe>
 800c852:	f7ff fff9 	bl	800c848 <cleanup_glue>
 800c856:	4621      	mov	r1, r4
 800c858:	4628      	mov	r0, r5
 800c85a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c85e:	f003 b8e7 	b.w	800fa30 <_free_r>
	...

0800c864 <_reclaim_reent>:
 800c864:	4b2c      	ldr	r3, [pc, #176]	; (800c918 <_reclaim_reent+0xb4>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	4283      	cmp	r3, r0
 800c86a:	b570      	push	{r4, r5, r6, lr}
 800c86c:	4604      	mov	r4, r0
 800c86e:	d051      	beq.n	800c914 <_reclaim_reent+0xb0>
 800c870:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c872:	b143      	cbz	r3, 800c886 <_reclaim_reent+0x22>
 800c874:	68db      	ldr	r3, [r3, #12]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d14a      	bne.n	800c910 <_reclaim_reent+0xac>
 800c87a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c87c:	6819      	ldr	r1, [r3, #0]
 800c87e:	b111      	cbz	r1, 800c886 <_reclaim_reent+0x22>
 800c880:	4620      	mov	r0, r4
 800c882:	f003 f8d5 	bl	800fa30 <_free_r>
 800c886:	6961      	ldr	r1, [r4, #20]
 800c888:	b111      	cbz	r1, 800c890 <_reclaim_reent+0x2c>
 800c88a:	4620      	mov	r0, r4
 800c88c:	f003 f8d0 	bl	800fa30 <_free_r>
 800c890:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c892:	b111      	cbz	r1, 800c89a <_reclaim_reent+0x36>
 800c894:	4620      	mov	r0, r4
 800c896:	f003 f8cb 	bl	800fa30 <_free_r>
 800c89a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c89c:	b111      	cbz	r1, 800c8a4 <_reclaim_reent+0x40>
 800c89e:	4620      	mov	r0, r4
 800c8a0:	f003 f8c6 	bl	800fa30 <_free_r>
 800c8a4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800c8a6:	b111      	cbz	r1, 800c8ae <_reclaim_reent+0x4a>
 800c8a8:	4620      	mov	r0, r4
 800c8aa:	f003 f8c1 	bl	800fa30 <_free_r>
 800c8ae:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800c8b0:	b111      	cbz	r1, 800c8b8 <_reclaim_reent+0x54>
 800c8b2:	4620      	mov	r0, r4
 800c8b4:	f003 f8bc 	bl	800fa30 <_free_r>
 800c8b8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800c8ba:	b111      	cbz	r1, 800c8c2 <_reclaim_reent+0x5e>
 800c8bc:	4620      	mov	r0, r4
 800c8be:	f003 f8b7 	bl	800fa30 <_free_r>
 800c8c2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c8c4:	b111      	cbz	r1, 800c8cc <_reclaim_reent+0x68>
 800c8c6:	4620      	mov	r0, r4
 800c8c8:	f003 f8b2 	bl	800fa30 <_free_r>
 800c8cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c8ce:	b111      	cbz	r1, 800c8d6 <_reclaim_reent+0x72>
 800c8d0:	4620      	mov	r0, r4
 800c8d2:	f003 f8ad 	bl	800fa30 <_free_r>
 800c8d6:	69a3      	ldr	r3, [r4, #24]
 800c8d8:	b1e3      	cbz	r3, 800c914 <_reclaim_reent+0xb0>
 800c8da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c8dc:	4620      	mov	r0, r4
 800c8de:	4798      	blx	r3
 800c8e0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c8e2:	b1b9      	cbz	r1, 800c914 <_reclaim_reent+0xb0>
 800c8e4:	4620      	mov	r0, r4
 800c8e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c8ea:	f7ff bfad 	b.w	800c848 <cleanup_glue>
 800c8ee:	5949      	ldr	r1, [r1, r5]
 800c8f0:	b941      	cbnz	r1, 800c904 <_reclaim_reent+0xa0>
 800c8f2:	3504      	adds	r5, #4
 800c8f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c8f6:	2d80      	cmp	r5, #128	; 0x80
 800c8f8:	68d9      	ldr	r1, [r3, #12]
 800c8fa:	d1f8      	bne.n	800c8ee <_reclaim_reent+0x8a>
 800c8fc:	4620      	mov	r0, r4
 800c8fe:	f003 f897 	bl	800fa30 <_free_r>
 800c902:	e7ba      	b.n	800c87a <_reclaim_reent+0x16>
 800c904:	680e      	ldr	r6, [r1, #0]
 800c906:	4620      	mov	r0, r4
 800c908:	f003 f892 	bl	800fa30 <_free_r>
 800c90c:	4631      	mov	r1, r6
 800c90e:	e7ef      	b.n	800c8f0 <_reclaim_reent+0x8c>
 800c910:	2500      	movs	r5, #0
 800c912:	e7ef      	b.n	800c8f4 <_reclaim_reent+0x90>
 800c914:	bd70      	pop	{r4, r5, r6, pc}
 800c916:	bf00      	nop
 800c918:	2000023c 	.word	0x2000023c

0800c91c <_sbrk_r>:
 800c91c:	b538      	push	{r3, r4, r5, lr}
 800c91e:	4d06      	ldr	r5, [pc, #24]	; (800c938 <_sbrk_r+0x1c>)
 800c920:	2300      	movs	r3, #0
 800c922:	4604      	mov	r4, r0
 800c924:	4608      	mov	r0, r1
 800c926:	602b      	str	r3, [r5, #0]
 800c928:	f7f6 f974 	bl	8002c14 <_sbrk>
 800c92c:	1c43      	adds	r3, r0, #1
 800c92e:	d102      	bne.n	800c936 <_sbrk_r+0x1a>
 800c930:	682b      	ldr	r3, [r5, #0]
 800c932:	b103      	cbz	r3, 800c936 <_sbrk_r+0x1a>
 800c934:	6023      	str	r3, [r4, #0]
 800c936:	bd38      	pop	{r3, r4, r5, pc}
 800c938:	2001325c 	.word	0x2001325c

0800c93c <nanf>:
 800c93c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c944 <nanf+0x8>
 800c940:	4770      	bx	lr
 800c942:	bf00      	nop
 800c944:	7fc00000 	.word	0x7fc00000

0800c948 <siprintf>:
 800c948:	b40e      	push	{r1, r2, r3}
 800c94a:	b500      	push	{lr}
 800c94c:	b09c      	sub	sp, #112	; 0x70
 800c94e:	ab1d      	add	r3, sp, #116	; 0x74
 800c950:	9002      	str	r0, [sp, #8]
 800c952:	9006      	str	r0, [sp, #24]
 800c954:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c958:	4809      	ldr	r0, [pc, #36]	; (800c980 <siprintf+0x38>)
 800c95a:	9107      	str	r1, [sp, #28]
 800c95c:	9104      	str	r1, [sp, #16]
 800c95e:	4909      	ldr	r1, [pc, #36]	; (800c984 <siprintf+0x3c>)
 800c960:	f853 2b04 	ldr.w	r2, [r3], #4
 800c964:	9105      	str	r1, [sp, #20]
 800c966:	6800      	ldr	r0, [r0, #0]
 800c968:	9301      	str	r3, [sp, #4]
 800c96a:	a902      	add	r1, sp, #8
 800c96c:	f003 f936 	bl	800fbdc <_svfiprintf_r>
 800c970:	9b02      	ldr	r3, [sp, #8]
 800c972:	2200      	movs	r2, #0
 800c974:	701a      	strb	r2, [r3, #0]
 800c976:	b01c      	add	sp, #112	; 0x70
 800c978:	f85d eb04 	ldr.w	lr, [sp], #4
 800c97c:	b003      	add	sp, #12
 800c97e:	4770      	bx	lr
 800c980:	2000023c 	.word	0x2000023c
 800c984:	ffff0208 	.word	0xffff0208

0800c988 <siscanf>:
 800c988:	b40e      	push	{r1, r2, r3}
 800c98a:	b510      	push	{r4, lr}
 800c98c:	b09f      	sub	sp, #124	; 0x7c
 800c98e:	ac21      	add	r4, sp, #132	; 0x84
 800c990:	f44f 7101 	mov.w	r1, #516	; 0x204
 800c994:	f854 2b04 	ldr.w	r2, [r4], #4
 800c998:	9201      	str	r2, [sp, #4]
 800c99a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800c99e:	9004      	str	r0, [sp, #16]
 800c9a0:	9008      	str	r0, [sp, #32]
 800c9a2:	f7f3 fc1f 	bl	80001e4 <strlen>
 800c9a6:	4b0c      	ldr	r3, [pc, #48]	; (800c9d8 <siscanf+0x50>)
 800c9a8:	9005      	str	r0, [sp, #20]
 800c9aa:	9009      	str	r0, [sp, #36]	; 0x24
 800c9ac:	930d      	str	r3, [sp, #52]	; 0x34
 800c9ae:	480b      	ldr	r0, [pc, #44]	; (800c9dc <siscanf+0x54>)
 800c9b0:	9a01      	ldr	r2, [sp, #4]
 800c9b2:	6800      	ldr	r0, [r0, #0]
 800c9b4:	9403      	str	r4, [sp, #12]
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	9311      	str	r3, [sp, #68]	; 0x44
 800c9ba:	9316      	str	r3, [sp, #88]	; 0x58
 800c9bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c9c0:	f8ad 301e 	strh.w	r3, [sp, #30]
 800c9c4:	a904      	add	r1, sp, #16
 800c9c6:	4623      	mov	r3, r4
 800c9c8:	f003 fa62 	bl	800fe90 <__ssvfiscanf_r>
 800c9cc:	b01f      	add	sp, #124	; 0x7c
 800c9ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9d2:	b003      	add	sp, #12
 800c9d4:	4770      	bx	lr
 800c9d6:	bf00      	nop
 800c9d8:	0800ca03 	.word	0x0800ca03
 800c9dc:	2000023c 	.word	0x2000023c

0800c9e0 <__sread>:
 800c9e0:	b510      	push	{r4, lr}
 800c9e2:	460c      	mov	r4, r1
 800c9e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9e8:	f003 fd1c 	bl	8010424 <_read_r>
 800c9ec:	2800      	cmp	r0, #0
 800c9ee:	bfab      	itete	ge
 800c9f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c9f2:	89a3      	ldrhlt	r3, [r4, #12]
 800c9f4:	181b      	addge	r3, r3, r0
 800c9f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c9fa:	bfac      	ite	ge
 800c9fc:	6563      	strge	r3, [r4, #84]	; 0x54
 800c9fe:	81a3      	strhlt	r3, [r4, #12]
 800ca00:	bd10      	pop	{r4, pc}

0800ca02 <__seofread>:
 800ca02:	2000      	movs	r0, #0
 800ca04:	4770      	bx	lr

0800ca06 <__swrite>:
 800ca06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca0a:	461f      	mov	r7, r3
 800ca0c:	898b      	ldrh	r3, [r1, #12]
 800ca0e:	05db      	lsls	r3, r3, #23
 800ca10:	4605      	mov	r5, r0
 800ca12:	460c      	mov	r4, r1
 800ca14:	4616      	mov	r6, r2
 800ca16:	d505      	bpl.n	800ca24 <__swrite+0x1e>
 800ca18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca1c:	2302      	movs	r3, #2
 800ca1e:	2200      	movs	r2, #0
 800ca20:	f002 fa76 	bl	800ef10 <_lseek_r>
 800ca24:	89a3      	ldrh	r3, [r4, #12]
 800ca26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ca2e:	81a3      	strh	r3, [r4, #12]
 800ca30:	4632      	mov	r2, r6
 800ca32:	463b      	mov	r3, r7
 800ca34:	4628      	mov	r0, r5
 800ca36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca3a:	f000 bf21 	b.w	800d880 <_write_r>

0800ca3e <__sseek>:
 800ca3e:	b510      	push	{r4, lr}
 800ca40:	460c      	mov	r4, r1
 800ca42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca46:	f002 fa63 	bl	800ef10 <_lseek_r>
 800ca4a:	1c43      	adds	r3, r0, #1
 800ca4c:	89a3      	ldrh	r3, [r4, #12]
 800ca4e:	bf15      	itete	ne
 800ca50:	6560      	strne	r0, [r4, #84]	; 0x54
 800ca52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ca56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ca5a:	81a3      	strheq	r3, [r4, #12]
 800ca5c:	bf18      	it	ne
 800ca5e:	81a3      	strhne	r3, [r4, #12]
 800ca60:	bd10      	pop	{r4, pc}

0800ca62 <__sclose>:
 800ca62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca66:	f000 bf93 	b.w	800d990 <_close_r>

0800ca6a <sulp>:
 800ca6a:	b570      	push	{r4, r5, r6, lr}
 800ca6c:	4604      	mov	r4, r0
 800ca6e:	460d      	mov	r5, r1
 800ca70:	ec45 4b10 	vmov	d0, r4, r5
 800ca74:	4616      	mov	r6, r2
 800ca76:	f002 fe75 	bl	800f764 <__ulp>
 800ca7a:	ec51 0b10 	vmov	r0, r1, d0
 800ca7e:	b17e      	cbz	r6, 800caa0 <sulp+0x36>
 800ca80:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ca84:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	dd09      	ble.n	800caa0 <sulp+0x36>
 800ca8c:	051b      	lsls	r3, r3, #20
 800ca8e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ca92:	2400      	movs	r4, #0
 800ca94:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ca98:	4622      	mov	r2, r4
 800ca9a:	462b      	mov	r3, r5
 800ca9c:	f7f3 fdbc 	bl	8000618 <__aeabi_dmul>
 800caa0:	bd70      	pop	{r4, r5, r6, pc}
 800caa2:	0000      	movs	r0, r0
 800caa4:	0000      	movs	r0, r0
	...

0800caa8 <_strtod_l>:
 800caa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caac:	ed2d 8b02 	vpush	{d8}
 800cab0:	b09d      	sub	sp, #116	; 0x74
 800cab2:	461f      	mov	r7, r3
 800cab4:	2300      	movs	r3, #0
 800cab6:	9318      	str	r3, [sp, #96]	; 0x60
 800cab8:	4ba2      	ldr	r3, [pc, #648]	; (800cd44 <_strtod_l+0x29c>)
 800caba:	9213      	str	r2, [sp, #76]	; 0x4c
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	9305      	str	r3, [sp, #20]
 800cac0:	4604      	mov	r4, r0
 800cac2:	4618      	mov	r0, r3
 800cac4:	4688      	mov	r8, r1
 800cac6:	f7f3 fb8d 	bl	80001e4 <strlen>
 800caca:	f04f 0a00 	mov.w	sl, #0
 800cace:	4605      	mov	r5, r0
 800cad0:	f04f 0b00 	mov.w	fp, #0
 800cad4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cad8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cada:	781a      	ldrb	r2, [r3, #0]
 800cadc:	2a2b      	cmp	r2, #43	; 0x2b
 800cade:	d04e      	beq.n	800cb7e <_strtod_l+0xd6>
 800cae0:	d83b      	bhi.n	800cb5a <_strtod_l+0xb2>
 800cae2:	2a0d      	cmp	r2, #13
 800cae4:	d834      	bhi.n	800cb50 <_strtod_l+0xa8>
 800cae6:	2a08      	cmp	r2, #8
 800cae8:	d834      	bhi.n	800cb54 <_strtod_l+0xac>
 800caea:	2a00      	cmp	r2, #0
 800caec:	d03e      	beq.n	800cb6c <_strtod_l+0xc4>
 800caee:	2300      	movs	r3, #0
 800caf0:	930a      	str	r3, [sp, #40]	; 0x28
 800caf2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800caf4:	7833      	ldrb	r3, [r6, #0]
 800caf6:	2b30      	cmp	r3, #48	; 0x30
 800caf8:	f040 80b0 	bne.w	800cc5c <_strtod_l+0x1b4>
 800cafc:	7873      	ldrb	r3, [r6, #1]
 800cafe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cb02:	2b58      	cmp	r3, #88	; 0x58
 800cb04:	d168      	bne.n	800cbd8 <_strtod_l+0x130>
 800cb06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb08:	9301      	str	r3, [sp, #4]
 800cb0a:	ab18      	add	r3, sp, #96	; 0x60
 800cb0c:	9702      	str	r7, [sp, #8]
 800cb0e:	9300      	str	r3, [sp, #0]
 800cb10:	4a8d      	ldr	r2, [pc, #564]	; (800cd48 <_strtod_l+0x2a0>)
 800cb12:	ab19      	add	r3, sp, #100	; 0x64
 800cb14:	a917      	add	r1, sp, #92	; 0x5c
 800cb16:	4620      	mov	r0, r4
 800cb18:	f001 feee 	bl	800e8f8 <__gethex>
 800cb1c:	f010 0707 	ands.w	r7, r0, #7
 800cb20:	4605      	mov	r5, r0
 800cb22:	d005      	beq.n	800cb30 <_strtod_l+0x88>
 800cb24:	2f06      	cmp	r7, #6
 800cb26:	d12c      	bne.n	800cb82 <_strtod_l+0xda>
 800cb28:	3601      	adds	r6, #1
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	9617      	str	r6, [sp, #92]	; 0x5c
 800cb2e:	930a      	str	r3, [sp, #40]	; 0x28
 800cb30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	f040 8590 	bne.w	800d658 <_strtod_l+0xbb0>
 800cb38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb3a:	b1eb      	cbz	r3, 800cb78 <_strtod_l+0xd0>
 800cb3c:	4652      	mov	r2, sl
 800cb3e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cb42:	ec43 2b10 	vmov	d0, r2, r3
 800cb46:	b01d      	add	sp, #116	; 0x74
 800cb48:	ecbd 8b02 	vpop	{d8}
 800cb4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb50:	2a20      	cmp	r2, #32
 800cb52:	d1cc      	bne.n	800caee <_strtod_l+0x46>
 800cb54:	3301      	adds	r3, #1
 800cb56:	9317      	str	r3, [sp, #92]	; 0x5c
 800cb58:	e7be      	b.n	800cad8 <_strtod_l+0x30>
 800cb5a:	2a2d      	cmp	r2, #45	; 0x2d
 800cb5c:	d1c7      	bne.n	800caee <_strtod_l+0x46>
 800cb5e:	2201      	movs	r2, #1
 800cb60:	920a      	str	r2, [sp, #40]	; 0x28
 800cb62:	1c5a      	adds	r2, r3, #1
 800cb64:	9217      	str	r2, [sp, #92]	; 0x5c
 800cb66:	785b      	ldrb	r3, [r3, #1]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d1c2      	bne.n	800caf2 <_strtod_l+0x4a>
 800cb6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cb6e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	f040 856e 	bne.w	800d654 <_strtod_l+0xbac>
 800cb78:	4652      	mov	r2, sl
 800cb7a:	465b      	mov	r3, fp
 800cb7c:	e7e1      	b.n	800cb42 <_strtod_l+0x9a>
 800cb7e:	2200      	movs	r2, #0
 800cb80:	e7ee      	b.n	800cb60 <_strtod_l+0xb8>
 800cb82:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cb84:	b13a      	cbz	r2, 800cb96 <_strtod_l+0xee>
 800cb86:	2135      	movs	r1, #53	; 0x35
 800cb88:	a81a      	add	r0, sp, #104	; 0x68
 800cb8a:	f002 fef6 	bl	800f97a <__copybits>
 800cb8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cb90:	4620      	mov	r0, r4
 800cb92:	f002 fab5 	bl	800f100 <_Bfree>
 800cb96:	3f01      	subs	r7, #1
 800cb98:	2f04      	cmp	r7, #4
 800cb9a:	d806      	bhi.n	800cbaa <_strtod_l+0x102>
 800cb9c:	e8df f007 	tbb	[pc, r7]
 800cba0:	1714030a 	.word	0x1714030a
 800cba4:	0a          	.byte	0x0a
 800cba5:	00          	.byte	0x00
 800cba6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800cbaa:	0728      	lsls	r0, r5, #28
 800cbac:	d5c0      	bpl.n	800cb30 <_strtod_l+0x88>
 800cbae:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800cbb2:	e7bd      	b.n	800cb30 <_strtod_l+0x88>
 800cbb4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800cbb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800cbba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cbbe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800cbc2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cbc6:	e7f0      	b.n	800cbaa <_strtod_l+0x102>
 800cbc8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800cd4c <_strtod_l+0x2a4>
 800cbcc:	e7ed      	b.n	800cbaa <_strtod_l+0x102>
 800cbce:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800cbd2:	f04f 3aff 	mov.w	sl, #4294967295
 800cbd6:	e7e8      	b.n	800cbaa <_strtod_l+0x102>
 800cbd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cbda:	1c5a      	adds	r2, r3, #1
 800cbdc:	9217      	str	r2, [sp, #92]	; 0x5c
 800cbde:	785b      	ldrb	r3, [r3, #1]
 800cbe0:	2b30      	cmp	r3, #48	; 0x30
 800cbe2:	d0f9      	beq.n	800cbd8 <_strtod_l+0x130>
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d0a3      	beq.n	800cb30 <_strtod_l+0x88>
 800cbe8:	2301      	movs	r3, #1
 800cbea:	f04f 0900 	mov.w	r9, #0
 800cbee:	9304      	str	r3, [sp, #16]
 800cbf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cbf2:	9308      	str	r3, [sp, #32]
 800cbf4:	f8cd 901c 	str.w	r9, [sp, #28]
 800cbf8:	464f      	mov	r7, r9
 800cbfa:	220a      	movs	r2, #10
 800cbfc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800cbfe:	7806      	ldrb	r6, [r0, #0]
 800cc00:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800cc04:	b2d9      	uxtb	r1, r3
 800cc06:	2909      	cmp	r1, #9
 800cc08:	d92a      	bls.n	800cc60 <_strtod_l+0x1b8>
 800cc0a:	9905      	ldr	r1, [sp, #20]
 800cc0c:	462a      	mov	r2, r5
 800cc0e:	f003 fc9f 	bl	8010550 <strncmp>
 800cc12:	b398      	cbz	r0, 800cc7c <_strtod_l+0x1d4>
 800cc14:	2000      	movs	r0, #0
 800cc16:	4632      	mov	r2, r6
 800cc18:	463d      	mov	r5, r7
 800cc1a:	9005      	str	r0, [sp, #20]
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	2a65      	cmp	r2, #101	; 0x65
 800cc20:	d001      	beq.n	800cc26 <_strtod_l+0x17e>
 800cc22:	2a45      	cmp	r2, #69	; 0x45
 800cc24:	d118      	bne.n	800cc58 <_strtod_l+0x1b0>
 800cc26:	b91d      	cbnz	r5, 800cc30 <_strtod_l+0x188>
 800cc28:	9a04      	ldr	r2, [sp, #16]
 800cc2a:	4302      	orrs	r2, r0
 800cc2c:	d09e      	beq.n	800cb6c <_strtod_l+0xc4>
 800cc2e:	2500      	movs	r5, #0
 800cc30:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800cc34:	f108 0201 	add.w	r2, r8, #1
 800cc38:	9217      	str	r2, [sp, #92]	; 0x5c
 800cc3a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800cc3e:	2a2b      	cmp	r2, #43	; 0x2b
 800cc40:	d075      	beq.n	800cd2e <_strtod_l+0x286>
 800cc42:	2a2d      	cmp	r2, #45	; 0x2d
 800cc44:	d07b      	beq.n	800cd3e <_strtod_l+0x296>
 800cc46:	f04f 0c00 	mov.w	ip, #0
 800cc4a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800cc4e:	2909      	cmp	r1, #9
 800cc50:	f240 8082 	bls.w	800cd58 <_strtod_l+0x2b0>
 800cc54:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cc58:	2600      	movs	r6, #0
 800cc5a:	e09d      	b.n	800cd98 <_strtod_l+0x2f0>
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	e7c4      	b.n	800cbea <_strtod_l+0x142>
 800cc60:	2f08      	cmp	r7, #8
 800cc62:	bfd8      	it	le
 800cc64:	9907      	ldrle	r1, [sp, #28]
 800cc66:	f100 0001 	add.w	r0, r0, #1
 800cc6a:	bfda      	itte	le
 800cc6c:	fb02 3301 	mlale	r3, r2, r1, r3
 800cc70:	9307      	strle	r3, [sp, #28]
 800cc72:	fb02 3909 	mlagt	r9, r2, r9, r3
 800cc76:	3701      	adds	r7, #1
 800cc78:	9017      	str	r0, [sp, #92]	; 0x5c
 800cc7a:	e7bf      	b.n	800cbfc <_strtod_l+0x154>
 800cc7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc7e:	195a      	adds	r2, r3, r5
 800cc80:	9217      	str	r2, [sp, #92]	; 0x5c
 800cc82:	5d5a      	ldrb	r2, [r3, r5]
 800cc84:	2f00      	cmp	r7, #0
 800cc86:	d037      	beq.n	800ccf8 <_strtod_l+0x250>
 800cc88:	9005      	str	r0, [sp, #20]
 800cc8a:	463d      	mov	r5, r7
 800cc8c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800cc90:	2b09      	cmp	r3, #9
 800cc92:	d912      	bls.n	800ccba <_strtod_l+0x212>
 800cc94:	2301      	movs	r3, #1
 800cc96:	e7c2      	b.n	800cc1e <_strtod_l+0x176>
 800cc98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc9a:	1c5a      	adds	r2, r3, #1
 800cc9c:	9217      	str	r2, [sp, #92]	; 0x5c
 800cc9e:	785a      	ldrb	r2, [r3, #1]
 800cca0:	3001      	adds	r0, #1
 800cca2:	2a30      	cmp	r2, #48	; 0x30
 800cca4:	d0f8      	beq.n	800cc98 <_strtod_l+0x1f0>
 800cca6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ccaa:	2b08      	cmp	r3, #8
 800ccac:	f200 84d9 	bhi.w	800d662 <_strtod_l+0xbba>
 800ccb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ccb2:	9005      	str	r0, [sp, #20]
 800ccb4:	2000      	movs	r0, #0
 800ccb6:	9308      	str	r3, [sp, #32]
 800ccb8:	4605      	mov	r5, r0
 800ccba:	3a30      	subs	r2, #48	; 0x30
 800ccbc:	f100 0301 	add.w	r3, r0, #1
 800ccc0:	d014      	beq.n	800ccec <_strtod_l+0x244>
 800ccc2:	9905      	ldr	r1, [sp, #20]
 800ccc4:	4419      	add	r1, r3
 800ccc6:	9105      	str	r1, [sp, #20]
 800ccc8:	462b      	mov	r3, r5
 800ccca:	eb00 0e05 	add.w	lr, r0, r5
 800ccce:	210a      	movs	r1, #10
 800ccd0:	4573      	cmp	r3, lr
 800ccd2:	d113      	bne.n	800ccfc <_strtod_l+0x254>
 800ccd4:	182b      	adds	r3, r5, r0
 800ccd6:	2b08      	cmp	r3, #8
 800ccd8:	f105 0501 	add.w	r5, r5, #1
 800ccdc:	4405      	add	r5, r0
 800ccde:	dc1c      	bgt.n	800cd1a <_strtod_l+0x272>
 800cce0:	9907      	ldr	r1, [sp, #28]
 800cce2:	230a      	movs	r3, #10
 800cce4:	fb03 2301 	mla	r3, r3, r1, r2
 800cce8:	9307      	str	r3, [sp, #28]
 800ccea:	2300      	movs	r3, #0
 800ccec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ccee:	1c51      	adds	r1, r2, #1
 800ccf0:	9117      	str	r1, [sp, #92]	; 0x5c
 800ccf2:	7852      	ldrb	r2, [r2, #1]
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	e7c9      	b.n	800cc8c <_strtod_l+0x1e4>
 800ccf8:	4638      	mov	r0, r7
 800ccfa:	e7d2      	b.n	800cca2 <_strtod_l+0x1fa>
 800ccfc:	2b08      	cmp	r3, #8
 800ccfe:	dc04      	bgt.n	800cd0a <_strtod_l+0x262>
 800cd00:	9e07      	ldr	r6, [sp, #28]
 800cd02:	434e      	muls	r6, r1
 800cd04:	9607      	str	r6, [sp, #28]
 800cd06:	3301      	adds	r3, #1
 800cd08:	e7e2      	b.n	800ccd0 <_strtod_l+0x228>
 800cd0a:	f103 0c01 	add.w	ip, r3, #1
 800cd0e:	f1bc 0f10 	cmp.w	ip, #16
 800cd12:	bfd8      	it	le
 800cd14:	fb01 f909 	mulle.w	r9, r1, r9
 800cd18:	e7f5      	b.n	800cd06 <_strtod_l+0x25e>
 800cd1a:	2d10      	cmp	r5, #16
 800cd1c:	bfdc      	itt	le
 800cd1e:	230a      	movle	r3, #10
 800cd20:	fb03 2909 	mlale	r9, r3, r9, r2
 800cd24:	e7e1      	b.n	800ccea <_strtod_l+0x242>
 800cd26:	2300      	movs	r3, #0
 800cd28:	9305      	str	r3, [sp, #20]
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	e77c      	b.n	800cc28 <_strtod_l+0x180>
 800cd2e:	f04f 0c00 	mov.w	ip, #0
 800cd32:	f108 0202 	add.w	r2, r8, #2
 800cd36:	9217      	str	r2, [sp, #92]	; 0x5c
 800cd38:	f898 2002 	ldrb.w	r2, [r8, #2]
 800cd3c:	e785      	b.n	800cc4a <_strtod_l+0x1a2>
 800cd3e:	f04f 0c01 	mov.w	ip, #1
 800cd42:	e7f6      	b.n	800cd32 <_strtod_l+0x28a>
 800cd44:	08011eb8 	.word	0x08011eb8
 800cd48:	08011d70 	.word	0x08011d70
 800cd4c:	7ff00000 	.word	0x7ff00000
 800cd50:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cd52:	1c51      	adds	r1, r2, #1
 800cd54:	9117      	str	r1, [sp, #92]	; 0x5c
 800cd56:	7852      	ldrb	r2, [r2, #1]
 800cd58:	2a30      	cmp	r2, #48	; 0x30
 800cd5a:	d0f9      	beq.n	800cd50 <_strtod_l+0x2a8>
 800cd5c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800cd60:	2908      	cmp	r1, #8
 800cd62:	f63f af79 	bhi.w	800cc58 <_strtod_l+0x1b0>
 800cd66:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800cd6a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cd6c:	9206      	str	r2, [sp, #24]
 800cd6e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cd70:	1c51      	adds	r1, r2, #1
 800cd72:	9117      	str	r1, [sp, #92]	; 0x5c
 800cd74:	7852      	ldrb	r2, [r2, #1]
 800cd76:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800cd7a:	2e09      	cmp	r6, #9
 800cd7c:	d937      	bls.n	800cdee <_strtod_l+0x346>
 800cd7e:	9e06      	ldr	r6, [sp, #24]
 800cd80:	1b89      	subs	r1, r1, r6
 800cd82:	2908      	cmp	r1, #8
 800cd84:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800cd88:	dc02      	bgt.n	800cd90 <_strtod_l+0x2e8>
 800cd8a:	4576      	cmp	r6, lr
 800cd8c:	bfa8      	it	ge
 800cd8e:	4676      	movge	r6, lr
 800cd90:	f1bc 0f00 	cmp.w	ip, #0
 800cd94:	d000      	beq.n	800cd98 <_strtod_l+0x2f0>
 800cd96:	4276      	negs	r6, r6
 800cd98:	2d00      	cmp	r5, #0
 800cd9a:	d14d      	bne.n	800ce38 <_strtod_l+0x390>
 800cd9c:	9904      	ldr	r1, [sp, #16]
 800cd9e:	4301      	orrs	r1, r0
 800cda0:	f47f aec6 	bne.w	800cb30 <_strtod_l+0x88>
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	f47f aee1 	bne.w	800cb6c <_strtod_l+0xc4>
 800cdaa:	2a69      	cmp	r2, #105	; 0x69
 800cdac:	d027      	beq.n	800cdfe <_strtod_l+0x356>
 800cdae:	dc24      	bgt.n	800cdfa <_strtod_l+0x352>
 800cdb0:	2a49      	cmp	r2, #73	; 0x49
 800cdb2:	d024      	beq.n	800cdfe <_strtod_l+0x356>
 800cdb4:	2a4e      	cmp	r2, #78	; 0x4e
 800cdb6:	f47f aed9 	bne.w	800cb6c <_strtod_l+0xc4>
 800cdba:	499f      	ldr	r1, [pc, #636]	; (800d038 <_strtod_l+0x590>)
 800cdbc:	a817      	add	r0, sp, #92	; 0x5c
 800cdbe:	f001 fff3 	bl	800eda8 <__match>
 800cdc2:	2800      	cmp	r0, #0
 800cdc4:	f43f aed2 	beq.w	800cb6c <_strtod_l+0xc4>
 800cdc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cdca:	781b      	ldrb	r3, [r3, #0]
 800cdcc:	2b28      	cmp	r3, #40	; 0x28
 800cdce:	d12d      	bne.n	800ce2c <_strtod_l+0x384>
 800cdd0:	499a      	ldr	r1, [pc, #616]	; (800d03c <_strtod_l+0x594>)
 800cdd2:	aa1a      	add	r2, sp, #104	; 0x68
 800cdd4:	a817      	add	r0, sp, #92	; 0x5c
 800cdd6:	f001 fffb 	bl	800edd0 <__hexnan>
 800cdda:	2805      	cmp	r0, #5
 800cddc:	d126      	bne.n	800ce2c <_strtod_l+0x384>
 800cdde:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cde0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800cde4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800cde8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800cdec:	e6a0      	b.n	800cb30 <_strtod_l+0x88>
 800cdee:	210a      	movs	r1, #10
 800cdf0:	fb01 2e0e 	mla	lr, r1, lr, r2
 800cdf4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800cdf8:	e7b9      	b.n	800cd6e <_strtod_l+0x2c6>
 800cdfa:	2a6e      	cmp	r2, #110	; 0x6e
 800cdfc:	e7db      	b.n	800cdb6 <_strtod_l+0x30e>
 800cdfe:	4990      	ldr	r1, [pc, #576]	; (800d040 <_strtod_l+0x598>)
 800ce00:	a817      	add	r0, sp, #92	; 0x5c
 800ce02:	f001 ffd1 	bl	800eda8 <__match>
 800ce06:	2800      	cmp	r0, #0
 800ce08:	f43f aeb0 	beq.w	800cb6c <_strtod_l+0xc4>
 800ce0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce0e:	498d      	ldr	r1, [pc, #564]	; (800d044 <_strtod_l+0x59c>)
 800ce10:	3b01      	subs	r3, #1
 800ce12:	a817      	add	r0, sp, #92	; 0x5c
 800ce14:	9317      	str	r3, [sp, #92]	; 0x5c
 800ce16:	f001 ffc7 	bl	800eda8 <__match>
 800ce1a:	b910      	cbnz	r0, 800ce22 <_strtod_l+0x37a>
 800ce1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce1e:	3301      	adds	r3, #1
 800ce20:	9317      	str	r3, [sp, #92]	; 0x5c
 800ce22:	f8df b230 	ldr.w	fp, [pc, #560]	; 800d054 <_strtod_l+0x5ac>
 800ce26:	f04f 0a00 	mov.w	sl, #0
 800ce2a:	e681      	b.n	800cb30 <_strtod_l+0x88>
 800ce2c:	4886      	ldr	r0, [pc, #536]	; (800d048 <_strtod_l+0x5a0>)
 800ce2e:	f003 fb0b 	bl	8010448 <nan>
 800ce32:	ec5b ab10 	vmov	sl, fp, d0
 800ce36:	e67b      	b.n	800cb30 <_strtod_l+0x88>
 800ce38:	9b05      	ldr	r3, [sp, #20]
 800ce3a:	9807      	ldr	r0, [sp, #28]
 800ce3c:	1af3      	subs	r3, r6, r3
 800ce3e:	2f00      	cmp	r7, #0
 800ce40:	bf08      	it	eq
 800ce42:	462f      	moveq	r7, r5
 800ce44:	2d10      	cmp	r5, #16
 800ce46:	9306      	str	r3, [sp, #24]
 800ce48:	46a8      	mov	r8, r5
 800ce4a:	bfa8      	it	ge
 800ce4c:	f04f 0810 	movge.w	r8, #16
 800ce50:	f7f3 fb68 	bl	8000524 <__aeabi_ui2d>
 800ce54:	2d09      	cmp	r5, #9
 800ce56:	4682      	mov	sl, r0
 800ce58:	468b      	mov	fp, r1
 800ce5a:	dd13      	ble.n	800ce84 <_strtod_l+0x3dc>
 800ce5c:	4b7b      	ldr	r3, [pc, #492]	; (800d04c <_strtod_l+0x5a4>)
 800ce5e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ce62:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ce66:	f7f3 fbd7 	bl	8000618 <__aeabi_dmul>
 800ce6a:	4682      	mov	sl, r0
 800ce6c:	4648      	mov	r0, r9
 800ce6e:	468b      	mov	fp, r1
 800ce70:	f7f3 fb58 	bl	8000524 <__aeabi_ui2d>
 800ce74:	4602      	mov	r2, r0
 800ce76:	460b      	mov	r3, r1
 800ce78:	4650      	mov	r0, sl
 800ce7a:	4659      	mov	r1, fp
 800ce7c:	f7f3 fa16 	bl	80002ac <__adddf3>
 800ce80:	4682      	mov	sl, r0
 800ce82:	468b      	mov	fp, r1
 800ce84:	2d0f      	cmp	r5, #15
 800ce86:	dc38      	bgt.n	800cefa <_strtod_l+0x452>
 800ce88:	9b06      	ldr	r3, [sp, #24]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	f43f ae50 	beq.w	800cb30 <_strtod_l+0x88>
 800ce90:	dd24      	ble.n	800cedc <_strtod_l+0x434>
 800ce92:	2b16      	cmp	r3, #22
 800ce94:	dc0b      	bgt.n	800ceae <_strtod_l+0x406>
 800ce96:	496d      	ldr	r1, [pc, #436]	; (800d04c <_strtod_l+0x5a4>)
 800ce98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ce9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cea0:	4652      	mov	r2, sl
 800cea2:	465b      	mov	r3, fp
 800cea4:	f7f3 fbb8 	bl	8000618 <__aeabi_dmul>
 800cea8:	4682      	mov	sl, r0
 800ceaa:	468b      	mov	fp, r1
 800ceac:	e640      	b.n	800cb30 <_strtod_l+0x88>
 800ceae:	9a06      	ldr	r2, [sp, #24]
 800ceb0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ceb4:	4293      	cmp	r3, r2
 800ceb6:	db20      	blt.n	800cefa <_strtod_l+0x452>
 800ceb8:	4c64      	ldr	r4, [pc, #400]	; (800d04c <_strtod_l+0x5a4>)
 800ceba:	f1c5 050f 	rsb	r5, r5, #15
 800cebe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cec2:	4652      	mov	r2, sl
 800cec4:	465b      	mov	r3, fp
 800cec6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ceca:	f7f3 fba5 	bl	8000618 <__aeabi_dmul>
 800cece:	9b06      	ldr	r3, [sp, #24]
 800ced0:	1b5d      	subs	r5, r3, r5
 800ced2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ced6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ceda:	e7e3      	b.n	800cea4 <_strtod_l+0x3fc>
 800cedc:	9b06      	ldr	r3, [sp, #24]
 800cede:	3316      	adds	r3, #22
 800cee0:	db0b      	blt.n	800cefa <_strtod_l+0x452>
 800cee2:	9b05      	ldr	r3, [sp, #20]
 800cee4:	1b9e      	subs	r6, r3, r6
 800cee6:	4b59      	ldr	r3, [pc, #356]	; (800d04c <_strtod_l+0x5a4>)
 800cee8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ceec:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cef0:	4650      	mov	r0, sl
 800cef2:	4659      	mov	r1, fp
 800cef4:	f7f3 fcba 	bl	800086c <__aeabi_ddiv>
 800cef8:	e7d6      	b.n	800cea8 <_strtod_l+0x400>
 800cefa:	9b06      	ldr	r3, [sp, #24]
 800cefc:	eba5 0808 	sub.w	r8, r5, r8
 800cf00:	4498      	add	r8, r3
 800cf02:	f1b8 0f00 	cmp.w	r8, #0
 800cf06:	dd74      	ble.n	800cff2 <_strtod_l+0x54a>
 800cf08:	f018 030f 	ands.w	r3, r8, #15
 800cf0c:	d00a      	beq.n	800cf24 <_strtod_l+0x47c>
 800cf0e:	494f      	ldr	r1, [pc, #316]	; (800d04c <_strtod_l+0x5a4>)
 800cf10:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cf14:	4652      	mov	r2, sl
 800cf16:	465b      	mov	r3, fp
 800cf18:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf1c:	f7f3 fb7c 	bl	8000618 <__aeabi_dmul>
 800cf20:	4682      	mov	sl, r0
 800cf22:	468b      	mov	fp, r1
 800cf24:	f038 080f 	bics.w	r8, r8, #15
 800cf28:	d04f      	beq.n	800cfca <_strtod_l+0x522>
 800cf2a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800cf2e:	dd22      	ble.n	800cf76 <_strtod_l+0x4ce>
 800cf30:	2500      	movs	r5, #0
 800cf32:	462e      	mov	r6, r5
 800cf34:	9507      	str	r5, [sp, #28]
 800cf36:	9505      	str	r5, [sp, #20]
 800cf38:	2322      	movs	r3, #34	; 0x22
 800cf3a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800d054 <_strtod_l+0x5ac>
 800cf3e:	6023      	str	r3, [r4, #0]
 800cf40:	f04f 0a00 	mov.w	sl, #0
 800cf44:	9b07      	ldr	r3, [sp, #28]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	f43f adf2 	beq.w	800cb30 <_strtod_l+0x88>
 800cf4c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cf4e:	4620      	mov	r0, r4
 800cf50:	f002 f8d6 	bl	800f100 <_Bfree>
 800cf54:	9905      	ldr	r1, [sp, #20]
 800cf56:	4620      	mov	r0, r4
 800cf58:	f002 f8d2 	bl	800f100 <_Bfree>
 800cf5c:	4631      	mov	r1, r6
 800cf5e:	4620      	mov	r0, r4
 800cf60:	f002 f8ce 	bl	800f100 <_Bfree>
 800cf64:	9907      	ldr	r1, [sp, #28]
 800cf66:	4620      	mov	r0, r4
 800cf68:	f002 f8ca 	bl	800f100 <_Bfree>
 800cf6c:	4629      	mov	r1, r5
 800cf6e:	4620      	mov	r0, r4
 800cf70:	f002 f8c6 	bl	800f100 <_Bfree>
 800cf74:	e5dc      	b.n	800cb30 <_strtod_l+0x88>
 800cf76:	4b36      	ldr	r3, [pc, #216]	; (800d050 <_strtod_l+0x5a8>)
 800cf78:	9304      	str	r3, [sp, #16]
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800cf80:	4650      	mov	r0, sl
 800cf82:	4659      	mov	r1, fp
 800cf84:	4699      	mov	r9, r3
 800cf86:	f1b8 0f01 	cmp.w	r8, #1
 800cf8a:	dc21      	bgt.n	800cfd0 <_strtod_l+0x528>
 800cf8c:	b10b      	cbz	r3, 800cf92 <_strtod_l+0x4ea>
 800cf8e:	4682      	mov	sl, r0
 800cf90:	468b      	mov	fp, r1
 800cf92:	4b2f      	ldr	r3, [pc, #188]	; (800d050 <_strtod_l+0x5a8>)
 800cf94:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800cf98:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800cf9c:	4652      	mov	r2, sl
 800cf9e:	465b      	mov	r3, fp
 800cfa0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800cfa4:	f7f3 fb38 	bl	8000618 <__aeabi_dmul>
 800cfa8:	4b2a      	ldr	r3, [pc, #168]	; (800d054 <_strtod_l+0x5ac>)
 800cfaa:	460a      	mov	r2, r1
 800cfac:	400b      	ands	r3, r1
 800cfae:	492a      	ldr	r1, [pc, #168]	; (800d058 <_strtod_l+0x5b0>)
 800cfb0:	428b      	cmp	r3, r1
 800cfb2:	4682      	mov	sl, r0
 800cfb4:	d8bc      	bhi.n	800cf30 <_strtod_l+0x488>
 800cfb6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cfba:	428b      	cmp	r3, r1
 800cfbc:	bf86      	itte	hi
 800cfbe:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800d05c <_strtod_l+0x5b4>
 800cfc2:	f04f 3aff 	movhi.w	sl, #4294967295
 800cfc6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800cfca:	2300      	movs	r3, #0
 800cfcc:	9304      	str	r3, [sp, #16]
 800cfce:	e084      	b.n	800d0da <_strtod_l+0x632>
 800cfd0:	f018 0f01 	tst.w	r8, #1
 800cfd4:	d005      	beq.n	800cfe2 <_strtod_l+0x53a>
 800cfd6:	9b04      	ldr	r3, [sp, #16]
 800cfd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfdc:	f7f3 fb1c 	bl	8000618 <__aeabi_dmul>
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	9a04      	ldr	r2, [sp, #16]
 800cfe4:	3208      	adds	r2, #8
 800cfe6:	f109 0901 	add.w	r9, r9, #1
 800cfea:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cfee:	9204      	str	r2, [sp, #16]
 800cff0:	e7c9      	b.n	800cf86 <_strtod_l+0x4de>
 800cff2:	d0ea      	beq.n	800cfca <_strtod_l+0x522>
 800cff4:	f1c8 0800 	rsb	r8, r8, #0
 800cff8:	f018 020f 	ands.w	r2, r8, #15
 800cffc:	d00a      	beq.n	800d014 <_strtod_l+0x56c>
 800cffe:	4b13      	ldr	r3, [pc, #76]	; (800d04c <_strtod_l+0x5a4>)
 800d000:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d004:	4650      	mov	r0, sl
 800d006:	4659      	mov	r1, fp
 800d008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d00c:	f7f3 fc2e 	bl	800086c <__aeabi_ddiv>
 800d010:	4682      	mov	sl, r0
 800d012:	468b      	mov	fp, r1
 800d014:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d018:	d0d7      	beq.n	800cfca <_strtod_l+0x522>
 800d01a:	f1b8 0f1f 	cmp.w	r8, #31
 800d01e:	dd1f      	ble.n	800d060 <_strtod_l+0x5b8>
 800d020:	2500      	movs	r5, #0
 800d022:	462e      	mov	r6, r5
 800d024:	9507      	str	r5, [sp, #28]
 800d026:	9505      	str	r5, [sp, #20]
 800d028:	2322      	movs	r3, #34	; 0x22
 800d02a:	f04f 0a00 	mov.w	sl, #0
 800d02e:	f04f 0b00 	mov.w	fp, #0
 800d032:	6023      	str	r3, [r4, #0]
 800d034:	e786      	b.n	800cf44 <_strtod_l+0x49c>
 800d036:	bf00      	nop
 800d038:	08011d46 	.word	0x08011d46
 800d03c:	08011d84 	.word	0x08011d84
 800d040:	08011d3e 	.word	0x08011d3e
 800d044:	08011dc3 	.word	0x08011dc3
 800d048:	08011bbf 	.word	0x08011bbf
 800d04c:	08011f50 	.word	0x08011f50
 800d050:	08011f28 	.word	0x08011f28
 800d054:	7ff00000 	.word	0x7ff00000
 800d058:	7ca00000 	.word	0x7ca00000
 800d05c:	7fefffff 	.word	0x7fefffff
 800d060:	f018 0310 	ands.w	r3, r8, #16
 800d064:	bf18      	it	ne
 800d066:	236a      	movne	r3, #106	; 0x6a
 800d068:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800d418 <_strtod_l+0x970>
 800d06c:	9304      	str	r3, [sp, #16]
 800d06e:	4650      	mov	r0, sl
 800d070:	4659      	mov	r1, fp
 800d072:	2300      	movs	r3, #0
 800d074:	f018 0f01 	tst.w	r8, #1
 800d078:	d004      	beq.n	800d084 <_strtod_l+0x5dc>
 800d07a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d07e:	f7f3 facb 	bl	8000618 <__aeabi_dmul>
 800d082:	2301      	movs	r3, #1
 800d084:	ea5f 0868 	movs.w	r8, r8, asr #1
 800d088:	f109 0908 	add.w	r9, r9, #8
 800d08c:	d1f2      	bne.n	800d074 <_strtod_l+0x5cc>
 800d08e:	b10b      	cbz	r3, 800d094 <_strtod_l+0x5ec>
 800d090:	4682      	mov	sl, r0
 800d092:	468b      	mov	fp, r1
 800d094:	9b04      	ldr	r3, [sp, #16]
 800d096:	b1c3      	cbz	r3, 800d0ca <_strtod_l+0x622>
 800d098:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d09c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	4659      	mov	r1, fp
 800d0a4:	dd11      	ble.n	800d0ca <_strtod_l+0x622>
 800d0a6:	2b1f      	cmp	r3, #31
 800d0a8:	f340 8124 	ble.w	800d2f4 <_strtod_l+0x84c>
 800d0ac:	2b34      	cmp	r3, #52	; 0x34
 800d0ae:	bfde      	ittt	le
 800d0b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800d0b4:	f04f 33ff 	movle.w	r3, #4294967295
 800d0b8:	fa03 f202 	lslle.w	r2, r3, r2
 800d0bc:	f04f 0a00 	mov.w	sl, #0
 800d0c0:	bfcc      	ite	gt
 800d0c2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d0c6:	ea02 0b01 	andle.w	fp, r2, r1
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	4650      	mov	r0, sl
 800d0d0:	4659      	mov	r1, fp
 800d0d2:	f7f3 fd09 	bl	8000ae8 <__aeabi_dcmpeq>
 800d0d6:	2800      	cmp	r0, #0
 800d0d8:	d1a2      	bne.n	800d020 <_strtod_l+0x578>
 800d0da:	9b07      	ldr	r3, [sp, #28]
 800d0dc:	9300      	str	r3, [sp, #0]
 800d0de:	9908      	ldr	r1, [sp, #32]
 800d0e0:	462b      	mov	r3, r5
 800d0e2:	463a      	mov	r2, r7
 800d0e4:	4620      	mov	r0, r4
 800d0e6:	f002 f873 	bl	800f1d0 <__s2b>
 800d0ea:	9007      	str	r0, [sp, #28]
 800d0ec:	2800      	cmp	r0, #0
 800d0ee:	f43f af1f 	beq.w	800cf30 <_strtod_l+0x488>
 800d0f2:	9b05      	ldr	r3, [sp, #20]
 800d0f4:	1b9e      	subs	r6, r3, r6
 800d0f6:	9b06      	ldr	r3, [sp, #24]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	bfb4      	ite	lt
 800d0fc:	4633      	movlt	r3, r6
 800d0fe:	2300      	movge	r3, #0
 800d100:	930c      	str	r3, [sp, #48]	; 0x30
 800d102:	9b06      	ldr	r3, [sp, #24]
 800d104:	2500      	movs	r5, #0
 800d106:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d10a:	9312      	str	r3, [sp, #72]	; 0x48
 800d10c:	462e      	mov	r6, r5
 800d10e:	9b07      	ldr	r3, [sp, #28]
 800d110:	4620      	mov	r0, r4
 800d112:	6859      	ldr	r1, [r3, #4]
 800d114:	f001 ffb4 	bl	800f080 <_Balloc>
 800d118:	9005      	str	r0, [sp, #20]
 800d11a:	2800      	cmp	r0, #0
 800d11c:	f43f af0c 	beq.w	800cf38 <_strtod_l+0x490>
 800d120:	9b07      	ldr	r3, [sp, #28]
 800d122:	691a      	ldr	r2, [r3, #16]
 800d124:	3202      	adds	r2, #2
 800d126:	f103 010c 	add.w	r1, r3, #12
 800d12a:	0092      	lsls	r2, r2, #2
 800d12c:	300c      	adds	r0, #12
 800d12e:	f7fe fb0c 	bl	800b74a <memcpy>
 800d132:	ec4b ab10 	vmov	d0, sl, fp
 800d136:	aa1a      	add	r2, sp, #104	; 0x68
 800d138:	a919      	add	r1, sp, #100	; 0x64
 800d13a:	4620      	mov	r0, r4
 800d13c:	f002 fb8e 	bl	800f85c <__d2b>
 800d140:	ec4b ab18 	vmov	d8, sl, fp
 800d144:	9018      	str	r0, [sp, #96]	; 0x60
 800d146:	2800      	cmp	r0, #0
 800d148:	f43f aef6 	beq.w	800cf38 <_strtod_l+0x490>
 800d14c:	2101      	movs	r1, #1
 800d14e:	4620      	mov	r0, r4
 800d150:	f002 f8d8 	bl	800f304 <__i2b>
 800d154:	4606      	mov	r6, r0
 800d156:	2800      	cmp	r0, #0
 800d158:	f43f aeee 	beq.w	800cf38 <_strtod_l+0x490>
 800d15c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d15e:	9904      	ldr	r1, [sp, #16]
 800d160:	2b00      	cmp	r3, #0
 800d162:	bfab      	itete	ge
 800d164:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800d166:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800d168:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800d16a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800d16e:	bfac      	ite	ge
 800d170:	eb03 0902 	addge.w	r9, r3, r2
 800d174:	1ad7      	sublt	r7, r2, r3
 800d176:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d178:	eba3 0801 	sub.w	r8, r3, r1
 800d17c:	4490      	add	r8, r2
 800d17e:	4ba1      	ldr	r3, [pc, #644]	; (800d404 <_strtod_l+0x95c>)
 800d180:	f108 38ff 	add.w	r8, r8, #4294967295
 800d184:	4598      	cmp	r8, r3
 800d186:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d18a:	f280 80c7 	bge.w	800d31c <_strtod_l+0x874>
 800d18e:	eba3 0308 	sub.w	r3, r3, r8
 800d192:	2b1f      	cmp	r3, #31
 800d194:	eba2 0203 	sub.w	r2, r2, r3
 800d198:	f04f 0101 	mov.w	r1, #1
 800d19c:	f300 80b1 	bgt.w	800d302 <_strtod_l+0x85a>
 800d1a0:	fa01 f303 	lsl.w	r3, r1, r3
 800d1a4:	930d      	str	r3, [sp, #52]	; 0x34
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	9308      	str	r3, [sp, #32]
 800d1aa:	eb09 0802 	add.w	r8, r9, r2
 800d1ae:	9b04      	ldr	r3, [sp, #16]
 800d1b0:	45c1      	cmp	r9, r8
 800d1b2:	4417      	add	r7, r2
 800d1b4:	441f      	add	r7, r3
 800d1b6:	464b      	mov	r3, r9
 800d1b8:	bfa8      	it	ge
 800d1ba:	4643      	movge	r3, r8
 800d1bc:	42bb      	cmp	r3, r7
 800d1be:	bfa8      	it	ge
 800d1c0:	463b      	movge	r3, r7
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	bfc2      	ittt	gt
 800d1c6:	eba8 0803 	subgt.w	r8, r8, r3
 800d1ca:	1aff      	subgt	r7, r7, r3
 800d1cc:	eba9 0903 	subgt.w	r9, r9, r3
 800d1d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	dd17      	ble.n	800d206 <_strtod_l+0x75e>
 800d1d6:	4631      	mov	r1, r6
 800d1d8:	461a      	mov	r2, r3
 800d1da:	4620      	mov	r0, r4
 800d1dc:	f002 f952 	bl	800f484 <__pow5mult>
 800d1e0:	4606      	mov	r6, r0
 800d1e2:	2800      	cmp	r0, #0
 800d1e4:	f43f aea8 	beq.w	800cf38 <_strtod_l+0x490>
 800d1e8:	4601      	mov	r1, r0
 800d1ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d1ec:	4620      	mov	r0, r4
 800d1ee:	f002 f89f 	bl	800f330 <__multiply>
 800d1f2:	900b      	str	r0, [sp, #44]	; 0x2c
 800d1f4:	2800      	cmp	r0, #0
 800d1f6:	f43f ae9f 	beq.w	800cf38 <_strtod_l+0x490>
 800d1fa:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d1fc:	4620      	mov	r0, r4
 800d1fe:	f001 ff7f 	bl	800f100 <_Bfree>
 800d202:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d204:	9318      	str	r3, [sp, #96]	; 0x60
 800d206:	f1b8 0f00 	cmp.w	r8, #0
 800d20a:	f300 808c 	bgt.w	800d326 <_strtod_l+0x87e>
 800d20e:	9b06      	ldr	r3, [sp, #24]
 800d210:	2b00      	cmp	r3, #0
 800d212:	dd08      	ble.n	800d226 <_strtod_l+0x77e>
 800d214:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d216:	9905      	ldr	r1, [sp, #20]
 800d218:	4620      	mov	r0, r4
 800d21a:	f002 f933 	bl	800f484 <__pow5mult>
 800d21e:	9005      	str	r0, [sp, #20]
 800d220:	2800      	cmp	r0, #0
 800d222:	f43f ae89 	beq.w	800cf38 <_strtod_l+0x490>
 800d226:	2f00      	cmp	r7, #0
 800d228:	dd08      	ble.n	800d23c <_strtod_l+0x794>
 800d22a:	9905      	ldr	r1, [sp, #20]
 800d22c:	463a      	mov	r2, r7
 800d22e:	4620      	mov	r0, r4
 800d230:	f002 f982 	bl	800f538 <__lshift>
 800d234:	9005      	str	r0, [sp, #20]
 800d236:	2800      	cmp	r0, #0
 800d238:	f43f ae7e 	beq.w	800cf38 <_strtod_l+0x490>
 800d23c:	f1b9 0f00 	cmp.w	r9, #0
 800d240:	dd08      	ble.n	800d254 <_strtod_l+0x7ac>
 800d242:	4631      	mov	r1, r6
 800d244:	464a      	mov	r2, r9
 800d246:	4620      	mov	r0, r4
 800d248:	f002 f976 	bl	800f538 <__lshift>
 800d24c:	4606      	mov	r6, r0
 800d24e:	2800      	cmp	r0, #0
 800d250:	f43f ae72 	beq.w	800cf38 <_strtod_l+0x490>
 800d254:	9a05      	ldr	r2, [sp, #20]
 800d256:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d258:	4620      	mov	r0, r4
 800d25a:	f002 f9f9 	bl	800f650 <__mdiff>
 800d25e:	4605      	mov	r5, r0
 800d260:	2800      	cmp	r0, #0
 800d262:	f43f ae69 	beq.w	800cf38 <_strtod_l+0x490>
 800d266:	68c3      	ldr	r3, [r0, #12]
 800d268:	930b      	str	r3, [sp, #44]	; 0x2c
 800d26a:	2300      	movs	r3, #0
 800d26c:	60c3      	str	r3, [r0, #12]
 800d26e:	4631      	mov	r1, r6
 800d270:	f002 f9d2 	bl	800f618 <__mcmp>
 800d274:	2800      	cmp	r0, #0
 800d276:	da60      	bge.n	800d33a <_strtod_l+0x892>
 800d278:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d27a:	ea53 030a 	orrs.w	r3, r3, sl
 800d27e:	f040 8082 	bne.w	800d386 <_strtod_l+0x8de>
 800d282:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d286:	2b00      	cmp	r3, #0
 800d288:	d17d      	bne.n	800d386 <_strtod_l+0x8de>
 800d28a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d28e:	0d1b      	lsrs	r3, r3, #20
 800d290:	051b      	lsls	r3, r3, #20
 800d292:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d296:	d976      	bls.n	800d386 <_strtod_l+0x8de>
 800d298:	696b      	ldr	r3, [r5, #20]
 800d29a:	b913      	cbnz	r3, 800d2a2 <_strtod_l+0x7fa>
 800d29c:	692b      	ldr	r3, [r5, #16]
 800d29e:	2b01      	cmp	r3, #1
 800d2a0:	dd71      	ble.n	800d386 <_strtod_l+0x8de>
 800d2a2:	4629      	mov	r1, r5
 800d2a4:	2201      	movs	r2, #1
 800d2a6:	4620      	mov	r0, r4
 800d2a8:	f002 f946 	bl	800f538 <__lshift>
 800d2ac:	4631      	mov	r1, r6
 800d2ae:	4605      	mov	r5, r0
 800d2b0:	f002 f9b2 	bl	800f618 <__mcmp>
 800d2b4:	2800      	cmp	r0, #0
 800d2b6:	dd66      	ble.n	800d386 <_strtod_l+0x8de>
 800d2b8:	9904      	ldr	r1, [sp, #16]
 800d2ba:	4a53      	ldr	r2, [pc, #332]	; (800d408 <_strtod_l+0x960>)
 800d2bc:	465b      	mov	r3, fp
 800d2be:	2900      	cmp	r1, #0
 800d2c0:	f000 8081 	beq.w	800d3c6 <_strtod_l+0x91e>
 800d2c4:	ea02 010b 	and.w	r1, r2, fp
 800d2c8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d2cc:	dc7b      	bgt.n	800d3c6 <_strtod_l+0x91e>
 800d2ce:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d2d2:	f77f aea9 	ble.w	800d028 <_strtod_l+0x580>
 800d2d6:	4b4d      	ldr	r3, [pc, #308]	; (800d40c <_strtod_l+0x964>)
 800d2d8:	4650      	mov	r0, sl
 800d2da:	4659      	mov	r1, fp
 800d2dc:	2200      	movs	r2, #0
 800d2de:	f7f3 f99b 	bl	8000618 <__aeabi_dmul>
 800d2e2:	460b      	mov	r3, r1
 800d2e4:	4303      	orrs	r3, r0
 800d2e6:	bf08      	it	eq
 800d2e8:	2322      	moveq	r3, #34	; 0x22
 800d2ea:	4682      	mov	sl, r0
 800d2ec:	468b      	mov	fp, r1
 800d2ee:	bf08      	it	eq
 800d2f0:	6023      	streq	r3, [r4, #0]
 800d2f2:	e62b      	b.n	800cf4c <_strtod_l+0x4a4>
 800d2f4:	f04f 32ff 	mov.w	r2, #4294967295
 800d2f8:	fa02 f303 	lsl.w	r3, r2, r3
 800d2fc:	ea03 0a0a 	and.w	sl, r3, sl
 800d300:	e6e3      	b.n	800d0ca <_strtod_l+0x622>
 800d302:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800d306:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800d30a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800d30e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800d312:	fa01 f308 	lsl.w	r3, r1, r8
 800d316:	9308      	str	r3, [sp, #32]
 800d318:	910d      	str	r1, [sp, #52]	; 0x34
 800d31a:	e746      	b.n	800d1aa <_strtod_l+0x702>
 800d31c:	2300      	movs	r3, #0
 800d31e:	9308      	str	r3, [sp, #32]
 800d320:	2301      	movs	r3, #1
 800d322:	930d      	str	r3, [sp, #52]	; 0x34
 800d324:	e741      	b.n	800d1aa <_strtod_l+0x702>
 800d326:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d328:	4642      	mov	r2, r8
 800d32a:	4620      	mov	r0, r4
 800d32c:	f002 f904 	bl	800f538 <__lshift>
 800d330:	9018      	str	r0, [sp, #96]	; 0x60
 800d332:	2800      	cmp	r0, #0
 800d334:	f47f af6b 	bne.w	800d20e <_strtod_l+0x766>
 800d338:	e5fe      	b.n	800cf38 <_strtod_l+0x490>
 800d33a:	465f      	mov	r7, fp
 800d33c:	d16e      	bne.n	800d41c <_strtod_l+0x974>
 800d33e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d340:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d344:	b342      	cbz	r2, 800d398 <_strtod_l+0x8f0>
 800d346:	4a32      	ldr	r2, [pc, #200]	; (800d410 <_strtod_l+0x968>)
 800d348:	4293      	cmp	r3, r2
 800d34a:	d128      	bne.n	800d39e <_strtod_l+0x8f6>
 800d34c:	9b04      	ldr	r3, [sp, #16]
 800d34e:	4651      	mov	r1, sl
 800d350:	b1eb      	cbz	r3, 800d38e <_strtod_l+0x8e6>
 800d352:	4b2d      	ldr	r3, [pc, #180]	; (800d408 <_strtod_l+0x960>)
 800d354:	403b      	ands	r3, r7
 800d356:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d35a:	f04f 32ff 	mov.w	r2, #4294967295
 800d35e:	d819      	bhi.n	800d394 <_strtod_l+0x8ec>
 800d360:	0d1b      	lsrs	r3, r3, #20
 800d362:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d366:	fa02 f303 	lsl.w	r3, r2, r3
 800d36a:	4299      	cmp	r1, r3
 800d36c:	d117      	bne.n	800d39e <_strtod_l+0x8f6>
 800d36e:	4b29      	ldr	r3, [pc, #164]	; (800d414 <_strtod_l+0x96c>)
 800d370:	429f      	cmp	r7, r3
 800d372:	d102      	bne.n	800d37a <_strtod_l+0x8d2>
 800d374:	3101      	adds	r1, #1
 800d376:	f43f addf 	beq.w	800cf38 <_strtod_l+0x490>
 800d37a:	4b23      	ldr	r3, [pc, #140]	; (800d408 <_strtod_l+0x960>)
 800d37c:	403b      	ands	r3, r7
 800d37e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d382:	f04f 0a00 	mov.w	sl, #0
 800d386:	9b04      	ldr	r3, [sp, #16]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d1a4      	bne.n	800d2d6 <_strtod_l+0x82e>
 800d38c:	e5de      	b.n	800cf4c <_strtod_l+0x4a4>
 800d38e:	f04f 33ff 	mov.w	r3, #4294967295
 800d392:	e7ea      	b.n	800d36a <_strtod_l+0x8c2>
 800d394:	4613      	mov	r3, r2
 800d396:	e7e8      	b.n	800d36a <_strtod_l+0x8c2>
 800d398:	ea53 030a 	orrs.w	r3, r3, sl
 800d39c:	d08c      	beq.n	800d2b8 <_strtod_l+0x810>
 800d39e:	9b08      	ldr	r3, [sp, #32]
 800d3a0:	b1db      	cbz	r3, 800d3da <_strtod_l+0x932>
 800d3a2:	423b      	tst	r3, r7
 800d3a4:	d0ef      	beq.n	800d386 <_strtod_l+0x8de>
 800d3a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3a8:	9a04      	ldr	r2, [sp, #16]
 800d3aa:	4650      	mov	r0, sl
 800d3ac:	4659      	mov	r1, fp
 800d3ae:	b1c3      	cbz	r3, 800d3e2 <_strtod_l+0x93a>
 800d3b0:	f7ff fb5b 	bl	800ca6a <sulp>
 800d3b4:	4602      	mov	r2, r0
 800d3b6:	460b      	mov	r3, r1
 800d3b8:	ec51 0b18 	vmov	r0, r1, d8
 800d3bc:	f7f2 ff76 	bl	80002ac <__adddf3>
 800d3c0:	4682      	mov	sl, r0
 800d3c2:	468b      	mov	fp, r1
 800d3c4:	e7df      	b.n	800d386 <_strtod_l+0x8de>
 800d3c6:	4013      	ands	r3, r2
 800d3c8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d3cc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d3d0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d3d4:	f04f 3aff 	mov.w	sl, #4294967295
 800d3d8:	e7d5      	b.n	800d386 <_strtod_l+0x8de>
 800d3da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d3dc:	ea13 0f0a 	tst.w	r3, sl
 800d3e0:	e7e0      	b.n	800d3a4 <_strtod_l+0x8fc>
 800d3e2:	f7ff fb42 	bl	800ca6a <sulp>
 800d3e6:	4602      	mov	r2, r0
 800d3e8:	460b      	mov	r3, r1
 800d3ea:	ec51 0b18 	vmov	r0, r1, d8
 800d3ee:	f7f2 ff5b 	bl	80002a8 <__aeabi_dsub>
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	4682      	mov	sl, r0
 800d3f8:	468b      	mov	fp, r1
 800d3fa:	f7f3 fb75 	bl	8000ae8 <__aeabi_dcmpeq>
 800d3fe:	2800      	cmp	r0, #0
 800d400:	d0c1      	beq.n	800d386 <_strtod_l+0x8de>
 800d402:	e611      	b.n	800d028 <_strtod_l+0x580>
 800d404:	fffffc02 	.word	0xfffffc02
 800d408:	7ff00000 	.word	0x7ff00000
 800d40c:	39500000 	.word	0x39500000
 800d410:	000fffff 	.word	0x000fffff
 800d414:	7fefffff 	.word	0x7fefffff
 800d418:	08011d98 	.word	0x08011d98
 800d41c:	4631      	mov	r1, r6
 800d41e:	4628      	mov	r0, r5
 800d420:	f002 fa78 	bl	800f914 <__ratio>
 800d424:	ec59 8b10 	vmov	r8, r9, d0
 800d428:	ee10 0a10 	vmov	r0, s0
 800d42c:	2200      	movs	r2, #0
 800d42e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d432:	4649      	mov	r1, r9
 800d434:	f7f3 fb6c 	bl	8000b10 <__aeabi_dcmple>
 800d438:	2800      	cmp	r0, #0
 800d43a:	d07a      	beq.n	800d532 <_strtod_l+0xa8a>
 800d43c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d04a      	beq.n	800d4d8 <_strtod_l+0xa30>
 800d442:	4b95      	ldr	r3, [pc, #596]	; (800d698 <_strtod_l+0xbf0>)
 800d444:	2200      	movs	r2, #0
 800d446:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d44a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d698 <_strtod_l+0xbf0>
 800d44e:	f04f 0800 	mov.w	r8, #0
 800d452:	4b92      	ldr	r3, [pc, #584]	; (800d69c <_strtod_l+0xbf4>)
 800d454:	403b      	ands	r3, r7
 800d456:	930d      	str	r3, [sp, #52]	; 0x34
 800d458:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d45a:	4b91      	ldr	r3, [pc, #580]	; (800d6a0 <_strtod_l+0xbf8>)
 800d45c:	429a      	cmp	r2, r3
 800d45e:	f040 80b0 	bne.w	800d5c2 <_strtod_l+0xb1a>
 800d462:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d466:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d46a:	ec4b ab10 	vmov	d0, sl, fp
 800d46e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d472:	f002 f977 	bl	800f764 <__ulp>
 800d476:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d47a:	ec53 2b10 	vmov	r2, r3, d0
 800d47e:	f7f3 f8cb 	bl	8000618 <__aeabi_dmul>
 800d482:	4652      	mov	r2, sl
 800d484:	465b      	mov	r3, fp
 800d486:	f7f2 ff11 	bl	80002ac <__adddf3>
 800d48a:	460b      	mov	r3, r1
 800d48c:	4983      	ldr	r1, [pc, #524]	; (800d69c <_strtod_l+0xbf4>)
 800d48e:	4a85      	ldr	r2, [pc, #532]	; (800d6a4 <_strtod_l+0xbfc>)
 800d490:	4019      	ands	r1, r3
 800d492:	4291      	cmp	r1, r2
 800d494:	4682      	mov	sl, r0
 800d496:	d960      	bls.n	800d55a <_strtod_l+0xab2>
 800d498:	ee18 3a90 	vmov	r3, s17
 800d49c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d4a0:	4293      	cmp	r3, r2
 800d4a2:	d104      	bne.n	800d4ae <_strtod_l+0xa06>
 800d4a4:	ee18 3a10 	vmov	r3, s16
 800d4a8:	3301      	adds	r3, #1
 800d4aa:	f43f ad45 	beq.w	800cf38 <_strtod_l+0x490>
 800d4ae:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d6b0 <_strtod_l+0xc08>
 800d4b2:	f04f 3aff 	mov.w	sl, #4294967295
 800d4b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d4b8:	4620      	mov	r0, r4
 800d4ba:	f001 fe21 	bl	800f100 <_Bfree>
 800d4be:	9905      	ldr	r1, [sp, #20]
 800d4c0:	4620      	mov	r0, r4
 800d4c2:	f001 fe1d 	bl	800f100 <_Bfree>
 800d4c6:	4631      	mov	r1, r6
 800d4c8:	4620      	mov	r0, r4
 800d4ca:	f001 fe19 	bl	800f100 <_Bfree>
 800d4ce:	4629      	mov	r1, r5
 800d4d0:	4620      	mov	r0, r4
 800d4d2:	f001 fe15 	bl	800f100 <_Bfree>
 800d4d6:	e61a      	b.n	800d10e <_strtod_l+0x666>
 800d4d8:	f1ba 0f00 	cmp.w	sl, #0
 800d4dc:	d11b      	bne.n	800d516 <_strtod_l+0xa6e>
 800d4de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d4e2:	b9f3      	cbnz	r3, 800d522 <_strtod_l+0xa7a>
 800d4e4:	4b6c      	ldr	r3, [pc, #432]	; (800d698 <_strtod_l+0xbf0>)
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	4640      	mov	r0, r8
 800d4ea:	4649      	mov	r1, r9
 800d4ec:	f7f3 fb06 	bl	8000afc <__aeabi_dcmplt>
 800d4f0:	b9d0      	cbnz	r0, 800d528 <_strtod_l+0xa80>
 800d4f2:	4640      	mov	r0, r8
 800d4f4:	4649      	mov	r1, r9
 800d4f6:	4b6c      	ldr	r3, [pc, #432]	; (800d6a8 <_strtod_l+0xc00>)
 800d4f8:	2200      	movs	r2, #0
 800d4fa:	f7f3 f88d 	bl	8000618 <__aeabi_dmul>
 800d4fe:	4680      	mov	r8, r0
 800d500:	4689      	mov	r9, r1
 800d502:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d506:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800d50a:	9315      	str	r3, [sp, #84]	; 0x54
 800d50c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d510:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d514:	e79d      	b.n	800d452 <_strtod_l+0x9aa>
 800d516:	f1ba 0f01 	cmp.w	sl, #1
 800d51a:	d102      	bne.n	800d522 <_strtod_l+0xa7a>
 800d51c:	2f00      	cmp	r7, #0
 800d51e:	f43f ad83 	beq.w	800d028 <_strtod_l+0x580>
 800d522:	4b62      	ldr	r3, [pc, #392]	; (800d6ac <_strtod_l+0xc04>)
 800d524:	2200      	movs	r2, #0
 800d526:	e78e      	b.n	800d446 <_strtod_l+0x99e>
 800d528:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800d6a8 <_strtod_l+0xc00>
 800d52c:	f04f 0800 	mov.w	r8, #0
 800d530:	e7e7      	b.n	800d502 <_strtod_l+0xa5a>
 800d532:	4b5d      	ldr	r3, [pc, #372]	; (800d6a8 <_strtod_l+0xc00>)
 800d534:	4640      	mov	r0, r8
 800d536:	4649      	mov	r1, r9
 800d538:	2200      	movs	r2, #0
 800d53a:	f7f3 f86d 	bl	8000618 <__aeabi_dmul>
 800d53e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d540:	4680      	mov	r8, r0
 800d542:	4689      	mov	r9, r1
 800d544:	b933      	cbnz	r3, 800d554 <_strtod_l+0xaac>
 800d546:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d54a:	900e      	str	r0, [sp, #56]	; 0x38
 800d54c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d54e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d552:	e7dd      	b.n	800d510 <_strtod_l+0xa68>
 800d554:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800d558:	e7f9      	b.n	800d54e <_strtod_l+0xaa6>
 800d55a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d55e:	9b04      	ldr	r3, [sp, #16]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d1a8      	bne.n	800d4b6 <_strtod_l+0xa0e>
 800d564:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d568:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d56a:	0d1b      	lsrs	r3, r3, #20
 800d56c:	051b      	lsls	r3, r3, #20
 800d56e:	429a      	cmp	r2, r3
 800d570:	d1a1      	bne.n	800d4b6 <_strtod_l+0xa0e>
 800d572:	4640      	mov	r0, r8
 800d574:	4649      	mov	r1, r9
 800d576:	f7f3 fbaf 	bl	8000cd8 <__aeabi_d2lz>
 800d57a:	f7f3 f81f 	bl	80005bc <__aeabi_l2d>
 800d57e:	4602      	mov	r2, r0
 800d580:	460b      	mov	r3, r1
 800d582:	4640      	mov	r0, r8
 800d584:	4649      	mov	r1, r9
 800d586:	f7f2 fe8f 	bl	80002a8 <__aeabi_dsub>
 800d58a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d58c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d590:	ea43 030a 	orr.w	r3, r3, sl
 800d594:	4313      	orrs	r3, r2
 800d596:	4680      	mov	r8, r0
 800d598:	4689      	mov	r9, r1
 800d59a:	d055      	beq.n	800d648 <_strtod_l+0xba0>
 800d59c:	a336      	add	r3, pc, #216	; (adr r3, 800d678 <_strtod_l+0xbd0>)
 800d59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5a2:	f7f3 faab 	bl	8000afc <__aeabi_dcmplt>
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	f47f acd0 	bne.w	800cf4c <_strtod_l+0x4a4>
 800d5ac:	a334      	add	r3, pc, #208	; (adr r3, 800d680 <_strtod_l+0xbd8>)
 800d5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5b2:	4640      	mov	r0, r8
 800d5b4:	4649      	mov	r1, r9
 800d5b6:	f7f3 fabf 	bl	8000b38 <__aeabi_dcmpgt>
 800d5ba:	2800      	cmp	r0, #0
 800d5bc:	f43f af7b 	beq.w	800d4b6 <_strtod_l+0xa0e>
 800d5c0:	e4c4      	b.n	800cf4c <_strtod_l+0x4a4>
 800d5c2:	9b04      	ldr	r3, [sp, #16]
 800d5c4:	b333      	cbz	r3, 800d614 <_strtod_l+0xb6c>
 800d5c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d5c8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d5cc:	d822      	bhi.n	800d614 <_strtod_l+0xb6c>
 800d5ce:	a32e      	add	r3, pc, #184	; (adr r3, 800d688 <_strtod_l+0xbe0>)
 800d5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5d4:	4640      	mov	r0, r8
 800d5d6:	4649      	mov	r1, r9
 800d5d8:	f7f3 fa9a 	bl	8000b10 <__aeabi_dcmple>
 800d5dc:	b1a0      	cbz	r0, 800d608 <_strtod_l+0xb60>
 800d5de:	4649      	mov	r1, r9
 800d5e0:	4640      	mov	r0, r8
 800d5e2:	f7f3 faf1 	bl	8000bc8 <__aeabi_d2uiz>
 800d5e6:	2801      	cmp	r0, #1
 800d5e8:	bf38      	it	cc
 800d5ea:	2001      	movcc	r0, #1
 800d5ec:	f7f2 ff9a 	bl	8000524 <__aeabi_ui2d>
 800d5f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5f2:	4680      	mov	r8, r0
 800d5f4:	4689      	mov	r9, r1
 800d5f6:	bb23      	cbnz	r3, 800d642 <_strtod_l+0xb9a>
 800d5f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d5fc:	9010      	str	r0, [sp, #64]	; 0x40
 800d5fe:	9311      	str	r3, [sp, #68]	; 0x44
 800d600:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d604:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d608:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d60a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d60c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d610:	1a9b      	subs	r3, r3, r2
 800d612:	9309      	str	r3, [sp, #36]	; 0x24
 800d614:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d618:	eeb0 0a48 	vmov.f32	s0, s16
 800d61c:	eef0 0a68 	vmov.f32	s1, s17
 800d620:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d624:	f002 f89e 	bl	800f764 <__ulp>
 800d628:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d62c:	ec53 2b10 	vmov	r2, r3, d0
 800d630:	f7f2 fff2 	bl	8000618 <__aeabi_dmul>
 800d634:	ec53 2b18 	vmov	r2, r3, d8
 800d638:	f7f2 fe38 	bl	80002ac <__adddf3>
 800d63c:	4682      	mov	sl, r0
 800d63e:	468b      	mov	fp, r1
 800d640:	e78d      	b.n	800d55e <_strtod_l+0xab6>
 800d642:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d646:	e7db      	b.n	800d600 <_strtod_l+0xb58>
 800d648:	a311      	add	r3, pc, #68	; (adr r3, 800d690 <_strtod_l+0xbe8>)
 800d64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d64e:	f7f3 fa55 	bl	8000afc <__aeabi_dcmplt>
 800d652:	e7b2      	b.n	800d5ba <_strtod_l+0xb12>
 800d654:	2300      	movs	r3, #0
 800d656:	930a      	str	r3, [sp, #40]	; 0x28
 800d658:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d65a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d65c:	6013      	str	r3, [r2, #0]
 800d65e:	f7ff ba6b 	b.w	800cb38 <_strtod_l+0x90>
 800d662:	2a65      	cmp	r2, #101	; 0x65
 800d664:	f43f ab5f 	beq.w	800cd26 <_strtod_l+0x27e>
 800d668:	2a45      	cmp	r2, #69	; 0x45
 800d66a:	f43f ab5c 	beq.w	800cd26 <_strtod_l+0x27e>
 800d66e:	2301      	movs	r3, #1
 800d670:	f7ff bb94 	b.w	800cd9c <_strtod_l+0x2f4>
 800d674:	f3af 8000 	nop.w
 800d678:	94a03595 	.word	0x94a03595
 800d67c:	3fdfffff 	.word	0x3fdfffff
 800d680:	35afe535 	.word	0x35afe535
 800d684:	3fe00000 	.word	0x3fe00000
 800d688:	ffc00000 	.word	0xffc00000
 800d68c:	41dfffff 	.word	0x41dfffff
 800d690:	94a03595 	.word	0x94a03595
 800d694:	3fcfffff 	.word	0x3fcfffff
 800d698:	3ff00000 	.word	0x3ff00000
 800d69c:	7ff00000 	.word	0x7ff00000
 800d6a0:	7fe00000 	.word	0x7fe00000
 800d6a4:	7c9fffff 	.word	0x7c9fffff
 800d6a8:	3fe00000 	.word	0x3fe00000
 800d6ac:	bff00000 	.word	0xbff00000
 800d6b0:	7fefffff 	.word	0x7fefffff

0800d6b4 <_strtod_r>:
 800d6b4:	4b01      	ldr	r3, [pc, #4]	; (800d6bc <_strtod_r+0x8>)
 800d6b6:	f7ff b9f7 	b.w	800caa8 <_strtod_l>
 800d6ba:	bf00      	nop
 800d6bc:	200002a4 	.word	0x200002a4

0800d6c0 <_strtol_l.constprop.0>:
 800d6c0:	2b01      	cmp	r3, #1
 800d6c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6c6:	d001      	beq.n	800d6cc <_strtol_l.constprop.0+0xc>
 800d6c8:	2b24      	cmp	r3, #36	; 0x24
 800d6ca:	d906      	bls.n	800d6da <_strtol_l.constprop.0+0x1a>
 800d6cc:	f7fd ff08 	bl	800b4e0 <__errno>
 800d6d0:	2316      	movs	r3, #22
 800d6d2:	6003      	str	r3, [r0, #0]
 800d6d4:	2000      	movs	r0, #0
 800d6d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6da:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d7c0 <_strtol_l.constprop.0+0x100>
 800d6de:	460d      	mov	r5, r1
 800d6e0:	462e      	mov	r6, r5
 800d6e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d6e6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d6ea:	f017 0708 	ands.w	r7, r7, #8
 800d6ee:	d1f7      	bne.n	800d6e0 <_strtol_l.constprop.0+0x20>
 800d6f0:	2c2d      	cmp	r4, #45	; 0x2d
 800d6f2:	d132      	bne.n	800d75a <_strtol_l.constprop.0+0x9a>
 800d6f4:	782c      	ldrb	r4, [r5, #0]
 800d6f6:	2701      	movs	r7, #1
 800d6f8:	1cb5      	adds	r5, r6, #2
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d05b      	beq.n	800d7b6 <_strtol_l.constprop.0+0xf6>
 800d6fe:	2b10      	cmp	r3, #16
 800d700:	d109      	bne.n	800d716 <_strtol_l.constprop.0+0x56>
 800d702:	2c30      	cmp	r4, #48	; 0x30
 800d704:	d107      	bne.n	800d716 <_strtol_l.constprop.0+0x56>
 800d706:	782c      	ldrb	r4, [r5, #0]
 800d708:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d70c:	2c58      	cmp	r4, #88	; 0x58
 800d70e:	d14d      	bne.n	800d7ac <_strtol_l.constprop.0+0xec>
 800d710:	786c      	ldrb	r4, [r5, #1]
 800d712:	2310      	movs	r3, #16
 800d714:	3502      	adds	r5, #2
 800d716:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d71a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d71e:	f04f 0c00 	mov.w	ip, #0
 800d722:	fbb8 f9f3 	udiv	r9, r8, r3
 800d726:	4666      	mov	r6, ip
 800d728:	fb03 8a19 	mls	sl, r3, r9, r8
 800d72c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d730:	f1be 0f09 	cmp.w	lr, #9
 800d734:	d816      	bhi.n	800d764 <_strtol_l.constprop.0+0xa4>
 800d736:	4674      	mov	r4, lr
 800d738:	42a3      	cmp	r3, r4
 800d73a:	dd24      	ble.n	800d786 <_strtol_l.constprop.0+0xc6>
 800d73c:	f1bc 0f00 	cmp.w	ip, #0
 800d740:	db1e      	blt.n	800d780 <_strtol_l.constprop.0+0xc0>
 800d742:	45b1      	cmp	r9, r6
 800d744:	d31c      	bcc.n	800d780 <_strtol_l.constprop.0+0xc0>
 800d746:	d101      	bne.n	800d74c <_strtol_l.constprop.0+0x8c>
 800d748:	45a2      	cmp	sl, r4
 800d74a:	db19      	blt.n	800d780 <_strtol_l.constprop.0+0xc0>
 800d74c:	fb06 4603 	mla	r6, r6, r3, r4
 800d750:	f04f 0c01 	mov.w	ip, #1
 800d754:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d758:	e7e8      	b.n	800d72c <_strtol_l.constprop.0+0x6c>
 800d75a:	2c2b      	cmp	r4, #43	; 0x2b
 800d75c:	bf04      	itt	eq
 800d75e:	782c      	ldrbeq	r4, [r5, #0]
 800d760:	1cb5      	addeq	r5, r6, #2
 800d762:	e7ca      	b.n	800d6fa <_strtol_l.constprop.0+0x3a>
 800d764:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d768:	f1be 0f19 	cmp.w	lr, #25
 800d76c:	d801      	bhi.n	800d772 <_strtol_l.constprop.0+0xb2>
 800d76e:	3c37      	subs	r4, #55	; 0x37
 800d770:	e7e2      	b.n	800d738 <_strtol_l.constprop.0+0x78>
 800d772:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d776:	f1be 0f19 	cmp.w	lr, #25
 800d77a:	d804      	bhi.n	800d786 <_strtol_l.constprop.0+0xc6>
 800d77c:	3c57      	subs	r4, #87	; 0x57
 800d77e:	e7db      	b.n	800d738 <_strtol_l.constprop.0+0x78>
 800d780:	f04f 3cff 	mov.w	ip, #4294967295
 800d784:	e7e6      	b.n	800d754 <_strtol_l.constprop.0+0x94>
 800d786:	f1bc 0f00 	cmp.w	ip, #0
 800d78a:	da05      	bge.n	800d798 <_strtol_l.constprop.0+0xd8>
 800d78c:	2322      	movs	r3, #34	; 0x22
 800d78e:	6003      	str	r3, [r0, #0]
 800d790:	4646      	mov	r6, r8
 800d792:	b942      	cbnz	r2, 800d7a6 <_strtol_l.constprop.0+0xe6>
 800d794:	4630      	mov	r0, r6
 800d796:	e79e      	b.n	800d6d6 <_strtol_l.constprop.0+0x16>
 800d798:	b107      	cbz	r7, 800d79c <_strtol_l.constprop.0+0xdc>
 800d79a:	4276      	negs	r6, r6
 800d79c:	2a00      	cmp	r2, #0
 800d79e:	d0f9      	beq.n	800d794 <_strtol_l.constprop.0+0xd4>
 800d7a0:	f1bc 0f00 	cmp.w	ip, #0
 800d7a4:	d000      	beq.n	800d7a8 <_strtol_l.constprop.0+0xe8>
 800d7a6:	1e69      	subs	r1, r5, #1
 800d7a8:	6011      	str	r1, [r2, #0]
 800d7aa:	e7f3      	b.n	800d794 <_strtol_l.constprop.0+0xd4>
 800d7ac:	2430      	movs	r4, #48	; 0x30
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d1b1      	bne.n	800d716 <_strtol_l.constprop.0+0x56>
 800d7b2:	2308      	movs	r3, #8
 800d7b4:	e7af      	b.n	800d716 <_strtol_l.constprop.0+0x56>
 800d7b6:	2c30      	cmp	r4, #48	; 0x30
 800d7b8:	d0a5      	beq.n	800d706 <_strtol_l.constprop.0+0x46>
 800d7ba:	230a      	movs	r3, #10
 800d7bc:	e7ab      	b.n	800d716 <_strtol_l.constprop.0+0x56>
 800d7be:	bf00      	nop
 800d7c0:	08011bc1 	.word	0x08011bc1

0800d7c4 <_strtol_r>:
 800d7c4:	f7ff bf7c 	b.w	800d6c0 <_strtol_l.constprop.0>

0800d7c8 <strtol>:
 800d7c8:	4613      	mov	r3, r2
 800d7ca:	460a      	mov	r2, r1
 800d7cc:	4601      	mov	r1, r0
 800d7ce:	4802      	ldr	r0, [pc, #8]	; (800d7d8 <strtol+0x10>)
 800d7d0:	6800      	ldr	r0, [r0, #0]
 800d7d2:	f7ff bf75 	b.w	800d6c0 <_strtol_l.constprop.0>
 800d7d6:	bf00      	nop
 800d7d8:	2000023c 	.word	0x2000023c

0800d7dc <__swbuf_r>:
 800d7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7de:	460e      	mov	r6, r1
 800d7e0:	4614      	mov	r4, r2
 800d7e2:	4605      	mov	r5, r0
 800d7e4:	b118      	cbz	r0, 800d7ee <__swbuf_r+0x12>
 800d7e6:	6983      	ldr	r3, [r0, #24]
 800d7e8:	b90b      	cbnz	r3, 800d7ee <__swbuf_r+0x12>
 800d7ea:	f7fd fed7 	bl	800b59c <__sinit>
 800d7ee:	4b21      	ldr	r3, [pc, #132]	; (800d874 <__swbuf_r+0x98>)
 800d7f0:	429c      	cmp	r4, r3
 800d7f2:	d12b      	bne.n	800d84c <__swbuf_r+0x70>
 800d7f4:	686c      	ldr	r4, [r5, #4]
 800d7f6:	69a3      	ldr	r3, [r4, #24]
 800d7f8:	60a3      	str	r3, [r4, #8]
 800d7fa:	89a3      	ldrh	r3, [r4, #12]
 800d7fc:	071a      	lsls	r2, r3, #28
 800d7fe:	d52f      	bpl.n	800d860 <__swbuf_r+0x84>
 800d800:	6923      	ldr	r3, [r4, #16]
 800d802:	b36b      	cbz	r3, 800d860 <__swbuf_r+0x84>
 800d804:	6923      	ldr	r3, [r4, #16]
 800d806:	6820      	ldr	r0, [r4, #0]
 800d808:	1ac0      	subs	r0, r0, r3
 800d80a:	6963      	ldr	r3, [r4, #20]
 800d80c:	b2f6      	uxtb	r6, r6
 800d80e:	4283      	cmp	r3, r0
 800d810:	4637      	mov	r7, r6
 800d812:	dc04      	bgt.n	800d81e <__swbuf_r+0x42>
 800d814:	4621      	mov	r1, r4
 800d816:	4628      	mov	r0, r5
 800d818:	f000 ffca 	bl	800e7b0 <_fflush_r>
 800d81c:	bb30      	cbnz	r0, 800d86c <__swbuf_r+0x90>
 800d81e:	68a3      	ldr	r3, [r4, #8]
 800d820:	3b01      	subs	r3, #1
 800d822:	60a3      	str	r3, [r4, #8]
 800d824:	6823      	ldr	r3, [r4, #0]
 800d826:	1c5a      	adds	r2, r3, #1
 800d828:	6022      	str	r2, [r4, #0]
 800d82a:	701e      	strb	r6, [r3, #0]
 800d82c:	6963      	ldr	r3, [r4, #20]
 800d82e:	3001      	adds	r0, #1
 800d830:	4283      	cmp	r3, r0
 800d832:	d004      	beq.n	800d83e <__swbuf_r+0x62>
 800d834:	89a3      	ldrh	r3, [r4, #12]
 800d836:	07db      	lsls	r3, r3, #31
 800d838:	d506      	bpl.n	800d848 <__swbuf_r+0x6c>
 800d83a:	2e0a      	cmp	r6, #10
 800d83c:	d104      	bne.n	800d848 <__swbuf_r+0x6c>
 800d83e:	4621      	mov	r1, r4
 800d840:	4628      	mov	r0, r5
 800d842:	f000 ffb5 	bl	800e7b0 <_fflush_r>
 800d846:	b988      	cbnz	r0, 800d86c <__swbuf_r+0x90>
 800d848:	4638      	mov	r0, r7
 800d84a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d84c:	4b0a      	ldr	r3, [pc, #40]	; (800d878 <__swbuf_r+0x9c>)
 800d84e:	429c      	cmp	r4, r3
 800d850:	d101      	bne.n	800d856 <__swbuf_r+0x7a>
 800d852:	68ac      	ldr	r4, [r5, #8]
 800d854:	e7cf      	b.n	800d7f6 <__swbuf_r+0x1a>
 800d856:	4b09      	ldr	r3, [pc, #36]	; (800d87c <__swbuf_r+0xa0>)
 800d858:	429c      	cmp	r4, r3
 800d85a:	bf08      	it	eq
 800d85c:	68ec      	ldreq	r4, [r5, #12]
 800d85e:	e7ca      	b.n	800d7f6 <__swbuf_r+0x1a>
 800d860:	4621      	mov	r1, r4
 800d862:	4628      	mov	r0, r5
 800d864:	f000 f81e 	bl	800d8a4 <__swsetup_r>
 800d868:	2800      	cmp	r0, #0
 800d86a:	d0cb      	beq.n	800d804 <__swbuf_r+0x28>
 800d86c:	f04f 37ff 	mov.w	r7, #4294967295
 800d870:	e7ea      	b.n	800d848 <__swbuf_r+0x6c>
 800d872:	bf00      	nop
 800d874:	08011ce4 	.word	0x08011ce4
 800d878:	08011d04 	.word	0x08011d04
 800d87c:	08011cc4 	.word	0x08011cc4

0800d880 <_write_r>:
 800d880:	b538      	push	{r3, r4, r5, lr}
 800d882:	4d07      	ldr	r5, [pc, #28]	; (800d8a0 <_write_r+0x20>)
 800d884:	4604      	mov	r4, r0
 800d886:	4608      	mov	r0, r1
 800d888:	4611      	mov	r1, r2
 800d88a:	2200      	movs	r2, #0
 800d88c:	602a      	str	r2, [r5, #0]
 800d88e:	461a      	mov	r2, r3
 800d890:	f7f5 f96f 	bl	8002b72 <_write>
 800d894:	1c43      	adds	r3, r0, #1
 800d896:	d102      	bne.n	800d89e <_write_r+0x1e>
 800d898:	682b      	ldr	r3, [r5, #0]
 800d89a:	b103      	cbz	r3, 800d89e <_write_r+0x1e>
 800d89c:	6023      	str	r3, [r4, #0]
 800d89e:	bd38      	pop	{r3, r4, r5, pc}
 800d8a0:	2001325c 	.word	0x2001325c

0800d8a4 <__swsetup_r>:
 800d8a4:	4b32      	ldr	r3, [pc, #200]	; (800d970 <__swsetup_r+0xcc>)
 800d8a6:	b570      	push	{r4, r5, r6, lr}
 800d8a8:	681d      	ldr	r5, [r3, #0]
 800d8aa:	4606      	mov	r6, r0
 800d8ac:	460c      	mov	r4, r1
 800d8ae:	b125      	cbz	r5, 800d8ba <__swsetup_r+0x16>
 800d8b0:	69ab      	ldr	r3, [r5, #24]
 800d8b2:	b913      	cbnz	r3, 800d8ba <__swsetup_r+0x16>
 800d8b4:	4628      	mov	r0, r5
 800d8b6:	f7fd fe71 	bl	800b59c <__sinit>
 800d8ba:	4b2e      	ldr	r3, [pc, #184]	; (800d974 <__swsetup_r+0xd0>)
 800d8bc:	429c      	cmp	r4, r3
 800d8be:	d10f      	bne.n	800d8e0 <__swsetup_r+0x3c>
 800d8c0:	686c      	ldr	r4, [r5, #4]
 800d8c2:	89a3      	ldrh	r3, [r4, #12]
 800d8c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d8c8:	0719      	lsls	r1, r3, #28
 800d8ca:	d42c      	bmi.n	800d926 <__swsetup_r+0x82>
 800d8cc:	06dd      	lsls	r5, r3, #27
 800d8ce:	d411      	bmi.n	800d8f4 <__swsetup_r+0x50>
 800d8d0:	2309      	movs	r3, #9
 800d8d2:	6033      	str	r3, [r6, #0]
 800d8d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d8d8:	81a3      	strh	r3, [r4, #12]
 800d8da:	f04f 30ff 	mov.w	r0, #4294967295
 800d8de:	e03e      	b.n	800d95e <__swsetup_r+0xba>
 800d8e0:	4b25      	ldr	r3, [pc, #148]	; (800d978 <__swsetup_r+0xd4>)
 800d8e2:	429c      	cmp	r4, r3
 800d8e4:	d101      	bne.n	800d8ea <__swsetup_r+0x46>
 800d8e6:	68ac      	ldr	r4, [r5, #8]
 800d8e8:	e7eb      	b.n	800d8c2 <__swsetup_r+0x1e>
 800d8ea:	4b24      	ldr	r3, [pc, #144]	; (800d97c <__swsetup_r+0xd8>)
 800d8ec:	429c      	cmp	r4, r3
 800d8ee:	bf08      	it	eq
 800d8f0:	68ec      	ldreq	r4, [r5, #12]
 800d8f2:	e7e6      	b.n	800d8c2 <__swsetup_r+0x1e>
 800d8f4:	0758      	lsls	r0, r3, #29
 800d8f6:	d512      	bpl.n	800d91e <__swsetup_r+0x7a>
 800d8f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d8fa:	b141      	cbz	r1, 800d90e <__swsetup_r+0x6a>
 800d8fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d900:	4299      	cmp	r1, r3
 800d902:	d002      	beq.n	800d90a <__swsetup_r+0x66>
 800d904:	4630      	mov	r0, r6
 800d906:	f002 f893 	bl	800fa30 <_free_r>
 800d90a:	2300      	movs	r3, #0
 800d90c:	6363      	str	r3, [r4, #52]	; 0x34
 800d90e:	89a3      	ldrh	r3, [r4, #12]
 800d910:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d914:	81a3      	strh	r3, [r4, #12]
 800d916:	2300      	movs	r3, #0
 800d918:	6063      	str	r3, [r4, #4]
 800d91a:	6923      	ldr	r3, [r4, #16]
 800d91c:	6023      	str	r3, [r4, #0]
 800d91e:	89a3      	ldrh	r3, [r4, #12]
 800d920:	f043 0308 	orr.w	r3, r3, #8
 800d924:	81a3      	strh	r3, [r4, #12]
 800d926:	6923      	ldr	r3, [r4, #16]
 800d928:	b94b      	cbnz	r3, 800d93e <__swsetup_r+0x9a>
 800d92a:	89a3      	ldrh	r3, [r4, #12]
 800d92c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d930:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d934:	d003      	beq.n	800d93e <__swsetup_r+0x9a>
 800d936:	4621      	mov	r1, r4
 800d938:	4630      	mov	r0, r6
 800d93a:	f001 fb21 	bl	800ef80 <__smakebuf_r>
 800d93e:	89a0      	ldrh	r0, [r4, #12]
 800d940:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d944:	f010 0301 	ands.w	r3, r0, #1
 800d948:	d00a      	beq.n	800d960 <__swsetup_r+0xbc>
 800d94a:	2300      	movs	r3, #0
 800d94c:	60a3      	str	r3, [r4, #8]
 800d94e:	6963      	ldr	r3, [r4, #20]
 800d950:	425b      	negs	r3, r3
 800d952:	61a3      	str	r3, [r4, #24]
 800d954:	6923      	ldr	r3, [r4, #16]
 800d956:	b943      	cbnz	r3, 800d96a <__swsetup_r+0xc6>
 800d958:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d95c:	d1ba      	bne.n	800d8d4 <__swsetup_r+0x30>
 800d95e:	bd70      	pop	{r4, r5, r6, pc}
 800d960:	0781      	lsls	r1, r0, #30
 800d962:	bf58      	it	pl
 800d964:	6963      	ldrpl	r3, [r4, #20]
 800d966:	60a3      	str	r3, [r4, #8]
 800d968:	e7f4      	b.n	800d954 <__swsetup_r+0xb0>
 800d96a:	2000      	movs	r0, #0
 800d96c:	e7f7      	b.n	800d95e <__swsetup_r+0xba>
 800d96e:	bf00      	nop
 800d970:	2000023c 	.word	0x2000023c
 800d974:	08011ce4 	.word	0x08011ce4
 800d978:	08011d04 	.word	0x08011d04
 800d97c:	08011cc4 	.word	0x08011cc4

0800d980 <abort>:
 800d980:	b508      	push	{r3, lr}
 800d982:	2006      	movs	r0, #6
 800d984:	f002 fdc8 	bl	8010518 <raise>
 800d988:	2001      	movs	r0, #1
 800d98a:	f7f5 f8cb 	bl	8002b24 <_exit>
	...

0800d990 <_close_r>:
 800d990:	b538      	push	{r3, r4, r5, lr}
 800d992:	4d06      	ldr	r5, [pc, #24]	; (800d9ac <_close_r+0x1c>)
 800d994:	2300      	movs	r3, #0
 800d996:	4604      	mov	r4, r0
 800d998:	4608      	mov	r0, r1
 800d99a:	602b      	str	r3, [r5, #0]
 800d99c:	f7f5 f905 	bl	8002baa <_close>
 800d9a0:	1c43      	adds	r3, r0, #1
 800d9a2:	d102      	bne.n	800d9aa <_close_r+0x1a>
 800d9a4:	682b      	ldr	r3, [r5, #0]
 800d9a6:	b103      	cbz	r3, 800d9aa <_close_r+0x1a>
 800d9a8:	6023      	str	r3, [r4, #0]
 800d9aa:	bd38      	pop	{r3, r4, r5, pc}
 800d9ac:	2001325c 	.word	0x2001325c

0800d9b0 <quorem>:
 800d9b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9b4:	6903      	ldr	r3, [r0, #16]
 800d9b6:	690c      	ldr	r4, [r1, #16]
 800d9b8:	42a3      	cmp	r3, r4
 800d9ba:	4607      	mov	r7, r0
 800d9bc:	f2c0 8081 	blt.w	800dac2 <quorem+0x112>
 800d9c0:	3c01      	subs	r4, #1
 800d9c2:	f101 0814 	add.w	r8, r1, #20
 800d9c6:	f100 0514 	add.w	r5, r0, #20
 800d9ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d9ce:	9301      	str	r3, [sp, #4]
 800d9d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d9d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d9d8:	3301      	adds	r3, #1
 800d9da:	429a      	cmp	r2, r3
 800d9dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d9e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d9e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800d9e8:	d331      	bcc.n	800da4e <quorem+0x9e>
 800d9ea:	f04f 0e00 	mov.w	lr, #0
 800d9ee:	4640      	mov	r0, r8
 800d9f0:	46ac      	mov	ip, r5
 800d9f2:	46f2      	mov	sl, lr
 800d9f4:	f850 2b04 	ldr.w	r2, [r0], #4
 800d9f8:	b293      	uxth	r3, r2
 800d9fa:	fb06 e303 	mla	r3, r6, r3, lr
 800d9fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800da02:	b29b      	uxth	r3, r3
 800da04:	ebaa 0303 	sub.w	r3, sl, r3
 800da08:	f8dc a000 	ldr.w	sl, [ip]
 800da0c:	0c12      	lsrs	r2, r2, #16
 800da0e:	fa13 f38a 	uxtah	r3, r3, sl
 800da12:	fb06 e202 	mla	r2, r6, r2, lr
 800da16:	9300      	str	r3, [sp, #0]
 800da18:	9b00      	ldr	r3, [sp, #0]
 800da1a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800da1e:	b292      	uxth	r2, r2
 800da20:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800da24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800da28:	f8bd 3000 	ldrh.w	r3, [sp]
 800da2c:	4581      	cmp	r9, r0
 800da2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da32:	f84c 3b04 	str.w	r3, [ip], #4
 800da36:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800da3a:	d2db      	bcs.n	800d9f4 <quorem+0x44>
 800da3c:	f855 300b 	ldr.w	r3, [r5, fp]
 800da40:	b92b      	cbnz	r3, 800da4e <quorem+0x9e>
 800da42:	9b01      	ldr	r3, [sp, #4]
 800da44:	3b04      	subs	r3, #4
 800da46:	429d      	cmp	r5, r3
 800da48:	461a      	mov	r2, r3
 800da4a:	d32e      	bcc.n	800daaa <quorem+0xfa>
 800da4c:	613c      	str	r4, [r7, #16]
 800da4e:	4638      	mov	r0, r7
 800da50:	f001 fde2 	bl	800f618 <__mcmp>
 800da54:	2800      	cmp	r0, #0
 800da56:	db24      	blt.n	800daa2 <quorem+0xf2>
 800da58:	3601      	adds	r6, #1
 800da5a:	4628      	mov	r0, r5
 800da5c:	f04f 0c00 	mov.w	ip, #0
 800da60:	f858 2b04 	ldr.w	r2, [r8], #4
 800da64:	f8d0 e000 	ldr.w	lr, [r0]
 800da68:	b293      	uxth	r3, r2
 800da6a:	ebac 0303 	sub.w	r3, ip, r3
 800da6e:	0c12      	lsrs	r2, r2, #16
 800da70:	fa13 f38e 	uxtah	r3, r3, lr
 800da74:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800da78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800da7c:	b29b      	uxth	r3, r3
 800da7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da82:	45c1      	cmp	r9, r8
 800da84:	f840 3b04 	str.w	r3, [r0], #4
 800da88:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800da8c:	d2e8      	bcs.n	800da60 <quorem+0xb0>
 800da8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da96:	b922      	cbnz	r2, 800daa2 <quorem+0xf2>
 800da98:	3b04      	subs	r3, #4
 800da9a:	429d      	cmp	r5, r3
 800da9c:	461a      	mov	r2, r3
 800da9e:	d30a      	bcc.n	800dab6 <quorem+0x106>
 800daa0:	613c      	str	r4, [r7, #16]
 800daa2:	4630      	mov	r0, r6
 800daa4:	b003      	add	sp, #12
 800daa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daaa:	6812      	ldr	r2, [r2, #0]
 800daac:	3b04      	subs	r3, #4
 800daae:	2a00      	cmp	r2, #0
 800dab0:	d1cc      	bne.n	800da4c <quorem+0x9c>
 800dab2:	3c01      	subs	r4, #1
 800dab4:	e7c7      	b.n	800da46 <quorem+0x96>
 800dab6:	6812      	ldr	r2, [r2, #0]
 800dab8:	3b04      	subs	r3, #4
 800daba:	2a00      	cmp	r2, #0
 800dabc:	d1f0      	bne.n	800daa0 <quorem+0xf0>
 800dabe:	3c01      	subs	r4, #1
 800dac0:	e7eb      	b.n	800da9a <quorem+0xea>
 800dac2:	2000      	movs	r0, #0
 800dac4:	e7ee      	b.n	800daa4 <quorem+0xf4>
	...

0800dac8 <_dtoa_r>:
 800dac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dacc:	ed2d 8b04 	vpush	{d8-d9}
 800dad0:	ec57 6b10 	vmov	r6, r7, d0
 800dad4:	b093      	sub	sp, #76	; 0x4c
 800dad6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dad8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800dadc:	9106      	str	r1, [sp, #24]
 800dade:	ee10 aa10 	vmov	sl, s0
 800dae2:	4604      	mov	r4, r0
 800dae4:	9209      	str	r2, [sp, #36]	; 0x24
 800dae6:	930c      	str	r3, [sp, #48]	; 0x30
 800dae8:	46bb      	mov	fp, r7
 800daea:	b975      	cbnz	r5, 800db0a <_dtoa_r+0x42>
 800daec:	2010      	movs	r0, #16
 800daee:	f001 fa87 	bl	800f000 <malloc>
 800daf2:	4602      	mov	r2, r0
 800daf4:	6260      	str	r0, [r4, #36]	; 0x24
 800daf6:	b920      	cbnz	r0, 800db02 <_dtoa_r+0x3a>
 800daf8:	4ba7      	ldr	r3, [pc, #668]	; (800dd98 <_dtoa_r+0x2d0>)
 800dafa:	21ea      	movs	r1, #234	; 0xea
 800dafc:	48a7      	ldr	r0, [pc, #668]	; (800dd9c <_dtoa_r+0x2d4>)
 800dafe:	f7fd fccd 	bl	800b49c <__assert_func>
 800db02:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800db06:	6005      	str	r5, [r0, #0]
 800db08:	60c5      	str	r5, [r0, #12]
 800db0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800db0c:	6819      	ldr	r1, [r3, #0]
 800db0e:	b151      	cbz	r1, 800db26 <_dtoa_r+0x5e>
 800db10:	685a      	ldr	r2, [r3, #4]
 800db12:	604a      	str	r2, [r1, #4]
 800db14:	2301      	movs	r3, #1
 800db16:	4093      	lsls	r3, r2
 800db18:	608b      	str	r3, [r1, #8]
 800db1a:	4620      	mov	r0, r4
 800db1c:	f001 faf0 	bl	800f100 <_Bfree>
 800db20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800db22:	2200      	movs	r2, #0
 800db24:	601a      	str	r2, [r3, #0]
 800db26:	1e3b      	subs	r3, r7, #0
 800db28:	bfaa      	itet	ge
 800db2a:	2300      	movge	r3, #0
 800db2c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800db30:	f8c8 3000 	strge.w	r3, [r8]
 800db34:	4b9a      	ldr	r3, [pc, #616]	; (800dda0 <_dtoa_r+0x2d8>)
 800db36:	bfbc      	itt	lt
 800db38:	2201      	movlt	r2, #1
 800db3a:	f8c8 2000 	strlt.w	r2, [r8]
 800db3e:	ea33 030b 	bics.w	r3, r3, fp
 800db42:	d11b      	bne.n	800db7c <_dtoa_r+0xb4>
 800db44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800db46:	f242 730f 	movw	r3, #9999	; 0x270f
 800db4a:	6013      	str	r3, [r2, #0]
 800db4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800db50:	4333      	orrs	r3, r6
 800db52:	f000 8592 	beq.w	800e67a <_dtoa_r+0xbb2>
 800db56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800db58:	b963      	cbnz	r3, 800db74 <_dtoa_r+0xac>
 800db5a:	4b92      	ldr	r3, [pc, #584]	; (800dda4 <_dtoa_r+0x2dc>)
 800db5c:	e022      	b.n	800dba4 <_dtoa_r+0xdc>
 800db5e:	4b92      	ldr	r3, [pc, #584]	; (800dda8 <_dtoa_r+0x2e0>)
 800db60:	9301      	str	r3, [sp, #4]
 800db62:	3308      	adds	r3, #8
 800db64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800db66:	6013      	str	r3, [r2, #0]
 800db68:	9801      	ldr	r0, [sp, #4]
 800db6a:	b013      	add	sp, #76	; 0x4c
 800db6c:	ecbd 8b04 	vpop	{d8-d9}
 800db70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db74:	4b8b      	ldr	r3, [pc, #556]	; (800dda4 <_dtoa_r+0x2dc>)
 800db76:	9301      	str	r3, [sp, #4]
 800db78:	3303      	adds	r3, #3
 800db7a:	e7f3      	b.n	800db64 <_dtoa_r+0x9c>
 800db7c:	2200      	movs	r2, #0
 800db7e:	2300      	movs	r3, #0
 800db80:	4650      	mov	r0, sl
 800db82:	4659      	mov	r1, fp
 800db84:	f7f2 ffb0 	bl	8000ae8 <__aeabi_dcmpeq>
 800db88:	ec4b ab19 	vmov	d9, sl, fp
 800db8c:	4680      	mov	r8, r0
 800db8e:	b158      	cbz	r0, 800dba8 <_dtoa_r+0xe0>
 800db90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800db92:	2301      	movs	r3, #1
 800db94:	6013      	str	r3, [r2, #0]
 800db96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800db98:	2b00      	cmp	r3, #0
 800db9a:	f000 856b 	beq.w	800e674 <_dtoa_r+0xbac>
 800db9e:	4883      	ldr	r0, [pc, #524]	; (800ddac <_dtoa_r+0x2e4>)
 800dba0:	6018      	str	r0, [r3, #0]
 800dba2:	1e43      	subs	r3, r0, #1
 800dba4:	9301      	str	r3, [sp, #4]
 800dba6:	e7df      	b.n	800db68 <_dtoa_r+0xa0>
 800dba8:	ec4b ab10 	vmov	d0, sl, fp
 800dbac:	aa10      	add	r2, sp, #64	; 0x40
 800dbae:	a911      	add	r1, sp, #68	; 0x44
 800dbb0:	4620      	mov	r0, r4
 800dbb2:	f001 fe53 	bl	800f85c <__d2b>
 800dbb6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800dbba:	ee08 0a10 	vmov	s16, r0
 800dbbe:	2d00      	cmp	r5, #0
 800dbc0:	f000 8084 	beq.w	800dccc <_dtoa_r+0x204>
 800dbc4:	ee19 3a90 	vmov	r3, s19
 800dbc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dbcc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800dbd0:	4656      	mov	r6, sl
 800dbd2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800dbd6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800dbda:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800dbde:	4b74      	ldr	r3, [pc, #464]	; (800ddb0 <_dtoa_r+0x2e8>)
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	4630      	mov	r0, r6
 800dbe4:	4639      	mov	r1, r7
 800dbe6:	f7f2 fb5f 	bl	80002a8 <__aeabi_dsub>
 800dbea:	a365      	add	r3, pc, #404	; (adr r3, 800dd80 <_dtoa_r+0x2b8>)
 800dbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbf0:	f7f2 fd12 	bl	8000618 <__aeabi_dmul>
 800dbf4:	a364      	add	r3, pc, #400	; (adr r3, 800dd88 <_dtoa_r+0x2c0>)
 800dbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbfa:	f7f2 fb57 	bl	80002ac <__adddf3>
 800dbfe:	4606      	mov	r6, r0
 800dc00:	4628      	mov	r0, r5
 800dc02:	460f      	mov	r7, r1
 800dc04:	f7f2 fc9e 	bl	8000544 <__aeabi_i2d>
 800dc08:	a361      	add	r3, pc, #388	; (adr r3, 800dd90 <_dtoa_r+0x2c8>)
 800dc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc0e:	f7f2 fd03 	bl	8000618 <__aeabi_dmul>
 800dc12:	4602      	mov	r2, r0
 800dc14:	460b      	mov	r3, r1
 800dc16:	4630      	mov	r0, r6
 800dc18:	4639      	mov	r1, r7
 800dc1a:	f7f2 fb47 	bl	80002ac <__adddf3>
 800dc1e:	4606      	mov	r6, r0
 800dc20:	460f      	mov	r7, r1
 800dc22:	f7f2 ffa9 	bl	8000b78 <__aeabi_d2iz>
 800dc26:	2200      	movs	r2, #0
 800dc28:	9000      	str	r0, [sp, #0]
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	4630      	mov	r0, r6
 800dc2e:	4639      	mov	r1, r7
 800dc30:	f7f2 ff64 	bl	8000afc <__aeabi_dcmplt>
 800dc34:	b150      	cbz	r0, 800dc4c <_dtoa_r+0x184>
 800dc36:	9800      	ldr	r0, [sp, #0]
 800dc38:	f7f2 fc84 	bl	8000544 <__aeabi_i2d>
 800dc3c:	4632      	mov	r2, r6
 800dc3e:	463b      	mov	r3, r7
 800dc40:	f7f2 ff52 	bl	8000ae8 <__aeabi_dcmpeq>
 800dc44:	b910      	cbnz	r0, 800dc4c <_dtoa_r+0x184>
 800dc46:	9b00      	ldr	r3, [sp, #0]
 800dc48:	3b01      	subs	r3, #1
 800dc4a:	9300      	str	r3, [sp, #0]
 800dc4c:	9b00      	ldr	r3, [sp, #0]
 800dc4e:	2b16      	cmp	r3, #22
 800dc50:	d85a      	bhi.n	800dd08 <_dtoa_r+0x240>
 800dc52:	9a00      	ldr	r2, [sp, #0]
 800dc54:	4b57      	ldr	r3, [pc, #348]	; (800ddb4 <_dtoa_r+0x2ec>)
 800dc56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc5e:	ec51 0b19 	vmov	r0, r1, d9
 800dc62:	f7f2 ff4b 	bl	8000afc <__aeabi_dcmplt>
 800dc66:	2800      	cmp	r0, #0
 800dc68:	d050      	beq.n	800dd0c <_dtoa_r+0x244>
 800dc6a:	9b00      	ldr	r3, [sp, #0]
 800dc6c:	3b01      	subs	r3, #1
 800dc6e:	9300      	str	r3, [sp, #0]
 800dc70:	2300      	movs	r3, #0
 800dc72:	930b      	str	r3, [sp, #44]	; 0x2c
 800dc74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc76:	1b5d      	subs	r5, r3, r5
 800dc78:	1e6b      	subs	r3, r5, #1
 800dc7a:	9305      	str	r3, [sp, #20]
 800dc7c:	bf45      	ittet	mi
 800dc7e:	f1c5 0301 	rsbmi	r3, r5, #1
 800dc82:	9304      	strmi	r3, [sp, #16]
 800dc84:	2300      	movpl	r3, #0
 800dc86:	2300      	movmi	r3, #0
 800dc88:	bf4c      	ite	mi
 800dc8a:	9305      	strmi	r3, [sp, #20]
 800dc8c:	9304      	strpl	r3, [sp, #16]
 800dc8e:	9b00      	ldr	r3, [sp, #0]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	db3d      	blt.n	800dd10 <_dtoa_r+0x248>
 800dc94:	9b05      	ldr	r3, [sp, #20]
 800dc96:	9a00      	ldr	r2, [sp, #0]
 800dc98:	920a      	str	r2, [sp, #40]	; 0x28
 800dc9a:	4413      	add	r3, r2
 800dc9c:	9305      	str	r3, [sp, #20]
 800dc9e:	2300      	movs	r3, #0
 800dca0:	9307      	str	r3, [sp, #28]
 800dca2:	9b06      	ldr	r3, [sp, #24]
 800dca4:	2b09      	cmp	r3, #9
 800dca6:	f200 8089 	bhi.w	800ddbc <_dtoa_r+0x2f4>
 800dcaa:	2b05      	cmp	r3, #5
 800dcac:	bfc4      	itt	gt
 800dcae:	3b04      	subgt	r3, #4
 800dcb0:	9306      	strgt	r3, [sp, #24]
 800dcb2:	9b06      	ldr	r3, [sp, #24]
 800dcb4:	f1a3 0302 	sub.w	r3, r3, #2
 800dcb8:	bfcc      	ite	gt
 800dcba:	2500      	movgt	r5, #0
 800dcbc:	2501      	movle	r5, #1
 800dcbe:	2b03      	cmp	r3, #3
 800dcc0:	f200 8087 	bhi.w	800ddd2 <_dtoa_r+0x30a>
 800dcc4:	e8df f003 	tbb	[pc, r3]
 800dcc8:	59383a2d 	.word	0x59383a2d
 800dccc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800dcd0:	441d      	add	r5, r3
 800dcd2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800dcd6:	2b20      	cmp	r3, #32
 800dcd8:	bfc1      	itttt	gt
 800dcda:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800dcde:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800dce2:	fa0b f303 	lslgt.w	r3, fp, r3
 800dce6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800dcea:	bfda      	itte	le
 800dcec:	f1c3 0320 	rsble	r3, r3, #32
 800dcf0:	fa06 f003 	lslle.w	r0, r6, r3
 800dcf4:	4318      	orrgt	r0, r3
 800dcf6:	f7f2 fc15 	bl	8000524 <__aeabi_ui2d>
 800dcfa:	2301      	movs	r3, #1
 800dcfc:	4606      	mov	r6, r0
 800dcfe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800dd02:	3d01      	subs	r5, #1
 800dd04:	930e      	str	r3, [sp, #56]	; 0x38
 800dd06:	e76a      	b.n	800dbde <_dtoa_r+0x116>
 800dd08:	2301      	movs	r3, #1
 800dd0a:	e7b2      	b.n	800dc72 <_dtoa_r+0x1aa>
 800dd0c:	900b      	str	r0, [sp, #44]	; 0x2c
 800dd0e:	e7b1      	b.n	800dc74 <_dtoa_r+0x1ac>
 800dd10:	9b04      	ldr	r3, [sp, #16]
 800dd12:	9a00      	ldr	r2, [sp, #0]
 800dd14:	1a9b      	subs	r3, r3, r2
 800dd16:	9304      	str	r3, [sp, #16]
 800dd18:	4253      	negs	r3, r2
 800dd1a:	9307      	str	r3, [sp, #28]
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	930a      	str	r3, [sp, #40]	; 0x28
 800dd20:	e7bf      	b.n	800dca2 <_dtoa_r+0x1da>
 800dd22:	2300      	movs	r3, #0
 800dd24:	9308      	str	r3, [sp, #32]
 800dd26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	dc55      	bgt.n	800ddd8 <_dtoa_r+0x310>
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dd32:	461a      	mov	r2, r3
 800dd34:	9209      	str	r2, [sp, #36]	; 0x24
 800dd36:	e00c      	b.n	800dd52 <_dtoa_r+0x28a>
 800dd38:	2301      	movs	r3, #1
 800dd3a:	e7f3      	b.n	800dd24 <_dtoa_r+0x25c>
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd40:	9308      	str	r3, [sp, #32]
 800dd42:	9b00      	ldr	r3, [sp, #0]
 800dd44:	4413      	add	r3, r2
 800dd46:	9302      	str	r3, [sp, #8]
 800dd48:	3301      	adds	r3, #1
 800dd4a:	2b01      	cmp	r3, #1
 800dd4c:	9303      	str	r3, [sp, #12]
 800dd4e:	bfb8      	it	lt
 800dd50:	2301      	movlt	r3, #1
 800dd52:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800dd54:	2200      	movs	r2, #0
 800dd56:	6042      	str	r2, [r0, #4]
 800dd58:	2204      	movs	r2, #4
 800dd5a:	f102 0614 	add.w	r6, r2, #20
 800dd5e:	429e      	cmp	r6, r3
 800dd60:	6841      	ldr	r1, [r0, #4]
 800dd62:	d93d      	bls.n	800dde0 <_dtoa_r+0x318>
 800dd64:	4620      	mov	r0, r4
 800dd66:	f001 f98b 	bl	800f080 <_Balloc>
 800dd6a:	9001      	str	r0, [sp, #4]
 800dd6c:	2800      	cmp	r0, #0
 800dd6e:	d13b      	bne.n	800dde8 <_dtoa_r+0x320>
 800dd70:	4b11      	ldr	r3, [pc, #68]	; (800ddb8 <_dtoa_r+0x2f0>)
 800dd72:	4602      	mov	r2, r0
 800dd74:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800dd78:	e6c0      	b.n	800dafc <_dtoa_r+0x34>
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	e7df      	b.n	800dd3e <_dtoa_r+0x276>
 800dd7e:	bf00      	nop
 800dd80:	636f4361 	.word	0x636f4361
 800dd84:	3fd287a7 	.word	0x3fd287a7
 800dd88:	8b60c8b3 	.word	0x8b60c8b3
 800dd8c:	3fc68a28 	.word	0x3fc68a28
 800dd90:	509f79fb 	.word	0x509f79fb
 800dd94:	3fd34413 	.word	0x3fd34413
 800dd98:	08011dcd 	.word	0x08011dcd
 800dd9c:	08011de4 	.word	0x08011de4
 800dda0:	7ff00000 	.word	0x7ff00000
 800dda4:	08011dc9 	.word	0x08011dc9
 800dda8:	08011dc0 	.word	0x08011dc0
 800ddac:	08012029 	.word	0x08012029
 800ddb0:	3ff80000 	.word	0x3ff80000
 800ddb4:	08011f50 	.word	0x08011f50
 800ddb8:	08011e3f 	.word	0x08011e3f
 800ddbc:	2501      	movs	r5, #1
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	9306      	str	r3, [sp, #24]
 800ddc2:	9508      	str	r5, [sp, #32]
 800ddc4:	f04f 33ff 	mov.w	r3, #4294967295
 800ddc8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ddcc:	2200      	movs	r2, #0
 800ddce:	2312      	movs	r3, #18
 800ddd0:	e7b0      	b.n	800dd34 <_dtoa_r+0x26c>
 800ddd2:	2301      	movs	r3, #1
 800ddd4:	9308      	str	r3, [sp, #32]
 800ddd6:	e7f5      	b.n	800ddc4 <_dtoa_r+0x2fc>
 800ddd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddda:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ddde:	e7b8      	b.n	800dd52 <_dtoa_r+0x28a>
 800dde0:	3101      	adds	r1, #1
 800dde2:	6041      	str	r1, [r0, #4]
 800dde4:	0052      	lsls	r2, r2, #1
 800dde6:	e7b8      	b.n	800dd5a <_dtoa_r+0x292>
 800dde8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ddea:	9a01      	ldr	r2, [sp, #4]
 800ddec:	601a      	str	r2, [r3, #0]
 800ddee:	9b03      	ldr	r3, [sp, #12]
 800ddf0:	2b0e      	cmp	r3, #14
 800ddf2:	f200 809d 	bhi.w	800df30 <_dtoa_r+0x468>
 800ddf6:	2d00      	cmp	r5, #0
 800ddf8:	f000 809a 	beq.w	800df30 <_dtoa_r+0x468>
 800ddfc:	9b00      	ldr	r3, [sp, #0]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	dd32      	ble.n	800de68 <_dtoa_r+0x3a0>
 800de02:	4ab7      	ldr	r2, [pc, #732]	; (800e0e0 <_dtoa_r+0x618>)
 800de04:	f003 030f 	and.w	r3, r3, #15
 800de08:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800de0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800de10:	9b00      	ldr	r3, [sp, #0]
 800de12:	05d8      	lsls	r0, r3, #23
 800de14:	ea4f 1723 	mov.w	r7, r3, asr #4
 800de18:	d516      	bpl.n	800de48 <_dtoa_r+0x380>
 800de1a:	4bb2      	ldr	r3, [pc, #712]	; (800e0e4 <_dtoa_r+0x61c>)
 800de1c:	ec51 0b19 	vmov	r0, r1, d9
 800de20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800de24:	f7f2 fd22 	bl	800086c <__aeabi_ddiv>
 800de28:	f007 070f 	and.w	r7, r7, #15
 800de2c:	4682      	mov	sl, r0
 800de2e:	468b      	mov	fp, r1
 800de30:	2503      	movs	r5, #3
 800de32:	4eac      	ldr	r6, [pc, #688]	; (800e0e4 <_dtoa_r+0x61c>)
 800de34:	b957      	cbnz	r7, 800de4c <_dtoa_r+0x384>
 800de36:	4642      	mov	r2, r8
 800de38:	464b      	mov	r3, r9
 800de3a:	4650      	mov	r0, sl
 800de3c:	4659      	mov	r1, fp
 800de3e:	f7f2 fd15 	bl	800086c <__aeabi_ddiv>
 800de42:	4682      	mov	sl, r0
 800de44:	468b      	mov	fp, r1
 800de46:	e028      	b.n	800de9a <_dtoa_r+0x3d2>
 800de48:	2502      	movs	r5, #2
 800de4a:	e7f2      	b.n	800de32 <_dtoa_r+0x36a>
 800de4c:	07f9      	lsls	r1, r7, #31
 800de4e:	d508      	bpl.n	800de62 <_dtoa_r+0x39a>
 800de50:	4640      	mov	r0, r8
 800de52:	4649      	mov	r1, r9
 800de54:	e9d6 2300 	ldrd	r2, r3, [r6]
 800de58:	f7f2 fbde 	bl	8000618 <__aeabi_dmul>
 800de5c:	3501      	adds	r5, #1
 800de5e:	4680      	mov	r8, r0
 800de60:	4689      	mov	r9, r1
 800de62:	107f      	asrs	r7, r7, #1
 800de64:	3608      	adds	r6, #8
 800de66:	e7e5      	b.n	800de34 <_dtoa_r+0x36c>
 800de68:	f000 809b 	beq.w	800dfa2 <_dtoa_r+0x4da>
 800de6c:	9b00      	ldr	r3, [sp, #0]
 800de6e:	4f9d      	ldr	r7, [pc, #628]	; (800e0e4 <_dtoa_r+0x61c>)
 800de70:	425e      	negs	r6, r3
 800de72:	4b9b      	ldr	r3, [pc, #620]	; (800e0e0 <_dtoa_r+0x618>)
 800de74:	f006 020f 	and.w	r2, r6, #15
 800de78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de80:	ec51 0b19 	vmov	r0, r1, d9
 800de84:	f7f2 fbc8 	bl	8000618 <__aeabi_dmul>
 800de88:	1136      	asrs	r6, r6, #4
 800de8a:	4682      	mov	sl, r0
 800de8c:	468b      	mov	fp, r1
 800de8e:	2300      	movs	r3, #0
 800de90:	2502      	movs	r5, #2
 800de92:	2e00      	cmp	r6, #0
 800de94:	d17a      	bne.n	800df8c <_dtoa_r+0x4c4>
 800de96:	2b00      	cmp	r3, #0
 800de98:	d1d3      	bne.n	800de42 <_dtoa_r+0x37a>
 800de9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	f000 8082 	beq.w	800dfa6 <_dtoa_r+0x4de>
 800dea2:	4b91      	ldr	r3, [pc, #580]	; (800e0e8 <_dtoa_r+0x620>)
 800dea4:	2200      	movs	r2, #0
 800dea6:	4650      	mov	r0, sl
 800dea8:	4659      	mov	r1, fp
 800deaa:	f7f2 fe27 	bl	8000afc <__aeabi_dcmplt>
 800deae:	2800      	cmp	r0, #0
 800deb0:	d079      	beq.n	800dfa6 <_dtoa_r+0x4de>
 800deb2:	9b03      	ldr	r3, [sp, #12]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d076      	beq.n	800dfa6 <_dtoa_r+0x4de>
 800deb8:	9b02      	ldr	r3, [sp, #8]
 800deba:	2b00      	cmp	r3, #0
 800debc:	dd36      	ble.n	800df2c <_dtoa_r+0x464>
 800debe:	9b00      	ldr	r3, [sp, #0]
 800dec0:	4650      	mov	r0, sl
 800dec2:	4659      	mov	r1, fp
 800dec4:	1e5f      	subs	r7, r3, #1
 800dec6:	2200      	movs	r2, #0
 800dec8:	4b88      	ldr	r3, [pc, #544]	; (800e0ec <_dtoa_r+0x624>)
 800deca:	f7f2 fba5 	bl	8000618 <__aeabi_dmul>
 800dece:	9e02      	ldr	r6, [sp, #8]
 800ded0:	4682      	mov	sl, r0
 800ded2:	468b      	mov	fp, r1
 800ded4:	3501      	adds	r5, #1
 800ded6:	4628      	mov	r0, r5
 800ded8:	f7f2 fb34 	bl	8000544 <__aeabi_i2d>
 800dedc:	4652      	mov	r2, sl
 800dede:	465b      	mov	r3, fp
 800dee0:	f7f2 fb9a 	bl	8000618 <__aeabi_dmul>
 800dee4:	4b82      	ldr	r3, [pc, #520]	; (800e0f0 <_dtoa_r+0x628>)
 800dee6:	2200      	movs	r2, #0
 800dee8:	f7f2 f9e0 	bl	80002ac <__adddf3>
 800deec:	46d0      	mov	r8, sl
 800deee:	46d9      	mov	r9, fp
 800def0:	4682      	mov	sl, r0
 800def2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800def6:	2e00      	cmp	r6, #0
 800def8:	d158      	bne.n	800dfac <_dtoa_r+0x4e4>
 800defa:	4b7e      	ldr	r3, [pc, #504]	; (800e0f4 <_dtoa_r+0x62c>)
 800defc:	2200      	movs	r2, #0
 800defe:	4640      	mov	r0, r8
 800df00:	4649      	mov	r1, r9
 800df02:	f7f2 f9d1 	bl	80002a8 <__aeabi_dsub>
 800df06:	4652      	mov	r2, sl
 800df08:	465b      	mov	r3, fp
 800df0a:	4680      	mov	r8, r0
 800df0c:	4689      	mov	r9, r1
 800df0e:	f7f2 fe13 	bl	8000b38 <__aeabi_dcmpgt>
 800df12:	2800      	cmp	r0, #0
 800df14:	f040 8295 	bne.w	800e442 <_dtoa_r+0x97a>
 800df18:	4652      	mov	r2, sl
 800df1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800df1e:	4640      	mov	r0, r8
 800df20:	4649      	mov	r1, r9
 800df22:	f7f2 fdeb 	bl	8000afc <__aeabi_dcmplt>
 800df26:	2800      	cmp	r0, #0
 800df28:	f040 8289 	bne.w	800e43e <_dtoa_r+0x976>
 800df2c:	ec5b ab19 	vmov	sl, fp, d9
 800df30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800df32:	2b00      	cmp	r3, #0
 800df34:	f2c0 8148 	blt.w	800e1c8 <_dtoa_r+0x700>
 800df38:	9a00      	ldr	r2, [sp, #0]
 800df3a:	2a0e      	cmp	r2, #14
 800df3c:	f300 8144 	bgt.w	800e1c8 <_dtoa_r+0x700>
 800df40:	4b67      	ldr	r3, [pc, #412]	; (800e0e0 <_dtoa_r+0x618>)
 800df42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800df46:	e9d3 8900 	ldrd	r8, r9, [r3]
 800df4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	f280 80d5 	bge.w	800e0fc <_dtoa_r+0x634>
 800df52:	9b03      	ldr	r3, [sp, #12]
 800df54:	2b00      	cmp	r3, #0
 800df56:	f300 80d1 	bgt.w	800e0fc <_dtoa_r+0x634>
 800df5a:	f040 826f 	bne.w	800e43c <_dtoa_r+0x974>
 800df5e:	4b65      	ldr	r3, [pc, #404]	; (800e0f4 <_dtoa_r+0x62c>)
 800df60:	2200      	movs	r2, #0
 800df62:	4640      	mov	r0, r8
 800df64:	4649      	mov	r1, r9
 800df66:	f7f2 fb57 	bl	8000618 <__aeabi_dmul>
 800df6a:	4652      	mov	r2, sl
 800df6c:	465b      	mov	r3, fp
 800df6e:	f7f2 fdd9 	bl	8000b24 <__aeabi_dcmpge>
 800df72:	9e03      	ldr	r6, [sp, #12]
 800df74:	4637      	mov	r7, r6
 800df76:	2800      	cmp	r0, #0
 800df78:	f040 8245 	bne.w	800e406 <_dtoa_r+0x93e>
 800df7c:	9d01      	ldr	r5, [sp, #4]
 800df7e:	2331      	movs	r3, #49	; 0x31
 800df80:	f805 3b01 	strb.w	r3, [r5], #1
 800df84:	9b00      	ldr	r3, [sp, #0]
 800df86:	3301      	adds	r3, #1
 800df88:	9300      	str	r3, [sp, #0]
 800df8a:	e240      	b.n	800e40e <_dtoa_r+0x946>
 800df8c:	07f2      	lsls	r2, r6, #31
 800df8e:	d505      	bpl.n	800df9c <_dtoa_r+0x4d4>
 800df90:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df94:	f7f2 fb40 	bl	8000618 <__aeabi_dmul>
 800df98:	3501      	adds	r5, #1
 800df9a:	2301      	movs	r3, #1
 800df9c:	1076      	asrs	r6, r6, #1
 800df9e:	3708      	adds	r7, #8
 800dfa0:	e777      	b.n	800de92 <_dtoa_r+0x3ca>
 800dfa2:	2502      	movs	r5, #2
 800dfa4:	e779      	b.n	800de9a <_dtoa_r+0x3d2>
 800dfa6:	9f00      	ldr	r7, [sp, #0]
 800dfa8:	9e03      	ldr	r6, [sp, #12]
 800dfaa:	e794      	b.n	800ded6 <_dtoa_r+0x40e>
 800dfac:	9901      	ldr	r1, [sp, #4]
 800dfae:	4b4c      	ldr	r3, [pc, #304]	; (800e0e0 <_dtoa_r+0x618>)
 800dfb0:	4431      	add	r1, r6
 800dfb2:	910d      	str	r1, [sp, #52]	; 0x34
 800dfb4:	9908      	ldr	r1, [sp, #32]
 800dfb6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dfba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dfbe:	2900      	cmp	r1, #0
 800dfc0:	d043      	beq.n	800e04a <_dtoa_r+0x582>
 800dfc2:	494d      	ldr	r1, [pc, #308]	; (800e0f8 <_dtoa_r+0x630>)
 800dfc4:	2000      	movs	r0, #0
 800dfc6:	f7f2 fc51 	bl	800086c <__aeabi_ddiv>
 800dfca:	4652      	mov	r2, sl
 800dfcc:	465b      	mov	r3, fp
 800dfce:	f7f2 f96b 	bl	80002a8 <__aeabi_dsub>
 800dfd2:	9d01      	ldr	r5, [sp, #4]
 800dfd4:	4682      	mov	sl, r0
 800dfd6:	468b      	mov	fp, r1
 800dfd8:	4649      	mov	r1, r9
 800dfda:	4640      	mov	r0, r8
 800dfdc:	f7f2 fdcc 	bl	8000b78 <__aeabi_d2iz>
 800dfe0:	4606      	mov	r6, r0
 800dfe2:	f7f2 faaf 	bl	8000544 <__aeabi_i2d>
 800dfe6:	4602      	mov	r2, r0
 800dfe8:	460b      	mov	r3, r1
 800dfea:	4640      	mov	r0, r8
 800dfec:	4649      	mov	r1, r9
 800dfee:	f7f2 f95b 	bl	80002a8 <__aeabi_dsub>
 800dff2:	3630      	adds	r6, #48	; 0x30
 800dff4:	f805 6b01 	strb.w	r6, [r5], #1
 800dff8:	4652      	mov	r2, sl
 800dffa:	465b      	mov	r3, fp
 800dffc:	4680      	mov	r8, r0
 800dffe:	4689      	mov	r9, r1
 800e000:	f7f2 fd7c 	bl	8000afc <__aeabi_dcmplt>
 800e004:	2800      	cmp	r0, #0
 800e006:	d163      	bne.n	800e0d0 <_dtoa_r+0x608>
 800e008:	4642      	mov	r2, r8
 800e00a:	464b      	mov	r3, r9
 800e00c:	4936      	ldr	r1, [pc, #216]	; (800e0e8 <_dtoa_r+0x620>)
 800e00e:	2000      	movs	r0, #0
 800e010:	f7f2 f94a 	bl	80002a8 <__aeabi_dsub>
 800e014:	4652      	mov	r2, sl
 800e016:	465b      	mov	r3, fp
 800e018:	f7f2 fd70 	bl	8000afc <__aeabi_dcmplt>
 800e01c:	2800      	cmp	r0, #0
 800e01e:	f040 80b5 	bne.w	800e18c <_dtoa_r+0x6c4>
 800e022:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e024:	429d      	cmp	r5, r3
 800e026:	d081      	beq.n	800df2c <_dtoa_r+0x464>
 800e028:	4b30      	ldr	r3, [pc, #192]	; (800e0ec <_dtoa_r+0x624>)
 800e02a:	2200      	movs	r2, #0
 800e02c:	4650      	mov	r0, sl
 800e02e:	4659      	mov	r1, fp
 800e030:	f7f2 faf2 	bl	8000618 <__aeabi_dmul>
 800e034:	4b2d      	ldr	r3, [pc, #180]	; (800e0ec <_dtoa_r+0x624>)
 800e036:	4682      	mov	sl, r0
 800e038:	468b      	mov	fp, r1
 800e03a:	4640      	mov	r0, r8
 800e03c:	4649      	mov	r1, r9
 800e03e:	2200      	movs	r2, #0
 800e040:	f7f2 faea 	bl	8000618 <__aeabi_dmul>
 800e044:	4680      	mov	r8, r0
 800e046:	4689      	mov	r9, r1
 800e048:	e7c6      	b.n	800dfd8 <_dtoa_r+0x510>
 800e04a:	4650      	mov	r0, sl
 800e04c:	4659      	mov	r1, fp
 800e04e:	f7f2 fae3 	bl	8000618 <__aeabi_dmul>
 800e052:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e054:	9d01      	ldr	r5, [sp, #4]
 800e056:	930f      	str	r3, [sp, #60]	; 0x3c
 800e058:	4682      	mov	sl, r0
 800e05a:	468b      	mov	fp, r1
 800e05c:	4649      	mov	r1, r9
 800e05e:	4640      	mov	r0, r8
 800e060:	f7f2 fd8a 	bl	8000b78 <__aeabi_d2iz>
 800e064:	4606      	mov	r6, r0
 800e066:	f7f2 fa6d 	bl	8000544 <__aeabi_i2d>
 800e06a:	3630      	adds	r6, #48	; 0x30
 800e06c:	4602      	mov	r2, r0
 800e06e:	460b      	mov	r3, r1
 800e070:	4640      	mov	r0, r8
 800e072:	4649      	mov	r1, r9
 800e074:	f7f2 f918 	bl	80002a8 <__aeabi_dsub>
 800e078:	f805 6b01 	strb.w	r6, [r5], #1
 800e07c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e07e:	429d      	cmp	r5, r3
 800e080:	4680      	mov	r8, r0
 800e082:	4689      	mov	r9, r1
 800e084:	f04f 0200 	mov.w	r2, #0
 800e088:	d124      	bne.n	800e0d4 <_dtoa_r+0x60c>
 800e08a:	4b1b      	ldr	r3, [pc, #108]	; (800e0f8 <_dtoa_r+0x630>)
 800e08c:	4650      	mov	r0, sl
 800e08e:	4659      	mov	r1, fp
 800e090:	f7f2 f90c 	bl	80002ac <__adddf3>
 800e094:	4602      	mov	r2, r0
 800e096:	460b      	mov	r3, r1
 800e098:	4640      	mov	r0, r8
 800e09a:	4649      	mov	r1, r9
 800e09c:	f7f2 fd4c 	bl	8000b38 <__aeabi_dcmpgt>
 800e0a0:	2800      	cmp	r0, #0
 800e0a2:	d173      	bne.n	800e18c <_dtoa_r+0x6c4>
 800e0a4:	4652      	mov	r2, sl
 800e0a6:	465b      	mov	r3, fp
 800e0a8:	4913      	ldr	r1, [pc, #76]	; (800e0f8 <_dtoa_r+0x630>)
 800e0aa:	2000      	movs	r0, #0
 800e0ac:	f7f2 f8fc 	bl	80002a8 <__aeabi_dsub>
 800e0b0:	4602      	mov	r2, r0
 800e0b2:	460b      	mov	r3, r1
 800e0b4:	4640      	mov	r0, r8
 800e0b6:	4649      	mov	r1, r9
 800e0b8:	f7f2 fd20 	bl	8000afc <__aeabi_dcmplt>
 800e0bc:	2800      	cmp	r0, #0
 800e0be:	f43f af35 	beq.w	800df2c <_dtoa_r+0x464>
 800e0c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e0c4:	1e6b      	subs	r3, r5, #1
 800e0c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800e0c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e0cc:	2b30      	cmp	r3, #48	; 0x30
 800e0ce:	d0f8      	beq.n	800e0c2 <_dtoa_r+0x5fa>
 800e0d0:	9700      	str	r7, [sp, #0]
 800e0d2:	e049      	b.n	800e168 <_dtoa_r+0x6a0>
 800e0d4:	4b05      	ldr	r3, [pc, #20]	; (800e0ec <_dtoa_r+0x624>)
 800e0d6:	f7f2 fa9f 	bl	8000618 <__aeabi_dmul>
 800e0da:	4680      	mov	r8, r0
 800e0dc:	4689      	mov	r9, r1
 800e0de:	e7bd      	b.n	800e05c <_dtoa_r+0x594>
 800e0e0:	08011f50 	.word	0x08011f50
 800e0e4:	08011f28 	.word	0x08011f28
 800e0e8:	3ff00000 	.word	0x3ff00000
 800e0ec:	40240000 	.word	0x40240000
 800e0f0:	401c0000 	.word	0x401c0000
 800e0f4:	40140000 	.word	0x40140000
 800e0f8:	3fe00000 	.word	0x3fe00000
 800e0fc:	9d01      	ldr	r5, [sp, #4]
 800e0fe:	4656      	mov	r6, sl
 800e100:	465f      	mov	r7, fp
 800e102:	4642      	mov	r2, r8
 800e104:	464b      	mov	r3, r9
 800e106:	4630      	mov	r0, r6
 800e108:	4639      	mov	r1, r7
 800e10a:	f7f2 fbaf 	bl	800086c <__aeabi_ddiv>
 800e10e:	f7f2 fd33 	bl	8000b78 <__aeabi_d2iz>
 800e112:	4682      	mov	sl, r0
 800e114:	f7f2 fa16 	bl	8000544 <__aeabi_i2d>
 800e118:	4642      	mov	r2, r8
 800e11a:	464b      	mov	r3, r9
 800e11c:	f7f2 fa7c 	bl	8000618 <__aeabi_dmul>
 800e120:	4602      	mov	r2, r0
 800e122:	460b      	mov	r3, r1
 800e124:	4630      	mov	r0, r6
 800e126:	4639      	mov	r1, r7
 800e128:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e12c:	f7f2 f8bc 	bl	80002a8 <__aeabi_dsub>
 800e130:	f805 6b01 	strb.w	r6, [r5], #1
 800e134:	9e01      	ldr	r6, [sp, #4]
 800e136:	9f03      	ldr	r7, [sp, #12]
 800e138:	1bae      	subs	r6, r5, r6
 800e13a:	42b7      	cmp	r7, r6
 800e13c:	4602      	mov	r2, r0
 800e13e:	460b      	mov	r3, r1
 800e140:	d135      	bne.n	800e1ae <_dtoa_r+0x6e6>
 800e142:	f7f2 f8b3 	bl	80002ac <__adddf3>
 800e146:	4642      	mov	r2, r8
 800e148:	464b      	mov	r3, r9
 800e14a:	4606      	mov	r6, r0
 800e14c:	460f      	mov	r7, r1
 800e14e:	f7f2 fcf3 	bl	8000b38 <__aeabi_dcmpgt>
 800e152:	b9d0      	cbnz	r0, 800e18a <_dtoa_r+0x6c2>
 800e154:	4642      	mov	r2, r8
 800e156:	464b      	mov	r3, r9
 800e158:	4630      	mov	r0, r6
 800e15a:	4639      	mov	r1, r7
 800e15c:	f7f2 fcc4 	bl	8000ae8 <__aeabi_dcmpeq>
 800e160:	b110      	cbz	r0, 800e168 <_dtoa_r+0x6a0>
 800e162:	f01a 0f01 	tst.w	sl, #1
 800e166:	d110      	bne.n	800e18a <_dtoa_r+0x6c2>
 800e168:	4620      	mov	r0, r4
 800e16a:	ee18 1a10 	vmov	r1, s16
 800e16e:	f000 ffc7 	bl	800f100 <_Bfree>
 800e172:	2300      	movs	r3, #0
 800e174:	9800      	ldr	r0, [sp, #0]
 800e176:	702b      	strb	r3, [r5, #0]
 800e178:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e17a:	3001      	adds	r0, #1
 800e17c:	6018      	str	r0, [r3, #0]
 800e17e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e180:	2b00      	cmp	r3, #0
 800e182:	f43f acf1 	beq.w	800db68 <_dtoa_r+0xa0>
 800e186:	601d      	str	r5, [r3, #0]
 800e188:	e4ee      	b.n	800db68 <_dtoa_r+0xa0>
 800e18a:	9f00      	ldr	r7, [sp, #0]
 800e18c:	462b      	mov	r3, r5
 800e18e:	461d      	mov	r5, r3
 800e190:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e194:	2a39      	cmp	r2, #57	; 0x39
 800e196:	d106      	bne.n	800e1a6 <_dtoa_r+0x6de>
 800e198:	9a01      	ldr	r2, [sp, #4]
 800e19a:	429a      	cmp	r2, r3
 800e19c:	d1f7      	bne.n	800e18e <_dtoa_r+0x6c6>
 800e19e:	9901      	ldr	r1, [sp, #4]
 800e1a0:	2230      	movs	r2, #48	; 0x30
 800e1a2:	3701      	adds	r7, #1
 800e1a4:	700a      	strb	r2, [r1, #0]
 800e1a6:	781a      	ldrb	r2, [r3, #0]
 800e1a8:	3201      	adds	r2, #1
 800e1aa:	701a      	strb	r2, [r3, #0]
 800e1ac:	e790      	b.n	800e0d0 <_dtoa_r+0x608>
 800e1ae:	4ba6      	ldr	r3, [pc, #664]	; (800e448 <_dtoa_r+0x980>)
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	f7f2 fa31 	bl	8000618 <__aeabi_dmul>
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	4606      	mov	r6, r0
 800e1bc:	460f      	mov	r7, r1
 800e1be:	f7f2 fc93 	bl	8000ae8 <__aeabi_dcmpeq>
 800e1c2:	2800      	cmp	r0, #0
 800e1c4:	d09d      	beq.n	800e102 <_dtoa_r+0x63a>
 800e1c6:	e7cf      	b.n	800e168 <_dtoa_r+0x6a0>
 800e1c8:	9a08      	ldr	r2, [sp, #32]
 800e1ca:	2a00      	cmp	r2, #0
 800e1cc:	f000 80d7 	beq.w	800e37e <_dtoa_r+0x8b6>
 800e1d0:	9a06      	ldr	r2, [sp, #24]
 800e1d2:	2a01      	cmp	r2, #1
 800e1d4:	f300 80ba 	bgt.w	800e34c <_dtoa_r+0x884>
 800e1d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e1da:	2a00      	cmp	r2, #0
 800e1dc:	f000 80b2 	beq.w	800e344 <_dtoa_r+0x87c>
 800e1e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e1e4:	9e07      	ldr	r6, [sp, #28]
 800e1e6:	9d04      	ldr	r5, [sp, #16]
 800e1e8:	9a04      	ldr	r2, [sp, #16]
 800e1ea:	441a      	add	r2, r3
 800e1ec:	9204      	str	r2, [sp, #16]
 800e1ee:	9a05      	ldr	r2, [sp, #20]
 800e1f0:	2101      	movs	r1, #1
 800e1f2:	441a      	add	r2, r3
 800e1f4:	4620      	mov	r0, r4
 800e1f6:	9205      	str	r2, [sp, #20]
 800e1f8:	f001 f884 	bl	800f304 <__i2b>
 800e1fc:	4607      	mov	r7, r0
 800e1fe:	2d00      	cmp	r5, #0
 800e200:	dd0c      	ble.n	800e21c <_dtoa_r+0x754>
 800e202:	9b05      	ldr	r3, [sp, #20]
 800e204:	2b00      	cmp	r3, #0
 800e206:	dd09      	ble.n	800e21c <_dtoa_r+0x754>
 800e208:	42ab      	cmp	r3, r5
 800e20a:	9a04      	ldr	r2, [sp, #16]
 800e20c:	bfa8      	it	ge
 800e20e:	462b      	movge	r3, r5
 800e210:	1ad2      	subs	r2, r2, r3
 800e212:	9204      	str	r2, [sp, #16]
 800e214:	9a05      	ldr	r2, [sp, #20]
 800e216:	1aed      	subs	r5, r5, r3
 800e218:	1ad3      	subs	r3, r2, r3
 800e21a:	9305      	str	r3, [sp, #20]
 800e21c:	9b07      	ldr	r3, [sp, #28]
 800e21e:	b31b      	cbz	r3, 800e268 <_dtoa_r+0x7a0>
 800e220:	9b08      	ldr	r3, [sp, #32]
 800e222:	2b00      	cmp	r3, #0
 800e224:	f000 80af 	beq.w	800e386 <_dtoa_r+0x8be>
 800e228:	2e00      	cmp	r6, #0
 800e22a:	dd13      	ble.n	800e254 <_dtoa_r+0x78c>
 800e22c:	4639      	mov	r1, r7
 800e22e:	4632      	mov	r2, r6
 800e230:	4620      	mov	r0, r4
 800e232:	f001 f927 	bl	800f484 <__pow5mult>
 800e236:	ee18 2a10 	vmov	r2, s16
 800e23a:	4601      	mov	r1, r0
 800e23c:	4607      	mov	r7, r0
 800e23e:	4620      	mov	r0, r4
 800e240:	f001 f876 	bl	800f330 <__multiply>
 800e244:	ee18 1a10 	vmov	r1, s16
 800e248:	4680      	mov	r8, r0
 800e24a:	4620      	mov	r0, r4
 800e24c:	f000 ff58 	bl	800f100 <_Bfree>
 800e250:	ee08 8a10 	vmov	s16, r8
 800e254:	9b07      	ldr	r3, [sp, #28]
 800e256:	1b9a      	subs	r2, r3, r6
 800e258:	d006      	beq.n	800e268 <_dtoa_r+0x7a0>
 800e25a:	ee18 1a10 	vmov	r1, s16
 800e25e:	4620      	mov	r0, r4
 800e260:	f001 f910 	bl	800f484 <__pow5mult>
 800e264:	ee08 0a10 	vmov	s16, r0
 800e268:	2101      	movs	r1, #1
 800e26a:	4620      	mov	r0, r4
 800e26c:	f001 f84a 	bl	800f304 <__i2b>
 800e270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e272:	2b00      	cmp	r3, #0
 800e274:	4606      	mov	r6, r0
 800e276:	f340 8088 	ble.w	800e38a <_dtoa_r+0x8c2>
 800e27a:	461a      	mov	r2, r3
 800e27c:	4601      	mov	r1, r0
 800e27e:	4620      	mov	r0, r4
 800e280:	f001 f900 	bl	800f484 <__pow5mult>
 800e284:	9b06      	ldr	r3, [sp, #24]
 800e286:	2b01      	cmp	r3, #1
 800e288:	4606      	mov	r6, r0
 800e28a:	f340 8081 	ble.w	800e390 <_dtoa_r+0x8c8>
 800e28e:	f04f 0800 	mov.w	r8, #0
 800e292:	6933      	ldr	r3, [r6, #16]
 800e294:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e298:	6918      	ldr	r0, [r3, #16]
 800e29a:	f000 ffe3 	bl	800f264 <__hi0bits>
 800e29e:	f1c0 0020 	rsb	r0, r0, #32
 800e2a2:	9b05      	ldr	r3, [sp, #20]
 800e2a4:	4418      	add	r0, r3
 800e2a6:	f010 001f 	ands.w	r0, r0, #31
 800e2aa:	f000 8092 	beq.w	800e3d2 <_dtoa_r+0x90a>
 800e2ae:	f1c0 0320 	rsb	r3, r0, #32
 800e2b2:	2b04      	cmp	r3, #4
 800e2b4:	f340 808a 	ble.w	800e3cc <_dtoa_r+0x904>
 800e2b8:	f1c0 001c 	rsb	r0, r0, #28
 800e2bc:	9b04      	ldr	r3, [sp, #16]
 800e2be:	4403      	add	r3, r0
 800e2c0:	9304      	str	r3, [sp, #16]
 800e2c2:	9b05      	ldr	r3, [sp, #20]
 800e2c4:	4403      	add	r3, r0
 800e2c6:	4405      	add	r5, r0
 800e2c8:	9305      	str	r3, [sp, #20]
 800e2ca:	9b04      	ldr	r3, [sp, #16]
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	dd07      	ble.n	800e2e0 <_dtoa_r+0x818>
 800e2d0:	ee18 1a10 	vmov	r1, s16
 800e2d4:	461a      	mov	r2, r3
 800e2d6:	4620      	mov	r0, r4
 800e2d8:	f001 f92e 	bl	800f538 <__lshift>
 800e2dc:	ee08 0a10 	vmov	s16, r0
 800e2e0:	9b05      	ldr	r3, [sp, #20]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	dd05      	ble.n	800e2f2 <_dtoa_r+0x82a>
 800e2e6:	4631      	mov	r1, r6
 800e2e8:	461a      	mov	r2, r3
 800e2ea:	4620      	mov	r0, r4
 800e2ec:	f001 f924 	bl	800f538 <__lshift>
 800e2f0:	4606      	mov	r6, r0
 800e2f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d06e      	beq.n	800e3d6 <_dtoa_r+0x90e>
 800e2f8:	ee18 0a10 	vmov	r0, s16
 800e2fc:	4631      	mov	r1, r6
 800e2fe:	f001 f98b 	bl	800f618 <__mcmp>
 800e302:	2800      	cmp	r0, #0
 800e304:	da67      	bge.n	800e3d6 <_dtoa_r+0x90e>
 800e306:	9b00      	ldr	r3, [sp, #0]
 800e308:	3b01      	subs	r3, #1
 800e30a:	ee18 1a10 	vmov	r1, s16
 800e30e:	9300      	str	r3, [sp, #0]
 800e310:	220a      	movs	r2, #10
 800e312:	2300      	movs	r3, #0
 800e314:	4620      	mov	r0, r4
 800e316:	f000 ff15 	bl	800f144 <__multadd>
 800e31a:	9b08      	ldr	r3, [sp, #32]
 800e31c:	ee08 0a10 	vmov	s16, r0
 800e320:	2b00      	cmp	r3, #0
 800e322:	f000 81b1 	beq.w	800e688 <_dtoa_r+0xbc0>
 800e326:	2300      	movs	r3, #0
 800e328:	4639      	mov	r1, r7
 800e32a:	220a      	movs	r2, #10
 800e32c:	4620      	mov	r0, r4
 800e32e:	f000 ff09 	bl	800f144 <__multadd>
 800e332:	9b02      	ldr	r3, [sp, #8]
 800e334:	2b00      	cmp	r3, #0
 800e336:	4607      	mov	r7, r0
 800e338:	f300 808e 	bgt.w	800e458 <_dtoa_r+0x990>
 800e33c:	9b06      	ldr	r3, [sp, #24]
 800e33e:	2b02      	cmp	r3, #2
 800e340:	dc51      	bgt.n	800e3e6 <_dtoa_r+0x91e>
 800e342:	e089      	b.n	800e458 <_dtoa_r+0x990>
 800e344:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e346:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e34a:	e74b      	b.n	800e1e4 <_dtoa_r+0x71c>
 800e34c:	9b03      	ldr	r3, [sp, #12]
 800e34e:	1e5e      	subs	r6, r3, #1
 800e350:	9b07      	ldr	r3, [sp, #28]
 800e352:	42b3      	cmp	r3, r6
 800e354:	bfbf      	itttt	lt
 800e356:	9b07      	ldrlt	r3, [sp, #28]
 800e358:	9607      	strlt	r6, [sp, #28]
 800e35a:	1af2      	sublt	r2, r6, r3
 800e35c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e35e:	bfb6      	itet	lt
 800e360:	189b      	addlt	r3, r3, r2
 800e362:	1b9e      	subge	r6, r3, r6
 800e364:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e366:	9b03      	ldr	r3, [sp, #12]
 800e368:	bfb8      	it	lt
 800e36a:	2600      	movlt	r6, #0
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	bfb7      	itett	lt
 800e370:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e374:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e378:	1a9d      	sublt	r5, r3, r2
 800e37a:	2300      	movlt	r3, #0
 800e37c:	e734      	b.n	800e1e8 <_dtoa_r+0x720>
 800e37e:	9e07      	ldr	r6, [sp, #28]
 800e380:	9d04      	ldr	r5, [sp, #16]
 800e382:	9f08      	ldr	r7, [sp, #32]
 800e384:	e73b      	b.n	800e1fe <_dtoa_r+0x736>
 800e386:	9a07      	ldr	r2, [sp, #28]
 800e388:	e767      	b.n	800e25a <_dtoa_r+0x792>
 800e38a:	9b06      	ldr	r3, [sp, #24]
 800e38c:	2b01      	cmp	r3, #1
 800e38e:	dc18      	bgt.n	800e3c2 <_dtoa_r+0x8fa>
 800e390:	f1ba 0f00 	cmp.w	sl, #0
 800e394:	d115      	bne.n	800e3c2 <_dtoa_r+0x8fa>
 800e396:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e39a:	b993      	cbnz	r3, 800e3c2 <_dtoa_r+0x8fa>
 800e39c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e3a0:	0d1b      	lsrs	r3, r3, #20
 800e3a2:	051b      	lsls	r3, r3, #20
 800e3a4:	b183      	cbz	r3, 800e3c8 <_dtoa_r+0x900>
 800e3a6:	9b04      	ldr	r3, [sp, #16]
 800e3a8:	3301      	adds	r3, #1
 800e3aa:	9304      	str	r3, [sp, #16]
 800e3ac:	9b05      	ldr	r3, [sp, #20]
 800e3ae:	3301      	adds	r3, #1
 800e3b0:	9305      	str	r3, [sp, #20]
 800e3b2:	f04f 0801 	mov.w	r8, #1
 800e3b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	f47f af6a 	bne.w	800e292 <_dtoa_r+0x7ca>
 800e3be:	2001      	movs	r0, #1
 800e3c0:	e76f      	b.n	800e2a2 <_dtoa_r+0x7da>
 800e3c2:	f04f 0800 	mov.w	r8, #0
 800e3c6:	e7f6      	b.n	800e3b6 <_dtoa_r+0x8ee>
 800e3c8:	4698      	mov	r8, r3
 800e3ca:	e7f4      	b.n	800e3b6 <_dtoa_r+0x8ee>
 800e3cc:	f43f af7d 	beq.w	800e2ca <_dtoa_r+0x802>
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	301c      	adds	r0, #28
 800e3d4:	e772      	b.n	800e2bc <_dtoa_r+0x7f4>
 800e3d6:	9b03      	ldr	r3, [sp, #12]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	dc37      	bgt.n	800e44c <_dtoa_r+0x984>
 800e3dc:	9b06      	ldr	r3, [sp, #24]
 800e3de:	2b02      	cmp	r3, #2
 800e3e0:	dd34      	ble.n	800e44c <_dtoa_r+0x984>
 800e3e2:	9b03      	ldr	r3, [sp, #12]
 800e3e4:	9302      	str	r3, [sp, #8]
 800e3e6:	9b02      	ldr	r3, [sp, #8]
 800e3e8:	b96b      	cbnz	r3, 800e406 <_dtoa_r+0x93e>
 800e3ea:	4631      	mov	r1, r6
 800e3ec:	2205      	movs	r2, #5
 800e3ee:	4620      	mov	r0, r4
 800e3f0:	f000 fea8 	bl	800f144 <__multadd>
 800e3f4:	4601      	mov	r1, r0
 800e3f6:	4606      	mov	r6, r0
 800e3f8:	ee18 0a10 	vmov	r0, s16
 800e3fc:	f001 f90c 	bl	800f618 <__mcmp>
 800e400:	2800      	cmp	r0, #0
 800e402:	f73f adbb 	bgt.w	800df7c <_dtoa_r+0x4b4>
 800e406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e408:	9d01      	ldr	r5, [sp, #4]
 800e40a:	43db      	mvns	r3, r3
 800e40c:	9300      	str	r3, [sp, #0]
 800e40e:	f04f 0800 	mov.w	r8, #0
 800e412:	4631      	mov	r1, r6
 800e414:	4620      	mov	r0, r4
 800e416:	f000 fe73 	bl	800f100 <_Bfree>
 800e41a:	2f00      	cmp	r7, #0
 800e41c:	f43f aea4 	beq.w	800e168 <_dtoa_r+0x6a0>
 800e420:	f1b8 0f00 	cmp.w	r8, #0
 800e424:	d005      	beq.n	800e432 <_dtoa_r+0x96a>
 800e426:	45b8      	cmp	r8, r7
 800e428:	d003      	beq.n	800e432 <_dtoa_r+0x96a>
 800e42a:	4641      	mov	r1, r8
 800e42c:	4620      	mov	r0, r4
 800e42e:	f000 fe67 	bl	800f100 <_Bfree>
 800e432:	4639      	mov	r1, r7
 800e434:	4620      	mov	r0, r4
 800e436:	f000 fe63 	bl	800f100 <_Bfree>
 800e43a:	e695      	b.n	800e168 <_dtoa_r+0x6a0>
 800e43c:	2600      	movs	r6, #0
 800e43e:	4637      	mov	r7, r6
 800e440:	e7e1      	b.n	800e406 <_dtoa_r+0x93e>
 800e442:	9700      	str	r7, [sp, #0]
 800e444:	4637      	mov	r7, r6
 800e446:	e599      	b.n	800df7c <_dtoa_r+0x4b4>
 800e448:	40240000 	.word	0x40240000
 800e44c:	9b08      	ldr	r3, [sp, #32]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	f000 80ca 	beq.w	800e5e8 <_dtoa_r+0xb20>
 800e454:	9b03      	ldr	r3, [sp, #12]
 800e456:	9302      	str	r3, [sp, #8]
 800e458:	2d00      	cmp	r5, #0
 800e45a:	dd05      	ble.n	800e468 <_dtoa_r+0x9a0>
 800e45c:	4639      	mov	r1, r7
 800e45e:	462a      	mov	r2, r5
 800e460:	4620      	mov	r0, r4
 800e462:	f001 f869 	bl	800f538 <__lshift>
 800e466:	4607      	mov	r7, r0
 800e468:	f1b8 0f00 	cmp.w	r8, #0
 800e46c:	d05b      	beq.n	800e526 <_dtoa_r+0xa5e>
 800e46e:	6879      	ldr	r1, [r7, #4]
 800e470:	4620      	mov	r0, r4
 800e472:	f000 fe05 	bl	800f080 <_Balloc>
 800e476:	4605      	mov	r5, r0
 800e478:	b928      	cbnz	r0, 800e486 <_dtoa_r+0x9be>
 800e47a:	4b87      	ldr	r3, [pc, #540]	; (800e698 <_dtoa_r+0xbd0>)
 800e47c:	4602      	mov	r2, r0
 800e47e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e482:	f7ff bb3b 	b.w	800dafc <_dtoa_r+0x34>
 800e486:	693a      	ldr	r2, [r7, #16]
 800e488:	3202      	adds	r2, #2
 800e48a:	0092      	lsls	r2, r2, #2
 800e48c:	f107 010c 	add.w	r1, r7, #12
 800e490:	300c      	adds	r0, #12
 800e492:	f7fd f95a 	bl	800b74a <memcpy>
 800e496:	2201      	movs	r2, #1
 800e498:	4629      	mov	r1, r5
 800e49a:	4620      	mov	r0, r4
 800e49c:	f001 f84c 	bl	800f538 <__lshift>
 800e4a0:	9b01      	ldr	r3, [sp, #4]
 800e4a2:	f103 0901 	add.w	r9, r3, #1
 800e4a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e4aa:	4413      	add	r3, r2
 800e4ac:	9305      	str	r3, [sp, #20]
 800e4ae:	f00a 0301 	and.w	r3, sl, #1
 800e4b2:	46b8      	mov	r8, r7
 800e4b4:	9304      	str	r3, [sp, #16]
 800e4b6:	4607      	mov	r7, r0
 800e4b8:	4631      	mov	r1, r6
 800e4ba:	ee18 0a10 	vmov	r0, s16
 800e4be:	f7ff fa77 	bl	800d9b0 <quorem>
 800e4c2:	4641      	mov	r1, r8
 800e4c4:	9002      	str	r0, [sp, #8]
 800e4c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e4ca:	ee18 0a10 	vmov	r0, s16
 800e4ce:	f001 f8a3 	bl	800f618 <__mcmp>
 800e4d2:	463a      	mov	r2, r7
 800e4d4:	9003      	str	r0, [sp, #12]
 800e4d6:	4631      	mov	r1, r6
 800e4d8:	4620      	mov	r0, r4
 800e4da:	f001 f8b9 	bl	800f650 <__mdiff>
 800e4de:	68c2      	ldr	r2, [r0, #12]
 800e4e0:	f109 3bff 	add.w	fp, r9, #4294967295
 800e4e4:	4605      	mov	r5, r0
 800e4e6:	bb02      	cbnz	r2, 800e52a <_dtoa_r+0xa62>
 800e4e8:	4601      	mov	r1, r0
 800e4ea:	ee18 0a10 	vmov	r0, s16
 800e4ee:	f001 f893 	bl	800f618 <__mcmp>
 800e4f2:	4602      	mov	r2, r0
 800e4f4:	4629      	mov	r1, r5
 800e4f6:	4620      	mov	r0, r4
 800e4f8:	9207      	str	r2, [sp, #28]
 800e4fa:	f000 fe01 	bl	800f100 <_Bfree>
 800e4fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e502:	ea43 0102 	orr.w	r1, r3, r2
 800e506:	9b04      	ldr	r3, [sp, #16]
 800e508:	430b      	orrs	r3, r1
 800e50a:	464d      	mov	r5, r9
 800e50c:	d10f      	bne.n	800e52e <_dtoa_r+0xa66>
 800e50e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e512:	d02a      	beq.n	800e56a <_dtoa_r+0xaa2>
 800e514:	9b03      	ldr	r3, [sp, #12]
 800e516:	2b00      	cmp	r3, #0
 800e518:	dd02      	ble.n	800e520 <_dtoa_r+0xa58>
 800e51a:	9b02      	ldr	r3, [sp, #8]
 800e51c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e520:	f88b a000 	strb.w	sl, [fp]
 800e524:	e775      	b.n	800e412 <_dtoa_r+0x94a>
 800e526:	4638      	mov	r0, r7
 800e528:	e7ba      	b.n	800e4a0 <_dtoa_r+0x9d8>
 800e52a:	2201      	movs	r2, #1
 800e52c:	e7e2      	b.n	800e4f4 <_dtoa_r+0xa2c>
 800e52e:	9b03      	ldr	r3, [sp, #12]
 800e530:	2b00      	cmp	r3, #0
 800e532:	db04      	blt.n	800e53e <_dtoa_r+0xa76>
 800e534:	9906      	ldr	r1, [sp, #24]
 800e536:	430b      	orrs	r3, r1
 800e538:	9904      	ldr	r1, [sp, #16]
 800e53a:	430b      	orrs	r3, r1
 800e53c:	d122      	bne.n	800e584 <_dtoa_r+0xabc>
 800e53e:	2a00      	cmp	r2, #0
 800e540:	ddee      	ble.n	800e520 <_dtoa_r+0xa58>
 800e542:	ee18 1a10 	vmov	r1, s16
 800e546:	2201      	movs	r2, #1
 800e548:	4620      	mov	r0, r4
 800e54a:	f000 fff5 	bl	800f538 <__lshift>
 800e54e:	4631      	mov	r1, r6
 800e550:	ee08 0a10 	vmov	s16, r0
 800e554:	f001 f860 	bl	800f618 <__mcmp>
 800e558:	2800      	cmp	r0, #0
 800e55a:	dc03      	bgt.n	800e564 <_dtoa_r+0xa9c>
 800e55c:	d1e0      	bne.n	800e520 <_dtoa_r+0xa58>
 800e55e:	f01a 0f01 	tst.w	sl, #1
 800e562:	d0dd      	beq.n	800e520 <_dtoa_r+0xa58>
 800e564:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e568:	d1d7      	bne.n	800e51a <_dtoa_r+0xa52>
 800e56a:	2339      	movs	r3, #57	; 0x39
 800e56c:	f88b 3000 	strb.w	r3, [fp]
 800e570:	462b      	mov	r3, r5
 800e572:	461d      	mov	r5, r3
 800e574:	3b01      	subs	r3, #1
 800e576:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e57a:	2a39      	cmp	r2, #57	; 0x39
 800e57c:	d071      	beq.n	800e662 <_dtoa_r+0xb9a>
 800e57e:	3201      	adds	r2, #1
 800e580:	701a      	strb	r2, [r3, #0]
 800e582:	e746      	b.n	800e412 <_dtoa_r+0x94a>
 800e584:	2a00      	cmp	r2, #0
 800e586:	dd07      	ble.n	800e598 <_dtoa_r+0xad0>
 800e588:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e58c:	d0ed      	beq.n	800e56a <_dtoa_r+0xaa2>
 800e58e:	f10a 0301 	add.w	r3, sl, #1
 800e592:	f88b 3000 	strb.w	r3, [fp]
 800e596:	e73c      	b.n	800e412 <_dtoa_r+0x94a>
 800e598:	9b05      	ldr	r3, [sp, #20]
 800e59a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e59e:	4599      	cmp	r9, r3
 800e5a0:	d047      	beq.n	800e632 <_dtoa_r+0xb6a>
 800e5a2:	ee18 1a10 	vmov	r1, s16
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	220a      	movs	r2, #10
 800e5aa:	4620      	mov	r0, r4
 800e5ac:	f000 fdca 	bl	800f144 <__multadd>
 800e5b0:	45b8      	cmp	r8, r7
 800e5b2:	ee08 0a10 	vmov	s16, r0
 800e5b6:	f04f 0300 	mov.w	r3, #0
 800e5ba:	f04f 020a 	mov.w	r2, #10
 800e5be:	4641      	mov	r1, r8
 800e5c0:	4620      	mov	r0, r4
 800e5c2:	d106      	bne.n	800e5d2 <_dtoa_r+0xb0a>
 800e5c4:	f000 fdbe 	bl	800f144 <__multadd>
 800e5c8:	4680      	mov	r8, r0
 800e5ca:	4607      	mov	r7, r0
 800e5cc:	f109 0901 	add.w	r9, r9, #1
 800e5d0:	e772      	b.n	800e4b8 <_dtoa_r+0x9f0>
 800e5d2:	f000 fdb7 	bl	800f144 <__multadd>
 800e5d6:	4639      	mov	r1, r7
 800e5d8:	4680      	mov	r8, r0
 800e5da:	2300      	movs	r3, #0
 800e5dc:	220a      	movs	r2, #10
 800e5de:	4620      	mov	r0, r4
 800e5e0:	f000 fdb0 	bl	800f144 <__multadd>
 800e5e4:	4607      	mov	r7, r0
 800e5e6:	e7f1      	b.n	800e5cc <_dtoa_r+0xb04>
 800e5e8:	9b03      	ldr	r3, [sp, #12]
 800e5ea:	9302      	str	r3, [sp, #8]
 800e5ec:	9d01      	ldr	r5, [sp, #4]
 800e5ee:	ee18 0a10 	vmov	r0, s16
 800e5f2:	4631      	mov	r1, r6
 800e5f4:	f7ff f9dc 	bl	800d9b0 <quorem>
 800e5f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e5fc:	9b01      	ldr	r3, [sp, #4]
 800e5fe:	f805 ab01 	strb.w	sl, [r5], #1
 800e602:	1aea      	subs	r2, r5, r3
 800e604:	9b02      	ldr	r3, [sp, #8]
 800e606:	4293      	cmp	r3, r2
 800e608:	dd09      	ble.n	800e61e <_dtoa_r+0xb56>
 800e60a:	ee18 1a10 	vmov	r1, s16
 800e60e:	2300      	movs	r3, #0
 800e610:	220a      	movs	r2, #10
 800e612:	4620      	mov	r0, r4
 800e614:	f000 fd96 	bl	800f144 <__multadd>
 800e618:	ee08 0a10 	vmov	s16, r0
 800e61c:	e7e7      	b.n	800e5ee <_dtoa_r+0xb26>
 800e61e:	9b02      	ldr	r3, [sp, #8]
 800e620:	2b00      	cmp	r3, #0
 800e622:	bfc8      	it	gt
 800e624:	461d      	movgt	r5, r3
 800e626:	9b01      	ldr	r3, [sp, #4]
 800e628:	bfd8      	it	le
 800e62a:	2501      	movle	r5, #1
 800e62c:	441d      	add	r5, r3
 800e62e:	f04f 0800 	mov.w	r8, #0
 800e632:	ee18 1a10 	vmov	r1, s16
 800e636:	2201      	movs	r2, #1
 800e638:	4620      	mov	r0, r4
 800e63a:	f000 ff7d 	bl	800f538 <__lshift>
 800e63e:	4631      	mov	r1, r6
 800e640:	ee08 0a10 	vmov	s16, r0
 800e644:	f000 ffe8 	bl	800f618 <__mcmp>
 800e648:	2800      	cmp	r0, #0
 800e64a:	dc91      	bgt.n	800e570 <_dtoa_r+0xaa8>
 800e64c:	d102      	bne.n	800e654 <_dtoa_r+0xb8c>
 800e64e:	f01a 0f01 	tst.w	sl, #1
 800e652:	d18d      	bne.n	800e570 <_dtoa_r+0xaa8>
 800e654:	462b      	mov	r3, r5
 800e656:	461d      	mov	r5, r3
 800e658:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e65c:	2a30      	cmp	r2, #48	; 0x30
 800e65e:	d0fa      	beq.n	800e656 <_dtoa_r+0xb8e>
 800e660:	e6d7      	b.n	800e412 <_dtoa_r+0x94a>
 800e662:	9a01      	ldr	r2, [sp, #4]
 800e664:	429a      	cmp	r2, r3
 800e666:	d184      	bne.n	800e572 <_dtoa_r+0xaaa>
 800e668:	9b00      	ldr	r3, [sp, #0]
 800e66a:	3301      	adds	r3, #1
 800e66c:	9300      	str	r3, [sp, #0]
 800e66e:	2331      	movs	r3, #49	; 0x31
 800e670:	7013      	strb	r3, [r2, #0]
 800e672:	e6ce      	b.n	800e412 <_dtoa_r+0x94a>
 800e674:	4b09      	ldr	r3, [pc, #36]	; (800e69c <_dtoa_r+0xbd4>)
 800e676:	f7ff ba95 	b.w	800dba4 <_dtoa_r+0xdc>
 800e67a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	f47f aa6e 	bne.w	800db5e <_dtoa_r+0x96>
 800e682:	4b07      	ldr	r3, [pc, #28]	; (800e6a0 <_dtoa_r+0xbd8>)
 800e684:	f7ff ba8e 	b.w	800dba4 <_dtoa_r+0xdc>
 800e688:	9b02      	ldr	r3, [sp, #8]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	dcae      	bgt.n	800e5ec <_dtoa_r+0xb24>
 800e68e:	9b06      	ldr	r3, [sp, #24]
 800e690:	2b02      	cmp	r3, #2
 800e692:	f73f aea8 	bgt.w	800e3e6 <_dtoa_r+0x91e>
 800e696:	e7a9      	b.n	800e5ec <_dtoa_r+0xb24>
 800e698:	08011e3f 	.word	0x08011e3f
 800e69c:	08012028 	.word	0x08012028
 800e6a0:	08011dc0 	.word	0x08011dc0

0800e6a4 <__sflush_r>:
 800e6a4:	898a      	ldrh	r2, [r1, #12]
 800e6a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6aa:	4605      	mov	r5, r0
 800e6ac:	0710      	lsls	r0, r2, #28
 800e6ae:	460c      	mov	r4, r1
 800e6b0:	d458      	bmi.n	800e764 <__sflush_r+0xc0>
 800e6b2:	684b      	ldr	r3, [r1, #4]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	dc05      	bgt.n	800e6c4 <__sflush_r+0x20>
 800e6b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	dc02      	bgt.n	800e6c4 <__sflush_r+0x20>
 800e6be:	2000      	movs	r0, #0
 800e6c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e6c6:	2e00      	cmp	r6, #0
 800e6c8:	d0f9      	beq.n	800e6be <__sflush_r+0x1a>
 800e6ca:	2300      	movs	r3, #0
 800e6cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e6d0:	682f      	ldr	r7, [r5, #0]
 800e6d2:	602b      	str	r3, [r5, #0]
 800e6d4:	d032      	beq.n	800e73c <__sflush_r+0x98>
 800e6d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e6d8:	89a3      	ldrh	r3, [r4, #12]
 800e6da:	075a      	lsls	r2, r3, #29
 800e6dc:	d505      	bpl.n	800e6ea <__sflush_r+0x46>
 800e6de:	6863      	ldr	r3, [r4, #4]
 800e6e0:	1ac0      	subs	r0, r0, r3
 800e6e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e6e4:	b10b      	cbz	r3, 800e6ea <__sflush_r+0x46>
 800e6e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e6e8:	1ac0      	subs	r0, r0, r3
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	4602      	mov	r2, r0
 800e6ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e6f0:	6a21      	ldr	r1, [r4, #32]
 800e6f2:	4628      	mov	r0, r5
 800e6f4:	47b0      	blx	r6
 800e6f6:	1c43      	adds	r3, r0, #1
 800e6f8:	89a3      	ldrh	r3, [r4, #12]
 800e6fa:	d106      	bne.n	800e70a <__sflush_r+0x66>
 800e6fc:	6829      	ldr	r1, [r5, #0]
 800e6fe:	291d      	cmp	r1, #29
 800e700:	d82c      	bhi.n	800e75c <__sflush_r+0xb8>
 800e702:	4a2a      	ldr	r2, [pc, #168]	; (800e7ac <__sflush_r+0x108>)
 800e704:	40ca      	lsrs	r2, r1
 800e706:	07d6      	lsls	r6, r2, #31
 800e708:	d528      	bpl.n	800e75c <__sflush_r+0xb8>
 800e70a:	2200      	movs	r2, #0
 800e70c:	6062      	str	r2, [r4, #4]
 800e70e:	04d9      	lsls	r1, r3, #19
 800e710:	6922      	ldr	r2, [r4, #16]
 800e712:	6022      	str	r2, [r4, #0]
 800e714:	d504      	bpl.n	800e720 <__sflush_r+0x7c>
 800e716:	1c42      	adds	r2, r0, #1
 800e718:	d101      	bne.n	800e71e <__sflush_r+0x7a>
 800e71a:	682b      	ldr	r3, [r5, #0]
 800e71c:	b903      	cbnz	r3, 800e720 <__sflush_r+0x7c>
 800e71e:	6560      	str	r0, [r4, #84]	; 0x54
 800e720:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e722:	602f      	str	r7, [r5, #0]
 800e724:	2900      	cmp	r1, #0
 800e726:	d0ca      	beq.n	800e6be <__sflush_r+0x1a>
 800e728:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e72c:	4299      	cmp	r1, r3
 800e72e:	d002      	beq.n	800e736 <__sflush_r+0x92>
 800e730:	4628      	mov	r0, r5
 800e732:	f001 f97d 	bl	800fa30 <_free_r>
 800e736:	2000      	movs	r0, #0
 800e738:	6360      	str	r0, [r4, #52]	; 0x34
 800e73a:	e7c1      	b.n	800e6c0 <__sflush_r+0x1c>
 800e73c:	6a21      	ldr	r1, [r4, #32]
 800e73e:	2301      	movs	r3, #1
 800e740:	4628      	mov	r0, r5
 800e742:	47b0      	blx	r6
 800e744:	1c41      	adds	r1, r0, #1
 800e746:	d1c7      	bne.n	800e6d8 <__sflush_r+0x34>
 800e748:	682b      	ldr	r3, [r5, #0]
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d0c4      	beq.n	800e6d8 <__sflush_r+0x34>
 800e74e:	2b1d      	cmp	r3, #29
 800e750:	d001      	beq.n	800e756 <__sflush_r+0xb2>
 800e752:	2b16      	cmp	r3, #22
 800e754:	d101      	bne.n	800e75a <__sflush_r+0xb6>
 800e756:	602f      	str	r7, [r5, #0]
 800e758:	e7b1      	b.n	800e6be <__sflush_r+0x1a>
 800e75a:	89a3      	ldrh	r3, [r4, #12]
 800e75c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e760:	81a3      	strh	r3, [r4, #12]
 800e762:	e7ad      	b.n	800e6c0 <__sflush_r+0x1c>
 800e764:	690f      	ldr	r7, [r1, #16]
 800e766:	2f00      	cmp	r7, #0
 800e768:	d0a9      	beq.n	800e6be <__sflush_r+0x1a>
 800e76a:	0793      	lsls	r3, r2, #30
 800e76c:	680e      	ldr	r6, [r1, #0]
 800e76e:	bf08      	it	eq
 800e770:	694b      	ldreq	r3, [r1, #20]
 800e772:	600f      	str	r7, [r1, #0]
 800e774:	bf18      	it	ne
 800e776:	2300      	movne	r3, #0
 800e778:	eba6 0807 	sub.w	r8, r6, r7
 800e77c:	608b      	str	r3, [r1, #8]
 800e77e:	f1b8 0f00 	cmp.w	r8, #0
 800e782:	dd9c      	ble.n	800e6be <__sflush_r+0x1a>
 800e784:	6a21      	ldr	r1, [r4, #32]
 800e786:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e788:	4643      	mov	r3, r8
 800e78a:	463a      	mov	r2, r7
 800e78c:	4628      	mov	r0, r5
 800e78e:	47b0      	blx	r6
 800e790:	2800      	cmp	r0, #0
 800e792:	dc06      	bgt.n	800e7a2 <__sflush_r+0xfe>
 800e794:	89a3      	ldrh	r3, [r4, #12]
 800e796:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e79a:	81a3      	strh	r3, [r4, #12]
 800e79c:	f04f 30ff 	mov.w	r0, #4294967295
 800e7a0:	e78e      	b.n	800e6c0 <__sflush_r+0x1c>
 800e7a2:	4407      	add	r7, r0
 800e7a4:	eba8 0800 	sub.w	r8, r8, r0
 800e7a8:	e7e9      	b.n	800e77e <__sflush_r+0xda>
 800e7aa:	bf00      	nop
 800e7ac:	20400001 	.word	0x20400001

0800e7b0 <_fflush_r>:
 800e7b0:	b538      	push	{r3, r4, r5, lr}
 800e7b2:	690b      	ldr	r3, [r1, #16]
 800e7b4:	4605      	mov	r5, r0
 800e7b6:	460c      	mov	r4, r1
 800e7b8:	b913      	cbnz	r3, 800e7c0 <_fflush_r+0x10>
 800e7ba:	2500      	movs	r5, #0
 800e7bc:	4628      	mov	r0, r5
 800e7be:	bd38      	pop	{r3, r4, r5, pc}
 800e7c0:	b118      	cbz	r0, 800e7ca <_fflush_r+0x1a>
 800e7c2:	6983      	ldr	r3, [r0, #24]
 800e7c4:	b90b      	cbnz	r3, 800e7ca <_fflush_r+0x1a>
 800e7c6:	f7fc fee9 	bl	800b59c <__sinit>
 800e7ca:	4b14      	ldr	r3, [pc, #80]	; (800e81c <_fflush_r+0x6c>)
 800e7cc:	429c      	cmp	r4, r3
 800e7ce:	d11b      	bne.n	800e808 <_fflush_r+0x58>
 800e7d0:	686c      	ldr	r4, [r5, #4]
 800e7d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d0ef      	beq.n	800e7ba <_fflush_r+0xa>
 800e7da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e7dc:	07d0      	lsls	r0, r2, #31
 800e7de:	d404      	bmi.n	800e7ea <_fflush_r+0x3a>
 800e7e0:	0599      	lsls	r1, r3, #22
 800e7e2:	d402      	bmi.n	800e7ea <_fflush_r+0x3a>
 800e7e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e7e6:	f7fc ffae 	bl	800b746 <__retarget_lock_acquire_recursive>
 800e7ea:	4628      	mov	r0, r5
 800e7ec:	4621      	mov	r1, r4
 800e7ee:	f7ff ff59 	bl	800e6a4 <__sflush_r>
 800e7f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e7f4:	07da      	lsls	r2, r3, #31
 800e7f6:	4605      	mov	r5, r0
 800e7f8:	d4e0      	bmi.n	800e7bc <_fflush_r+0xc>
 800e7fa:	89a3      	ldrh	r3, [r4, #12]
 800e7fc:	059b      	lsls	r3, r3, #22
 800e7fe:	d4dd      	bmi.n	800e7bc <_fflush_r+0xc>
 800e800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e802:	f7fc ffa1 	bl	800b748 <__retarget_lock_release_recursive>
 800e806:	e7d9      	b.n	800e7bc <_fflush_r+0xc>
 800e808:	4b05      	ldr	r3, [pc, #20]	; (800e820 <_fflush_r+0x70>)
 800e80a:	429c      	cmp	r4, r3
 800e80c:	d101      	bne.n	800e812 <_fflush_r+0x62>
 800e80e:	68ac      	ldr	r4, [r5, #8]
 800e810:	e7df      	b.n	800e7d2 <_fflush_r+0x22>
 800e812:	4b04      	ldr	r3, [pc, #16]	; (800e824 <_fflush_r+0x74>)
 800e814:	429c      	cmp	r4, r3
 800e816:	bf08      	it	eq
 800e818:	68ec      	ldreq	r4, [r5, #12]
 800e81a:	e7da      	b.n	800e7d2 <_fflush_r+0x22>
 800e81c:	08011ce4 	.word	0x08011ce4
 800e820:	08011d04 	.word	0x08011d04
 800e824:	08011cc4 	.word	0x08011cc4

0800e828 <rshift>:
 800e828:	6903      	ldr	r3, [r0, #16]
 800e82a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e82e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e832:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e836:	f100 0414 	add.w	r4, r0, #20
 800e83a:	dd45      	ble.n	800e8c8 <rshift+0xa0>
 800e83c:	f011 011f 	ands.w	r1, r1, #31
 800e840:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e844:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e848:	d10c      	bne.n	800e864 <rshift+0x3c>
 800e84a:	f100 0710 	add.w	r7, r0, #16
 800e84e:	4629      	mov	r1, r5
 800e850:	42b1      	cmp	r1, r6
 800e852:	d334      	bcc.n	800e8be <rshift+0x96>
 800e854:	1a9b      	subs	r3, r3, r2
 800e856:	009b      	lsls	r3, r3, #2
 800e858:	1eea      	subs	r2, r5, #3
 800e85a:	4296      	cmp	r6, r2
 800e85c:	bf38      	it	cc
 800e85e:	2300      	movcc	r3, #0
 800e860:	4423      	add	r3, r4
 800e862:	e015      	b.n	800e890 <rshift+0x68>
 800e864:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e868:	f1c1 0820 	rsb	r8, r1, #32
 800e86c:	40cf      	lsrs	r7, r1
 800e86e:	f105 0e04 	add.w	lr, r5, #4
 800e872:	46a1      	mov	r9, r4
 800e874:	4576      	cmp	r6, lr
 800e876:	46f4      	mov	ip, lr
 800e878:	d815      	bhi.n	800e8a6 <rshift+0x7e>
 800e87a:	1a9a      	subs	r2, r3, r2
 800e87c:	0092      	lsls	r2, r2, #2
 800e87e:	3a04      	subs	r2, #4
 800e880:	3501      	adds	r5, #1
 800e882:	42ae      	cmp	r6, r5
 800e884:	bf38      	it	cc
 800e886:	2200      	movcc	r2, #0
 800e888:	18a3      	adds	r3, r4, r2
 800e88a:	50a7      	str	r7, [r4, r2]
 800e88c:	b107      	cbz	r7, 800e890 <rshift+0x68>
 800e88e:	3304      	adds	r3, #4
 800e890:	1b1a      	subs	r2, r3, r4
 800e892:	42a3      	cmp	r3, r4
 800e894:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e898:	bf08      	it	eq
 800e89a:	2300      	moveq	r3, #0
 800e89c:	6102      	str	r2, [r0, #16]
 800e89e:	bf08      	it	eq
 800e8a0:	6143      	streq	r3, [r0, #20]
 800e8a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e8a6:	f8dc c000 	ldr.w	ip, [ip]
 800e8aa:	fa0c fc08 	lsl.w	ip, ip, r8
 800e8ae:	ea4c 0707 	orr.w	r7, ip, r7
 800e8b2:	f849 7b04 	str.w	r7, [r9], #4
 800e8b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e8ba:	40cf      	lsrs	r7, r1
 800e8bc:	e7da      	b.n	800e874 <rshift+0x4c>
 800e8be:	f851 cb04 	ldr.w	ip, [r1], #4
 800e8c2:	f847 cf04 	str.w	ip, [r7, #4]!
 800e8c6:	e7c3      	b.n	800e850 <rshift+0x28>
 800e8c8:	4623      	mov	r3, r4
 800e8ca:	e7e1      	b.n	800e890 <rshift+0x68>

0800e8cc <__hexdig_fun>:
 800e8cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e8d0:	2b09      	cmp	r3, #9
 800e8d2:	d802      	bhi.n	800e8da <__hexdig_fun+0xe>
 800e8d4:	3820      	subs	r0, #32
 800e8d6:	b2c0      	uxtb	r0, r0
 800e8d8:	4770      	bx	lr
 800e8da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e8de:	2b05      	cmp	r3, #5
 800e8e0:	d801      	bhi.n	800e8e6 <__hexdig_fun+0x1a>
 800e8e2:	3847      	subs	r0, #71	; 0x47
 800e8e4:	e7f7      	b.n	800e8d6 <__hexdig_fun+0xa>
 800e8e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e8ea:	2b05      	cmp	r3, #5
 800e8ec:	d801      	bhi.n	800e8f2 <__hexdig_fun+0x26>
 800e8ee:	3827      	subs	r0, #39	; 0x27
 800e8f0:	e7f1      	b.n	800e8d6 <__hexdig_fun+0xa>
 800e8f2:	2000      	movs	r0, #0
 800e8f4:	4770      	bx	lr
	...

0800e8f8 <__gethex>:
 800e8f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8fc:	ed2d 8b02 	vpush	{d8}
 800e900:	b089      	sub	sp, #36	; 0x24
 800e902:	ee08 0a10 	vmov	s16, r0
 800e906:	9304      	str	r3, [sp, #16]
 800e908:	4bb4      	ldr	r3, [pc, #720]	; (800ebdc <__gethex+0x2e4>)
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	9301      	str	r3, [sp, #4]
 800e90e:	4618      	mov	r0, r3
 800e910:	468b      	mov	fp, r1
 800e912:	4690      	mov	r8, r2
 800e914:	f7f1 fc66 	bl	80001e4 <strlen>
 800e918:	9b01      	ldr	r3, [sp, #4]
 800e91a:	f8db 2000 	ldr.w	r2, [fp]
 800e91e:	4403      	add	r3, r0
 800e920:	4682      	mov	sl, r0
 800e922:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e926:	9305      	str	r3, [sp, #20]
 800e928:	1c93      	adds	r3, r2, #2
 800e92a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e92e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e932:	32fe      	adds	r2, #254	; 0xfe
 800e934:	18d1      	adds	r1, r2, r3
 800e936:	461f      	mov	r7, r3
 800e938:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e93c:	9100      	str	r1, [sp, #0]
 800e93e:	2830      	cmp	r0, #48	; 0x30
 800e940:	d0f8      	beq.n	800e934 <__gethex+0x3c>
 800e942:	f7ff ffc3 	bl	800e8cc <__hexdig_fun>
 800e946:	4604      	mov	r4, r0
 800e948:	2800      	cmp	r0, #0
 800e94a:	d13a      	bne.n	800e9c2 <__gethex+0xca>
 800e94c:	9901      	ldr	r1, [sp, #4]
 800e94e:	4652      	mov	r2, sl
 800e950:	4638      	mov	r0, r7
 800e952:	f001 fdfd 	bl	8010550 <strncmp>
 800e956:	4605      	mov	r5, r0
 800e958:	2800      	cmp	r0, #0
 800e95a:	d168      	bne.n	800ea2e <__gethex+0x136>
 800e95c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e960:	eb07 060a 	add.w	r6, r7, sl
 800e964:	f7ff ffb2 	bl	800e8cc <__hexdig_fun>
 800e968:	2800      	cmp	r0, #0
 800e96a:	d062      	beq.n	800ea32 <__gethex+0x13a>
 800e96c:	4633      	mov	r3, r6
 800e96e:	7818      	ldrb	r0, [r3, #0]
 800e970:	2830      	cmp	r0, #48	; 0x30
 800e972:	461f      	mov	r7, r3
 800e974:	f103 0301 	add.w	r3, r3, #1
 800e978:	d0f9      	beq.n	800e96e <__gethex+0x76>
 800e97a:	f7ff ffa7 	bl	800e8cc <__hexdig_fun>
 800e97e:	2301      	movs	r3, #1
 800e980:	fab0 f480 	clz	r4, r0
 800e984:	0964      	lsrs	r4, r4, #5
 800e986:	4635      	mov	r5, r6
 800e988:	9300      	str	r3, [sp, #0]
 800e98a:	463a      	mov	r2, r7
 800e98c:	4616      	mov	r6, r2
 800e98e:	3201      	adds	r2, #1
 800e990:	7830      	ldrb	r0, [r6, #0]
 800e992:	f7ff ff9b 	bl	800e8cc <__hexdig_fun>
 800e996:	2800      	cmp	r0, #0
 800e998:	d1f8      	bne.n	800e98c <__gethex+0x94>
 800e99a:	9901      	ldr	r1, [sp, #4]
 800e99c:	4652      	mov	r2, sl
 800e99e:	4630      	mov	r0, r6
 800e9a0:	f001 fdd6 	bl	8010550 <strncmp>
 800e9a4:	b980      	cbnz	r0, 800e9c8 <__gethex+0xd0>
 800e9a6:	b94d      	cbnz	r5, 800e9bc <__gethex+0xc4>
 800e9a8:	eb06 050a 	add.w	r5, r6, sl
 800e9ac:	462a      	mov	r2, r5
 800e9ae:	4616      	mov	r6, r2
 800e9b0:	3201      	adds	r2, #1
 800e9b2:	7830      	ldrb	r0, [r6, #0]
 800e9b4:	f7ff ff8a 	bl	800e8cc <__hexdig_fun>
 800e9b8:	2800      	cmp	r0, #0
 800e9ba:	d1f8      	bne.n	800e9ae <__gethex+0xb6>
 800e9bc:	1bad      	subs	r5, r5, r6
 800e9be:	00ad      	lsls	r5, r5, #2
 800e9c0:	e004      	b.n	800e9cc <__gethex+0xd4>
 800e9c2:	2400      	movs	r4, #0
 800e9c4:	4625      	mov	r5, r4
 800e9c6:	e7e0      	b.n	800e98a <__gethex+0x92>
 800e9c8:	2d00      	cmp	r5, #0
 800e9ca:	d1f7      	bne.n	800e9bc <__gethex+0xc4>
 800e9cc:	7833      	ldrb	r3, [r6, #0]
 800e9ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e9d2:	2b50      	cmp	r3, #80	; 0x50
 800e9d4:	d13b      	bne.n	800ea4e <__gethex+0x156>
 800e9d6:	7873      	ldrb	r3, [r6, #1]
 800e9d8:	2b2b      	cmp	r3, #43	; 0x2b
 800e9da:	d02c      	beq.n	800ea36 <__gethex+0x13e>
 800e9dc:	2b2d      	cmp	r3, #45	; 0x2d
 800e9de:	d02e      	beq.n	800ea3e <__gethex+0x146>
 800e9e0:	1c71      	adds	r1, r6, #1
 800e9e2:	f04f 0900 	mov.w	r9, #0
 800e9e6:	7808      	ldrb	r0, [r1, #0]
 800e9e8:	f7ff ff70 	bl	800e8cc <__hexdig_fun>
 800e9ec:	1e43      	subs	r3, r0, #1
 800e9ee:	b2db      	uxtb	r3, r3
 800e9f0:	2b18      	cmp	r3, #24
 800e9f2:	d82c      	bhi.n	800ea4e <__gethex+0x156>
 800e9f4:	f1a0 0210 	sub.w	r2, r0, #16
 800e9f8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e9fc:	f7ff ff66 	bl	800e8cc <__hexdig_fun>
 800ea00:	1e43      	subs	r3, r0, #1
 800ea02:	b2db      	uxtb	r3, r3
 800ea04:	2b18      	cmp	r3, #24
 800ea06:	d91d      	bls.n	800ea44 <__gethex+0x14c>
 800ea08:	f1b9 0f00 	cmp.w	r9, #0
 800ea0c:	d000      	beq.n	800ea10 <__gethex+0x118>
 800ea0e:	4252      	negs	r2, r2
 800ea10:	4415      	add	r5, r2
 800ea12:	f8cb 1000 	str.w	r1, [fp]
 800ea16:	b1e4      	cbz	r4, 800ea52 <__gethex+0x15a>
 800ea18:	9b00      	ldr	r3, [sp, #0]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	bf14      	ite	ne
 800ea1e:	2700      	movne	r7, #0
 800ea20:	2706      	moveq	r7, #6
 800ea22:	4638      	mov	r0, r7
 800ea24:	b009      	add	sp, #36	; 0x24
 800ea26:	ecbd 8b02 	vpop	{d8}
 800ea2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea2e:	463e      	mov	r6, r7
 800ea30:	4625      	mov	r5, r4
 800ea32:	2401      	movs	r4, #1
 800ea34:	e7ca      	b.n	800e9cc <__gethex+0xd4>
 800ea36:	f04f 0900 	mov.w	r9, #0
 800ea3a:	1cb1      	adds	r1, r6, #2
 800ea3c:	e7d3      	b.n	800e9e6 <__gethex+0xee>
 800ea3e:	f04f 0901 	mov.w	r9, #1
 800ea42:	e7fa      	b.n	800ea3a <__gethex+0x142>
 800ea44:	230a      	movs	r3, #10
 800ea46:	fb03 0202 	mla	r2, r3, r2, r0
 800ea4a:	3a10      	subs	r2, #16
 800ea4c:	e7d4      	b.n	800e9f8 <__gethex+0x100>
 800ea4e:	4631      	mov	r1, r6
 800ea50:	e7df      	b.n	800ea12 <__gethex+0x11a>
 800ea52:	1bf3      	subs	r3, r6, r7
 800ea54:	3b01      	subs	r3, #1
 800ea56:	4621      	mov	r1, r4
 800ea58:	2b07      	cmp	r3, #7
 800ea5a:	dc0b      	bgt.n	800ea74 <__gethex+0x17c>
 800ea5c:	ee18 0a10 	vmov	r0, s16
 800ea60:	f000 fb0e 	bl	800f080 <_Balloc>
 800ea64:	4604      	mov	r4, r0
 800ea66:	b940      	cbnz	r0, 800ea7a <__gethex+0x182>
 800ea68:	4b5d      	ldr	r3, [pc, #372]	; (800ebe0 <__gethex+0x2e8>)
 800ea6a:	4602      	mov	r2, r0
 800ea6c:	21de      	movs	r1, #222	; 0xde
 800ea6e:	485d      	ldr	r0, [pc, #372]	; (800ebe4 <__gethex+0x2ec>)
 800ea70:	f7fc fd14 	bl	800b49c <__assert_func>
 800ea74:	3101      	adds	r1, #1
 800ea76:	105b      	asrs	r3, r3, #1
 800ea78:	e7ee      	b.n	800ea58 <__gethex+0x160>
 800ea7a:	f100 0914 	add.w	r9, r0, #20
 800ea7e:	f04f 0b00 	mov.w	fp, #0
 800ea82:	f1ca 0301 	rsb	r3, sl, #1
 800ea86:	f8cd 9008 	str.w	r9, [sp, #8]
 800ea8a:	f8cd b000 	str.w	fp, [sp]
 800ea8e:	9306      	str	r3, [sp, #24]
 800ea90:	42b7      	cmp	r7, r6
 800ea92:	d340      	bcc.n	800eb16 <__gethex+0x21e>
 800ea94:	9802      	ldr	r0, [sp, #8]
 800ea96:	9b00      	ldr	r3, [sp, #0]
 800ea98:	f840 3b04 	str.w	r3, [r0], #4
 800ea9c:	eba0 0009 	sub.w	r0, r0, r9
 800eaa0:	1080      	asrs	r0, r0, #2
 800eaa2:	0146      	lsls	r6, r0, #5
 800eaa4:	6120      	str	r0, [r4, #16]
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	f000 fbdc 	bl	800f264 <__hi0bits>
 800eaac:	1a30      	subs	r0, r6, r0
 800eaae:	f8d8 6000 	ldr.w	r6, [r8]
 800eab2:	42b0      	cmp	r0, r6
 800eab4:	dd63      	ble.n	800eb7e <__gethex+0x286>
 800eab6:	1b87      	subs	r7, r0, r6
 800eab8:	4639      	mov	r1, r7
 800eaba:	4620      	mov	r0, r4
 800eabc:	f000 ff80 	bl	800f9c0 <__any_on>
 800eac0:	4682      	mov	sl, r0
 800eac2:	b1a8      	cbz	r0, 800eaf0 <__gethex+0x1f8>
 800eac4:	1e7b      	subs	r3, r7, #1
 800eac6:	1159      	asrs	r1, r3, #5
 800eac8:	f003 021f 	and.w	r2, r3, #31
 800eacc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ead0:	f04f 0a01 	mov.w	sl, #1
 800ead4:	fa0a f202 	lsl.w	r2, sl, r2
 800ead8:	420a      	tst	r2, r1
 800eada:	d009      	beq.n	800eaf0 <__gethex+0x1f8>
 800eadc:	4553      	cmp	r3, sl
 800eade:	dd05      	ble.n	800eaec <__gethex+0x1f4>
 800eae0:	1eb9      	subs	r1, r7, #2
 800eae2:	4620      	mov	r0, r4
 800eae4:	f000 ff6c 	bl	800f9c0 <__any_on>
 800eae8:	2800      	cmp	r0, #0
 800eaea:	d145      	bne.n	800eb78 <__gethex+0x280>
 800eaec:	f04f 0a02 	mov.w	sl, #2
 800eaf0:	4639      	mov	r1, r7
 800eaf2:	4620      	mov	r0, r4
 800eaf4:	f7ff fe98 	bl	800e828 <rshift>
 800eaf8:	443d      	add	r5, r7
 800eafa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eafe:	42ab      	cmp	r3, r5
 800eb00:	da4c      	bge.n	800eb9c <__gethex+0x2a4>
 800eb02:	ee18 0a10 	vmov	r0, s16
 800eb06:	4621      	mov	r1, r4
 800eb08:	f000 fafa 	bl	800f100 <_Bfree>
 800eb0c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800eb0e:	2300      	movs	r3, #0
 800eb10:	6013      	str	r3, [r2, #0]
 800eb12:	27a3      	movs	r7, #163	; 0xa3
 800eb14:	e785      	b.n	800ea22 <__gethex+0x12a>
 800eb16:	1e73      	subs	r3, r6, #1
 800eb18:	9a05      	ldr	r2, [sp, #20]
 800eb1a:	9303      	str	r3, [sp, #12]
 800eb1c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d019      	beq.n	800eb58 <__gethex+0x260>
 800eb24:	f1bb 0f20 	cmp.w	fp, #32
 800eb28:	d107      	bne.n	800eb3a <__gethex+0x242>
 800eb2a:	9b02      	ldr	r3, [sp, #8]
 800eb2c:	9a00      	ldr	r2, [sp, #0]
 800eb2e:	f843 2b04 	str.w	r2, [r3], #4
 800eb32:	9302      	str	r3, [sp, #8]
 800eb34:	2300      	movs	r3, #0
 800eb36:	9300      	str	r3, [sp, #0]
 800eb38:	469b      	mov	fp, r3
 800eb3a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800eb3e:	f7ff fec5 	bl	800e8cc <__hexdig_fun>
 800eb42:	9b00      	ldr	r3, [sp, #0]
 800eb44:	f000 000f 	and.w	r0, r0, #15
 800eb48:	fa00 f00b 	lsl.w	r0, r0, fp
 800eb4c:	4303      	orrs	r3, r0
 800eb4e:	9300      	str	r3, [sp, #0]
 800eb50:	f10b 0b04 	add.w	fp, fp, #4
 800eb54:	9b03      	ldr	r3, [sp, #12]
 800eb56:	e00d      	b.n	800eb74 <__gethex+0x27c>
 800eb58:	9b03      	ldr	r3, [sp, #12]
 800eb5a:	9a06      	ldr	r2, [sp, #24]
 800eb5c:	4413      	add	r3, r2
 800eb5e:	42bb      	cmp	r3, r7
 800eb60:	d3e0      	bcc.n	800eb24 <__gethex+0x22c>
 800eb62:	4618      	mov	r0, r3
 800eb64:	9901      	ldr	r1, [sp, #4]
 800eb66:	9307      	str	r3, [sp, #28]
 800eb68:	4652      	mov	r2, sl
 800eb6a:	f001 fcf1 	bl	8010550 <strncmp>
 800eb6e:	9b07      	ldr	r3, [sp, #28]
 800eb70:	2800      	cmp	r0, #0
 800eb72:	d1d7      	bne.n	800eb24 <__gethex+0x22c>
 800eb74:	461e      	mov	r6, r3
 800eb76:	e78b      	b.n	800ea90 <__gethex+0x198>
 800eb78:	f04f 0a03 	mov.w	sl, #3
 800eb7c:	e7b8      	b.n	800eaf0 <__gethex+0x1f8>
 800eb7e:	da0a      	bge.n	800eb96 <__gethex+0x29e>
 800eb80:	1a37      	subs	r7, r6, r0
 800eb82:	4621      	mov	r1, r4
 800eb84:	ee18 0a10 	vmov	r0, s16
 800eb88:	463a      	mov	r2, r7
 800eb8a:	f000 fcd5 	bl	800f538 <__lshift>
 800eb8e:	1bed      	subs	r5, r5, r7
 800eb90:	4604      	mov	r4, r0
 800eb92:	f100 0914 	add.w	r9, r0, #20
 800eb96:	f04f 0a00 	mov.w	sl, #0
 800eb9a:	e7ae      	b.n	800eafa <__gethex+0x202>
 800eb9c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800eba0:	42a8      	cmp	r0, r5
 800eba2:	dd72      	ble.n	800ec8a <__gethex+0x392>
 800eba4:	1b45      	subs	r5, r0, r5
 800eba6:	42ae      	cmp	r6, r5
 800eba8:	dc36      	bgt.n	800ec18 <__gethex+0x320>
 800ebaa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ebae:	2b02      	cmp	r3, #2
 800ebb0:	d02a      	beq.n	800ec08 <__gethex+0x310>
 800ebb2:	2b03      	cmp	r3, #3
 800ebb4:	d02c      	beq.n	800ec10 <__gethex+0x318>
 800ebb6:	2b01      	cmp	r3, #1
 800ebb8:	d11c      	bne.n	800ebf4 <__gethex+0x2fc>
 800ebba:	42ae      	cmp	r6, r5
 800ebbc:	d11a      	bne.n	800ebf4 <__gethex+0x2fc>
 800ebbe:	2e01      	cmp	r6, #1
 800ebc0:	d112      	bne.n	800ebe8 <__gethex+0x2f0>
 800ebc2:	9a04      	ldr	r2, [sp, #16]
 800ebc4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ebc8:	6013      	str	r3, [r2, #0]
 800ebca:	2301      	movs	r3, #1
 800ebcc:	6123      	str	r3, [r4, #16]
 800ebce:	f8c9 3000 	str.w	r3, [r9]
 800ebd2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ebd4:	2762      	movs	r7, #98	; 0x62
 800ebd6:	601c      	str	r4, [r3, #0]
 800ebd8:	e723      	b.n	800ea22 <__gethex+0x12a>
 800ebda:	bf00      	nop
 800ebdc:	08011eb8 	.word	0x08011eb8
 800ebe0:	08011e3f 	.word	0x08011e3f
 800ebe4:	08011e50 	.word	0x08011e50
 800ebe8:	1e71      	subs	r1, r6, #1
 800ebea:	4620      	mov	r0, r4
 800ebec:	f000 fee8 	bl	800f9c0 <__any_on>
 800ebf0:	2800      	cmp	r0, #0
 800ebf2:	d1e6      	bne.n	800ebc2 <__gethex+0x2ca>
 800ebf4:	ee18 0a10 	vmov	r0, s16
 800ebf8:	4621      	mov	r1, r4
 800ebfa:	f000 fa81 	bl	800f100 <_Bfree>
 800ebfe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ec00:	2300      	movs	r3, #0
 800ec02:	6013      	str	r3, [r2, #0]
 800ec04:	2750      	movs	r7, #80	; 0x50
 800ec06:	e70c      	b.n	800ea22 <__gethex+0x12a>
 800ec08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d1f2      	bne.n	800ebf4 <__gethex+0x2fc>
 800ec0e:	e7d8      	b.n	800ebc2 <__gethex+0x2ca>
 800ec10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d1d5      	bne.n	800ebc2 <__gethex+0x2ca>
 800ec16:	e7ed      	b.n	800ebf4 <__gethex+0x2fc>
 800ec18:	1e6f      	subs	r7, r5, #1
 800ec1a:	f1ba 0f00 	cmp.w	sl, #0
 800ec1e:	d131      	bne.n	800ec84 <__gethex+0x38c>
 800ec20:	b127      	cbz	r7, 800ec2c <__gethex+0x334>
 800ec22:	4639      	mov	r1, r7
 800ec24:	4620      	mov	r0, r4
 800ec26:	f000 fecb 	bl	800f9c0 <__any_on>
 800ec2a:	4682      	mov	sl, r0
 800ec2c:	117b      	asrs	r3, r7, #5
 800ec2e:	2101      	movs	r1, #1
 800ec30:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ec34:	f007 071f 	and.w	r7, r7, #31
 800ec38:	fa01 f707 	lsl.w	r7, r1, r7
 800ec3c:	421f      	tst	r7, r3
 800ec3e:	4629      	mov	r1, r5
 800ec40:	4620      	mov	r0, r4
 800ec42:	bf18      	it	ne
 800ec44:	f04a 0a02 	orrne.w	sl, sl, #2
 800ec48:	1b76      	subs	r6, r6, r5
 800ec4a:	f7ff fded 	bl	800e828 <rshift>
 800ec4e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ec52:	2702      	movs	r7, #2
 800ec54:	f1ba 0f00 	cmp.w	sl, #0
 800ec58:	d048      	beq.n	800ecec <__gethex+0x3f4>
 800ec5a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ec5e:	2b02      	cmp	r3, #2
 800ec60:	d015      	beq.n	800ec8e <__gethex+0x396>
 800ec62:	2b03      	cmp	r3, #3
 800ec64:	d017      	beq.n	800ec96 <__gethex+0x39e>
 800ec66:	2b01      	cmp	r3, #1
 800ec68:	d109      	bne.n	800ec7e <__gethex+0x386>
 800ec6a:	f01a 0f02 	tst.w	sl, #2
 800ec6e:	d006      	beq.n	800ec7e <__gethex+0x386>
 800ec70:	f8d9 0000 	ldr.w	r0, [r9]
 800ec74:	ea4a 0a00 	orr.w	sl, sl, r0
 800ec78:	f01a 0f01 	tst.w	sl, #1
 800ec7c:	d10e      	bne.n	800ec9c <__gethex+0x3a4>
 800ec7e:	f047 0710 	orr.w	r7, r7, #16
 800ec82:	e033      	b.n	800ecec <__gethex+0x3f4>
 800ec84:	f04f 0a01 	mov.w	sl, #1
 800ec88:	e7d0      	b.n	800ec2c <__gethex+0x334>
 800ec8a:	2701      	movs	r7, #1
 800ec8c:	e7e2      	b.n	800ec54 <__gethex+0x35c>
 800ec8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ec90:	f1c3 0301 	rsb	r3, r3, #1
 800ec94:	9315      	str	r3, [sp, #84]	; 0x54
 800ec96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d0f0      	beq.n	800ec7e <__gethex+0x386>
 800ec9c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800eca0:	f104 0314 	add.w	r3, r4, #20
 800eca4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800eca8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ecac:	f04f 0c00 	mov.w	ip, #0
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecb6:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ecba:	d01c      	beq.n	800ecf6 <__gethex+0x3fe>
 800ecbc:	3201      	adds	r2, #1
 800ecbe:	6002      	str	r2, [r0, #0]
 800ecc0:	2f02      	cmp	r7, #2
 800ecc2:	f104 0314 	add.w	r3, r4, #20
 800ecc6:	d13f      	bne.n	800ed48 <__gethex+0x450>
 800ecc8:	f8d8 2000 	ldr.w	r2, [r8]
 800eccc:	3a01      	subs	r2, #1
 800ecce:	42b2      	cmp	r2, r6
 800ecd0:	d10a      	bne.n	800ece8 <__gethex+0x3f0>
 800ecd2:	1171      	asrs	r1, r6, #5
 800ecd4:	2201      	movs	r2, #1
 800ecd6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ecda:	f006 061f 	and.w	r6, r6, #31
 800ecde:	fa02 f606 	lsl.w	r6, r2, r6
 800ece2:	421e      	tst	r6, r3
 800ece4:	bf18      	it	ne
 800ece6:	4617      	movne	r7, r2
 800ece8:	f047 0720 	orr.w	r7, r7, #32
 800ecec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ecee:	601c      	str	r4, [r3, #0]
 800ecf0:	9b04      	ldr	r3, [sp, #16]
 800ecf2:	601d      	str	r5, [r3, #0]
 800ecf4:	e695      	b.n	800ea22 <__gethex+0x12a>
 800ecf6:	4299      	cmp	r1, r3
 800ecf8:	f843 cc04 	str.w	ip, [r3, #-4]
 800ecfc:	d8d8      	bhi.n	800ecb0 <__gethex+0x3b8>
 800ecfe:	68a3      	ldr	r3, [r4, #8]
 800ed00:	459b      	cmp	fp, r3
 800ed02:	db19      	blt.n	800ed38 <__gethex+0x440>
 800ed04:	6861      	ldr	r1, [r4, #4]
 800ed06:	ee18 0a10 	vmov	r0, s16
 800ed0a:	3101      	adds	r1, #1
 800ed0c:	f000 f9b8 	bl	800f080 <_Balloc>
 800ed10:	4681      	mov	r9, r0
 800ed12:	b918      	cbnz	r0, 800ed1c <__gethex+0x424>
 800ed14:	4b1a      	ldr	r3, [pc, #104]	; (800ed80 <__gethex+0x488>)
 800ed16:	4602      	mov	r2, r0
 800ed18:	2184      	movs	r1, #132	; 0x84
 800ed1a:	e6a8      	b.n	800ea6e <__gethex+0x176>
 800ed1c:	6922      	ldr	r2, [r4, #16]
 800ed1e:	3202      	adds	r2, #2
 800ed20:	f104 010c 	add.w	r1, r4, #12
 800ed24:	0092      	lsls	r2, r2, #2
 800ed26:	300c      	adds	r0, #12
 800ed28:	f7fc fd0f 	bl	800b74a <memcpy>
 800ed2c:	4621      	mov	r1, r4
 800ed2e:	ee18 0a10 	vmov	r0, s16
 800ed32:	f000 f9e5 	bl	800f100 <_Bfree>
 800ed36:	464c      	mov	r4, r9
 800ed38:	6923      	ldr	r3, [r4, #16]
 800ed3a:	1c5a      	adds	r2, r3, #1
 800ed3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ed40:	6122      	str	r2, [r4, #16]
 800ed42:	2201      	movs	r2, #1
 800ed44:	615a      	str	r2, [r3, #20]
 800ed46:	e7bb      	b.n	800ecc0 <__gethex+0x3c8>
 800ed48:	6922      	ldr	r2, [r4, #16]
 800ed4a:	455a      	cmp	r2, fp
 800ed4c:	dd0b      	ble.n	800ed66 <__gethex+0x46e>
 800ed4e:	2101      	movs	r1, #1
 800ed50:	4620      	mov	r0, r4
 800ed52:	f7ff fd69 	bl	800e828 <rshift>
 800ed56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ed5a:	3501      	adds	r5, #1
 800ed5c:	42ab      	cmp	r3, r5
 800ed5e:	f6ff aed0 	blt.w	800eb02 <__gethex+0x20a>
 800ed62:	2701      	movs	r7, #1
 800ed64:	e7c0      	b.n	800ece8 <__gethex+0x3f0>
 800ed66:	f016 061f 	ands.w	r6, r6, #31
 800ed6a:	d0fa      	beq.n	800ed62 <__gethex+0x46a>
 800ed6c:	4453      	add	r3, sl
 800ed6e:	f1c6 0620 	rsb	r6, r6, #32
 800ed72:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ed76:	f000 fa75 	bl	800f264 <__hi0bits>
 800ed7a:	42b0      	cmp	r0, r6
 800ed7c:	dbe7      	blt.n	800ed4e <__gethex+0x456>
 800ed7e:	e7f0      	b.n	800ed62 <__gethex+0x46a>
 800ed80:	08011e3f 	.word	0x08011e3f

0800ed84 <L_shift>:
 800ed84:	f1c2 0208 	rsb	r2, r2, #8
 800ed88:	0092      	lsls	r2, r2, #2
 800ed8a:	b570      	push	{r4, r5, r6, lr}
 800ed8c:	f1c2 0620 	rsb	r6, r2, #32
 800ed90:	6843      	ldr	r3, [r0, #4]
 800ed92:	6804      	ldr	r4, [r0, #0]
 800ed94:	fa03 f506 	lsl.w	r5, r3, r6
 800ed98:	432c      	orrs	r4, r5
 800ed9a:	40d3      	lsrs	r3, r2
 800ed9c:	6004      	str	r4, [r0, #0]
 800ed9e:	f840 3f04 	str.w	r3, [r0, #4]!
 800eda2:	4288      	cmp	r0, r1
 800eda4:	d3f4      	bcc.n	800ed90 <L_shift+0xc>
 800eda6:	bd70      	pop	{r4, r5, r6, pc}

0800eda8 <__match>:
 800eda8:	b530      	push	{r4, r5, lr}
 800edaa:	6803      	ldr	r3, [r0, #0]
 800edac:	3301      	adds	r3, #1
 800edae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800edb2:	b914      	cbnz	r4, 800edba <__match+0x12>
 800edb4:	6003      	str	r3, [r0, #0]
 800edb6:	2001      	movs	r0, #1
 800edb8:	bd30      	pop	{r4, r5, pc}
 800edba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800edbe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800edc2:	2d19      	cmp	r5, #25
 800edc4:	bf98      	it	ls
 800edc6:	3220      	addls	r2, #32
 800edc8:	42a2      	cmp	r2, r4
 800edca:	d0f0      	beq.n	800edae <__match+0x6>
 800edcc:	2000      	movs	r0, #0
 800edce:	e7f3      	b.n	800edb8 <__match+0x10>

0800edd0 <__hexnan>:
 800edd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edd4:	680b      	ldr	r3, [r1, #0]
 800edd6:	115e      	asrs	r6, r3, #5
 800edd8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800eddc:	f013 031f 	ands.w	r3, r3, #31
 800ede0:	b087      	sub	sp, #28
 800ede2:	bf18      	it	ne
 800ede4:	3604      	addne	r6, #4
 800ede6:	2500      	movs	r5, #0
 800ede8:	1f37      	subs	r7, r6, #4
 800edea:	4690      	mov	r8, r2
 800edec:	6802      	ldr	r2, [r0, #0]
 800edee:	9301      	str	r3, [sp, #4]
 800edf0:	4682      	mov	sl, r0
 800edf2:	f846 5c04 	str.w	r5, [r6, #-4]
 800edf6:	46b9      	mov	r9, r7
 800edf8:	463c      	mov	r4, r7
 800edfa:	9502      	str	r5, [sp, #8]
 800edfc:	46ab      	mov	fp, r5
 800edfe:	7851      	ldrb	r1, [r2, #1]
 800ee00:	1c53      	adds	r3, r2, #1
 800ee02:	9303      	str	r3, [sp, #12]
 800ee04:	b341      	cbz	r1, 800ee58 <__hexnan+0x88>
 800ee06:	4608      	mov	r0, r1
 800ee08:	9205      	str	r2, [sp, #20]
 800ee0a:	9104      	str	r1, [sp, #16]
 800ee0c:	f7ff fd5e 	bl	800e8cc <__hexdig_fun>
 800ee10:	2800      	cmp	r0, #0
 800ee12:	d14f      	bne.n	800eeb4 <__hexnan+0xe4>
 800ee14:	9904      	ldr	r1, [sp, #16]
 800ee16:	9a05      	ldr	r2, [sp, #20]
 800ee18:	2920      	cmp	r1, #32
 800ee1a:	d818      	bhi.n	800ee4e <__hexnan+0x7e>
 800ee1c:	9b02      	ldr	r3, [sp, #8]
 800ee1e:	459b      	cmp	fp, r3
 800ee20:	dd13      	ble.n	800ee4a <__hexnan+0x7a>
 800ee22:	454c      	cmp	r4, r9
 800ee24:	d206      	bcs.n	800ee34 <__hexnan+0x64>
 800ee26:	2d07      	cmp	r5, #7
 800ee28:	dc04      	bgt.n	800ee34 <__hexnan+0x64>
 800ee2a:	462a      	mov	r2, r5
 800ee2c:	4649      	mov	r1, r9
 800ee2e:	4620      	mov	r0, r4
 800ee30:	f7ff ffa8 	bl	800ed84 <L_shift>
 800ee34:	4544      	cmp	r4, r8
 800ee36:	d950      	bls.n	800eeda <__hexnan+0x10a>
 800ee38:	2300      	movs	r3, #0
 800ee3a:	f1a4 0904 	sub.w	r9, r4, #4
 800ee3e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ee42:	f8cd b008 	str.w	fp, [sp, #8]
 800ee46:	464c      	mov	r4, r9
 800ee48:	461d      	mov	r5, r3
 800ee4a:	9a03      	ldr	r2, [sp, #12]
 800ee4c:	e7d7      	b.n	800edfe <__hexnan+0x2e>
 800ee4e:	2929      	cmp	r1, #41	; 0x29
 800ee50:	d156      	bne.n	800ef00 <__hexnan+0x130>
 800ee52:	3202      	adds	r2, #2
 800ee54:	f8ca 2000 	str.w	r2, [sl]
 800ee58:	f1bb 0f00 	cmp.w	fp, #0
 800ee5c:	d050      	beq.n	800ef00 <__hexnan+0x130>
 800ee5e:	454c      	cmp	r4, r9
 800ee60:	d206      	bcs.n	800ee70 <__hexnan+0xa0>
 800ee62:	2d07      	cmp	r5, #7
 800ee64:	dc04      	bgt.n	800ee70 <__hexnan+0xa0>
 800ee66:	462a      	mov	r2, r5
 800ee68:	4649      	mov	r1, r9
 800ee6a:	4620      	mov	r0, r4
 800ee6c:	f7ff ff8a 	bl	800ed84 <L_shift>
 800ee70:	4544      	cmp	r4, r8
 800ee72:	d934      	bls.n	800eede <__hexnan+0x10e>
 800ee74:	f1a8 0204 	sub.w	r2, r8, #4
 800ee78:	4623      	mov	r3, r4
 800ee7a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ee7e:	f842 1f04 	str.w	r1, [r2, #4]!
 800ee82:	429f      	cmp	r7, r3
 800ee84:	d2f9      	bcs.n	800ee7a <__hexnan+0xaa>
 800ee86:	1b3b      	subs	r3, r7, r4
 800ee88:	f023 0303 	bic.w	r3, r3, #3
 800ee8c:	3304      	adds	r3, #4
 800ee8e:	3401      	adds	r4, #1
 800ee90:	3e03      	subs	r6, #3
 800ee92:	42b4      	cmp	r4, r6
 800ee94:	bf88      	it	hi
 800ee96:	2304      	movhi	r3, #4
 800ee98:	4443      	add	r3, r8
 800ee9a:	2200      	movs	r2, #0
 800ee9c:	f843 2b04 	str.w	r2, [r3], #4
 800eea0:	429f      	cmp	r7, r3
 800eea2:	d2fb      	bcs.n	800ee9c <__hexnan+0xcc>
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	b91b      	cbnz	r3, 800eeb0 <__hexnan+0xe0>
 800eea8:	4547      	cmp	r7, r8
 800eeaa:	d127      	bne.n	800eefc <__hexnan+0x12c>
 800eeac:	2301      	movs	r3, #1
 800eeae:	603b      	str	r3, [r7, #0]
 800eeb0:	2005      	movs	r0, #5
 800eeb2:	e026      	b.n	800ef02 <__hexnan+0x132>
 800eeb4:	3501      	adds	r5, #1
 800eeb6:	2d08      	cmp	r5, #8
 800eeb8:	f10b 0b01 	add.w	fp, fp, #1
 800eebc:	dd06      	ble.n	800eecc <__hexnan+0xfc>
 800eebe:	4544      	cmp	r4, r8
 800eec0:	d9c3      	bls.n	800ee4a <__hexnan+0x7a>
 800eec2:	2300      	movs	r3, #0
 800eec4:	f844 3c04 	str.w	r3, [r4, #-4]
 800eec8:	2501      	movs	r5, #1
 800eeca:	3c04      	subs	r4, #4
 800eecc:	6822      	ldr	r2, [r4, #0]
 800eece:	f000 000f 	and.w	r0, r0, #15
 800eed2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800eed6:	6022      	str	r2, [r4, #0]
 800eed8:	e7b7      	b.n	800ee4a <__hexnan+0x7a>
 800eeda:	2508      	movs	r5, #8
 800eedc:	e7b5      	b.n	800ee4a <__hexnan+0x7a>
 800eede:	9b01      	ldr	r3, [sp, #4]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d0df      	beq.n	800eea4 <__hexnan+0xd4>
 800eee4:	f04f 32ff 	mov.w	r2, #4294967295
 800eee8:	f1c3 0320 	rsb	r3, r3, #32
 800eeec:	fa22 f303 	lsr.w	r3, r2, r3
 800eef0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800eef4:	401a      	ands	r2, r3
 800eef6:	f846 2c04 	str.w	r2, [r6, #-4]
 800eefa:	e7d3      	b.n	800eea4 <__hexnan+0xd4>
 800eefc:	3f04      	subs	r7, #4
 800eefe:	e7d1      	b.n	800eea4 <__hexnan+0xd4>
 800ef00:	2004      	movs	r0, #4
 800ef02:	b007      	add	sp, #28
 800ef04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ef08 <_localeconv_r>:
 800ef08:	4800      	ldr	r0, [pc, #0]	; (800ef0c <_localeconv_r+0x4>)
 800ef0a:	4770      	bx	lr
 800ef0c:	20000394 	.word	0x20000394

0800ef10 <_lseek_r>:
 800ef10:	b538      	push	{r3, r4, r5, lr}
 800ef12:	4d07      	ldr	r5, [pc, #28]	; (800ef30 <_lseek_r+0x20>)
 800ef14:	4604      	mov	r4, r0
 800ef16:	4608      	mov	r0, r1
 800ef18:	4611      	mov	r1, r2
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	602a      	str	r2, [r5, #0]
 800ef1e:	461a      	mov	r2, r3
 800ef20:	f7f3 fe6a 	bl	8002bf8 <_lseek>
 800ef24:	1c43      	adds	r3, r0, #1
 800ef26:	d102      	bne.n	800ef2e <_lseek_r+0x1e>
 800ef28:	682b      	ldr	r3, [r5, #0]
 800ef2a:	b103      	cbz	r3, 800ef2e <_lseek_r+0x1e>
 800ef2c:	6023      	str	r3, [r4, #0]
 800ef2e:	bd38      	pop	{r3, r4, r5, pc}
 800ef30:	2001325c 	.word	0x2001325c

0800ef34 <__swhatbuf_r>:
 800ef34:	b570      	push	{r4, r5, r6, lr}
 800ef36:	460e      	mov	r6, r1
 800ef38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef3c:	2900      	cmp	r1, #0
 800ef3e:	b096      	sub	sp, #88	; 0x58
 800ef40:	4614      	mov	r4, r2
 800ef42:	461d      	mov	r5, r3
 800ef44:	da08      	bge.n	800ef58 <__swhatbuf_r+0x24>
 800ef46:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ef4a:	2200      	movs	r2, #0
 800ef4c:	602a      	str	r2, [r5, #0]
 800ef4e:	061a      	lsls	r2, r3, #24
 800ef50:	d410      	bmi.n	800ef74 <__swhatbuf_r+0x40>
 800ef52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ef56:	e00e      	b.n	800ef76 <__swhatbuf_r+0x42>
 800ef58:	466a      	mov	r2, sp
 800ef5a:	f001 fbc9 	bl	80106f0 <_fstat_r>
 800ef5e:	2800      	cmp	r0, #0
 800ef60:	dbf1      	blt.n	800ef46 <__swhatbuf_r+0x12>
 800ef62:	9a01      	ldr	r2, [sp, #4]
 800ef64:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ef68:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ef6c:	425a      	negs	r2, r3
 800ef6e:	415a      	adcs	r2, r3
 800ef70:	602a      	str	r2, [r5, #0]
 800ef72:	e7ee      	b.n	800ef52 <__swhatbuf_r+0x1e>
 800ef74:	2340      	movs	r3, #64	; 0x40
 800ef76:	2000      	movs	r0, #0
 800ef78:	6023      	str	r3, [r4, #0]
 800ef7a:	b016      	add	sp, #88	; 0x58
 800ef7c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ef80 <__smakebuf_r>:
 800ef80:	898b      	ldrh	r3, [r1, #12]
 800ef82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ef84:	079d      	lsls	r5, r3, #30
 800ef86:	4606      	mov	r6, r0
 800ef88:	460c      	mov	r4, r1
 800ef8a:	d507      	bpl.n	800ef9c <__smakebuf_r+0x1c>
 800ef8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ef90:	6023      	str	r3, [r4, #0]
 800ef92:	6123      	str	r3, [r4, #16]
 800ef94:	2301      	movs	r3, #1
 800ef96:	6163      	str	r3, [r4, #20]
 800ef98:	b002      	add	sp, #8
 800ef9a:	bd70      	pop	{r4, r5, r6, pc}
 800ef9c:	ab01      	add	r3, sp, #4
 800ef9e:	466a      	mov	r2, sp
 800efa0:	f7ff ffc8 	bl	800ef34 <__swhatbuf_r>
 800efa4:	9900      	ldr	r1, [sp, #0]
 800efa6:	4605      	mov	r5, r0
 800efa8:	4630      	mov	r0, r6
 800efaa:	f7fc fc05 	bl	800b7b8 <_malloc_r>
 800efae:	b948      	cbnz	r0, 800efc4 <__smakebuf_r+0x44>
 800efb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efb4:	059a      	lsls	r2, r3, #22
 800efb6:	d4ef      	bmi.n	800ef98 <__smakebuf_r+0x18>
 800efb8:	f023 0303 	bic.w	r3, r3, #3
 800efbc:	f043 0302 	orr.w	r3, r3, #2
 800efc0:	81a3      	strh	r3, [r4, #12]
 800efc2:	e7e3      	b.n	800ef8c <__smakebuf_r+0xc>
 800efc4:	4b0d      	ldr	r3, [pc, #52]	; (800effc <__smakebuf_r+0x7c>)
 800efc6:	62b3      	str	r3, [r6, #40]	; 0x28
 800efc8:	89a3      	ldrh	r3, [r4, #12]
 800efca:	6020      	str	r0, [r4, #0]
 800efcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800efd0:	81a3      	strh	r3, [r4, #12]
 800efd2:	9b00      	ldr	r3, [sp, #0]
 800efd4:	6163      	str	r3, [r4, #20]
 800efd6:	9b01      	ldr	r3, [sp, #4]
 800efd8:	6120      	str	r0, [r4, #16]
 800efda:	b15b      	cbz	r3, 800eff4 <__smakebuf_r+0x74>
 800efdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800efe0:	4630      	mov	r0, r6
 800efe2:	f001 fb97 	bl	8010714 <_isatty_r>
 800efe6:	b128      	cbz	r0, 800eff4 <__smakebuf_r+0x74>
 800efe8:	89a3      	ldrh	r3, [r4, #12]
 800efea:	f023 0303 	bic.w	r3, r3, #3
 800efee:	f043 0301 	orr.w	r3, r3, #1
 800eff2:	81a3      	strh	r3, [r4, #12]
 800eff4:	89a0      	ldrh	r0, [r4, #12]
 800eff6:	4305      	orrs	r5, r0
 800eff8:	81a5      	strh	r5, [r4, #12]
 800effa:	e7cd      	b.n	800ef98 <__smakebuf_r+0x18>
 800effc:	0800b535 	.word	0x0800b535

0800f000 <malloc>:
 800f000:	4b02      	ldr	r3, [pc, #8]	; (800f00c <malloc+0xc>)
 800f002:	4601      	mov	r1, r0
 800f004:	6818      	ldr	r0, [r3, #0]
 800f006:	f7fc bbd7 	b.w	800b7b8 <_malloc_r>
 800f00a:	bf00      	nop
 800f00c:	2000023c 	.word	0x2000023c

0800f010 <__ascii_mbtowc>:
 800f010:	b082      	sub	sp, #8
 800f012:	b901      	cbnz	r1, 800f016 <__ascii_mbtowc+0x6>
 800f014:	a901      	add	r1, sp, #4
 800f016:	b142      	cbz	r2, 800f02a <__ascii_mbtowc+0x1a>
 800f018:	b14b      	cbz	r3, 800f02e <__ascii_mbtowc+0x1e>
 800f01a:	7813      	ldrb	r3, [r2, #0]
 800f01c:	600b      	str	r3, [r1, #0]
 800f01e:	7812      	ldrb	r2, [r2, #0]
 800f020:	1e10      	subs	r0, r2, #0
 800f022:	bf18      	it	ne
 800f024:	2001      	movne	r0, #1
 800f026:	b002      	add	sp, #8
 800f028:	4770      	bx	lr
 800f02a:	4610      	mov	r0, r2
 800f02c:	e7fb      	b.n	800f026 <__ascii_mbtowc+0x16>
 800f02e:	f06f 0001 	mvn.w	r0, #1
 800f032:	e7f8      	b.n	800f026 <__ascii_mbtowc+0x16>

0800f034 <memmove>:
 800f034:	4288      	cmp	r0, r1
 800f036:	b510      	push	{r4, lr}
 800f038:	eb01 0402 	add.w	r4, r1, r2
 800f03c:	d902      	bls.n	800f044 <memmove+0x10>
 800f03e:	4284      	cmp	r4, r0
 800f040:	4623      	mov	r3, r4
 800f042:	d807      	bhi.n	800f054 <memmove+0x20>
 800f044:	1e43      	subs	r3, r0, #1
 800f046:	42a1      	cmp	r1, r4
 800f048:	d008      	beq.n	800f05c <memmove+0x28>
 800f04a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f04e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f052:	e7f8      	b.n	800f046 <memmove+0x12>
 800f054:	4402      	add	r2, r0
 800f056:	4601      	mov	r1, r0
 800f058:	428a      	cmp	r2, r1
 800f05a:	d100      	bne.n	800f05e <memmove+0x2a>
 800f05c:	bd10      	pop	{r4, pc}
 800f05e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f062:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f066:	e7f7      	b.n	800f058 <memmove+0x24>

0800f068 <__malloc_lock>:
 800f068:	4801      	ldr	r0, [pc, #4]	; (800f070 <__malloc_lock+0x8>)
 800f06a:	f7fc bb6c 	b.w	800b746 <__retarget_lock_acquire_recursive>
 800f06e:	bf00      	nop
 800f070:	20013250 	.word	0x20013250

0800f074 <__malloc_unlock>:
 800f074:	4801      	ldr	r0, [pc, #4]	; (800f07c <__malloc_unlock+0x8>)
 800f076:	f7fc bb67 	b.w	800b748 <__retarget_lock_release_recursive>
 800f07a:	bf00      	nop
 800f07c:	20013250 	.word	0x20013250

0800f080 <_Balloc>:
 800f080:	b570      	push	{r4, r5, r6, lr}
 800f082:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f084:	4604      	mov	r4, r0
 800f086:	460d      	mov	r5, r1
 800f088:	b976      	cbnz	r6, 800f0a8 <_Balloc+0x28>
 800f08a:	2010      	movs	r0, #16
 800f08c:	f7ff ffb8 	bl	800f000 <malloc>
 800f090:	4602      	mov	r2, r0
 800f092:	6260      	str	r0, [r4, #36]	; 0x24
 800f094:	b920      	cbnz	r0, 800f0a0 <_Balloc+0x20>
 800f096:	4b18      	ldr	r3, [pc, #96]	; (800f0f8 <_Balloc+0x78>)
 800f098:	4818      	ldr	r0, [pc, #96]	; (800f0fc <_Balloc+0x7c>)
 800f09a:	2166      	movs	r1, #102	; 0x66
 800f09c:	f7fc f9fe 	bl	800b49c <__assert_func>
 800f0a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f0a4:	6006      	str	r6, [r0, #0]
 800f0a6:	60c6      	str	r6, [r0, #12]
 800f0a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f0aa:	68f3      	ldr	r3, [r6, #12]
 800f0ac:	b183      	cbz	r3, 800f0d0 <_Balloc+0x50>
 800f0ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f0b0:	68db      	ldr	r3, [r3, #12]
 800f0b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f0b6:	b9b8      	cbnz	r0, 800f0e8 <_Balloc+0x68>
 800f0b8:	2101      	movs	r1, #1
 800f0ba:	fa01 f605 	lsl.w	r6, r1, r5
 800f0be:	1d72      	adds	r2, r6, #5
 800f0c0:	0092      	lsls	r2, r2, #2
 800f0c2:	4620      	mov	r0, r4
 800f0c4:	f000 fc9d 	bl	800fa02 <_calloc_r>
 800f0c8:	b160      	cbz	r0, 800f0e4 <_Balloc+0x64>
 800f0ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f0ce:	e00e      	b.n	800f0ee <_Balloc+0x6e>
 800f0d0:	2221      	movs	r2, #33	; 0x21
 800f0d2:	2104      	movs	r1, #4
 800f0d4:	4620      	mov	r0, r4
 800f0d6:	f000 fc94 	bl	800fa02 <_calloc_r>
 800f0da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f0dc:	60f0      	str	r0, [r6, #12]
 800f0de:	68db      	ldr	r3, [r3, #12]
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d1e4      	bne.n	800f0ae <_Balloc+0x2e>
 800f0e4:	2000      	movs	r0, #0
 800f0e6:	bd70      	pop	{r4, r5, r6, pc}
 800f0e8:	6802      	ldr	r2, [r0, #0]
 800f0ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f0ee:	2300      	movs	r3, #0
 800f0f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f0f4:	e7f7      	b.n	800f0e6 <_Balloc+0x66>
 800f0f6:	bf00      	nop
 800f0f8:	08011dcd 	.word	0x08011dcd
 800f0fc:	08011ecc 	.word	0x08011ecc

0800f100 <_Bfree>:
 800f100:	b570      	push	{r4, r5, r6, lr}
 800f102:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f104:	4605      	mov	r5, r0
 800f106:	460c      	mov	r4, r1
 800f108:	b976      	cbnz	r6, 800f128 <_Bfree+0x28>
 800f10a:	2010      	movs	r0, #16
 800f10c:	f7ff ff78 	bl	800f000 <malloc>
 800f110:	4602      	mov	r2, r0
 800f112:	6268      	str	r0, [r5, #36]	; 0x24
 800f114:	b920      	cbnz	r0, 800f120 <_Bfree+0x20>
 800f116:	4b09      	ldr	r3, [pc, #36]	; (800f13c <_Bfree+0x3c>)
 800f118:	4809      	ldr	r0, [pc, #36]	; (800f140 <_Bfree+0x40>)
 800f11a:	218a      	movs	r1, #138	; 0x8a
 800f11c:	f7fc f9be 	bl	800b49c <__assert_func>
 800f120:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f124:	6006      	str	r6, [r0, #0]
 800f126:	60c6      	str	r6, [r0, #12]
 800f128:	b13c      	cbz	r4, 800f13a <_Bfree+0x3a>
 800f12a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f12c:	6862      	ldr	r2, [r4, #4]
 800f12e:	68db      	ldr	r3, [r3, #12]
 800f130:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f134:	6021      	str	r1, [r4, #0]
 800f136:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f13a:	bd70      	pop	{r4, r5, r6, pc}
 800f13c:	08011dcd 	.word	0x08011dcd
 800f140:	08011ecc 	.word	0x08011ecc

0800f144 <__multadd>:
 800f144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f148:	690d      	ldr	r5, [r1, #16]
 800f14a:	4607      	mov	r7, r0
 800f14c:	460c      	mov	r4, r1
 800f14e:	461e      	mov	r6, r3
 800f150:	f101 0c14 	add.w	ip, r1, #20
 800f154:	2000      	movs	r0, #0
 800f156:	f8dc 3000 	ldr.w	r3, [ip]
 800f15a:	b299      	uxth	r1, r3
 800f15c:	fb02 6101 	mla	r1, r2, r1, r6
 800f160:	0c1e      	lsrs	r6, r3, #16
 800f162:	0c0b      	lsrs	r3, r1, #16
 800f164:	fb02 3306 	mla	r3, r2, r6, r3
 800f168:	b289      	uxth	r1, r1
 800f16a:	3001      	adds	r0, #1
 800f16c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f170:	4285      	cmp	r5, r0
 800f172:	f84c 1b04 	str.w	r1, [ip], #4
 800f176:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f17a:	dcec      	bgt.n	800f156 <__multadd+0x12>
 800f17c:	b30e      	cbz	r6, 800f1c2 <__multadd+0x7e>
 800f17e:	68a3      	ldr	r3, [r4, #8]
 800f180:	42ab      	cmp	r3, r5
 800f182:	dc19      	bgt.n	800f1b8 <__multadd+0x74>
 800f184:	6861      	ldr	r1, [r4, #4]
 800f186:	4638      	mov	r0, r7
 800f188:	3101      	adds	r1, #1
 800f18a:	f7ff ff79 	bl	800f080 <_Balloc>
 800f18e:	4680      	mov	r8, r0
 800f190:	b928      	cbnz	r0, 800f19e <__multadd+0x5a>
 800f192:	4602      	mov	r2, r0
 800f194:	4b0c      	ldr	r3, [pc, #48]	; (800f1c8 <__multadd+0x84>)
 800f196:	480d      	ldr	r0, [pc, #52]	; (800f1cc <__multadd+0x88>)
 800f198:	21b5      	movs	r1, #181	; 0xb5
 800f19a:	f7fc f97f 	bl	800b49c <__assert_func>
 800f19e:	6922      	ldr	r2, [r4, #16]
 800f1a0:	3202      	adds	r2, #2
 800f1a2:	f104 010c 	add.w	r1, r4, #12
 800f1a6:	0092      	lsls	r2, r2, #2
 800f1a8:	300c      	adds	r0, #12
 800f1aa:	f7fc face 	bl	800b74a <memcpy>
 800f1ae:	4621      	mov	r1, r4
 800f1b0:	4638      	mov	r0, r7
 800f1b2:	f7ff ffa5 	bl	800f100 <_Bfree>
 800f1b6:	4644      	mov	r4, r8
 800f1b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f1bc:	3501      	adds	r5, #1
 800f1be:	615e      	str	r6, [r3, #20]
 800f1c0:	6125      	str	r5, [r4, #16]
 800f1c2:	4620      	mov	r0, r4
 800f1c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1c8:	08011e3f 	.word	0x08011e3f
 800f1cc:	08011ecc 	.word	0x08011ecc

0800f1d0 <__s2b>:
 800f1d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f1d4:	460c      	mov	r4, r1
 800f1d6:	4615      	mov	r5, r2
 800f1d8:	461f      	mov	r7, r3
 800f1da:	2209      	movs	r2, #9
 800f1dc:	3308      	adds	r3, #8
 800f1de:	4606      	mov	r6, r0
 800f1e0:	fb93 f3f2 	sdiv	r3, r3, r2
 800f1e4:	2100      	movs	r1, #0
 800f1e6:	2201      	movs	r2, #1
 800f1e8:	429a      	cmp	r2, r3
 800f1ea:	db09      	blt.n	800f200 <__s2b+0x30>
 800f1ec:	4630      	mov	r0, r6
 800f1ee:	f7ff ff47 	bl	800f080 <_Balloc>
 800f1f2:	b940      	cbnz	r0, 800f206 <__s2b+0x36>
 800f1f4:	4602      	mov	r2, r0
 800f1f6:	4b19      	ldr	r3, [pc, #100]	; (800f25c <__s2b+0x8c>)
 800f1f8:	4819      	ldr	r0, [pc, #100]	; (800f260 <__s2b+0x90>)
 800f1fa:	21ce      	movs	r1, #206	; 0xce
 800f1fc:	f7fc f94e 	bl	800b49c <__assert_func>
 800f200:	0052      	lsls	r2, r2, #1
 800f202:	3101      	adds	r1, #1
 800f204:	e7f0      	b.n	800f1e8 <__s2b+0x18>
 800f206:	9b08      	ldr	r3, [sp, #32]
 800f208:	6143      	str	r3, [r0, #20]
 800f20a:	2d09      	cmp	r5, #9
 800f20c:	f04f 0301 	mov.w	r3, #1
 800f210:	6103      	str	r3, [r0, #16]
 800f212:	dd16      	ble.n	800f242 <__s2b+0x72>
 800f214:	f104 0909 	add.w	r9, r4, #9
 800f218:	46c8      	mov	r8, r9
 800f21a:	442c      	add	r4, r5
 800f21c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f220:	4601      	mov	r1, r0
 800f222:	3b30      	subs	r3, #48	; 0x30
 800f224:	220a      	movs	r2, #10
 800f226:	4630      	mov	r0, r6
 800f228:	f7ff ff8c 	bl	800f144 <__multadd>
 800f22c:	45a0      	cmp	r8, r4
 800f22e:	d1f5      	bne.n	800f21c <__s2b+0x4c>
 800f230:	f1a5 0408 	sub.w	r4, r5, #8
 800f234:	444c      	add	r4, r9
 800f236:	1b2d      	subs	r5, r5, r4
 800f238:	1963      	adds	r3, r4, r5
 800f23a:	42bb      	cmp	r3, r7
 800f23c:	db04      	blt.n	800f248 <__s2b+0x78>
 800f23e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f242:	340a      	adds	r4, #10
 800f244:	2509      	movs	r5, #9
 800f246:	e7f6      	b.n	800f236 <__s2b+0x66>
 800f248:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f24c:	4601      	mov	r1, r0
 800f24e:	3b30      	subs	r3, #48	; 0x30
 800f250:	220a      	movs	r2, #10
 800f252:	4630      	mov	r0, r6
 800f254:	f7ff ff76 	bl	800f144 <__multadd>
 800f258:	e7ee      	b.n	800f238 <__s2b+0x68>
 800f25a:	bf00      	nop
 800f25c:	08011e3f 	.word	0x08011e3f
 800f260:	08011ecc 	.word	0x08011ecc

0800f264 <__hi0bits>:
 800f264:	0c03      	lsrs	r3, r0, #16
 800f266:	041b      	lsls	r3, r3, #16
 800f268:	b9d3      	cbnz	r3, 800f2a0 <__hi0bits+0x3c>
 800f26a:	0400      	lsls	r0, r0, #16
 800f26c:	2310      	movs	r3, #16
 800f26e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f272:	bf04      	itt	eq
 800f274:	0200      	lsleq	r0, r0, #8
 800f276:	3308      	addeq	r3, #8
 800f278:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f27c:	bf04      	itt	eq
 800f27e:	0100      	lsleq	r0, r0, #4
 800f280:	3304      	addeq	r3, #4
 800f282:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f286:	bf04      	itt	eq
 800f288:	0080      	lsleq	r0, r0, #2
 800f28a:	3302      	addeq	r3, #2
 800f28c:	2800      	cmp	r0, #0
 800f28e:	db05      	blt.n	800f29c <__hi0bits+0x38>
 800f290:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f294:	f103 0301 	add.w	r3, r3, #1
 800f298:	bf08      	it	eq
 800f29a:	2320      	moveq	r3, #32
 800f29c:	4618      	mov	r0, r3
 800f29e:	4770      	bx	lr
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	e7e4      	b.n	800f26e <__hi0bits+0xa>

0800f2a4 <__lo0bits>:
 800f2a4:	6803      	ldr	r3, [r0, #0]
 800f2a6:	f013 0207 	ands.w	r2, r3, #7
 800f2aa:	4601      	mov	r1, r0
 800f2ac:	d00b      	beq.n	800f2c6 <__lo0bits+0x22>
 800f2ae:	07da      	lsls	r2, r3, #31
 800f2b0:	d423      	bmi.n	800f2fa <__lo0bits+0x56>
 800f2b2:	0798      	lsls	r0, r3, #30
 800f2b4:	bf49      	itett	mi
 800f2b6:	085b      	lsrmi	r3, r3, #1
 800f2b8:	089b      	lsrpl	r3, r3, #2
 800f2ba:	2001      	movmi	r0, #1
 800f2bc:	600b      	strmi	r3, [r1, #0]
 800f2be:	bf5c      	itt	pl
 800f2c0:	600b      	strpl	r3, [r1, #0]
 800f2c2:	2002      	movpl	r0, #2
 800f2c4:	4770      	bx	lr
 800f2c6:	b298      	uxth	r0, r3
 800f2c8:	b9a8      	cbnz	r0, 800f2f6 <__lo0bits+0x52>
 800f2ca:	0c1b      	lsrs	r3, r3, #16
 800f2cc:	2010      	movs	r0, #16
 800f2ce:	b2da      	uxtb	r2, r3
 800f2d0:	b90a      	cbnz	r2, 800f2d6 <__lo0bits+0x32>
 800f2d2:	3008      	adds	r0, #8
 800f2d4:	0a1b      	lsrs	r3, r3, #8
 800f2d6:	071a      	lsls	r2, r3, #28
 800f2d8:	bf04      	itt	eq
 800f2da:	091b      	lsreq	r3, r3, #4
 800f2dc:	3004      	addeq	r0, #4
 800f2de:	079a      	lsls	r2, r3, #30
 800f2e0:	bf04      	itt	eq
 800f2e2:	089b      	lsreq	r3, r3, #2
 800f2e4:	3002      	addeq	r0, #2
 800f2e6:	07da      	lsls	r2, r3, #31
 800f2e8:	d403      	bmi.n	800f2f2 <__lo0bits+0x4e>
 800f2ea:	085b      	lsrs	r3, r3, #1
 800f2ec:	f100 0001 	add.w	r0, r0, #1
 800f2f0:	d005      	beq.n	800f2fe <__lo0bits+0x5a>
 800f2f2:	600b      	str	r3, [r1, #0]
 800f2f4:	4770      	bx	lr
 800f2f6:	4610      	mov	r0, r2
 800f2f8:	e7e9      	b.n	800f2ce <__lo0bits+0x2a>
 800f2fa:	2000      	movs	r0, #0
 800f2fc:	4770      	bx	lr
 800f2fe:	2020      	movs	r0, #32
 800f300:	4770      	bx	lr
	...

0800f304 <__i2b>:
 800f304:	b510      	push	{r4, lr}
 800f306:	460c      	mov	r4, r1
 800f308:	2101      	movs	r1, #1
 800f30a:	f7ff feb9 	bl	800f080 <_Balloc>
 800f30e:	4602      	mov	r2, r0
 800f310:	b928      	cbnz	r0, 800f31e <__i2b+0x1a>
 800f312:	4b05      	ldr	r3, [pc, #20]	; (800f328 <__i2b+0x24>)
 800f314:	4805      	ldr	r0, [pc, #20]	; (800f32c <__i2b+0x28>)
 800f316:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f31a:	f7fc f8bf 	bl	800b49c <__assert_func>
 800f31e:	2301      	movs	r3, #1
 800f320:	6144      	str	r4, [r0, #20]
 800f322:	6103      	str	r3, [r0, #16]
 800f324:	bd10      	pop	{r4, pc}
 800f326:	bf00      	nop
 800f328:	08011e3f 	.word	0x08011e3f
 800f32c:	08011ecc 	.word	0x08011ecc

0800f330 <__multiply>:
 800f330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f334:	4691      	mov	r9, r2
 800f336:	690a      	ldr	r2, [r1, #16]
 800f338:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f33c:	429a      	cmp	r2, r3
 800f33e:	bfb8      	it	lt
 800f340:	460b      	movlt	r3, r1
 800f342:	460c      	mov	r4, r1
 800f344:	bfbc      	itt	lt
 800f346:	464c      	movlt	r4, r9
 800f348:	4699      	movlt	r9, r3
 800f34a:	6927      	ldr	r7, [r4, #16]
 800f34c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f350:	68a3      	ldr	r3, [r4, #8]
 800f352:	6861      	ldr	r1, [r4, #4]
 800f354:	eb07 060a 	add.w	r6, r7, sl
 800f358:	42b3      	cmp	r3, r6
 800f35a:	b085      	sub	sp, #20
 800f35c:	bfb8      	it	lt
 800f35e:	3101      	addlt	r1, #1
 800f360:	f7ff fe8e 	bl	800f080 <_Balloc>
 800f364:	b930      	cbnz	r0, 800f374 <__multiply+0x44>
 800f366:	4602      	mov	r2, r0
 800f368:	4b44      	ldr	r3, [pc, #272]	; (800f47c <__multiply+0x14c>)
 800f36a:	4845      	ldr	r0, [pc, #276]	; (800f480 <__multiply+0x150>)
 800f36c:	f240 115d 	movw	r1, #349	; 0x15d
 800f370:	f7fc f894 	bl	800b49c <__assert_func>
 800f374:	f100 0514 	add.w	r5, r0, #20
 800f378:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f37c:	462b      	mov	r3, r5
 800f37e:	2200      	movs	r2, #0
 800f380:	4543      	cmp	r3, r8
 800f382:	d321      	bcc.n	800f3c8 <__multiply+0x98>
 800f384:	f104 0314 	add.w	r3, r4, #20
 800f388:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f38c:	f109 0314 	add.w	r3, r9, #20
 800f390:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f394:	9202      	str	r2, [sp, #8]
 800f396:	1b3a      	subs	r2, r7, r4
 800f398:	3a15      	subs	r2, #21
 800f39a:	f022 0203 	bic.w	r2, r2, #3
 800f39e:	3204      	adds	r2, #4
 800f3a0:	f104 0115 	add.w	r1, r4, #21
 800f3a4:	428f      	cmp	r7, r1
 800f3a6:	bf38      	it	cc
 800f3a8:	2204      	movcc	r2, #4
 800f3aa:	9201      	str	r2, [sp, #4]
 800f3ac:	9a02      	ldr	r2, [sp, #8]
 800f3ae:	9303      	str	r3, [sp, #12]
 800f3b0:	429a      	cmp	r2, r3
 800f3b2:	d80c      	bhi.n	800f3ce <__multiply+0x9e>
 800f3b4:	2e00      	cmp	r6, #0
 800f3b6:	dd03      	ble.n	800f3c0 <__multiply+0x90>
 800f3b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d05a      	beq.n	800f476 <__multiply+0x146>
 800f3c0:	6106      	str	r6, [r0, #16]
 800f3c2:	b005      	add	sp, #20
 800f3c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3c8:	f843 2b04 	str.w	r2, [r3], #4
 800f3cc:	e7d8      	b.n	800f380 <__multiply+0x50>
 800f3ce:	f8b3 a000 	ldrh.w	sl, [r3]
 800f3d2:	f1ba 0f00 	cmp.w	sl, #0
 800f3d6:	d024      	beq.n	800f422 <__multiply+0xf2>
 800f3d8:	f104 0e14 	add.w	lr, r4, #20
 800f3dc:	46a9      	mov	r9, r5
 800f3de:	f04f 0c00 	mov.w	ip, #0
 800f3e2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f3e6:	f8d9 1000 	ldr.w	r1, [r9]
 800f3ea:	fa1f fb82 	uxth.w	fp, r2
 800f3ee:	b289      	uxth	r1, r1
 800f3f0:	fb0a 110b 	mla	r1, sl, fp, r1
 800f3f4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f3f8:	f8d9 2000 	ldr.w	r2, [r9]
 800f3fc:	4461      	add	r1, ip
 800f3fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f402:	fb0a c20b 	mla	r2, sl, fp, ip
 800f406:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f40a:	b289      	uxth	r1, r1
 800f40c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f410:	4577      	cmp	r7, lr
 800f412:	f849 1b04 	str.w	r1, [r9], #4
 800f416:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f41a:	d8e2      	bhi.n	800f3e2 <__multiply+0xb2>
 800f41c:	9a01      	ldr	r2, [sp, #4]
 800f41e:	f845 c002 	str.w	ip, [r5, r2]
 800f422:	9a03      	ldr	r2, [sp, #12]
 800f424:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f428:	3304      	adds	r3, #4
 800f42a:	f1b9 0f00 	cmp.w	r9, #0
 800f42e:	d020      	beq.n	800f472 <__multiply+0x142>
 800f430:	6829      	ldr	r1, [r5, #0]
 800f432:	f104 0c14 	add.w	ip, r4, #20
 800f436:	46ae      	mov	lr, r5
 800f438:	f04f 0a00 	mov.w	sl, #0
 800f43c:	f8bc b000 	ldrh.w	fp, [ip]
 800f440:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f444:	fb09 220b 	mla	r2, r9, fp, r2
 800f448:	4492      	add	sl, r2
 800f44a:	b289      	uxth	r1, r1
 800f44c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f450:	f84e 1b04 	str.w	r1, [lr], #4
 800f454:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f458:	f8be 1000 	ldrh.w	r1, [lr]
 800f45c:	0c12      	lsrs	r2, r2, #16
 800f45e:	fb09 1102 	mla	r1, r9, r2, r1
 800f462:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f466:	4567      	cmp	r7, ip
 800f468:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f46c:	d8e6      	bhi.n	800f43c <__multiply+0x10c>
 800f46e:	9a01      	ldr	r2, [sp, #4]
 800f470:	50a9      	str	r1, [r5, r2]
 800f472:	3504      	adds	r5, #4
 800f474:	e79a      	b.n	800f3ac <__multiply+0x7c>
 800f476:	3e01      	subs	r6, #1
 800f478:	e79c      	b.n	800f3b4 <__multiply+0x84>
 800f47a:	bf00      	nop
 800f47c:	08011e3f 	.word	0x08011e3f
 800f480:	08011ecc 	.word	0x08011ecc

0800f484 <__pow5mult>:
 800f484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f488:	4615      	mov	r5, r2
 800f48a:	f012 0203 	ands.w	r2, r2, #3
 800f48e:	4606      	mov	r6, r0
 800f490:	460f      	mov	r7, r1
 800f492:	d007      	beq.n	800f4a4 <__pow5mult+0x20>
 800f494:	4c25      	ldr	r4, [pc, #148]	; (800f52c <__pow5mult+0xa8>)
 800f496:	3a01      	subs	r2, #1
 800f498:	2300      	movs	r3, #0
 800f49a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f49e:	f7ff fe51 	bl	800f144 <__multadd>
 800f4a2:	4607      	mov	r7, r0
 800f4a4:	10ad      	asrs	r5, r5, #2
 800f4a6:	d03d      	beq.n	800f524 <__pow5mult+0xa0>
 800f4a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f4aa:	b97c      	cbnz	r4, 800f4cc <__pow5mult+0x48>
 800f4ac:	2010      	movs	r0, #16
 800f4ae:	f7ff fda7 	bl	800f000 <malloc>
 800f4b2:	4602      	mov	r2, r0
 800f4b4:	6270      	str	r0, [r6, #36]	; 0x24
 800f4b6:	b928      	cbnz	r0, 800f4c4 <__pow5mult+0x40>
 800f4b8:	4b1d      	ldr	r3, [pc, #116]	; (800f530 <__pow5mult+0xac>)
 800f4ba:	481e      	ldr	r0, [pc, #120]	; (800f534 <__pow5mult+0xb0>)
 800f4bc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f4c0:	f7fb ffec 	bl	800b49c <__assert_func>
 800f4c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f4c8:	6004      	str	r4, [r0, #0]
 800f4ca:	60c4      	str	r4, [r0, #12]
 800f4cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f4d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f4d4:	b94c      	cbnz	r4, 800f4ea <__pow5mult+0x66>
 800f4d6:	f240 2171 	movw	r1, #625	; 0x271
 800f4da:	4630      	mov	r0, r6
 800f4dc:	f7ff ff12 	bl	800f304 <__i2b>
 800f4e0:	2300      	movs	r3, #0
 800f4e2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f4e6:	4604      	mov	r4, r0
 800f4e8:	6003      	str	r3, [r0, #0]
 800f4ea:	f04f 0900 	mov.w	r9, #0
 800f4ee:	07eb      	lsls	r3, r5, #31
 800f4f0:	d50a      	bpl.n	800f508 <__pow5mult+0x84>
 800f4f2:	4639      	mov	r1, r7
 800f4f4:	4622      	mov	r2, r4
 800f4f6:	4630      	mov	r0, r6
 800f4f8:	f7ff ff1a 	bl	800f330 <__multiply>
 800f4fc:	4639      	mov	r1, r7
 800f4fe:	4680      	mov	r8, r0
 800f500:	4630      	mov	r0, r6
 800f502:	f7ff fdfd 	bl	800f100 <_Bfree>
 800f506:	4647      	mov	r7, r8
 800f508:	106d      	asrs	r5, r5, #1
 800f50a:	d00b      	beq.n	800f524 <__pow5mult+0xa0>
 800f50c:	6820      	ldr	r0, [r4, #0]
 800f50e:	b938      	cbnz	r0, 800f520 <__pow5mult+0x9c>
 800f510:	4622      	mov	r2, r4
 800f512:	4621      	mov	r1, r4
 800f514:	4630      	mov	r0, r6
 800f516:	f7ff ff0b 	bl	800f330 <__multiply>
 800f51a:	6020      	str	r0, [r4, #0]
 800f51c:	f8c0 9000 	str.w	r9, [r0]
 800f520:	4604      	mov	r4, r0
 800f522:	e7e4      	b.n	800f4ee <__pow5mult+0x6a>
 800f524:	4638      	mov	r0, r7
 800f526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f52a:	bf00      	nop
 800f52c:	08012018 	.word	0x08012018
 800f530:	08011dcd 	.word	0x08011dcd
 800f534:	08011ecc 	.word	0x08011ecc

0800f538 <__lshift>:
 800f538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f53c:	460c      	mov	r4, r1
 800f53e:	6849      	ldr	r1, [r1, #4]
 800f540:	6923      	ldr	r3, [r4, #16]
 800f542:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f546:	68a3      	ldr	r3, [r4, #8]
 800f548:	4607      	mov	r7, r0
 800f54a:	4691      	mov	r9, r2
 800f54c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f550:	f108 0601 	add.w	r6, r8, #1
 800f554:	42b3      	cmp	r3, r6
 800f556:	db0b      	blt.n	800f570 <__lshift+0x38>
 800f558:	4638      	mov	r0, r7
 800f55a:	f7ff fd91 	bl	800f080 <_Balloc>
 800f55e:	4605      	mov	r5, r0
 800f560:	b948      	cbnz	r0, 800f576 <__lshift+0x3e>
 800f562:	4602      	mov	r2, r0
 800f564:	4b2a      	ldr	r3, [pc, #168]	; (800f610 <__lshift+0xd8>)
 800f566:	482b      	ldr	r0, [pc, #172]	; (800f614 <__lshift+0xdc>)
 800f568:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f56c:	f7fb ff96 	bl	800b49c <__assert_func>
 800f570:	3101      	adds	r1, #1
 800f572:	005b      	lsls	r3, r3, #1
 800f574:	e7ee      	b.n	800f554 <__lshift+0x1c>
 800f576:	2300      	movs	r3, #0
 800f578:	f100 0114 	add.w	r1, r0, #20
 800f57c:	f100 0210 	add.w	r2, r0, #16
 800f580:	4618      	mov	r0, r3
 800f582:	4553      	cmp	r3, sl
 800f584:	db37      	blt.n	800f5f6 <__lshift+0xbe>
 800f586:	6920      	ldr	r0, [r4, #16]
 800f588:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f58c:	f104 0314 	add.w	r3, r4, #20
 800f590:	f019 091f 	ands.w	r9, r9, #31
 800f594:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f598:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f59c:	d02f      	beq.n	800f5fe <__lshift+0xc6>
 800f59e:	f1c9 0e20 	rsb	lr, r9, #32
 800f5a2:	468a      	mov	sl, r1
 800f5a4:	f04f 0c00 	mov.w	ip, #0
 800f5a8:	681a      	ldr	r2, [r3, #0]
 800f5aa:	fa02 f209 	lsl.w	r2, r2, r9
 800f5ae:	ea42 020c 	orr.w	r2, r2, ip
 800f5b2:	f84a 2b04 	str.w	r2, [sl], #4
 800f5b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5ba:	4298      	cmp	r0, r3
 800f5bc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f5c0:	d8f2      	bhi.n	800f5a8 <__lshift+0x70>
 800f5c2:	1b03      	subs	r3, r0, r4
 800f5c4:	3b15      	subs	r3, #21
 800f5c6:	f023 0303 	bic.w	r3, r3, #3
 800f5ca:	3304      	adds	r3, #4
 800f5cc:	f104 0215 	add.w	r2, r4, #21
 800f5d0:	4290      	cmp	r0, r2
 800f5d2:	bf38      	it	cc
 800f5d4:	2304      	movcc	r3, #4
 800f5d6:	f841 c003 	str.w	ip, [r1, r3]
 800f5da:	f1bc 0f00 	cmp.w	ip, #0
 800f5de:	d001      	beq.n	800f5e4 <__lshift+0xac>
 800f5e0:	f108 0602 	add.w	r6, r8, #2
 800f5e4:	3e01      	subs	r6, #1
 800f5e6:	4638      	mov	r0, r7
 800f5e8:	612e      	str	r6, [r5, #16]
 800f5ea:	4621      	mov	r1, r4
 800f5ec:	f7ff fd88 	bl	800f100 <_Bfree>
 800f5f0:	4628      	mov	r0, r5
 800f5f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800f5fa:	3301      	adds	r3, #1
 800f5fc:	e7c1      	b.n	800f582 <__lshift+0x4a>
 800f5fe:	3904      	subs	r1, #4
 800f600:	f853 2b04 	ldr.w	r2, [r3], #4
 800f604:	f841 2f04 	str.w	r2, [r1, #4]!
 800f608:	4298      	cmp	r0, r3
 800f60a:	d8f9      	bhi.n	800f600 <__lshift+0xc8>
 800f60c:	e7ea      	b.n	800f5e4 <__lshift+0xac>
 800f60e:	bf00      	nop
 800f610:	08011e3f 	.word	0x08011e3f
 800f614:	08011ecc 	.word	0x08011ecc

0800f618 <__mcmp>:
 800f618:	b530      	push	{r4, r5, lr}
 800f61a:	6902      	ldr	r2, [r0, #16]
 800f61c:	690c      	ldr	r4, [r1, #16]
 800f61e:	1b12      	subs	r2, r2, r4
 800f620:	d10e      	bne.n	800f640 <__mcmp+0x28>
 800f622:	f100 0314 	add.w	r3, r0, #20
 800f626:	3114      	adds	r1, #20
 800f628:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f62c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f630:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f634:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f638:	42a5      	cmp	r5, r4
 800f63a:	d003      	beq.n	800f644 <__mcmp+0x2c>
 800f63c:	d305      	bcc.n	800f64a <__mcmp+0x32>
 800f63e:	2201      	movs	r2, #1
 800f640:	4610      	mov	r0, r2
 800f642:	bd30      	pop	{r4, r5, pc}
 800f644:	4283      	cmp	r3, r0
 800f646:	d3f3      	bcc.n	800f630 <__mcmp+0x18>
 800f648:	e7fa      	b.n	800f640 <__mcmp+0x28>
 800f64a:	f04f 32ff 	mov.w	r2, #4294967295
 800f64e:	e7f7      	b.n	800f640 <__mcmp+0x28>

0800f650 <__mdiff>:
 800f650:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f654:	460c      	mov	r4, r1
 800f656:	4606      	mov	r6, r0
 800f658:	4611      	mov	r1, r2
 800f65a:	4620      	mov	r0, r4
 800f65c:	4690      	mov	r8, r2
 800f65e:	f7ff ffdb 	bl	800f618 <__mcmp>
 800f662:	1e05      	subs	r5, r0, #0
 800f664:	d110      	bne.n	800f688 <__mdiff+0x38>
 800f666:	4629      	mov	r1, r5
 800f668:	4630      	mov	r0, r6
 800f66a:	f7ff fd09 	bl	800f080 <_Balloc>
 800f66e:	b930      	cbnz	r0, 800f67e <__mdiff+0x2e>
 800f670:	4b3a      	ldr	r3, [pc, #232]	; (800f75c <__mdiff+0x10c>)
 800f672:	4602      	mov	r2, r0
 800f674:	f240 2132 	movw	r1, #562	; 0x232
 800f678:	4839      	ldr	r0, [pc, #228]	; (800f760 <__mdiff+0x110>)
 800f67a:	f7fb ff0f 	bl	800b49c <__assert_func>
 800f67e:	2301      	movs	r3, #1
 800f680:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f684:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f688:	bfa4      	itt	ge
 800f68a:	4643      	movge	r3, r8
 800f68c:	46a0      	movge	r8, r4
 800f68e:	4630      	mov	r0, r6
 800f690:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f694:	bfa6      	itte	ge
 800f696:	461c      	movge	r4, r3
 800f698:	2500      	movge	r5, #0
 800f69a:	2501      	movlt	r5, #1
 800f69c:	f7ff fcf0 	bl	800f080 <_Balloc>
 800f6a0:	b920      	cbnz	r0, 800f6ac <__mdiff+0x5c>
 800f6a2:	4b2e      	ldr	r3, [pc, #184]	; (800f75c <__mdiff+0x10c>)
 800f6a4:	4602      	mov	r2, r0
 800f6a6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f6aa:	e7e5      	b.n	800f678 <__mdiff+0x28>
 800f6ac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f6b0:	6926      	ldr	r6, [r4, #16]
 800f6b2:	60c5      	str	r5, [r0, #12]
 800f6b4:	f104 0914 	add.w	r9, r4, #20
 800f6b8:	f108 0514 	add.w	r5, r8, #20
 800f6bc:	f100 0e14 	add.w	lr, r0, #20
 800f6c0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f6c4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f6c8:	f108 0210 	add.w	r2, r8, #16
 800f6cc:	46f2      	mov	sl, lr
 800f6ce:	2100      	movs	r1, #0
 800f6d0:	f859 3b04 	ldr.w	r3, [r9], #4
 800f6d4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f6d8:	fa1f f883 	uxth.w	r8, r3
 800f6dc:	fa11 f18b 	uxtah	r1, r1, fp
 800f6e0:	0c1b      	lsrs	r3, r3, #16
 800f6e2:	eba1 0808 	sub.w	r8, r1, r8
 800f6e6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f6ea:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f6ee:	fa1f f888 	uxth.w	r8, r8
 800f6f2:	1419      	asrs	r1, r3, #16
 800f6f4:	454e      	cmp	r6, r9
 800f6f6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f6fa:	f84a 3b04 	str.w	r3, [sl], #4
 800f6fe:	d8e7      	bhi.n	800f6d0 <__mdiff+0x80>
 800f700:	1b33      	subs	r3, r6, r4
 800f702:	3b15      	subs	r3, #21
 800f704:	f023 0303 	bic.w	r3, r3, #3
 800f708:	3304      	adds	r3, #4
 800f70a:	3415      	adds	r4, #21
 800f70c:	42a6      	cmp	r6, r4
 800f70e:	bf38      	it	cc
 800f710:	2304      	movcc	r3, #4
 800f712:	441d      	add	r5, r3
 800f714:	4473      	add	r3, lr
 800f716:	469e      	mov	lr, r3
 800f718:	462e      	mov	r6, r5
 800f71a:	4566      	cmp	r6, ip
 800f71c:	d30e      	bcc.n	800f73c <__mdiff+0xec>
 800f71e:	f10c 0203 	add.w	r2, ip, #3
 800f722:	1b52      	subs	r2, r2, r5
 800f724:	f022 0203 	bic.w	r2, r2, #3
 800f728:	3d03      	subs	r5, #3
 800f72a:	45ac      	cmp	ip, r5
 800f72c:	bf38      	it	cc
 800f72e:	2200      	movcc	r2, #0
 800f730:	441a      	add	r2, r3
 800f732:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f736:	b17b      	cbz	r3, 800f758 <__mdiff+0x108>
 800f738:	6107      	str	r7, [r0, #16]
 800f73a:	e7a3      	b.n	800f684 <__mdiff+0x34>
 800f73c:	f856 8b04 	ldr.w	r8, [r6], #4
 800f740:	fa11 f288 	uxtah	r2, r1, r8
 800f744:	1414      	asrs	r4, r2, #16
 800f746:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f74a:	b292      	uxth	r2, r2
 800f74c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f750:	f84e 2b04 	str.w	r2, [lr], #4
 800f754:	1421      	asrs	r1, r4, #16
 800f756:	e7e0      	b.n	800f71a <__mdiff+0xca>
 800f758:	3f01      	subs	r7, #1
 800f75a:	e7ea      	b.n	800f732 <__mdiff+0xe2>
 800f75c:	08011e3f 	.word	0x08011e3f
 800f760:	08011ecc 	.word	0x08011ecc

0800f764 <__ulp>:
 800f764:	b082      	sub	sp, #8
 800f766:	ed8d 0b00 	vstr	d0, [sp]
 800f76a:	9b01      	ldr	r3, [sp, #4]
 800f76c:	4912      	ldr	r1, [pc, #72]	; (800f7b8 <__ulp+0x54>)
 800f76e:	4019      	ands	r1, r3
 800f770:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f774:	2900      	cmp	r1, #0
 800f776:	dd05      	ble.n	800f784 <__ulp+0x20>
 800f778:	2200      	movs	r2, #0
 800f77a:	460b      	mov	r3, r1
 800f77c:	ec43 2b10 	vmov	d0, r2, r3
 800f780:	b002      	add	sp, #8
 800f782:	4770      	bx	lr
 800f784:	4249      	negs	r1, r1
 800f786:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f78a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f78e:	f04f 0200 	mov.w	r2, #0
 800f792:	f04f 0300 	mov.w	r3, #0
 800f796:	da04      	bge.n	800f7a2 <__ulp+0x3e>
 800f798:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f79c:	fa41 f300 	asr.w	r3, r1, r0
 800f7a0:	e7ec      	b.n	800f77c <__ulp+0x18>
 800f7a2:	f1a0 0114 	sub.w	r1, r0, #20
 800f7a6:	291e      	cmp	r1, #30
 800f7a8:	bfda      	itte	le
 800f7aa:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f7ae:	fa20 f101 	lsrle.w	r1, r0, r1
 800f7b2:	2101      	movgt	r1, #1
 800f7b4:	460a      	mov	r2, r1
 800f7b6:	e7e1      	b.n	800f77c <__ulp+0x18>
 800f7b8:	7ff00000 	.word	0x7ff00000

0800f7bc <__b2d>:
 800f7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7be:	6905      	ldr	r5, [r0, #16]
 800f7c0:	f100 0714 	add.w	r7, r0, #20
 800f7c4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f7c8:	1f2e      	subs	r6, r5, #4
 800f7ca:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f7ce:	4620      	mov	r0, r4
 800f7d0:	f7ff fd48 	bl	800f264 <__hi0bits>
 800f7d4:	f1c0 0320 	rsb	r3, r0, #32
 800f7d8:	280a      	cmp	r0, #10
 800f7da:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f858 <__b2d+0x9c>
 800f7de:	600b      	str	r3, [r1, #0]
 800f7e0:	dc14      	bgt.n	800f80c <__b2d+0x50>
 800f7e2:	f1c0 0e0b 	rsb	lr, r0, #11
 800f7e6:	fa24 f10e 	lsr.w	r1, r4, lr
 800f7ea:	42b7      	cmp	r7, r6
 800f7ec:	ea41 030c 	orr.w	r3, r1, ip
 800f7f0:	bf34      	ite	cc
 800f7f2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f7f6:	2100      	movcs	r1, #0
 800f7f8:	3015      	adds	r0, #21
 800f7fa:	fa04 f000 	lsl.w	r0, r4, r0
 800f7fe:	fa21 f10e 	lsr.w	r1, r1, lr
 800f802:	ea40 0201 	orr.w	r2, r0, r1
 800f806:	ec43 2b10 	vmov	d0, r2, r3
 800f80a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f80c:	42b7      	cmp	r7, r6
 800f80e:	bf3a      	itte	cc
 800f810:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f814:	f1a5 0608 	subcc.w	r6, r5, #8
 800f818:	2100      	movcs	r1, #0
 800f81a:	380b      	subs	r0, #11
 800f81c:	d017      	beq.n	800f84e <__b2d+0x92>
 800f81e:	f1c0 0c20 	rsb	ip, r0, #32
 800f822:	fa04 f500 	lsl.w	r5, r4, r0
 800f826:	42be      	cmp	r6, r7
 800f828:	fa21 f40c 	lsr.w	r4, r1, ip
 800f82c:	ea45 0504 	orr.w	r5, r5, r4
 800f830:	bf8c      	ite	hi
 800f832:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f836:	2400      	movls	r4, #0
 800f838:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f83c:	fa01 f000 	lsl.w	r0, r1, r0
 800f840:	fa24 f40c 	lsr.w	r4, r4, ip
 800f844:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f848:	ea40 0204 	orr.w	r2, r0, r4
 800f84c:	e7db      	b.n	800f806 <__b2d+0x4a>
 800f84e:	ea44 030c 	orr.w	r3, r4, ip
 800f852:	460a      	mov	r2, r1
 800f854:	e7d7      	b.n	800f806 <__b2d+0x4a>
 800f856:	bf00      	nop
 800f858:	3ff00000 	.word	0x3ff00000

0800f85c <__d2b>:
 800f85c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f860:	4689      	mov	r9, r1
 800f862:	2101      	movs	r1, #1
 800f864:	ec57 6b10 	vmov	r6, r7, d0
 800f868:	4690      	mov	r8, r2
 800f86a:	f7ff fc09 	bl	800f080 <_Balloc>
 800f86e:	4604      	mov	r4, r0
 800f870:	b930      	cbnz	r0, 800f880 <__d2b+0x24>
 800f872:	4602      	mov	r2, r0
 800f874:	4b25      	ldr	r3, [pc, #148]	; (800f90c <__d2b+0xb0>)
 800f876:	4826      	ldr	r0, [pc, #152]	; (800f910 <__d2b+0xb4>)
 800f878:	f240 310a 	movw	r1, #778	; 0x30a
 800f87c:	f7fb fe0e 	bl	800b49c <__assert_func>
 800f880:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f884:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f888:	bb35      	cbnz	r5, 800f8d8 <__d2b+0x7c>
 800f88a:	2e00      	cmp	r6, #0
 800f88c:	9301      	str	r3, [sp, #4]
 800f88e:	d028      	beq.n	800f8e2 <__d2b+0x86>
 800f890:	4668      	mov	r0, sp
 800f892:	9600      	str	r6, [sp, #0]
 800f894:	f7ff fd06 	bl	800f2a4 <__lo0bits>
 800f898:	9900      	ldr	r1, [sp, #0]
 800f89a:	b300      	cbz	r0, 800f8de <__d2b+0x82>
 800f89c:	9a01      	ldr	r2, [sp, #4]
 800f89e:	f1c0 0320 	rsb	r3, r0, #32
 800f8a2:	fa02 f303 	lsl.w	r3, r2, r3
 800f8a6:	430b      	orrs	r3, r1
 800f8a8:	40c2      	lsrs	r2, r0
 800f8aa:	6163      	str	r3, [r4, #20]
 800f8ac:	9201      	str	r2, [sp, #4]
 800f8ae:	9b01      	ldr	r3, [sp, #4]
 800f8b0:	61a3      	str	r3, [r4, #24]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	bf14      	ite	ne
 800f8b6:	2202      	movne	r2, #2
 800f8b8:	2201      	moveq	r2, #1
 800f8ba:	6122      	str	r2, [r4, #16]
 800f8bc:	b1d5      	cbz	r5, 800f8f4 <__d2b+0x98>
 800f8be:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f8c2:	4405      	add	r5, r0
 800f8c4:	f8c9 5000 	str.w	r5, [r9]
 800f8c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f8cc:	f8c8 0000 	str.w	r0, [r8]
 800f8d0:	4620      	mov	r0, r4
 800f8d2:	b003      	add	sp, #12
 800f8d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f8dc:	e7d5      	b.n	800f88a <__d2b+0x2e>
 800f8de:	6161      	str	r1, [r4, #20]
 800f8e0:	e7e5      	b.n	800f8ae <__d2b+0x52>
 800f8e2:	a801      	add	r0, sp, #4
 800f8e4:	f7ff fcde 	bl	800f2a4 <__lo0bits>
 800f8e8:	9b01      	ldr	r3, [sp, #4]
 800f8ea:	6163      	str	r3, [r4, #20]
 800f8ec:	2201      	movs	r2, #1
 800f8ee:	6122      	str	r2, [r4, #16]
 800f8f0:	3020      	adds	r0, #32
 800f8f2:	e7e3      	b.n	800f8bc <__d2b+0x60>
 800f8f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f8f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f8fc:	f8c9 0000 	str.w	r0, [r9]
 800f900:	6918      	ldr	r0, [r3, #16]
 800f902:	f7ff fcaf 	bl	800f264 <__hi0bits>
 800f906:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f90a:	e7df      	b.n	800f8cc <__d2b+0x70>
 800f90c:	08011e3f 	.word	0x08011e3f
 800f910:	08011ecc 	.word	0x08011ecc

0800f914 <__ratio>:
 800f914:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f918:	4688      	mov	r8, r1
 800f91a:	4669      	mov	r1, sp
 800f91c:	4681      	mov	r9, r0
 800f91e:	f7ff ff4d 	bl	800f7bc <__b2d>
 800f922:	a901      	add	r1, sp, #4
 800f924:	4640      	mov	r0, r8
 800f926:	ec55 4b10 	vmov	r4, r5, d0
 800f92a:	f7ff ff47 	bl	800f7bc <__b2d>
 800f92e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f932:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f936:	eba3 0c02 	sub.w	ip, r3, r2
 800f93a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f93e:	1a9b      	subs	r3, r3, r2
 800f940:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f944:	ec51 0b10 	vmov	r0, r1, d0
 800f948:	2b00      	cmp	r3, #0
 800f94a:	bfd6      	itet	le
 800f94c:	460a      	movle	r2, r1
 800f94e:	462a      	movgt	r2, r5
 800f950:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f954:	468b      	mov	fp, r1
 800f956:	462f      	mov	r7, r5
 800f958:	bfd4      	ite	le
 800f95a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f95e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f962:	4620      	mov	r0, r4
 800f964:	ee10 2a10 	vmov	r2, s0
 800f968:	465b      	mov	r3, fp
 800f96a:	4639      	mov	r1, r7
 800f96c:	f7f0 ff7e 	bl	800086c <__aeabi_ddiv>
 800f970:	ec41 0b10 	vmov	d0, r0, r1
 800f974:	b003      	add	sp, #12
 800f976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f97a <__copybits>:
 800f97a:	3901      	subs	r1, #1
 800f97c:	b570      	push	{r4, r5, r6, lr}
 800f97e:	1149      	asrs	r1, r1, #5
 800f980:	6914      	ldr	r4, [r2, #16]
 800f982:	3101      	adds	r1, #1
 800f984:	f102 0314 	add.w	r3, r2, #20
 800f988:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f98c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f990:	1f05      	subs	r5, r0, #4
 800f992:	42a3      	cmp	r3, r4
 800f994:	d30c      	bcc.n	800f9b0 <__copybits+0x36>
 800f996:	1aa3      	subs	r3, r4, r2
 800f998:	3b11      	subs	r3, #17
 800f99a:	f023 0303 	bic.w	r3, r3, #3
 800f99e:	3211      	adds	r2, #17
 800f9a0:	42a2      	cmp	r2, r4
 800f9a2:	bf88      	it	hi
 800f9a4:	2300      	movhi	r3, #0
 800f9a6:	4418      	add	r0, r3
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	4288      	cmp	r0, r1
 800f9ac:	d305      	bcc.n	800f9ba <__copybits+0x40>
 800f9ae:	bd70      	pop	{r4, r5, r6, pc}
 800f9b0:	f853 6b04 	ldr.w	r6, [r3], #4
 800f9b4:	f845 6f04 	str.w	r6, [r5, #4]!
 800f9b8:	e7eb      	b.n	800f992 <__copybits+0x18>
 800f9ba:	f840 3b04 	str.w	r3, [r0], #4
 800f9be:	e7f4      	b.n	800f9aa <__copybits+0x30>

0800f9c0 <__any_on>:
 800f9c0:	f100 0214 	add.w	r2, r0, #20
 800f9c4:	6900      	ldr	r0, [r0, #16]
 800f9c6:	114b      	asrs	r3, r1, #5
 800f9c8:	4298      	cmp	r0, r3
 800f9ca:	b510      	push	{r4, lr}
 800f9cc:	db11      	blt.n	800f9f2 <__any_on+0x32>
 800f9ce:	dd0a      	ble.n	800f9e6 <__any_on+0x26>
 800f9d0:	f011 011f 	ands.w	r1, r1, #31
 800f9d4:	d007      	beq.n	800f9e6 <__any_on+0x26>
 800f9d6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f9da:	fa24 f001 	lsr.w	r0, r4, r1
 800f9de:	fa00 f101 	lsl.w	r1, r0, r1
 800f9e2:	428c      	cmp	r4, r1
 800f9e4:	d10b      	bne.n	800f9fe <__any_on+0x3e>
 800f9e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f9ea:	4293      	cmp	r3, r2
 800f9ec:	d803      	bhi.n	800f9f6 <__any_on+0x36>
 800f9ee:	2000      	movs	r0, #0
 800f9f0:	bd10      	pop	{r4, pc}
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	e7f7      	b.n	800f9e6 <__any_on+0x26>
 800f9f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f9fa:	2900      	cmp	r1, #0
 800f9fc:	d0f5      	beq.n	800f9ea <__any_on+0x2a>
 800f9fe:	2001      	movs	r0, #1
 800fa00:	e7f6      	b.n	800f9f0 <__any_on+0x30>

0800fa02 <_calloc_r>:
 800fa02:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fa04:	fba1 2402 	umull	r2, r4, r1, r2
 800fa08:	b94c      	cbnz	r4, 800fa1e <_calloc_r+0x1c>
 800fa0a:	4611      	mov	r1, r2
 800fa0c:	9201      	str	r2, [sp, #4]
 800fa0e:	f7fb fed3 	bl	800b7b8 <_malloc_r>
 800fa12:	9a01      	ldr	r2, [sp, #4]
 800fa14:	4605      	mov	r5, r0
 800fa16:	b930      	cbnz	r0, 800fa26 <_calloc_r+0x24>
 800fa18:	4628      	mov	r0, r5
 800fa1a:	b003      	add	sp, #12
 800fa1c:	bd30      	pop	{r4, r5, pc}
 800fa1e:	220c      	movs	r2, #12
 800fa20:	6002      	str	r2, [r0, #0]
 800fa22:	2500      	movs	r5, #0
 800fa24:	e7f8      	b.n	800fa18 <_calloc_r+0x16>
 800fa26:	4621      	mov	r1, r4
 800fa28:	f7fb fe9d 	bl	800b766 <memset>
 800fa2c:	e7f4      	b.n	800fa18 <_calloc_r+0x16>
	...

0800fa30 <_free_r>:
 800fa30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fa32:	2900      	cmp	r1, #0
 800fa34:	d044      	beq.n	800fac0 <_free_r+0x90>
 800fa36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa3a:	9001      	str	r0, [sp, #4]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	f1a1 0404 	sub.w	r4, r1, #4
 800fa42:	bfb8      	it	lt
 800fa44:	18e4      	addlt	r4, r4, r3
 800fa46:	f7ff fb0f 	bl	800f068 <__malloc_lock>
 800fa4a:	4a1e      	ldr	r2, [pc, #120]	; (800fac4 <_free_r+0x94>)
 800fa4c:	9801      	ldr	r0, [sp, #4]
 800fa4e:	6813      	ldr	r3, [r2, #0]
 800fa50:	b933      	cbnz	r3, 800fa60 <_free_r+0x30>
 800fa52:	6063      	str	r3, [r4, #4]
 800fa54:	6014      	str	r4, [r2, #0]
 800fa56:	b003      	add	sp, #12
 800fa58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fa5c:	f7ff bb0a 	b.w	800f074 <__malloc_unlock>
 800fa60:	42a3      	cmp	r3, r4
 800fa62:	d908      	bls.n	800fa76 <_free_r+0x46>
 800fa64:	6825      	ldr	r5, [r4, #0]
 800fa66:	1961      	adds	r1, r4, r5
 800fa68:	428b      	cmp	r3, r1
 800fa6a:	bf01      	itttt	eq
 800fa6c:	6819      	ldreq	r1, [r3, #0]
 800fa6e:	685b      	ldreq	r3, [r3, #4]
 800fa70:	1949      	addeq	r1, r1, r5
 800fa72:	6021      	streq	r1, [r4, #0]
 800fa74:	e7ed      	b.n	800fa52 <_free_r+0x22>
 800fa76:	461a      	mov	r2, r3
 800fa78:	685b      	ldr	r3, [r3, #4]
 800fa7a:	b10b      	cbz	r3, 800fa80 <_free_r+0x50>
 800fa7c:	42a3      	cmp	r3, r4
 800fa7e:	d9fa      	bls.n	800fa76 <_free_r+0x46>
 800fa80:	6811      	ldr	r1, [r2, #0]
 800fa82:	1855      	adds	r5, r2, r1
 800fa84:	42a5      	cmp	r5, r4
 800fa86:	d10b      	bne.n	800faa0 <_free_r+0x70>
 800fa88:	6824      	ldr	r4, [r4, #0]
 800fa8a:	4421      	add	r1, r4
 800fa8c:	1854      	adds	r4, r2, r1
 800fa8e:	42a3      	cmp	r3, r4
 800fa90:	6011      	str	r1, [r2, #0]
 800fa92:	d1e0      	bne.n	800fa56 <_free_r+0x26>
 800fa94:	681c      	ldr	r4, [r3, #0]
 800fa96:	685b      	ldr	r3, [r3, #4]
 800fa98:	6053      	str	r3, [r2, #4]
 800fa9a:	4421      	add	r1, r4
 800fa9c:	6011      	str	r1, [r2, #0]
 800fa9e:	e7da      	b.n	800fa56 <_free_r+0x26>
 800faa0:	d902      	bls.n	800faa8 <_free_r+0x78>
 800faa2:	230c      	movs	r3, #12
 800faa4:	6003      	str	r3, [r0, #0]
 800faa6:	e7d6      	b.n	800fa56 <_free_r+0x26>
 800faa8:	6825      	ldr	r5, [r4, #0]
 800faaa:	1961      	adds	r1, r4, r5
 800faac:	428b      	cmp	r3, r1
 800faae:	bf04      	itt	eq
 800fab0:	6819      	ldreq	r1, [r3, #0]
 800fab2:	685b      	ldreq	r3, [r3, #4]
 800fab4:	6063      	str	r3, [r4, #4]
 800fab6:	bf04      	itt	eq
 800fab8:	1949      	addeq	r1, r1, r5
 800faba:	6021      	streq	r1, [r4, #0]
 800fabc:	6054      	str	r4, [r2, #4]
 800fabe:	e7ca      	b.n	800fa56 <_free_r+0x26>
 800fac0:	b003      	add	sp, #12
 800fac2:	bd30      	pop	{r4, r5, pc}
 800fac4:	20013254 	.word	0x20013254

0800fac8 <_realloc_r>:
 800fac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800facc:	4680      	mov	r8, r0
 800face:	4614      	mov	r4, r2
 800fad0:	460e      	mov	r6, r1
 800fad2:	b921      	cbnz	r1, 800fade <_realloc_r+0x16>
 800fad4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fad8:	4611      	mov	r1, r2
 800fada:	f7fb be6d 	b.w	800b7b8 <_malloc_r>
 800fade:	b92a      	cbnz	r2, 800faec <_realloc_r+0x24>
 800fae0:	f7ff ffa6 	bl	800fa30 <_free_r>
 800fae4:	4625      	mov	r5, r4
 800fae6:	4628      	mov	r0, r5
 800fae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faec:	f000 fe22 	bl	8010734 <_malloc_usable_size_r>
 800faf0:	4284      	cmp	r4, r0
 800faf2:	4607      	mov	r7, r0
 800faf4:	d802      	bhi.n	800fafc <_realloc_r+0x34>
 800faf6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fafa:	d812      	bhi.n	800fb22 <_realloc_r+0x5a>
 800fafc:	4621      	mov	r1, r4
 800fafe:	4640      	mov	r0, r8
 800fb00:	f7fb fe5a 	bl	800b7b8 <_malloc_r>
 800fb04:	4605      	mov	r5, r0
 800fb06:	2800      	cmp	r0, #0
 800fb08:	d0ed      	beq.n	800fae6 <_realloc_r+0x1e>
 800fb0a:	42bc      	cmp	r4, r7
 800fb0c:	4622      	mov	r2, r4
 800fb0e:	4631      	mov	r1, r6
 800fb10:	bf28      	it	cs
 800fb12:	463a      	movcs	r2, r7
 800fb14:	f7fb fe19 	bl	800b74a <memcpy>
 800fb18:	4631      	mov	r1, r6
 800fb1a:	4640      	mov	r0, r8
 800fb1c:	f7ff ff88 	bl	800fa30 <_free_r>
 800fb20:	e7e1      	b.n	800fae6 <_realloc_r+0x1e>
 800fb22:	4635      	mov	r5, r6
 800fb24:	e7df      	b.n	800fae6 <_realloc_r+0x1e>

0800fb26 <__ssputs_r>:
 800fb26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb2a:	688e      	ldr	r6, [r1, #8]
 800fb2c:	429e      	cmp	r6, r3
 800fb2e:	4682      	mov	sl, r0
 800fb30:	460c      	mov	r4, r1
 800fb32:	4690      	mov	r8, r2
 800fb34:	461f      	mov	r7, r3
 800fb36:	d838      	bhi.n	800fbaa <__ssputs_r+0x84>
 800fb38:	898a      	ldrh	r2, [r1, #12]
 800fb3a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fb3e:	d032      	beq.n	800fba6 <__ssputs_r+0x80>
 800fb40:	6825      	ldr	r5, [r4, #0]
 800fb42:	6909      	ldr	r1, [r1, #16]
 800fb44:	eba5 0901 	sub.w	r9, r5, r1
 800fb48:	6965      	ldr	r5, [r4, #20]
 800fb4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fb4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fb52:	3301      	adds	r3, #1
 800fb54:	444b      	add	r3, r9
 800fb56:	106d      	asrs	r5, r5, #1
 800fb58:	429d      	cmp	r5, r3
 800fb5a:	bf38      	it	cc
 800fb5c:	461d      	movcc	r5, r3
 800fb5e:	0553      	lsls	r3, r2, #21
 800fb60:	d531      	bpl.n	800fbc6 <__ssputs_r+0xa0>
 800fb62:	4629      	mov	r1, r5
 800fb64:	f7fb fe28 	bl	800b7b8 <_malloc_r>
 800fb68:	4606      	mov	r6, r0
 800fb6a:	b950      	cbnz	r0, 800fb82 <__ssputs_r+0x5c>
 800fb6c:	230c      	movs	r3, #12
 800fb6e:	f8ca 3000 	str.w	r3, [sl]
 800fb72:	89a3      	ldrh	r3, [r4, #12]
 800fb74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fb78:	81a3      	strh	r3, [r4, #12]
 800fb7a:	f04f 30ff 	mov.w	r0, #4294967295
 800fb7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb82:	6921      	ldr	r1, [r4, #16]
 800fb84:	464a      	mov	r2, r9
 800fb86:	f7fb fde0 	bl	800b74a <memcpy>
 800fb8a:	89a3      	ldrh	r3, [r4, #12]
 800fb8c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fb90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb94:	81a3      	strh	r3, [r4, #12]
 800fb96:	6126      	str	r6, [r4, #16]
 800fb98:	6165      	str	r5, [r4, #20]
 800fb9a:	444e      	add	r6, r9
 800fb9c:	eba5 0509 	sub.w	r5, r5, r9
 800fba0:	6026      	str	r6, [r4, #0]
 800fba2:	60a5      	str	r5, [r4, #8]
 800fba4:	463e      	mov	r6, r7
 800fba6:	42be      	cmp	r6, r7
 800fba8:	d900      	bls.n	800fbac <__ssputs_r+0x86>
 800fbaa:	463e      	mov	r6, r7
 800fbac:	6820      	ldr	r0, [r4, #0]
 800fbae:	4632      	mov	r2, r6
 800fbb0:	4641      	mov	r1, r8
 800fbb2:	f7ff fa3f 	bl	800f034 <memmove>
 800fbb6:	68a3      	ldr	r3, [r4, #8]
 800fbb8:	1b9b      	subs	r3, r3, r6
 800fbba:	60a3      	str	r3, [r4, #8]
 800fbbc:	6823      	ldr	r3, [r4, #0]
 800fbbe:	4433      	add	r3, r6
 800fbc0:	6023      	str	r3, [r4, #0]
 800fbc2:	2000      	movs	r0, #0
 800fbc4:	e7db      	b.n	800fb7e <__ssputs_r+0x58>
 800fbc6:	462a      	mov	r2, r5
 800fbc8:	f7ff ff7e 	bl	800fac8 <_realloc_r>
 800fbcc:	4606      	mov	r6, r0
 800fbce:	2800      	cmp	r0, #0
 800fbd0:	d1e1      	bne.n	800fb96 <__ssputs_r+0x70>
 800fbd2:	6921      	ldr	r1, [r4, #16]
 800fbd4:	4650      	mov	r0, sl
 800fbd6:	f7ff ff2b 	bl	800fa30 <_free_r>
 800fbda:	e7c7      	b.n	800fb6c <__ssputs_r+0x46>

0800fbdc <_svfiprintf_r>:
 800fbdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbe0:	4698      	mov	r8, r3
 800fbe2:	898b      	ldrh	r3, [r1, #12]
 800fbe4:	061b      	lsls	r3, r3, #24
 800fbe6:	b09d      	sub	sp, #116	; 0x74
 800fbe8:	4607      	mov	r7, r0
 800fbea:	460d      	mov	r5, r1
 800fbec:	4614      	mov	r4, r2
 800fbee:	d50e      	bpl.n	800fc0e <_svfiprintf_r+0x32>
 800fbf0:	690b      	ldr	r3, [r1, #16]
 800fbf2:	b963      	cbnz	r3, 800fc0e <_svfiprintf_r+0x32>
 800fbf4:	2140      	movs	r1, #64	; 0x40
 800fbf6:	f7fb fddf 	bl	800b7b8 <_malloc_r>
 800fbfa:	6028      	str	r0, [r5, #0]
 800fbfc:	6128      	str	r0, [r5, #16]
 800fbfe:	b920      	cbnz	r0, 800fc0a <_svfiprintf_r+0x2e>
 800fc00:	230c      	movs	r3, #12
 800fc02:	603b      	str	r3, [r7, #0]
 800fc04:	f04f 30ff 	mov.w	r0, #4294967295
 800fc08:	e0d1      	b.n	800fdae <_svfiprintf_r+0x1d2>
 800fc0a:	2340      	movs	r3, #64	; 0x40
 800fc0c:	616b      	str	r3, [r5, #20]
 800fc0e:	2300      	movs	r3, #0
 800fc10:	9309      	str	r3, [sp, #36]	; 0x24
 800fc12:	2320      	movs	r3, #32
 800fc14:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fc18:	f8cd 800c 	str.w	r8, [sp, #12]
 800fc1c:	2330      	movs	r3, #48	; 0x30
 800fc1e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fdc8 <_svfiprintf_r+0x1ec>
 800fc22:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fc26:	f04f 0901 	mov.w	r9, #1
 800fc2a:	4623      	mov	r3, r4
 800fc2c:	469a      	mov	sl, r3
 800fc2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fc32:	b10a      	cbz	r2, 800fc38 <_svfiprintf_r+0x5c>
 800fc34:	2a25      	cmp	r2, #37	; 0x25
 800fc36:	d1f9      	bne.n	800fc2c <_svfiprintf_r+0x50>
 800fc38:	ebba 0b04 	subs.w	fp, sl, r4
 800fc3c:	d00b      	beq.n	800fc56 <_svfiprintf_r+0x7a>
 800fc3e:	465b      	mov	r3, fp
 800fc40:	4622      	mov	r2, r4
 800fc42:	4629      	mov	r1, r5
 800fc44:	4638      	mov	r0, r7
 800fc46:	f7ff ff6e 	bl	800fb26 <__ssputs_r>
 800fc4a:	3001      	adds	r0, #1
 800fc4c:	f000 80aa 	beq.w	800fda4 <_svfiprintf_r+0x1c8>
 800fc50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fc52:	445a      	add	r2, fp
 800fc54:	9209      	str	r2, [sp, #36]	; 0x24
 800fc56:	f89a 3000 	ldrb.w	r3, [sl]
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	f000 80a2 	beq.w	800fda4 <_svfiprintf_r+0x1c8>
 800fc60:	2300      	movs	r3, #0
 800fc62:	f04f 32ff 	mov.w	r2, #4294967295
 800fc66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fc6a:	f10a 0a01 	add.w	sl, sl, #1
 800fc6e:	9304      	str	r3, [sp, #16]
 800fc70:	9307      	str	r3, [sp, #28]
 800fc72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fc76:	931a      	str	r3, [sp, #104]	; 0x68
 800fc78:	4654      	mov	r4, sl
 800fc7a:	2205      	movs	r2, #5
 800fc7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc80:	4851      	ldr	r0, [pc, #324]	; (800fdc8 <_svfiprintf_r+0x1ec>)
 800fc82:	f7f0 fabd 	bl	8000200 <memchr>
 800fc86:	9a04      	ldr	r2, [sp, #16]
 800fc88:	b9d8      	cbnz	r0, 800fcc2 <_svfiprintf_r+0xe6>
 800fc8a:	06d0      	lsls	r0, r2, #27
 800fc8c:	bf44      	itt	mi
 800fc8e:	2320      	movmi	r3, #32
 800fc90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc94:	0711      	lsls	r1, r2, #28
 800fc96:	bf44      	itt	mi
 800fc98:	232b      	movmi	r3, #43	; 0x2b
 800fc9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc9e:	f89a 3000 	ldrb.w	r3, [sl]
 800fca2:	2b2a      	cmp	r3, #42	; 0x2a
 800fca4:	d015      	beq.n	800fcd2 <_svfiprintf_r+0xf6>
 800fca6:	9a07      	ldr	r2, [sp, #28]
 800fca8:	4654      	mov	r4, sl
 800fcaa:	2000      	movs	r0, #0
 800fcac:	f04f 0c0a 	mov.w	ip, #10
 800fcb0:	4621      	mov	r1, r4
 800fcb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fcb6:	3b30      	subs	r3, #48	; 0x30
 800fcb8:	2b09      	cmp	r3, #9
 800fcba:	d94e      	bls.n	800fd5a <_svfiprintf_r+0x17e>
 800fcbc:	b1b0      	cbz	r0, 800fcec <_svfiprintf_r+0x110>
 800fcbe:	9207      	str	r2, [sp, #28]
 800fcc0:	e014      	b.n	800fcec <_svfiprintf_r+0x110>
 800fcc2:	eba0 0308 	sub.w	r3, r0, r8
 800fcc6:	fa09 f303 	lsl.w	r3, r9, r3
 800fcca:	4313      	orrs	r3, r2
 800fccc:	9304      	str	r3, [sp, #16]
 800fcce:	46a2      	mov	sl, r4
 800fcd0:	e7d2      	b.n	800fc78 <_svfiprintf_r+0x9c>
 800fcd2:	9b03      	ldr	r3, [sp, #12]
 800fcd4:	1d19      	adds	r1, r3, #4
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	9103      	str	r1, [sp, #12]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	bfbb      	ittet	lt
 800fcde:	425b      	neglt	r3, r3
 800fce0:	f042 0202 	orrlt.w	r2, r2, #2
 800fce4:	9307      	strge	r3, [sp, #28]
 800fce6:	9307      	strlt	r3, [sp, #28]
 800fce8:	bfb8      	it	lt
 800fcea:	9204      	strlt	r2, [sp, #16]
 800fcec:	7823      	ldrb	r3, [r4, #0]
 800fcee:	2b2e      	cmp	r3, #46	; 0x2e
 800fcf0:	d10c      	bne.n	800fd0c <_svfiprintf_r+0x130>
 800fcf2:	7863      	ldrb	r3, [r4, #1]
 800fcf4:	2b2a      	cmp	r3, #42	; 0x2a
 800fcf6:	d135      	bne.n	800fd64 <_svfiprintf_r+0x188>
 800fcf8:	9b03      	ldr	r3, [sp, #12]
 800fcfa:	1d1a      	adds	r2, r3, #4
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	9203      	str	r2, [sp, #12]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	bfb8      	it	lt
 800fd04:	f04f 33ff 	movlt.w	r3, #4294967295
 800fd08:	3402      	adds	r4, #2
 800fd0a:	9305      	str	r3, [sp, #20]
 800fd0c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fdd8 <_svfiprintf_r+0x1fc>
 800fd10:	7821      	ldrb	r1, [r4, #0]
 800fd12:	2203      	movs	r2, #3
 800fd14:	4650      	mov	r0, sl
 800fd16:	f7f0 fa73 	bl	8000200 <memchr>
 800fd1a:	b140      	cbz	r0, 800fd2e <_svfiprintf_r+0x152>
 800fd1c:	2340      	movs	r3, #64	; 0x40
 800fd1e:	eba0 000a 	sub.w	r0, r0, sl
 800fd22:	fa03 f000 	lsl.w	r0, r3, r0
 800fd26:	9b04      	ldr	r3, [sp, #16]
 800fd28:	4303      	orrs	r3, r0
 800fd2a:	3401      	adds	r4, #1
 800fd2c:	9304      	str	r3, [sp, #16]
 800fd2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd32:	4826      	ldr	r0, [pc, #152]	; (800fdcc <_svfiprintf_r+0x1f0>)
 800fd34:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fd38:	2206      	movs	r2, #6
 800fd3a:	f7f0 fa61 	bl	8000200 <memchr>
 800fd3e:	2800      	cmp	r0, #0
 800fd40:	d038      	beq.n	800fdb4 <_svfiprintf_r+0x1d8>
 800fd42:	4b23      	ldr	r3, [pc, #140]	; (800fdd0 <_svfiprintf_r+0x1f4>)
 800fd44:	bb1b      	cbnz	r3, 800fd8e <_svfiprintf_r+0x1b2>
 800fd46:	9b03      	ldr	r3, [sp, #12]
 800fd48:	3307      	adds	r3, #7
 800fd4a:	f023 0307 	bic.w	r3, r3, #7
 800fd4e:	3308      	adds	r3, #8
 800fd50:	9303      	str	r3, [sp, #12]
 800fd52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd54:	4433      	add	r3, r6
 800fd56:	9309      	str	r3, [sp, #36]	; 0x24
 800fd58:	e767      	b.n	800fc2a <_svfiprintf_r+0x4e>
 800fd5a:	fb0c 3202 	mla	r2, ip, r2, r3
 800fd5e:	460c      	mov	r4, r1
 800fd60:	2001      	movs	r0, #1
 800fd62:	e7a5      	b.n	800fcb0 <_svfiprintf_r+0xd4>
 800fd64:	2300      	movs	r3, #0
 800fd66:	3401      	adds	r4, #1
 800fd68:	9305      	str	r3, [sp, #20]
 800fd6a:	4619      	mov	r1, r3
 800fd6c:	f04f 0c0a 	mov.w	ip, #10
 800fd70:	4620      	mov	r0, r4
 800fd72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fd76:	3a30      	subs	r2, #48	; 0x30
 800fd78:	2a09      	cmp	r2, #9
 800fd7a:	d903      	bls.n	800fd84 <_svfiprintf_r+0x1a8>
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d0c5      	beq.n	800fd0c <_svfiprintf_r+0x130>
 800fd80:	9105      	str	r1, [sp, #20]
 800fd82:	e7c3      	b.n	800fd0c <_svfiprintf_r+0x130>
 800fd84:	fb0c 2101 	mla	r1, ip, r1, r2
 800fd88:	4604      	mov	r4, r0
 800fd8a:	2301      	movs	r3, #1
 800fd8c:	e7f0      	b.n	800fd70 <_svfiprintf_r+0x194>
 800fd8e:	ab03      	add	r3, sp, #12
 800fd90:	9300      	str	r3, [sp, #0]
 800fd92:	462a      	mov	r2, r5
 800fd94:	4b0f      	ldr	r3, [pc, #60]	; (800fdd4 <_svfiprintf_r+0x1f8>)
 800fd96:	a904      	add	r1, sp, #16
 800fd98:	4638      	mov	r0, r7
 800fd9a:	f7fb ff7b 	bl	800bc94 <_printf_float>
 800fd9e:	1c42      	adds	r2, r0, #1
 800fda0:	4606      	mov	r6, r0
 800fda2:	d1d6      	bne.n	800fd52 <_svfiprintf_r+0x176>
 800fda4:	89ab      	ldrh	r3, [r5, #12]
 800fda6:	065b      	lsls	r3, r3, #25
 800fda8:	f53f af2c 	bmi.w	800fc04 <_svfiprintf_r+0x28>
 800fdac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fdae:	b01d      	add	sp, #116	; 0x74
 800fdb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdb4:	ab03      	add	r3, sp, #12
 800fdb6:	9300      	str	r3, [sp, #0]
 800fdb8:	462a      	mov	r2, r5
 800fdba:	4b06      	ldr	r3, [pc, #24]	; (800fdd4 <_svfiprintf_r+0x1f8>)
 800fdbc:	a904      	add	r1, sp, #16
 800fdbe:	4638      	mov	r0, r7
 800fdc0:	f7fc fa0c 	bl	800c1dc <_printf_i>
 800fdc4:	e7eb      	b.n	800fd9e <_svfiprintf_r+0x1c2>
 800fdc6:	bf00      	nop
 800fdc8:	08011d28 	.word	0x08011d28
 800fdcc:	08011d32 	.word	0x08011d32
 800fdd0:	0800bc95 	.word	0x0800bc95
 800fdd4:	0800fb27 	.word	0x0800fb27
 800fdd8:	08011d2e 	.word	0x08011d2e

0800fddc <_sungetc_r>:
 800fddc:	b538      	push	{r3, r4, r5, lr}
 800fdde:	1c4b      	adds	r3, r1, #1
 800fde0:	4614      	mov	r4, r2
 800fde2:	d103      	bne.n	800fdec <_sungetc_r+0x10>
 800fde4:	f04f 35ff 	mov.w	r5, #4294967295
 800fde8:	4628      	mov	r0, r5
 800fdea:	bd38      	pop	{r3, r4, r5, pc}
 800fdec:	8993      	ldrh	r3, [r2, #12]
 800fdee:	f023 0320 	bic.w	r3, r3, #32
 800fdf2:	8193      	strh	r3, [r2, #12]
 800fdf4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fdf6:	6852      	ldr	r2, [r2, #4]
 800fdf8:	b2cd      	uxtb	r5, r1
 800fdfa:	b18b      	cbz	r3, 800fe20 <_sungetc_r+0x44>
 800fdfc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800fdfe:	4293      	cmp	r3, r2
 800fe00:	dd08      	ble.n	800fe14 <_sungetc_r+0x38>
 800fe02:	6823      	ldr	r3, [r4, #0]
 800fe04:	1e5a      	subs	r2, r3, #1
 800fe06:	6022      	str	r2, [r4, #0]
 800fe08:	f803 5c01 	strb.w	r5, [r3, #-1]
 800fe0c:	6863      	ldr	r3, [r4, #4]
 800fe0e:	3301      	adds	r3, #1
 800fe10:	6063      	str	r3, [r4, #4]
 800fe12:	e7e9      	b.n	800fde8 <_sungetc_r+0xc>
 800fe14:	4621      	mov	r1, r4
 800fe16:	f000 fc23 	bl	8010660 <__submore>
 800fe1a:	2800      	cmp	r0, #0
 800fe1c:	d0f1      	beq.n	800fe02 <_sungetc_r+0x26>
 800fe1e:	e7e1      	b.n	800fde4 <_sungetc_r+0x8>
 800fe20:	6921      	ldr	r1, [r4, #16]
 800fe22:	6823      	ldr	r3, [r4, #0]
 800fe24:	b151      	cbz	r1, 800fe3c <_sungetc_r+0x60>
 800fe26:	4299      	cmp	r1, r3
 800fe28:	d208      	bcs.n	800fe3c <_sungetc_r+0x60>
 800fe2a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800fe2e:	42a9      	cmp	r1, r5
 800fe30:	d104      	bne.n	800fe3c <_sungetc_r+0x60>
 800fe32:	3b01      	subs	r3, #1
 800fe34:	3201      	adds	r2, #1
 800fe36:	6023      	str	r3, [r4, #0]
 800fe38:	6062      	str	r2, [r4, #4]
 800fe3a:	e7d5      	b.n	800fde8 <_sungetc_r+0xc>
 800fe3c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800fe40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe44:	6363      	str	r3, [r4, #52]	; 0x34
 800fe46:	2303      	movs	r3, #3
 800fe48:	63a3      	str	r3, [r4, #56]	; 0x38
 800fe4a:	4623      	mov	r3, r4
 800fe4c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800fe50:	6023      	str	r3, [r4, #0]
 800fe52:	2301      	movs	r3, #1
 800fe54:	e7dc      	b.n	800fe10 <_sungetc_r+0x34>

0800fe56 <__ssrefill_r>:
 800fe56:	b510      	push	{r4, lr}
 800fe58:	460c      	mov	r4, r1
 800fe5a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800fe5c:	b169      	cbz	r1, 800fe7a <__ssrefill_r+0x24>
 800fe5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe62:	4299      	cmp	r1, r3
 800fe64:	d001      	beq.n	800fe6a <__ssrefill_r+0x14>
 800fe66:	f7ff fde3 	bl	800fa30 <_free_r>
 800fe6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fe6c:	6063      	str	r3, [r4, #4]
 800fe6e:	2000      	movs	r0, #0
 800fe70:	6360      	str	r0, [r4, #52]	; 0x34
 800fe72:	b113      	cbz	r3, 800fe7a <__ssrefill_r+0x24>
 800fe74:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800fe76:	6023      	str	r3, [r4, #0]
 800fe78:	bd10      	pop	{r4, pc}
 800fe7a:	6923      	ldr	r3, [r4, #16]
 800fe7c:	6023      	str	r3, [r4, #0]
 800fe7e:	2300      	movs	r3, #0
 800fe80:	6063      	str	r3, [r4, #4]
 800fe82:	89a3      	ldrh	r3, [r4, #12]
 800fe84:	f043 0320 	orr.w	r3, r3, #32
 800fe88:	81a3      	strh	r3, [r4, #12]
 800fe8a:	f04f 30ff 	mov.w	r0, #4294967295
 800fe8e:	e7f3      	b.n	800fe78 <__ssrefill_r+0x22>

0800fe90 <__ssvfiscanf_r>:
 800fe90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe94:	460c      	mov	r4, r1
 800fe96:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800fe9a:	2100      	movs	r1, #0
 800fe9c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800fea0:	49a6      	ldr	r1, [pc, #664]	; (801013c <__ssvfiscanf_r+0x2ac>)
 800fea2:	91a0      	str	r1, [sp, #640]	; 0x280
 800fea4:	f10d 0804 	add.w	r8, sp, #4
 800fea8:	49a5      	ldr	r1, [pc, #660]	; (8010140 <__ssvfiscanf_r+0x2b0>)
 800feaa:	4fa6      	ldr	r7, [pc, #664]	; (8010144 <__ssvfiscanf_r+0x2b4>)
 800feac:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8010148 <__ssvfiscanf_r+0x2b8>
 800feb0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800feb4:	4606      	mov	r6, r0
 800feb6:	91a1      	str	r1, [sp, #644]	; 0x284
 800feb8:	9300      	str	r3, [sp, #0]
 800feba:	7813      	ldrb	r3, [r2, #0]
 800febc:	2b00      	cmp	r3, #0
 800febe:	f000 815a 	beq.w	8010176 <__ssvfiscanf_r+0x2e6>
 800fec2:	5dd9      	ldrb	r1, [r3, r7]
 800fec4:	f011 0108 	ands.w	r1, r1, #8
 800fec8:	f102 0501 	add.w	r5, r2, #1
 800fecc:	d019      	beq.n	800ff02 <__ssvfiscanf_r+0x72>
 800fece:	6863      	ldr	r3, [r4, #4]
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	dd0f      	ble.n	800fef4 <__ssvfiscanf_r+0x64>
 800fed4:	6823      	ldr	r3, [r4, #0]
 800fed6:	781a      	ldrb	r2, [r3, #0]
 800fed8:	5cba      	ldrb	r2, [r7, r2]
 800feda:	0712      	lsls	r2, r2, #28
 800fedc:	d401      	bmi.n	800fee2 <__ssvfiscanf_r+0x52>
 800fede:	462a      	mov	r2, r5
 800fee0:	e7eb      	b.n	800feba <__ssvfiscanf_r+0x2a>
 800fee2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800fee4:	3201      	adds	r2, #1
 800fee6:	9245      	str	r2, [sp, #276]	; 0x114
 800fee8:	6862      	ldr	r2, [r4, #4]
 800feea:	3301      	adds	r3, #1
 800feec:	3a01      	subs	r2, #1
 800feee:	6062      	str	r2, [r4, #4]
 800fef0:	6023      	str	r3, [r4, #0]
 800fef2:	e7ec      	b.n	800fece <__ssvfiscanf_r+0x3e>
 800fef4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800fef6:	4621      	mov	r1, r4
 800fef8:	4630      	mov	r0, r6
 800fefa:	4798      	blx	r3
 800fefc:	2800      	cmp	r0, #0
 800fefe:	d0e9      	beq.n	800fed4 <__ssvfiscanf_r+0x44>
 800ff00:	e7ed      	b.n	800fede <__ssvfiscanf_r+0x4e>
 800ff02:	2b25      	cmp	r3, #37	; 0x25
 800ff04:	d012      	beq.n	800ff2c <__ssvfiscanf_r+0x9c>
 800ff06:	469a      	mov	sl, r3
 800ff08:	6863      	ldr	r3, [r4, #4]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	f340 8091 	ble.w	8010032 <__ssvfiscanf_r+0x1a2>
 800ff10:	6822      	ldr	r2, [r4, #0]
 800ff12:	7813      	ldrb	r3, [r2, #0]
 800ff14:	4553      	cmp	r3, sl
 800ff16:	f040 812e 	bne.w	8010176 <__ssvfiscanf_r+0x2e6>
 800ff1a:	6863      	ldr	r3, [r4, #4]
 800ff1c:	3b01      	subs	r3, #1
 800ff1e:	6063      	str	r3, [r4, #4]
 800ff20:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800ff22:	3201      	adds	r2, #1
 800ff24:	3301      	adds	r3, #1
 800ff26:	6022      	str	r2, [r4, #0]
 800ff28:	9345      	str	r3, [sp, #276]	; 0x114
 800ff2a:	e7d8      	b.n	800fede <__ssvfiscanf_r+0x4e>
 800ff2c:	9141      	str	r1, [sp, #260]	; 0x104
 800ff2e:	9143      	str	r1, [sp, #268]	; 0x10c
 800ff30:	7853      	ldrb	r3, [r2, #1]
 800ff32:	2b2a      	cmp	r3, #42	; 0x2a
 800ff34:	bf02      	ittt	eq
 800ff36:	2310      	moveq	r3, #16
 800ff38:	1c95      	addeq	r5, r2, #2
 800ff3a:	9341      	streq	r3, [sp, #260]	; 0x104
 800ff3c:	220a      	movs	r2, #10
 800ff3e:	46aa      	mov	sl, r5
 800ff40:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ff44:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ff48:	2b09      	cmp	r3, #9
 800ff4a:	d91d      	bls.n	800ff88 <__ssvfiscanf_r+0xf8>
 800ff4c:	487e      	ldr	r0, [pc, #504]	; (8010148 <__ssvfiscanf_r+0x2b8>)
 800ff4e:	2203      	movs	r2, #3
 800ff50:	f7f0 f956 	bl	8000200 <memchr>
 800ff54:	b140      	cbz	r0, 800ff68 <__ssvfiscanf_r+0xd8>
 800ff56:	2301      	movs	r3, #1
 800ff58:	eba0 0009 	sub.w	r0, r0, r9
 800ff5c:	fa03 f000 	lsl.w	r0, r3, r0
 800ff60:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ff62:	4318      	orrs	r0, r3
 800ff64:	9041      	str	r0, [sp, #260]	; 0x104
 800ff66:	4655      	mov	r5, sl
 800ff68:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ff6c:	2b78      	cmp	r3, #120	; 0x78
 800ff6e:	d806      	bhi.n	800ff7e <__ssvfiscanf_r+0xee>
 800ff70:	2b57      	cmp	r3, #87	; 0x57
 800ff72:	d810      	bhi.n	800ff96 <__ssvfiscanf_r+0x106>
 800ff74:	2b25      	cmp	r3, #37	; 0x25
 800ff76:	d0c6      	beq.n	800ff06 <__ssvfiscanf_r+0x76>
 800ff78:	d856      	bhi.n	8010028 <__ssvfiscanf_r+0x198>
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d064      	beq.n	8010048 <__ssvfiscanf_r+0x1b8>
 800ff7e:	2303      	movs	r3, #3
 800ff80:	9347      	str	r3, [sp, #284]	; 0x11c
 800ff82:	230a      	movs	r3, #10
 800ff84:	9342      	str	r3, [sp, #264]	; 0x108
 800ff86:	e071      	b.n	801006c <__ssvfiscanf_r+0x1dc>
 800ff88:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800ff8a:	fb02 1103 	mla	r1, r2, r3, r1
 800ff8e:	3930      	subs	r1, #48	; 0x30
 800ff90:	9143      	str	r1, [sp, #268]	; 0x10c
 800ff92:	4655      	mov	r5, sl
 800ff94:	e7d3      	b.n	800ff3e <__ssvfiscanf_r+0xae>
 800ff96:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800ff9a:	2a20      	cmp	r2, #32
 800ff9c:	d8ef      	bhi.n	800ff7e <__ssvfiscanf_r+0xee>
 800ff9e:	a101      	add	r1, pc, #4	; (adr r1, 800ffa4 <__ssvfiscanf_r+0x114>)
 800ffa0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ffa4:	08010057 	.word	0x08010057
 800ffa8:	0800ff7f 	.word	0x0800ff7f
 800ffac:	0800ff7f 	.word	0x0800ff7f
 800ffb0:	080100b5 	.word	0x080100b5
 800ffb4:	0800ff7f 	.word	0x0800ff7f
 800ffb8:	0800ff7f 	.word	0x0800ff7f
 800ffbc:	0800ff7f 	.word	0x0800ff7f
 800ffc0:	0800ff7f 	.word	0x0800ff7f
 800ffc4:	0800ff7f 	.word	0x0800ff7f
 800ffc8:	0800ff7f 	.word	0x0800ff7f
 800ffcc:	0800ff7f 	.word	0x0800ff7f
 800ffd0:	080100cb 	.word	0x080100cb
 800ffd4:	080100a1 	.word	0x080100a1
 800ffd8:	0801002f 	.word	0x0801002f
 800ffdc:	0801002f 	.word	0x0801002f
 800ffe0:	0801002f 	.word	0x0801002f
 800ffe4:	0800ff7f 	.word	0x0800ff7f
 800ffe8:	080100a5 	.word	0x080100a5
 800ffec:	0800ff7f 	.word	0x0800ff7f
 800fff0:	0800ff7f 	.word	0x0800ff7f
 800fff4:	0800ff7f 	.word	0x0800ff7f
 800fff8:	0800ff7f 	.word	0x0800ff7f
 800fffc:	080100db 	.word	0x080100db
 8010000:	080100ad 	.word	0x080100ad
 8010004:	0801004f 	.word	0x0801004f
 8010008:	0800ff7f 	.word	0x0800ff7f
 801000c:	0800ff7f 	.word	0x0800ff7f
 8010010:	080100d7 	.word	0x080100d7
 8010014:	0800ff7f 	.word	0x0800ff7f
 8010018:	080100a1 	.word	0x080100a1
 801001c:	0800ff7f 	.word	0x0800ff7f
 8010020:	0800ff7f 	.word	0x0800ff7f
 8010024:	08010057 	.word	0x08010057
 8010028:	3b45      	subs	r3, #69	; 0x45
 801002a:	2b02      	cmp	r3, #2
 801002c:	d8a7      	bhi.n	800ff7e <__ssvfiscanf_r+0xee>
 801002e:	2305      	movs	r3, #5
 8010030:	e01b      	b.n	801006a <__ssvfiscanf_r+0x1da>
 8010032:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010034:	4621      	mov	r1, r4
 8010036:	4630      	mov	r0, r6
 8010038:	4798      	blx	r3
 801003a:	2800      	cmp	r0, #0
 801003c:	f43f af68 	beq.w	800ff10 <__ssvfiscanf_r+0x80>
 8010040:	9844      	ldr	r0, [sp, #272]	; 0x110
 8010042:	2800      	cmp	r0, #0
 8010044:	f040 808d 	bne.w	8010162 <__ssvfiscanf_r+0x2d2>
 8010048:	f04f 30ff 	mov.w	r0, #4294967295
 801004c:	e08f      	b.n	801016e <__ssvfiscanf_r+0x2de>
 801004e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8010050:	f042 0220 	orr.w	r2, r2, #32
 8010054:	9241      	str	r2, [sp, #260]	; 0x104
 8010056:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8010058:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801005c:	9241      	str	r2, [sp, #260]	; 0x104
 801005e:	2210      	movs	r2, #16
 8010060:	2b6f      	cmp	r3, #111	; 0x6f
 8010062:	9242      	str	r2, [sp, #264]	; 0x108
 8010064:	bf34      	ite	cc
 8010066:	2303      	movcc	r3, #3
 8010068:	2304      	movcs	r3, #4
 801006a:	9347      	str	r3, [sp, #284]	; 0x11c
 801006c:	6863      	ldr	r3, [r4, #4]
 801006e:	2b00      	cmp	r3, #0
 8010070:	dd42      	ble.n	80100f8 <__ssvfiscanf_r+0x268>
 8010072:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010074:	0659      	lsls	r1, r3, #25
 8010076:	d404      	bmi.n	8010082 <__ssvfiscanf_r+0x1f2>
 8010078:	6823      	ldr	r3, [r4, #0]
 801007a:	781a      	ldrb	r2, [r3, #0]
 801007c:	5cba      	ldrb	r2, [r7, r2]
 801007e:	0712      	lsls	r2, r2, #28
 8010080:	d441      	bmi.n	8010106 <__ssvfiscanf_r+0x276>
 8010082:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8010084:	2b02      	cmp	r3, #2
 8010086:	dc50      	bgt.n	801012a <__ssvfiscanf_r+0x29a>
 8010088:	466b      	mov	r3, sp
 801008a:	4622      	mov	r2, r4
 801008c:	a941      	add	r1, sp, #260	; 0x104
 801008e:	4630      	mov	r0, r6
 8010090:	f000 f876 	bl	8010180 <_scanf_chars>
 8010094:	2801      	cmp	r0, #1
 8010096:	d06e      	beq.n	8010176 <__ssvfiscanf_r+0x2e6>
 8010098:	2802      	cmp	r0, #2
 801009a:	f47f af20 	bne.w	800fede <__ssvfiscanf_r+0x4e>
 801009e:	e7cf      	b.n	8010040 <__ssvfiscanf_r+0x1b0>
 80100a0:	220a      	movs	r2, #10
 80100a2:	e7dd      	b.n	8010060 <__ssvfiscanf_r+0x1d0>
 80100a4:	2300      	movs	r3, #0
 80100a6:	9342      	str	r3, [sp, #264]	; 0x108
 80100a8:	2303      	movs	r3, #3
 80100aa:	e7de      	b.n	801006a <__ssvfiscanf_r+0x1da>
 80100ac:	2308      	movs	r3, #8
 80100ae:	9342      	str	r3, [sp, #264]	; 0x108
 80100b0:	2304      	movs	r3, #4
 80100b2:	e7da      	b.n	801006a <__ssvfiscanf_r+0x1da>
 80100b4:	4629      	mov	r1, r5
 80100b6:	4640      	mov	r0, r8
 80100b8:	f000 f9ce 	bl	8010458 <__sccl>
 80100bc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80100be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80100c2:	9341      	str	r3, [sp, #260]	; 0x104
 80100c4:	4605      	mov	r5, r0
 80100c6:	2301      	movs	r3, #1
 80100c8:	e7cf      	b.n	801006a <__ssvfiscanf_r+0x1da>
 80100ca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80100cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80100d0:	9341      	str	r3, [sp, #260]	; 0x104
 80100d2:	2300      	movs	r3, #0
 80100d4:	e7c9      	b.n	801006a <__ssvfiscanf_r+0x1da>
 80100d6:	2302      	movs	r3, #2
 80100d8:	e7c7      	b.n	801006a <__ssvfiscanf_r+0x1da>
 80100da:	9841      	ldr	r0, [sp, #260]	; 0x104
 80100dc:	06c3      	lsls	r3, r0, #27
 80100de:	f53f aefe 	bmi.w	800fede <__ssvfiscanf_r+0x4e>
 80100e2:	9b00      	ldr	r3, [sp, #0]
 80100e4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80100e6:	1d19      	adds	r1, r3, #4
 80100e8:	9100      	str	r1, [sp, #0]
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	f010 0f01 	tst.w	r0, #1
 80100f0:	bf14      	ite	ne
 80100f2:	801a      	strhne	r2, [r3, #0]
 80100f4:	601a      	streq	r2, [r3, #0]
 80100f6:	e6f2      	b.n	800fede <__ssvfiscanf_r+0x4e>
 80100f8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80100fa:	4621      	mov	r1, r4
 80100fc:	4630      	mov	r0, r6
 80100fe:	4798      	blx	r3
 8010100:	2800      	cmp	r0, #0
 8010102:	d0b6      	beq.n	8010072 <__ssvfiscanf_r+0x1e2>
 8010104:	e79c      	b.n	8010040 <__ssvfiscanf_r+0x1b0>
 8010106:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8010108:	3201      	adds	r2, #1
 801010a:	9245      	str	r2, [sp, #276]	; 0x114
 801010c:	6862      	ldr	r2, [r4, #4]
 801010e:	3a01      	subs	r2, #1
 8010110:	2a00      	cmp	r2, #0
 8010112:	6062      	str	r2, [r4, #4]
 8010114:	dd02      	ble.n	801011c <__ssvfiscanf_r+0x28c>
 8010116:	3301      	adds	r3, #1
 8010118:	6023      	str	r3, [r4, #0]
 801011a:	e7ad      	b.n	8010078 <__ssvfiscanf_r+0x1e8>
 801011c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801011e:	4621      	mov	r1, r4
 8010120:	4630      	mov	r0, r6
 8010122:	4798      	blx	r3
 8010124:	2800      	cmp	r0, #0
 8010126:	d0a7      	beq.n	8010078 <__ssvfiscanf_r+0x1e8>
 8010128:	e78a      	b.n	8010040 <__ssvfiscanf_r+0x1b0>
 801012a:	2b04      	cmp	r3, #4
 801012c:	dc0e      	bgt.n	801014c <__ssvfiscanf_r+0x2bc>
 801012e:	466b      	mov	r3, sp
 8010130:	4622      	mov	r2, r4
 8010132:	a941      	add	r1, sp, #260	; 0x104
 8010134:	4630      	mov	r0, r6
 8010136:	f000 f87d 	bl	8010234 <_scanf_i>
 801013a:	e7ab      	b.n	8010094 <__ssvfiscanf_r+0x204>
 801013c:	0800fddd 	.word	0x0800fddd
 8010140:	0800fe57 	.word	0x0800fe57
 8010144:	08011bc1 	.word	0x08011bc1
 8010148:	08011d2e 	.word	0x08011d2e
 801014c:	4b0b      	ldr	r3, [pc, #44]	; (801017c <__ssvfiscanf_r+0x2ec>)
 801014e:	2b00      	cmp	r3, #0
 8010150:	f43f aec5 	beq.w	800fede <__ssvfiscanf_r+0x4e>
 8010154:	466b      	mov	r3, sp
 8010156:	4622      	mov	r2, r4
 8010158:	a941      	add	r1, sp, #260	; 0x104
 801015a:	4630      	mov	r0, r6
 801015c:	f7fc f964 	bl	800c428 <_scanf_float>
 8010160:	e798      	b.n	8010094 <__ssvfiscanf_r+0x204>
 8010162:	89a3      	ldrh	r3, [r4, #12]
 8010164:	f013 0f40 	tst.w	r3, #64	; 0x40
 8010168:	bf18      	it	ne
 801016a:	f04f 30ff 	movne.w	r0, #4294967295
 801016e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8010172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010176:	9844      	ldr	r0, [sp, #272]	; 0x110
 8010178:	e7f9      	b.n	801016e <__ssvfiscanf_r+0x2de>
 801017a:	bf00      	nop
 801017c:	0800c429 	.word	0x0800c429

08010180 <_scanf_chars>:
 8010180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010184:	4615      	mov	r5, r2
 8010186:	688a      	ldr	r2, [r1, #8]
 8010188:	4680      	mov	r8, r0
 801018a:	460c      	mov	r4, r1
 801018c:	b932      	cbnz	r2, 801019c <_scanf_chars+0x1c>
 801018e:	698a      	ldr	r2, [r1, #24]
 8010190:	2a00      	cmp	r2, #0
 8010192:	bf0c      	ite	eq
 8010194:	2201      	moveq	r2, #1
 8010196:	f04f 32ff 	movne.w	r2, #4294967295
 801019a:	608a      	str	r2, [r1, #8]
 801019c:	6822      	ldr	r2, [r4, #0]
 801019e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8010230 <_scanf_chars+0xb0>
 80101a2:	06d1      	lsls	r1, r2, #27
 80101a4:	bf5f      	itttt	pl
 80101a6:	681a      	ldrpl	r2, [r3, #0]
 80101a8:	1d11      	addpl	r1, r2, #4
 80101aa:	6019      	strpl	r1, [r3, #0]
 80101ac:	6816      	ldrpl	r6, [r2, #0]
 80101ae:	2700      	movs	r7, #0
 80101b0:	69a0      	ldr	r0, [r4, #24]
 80101b2:	b188      	cbz	r0, 80101d8 <_scanf_chars+0x58>
 80101b4:	2801      	cmp	r0, #1
 80101b6:	d107      	bne.n	80101c8 <_scanf_chars+0x48>
 80101b8:	682a      	ldr	r2, [r5, #0]
 80101ba:	7811      	ldrb	r1, [r2, #0]
 80101bc:	6962      	ldr	r2, [r4, #20]
 80101be:	5c52      	ldrb	r2, [r2, r1]
 80101c0:	b952      	cbnz	r2, 80101d8 <_scanf_chars+0x58>
 80101c2:	2f00      	cmp	r7, #0
 80101c4:	d031      	beq.n	801022a <_scanf_chars+0xaa>
 80101c6:	e022      	b.n	801020e <_scanf_chars+0x8e>
 80101c8:	2802      	cmp	r0, #2
 80101ca:	d120      	bne.n	801020e <_scanf_chars+0x8e>
 80101cc:	682b      	ldr	r3, [r5, #0]
 80101ce:	781b      	ldrb	r3, [r3, #0]
 80101d0:	f813 3009 	ldrb.w	r3, [r3, r9]
 80101d4:	071b      	lsls	r3, r3, #28
 80101d6:	d41a      	bmi.n	801020e <_scanf_chars+0x8e>
 80101d8:	6823      	ldr	r3, [r4, #0]
 80101da:	06da      	lsls	r2, r3, #27
 80101dc:	bf5e      	ittt	pl
 80101de:	682b      	ldrpl	r3, [r5, #0]
 80101e0:	781b      	ldrbpl	r3, [r3, #0]
 80101e2:	f806 3b01 	strbpl.w	r3, [r6], #1
 80101e6:	682a      	ldr	r2, [r5, #0]
 80101e8:	686b      	ldr	r3, [r5, #4]
 80101ea:	3201      	adds	r2, #1
 80101ec:	602a      	str	r2, [r5, #0]
 80101ee:	68a2      	ldr	r2, [r4, #8]
 80101f0:	3b01      	subs	r3, #1
 80101f2:	3a01      	subs	r2, #1
 80101f4:	606b      	str	r3, [r5, #4]
 80101f6:	3701      	adds	r7, #1
 80101f8:	60a2      	str	r2, [r4, #8]
 80101fa:	b142      	cbz	r2, 801020e <_scanf_chars+0x8e>
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	dcd7      	bgt.n	80101b0 <_scanf_chars+0x30>
 8010200:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8010204:	4629      	mov	r1, r5
 8010206:	4640      	mov	r0, r8
 8010208:	4798      	blx	r3
 801020a:	2800      	cmp	r0, #0
 801020c:	d0d0      	beq.n	80101b0 <_scanf_chars+0x30>
 801020e:	6823      	ldr	r3, [r4, #0]
 8010210:	f013 0310 	ands.w	r3, r3, #16
 8010214:	d105      	bne.n	8010222 <_scanf_chars+0xa2>
 8010216:	68e2      	ldr	r2, [r4, #12]
 8010218:	3201      	adds	r2, #1
 801021a:	60e2      	str	r2, [r4, #12]
 801021c:	69a2      	ldr	r2, [r4, #24]
 801021e:	b102      	cbz	r2, 8010222 <_scanf_chars+0xa2>
 8010220:	7033      	strb	r3, [r6, #0]
 8010222:	6923      	ldr	r3, [r4, #16]
 8010224:	443b      	add	r3, r7
 8010226:	6123      	str	r3, [r4, #16]
 8010228:	2000      	movs	r0, #0
 801022a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801022e:	bf00      	nop
 8010230:	08011bc1 	.word	0x08011bc1

08010234 <_scanf_i>:
 8010234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010238:	4698      	mov	r8, r3
 801023a:	4b76      	ldr	r3, [pc, #472]	; (8010414 <_scanf_i+0x1e0>)
 801023c:	460c      	mov	r4, r1
 801023e:	4682      	mov	sl, r0
 8010240:	4616      	mov	r6, r2
 8010242:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010246:	b087      	sub	sp, #28
 8010248:	ab03      	add	r3, sp, #12
 801024a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801024e:	4b72      	ldr	r3, [pc, #456]	; (8010418 <_scanf_i+0x1e4>)
 8010250:	69a1      	ldr	r1, [r4, #24]
 8010252:	4a72      	ldr	r2, [pc, #456]	; (801041c <_scanf_i+0x1e8>)
 8010254:	2903      	cmp	r1, #3
 8010256:	bf18      	it	ne
 8010258:	461a      	movne	r2, r3
 801025a:	68a3      	ldr	r3, [r4, #8]
 801025c:	9201      	str	r2, [sp, #4]
 801025e:	1e5a      	subs	r2, r3, #1
 8010260:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8010264:	bf88      	it	hi
 8010266:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801026a:	4627      	mov	r7, r4
 801026c:	bf82      	ittt	hi
 801026e:	eb03 0905 	addhi.w	r9, r3, r5
 8010272:	f240 135d 	movwhi	r3, #349	; 0x15d
 8010276:	60a3      	strhi	r3, [r4, #8]
 8010278:	f857 3b1c 	ldr.w	r3, [r7], #28
 801027c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8010280:	bf98      	it	ls
 8010282:	f04f 0900 	movls.w	r9, #0
 8010286:	6023      	str	r3, [r4, #0]
 8010288:	463d      	mov	r5, r7
 801028a:	f04f 0b00 	mov.w	fp, #0
 801028e:	6831      	ldr	r1, [r6, #0]
 8010290:	ab03      	add	r3, sp, #12
 8010292:	7809      	ldrb	r1, [r1, #0]
 8010294:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8010298:	2202      	movs	r2, #2
 801029a:	f7ef ffb1 	bl	8000200 <memchr>
 801029e:	b328      	cbz	r0, 80102ec <_scanf_i+0xb8>
 80102a0:	f1bb 0f01 	cmp.w	fp, #1
 80102a4:	d159      	bne.n	801035a <_scanf_i+0x126>
 80102a6:	6862      	ldr	r2, [r4, #4]
 80102a8:	b92a      	cbnz	r2, 80102b6 <_scanf_i+0x82>
 80102aa:	6822      	ldr	r2, [r4, #0]
 80102ac:	2308      	movs	r3, #8
 80102ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80102b2:	6063      	str	r3, [r4, #4]
 80102b4:	6022      	str	r2, [r4, #0]
 80102b6:	6822      	ldr	r2, [r4, #0]
 80102b8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80102bc:	6022      	str	r2, [r4, #0]
 80102be:	68a2      	ldr	r2, [r4, #8]
 80102c0:	1e51      	subs	r1, r2, #1
 80102c2:	60a1      	str	r1, [r4, #8]
 80102c4:	b192      	cbz	r2, 80102ec <_scanf_i+0xb8>
 80102c6:	6832      	ldr	r2, [r6, #0]
 80102c8:	1c51      	adds	r1, r2, #1
 80102ca:	6031      	str	r1, [r6, #0]
 80102cc:	7812      	ldrb	r2, [r2, #0]
 80102ce:	f805 2b01 	strb.w	r2, [r5], #1
 80102d2:	6872      	ldr	r2, [r6, #4]
 80102d4:	3a01      	subs	r2, #1
 80102d6:	2a00      	cmp	r2, #0
 80102d8:	6072      	str	r2, [r6, #4]
 80102da:	dc07      	bgt.n	80102ec <_scanf_i+0xb8>
 80102dc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80102e0:	4631      	mov	r1, r6
 80102e2:	4650      	mov	r0, sl
 80102e4:	4790      	blx	r2
 80102e6:	2800      	cmp	r0, #0
 80102e8:	f040 8085 	bne.w	80103f6 <_scanf_i+0x1c2>
 80102ec:	f10b 0b01 	add.w	fp, fp, #1
 80102f0:	f1bb 0f03 	cmp.w	fp, #3
 80102f4:	d1cb      	bne.n	801028e <_scanf_i+0x5a>
 80102f6:	6863      	ldr	r3, [r4, #4]
 80102f8:	b90b      	cbnz	r3, 80102fe <_scanf_i+0xca>
 80102fa:	230a      	movs	r3, #10
 80102fc:	6063      	str	r3, [r4, #4]
 80102fe:	6863      	ldr	r3, [r4, #4]
 8010300:	4947      	ldr	r1, [pc, #284]	; (8010420 <_scanf_i+0x1ec>)
 8010302:	6960      	ldr	r0, [r4, #20]
 8010304:	1ac9      	subs	r1, r1, r3
 8010306:	f000 f8a7 	bl	8010458 <__sccl>
 801030a:	f04f 0b00 	mov.w	fp, #0
 801030e:	68a3      	ldr	r3, [r4, #8]
 8010310:	6822      	ldr	r2, [r4, #0]
 8010312:	2b00      	cmp	r3, #0
 8010314:	d03d      	beq.n	8010392 <_scanf_i+0x15e>
 8010316:	6831      	ldr	r1, [r6, #0]
 8010318:	6960      	ldr	r0, [r4, #20]
 801031a:	f891 c000 	ldrb.w	ip, [r1]
 801031e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8010322:	2800      	cmp	r0, #0
 8010324:	d035      	beq.n	8010392 <_scanf_i+0x15e>
 8010326:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801032a:	d124      	bne.n	8010376 <_scanf_i+0x142>
 801032c:	0510      	lsls	r0, r2, #20
 801032e:	d522      	bpl.n	8010376 <_scanf_i+0x142>
 8010330:	f10b 0b01 	add.w	fp, fp, #1
 8010334:	f1b9 0f00 	cmp.w	r9, #0
 8010338:	d003      	beq.n	8010342 <_scanf_i+0x10e>
 801033a:	3301      	adds	r3, #1
 801033c:	f109 39ff 	add.w	r9, r9, #4294967295
 8010340:	60a3      	str	r3, [r4, #8]
 8010342:	6873      	ldr	r3, [r6, #4]
 8010344:	3b01      	subs	r3, #1
 8010346:	2b00      	cmp	r3, #0
 8010348:	6073      	str	r3, [r6, #4]
 801034a:	dd1b      	ble.n	8010384 <_scanf_i+0x150>
 801034c:	6833      	ldr	r3, [r6, #0]
 801034e:	3301      	adds	r3, #1
 8010350:	6033      	str	r3, [r6, #0]
 8010352:	68a3      	ldr	r3, [r4, #8]
 8010354:	3b01      	subs	r3, #1
 8010356:	60a3      	str	r3, [r4, #8]
 8010358:	e7d9      	b.n	801030e <_scanf_i+0xda>
 801035a:	f1bb 0f02 	cmp.w	fp, #2
 801035e:	d1ae      	bne.n	80102be <_scanf_i+0x8a>
 8010360:	6822      	ldr	r2, [r4, #0]
 8010362:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8010366:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801036a:	d1bf      	bne.n	80102ec <_scanf_i+0xb8>
 801036c:	2310      	movs	r3, #16
 801036e:	6063      	str	r3, [r4, #4]
 8010370:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010374:	e7a2      	b.n	80102bc <_scanf_i+0x88>
 8010376:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801037a:	6022      	str	r2, [r4, #0]
 801037c:	780b      	ldrb	r3, [r1, #0]
 801037e:	f805 3b01 	strb.w	r3, [r5], #1
 8010382:	e7de      	b.n	8010342 <_scanf_i+0x10e>
 8010384:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8010388:	4631      	mov	r1, r6
 801038a:	4650      	mov	r0, sl
 801038c:	4798      	blx	r3
 801038e:	2800      	cmp	r0, #0
 8010390:	d0df      	beq.n	8010352 <_scanf_i+0x11e>
 8010392:	6823      	ldr	r3, [r4, #0]
 8010394:	05db      	lsls	r3, r3, #23
 8010396:	d50d      	bpl.n	80103b4 <_scanf_i+0x180>
 8010398:	42bd      	cmp	r5, r7
 801039a:	d909      	bls.n	80103b0 <_scanf_i+0x17c>
 801039c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80103a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80103a4:	4632      	mov	r2, r6
 80103a6:	4650      	mov	r0, sl
 80103a8:	4798      	blx	r3
 80103aa:	f105 39ff 	add.w	r9, r5, #4294967295
 80103ae:	464d      	mov	r5, r9
 80103b0:	42bd      	cmp	r5, r7
 80103b2:	d02d      	beq.n	8010410 <_scanf_i+0x1dc>
 80103b4:	6822      	ldr	r2, [r4, #0]
 80103b6:	f012 0210 	ands.w	r2, r2, #16
 80103ba:	d113      	bne.n	80103e4 <_scanf_i+0x1b0>
 80103bc:	702a      	strb	r2, [r5, #0]
 80103be:	6863      	ldr	r3, [r4, #4]
 80103c0:	9e01      	ldr	r6, [sp, #4]
 80103c2:	4639      	mov	r1, r7
 80103c4:	4650      	mov	r0, sl
 80103c6:	47b0      	blx	r6
 80103c8:	6821      	ldr	r1, [r4, #0]
 80103ca:	f8d8 3000 	ldr.w	r3, [r8]
 80103ce:	f011 0f20 	tst.w	r1, #32
 80103d2:	d013      	beq.n	80103fc <_scanf_i+0x1c8>
 80103d4:	1d1a      	adds	r2, r3, #4
 80103d6:	f8c8 2000 	str.w	r2, [r8]
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	6018      	str	r0, [r3, #0]
 80103de:	68e3      	ldr	r3, [r4, #12]
 80103e0:	3301      	adds	r3, #1
 80103e2:	60e3      	str	r3, [r4, #12]
 80103e4:	1bed      	subs	r5, r5, r7
 80103e6:	44ab      	add	fp, r5
 80103e8:	6925      	ldr	r5, [r4, #16]
 80103ea:	445d      	add	r5, fp
 80103ec:	6125      	str	r5, [r4, #16]
 80103ee:	2000      	movs	r0, #0
 80103f0:	b007      	add	sp, #28
 80103f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103f6:	f04f 0b00 	mov.w	fp, #0
 80103fa:	e7ca      	b.n	8010392 <_scanf_i+0x15e>
 80103fc:	1d1a      	adds	r2, r3, #4
 80103fe:	f8c8 2000 	str.w	r2, [r8]
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	f011 0f01 	tst.w	r1, #1
 8010408:	bf14      	ite	ne
 801040a:	8018      	strhne	r0, [r3, #0]
 801040c:	6018      	streq	r0, [r3, #0]
 801040e:	e7e6      	b.n	80103de <_scanf_i+0x1aa>
 8010410:	2001      	movs	r0, #1
 8010412:	e7ed      	b.n	80103f0 <_scanf_i+0x1bc>
 8010414:	08011ae8 	.word	0x08011ae8
 8010418:	0801065d 	.word	0x0801065d
 801041c:	0800d7c5 	.word	0x0800d7c5
 8010420:	0801203d 	.word	0x0801203d

08010424 <_read_r>:
 8010424:	b538      	push	{r3, r4, r5, lr}
 8010426:	4d07      	ldr	r5, [pc, #28]	; (8010444 <_read_r+0x20>)
 8010428:	4604      	mov	r4, r0
 801042a:	4608      	mov	r0, r1
 801042c:	4611      	mov	r1, r2
 801042e:	2200      	movs	r2, #0
 8010430:	602a      	str	r2, [r5, #0]
 8010432:	461a      	mov	r2, r3
 8010434:	f7f2 fb80 	bl	8002b38 <_read>
 8010438:	1c43      	adds	r3, r0, #1
 801043a:	d102      	bne.n	8010442 <_read_r+0x1e>
 801043c:	682b      	ldr	r3, [r5, #0]
 801043e:	b103      	cbz	r3, 8010442 <_read_r+0x1e>
 8010440:	6023      	str	r3, [r4, #0]
 8010442:	bd38      	pop	{r3, r4, r5, pc}
 8010444:	2001325c 	.word	0x2001325c

08010448 <nan>:
 8010448:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010450 <nan+0x8>
 801044c:	4770      	bx	lr
 801044e:	bf00      	nop
 8010450:	00000000 	.word	0x00000000
 8010454:	7ff80000 	.word	0x7ff80000

08010458 <__sccl>:
 8010458:	b570      	push	{r4, r5, r6, lr}
 801045a:	780b      	ldrb	r3, [r1, #0]
 801045c:	4604      	mov	r4, r0
 801045e:	2b5e      	cmp	r3, #94	; 0x5e
 8010460:	bf0b      	itete	eq
 8010462:	784b      	ldrbeq	r3, [r1, #1]
 8010464:	1c48      	addne	r0, r1, #1
 8010466:	1c88      	addeq	r0, r1, #2
 8010468:	2200      	movne	r2, #0
 801046a:	bf08      	it	eq
 801046c:	2201      	moveq	r2, #1
 801046e:	1e61      	subs	r1, r4, #1
 8010470:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8010474:	f801 2f01 	strb.w	r2, [r1, #1]!
 8010478:	42a9      	cmp	r1, r5
 801047a:	d1fb      	bne.n	8010474 <__sccl+0x1c>
 801047c:	b90b      	cbnz	r3, 8010482 <__sccl+0x2a>
 801047e:	3801      	subs	r0, #1
 8010480:	bd70      	pop	{r4, r5, r6, pc}
 8010482:	f082 0201 	eor.w	r2, r2, #1
 8010486:	54e2      	strb	r2, [r4, r3]
 8010488:	4605      	mov	r5, r0
 801048a:	4628      	mov	r0, r5
 801048c:	f810 1b01 	ldrb.w	r1, [r0], #1
 8010490:	292d      	cmp	r1, #45	; 0x2d
 8010492:	d006      	beq.n	80104a2 <__sccl+0x4a>
 8010494:	295d      	cmp	r1, #93	; 0x5d
 8010496:	d0f3      	beq.n	8010480 <__sccl+0x28>
 8010498:	b909      	cbnz	r1, 801049e <__sccl+0x46>
 801049a:	4628      	mov	r0, r5
 801049c:	e7f0      	b.n	8010480 <__sccl+0x28>
 801049e:	460b      	mov	r3, r1
 80104a0:	e7f1      	b.n	8010486 <__sccl+0x2e>
 80104a2:	786e      	ldrb	r6, [r5, #1]
 80104a4:	2e5d      	cmp	r6, #93	; 0x5d
 80104a6:	d0fa      	beq.n	801049e <__sccl+0x46>
 80104a8:	42b3      	cmp	r3, r6
 80104aa:	dcf8      	bgt.n	801049e <__sccl+0x46>
 80104ac:	3502      	adds	r5, #2
 80104ae:	4619      	mov	r1, r3
 80104b0:	3101      	adds	r1, #1
 80104b2:	428e      	cmp	r6, r1
 80104b4:	5462      	strb	r2, [r4, r1]
 80104b6:	dcfb      	bgt.n	80104b0 <__sccl+0x58>
 80104b8:	1af1      	subs	r1, r6, r3
 80104ba:	3901      	subs	r1, #1
 80104bc:	1c58      	adds	r0, r3, #1
 80104be:	42b3      	cmp	r3, r6
 80104c0:	bfa8      	it	ge
 80104c2:	2100      	movge	r1, #0
 80104c4:	1843      	adds	r3, r0, r1
 80104c6:	e7e0      	b.n	801048a <__sccl+0x32>

080104c8 <_raise_r>:
 80104c8:	291f      	cmp	r1, #31
 80104ca:	b538      	push	{r3, r4, r5, lr}
 80104cc:	4604      	mov	r4, r0
 80104ce:	460d      	mov	r5, r1
 80104d0:	d904      	bls.n	80104dc <_raise_r+0x14>
 80104d2:	2316      	movs	r3, #22
 80104d4:	6003      	str	r3, [r0, #0]
 80104d6:	f04f 30ff 	mov.w	r0, #4294967295
 80104da:	bd38      	pop	{r3, r4, r5, pc}
 80104dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80104de:	b112      	cbz	r2, 80104e6 <_raise_r+0x1e>
 80104e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80104e4:	b94b      	cbnz	r3, 80104fa <_raise_r+0x32>
 80104e6:	4620      	mov	r0, r4
 80104e8:	f000 f830 	bl	801054c <_getpid_r>
 80104ec:	462a      	mov	r2, r5
 80104ee:	4601      	mov	r1, r0
 80104f0:	4620      	mov	r0, r4
 80104f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104f6:	f000 b817 	b.w	8010528 <_kill_r>
 80104fa:	2b01      	cmp	r3, #1
 80104fc:	d00a      	beq.n	8010514 <_raise_r+0x4c>
 80104fe:	1c59      	adds	r1, r3, #1
 8010500:	d103      	bne.n	801050a <_raise_r+0x42>
 8010502:	2316      	movs	r3, #22
 8010504:	6003      	str	r3, [r0, #0]
 8010506:	2001      	movs	r0, #1
 8010508:	e7e7      	b.n	80104da <_raise_r+0x12>
 801050a:	2400      	movs	r4, #0
 801050c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010510:	4628      	mov	r0, r5
 8010512:	4798      	blx	r3
 8010514:	2000      	movs	r0, #0
 8010516:	e7e0      	b.n	80104da <_raise_r+0x12>

08010518 <raise>:
 8010518:	4b02      	ldr	r3, [pc, #8]	; (8010524 <raise+0xc>)
 801051a:	4601      	mov	r1, r0
 801051c:	6818      	ldr	r0, [r3, #0]
 801051e:	f7ff bfd3 	b.w	80104c8 <_raise_r>
 8010522:	bf00      	nop
 8010524:	2000023c 	.word	0x2000023c

08010528 <_kill_r>:
 8010528:	b538      	push	{r3, r4, r5, lr}
 801052a:	4d07      	ldr	r5, [pc, #28]	; (8010548 <_kill_r+0x20>)
 801052c:	2300      	movs	r3, #0
 801052e:	4604      	mov	r4, r0
 8010530:	4608      	mov	r0, r1
 8010532:	4611      	mov	r1, r2
 8010534:	602b      	str	r3, [r5, #0]
 8010536:	f7f2 fae5 	bl	8002b04 <_kill>
 801053a:	1c43      	adds	r3, r0, #1
 801053c:	d102      	bne.n	8010544 <_kill_r+0x1c>
 801053e:	682b      	ldr	r3, [r5, #0]
 8010540:	b103      	cbz	r3, 8010544 <_kill_r+0x1c>
 8010542:	6023      	str	r3, [r4, #0]
 8010544:	bd38      	pop	{r3, r4, r5, pc}
 8010546:	bf00      	nop
 8010548:	2001325c 	.word	0x2001325c

0801054c <_getpid_r>:
 801054c:	f7f2 bad2 	b.w	8002af4 <_getpid>

08010550 <strncmp>:
 8010550:	b510      	push	{r4, lr}
 8010552:	b17a      	cbz	r2, 8010574 <strncmp+0x24>
 8010554:	4603      	mov	r3, r0
 8010556:	3901      	subs	r1, #1
 8010558:	1884      	adds	r4, r0, r2
 801055a:	f813 0b01 	ldrb.w	r0, [r3], #1
 801055e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010562:	4290      	cmp	r0, r2
 8010564:	d101      	bne.n	801056a <strncmp+0x1a>
 8010566:	42a3      	cmp	r3, r4
 8010568:	d101      	bne.n	801056e <strncmp+0x1e>
 801056a:	1a80      	subs	r0, r0, r2
 801056c:	bd10      	pop	{r4, pc}
 801056e:	2800      	cmp	r0, #0
 8010570:	d1f3      	bne.n	801055a <strncmp+0xa>
 8010572:	e7fa      	b.n	801056a <strncmp+0x1a>
 8010574:	4610      	mov	r0, r2
 8010576:	e7f9      	b.n	801056c <strncmp+0x1c>

08010578 <_strtoul_l.constprop.0>:
 8010578:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801057c:	4f36      	ldr	r7, [pc, #216]	; (8010658 <_strtoul_l.constprop.0+0xe0>)
 801057e:	4686      	mov	lr, r0
 8010580:	460d      	mov	r5, r1
 8010582:	4628      	mov	r0, r5
 8010584:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010588:	5de6      	ldrb	r6, [r4, r7]
 801058a:	f016 0608 	ands.w	r6, r6, #8
 801058e:	d1f8      	bne.n	8010582 <_strtoul_l.constprop.0+0xa>
 8010590:	2c2d      	cmp	r4, #45	; 0x2d
 8010592:	d12f      	bne.n	80105f4 <_strtoul_l.constprop.0+0x7c>
 8010594:	782c      	ldrb	r4, [r5, #0]
 8010596:	2601      	movs	r6, #1
 8010598:	1c85      	adds	r5, r0, #2
 801059a:	2b00      	cmp	r3, #0
 801059c:	d057      	beq.n	801064e <_strtoul_l.constprop.0+0xd6>
 801059e:	2b10      	cmp	r3, #16
 80105a0:	d109      	bne.n	80105b6 <_strtoul_l.constprop.0+0x3e>
 80105a2:	2c30      	cmp	r4, #48	; 0x30
 80105a4:	d107      	bne.n	80105b6 <_strtoul_l.constprop.0+0x3e>
 80105a6:	7828      	ldrb	r0, [r5, #0]
 80105a8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80105ac:	2858      	cmp	r0, #88	; 0x58
 80105ae:	d149      	bne.n	8010644 <_strtoul_l.constprop.0+0xcc>
 80105b0:	786c      	ldrb	r4, [r5, #1]
 80105b2:	2310      	movs	r3, #16
 80105b4:	3502      	adds	r5, #2
 80105b6:	f04f 38ff 	mov.w	r8, #4294967295
 80105ba:	2700      	movs	r7, #0
 80105bc:	fbb8 f8f3 	udiv	r8, r8, r3
 80105c0:	fb03 f908 	mul.w	r9, r3, r8
 80105c4:	ea6f 0909 	mvn.w	r9, r9
 80105c8:	4638      	mov	r0, r7
 80105ca:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80105ce:	f1bc 0f09 	cmp.w	ip, #9
 80105d2:	d814      	bhi.n	80105fe <_strtoul_l.constprop.0+0x86>
 80105d4:	4664      	mov	r4, ip
 80105d6:	42a3      	cmp	r3, r4
 80105d8:	dd22      	ble.n	8010620 <_strtoul_l.constprop.0+0xa8>
 80105da:	2f00      	cmp	r7, #0
 80105dc:	db1d      	blt.n	801061a <_strtoul_l.constprop.0+0xa2>
 80105de:	4580      	cmp	r8, r0
 80105e0:	d31b      	bcc.n	801061a <_strtoul_l.constprop.0+0xa2>
 80105e2:	d101      	bne.n	80105e8 <_strtoul_l.constprop.0+0x70>
 80105e4:	45a1      	cmp	r9, r4
 80105e6:	db18      	blt.n	801061a <_strtoul_l.constprop.0+0xa2>
 80105e8:	fb00 4003 	mla	r0, r0, r3, r4
 80105ec:	2701      	movs	r7, #1
 80105ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80105f2:	e7ea      	b.n	80105ca <_strtoul_l.constprop.0+0x52>
 80105f4:	2c2b      	cmp	r4, #43	; 0x2b
 80105f6:	bf04      	itt	eq
 80105f8:	782c      	ldrbeq	r4, [r5, #0]
 80105fa:	1c85      	addeq	r5, r0, #2
 80105fc:	e7cd      	b.n	801059a <_strtoul_l.constprop.0+0x22>
 80105fe:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8010602:	f1bc 0f19 	cmp.w	ip, #25
 8010606:	d801      	bhi.n	801060c <_strtoul_l.constprop.0+0x94>
 8010608:	3c37      	subs	r4, #55	; 0x37
 801060a:	e7e4      	b.n	80105d6 <_strtoul_l.constprop.0+0x5e>
 801060c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8010610:	f1bc 0f19 	cmp.w	ip, #25
 8010614:	d804      	bhi.n	8010620 <_strtoul_l.constprop.0+0xa8>
 8010616:	3c57      	subs	r4, #87	; 0x57
 8010618:	e7dd      	b.n	80105d6 <_strtoul_l.constprop.0+0x5e>
 801061a:	f04f 37ff 	mov.w	r7, #4294967295
 801061e:	e7e6      	b.n	80105ee <_strtoul_l.constprop.0+0x76>
 8010620:	2f00      	cmp	r7, #0
 8010622:	da07      	bge.n	8010634 <_strtoul_l.constprop.0+0xbc>
 8010624:	2322      	movs	r3, #34	; 0x22
 8010626:	f8ce 3000 	str.w	r3, [lr]
 801062a:	f04f 30ff 	mov.w	r0, #4294967295
 801062e:	b932      	cbnz	r2, 801063e <_strtoul_l.constprop.0+0xc6>
 8010630:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010634:	b106      	cbz	r6, 8010638 <_strtoul_l.constprop.0+0xc0>
 8010636:	4240      	negs	r0, r0
 8010638:	2a00      	cmp	r2, #0
 801063a:	d0f9      	beq.n	8010630 <_strtoul_l.constprop.0+0xb8>
 801063c:	b107      	cbz	r7, 8010640 <_strtoul_l.constprop.0+0xc8>
 801063e:	1e69      	subs	r1, r5, #1
 8010640:	6011      	str	r1, [r2, #0]
 8010642:	e7f5      	b.n	8010630 <_strtoul_l.constprop.0+0xb8>
 8010644:	2430      	movs	r4, #48	; 0x30
 8010646:	2b00      	cmp	r3, #0
 8010648:	d1b5      	bne.n	80105b6 <_strtoul_l.constprop.0+0x3e>
 801064a:	2308      	movs	r3, #8
 801064c:	e7b3      	b.n	80105b6 <_strtoul_l.constprop.0+0x3e>
 801064e:	2c30      	cmp	r4, #48	; 0x30
 8010650:	d0a9      	beq.n	80105a6 <_strtoul_l.constprop.0+0x2e>
 8010652:	230a      	movs	r3, #10
 8010654:	e7af      	b.n	80105b6 <_strtoul_l.constprop.0+0x3e>
 8010656:	bf00      	nop
 8010658:	08011bc1 	.word	0x08011bc1

0801065c <_strtoul_r>:
 801065c:	f7ff bf8c 	b.w	8010578 <_strtoul_l.constprop.0>

08010660 <__submore>:
 8010660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010664:	460c      	mov	r4, r1
 8010666:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8010668:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801066c:	4299      	cmp	r1, r3
 801066e:	d11d      	bne.n	80106ac <__submore+0x4c>
 8010670:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8010674:	f7fb f8a0 	bl	800b7b8 <_malloc_r>
 8010678:	b918      	cbnz	r0, 8010682 <__submore+0x22>
 801067a:	f04f 30ff 	mov.w	r0, #4294967295
 801067e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010682:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010686:	63a3      	str	r3, [r4, #56]	; 0x38
 8010688:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801068c:	6360      	str	r0, [r4, #52]	; 0x34
 801068e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8010692:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8010696:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801069a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801069e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80106a2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80106a6:	6020      	str	r0, [r4, #0]
 80106a8:	2000      	movs	r0, #0
 80106aa:	e7e8      	b.n	801067e <__submore+0x1e>
 80106ac:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80106ae:	0077      	lsls	r7, r6, #1
 80106b0:	463a      	mov	r2, r7
 80106b2:	f7ff fa09 	bl	800fac8 <_realloc_r>
 80106b6:	4605      	mov	r5, r0
 80106b8:	2800      	cmp	r0, #0
 80106ba:	d0de      	beq.n	801067a <__submore+0x1a>
 80106bc:	eb00 0806 	add.w	r8, r0, r6
 80106c0:	4601      	mov	r1, r0
 80106c2:	4632      	mov	r2, r6
 80106c4:	4640      	mov	r0, r8
 80106c6:	f7fb f840 	bl	800b74a <memcpy>
 80106ca:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80106ce:	f8c4 8000 	str.w	r8, [r4]
 80106d2:	e7e9      	b.n	80106a8 <__submore+0x48>

080106d4 <__ascii_wctomb>:
 80106d4:	b149      	cbz	r1, 80106ea <__ascii_wctomb+0x16>
 80106d6:	2aff      	cmp	r2, #255	; 0xff
 80106d8:	bf85      	ittet	hi
 80106da:	238a      	movhi	r3, #138	; 0x8a
 80106dc:	6003      	strhi	r3, [r0, #0]
 80106de:	700a      	strbls	r2, [r1, #0]
 80106e0:	f04f 30ff 	movhi.w	r0, #4294967295
 80106e4:	bf98      	it	ls
 80106e6:	2001      	movls	r0, #1
 80106e8:	4770      	bx	lr
 80106ea:	4608      	mov	r0, r1
 80106ec:	4770      	bx	lr
	...

080106f0 <_fstat_r>:
 80106f0:	b538      	push	{r3, r4, r5, lr}
 80106f2:	4d07      	ldr	r5, [pc, #28]	; (8010710 <_fstat_r+0x20>)
 80106f4:	2300      	movs	r3, #0
 80106f6:	4604      	mov	r4, r0
 80106f8:	4608      	mov	r0, r1
 80106fa:	4611      	mov	r1, r2
 80106fc:	602b      	str	r3, [r5, #0]
 80106fe:	f7f2 fa60 	bl	8002bc2 <_fstat>
 8010702:	1c43      	adds	r3, r0, #1
 8010704:	d102      	bne.n	801070c <_fstat_r+0x1c>
 8010706:	682b      	ldr	r3, [r5, #0]
 8010708:	b103      	cbz	r3, 801070c <_fstat_r+0x1c>
 801070a:	6023      	str	r3, [r4, #0]
 801070c:	bd38      	pop	{r3, r4, r5, pc}
 801070e:	bf00      	nop
 8010710:	2001325c 	.word	0x2001325c

08010714 <_isatty_r>:
 8010714:	b538      	push	{r3, r4, r5, lr}
 8010716:	4d06      	ldr	r5, [pc, #24]	; (8010730 <_isatty_r+0x1c>)
 8010718:	2300      	movs	r3, #0
 801071a:	4604      	mov	r4, r0
 801071c:	4608      	mov	r0, r1
 801071e:	602b      	str	r3, [r5, #0]
 8010720:	f7f2 fa5f 	bl	8002be2 <_isatty>
 8010724:	1c43      	adds	r3, r0, #1
 8010726:	d102      	bne.n	801072e <_isatty_r+0x1a>
 8010728:	682b      	ldr	r3, [r5, #0]
 801072a:	b103      	cbz	r3, 801072e <_isatty_r+0x1a>
 801072c:	6023      	str	r3, [r4, #0]
 801072e:	bd38      	pop	{r3, r4, r5, pc}
 8010730:	2001325c 	.word	0x2001325c

08010734 <_malloc_usable_size_r>:
 8010734:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010738:	1f18      	subs	r0, r3, #4
 801073a:	2b00      	cmp	r3, #0
 801073c:	bfbc      	itt	lt
 801073e:	580b      	ldrlt	r3, [r1, r0]
 8010740:	18c0      	addlt	r0, r0, r3
 8010742:	4770      	bx	lr
 8010744:	0000      	movs	r0, r0
	...

08010748 <sin>:
 8010748:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801074a:	ec53 2b10 	vmov	r2, r3, d0
 801074e:	4828      	ldr	r0, [pc, #160]	; (80107f0 <sin+0xa8>)
 8010750:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8010754:	4281      	cmp	r1, r0
 8010756:	dc07      	bgt.n	8010768 <sin+0x20>
 8010758:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80107e8 <sin+0xa0>
 801075c:	2000      	movs	r0, #0
 801075e:	b005      	add	sp, #20
 8010760:	f85d eb04 	ldr.w	lr, [sp], #4
 8010764:	f000 be6c 	b.w	8011440 <__kernel_sin>
 8010768:	4822      	ldr	r0, [pc, #136]	; (80107f4 <sin+0xac>)
 801076a:	4281      	cmp	r1, r0
 801076c:	dd09      	ble.n	8010782 <sin+0x3a>
 801076e:	ee10 0a10 	vmov	r0, s0
 8010772:	4619      	mov	r1, r3
 8010774:	f7ef fd98 	bl	80002a8 <__aeabi_dsub>
 8010778:	ec41 0b10 	vmov	d0, r0, r1
 801077c:	b005      	add	sp, #20
 801077e:	f85d fb04 	ldr.w	pc, [sp], #4
 8010782:	4668      	mov	r0, sp
 8010784:	f000 f838 	bl	80107f8 <__ieee754_rem_pio2>
 8010788:	f000 0003 	and.w	r0, r0, #3
 801078c:	2801      	cmp	r0, #1
 801078e:	d00c      	beq.n	80107aa <sin+0x62>
 8010790:	2802      	cmp	r0, #2
 8010792:	d011      	beq.n	80107b8 <sin+0x70>
 8010794:	b9f0      	cbnz	r0, 80107d4 <sin+0x8c>
 8010796:	ed9d 1b02 	vldr	d1, [sp, #8]
 801079a:	ed9d 0b00 	vldr	d0, [sp]
 801079e:	2001      	movs	r0, #1
 80107a0:	f000 fe4e 	bl	8011440 <__kernel_sin>
 80107a4:	ec51 0b10 	vmov	r0, r1, d0
 80107a8:	e7e6      	b.n	8010778 <sin+0x30>
 80107aa:	ed9d 1b02 	vldr	d1, [sp, #8]
 80107ae:	ed9d 0b00 	vldr	d0, [sp]
 80107b2:	f000 fa2d 	bl	8010c10 <__kernel_cos>
 80107b6:	e7f5      	b.n	80107a4 <sin+0x5c>
 80107b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80107bc:	ed9d 0b00 	vldr	d0, [sp]
 80107c0:	2001      	movs	r0, #1
 80107c2:	f000 fe3d 	bl	8011440 <__kernel_sin>
 80107c6:	ec53 2b10 	vmov	r2, r3, d0
 80107ca:	ee10 0a10 	vmov	r0, s0
 80107ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80107d2:	e7d1      	b.n	8010778 <sin+0x30>
 80107d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80107d8:	ed9d 0b00 	vldr	d0, [sp]
 80107dc:	f000 fa18 	bl	8010c10 <__kernel_cos>
 80107e0:	e7f1      	b.n	80107c6 <sin+0x7e>
 80107e2:	bf00      	nop
 80107e4:	f3af 8000 	nop.w
	...
 80107f0:	3fe921fb 	.word	0x3fe921fb
 80107f4:	7fefffff 	.word	0x7fefffff

080107f8 <__ieee754_rem_pio2>:
 80107f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107fc:	ed2d 8b02 	vpush	{d8}
 8010800:	ec55 4b10 	vmov	r4, r5, d0
 8010804:	4bca      	ldr	r3, [pc, #808]	; (8010b30 <__ieee754_rem_pio2+0x338>)
 8010806:	b08b      	sub	sp, #44	; 0x2c
 8010808:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801080c:	4598      	cmp	r8, r3
 801080e:	4682      	mov	sl, r0
 8010810:	9502      	str	r5, [sp, #8]
 8010812:	dc08      	bgt.n	8010826 <__ieee754_rem_pio2+0x2e>
 8010814:	2200      	movs	r2, #0
 8010816:	2300      	movs	r3, #0
 8010818:	ed80 0b00 	vstr	d0, [r0]
 801081c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010820:	f04f 0b00 	mov.w	fp, #0
 8010824:	e028      	b.n	8010878 <__ieee754_rem_pio2+0x80>
 8010826:	4bc3      	ldr	r3, [pc, #780]	; (8010b34 <__ieee754_rem_pio2+0x33c>)
 8010828:	4598      	cmp	r8, r3
 801082a:	dc78      	bgt.n	801091e <__ieee754_rem_pio2+0x126>
 801082c:	9b02      	ldr	r3, [sp, #8]
 801082e:	4ec2      	ldr	r6, [pc, #776]	; (8010b38 <__ieee754_rem_pio2+0x340>)
 8010830:	2b00      	cmp	r3, #0
 8010832:	ee10 0a10 	vmov	r0, s0
 8010836:	a3b0      	add	r3, pc, #704	; (adr r3, 8010af8 <__ieee754_rem_pio2+0x300>)
 8010838:	e9d3 2300 	ldrd	r2, r3, [r3]
 801083c:	4629      	mov	r1, r5
 801083e:	dd39      	ble.n	80108b4 <__ieee754_rem_pio2+0xbc>
 8010840:	f7ef fd32 	bl	80002a8 <__aeabi_dsub>
 8010844:	45b0      	cmp	r8, r6
 8010846:	4604      	mov	r4, r0
 8010848:	460d      	mov	r5, r1
 801084a:	d01b      	beq.n	8010884 <__ieee754_rem_pio2+0x8c>
 801084c:	a3ac      	add	r3, pc, #688	; (adr r3, 8010b00 <__ieee754_rem_pio2+0x308>)
 801084e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010852:	f7ef fd29 	bl	80002a8 <__aeabi_dsub>
 8010856:	4602      	mov	r2, r0
 8010858:	460b      	mov	r3, r1
 801085a:	e9ca 2300 	strd	r2, r3, [sl]
 801085e:	4620      	mov	r0, r4
 8010860:	4629      	mov	r1, r5
 8010862:	f7ef fd21 	bl	80002a8 <__aeabi_dsub>
 8010866:	a3a6      	add	r3, pc, #664	; (adr r3, 8010b00 <__ieee754_rem_pio2+0x308>)
 8010868:	e9d3 2300 	ldrd	r2, r3, [r3]
 801086c:	f7ef fd1c 	bl	80002a8 <__aeabi_dsub>
 8010870:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010874:	f04f 0b01 	mov.w	fp, #1
 8010878:	4658      	mov	r0, fp
 801087a:	b00b      	add	sp, #44	; 0x2c
 801087c:	ecbd 8b02 	vpop	{d8}
 8010880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010884:	a3a0      	add	r3, pc, #640	; (adr r3, 8010b08 <__ieee754_rem_pio2+0x310>)
 8010886:	e9d3 2300 	ldrd	r2, r3, [r3]
 801088a:	f7ef fd0d 	bl	80002a8 <__aeabi_dsub>
 801088e:	a3a0      	add	r3, pc, #640	; (adr r3, 8010b10 <__ieee754_rem_pio2+0x318>)
 8010890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010894:	4604      	mov	r4, r0
 8010896:	460d      	mov	r5, r1
 8010898:	f7ef fd06 	bl	80002a8 <__aeabi_dsub>
 801089c:	4602      	mov	r2, r0
 801089e:	460b      	mov	r3, r1
 80108a0:	e9ca 2300 	strd	r2, r3, [sl]
 80108a4:	4620      	mov	r0, r4
 80108a6:	4629      	mov	r1, r5
 80108a8:	f7ef fcfe 	bl	80002a8 <__aeabi_dsub>
 80108ac:	a398      	add	r3, pc, #608	; (adr r3, 8010b10 <__ieee754_rem_pio2+0x318>)
 80108ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108b2:	e7db      	b.n	801086c <__ieee754_rem_pio2+0x74>
 80108b4:	f7ef fcfa 	bl	80002ac <__adddf3>
 80108b8:	45b0      	cmp	r8, r6
 80108ba:	4604      	mov	r4, r0
 80108bc:	460d      	mov	r5, r1
 80108be:	d016      	beq.n	80108ee <__ieee754_rem_pio2+0xf6>
 80108c0:	a38f      	add	r3, pc, #572	; (adr r3, 8010b00 <__ieee754_rem_pio2+0x308>)
 80108c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108c6:	f7ef fcf1 	bl	80002ac <__adddf3>
 80108ca:	4602      	mov	r2, r0
 80108cc:	460b      	mov	r3, r1
 80108ce:	e9ca 2300 	strd	r2, r3, [sl]
 80108d2:	4620      	mov	r0, r4
 80108d4:	4629      	mov	r1, r5
 80108d6:	f7ef fce7 	bl	80002a8 <__aeabi_dsub>
 80108da:	a389      	add	r3, pc, #548	; (adr r3, 8010b00 <__ieee754_rem_pio2+0x308>)
 80108dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108e0:	f7ef fce4 	bl	80002ac <__adddf3>
 80108e4:	f04f 3bff 	mov.w	fp, #4294967295
 80108e8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80108ec:	e7c4      	b.n	8010878 <__ieee754_rem_pio2+0x80>
 80108ee:	a386      	add	r3, pc, #536	; (adr r3, 8010b08 <__ieee754_rem_pio2+0x310>)
 80108f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108f4:	f7ef fcda 	bl	80002ac <__adddf3>
 80108f8:	a385      	add	r3, pc, #532	; (adr r3, 8010b10 <__ieee754_rem_pio2+0x318>)
 80108fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108fe:	4604      	mov	r4, r0
 8010900:	460d      	mov	r5, r1
 8010902:	f7ef fcd3 	bl	80002ac <__adddf3>
 8010906:	4602      	mov	r2, r0
 8010908:	460b      	mov	r3, r1
 801090a:	e9ca 2300 	strd	r2, r3, [sl]
 801090e:	4620      	mov	r0, r4
 8010910:	4629      	mov	r1, r5
 8010912:	f7ef fcc9 	bl	80002a8 <__aeabi_dsub>
 8010916:	a37e      	add	r3, pc, #504	; (adr r3, 8010b10 <__ieee754_rem_pio2+0x318>)
 8010918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801091c:	e7e0      	b.n	80108e0 <__ieee754_rem_pio2+0xe8>
 801091e:	4b87      	ldr	r3, [pc, #540]	; (8010b3c <__ieee754_rem_pio2+0x344>)
 8010920:	4598      	cmp	r8, r3
 8010922:	f300 80d9 	bgt.w	8010ad8 <__ieee754_rem_pio2+0x2e0>
 8010926:	f000 fe49 	bl	80115bc <fabs>
 801092a:	ec55 4b10 	vmov	r4, r5, d0
 801092e:	ee10 0a10 	vmov	r0, s0
 8010932:	a379      	add	r3, pc, #484	; (adr r3, 8010b18 <__ieee754_rem_pio2+0x320>)
 8010934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010938:	4629      	mov	r1, r5
 801093a:	f7ef fe6d 	bl	8000618 <__aeabi_dmul>
 801093e:	4b80      	ldr	r3, [pc, #512]	; (8010b40 <__ieee754_rem_pio2+0x348>)
 8010940:	2200      	movs	r2, #0
 8010942:	f7ef fcb3 	bl	80002ac <__adddf3>
 8010946:	f7f0 f917 	bl	8000b78 <__aeabi_d2iz>
 801094a:	4683      	mov	fp, r0
 801094c:	f7ef fdfa 	bl	8000544 <__aeabi_i2d>
 8010950:	4602      	mov	r2, r0
 8010952:	460b      	mov	r3, r1
 8010954:	ec43 2b18 	vmov	d8, r2, r3
 8010958:	a367      	add	r3, pc, #412	; (adr r3, 8010af8 <__ieee754_rem_pio2+0x300>)
 801095a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801095e:	f7ef fe5b 	bl	8000618 <__aeabi_dmul>
 8010962:	4602      	mov	r2, r0
 8010964:	460b      	mov	r3, r1
 8010966:	4620      	mov	r0, r4
 8010968:	4629      	mov	r1, r5
 801096a:	f7ef fc9d 	bl	80002a8 <__aeabi_dsub>
 801096e:	a364      	add	r3, pc, #400	; (adr r3, 8010b00 <__ieee754_rem_pio2+0x308>)
 8010970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010974:	4606      	mov	r6, r0
 8010976:	460f      	mov	r7, r1
 8010978:	ec51 0b18 	vmov	r0, r1, d8
 801097c:	f7ef fe4c 	bl	8000618 <__aeabi_dmul>
 8010980:	f1bb 0f1f 	cmp.w	fp, #31
 8010984:	4604      	mov	r4, r0
 8010986:	460d      	mov	r5, r1
 8010988:	dc0d      	bgt.n	80109a6 <__ieee754_rem_pio2+0x1ae>
 801098a:	4b6e      	ldr	r3, [pc, #440]	; (8010b44 <__ieee754_rem_pio2+0x34c>)
 801098c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8010990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010994:	4543      	cmp	r3, r8
 8010996:	d006      	beq.n	80109a6 <__ieee754_rem_pio2+0x1ae>
 8010998:	4622      	mov	r2, r4
 801099a:	462b      	mov	r3, r5
 801099c:	4630      	mov	r0, r6
 801099e:	4639      	mov	r1, r7
 80109a0:	f7ef fc82 	bl	80002a8 <__aeabi_dsub>
 80109a4:	e00f      	b.n	80109c6 <__ieee754_rem_pio2+0x1ce>
 80109a6:	462b      	mov	r3, r5
 80109a8:	4622      	mov	r2, r4
 80109aa:	4630      	mov	r0, r6
 80109ac:	4639      	mov	r1, r7
 80109ae:	f7ef fc7b 	bl	80002a8 <__aeabi_dsub>
 80109b2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80109b6:	9303      	str	r3, [sp, #12]
 80109b8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80109bc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80109c0:	f1b8 0f10 	cmp.w	r8, #16
 80109c4:	dc02      	bgt.n	80109cc <__ieee754_rem_pio2+0x1d4>
 80109c6:	e9ca 0100 	strd	r0, r1, [sl]
 80109ca:	e039      	b.n	8010a40 <__ieee754_rem_pio2+0x248>
 80109cc:	a34e      	add	r3, pc, #312	; (adr r3, 8010b08 <__ieee754_rem_pio2+0x310>)
 80109ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109d2:	ec51 0b18 	vmov	r0, r1, d8
 80109d6:	f7ef fe1f 	bl	8000618 <__aeabi_dmul>
 80109da:	4604      	mov	r4, r0
 80109dc:	460d      	mov	r5, r1
 80109de:	4602      	mov	r2, r0
 80109e0:	460b      	mov	r3, r1
 80109e2:	4630      	mov	r0, r6
 80109e4:	4639      	mov	r1, r7
 80109e6:	f7ef fc5f 	bl	80002a8 <__aeabi_dsub>
 80109ea:	4602      	mov	r2, r0
 80109ec:	460b      	mov	r3, r1
 80109ee:	4680      	mov	r8, r0
 80109f0:	4689      	mov	r9, r1
 80109f2:	4630      	mov	r0, r6
 80109f4:	4639      	mov	r1, r7
 80109f6:	f7ef fc57 	bl	80002a8 <__aeabi_dsub>
 80109fa:	4622      	mov	r2, r4
 80109fc:	462b      	mov	r3, r5
 80109fe:	f7ef fc53 	bl	80002a8 <__aeabi_dsub>
 8010a02:	a343      	add	r3, pc, #268	; (adr r3, 8010b10 <__ieee754_rem_pio2+0x318>)
 8010a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a08:	4604      	mov	r4, r0
 8010a0a:	460d      	mov	r5, r1
 8010a0c:	ec51 0b18 	vmov	r0, r1, d8
 8010a10:	f7ef fe02 	bl	8000618 <__aeabi_dmul>
 8010a14:	4622      	mov	r2, r4
 8010a16:	462b      	mov	r3, r5
 8010a18:	f7ef fc46 	bl	80002a8 <__aeabi_dsub>
 8010a1c:	4602      	mov	r2, r0
 8010a1e:	460b      	mov	r3, r1
 8010a20:	4604      	mov	r4, r0
 8010a22:	460d      	mov	r5, r1
 8010a24:	4640      	mov	r0, r8
 8010a26:	4649      	mov	r1, r9
 8010a28:	f7ef fc3e 	bl	80002a8 <__aeabi_dsub>
 8010a2c:	9a03      	ldr	r2, [sp, #12]
 8010a2e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010a32:	1ad3      	subs	r3, r2, r3
 8010a34:	2b31      	cmp	r3, #49	; 0x31
 8010a36:	dc24      	bgt.n	8010a82 <__ieee754_rem_pio2+0x28a>
 8010a38:	e9ca 0100 	strd	r0, r1, [sl]
 8010a3c:	4646      	mov	r6, r8
 8010a3e:	464f      	mov	r7, r9
 8010a40:	e9da 8900 	ldrd	r8, r9, [sl]
 8010a44:	4630      	mov	r0, r6
 8010a46:	4642      	mov	r2, r8
 8010a48:	464b      	mov	r3, r9
 8010a4a:	4639      	mov	r1, r7
 8010a4c:	f7ef fc2c 	bl	80002a8 <__aeabi_dsub>
 8010a50:	462b      	mov	r3, r5
 8010a52:	4622      	mov	r2, r4
 8010a54:	f7ef fc28 	bl	80002a8 <__aeabi_dsub>
 8010a58:	9b02      	ldr	r3, [sp, #8]
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010a60:	f6bf af0a 	bge.w	8010878 <__ieee754_rem_pio2+0x80>
 8010a64:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010a68:	f8ca 3004 	str.w	r3, [sl, #4]
 8010a6c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010a70:	f8ca 8000 	str.w	r8, [sl]
 8010a74:	f8ca 0008 	str.w	r0, [sl, #8]
 8010a78:	f8ca 300c 	str.w	r3, [sl, #12]
 8010a7c:	f1cb 0b00 	rsb	fp, fp, #0
 8010a80:	e6fa      	b.n	8010878 <__ieee754_rem_pio2+0x80>
 8010a82:	a327      	add	r3, pc, #156	; (adr r3, 8010b20 <__ieee754_rem_pio2+0x328>)
 8010a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a88:	ec51 0b18 	vmov	r0, r1, d8
 8010a8c:	f7ef fdc4 	bl	8000618 <__aeabi_dmul>
 8010a90:	4604      	mov	r4, r0
 8010a92:	460d      	mov	r5, r1
 8010a94:	4602      	mov	r2, r0
 8010a96:	460b      	mov	r3, r1
 8010a98:	4640      	mov	r0, r8
 8010a9a:	4649      	mov	r1, r9
 8010a9c:	f7ef fc04 	bl	80002a8 <__aeabi_dsub>
 8010aa0:	4602      	mov	r2, r0
 8010aa2:	460b      	mov	r3, r1
 8010aa4:	4606      	mov	r6, r0
 8010aa6:	460f      	mov	r7, r1
 8010aa8:	4640      	mov	r0, r8
 8010aaa:	4649      	mov	r1, r9
 8010aac:	f7ef fbfc 	bl	80002a8 <__aeabi_dsub>
 8010ab0:	4622      	mov	r2, r4
 8010ab2:	462b      	mov	r3, r5
 8010ab4:	f7ef fbf8 	bl	80002a8 <__aeabi_dsub>
 8010ab8:	a31b      	add	r3, pc, #108	; (adr r3, 8010b28 <__ieee754_rem_pio2+0x330>)
 8010aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010abe:	4604      	mov	r4, r0
 8010ac0:	460d      	mov	r5, r1
 8010ac2:	ec51 0b18 	vmov	r0, r1, d8
 8010ac6:	f7ef fda7 	bl	8000618 <__aeabi_dmul>
 8010aca:	4622      	mov	r2, r4
 8010acc:	462b      	mov	r3, r5
 8010ace:	f7ef fbeb 	bl	80002a8 <__aeabi_dsub>
 8010ad2:	4604      	mov	r4, r0
 8010ad4:	460d      	mov	r5, r1
 8010ad6:	e75f      	b.n	8010998 <__ieee754_rem_pio2+0x1a0>
 8010ad8:	4b1b      	ldr	r3, [pc, #108]	; (8010b48 <__ieee754_rem_pio2+0x350>)
 8010ada:	4598      	cmp	r8, r3
 8010adc:	dd36      	ble.n	8010b4c <__ieee754_rem_pio2+0x354>
 8010ade:	ee10 2a10 	vmov	r2, s0
 8010ae2:	462b      	mov	r3, r5
 8010ae4:	4620      	mov	r0, r4
 8010ae6:	4629      	mov	r1, r5
 8010ae8:	f7ef fbde 	bl	80002a8 <__aeabi_dsub>
 8010aec:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010af0:	e9ca 0100 	strd	r0, r1, [sl]
 8010af4:	e694      	b.n	8010820 <__ieee754_rem_pio2+0x28>
 8010af6:	bf00      	nop
 8010af8:	54400000 	.word	0x54400000
 8010afc:	3ff921fb 	.word	0x3ff921fb
 8010b00:	1a626331 	.word	0x1a626331
 8010b04:	3dd0b461 	.word	0x3dd0b461
 8010b08:	1a600000 	.word	0x1a600000
 8010b0c:	3dd0b461 	.word	0x3dd0b461
 8010b10:	2e037073 	.word	0x2e037073
 8010b14:	3ba3198a 	.word	0x3ba3198a
 8010b18:	6dc9c883 	.word	0x6dc9c883
 8010b1c:	3fe45f30 	.word	0x3fe45f30
 8010b20:	2e000000 	.word	0x2e000000
 8010b24:	3ba3198a 	.word	0x3ba3198a
 8010b28:	252049c1 	.word	0x252049c1
 8010b2c:	397b839a 	.word	0x397b839a
 8010b30:	3fe921fb 	.word	0x3fe921fb
 8010b34:	4002d97b 	.word	0x4002d97b
 8010b38:	3ff921fb 	.word	0x3ff921fb
 8010b3c:	413921fb 	.word	0x413921fb
 8010b40:	3fe00000 	.word	0x3fe00000
 8010b44:	08012040 	.word	0x08012040
 8010b48:	7fefffff 	.word	0x7fefffff
 8010b4c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8010b50:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8010b54:	ee10 0a10 	vmov	r0, s0
 8010b58:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8010b5c:	ee10 6a10 	vmov	r6, s0
 8010b60:	460f      	mov	r7, r1
 8010b62:	f7f0 f809 	bl	8000b78 <__aeabi_d2iz>
 8010b66:	f7ef fced 	bl	8000544 <__aeabi_i2d>
 8010b6a:	4602      	mov	r2, r0
 8010b6c:	460b      	mov	r3, r1
 8010b6e:	4630      	mov	r0, r6
 8010b70:	4639      	mov	r1, r7
 8010b72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010b76:	f7ef fb97 	bl	80002a8 <__aeabi_dsub>
 8010b7a:	4b23      	ldr	r3, [pc, #140]	; (8010c08 <__ieee754_rem_pio2+0x410>)
 8010b7c:	2200      	movs	r2, #0
 8010b7e:	f7ef fd4b 	bl	8000618 <__aeabi_dmul>
 8010b82:	460f      	mov	r7, r1
 8010b84:	4606      	mov	r6, r0
 8010b86:	f7ef fff7 	bl	8000b78 <__aeabi_d2iz>
 8010b8a:	f7ef fcdb 	bl	8000544 <__aeabi_i2d>
 8010b8e:	4602      	mov	r2, r0
 8010b90:	460b      	mov	r3, r1
 8010b92:	4630      	mov	r0, r6
 8010b94:	4639      	mov	r1, r7
 8010b96:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010b9a:	f7ef fb85 	bl	80002a8 <__aeabi_dsub>
 8010b9e:	4b1a      	ldr	r3, [pc, #104]	; (8010c08 <__ieee754_rem_pio2+0x410>)
 8010ba0:	2200      	movs	r2, #0
 8010ba2:	f7ef fd39 	bl	8000618 <__aeabi_dmul>
 8010ba6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010baa:	ad04      	add	r5, sp, #16
 8010bac:	f04f 0803 	mov.w	r8, #3
 8010bb0:	46a9      	mov	r9, r5
 8010bb2:	2600      	movs	r6, #0
 8010bb4:	2700      	movs	r7, #0
 8010bb6:	4632      	mov	r2, r6
 8010bb8:	463b      	mov	r3, r7
 8010bba:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8010bbe:	46c3      	mov	fp, r8
 8010bc0:	3d08      	subs	r5, #8
 8010bc2:	f108 38ff 	add.w	r8, r8, #4294967295
 8010bc6:	f7ef ff8f 	bl	8000ae8 <__aeabi_dcmpeq>
 8010bca:	2800      	cmp	r0, #0
 8010bcc:	d1f3      	bne.n	8010bb6 <__ieee754_rem_pio2+0x3be>
 8010bce:	4b0f      	ldr	r3, [pc, #60]	; (8010c0c <__ieee754_rem_pio2+0x414>)
 8010bd0:	9301      	str	r3, [sp, #4]
 8010bd2:	2302      	movs	r3, #2
 8010bd4:	9300      	str	r3, [sp, #0]
 8010bd6:	4622      	mov	r2, r4
 8010bd8:	465b      	mov	r3, fp
 8010bda:	4651      	mov	r1, sl
 8010bdc:	4648      	mov	r0, r9
 8010bde:	f000 f8df 	bl	8010da0 <__kernel_rem_pio2>
 8010be2:	9b02      	ldr	r3, [sp, #8]
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	4683      	mov	fp, r0
 8010be8:	f6bf ae46 	bge.w	8010878 <__ieee754_rem_pio2+0x80>
 8010bec:	e9da 2100 	ldrd	r2, r1, [sl]
 8010bf0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010bf4:	e9ca 2300 	strd	r2, r3, [sl]
 8010bf8:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8010bfc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010c00:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8010c04:	e73a      	b.n	8010a7c <__ieee754_rem_pio2+0x284>
 8010c06:	bf00      	nop
 8010c08:	41700000 	.word	0x41700000
 8010c0c:	080120c0 	.word	0x080120c0

08010c10 <__kernel_cos>:
 8010c10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c14:	ec57 6b10 	vmov	r6, r7, d0
 8010c18:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8010c1c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8010c20:	ed8d 1b00 	vstr	d1, [sp]
 8010c24:	da07      	bge.n	8010c36 <__kernel_cos+0x26>
 8010c26:	ee10 0a10 	vmov	r0, s0
 8010c2a:	4639      	mov	r1, r7
 8010c2c:	f7ef ffa4 	bl	8000b78 <__aeabi_d2iz>
 8010c30:	2800      	cmp	r0, #0
 8010c32:	f000 8088 	beq.w	8010d46 <__kernel_cos+0x136>
 8010c36:	4632      	mov	r2, r6
 8010c38:	463b      	mov	r3, r7
 8010c3a:	4630      	mov	r0, r6
 8010c3c:	4639      	mov	r1, r7
 8010c3e:	f7ef fceb 	bl	8000618 <__aeabi_dmul>
 8010c42:	4b51      	ldr	r3, [pc, #324]	; (8010d88 <__kernel_cos+0x178>)
 8010c44:	2200      	movs	r2, #0
 8010c46:	4604      	mov	r4, r0
 8010c48:	460d      	mov	r5, r1
 8010c4a:	f7ef fce5 	bl	8000618 <__aeabi_dmul>
 8010c4e:	a340      	add	r3, pc, #256	; (adr r3, 8010d50 <__kernel_cos+0x140>)
 8010c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c54:	4682      	mov	sl, r0
 8010c56:	468b      	mov	fp, r1
 8010c58:	4620      	mov	r0, r4
 8010c5a:	4629      	mov	r1, r5
 8010c5c:	f7ef fcdc 	bl	8000618 <__aeabi_dmul>
 8010c60:	a33d      	add	r3, pc, #244	; (adr r3, 8010d58 <__kernel_cos+0x148>)
 8010c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c66:	f7ef fb21 	bl	80002ac <__adddf3>
 8010c6a:	4622      	mov	r2, r4
 8010c6c:	462b      	mov	r3, r5
 8010c6e:	f7ef fcd3 	bl	8000618 <__aeabi_dmul>
 8010c72:	a33b      	add	r3, pc, #236	; (adr r3, 8010d60 <__kernel_cos+0x150>)
 8010c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c78:	f7ef fb16 	bl	80002a8 <__aeabi_dsub>
 8010c7c:	4622      	mov	r2, r4
 8010c7e:	462b      	mov	r3, r5
 8010c80:	f7ef fcca 	bl	8000618 <__aeabi_dmul>
 8010c84:	a338      	add	r3, pc, #224	; (adr r3, 8010d68 <__kernel_cos+0x158>)
 8010c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c8a:	f7ef fb0f 	bl	80002ac <__adddf3>
 8010c8e:	4622      	mov	r2, r4
 8010c90:	462b      	mov	r3, r5
 8010c92:	f7ef fcc1 	bl	8000618 <__aeabi_dmul>
 8010c96:	a336      	add	r3, pc, #216	; (adr r3, 8010d70 <__kernel_cos+0x160>)
 8010c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c9c:	f7ef fb04 	bl	80002a8 <__aeabi_dsub>
 8010ca0:	4622      	mov	r2, r4
 8010ca2:	462b      	mov	r3, r5
 8010ca4:	f7ef fcb8 	bl	8000618 <__aeabi_dmul>
 8010ca8:	a333      	add	r3, pc, #204	; (adr r3, 8010d78 <__kernel_cos+0x168>)
 8010caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cae:	f7ef fafd 	bl	80002ac <__adddf3>
 8010cb2:	4622      	mov	r2, r4
 8010cb4:	462b      	mov	r3, r5
 8010cb6:	f7ef fcaf 	bl	8000618 <__aeabi_dmul>
 8010cba:	4622      	mov	r2, r4
 8010cbc:	462b      	mov	r3, r5
 8010cbe:	f7ef fcab 	bl	8000618 <__aeabi_dmul>
 8010cc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010cc6:	4604      	mov	r4, r0
 8010cc8:	460d      	mov	r5, r1
 8010cca:	4630      	mov	r0, r6
 8010ccc:	4639      	mov	r1, r7
 8010cce:	f7ef fca3 	bl	8000618 <__aeabi_dmul>
 8010cd2:	460b      	mov	r3, r1
 8010cd4:	4602      	mov	r2, r0
 8010cd6:	4629      	mov	r1, r5
 8010cd8:	4620      	mov	r0, r4
 8010cda:	f7ef fae5 	bl	80002a8 <__aeabi_dsub>
 8010cde:	4b2b      	ldr	r3, [pc, #172]	; (8010d8c <__kernel_cos+0x17c>)
 8010ce0:	4598      	cmp	r8, r3
 8010ce2:	4606      	mov	r6, r0
 8010ce4:	460f      	mov	r7, r1
 8010ce6:	dc10      	bgt.n	8010d0a <__kernel_cos+0xfa>
 8010ce8:	4602      	mov	r2, r0
 8010cea:	460b      	mov	r3, r1
 8010cec:	4650      	mov	r0, sl
 8010cee:	4659      	mov	r1, fp
 8010cf0:	f7ef fada 	bl	80002a8 <__aeabi_dsub>
 8010cf4:	460b      	mov	r3, r1
 8010cf6:	4926      	ldr	r1, [pc, #152]	; (8010d90 <__kernel_cos+0x180>)
 8010cf8:	4602      	mov	r2, r0
 8010cfa:	2000      	movs	r0, #0
 8010cfc:	f7ef fad4 	bl	80002a8 <__aeabi_dsub>
 8010d00:	ec41 0b10 	vmov	d0, r0, r1
 8010d04:	b003      	add	sp, #12
 8010d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d0a:	4b22      	ldr	r3, [pc, #136]	; (8010d94 <__kernel_cos+0x184>)
 8010d0c:	4920      	ldr	r1, [pc, #128]	; (8010d90 <__kernel_cos+0x180>)
 8010d0e:	4598      	cmp	r8, r3
 8010d10:	bfcc      	ite	gt
 8010d12:	4d21      	ldrgt	r5, [pc, #132]	; (8010d98 <__kernel_cos+0x188>)
 8010d14:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8010d18:	2400      	movs	r4, #0
 8010d1a:	4622      	mov	r2, r4
 8010d1c:	462b      	mov	r3, r5
 8010d1e:	2000      	movs	r0, #0
 8010d20:	f7ef fac2 	bl	80002a8 <__aeabi_dsub>
 8010d24:	4622      	mov	r2, r4
 8010d26:	4680      	mov	r8, r0
 8010d28:	4689      	mov	r9, r1
 8010d2a:	462b      	mov	r3, r5
 8010d2c:	4650      	mov	r0, sl
 8010d2e:	4659      	mov	r1, fp
 8010d30:	f7ef faba 	bl	80002a8 <__aeabi_dsub>
 8010d34:	4632      	mov	r2, r6
 8010d36:	463b      	mov	r3, r7
 8010d38:	f7ef fab6 	bl	80002a8 <__aeabi_dsub>
 8010d3c:	4602      	mov	r2, r0
 8010d3e:	460b      	mov	r3, r1
 8010d40:	4640      	mov	r0, r8
 8010d42:	4649      	mov	r1, r9
 8010d44:	e7da      	b.n	8010cfc <__kernel_cos+0xec>
 8010d46:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8010d80 <__kernel_cos+0x170>
 8010d4a:	e7db      	b.n	8010d04 <__kernel_cos+0xf4>
 8010d4c:	f3af 8000 	nop.w
 8010d50:	be8838d4 	.word	0xbe8838d4
 8010d54:	bda8fae9 	.word	0xbda8fae9
 8010d58:	bdb4b1c4 	.word	0xbdb4b1c4
 8010d5c:	3e21ee9e 	.word	0x3e21ee9e
 8010d60:	809c52ad 	.word	0x809c52ad
 8010d64:	3e927e4f 	.word	0x3e927e4f
 8010d68:	19cb1590 	.word	0x19cb1590
 8010d6c:	3efa01a0 	.word	0x3efa01a0
 8010d70:	16c15177 	.word	0x16c15177
 8010d74:	3f56c16c 	.word	0x3f56c16c
 8010d78:	5555554c 	.word	0x5555554c
 8010d7c:	3fa55555 	.word	0x3fa55555
 8010d80:	00000000 	.word	0x00000000
 8010d84:	3ff00000 	.word	0x3ff00000
 8010d88:	3fe00000 	.word	0x3fe00000
 8010d8c:	3fd33332 	.word	0x3fd33332
 8010d90:	3ff00000 	.word	0x3ff00000
 8010d94:	3fe90000 	.word	0x3fe90000
 8010d98:	3fd20000 	.word	0x3fd20000
 8010d9c:	00000000 	.word	0x00000000

08010da0 <__kernel_rem_pio2>:
 8010da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010da4:	ed2d 8b02 	vpush	{d8}
 8010da8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8010dac:	f112 0f14 	cmn.w	r2, #20
 8010db0:	9308      	str	r3, [sp, #32]
 8010db2:	9101      	str	r1, [sp, #4]
 8010db4:	4bc4      	ldr	r3, [pc, #784]	; (80110c8 <__kernel_rem_pio2+0x328>)
 8010db6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8010db8:	900b      	str	r0, [sp, #44]	; 0x2c
 8010dba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010dbe:	9302      	str	r3, [sp, #8]
 8010dc0:	9b08      	ldr	r3, [sp, #32]
 8010dc2:	f103 33ff 	add.w	r3, r3, #4294967295
 8010dc6:	bfa8      	it	ge
 8010dc8:	1ed4      	subge	r4, r2, #3
 8010dca:	9306      	str	r3, [sp, #24]
 8010dcc:	bfb2      	itee	lt
 8010dce:	2400      	movlt	r4, #0
 8010dd0:	2318      	movge	r3, #24
 8010dd2:	fb94 f4f3 	sdivge	r4, r4, r3
 8010dd6:	f06f 0317 	mvn.w	r3, #23
 8010dda:	fb04 3303 	mla	r3, r4, r3, r3
 8010dde:	eb03 0a02 	add.w	sl, r3, r2
 8010de2:	9b02      	ldr	r3, [sp, #8]
 8010de4:	9a06      	ldr	r2, [sp, #24]
 8010de6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80110b8 <__kernel_rem_pio2+0x318>
 8010dea:	eb03 0802 	add.w	r8, r3, r2
 8010dee:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010df0:	1aa7      	subs	r7, r4, r2
 8010df2:	ae22      	add	r6, sp, #136	; 0x88
 8010df4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010df8:	2500      	movs	r5, #0
 8010dfa:	4545      	cmp	r5, r8
 8010dfc:	dd13      	ble.n	8010e26 <__kernel_rem_pio2+0x86>
 8010dfe:	9b08      	ldr	r3, [sp, #32]
 8010e00:	ed9f 8bad 	vldr	d8, [pc, #692]	; 80110b8 <__kernel_rem_pio2+0x318>
 8010e04:	aa22      	add	r2, sp, #136	; 0x88
 8010e06:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8010e0a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8010e0e:	f04f 0800 	mov.w	r8, #0
 8010e12:	9b02      	ldr	r3, [sp, #8]
 8010e14:	4598      	cmp	r8, r3
 8010e16:	dc2f      	bgt.n	8010e78 <__kernel_rem_pio2+0xd8>
 8010e18:	ed8d 8b04 	vstr	d8, [sp, #16]
 8010e1c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8010e20:	462f      	mov	r7, r5
 8010e22:	2600      	movs	r6, #0
 8010e24:	e01b      	b.n	8010e5e <__kernel_rem_pio2+0xbe>
 8010e26:	42ef      	cmn	r7, r5
 8010e28:	d407      	bmi.n	8010e3a <__kernel_rem_pio2+0x9a>
 8010e2a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010e2e:	f7ef fb89 	bl	8000544 <__aeabi_i2d>
 8010e32:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010e36:	3501      	adds	r5, #1
 8010e38:	e7df      	b.n	8010dfa <__kernel_rem_pio2+0x5a>
 8010e3a:	ec51 0b18 	vmov	r0, r1, d8
 8010e3e:	e7f8      	b.n	8010e32 <__kernel_rem_pio2+0x92>
 8010e40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e44:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010e48:	f7ef fbe6 	bl	8000618 <__aeabi_dmul>
 8010e4c:	4602      	mov	r2, r0
 8010e4e:	460b      	mov	r3, r1
 8010e50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e54:	f7ef fa2a 	bl	80002ac <__adddf3>
 8010e58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e5c:	3601      	adds	r6, #1
 8010e5e:	9b06      	ldr	r3, [sp, #24]
 8010e60:	429e      	cmp	r6, r3
 8010e62:	f1a7 0708 	sub.w	r7, r7, #8
 8010e66:	ddeb      	ble.n	8010e40 <__kernel_rem_pio2+0xa0>
 8010e68:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010e6c:	f108 0801 	add.w	r8, r8, #1
 8010e70:	ecab 7b02 	vstmia	fp!, {d7}
 8010e74:	3508      	adds	r5, #8
 8010e76:	e7cc      	b.n	8010e12 <__kernel_rem_pio2+0x72>
 8010e78:	9b02      	ldr	r3, [sp, #8]
 8010e7a:	aa0e      	add	r2, sp, #56	; 0x38
 8010e7c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010e80:	930d      	str	r3, [sp, #52]	; 0x34
 8010e82:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010e84:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010e88:	9c02      	ldr	r4, [sp, #8]
 8010e8a:	930c      	str	r3, [sp, #48]	; 0x30
 8010e8c:	00e3      	lsls	r3, r4, #3
 8010e8e:	930a      	str	r3, [sp, #40]	; 0x28
 8010e90:	ab9a      	add	r3, sp, #616	; 0x268
 8010e92:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010e96:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8010e9a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8010e9e:	ab72      	add	r3, sp, #456	; 0x1c8
 8010ea0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8010ea4:	46c3      	mov	fp, r8
 8010ea6:	46a1      	mov	r9, r4
 8010ea8:	f1b9 0f00 	cmp.w	r9, #0
 8010eac:	f1a5 0508 	sub.w	r5, r5, #8
 8010eb0:	dc77      	bgt.n	8010fa2 <__kernel_rem_pio2+0x202>
 8010eb2:	ec47 6b10 	vmov	d0, r6, r7
 8010eb6:	4650      	mov	r0, sl
 8010eb8:	f000 fc0a 	bl	80116d0 <scalbn>
 8010ebc:	ec57 6b10 	vmov	r6, r7, d0
 8010ec0:	2200      	movs	r2, #0
 8010ec2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8010ec6:	ee10 0a10 	vmov	r0, s0
 8010eca:	4639      	mov	r1, r7
 8010ecc:	f7ef fba4 	bl	8000618 <__aeabi_dmul>
 8010ed0:	ec41 0b10 	vmov	d0, r0, r1
 8010ed4:	f000 fb7c 	bl	80115d0 <floor>
 8010ed8:	4b7c      	ldr	r3, [pc, #496]	; (80110cc <__kernel_rem_pio2+0x32c>)
 8010eda:	ec51 0b10 	vmov	r0, r1, d0
 8010ede:	2200      	movs	r2, #0
 8010ee0:	f7ef fb9a 	bl	8000618 <__aeabi_dmul>
 8010ee4:	4602      	mov	r2, r0
 8010ee6:	460b      	mov	r3, r1
 8010ee8:	4630      	mov	r0, r6
 8010eea:	4639      	mov	r1, r7
 8010eec:	f7ef f9dc 	bl	80002a8 <__aeabi_dsub>
 8010ef0:	460f      	mov	r7, r1
 8010ef2:	4606      	mov	r6, r0
 8010ef4:	f7ef fe40 	bl	8000b78 <__aeabi_d2iz>
 8010ef8:	9004      	str	r0, [sp, #16]
 8010efa:	f7ef fb23 	bl	8000544 <__aeabi_i2d>
 8010efe:	4602      	mov	r2, r0
 8010f00:	460b      	mov	r3, r1
 8010f02:	4630      	mov	r0, r6
 8010f04:	4639      	mov	r1, r7
 8010f06:	f7ef f9cf 	bl	80002a8 <__aeabi_dsub>
 8010f0a:	f1ba 0f00 	cmp.w	sl, #0
 8010f0e:	4606      	mov	r6, r0
 8010f10:	460f      	mov	r7, r1
 8010f12:	dd6d      	ble.n	8010ff0 <__kernel_rem_pio2+0x250>
 8010f14:	1e62      	subs	r2, r4, #1
 8010f16:	ab0e      	add	r3, sp, #56	; 0x38
 8010f18:	9d04      	ldr	r5, [sp, #16]
 8010f1a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8010f1e:	f1ca 0118 	rsb	r1, sl, #24
 8010f22:	fa40 f301 	asr.w	r3, r0, r1
 8010f26:	441d      	add	r5, r3
 8010f28:	408b      	lsls	r3, r1
 8010f2a:	1ac0      	subs	r0, r0, r3
 8010f2c:	ab0e      	add	r3, sp, #56	; 0x38
 8010f2e:	9504      	str	r5, [sp, #16]
 8010f30:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8010f34:	f1ca 0317 	rsb	r3, sl, #23
 8010f38:	fa40 fb03 	asr.w	fp, r0, r3
 8010f3c:	f1bb 0f00 	cmp.w	fp, #0
 8010f40:	dd65      	ble.n	801100e <__kernel_rem_pio2+0x26e>
 8010f42:	9b04      	ldr	r3, [sp, #16]
 8010f44:	2200      	movs	r2, #0
 8010f46:	3301      	adds	r3, #1
 8010f48:	9304      	str	r3, [sp, #16]
 8010f4a:	4615      	mov	r5, r2
 8010f4c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010f50:	4294      	cmp	r4, r2
 8010f52:	f300 809c 	bgt.w	801108e <__kernel_rem_pio2+0x2ee>
 8010f56:	f1ba 0f00 	cmp.w	sl, #0
 8010f5a:	dd07      	ble.n	8010f6c <__kernel_rem_pio2+0x1cc>
 8010f5c:	f1ba 0f01 	cmp.w	sl, #1
 8010f60:	f000 80c0 	beq.w	80110e4 <__kernel_rem_pio2+0x344>
 8010f64:	f1ba 0f02 	cmp.w	sl, #2
 8010f68:	f000 80c6 	beq.w	80110f8 <__kernel_rem_pio2+0x358>
 8010f6c:	f1bb 0f02 	cmp.w	fp, #2
 8010f70:	d14d      	bne.n	801100e <__kernel_rem_pio2+0x26e>
 8010f72:	4632      	mov	r2, r6
 8010f74:	463b      	mov	r3, r7
 8010f76:	4956      	ldr	r1, [pc, #344]	; (80110d0 <__kernel_rem_pio2+0x330>)
 8010f78:	2000      	movs	r0, #0
 8010f7a:	f7ef f995 	bl	80002a8 <__aeabi_dsub>
 8010f7e:	4606      	mov	r6, r0
 8010f80:	460f      	mov	r7, r1
 8010f82:	2d00      	cmp	r5, #0
 8010f84:	d043      	beq.n	801100e <__kernel_rem_pio2+0x26e>
 8010f86:	4650      	mov	r0, sl
 8010f88:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80110c0 <__kernel_rem_pio2+0x320>
 8010f8c:	f000 fba0 	bl	80116d0 <scalbn>
 8010f90:	4630      	mov	r0, r6
 8010f92:	4639      	mov	r1, r7
 8010f94:	ec53 2b10 	vmov	r2, r3, d0
 8010f98:	f7ef f986 	bl	80002a8 <__aeabi_dsub>
 8010f9c:	4606      	mov	r6, r0
 8010f9e:	460f      	mov	r7, r1
 8010fa0:	e035      	b.n	801100e <__kernel_rem_pio2+0x26e>
 8010fa2:	4b4c      	ldr	r3, [pc, #304]	; (80110d4 <__kernel_rem_pio2+0x334>)
 8010fa4:	2200      	movs	r2, #0
 8010fa6:	4630      	mov	r0, r6
 8010fa8:	4639      	mov	r1, r7
 8010faa:	f7ef fb35 	bl	8000618 <__aeabi_dmul>
 8010fae:	f7ef fde3 	bl	8000b78 <__aeabi_d2iz>
 8010fb2:	f7ef fac7 	bl	8000544 <__aeabi_i2d>
 8010fb6:	4602      	mov	r2, r0
 8010fb8:	460b      	mov	r3, r1
 8010fba:	ec43 2b18 	vmov	d8, r2, r3
 8010fbe:	4b46      	ldr	r3, [pc, #280]	; (80110d8 <__kernel_rem_pio2+0x338>)
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	f7ef fb29 	bl	8000618 <__aeabi_dmul>
 8010fc6:	4602      	mov	r2, r0
 8010fc8:	460b      	mov	r3, r1
 8010fca:	4630      	mov	r0, r6
 8010fcc:	4639      	mov	r1, r7
 8010fce:	f7ef f96b 	bl	80002a8 <__aeabi_dsub>
 8010fd2:	f7ef fdd1 	bl	8000b78 <__aeabi_d2iz>
 8010fd6:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010fda:	f84b 0b04 	str.w	r0, [fp], #4
 8010fde:	ec51 0b18 	vmov	r0, r1, d8
 8010fe2:	f7ef f963 	bl	80002ac <__adddf3>
 8010fe6:	f109 39ff 	add.w	r9, r9, #4294967295
 8010fea:	4606      	mov	r6, r0
 8010fec:	460f      	mov	r7, r1
 8010fee:	e75b      	b.n	8010ea8 <__kernel_rem_pio2+0x108>
 8010ff0:	d106      	bne.n	8011000 <__kernel_rem_pio2+0x260>
 8010ff2:	1e63      	subs	r3, r4, #1
 8010ff4:	aa0e      	add	r2, sp, #56	; 0x38
 8010ff6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010ffa:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8010ffe:	e79d      	b.n	8010f3c <__kernel_rem_pio2+0x19c>
 8011000:	4b36      	ldr	r3, [pc, #216]	; (80110dc <__kernel_rem_pio2+0x33c>)
 8011002:	2200      	movs	r2, #0
 8011004:	f7ef fd8e 	bl	8000b24 <__aeabi_dcmpge>
 8011008:	2800      	cmp	r0, #0
 801100a:	d13d      	bne.n	8011088 <__kernel_rem_pio2+0x2e8>
 801100c:	4683      	mov	fp, r0
 801100e:	2200      	movs	r2, #0
 8011010:	2300      	movs	r3, #0
 8011012:	4630      	mov	r0, r6
 8011014:	4639      	mov	r1, r7
 8011016:	f7ef fd67 	bl	8000ae8 <__aeabi_dcmpeq>
 801101a:	2800      	cmp	r0, #0
 801101c:	f000 80c0 	beq.w	80111a0 <__kernel_rem_pio2+0x400>
 8011020:	1e65      	subs	r5, r4, #1
 8011022:	462b      	mov	r3, r5
 8011024:	2200      	movs	r2, #0
 8011026:	9902      	ldr	r1, [sp, #8]
 8011028:	428b      	cmp	r3, r1
 801102a:	da6c      	bge.n	8011106 <__kernel_rem_pio2+0x366>
 801102c:	2a00      	cmp	r2, #0
 801102e:	f000 8089 	beq.w	8011144 <__kernel_rem_pio2+0x3a4>
 8011032:	ab0e      	add	r3, sp, #56	; 0x38
 8011034:	f1aa 0a18 	sub.w	sl, sl, #24
 8011038:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801103c:	2b00      	cmp	r3, #0
 801103e:	f000 80ad 	beq.w	801119c <__kernel_rem_pio2+0x3fc>
 8011042:	4650      	mov	r0, sl
 8011044:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80110c0 <__kernel_rem_pio2+0x320>
 8011048:	f000 fb42 	bl	80116d0 <scalbn>
 801104c:	ab9a      	add	r3, sp, #616	; 0x268
 801104e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011052:	ec57 6b10 	vmov	r6, r7, d0
 8011056:	00ec      	lsls	r4, r5, #3
 8011058:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 801105c:	46aa      	mov	sl, r5
 801105e:	f1ba 0f00 	cmp.w	sl, #0
 8011062:	f280 80d6 	bge.w	8011212 <__kernel_rem_pio2+0x472>
 8011066:	ed9f 8b14 	vldr	d8, [pc, #80]	; 80110b8 <__kernel_rem_pio2+0x318>
 801106a:	462e      	mov	r6, r5
 801106c:	2e00      	cmp	r6, #0
 801106e:	f2c0 8104 	blt.w	801127a <__kernel_rem_pio2+0x4da>
 8011072:	ab72      	add	r3, sp, #456	; 0x1c8
 8011074:	ed8d 8b06 	vstr	d8, [sp, #24]
 8011078:	f8df a064 	ldr.w	sl, [pc, #100]	; 80110e0 <__kernel_rem_pio2+0x340>
 801107c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8011080:	f04f 0800 	mov.w	r8, #0
 8011084:	1baf      	subs	r7, r5, r6
 8011086:	e0ea      	b.n	801125e <__kernel_rem_pio2+0x4be>
 8011088:	f04f 0b02 	mov.w	fp, #2
 801108c:	e759      	b.n	8010f42 <__kernel_rem_pio2+0x1a2>
 801108e:	f8d8 3000 	ldr.w	r3, [r8]
 8011092:	b955      	cbnz	r5, 80110aa <__kernel_rem_pio2+0x30a>
 8011094:	b123      	cbz	r3, 80110a0 <__kernel_rem_pio2+0x300>
 8011096:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801109a:	f8c8 3000 	str.w	r3, [r8]
 801109e:	2301      	movs	r3, #1
 80110a0:	3201      	adds	r2, #1
 80110a2:	f108 0804 	add.w	r8, r8, #4
 80110a6:	461d      	mov	r5, r3
 80110a8:	e752      	b.n	8010f50 <__kernel_rem_pio2+0x1b0>
 80110aa:	1acb      	subs	r3, r1, r3
 80110ac:	f8c8 3000 	str.w	r3, [r8]
 80110b0:	462b      	mov	r3, r5
 80110b2:	e7f5      	b.n	80110a0 <__kernel_rem_pio2+0x300>
 80110b4:	f3af 8000 	nop.w
	...
 80110c4:	3ff00000 	.word	0x3ff00000
 80110c8:	08012208 	.word	0x08012208
 80110cc:	40200000 	.word	0x40200000
 80110d0:	3ff00000 	.word	0x3ff00000
 80110d4:	3e700000 	.word	0x3e700000
 80110d8:	41700000 	.word	0x41700000
 80110dc:	3fe00000 	.word	0x3fe00000
 80110e0:	080121c8 	.word	0x080121c8
 80110e4:	1e62      	subs	r2, r4, #1
 80110e6:	ab0e      	add	r3, sp, #56	; 0x38
 80110e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80110ec:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80110f0:	a90e      	add	r1, sp, #56	; 0x38
 80110f2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80110f6:	e739      	b.n	8010f6c <__kernel_rem_pio2+0x1cc>
 80110f8:	1e62      	subs	r2, r4, #1
 80110fa:	ab0e      	add	r3, sp, #56	; 0x38
 80110fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011100:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011104:	e7f4      	b.n	80110f0 <__kernel_rem_pio2+0x350>
 8011106:	a90e      	add	r1, sp, #56	; 0x38
 8011108:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801110c:	3b01      	subs	r3, #1
 801110e:	430a      	orrs	r2, r1
 8011110:	e789      	b.n	8011026 <__kernel_rem_pio2+0x286>
 8011112:	3301      	adds	r3, #1
 8011114:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011118:	2900      	cmp	r1, #0
 801111a:	d0fa      	beq.n	8011112 <__kernel_rem_pio2+0x372>
 801111c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801111e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8011122:	446a      	add	r2, sp
 8011124:	3a98      	subs	r2, #152	; 0x98
 8011126:	920a      	str	r2, [sp, #40]	; 0x28
 8011128:	9a08      	ldr	r2, [sp, #32]
 801112a:	18e3      	adds	r3, r4, r3
 801112c:	18a5      	adds	r5, r4, r2
 801112e:	aa22      	add	r2, sp, #136	; 0x88
 8011130:	f104 0801 	add.w	r8, r4, #1
 8011134:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8011138:	9304      	str	r3, [sp, #16]
 801113a:	9b04      	ldr	r3, [sp, #16]
 801113c:	4543      	cmp	r3, r8
 801113e:	da04      	bge.n	801114a <__kernel_rem_pio2+0x3aa>
 8011140:	461c      	mov	r4, r3
 8011142:	e6a3      	b.n	8010e8c <__kernel_rem_pio2+0xec>
 8011144:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011146:	2301      	movs	r3, #1
 8011148:	e7e4      	b.n	8011114 <__kernel_rem_pio2+0x374>
 801114a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801114c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8011150:	f7ef f9f8 	bl	8000544 <__aeabi_i2d>
 8011154:	e8e5 0102 	strd	r0, r1, [r5], #8
 8011158:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801115a:	46ab      	mov	fp, r5
 801115c:	461c      	mov	r4, r3
 801115e:	f04f 0900 	mov.w	r9, #0
 8011162:	2600      	movs	r6, #0
 8011164:	2700      	movs	r7, #0
 8011166:	9b06      	ldr	r3, [sp, #24]
 8011168:	4599      	cmp	r9, r3
 801116a:	dd06      	ble.n	801117a <__kernel_rem_pio2+0x3da>
 801116c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801116e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8011172:	f108 0801 	add.w	r8, r8, #1
 8011176:	930a      	str	r3, [sp, #40]	; 0x28
 8011178:	e7df      	b.n	801113a <__kernel_rem_pio2+0x39a>
 801117a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801117e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8011182:	f7ef fa49 	bl	8000618 <__aeabi_dmul>
 8011186:	4602      	mov	r2, r0
 8011188:	460b      	mov	r3, r1
 801118a:	4630      	mov	r0, r6
 801118c:	4639      	mov	r1, r7
 801118e:	f7ef f88d 	bl	80002ac <__adddf3>
 8011192:	f109 0901 	add.w	r9, r9, #1
 8011196:	4606      	mov	r6, r0
 8011198:	460f      	mov	r7, r1
 801119a:	e7e4      	b.n	8011166 <__kernel_rem_pio2+0x3c6>
 801119c:	3d01      	subs	r5, #1
 801119e:	e748      	b.n	8011032 <__kernel_rem_pio2+0x292>
 80111a0:	ec47 6b10 	vmov	d0, r6, r7
 80111a4:	f1ca 0000 	rsb	r0, sl, #0
 80111a8:	f000 fa92 	bl	80116d0 <scalbn>
 80111ac:	ec57 6b10 	vmov	r6, r7, d0
 80111b0:	4ba0      	ldr	r3, [pc, #640]	; (8011434 <__kernel_rem_pio2+0x694>)
 80111b2:	ee10 0a10 	vmov	r0, s0
 80111b6:	2200      	movs	r2, #0
 80111b8:	4639      	mov	r1, r7
 80111ba:	f7ef fcb3 	bl	8000b24 <__aeabi_dcmpge>
 80111be:	b1f8      	cbz	r0, 8011200 <__kernel_rem_pio2+0x460>
 80111c0:	4b9d      	ldr	r3, [pc, #628]	; (8011438 <__kernel_rem_pio2+0x698>)
 80111c2:	2200      	movs	r2, #0
 80111c4:	4630      	mov	r0, r6
 80111c6:	4639      	mov	r1, r7
 80111c8:	f7ef fa26 	bl	8000618 <__aeabi_dmul>
 80111cc:	f7ef fcd4 	bl	8000b78 <__aeabi_d2iz>
 80111d0:	4680      	mov	r8, r0
 80111d2:	f7ef f9b7 	bl	8000544 <__aeabi_i2d>
 80111d6:	4b97      	ldr	r3, [pc, #604]	; (8011434 <__kernel_rem_pio2+0x694>)
 80111d8:	2200      	movs	r2, #0
 80111da:	f7ef fa1d 	bl	8000618 <__aeabi_dmul>
 80111de:	460b      	mov	r3, r1
 80111e0:	4602      	mov	r2, r0
 80111e2:	4639      	mov	r1, r7
 80111e4:	4630      	mov	r0, r6
 80111e6:	f7ef f85f 	bl	80002a8 <__aeabi_dsub>
 80111ea:	f7ef fcc5 	bl	8000b78 <__aeabi_d2iz>
 80111ee:	1c65      	adds	r5, r4, #1
 80111f0:	ab0e      	add	r3, sp, #56	; 0x38
 80111f2:	f10a 0a18 	add.w	sl, sl, #24
 80111f6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80111fa:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80111fe:	e720      	b.n	8011042 <__kernel_rem_pio2+0x2a2>
 8011200:	4630      	mov	r0, r6
 8011202:	4639      	mov	r1, r7
 8011204:	f7ef fcb8 	bl	8000b78 <__aeabi_d2iz>
 8011208:	ab0e      	add	r3, sp, #56	; 0x38
 801120a:	4625      	mov	r5, r4
 801120c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011210:	e717      	b.n	8011042 <__kernel_rem_pio2+0x2a2>
 8011212:	ab0e      	add	r3, sp, #56	; 0x38
 8011214:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8011218:	f7ef f994 	bl	8000544 <__aeabi_i2d>
 801121c:	4632      	mov	r2, r6
 801121e:	463b      	mov	r3, r7
 8011220:	f7ef f9fa 	bl	8000618 <__aeabi_dmul>
 8011224:	4b84      	ldr	r3, [pc, #528]	; (8011438 <__kernel_rem_pio2+0x698>)
 8011226:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801122a:	2200      	movs	r2, #0
 801122c:	4630      	mov	r0, r6
 801122e:	4639      	mov	r1, r7
 8011230:	f7ef f9f2 	bl	8000618 <__aeabi_dmul>
 8011234:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011238:	4606      	mov	r6, r0
 801123a:	460f      	mov	r7, r1
 801123c:	e70f      	b.n	801105e <__kernel_rem_pio2+0x2be>
 801123e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8011242:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8011246:	f7ef f9e7 	bl	8000618 <__aeabi_dmul>
 801124a:	4602      	mov	r2, r0
 801124c:	460b      	mov	r3, r1
 801124e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011252:	f7ef f82b 	bl	80002ac <__adddf3>
 8011256:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801125a:	f108 0801 	add.w	r8, r8, #1
 801125e:	9b02      	ldr	r3, [sp, #8]
 8011260:	4598      	cmp	r8, r3
 8011262:	dc01      	bgt.n	8011268 <__kernel_rem_pio2+0x4c8>
 8011264:	45b8      	cmp	r8, r7
 8011266:	ddea      	ble.n	801123e <__kernel_rem_pio2+0x49e>
 8011268:	ed9d 7b06 	vldr	d7, [sp, #24]
 801126c:	ab4a      	add	r3, sp, #296	; 0x128
 801126e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8011272:	ed87 7b00 	vstr	d7, [r7]
 8011276:	3e01      	subs	r6, #1
 8011278:	e6f8      	b.n	801106c <__kernel_rem_pio2+0x2cc>
 801127a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801127c:	2b02      	cmp	r3, #2
 801127e:	dc0b      	bgt.n	8011298 <__kernel_rem_pio2+0x4f8>
 8011280:	2b00      	cmp	r3, #0
 8011282:	dc35      	bgt.n	80112f0 <__kernel_rem_pio2+0x550>
 8011284:	d059      	beq.n	801133a <__kernel_rem_pio2+0x59a>
 8011286:	9b04      	ldr	r3, [sp, #16]
 8011288:	f003 0007 	and.w	r0, r3, #7
 801128c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8011290:	ecbd 8b02 	vpop	{d8}
 8011294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011298:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801129a:	2b03      	cmp	r3, #3
 801129c:	d1f3      	bne.n	8011286 <__kernel_rem_pio2+0x4e6>
 801129e:	ab4a      	add	r3, sp, #296	; 0x128
 80112a0:	4423      	add	r3, r4
 80112a2:	9306      	str	r3, [sp, #24]
 80112a4:	461c      	mov	r4, r3
 80112a6:	469a      	mov	sl, r3
 80112a8:	9502      	str	r5, [sp, #8]
 80112aa:	9b02      	ldr	r3, [sp, #8]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	f1aa 0a08 	sub.w	sl, sl, #8
 80112b2:	dc6b      	bgt.n	801138c <__kernel_rem_pio2+0x5ec>
 80112b4:	46aa      	mov	sl, r5
 80112b6:	f1ba 0f01 	cmp.w	sl, #1
 80112ba:	f1a4 0408 	sub.w	r4, r4, #8
 80112be:	f300 8085 	bgt.w	80113cc <__kernel_rem_pio2+0x62c>
 80112c2:	9c06      	ldr	r4, [sp, #24]
 80112c4:	2000      	movs	r0, #0
 80112c6:	3408      	adds	r4, #8
 80112c8:	2100      	movs	r1, #0
 80112ca:	2d01      	cmp	r5, #1
 80112cc:	f300 809d 	bgt.w	801140a <__kernel_rem_pio2+0x66a>
 80112d0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80112d4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 80112d8:	f1bb 0f00 	cmp.w	fp, #0
 80112dc:	f040 809b 	bne.w	8011416 <__kernel_rem_pio2+0x676>
 80112e0:	9b01      	ldr	r3, [sp, #4]
 80112e2:	e9c3 5600 	strd	r5, r6, [r3]
 80112e6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80112ea:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80112ee:	e7ca      	b.n	8011286 <__kernel_rem_pio2+0x4e6>
 80112f0:	3408      	adds	r4, #8
 80112f2:	ab4a      	add	r3, sp, #296	; 0x128
 80112f4:	441c      	add	r4, r3
 80112f6:	462e      	mov	r6, r5
 80112f8:	2000      	movs	r0, #0
 80112fa:	2100      	movs	r1, #0
 80112fc:	2e00      	cmp	r6, #0
 80112fe:	da36      	bge.n	801136e <__kernel_rem_pio2+0x5ce>
 8011300:	f1bb 0f00 	cmp.w	fp, #0
 8011304:	d039      	beq.n	801137a <__kernel_rem_pio2+0x5da>
 8011306:	4602      	mov	r2, r0
 8011308:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801130c:	9c01      	ldr	r4, [sp, #4]
 801130e:	e9c4 2300 	strd	r2, r3, [r4]
 8011312:	4602      	mov	r2, r0
 8011314:	460b      	mov	r3, r1
 8011316:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 801131a:	f7ee ffc5 	bl	80002a8 <__aeabi_dsub>
 801131e:	ae4c      	add	r6, sp, #304	; 0x130
 8011320:	2401      	movs	r4, #1
 8011322:	42a5      	cmp	r5, r4
 8011324:	da2c      	bge.n	8011380 <__kernel_rem_pio2+0x5e0>
 8011326:	f1bb 0f00 	cmp.w	fp, #0
 801132a:	d002      	beq.n	8011332 <__kernel_rem_pio2+0x592>
 801132c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011330:	4619      	mov	r1, r3
 8011332:	9b01      	ldr	r3, [sp, #4]
 8011334:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8011338:	e7a5      	b.n	8011286 <__kernel_rem_pio2+0x4e6>
 801133a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 801133e:	eb0d 0403 	add.w	r4, sp, r3
 8011342:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8011346:	2000      	movs	r0, #0
 8011348:	2100      	movs	r1, #0
 801134a:	2d00      	cmp	r5, #0
 801134c:	da09      	bge.n	8011362 <__kernel_rem_pio2+0x5c2>
 801134e:	f1bb 0f00 	cmp.w	fp, #0
 8011352:	d002      	beq.n	801135a <__kernel_rem_pio2+0x5ba>
 8011354:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011358:	4619      	mov	r1, r3
 801135a:	9b01      	ldr	r3, [sp, #4]
 801135c:	e9c3 0100 	strd	r0, r1, [r3]
 8011360:	e791      	b.n	8011286 <__kernel_rem_pio2+0x4e6>
 8011362:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011366:	f7ee ffa1 	bl	80002ac <__adddf3>
 801136a:	3d01      	subs	r5, #1
 801136c:	e7ed      	b.n	801134a <__kernel_rem_pio2+0x5aa>
 801136e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011372:	f7ee ff9b 	bl	80002ac <__adddf3>
 8011376:	3e01      	subs	r6, #1
 8011378:	e7c0      	b.n	80112fc <__kernel_rem_pio2+0x55c>
 801137a:	4602      	mov	r2, r0
 801137c:	460b      	mov	r3, r1
 801137e:	e7c5      	b.n	801130c <__kernel_rem_pio2+0x56c>
 8011380:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8011384:	f7ee ff92 	bl	80002ac <__adddf3>
 8011388:	3401      	adds	r4, #1
 801138a:	e7ca      	b.n	8011322 <__kernel_rem_pio2+0x582>
 801138c:	e9da 8900 	ldrd	r8, r9, [sl]
 8011390:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8011394:	9b02      	ldr	r3, [sp, #8]
 8011396:	3b01      	subs	r3, #1
 8011398:	9302      	str	r3, [sp, #8]
 801139a:	4632      	mov	r2, r6
 801139c:	463b      	mov	r3, r7
 801139e:	4640      	mov	r0, r8
 80113a0:	4649      	mov	r1, r9
 80113a2:	f7ee ff83 	bl	80002ac <__adddf3>
 80113a6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80113aa:	4602      	mov	r2, r0
 80113ac:	460b      	mov	r3, r1
 80113ae:	4640      	mov	r0, r8
 80113b0:	4649      	mov	r1, r9
 80113b2:	f7ee ff79 	bl	80002a8 <__aeabi_dsub>
 80113b6:	4632      	mov	r2, r6
 80113b8:	463b      	mov	r3, r7
 80113ba:	f7ee ff77 	bl	80002ac <__adddf3>
 80113be:	ed9d 7b08 	vldr	d7, [sp, #32]
 80113c2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80113c6:	ed8a 7b00 	vstr	d7, [sl]
 80113ca:	e76e      	b.n	80112aa <__kernel_rem_pio2+0x50a>
 80113cc:	e9d4 8900 	ldrd	r8, r9, [r4]
 80113d0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80113d4:	4640      	mov	r0, r8
 80113d6:	4632      	mov	r2, r6
 80113d8:	463b      	mov	r3, r7
 80113da:	4649      	mov	r1, r9
 80113dc:	f7ee ff66 	bl	80002ac <__adddf3>
 80113e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80113e4:	4602      	mov	r2, r0
 80113e6:	460b      	mov	r3, r1
 80113e8:	4640      	mov	r0, r8
 80113ea:	4649      	mov	r1, r9
 80113ec:	f7ee ff5c 	bl	80002a8 <__aeabi_dsub>
 80113f0:	4632      	mov	r2, r6
 80113f2:	463b      	mov	r3, r7
 80113f4:	f7ee ff5a 	bl	80002ac <__adddf3>
 80113f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80113fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011400:	ed84 7b00 	vstr	d7, [r4]
 8011404:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011408:	e755      	b.n	80112b6 <__kernel_rem_pio2+0x516>
 801140a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801140e:	f7ee ff4d 	bl	80002ac <__adddf3>
 8011412:	3d01      	subs	r5, #1
 8011414:	e759      	b.n	80112ca <__kernel_rem_pio2+0x52a>
 8011416:	9b01      	ldr	r3, [sp, #4]
 8011418:	9a01      	ldr	r2, [sp, #4]
 801141a:	601d      	str	r5, [r3, #0]
 801141c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8011420:	605c      	str	r4, [r3, #4]
 8011422:	609f      	str	r7, [r3, #8]
 8011424:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8011428:	60d3      	str	r3, [r2, #12]
 801142a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801142e:	6110      	str	r0, [r2, #16]
 8011430:	6153      	str	r3, [r2, #20]
 8011432:	e728      	b.n	8011286 <__kernel_rem_pio2+0x4e6>
 8011434:	41700000 	.word	0x41700000
 8011438:	3e700000 	.word	0x3e700000
 801143c:	00000000 	.word	0x00000000

08011440 <__kernel_sin>:
 8011440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011444:	ed2d 8b04 	vpush	{d8-d9}
 8011448:	eeb0 8a41 	vmov.f32	s16, s2
 801144c:	eef0 8a61 	vmov.f32	s17, s3
 8011450:	ec55 4b10 	vmov	r4, r5, d0
 8011454:	b083      	sub	sp, #12
 8011456:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801145a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801145e:	9001      	str	r0, [sp, #4]
 8011460:	da06      	bge.n	8011470 <__kernel_sin+0x30>
 8011462:	ee10 0a10 	vmov	r0, s0
 8011466:	4629      	mov	r1, r5
 8011468:	f7ef fb86 	bl	8000b78 <__aeabi_d2iz>
 801146c:	2800      	cmp	r0, #0
 801146e:	d051      	beq.n	8011514 <__kernel_sin+0xd4>
 8011470:	4622      	mov	r2, r4
 8011472:	462b      	mov	r3, r5
 8011474:	4620      	mov	r0, r4
 8011476:	4629      	mov	r1, r5
 8011478:	f7ef f8ce 	bl	8000618 <__aeabi_dmul>
 801147c:	4682      	mov	sl, r0
 801147e:	468b      	mov	fp, r1
 8011480:	4602      	mov	r2, r0
 8011482:	460b      	mov	r3, r1
 8011484:	4620      	mov	r0, r4
 8011486:	4629      	mov	r1, r5
 8011488:	f7ef f8c6 	bl	8000618 <__aeabi_dmul>
 801148c:	a341      	add	r3, pc, #260	; (adr r3, 8011594 <__kernel_sin+0x154>)
 801148e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011492:	4680      	mov	r8, r0
 8011494:	4689      	mov	r9, r1
 8011496:	4650      	mov	r0, sl
 8011498:	4659      	mov	r1, fp
 801149a:	f7ef f8bd 	bl	8000618 <__aeabi_dmul>
 801149e:	a33f      	add	r3, pc, #252	; (adr r3, 801159c <__kernel_sin+0x15c>)
 80114a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114a4:	f7ee ff00 	bl	80002a8 <__aeabi_dsub>
 80114a8:	4652      	mov	r2, sl
 80114aa:	465b      	mov	r3, fp
 80114ac:	f7ef f8b4 	bl	8000618 <__aeabi_dmul>
 80114b0:	a33c      	add	r3, pc, #240	; (adr r3, 80115a4 <__kernel_sin+0x164>)
 80114b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114b6:	f7ee fef9 	bl	80002ac <__adddf3>
 80114ba:	4652      	mov	r2, sl
 80114bc:	465b      	mov	r3, fp
 80114be:	f7ef f8ab 	bl	8000618 <__aeabi_dmul>
 80114c2:	a33a      	add	r3, pc, #232	; (adr r3, 80115ac <__kernel_sin+0x16c>)
 80114c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114c8:	f7ee feee 	bl	80002a8 <__aeabi_dsub>
 80114cc:	4652      	mov	r2, sl
 80114ce:	465b      	mov	r3, fp
 80114d0:	f7ef f8a2 	bl	8000618 <__aeabi_dmul>
 80114d4:	a337      	add	r3, pc, #220	; (adr r3, 80115b4 <__kernel_sin+0x174>)
 80114d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114da:	f7ee fee7 	bl	80002ac <__adddf3>
 80114de:	9b01      	ldr	r3, [sp, #4]
 80114e0:	4606      	mov	r6, r0
 80114e2:	460f      	mov	r7, r1
 80114e4:	b9eb      	cbnz	r3, 8011522 <__kernel_sin+0xe2>
 80114e6:	4602      	mov	r2, r0
 80114e8:	460b      	mov	r3, r1
 80114ea:	4650      	mov	r0, sl
 80114ec:	4659      	mov	r1, fp
 80114ee:	f7ef f893 	bl	8000618 <__aeabi_dmul>
 80114f2:	a325      	add	r3, pc, #148	; (adr r3, 8011588 <__kernel_sin+0x148>)
 80114f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114f8:	f7ee fed6 	bl	80002a8 <__aeabi_dsub>
 80114fc:	4642      	mov	r2, r8
 80114fe:	464b      	mov	r3, r9
 8011500:	f7ef f88a 	bl	8000618 <__aeabi_dmul>
 8011504:	4602      	mov	r2, r0
 8011506:	460b      	mov	r3, r1
 8011508:	4620      	mov	r0, r4
 801150a:	4629      	mov	r1, r5
 801150c:	f7ee fece 	bl	80002ac <__adddf3>
 8011510:	4604      	mov	r4, r0
 8011512:	460d      	mov	r5, r1
 8011514:	ec45 4b10 	vmov	d0, r4, r5
 8011518:	b003      	add	sp, #12
 801151a:	ecbd 8b04 	vpop	{d8-d9}
 801151e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011522:	4b1b      	ldr	r3, [pc, #108]	; (8011590 <__kernel_sin+0x150>)
 8011524:	ec51 0b18 	vmov	r0, r1, d8
 8011528:	2200      	movs	r2, #0
 801152a:	f7ef f875 	bl	8000618 <__aeabi_dmul>
 801152e:	4632      	mov	r2, r6
 8011530:	ec41 0b19 	vmov	d9, r0, r1
 8011534:	463b      	mov	r3, r7
 8011536:	4640      	mov	r0, r8
 8011538:	4649      	mov	r1, r9
 801153a:	f7ef f86d 	bl	8000618 <__aeabi_dmul>
 801153e:	4602      	mov	r2, r0
 8011540:	460b      	mov	r3, r1
 8011542:	ec51 0b19 	vmov	r0, r1, d9
 8011546:	f7ee feaf 	bl	80002a8 <__aeabi_dsub>
 801154a:	4652      	mov	r2, sl
 801154c:	465b      	mov	r3, fp
 801154e:	f7ef f863 	bl	8000618 <__aeabi_dmul>
 8011552:	ec53 2b18 	vmov	r2, r3, d8
 8011556:	f7ee fea7 	bl	80002a8 <__aeabi_dsub>
 801155a:	a30b      	add	r3, pc, #44	; (adr r3, 8011588 <__kernel_sin+0x148>)
 801155c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011560:	4606      	mov	r6, r0
 8011562:	460f      	mov	r7, r1
 8011564:	4640      	mov	r0, r8
 8011566:	4649      	mov	r1, r9
 8011568:	f7ef f856 	bl	8000618 <__aeabi_dmul>
 801156c:	4602      	mov	r2, r0
 801156e:	460b      	mov	r3, r1
 8011570:	4630      	mov	r0, r6
 8011572:	4639      	mov	r1, r7
 8011574:	f7ee fe9a 	bl	80002ac <__adddf3>
 8011578:	4602      	mov	r2, r0
 801157a:	460b      	mov	r3, r1
 801157c:	4620      	mov	r0, r4
 801157e:	4629      	mov	r1, r5
 8011580:	f7ee fe92 	bl	80002a8 <__aeabi_dsub>
 8011584:	e7c4      	b.n	8011510 <__kernel_sin+0xd0>
 8011586:	bf00      	nop
 8011588:	55555549 	.word	0x55555549
 801158c:	3fc55555 	.word	0x3fc55555
 8011590:	3fe00000 	.word	0x3fe00000
 8011594:	5acfd57c 	.word	0x5acfd57c
 8011598:	3de5d93a 	.word	0x3de5d93a
 801159c:	8a2b9ceb 	.word	0x8a2b9ceb
 80115a0:	3e5ae5e6 	.word	0x3e5ae5e6
 80115a4:	57b1fe7d 	.word	0x57b1fe7d
 80115a8:	3ec71de3 	.word	0x3ec71de3
 80115ac:	19c161d5 	.word	0x19c161d5
 80115b0:	3f2a01a0 	.word	0x3f2a01a0
 80115b4:	1110f8a6 	.word	0x1110f8a6
 80115b8:	3f811111 	.word	0x3f811111

080115bc <fabs>:
 80115bc:	ec51 0b10 	vmov	r0, r1, d0
 80115c0:	ee10 2a10 	vmov	r2, s0
 80115c4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80115c8:	ec43 2b10 	vmov	d0, r2, r3
 80115cc:	4770      	bx	lr
	...

080115d0 <floor>:
 80115d0:	ec51 0b10 	vmov	r0, r1, d0
 80115d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115d8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80115dc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80115e0:	2e13      	cmp	r6, #19
 80115e2:	ee10 5a10 	vmov	r5, s0
 80115e6:	ee10 8a10 	vmov	r8, s0
 80115ea:	460c      	mov	r4, r1
 80115ec:	dc32      	bgt.n	8011654 <floor+0x84>
 80115ee:	2e00      	cmp	r6, #0
 80115f0:	da14      	bge.n	801161c <floor+0x4c>
 80115f2:	a333      	add	r3, pc, #204	; (adr r3, 80116c0 <floor+0xf0>)
 80115f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115f8:	f7ee fe58 	bl	80002ac <__adddf3>
 80115fc:	2200      	movs	r2, #0
 80115fe:	2300      	movs	r3, #0
 8011600:	f7ef fa9a 	bl	8000b38 <__aeabi_dcmpgt>
 8011604:	b138      	cbz	r0, 8011616 <floor+0x46>
 8011606:	2c00      	cmp	r4, #0
 8011608:	da57      	bge.n	80116ba <floor+0xea>
 801160a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801160e:	431d      	orrs	r5, r3
 8011610:	d001      	beq.n	8011616 <floor+0x46>
 8011612:	4c2d      	ldr	r4, [pc, #180]	; (80116c8 <floor+0xf8>)
 8011614:	2500      	movs	r5, #0
 8011616:	4621      	mov	r1, r4
 8011618:	4628      	mov	r0, r5
 801161a:	e025      	b.n	8011668 <floor+0x98>
 801161c:	4f2b      	ldr	r7, [pc, #172]	; (80116cc <floor+0xfc>)
 801161e:	4137      	asrs	r7, r6
 8011620:	ea01 0307 	and.w	r3, r1, r7
 8011624:	4303      	orrs	r3, r0
 8011626:	d01f      	beq.n	8011668 <floor+0x98>
 8011628:	a325      	add	r3, pc, #148	; (adr r3, 80116c0 <floor+0xf0>)
 801162a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801162e:	f7ee fe3d 	bl	80002ac <__adddf3>
 8011632:	2200      	movs	r2, #0
 8011634:	2300      	movs	r3, #0
 8011636:	f7ef fa7f 	bl	8000b38 <__aeabi_dcmpgt>
 801163a:	2800      	cmp	r0, #0
 801163c:	d0eb      	beq.n	8011616 <floor+0x46>
 801163e:	2c00      	cmp	r4, #0
 8011640:	bfbe      	ittt	lt
 8011642:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8011646:	fa43 f606 	asrlt.w	r6, r3, r6
 801164a:	19a4      	addlt	r4, r4, r6
 801164c:	ea24 0407 	bic.w	r4, r4, r7
 8011650:	2500      	movs	r5, #0
 8011652:	e7e0      	b.n	8011616 <floor+0x46>
 8011654:	2e33      	cmp	r6, #51	; 0x33
 8011656:	dd0b      	ble.n	8011670 <floor+0xa0>
 8011658:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801165c:	d104      	bne.n	8011668 <floor+0x98>
 801165e:	ee10 2a10 	vmov	r2, s0
 8011662:	460b      	mov	r3, r1
 8011664:	f7ee fe22 	bl	80002ac <__adddf3>
 8011668:	ec41 0b10 	vmov	d0, r0, r1
 801166c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011670:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8011674:	f04f 33ff 	mov.w	r3, #4294967295
 8011678:	fa23 f707 	lsr.w	r7, r3, r7
 801167c:	4207      	tst	r7, r0
 801167e:	d0f3      	beq.n	8011668 <floor+0x98>
 8011680:	a30f      	add	r3, pc, #60	; (adr r3, 80116c0 <floor+0xf0>)
 8011682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011686:	f7ee fe11 	bl	80002ac <__adddf3>
 801168a:	2200      	movs	r2, #0
 801168c:	2300      	movs	r3, #0
 801168e:	f7ef fa53 	bl	8000b38 <__aeabi_dcmpgt>
 8011692:	2800      	cmp	r0, #0
 8011694:	d0bf      	beq.n	8011616 <floor+0x46>
 8011696:	2c00      	cmp	r4, #0
 8011698:	da02      	bge.n	80116a0 <floor+0xd0>
 801169a:	2e14      	cmp	r6, #20
 801169c:	d103      	bne.n	80116a6 <floor+0xd6>
 801169e:	3401      	adds	r4, #1
 80116a0:	ea25 0507 	bic.w	r5, r5, r7
 80116a4:	e7b7      	b.n	8011616 <floor+0x46>
 80116a6:	2301      	movs	r3, #1
 80116a8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80116ac:	fa03 f606 	lsl.w	r6, r3, r6
 80116b0:	4435      	add	r5, r6
 80116b2:	4545      	cmp	r5, r8
 80116b4:	bf38      	it	cc
 80116b6:	18e4      	addcc	r4, r4, r3
 80116b8:	e7f2      	b.n	80116a0 <floor+0xd0>
 80116ba:	2500      	movs	r5, #0
 80116bc:	462c      	mov	r4, r5
 80116be:	e7aa      	b.n	8011616 <floor+0x46>
 80116c0:	8800759c 	.word	0x8800759c
 80116c4:	7e37e43c 	.word	0x7e37e43c
 80116c8:	bff00000 	.word	0xbff00000
 80116cc:	000fffff 	.word	0x000fffff

080116d0 <scalbn>:
 80116d0:	b570      	push	{r4, r5, r6, lr}
 80116d2:	ec55 4b10 	vmov	r4, r5, d0
 80116d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80116da:	4606      	mov	r6, r0
 80116dc:	462b      	mov	r3, r5
 80116de:	b99a      	cbnz	r2, 8011708 <scalbn+0x38>
 80116e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80116e4:	4323      	orrs	r3, r4
 80116e6:	d036      	beq.n	8011756 <scalbn+0x86>
 80116e8:	4b39      	ldr	r3, [pc, #228]	; (80117d0 <scalbn+0x100>)
 80116ea:	4629      	mov	r1, r5
 80116ec:	ee10 0a10 	vmov	r0, s0
 80116f0:	2200      	movs	r2, #0
 80116f2:	f7ee ff91 	bl	8000618 <__aeabi_dmul>
 80116f6:	4b37      	ldr	r3, [pc, #220]	; (80117d4 <scalbn+0x104>)
 80116f8:	429e      	cmp	r6, r3
 80116fa:	4604      	mov	r4, r0
 80116fc:	460d      	mov	r5, r1
 80116fe:	da10      	bge.n	8011722 <scalbn+0x52>
 8011700:	a32b      	add	r3, pc, #172	; (adr r3, 80117b0 <scalbn+0xe0>)
 8011702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011706:	e03a      	b.n	801177e <scalbn+0xae>
 8011708:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801170c:	428a      	cmp	r2, r1
 801170e:	d10c      	bne.n	801172a <scalbn+0x5a>
 8011710:	ee10 2a10 	vmov	r2, s0
 8011714:	4620      	mov	r0, r4
 8011716:	4629      	mov	r1, r5
 8011718:	f7ee fdc8 	bl	80002ac <__adddf3>
 801171c:	4604      	mov	r4, r0
 801171e:	460d      	mov	r5, r1
 8011720:	e019      	b.n	8011756 <scalbn+0x86>
 8011722:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011726:	460b      	mov	r3, r1
 8011728:	3a36      	subs	r2, #54	; 0x36
 801172a:	4432      	add	r2, r6
 801172c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011730:	428a      	cmp	r2, r1
 8011732:	dd08      	ble.n	8011746 <scalbn+0x76>
 8011734:	2d00      	cmp	r5, #0
 8011736:	a120      	add	r1, pc, #128	; (adr r1, 80117b8 <scalbn+0xe8>)
 8011738:	e9d1 0100 	ldrd	r0, r1, [r1]
 801173c:	da1c      	bge.n	8011778 <scalbn+0xa8>
 801173e:	a120      	add	r1, pc, #128	; (adr r1, 80117c0 <scalbn+0xf0>)
 8011740:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011744:	e018      	b.n	8011778 <scalbn+0xa8>
 8011746:	2a00      	cmp	r2, #0
 8011748:	dd08      	ble.n	801175c <scalbn+0x8c>
 801174a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801174e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011752:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011756:	ec45 4b10 	vmov	d0, r4, r5
 801175a:	bd70      	pop	{r4, r5, r6, pc}
 801175c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011760:	da19      	bge.n	8011796 <scalbn+0xc6>
 8011762:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011766:	429e      	cmp	r6, r3
 8011768:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801176c:	dd0a      	ble.n	8011784 <scalbn+0xb4>
 801176e:	a112      	add	r1, pc, #72	; (adr r1, 80117b8 <scalbn+0xe8>)
 8011770:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011774:	2b00      	cmp	r3, #0
 8011776:	d1e2      	bne.n	801173e <scalbn+0x6e>
 8011778:	a30f      	add	r3, pc, #60	; (adr r3, 80117b8 <scalbn+0xe8>)
 801177a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801177e:	f7ee ff4b 	bl	8000618 <__aeabi_dmul>
 8011782:	e7cb      	b.n	801171c <scalbn+0x4c>
 8011784:	a10a      	add	r1, pc, #40	; (adr r1, 80117b0 <scalbn+0xe0>)
 8011786:	e9d1 0100 	ldrd	r0, r1, [r1]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d0b8      	beq.n	8011700 <scalbn+0x30>
 801178e:	a10e      	add	r1, pc, #56	; (adr r1, 80117c8 <scalbn+0xf8>)
 8011790:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011794:	e7b4      	b.n	8011700 <scalbn+0x30>
 8011796:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801179a:	3236      	adds	r2, #54	; 0x36
 801179c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80117a0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80117a4:	4620      	mov	r0, r4
 80117a6:	4b0c      	ldr	r3, [pc, #48]	; (80117d8 <scalbn+0x108>)
 80117a8:	2200      	movs	r2, #0
 80117aa:	e7e8      	b.n	801177e <scalbn+0xae>
 80117ac:	f3af 8000 	nop.w
 80117b0:	c2f8f359 	.word	0xc2f8f359
 80117b4:	01a56e1f 	.word	0x01a56e1f
 80117b8:	8800759c 	.word	0x8800759c
 80117bc:	7e37e43c 	.word	0x7e37e43c
 80117c0:	8800759c 	.word	0x8800759c
 80117c4:	fe37e43c 	.word	0xfe37e43c
 80117c8:	c2f8f359 	.word	0xc2f8f359
 80117cc:	81a56e1f 	.word	0x81a56e1f
 80117d0:	43500000 	.word	0x43500000
 80117d4:	ffff3cb0 	.word	0xffff3cb0
 80117d8:	3c900000 	.word	0x3c900000

080117dc <_init>:
 80117dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80117de:	bf00      	nop
 80117e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80117e2:	bc08      	pop	{r3}
 80117e4:	469e      	mov	lr, r3
 80117e6:	4770      	bx	lr

080117e8 <_fini>:
 80117e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80117ea:	bf00      	nop
 80117ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80117ee:	bc08      	pop	{r3}
 80117f0:	469e      	mov	lr, r3
 80117f2:	4770      	bx	lr
