// Seed: 2190954038
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output wand id_3
);
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output wire id_2
);
  reg
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20;
  assign id_13 = 1'b0;
  reg id_21;
  initial id_15 <= id_21;
  module_0(
      id_0, id_1, id_1, id_0
  );
endmodule
