$date
	Fri Jun 03 03:10:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_add $end
$scope module here $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var wire 7 # carry [6:0] $end
$var wire 8 $ c [7:0] $end
$scope module s1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( z $end
$upscope $end
$scope module s2 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + cin $end
$var wire 1 , co $end
$var wire 1 - z $end
$upscope $end
$scope module s3 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 cin $end
$var wire 1 1 co $end
$var wire 1 2 z $end
$upscope $end
$scope module s4 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 cin $end
$var wire 1 6 co $end
$var wire 1 7 z $end
$upscope $end
$scope module s5 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : cin $end
$var wire 1 ; co $end
$var wire 1 < z $end
$upscope $end
$scope module s6 $end
$var wire 1 = a $end
$var wire 1 > b $end
$var wire 1 ? cin $end
$var wire 1 @ co $end
$var wire 1 A z $end
$upscope $end
$scope module s7 $end
$var wire 1 B a $end
$var wire 1 C b $end
$var wire 1 D cin $end
$var wire 1 E co $end
$var wire 1 F z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
bx $
bx #
bx "
bx !
$end
#20
02
17
0<
1A
0F
0-
00
15
0:
1?
0D
0+
0,
11
06
1;
0@
1E
b10101000 $
0(
b1010100 #
0'
0&
0*
1/
04
19
0>
1C
0%
0)
1.
03
18
0=
1B
b1010100 "
b1010100 !
#40
