
Efinix Static Timing Analysis Report
Version: 2023.1.150
Date: Mon Feb 26 18:35:00 2024

Copyright (C) 2013 - 2023  Inc. All rights reserved.

Top-level Entity Name: periplex_apb

SDC Filename: Not Specified

Timing Model: C4
	temperature : 0C to 85C
	voltage : 1.2V +/-50mV
	speedgrade : 4
	technology : s40ll
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name  Period (ns)  Frequency (MHz)   Waveform      Targets
  clock_w       1.000        1000.000     {0.000 0.500}  {clock_w}

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
  clock_w       4.821        207.426         (R-R)

Geomean max period: 4.821

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
    clock_w          clock_w           1.000            -3.821           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
    clock_w          clock_w           0.000            0.307            (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (clock_w vs clock_w)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : bb~FF|CLK                            
Path End      : ii[23]~FF|CE                         
Launch Clock  : clock_w (RISE)                       
Capture Clock : clock_w (RISE)                       
Slack         : -3.821 (required time - arrival time)
Delay         : 4.244                                

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  4.701
---------------------------------------
End-of-path arrival time       : 10.011

Constraint                     : 1.000
+ Capture Clock Path Delay     : 5.310
- Clock Uncertainty            : 0.120
--------------------------------------
End-of-path required time      : 6.190

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
clock_w         inpad        0.000             0.000               0       (0,318)  
clock_w         inpad        0.200             0.200               2       (0,318)  
clock_w         net          0.320             0.520               2       (0,318)  
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I     gbuf         4.790             5.310               2       (1,318)  
CLKBUF__0|O     gbuf         0.000             5.310             177       (1,318)  
clock_w~O       net          0.000             5.310             177       (1,318)  
bb~FF|CLK       ff           0.000             5.310             177       (136,112)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
bb~FF|Q              ff          0.282             0.282               6       (136,112)
bb                   net         0.604             0.886               6       (136,112)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__1140|in[0]      lut         0.000             0.886               6       (136,109)
LUT__1140|out        lut         0.000             0.886               4       (136,109)
n708                 net         0.497             1.383               4       (136,109)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__1141|in[2]      lut         0.000             1.383               4       (134,109)
LUT__1141|out        lut         0.000             1.383               3       (134,109)
apb_slave1/n17       net         0.597             1.980               2       (134,109)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__1142|in[1]      lut         0.000             1.980               3       (134,115)
LUT__1142|out        lut         0.000             1.980               6       (134,115)
n709                 net         0.546             2.526               6       (134,115)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__1148|in[3]      lut         0.000             2.526               6       (129,115)
LUT__1148|out        lut         0.000             2.526              12       (129,115)
apb_slave1/n995      net         1.026             3.552              12       (129,115)
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__1153|in[1]      lut         0.000             3.552              12       (132,107)
LUT__1153|out        lut         0.000             3.552               9       (132,107)
apb_slave1/n1027     net         0.974             4.526               9       (132,107)
   Routing elements:
      Manhattan distance of X:2, Y:0
ii[23]~FF|CE         ff          0.175             4.701               9       (134,107)

Capture Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clock_w          inpad        0.000             0.000               0       (0,318)  
clock_w          inpad        0.200             0.200               2       (0,318)  
clock_w          net          0.320             0.520               2       (0,318)  
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I      gbuf         4.790             5.310               2       (1,318)  
CLKBUF__0|O      gbuf         0.000             5.310             177       (1,318)  
clock_w~O        net          0.000             5.310             177       (1,318)  
ii[23]~FF|CLK    ff           0.000             5.310             177       (134,107)

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (clock_w vs clock_w)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : uarttx_1/r_Clock_Count[0]~FF|CLK    
Path End      : uarttx_1/r_Clock_Count[0]~FF|D      
Launch Clock  : clock_w (RISE)                      
Capture Clock : clock_w (RISE)                      
Slack         : 0.307 (arrival time - required time)
Delay         : 0.226                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
clock_w                             inpad        0.000             0.000               0       (0,318)  
clock_w                             inpad        0.100             0.100               2       (0,318)  
clock_w                             net          0.160             0.260               2       (0,318)  
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                         gbuf         2.395             2.655               2       (1,318)  
CLKBUF__0|O                         gbuf         0.000             2.655             177       (1,318)  
clock_w~O                           net          0.000             2.655             177       (1,318)  
uarttx_1/r_Clock_Count[0]~FF|CLK    ff           0.000             2.655             177       (120,110)

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
uarttx_1/r_Clock_Count[0]~FF|Q     ff          0.141             0.141              4        (120,110)
uarttx_1/r_Clock_Count[0]          net         0.226             0.367              4        (120,110)
LUT__1202|in[3]                    lut         0.000             0.367              4        (120,110)
LUT__1202|out                      lut         0.000             0.367              2        (120,110)
uarttx_1/r_Clock_Count[0]~FF|D     ff          0.000             0.367              2        (120,110)

Capture Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
clock_w                             inpad        0.000             0.000               0       (0,318)  
clock_w                             inpad        0.100             0.100               2       (0,318)  
clock_w                             net          0.160             0.260               2       (0,318)  
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                         gbuf         2.395             2.655               2       (1,318)  
CLKBUF__0|O                         gbuf         0.000             2.655             177       (1,318)  
clock_w~O                           net          0.000             2.655             177       (1,318)  
uarttx_1/r_Clock_Count[0]~FF|CLK    ff           0.000             2.655             177       (120,110)

---------- Path Details for Min Critical Paths (end) ---------------

