Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi.v" into library work
Parsing module <spi>.
Analyzing Verilog file "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi_interface.v" into library work
Parsing module <spi_interface>.
Analyzing Verilog file "C:\Company\GitProject\rarchhazi\spi_rom_proba\amba.v" into library work
Parsing module <amba>.
Analyzing Verilog file "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" into library work
Parsing module <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_module>.
WARNING:HDLCompiler:872 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" Line 55: Using initial value of amba_reg_select since it is never assigned

Elaborating module <spi_interface>.

Elaborating module <spi>.
WARNING:HDLCompiler:413 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi.v" Line 95: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi_interface.v" Line 46: Assignment to mosi ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi_interface.v" Line 49: Size mismatch in connection of port <freq>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" Line 47: Assignment to miso ignored, since the identifier is never used

Elaborating module <amba>.
WARNING:HDLCompiler:1499 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\amba.v" Line 21: Empty module <amba> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v".
WARNING:Xst:647 - Input <miso> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" line 36: Output port <amba_dout> of the instance <interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" line 36: Output port <miso> of the instance <interface> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mosi> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <top_module> synthesized.

Synthesizing Unit <spi_interface>.
    Related source file is "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi_interface.v".
WARNING:Xst:647 - Input <mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi_interface.v" line 41: Output port <mosi> of the instance <spi> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <miso> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ena>.
    Found 2-bit register for signal <reg_state>.
    Found 8-bit register for signal <reg_command>.
    Found 24-bit register for signal <reg_address>.
    Found 32-bit register for signal <reg_data_in>.
    Found 32-bit register for signal <reg_data_out>.
    Found 32-bit register for signal <reg_spi_data_in>.
    Found finite state machine <FSM_0> for signal <reg_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (falling_edge)                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <cntr<7:0>> (without init value) have a constant value of 0 in block <spi_interface>.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <spi_interface> synthesized.

Synthesizing Unit <spi>.
    Related source file is "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi.v".
WARNING:Xst:647 - Input <freq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <cntr>.
    Found 1-bit register for signal <sck_reg>.
    Found 1-bit register for signal <cs_reg>.
    Found 32-bit register for signal <shr_miso>.
    Found 33-bit register for signal <shr_mosi>.
    Found 1-bit register for signal <frq>.
    Found 1-bit adder for signal <frq_PWR_3_o_add_3_OUT<0>> created at line 24.
    Found 11-bit adder for signal <cntr[10]_GND_3_o_add_7_OUT> created at line 33.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    WARNING:Xst:2404 -  FFs/Latches <transfer_end<1:4>> (without init value) have a constant value of 0 in block <spi>.
    WARNING:Xst:2404 -  FFs/Latches <transfer_end<4:10>> (without init value) have a constant value of 1 in block <spi>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred   1 Multiplexer(s).
Unit <spi> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 1-bit adder                                           : 1
 11-bit adder                                          : 1
# Registers                                            : 11
 1-bit register                                        : 4
 11-bit register                                       : 1
 32-bit register                                       : 5
 33-bit register                                       : 1
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 1
 33-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <reg_command_0> in Unit <interface> is equivalent to the following FF/Latch, which will be removed : <reg_command_1> 
INFO:Xst:2261 - The FF/Latch <reg_command_2> in Unit <interface> is equivalent to the following 5 FFs/Latches, which will be removed : <reg_command_3> <reg_command_4> <reg_command_5> <reg_command_6> <reg_command_7> 
WARNING:Xst:1710 - FF/Latch <reg_command_2> (without init value) has a constant value of 0 in block <interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reg_address_0> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_1> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_2> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_3> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_4> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_5> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_6> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_7> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_8> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_9> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_10> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_11> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_12> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_13> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_14> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_15> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_16> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_17> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_18> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_19> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_20> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_21> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_22> of sequential type is unconnected in block <interface>.
WARNING:Xst:2677 - Node <reg_address_23> of sequential type is unconnected in block <interface>.
WARNING:Xst:2404 -  FFs/Latches <reg_command,reg_address<0:25>> (without init value) have a constant value of 0 in block <spi_interface>.

Synthesizing (advanced) Unit <spi>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
The following registers are absorbed into counter <frq>: 1 register on signal <frq>.
Unit <spi> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 1-bit up counter                                      : 1
 11-bit up counter                                     : 1
# Registers                                            : 190
 Flip-Flops                                            : 190
# Multiplexers                                         : 1
 33-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <reg_data_in_28> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_29> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_30> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_31> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_25> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_24> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_23> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_22> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_21> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_20> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_19> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_18> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_17> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_16> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_15> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_14> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_13> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_12> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_11> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_10> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_9> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_8> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_7> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_6> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_5> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_4> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_3> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_command,reg_address_2> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_0> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_1> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_2> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_3> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_4> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_5> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_6> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_7> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_8> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_9> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_10> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_11> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_12> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_13> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_14> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_15> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_16> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_17> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_18> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_19> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_20> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_21> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_22> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_23> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_24> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_25> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_26> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_in_27> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_spi_data_in_31> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_30> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_29> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_28> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_27> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_26> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_23> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_22> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_21> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_20> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_19> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_18> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_17> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_16> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_15> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_14> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_13> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_12> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_11> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_10> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_9> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_8> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_7> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_6> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_5> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_4> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_3> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_2> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_1> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_0> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shr_miso_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_2> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_3> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_2> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_3> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_4> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_5> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_4> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_6> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_5> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_7> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_6> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_7> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_8> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_9> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_8> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_10> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_9> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_11> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_10> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_12> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_11> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_13> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_12> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_14> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_13> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_15> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_14> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_15> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_16> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_17> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_16> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_18> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_17> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_19> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_18> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_19> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_20> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_20> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_21> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_21> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_22> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_23> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_22> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_24> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_23> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_24> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_25> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_26> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_25> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_26> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_27> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_27> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_28> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_29> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_28> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_29> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_30> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_30> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_31> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_31> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <reg_command,reg_address_1> in Unit <spi_interface> is equivalent to the following FF/Latch, which will be removed : <reg_command,reg_address_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <interface/FSM_0> on signal <reg_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <shr_mosi_23> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_22> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_21> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_20> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_19> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_18> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_17> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_16> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_15> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_14> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_13> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_12> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_11> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_10> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_9> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_8> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_7> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_6> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_5> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_4> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_3> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_2> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_module> ...

Optimizing unit <spi_interface> ...

Optimizing unit <spi> ...
WARNING:Xst:2677 - Node <interface/reg_data_out_31> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_30> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_29> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_28> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_27> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_26> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_25> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_24> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_23> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_22> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_21> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_20> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_19> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_18> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_17> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_16> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_15> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_14> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_13> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_12> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_11> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_10> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_9> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_8> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_7> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_6> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_5> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_2> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_1> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_data_out_0> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_spi_data_in_25> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/reg_spi_data_in_24> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/spi/sck_reg> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/spi/shr_mosi_32> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/spi/shr_mosi_31> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/spi/shr_mosi_30> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/spi/shr_mosi_29> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/spi/shr_mosi_28> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/spi/shr_mosi_27> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/spi/shr_mosi_26> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/spi/shr_mosi_25> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <interface/spi/shr_mosi_24> of sequential type is unconnected in block <top_module>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 58
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 10
#      LUT2                        : 2
#      LUT3                        : 11
#      LUT5                        : 3
#      LUT6                        : 6
#      MUXCY                       : 10
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 17
#      FD                          : 11
#      FD_1                        : 2
#      FDR                         : 1
#      FDRE_1                      : 1
#      FDS                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4
# Others                           : 1
#      amba                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              17  out of   4800     0%  
 Number of Slice LUTs:                   35  out of   2400     1%  
    Number used as Logic:                35  out of   2400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     36
   Number with an unused Flip Flop:      19  out of     36    52%  
   Number with an unused LUT:             1  out of     36     2%  
   Number of fully used LUT-FF pairs:    16  out of     36    44%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   6  out of    102     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.396ns (Maximum Frequency: 185.333MHz)
   Minimum input arrival time before clock: 3.786ns
   Maximum output required time after clock: 4.045ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.396ns (frequency: 185.333MHz)
  Total number of paths / destination ports: 135 / 19
-------------------------------------------------------------------------
Delay:               2.698ns (Levels of Logic = 2)
  Source:            interface/spi/cntr_8 (FF)
  Destination:       interface/reg_state_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: interface/spi/cntr_8 to interface/reg_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.059  interface/spi/cntr_8 (interface/spi/cntr_8)
     LUT5:I0->O            1   0.203   0.684  interface/spi/cntr[10]_transfer_end[10]_equal_24_o<10>_SW1 (N6)
     LUT6:I4->O            1   0.203   0.000  interface/reg_state_FSM_FFd2-In1 (interface/reg_state_FSM_FFd2-In)
     FD_1:D                    0.102          interface/reg_state_FSM_FFd2
    ----------------------------------------
    Total                      2.698ns (0.955ns logic, 1.743ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.786ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       interface/reg_state_FSM_FFd1 (FF)
  Destination Clock: clk falling

  Data Path: rst to interface/reg_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  rst_IBUF (rst_IBUF)
     LUT5:I0->O            1   0.203   0.684  interface/spi/cntr[10]_transfer_end[10]_equal_24_o<10>_SW2 (N8)
     LUT6:I4->O            1   0.203   0.000  interface/reg_state_FSM_FFd1-In1 (interface/reg_state_FSM_FFd1-In)
     FD_1:D                    0.102          interface/reg_state_FSM_FFd1
    ----------------------------------------
    Total                      3.786ns (1.730ns logic, 2.056ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.045ns (Levels of Logic = 1)
  Source:            interface/spi/cs_reg (FF)
  Destination:       cs (PAD)
  Source Clock:      clk rising

  Data Path: interface/spi/cs_reg to cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             17   0.447   1.027  interface/spi/cs_reg (interface/spi/cs_reg)
     OBUF:I->O                 2.571          cs_OBUF (cs)
    ----------------------------------------
    Total                      4.045ns (3.018ns logic, 1.027ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.770|    2.278|    2.698|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.08 secs
 
--> 

Total memory usage is 227756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  290 (   0 filtered)
Number of infos    :    6 (   0 filtered)

