// Seed: 2433912369
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input logic id_2,
    output uwire id_3,
    output logic id_4
);
  tri1 id_6 = 1;
  always_latch begin
    id_4 <= id_0 == id_2;
  end
  wire id_7;
  assign id_4 = id_2;
  wire id_8;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    output tri1 id_5,
    input uwire id_6,
    output tri id_7,
    input wor id_8,
    input wire id_9,
    input logic id_10,
    output tri id_11,
    output tri1 id_12,
    input tri1 id_13,
    input wand id_14,
    input tri id_15,
    output tri id_16,
    input uwire id_17,
    input uwire id_18,
    input supply1 id_19,
    output tri1 id_20#(.id_24(1'h0)),
    output supply0 id_21,
    input tri0 id_22
);
  logic id_25 = id_10;
  always_comb id_0 <= id_10;
  assign id_7 = id_15;
  wire id_26;
  wire id_27;
  assign id_0 = 1'b0;
  wire id_28;
  module_0(
      id_8, id_22, id_10, id_1, id_0
  );
  wire id_29;
endmodule
