#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14da7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14da950 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14cb2d0 .functor NOT 1, L_0x153d3a0, C4<0>, C4<0>, C4<0>;
L_0x153d180 .functor XOR 2, L_0x153d020, L_0x153d0e0, C4<00>, C4<00>;
L_0x153d290 .functor XOR 2, L_0x153d180, L_0x153d1f0, C4<00>, C4<00>;
v0x1533150_0 .net *"_ivl_10", 1 0, L_0x153d1f0;  1 drivers
v0x1533250_0 .net *"_ivl_12", 1 0, L_0x153d290;  1 drivers
v0x1533330_0 .net *"_ivl_2", 1 0, L_0x1536470;  1 drivers
v0x15333f0_0 .net *"_ivl_4", 1 0, L_0x153d020;  1 drivers
v0x15334d0_0 .net *"_ivl_6", 1 0, L_0x153d0e0;  1 drivers
v0x1533600_0 .net *"_ivl_8", 1 0, L_0x153d180;  1 drivers
v0x15336e0_0 .net "a", 0 0, v0x152d1d0_0;  1 drivers
v0x1533780_0 .net "b", 0 0, v0x152d270_0;  1 drivers
v0x1533820_0 .net "c", 0 0, v0x152d310_0;  1 drivers
v0x15338c0_0 .var "clk", 0 0;
v0x1533960_0 .net "d", 0 0, v0x152d450_0;  1 drivers
v0x1533a00_0 .net "out_pos_dut", 0 0, L_0x153cc00;  1 drivers
v0x1533aa0_0 .net "out_pos_ref", 0 0, L_0x1534fd0;  1 drivers
v0x1533b40_0 .net "out_sop_dut", 0 0, L_0x1537fb0;  1 drivers
v0x1533be0_0 .net "out_sop_ref", 0 0, L_0x1507980;  1 drivers
v0x1533c80_0 .var/2u "stats1", 223 0;
v0x1533d20_0 .var/2u "strobe", 0 0;
v0x1533dc0_0 .net "tb_match", 0 0, L_0x153d3a0;  1 drivers
v0x1533e90_0 .net "tb_mismatch", 0 0, L_0x14cb2d0;  1 drivers
v0x1533f30_0 .net "wavedrom_enable", 0 0, v0x152d720_0;  1 drivers
v0x1534000_0 .net "wavedrom_title", 511 0, v0x152d7c0_0;  1 drivers
L_0x1536470 .concat [ 1 1 0 0], L_0x1534fd0, L_0x1507980;
L_0x153d020 .concat [ 1 1 0 0], L_0x1534fd0, L_0x1507980;
L_0x153d0e0 .concat [ 1 1 0 0], L_0x153cc00, L_0x1537fb0;
L_0x153d1f0 .concat [ 1 1 0 0], L_0x1534fd0, L_0x1507980;
L_0x153d3a0 .cmp/eeq 2, L_0x1536470, L_0x153d290;
S_0x14daae0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14da950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14cb6b0 .functor AND 1, v0x152d310_0, v0x152d450_0, C4<1>, C4<1>;
L_0x14cba90 .functor NOT 1, v0x152d1d0_0, C4<0>, C4<0>, C4<0>;
L_0x14cbe70 .functor NOT 1, v0x152d270_0, C4<0>, C4<0>, C4<0>;
L_0x14cc0f0 .functor AND 1, L_0x14cba90, L_0x14cbe70, C4<1>, C4<1>;
L_0x14e53d0 .functor AND 1, L_0x14cc0f0, v0x152d310_0, C4<1>, C4<1>;
L_0x1507980 .functor OR 1, L_0x14cb6b0, L_0x14e53d0, C4<0>, C4<0>;
L_0x1534450 .functor NOT 1, v0x152d270_0, C4<0>, C4<0>, C4<0>;
L_0x15344c0 .functor OR 1, L_0x1534450, v0x152d450_0, C4<0>, C4<0>;
L_0x15345d0 .functor AND 1, v0x152d310_0, L_0x15344c0, C4<1>, C4<1>;
L_0x1534690 .functor NOT 1, v0x152d1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1534760 .functor OR 1, L_0x1534690, v0x152d270_0, C4<0>, C4<0>;
L_0x15347d0 .functor AND 1, L_0x15345d0, L_0x1534760, C4<1>, C4<1>;
L_0x1534950 .functor NOT 1, v0x152d270_0, C4<0>, C4<0>, C4<0>;
L_0x15349c0 .functor OR 1, L_0x1534950, v0x152d450_0, C4<0>, C4<0>;
L_0x15348e0 .functor AND 1, v0x152d310_0, L_0x15349c0, C4<1>, C4<1>;
L_0x1534b50 .functor NOT 1, v0x152d1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1534c50 .functor OR 1, L_0x1534b50, v0x152d450_0, C4<0>, C4<0>;
L_0x1534d10 .functor AND 1, L_0x15348e0, L_0x1534c50, C4<1>, C4<1>;
L_0x1534ec0 .functor XNOR 1, L_0x15347d0, L_0x1534d10, C4<0>, C4<0>;
v0x14cac00_0 .net *"_ivl_0", 0 0, L_0x14cb6b0;  1 drivers
v0x14cb000_0 .net *"_ivl_12", 0 0, L_0x1534450;  1 drivers
v0x14cb3e0_0 .net *"_ivl_14", 0 0, L_0x15344c0;  1 drivers
v0x14cb7c0_0 .net *"_ivl_16", 0 0, L_0x15345d0;  1 drivers
v0x14cbba0_0 .net *"_ivl_18", 0 0, L_0x1534690;  1 drivers
v0x14cbf80_0 .net *"_ivl_2", 0 0, L_0x14cba90;  1 drivers
v0x14cc200_0 .net *"_ivl_20", 0 0, L_0x1534760;  1 drivers
v0x152b740_0 .net *"_ivl_24", 0 0, L_0x1534950;  1 drivers
v0x152b820_0 .net *"_ivl_26", 0 0, L_0x15349c0;  1 drivers
v0x152b900_0 .net *"_ivl_28", 0 0, L_0x15348e0;  1 drivers
v0x152b9e0_0 .net *"_ivl_30", 0 0, L_0x1534b50;  1 drivers
v0x152bac0_0 .net *"_ivl_32", 0 0, L_0x1534c50;  1 drivers
v0x152bba0_0 .net *"_ivl_36", 0 0, L_0x1534ec0;  1 drivers
L_0x7fdb189a8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x152bc60_0 .net *"_ivl_38", 0 0, L_0x7fdb189a8018;  1 drivers
v0x152bd40_0 .net *"_ivl_4", 0 0, L_0x14cbe70;  1 drivers
v0x152be20_0 .net *"_ivl_6", 0 0, L_0x14cc0f0;  1 drivers
v0x152bf00_0 .net *"_ivl_8", 0 0, L_0x14e53d0;  1 drivers
v0x152bfe0_0 .net "a", 0 0, v0x152d1d0_0;  alias, 1 drivers
v0x152c0a0_0 .net "b", 0 0, v0x152d270_0;  alias, 1 drivers
v0x152c160_0 .net "c", 0 0, v0x152d310_0;  alias, 1 drivers
v0x152c220_0 .net "d", 0 0, v0x152d450_0;  alias, 1 drivers
v0x152c2e0_0 .net "out_pos", 0 0, L_0x1534fd0;  alias, 1 drivers
v0x152c3a0_0 .net "out_sop", 0 0, L_0x1507980;  alias, 1 drivers
v0x152c460_0 .net "pos0", 0 0, L_0x15347d0;  1 drivers
v0x152c520_0 .net "pos1", 0 0, L_0x1534d10;  1 drivers
L_0x1534fd0 .functor MUXZ 1, L_0x7fdb189a8018, L_0x15347d0, L_0x1534ec0, C4<>;
S_0x152c6a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14da950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x152d1d0_0 .var "a", 0 0;
v0x152d270_0 .var "b", 0 0;
v0x152d310_0 .var "c", 0 0;
v0x152d3b0_0 .net "clk", 0 0, v0x15338c0_0;  1 drivers
v0x152d450_0 .var "d", 0 0;
v0x152d540_0 .var/2u "fail", 0 0;
v0x152d5e0_0 .var/2u "fail1", 0 0;
v0x152d680_0 .net "tb_match", 0 0, L_0x153d3a0;  alias, 1 drivers
v0x152d720_0 .var "wavedrom_enable", 0 0;
v0x152d7c0_0 .var "wavedrom_title", 511 0;
E_0x14d9130/0 .event negedge, v0x152d3b0_0;
E_0x14d9130/1 .event posedge, v0x152d3b0_0;
E_0x14d9130 .event/or E_0x14d9130/0, E_0x14d9130/1;
S_0x152c9d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x152c6a0;
 .timescale -12 -12;
v0x152cc10_0 .var/2s "i", 31 0;
E_0x14d8fd0 .event posedge, v0x152d3b0_0;
S_0x152cd10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x152c6a0;
 .timescale -12 -12;
v0x152cf10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x152cff0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x152c6a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x152d9a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14da950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1535180 .functor NOT 1, v0x152d1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1535210 .functor NOT 1, v0x152d270_0, C4<0>, C4<0>, C4<0>;
L_0x15353b0 .functor AND 1, L_0x1535180, L_0x1535210, C4<1>, C4<1>;
L_0x15354c0 .functor NOT 1, v0x152d310_0, C4<0>, C4<0>, C4<0>;
L_0x1535670 .functor AND 1, L_0x15353b0, L_0x15354c0, C4<1>, C4<1>;
L_0x1535780 .functor NOT 1, v0x152d450_0, C4<0>, C4<0>, C4<0>;
L_0x1535940 .functor AND 1, L_0x1535670, L_0x1535780, C4<1>, C4<1>;
L_0x1535a50 .functor NOT 1, v0x152d1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1535c20 .functor AND 1, L_0x1535a50, v0x152d270_0, C4<1>, C4<1>;
L_0x1535ce0 .functor NOT 1, v0x152d310_0, C4<0>, C4<0>, C4<0>;
L_0x1535db0 .functor AND 1, L_0x1535c20, L_0x1535ce0, C4<1>, C4<1>;
L_0x1535e70 .functor NOT 1, v0x152d450_0, C4<0>, C4<0>, C4<0>;
L_0x1535f50 .functor AND 1, L_0x1535db0, L_0x1535e70, C4<1>, C4<1>;
L_0x1536060 .functor OR 1, L_0x1535940, L_0x1535f50, C4<0>, C4<0>;
L_0x1535ee0 .functor AND 1, v0x152d1d0_0, v0x152d270_0, C4<1>, C4<1>;
L_0x15361f0 .functor NOT 1, v0x152d310_0, C4<0>, C4<0>, C4<0>;
L_0x15362f0 .functor AND 1, L_0x1535ee0, L_0x15361f0, C4<1>, C4<1>;
L_0x1536400 .functor NOT 1, v0x152d450_0, C4<0>, C4<0>, C4<0>;
L_0x1536510 .functor AND 1, L_0x15362f0, L_0x1536400, C4<1>, C4<1>;
L_0x1536620 .functor OR 1, L_0x1536060, L_0x1536510, C4<0>, C4<0>;
L_0x15367e0 .functor NOT 1, v0x152d270_0, C4<0>, C4<0>, C4<0>;
L_0x1536850 .functor AND 1, v0x152d1d0_0, L_0x15367e0, C4<1>, C4<1>;
L_0x15369d0 .functor AND 1, L_0x1536850, v0x152d310_0, C4<1>, C4<1>;
L_0x1536a90 .functor NOT 1, v0x152d450_0, C4<0>, C4<0>, C4<0>;
L_0x1536bd0 .functor AND 1, L_0x15369d0, L_0x1536a90, C4<1>, C4<1>;
L_0x1536ce0 .functor OR 1, L_0x1536620, L_0x1536bd0, C4<0>, C4<0>;
L_0x1536ed0 .functor NOT 1, v0x152d270_0, C4<0>, C4<0>, C4<0>;
L_0x1536f40 .functor AND 1, v0x152d1d0_0, L_0x1536ed0, C4<1>, C4<1>;
L_0x15370f0 .functor NOT 1, v0x152d310_0, C4<0>, C4<0>, C4<0>;
L_0x1537160 .functor AND 1, L_0x1536f40, L_0x15370f0, C4<1>, C4<1>;
L_0x1537370 .functor AND 1, L_0x1537160, v0x152d450_0, C4<1>, C4<1>;
L_0x1537430 .functor OR 1, L_0x1536ce0, L_0x1537370, C4<0>, C4<0>;
L_0x1537650 .functor AND 1, v0x152d1d0_0, v0x152d270_0, C4<1>, C4<1>;
L_0x15376c0 .functor AND 1, L_0x1537650, v0x152d310_0, C4<1>, C4<1>;
L_0x15378a0 .functor NOT 1, v0x152d450_0, C4<0>, C4<0>, C4<0>;
L_0x1537910 .functor AND 1, L_0x15376c0, L_0x15378a0, C4<1>, C4<1>;
L_0x1537b50 .functor OR 1, L_0x1537430, L_0x1537910, C4<0>, C4<0>;
L_0x1537c60 .functor AND 1, v0x152d1d0_0, v0x152d270_0, C4<1>, C4<1>;
L_0x1537a20 .functor AND 1, L_0x1537c60, v0x152d310_0, C4<1>, C4<1>;
L_0x1537ae0 .functor AND 1, L_0x1537a20, v0x152d450_0, C4<1>, C4<1>;
L_0x1537fb0 .functor OR 1, L_0x1537b50, L_0x1537ae0, C4<0>, C4<0>;
L_0x1538110 .functor NOT 1, v0x152d1d0_0, C4<0>, C4<0>, C4<0>;
L_0x15382e0 .functor NOT 1, v0x152d270_0, C4<0>, C4<0>, C4<0>;
L_0x1538350 .functor OR 1, L_0x1538110, L_0x15382e0, C4<0>, C4<0>;
L_0x15385d0 .functor NOT 1, v0x152d310_0, C4<0>, C4<0>, C4<0>;
L_0x1538640 .functor OR 1, L_0x1538350, L_0x15385d0, C4<0>, C4<0>;
L_0x15388d0 .functor NOT 1, v0x152d450_0, C4<0>, C4<0>, C4<0>;
L_0x1538940 .functor OR 1, L_0x1538640, L_0x15388d0, C4<0>, C4<0>;
L_0x1538be0 .functor NOT 1, v0x152d270_0, C4<0>, C4<0>, C4<0>;
L_0x1538c50 .functor OR 1, v0x152d1d0_0, L_0x1538be0, C4<0>, C4<0>;
L_0x1538eb0 .functor NOT 1, v0x152d310_0, C4<0>, C4<0>, C4<0>;
L_0x1539130 .functor OR 1, L_0x1538c50, L_0x1538eb0, C4<0>, C4<0>;
L_0x15393f0 .functor NOT 1, v0x152d450_0, C4<0>, C4<0>, C4<0>;
L_0x1539670 .functor OR 1, L_0x1539130, L_0x15393f0, C4<0>, C4<0>;
L_0x1539940 .functor AND 1, L_0x1538940, L_0x1539670, C4<1>, C4<1>;
L_0x1539a50 .functor OR 1, v0x152d1d0_0, v0x152d270_0, C4<0>, C4<0>;
L_0x1539ea0 .functor NOT 1, v0x152d310_0, C4<0>, C4<0>, C4<0>;
L_0x1539f10 .functor OR 1, L_0x1539a50, L_0x1539ea0, C4<0>, C4<0>;
L_0x153a200 .functor NOT 1, v0x152d450_0, C4<0>, C4<0>, C4<0>;
L_0x153a270 .functor OR 1, L_0x1539f10, L_0x153a200, C4<0>, C4<0>;
L_0x153a570 .functor AND 1, L_0x1539940, L_0x153a270, C4<1>, C4<1>;
L_0x153a680 .functor NOT 1, v0x152d270_0, C4<0>, C4<0>, C4<0>;
L_0x153a8f0 .functor OR 1, v0x152d1d0_0, L_0x153a680, C4<0>, C4<0>;
L_0x153a9b0 .functor OR 1, L_0x153a8f0, v0x152d310_0, C4<0>, C4<0>;
L_0x153ac80 .functor NOT 1, v0x152d450_0, C4<0>, C4<0>, C4<0>;
L_0x153acf0 .functor OR 1, L_0x153a9b0, L_0x153ac80, C4<0>, C4<0>;
L_0x153b020 .functor AND 1, L_0x153a570, L_0x153acf0, C4<1>, C4<1>;
L_0x153b130 .functor NOT 1, v0x152d270_0, C4<0>, C4<0>, C4<0>;
L_0x153b3d0 .functor OR 1, v0x152d1d0_0, L_0x153b130, C4<0>, C4<0>;
L_0x153b490 .functor NOT 1, v0x152d310_0, C4<0>, C4<0>, C4<0>;
L_0x153b740 .functor OR 1, L_0x153b3d0, L_0x153b490, C4<0>, C4<0>;
L_0x153b850 .functor OR 1, L_0x153b740, v0x152d450_0, C4<0>, C4<0>;
L_0x153bb60 .functor AND 1, L_0x153b020, L_0x153b850, C4<1>, C4<1>;
L_0x153bc70 .functor OR 1, v0x152d1d0_0, v0x152d270_0, C4<0>, C4<0>;
L_0x153bf40 .functor OR 1, L_0x153bc70, v0x152d310_0, C4<0>, C4<0>;
L_0x153c000 .functor NOT 1, v0x152d450_0, C4<0>, C4<0>, C4<0>;
L_0x153c2e0 .functor OR 1, L_0x153bf40, L_0x153c000, C4<0>, C4<0>;
L_0x153c3f0 .functor AND 1, L_0x153bb60, L_0x153c2e0, C4<1>, C4<1>;
L_0x153c780 .functor OR 1, v0x152d1d0_0, v0x152d270_0, C4<0>, C4<0>;
L_0x153c7f0 .functor OR 1, L_0x153c780, v0x152d310_0, C4<0>, C4<0>;
L_0x153cb40 .functor OR 1, L_0x153c7f0, v0x152d450_0, C4<0>, C4<0>;
L_0x153cc00 .functor AND 1, L_0x153c3f0, L_0x153cb40, C4<1>, C4<1>;
v0x152db60_0 .net *"_ivl_0", 0 0, L_0x1535180;  1 drivers
v0x152dc40_0 .net *"_ivl_10", 0 0, L_0x1535780;  1 drivers
v0x152dd20_0 .net *"_ivl_100", 0 0, L_0x1538eb0;  1 drivers
v0x152de10_0 .net *"_ivl_102", 0 0, L_0x1539130;  1 drivers
v0x152def0_0 .net *"_ivl_104", 0 0, L_0x15393f0;  1 drivers
v0x152e020_0 .net *"_ivl_106", 0 0, L_0x1539670;  1 drivers
v0x152e100_0 .net *"_ivl_108", 0 0, L_0x1539940;  1 drivers
v0x152e1e0_0 .net *"_ivl_110", 0 0, L_0x1539a50;  1 drivers
v0x152e2c0_0 .net *"_ivl_112", 0 0, L_0x1539ea0;  1 drivers
v0x152e430_0 .net *"_ivl_114", 0 0, L_0x1539f10;  1 drivers
v0x152e510_0 .net *"_ivl_116", 0 0, L_0x153a200;  1 drivers
v0x152e5f0_0 .net *"_ivl_118", 0 0, L_0x153a270;  1 drivers
v0x152e6d0_0 .net *"_ivl_12", 0 0, L_0x1535940;  1 drivers
v0x152e7b0_0 .net *"_ivl_120", 0 0, L_0x153a570;  1 drivers
v0x152e890_0 .net *"_ivl_122", 0 0, L_0x153a680;  1 drivers
v0x152e970_0 .net *"_ivl_124", 0 0, L_0x153a8f0;  1 drivers
v0x152ea50_0 .net *"_ivl_126", 0 0, L_0x153a9b0;  1 drivers
v0x152ec40_0 .net *"_ivl_128", 0 0, L_0x153ac80;  1 drivers
v0x152ed20_0 .net *"_ivl_130", 0 0, L_0x153acf0;  1 drivers
v0x152ee00_0 .net *"_ivl_132", 0 0, L_0x153b020;  1 drivers
v0x152eee0_0 .net *"_ivl_134", 0 0, L_0x153b130;  1 drivers
v0x152efc0_0 .net *"_ivl_136", 0 0, L_0x153b3d0;  1 drivers
v0x152f0a0_0 .net *"_ivl_138", 0 0, L_0x153b490;  1 drivers
v0x152f180_0 .net *"_ivl_14", 0 0, L_0x1535a50;  1 drivers
v0x152f260_0 .net *"_ivl_140", 0 0, L_0x153b740;  1 drivers
v0x152f340_0 .net *"_ivl_142", 0 0, L_0x153b850;  1 drivers
v0x152f420_0 .net *"_ivl_144", 0 0, L_0x153bb60;  1 drivers
v0x152f500_0 .net *"_ivl_146", 0 0, L_0x153bc70;  1 drivers
v0x152f5e0_0 .net *"_ivl_148", 0 0, L_0x153bf40;  1 drivers
v0x152f6c0_0 .net *"_ivl_150", 0 0, L_0x153c000;  1 drivers
v0x152f7a0_0 .net *"_ivl_152", 0 0, L_0x153c2e0;  1 drivers
v0x152f880_0 .net *"_ivl_154", 0 0, L_0x153c3f0;  1 drivers
v0x152f960_0 .net *"_ivl_156", 0 0, L_0x153c780;  1 drivers
v0x152fc50_0 .net *"_ivl_158", 0 0, L_0x153c7f0;  1 drivers
v0x152fd30_0 .net *"_ivl_16", 0 0, L_0x1535c20;  1 drivers
v0x152fe10_0 .net *"_ivl_160", 0 0, L_0x153cb40;  1 drivers
v0x152fef0_0 .net *"_ivl_18", 0 0, L_0x1535ce0;  1 drivers
v0x152ffd0_0 .net *"_ivl_2", 0 0, L_0x1535210;  1 drivers
v0x15300b0_0 .net *"_ivl_20", 0 0, L_0x1535db0;  1 drivers
v0x1530190_0 .net *"_ivl_22", 0 0, L_0x1535e70;  1 drivers
v0x1530270_0 .net *"_ivl_24", 0 0, L_0x1535f50;  1 drivers
v0x1530350_0 .net *"_ivl_26", 0 0, L_0x1536060;  1 drivers
v0x1530430_0 .net *"_ivl_28", 0 0, L_0x1535ee0;  1 drivers
v0x1530510_0 .net *"_ivl_30", 0 0, L_0x15361f0;  1 drivers
v0x15305f0_0 .net *"_ivl_32", 0 0, L_0x15362f0;  1 drivers
v0x15306d0_0 .net *"_ivl_34", 0 0, L_0x1536400;  1 drivers
v0x15307b0_0 .net *"_ivl_36", 0 0, L_0x1536510;  1 drivers
v0x1530890_0 .net *"_ivl_38", 0 0, L_0x1536620;  1 drivers
v0x1530970_0 .net *"_ivl_4", 0 0, L_0x15353b0;  1 drivers
v0x1530a50_0 .net *"_ivl_40", 0 0, L_0x15367e0;  1 drivers
v0x1530b30_0 .net *"_ivl_42", 0 0, L_0x1536850;  1 drivers
v0x1530c10_0 .net *"_ivl_44", 0 0, L_0x15369d0;  1 drivers
v0x1530cf0_0 .net *"_ivl_46", 0 0, L_0x1536a90;  1 drivers
v0x1530dd0_0 .net *"_ivl_48", 0 0, L_0x1536bd0;  1 drivers
v0x1530eb0_0 .net *"_ivl_50", 0 0, L_0x1536ce0;  1 drivers
v0x1530f90_0 .net *"_ivl_52", 0 0, L_0x1536ed0;  1 drivers
v0x1531070_0 .net *"_ivl_54", 0 0, L_0x1536f40;  1 drivers
v0x1531150_0 .net *"_ivl_56", 0 0, L_0x15370f0;  1 drivers
v0x1531230_0 .net *"_ivl_58", 0 0, L_0x1537160;  1 drivers
v0x1531310_0 .net *"_ivl_6", 0 0, L_0x15354c0;  1 drivers
v0x15313f0_0 .net *"_ivl_60", 0 0, L_0x1537370;  1 drivers
v0x15314d0_0 .net *"_ivl_62", 0 0, L_0x1537430;  1 drivers
v0x15315b0_0 .net *"_ivl_64", 0 0, L_0x1537650;  1 drivers
v0x1531690_0 .net *"_ivl_66", 0 0, L_0x15376c0;  1 drivers
v0x1531770_0 .net *"_ivl_68", 0 0, L_0x15378a0;  1 drivers
v0x1531c60_0 .net *"_ivl_70", 0 0, L_0x1537910;  1 drivers
v0x1531d40_0 .net *"_ivl_72", 0 0, L_0x1537b50;  1 drivers
v0x1531e20_0 .net *"_ivl_74", 0 0, L_0x1537c60;  1 drivers
v0x1531f00_0 .net *"_ivl_76", 0 0, L_0x1537a20;  1 drivers
v0x1531fe0_0 .net *"_ivl_78", 0 0, L_0x1537ae0;  1 drivers
v0x15320c0_0 .net *"_ivl_8", 0 0, L_0x1535670;  1 drivers
v0x15321a0_0 .net *"_ivl_82", 0 0, L_0x1538110;  1 drivers
v0x1532280_0 .net *"_ivl_84", 0 0, L_0x15382e0;  1 drivers
v0x1532360_0 .net *"_ivl_86", 0 0, L_0x1538350;  1 drivers
v0x1532440_0 .net *"_ivl_88", 0 0, L_0x15385d0;  1 drivers
v0x1532520_0 .net *"_ivl_90", 0 0, L_0x1538640;  1 drivers
v0x1532600_0 .net *"_ivl_92", 0 0, L_0x15388d0;  1 drivers
v0x15326e0_0 .net *"_ivl_94", 0 0, L_0x1538940;  1 drivers
v0x15327c0_0 .net *"_ivl_96", 0 0, L_0x1538be0;  1 drivers
v0x15328a0_0 .net *"_ivl_98", 0 0, L_0x1538c50;  1 drivers
v0x1532980_0 .net "a", 0 0, v0x152d1d0_0;  alias, 1 drivers
v0x1532a20_0 .net "b", 0 0, v0x152d270_0;  alias, 1 drivers
v0x1532b10_0 .net "c", 0 0, v0x152d310_0;  alias, 1 drivers
v0x1532c00_0 .net "d", 0 0, v0x152d450_0;  alias, 1 drivers
v0x1532cf0_0 .net "out_pos", 0 0, L_0x153cc00;  alias, 1 drivers
v0x1532db0_0 .net "out_sop", 0 0, L_0x1537fb0;  alias, 1 drivers
S_0x1532f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14da950;
 .timescale -12 -12;
E_0x14c09f0 .event anyedge, v0x1533d20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1533d20_0;
    %nor/r;
    %assign/vec4 v0x1533d20_0, 0;
    %wait E_0x14c09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x152c6a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152d5e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x152c6a0;
T_4 ;
    %wait E_0x14d9130;
    %load/vec4 v0x152d680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152d540_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x152c6a0;
T_5 ;
    %wait E_0x14d8fd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %wait E_0x14d8fd0;
    %load/vec4 v0x152d540_0;
    %store/vec4 v0x152d5e0_0, 0, 1;
    %fork t_1, S_0x152c9d0;
    %jmp t_0;
    .scope S_0x152c9d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152cc10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x152cc10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14d8fd0;
    %load/vec4 v0x152cc10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x152cc10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x152cc10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x152c6a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14d9130;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x152d450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152d270_0, 0;
    %assign/vec4 v0x152d1d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x152d540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x152d5e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14da950;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15338c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1533d20_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14da950;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x15338c0_0;
    %inv;
    %store/vec4 v0x15338c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14da950;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x152d3b0_0, v0x1533e90_0, v0x15336e0_0, v0x1533780_0, v0x1533820_0, v0x1533960_0, v0x1533be0_0, v0x1533b40_0, v0x1533aa0_0, v0x1533a00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14da950;
T_9 ;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14da950;
T_10 ;
    %wait E_0x14d9130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1533c80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533c80_0, 4, 32;
    %load/vec4 v0x1533dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533c80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1533c80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533c80_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1533be0_0;
    %load/vec4 v0x1533be0_0;
    %load/vec4 v0x1533b40_0;
    %xor;
    %load/vec4 v0x1533be0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533c80_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533c80_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1533aa0_0;
    %load/vec4 v0x1533aa0_0;
    %load/vec4 v0x1533a00_0;
    %xor;
    %load/vec4 v0x1533aa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533c80_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1533c80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533c80_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/ece241_2013_q2/iter3/response0/top_module.sv";
