#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 15 09:30:38 2019
# Process ID: 262020
# Current directory: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent261656 C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.xpr
# Log file: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/vivado.log
# Journal file: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/w63j839/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'C:/Users/Chris Major/Documents/MSU/Classes/CSCI460/CSCI460_Final_Project_Yocto_on_Microblaze/basys_linux' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.ip_user_files', nor could it be found using path 'C:/Users/Chris Major/Documents/MSU/Classes/CSCI460/CSCI460_Final_Project_Yocto_on_Microblaze/basys_linux/basys_linux.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1170.133 ; gain = 528.453
update_compile_order -fileset sources_1
open_bd_design {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - reset_inv_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Successfully read diagram <microblaze> from BD file <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1720.816 ; gain = 16.926
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Nov 15 09:44:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Nov 15 09:46:41 2019] Launched impl_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Nov 15 11:27:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Nov 15 11:29:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/runme.log
set_property  ip_repo_paths  C:/Users/w63j839/Documents/Vivado/libraries/vivado-library-v2019.1-1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/w63j839/Documents/Vivado/libraries/vivado-library-v2019.1-1'.
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0
apply_board_connection -board_interface "ja" -ip_intf "PmodACL2_0/Pmod_out" -diagram "microblaze" 
INFO: [board_interface 100-100] current_bd_design microblaze
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /PmodACL2_0]
INFO: [board_interface 100-100] set_property CONFIG.PMOD ja [get_bd_cells -quiet /PmodACL2_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 ja
INFO: [board_interface 100-100] connect_bd_intf_net /ja /PmodACL2_0/Pmod_out
WARNING: [board_interface 100-100] The IP interface PmodACL2_0/Pmod_out has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
set_property location {3 1253 -170} [get_bd_cells PmodACL2_0]
delete_bd_objs [get_bd_intf_nets PmodACL2_0_Pmod_out] [get_bd_cells PmodACL2_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_ethernetlite_0_MII] [get_bd_intf_nets axi_ethernetlite_0_MDIO] [get_bd_nets axi_ethernetlite_0_ip2intc_irpt] [get_bd_cells axi_ethernetlite_0]
delete_bd_objs [get_bd_intf_ports mii_rtl]
delete_bd_objs [get_bd_intf_ports mdio_rtl]
delete_bd_objs [get_bd_intf_ports ja]
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
make_wrapper -files [get_files C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd] -top
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No D-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No I-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2208.805 ; gain = 0.000
reset_run microblaze_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_0/microblaze_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_1/microblaze_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP microblaze_auto_pc_0, cache-ID = a5ecb28e202d7913; cache size = 27.172 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP microblaze_auto_pc_1, cache-ID = 99a329683e3067f8; cache size = 27.172 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Nov 15 12:02:21 2019] Launched microblaze_xbar_0_synth_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_xbar_0_synth_1/runme.log
[Fri Nov 15 12:02:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2208.805 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Fri Nov 15 12:05:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out3] [get_bd_ports eth_ref_clk]
save_bd_design
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No D-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No I-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_0/microblaze_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_1/microblaze_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP microblaze_auto_pc_0, cache-ID = a5ecb28e202d7913; cache size = 28.026 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP microblaze_auto_pc_1, cache-ID = 99a329683e3067f8; cache size = 28.026 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Nov 15 12:10:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/runme.log
[Fri Nov 15 12:10:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2208.805 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 15 12:25:41 2019] Launched impl_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2208.805 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB3E62A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2904.484 ; gain = 695.680
set_property PROGRAM.FILE {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/microblaze_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/microblaze_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
write_hw_platform -fixed -force  -include_bit -file C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/microblaze_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/microblaze_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 1 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/microblaze_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB3E62A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB3E62A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd}
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0
apply_board_connection -board_interface "ja" -ip_intf "PmodACL2_0/Pmod_out" -diagram "microblaze" 
INFO: [board_interface 100-100] current_bd_design microblaze
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /PmodACL2_0]
INFO: [board_interface 100-100] set_property CONFIG.PMOD ja [get_bd_cells -quiet /PmodACL2_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 ja
INFO: [board_interface 100-100] connect_bd_intf_net /ja /PmodACL2_0/Pmod_out
WARNING: [board_interface 100-100] The IP interface PmodACL2_0/Pmod_out has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
delete_bd_objs [get_bd_intf_nets PmodACL2_0_Pmod_out] [get_bd_cells PmodACL2_0]
delete_bd_objs [get_bd_intf_ports ja]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodSD:1.0 PmodSD_0
apply_board_connection -board_interface "ja" -ip_intf "PmodSD_0/Pmod_out" -diagram "microblaze" 
INFO: [board_interface 100-100] current_bd_design microblaze
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /PmodSD_0]
INFO: [board_interface 100-100] set_property CONFIG.PMOD ja [get_bd_cells -quiet /PmodSD_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 ja
INFO: [board_interface 100-100] connect_bd_intf_net /ja /PmodSD_0/Pmod_out
WARNING: [board_interface 100-100] The IP interface PmodSD_0/Pmod_out has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
delete_bd_objs [get_bd_intf_nets PmodSD_0_Pmod_out] [get_bd_cells PmodSD_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodSD:1.0 PmodSD_0
apply_board_connection -board_interface "ja" -ip_intf "PmodSD_0/Pmod_out" -diagram "microblaze" 
INFO: [board_interface 100-100] current_bd_design microblaze
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /PmodSD_0]
INFO: [board_interface 100-100] set_property CONFIG.PMOD ja [get_bd_cells -quiet /PmodSD_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 ja_0
INFO: [board_interface 100-100] connect_bd_intf_net /ja_0 /PmodSD_0/Pmod_out
WARNING: [board_interface 100-100] The IP interface PmodSD_0/Pmod_out has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/PmodSD_0/AXI_LITE_SDCS} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodSD_0/AXI_LITE_SDCS]
Slave segment </PmodSD_0/AXI_LITE_SDCS/Reg0> is being mapped into address space </microblaze_0/Data> at <0x44A1_0000 [ 64K ]>
Slave segment </PmodSD_0/AXI_LITE_SDCS/Reg0> is being mapped into address space </microblaze_0/Instruction> at <0x44A1_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/PmodSD_0/AXI_LITE_SPI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodSD_0/AXI_LITE_SPI]
Slave segment </PmodSD_0/AXI_LITE_SPI/Reg0> is being mapped into address space </microblaze_0/Data> at <0x44A2_0000 [ 64K ]>
Slave segment </PmodSD_0/AXI_LITE_SPI/Reg0> is being mapped into address space </microblaze_0/Instruction> at <0x44A2_0000 [ 64K ]>
endgroup
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_ports ja]
set_property location {6 2206 203} [get_bd_cells PmodSD_0]
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
make_wrapper -files [get_files C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd] -top
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x44A10000 - 0x44A1FFFF does not include the M_AXI_DC segment 0x44A20000-0x44A2FFFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x44A10000 and high address C_DCACHE_HIGHADDR to 0x44A1FFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The I-cache cacheable segment 0x44A10000 - 0x44A1FFFF does not include the M_AXI_IC segment 0x44A20000-0x44A2FFFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x44A10000 and high address C_ICACHE_HIGHADDR to 0x44A1FFFF.
WARNING: [BD 41-927] Following properties on pin /PmodSD_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-1771] Block interface /PmodSD_0/Pmod_out has associated board param 'PMOD', which is set to board part interface 'ja'. This interface is connected to an external interface /ja_0, whose name 'ja_0' does not match with the board interface name 'ja'.
This is a visual-only issue - this interface /PmodSD_0/Pmod_out will be connected to board interface 'ja'. If desired, please change the name of this port /ja_0 manually.
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3003.938 ; gain = 0.316
reset_run microblaze_xbar_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_xbar_0_synth_1

reset_run microblaze_microblaze_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_microblaze_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /PmodSD_0/Pmod_out has associated board param 'PMOD', which is set to board part interface 'ja'. This interface is connected to an external interface /ja_0, whose name 'ja_0' does not match with the board interface name 'ja'.
This is a visual-only issue - this interface /PmodSD_0/Pmod_out will be connected to board interface 'ja'. If desired, please change the name of this port /ja_0 manually.
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodSD_axi_gpio_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:basys3:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodSD_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 22
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodSD_axi_quad_spi_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:basys3:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodSD_axi_quad_spi_0_0 (AXI Quad SPI 3.2) from revision 14 to revision 19
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodSD_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:basys3:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodSD_pmod_bridge_0_0 (Pmod Bridge 1.0) from revision 9 to revision 14
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodSD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_0/microblaze_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_1/microblaze_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP microblaze_auto_pc_0, cache-ID = a5ecb28e202d7913; cache size = 28.026 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP microblaze_auto_pc_1, cache-ID = 99a329683e3067f8; cache size = 28.026 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Nov 15 16:29:19 2019] Launched microblaze_xbar_0_synth_1, microblaze_microblaze_0_0_synth_1, microblaze_PmodSD_0_1_synth_1...
Run output will be captured here:
microblaze_xbar_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_xbar_0_synth_1/runme.log
microblaze_microblaze_0_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_microblaze_0_0_synth_1/runme.log
microblaze_PmodSD_0_1_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_PmodSD_0_1_synth_1/runme.log
[Fri Nov 15 16:29:20 2019] Launched synth_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 3015.629 ; gain = 11.691
launch_runs impl_1 -jobs 8
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Nov 15 16:30:37 2019] Launched microblaze_xbar_0_synth_1, microblaze_microblaze_0_0_synth_1, microblaze_PmodSD_0_1_synth_1, synth_1...
Run output will be captured here:
microblaze_xbar_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_xbar_0_synth_1/runme.log
microblaze_microblaze_0_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_microblaze_0_0_synth_1/runme.log
microblaze_PmodSD_0_1_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_PmodSD_0_1_synth_1/runme.log
synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/runme.log
[Fri Nov 15 16:30:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3015.629 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 15 16:44:28 2019] Launched impl_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 15 17:11:28 2019] Launched impl_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3015.629 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/microblaze_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 17:15:17 2019...
