phy	,	V_2
__iomem	,	T_1
DSI_20nm_PHY_TIMING_CTRL_3_CLK_ZERO_8	,	V_13
DBG	,	F_18
REG_DSI_20nm_PHY_LN_CFG_4	,	F_27
REG_DSI_20nm_PHY_LN_CFG_1	,	F_26
REG_DSI_20nm_PHY_LN_CFG_0	,	F_25
REG_DSI_20nm_PHY_LN_CFG_3	,	F_22
REG_DSI_20nm_PHY_TIMING_CTRL_11	,	V_29
REG_DSI_20nm_PHY_TIMING_CTRL_10	,	V_27
pdev	,	V_45
DSI_20nm_PHY_TIMING_CTRL_9_TA_GO	,	F_12
dev	,	V_46
u32	,	T_2
enable	,	V_30
DSI_20nm_PHY_TIMING_CTRL_4_HS_EXIT	,	F_7
clk_zero	,	V_7
REG_DSI_20nm_PHY_REGULATOR_CTRL_4	,	V_38
DSI_20nm_PHY_TIMING_CTRL_8_HS_RQST	,	F_11
hs_rqst	,	V_23
REG_DSI_20nm_PHY_REGULATOR_CTRL_2	,	V_36
DSI_20nm_PHY_TIMING_CTRL_11_TRIG3_CMD	,	F_15
REG_DSI_20nm_PHY_REGULATOR_CTRL_3	,	V_37
REG_DSI_20nm_PHY_REGULATOR_CTRL_0	,	V_39
REG_DSI_20nm_PHY_REGULATOR_CTRL_1	,	V_35
timing	,	V_4
REG_DSI_20nm_PHY_STRENGTH_1	,	V_60
REG_DSI_20nm_PHY_STRENGTH_0	,	V_49
msm_dsi_dphy_timing_calc	,	F_19
msm_dsi_phy_set_src_pll	,	F_21
DSI_20nm_PHY_TIMING_CTRL_9_TA_SURE	,	F_13
dsi_20nm_dphy_set_timing	,	F_1
DSI_20nm_PHY_TIMING_CTRL_5_HS_ZERO	,	F_8
REG_DSI_20nm_PHY_LNCK_CFG_0	,	V_55
REG_DSI_20nm_PHY_LNCK_CFG_1	,	V_56
REG_DSI_20nm_PHY_LNCK_CFG_2	,	V_57
REG_DSI_20nm_PHY_LNCK_CFG_3	,	V_52
DSI_20nm_PHY_TIMING_CTRL_10_TA_GET	,	F_14
REG_DSI_20nm_PHY_LNCK_CFG_4	,	V_58
REG_DSI_20nm_PHY_LNCK_TEST_STR0	,	V_53
__func__	,	V_47
DSI_20nm_PHY_TIMING_CTRL_2_CLK_PREPARE	,	F_5
cfg_4	,	V_44
REG_DSI_20nm_PHY_LNCK_TEST_STR1	,	V_54
src_pll_id	,	V_40
DSI_20nm_PHY_TIMING_CTRL_1_CLK_TRAIL	,	F_4
""	,	L_1
REG_DSI_20nm_PHY_CTRL_0	,	V_61
REG_DSI_20nm_PHY_CTRL_1	,	V_59
DSI_20nm_PHY_TIMING_CTRL_0_CLK_ZERO	,	F_3
"%s: D-PHY timing calculation failed\n"	,	L_2
hs_trail	,	V_21
dsi_20nm_phy_regulator_ctrl	,	F_16
REG_DSI_20nm_PHY_REGULATOR_CAL_PWR_CFG	,	V_32
clk_trail	,	V_9
wmb	,	F_28
DSI_20nm_PHY_TIMING_CTRL_6_HS_PREPARE	,	F_9
dev_err	,	F_20
REG_DSI_20nm_PHY_TIMING_CTRL_1	,	V_8
REG_DSI_20nm_PHY_TIMING_CTRL_2	,	V_10
REG_DSI_20nm_PHY_TIMING_CTRL_0	,	V_6
REG_DSI_20nm_PHY_TIMING_CTRL_5	,	V_16
REG_DSI_20nm_PHY_TIMING_CTRL_6	,	V_18
DSI_20nm_PHY_TIMING_CTRL_7_HS_TRAIL	,	F_10
REG_DSI_20nm_PHY_LDO_CNTRL	,	V_34
REG_DSI_20nm_PHY_TIMING_CTRL_3	,	V_12
REG_DSI_20nm_PHY_TIMING_CTRL_4	,	V_14
REG_DSI_20nm_PHY_TIMING_CTRL_9	,	V_24
regulator_ldo_mode	,	V_33
REG_DSI_20nm_PHY_TIMING_CTRL_7	,	V_20
REG_DSI_20nm_PHY_TIMING_CTRL_8	,	V_22
reg_base	,	V_31
dsi_20nm_phy_disable	,	F_29
clk_req	,	V_42
hs_zero	,	V_17
REG_DSI_20nm_PHY_LN_TEST_STR_1	,	F_24
i	,	V_43
REG_DSI_20nm_PHY_LN_TEST_STR_0	,	F_23
ta_go	,	V_25
msm_dsi_phy_clk_request	,	V_41
BIT	,	F_6
DSI_20nm_PHY_GLBL_TEST_CTRL_BITCLK_HS_SEL	,	V_51
ta_sure	,	V_26
EINVAL	,	V_48
ta_get	,	V_28
msm_dsi_phy	,	V_1
msm_dsi_dphy_timing	,	V_3
clk_prepare	,	V_11
dsi_phy_write	,	F_2
hs_prepare	,	V_19
dsi_20nm_phy_enable	,	F_17
REG_DSI_20nm_PHY_GLBL_TEST_CTRL	,	V_50
hs_exit	,	V_15
base	,	V_5
