
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036365                       # Number of seconds simulated
sim_ticks                                 36364769811                       # Number of ticks simulated
final_tick                               565929149748                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 260729                       # Simulator instruction rate (inst/s)
host_op_rate                                   337792                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2940534                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912580                       # Number of bytes of host memory used
host_seconds                                 12366.72                       # Real time elapsed on the host
sim_insts                                  3224366759                       # Number of instructions simulated
sim_ops                                    4177381289                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2160768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1937664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2222976                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6326272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1272448                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1272448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16881                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15138                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17367                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 49424                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9941                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9941                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59419268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53284099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     61129935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               173967057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52798                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             133756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34991229                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34991229                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34991229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59419268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53284099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     61129935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              208958287                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87205684                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30999412                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25426469                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015310                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13217302                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12097205                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87349                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32028665                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170190231                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30999412                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15261434                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36587985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10811340                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7429705                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671183                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84809739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.466305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48221754     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3651571      4.31%     61.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199898      3.77%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438384      4.05%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3022713      3.56%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579101      1.86%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028418      1.21%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2699914      3.18%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17967986     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84809739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355475                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951596                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33696228                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7010304                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34801775                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544495                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8756928                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079271                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6709                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201858713                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8756928                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35361293                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3349661                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       960579                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33646950                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2734320                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195023714                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12807                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1707713                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750812                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           99                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270820536                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909413638                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909413638                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102561272                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34019                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17988                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7255235                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19251426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10031724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241613                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3242812                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183933464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33991                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147800478                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284498                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61004338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186437182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1947                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84809739                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742730                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906963                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30569719     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17849676     21.05%     57.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12009439     14.16%     71.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7633940      9.00%     80.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7531942      8.88%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4438557      5.23%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379277      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743623      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653566      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84809739                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082800     70.04%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202996     13.13%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260087     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121593306     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014530      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15744243     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8432377      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147800478                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694849                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545926                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010460                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382241115                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244972849                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143651959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149346404                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264676                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7039297                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          456                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1079                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2290051                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8756928                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2573164                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161540                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183967455                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308847                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19251426                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10031724                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17969                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116022                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6666                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1079                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360338                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145218333                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14801467                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582141                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22994331                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588083                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8192864                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665239                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143797283                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143651959                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93715950                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261685003                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647277                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358125                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61549381                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040746                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76052811                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609696                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166486                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30733090     40.41%     40.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20458242     26.90%     67.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8380377     11.02%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293391      5.65%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3683256      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1814246      2.39%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1997033      2.63%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009109      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3684067      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76052811                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3684067                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256340045                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376707786                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2395945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872057                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872057                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146714                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146714                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655677930                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197036025                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189316422                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87205684                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30987613                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27096197                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1958238                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15527773                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14905981                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2226627                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61682                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36534037                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172463579                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30987613                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17132608                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35505018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9620287                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4396432                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18010302                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       776589                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84086396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48581378     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1759379      2.09%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3223405      3.83%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3017760      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4977905      5.92%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5171436      6.15%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1222497      1.45%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          920999      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15211637     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84086396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355339                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977664                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37688201                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4255474                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34360156                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137319                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7645245                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3366184                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5649                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192925479                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7645245                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39268650                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1605255                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       469225                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32902741                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2195279                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187856915                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750602                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       886602                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249356828                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    855050973                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    855050973                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162485668                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86871156                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22102                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10823                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5868978                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28941192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6280795                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       102714                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1969774                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177838696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150159276                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199222                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53210740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146206394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84086396                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841052                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29170477     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15708452     18.68%     53.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13603493     16.18%     69.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8368074      9.95%     79.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8775829     10.44%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5163247      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2275313      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       603901      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417610      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84086396                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589416     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189789     21.33%     87.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110479     12.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117748289     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1182294      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10807      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25875718     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5342168      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150159276                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721898                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             889684                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005925                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385493854                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231071526                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145280911                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151048960                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       365546                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8239689                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1000                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          462                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1534601                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7645245                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         962862                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63746                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177860329                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28941192                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6280795                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10823                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32940                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          462                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1044479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2196150                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147366126                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24874937                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2793150                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30085208                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22278223                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5210271                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689868                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145442199                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145280911                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89259228                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217751397                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665957                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409913                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109189024                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124015503                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53845509                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1963432                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76441151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622366                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.320465                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35198943     46.05%     46.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16186567     21.18%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9061996     11.85%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3066230      4.01%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2936595      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1218820      1.59%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3279508      4.29%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       951210      1.24%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4541282      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76441151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109189024                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124015503                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25447697                       # Number of memory references committed
system.switch_cpus1.commit.loads             20701503                       # Number of loads committed
system.switch_cpus1.commit.membars              10806                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19422359                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108252667                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1674690                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4541282                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249760881                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363373664                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3119288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109189024                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124015503                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109189024                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.798667                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.798667                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.252086                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.252086                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       681772751                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190373175                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198942099                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21612                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87205684                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30668751                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24923308                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2091648                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13016599                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11983621                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3239426                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88791                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30784710                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170048367                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30668751                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15223047                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37412505                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11234442                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7044662                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15079104                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       900778                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84337865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.491277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.298940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46925360     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3281539      3.89%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2662277      3.16%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6458938      7.66%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1759982      2.09%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2253642      2.67%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1620548      1.92%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          909979      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18465600     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84337865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351683                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.949969                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32207387                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6856533                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35976634                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243476                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9053826                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5240254                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42473                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203326860                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        85106                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9053826                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34567859                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1460561                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1911891                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33803822                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3539898                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196138956                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31080                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1469571                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1099111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1815                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    274553252                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    915682730                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    915682730                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168427331                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106125888                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40501                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22969                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9704528                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18293771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9313161                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       147314                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3035535                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185508831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147392466                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       288989                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64033978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195627080                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6471                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84337865                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.747643                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885062                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29689580     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18039446     21.39%     56.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11807382     14.00%     70.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8732420     10.35%     80.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7510176      8.90%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3901342      4.63%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3320396      3.94%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       625778      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       711345      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84337865                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         863137     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            12      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        174870     14.42%     85.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174491     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122806487     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2097871      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16314      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14634591      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7837203      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147392466                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690170                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1212510                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380624295                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    249582556                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143646474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148604976                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       553634                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7209106                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2911                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          649                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2380784                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9053826                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         621406                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81626                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185547932                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       404140                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18293771                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9313161                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22785                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73151                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          649                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1251162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1174638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2425800                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145056554                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13732038                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2335911                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21364075                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20462586                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7632037                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.663384                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143742075                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143646474                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93614631                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264312096                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647215                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354182                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98670718                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121177166                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64371608                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32628                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2095928                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75284039                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609600                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135167                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29660309     39.40%     39.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20686751     27.48%     66.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8417415     11.18%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4730194      6.28%     84.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3867382      5.14%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1570202      2.09%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1866871      2.48%     94.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       936081      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3548834      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75284039                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98670718                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121177166                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18017041                       # Number of memory references committed
system.switch_cpus2.commit.loads             11084665                       # Number of loads committed
system.switch_cpus2.commit.membars              16314                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17410876                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109184967                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2466965                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3548834                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257283979                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          380157077                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2867819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98670718                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121177166                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98670718                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883805                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883805                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131471                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131471                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       652581769                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198521573                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187606474                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32628                       # number of misc regfile writes
system.l20.replacements                         16891                       # number of replacements
system.l20.tagsinuse                     10239.996918                       # Cycle average of tags in use
system.l20.total_refs                          676883                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27131                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.948693                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           14.162268                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.785177                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5814.422040                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4407.627432                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001383                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000370                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.567815                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.430432                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78961                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17770                       # number of Writeback hits
system.l20.Writeback_hits::total                17770                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78961                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78961                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78961                       # number of overall hits
system.l20.overall_hits::total                  78961                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16880                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16890                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16881                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16891                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16881                       # number of overall misses
system.l20.overall_misses::total                16891                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2191356965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2192562160                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       184658                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       184658                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2191541623                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2192746818                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2191541623                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2192746818                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95841                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95851                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17770                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17770                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95842                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95852                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95842                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95852                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176125                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176211                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176134                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176220                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176134                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176220                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 129819.725415                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129814.219065                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       184658                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       184658                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 129822.973935                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129817.465988                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 129822.973935                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129817.465988                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4208                       # number of writebacks
system.l20.writebacks::total                     4208                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16880                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16890                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16881                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16891                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16881                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16891                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2032428035                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2033539326                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       175328                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       175328                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2032603363                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2033714654                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2032603363                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2033714654                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176125                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176211                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176134                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176220                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176134                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176220                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120404.504443                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120399.012789                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       175328                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       175328                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120407.758012                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120402.264756                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120407.758012                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120402.264756                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15153                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          193338                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25393                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.613831                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          234.551725                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.651946                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5737.647600                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4261.148729                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022905                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000650                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.560317                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.416128                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38726                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38726                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10516                       # number of Writeback hits
system.l21.Writeback_hits::total                10516                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38726                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38726                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38726                       # number of overall hits
system.l21.overall_hits::total                  38726                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15138                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15153                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15138                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15153                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15138                       # number of overall misses
system.l21.overall_misses::total                15153                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1923481                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1831940145                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1833863626                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1923481                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1831940145                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1833863626                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1923481                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1831940145                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1833863626                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53864                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53879                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10516                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10516                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53864                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53879                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53864                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53879                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281041                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281241                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281041                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281241                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281041                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281241                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 128232.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 121015.995838                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 121023.139048                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 128232.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 121015.995838                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 121023.139048                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 128232.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 121015.995838                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 121023.139048                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2392                       # number of writebacks
system.l21.writebacks::total                     2392                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15138                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15153                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15138                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15153                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15138                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15153                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1782595                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1689187392                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1690969987                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1782595                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1689187392                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1690969987                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1782595                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1689187392                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1690969987                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281041                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281241                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281041                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281241                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281041                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281241                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118839.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111585.902497                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 111593.083020                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 118839.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 111585.902497                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 111593.083020                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 118839.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 111585.902497                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 111593.083020                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17380                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          765281                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29668                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.794829                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          404.383086                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.374669                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3837.230798                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.202721                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8036.808727                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032909                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000763                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.312275                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000016                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.654037                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        54439                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  54439                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20335                       # number of Writeback hits
system.l22.Writeback_hits::total                20335                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        54439                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54439                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        54439                       # number of overall hits
system.l22.overall_hits::total                  54439                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17367                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17380                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17367                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17380                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17367                       # number of overall misses
system.l22.overall_misses::total                17380                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1511674                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2290934414                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2292446088                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1511674                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2290934414                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2292446088                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1511674                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2290934414                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2292446088                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71806                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71819                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20335                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20335                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71806                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71819                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71806                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71819                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.241860                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.241997                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.241860                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241997                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.241860                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241997                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 131913.077331                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 131901.385961                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 131913.077331                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 131901.385961                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 131913.077331                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 131901.385961                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3341                       # number of writebacks
system.l22.writebacks::total                     3341                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17367                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17380                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17367                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17380                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17367                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17380                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1388332                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2127298625                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2128686957                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1388332                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2127298625                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2128686957                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1388332                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2127298625                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2128686957                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241860                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.241997                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.241860                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241997                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.241860                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241997                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 106794.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 122490.851903                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 122479.111450                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 106794.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 122490.851903                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 122479.111450                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 106794.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 122490.851903                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 122479.111450                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678833                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846688.787273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671172                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671172                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671172                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671172                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671172                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671172                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671183                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671183                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671183                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671183                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671183                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671183                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95842                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899721                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96098                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.916908                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490309                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509691                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11635364                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635364                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17088                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17088                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344789                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344789                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344789                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344789                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357088                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357088                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357188                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357188                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357188                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357188                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14669261616                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14669261616                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6770800                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6770800                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14676032416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14676032416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14676032416                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14676032416                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11992452                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11992452                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19701977                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19701977                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19701977                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19701977                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018130                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018130                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018130                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018130                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41080.242450                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41080.242450                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        67708                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        67708                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41087.697280                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41087.697280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41087.697280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41087.697280                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17770                       # number of writebacks
system.cpu0.dcache.writebacks::total            17770                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261247                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261247                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           99                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261346                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261346                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261346                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261346                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95841                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95841                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95842                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95842                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2863064348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2863064348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       185658                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       185658                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2863250006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2863250006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2863250006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2863250006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007992                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007992                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004865                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004865                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004865                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004865                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29873.064221                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29873.064221                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       185658                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       185658                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29874.689656                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29874.689656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29874.689656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29874.689656                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993792                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929476276                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714900.878229                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993792                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18010286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18010286                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18010286                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18010286                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18010286                       # number of overall hits
system.cpu1.icache.overall_hits::total       18010286                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2040332                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2040332                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2040332                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2040332                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2040332                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2040332                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18010302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18010302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18010302                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18010302                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18010302                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18010302                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 127520.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 127520.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 127520.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 127520.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 127520.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 127520.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1938825                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1938825                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1938825                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1938825                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1938825                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1938825                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       129255                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       129255                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       129255                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       129255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       129255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       129255                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53864                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232306067                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54120                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4292.425480                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.401904                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.598096                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829695                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170305                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22590672                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22590672                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4724563                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4724563                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10822                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10822                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10806                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10806                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27315235                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27315235                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27315235                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27315235                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171137                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171137                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171137                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171137                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171137                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12833171168                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12833171168                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12833171168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12833171168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12833171168                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12833171168                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22761809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22761809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4724563                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4724563                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27486372                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27486372                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27486372                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27486372                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007519                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007519                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006226                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006226                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006226                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006226                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74987.706738                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74987.706738                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74987.706738                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74987.706738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74987.706738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74987.706738                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10516                       # number of writebacks
system.cpu1.dcache.writebacks::total            10516                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       117273                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       117273                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       117273                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       117273                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       117273                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       117273                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53864                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53864                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53864                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53864                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2113839289                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2113839289                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2113839289                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2113839289                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2113839289                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2113839289                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39244.008781                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39244.008781                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39244.008781                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39244.008781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39244.008781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39244.008781                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996752                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020159842                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056773.875000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996752                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15079087                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15079087                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15079087                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15079087                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15079087                       # number of overall hits
system.cpu2.icache.overall_hits::total       15079087                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2033227                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2033227                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2033227                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2033227                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2033227                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2033227                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15079104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15079104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15079104                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15079104                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15079104                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15079104                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 119601.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 119601.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 119601.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1554684                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1554684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1554684                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 119591.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71806                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181098901                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72062                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2513.098457                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.708315                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.291685                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901204                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098796                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10426902                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10426902                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6899746                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6899746                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22379                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22379                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16314                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16314                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17326648                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17326648                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17326648                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17326648                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156563                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156563                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       156563                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        156563                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       156563                       # number of overall misses
system.cpu2.dcache.overall_misses::total       156563                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8499328222                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8499328222                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8499328222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8499328222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8499328222                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8499328222                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10583465                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10583465                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6899746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6899746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16314                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16314                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17483211                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17483211                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17483211                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17483211                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014793                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014793                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008955                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008955                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008955                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008955                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54286.952997                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54286.952997                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54286.952997                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54286.952997                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54286.952997                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54286.952997                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20335                       # number of writebacks
system.cpu2.dcache.writebacks::total            20335                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        84757                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        84757                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84757                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84757                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84757                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84757                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71806                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71806                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71806                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71806                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71806                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71806                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2722681312                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2722681312                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2722681312                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2722681312                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2722681312                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2722681312                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004107                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004107                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37917.183968                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37917.183968                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37917.183968                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37917.183968                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37917.183968                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37917.183968                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
