{
  "module_name": "pwm-mtk-disp.c",
  "hash_id": "2a510ccd654e4c43655e1a995f6526fc9de9557c0fc7b502bde8ff329567ad01",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pwm/pwm-mtk-disp.c",
  "human_readable_source": "\n \n\n#include <linux/bitfield.h>\n#include <linux/clk.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pwm.h>\n#include <linux/slab.h>\n\n#define DISP_PWM_EN\t\t0x00\n\n#define PWM_CLKDIV_SHIFT\t16\n#define PWM_CLKDIV_MAX\t\t0x3ff\n#define PWM_CLKDIV_MASK\t\t(PWM_CLKDIV_MAX << PWM_CLKDIV_SHIFT)\n\n#define PWM_PERIOD_BIT_WIDTH\t12\n#define PWM_PERIOD_MASK\t\t((1 << PWM_PERIOD_BIT_WIDTH) - 1)\n\n#define PWM_HIGH_WIDTH_SHIFT\t16\n#define PWM_HIGH_WIDTH_MASK\t(0x1fff << PWM_HIGH_WIDTH_SHIFT)\n\nstruct mtk_pwm_data {\n\tu32 enable_mask;\n\tunsigned int con0;\n\tu32 con0_sel;\n\tunsigned int con1;\n\n\tbool has_commit;\n\tunsigned int commit;\n\tunsigned int commit_mask;\n\n\tunsigned int bls_debug;\n\tu32 bls_debug_mask;\n};\n\nstruct mtk_disp_pwm {\n\tstruct pwm_chip chip;\n\tconst struct mtk_pwm_data *data;\n\tstruct clk *clk_main;\n\tstruct clk *clk_mm;\n\tvoid __iomem *base;\n\tbool enabled;\n};\n\nstatic inline struct mtk_disp_pwm *to_mtk_disp_pwm(struct pwm_chip *chip)\n{\n\treturn container_of(chip, struct mtk_disp_pwm, chip);\n}\n\nstatic void mtk_disp_pwm_update_bits(struct mtk_disp_pwm *mdp, u32 offset,\n\t\t\t\t     u32 mask, u32 data)\n{\n\tvoid __iomem *address = mdp->base + offset;\n\tu32 value;\n\n\tvalue = readl(address);\n\tvalue &= ~mask;\n\tvalue |= data;\n\twritel(value, address);\n}\n\nstatic int mtk_disp_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm,\n\t\t\t      const struct pwm_state *state)\n{\n\tstruct mtk_disp_pwm *mdp = to_mtk_disp_pwm(chip);\n\tu32 clk_div, period, high_width, value;\n\tu64 div, rate;\n\tint err;\n\n\tif (state->polarity != PWM_POLARITY_NORMAL)\n\t\treturn -EINVAL;\n\n\tif (!state->enabled && mdp->enabled) {\n\t\tmtk_disp_pwm_update_bits(mdp, DISP_PWM_EN,\n\t\t\t\t\t mdp->data->enable_mask, 0x0);\n\t\tclk_disable_unprepare(mdp->clk_mm);\n\t\tclk_disable_unprepare(mdp->clk_main);\n\n\t\tmdp->enabled = false;\n\t\treturn 0;\n\t}\n\n\tif (!mdp->enabled) {\n\t\terr = clk_prepare_enable(mdp->clk_main);\n\t\tif (err < 0) {\n\t\t\tdev_err(chip->dev, \"Can't enable mdp->clk_main: %pe\\n\",\n\t\t\t\tERR_PTR(err));\n\t\t\treturn err;\n\t\t}\n\n\t\terr = clk_prepare_enable(mdp->clk_mm);\n\t\tif (err < 0) {\n\t\t\tdev_err(chip->dev, \"Can't enable mdp->clk_mm: %pe\\n\",\n\t\t\t\tERR_PTR(err));\n\t\t\tclk_disable_unprepare(mdp->clk_main);\n\t\t\treturn err;\n\t\t}\n\t}\n\n\t \n\trate = clk_get_rate(mdp->clk_main);\n\tclk_div = mul_u64_u64_div_u64(state->period, rate, NSEC_PER_SEC) >>\n\t\t\t  PWM_PERIOD_BIT_WIDTH;\n\tif (clk_div > PWM_CLKDIV_MAX) {\n\t\tif (!mdp->enabled) {\n\t\t\tclk_disable_unprepare(mdp->clk_mm);\n\t\t\tclk_disable_unprepare(mdp->clk_main);\n\t\t}\n\t\treturn -EINVAL;\n\t}\n\n\tdiv = NSEC_PER_SEC * (clk_div + 1);\n\tperiod = mul_u64_u64_div_u64(state->period, rate, div);\n\tif (period > 0)\n\t\tperiod--;\n\n\thigh_width = mul_u64_u64_div_u64(state->duty_cycle, rate, div);\n\tvalue = period | (high_width << PWM_HIGH_WIDTH_SHIFT);\n\n\tif (mdp->data->bls_debug && !mdp->data->has_commit) {\n\t\t \n\t\tmtk_disp_pwm_update_bits(mdp, mdp->data->bls_debug,\n\t\t\t\t\t mdp->data->bls_debug_mask,\n\t\t\t\t\t mdp->data->bls_debug_mask);\n\t\tmtk_disp_pwm_update_bits(mdp, mdp->data->con0,\n\t\t\t\t\t mdp->data->con0_sel,\n\t\t\t\t\t mdp->data->con0_sel);\n\t}\n\n\tmtk_disp_pwm_update_bits(mdp, mdp->data->con0,\n\t\t\t\t PWM_CLKDIV_MASK,\n\t\t\t\t clk_div << PWM_CLKDIV_SHIFT);\n\tmtk_disp_pwm_update_bits(mdp, mdp->data->con1,\n\t\t\t\t PWM_PERIOD_MASK | PWM_HIGH_WIDTH_MASK,\n\t\t\t\t value);\n\n\tif (mdp->data->has_commit) {\n\t\tmtk_disp_pwm_update_bits(mdp, mdp->data->commit,\n\t\t\t\t\t mdp->data->commit_mask,\n\t\t\t\t\t mdp->data->commit_mask);\n\t\tmtk_disp_pwm_update_bits(mdp, mdp->data->commit,\n\t\t\t\t\t mdp->data->commit_mask,\n\t\t\t\t\t 0x0);\n\t}\n\n\tmtk_disp_pwm_update_bits(mdp, DISP_PWM_EN, mdp->data->enable_mask,\n\t\t\t\t mdp->data->enable_mask);\n\tmdp->enabled = true;\n\n\treturn 0;\n}\n\nstatic int mtk_disp_pwm_get_state(struct pwm_chip *chip,\n\t\t\t\t  struct pwm_device *pwm,\n\t\t\t\t  struct pwm_state *state)\n{\n\tstruct mtk_disp_pwm *mdp = to_mtk_disp_pwm(chip);\n\tu64 rate, period, high_width;\n\tu32 clk_div, pwm_en, con0, con1;\n\tint err;\n\n\terr = clk_prepare_enable(mdp->clk_main);\n\tif (err < 0) {\n\t\tdev_err(chip->dev, \"Can't enable mdp->clk_main: %pe\\n\", ERR_PTR(err));\n\t\treturn err;\n\t}\n\n\terr = clk_prepare_enable(mdp->clk_mm);\n\tif (err < 0) {\n\t\tdev_err(chip->dev, \"Can't enable mdp->clk_mm: %pe\\n\", ERR_PTR(err));\n\t\tclk_disable_unprepare(mdp->clk_main);\n\t\treturn err;\n\t}\n\n\t \n\tif (mdp->data->bls_debug)\n\t\tmtk_disp_pwm_update_bits(mdp, mdp->data->bls_debug,\n\t\t\t\t\t mdp->data->bls_debug_mask,\n\t\t\t\t\t mdp->data->bls_debug_mask);\n\n\trate = clk_get_rate(mdp->clk_main);\n\tcon0 = readl(mdp->base + mdp->data->con0);\n\tcon1 = readl(mdp->base + mdp->data->con1);\n\tpwm_en = readl(mdp->base + DISP_PWM_EN);\n\tstate->enabled = !!(pwm_en & mdp->data->enable_mask);\n\tclk_div = FIELD_GET(PWM_CLKDIV_MASK, con0);\n\tperiod = FIELD_GET(PWM_PERIOD_MASK, con1);\n\t \n\tstate->period = DIV64_U64_ROUND_UP(period * (clk_div + 1) * NSEC_PER_SEC, rate);\n\thigh_width = FIELD_GET(PWM_HIGH_WIDTH_MASK, con1);\n\tstate->duty_cycle = DIV64_U64_ROUND_UP(high_width * (clk_div + 1) * NSEC_PER_SEC,\n\t\t\t\t\t       rate);\n\tstate->polarity = PWM_POLARITY_NORMAL;\n\tclk_disable_unprepare(mdp->clk_mm);\n\tclk_disable_unprepare(mdp->clk_main);\n\n\treturn 0;\n}\n\nstatic const struct pwm_ops mtk_disp_pwm_ops = {\n\t.apply = mtk_disp_pwm_apply,\n\t.get_state = mtk_disp_pwm_get_state,\n\t.owner = THIS_MODULE,\n};\n\nstatic int mtk_disp_pwm_probe(struct platform_device *pdev)\n{\n\tstruct mtk_disp_pwm *mdp;\n\tint ret;\n\n\tmdp = devm_kzalloc(&pdev->dev, sizeof(*mdp), GFP_KERNEL);\n\tif (!mdp)\n\t\treturn -ENOMEM;\n\n\tmdp->data = of_device_get_match_data(&pdev->dev);\n\n\tmdp->base = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(mdp->base))\n\t\treturn PTR_ERR(mdp->base);\n\n\tmdp->clk_main = devm_clk_get(&pdev->dev, \"main\");\n\tif (IS_ERR(mdp->clk_main))\n\t\treturn PTR_ERR(mdp->clk_main);\n\n\tmdp->clk_mm = devm_clk_get(&pdev->dev, \"mm\");\n\tif (IS_ERR(mdp->clk_mm))\n\t\treturn PTR_ERR(mdp->clk_mm);\n\n\tmdp->chip.dev = &pdev->dev;\n\tmdp->chip.ops = &mtk_disp_pwm_ops;\n\tmdp->chip.npwm = 1;\n\n\tret = pwmchip_add(&mdp->chip);\n\tif (ret < 0) {\n\t\tdev_err(&pdev->dev, \"pwmchip_add() failed: %pe\\n\", ERR_PTR(ret));\n\t\treturn ret;\n\t}\n\n\tplatform_set_drvdata(pdev, mdp);\n\n\treturn 0;\n}\n\nstatic void mtk_disp_pwm_remove(struct platform_device *pdev)\n{\n\tstruct mtk_disp_pwm *mdp = platform_get_drvdata(pdev);\n\n\tpwmchip_remove(&mdp->chip);\n}\n\nstatic const struct mtk_pwm_data mt2701_pwm_data = {\n\t.enable_mask = BIT(16),\n\t.con0 = 0xa8,\n\t.con0_sel = 0x2,\n\t.con1 = 0xac,\n\t.has_commit = false,\n\t.bls_debug = 0xb0,\n\t.bls_debug_mask = 0x3,\n};\n\nstatic const struct mtk_pwm_data mt8173_pwm_data = {\n\t.enable_mask = BIT(0),\n\t.con0 = 0x10,\n\t.con0_sel = 0x0,\n\t.con1 = 0x14,\n\t.has_commit = true,\n\t.commit = 0x8,\n\t.commit_mask = 0x1,\n};\n\nstatic const struct mtk_pwm_data mt8183_pwm_data = {\n\t.enable_mask = BIT(0),\n\t.con0 = 0x18,\n\t.con0_sel = 0x0,\n\t.con1 = 0x1c,\n\t.has_commit = false,\n\t.bls_debug = 0x80,\n\t.bls_debug_mask = 0x3,\n};\n\nstatic const struct of_device_id mtk_disp_pwm_of_match[] = {\n\t{ .compatible = \"mediatek,mt2701-disp-pwm\", .data = &mt2701_pwm_data},\n\t{ .compatible = \"mediatek,mt6595-disp-pwm\", .data = &mt8173_pwm_data},\n\t{ .compatible = \"mediatek,mt8173-disp-pwm\", .data = &mt8173_pwm_data},\n\t{ .compatible = \"mediatek,mt8183-disp-pwm\", .data = &mt8183_pwm_data},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, mtk_disp_pwm_of_match);\n\nstatic struct platform_driver mtk_disp_pwm_driver = {\n\t.driver = {\n\t\t.name = \"mediatek-disp-pwm\",\n\t\t.of_match_table = mtk_disp_pwm_of_match,\n\t},\n\t.probe = mtk_disp_pwm_probe,\n\t.remove_new = mtk_disp_pwm_remove,\n};\nmodule_platform_driver(mtk_disp_pwm_driver);\n\nMODULE_AUTHOR(\"YH Huang <yh.huang@mediatek.com>\");\nMODULE_DESCRIPTION(\"MediaTek SoC display PWM driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}