\hypertarget{struct_r_c_c___type_def}{}\section{R\+C\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_c_c___type_def}\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{P\+L\+L\+C\+F\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{C\+F\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{C\+IR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{A\+H\+B1\+R\+S\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{A\+H\+B2\+R\+S\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{A\+H\+B3\+R\+S\+TR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{R\+E\+S\+E\+R\+V\+E\+D0}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{A\+P\+B1\+R\+S\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{A\+P\+B2\+R\+S\+TR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{A\+H\+B1\+E\+NR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{A\+H\+B2\+E\+NR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{A\+H\+B3\+E\+NR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\+E\+S\+E\+R\+V\+E\+D2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{A\+P\+B1\+E\+NR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{A\+P\+B2\+E\+NR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{A\+H\+B1\+L\+P\+E\+NR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{A\+H\+B2\+L\+P\+E\+NR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{A\+H\+B3\+L\+P\+E\+NR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{R\+E\+S\+E\+R\+V\+E\+D4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{A\+P\+B1\+L\+P\+E\+NR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{A\+P\+B2\+L\+P\+E\+NR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}{R\+E\+S\+E\+R\+V\+E\+D5}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{B\+D\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{C\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}{R\+E\+S\+E\+R\+V\+E\+D6}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{S\+S\+C\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{P\+L\+L\+I2\+S\+C\+F\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}{P\+L\+L\+S\+A\+I\+C\+F\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0a5d6d20b17d55b2e892a924b6e70296}{D\+C\+K\+C\+F\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a968181c52f663e22dd22d2622deb2455}{C\+K\+G\+A\+T\+E\+NR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}{D\+C\+K\+C\+F\+G\+R2}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Reset and Clock Control. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}\label{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+E\+NR@{A\+H\+B1\+E\+NR}}
\index{A\+H\+B1\+E\+NR@{A\+H\+B1\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+H\+B1\+E\+NR}{AHB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+H\+B1\+E\+NR}

R\+CC A\+H\+B1 peripheral clock register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}\label{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+L\+P\+E\+NR@{A\+H\+B1\+L\+P\+E\+NR}}
\index{A\+H\+B1\+L\+P\+E\+NR@{A\+H\+B1\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+H\+B1\+L\+P\+E\+NR}{AHB1LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+H\+B1\+L\+P\+E\+NR}

R\+CC A\+H\+B1 peripheral clock enable in low power mode register, Address offset\+: 0x50 \mbox{\Hypertarget{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}\label{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B1\+R\+S\+TR@{A\+H\+B1\+R\+S\+TR}}
\index{A\+H\+B1\+R\+S\+TR@{A\+H\+B1\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+H\+B1\+R\+S\+TR}{AHB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+H\+B1\+R\+S\+TR}

R\+CC A\+H\+B1 peripheral reset register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}\label{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+E\+NR@{A\+H\+B2\+E\+NR}}
\index{A\+H\+B2\+E\+NR@{A\+H\+B2\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+H\+B2\+E\+NR}{AHB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+H\+B2\+E\+NR}

R\+CC A\+H\+B2 peripheral clock register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}\label{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+L\+P\+E\+NR@{A\+H\+B2\+L\+P\+E\+NR}}
\index{A\+H\+B2\+L\+P\+E\+NR@{A\+H\+B2\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+H\+B2\+L\+P\+E\+NR}{AHB2LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+H\+B2\+L\+P\+E\+NR}

R\+CC A\+H\+B2 peripheral clock enable in low power mode register, Address offset\+: 0x54 \mbox{\Hypertarget{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}\label{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B2\+R\+S\+TR@{A\+H\+B2\+R\+S\+TR}}
\index{A\+H\+B2\+R\+S\+TR@{A\+H\+B2\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+H\+B2\+R\+S\+TR}{AHB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+H\+B2\+R\+S\+TR}

R\+CC A\+H\+B2 peripheral reset register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}\label{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+E\+NR@{A\+H\+B3\+E\+NR}}
\index{A\+H\+B3\+E\+NR@{A\+H\+B3\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+H\+B3\+E\+NR}{AHB3ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+H\+B3\+E\+NR}

R\+CC A\+H\+B3 peripheral clock register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}\label{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+L\+P\+E\+NR@{A\+H\+B3\+L\+P\+E\+NR}}
\index{A\+H\+B3\+L\+P\+E\+NR@{A\+H\+B3\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+H\+B3\+L\+P\+E\+NR}{AHB3LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+H\+B3\+L\+P\+E\+NR}

R\+CC A\+H\+B3 peripheral clock enable in low power mode register, Address offset\+: 0x58 \mbox{\Hypertarget{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}\label{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+H\+B3\+R\+S\+TR@{A\+H\+B3\+R\+S\+TR}}
\index{A\+H\+B3\+R\+S\+TR@{A\+H\+B3\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+H\+B3\+R\+S\+TR}{AHB3RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+H\+B3\+R\+S\+TR}

R\+CC A\+H\+B3 peripheral reset register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}\label{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+E\+NR@{A\+P\+B1\+E\+NR}}
\index{A\+P\+B1\+E\+NR@{A\+P\+B1\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+P\+B1\+E\+NR}{APB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+P\+B1\+E\+NR}

R\+CC A\+P\+B1 peripheral clock enable register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}\label{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+L\+P\+E\+NR@{A\+P\+B1\+L\+P\+E\+NR}}
\index{A\+P\+B1\+L\+P\+E\+NR@{A\+P\+B1\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+P\+B1\+L\+P\+E\+NR}{APB1LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+P\+B1\+L\+P\+E\+NR}

R\+CC A\+P\+B1 peripheral clock enable in low power mode register, Address offset\+: 0x60 \mbox{\Hypertarget{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}\label{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B1\+R\+S\+TR@{A\+P\+B1\+R\+S\+TR}}
\index{A\+P\+B1\+R\+S\+TR@{A\+P\+B1\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+P\+B1\+R\+S\+TR}{APB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+P\+B1\+R\+S\+TR}

R\+CC A\+P\+B1 peripheral reset register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}\label{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+E\+NR@{A\+P\+B2\+E\+NR}}
\index{A\+P\+B2\+E\+NR@{A\+P\+B2\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+P\+B2\+E\+NR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+P\+B2\+E\+NR}

R\+CC A\+P\+B2 peripheral clock enable register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}\label{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+L\+P\+E\+NR@{A\+P\+B2\+L\+P\+E\+NR}}
\index{A\+P\+B2\+L\+P\+E\+NR@{A\+P\+B2\+L\+P\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+P\+B2\+L\+P\+E\+NR}{APB2LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+P\+B2\+L\+P\+E\+NR}

R\+CC A\+P\+B2 peripheral clock enable in low power mode register, Address offset\+: 0x64 \mbox{\Hypertarget{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}\label{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!A\+P\+B2\+R\+S\+TR@{A\+P\+B2\+R\+S\+TR}}
\index{A\+P\+B2\+R\+S\+TR@{A\+P\+B2\+R\+S\+TR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+P\+B2\+R\+S\+TR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+P\+B2\+R\+S\+TR}

R\+CC A\+P\+B2 peripheral reset register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}\label{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!B\+D\+CR@{B\+D\+CR}}
\index{B\+D\+CR@{B\+D\+CR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+D\+CR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+D\+CR}

R\+CC Backup domain control register, Address offset\+: 0x70 \mbox{\Hypertarget{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+F\+GR@{C\+F\+GR}}
\index{C\+F\+GR@{C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+F\+GR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+F\+GR}

R\+CC clock configuration register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}\label{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+IR@{C\+IR}}
\index{C\+IR@{C\+IR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+IR}{CIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+IR}

R\+CC clock interrupt register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_r_c_c___type_def_a968181c52f663e22dd22d2622deb2455}\label{struct_r_c_c___type_def_a968181c52f663e22dd22d2622deb2455}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+K\+G\+A\+T\+E\+NR@{C\+K\+G\+A\+T\+E\+NR}}
\index{C\+K\+G\+A\+T\+E\+NR@{C\+K\+G\+A\+T\+E\+NR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+K\+G\+A\+T\+E\+NR}{CKGATENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+K\+G\+A\+T\+E\+NR}

R\+CC Clocks Gated E\+Nable Register, Address offset\+: 0x90 \mbox{\Hypertarget{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

R\+CC clock control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+SR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+SR}

R\+CC clock control \& status register, Address offset\+: 0x74 \mbox{\Hypertarget{struct_r_c_c___type_def_a0a5d6d20b17d55b2e892a924b6e70296}\label{struct_r_c_c___type_def_a0a5d6d20b17d55b2e892a924b6e70296}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!D\+C\+K\+C\+F\+GR@{D\+C\+K\+C\+F\+GR}}
\index{D\+C\+K\+C\+F\+GR@{D\+C\+K\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+C\+K\+C\+F\+GR}{DCKCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+C\+K\+C\+F\+GR}

R\+CC Dedicated Clocks configuration register, Address offset\+: 0x8C \mbox{\Hypertarget{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}\label{struct_r_c_c___type_def_af5c08405ec6124981a61e07985ef3bc9}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!D\+C\+K\+C\+F\+G\+R2@{D\+C\+K\+C\+F\+G\+R2}}
\index{D\+C\+K\+C\+F\+G\+R2@{D\+C\+K\+C\+F\+G\+R2}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+C\+K\+C\+F\+G\+R2}{DCKCFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+C\+K\+C\+F\+G\+R2}

R\+CC Dedicated Clocks configuration register 2, Address offset\+: 0x94 \mbox{\Hypertarget{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}\label{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+C\+F\+GR@{P\+L\+L\+C\+F\+GR}}
\index{P\+L\+L\+C\+F\+GR@{P\+L\+L\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+L\+L\+C\+F\+GR}{PLLCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+L\+L\+C\+F\+GR}

R\+CC P\+LL configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}\label{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+I2\+S\+C\+F\+GR@{P\+L\+L\+I2\+S\+C\+F\+GR}}
\index{P\+L\+L\+I2\+S\+C\+F\+GR@{P\+L\+L\+I2\+S\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+L\+L\+I2\+S\+C\+F\+GR}{PLLI2SCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+L\+L\+I2\+S\+C\+F\+GR}

R\+CC P\+L\+L\+I2S configuration register, Address offset\+: 0x84 \mbox{\Hypertarget{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}\label{struct_r_c_c___type_def_ac93962b2d41007abdda922a3f23d7ede}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!P\+L\+L\+S\+A\+I\+C\+F\+GR@{P\+L\+L\+S\+A\+I\+C\+F\+GR}}
\index{P\+L\+L\+S\+A\+I\+C\+F\+GR@{P\+L\+L\+S\+A\+I\+C\+F\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+L\+L\+S\+A\+I\+C\+F\+GR}{PLLSAICFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+L\+L\+S\+A\+I\+C\+F\+GR}

R\+CC P\+L\+L\+S\+AI configuration register, Address offset\+: 0x88 \mbox{\Hypertarget{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x1C \mbox{\Hypertarget{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}\label{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}2\mbox{]}}

Reserved, 0x28-\/0x2C \mbox{\Hypertarget{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x3C \mbox{\Hypertarget{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}\label{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}2\mbox{]}}

Reserved, 0x48-\/0x4C \mbox{\Hypertarget{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}\label{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x5C \mbox{\Hypertarget{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}\label{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}2\mbox{]}}

Reserved, 0x68-\/0x6C \mbox{\Hypertarget{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}\label{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6\mbox{[}2\mbox{]}}

Reserved, 0x78-\/0x7C \mbox{\Hypertarget{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}\label{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}} 
\index{R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}!S\+S\+C\+GR@{S\+S\+C\+GR}}
\index{S\+S\+C\+GR@{S\+S\+C\+GR}!R\+C\+C\+\_\+\+Type\+Def@{R\+C\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+S\+C\+GR}{SSCGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+S\+C\+GR}

R\+CC spread spectrum clock generation register, Address offset\+: 0x80 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
