
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1

# Written on Wed Sep 18 11:51:38 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl"
                         "C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\soc_golden_gsrd_impl_1_cpe.ldc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                                                                            Requested     Requested     Clock                                                                            Clock                     Clock
Level     Clock                                                                                                                            Frequency     Period        Type                                                                             Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       clk_125_in                                                                                                                       125.0 MHz     8.000         declared                                                                         default_clkgroup          36   
                                                                                                                                                                                                                                                                                       
0 -       pll_refclk_i                                                                                                                     100.0 MHz     10.000        declared                                                                         default_clkgroup          0    
                                                                                                                                                                                                                                                                                       
0 -       pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                    200.0 MHz     5.000         inferred                                                                         Inferred_clkgroup_0_3     31532
1 .         tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_fwft_fabric_noreg_1s_9s|_FWFT_ENABLE_re_r_derived_clock     200.0 MHz     5.000         derived (from pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock)     Inferred_clkgroup_0_3     8    
                                                                                                                                                                                                                                                                                       
0 -       lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                             200.0 MHz     5.000         inferred                                                                         Inferred_clkgroup_0_6     6937 
                                                                                                                                                                                                                                                                                       
0 -       pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                   200.0 MHz     5.000         inferred                                                                         Inferred_clkgroup_0_1     2856 
                                                                                                                                                                                                                                                                                       
0 -       osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1|clk_out_o_inferred_clock                                                    200.0 MHz     5.000         inferred                                                                         Inferred_clkgroup_0_4     105  
                                                                                                                                                                                                                                                                                       
0 -       cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock                                                200.0 MHz     5.000         inferred                                                                         Inferred_clkgroup_0_8     83   
                                                                                                                                                                                                                                                                                       
0 -       soc_golden_gsrd|rgmii_rxc_i                                                                                                      200.0 MHz     5.000         inferred                                                                         Inferred_clkgroup_0_2     73   
                                                                                                                                                                                                                                                                                       
0 -       pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                  200.0 MHz     5.000         inferred                                                                         Inferred_clkgroup_0_5     18   
                                                                                                                                                                                                                                                                                       
0 -       cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock                                      200.0 MHz     5.000         inferred                                                                         Inferred_clkgroup_0_9     9    
                                                                                                                                                                                                                                                                                       
0 -       pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock                                                                    200.0 MHz     5.000         inferred                                                                         Inferred_clkgroup_0_7     9    
=======================================================================================================================================================================================================================================================================================


Clock Load Summary
******************

                                                                                                                               Clock     Source                                                                                                                                  Clock Pin                                                                                                                                        Non-clock Pin     Non-clock Pin
Clock                                                                                                                          Load      Pin                                                                                                                                     Seq Example                                                                                                                                      Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_125_in                                                                                                                     36        clk_125_in(port)                                                                                                                        -                                                                                                                                                -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
pll_refclk_i                                                                                                                   0         pll_refclk_i(port)                                                                                                                      -                                                                                                                                                -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  31532     pll0_inst.lscc_pll_inst.gen_ext_outclkdiv\.u_pll.CLKOP(PLLC)                                                                            tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC\.u_fifo.\.wp_sync2_r[11:0].C     -                 -            
tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_fwft_fabric_noreg_1s_9s|_FWFT_ENABLE_re_r_derived_clock     8         tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.u_fwft._FWFT_ENABLE\.re_r.Q[0](dffr)     tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.u_fwft.d_o[0].C                                   -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           6937      lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.u_eclkdiv.ECLKDIVOUT(ECLKDIVA)                                                        lpddr4_mc_contr0_inst.lscc_mc_avant_inst.s_wr_rd_trn_done_r1.C                                                                                   -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 2856      pll0_inst.lscc_pll_inst.gen_ext_outclkdiv\.u_pll.CLKOS2(PLLC)                                                                           uart0_inst.lscc_uart_inst.u_txmitt.tx_in_shift_s.C                                                                                               -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1|clk_out_o_inferred_clock                                                  105       osc0_inst.lscc_osc_inst.u_OSC.CLKOUT(OSCE)                                                                                              -                                                                                                                                                -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock                                              83        -                                                                                                                                       -                                                                                                                                                -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
soc_golden_gsrd|rgmii_rxc_i                                                                                                    73        rgmii_rxc_i(port)                                                                                                                       tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.G_1.C                                                                                         -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                18        pll0_inst.lscc_pll_inst.gen_ext_outclkdiv\.u_pll.CLKRES(PLLC)                                                                           pll0_inst.lscc_pll_inst.u_pll_init_bw.gen_bw_init\.pll_lock_reg[1:0].C                                                                           -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock                                    9         -                                                                                                                                       -                                                                                                                                                -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock                                                                  9         pll0_inst.lscc_pll_inst.gen_ext_outclkdiv\.u_pll.CLKOS(PLLC)                                                                            -                                                                                                                                                -                 -            
=================================================================================================================================================================================================================================================================================================================================================================================================================================================================
