###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        68647   # Number of WRITE/WRITEP commands
num_reads_done                 =       660221   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       511707   # Number of read row buffer hits
num_read_cmds                  =       660218   # Number of READ/READP commands
num_writes_done                =        68672   # Number of read requests issued
num_write_row_hits             =        35102   # Number of write row buffer hits
num_act_cmds                   =       182757   # Number of ACT commands
num_pre_cmds                   =       182725   # Number of PRE commands
num_ondemand_pres              =       158903   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9386338   # Cyles of rank active rank.0
rank_active_cycles.1           =      9014278   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       613662   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       985722   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       682103   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7989   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3233   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4574   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1755   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1029   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1564   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2834   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2243   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          680   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20924   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           28   # Write cmd latency (cycles)
write_latency[40-59]           =           38   # Write cmd latency (cycles)
write_latency[60-79]           =          137   # Write cmd latency (cycles)
write_latency[80-99]           =          295   # Write cmd latency (cycles)
write_latency[100-119]         =          437   # Write cmd latency (cycles)
write_latency[120-139]         =          793   # Write cmd latency (cycles)
write_latency[140-159]         =         1086   # Write cmd latency (cycles)
write_latency[160-179]         =         1465   # Write cmd latency (cycles)
write_latency[180-199]         =         2004   # Write cmd latency (cycles)
write_latency[200-]            =        62364   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       258122   # Read request latency (cycles)
read_latency[40-59]            =        85184   # Read request latency (cycles)
read_latency[60-79]            =        95389   # Read request latency (cycles)
read_latency[80-99]            =        40955   # Read request latency (cycles)
read_latency[100-119]          =        30633   # Read request latency (cycles)
read_latency[120-139]          =        25609   # Read request latency (cycles)
read_latency[140-159]          =        16458   # Read request latency (cycles)
read_latency[160-179]          =        12678   # Read request latency (cycles)
read_latency[180-199]          =        10261   # Read request latency (cycles)
read_latency[200-]             =        84930   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.42686e+08   # Write energy
read_energy                    =    2.662e+09   # Read energy
act_energy                     =  5.00023e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.94558e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.73147e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85707e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62491e+09   # Active standby energy rank.1
average_read_latency           =      110.408   # Average read request latency (cycles)
average_interarrival           =      13.7183   # Average request interarrival latency (cycles)
total_energy                   =   1.6459e+10   # Total energy (pJ)
average_power                  =       1645.9   # Average power (mW)
average_bandwidth              =      6.21989   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        66667   # Number of WRITE/WRITEP commands
num_reads_done                 =       693375   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       528586   # Number of read row buffer hits
num_read_cmds                  =       693373   # Number of READ/READP commands
num_writes_done                =        66678   # Number of read requests issued
num_write_row_hits             =        35707   # Number of write row buffer hits
num_act_cmds                   =       196612   # Number of ACT commands
num_pre_cmds                   =       196581   # Number of PRE commands
num_ondemand_pres              =       172950   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9209352   # Cyles of rank active rank.0
rank_active_cycles.1           =      9157764   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       790648   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       842236   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       713957   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7648   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3034   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4603   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1692   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          992   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1604   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2859   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2158   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          679   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20829   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           14   # Write cmd latency (cycles)
write_latency[40-59]           =           28   # Write cmd latency (cycles)
write_latency[60-79]           =          112   # Write cmd latency (cycles)
write_latency[80-99]           =          263   # Write cmd latency (cycles)
write_latency[100-119]         =          376   # Write cmd latency (cycles)
write_latency[120-139]         =          703   # Write cmd latency (cycles)
write_latency[140-159]         =          901   # Write cmd latency (cycles)
write_latency[160-179]         =         1272   # Write cmd latency (cycles)
write_latency[180-199]         =         1663   # Write cmd latency (cycles)
write_latency[200-]            =        61335   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       253679   # Read request latency (cycles)
read_latency[40-59]            =        85995   # Read request latency (cycles)
read_latency[60-79]            =       100034   # Read request latency (cycles)
read_latency[80-99]            =        43687   # Read request latency (cycles)
read_latency[100-119]          =        33232   # Read request latency (cycles)
read_latency[120-139]          =        28566   # Read request latency (cycles)
read_latency[140-159]          =        18593   # Read request latency (cycles)
read_latency[160-179]          =        14433   # Read request latency (cycles)
read_latency[180-199]          =        11712   # Read request latency (cycles)
read_latency[200-]             =       103440   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.32802e+08   # Write energy
read_energy                    =  2.79568e+09   # Read energy
act_energy                     =   5.3793e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.79511e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.04273e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74664e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71444e+09   # Active standby energy rank.1
average_read_latency           =      124.257   # Average read request latency (cycles)
average_interarrival           =      13.1565   # Average request interarrival latency (cycles)
total_energy                   =  1.66159e+10   # Total energy (pJ)
average_power                  =      1661.59   # Average power (mW)
average_bandwidth              =      6.48579   # Average bandwidth
