-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Real_Divide_HDL_Optimized1.vhd
-- Created: 2024-10-04 16:56:23
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Real_Divide_HDL_Optimized1
-- Source Path: HDLRx/full_rx/rx_demodulator_full/channel_estimation_and_equalization/Channel Equalization/equalizer/Real 
-- Divide HDL Optimized
-- Hierarchy Level: 5
-- Model version: 1.104
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_Real_Divide_HDL_Optimized1 IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        num                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        den                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        validIn                           :   IN    std_logic;
        y                                 :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        validOut                          :   OUT   std_logic
        );
END full_rx_ip_src_Real_Divide_HDL_Optimized1;


ARCHITECTURE rtl OF full_rx_ip_src_Real_Divide_HDL_Optimized1 IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_Verify_divide_sizes_block
    PORT( denominator                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          numerator                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          den                             :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          num                             :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_ForEach_Real_Divide_block
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          den                             :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          num                             :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          validIn                         :   IN    std_logic;
          y                               :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_Reshape_to_original_size_block
    PORT( y                               :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          u                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          z                               :   OUT   std_logic_vector(11 DOWNTO 0)  -- sfix12_En10
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_y_u_1
    PORT( u                               :   IN    std_logic;
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_Verify_divide_sizes_block
    USE ENTITY work.full_rx_ip_src_Verify_divide_sizes_block(rtl);

  FOR ALL : full_rx_ip_src_ForEach_Real_Divide_block
    USE ENTITY work.full_rx_ip_src_ForEach_Real_Divide_block(rtl);

  FOR ALL : full_rx_ip_src_Reshape_to_original_size_block
    USE ENTITY work.full_rx_ip_src_Reshape_to_original_size_block(rtl);

  FOR ALL : full_rx_ip_src_y_u_1
    USE ENTITY work.full_rx_ip_src_y_u_1(rtl);

  -- Signals
  SIGNAL den_1                            : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL num_1                            : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ForEach_Real_Divide_out1         : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL ForEach_Real_Divide_out2         : std_logic;
  SIGNAL z                                : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL z_signed                         : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL Delay17_out1                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL y_1                              : std_logic;
  SIGNAL Delay1_out1                      : std_logic;

BEGIN
  u_Verify_divide_sizes : full_rx_ip_src_Verify_divide_sizes_block
    PORT MAP( denominator => den,  -- sfix16_En14
              numerator => num,  -- sfix16_En14
              den => den_1,  -- sfix16_En14
              num => num_1  -- sfix16_En14
              );

  u_ForEach_Real_Divide_instance1 : full_rx_ip_src_ForEach_Real_Divide_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              den => den_1,  -- sfix16_En14
              num => num_1,  -- sfix16_En14
              validIn => validIn,
              y => ForEach_Real_Divide_out1,  -- sfix12_En10
              validOut => ForEach_Real_Divide_out2
              );

  u_Reshape_to_original_size : full_rx_ip_src_Reshape_to_original_size_block
    PORT MAP( y => ForEach_Real_Divide_out1,  -- sfix12_En10
              u => num,  -- sfix16_En14
              z => z  -- sfix12_En10
              );

  u_y_u_1 : full_rx_ip_src_y_u_1
    PORT MAP( u => ForEach_Real_Divide_out2,
              y => y_1
              );

  z_signed <= signed(z);

  Delay17_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay17_out1 <= to_signed(16#000#, 12);
      ELSIF enb_1_2_0 = '1' THEN
        Delay17_out1 <= z_signed;
      END IF;
    END IF;
  END PROCESS Delay17_process;


  y <= std_logic_vector(Delay17_out1);

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Delay1_out1 <= y_1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  validOut <= Delay1_out1;

END rtl;

