library ieee;
use ieee.std_logic_1164.all;
entity BCDto7Seg is
	port
	(
		-- Input ports
		BCD : in STD_LOGIC_VECTOR (3 downto 0);
		-- Output ports
		DISPLAY : out STD_LOGIC_VECTOR (0 to 6)
	);
end BCDto7Seg;

architecture a of BCDto7Seg is
	-- Declarations (optional)
	signal bcd_in : STD_LOGIC_VECTOR (3 downto 0);
	signal display_out : STD_LOGIC_VECTOR (0 to 6);