

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo'
================================================================
* Date:           Tue May 10 21:15:46 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     165|     49|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        -|      -|     267|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     432|    306|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |ultra_net_mul_32sbkb_U9  |ultra_net_mul_32sbkb  |        0|      2|  165|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      2|  165|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_136_p2                       |     +    |      0|  0|  39|          32|           1|
    |t_fu_127_p2                       |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln225_fu_122_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln234_fu_142_p2              |   icmp   |      0|  0|  20|          32|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 128|         134|          42|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_1_fu_58                |   9|          2|   32|         64|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |numReps_blk_n            |   9|          2|    1|          2|
    |numReps_out_blk_n        |   9|          2|    1|          2|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |r_V_reg_89               |   9|          2|  128|        256|
    |real_start               |   9|          2|    1|          2|
    |t_0_i_reg_101            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         27|  200|        405|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    5|   0|    5|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_1_fu_58                |   32|   0|   32|          0|
    |icmp_ln225_reg_197       |    1|   0|    1|          0|
    |icmp_ln234_reg_206       |    1|   0|    1|          0|
    |numReps_read_reg_187     |   32|   0|   32|          0|
    |r_V_reg_89               |  128|   0|  128|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |t_0_i_reg_101            |   32|   0|   32|          0|
    |totalIters_reg_192       |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  267|   0|  267|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_start            |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_done             | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_idle             | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_ready            | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_out           | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_write         | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|in_V_V_dout         |  in |   64|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din         | out |  192|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n      |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write       | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|numReps_dout        |  in |   32|   ap_fifo  |        numReps       |    pointer   |
|numReps_empty_n     |  in |    1|   ap_fifo  |        numReps       |    pointer   |
|numReps_read        | out |    1|   ap_fifo  |        numReps       |    pointer   |
|numReps_out_din     | out |   32|   ap_fifo  |      numReps_out     |    pointer   |
|numReps_out_full_n  |  in |    1|   ap_fifo  |      numReps_out     |    pointer   |
|numReps_out_write   | out |    1|   ap_fifo  |      numReps_out     |    pointer   |
+--------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32"   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.75ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %numReps)" [./src/stream_tools.h:185]   --->   Operation 8 'read' 'numReps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_out, i32 %numReps_read)" [./src/ultranet.cpp:90]   --->   Operation 9 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.75ns)   --->   "store i32 0, i32* %i_1" [./src/stream_tools.h:225->./src/ultranet.cpp:90]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 11 [2/2] (2.96ns)   --->   "%totalIters = mul i32 %numReps_read, 86400" [./src/stream_tools.h:222->./src/ultranet.cpp:90]   --->   Operation 11 'mul' 'totalIters' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (2.96ns)   --->   "%totalIters = mul i32 %numReps_read, 86400" [./src/stream_tools.h:222->./src/ultranet.cpp:90]   --->   Operation 16 'mul' 'totalIters' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.75ns)   --->   "br label %0" [./src/stream_tools.h:225->./src/ultranet.cpp:90]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.75>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%r_V = phi i128 [ 0, %entry ], [ %trunc_ln, %hls_label_15_end ]" [./src/stream_tools.h:225->./src/ultranet.cpp:90]   --->   Operation 18 'phi' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%t_0_i = phi i32 [ 0, %entry ], [ %t, %hls_label_15_end ]"   --->   Operation 19 'phi' 't_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (1.11ns)   --->   "%icmp_ln225 = icmp eq i32 %t_0_i, %totalIters" [./src/stream_tools.h:225->./src/ultranet.cpp:90]   --->   Operation 20 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (1.20ns)   --->   "%t = add i32 %t_0_i, 1" [./src/stream_tools.h:225->./src/ultranet.cpp:90]   --->   Operation 21 'add' 't' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln225, label %.exit, label %hls_label_15_begin" [./src/stream_tools.h:225->./src/ultranet.cpp:90]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%i_1_load = load i32* %i_1" [./src/stream_tools.h:232->./src/ultranet.cpp:90]   --->   Operation 23 'load' 'i_1_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (1.20ns)   --->   "%i = add i32 %i_1_load, 1" [./src/stream_tools.h:232->./src/ultranet.cpp:90]   --->   Operation 24 'add' 'i' <Predicate = (!icmp_ln225)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (1.11ns)   --->   "%icmp_ln234 = icmp eq i32 %i, 3" [./src/stream_tools.h:234->./src/ultranet.cpp:90]   --->   Operation 25 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln225)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln234, label %1, label %hls_label_15_begin.hls_label_15_end_crit_edge" [./src/stream_tools.h:234->./src/ultranet.cpp:90]   --->   Operation 26 'br' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.75ns)   --->   "store i32 %i, i32* %i_1" [./src/stream_tools.h:234->./src/ultranet.cpp:90]   --->   Operation 27 'store' <Predicate = (!icmp_ln225 & !icmp_ln234)> <Delay = 0.75>
ST_4 : Operation 28 [1/1] (0.75ns)   --->   "store i32 0, i32* %i_1" [./src/stream_tools.h:237->./src/ultranet.cpp:90]   --->   Operation 28 'store' <Predicate = (!icmp_ln225 & icmp_ln234)> <Delay = 0.75>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50028)" [./src/stream_tools.h:225->./src/ultranet.cpp:90]   --->   Operation 29 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/stream_tools.h:226->./src/ultranet.cpp:90]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.75ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [./src/stream_tools.h:228->./src/ultranet.cpp:90]   --->   Operation 31 'read' 'tmp_V' <Predicate = (!icmp_ln225)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = call i192 @_ssdm_op_BitConcatenate.i192.i64.i128(i64 %tmp_V, i128 %r_V)" [./src/stream_tools.h:230->./src/ultranet.cpp:90]   --->   Operation 32 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [./src/stream_tools.h:234->./src/ultranet.cpp:90]   --->   Operation 33 'br' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %out_V_V, i192 %p_Result_s)" [./src/stream_tools.h:236->./src/ultranet.cpp:90]   --->   Operation 34 'write' <Predicate = (icmp_ln234)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [./src/stream_tools.h:237->./src/ultranet.cpp:90]   --->   Operation 35 'br' <Predicate = (icmp_ln234)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50028, i32 %tmp_i)" [./src/stream_tools.h:238->./src/ultranet.cpp:90]   --->   Operation 36 'specregionend' 'empty' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %r_V, i32 64, i32 127)" [./src/stream_tools.h:225->./src/ultranet.cpp:90]   --->   Operation 37 'partselect' 'tmp' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = call i128 @_ssdm_op_BitConcatenate.i128.i64.i64(i64 %tmp_V, i64 %tmp)" [./src/stream_tools.h:225->./src/ultranet.cpp:90]   --->   Operation 38 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [./src/stream_tools.h:225->./src/ultranet.cpp:90]   --->   Operation 39 'br' <Predicate = (!icmp_ln225)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:90]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                (alloca         ) [ 0111110]
numReps_read       (read           ) [ 0011000]
write_ln90         (write          ) [ 0000000]
store_ln225        (store          ) [ 0000000]
specinterface_ln0  (specinterface  ) [ 0000000]
specinterface_ln0  (specinterface  ) [ 0000000]
specinterface_ln0  (specinterface  ) [ 0000000]
specinterface_ln0  (specinterface  ) [ 0000000]
totalIters         (mul            ) [ 0000110]
br_ln225           (br             ) [ 0001110]
r_V                (phi            ) [ 0000110]
t_0_i              (phi            ) [ 0000100]
icmp_ln225         (icmp           ) [ 0000110]
t                  (add            ) [ 0001110]
br_ln225           (br             ) [ 0000000]
i_1_load           (load           ) [ 0000000]
i                  (add            ) [ 0000000]
icmp_ln234         (icmp           ) [ 0000110]
br_ln234           (br             ) [ 0000000]
store_ln234        (store          ) [ 0000000]
store_ln237        (store          ) [ 0000000]
tmp_i              (specregionbegin) [ 0000000]
specpipeline_ln226 (specpipeline   ) [ 0000000]
tmp_V              (read           ) [ 0000000]
p_Result_s         (bitconcatenate ) [ 0000000]
br_ln234           (br             ) [ 0000000]
write_ln236        (write          ) [ 0000000]
br_ln237           (br             ) [ 0000000]
empty              (specregionend  ) [ 0000000]
tmp                (partselect     ) [ 0000000]
trunc_ln           (bitconcatenate ) [ 0001110]
br_ln225           (br             ) [ 0001110]
ret_ln90           (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50028"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i192.i64.i128"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="numReps_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln90_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_V_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln236_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="192" slack="0"/>
<pin id="85" dir="0" index="2" bw="192" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln236/5 "/>
</bind>
</comp>

<comp id="89" class="1005" name="r_V_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="128" slack="1"/>
<pin id="91" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="r_V (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="r_V_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="128" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="101" class="1005" name="t_0_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_0_i (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="t_0_i_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0_i/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/1 store_ln237/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="0" index="1" bw="18" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="totalIters/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln225_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln225/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="t_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_1_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="3"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln234_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln234_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="3"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln234/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_Result_s_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="192" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="0" index="2" bw="128" slack="1"/>
<pin id="157" dir="1" index="3" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="128" slack="1"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="0" index="3" bw="8" slack="0"/>
<pin id="167" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="64" slack="0"/>
<pin id="176" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="numReps_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="totalIters_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="totalIters "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln225_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln225 "/>
</bind>
</comp>

<comp id="201" class="1005" name="t_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln234_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln234 "/>
</bind>
</comp>

<comp id="210" class="1005" name="trunc_ln_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="128" slack="1"/>
<pin id="212" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="62" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="93" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="105" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="105" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="136" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="76" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="89" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="89" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="76" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="162" pin="4"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="58" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="190"><net_src comp="62" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="195"><net_src comp="117" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="200"><net_src comp="122" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="127" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="209"><net_src comp="142" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="172" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="93" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
	Port: numReps_out | {1 }
 - Input state : 
	Port: StreamingDataWidthCo : in_V_V | {5 }
	Port: StreamingDataWidthCo : numReps | {1 }
  - Chain level:
	State 1
		store_ln225 : 1
	State 2
	State 3
	State 4
		icmp_ln225 : 1
		t : 1
		br_ln225 : 2
		i : 1
		icmp_ln234 : 2
		br_ln234 : 3
		store_ln234 : 2
	State 5
		write_ln236 : 1
		empty : 1
		trunc_ln : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_117       |    2    |   165   |    49   |
|----------|-------------------------|---------|---------|---------|
|    add   |         t_fu_127        |    0    |    0    |    39   |
|          |         i_fu_136        |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln225_fu_122    |    0    |    0    |    20   |
|          |    icmp_ln234_fu_142    |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|   read   | numReps_read_read_fu_62 |    0    |    0    |    0    |
|          |     tmp_V_read_fu_76    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln90_write_fu_68 |    0    |    0    |    0    |
|          | write_ln236_write_fu_82 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|    p_Result_s_fu_153    |    0    |    0    |    0    |
|          |     trunc_ln_fu_172     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        tmp_fu_162       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |   165   |   167   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_1_reg_180    |   32   |
| icmp_ln225_reg_197 |    1   |
| icmp_ln234_reg_206 |    1   |
|numReps_read_reg_187|   32   |
|     r_V_reg_89     |   128  |
|    t_0_i_reg_101   |   32   |
|      t_reg_201     |   32   |
| totalIters_reg_192 |   32   |
|  trunc_ln_reg_210  |   128  |
+--------------------+--------+
|        Total       |   418  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| r_V_reg_89 |  p0  |   2  |  128 |   256  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||  0.755  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   167  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   418  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   583  |   176  |
+-----------+--------+--------+--------+--------+
