{
  "Top": "contrastadj",
  "RtlTop": "contrastadj",
  "RtlPrefix": "",
  "RtlSubPrefix": "contrastadj_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu5ev",
    "Package": "-sfvc784",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src_axi": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_axiu<24, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "src_axi",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst_axi": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_axiu<24, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "dst_axi",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "adj": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "adj",
          "name": "adj",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "adj_ap_vld",
          "name": "adj_ap_vld",
          "usage": "control",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -vivado_optimization_level=0",
      "config_export -format=ip_catalog",
      "config_export -output=F:\/zynqUltraScale_vitis\/course_s3_hls\/hls\/contrastadj\/contrastadj.zip",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=none",
      "config_export -vivado_report_level=0"
    ],
    "DirectiveTcl": [
      "set_directive_top contrastadj -name contrastadj",
      "set_directive_interface contrastadj -mode ap_none dst_axi_user",
      "set_directive_interface contrastadj -mode ap_none dst_axi_last",
      "set_directive_interface contrastadj -mode ap_none dst_axi_keep",
      "set_directive_top contrastadj -name contrastadj"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "contrastadj"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "contrastadj",
    "Version": "1.0",
    "DisplayName": "Contrastadj",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_contrastadj_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/contrastadj.cpp"],
    "Vhdl": [
      "impl\/vhdl\/contrastadj_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/contrastadj_dmul_64ns_64ns_64_6_max_dsp_1.vhd",
      "impl\/vhdl\/contrastadj_dualAryEqualize_1080_1920_256_s.vhd",
      "impl\/vhdl\/contrastadj_dualAryEqualize_1080_1920_256_s_map_V.vhd",
      "impl\/vhdl\/contrastadj_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/contrastadj_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/contrastadj_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/contrastadj_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/contrastadj_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/contrastadj_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/contrastadj_Loop_loop_height_proc68.vhd",
      "impl\/vhdl\/contrastadj_Loop_loop_height_proc79.vhd",
      "impl\/vhdl\/contrastadj_mac_muladd_13ns_8ns_22ns_22_4_1.vhd",
      "impl\/vhdl\/contrastadj_mac_muladd_16ns_8ns_22ns_23_4_1.vhd",
      "impl\/vhdl\/contrastadj_mul_34ns_32s_65_1_1.vhd",
      "impl\/vhdl\/contrastadj_mul_mul_15ns_8ns_22_4_1.vhd",
      "impl\/vhdl\/contrastadj_mul_mul_15ns_8s_23_4_1.vhd",
      "impl\/vhdl\/contrastadj_mul_mul_16ns_8s_24_4_1.vhd",
      "impl\/vhdl\/contrastadj_mul_mul_16ns_9s_25_4_1.vhd",
      "impl\/vhdl\/contrastadj_mul_mul_17ns_8s_25_4_1.vhd",
      "impl\/vhdl\/contrastadj_mux_2568_32_1_1.vhd",
      "impl\/vhdl\/contrastadj_sitodp_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/contrastadj_sitofp_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/contrastadj_start_for_dualAryEqualize_1080_1920_256_U0.vhd",
      "impl\/vhdl\/contrastadj_start_for_Loop_loop_height_proc68_U0.vhd",
      "impl\/vhdl\/contrastadj_start_for_xfrgb2ycrcb_1080_1920_U0.vhd",
      "impl\/vhdl\/contrastadj_start_for_xfycrcb2rgb_1080_1920_U0.vhd",
      "impl\/vhdl\/contrastadj_xfrgb2ycrcb_1080_1920_s.vhd",
      "impl\/vhdl\/contrastadj_xfycrcb2rgb_1080_1920_s.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/contrastadj.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/contrastadj_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/contrastadj_dmul_64ns_64ns_64_6_max_dsp_1.v",
      "impl\/verilog\/contrastadj_dualAryEqualize_1080_1920_256_s.v",
      "impl\/verilog\/contrastadj_dualAryEqualize_1080_1920_256_s_map_V.v",
      "impl\/verilog\/contrastadj_dualAryEqualize_1080_1920_256_s_map_V_ram.dat",
      "impl\/verilog\/contrastadj_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/contrastadj_fifo_w24_d2_S.v",
      "impl\/verilog\/contrastadj_fifo_w32_d3_S.v",
      "impl\/verilog\/contrastadj_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/contrastadj_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/contrastadj_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/contrastadj_Loop_loop_height_proc68.v",
      "impl\/verilog\/contrastadj_Loop_loop_height_proc79.v",
      "impl\/verilog\/contrastadj_mac_muladd_13ns_8ns_22ns_22_4_1.v",
      "impl\/verilog\/contrastadj_mac_muladd_16ns_8ns_22ns_23_4_1.v",
      "impl\/verilog\/contrastadj_mul_34ns_32s_65_1_1.v",
      "impl\/verilog\/contrastadj_mul_mul_15ns_8ns_22_4_1.v",
      "impl\/verilog\/contrastadj_mul_mul_15ns_8s_23_4_1.v",
      "impl\/verilog\/contrastadj_mul_mul_16ns_8s_24_4_1.v",
      "impl\/verilog\/contrastadj_mul_mul_16ns_9s_25_4_1.v",
      "impl\/verilog\/contrastadj_mul_mul_17ns_8s_25_4_1.v",
      "impl\/verilog\/contrastadj_mux_2568_32_1_1.v",
      "impl\/verilog\/contrastadj_sitodp_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/contrastadj_sitofp_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/contrastadj_start_for_dualAryEqualize_1080_1920_256_U0.v",
      "impl\/verilog\/contrastadj_start_for_Loop_loop_height_proc68_U0.v",
      "impl\/verilog\/contrastadj_start_for_xfrgb2ycrcb_1080_1920_U0.v",
      "impl\/verilog\/contrastadj_start_for_xfycrcb2rgb_1080_1920_U0.v",
      "impl\/verilog\/contrastadj_xfrgb2ycrcb_1080_1920_s.v",
      "impl\/verilog\/contrastadj_xfycrcb2rgb_1080_1920_s.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/contrastadj.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/contrastadj_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/contrastadj_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/contrastadj_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/contrastadj_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/contrastadj_ap_fptrunc_0_no_dsp_64_ip.tcl",
      "impl\/misc\/contrastadj_ap_fsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/contrastadj_ap_sitodp_2_no_dsp_32_ip.tcl",
      "impl\/misc\/contrastadj_ap_sitofp_2_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/contrastadj.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["F:\/course_s3_hls_5ev\/hls\/contrastadj\/contrastadj\/solution1\/.debug\/contrastadj.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "contrastadj_ap_dadd_3_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name contrastadj_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "contrastadj_ap_dmul_4_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name contrastadj_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "contrastadj_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name contrastadj_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "contrastadj_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name contrastadj_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "contrastadj_ap_fptrunc_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name contrastadj_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "contrastadj_ap_fsub_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name contrastadj_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "contrastadj_ap_sitodp_2_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name contrastadj_ap_sitodp_2_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "contrastadj_ap_sitofp_2_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name contrastadj_ap_sitofp_2_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "adj": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["adj"]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "src_axi:dst_axi",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "dst_axi": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "24",
      "portPrefix": "dst_axi_",
      "ports": [
        "dst_axi_TDATA",
        "dst_axi_TDEST",
        "dst_axi_TID",
        "dst_axi_TKEEP",
        "dst_axi_TLAST",
        "dst_axi_TREADY",
        "dst_axi_TSTRB",
        "dst_axi_TUSER",
        "dst_axi_TVALID"
      ]
    },
    "src_axi": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "24",
      "portPrefix": "src_axi_",
      "ports": [
        "src_axi_TDATA",
        "src_axi_TDEST",
        "src_axi_TID",
        "src_axi_TKEEP",
        "src_axi_TLAST",
        "src_axi_TREADY",
        "src_axi_TSTRB",
        "src_axi_TUSER",
        "src_axi_TVALID"
      ]
    }
  },
  "RtlPorts": {
    "src_axi_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "src_axi_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "src_axi_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "src_axi_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_axi_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_axi_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "dst_axi_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "dst_axi_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "dst_axi_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_axi_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "adj": {
      "dir": "in",
      "width": "32"
    },
    "adj_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "contrastadj",
      "Instances": [
        {
          "ModuleName": "dualAryEqualize_1080_1920_256_s",
          "InstanceName": "dualAryEqualize_1080_1920_256_U0"
        },
        {
          "ModuleName": "xfrgb2ycrcb_1080_1920_s",
          "InstanceName": "xfrgb2ycrcb_1080_1920_U0"
        },
        {
          "ModuleName": "xfycrcb2rgb_1080_1920_s",
          "InstanceName": "xfycrcb2rgb_1080_1920_U0"
        },
        {
          "ModuleName": "Loop_loop_height_proc79",
          "InstanceName": "Loop_loop_height_proc79_U0"
        },
        {
          "ModuleName": "Loop_loop_height_proc68",
          "InstanceName": "Loop_loop_height_proc68_U0"
        }
      ]
    },
    "Info": {
      "Loop_loop_height_proc79": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfrgb2ycrcb_1080_1920_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dualAryEqualize_1080_1920_256_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfycrcb2rgb_1080_1920_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_loop_height_proc68": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "contrastadj": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_loop_height_proc79": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.707"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "1080",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }],
        "Area": {
          "FF": "126",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "368",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "xfrgb2ycrcb_1080_1920_s": {
        "Latency": {
          "LatencyBest": "2073610",
          "LatencyAvg": "2073610",
          "LatencyWorst": "2073610",
          "PipelineII": "2073610",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.244"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_99_1_VITIS_LOOP_101_2",
            "TripCount": "2073600",
            "Latency": "2073608",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "332",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "391",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "dualAryEqualize_1080_1920_256_s": {
        "Latency": {
          "LatencyBest": "2074155",
          "LatencyAvg": "2074155",
          "LatencyWorst": "2074155",
          "PipelineII": "2074155",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.221"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_44_1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_51_2_VITIS_LOOP_53_3",
            "TripCount": "1036800",
            "Latency": "2073601",
            "PipelineII": "2",
            "PipelineDepth": "4"
          },
          {
            "Name": "VITIS_LOOP_77_4",
            "TripCount": "256",
            "Latency": "289",
            "PipelineII": "1",
            "PipelineDepth": "35"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "31",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "2",
          "FF": "18753",
          "AVAIL_FF": "234240",
          "UTIL_FF": "8",
          "LUT": "12728",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "xfycrcb2rgb_1080_1920_s": {
        "Latency": {
          "LatencyBest": "2073605",
          "LatencyAvg": "2073605",
          "LatencyWorst": "2073605",
          "PipelineII": "2073605",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.165"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_124_1_VITIS_LOOP_126_2",
            "TripCount": "2073600",
            "Latency": "2073603",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "168",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "386",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_loop_height_proc68": {
        "Latency": {
          "LatencyBest": "2077921",
          "LatencyAvg": "2077921",
          "LatencyWorst": "2077921",
          "PipelineII": "2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.167"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "1080",
            "Latency": "2077920",
            "PipelineII": "",
            "PipelineDepth": "1924",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "46",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "203",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "contrastadj": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.221"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "19920",
          "AVAIL_FF": "234240",
          "UTIL_FF": "8",
          "LUT": "14413",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-11-05 11:53:37 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
