MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  88.60ps 88.60ps 88.60ps 88.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  105.70ps 105.70ps 105.70ps 105.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  97.80ps 97.80ps 97.80ps 97.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  91.60ps 91.60ps 91.60ps 91.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  94.90ps 94.90ps 94.90ps 94.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  93.60ps 93.60ps 93.60ps 93.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  86.90ps 86.90ps 86.90ps 86.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  83.50ps 83.50ps 83.50ps 83.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  94.60ps 94.60ps 94.60ps 94.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  80.00ps 80.00ps 80.00ps 80.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  96.70ps 96.70ps 96.70ps 96.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  100.30ps 100.30ps 100.30ps 100.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  95.80ps 95.80ps 95.80ps 95.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  88.10ps 88.10ps 88.10ps 88.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  90.20ps 90.20ps 90.20ps 90.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  81.50ps 81.50ps 81.50ps 81.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  94.50ps 94.50ps 94.50ps 94.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  87.00ps 87.00ps 87.00ps 87.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  85.40ps 85.40ps 85.40ps 85.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  79.10ps 79.10ps 79.10ps 79.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  92.20ps 92.20ps 92.20ps 92.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  90.00ps 90.00ps 90.00ps 90.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  88.40ps 88.40ps 88.40ps 88.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  85.40ps 85.40ps 85.40ps 85.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  87.00ps 87.00ps 87.00ps 87.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  78.30ps 78.30ps 78.30ps 78.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  83.80ps 83.80ps 83.80ps 83.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  79.00ps 79.00ps 79.00ps 79.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  85.00ps 85.00ps 85.00ps 85.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  87.30ps 87.30ps 87.30ps 87.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  86.80ps 86.80ps 86.80ps 86.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  94.70ps 94.70ps 94.70ps 94.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  107.80ps 107.80ps 107.80ps 107.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  66.20ps 66.20ps 66.20ps 66.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  67.90ps 67.90ps 67.90ps 67.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  82.10ps 82.10ps 82.10ps 82.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  76.30ps 76.30ps 76.30ps 76.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  85.40ps 85.40ps 85.40ps 85.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  74.90ps 74.90ps 74.90ps 74.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  87.30ps 87.30ps 87.30ps 87.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  82.60ps 82.60ps 82.60ps 82.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  44.10ps 44.10ps 44.10ps 44.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  75.80ps 75.80ps 75.80ps 75.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  43.70ps 43.70ps 43.70ps 43.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  80.50ps 80.50ps 80.50ps 80.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  80.50ps 80.50ps 80.50ps 80.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  81.10ps 81.10ps 81.10ps 81.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  75.50ps 75.50ps 75.50ps 75.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  73.90ps 73.90ps 73.90ps 73.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  67.90ps 67.90ps 67.90ps 67.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  79.60ps 79.60ps 79.60ps 79.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  77.30ps 77.30ps 77.30ps 77.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  77.60ps 77.60ps 77.60ps 77.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  75.80ps 75.80ps 75.80ps 75.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  76.40ps 76.40ps 76.40ps 76.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  68.00ps 68.00ps 68.00ps 68.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  56.00ps 56.00ps 56.00ps 56.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  73.80ps 73.80ps 73.80ps 73.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  68.50ps 68.50ps 68.50ps 68.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  65.10ps 65.10ps 65.10ps 65.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  74.40ps 74.40ps 74.40ps 74.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  77.00ps 77.00ps 77.00ps 77.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  40.30ps 40.30ps 40.30ps 40.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  70.40ps 70.40ps 70.40ps 70.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  74.40ps 74.40ps 74.40ps 74.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  63.50ps 63.50ps 63.50ps 63.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  66.50ps 66.50ps 66.50ps 66.50ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  59.30ps 59.30ps 59.30ps 59.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  67.30ps 67.30ps 67.30ps 67.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  66.40ps 66.40ps 66.40ps 66.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  65.50ps 65.50ps 65.50ps 65.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  67.00ps 67.00ps 67.00ps 67.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  63.20ps 63.20ps 63.20ps 63.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  65.10ps 65.10ps 65.10ps 65.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  65.80ps 65.80ps 65.80ps 65.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  63.80ps 63.80ps 63.80ps 63.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  55.20ps 55.20ps 55.20ps 55.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  64.60ps 64.60ps 64.60ps 64.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  63.80ps 63.80ps 63.80ps 63.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  63.80ps 63.80ps 63.80ps 63.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  59.60ps 59.60ps 59.60ps 59.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  55.50ps 55.50ps 55.50ps 55.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  62.80ps 62.80ps 62.80ps 62.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  62.00ps 62.00ps 62.00ps 62.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  61.90ps 61.90ps 61.90ps 61.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  53.60ps 53.60ps 53.60ps 53.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  48.20ps 48.20ps 48.20ps 48.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  57.20ps 57.20ps 57.20ps 57.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  55.60ps 55.60ps 55.60ps 55.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  44.10ps 44.10ps 44.10ps 44.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  53.80ps 53.80ps 53.80ps 53.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  65.20ps 65.20ps 65.20ps 65.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  46.20ps 46.20ps 46.20ps 46.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  53.70ps 53.70ps 53.70ps 53.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  52.50ps 52.50ps 52.50ps 52.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  56.70ps 56.70ps 56.70ps 56.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  47.20ps 47.20ps 47.20ps 47.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  45.70ps 45.70ps 45.70ps 45.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  51.20ps 51.20ps 51.20ps 51.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  62.50ps 62.50ps 62.50ps 62.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  48.00ps 48.00ps 48.00ps 48.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  45.10ps 45.10ps 45.10ps 45.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  41.20ps 41.20ps 41.20ps 41.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  45.20ps 45.20ps 45.20ps 45.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  42.90ps 42.90ps 42.90ps 42.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  44.10ps 44.10ps 44.10ps 44.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  43.00ps 43.00ps 43.00ps 43.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  42.90ps 42.90ps 42.90ps 42.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  41.90ps 41.90ps 41.90ps 41.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  39.90ps 39.90ps 39.90ps 39.90ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  39.50ps 39.50ps 39.50ps 39.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  40.20ps 40.20ps 40.20ps 40.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  40.20ps 40.20ps 40.20ps 40.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  40.10ps 40.10ps 40.10ps 40.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  23.90ps 23.90ps 23.90ps 23.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  27.50ps 27.50ps 27.50ps 27.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  24.60ps 24.60ps 24.60ps 24.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  24.30ps 24.30ps 24.30ps 24.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  12.10ps 12.10ps 12.10ps 12.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][26]/CLK  21.00ps 21.00ps 21.00ps 21.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  18.10ps 18.10ps 18.10ps 18.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  17.60ps 17.60ps 17.60ps 17.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  16.90ps 16.90ps 16.90ps 16.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  16.60ps 16.60ps 16.60ps 16.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  16.60ps 16.60ps 16.60ps 16.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  16.50ps 16.50ps 16.50ps 16.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  10.50ps 10.50ps 10.50ps 10.50ps 0pf view_tc
