{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480401960534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480401960534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 00:46:00 2016 " "Processing started: Tue Nov 29 00:46:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480401960534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1480401960534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx --convert_bdf_to_verilog=C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx --convert_bdf_to_verilog=C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1480401960534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx_block_diagram " "Found entity 1: MSP430x2xx_block_diagram" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401961106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1480401961106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1480401961351 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "Wr_en_out " "Illegal name \"Wr_en_out\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { 336 1848 2024 352 "Wr_en_out" "" } { 336 1848 2024 352 "Wr_en_out" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_offset_out9 " "Illegal name \"PC_offset_out9\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2024 -64 "PC_offset_out\[9..0\]" "" } { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_offset_out8 " "Illegal name \"PC_offset_out8\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2024 -64 "PC_offset_out\[9..0\]" "" } { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_offset_out7 " "Illegal name \"PC_offset_out7\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2024 -64 "PC_offset_out\[9..0\]" "" } { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_offset_out6 " "Illegal name \"PC_offset_out6\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2024 -64 "PC_offset_out\[9..0\]" "" } { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_offset_out5 " "Illegal name \"PC_offset_out5\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2024 -64 "PC_offset_out\[9..0\]" "" } { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_offset_out4 " "Illegal name \"PC_offset_out4\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2024 -64 "PC_offset_out\[9..0\]" "" } { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_offset_out3 " "Illegal name \"PC_offset_out3\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2024 -64 "PC_offset_out\[9..0\]" "" } { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_offset_out2 " "Illegal name \"PC_offset_out2\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2024 -64 "PC_offset_out\[9..0\]" "" } { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_offset_out1 " "Illegal name \"PC_offset_out1\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2024 -64 "PC_offset_out\[9..0\]" "" } { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_offset_out0 " "Illegal name \"PC_offset_out0\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2024 -64 "PC_offset_out\[9..0\]" "" } { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_after_x2_out9 " "Illegal name \"PC_after_x2_out9\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2024 -88 "PC_after_x2_out\[9..0\]" "" } { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_after_x2_out8 " "Illegal name \"PC_after_x2_out8\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2024 -88 "PC_after_x2_out\[9..0\]" "" } { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_after_x2_out7 " "Illegal name \"PC_after_x2_out7\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2024 -88 "PC_after_x2_out\[9..0\]" "" } { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_after_x2_out6 " "Illegal name \"PC_after_x2_out6\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2024 -88 "PC_after_x2_out\[9..0\]" "" } { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961430 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_after_x2_out5 " "Illegal name \"PC_after_x2_out5\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2024 -88 "PC_after_x2_out\[9..0\]" "" } { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961431 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_after_x2_out4 " "Illegal name \"PC_after_x2_out4\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2024 -88 "PC_after_x2_out\[9..0\]" "" } { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961431 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_after_x2_out3 " "Illegal name \"PC_after_x2_out3\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2024 -88 "PC_after_x2_out\[9..0\]" "" } { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961431 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_after_x2_out2 " "Illegal name \"PC_after_x2_out2\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2024 -88 "PC_after_x2_out\[9..0\]" "" } { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961431 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_after_x2_out1 " "Illegal name \"PC_after_x2_out1\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2024 -88 "PC_after_x2_out\[9..0\]" "" } { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961431 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "PC_after_x2_out0 " "Illegal name \"PC_after_x2_out0\" -- pin name already exists" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2024 -88 "PC_after_x2_out\[9..0\]" "" } { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Design Software" 0 -1 1480401961431 ""}
{ "Error" "EGDFX_PINS_OVERLAP_ERROR" "Wr_en_out " "Pin \"Wr_en_out\" overlaps another pin, block, or symbol" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { 336 1848 2024 352 "Wr_en_out" "" } } } }  } 0 275060 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Design Software" 0 -1 1480401961456 ""}
{ "Error" "EGDFX_PINS_OVERLAP_ERROR" "PC_offset_out\[9..0\] " "Pin \"PC_offset_out\[9..0\]\" overlaps another pin, block, or symbol" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -80 1848 2100 -64 "PC_offset_out\[9..0\]" "" } } } }  } 0 275060 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Design Software" 0 -1 1480401961456 ""}
{ "Error" "EGDFX_PINS_OVERLAP_ERROR" "PC_after_x2_out\[9..0\] " "Pin \"PC_after_x2_out\[9..0\]\" overlaps another pin, block, or symbol" {  } { { "msp430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/msp430x2xx_block_diagram.bdf" { { -104 1848 2117 -88 "PC_after_x2_out\[9..0\]" "" } } } }  } 0 275060 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Design Software" 0 -1 1480401961456 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1480401961463 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 25 s 0 s Quartus Prime " "Quartus Prime Create Verilog File was unsuccessful. 25 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480401961590 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 00:46:01 2016 " "Processing ended: Tue Nov 29 00:46:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480401961590 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480401961590 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480401961590 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1480401961590 ""}
