# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/new/genericLogicUnit.vhd" \
"../../../../Lab6.srcs/sim_1/new/genericLogicUnit_testbench.vhd" \

# Do not sort compile order
nosort
