
CICDBadweh.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bac  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08003d4c  08003d4c  00004d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004170  08004170  0000609c  2**0
                  CONTENTS
  4 .ARM          00000008  08004170  08004170  00005170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004178  08004178  0000609c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004178  08004178  00005178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800417c  0800417c  0000517c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08004180  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  2000009c  0800421c  0000609c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  0800421c  00006254  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000905d  00000000  00000000  000060cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001868  00000000  00000000  0000f129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  00010998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000588  00000000  00000000  000110e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001651c  00000000  00000000  00011670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000092d3  00000000  00000000  00027b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008785e  00000000  00000000  00030e5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b86bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002534  00000000  00000000  000b8700  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000bac34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000009c 	.word	0x2000009c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003d34 	.word	0x08003d34

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	08003d34 	.word	0x08003d34

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000584:	f3bf 8f4f 	dsb	sy
}
 8000588:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800058a:	4b06      	ldr	r3, [pc, #24]	@ (80005a4 <__NVIC_SystemReset+0x24>)
 800058c:	68db      	ldr	r3, [r3, #12]
 800058e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000592:	4904      	ldr	r1, [pc, #16]	@ (80005a4 <__NVIC_SystemReset+0x24>)
 8000594:	4b04      	ldr	r3, [pc, #16]	@ (80005a8 <__NVIC_SystemReset+0x28>)
 8000596:	4313      	orrs	r3, r2
 8000598:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800059a:	f3bf 8f4f 	dsb	sy
}
 800059e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <__NVIC_SystemReset+0x20>
 80005a4:	e000ed00 	.word	0xe000ed00
 80005a8:	05fa0004 	.word	0x05fa0004

080005ac <app_main>:

/*
 * @brief Main function for the application.
 */
void app_main(void)
{
 80005ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005b0:	b08b      	sub	sp, #44	@ 0x2c
 80005b2:	af00      	add	r7, sp, #0
    setvbuf(stdout, NULL, _IONBF, 0); // Remove buffering on stdout.
 80005b4:	4b3a      	ldr	r3, [pc, #232]	@ (80006a0 <app_main+0xf4>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	6898      	ldr	r0, [r3, #8]
 80005ba:	2300      	movs	r3, #0
 80005bc:	2202      	movs	r2, #2
 80005be:	2100      	movs	r1, #0
 80005c0:	f002 fc86 	bl	8002ed0 <setvbuf>
    printf("\nStarting\n");
 80005c4:	4837      	ldr	r0, [pc, #220]	@ (80006a4 <app_main+0xf8>)
 80005c6:	f002 fc7b 	bl	8002ec0 <puts>

    while (1) {
 80005ca:	466b      	mov	r3, sp
 80005cc:	461e      	mov	r6, r3
        const int CMD_BFR_SIZE = 80;
 80005ce:	2350      	movs	r3, #80	@ 0x50
 80005d0:	627b      	str	r3, [r7, #36]	@ 0x24
        char cmd_bfr[CMD_BFR_SIZE];
 80005d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005d4:	3b01      	subs	r3, #1
 80005d6:	623b      	str	r3, [r7, #32]
 80005d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005da:	2200      	movs	r2, #0
 80005dc:	461c      	mov	r4, r3
 80005de:	4615      	mov	r5, r2
 80005e0:	f04f 0200 	mov.w	r2, #0
 80005e4:	f04f 0300 	mov.w	r3, #0
 80005e8:	00eb      	lsls	r3, r5, #3
 80005ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80005ee:	00e2      	lsls	r2, r4, #3
 80005f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005f2:	2200      	movs	r2, #0
 80005f4:	4698      	mov	r8, r3
 80005f6:	4691      	mov	r9, r2
 80005f8:	f04f 0200 	mov.w	r2, #0
 80005fc:	f04f 0300 	mov.w	r3, #0
 8000600:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000604:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000608:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800060c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800060e:	3307      	adds	r3, #7
 8000610:	08db      	lsrs	r3, r3, #3
 8000612:	00db      	lsls	r3, r3, #3
 8000614:	ebad 0d03 	sub.w	sp, sp, r3
 8000618:	466b      	mov	r3, sp
 800061a:	3300      	adds	r3, #0
 800061c:	61fb      	str	r3, [r7, #28]
        const int MAX_ARGC = 8;
 800061e:	2308      	movs	r3, #8
 8000620:	61bb      	str	r3, [r7, #24]
        int argc;
        char* argv[MAX_ARGC];
 8000622:	69bb      	ldr	r3, [r7, #24]
 8000624:	3b01      	subs	r3, #1
 8000626:	617b      	str	r3, [r7, #20]
 8000628:	69bb      	ldr	r3, [r7, #24]
 800062a:	2200      	movs	r2, #0
 800062c:	469a      	mov	sl, r3
 800062e:	4693      	mov	fp, r2
 8000630:	f04f 0200 	mov.w	r2, #0
 8000634:	f04f 0300 	mov.w	r3, #0
 8000638:	ea4f 134b 	mov.w	r3, fp, lsl #5
 800063c:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8000640:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8000644:	69bb      	ldr	r3, [r7, #24]
 8000646:	2200      	movs	r2, #0
 8000648:	603b      	str	r3, [r7, #0]
 800064a:	607a      	str	r2, [r7, #4]
 800064c:	f04f 0200 	mov.w	r2, #0
 8000650:	f04f 0300 	mov.w	r3, #0
 8000654:	6879      	ldr	r1, [r7, #4]
 8000656:	014b      	lsls	r3, r1, #5
 8000658:	6839      	ldr	r1, [r7, #0]
 800065a:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 800065e:	6839      	ldr	r1, [r7, #0]
 8000660:	014a      	lsls	r2, r1, #5
 8000662:	69bb      	ldr	r3, [r7, #24]
 8000664:	009b      	lsls	r3, r3, #2
 8000666:	3307      	adds	r3, #7
 8000668:	08db      	lsrs	r3, r3, #3
 800066a:	00db      	lsls	r3, r3, #3
 800066c:	ebad 0d03 	sub.w	sp, sp, r3
 8000670:	466b      	mov	r3, sp
 8000672:	3303      	adds	r3, #3
 8000674:	089b      	lsrs	r3, r3, #2
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	613b      	str	r3, [r7, #16]

        get_cmd_line(cmd_bfr, CMD_BFR_SIZE);
 800067a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800067c:	69f8      	ldr	r0, [r7, #28]
 800067e:	f000 f94b 	bl	8000918 <get_cmd_line>
        argc = parse_cmd_line(cmd_bfr, argv, MAX_ARGC);
 8000682:	69ba      	ldr	r2, [r7, #24]
 8000684:	6939      	ldr	r1, [r7, #16]
 8000686:	69f8      	ldr	r0, [r7, #28]
 8000688:	f000 f9f8 	bl	8000a7c <parse_cmd_line>
 800068c:	60f8      	str	r0, [r7, #12]
        if (argc > 0)
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	2b00      	cmp	r3, #0
 8000692:	dd03      	ble.n	800069c <app_main+0xf0>
            process_cmd(argc, argv);
 8000694:	6939      	ldr	r1, [r7, #16]
 8000696:	68f8      	ldr	r0, [r7, #12]
 8000698:	f000 f81e 	bl	80006d8 <process_cmd>
 800069c:	46b5      	mov	sp, r6
    while (1) {
 800069e:	e794      	b.n	80005ca <app_main+0x1e>
 80006a0:	2000004c 	.word	0x2000004c
 80006a4:	08003d4c 	.word	0x08003d4c

080006a8 <__io_putchar>:
 *
 * This function overrides the "weak" version that is called by the _write()
 * pseudo-system-call.
 */
void __io_putchar(char c)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&CONFIG_CONSOLE_UART, (uint8_t*)&c, 1, HAL_MAX_DELAY);
 80006b2:	1df9      	adds	r1, r7, #7
 80006b4:	f04f 33ff 	mov.w	r3, #4294967295
 80006b8:	2201      	movs	r2, #1
 80006ba:	4806      	ldr	r0, [pc, #24]	@ (80006d4 <__io_putchar+0x2c>)
 80006bc:	f001 fe0c 	bl	80022d8 <HAL_UART_Transmit>
    // Line conditioning to automatically do a CR after a NL.
    if (c == '\n') __io_putchar('\r');
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	2b0a      	cmp	r3, #10
 80006c4:	d102      	bne.n	80006cc <__io_putchar+0x24>
 80006c6:	200d      	movs	r0, #13
 80006c8:	f7ff ffee 	bl	80006a8 <__io_putchar>
}
 80006cc:	bf00      	nop
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	200000b8 	.word	0x200000b8

080006d8 <process_cmd>:
 *
 * @param[out] cmd_bfr Buffer to place characters (will be null terminated).
 */

void process_cmd(int argc, char** argv)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b08c      	sub	sp, #48	@ 0x30
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
 80006e0:	6039      	str	r1, [r7, #0]
    const char* output_msg = "OK";
 80006e2:	4b77      	ldr	r3, [pc, #476]	@ (80008c0 <process_cmd+0x1e8>)
 80006e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t PIN_NUM_MAX = 15;
 80006e6:	230f      	movs	r3, #15
 80006e8:	623b      	str	r3, [r7, #32]
        d_op_write
    } d_op;
    int required_argc;
    char* end_ptr;

    base_cmd = argv[0];
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	61fb      	str	r3, [r7, #28]
    if (strcasecmp(base_cmd, "help") == 0) {
 80006f0:	4974      	ldr	r1, [pc, #464]	@ (80008c4 <process_cmd+0x1ec>)
 80006f2:	69f8      	ldr	r0, [r7, #28]
 80006f4:	f002 fd80 	bl	80031f8 <strcasecmp>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d103      	bne.n	8000706 <process_cmd+0x2e>
        printf("dc <port> <pin> {i|o} {up|down|nopull|pushpull}\n  Configure dio, returns OK or error message\n"
 80006fe:	4872      	ldr	r0, [pc, #456]	@ (80008c8 <process_cmd+0x1f0>)
 8000700:	f002 fbde 	bl	8002ec0 <puts>
               "dr <port> <pin>\n  Reads dio, returns 0, 1, or error message\n"
               "dw <port> <pin> {0|1}\n  Writes dio, returns 0, 1, or error message\n"
               "reset\n  Resets MCU\n"
               "version\n  Writes version string\n"
            );
        return;
 8000704:	e0d9      	b.n	80008ba <process_cmd+0x1e2>
    }
    if (strcasecmp(base_cmd, "reset") == 0) {
 8000706:	4971      	ldr	r1, [pc, #452]	@ (80008cc <process_cmd+0x1f4>)
 8000708:	69f8      	ldr	r0, [r7, #28]
 800070a:	f002 fd75 	bl	80031f8 <strcasecmp>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d101      	bne.n	8000718 <process_cmd+0x40>
        NVIC_SystemReset();
 8000714:	f7ff ff34 	bl	8000580 <__NVIC_SystemReset>
        return;
    }
    if (strcasecmp(base_cmd, "version") == 0) {
 8000718:	496d      	ldr	r1, [pc, #436]	@ (80008d0 <process_cmd+0x1f8>)
 800071a:	69f8      	ldr	r0, [r7, #28]
 800071c:	f002 fd6c 	bl	80031f8 <strcasecmp>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d107      	bne.n	8000736 <process_cmd+0x5e>
        static const char* build_time = __DATE__ " " __TIME__; 
        printf("Built=\"%s\" Version=\"%s\"\n", build_time, VERSION);
 8000726:	4b6b      	ldr	r3, [pc, #428]	@ (80008d4 <process_cmd+0x1fc>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a6b      	ldr	r2, [pc, #428]	@ (80008d8 <process_cmd+0x200>)
 800072c:	4619      	mov	r1, r3
 800072e:	486b      	ldr	r0, [pc, #428]	@ (80008dc <process_cmd+0x204>)
 8000730:	f002 fb5e 	bl	8002df0 <iprintf>
        return;
 8000734:	e0c1      	b.n	80008ba <process_cmd+0x1e2>
    }

    if (strcasecmp(base_cmd, "dc") == 0) {
 8000736:	496a      	ldr	r1, [pc, #424]	@ (80008e0 <process_cmd+0x208>)
 8000738:	69f8      	ldr	r0, [r7, #28]
 800073a:	f002 fd5d 	bl	80031f8 <strcasecmp>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d105      	bne.n	8000750 <process_cmd+0x78>
        d_op = d_op_config;
 8000744:	2300      	movs	r3, #0
 8000746:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        required_argc = 5;
 800074a:	2305      	movs	r3, #5
 800074c:	627b      	str	r3, [r7, #36]	@ 0x24
 800074e:	e01d      	b.n	800078c <process_cmd+0xb4>
    } else if (strcasecmp(base_cmd, "dr") == 0) {
 8000750:	4964      	ldr	r1, [pc, #400]	@ (80008e4 <process_cmd+0x20c>)
 8000752:	69f8      	ldr	r0, [r7, #28]
 8000754:	f002 fd50 	bl	80031f8 <strcasecmp>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d105      	bne.n	800076a <process_cmd+0x92>
        d_op = d_op_read;
 800075e:	2301      	movs	r3, #1
 8000760:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        required_argc = 3;
 8000764:	2303      	movs	r3, #3
 8000766:	627b      	str	r3, [r7, #36]	@ 0x24
 8000768:	e010      	b.n	800078c <process_cmd+0xb4>
    } else if (strcasecmp(base_cmd, "dw") == 0) {
 800076a:	495f      	ldr	r1, [pc, #380]	@ (80008e8 <process_cmd+0x210>)
 800076c:	69f8      	ldr	r0, [r7, #28]
 800076e:	f002 fd43 	bl	80031f8 <strcasecmp>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d105      	bne.n	8000784 <process_cmd+0xac>
        d_op = d_op_write;
 8000778:	2302      	movs	r3, #2
 800077a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        required_argc = 4;
 800077e:	2304      	movs	r3, #4
 8000780:	627b      	str	r3, [r7, #36]	@ 0x24
 8000782:	e003      	b.n	800078c <process_cmd+0xb4>
    } else {
        printf("Error: Unknown command\n");
 8000784:	4859      	ldr	r0, [pc, #356]	@ (80008ec <process_cmd+0x214>)
 8000786:	f002 fb9b 	bl	8002ec0 <puts>
        return;
 800078a:	e096      	b.n	80008ba <process_cmd+0x1e2>
    }

    if (argc != required_argc) {
 800078c:	687a      	ldr	r2, [r7, #4]
 800078e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000790:	429a      	cmp	r2, r3
 8000792:	d002      	beq.n	800079a <process_cmd+0xc2>
        printf("Error: Invalid number of arguments\n");
 8000794:	4856      	ldr	r0, [pc, #344]	@ (80008f0 <process_cmd+0x218>)
 8000796:	f002 fb93 	bl	8002ec0 <puts>
    }

    // Command is dc/dr/dw, all have port and pin as first args.
    if (strlen(argv[1]) != 1) {
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	3304      	adds	r3, #4
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff fd1d 	bl	80001e0 <strlen>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d002      	beq.n	80007b2 <process_cmd+0xda>
        printf("Error: Invalid GPIO port name\n");
 80007ac:	4851      	ldr	r0, [pc, #324]	@ (80008f4 <process_cmd+0x21c>)
 80007ae:	f002 fb87 	bl	8002ec0 <puts>
    }
    port_info = get_port_info(*argv[1]);
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	3304      	adds	r3, #4
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 f9b8 	bl	8000b30 <get_port_info>
 80007c0:	61b8      	str	r0, [r7, #24]
    if (port_info == NULL) {
 80007c2:	69bb      	ldr	r3, [r7, #24]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d102      	bne.n	80007ce <process_cmd+0xf6>
        printf("Error: Unknown GPIO port\n");
 80007c8:	484b      	ldr	r0, [pc, #300]	@ (80008f8 <process_cmd+0x220>)
 80007ca:	f002 fb79 	bl	8002ec0 <puts>
    }
    pin_num = strtoul(argv[2], &end_ptr, 10);
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	3308      	adds	r3, #8
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	f107 010c 	add.w	r1, r7, #12
 80007d8:	220a      	movs	r2, #10
 80007da:	4618      	mov	r0, r3
 80007dc:	f002 fa3c 	bl	8002c58 <strtoul>
 80007e0:	6178      	str	r0, [r7, #20]
    if (*end_ptr != '\0') {
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d002      	beq.n	80007f0 <process_cmd+0x118>
        printf("Error: Invalid GPIO pin\n");
 80007ea:	4844      	ldr	r0, [pc, #272]	@ (80008fc <process_cmd+0x224>)
 80007ec:	f002 fb68 	bl	8002ec0 <puts>
    }
    if (pin_num > PIN_NUM_MAX) {
 80007f0:	697a      	ldr	r2, [r7, #20]
 80007f2:	6a3b      	ldr	r3, [r7, #32]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d902      	bls.n	80007fe <process_cmd+0x126>
        printf("Error: Out of range GPIO pin\n");
 80007f8:	4841      	ldr	r0, [pc, #260]	@ (8000900 <process_cmd+0x228>)
 80007fa:	f002 fb61 	bl	8002ec0 <puts>
    }
    pin_mask = 1 << pin_num;
 80007fe:	2201      	movs	r2, #1
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	fa02 f303 	lsl.w	r3, r2, r3
 8000806:	613b      	str	r3, [r7, #16]

    switch (d_op) {
 8000808:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800080c:	2b02      	cmp	r3, #2
 800080e:	d027      	beq.n	8000860 <process_cmd+0x188>
 8000810:	2b02      	cmp	r3, #2
 8000812:	dc4f      	bgt.n	80008b4 <process_cmd+0x1dc>
 8000814:	2b00      	cmp	r3, #0
 8000816:	d002      	beq.n	800081e <process_cmd+0x146>
 8000818:	2b01      	cmp	r3, #1
 800081a:	d011      	beq.n	8000840 <process_cmd+0x168>
 800081c:	e04a      	b.n	80008b4 <process_cmd+0x1dc>
        case d_op_config:
            output_msg = config_gpio(port_info, pin_mask, argv[3],
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	330c      	adds	r3, #12
 8000822:	681a      	ldr	r2, [r3, #0]
                                     argv[4]);
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	3310      	adds	r3, #16
            output_msg = config_gpio(port_info, pin_mask, argv[3],
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	6939      	ldr	r1, [r7, #16]
 800082c:	69b8      	ldr	r0, [r7, #24]
 800082e:	f000 f9b3 	bl	8000b98 <config_gpio>
 8000832:	62f8      	str	r0, [r7, #44]	@ 0x2c
            if (output_msg == NULL)
 8000834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000836:	2b00      	cmp	r3, #0
 8000838:	d13b      	bne.n	80008b2 <process_cmd+0x1da>
                output_msg = "OK";
 800083a:	4b21      	ldr	r3, [pc, #132]	@ (80008c0 <process_cmd+0x1e8>)
 800083c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800083e:	e038      	b.n	80008b2 <process_cmd+0x1da>

        case d_op_read:
            output_msg = HAL_GPIO_ReadPin(port_info->gpio_port, pin_mask) ==
 8000840:	69bb      	ldr	r3, [r7, #24]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	693a      	ldr	r2, [r7, #16]
 8000846:	b292      	uxth	r2, r2
 8000848:	4611      	mov	r1, r2
 800084a:	4618      	mov	r0, r3
 800084c:	f001 f82a 	bl	80018a4 <HAL_GPIO_ReadPin>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d101      	bne.n	800085a <process_cmd+0x182>
 8000856:	4b2b      	ldr	r3, [pc, #172]	@ (8000904 <process_cmd+0x22c>)
 8000858:	e000      	b.n	800085c <process_cmd+0x184>
 800085a:	4b2b      	ldr	r3, [pc, #172]	@ (8000908 <process_cmd+0x230>)
 800085c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                GPIO_PIN_RESET ? "\"0\"" : "\"1\"";
            break;
 800085e:	e029      	b.n	80008b4 <process_cmd+0x1dc>

        case d_op_write:
            if (strcasecmp(argv[3], "0") == 0)
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	330c      	adds	r3, #12
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4929      	ldr	r1, [pc, #164]	@ (800090c <process_cmd+0x234>)
 8000868:	4618      	mov	r0, r3
 800086a:	f002 fcc5 	bl	80031f8 <strcasecmp>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d108      	bne.n	8000886 <process_cmd+0x1ae>
                HAL_GPIO_WritePin(port_info->gpio_port, pin_mask, GPIO_PIN_RESET);
 8000874:	69bb      	ldr	r3, [r7, #24]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	693a      	ldr	r2, [r7, #16]
 800087a:	b291      	uxth	r1, r2
 800087c:	2200      	movs	r2, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f001 f828 	bl	80018d4 <HAL_GPIO_WritePin>
            else if (strcasecmp(argv[3], "1") == 0)
                HAL_GPIO_WritePin(port_info->gpio_port, pin_mask, GPIO_PIN_SET);
            else
                output_msg = "Error: Invalid value";
            break;
 8000884:	e016      	b.n	80008b4 <process_cmd+0x1dc>
            else if (strcasecmp(argv[3], "1") == 0)
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	330c      	adds	r3, #12
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4920      	ldr	r1, [pc, #128]	@ (8000910 <process_cmd+0x238>)
 800088e:	4618      	mov	r0, r3
 8000890:	f002 fcb2 	bl	80031f8 <strcasecmp>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d108      	bne.n	80008ac <process_cmd+0x1d4>
                HAL_GPIO_WritePin(port_info->gpio_port, pin_mask, GPIO_PIN_SET);
 800089a:	69bb      	ldr	r3, [r7, #24]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	693a      	ldr	r2, [r7, #16]
 80008a0:	b291      	uxth	r1, r2
 80008a2:	2201      	movs	r2, #1
 80008a4:	4618      	mov	r0, r3
 80008a6:	f001 f815 	bl	80018d4 <HAL_GPIO_WritePin>
            break;
 80008aa:	e003      	b.n	80008b4 <process_cmd+0x1dc>
                output_msg = "Error: Invalid value";
 80008ac:	4b19      	ldr	r3, [pc, #100]	@ (8000914 <process_cmd+0x23c>)
 80008ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80008b0:	e000      	b.n	80008b4 <process_cmd+0x1dc>
            break;
 80008b2:	bf00      	nop
    }
    printf("%s\n", output_msg);
 80008b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80008b6:	f002 fb03 	bl	8002ec0 <puts>
}
 80008ba:	3730      	adds	r7, #48	@ 0x30
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	08003d58 	.word	0x08003d58
 80008c4:	08003d5c 	.word	0x08003d5c
 80008c8:	08003d64 	.word	0x08003d64
 80008cc:	08003e74 	.word	0x08003e74
 80008d0:	08003e7c 	.word	0x08003e7c
 80008d4:	20000030 	.word	0x20000030
 80008d8:	08003e84 	.word	0x08003e84
 80008dc:	08003e8c 	.word	0x08003e8c
 80008e0:	08003ea8 	.word	0x08003ea8
 80008e4:	08003eac 	.word	0x08003eac
 80008e8:	08003eb0 	.word	0x08003eb0
 80008ec:	08003eb4 	.word	0x08003eb4
 80008f0:	08003ecc 	.word	0x08003ecc
 80008f4:	08003ef0 	.word	0x08003ef0
 80008f8:	08003f10 	.word	0x08003f10
 80008fc:	08003f2c 	.word	0x08003f2c
 8000900:	08003f44 	.word	0x08003f44
 8000904:	08003f64 	.word	0x08003f64
 8000908:	08003f68 	.word	0x08003f68
 800090c:	08003f6c 	.word	0x08003f6c
 8000910:	08003f70 	.word	0x08003f70
 8000914:	08003f74 	.word	0x08003f74

08000918 <get_cmd_line>:
 * @param[in]  cmd_bfr_size Size of buffer.
 *
 * @note This function will block.
 */
static void get_cmd_line(char* cmd_bfr, int cmd_bfr_size)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	@ 0x28
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef rc;
    const int BFR_RESERVE_CHARS = 2;
 8000922:	2302      	movs	r3, #2
 8000924:	617b      	str	r3, [r7, #20]
    const int INACTIVE_IDX = -1;
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
 800092a:	613b      	str	r3, [r7, #16]
    int bfr_put_idx = 0;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	@ 0x24
    int bfr_get_idx = 0;
 8000930:	2300      	movs	r3, #0
 8000932:	623b      	str	r3, [r7, #32]
    int bfr_eol_idx = INACTIVE_IDX;
 8000934:	693b      	ldr	r3, [r7, #16]
 8000936:	61fb      	str	r3, [r7, #28]
    int bfr_bs_idx = INACTIVE_IDX;
 8000938:	693b      	ldr	r3, [r7, #16]
 800093a:	61bb      	str	r3, [r7, #24]
    #define NUM_BS_CHARS 3
    char bs_bfr[NUM_BS_CHARS] = { '\b', ' ', '\b' };
 800093c:	4a4c      	ldr	r2, [pc, #304]	@ (8000a70 <get_cmd_line+0x158>)
 800093e:	f107 030c 	add.w	r3, r7, #12
 8000942:	6812      	ldr	r2, [r2, #0]
 8000944:	4611      	mov	r1, r2
 8000946:	8019      	strh	r1, [r3, #0]
 8000948:	3302      	adds	r3, #2
 800094a:	0c12      	lsrs	r2, r2, #16
 800094c:	701a      	strb	r2, [r3, #0]

    printf("> ");
 800094e:	4849      	ldr	r0, [pc, #292]	@ (8000a74 <get_cmd_line+0x15c>)
 8000950:	f002 fa4e 	bl	8002df0 <iprintf>
    while (1) {
        char c;
        if (bfr_bs_idx == INACTIVE_IDX && bfr_eol_idx == INACTIVE_IDX) {
 8000954:	69ba      	ldr	r2, [r7, #24]
 8000956:	693b      	ldr	r3, [r7, #16]
 8000958:	429a      	cmp	r2, r3
 800095a:	d14e      	bne.n	80009fa <get_cmd_line+0xe2>
 800095c:	69fa      	ldr	r2, [r7, #28]
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	429a      	cmp	r2, r3
 8000962:	d14a      	bne.n	80009fa <get_cmd_line+0xe2>
            rc =  HAL_UART_Receive(&CONFIG_CONSOLE_UART, (uint8_t*)&c, 1, 0);
 8000964:	f107 010b 	add.w	r1, r7, #11
 8000968:	2300      	movs	r3, #0
 800096a:	2201      	movs	r2, #1
 800096c:	4842      	ldr	r0, [pc, #264]	@ (8000a78 <get_cmd_line+0x160>)
 800096e:	f001 fd3e 	bl	80023ee <HAL_UART_Receive>
 8000972:	4603      	mov	r3, r0
 8000974:	73fb      	strb	r3, [r7, #15]
            if (rc == HAL_OK) {
 8000976:	7bfb      	ldrb	r3, [r7, #15]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d13e      	bne.n	80009fa <get_cmd_line+0xe2>
                if (c == '\n' || c == '\r') {
 800097c:	7afb      	ldrb	r3, [r7, #11]
 800097e:	2b0a      	cmp	r3, #10
 8000980:	d002      	beq.n	8000988 <get_cmd_line+0x70>
 8000982:	7afb      	ldrb	r3, [r7, #11]
 8000984:	2b0d      	cmp	r3, #13
 8000986:	d112      	bne.n	80009ae <get_cmd_line+0x96>
                    bfr_eol_idx = bfr_put_idx;
 8000988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800098a:	61fb      	str	r3, [r7, #28]
                    cmd_bfr[bfr_put_idx++] = '\n';
 800098c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800098e:	1c5a      	adds	r2, r3, #1
 8000990:	627a      	str	r2, [r7, #36]	@ 0x24
 8000992:	461a      	mov	r2, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	4413      	add	r3, r2
 8000998:	220a      	movs	r2, #10
 800099a:	701a      	strb	r2, [r3, #0]
                    cmd_bfr[bfr_put_idx++] = '\r';
 800099c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800099e:	1c5a      	adds	r2, r3, #1
 80009a0:	627a      	str	r2, [r7, #36]	@ 0x24
 80009a2:	461a      	mov	r2, r3
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	4413      	add	r3, r2
 80009a8:	220d      	movs	r2, #13
 80009aa:	701a      	strb	r2, [r3, #0]
 80009ac:	e025      	b.n	80009fa <get_cmd_line+0xe2>
                } else if (c == '\b' || c == '\x7f') {
 80009ae:	7afb      	ldrb	r3, [r7, #11]
 80009b0:	2b08      	cmp	r3, #8
 80009b2:	d002      	beq.n	80009ba <get_cmd_line+0xa2>
 80009b4:	7afb      	ldrb	r3, [r7, #11]
 80009b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80009b8:	d10f      	bne.n	80009da <get_cmd_line+0xc2>
                    if (bfr_put_idx > 0 && bfr_put_idx == bfr_get_idx) {
 80009ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009bc:	2b00      	cmp	r3, #0
 80009be:	dd1b      	ble.n	80009f8 <get_cmd_line+0xe0>
 80009c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009c2:	6a3b      	ldr	r3, [r7, #32]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d117      	bne.n	80009f8 <get_cmd_line+0xe0>
                        bfr_put_idx--;
 80009c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009ca:	3b01      	subs	r3, #1
 80009cc:	627b      	str	r3, [r7, #36]	@ 0x24
                        bfr_get_idx--;
 80009ce:	6a3b      	ldr	r3, [r7, #32]
 80009d0:	3b01      	subs	r3, #1
 80009d2:	623b      	str	r3, [r7, #32]
                        bfr_bs_idx = 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61bb      	str	r3, [r7, #24]
                    if (bfr_put_idx > 0 && bfr_put_idx == bfr_get_idx) {
 80009d8:	e00e      	b.n	80009f8 <get_cmd_line+0xe0>
                    }
                } else if (bfr_put_idx < (cmd_bfr_size - BFR_RESERVE_CHARS)) {
 80009da:	683a      	ldr	r2, [r7, #0]
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	1ad3      	subs	r3, r2, r3
 80009e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009e2:	429a      	cmp	r2, r3
 80009e4:	da09      	bge.n	80009fa <get_cmd_line+0xe2>
                    cmd_bfr[bfr_put_idx++] = c;
 80009e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e8:	1c5a      	adds	r2, r3, #1
 80009ea:	627a      	str	r2, [r7, #36]	@ 0x24
 80009ec:	461a      	mov	r2, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	7afa      	ldrb	r2, [r7, #11]
 80009f4:	701a      	strb	r2, [r3, #0]
 80009f6:	e000      	b.n	80009fa <get_cmd_line+0xe2>
                    if (bfr_put_idx > 0 && bfr_put_idx == bfr_get_idx) {
 80009f8:	bf00      	nop
        // The HAL_UART_Transmit() API has an odd behavior. If timeout is set to
        // 0, then even if it is able to transmit a character, it returns
        // HAL_TIMEOUT.  So we wait until the UART is ready to transmit, and
        // then call HAL_UART_Transmit() and assume it sent a character.

        if (__HAL_UART_GET_FLAG(&CONFIG_CONSOLE_UART, UART_FLAG_TXE)) {
 80009fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a78 <get_cmd_line+0x160>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a04:	2b80      	cmp	r3, #128	@ 0x80
 8000a06:	d1a5      	bne.n	8000954 <get_cmd_line+0x3c>
            if (bfr_bs_idx != INACTIVE_IDX) {
 8000a08:	69ba      	ldr	r2, [r7, #24]
 8000a0a:	693b      	ldr	r3, [r7, #16]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	d011      	beq.n	8000a34 <get_cmd_line+0x11c>
                HAL_UART_Transmit(&CONFIG_CONSOLE_UART,
                                  (uint8_t*)&bs_bfr[bfr_bs_idx], 1, 0);
 8000a10:	f107 020c 	add.w	r2, r7, #12
 8000a14:	69bb      	ldr	r3, [r7, #24]
 8000a16:	18d1      	adds	r1, r2, r3
                HAL_UART_Transmit(&CONFIG_CONSOLE_UART,
 8000a18:	2300      	movs	r3, #0
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	4816      	ldr	r0, [pc, #88]	@ (8000a78 <get_cmd_line+0x160>)
 8000a1e:	f001 fc5b 	bl	80022d8 <HAL_UART_Transmit>
                if (++bfr_bs_idx >= NUM_BS_CHARS) {
 8000a22:	69bb      	ldr	r3, [r7, #24]
 8000a24:	3301      	adds	r3, #1
 8000a26:	61bb      	str	r3, [r7, #24]
 8000a28:	69bb      	ldr	r3, [r7, #24]
 8000a2a:	2b02      	cmp	r3, #2
 8000a2c:	dd92      	ble.n	8000954 <get_cmd_line+0x3c>
                    bfr_bs_idx = INACTIVE_IDX;
 8000a2e:	693b      	ldr	r3, [r7, #16]
 8000a30:	61bb      	str	r3, [r7, #24]
 8000a32:	e78f      	b.n	8000954 <get_cmd_line+0x3c>
                }
            } else if (bfr_put_idx != bfr_get_idx) {
 8000a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a36:	6a3b      	ldr	r3, [r7, #32]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	d00b      	beq.n	8000a54 <get_cmd_line+0x13c>
                HAL_UART_Transmit(&CONFIG_CONSOLE_UART,
 8000a3c:	6a3b      	ldr	r3, [r7, #32]
                                  (uint8_t*)&cmd_bfr[bfr_get_idx], 1, 0);
 8000a3e:	687a      	ldr	r2, [r7, #4]
 8000a40:	18d1      	adds	r1, r2, r3
                HAL_UART_Transmit(&CONFIG_CONSOLE_UART,
 8000a42:	2300      	movs	r3, #0
 8000a44:	2201      	movs	r2, #1
 8000a46:	480c      	ldr	r0, [pc, #48]	@ (8000a78 <get_cmd_line+0x160>)
 8000a48:	f001 fc46 	bl	80022d8 <HAL_UART_Transmit>
                bfr_get_idx++;
 8000a4c:	6a3b      	ldr	r3, [r7, #32]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	623b      	str	r3, [r7, #32]
 8000a52:	e77f      	b.n	8000954 <get_cmd_line+0x3c>
            } else if (bfr_eol_idx != INACTIVE_IDX) {
 8000a54:	69fa      	ldr	r2, [r7, #28]
 8000a56:	693b      	ldr	r3, [r7, #16]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	f43f af7b 	beq.w	8000954 <get_cmd_line+0x3c>
                cmd_bfr[bfr_eol_idx] = '\0';
 8000a5e:	69fb      	ldr	r3, [r7, #28]
 8000a60:	687a      	ldr	r2, [r7, #4]
 8000a62:	4413      	add	r3, r2
 8000a64:	2200      	movs	r2, #0
 8000a66:	701a      	strb	r2, [r3, #0]
                break;
            }
        }
    }
}
 8000a68:	bf00      	nop
 8000a6a:	3728      	adds	r7, #40	@ 0x28
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	08003f90 	.word	0x08003f90
 8000a74:	08003f8c 	.word	0x08003f8c
 8000a78:	200000b8 	.word	0x200000b8

08000a7c <parse_cmd_line>:
 * @param[in]  cmd_tokens_max Size of cmd_tokens array.
 *
 * @return Number of tokens, or -1 in case of error.
 */
static int parse_cmd_line(char* cmd_bfr, char** cmd_tokens, int cmd_tokens_max)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
    char* p = cmd_bfr;
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	617b      	str	r3, [r7, #20]
    int num_tokens = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	613b      	str	r3, [r7, #16]

    while (1) {
        // Find start of token.
        while (*p && isspace((unsigned char)*p))
 8000a90:	e002      	b.n	8000a98 <parse_cmd_line+0x1c>
            p++;
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	3301      	adds	r3, #1
 8000a96:	617b      	str	r3, [r7, #20]
        while (*p && isspace((unsigned char)*p))
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d009      	beq.n	8000ab4 <parse_cmd_line+0x38>
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	4a20      	ldr	r2, [pc, #128]	@ (8000b28 <parse_cmd_line+0xac>)
 8000aa8:	4413      	add	r3, r2
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	f003 0308 	and.w	r3, r3, #8
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d1ee      	bne.n	8000a92 <parse_cmd_line+0x16>
        if (*p == '\0') {
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d02d      	beq.n	8000b18 <parse_cmd_line+0x9c>
            // Found end of line.
            break;
        } else {
            if (num_tokens >= cmd_tokens_max) {
 8000abc:	693a      	ldr	r2, [r7, #16]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	db05      	blt.n	8000ad0 <parse_cmd_line+0x54>
                printf("Error: Too many tokens\n");
 8000ac4:	4819      	ldr	r0, [pc, #100]	@ (8000b2c <parse_cmd_line+0xb0>)
 8000ac6:	f002 f9fb 	bl	8002ec0 <puts>
                return -1;
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
 8000ace:	e027      	b.n	8000b20 <parse_cmd_line+0xa4>
            }
            // Record pointer to token and find its end.
            cmd_tokens[num_tokens++] = p;
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	1c5a      	adds	r2, r3, #1
 8000ad4:	613a      	str	r2, [r7, #16]
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	68ba      	ldr	r2, [r7, #8]
 8000ada:	4413      	add	r3, r2
 8000adc:	697a      	ldr	r2, [r7, #20]
 8000ade:	601a      	str	r2, [r3, #0]
            while (*p && !isspace((unsigned char)*p))
 8000ae0:	e002      	b.n	8000ae8 <parse_cmd_line+0x6c>
                p++;
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	617b      	str	r3, [r7, #20]
            while (*p && !isspace((unsigned char)*p))
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d009      	beq.n	8000b04 <parse_cmd_line+0x88>
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	3301      	adds	r3, #1
 8000af6:	4a0c      	ldr	r2, [pc, #48]	@ (8000b28 <parse_cmd_line+0xac>)
 8000af8:	4413      	add	r3, r2
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	f003 0308 	and.w	r3, r3, #8
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d0ee      	beq.n	8000ae2 <parse_cmd_line+0x66>
            if (*p) {
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d007      	beq.n	8000b1c <parse_cmd_line+0xa0>
                // Terminate token.
                *p++ = '\0';
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	1c5a      	adds	r2, r3, #1
 8000b10:	617a      	str	r2, [r7, #20]
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
        while (*p && isspace((unsigned char)*p))
 8000b16:	e7bf      	b.n	8000a98 <parse_cmd_line+0x1c>
            break;
 8000b18:	bf00      	nop
 8000b1a:	e000      	b.n	8000b1e <parse_cmd_line+0xa2>
            } else {
                // Found end of line.
                break;
 8000b1c:	bf00      	nop
            }
        }
    }
    return num_tokens;
 8000b1e:	693b      	ldr	r3, [r7, #16]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	3718      	adds	r7, #24
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	0800403c 	.word	0x0800403c
 8000b2c:	08003f94 	.word	0x08003f94

08000b30 <get_port_info>:
 * @param[in]  port_name The single-letter port name.
 *
 * @return Pointer to information, or NULL if port does not exist.
 */
static struct port_info* get_port_info(char port_name)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b087      	sub	sp, #28
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
    struct port_info* port_info;
    int idx;

    for (idx = 0; idx < ARRAY_SIZE(ports_info); idx++) {
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	617b      	str	r3, [r7, #20]
 8000b3e:	e01d      	b.n	8000b7c <get_port_info+0x4c>
        port_info = &ports_info[idx];
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	00db      	lsls	r3, r3, #3
 8000b44:	4a12      	ldr	r2, [pc, #72]	@ (8000b90 <get_port_info+0x60>)
 8000b46:	4413      	add	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        if (port_info->port_name == toupper(port_name))
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	791b      	ldrb	r3, [r3, #4]
 8000b4e:	4619      	mov	r1, r3
 8000b50:	79fb      	ldrb	r3, [r7, #7]
 8000b52:	73fb      	strb	r3, [r7, #15]
 8000b54:	7bfb      	ldrb	r3, [r7, #15]
 8000b56:	3301      	adds	r3, #1
 8000b58:	4a0e      	ldr	r2, [pc, #56]	@ (8000b94 <get_port_info+0x64>)
 8000b5a:	4413      	add	r3, r2
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	f003 0303 	and.w	r3, r3, #3
 8000b62:	2b02      	cmp	r3, #2
 8000b64:	d102      	bne.n	8000b6c <get_port_info+0x3c>
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	3b20      	subs	r3, #32
 8000b6a:	e000      	b.n	8000b6e <get_port_info+0x3e>
 8000b6c:	7bfb      	ldrb	r3, [r7, #15]
 8000b6e:	428b      	cmp	r3, r1
 8000b70:	d101      	bne.n	8000b76 <get_port_info+0x46>
            return port_info;
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	e006      	b.n	8000b84 <get_port_info+0x54>
    for (idx = 0; idx < ARRAY_SIZE(ports_info); idx++) {
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	617b      	str	r3, [r7, #20]
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	2b05      	cmp	r3, #5
 8000b80:	d9de      	bls.n	8000b40 <get_port_info+0x10>
    }
    return NULL;
 8000b82:	2300      	movs	r3, #0
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	371c      	adds	r7, #28
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	20000000 	.word	0x20000000
 8000b94:	0800403c 	.word	0x0800403c

08000b98 <config_gpio>:
 *
 * @return NULL is success, else an error message.
 */
static const char* config_gpio(struct port_info* port_info, uint32_t pin_mask,
                               char* direction, char* pin_circuit)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08a      	sub	sp, #40	@ 0x28
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	60b9      	str	r1, [r7, #8]
 8000ba2:	607a      	str	r2, [r7, #4]
 8000ba4:	603b      	str	r3, [r7, #0]
    const char *rc;

    GPIO_InitTypeDef init_data = {
 8000ba6:	f107 0310 	add.w	r3, r7, #16
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
 8000bae:	605a      	str	r2, [r3, #4]
 8000bb0:	609a      	str	r2, [r3, #8]
 8000bb2:	60da      	str	r2, [r3, #12]
 8000bb4:	611a      	str	r2, [r3, #16]
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	613b      	str	r3, [r7, #16]
#if CONFIG_GPIO_TYPE != 1
        .Alternate = 0,
#endif
    };

    rc = enable_gpio_clock(port_info->port_name);
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	791b      	ldrb	r3, [r3, #4]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f866 	bl	8000c90 <enable_gpio_clock>
 8000bc4:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rc != NULL)
 8000bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <config_gpio+0x38>
        return rc;
 8000bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bce:	e04a      	b.n	8000c66 <config_gpio+0xce>

    if (strcasecmp(direction, "i") == 0)
 8000bd0:	4927      	ldr	r1, [pc, #156]	@ (8000c70 <config_gpio+0xd8>)
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f002 fb10 	bl	80031f8 <strcasecmp>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d102      	bne.n	8000be4 <config_gpio+0x4c>
        init_data.Mode = GPIO_MODE_INPUT;
 8000bde:	2300      	movs	r3, #0
 8000be0:	617b      	str	r3, [r7, #20]
 8000be2:	e00b      	b.n	8000bfc <config_gpio+0x64>
    else if (strcasecmp(direction, "o") == 0)
 8000be4:	4923      	ldr	r1, [pc, #140]	@ (8000c74 <config_gpio+0xdc>)
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f002 fb06 	bl	80031f8 <strcasecmp>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d102      	bne.n	8000bf8 <config_gpio+0x60>
        init_data.Mode = GPIO_MODE_OUTPUT_OD;
 8000bf2:	2311      	movs	r3, #17
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	e001      	b.n	8000bfc <config_gpio+0x64>
    else
        return "invalid direction";
 8000bf8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c78 <config_gpio+0xe0>)
 8000bfa:	e034      	b.n	8000c66 <config_gpio+0xce>

    if (strcasecmp(pin_circuit, "up") == 0)
 8000bfc:	491f      	ldr	r1, [pc, #124]	@ (8000c7c <config_gpio+0xe4>)
 8000bfe:	6838      	ldr	r0, [r7, #0]
 8000c00:	f002 fafa 	bl	80031f8 <strcasecmp>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d102      	bne.n	8000c10 <config_gpio+0x78>
        init_data.Pull = GPIO_PULLUP;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	61bb      	str	r3, [r7, #24]
 8000c0e:	e021      	b.n	8000c54 <config_gpio+0xbc>
    else if (strcasecmp(pin_circuit, "down") == 0)
 8000c10:	491b      	ldr	r1, [pc, #108]	@ (8000c80 <config_gpio+0xe8>)
 8000c12:	6838      	ldr	r0, [r7, #0]
 8000c14:	f002 faf0 	bl	80031f8 <strcasecmp>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d102      	bne.n	8000c24 <config_gpio+0x8c>
        init_data.Pull = GPIO_PULLDOWN;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	61bb      	str	r3, [r7, #24]
 8000c22:	e017      	b.n	8000c54 <config_gpio+0xbc>
    else if (strcasecmp(pin_circuit, "nopull") == 0)
 8000c24:	4917      	ldr	r1, [pc, #92]	@ (8000c84 <config_gpio+0xec>)
 8000c26:	6838      	ldr	r0, [r7, #0]
 8000c28:	f002 fae6 	bl	80031f8 <strcasecmp>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d102      	bne.n	8000c38 <config_gpio+0xa0>
        init_data.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	61bb      	str	r3, [r7, #24]
 8000c36:	e00d      	b.n	8000c54 <config_gpio+0xbc>
    else if (strcasecmp(pin_circuit, "pushpull") == 0) {
 8000c38:	4913      	ldr	r1, [pc, #76]	@ (8000c88 <config_gpio+0xf0>)
 8000c3a:	6838      	ldr	r0, [r7, #0]
 8000c3c:	f002 fadc 	bl	80031f8 <strcasecmp>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d104      	bne.n	8000c50 <config_gpio+0xb8>
        init_data.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	61bb      	str	r3, [r7, #24]
        init_data.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	617b      	str	r3, [r7, #20]
 8000c4e:	e001      	b.n	8000c54 <config_gpio+0xbc>
    } else
        return "invalid mode";
 8000c50:	4b0e      	ldr	r3, [pc, #56]	@ (8000c8c <config_gpio+0xf4>)
 8000c52:	e008      	b.n	8000c66 <config_gpio+0xce>

    HAL_GPIO_Init(port_info->gpio_port, &init_data);
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f107 0210 	add.w	r2, r7, #16
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 fc9c 	bl	800159c <HAL_GPIO_Init>
    return NULL;
 8000c64:	2300      	movs	r3, #0
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3728      	adds	r7, #40	@ 0x28
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	08003fac 	.word	0x08003fac
 8000c74:	08003fb0 	.word	0x08003fb0
 8000c78:	08003fb4 	.word	0x08003fb4
 8000c7c:	08003fc8 	.word	0x08003fc8
 8000c80:	08003fcc 	.word	0x08003fcc
 8000c84:	08003fd4 	.word	0x08003fd4
 8000c88:	08003fdc 	.word	0x08003fdc
 8000c8c:	08003fe8 	.word	0x08003fe8

08000c90 <enable_gpio_clock>:
 * @param[in] port_name   Port name (single letter)
 *
 * @return NULL is success, else an error message.
 */
static const char* enable_gpio_clock(char port_name)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b08b      	sub	sp, #44	@ 0x2c
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	71fb      	strb	r3, [r7, #7]
    switch (toupper(port_name))
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000ca0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	4a43      	ldr	r2, [pc, #268]	@ (8000db4 <enable_gpio_clock+0x124>)
 8000ca8:	4413      	add	r3, r2
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	f003 0303 	and.w	r3, r3, #3
 8000cb0:	2b02      	cmp	r3, #2
 8000cb2:	d103      	bne.n	8000cbc <enable_gpio_clock+0x2c>
 8000cb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cb8:	3b20      	subs	r3, #32
 8000cba:	e001      	b.n	8000cc0 <enable_gpio_clock+0x30>
 8000cbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cc0:	3b41      	subs	r3, #65	@ 0x41
 8000cc2:	2b07      	cmp	r3, #7
 8000cc4:	d86c      	bhi.n	8000da0 <enable_gpio_clock+0x110>
 8000cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ccc <enable_gpio_clock+0x3c>)
 8000cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ccc:	08000ced 	.word	0x08000ced
 8000cd0:	08000d0b 	.word	0x08000d0b
 8000cd4:	08000d29 	.word	0x08000d29
 8000cd8:	08000d47 	.word	0x08000d47
 8000cdc:	08000d65 	.word	0x08000d65
 8000ce0:	08000da1 	.word	0x08000da1
 8000ce4:	08000da1 	.word	0x08000da1
 8000ce8:	08000d83 	.word	0x08000d83
    {
#ifdef GPIOA
        case 'A':
            __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cec:	2300      	movs	r3, #0
 8000cee:	623b      	str	r3, [r7, #32]
 8000cf0:	4b31      	ldr	r3, [pc, #196]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf4:	4a30      	ldr	r2, [pc, #192]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000cf6:	f043 0301 	orr.w	r3, r3, #1
 8000cfa:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d00:	f003 0301 	and.w	r3, r3, #1
 8000d04:	623b      	str	r3, [r7, #32]
 8000d06:	6a3b      	ldr	r3, [r7, #32]
            break;
 8000d08:	e04c      	b.n	8000da4 <enable_gpio_clock+0x114>
#endif
#ifdef GPIOB
        case 'B':
            __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61fb      	str	r3, [r7, #28]
 8000d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d12:	4a29      	ldr	r2, [pc, #164]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d14:	f043 0302 	orr.w	r3, r3, #2
 8000d18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d1a:	4b27      	ldr	r3, [pc, #156]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1e:	f003 0302 	and.w	r3, r3, #2
 8000d22:	61fb      	str	r3, [r7, #28]
 8000d24:	69fb      	ldr	r3, [r7, #28]
            break;
 8000d26:	e03d      	b.n	8000da4 <enable_gpio_clock+0x114>
#endif
#ifdef GPIOC
        case 'C':
            __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61bb      	str	r3, [r7, #24]
 8000d2c:	4b22      	ldr	r3, [pc, #136]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d30:	4a21      	ldr	r2, [pc, #132]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d32:	f043 0304 	orr.w	r3, r3, #4
 8000d36:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d38:	4b1f      	ldr	r3, [pc, #124]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3c:	f003 0304 	and.w	r3, r3, #4
 8000d40:	61bb      	str	r3, [r7, #24]
 8000d42:	69bb      	ldr	r3, [r7, #24]
            break;
 8000d44:	e02e      	b.n	8000da4 <enable_gpio_clock+0x114>
#endif
#ifdef GPIOD
        case 'D':
            __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
 8000d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4e:	4a1a      	ldr	r2, [pc, #104]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d50:	f043 0308 	orr.w	r3, r3, #8
 8000d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d56:	4b18      	ldr	r3, [pc, #96]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	f003 0308 	and.w	r3, r3, #8
 8000d5e:	617b      	str	r3, [r7, #20]
 8000d60:	697b      	ldr	r3, [r7, #20]
            break;
 8000d62:	e01f      	b.n	8000da4 <enable_gpio_clock+0x114>
#endif
#ifdef GPIOE
        case 'E':
            __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d64:	2300      	movs	r3, #0
 8000d66:	613b      	str	r3, [r7, #16]
 8000d68:	4b13      	ldr	r3, [pc, #76]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6c:	4a12      	ldr	r2, [pc, #72]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d6e:	f043 0310 	orr.w	r3, r3, #16
 8000d72:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d74:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d78:	f003 0310 	and.w	r3, r3, #16
 8000d7c:	613b      	str	r3, [r7, #16]
 8000d7e:	693b      	ldr	r3, [r7, #16]
            break;
 8000d80:	e010      	b.n	8000da4 <enable_gpio_clock+0x114>
            __HAL_RCC_GPIOG_CLK_ENABLE();
            break;
#endif
#ifdef GPIOH
        case 'H':
            __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
 8000d86:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d92:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <enable_gpio_clock+0x128>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
            break;
 8000d9e:	e001      	b.n	8000da4 <enable_gpio_clock+0x114>
        case 'K':
            __HAL_RCC_GPIOK_CLK_ENABLE();
            break;
#endif
        default:
            return "Invalid GPIO port";
 8000da0:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <enable_gpio_clock+0x12c>)
 8000da2:	e000      	b.n	8000da6 <enable_gpio_clock+0x116>
    }
    return NULL;
 8000da4:	2300      	movs	r3, #0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	372c      	adds	r7, #44	@ 0x2c
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	0800403c 	.word	0x0800403c
 8000db8:	40023800 	.word	0x40023800
 8000dbc:	08003ff8 	.word	0x08003ff8

08000dc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc4:	f000 fa92 	bl	80012ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc8:	f000 f808 	bl	8000ddc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dcc:	f000 f89c 	bl	8000f08 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000dd0:	f000 f870 	bl	8000eb4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  void app_main(void);
	  app_main();
 8000dd4:	f7ff fbea 	bl	80005ac <app_main>
  {
 8000dd8:	bf00      	nop
 8000dda:	e7fb      	b.n	8000dd4 <main+0x14>

08000ddc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b094      	sub	sp, #80	@ 0x50
 8000de0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000de2:	f107 0320 	add.w	r3, r7, #32
 8000de6:	2230      	movs	r2, #48	@ 0x30
 8000de8:	2100      	movs	r1, #0
 8000dea:	4618      	mov	r0, r3
 8000dec:	f002 f9fc 	bl	80031e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000df0:	f107 030c 	add.w	r3, r7, #12
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e00:	2300      	movs	r3, #0
 8000e02:	60bb      	str	r3, [r7, #8]
 8000e04:	4b29      	ldr	r3, [pc, #164]	@ (8000eac <SystemClock_Config+0xd0>)
 8000e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e08:	4a28      	ldr	r2, [pc, #160]	@ (8000eac <SystemClock_Config+0xd0>)
 8000e0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e10:	4b26      	ldr	r3, [pc, #152]	@ (8000eac <SystemClock_Config+0xd0>)
 8000e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e18:	60bb      	str	r3, [r7, #8]
 8000e1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	607b      	str	r3, [r7, #4]
 8000e20:	4b23      	ldr	r3, [pc, #140]	@ (8000eb0 <SystemClock_Config+0xd4>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e28:	4a21      	ldr	r2, [pc, #132]	@ (8000eb0 <SystemClock_Config+0xd4>)
 8000e2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e2e:	6013      	str	r3, [r2, #0]
 8000e30:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb0 <SystemClock_Config+0xd4>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e38:	607b      	str	r3, [r7, #4]
 8000e3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e40:	2301      	movs	r3, #1
 8000e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e44:	2310      	movs	r3, #16
 8000e46:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e50:	2310      	movs	r3, #16
 8000e52:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e54:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e58:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e5a:	2304      	movs	r3, #4
 8000e5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000e5e:	2307      	movs	r3, #7
 8000e60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e62:	f107 0320 	add.w	r3, r7, #32
 8000e66:	4618      	mov	r0, r3
 8000e68:	f000 fd4e 	bl	8001908 <HAL_RCC_OscConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e72:	f000 f8b7 	bl	8000fe4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e76:	230f      	movs	r3, #15
 8000e78:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e86:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	2102      	movs	r1, #2
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 ffb0 	bl	8001df8 <HAL_RCC_ClockConfig>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000e9e:	f000 f8a1 	bl	8000fe4 <Error_Handler>
  }
}
 8000ea2:	bf00      	nop
 8000ea4:	3750      	adds	r7, #80	@ 0x50
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40023800 	.word	0x40023800
 8000eb0:	40007000 	.word	0x40007000

08000eb4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000eb8:	4b11      	ldr	r3, [pc, #68]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000eba:	4a12      	ldr	r2, [pc, #72]	@ (8000f04 <MX_USART2_UART_Init+0x50>)
 8000ebc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ebe:	4b10      	ldr	r3, [pc, #64]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ec0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ec4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ed8:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000eda:	220c      	movs	r2, #12
 8000edc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ede:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eea:	4805      	ldr	r0, [pc, #20]	@ (8000f00 <MX_USART2_UART_Init+0x4c>)
 8000eec:	f001 f9a4 	bl	8002238 <HAL_UART_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ef6:	f000 f875 	bl	8000fe4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	200000b8 	.word	0x200000b8
 8000f04:	40004400 	.word	0x40004400

08000f08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08a      	sub	sp, #40	@ 0x28
 8000f0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0e:	f107 0314 	add.w	r3, r7, #20
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	60da      	str	r2, [r3, #12]
 8000f1c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
 8000f22:	4b2d      	ldr	r3, [pc, #180]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f26:	4a2c      	ldr	r2, [pc, #176]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f28:	f043 0304 	orr.w	r3, r3, #4
 8000f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	f003 0304 	and.w	r3, r3, #4
 8000f36:	613b      	str	r3, [r7, #16]
 8000f38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
 8000f3e:	4b26      	ldr	r3, [pc, #152]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	4a25      	ldr	r2, [pc, #148]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f4a:	4b23      	ldr	r3, [pc, #140]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	4a1e      	ldr	r2, [pc, #120]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f66:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
 8000f70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	4b18      	ldr	r3, [pc, #96]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7a:	4a17      	ldr	r2, [pc, #92]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f7c:	f043 0302 	orr.w	r3, r3, #2
 8000f80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f82:	4b15      	ldr	r3, [pc, #84]	@ (8000fd8 <MX_GPIO_Init+0xd0>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	f003 0302 	and.w	r3, r3, #2
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2120      	movs	r1, #32
 8000f92:	4812      	ldr	r0, [pc, #72]	@ (8000fdc <MX_GPIO_Init+0xd4>)
 8000f94:	f000 fc9e 	bl	80018d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f9e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000fa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	4619      	mov	r1, r3
 8000fae:	480c      	ldr	r0, [pc, #48]	@ (8000fe0 <MX_GPIO_Init+0xd8>)
 8000fb0:	f000 faf4 	bl	800159c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fb4:	2320      	movs	r3, #32
 8000fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4804      	ldr	r0, [pc, #16]	@ (8000fdc <MX_GPIO_Init+0xd4>)
 8000fcc:	f000 fae6 	bl	800159c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fd0:	bf00      	nop
 8000fd2:	3728      	adds	r7, #40	@ 0x28
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40023800 	.word	0x40023800
 8000fdc:	40020000 	.word	0x40020000
 8000fe0:	40020800 	.word	0x40020800

08000fe4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe8:	b672      	cpsid	i
}
 8000fea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <Error_Handler+0x8>

08000ff0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	4b10      	ldr	r3, [pc, #64]	@ (800103c <HAL_MspInit+0x4c>)
 8000ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffe:	4a0f      	ldr	r2, [pc, #60]	@ (800103c <HAL_MspInit+0x4c>)
 8001000:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001004:	6453      	str	r3, [r2, #68]	@ 0x44
 8001006:	4b0d      	ldr	r3, [pc, #52]	@ (800103c <HAL_MspInit+0x4c>)
 8001008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800100a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	603b      	str	r3, [r7, #0]
 8001016:	4b09      	ldr	r3, [pc, #36]	@ (800103c <HAL_MspInit+0x4c>)
 8001018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101a:	4a08      	ldr	r2, [pc, #32]	@ (800103c <HAL_MspInit+0x4c>)
 800101c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001020:	6413      	str	r3, [r2, #64]	@ 0x40
 8001022:	4b06      	ldr	r3, [pc, #24]	@ (800103c <HAL_MspInit+0x4c>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800102a:	603b      	str	r3, [r7, #0]
 800102c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	40023800 	.word	0x40023800

08001040 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	@ 0x28
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a19      	ldr	r2, [pc, #100]	@ (80010c4 <HAL_UART_MspInit+0x84>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d12b      	bne.n	80010ba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	4b18      	ldr	r3, [pc, #96]	@ (80010c8 <HAL_UART_MspInit+0x88>)
 8001068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106a:	4a17      	ldr	r2, [pc, #92]	@ (80010c8 <HAL_UART_MspInit+0x88>)
 800106c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001070:	6413      	str	r3, [r2, #64]	@ 0x40
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <HAL_UART_MspInit+0x88>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800107a:	613b      	str	r3, [r7, #16]
 800107c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
 8001082:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <HAL_UART_MspInit+0x88>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	4a10      	ldr	r2, [pc, #64]	@ (80010c8 <HAL_UART_MspInit+0x88>)
 8001088:	f043 0301 	orr.w	r3, r3, #1
 800108c:	6313      	str	r3, [r2, #48]	@ 0x30
 800108e:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <HAL_UART_MspInit+0x88>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	f003 0301 	and.w	r3, r3, #1
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800109a:	230c      	movs	r3, #12
 800109c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109e:	2302      	movs	r3, #2
 80010a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a6:	2300      	movs	r3, #0
 80010a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010aa:	2307      	movs	r3, #7
 80010ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ae:	f107 0314 	add.w	r3, r7, #20
 80010b2:	4619      	mov	r1, r3
 80010b4:	4805      	ldr	r0, [pc, #20]	@ (80010cc <HAL_UART_MspInit+0x8c>)
 80010b6:	f000 fa71 	bl	800159c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80010ba:	bf00      	nop
 80010bc:	3728      	adds	r7, #40	@ 0x28
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40004400 	.word	0x40004400
 80010c8:	40023800 	.word	0x40023800
 80010cc:	40020000 	.word	0x40020000

080010d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <NMI_Handler+0x4>

080010d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010dc:	bf00      	nop
 80010de:	e7fd      	b.n	80010dc <HardFault_Handler+0x4>

080010e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <MemManage_Handler+0x4>

080010e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ec:	bf00      	nop
 80010ee:	e7fd      	b.n	80010ec <BusFault_Handler+0x4>

080010f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <UsageFault_Handler+0x4>

080010f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010fc:	bf00      	nop
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001106:	b480      	push	{r7}
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr

08001122 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001126:	f000 f933 	bl	8001390 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}

0800112e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b086      	sub	sp, #24
 8001132:	af00      	add	r7, sp, #0
 8001134:	60f8      	str	r0, [r7, #12]
 8001136:	60b9      	str	r1, [r7, #8]
 8001138:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]
 800113e:	e00a      	b.n	8001156 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001140:	f3af 8000 	nop.w
 8001144:	4601      	mov	r1, r0
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	1c5a      	adds	r2, r3, #1
 800114a:	60ba      	str	r2, [r7, #8]
 800114c:	b2ca      	uxtb	r2, r1
 800114e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	3301      	adds	r3, #1
 8001154:	617b      	str	r3, [r7, #20]
 8001156:	697a      	ldr	r2, [r7, #20]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	429a      	cmp	r2, r3
 800115c:	dbf0      	blt.n	8001140 <_read+0x12>
  }

  return len;
 800115e:	687b      	ldr	r3, [r7, #4]
}
 8001160:	4618      	mov	r0, r3
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001174:	2300      	movs	r3, #0
 8001176:	617b      	str	r3, [r7, #20]
 8001178:	e009      	b.n	800118e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	1c5a      	adds	r2, r3, #1
 800117e:	60ba      	str	r2, [r7, #8]
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff fa90 	bl	80006a8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	3301      	adds	r3, #1
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	697a      	ldr	r2, [r7, #20]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	429a      	cmp	r2, r3
 8001194:	dbf1      	blt.n	800117a <_write+0x12>
  }
  return len;
 8001196:	687b      	ldr	r3, [r7, #4]
}
 8001198:	4618      	mov	r0, r3
 800119a:	3718      	adds	r7, #24
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <_close>:

int _close(int file)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011c8:	605a      	str	r2, [r3, #4]
  return 0;
 80011ca:	2300      	movs	r3, #0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <_isatty>:

int _isatty(int file)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011e0:	2301      	movs	r3, #1
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr

080011ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011ee:	b480      	push	{r7}
 80011f0:	b085      	sub	sp, #20
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	60f8      	str	r0, [r7, #12]
 80011f6:	60b9      	str	r1, [r7, #8]
 80011f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011fa:	2300      	movs	r3, #0
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3714      	adds	r7, #20
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001210:	4a14      	ldr	r2, [pc, #80]	@ (8001264 <_sbrk+0x5c>)
 8001212:	4b15      	ldr	r3, [pc, #84]	@ (8001268 <_sbrk+0x60>)
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800121c:	4b13      	ldr	r3, [pc, #76]	@ (800126c <_sbrk+0x64>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d102      	bne.n	800122a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001224:	4b11      	ldr	r3, [pc, #68]	@ (800126c <_sbrk+0x64>)
 8001226:	4a12      	ldr	r2, [pc, #72]	@ (8001270 <_sbrk+0x68>)
 8001228:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800122a:	4b10      	ldr	r3, [pc, #64]	@ (800126c <_sbrk+0x64>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	429a      	cmp	r2, r3
 8001236:	d207      	bcs.n	8001248 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001238:	f002 f83e 	bl	80032b8 <__errno>
 800123c:	4603      	mov	r3, r0
 800123e:	220c      	movs	r2, #12
 8001240:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001242:	f04f 33ff 	mov.w	r3, #4294967295
 8001246:	e009      	b.n	800125c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001248:	4b08      	ldr	r3, [pc, #32]	@ (800126c <_sbrk+0x64>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800124e:	4b07      	ldr	r3, [pc, #28]	@ (800126c <_sbrk+0x64>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4413      	add	r3, r2
 8001256:	4a05      	ldr	r2, [pc, #20]	@ (800126c <_sbrk+0x64>)
 8001258:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800125a:	68fb      	ldr	r3, [r7, #12]
}
 800125c:	4618      	mov	r0, r3
 800125e:	3718      	adds	r7, #24
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	20018000 	.word	0x20018000
 8001268:	00000400 	.word	0x00000400
 800126c:	20000100 	.word	0x20000100
 8001270:	20000258 	.word	0x20000258

08001274 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001278:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <SystemInit+0x20>)
 800127a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800127e:	4a05      	ldr	r2, [pc, #20]	@ (8001294 <SystemInit+0x20>)
 8001280:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001284:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	e000ed00 	.word	0xe000ed00

08001298 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001298:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012d0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800129c:	f7ff ffea 	bl	8001274 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012a0:	480c      	ldr	r0, [pc, #48]	@ (80012d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012a2:	490d      	ldr	r1, [pc, #52]	@ (80012d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012a4:	4a0d      	ldr	r2, [pc, #52]	@ (80012dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a8:	e002      	b.n	80012b0 <LoopCopyDataInit>

080012aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ae:	3304      	adds	r3, #4

080012b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b4:	d3f9      	bcc.n	80012aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012b6:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012b8:	4c0a      	ldr	r4, [pc, #40]	@ (80012e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012bc:	e001      	b.n	80012c2 <LoopFillZerobss>

080012be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012c0:	3204      	adds	r2, #4

080012c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c4:	d3fb      	bcc.n	80012be <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80012c6:	f001 fffd 	bl	80032c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ca:	f7ff fd79 	bl	8000dc0 <main>
  bx  lr    
 80012ce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80012d0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d8:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80012dc:	08004180 	.word	0x08004180
  ldr r2, =_sbss
 80012e0:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80012e4:	20000254 	.word	0x20000254

080012e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012e8:	e7fe      	b.n	80012e8 <ADC_IRQHandler>
	...

080012ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012f0:	4b0e      	ldr	r3, [pc, #56]	@ (800132c <HAL_Init+0x40>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a0d      	ldr	r2, [pc, #52]	@ (800132c <HAL_Init+0x40>)
 80012f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012fc:	4b0b      	ldr	r3, [pc, #44]	@ (800132c <HAL_Init+0x40>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a0a      	ldr	r2, [pc, #40]	@ (800132c <HAL_Init+0x40>)
 8001302:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001306:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001308:	4b08      	ldr	r3, [pc, #32]	@ (800132c <HAL_Init+0x40>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a07      	ldr	r2, [pc, #28]	@ (800132c <HAL_Init+0x40>)
 800130e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001312:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001314:	2003      	movs	r0, #3
 8001316:	f000 f90d 	bl	8001534 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800131a:	2000      	movs	r0, #0
 800131c:	f000 f808 	bl	8001330 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001320:	f7ff fe66 	bl	8000ff0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40023c00 	.word	0x40023c00

08001330 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001338:	4b12      	ldr	r3, [pc, #72]	@ (8001384 <HAL_InitTick+0x54>)
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	4b12      	ldr	r3, [pc, #72]	@ (8001388 <HAL_InitTick+0x58>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	4619      	mov	r1, r3
 8001342:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001346:	fbb3 f3f1 	udiv	r3, r3, r1
 800134a:	fbb2 f3f3 	udiv	r3, r2, r3
 800134e:	4618      	mov	r0, r3
 8001350:	f000 f917 	bl	8001582 <HAL_SYSTICK_Config>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e00e      	b.n	800137c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2b0f      	cmp	r3, #15
 8001362:	d80a      	bhi.n	800137a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001364:	2200      	movs	r2, #0
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	f04f 30ff 	mov.w	r0, #4294967295
 800136c:	f000 f8ed 	bl	800154a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001370:	4a06      	ldr	r2, [pc, #24]	@ (800138c <HAL_InitTick+0x5c>)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001376:	2300      	movs	r3, #0
 8001378:	e000      	b.n	800137c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
}
 800137c:	4618      	mov	r0, r3
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20000034 	.word	0x20000034
 8001388:	2000003c 	.word	0x2000003c
 800138c:	20000038 	.word	0x20000038

08001390 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <HAL_IncTick+0x20>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	461a      	mov	r2, r3
 800139a:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <HAL_IncTick+0x24>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4413      	add	r3, r2
 80013a0:	4a04      	ldr	r2, [pc, #16]	@ (80013b4 <HAL_IncTick+0x24>)
 80013a2:	6013      	str	r3, [r2, #0]
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	2000003c 	.word	0x2000003c
 80013b4:	20000104 	.word	0x20000104

080013b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  return uwTick;
 80013bc:	4b03      	ldr	r3, [pc, #12]	@ (80013cc <HAL_GetTick+0x14>)
 80013be:	681b      	ldr	r3, [r3, #0]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	20000104 	.word	0x20000104

080013d0 <__NVIC_SetPriorityGrouping>:
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f003 0307 	and.w	r3, r3, #7
 80013de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <__NVIC_SetPriorityGrouping+0x44>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013e6:	68ba      	ldr	r2, [r7, #8]
 80013e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013ec:	4013      	ands	r3, r2
 80013ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001402:	4a04      	ldr	r2, [pc, #16]	@ (8001414 <__NVIC_SetPriorityGrouping+0x44>)
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	60d3      	str	r3, [r2, #12]
}
 8001408:	bf00      	nop
 800140a:	3714      	adds	r7, #20
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <__NVIC_GetPriorityGrouping>:
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800141c:	4b04      	ldr	r3, [pc, #16]	@ (8001430 <__NVIC_GetPriorityGrouping+0x18>)
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	0a1b      	lsrs	r3, r3, #8
 8001422:	f003 0307 	and.w	r3, r3, #7
}
 8001426:	4618      	mov	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	e000ed00 	.word	0xe000ed00

08001434 <__NVIC_SetPriority>:
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	6039      	str	r1, [r7, #0]
 800143e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001444:	2b00      	cmp	r3, #0
 8001446:	db0a      	blt.n	800145e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	b2da      	uxtb	r2, r3
 800144c:	490c      	ldr	r1, [pc, #48]	@ (8001480 <__NVIC_SetPriority+0x4c>)
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	0112      	lsls	r2, r2, #4
 8001454:	b2d2      	uxtb	r2, r2
 8001456:	440b      	add	r3, r1
 8001458:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800145c:	e00a      	b.n	8001474 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4908      	ldr	r1, [pc, #32]	@ (8001484 <__NVIC_SetPriority+0x50>)
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	3b04      	subs	r3, #4
 800146c:	0112      	lsls	r2, r2, #4
 800146e:	b2d2      	uxtb	r2, r2
 8001470:	440b      	add	r3, r1
 8001472:	761a      	strb	r2, [r3, #24]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	e000e100 	.word	0xe000e100
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <NVIC_EncodePriority>:
{
 8001488:	b480      	push	{r7}
 800148a:	b089      	sub	sp, #36	@ 0x24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f1c3 0307 	rsb	r3, r3, #7
 80014a2:	2b04      	cmp	r3, #4
 80014a4:	bf28      	it	cs
 80014a6:	2304      	movcs	r3, #4
 80014a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	3304      	adds	r3, #4
 80014ae:	2b06      	cmp	r3, #6
 80014b0:	d902      	bls.n	80014b8 <NVIC_EncodePriority+0x30>
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3b03      	subs	r3, #3
 80014b6:	e000      	b.n	80014ba <NVIC_EncodePriority+0x32>
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014bc:	f04f 32ff 	mov.w	r2, #4294967295
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	43da      	mvns	r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	401a      	ands	r2, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d0:	f04f 31ff 	mov.w	r1, #4294967295
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	fa01 f303 	lsl.w	r3, r1, r3
 80014da:	43d9      	mvns	r1, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e0:	4313      	orrs	r3, r2
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3724      	adds	r7, #36	@ 0x24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
	...

080014f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3b01      	subs	r3, #1
 80014fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001500:	d301      	bcc.n	8001506 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001502:	2301      	movs	r3, #1
 8001504:	e00f      	b.n	8001526 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001506:	4a0a      	ldr	r2, [pc, #40]	@ (8001530 <SysTick_Config+0x40>)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	3b01      	subs	r3, #1
 800150c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800150e:	210f      	movs	r1, #15
 8001510:	f04f 30ff 	mov.w	r0, #4294967295
 8001514:	f7ff ff8e 	bl	8001434 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001518:	4b05      	ldr	r3, [pc, #20]	@ (8001530 <SysTick_Config+0x40>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800151e:	4b04      	ldr	r3, [pc, #16]	@ (8001530 <SysTick_Config+0x40>)
 8001520:	2207      	movs	r2, #7
 8001522:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	e000e010 	.word	0xe000e010

08001534 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff ff47 	bl	80013d0 <__NVIC_SetPriorityGrouping>
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800154a:	b580      	push	{r7, lr}
 800154c:	b086      	sub	sp, #24
 800154e:	af00      	add	r7, sp, #0
 8001550:	4603      	mov	r3, r0
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	607a      	str	r2, [r7, #4]
 8001556:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800155c:	f7ff ff5c 	bl	8001418 <__NVIC_GetPriorityGrouping>
 8001560:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	68b9      	ldr	r1, [r7, #8]
 8001566:	6978      	ldr	r0, [r7, #20]
 8001568:	f7ff ff8e 	bl	8001488 <NVIC_EncodePriority>
 800156c:	4602      	mov	r2, r0
 800156e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff ff5d 	bl	8001434 <__NVIC_SetPriority>
}
 800157a:	bf00      	nop
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b082      	sub	sp, #8
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff ffb0 	bl	80014f0 <SysTick_Config>
 8001590:	4603      	mov	r3, r0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800159c:	b480      	push	{r7}
 800159e:	b089      	sub	sp, #36	@ 0x24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015a6:	2300      	movs	r3, #0
 80015a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015aa:	2300      	movs	r3, #0
 80015ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015b2:	2300      	movs	r3, #0
 80015b4:	61fb      	str	r3, [r7, #28]
 80015b6:	e159      	b.n	800186c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015b8:	2201      	movs	r2, #1
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	4013      	ands	r3, r2
 80015ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	f040 8148 	bne.w	8001866 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	f003 0303 	and.w	r3, r3, #3
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d005      	beq.n	80015ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d130      	bne.n	8001650 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	2203      	movs	r2, #3
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	43db      	mvns	r3, r3
 8001600:	69ba      	ldr	r2, [r7, #24]
 8001602:	4013      	ands	r3, r2
 8001604:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	68da      	ldr	r2, [r3, #12]
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	69ba      	ldr	r2, [r7, #24]
 8001614:	4313      	orrs	r3, r2
 8001616:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	69ba      	ldr	r2, [r7, #24]
 800161c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001624:	2201      	movs	r2, #1
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	43db      	mvns	r3, r3
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	4013      	ands	r3, r2
 8001632:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	091b      	lsrs	r3, r3, #4
 800163a:	f003 0201 	and.w	r2, r3, #1
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4313      	orrs	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f003 0303 	and.w	r3, r3, #3
 8001658:	2b03      	cmp	r3, #3
 800165a:	d017      	beq.n	800168c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	2203      	movs	r2, #3
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	43db      	mvns	r3, r3
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	4013      	ands	r3, r2
 8001672:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	4313      	orrs	r3, r2
 8001684:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f003 0303 	and.w	r3, r3, #3
 8001694:	2b02      	cmp	r3, #2
 8001696:	d123      	bne.n	80016e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	08da      	lsrs	r2, r3, #3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3208      	adds	r2, #8
 80016a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	f003 0307 	and.w	r3, r3, #7
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	220f      	movs	r2, #15
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	691a      	ldr	r2, [r3, #16]
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	fa02 f303 	lsl.w	r3, r2, r3
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	08da      	lsrs	r2, r3, #3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	3208      	adds	r2, #8
 80016da:	69b9      	ldr	r1, [r7, #24]
 80016dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	2203      	movs	r2, #3
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	43db      	mvns	r3, r3
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4013      	ands	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f003 0203 	and.w	r2, r3, #3
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	4313      	orrs	r3, r2
 800170c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800171c:	2b00      	cmp	r3, #0
 800171e:	f000 80a2 	beq.w	8001866 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	4b57      	ldr	r3, [pc, #348]	@ (8001884 <HAL_GPIO_Init+0x2e8>)
 8001728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172a:	4a56      	ldr	r2, [pc, #344]	@ (8001884 <HAL_GPIO_Init+0x2e8>)
 800172c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001730:	6453      	str	r3, [r2, #68]	@ 0x44
 8001732:	4b54      	ldr	r3, [pc, #336]	@ (8001884 <HAL_GPIO_Init+0x2e8>)
 8001734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001736:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800173e:	4a52      	ldr	r2, [pc, #328]	@ (8001888 <HAL_GPIO_Init+0x2ec>)
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	089b      	lsrs	r3, r3, #2
 8001744:	3302      	adds	r3, #2
 8001746:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800174a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	f003 0303 	and.w	r3, r3, #3
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	220f      	movs	r2, #15
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	43db      	mvns	r3, r3
 800175c:	69ba      	ldr	r2, [r7, #24]
 800175e:	4013      	ands	r3, r2
 8001760:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a49      	ldr	r2, [pc, #292]	@ (800188c <HAL_GPIO_Init+0x2f0>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d019      	beq.n	800179e <HAL_GPIO_Init+0x202>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4a48      	ldr	r2, [pc, #288]	@ (8001890 <HAL_GPIO_Init+0x2f4>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d013      	beq.n	800179a <HAL_GPIO_Init+0x1fe>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a47      	ldr	r2, [pc, #284]	@ (8001894 <HAL_GPIO_Init+0x2f8>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d00d      	beq.n	8001796 <HAL_GPIO_Init+0x1fa>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4a46      	ldr	r2, [pc, #280]	@ (8001898 <HAL_GPIO_Init+0x2fc>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d007      	beq.n	8001792 <HAL_GPIO_Init+0x1f6>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4a45      	ldr	r2, [pc, #276]	@ (800189c <HAL_GPIO_Init+0x300>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d101      	bne.n	800178e <HAL_GPIO_Init+0x1f2>
 800178a:	2304      	movs	r3, #4
 800178c:	e008      	b.n	80017a0 <HAL_GPIO_Init+0x204>
 800178e:	2307      	movs	r3, #7
 8001790:	e006      	b.n	80017a0 <HAL_GPIO_Init+0x204>
 8001792:	2303      	movs	r3, #3
 8001794:	e004      	b.n	80017a0 <HAL_GPIO_Init+0x204>
 8001796:	2302      	movs	r3, #2
 8001798:	e002      	b.n	80017a0 <HAL_GPIO_Init+0x204>
 800179a:	2301      	movs	r3, #1
 800179c:	e000      	b.n	80017a0 <HAL_GPIO_Init+0x204>
 800179e:	2300      	movs	r3, #0
 80017a0:	69fa      	ldr	r2, [r7, #28]
 80017a2:	f002 0203 	and.w	r2, r2, #3
 80017a6:	0092      	lsls	r2, r2, #2
 80017a8:	4093      	lsls	r3, r2
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017b0:	4935      	ldr	r1, [pc, #212]	@ (8001888 <HAL_GPIO_Init+0x2ec>)
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	089b      	lsrs	r3, r3, #2
 80017b6:	3302      	adds	r3, #2
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017be:	4b38      	ldr	r3, [pc, #224]	@ (80018a0 <HAL_GPIO_Init+0x304>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	43db      	mvns	r3, r3
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	4013      	ands	r3, r2
 80017cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d003      	beq.n	80017e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	4313      	orrs	r3, r2
 80017e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017e2:	4a2f      	ldr	r2, [pc, #188]	@ (80018a0 <HAL_GPIO_Init+0x304>)
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017e8:	4b2d      	ldr	r3, [pc, #180]	@ (80018a0 <HAL_GPIO_Init+0x304>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	43db      	mvns	r3, r3
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	4013      	ands	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	4313      	orrs	r3, r2
 800180a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800180c:	4a24      	ldr	r2, [pc, #144]	@ (80018a0 <HAL_GPIO_Init+0x304>)
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001812:	4b23      	ldr	r3, [pc, #140]	@ (80018a0 <HAL_GPIO_Init+0x304>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	43db      	mvns	r3, r3
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	4013      	ands	r3, r2
 8001820:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d003      	beq.n	8001836 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	4313      	orrs	r3, r2
 8001834:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001836:	4a1a      	ldr	r2, [pc, #104]	@ (80018a0 <HAL_GPIO_Init+0x304>)
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800183c:	4b18      	ldr	r3, [pc, #96]	@ (80018a0 <HAL_GPIO_Init+0x304>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	43db      	mvns	r3, r3
 8001846:	69ba      	ldr	r2, [r7, #24]
 8001848:	4013      	ands	r3, r2
 800184a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d003      	beq.n	8001860 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	4313      	orrs	r3, r2
 800185e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001860:	4a0f      	ldr	r2, [pc, #60]	@ (80018a0 <HAL_GPIO_Init+0x304>)
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	3301      	adds	r3, #1
 800186a:	61fb      	str	r3, [r7, #28]
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	2b0f      	cmp	r3, #15
 8001870:	f67f aea2 	bls.w	80015b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	3724      	adds	r7, #36	@ 0x24
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	40023800 	.word	0x40023800
 8001888:	40013800 	.word	0x40013800
 800188c:	40020000 	.word	0x40020000
 8001890:	40020400 	.word	0x40020400
 8001894:	40020800 	.word	0x40020800
 8001898:	40020c00 	.word	0x40020c00
 800189c:	40021000 	.word	0x40021000
 80018a0:	40013c00 	.word	0x40013c00

080018a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	460b      	mov	r3, r1
 80018ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	691a      	ldr	r2, [r3, #16]
 80018b4:	887b      	ldrh	r3, [r7, #2]
 80018b6:	4013      	ands	r3, r2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d002      	beq.n	80018c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018bc:	2301      	movs	r3, #1
 80018be:	73fb      	strb	r3, [r7, #15]
 80018c0:	e001      	b.n	80018c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018c2:	2300      	movs	r3, #0
 80018c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	807b      	strh	r3, [r7, #2]
 80018e0:	4613      	mov	r3, r2
 80018e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018e4:	787b      	ldrb	r3, [r7, #1]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ea:	887a      	ldrh	r2, [r7, #2]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80018f0:	e003      	b.n	80018fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80018f2:	887b      	ldrh	r3, [r7, #2]
 80018f4:	041a      	lsls	r2, r3, #16
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	619a      	str	r2, [r3, #24]
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
	...

08001908 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d101      	bne.n	800191a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e267      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	2b00      	cmp	r3, #0
 8001924:	d075      	beq.n	8001a12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001926:	4b88      	ldr	r3, [pc, #544]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f003 030c 	and.w	r3, r3, #12
 800192e:	2b04      	cmp	r3, #4
 8001930:	d00c      	beq.n	800194c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001932:	4b85      	ldr	r3, [pc, #532]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800193a:	2b08      	cmp	r3, #8
 800193c:	d112      	bne.n	8001964 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800193e:	4b82      	ldr	r3, [pc, #520]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001946:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800194a:	d10b      	bne.n	8001964 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800194c:	4b7e      	ldr	r3, [pc, #504]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d05b      	beq.n	8001a10 <HAL_RCC_OscConfig+0x108>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d157      	bne.n	8001a10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e242      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800196c:	d106      	bne.n	800197c <HAL_RCC_OscConfig+0x74>
 800196e:	4b76      	ldr	r3, [pc, #472]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a75      	ldr	r2, [pc, #468]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001974:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001978:	6013      	str	r3, [r2, #0]
 800197a:	e01d      	b.n	80019b8 <HAL_RCC_OscConfig+0xb0>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001984:	d10c      	bne.n	80019a0 <HAL_RCC_OscConfig+0x98>
 8001986:	4b70      	ldr	r3, [pc, #448]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a6f      	ldr	r2, [pc, #444]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 800198c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001990:	6013      	str	r3, [r2, #0]
 8001992:	4b6d      	ldr	r3, [pc, #436]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a6c      	ldr	r2, [pc, #432]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e00b      	b.n	80019b8 <HAL_RCC_OscConfig+0xb0>
 80019a0:	4b69      	ldr	r3, [pc, #420]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a68      	ldr	r2, [pc, #416]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 80019a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	4b66      	ldr	r3, [pc, #408]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a65      	ldr	r2, [pc, #404]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 80019b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d013      	beq.n	80019e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c0:	f7ff fcfa 	bl	80013b8 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019c8:	f7ff fcf6 	bl	80013b8 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b64      	cmp	r3, #100	@ 0x64
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e207      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019da:	4b5b      	ldr	r3, [pc, #364]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d0f0      	beq.n	80019c8 <HAL_RCC_OscConfig+0xc0>
 80019e6:	e014      	b.n	8001a12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e8:	f7ff fce6 	bl	80013b8 <HAL_GetTick>
 80019ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ee:	e008      	b.n	8001a02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019f0:	f7ff fce2 	bl	80013b8 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b64      	cmp	r3, #100	@ 0x64
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e1f3      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a02:	4b51      	ldr	r3, [pc, #324]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1f0      	bne.n	80019f0 <HAL_RCC_OscConfig+0xe8>
 8001a0e:	e000      	b.n	8001a12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d063      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001a1e:	4b4a      	ldr	r3, [pc, #296]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 030c 	and.w	r3, r3, #12
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d00b      	beq.n	8001a42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a2a:	4b47      	ldr	r3, [pc, #284]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001a32:	2b08      	cmp	r3, #8
 8001a34:	d11c      	bne.n	8001a70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a36:	4b44      	ldr	r3, [pc, #272]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d116      	bne.n	8001a70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a42:	4b41      	ldr	r3, [pc, #260]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d005      	beq.n	8001a5a <HAL_RCC_OscConfig+0x152>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d001      	beq.n	8001a5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e1c7      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a5a:	4b3b      	ldr	r3, [pc, #236]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	4937      	ldr	r1, [pc, #220]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a6e:	e03a      	b.n	8001ae6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d020      	beq.n	8001aba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a78:	4b34      	ldr	r3, [pc, #208]	@ (8001b4c <HAL_RCC_OscConfig+0x244>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a7e:	f7ff fc9b 	bl	80013b8 <HAL_GetTick>
 8001a82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a84:	e008      	b.n	8001a98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a86:	f7ff fc97 	bl	80013b8 <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e1a8      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a98:	4b2b      	ldr	r3, [pc, #172]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0f0      	beq.n	8001a86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aa4:	4b28      	ldr	r3, [pc, #160]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	4925      	ldr	r1, [pc, #148]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	600b      	str	r3, [r1, #0]
 8001ab8:	e015      	b.n	8001ae6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aba:	4b24      	ldr	r3, [pc, #144]	@ (8001b4c <HAL_RCC_OscConfig+0x244>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac0:	f7ff fc7a 	bl	80013b8 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac8:	f7ff fc76 	bl	80013b8 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e187      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ada:	4b1b      	ldr	r3, [pc, #108]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f0      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0308 	and.w	r3, r3, #8
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d036      	beq.n	8001b60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	695b      	ldr	r3, [r3, #20]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d016      	beq.n	8001b28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001afa:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <HAL_RCC_OscConfig+0x248>)
 8001afc:	2201      	movs	r2, #1
 8001afe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b00:	f7ff fc5a 	bl	80013b8 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b08:	f7ff fc56 	bl	80013b8 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e167      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b48 <HAL_RCC_OscConfig+0x240>)
 8001b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d0f0      	beq.n	8001b08 <HAL_RCC_OscConfig+0x200>
 8001b26:	e01b      	b.n	8001b60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b28:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <HAL_RCC_OscConfig+0x248>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b2e:	f7ff fc43 	bl	80013b8 <HAL_GetTick>
 8001b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b34:	e00e      	b.n	8001b54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b36:	f7ff fc3f 	bl	80013b8 <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d907      	bls.n	8001b54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e150      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	42470000 	.word	0x42470000
 8001b50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b54:	4b88      	ldr	r3, [pc, #544]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b58:	f003 0302 	and.w	r3, r3, #2
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1ea      	bne.n	8001b36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	f000 8097 	beq.w	8001c9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b72:	4b81      	ldr	r3, [pc, #516]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d10f      	bne.n	8001b9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60bb      	str	r3, [r7, #8]
 8001b82:	4b7d      	ldr	r3, [pc, #500]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	4a7c      	ldr	r2, [pc, #496]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001b88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b8e:	4b7a      	ldr	r3, [pc, #488]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b96:	60bb      	str	r3, [r7, #8]
 8001b98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b9e:	4b77      	ldr	r3, [pc, #476]	@ (8001d7c <HAL_RCC_OscConfig+0x474>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d118      	bne.n	8001bdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001baa:	4b74      	ldr	r3, [pc, #464]	@ (8001d7c <HAL_RCC_OscConfig+0x474>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a73      	ldr	r2, [pc, #460]	@ (8001d7c <HAL_RCC_OscConfig+0x474>)
 8001bb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bb6:	f7ff fbff 	bl	80013b8 <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bbe:	f7ff fbfb 	bl	80013b8 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e10c      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd0:	4b6a      	ldr	r3, [pc, #424]	@ (8001d7c <HAL_RCC_OscConfig+0x474>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d0f0      	beq.n	8001bbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d106      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x2ea>
 8001be4:	4b64      	ldr	r3, [pc, #400]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001be6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001be8:	4a63      	ldr	r2, [pc, #396]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001bea:	f043 0301 	orr.w	r3, r3, #1
 8001bee:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bf0:	e01c      	b.n	8001c2c <HAL_RCC_OscConfig+0x324>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	2b05      	cmp	r3, #5
 8001bf8:	d10c      	bne.n	8001c14 <HAL_RCC_OscConfig+0x30c>
 8001bfa:	4b5f      	ldr	r3, [pc, #380]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bfe:	4a5e      	ldr	r2, [pc, #376]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c00:	f043 0304 	orr.w	r3, r3, #4
 8001c04:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c06:	4b5c      	ldr	r3, [pc, #368]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c0a:	4a5b      	ldr	r2, [pc, #364]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c12:	e00b      	b.n	8001c2c <HAL_RCC_OscConfig+0x324>
 8001c14:	4b58      	ldr	r3, [pc, #352]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c18:	4a57      	ldr	r2, [pc, #348]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c1a:	f023 0301 	bic.w	r3, r3, #1
 8001c1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c20:	4b55      	ldr	r3, [pc, #340]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c24:	4a54      	ldr	r2, [pc, #336]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c26:	f023 0304 	bic.w	r3, r3, #4
 8001c2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d015      	beq.n	8001c60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c34:	f7ff fbc0 	bl	80013b8 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c3a:	e00a      	b.n	8001c52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c3c:	f7ff fbbc 	bl	80013b8 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e0cb      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c52:	4b49      	ldr	r3, [pc, #292]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0ee      	beq.n	8001c3c <HAL_RCC_OscConfig+0x334>
 8001c5e:	e014      	b.n	8001c8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c60:	f7ff fbaa 	bl	80013b8 <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c66:	e00a      	b.n	8001c7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c68:	f7ff fba6 	bl	80013b8 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e0b5      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c7e:	4b3e      	ldr	r3, [pc, #248]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d1ee      	bne.n	8001c68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c8a:	7dfb      	ldrb	r3, [r7, #23]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d105      	bne.n	8001c9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c90:	4b39      	ldr	r3, [pc, #228]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c94:	4a38      	ldr	r2, [pc, #224]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001c96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	f000 80a1 	beq.w	8001de8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ca6:	4b34      	ldr	r3, [pc, #208]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f003 030c 	and.w	r3, r3, #12
 8001cae:	2b08      	cmp	r3, #8
 8001cb0:	d05c      	beq.n	8001d6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d141      	bne.n	8001d3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cba:	4b31      	ldr	r3, [pc, #196]	@ (8001d80 <HAL_RCC_OscConfig+0x478>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc0:	f7ff fb7a 	bl	80013b8 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc8:	f7ff fb76 	bl	80013b8 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e087      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cda:	4b27      	ldr	r3, [pc, #156]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f0      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	69da      	ldr	r2, [r3, #28]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a1b      	ldr	r3, [r3, #32]
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf4:	019b      	lsls	r3, r3, #6
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cfc:	085b      	lsrs	r3, r3, #1
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	041b      	lsls	r3, r3, #16
 8001d02:	431a      	orrs	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d08:	061b      	lsls	r3, r3, #24
 8001d0a:	491b      	ldr	r1, [pc, #108]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d10:	4b1b      	ldr	r3, [pc, #108]	@ (8001d80 <HAL_RCC_OscConfig+0x478>)
 8001d12:	2201      	movs	r2, #1
 8001d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d16:	f7ff fb4f 	bl	80013b8 <HAL_GetTick>
 8001d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d1c:	e008      	b.n	8001d30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d1e:	f7ff fb4b 	bl	80013b8 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d901      	bls.n	8001d30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e05c      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d30:	4b11      	ldr	r3, [pc, #68]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0f0      	beq.n	8001d1e <HAL_RCC_OscConfig+0x416>
 8001d3c:	e054      	b.n	8001de8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d3e:	4b10      	ldr	r3, [pc, #64]	@ (8001d80 <HAL_RCC_OscConfig+0x478>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d44:	f7ff fb38 	bl	80013b8 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d4c:	f7ff fb34 	bl	80013b8 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e045      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d5e:	4b06      	ldr	r3, [pc, #24]	@ (8001d78 <HAL_RCC_OscConfig+0x470>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f0      	bne.n	8001d4c <HAL_RCC_OscConfig+0x444>
 8001d6a:	e03d      	b.n	8001de8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d107      	bne.n	8001d84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e038      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40007000 	.word	0x40007000
 8001d80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d84:	4b1b      	ldr	r3, [pc, #108]	@ (8001df4 <HAL_RCC_OscConfig+0x4ec>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d028      	beq.n	8001de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d121      	bne.n	8001de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d11a      	bne.n	8001de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001db4:	4013      	ands	r3, r2
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001dba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d111      	bne.n	8001de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dca:	085b      	lsrs	r3, r3, #1
 8001dcc:	3b01      	subs	r3, #1
 8001dce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d107      	bne.n	8001de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d001      	beq.n	8001de8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e000      	b.n	8001dea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3718      	adds	r7, #24
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40023800 	.word	0x40023800

08001df8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d101      	bne.n	8001e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e0cc      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e0c:	4b68      	ldr	r3, [pc, #416]	@ (8001fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d90c      	bls.n	8001e34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e1a:	4b65      	ldr	r3, [pc, #404]	@ (8001fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	b2d2      	uxtb	r2, r2
 8001e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e22:	4b63      	ldr	r3, [pc, #396]	@ (8001fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d001      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e0b8      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d020      	beq.n	8001e82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f003 0304 	and.w	r3, r3, #4
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d005      	beq.n	8001e58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e4c:	4b59      	ldr	r3, [pc, #356]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	4a58      	ldr	r2, [pc, #352]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001e56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0308 	and.w	r3, r3, #8
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d005      	beq.n	8001e70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e64:	4b53      	ldr	r3, [pc, #332]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	4a52      	ldr	r2, [pc, #328]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001e6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e70:	4b50      	ldr	r3, [pc, #320]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	494d      	ldr	r1, [pc, #308]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d044      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d107      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e96:	4b47      	ldr	r3, [pc, #284]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d119      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e07f      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d003      	beq.n	8001eb6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eb2:	2b03      	cmp	r3, #3
 8001eb4:	d107      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eb6:	4b3f      	ldr	r3, [pc, #252]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d109      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e06f      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec6:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e067      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ed6:	4b37      	ldr	r3, [pc, #220]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f023 0203 	bic.w	r2, r3, #3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	4934      	ldr	r1, [pc, #208]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ee8:	f7ff fa66 	bl	80013b8 <HAL_GetTick>
 8001eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eee:	e00a      	b.n	8001f06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef0:	f7ff fa62 	bl	80013b8 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e04f      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f06:	4b2b      	ldr	r3, [pc, #172]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 020c 	and.w	r2, r3, #12
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d1eb      	bne.n	8001ef0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f18:	4b25      	ldr	r3, [pc, #148]	@ (8001fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d20c      	bcs.n	8001f40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f26:	4b22      	ldr	r3, [pc, #136]	@ (8001fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	b2d2      	uxtb	r2, r2
 8001f2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f2e:	4b20      	ldr	r3, [pc, #128]	@ (8001fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d001      	beq.n	8001f40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e032      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d008      	beq.n	8001f5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f4c:	4b19      	ldr	r3, [pc, #100]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	4916      	ldr	r1, [pc, #88]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0308 	and.w	r3, r3, #8
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d009      	beq.n	8001f7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f6a:	4b12      	ldr	r3, [pc, #72]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	490e      	ldr	r1, [pc, #56]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f7e:	f000 f821 	bl	8001fc4 <HAL_RCC_GetSysClockFreq>
 8001f82:	4602      	mov	r2, r0
 8001f84:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	091b      	lsrs	r3, r3, #4
 8001f8a:	f003 030f 	and.w	r3, r3, #15
 8001f8e:	490a      	ldr	r1, [pc, #40]	@ (8001fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f90:	5ccb      	ldrb	r3, [r1, r3]
 8001f92:	fa22 f303 	lsr.w	r3, r2, r3
 8001f96:	4a09      	ldr	r2, [pc, #36]	@ (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001f98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001f9a:	4b09      	ldr	r3, [pc, #36]	@ (8001fc0 <HAL_RCC_ClockConfig+0x1c8>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff f9c6 	bl	8001330 <HAL_InitTick>

  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40023c00 	.word	0x40023c00
 8001fb4:	40023800 	.word	0x40023800
 8001fb8:	08004024 	.word	0x08004024
 8001fbc:	20000034 	.word	0x20000034
 8001fc0:	20000038 	.word	0x20000038

08001fc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fc8:	b094      	sub	sp, #80	@ 0x50
 8001fca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fdc:	4b79      	ldr	r3, [pc, #484]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f003 030c 	and.w	r3, r3, #12
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	d00d      	beq.n	8002004 <HAL_RCC_GetSysClockFreq+0x40>
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	f200 80e1 	bhi.w	80021b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d002      	beq.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x34>
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	d003      	beq.n	8001ffe <HAL_RCC_GetSysClockFreq+0x3a>
 8001ff6:	e0db      	b.n	80021b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ff8:	4b73      	ldr	r3, [pc, #460]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ffc:	e0db      	b.n	80021b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ffe:	4b73      	ldr	r3, [pc, #460]	@ (80021cc <HAL_RCC_GetSysClockFreq+0x208>)
 8002000:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002002:	e0d8      	b.n	80021b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002004:	4b6f      	ldr	r3, [pc, #444]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800200c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800200e:	4b6d      	ldr	r3, [pc, #436]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d063      	beq.n	80020e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800201a:	4b6a      	ldr	r3, [pc, #424]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	099b      	lsrs	r3, r3, #6
 8002020:	2200      	movs	r2, #0
 8002022:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002024:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800202c:	633b      	str	r3, [r7, #48]	@ 0x30
 800202e:	2300      	movs	r3, #0
 8002030:	637b      	str	r3, [r7, #52]	@ 0x34
 8002032:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002036:	4622      	mov	r2, r4
 8002038:	462b      	mov	r3, r5
 800203a:	f04f 0000 	mov.w	r0, #0
 800203e:	f04f 0100 	mov.w	r1, #0
 8002042:	0159      	lsls	r1, r3, #5
 8002044:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002048:	0150      	lsls	r0, r2, #5
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	4621      	mov	r1, r4
 8002050:	1a51      	subs	r1, r2, r1
 8002052:	6139      	str	r1, [r7, #16]
 8002054:	4629      	mov	r1, r5
 8002056:	eb63 0301 	sbc.w	r3, r3, r1
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	f04f 0200 	mov.w	r2, #0
 8002060:	f04f 0300 	mov.w	r3, #0
 8002064:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002068:	4659      	mov	r1, fp
 800206a:	018b      	lsls	r3, r1, #6
 800206c:	4651      	mov	r1, sl
 800206e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002072:	4651      	mov	r1, sl
 8002074:	018a      	lsls	r2, r1, #6
 8002076:	4651      	mov	r1, sl
 8002078:	ebb2 0801 	subs.w	r8, r2, r1
 800207c:	4659      	mov	r1, fp
 800207e:	eb63 0901 	sbc.w	r9, r3, r1
 8002082:	f04f 0200 	mov.w	r2, #0
 8002086:	f04f 0300 	mov.w	r3, #0
 800208a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800208e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002092:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002096:	4690      	mov	r8, r2
 8002098:	4699      	mov	r9, r3
 800209a:	4623      	mov	r3, r4
 800209c:	eb18 0303 	adds.w	r3, r8, r3
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	462b      	mov	r3, r5
 80020a4:	eb49 0303 	adc.w	r3, r9, r3
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	f04f 0200 	mov.w	r2, #0
 80020ae:	f04f 0300 	mov.w	r3, #0
 80020b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80020b6:	4629      	mov	r1, r5
 80020b8:	024b      	lsls	r3, r1, #9
 80020ba:	4621      	mov	r1, r4
 80020bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80020c0:	4621      	mov	r1, r4
 80020c2:	024a      	lsls	r2, r1, #9
 80020c4:	4610      	mov	r0, r2
 80020c6:	4619      	mov	r1, r3
 80020c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020ca:	2200      	movs	r2, #0
 80020cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80020d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80020d4:	f7fe f8dc 	bl	8000290 <__aeabi_uldivmod>
 80020d8:	4602      	mov	r2, r0
 80020da:	460b      	mov	r3, r1
 80020dc:	4613      	mov	r3, r2
 80020de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020e0:	e058      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020e2:	4b38      	ldr	r3, [pc, #224]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	099b      	lsrs	r3, r3, #6
 80020e8:	2200      	movs	r2, #0
 80020ea:	4618      	mov	r0, r3
 80020ec:	4611      	mov	r1, r2
 80020ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80020f2:	623b      	str	r3, [r7, #32]
 80020f4:	2300      	movs	r3, #0
 80020f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80020f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80020fc:	4642      	mov	r2, r8
 80020fe:	464b      	mov	r3, r9
 8002100:	f04f 0000 	mov.w	r0, #0
 8002104:	f04f 0100 	mov.w	r1, #0
 8002108:	0159      	lsls	r1, r3, #5
 800210a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800210e:	0150      	lsls	r0, r2, #5
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	4641      	mov	r1, r8
 8002116:	ebb2 0a01 	subs.w	sl, r2, r1
 800211a:	4649      	mov	r1, r9
 800211c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002120:	f04f 0200 	mov.w	r2, #0
 8002124:	f04f 0300 	mov.w	r3, #0
 8002128:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800212c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002130:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002134:	ebb2 040a 	subs.w	r4, r2, sl
 8002138:	eb63 050b 	sbc.w	r5, r3, fp
 800213c:	f04f 0200 	mov.w	r2, #0
 8002140:	f04f 0300 	mov.w	r3, #0
 8002144:	00eb      	lsls	r3, r5, #3
 8002146:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800214a:	00e2      	lsls	r2, r4, #3
 800214c:	4614      	mov	r4, r2
 800214e:	461d      	mov	r5, r3
 8002150:	4643      	mov	r3, r8
 8002152:	18e3      	adds	r3, r4, r3
 8002154:	603b      	str	r3, [r7, #0]
 8002156:	464b      	mov	r3, r9
 8002158:	eb45 0303 	adc.w	r3, r5, r3
 800215c:	607b      	str	r3, [r7, #4]
 800215e:	f04f 0200 	mov.w	r2, #0
 8002162:	f04f 0300 	mov.w	r3, #0
 8002166:	e9d7 4500 	ldrd	r4, r5, [r7]
 800216a:	4629      	mov	r1, r5
 800216c:	028b      	lsls	r3, r1, #10
 800216e:	4621      	mov	r1, r4
 8002170:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002174:	4621      	mov	r1, r4
 8002176:	028a      	lsls	r2, r1, #10
 8002178:	4610      	mov	r0, r2
 800217a:	4619      	mov	r1, r3
 800217c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800217e:	2200      	movs	r2, #0
 8002180:	61bb      	str	r3, [r7, #24]
 8002182:	61fa      	str	r2, [r7, #28]
 8002184:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002188:	f7fe f882 	bl	8000290 <__aeabi_uldivmod>
 800218c:	4602      	mov	r2, r0
 800218e:	460b      	mov	r3, r1
 8002190:	4613      	mov	r3, r2
 8002192:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002194:	4b0b      	ldr	r3, [pc, #44]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	0c1b      	lsrs	r3, r3, #16
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	3301      	adds	r3, #1
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80021a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80021a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80021ae:	e002      	b.n	80021b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021b0:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80021b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80021b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3750      	adds	r7, #80	@ 0x50
 80021bc:	46bd      	mov	sp, r7
 80021be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021c2:	bf00      	nop
 80021c4:	40023800 	.word	0x40023800
 80021c8:	00f42400 	.word	0x00f42400
 80021cc:	007a1200 	.word	0x007a1200

080021d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021d4:	4b03      	ldr	r3, [pc, #12]	@ (80021e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80021d6:	681b      	ldr	r3, [r3, #0]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	20000034 	.word	0x20000034

080021e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021ec:	f7ff fff0 	bl	80021d0 <HAL_RCC_GetHCLKFreq>
 80021f0:	4602      	mov	r2, r0
 80021f2:	4b05      	ldr	r3, [pc, #20]	@ (8002208 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	0a9b      	lsrs	r3, r3, #10
 80021f8:	f003 0307 	and.w	r3, r3, #7
 80021fc:	4903      	ldr	r1, [pc, #12]	@ (800220c <HAL_RCC_GetPCLK1Freq+0x24>)
 80021fe:	5ccb      	ldrb	r3, [r1, r3]
 8002200:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002204:	4618      	mov	r0, r3
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40023800 	.word	0x40023800
 800220c:	08004034 	.word	0x08004034

08002210 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002214:	f7ff ffdc 	bl	80021d0 <HAL_RCC_GetHCLKFreq>
 8002218:	4602      	mov	r2, r0
 800221a:	4b05      	ldr	r3, [pc, #20]	@ (8002230 <HAL_RCC_GetPCLK2Freq+0x20>)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	0b5b      	lsrs	r3, r3, #13
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	4903      	ldr	r1, [pc, #12]	@ (8002234 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002226:	5ccb      	ldrb	r3, [r1, r3]
 8002228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800222c:	4618      	mov	r0, r3
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40023800 	.word	0x40023800
 8002234:	08004034 	.word	0x08004034

08002238 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e042      	b.n	80022d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d106      	bne.n	8002264 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7fe feee 	bl	8001040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2224      	movs	r2, #36	@ 0x24
 8002268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	68da      	ldr	r2, [r3, #12]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800227a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 fa09 	bl	8002694 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	691a      	ldr	r2, [r3, #16]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002290:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	695a      	ldr	r2, [r3, #20]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80022a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68da      	ldr	r2, [r3, #12]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80022b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2220      	movs	r2, #32
 80022bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2220      	movs	r2, #32
 80022c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08a      	sub	sp, #40	@ 0x28
 80022dc:	af02      	add	r7, sp, #8
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	603b      	str	r3, [r7, #0]
 80022e4:	4613      	mov	r3, r2
 80022e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	2b20      	cmp	r3, #32
 80022f6:	d175      	bne.n	80023e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d002      	beq.n	8002304 <HAL_UART_Transmit+0x2c>
 80022fe:	88fb      	ldrh	r3, [r7, #6]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d101      	bne.n	8002308 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e06e      	b.n	80023e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2221      	movs	r2, #33	@ 0x21
 8002312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002316:	f7ff f84f 	bl	80013b8 <HAL_GetTick>
 800231a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	88fa      	ldrh	r2, [r7, #6]
 8002320:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	88fa      	ldrh	r2, [r7, #6]
 8002326:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002330:	d108      	bne.n	8002344 <HAL_UART_Transmit+0x6c>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d104      	bne.n	8002344 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800233a:	2300      	movs	r3, #0
 800233c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	61bb      	str	r3, [r7, #24]
 8002342:	e003      	b.n	800234c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002348:	2300      	movs	r3, #0
 800234a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800234c:	e02e      	b.n	80023ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	2200      	movs	r2, #0
 8002356:	2180      	movs	r1, #128	@ 0x80
 8002358:	68f8      	ldr	r0, [r7, #12]
 800235a:	f000 f8df 	bl	800251c <UART_WaitOnFlagUntilTimeout>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d005      	beq.n	8002370 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2220      	movs	r2, #32
 8002368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e03a      	b.n	80023e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d10b      	bne.n	800238e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	461a      	mov	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002384:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	3302      	adds	r3, #2
 800238a:	61bb      	str	r3, [r7, #24]
 800238c:	e007      	b.n	800239e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	781a      	ldrb	r2, [r3, #0]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	3301      	adds	r3, #1
 800239c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	3b01      	subs	r3, #1
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1cb      	bne.n	800234e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	2200      	movs	r2, #0
 80023be:	2140      	movs	r1, #64	@ 0x40
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f000 f8ab 	bl	800251c <UART_WaitOnFlagUntilTimeout>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d005      	beq.n	80023d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2220      	movs	r2, #32
 80023d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e006      	b.n	80023e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2220      	movs	r2, #32
 80023dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80023e0:	2300      	movs	r3, #0
 80023e2:	e000      	b.n	80023e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80023e4:	2302      	movs	r3, #2
  }
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3720      	adds	r7, #32
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b08a      	sub	sp, #40	@ 0x28
 80023f2:	af02      	add	r7, sp, #8
 80023f4:	60f8      	str	r0, [r7, #12]
 80023f6:	60b9      	str	r1, [r7, #8]
 80023f8:	603b      	str	r3, [r7, #0]
 80023fa:	4613      	mov	r3, r2
 80023fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023fe:	2300      	movs	r3, #0
 8002400:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b20      	cmp	r3, #32
 800240c:	f040 8081 	bne.w	8002512 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d002      	beq.n	800241c <HAL_UART_Receive+0x2e>
 8002416:	88fb      	ldrh	r3, [r7, #6]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d101      	bne.n	8002420 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e079      	b.n	8002514 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2222      	movs	r2, #34	@ 0x22
 800242a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002434:	f7fe ffc0 	bl	80013b8 <HAL_GetTick>
 8002438:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	88fa      	ldrh	r2, [r7, #6]
 800243e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	88fa      	ldrh	r2, [r7, #6]
 8002444:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800244e:	d108      	bne.n	8002462 <HAL_UART_Receive+0x74>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	691b      	ldr	r3, [r3, #16]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d104      	bne.n	8002462 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002458:	2300      	movs	r3, #0
 800245a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	61bb      	str	r3, [r7, #24]
 8002460:	e003      	b.n	800246a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002466:	2300      	movs	r3, #0
 8002468:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800246a:	e047      	b.n	80024fc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	2200      	movs	r2, #0
 8002474:	2120      	movs	r1, #32
 8002476:	68f8      	ldr	r0, [r7, #12]
 8002478:	f000 f850 	bl	800251c <UART_WaitOnFlagUntilTimeout>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d005      	beq.n	800248e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2220      	movs	r2, #32
 8002486:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e042      	b.n	8002514 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10c      	bne.n	80024ae <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	b29b      	uxth	r3, r3
 800249c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	3302      	adds	r3, #2
 80024aa:	61bb      	str	r3, [r7, #24]
 80024ac:	e01f      	b.n	80024ee <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024b6:	d007      	beq.n	80024c8 <HAL_UART_Receive+0xda>
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10a      	bne.n	80024d6 <HAL_UART_Receive+0xe8>
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d106      	bne.n	80024d6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	b2da      	uxtb	r2, r3
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	701a      	strb	r2, [r3, #0]
 80024d4:	e008      	b.n	80024e8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	3301      	adds	r3, #1
 80024ec:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	3b01      	subs	r3, #1
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002500:	b29b      	uxth	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1b2      	bne.n	800246c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2220      	movs	r2, #32
 800250a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800250e:	2300      	movs	r3, #0
 8002510:	e000      	b.n	8002514 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002512:	2302      	movs	r3, #2
  }
}
 8002514:	4618      	mov	r0, r3
 8002516:	3720      	adds	r7, #32
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	603b      	str	r3, [r7, #0]
 8002528:	4613      	mov	r3, r2
 800252a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800252c:	e03b      	b.n	80025a6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800252e:	6a3b      	ldr	r3, [r7, #32]
 8002530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002534:	d037      	beq.n	80025a6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002536:	f7fe ff3f 	bl	80013b8 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	6a3a      	ldr	r2, [r7, #32]
 8002542:	429a      	cmp	r2, r3
 8002544:	d302      	bcc.n	800254c <UART_WaitOnFlagUntilTimeout+0x30>
 8002546:	6a3b      	ldr	r3, [r7, #32]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e03a      	b.n	80025c6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	f003 0304 	and.w	r3, r3, #4
 800255a:	2b00      	cmp	r3, #0
 800255c:	d023      	beq.n	80025a6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	2b80      	cmp	r3, #128	@ 0x80
 8002562:	d020      	beq.n	80025a6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	2b40      	cmp	r3, #64	@ 0x40
 8002568:	d01d      	beq.n	80025a6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0308 	and.w	r3, r3, #8
 8002574:	2b08      	cmp	r3, #8
 8002576:	d116      	bne.n	80025a6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	617b      	str	r3, [r7, #20]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	617b      	str	r3, [r7, #20]
 800258c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800258e:	68f8      	ldr	r0, [r7, #12]
 8002590:	f000 f81d 	bl	80025ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2208      	movs	r2, #8
 8002598:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e00f      	b.n	80025c6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	4013      	ands	r3, r2
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	bf0c      	ite	eq
 80025b6:	2301      	moveq	r3, #1
 80025b8:	2300      	movne	r3, #0
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	461a      	mov	r2, r3
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d0b4      	beq.n	800252e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3718      	adds	r7, #24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b095      	sub	sp, #84	@ 0x54
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	330c      	adds	r3, #12
 80025dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025e0:	e853 3f00 	ldrex	r3, [r3]
 80025e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80025e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80025ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	330c      	adds	r3, #12
 80025f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80025f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80025f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80025fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80025fe:	e841 2300 	strex	r3, r2, [r1]
 8002602:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1e5      	bne.n	80025d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	3314      	adds	r3, #20
 8002610:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002612:	6a3b      	ldr	r3, [r7, #32]
 8002614:	e853 3f00 	ldrex	r3, [r3]
 8002618:	61fb      	str	r3, [r7, #28]
   return(result);
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	f023 0301 	bic.w	r3, r3, #1
 8002620:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	3314      	adds	r3, #20
 8002628:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800262a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800262c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800262e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002630:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002632:	e841 2300 	strex	r3, r2, [r1]
 8002636:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1e5      	bne.n	800260a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002642:	2b01      	cmp	r3, #1
 8002644:	d119      	bne.n	800267a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	330c      	adds	r3, #12
 800264c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	e853 3f00 	ldrex	r3, [r3]
 8002654:	60bb      	str	r3, [r7, #8]
   return(result);
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	f023 0310 	bic.w	r3, r3, #16
 800265c:	647b      	str	r3, [r7, #68]	@ 0x44
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	330c      	adds	r3, #12
 8002664:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002666:	61ba      	str	r2, [r7, #24]
 8002668:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800266a:	6979      	ldr	r1, [r7, #20]
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	e841 2300 	strex	r3, r2, [r1]
 8002672:	613b      	str	r3, [r7, #16]
   return(result);
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1e5      	bne.n	8002646 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2220      	movs	r2, #32
 800267e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002688:	bf00      	nop
 800268a:	3754      	adds	r7, #84	@ 0x54
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002694:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002698:	b0c0      	sub	sp, #256	@ 0x100
 800269a:	af00      	add	r7, sp, #0
 800269c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80026ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026b0:	68d9      	ldr	r1, [r3, #12]
 80026b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	ea40 0301 	orr.w	r3, r0, r1
 80026bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026c2:	689a      	ldr	r2, [r3, #8]
 80026c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	431a      	orrs	r2, r3
 80026cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026d0:	695b      	ldr	r3, [r3, #20]
 80026d2:	431a      	orrs	r2, r3
 80026d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	4313      	orrs	r3, r2
 80026dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80026e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80026ec:	f021 010c 	bic.w	r1, r1, #12
 80026f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80026fa:	430b      	orrs	r3, r1
 80026fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800270a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800270e:	6999      	ldr	r1, [r3, #24]
 8002710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	ea40 0301 	orr.w	r3, r0, r1
 800271a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800271c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	4b8f      	ldr	r3, [pc, #572]	@ (8002960 <UART_SetConfig+0x2cc>)
 8002724:	429a      	cmp	r2, r3
 8002726:	d005      	beq.n	8002734 <UART_SetConfig+0xa0>
 8002728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	4b8d      	ldr	r3, [pc, #564]	@ (8002964 <UART_SetConfig+0x2d0>)
 8002730:	429a      	cmp	r2, r3
 8002732:	d104      	bne.n	800273e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002734:	f7ff fd6c 	bl	8002210 <HAL_RCC_GetPCLK2Freq>
 8002738:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800273c:	e003      	b.n	8002746 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800273e:	f7ff fd53 	bl	80021e8 <HAL_RCC_GetPCLK1Freq>
 8002742:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002750:	f040 810c 	bne.w	800296c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002754:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002758:	2200      	movs	r2, #0
 800275a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800275e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002762:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002766:	4622      	mov	r2, r4
 8002768:	462b      	mov	r3, r5
 800276a:	1891      	adds	r1, r2, r2
 800276c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800276e:	415b      	adcs	r3, r3
 8002770:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002772:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002776:	4621      	mov	r1, r4
 8002778:	eb12 0801 	adds.w	r8, r2, r1
 800277c:	4629      	mov	r1, r5
 800277e:	eb43 0901 	adc.w	r9, r3, r1
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	f04f 0300 	mov.w	r3, #0
 800278a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800278e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002792:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002796:	4690      	mov	r8, r2
 8002798:	4699      	mov	r9, r3
 800279a:	4623      	mov	r3, r4
 800279c:	eb18 0303 	adds.w	r3, r8, r3
 80027a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80027a4:	462b      	mov	r3, r5
 80027a6:	eb49 0303 	adc.w	r3, r9, r3
 80027aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80027ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80027ba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80027be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80027c2:	460b      	mov	r3, r1
 80027c4:	18db      	adds	r3, r3, r3
 80027c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80027c8:	4613      	mov	r3, r2
 80027ca:	eb42 0303 	adc.w	r3, r2, r3
 80027ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80027d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80027d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80027d8:	f7fd fd5a 	bl	8000290 <__aeabi_uldivmod>
 80027dc:	4602      	mov	r2, r0
 80027de:	460b      	mov	r3, r1
 80027e0:	4b61      	ldr	r3, [pc, #388]	@ (8002968 <UART_SetConfig+0x2d4>)
 80027e2:	fba3 2302 	umull	r2, r3, r3, r2
 80027e6:	095b      	lsrs	r3, r3, #5
 80027e8:	011c      	lsls	r4, r3, #4
 80027ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027ee:	2200      	movs	r2, #0
 80027f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80027f4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80027f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80027fc:	4642      	mov	r2, r8
 80027fe:	464b      	mov	r3, r9
 8002800:	1891      	adds	r1, r2, r2
 8002802:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002804:	415b      	adcs	r3, r3
 8002806:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002808:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800280c:	4641      	mov	r1, r8
 800280e:	eb12 0a01 	adds.w	sl, r2, r1
 8002812:	4649      	mov	r1, r9
 8002814:	eb43 0b01 	adc.w	fp, r3, r1
 8002818:	f04f 0200 	mov.w	r2, #0
 800281c:	f04f 0300 	mov.w	r3, #0
 8002820:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002824:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002828:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800282c:	4692      	mov	sl, r2
 800282e:	469b      	mov	fp, r3
 8002830:	4643      	mov	r3, r8
 8002832:	eb1a 0303 	adds.w	r3, sl, r3
 8002836:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800283a:	464b      	mov	r3, r9
 800283c:	eb4b 0303 	adc.w	r3, fp, r3
 8002840:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002850:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002854:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002858:	460b      	mov	r3, r1
 800285a:	18db      	adds	r3, r3, r3
 800285c:	643b      	str	r3, [r7, #64]	@ 0x40
 800285e:	4613      	mov	r3, r2
 8002860:	eb42 0303 	adc.w	r3, r2, r3
 8002864:	647b      	str	r3, [r7, #68]	@ 0x44
 8002866:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800286a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800286e:	f7fd fd0f 	bl	8000290 <__aeabi_uldivmod>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4611      	mov	r1, r2
 8002878:	4b3b      	ldr	r3, [pc, #236]	@ (8002968 <UART_SetConfig+0x2d4>)
 800287a:	fba3 2301 	umull	r2, r3, r3, r1
 800287e:	095b      	lsrs	r3, r3, #5
 8002880:	2264      	movs	r2, #100	@ 0x64
 8002882:	fb02 f303 	mul.w	r3, r2, r3
 8002886:	1acb      	subs	r3, r1, r3
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800288e:	4b36      	ldr	r3, [pc, #216]	@ (8002968 <UART_SetConfig+0x2d4>)
 8002890:	fba3 2302 	umull	r2, r3, r3, r2
 8002894:	095b      	lsrs	r3, r3, #5
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800289c:	441c      	add	r4, r3
 800289e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028a2:	2200      	movs	r2, #0
 80028a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80028a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80028ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80028b0:	4642      	mov	r2, r8
 80028b2:	464b      	mov	r3, r9
 80028b4:	1891      	adds	r1, r2, r2
 80028b6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80028b8:	415b      	adcs	r3, r3
 80028ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80028c0:	4641      	mov	r1, r8
 80028c2:	1851      	adds	r1, r2, r1
 80028c4:	6339      	str	r1, [r7, #48]	@ 0x30
 80028c6:	4649      	mov	r1, r9
 80028c8:	414b      	adcs	r3, r1
 80028ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80028cc:	f04f 0200 	mov.w	r2, #0
 80028d0:	f04f 0300 	mov.w	r3, #0
 80028d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80028d8:	4659      	mov	r1, fp
 80028da:	00cb      	lsls	r3, r1, #3
 80028dc:	4651      	mov	r1, sl
 80028de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028e2:	4651      	mov	r1, sl
 80028e4:	00ca      	lsls	r2, r1, #3
 80028e6:	4610      	mov	r0, r2
 80028e8:	4619      	mov	r1, r3
 80028ea:	4603      	mov	r3, r0
 80028ec:	4642      	mov	r2, r8
 80028ee:	189b      	adds	r3, r3, r2
 80028f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80028f4:	464b      	mov	r3, r9
 80028f6:	460a      	mov	r2, r1
 80028f8:	eb42 0303 	adc.w	r3, r2, r3
 80028fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800290c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002910:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002914:	460b      	mov	r3, r1
 8002916:	18db      	adds	r3, r3, r3
 8002918:	62bb      	str	r3, [r7, #40]	@ 0x28
 800291a:	4613      	mov	r3, r2
 800291c:	eb42 0303 	adc.w	r3, r2, r3
 8002920:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002922:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002926:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800292a:	f7fd fcb1 	bl	8000290 <__aeabi_uldivmod>
 800292e:	4602      	mov	r2, r0
 8002930:	460b      	mov	r3, r1
 8002932:	4b0d      	ldr	r3, [pc, #52]	@ (8002968 <UART_SetConfig+0x2d4>)
 8002934:	fba3 1302 	umull	r1, r3, r3, r2
 8002938:	095b      	lsrs	r3, r3, #5
 800293a:	2164      	movs	r1, #100	@ 0x64
 800293c:	fb01 f303 	mul.w	r3, r1, r3
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	3332      	adds	r3, #50	@ 0x32
 8002946:	4a08      	ldr	r2, [pc, #32]	@ (8002968 <UART_SetConfig+0x2d4>)
 8002948:	fba2 2303 	umull	r2, r3, r2, r3
 800294c:	095b      	lsrs	r3, r3, #5
 800294e:	f003 0207 	and.w	r2, r3, #7
 8002952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4422      	add	r2, r4
 800295a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800295c:	e106      	b.n	8002b6c <UART_SetConfig+0x4d8>
 800295e:	bf00      	nop
 8002960:	40011000 	.word	0x40011000
 8002964:	40011400 	.word	0x40011400
 8002968:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800296c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002970:	2200      	movs	r2, #0
 8002972:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002976:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800297a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800297e:	4642      	mov	r2, r8
 8002980:	464b      	mov	r3, r9
 8002982:	1891      	adds	r1, r2, r2
 8002984:	6239      	str	r1, [r7, #32]
 8002986:	415b      	adcs	r3, r3
 8002988:	627b      	str	r3, [r7, #36]	@ 0x24
 800298a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800298e:	4641      	mov	r1, r8
 8002990:	1854      	adds	r4, r2, r1
 8002992:	4649      	mov	r1, r9
 8002994:	eb43 0501 	adc.w	r5, r3, r1
 8002998:	f04f 0200 	mov.w	r2, #0
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	00eb      	lsls	r3, r5, #3
 80029a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029a6:	00e2      	lsls	r2, r4, #3
 80029a8:	4614      	mov	r4, r2
 80029aa:	461d      	mov	r5, r3
 80029ac:	4643      	mov	r3, r8
 80029ae:	18e3      	adds	r3, r4, r3
 80029b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80029b4:	464b      	mov	r3, r9
 80029b6:	eb45 0303 	adc.w	r3, r5, r3
 80029ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80029be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80029ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80029ce:	f04f 0200 	mov.w	r2, #0
 80029d2:	f04f 0300 	mov.w	r3, #0
 80029d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80029da:	4629      	mov	r1, r5
 80029dc:	008b      	lsls	r3, r1, #2
 80029de:	4621      	mov	r1, r4
 80029e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029e4:	4621      	mov	r1, r4
 80029e6:	008a      	lsls	r2, r1, #2
 80029e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80029ec:	f7fd fc50 	bl	8000290 <__aeabi_uldivmod>
 80029f0:	4602      	mov	r2, r0
 80029f2:	460b      	mov	r3, r1
 80029f4:	4b60      	ldr	r3, [pc, #384]	@ (8002b78 <UART_SetConfig+0x4e4>)
 80029f6:	fba3 2302 	umull	r2, r3, r3, r2
 80029fa:	095b      	lsrs	r3, r3, #5
 80029fc:	011c      	lsls	r4, r3, #4
 80029fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a02:	2200      	movs	r2, #0
 8002a04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002a10:	4642      	mov	r2, r8
 8002a12:	464b      	mov	r3, r9
 8002a14:	1891      	adds	r1, r2, r2
 8002a16:	61b9      	str	r1, [r7, #24]
 8002a18:	415b      	adcs	r3, r3
 8002a1a:	61fb      	str	r3, [r7, #28]
 8002a1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a20:	4641      	mov	r1, r8
 8002a22:	1851      	adds	r1, r2, r1
 8002a24:	6139      	str	r1, [r7, #16]
 8002a26:	4649      	mov	r1, r9
 8002a28:	414b      	adcs	r3, r1
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	f04f 0200 	mov.w	r2, #0
 8002a30:	f04f 0300 	mov.w	r3, #0
 8002a34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a38:	4659      	mov	r1, fp
 8002a3a:	00cb      	lsls	r3, r1, #3
 8002a3c:	4651      	mov	r1, sl
 8002a3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a42:	4651      	mov	r1, sl
 8002a44:	00ca      	lsls	r2, r1, #3
 8002a46:	4610      	mov	r0, r2
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	4642      	mov	r2, r8
 8002a4e:	189b      	adds	r3, r3, r2
 8002a50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002a54:	464b      	mov	r3, r9
 8002a56:	460a      	mov	r2, r1
 8002a58:	eb42 0303 	adc.w	r3, r2, r3
 8002a5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002a6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002a6c:	f04f 0200 	mov.w	r2, #0
 8002a70:	f04f 0300 	mov.w	r3, #0
 8002a74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002a78:	4649      	mov	r1, r9
 8002a7a:	008b      	lsls	r3, r1, #2
 8002a7c:	4641      	mov	r1, r8
 8002a7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a82:	4641      	mov	r1, r8
 8002a84:	008a      	lsls	r2, r1, #2
 8002a86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002a8a:	f7fd fc01 	bl	8000290 <__aeabi_uldivmod>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4611      	mov	r1, r2
 8002a94:	4b38      	ldr	r3, [pc, #224]	@ (8002b78 <UART_SetConfig+0x4e4>)
 8002a96:	fba3 2301 	umull	r2, r3, r3, r1
 8002a9a:	095b      	lsrs	r3, r3, #5
 8002a9c:	2264      	movs	r2, #100	@ 0x64
 8002a9e:	fb02 f303 	mul.w	r3, r2, r3
 8002aa2:	1acb      	subs	r3, r1, r3
 8002aa4:	011b      	lsls	r3, r3, #4
 8002aa6:	3332      	adds	r3, #50	@ 0x32
 8002aa8:	4a33      	ldr	r2, [pc, #204]	@ (8002b78 <UART_SetConfig+0x4e4>)
 8002aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8002aae:	095b      	lsrs	r3, r3, #5
 8002ab0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ab4:	441c      	add	r4, r3
 8002ab6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002aba:	2200      	movs	r2, #0
 8002abc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002abe:	677a      	str	r2, [r7, #116]	@ 0x74
 8002ac0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002ac4:	4642      	mov	r2, r8
 8002ac6:	464b      	mov	r3, r9
 8002ac8:	1891      	adds	r1, r2, r2
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	415b      	adcs	r3, r3
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ad4:	4641      	mov	r1, r8
 8002ad6:	1851      	adds	r1, r2, r1
 8002ad8:	6039      	str	r1, [r7, #0]
 8002ada:	4649      	mov	r1, r9
 8002adc:	414b      	adcs	r3, r1
 8002ade:	607b      	str	r3, [r7, #4]
 8002ae0:	f04f 0200 	mov.w	r2, #0
 8002ae4:	f04f 0300 	mov.w	r3, #0
 8002ae8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002aec:	4659      	mov	r1, fp
 8002aee:	00cb      	lsls	r3, r1, #3
 8002af0:	4651      	mov	r1, sl
 8002af2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002af6:	4651      	mov	r1, sl
 8002af8:	00ca      	lsls	r2, r1, #3
 8002afa:	4610      	mov	r0, r2
 8002afc:	4619      	mov	r1, r3
 8002afe:	4603      	mov	r3, r0
 8002b00:	4642      	mov	r2, r8
 8002b02:	189b      	adds	r3, r3, r2
 8002b04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b06:	464b      	mov	r3, r9
 8002b08:	460a      	mov	r2, r1
 8002b0a:	eb42 0303 	adc.w	r3, r2, r3
 8002b0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b1a:	667a      	str	r2, [r7, #100]	@ 0x64
 8002b1c:	f04f 0200 	mov.w	r2, #0
 8002b20:	f04f 0300 	mov.w	r3, #0
 8002b24:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002b28:	4649      	mov	r1, r9
 8002b2a:	008b      	lsls	r3, r1, #2
 8002b2c:	4641      	mov	r1, r8
 8002b2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b32:	4641      	mov	r1, r8
 8002b34:	008a      	lsls	r2, r1, #2
 8002b36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002b3a:	f7fd fba9 	bl	8000290 <__aeabi_uldivmod>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <UART_SetConfig+0x4e4>)
 8002b44:	fba3 1302 	umull	r1, r3, r3, r2
 8002b48:	095b      	lsrs	r3, r3, #5
 8002b4a:	2164      	movs	r1, #100	@ 0x64
 8002b4c:	fb01 f303 	mul.w	r3, r1, r3
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	3332      	adds	r3, #50	@ 0x32
 8002b56:	4a08      	ldr	r2, [pc, #32]	@ (8002b78 <UART_SetConfig+0x4e4>)
 8002b58:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5c:	095b      	lsrs	r3, r3, #5
 8002b5e:	f003 020f 	and.w	r2, r3, #15
 8002b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4422      	add	r2, r4
 8002b6a:	609a      	str	r2, [r3, #8]
}
 8002b6c:	bf00      	nop
 8002b6e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002b72:	46bd      	mov	sp, r7
 8002b74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b78:	51eb851f 	.word	0x51eb851f

08002b7c <_strtoul_l.constprop.0>:
 8002b7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002b80:	4e34      	ldr	r6, [pc, #208]	@ (8002c54 <_strtoul_l.constprop.0+0xd8>)
 8002b82:	4686      	mov	lr, r0
 8002b84:	460d      	mov	r5, r1
 8002b86:	4628      	mov	r0, r5
 8002b88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002b8c:	5d37      	ldrb	r7, [r6, r4]
 8002b8e:	f017 0708 	ands.w	r7, r7, #8
 8002b92:	d1f8      	bne.n	8002b86 <_strtoul_l.constprop.0+0xa>
 8002b94:	2c2d      	cmp	r4, #45	@ 0x2d
 8002b96:	d12f      	bne.n	8002bf8 <_strtoul_l.constprop.0+0x7c>
 8002b98:	782c      	ldrb	r4, [r5, #0]
 8002b9a:	2701      	movs	r7, #1
 8002b9c:	1c85      	adds	r5, r0, #2
 8002b9e:	f033 0010 	bics.w	r0, r3, #16
 8002ba2:	d109      	bne.n	8002bb8 <_strtoul_l.constprop.0+0x3c>
 8002ba4:	2c30      	cmp	r4, #48	@ 0x30
 8002ba6:	d12c      	bne.n	8002c02 <_strtoul_l.constprop.0+0x86>
 8002ba8:	7828      	ldrb	r0, [r5, #0]
 8002baa:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8002bae:	2858      	cmp	r0, #88	@ 0x58
 8002bb0:	d127      	bne.n	8002c02 <_strtoul_l.constprop.0+0x86>
 8002bb2:	786c      	ldrb	r4, [r5, #1]
 8002bb4:	2310      	movs	r3, #16
 8002bb6:	3502      	adds	r5, #2
 8002bb8:	f04f 38ff 	mov.w	r8, #4294967295
 8002bbc:	2600      	movs	r6, #0
 8002bbe:	fbb8 f8f3 	udiv	r8, r8, r3
 8002bc2:	fb03 f908 	mul.w	r9, r3, r8
 8002bc6:	ea6f 0909 	mvn.w	r9, r9
 8002bca:	4630      	mov	r0, r6
 8002bcc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8002bd0:	f1bc 0f09 	cmp.w	ip, #9
 8002bd4:	d81c      	bhi.n	8002c10 <_strtoul_l.constprop.0+0x94>
 8002bd6:	4664      	mov	r4, ip
 8002bd8:	42a3      	cmp	r3, r4
 8002bda:	dd2a      	ble.n	8002c32 <_strtoul_l.constprop.0+0xb6>
 8002bdc:	f1b6 3fff 	cmp.w	r6, #4294967295
 8002be0:	d007      	beq.n	8002bf2 <_strtoul_l.constprop.0+0x76>
 8002be2:	4580      	cmp	r8, r0
 8002be4:	d322      	bcc.n	8002c2c <_strtoul_l.constprop.0+0xb0>
 8002be6:	d101      	bne.n	8002bec <_strtoul_l.constprop.0+0x70>
 8002be8:	45a1      	cmp	r9, r4
 8002bea:	db1f      	blt.n	8002c2c <_strtoul_l.constprop.0+0xb0>
 8002bec:	fb00 4003 	mla	r0, r0, r3, r4
 8002bf0:	2601      	movs	r6, #1
 8002bf2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002bf6:	e7e9      	b.n	8002bcc <_strtoul_l.constprop.0+0x50>
 8002bf8:	2c2b      	cmp	r4, #43	@ 0x2b
 8002bfa:	bf04      	itt	eq
 8002bfc:	782c      	ldrbeq	r4, [r5, #0]
 8002bfe:	1c85      	addeq	r5, r0, #2
 8002c00:	e7cd      	b.n	8002b9e <_strtoul_l.constprop.0+0x22>
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1d8      	bne.n	8002bb8 <_strtoul_l.constprop.0+0x3c>
 8002c06:	2c30      	cmp	r4, #48	@ 0x30
 8002c08:	bf0c      	ite	eq
 8002c0a:	2308      	moveq	r3, #8
 8002c0c:	230a      	movne	r3, #10
 8002c0e:	e7d3      	b.n	8002bb8 <_strtoul_l.constprop.0+0x3c>
 8002c10:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8002c14:	f1bc 0f19 	cmp.w	ip, #25
 8002c18:	d801      	bhi.n	8002c1e <_strtoul_l.constprop.0+0xa2>
 8002c1a:	3c37      	subs	r4, #55	@ 0x37
 8002c1c:	e7dc      	b.n	8002bd8 <_strtoul_l.constprop.0+0x5c>
 8002c1e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8002c22:	f1bc 0f19 	cmp.w	ip, #25
 8002c26:	d804      	bhi.n	8002c32 <_strtoul_l.constprop.0+0xb6>
 8002c28:	3c57      	subs	r4, #87	@ 0x57
 8002c2a:	e7d5      	b.n	8002bd8 <_strtoul_l.constprop.0+0x5c>
 8002c2c:	f04f 36ff 	mov.w	r6, #4294967295
 8002c30:	e7df      	b.n	8002bf2 <_strtoul_l.constprop.0+0x76>
 8002c32:	1c73      	adds	r3, r6, #1
 8002c34:	d106      	bne.n	8002c44 <_strtoul_l.constprop.0+0xc8>
 8002c36:	2322      	movs	r3, #34	@ 0x22
 8002c38:	f8ce 3000 	str.w	r3, [lr]
 8002c3c:	4630      	mov	r0, r6
 8002c3e:	b932      	cbnz	r2, 8002c4e <_strtoul_l.constprop.0+0xd2>
 8002c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002c44:	b107      	cbz	r7, 8002c48 <_strtoul_l.constprop.0+0xcc>
 8002c46:	4240      	negs	r0, r0
 8002c48:	2a00      	cmp	r2, #0
 8002c4a:	d0f9      	beq.n	8002c40 <_strtoul_l.constprop.0+0xc4>
 8002c4c:	b106      	cbz	r6, 8002c50 <_strtoul_l.constprop.0+0xd4>
 8002c4e:	1e69      	subs	r1, r5, #1
 8002c50:	6011      	str	r1, [r2, #0]
 8002c52:	e7f5      	b.n	8002c40 <_strtoul_l.constprop.0+0xc4>
 8002c54:	0800403d 	.word	0x0800403d

08002c58 <strtoul>:
 8002c58:	4613      	mov	r3, r2
 8002c5a:	460a      	mov	r2, r1
 8002c5c:	4601      	mov	r1, r0
 8002c5e:	4802      	ldr	r0, [pc, #8]	@ (8002c68 <strtoul+0x10>)
 8002c60:	6800      	ldr	r0, [r0, #0]
 8002c62:	f7ff bf8b 	b.w	8002b7c <_strtoul_l.constprop.0>
 8002c66:	bf00      	nop
 8002c68:	2000004c 	.word	0x2000004c

08002c6c <std>:
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	b510      	push	{r4, lr}
 8002c70:	4604      	mov	r4, r0
 8002c72:	e9c0 3300 	strd	r3, r3, [r0]
 8002c76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002c7a:	6083      	str	r3, [r0, #8]
 8002c7c:	8181      	strh	r1, [r0, #12]
 8002c7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002c80:	81c2      	strh	r2, [r0, #14]
 8002c82:	6183      	str	r3, [r0, #24]
 8002c84:	4619      	mov	r1, r3
 8002c86:	2208      	movs	r2, #8
 8002c88:	305c      	adds	r0, #92	@ 0x5c
 8002c8a:	f000 faad 	bl	80031e8 <memset>
 8002c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc4 <std+0x58>)
 8002c90:	6263      	str	r3, [r4, #36]	@ 0x24
 8002c92:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc8 <std+0x5c>)
 8002c94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002c96:	4b0d      	ldr	r3, [pc, #52]	@ (8002ccc <std+0x60>)
 8002c98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002cd0 <std+0x64>)
 8002c9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8002c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cd4 <std+0x68>)
 8002ca0:	6224      	str	r4, [r4, #32]
 8002ca2:	429c      	cmp	r4, r3
 8002ca4:	d006      	beq.n	8002cb4 <std+0x48>
 8002ca6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002caa:	4294      	cmp	r4, r2
 8002cac:	d002      	beq.n	8002cb4 <std+0x48>
 8002cae:	33d0      	adds	r3, #208	@ 0xd0
 8002cb0:	429c      	cmp	r4, r3
 8002cb2:	d105      	bne.n	8002cc0 <std+0x54>
 8002cb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cbc:	f000 bb26 	b.w	800330c <__retarget_lock_init_recursive>
 8002cc0:	bd10      	pop	{r4, pc}
 8002cc2:	bf00      	nop
 8002cc4:	08003039 	.word	0x08003039
 8002cc8:	0800305b 	.word	0x0800305b
 8002ccc:	08003093 	.word	0x08003093
 8002cd0:	080030b7 	.word	0x080030b7
 8002cd4:	20000108 	.word	0x20000108

08002cd8 <stdio_exit_handler>:
 8002cd8:	4a02      	ldr	r2, [pc, #8]	@ (8002ce4 <stdio_exit_handler+0xc>)
 8002cda:	4903      	ldr	r1, [pc, #12]	@ (8002ce8 <stdio_exit_handler+0x10>)
 8002cdc:	4803      	ldr	r0, [pc, #12]	@ (8002cec <stdio_exit_handler+0x14>)
 8002cde:	f000 b869 	b.w	8002db4 <_fwalk_sglue>
 8002ce2:	bf00      	nop
 8002ce4:	20000040 	.word	0x20000040
 8002ce8:	08003bbd 	.word	0x08003bbd
 8002cec:	20000050 	.word	0x20000050

08002cf0 <cleanup_stdio>:
 8002cf0:	6841      	ldr	r1, [r0, #4]
 8002cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8002d24 <cleanup_stdio+0x34>)
 8002cf4:	4299      	cmp	r1, r3
 8002cf6:	b510      	push	{r4, lr}
 8002cf8:	4604      	mov	r4, r0
 8002cfa:	d001      	beq.n	8002d00 <cleanup_stdio+0x10>
 8002cfc:	f000 ff5e 	bl	8003bbc <_fflush_r>
 8002d00:	68a1      	ldr	r1, [r4, #8]
 8002d02:	4b09      	ldr	r3, [pc, #36]	@ (8002d28 <cleanup_stdio+0x38>)
 8002d04:	4299      	cmp	r1, r3
 8002d06:	d002      	beq.n	8002d0e <cleanup_stdio+0x1e>
 8002d08:	4620      	mov	r0, r4
 8002d0a:	f000 ff57 	bl	8003bbc <_fflush_r>
 8002d0e:	68e1      	ldr	r1, [r4, #12]
 8002d10:	4b06      	ldr	r3, [pc, #24]	@ (8002d2c <cleanup_stdio+0x3c>)
 8002d12:	4299      	cmp	r1, r3
 8002d14:	d004      	beq.n	8002d20 <cleanup_stdio+0x30>
 8002d16:	4620      	mov	r0, r4
 8002d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d1c:	f000 bf4e 	b.w	8003bbc <_fflush_r>
 8002d20:	bd10      	pop	{r4, pc}
 8002d22:	bf00      	nop
 8002d24:	20000108 	.word	0x20000108
 8002d28:	20000170 	.word	0x20000170
 8002d2c:	200001d8 	.word	0x200001d8

08002d30 <global_stdio_init.part.0>:
 8002d30:	b510      	push	{r4, lr}
 8002d32:	4b0b      	ldr	r3, [pc, #44]	@ (8002d60 <global_stdio_init.part.0+0x30>)
 8002d34:	4c0b      	ldr	r4, [pc, #44]	@ (8002d64 <global_stdio_init.part.0+0x34>)
 8002d36:	4a0c      	ldr	r2, [pc, #48]	@ (8002d68 <global_stdio_init.part.0+0x38>)
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	4620      	mov	r0, r4
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	2104      	movs	r1, #4
 8002d40:	f7ff ff94 	bl	8002c6c <std>
 8002d44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002d48:	2201      	movs	r2, #1
 8002d4a:	2109      	movs	r1, #9
 8002d4c:	f7ff ff8e 	bl	8002c6c <std>
 8002d50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002d54:	2202      	movs	r2, #2
 8002d56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d5a:	2112      	movs	r1, #18
 8002d5c:	f7ff bf86 	b.w	8002c6c <std>
 8002d60:	20000240 	.word	0x20000240
 8002d64:	20000108 	.word	0x20000108
 8002d68:	08002cd9 	.word	0x08002cd9

08002d6c <__sfp_lock_acquire>:
 8002d6c:	4801      	ldr	r0, [pc, #4]	@ (8002d74 <__sfp_lock_acquire+0x8>)
 8002d6e:	f000 bace 	b.w	800330e <__retarget_lock_acquire_recursive>
 8002d72:	bf00      	nop
 8002d74:	20000249 	.word	0x20000249

08002d78 <__sfp_lock_release>:
 8002d78:	4801      	ldr	r0, [pc, #4]	@ (8002d80 <__sfp_lock_release+0x8>)
 8002d7a:	f000 bac9 	b.w	8003310 <__retarget_lock_release_recursive>
 8002d7e:	bf00      	nop
 8002d80:	20000249 	.word	0x20000249

08002d84 <__sinit>:
 8002d84:	b510      	push	{r4, lr}
 8002d86:	4604      	mov	r4, r0
 8002d88:	f7ff fff0 	bl	8002d6c <__sfp_lock_acquire>
 8002d8c:	6a23      	ldr	r3, [r4, #32]
 8002d8e:	b11b      	cbz	r3, 8002d98 <__sinit+0x14>
 8002d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d94:	f7ff bff0 	b.w	8002d78 <__sfp_lock_release>
 8002d98:	4b04      	ldr	r3, [pc, #16]	@ (8002dac <__sinit+0x28>)
 8002d9a:	6223      	str	r3, [r4, #32]
 8002d9c:	4b04      	ldr	r3, [pc, #16]	@ (8002db0 <__sinit+0x2c>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1f5      	bne.n	8002d90 <__sinit+0xc>
 8002da4:	f7ff ffc4 	bl	8002d30 <global_stdio_init.part.0>
 8002da8:	e7f2      	b.n	8002d90 <__sinit+0xc>
 8002daa:	bf00      	nop
 8002dac:	08002cf1 	.word	0x08002cf1
 8002db0:	20000240 	.word	0x20000240

08002db4 <_fwalk_sglue>:
 8002db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002db8:	4607      	mov	r7, r0
 8002dba:	4688      	mov	r8, r1
 8002dbc:	4614      	mov	r4, r2
 8002dbe:	2600      	movs	r6, #0
 8002dc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002dc4:	f1b9 0901 	subs.w	r9, r9, #1
 8002dc8:	d505      	bpl.n	8002dd6 <_fwalk_sglue+0x22>
 8002dca:	6824      	ldr	r4, [r4, #0]
 8002dcc:	2c00      	cmp	r4, #0
 8002dce:	d1f7      	bne.n	8002dc0 <_fwalk_sglue+0xc>
 8002dd0:	4630      	mov	r0, r6
 8002dd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002dd6:	89ab      	ldrh	r3, [r5, #12]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d907      	bls.n	8002dec <_fwalk_sglue+0x38>
 8002ddc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002de0:	3301      	adds	r3, #1
 8002de2:	d003      	beq.n	8002dec <_fwalk_sglue+0x38>
 8002de4:	4629      	mov	r1, r5
 8002de6:	4638      	mov	r0, r7
 8002de8:	47c0      	blx	r8
 8002dea:	4306      	orrs	r6, r0
 8002dec:	3568      	adds	r5, #104	@ 0x68
 8002dee:	e7e9      	b.n	8002dc4 <_fwalk_sglue+0x10>

08002df0 <iprintf>:
 8002df0:	b40f      	push	{r0, r1, r2, r3}
 8002df2:	b507      	push	{r0, r1, r2, lr}
 8002df4:	4906      	ldr	r1, [pc, #24]	@ (8002e10 <iprintf+0x20>)
 8002df6:	ab04      	add	r3, sp, #16
 8002df8:	6808      	ldr	r0, [r1, #0]
 8002dfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8002dfe:	6881      	ldr	r1, [r0, #8]
 8002e00:	9301      	str	r3, [sp, #4]
 8002e02:	f000 fbb1 	bl	8003568 <_vfiprintf_r>
 8002e06:	b003      	add	sp, #12
 8002e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e0c:	b004      	add	sp, #16
 8002e0e:	4770      	bx	lr
 8002e10:	2000004c 	.word	0x2000004c

08002e14 <_puts_r>:
 8002e14:	6a03      	ldr	r3, [r0, #32]
 8002e16:	b570      	push	{r4, r5, r6, lr}
 8002e18:	6884      	ldr	r4, [r0, #8]
 8002e1a:	4605      	mov	r5, r0
 8002e1c:	460e      	mov	r6, r1
 8002e1e:	b90b      	cbnz	r3, 8002e24 <_puts_r+0x10>
 8002e20:	f7ff ffb0 	bl	8002d84 <__sinit>
 8002e24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e26:	07db      	lsls	r3, r3, #31
 8002e28:	d405      	bmi.n	8002e36 <_puts_r+0x22>
 8002e2a:	89a3      	ldrh	r3, [r4, #12]
 8002e2c:	0598      	lsls	r0, r3, #22
 8002e2e:	d402      	bmi.n	8002e36 <_puts_r+0x22>
 8002e30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e32:	f000 fa6c 	bl	800330e <__retarget_lock_acquire_recursive>
 8002e36:	89a3      	ldrh	r3, [r4, #12]
 8002e38:	0719      	lsls	r1, r3, #28
 8002e3a:	d502      	bpl.n	8002e42 <_puts_r+0x2e>
 8002e3c:	6923      	ldr	r3, [r4, #16]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d135      	bne.n	8002eae <_puts_r+0x9a>
 8002e42:	4621      	mov	r1, r4
 8002e44:	4628      	mov	r0, r5
 8002e46:	f000 f979 	bl	800313c <__swsetup_r>
 8002e4a:	b380      	cbz	r0, 8002eae <_puts_r+0x9a>
 8002e4c:	f04f 35ff 	mov.w	r5, #4294967295
 8002e50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e52:	07da      	lsls	r2, r3, #31
 8002e54:	d405      	bmi.n	8002e62 <_puts_r+0x4e>
 8002e56:	89a3      	ldrh	r3, [r4, #12]
 8002e58:	059b      	lsls	r3, r3, #22
 8002e5a:	d402      	bmi.n	8002e62 <_puts_r+0x4e>
 8002e5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e5e:	f000 fa57 	bl	8003310 <__retarget_lock_release_recursive>
 8002e62:	4628      	mov	r0, r5
 8002e64:	bd70      	pop	{r4, r5, r6, pc}
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	da04      	bge.n	8002e74 <_puts_r+0x60>
 8002e6a:	69a2      	ldr	r2, [r4, #24]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	dc17      	bgt.n	8002ea0 <_puts_r+0x8c>
 8002e70:	290a      	cmp	r1, #10
 8002e72:	d015      	beq.n	8002ea0 <_puts_r+0x8c>
 8002e74:	6823      	ldr	r3, [r4, #0]
 8002e76:	1c5a      	adds	r2, r3, #1
 8002e78:	6022      	str	r2, [r4, #0]
 8002e7a:	7019      	strb	r1, [r3, #0]
 8002e7c:	68a3      	ldr	r3, [r4, #8]
 8002e7e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002e82:	3b01      	subs	r3, #1
 8002e84:	60a3      	str	r3, [r4, #8]
 8002e86:	2900      	cmp	r1, #0
 8002e88:	d1ed      	bne.n	8002e66 <_puts_r+0x52>
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	da11      	bge.n	8002eb2 <_puts_r+0x9e>
 8002e8e:	4622      	mov	r2, r4
 8002e90:	210a      	movs	r1, #10
 8002e92:	4628      	mov	r0, r5
 8002e94:	f000 f913 	bl	80030be <__swbuf_r>
 8002e98:	3001      	adds	r0, #1
 8002e9a:	d0d7      	beq.n	8002e4c <_puts_r+0x38>
 8002e9c:	250a      	movs	r5, #10
 8002e9e:	e7d7      	b.n	8002e50 <_puts_r+0x3c>
 8002ea0:	4622      	mov	r2, r4
 8002ea2:	4628      	mov	r0, r5
 8002ea4:	f000 f90b 	bl	80030be <__swbuf_r>
 8002ea8:	3001      	adds	r0, #1
 8002eaa:	d1e7      	bne.n	8002e7c <_puts_r+0x68>
 8002eac:	e7ce      	b.n	8002e4c <_puts_r+0x38>
 8002eae:	3e01      	subs	r6, #1
 8002eb0:	e7e4      	b.n	8002e7c <_puts_r+0x68>
 8002eb2:	6823      	ldr	r3, [r4, #0]
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	6022      	str	r2, [r4, #0]
 8002eb8:	220a      	movs	r2, #10
 8002eba:	701a      	strb	r2, [r3, #0]
 8002ebc:	e7ee      	b.n	8002e9c <_puts_r+0x88>
	...

08002ec0 <puts>:
 8002ec0:	4b02      	ldr	r3, [pc, #8]	@ (8002ecc <puts+0xc>)
 8002ec2:	4601      	mov	r1, r0
 8002ec4:	6818      	ldr	r0, [r3, #0]
 8002ec6:	f7ff bfa5 	b.w	8002e14 <_puts_r>
 8002eca:	bf00      	nop
 8002ecc:	2000004c 	.word	0x2000004c

08002ed0 <setvbuf>:
 8002ed0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002ed4:	461d      	mov	r5, r3
 8002ed6:	4b57      	ldr	r3, [pc, #348]	@ (8003034 <setvbuf+0x164>)
 8002ed8:	681f      	ldr	r7, [r3, #0]
 8002eda:	4604      	mov	r4, r0
 8002edc:	460e      	mov	r6, r1
 8002ede:	4690      	mov	r8, r2
 8002ee0:	b127      	cbz	r7, 8002eec <setvbuf+0x1c>
 8002ee2:	6a3b      	ldr	r3, [r7, #32]
 8002ee4:	b913      	cbnz	r3, 8002eec <setvbuf+0x1c>
 8002ee6:	4638      	mov	r0, r7
 8002ee8:	f7ff ff4c 	bl	8002d84 <__sinit>
 8002eec:	f1b8 0f02 	cmp.w	r8, #2
 8002ef0:	d006      	beq.n	8002f00 <setvbuf+0x30>
 8002ef2:	f1b8 0f01 	cmp.w	r8, #1
 8002ef6:	f200 809a 	bhi.w	800302e <setvbuf+0x15e>
 8002efa:	2d00      	cmp	r5, #0
 8002efc:	f2c0 8097 	blt.w	800302e <setvbuf+0x15e>
 8002f00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f02:	07d9      	lsls	r1, r3, #31
 8002f04:	d405      	bmi.n	8002f12 <setvbuf+0x42>
 8002f06:	89a3      	ldrh	r3, [r4, #12]
 8002f08:	059a      	lsls	r2, r3, #22
 8002f0a:	d402      	bmi.n	8002f12 <setvbuf+0x42>
 8002f0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f0e:	f000 f9fe 	bl	800330e <__retarget_lock_acquire_recursive>
 8002f12:	4621      	mov	r1, r4
 8002f14:	4638      	mov	r0, r7
 8002f16:	f000 fe51 	bl	8003bbc <_fflush_r>
 8002f1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002f1c:	b141      	cbz	r1, 8002f30 <setvbuf+0x60>
 8002f1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002f22:	4299      	cmp	r1, r3
 8002f24:	d002      	beq.n	8002f2c <setvbuf+0x5c>
 8002f26:	4638      	mov	r0, r7
 8002f28:	f000 f9f4 	bl	8003314 <_free_r>
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8002f30:	2300      	movs	r3, #0
 8002f32:	61a3      	str	r3, [r4, #24]
 8002f34:	6063      	str	r3, [r4, #4]
 8002f36:	89a3      	ldrh	r3, [r4, #12]
 8002f38:	061b      	lsls	r3, r3, #24
 8002f3a:	d503      	bpl.n	8002f44 <setvbuf+0x74>
 8002f3c:	6921      	ldr	r1, [r4, #16]
 8002f3e:	4638      	mov	r0, r7
 8002f40:	f000 f9e8 	bl	8003314 <_free_r>
 8002f44:	89a3      	ldrh	r3, [r4, #12]
 8002f46:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8002f4a:	f023 0303 	bic.w	r3, r3, #3
 8002f4e:	f1b8 0f02 	cmp.w	r8, #2
 8002f52:	81a3      	strh	r3, [r4, #12]
 8002f54:	d061      	beq.n	800301a <setvbuf+0x14a>
 8002f56:	ab01      	add	r3, sp, #4
 8002f58:	466a      	mov	r2, sp
 8002f5a:	4621      	mov	r1, r4
 8002f5c:	4638      	mov	r0, r7
 8002f5e:	f000 fe55 	bl	8003c0c <__swhatbuf_r>
 8002f62:	89a3      	ldrh	r3, [r4, #12]
 8002f64:	4318      	orrs	r0, r3
 8002f66:	81a0      	strh	r0, [r4, #12]
 8002f68:	bb2d      	cbnz	r5, 8002fb6 <setvbuf+0xe6>
 8002f6a:	9d00      	ldr	r5, [sp, #0]
 8002f6c:	4628      	mov	r0, r5
 8002f6e:	f000 fa1b 	bl	80033a8 <malloc>
 8002f72:	4606      	mov	r6, r0
 8002f74:	2800      	cmp	r0, #0
 8002f76:	d152      	bne.n	800301e <setvbuf+0x14e>
 8002f78:	f8dd 9000 	ldr.w	r9, [sp]
 8002f7c:	45a9      	cmp	r9, r5
 8002f7e:	d140      	bne.n	8003002 <setvbuf+0x132>
 8002f80:	f04f 35ff 	mov.w	r5, #4294967295
 8002f84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f88:	f043 0202 	orr.w	r2, r3, #2
 8002f8c:	81a2      	strh	r2, [r4, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	60a2      	str	r2, [r4, #8]
 8002f92:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8002f96:	6022      	str	r2, [r4, #0]
 8002f98:	6122      	str	r2, [r4, #16]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	6162      	str	r2, [r4, #20]
 8002f9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002fa0:	07d6      	lsls	r6, r2, #31
 8002fa2:	d404      	bmi.n	8002fae <setvbuf+0xde>
 8002fa4:	0598      	lsls	r0, r3, #22
 8002fa6:	d402      	bmi.n	8002fae <setvbuf+0xde>
 8002fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002faa:	f000 f9b1 	bl	8003310 <__retarget_lock_release_recursive>
 8002fae:	4628      	mov	r0, r5
 8002fb0:	b003      	add	sp, #12
 8002fb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fb6:	2e00      	cmp	r6, #0
 8002fb8:	d0d8      	beq.n	8002f6c <setvbuf+0x9c>
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	b913      	cbnz	r3, 8002fc4 <setvbuf+0xf4>
 8002fbe:	4638      	mov	r0, r7
 8002fc0:	f7ff fee0 	bl	8002d84 <__sinit>
 8002fc4:	f1b8 0f01 	cmp.w	r8, #1
 8002fc8:	bf08      	it	eq
 8002fca:	89a3      	ldrheq	r3, [r4, #12]
 8002fcc:	6026      	str	r6, [r4, #0]
 8002fce:	bf04      	itt	eq
 8002fd0:	f043 0301 	orreq.w	r3, r3, #1
 8002fd4:	81a3      	strheq	r3, [r4, #12]
 8002fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002fda:	f013 0208 	ands.w	r2, r3, #8
 8002fde:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002fe2:	d01e      	beq.n	8003022 <setvbuf+0x152>
 8002fe4:	07d9      	lsls	r1, r3, #31
 8002fe6:	bf41      	itttt	mi
 8002fe8:	2200      	movmi	r2, #0
 8002fea:	426d      	negmi	r5, r5
 8002fec:	60a2      	strmi	r2, [r4, #8]
 8002fee:	61a5      	strmi	r5, [r4, #24]
 8002ff0:	bf58      	it	pl
 8002ff2:	60a5      	strpl	r5, [r4, #8]
 8002ff4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002ff6:	07d2      	lsls	r2, r2, #31
 8002ff8:	d401      	bmi.n	8002ffe <setvbuf+0x12e>
 8002ffa:	059b      	lsls	r3, r3, #22
 8002ffc:	d513      	bpl.n	8003026 <setvbuf+0x156>
 8002ffe:	2500      	movs	r5, #0
 8003000:	e7d5      	b.n	8002fae <setvbuf+0xde>
 8003002:	4648      	mov	r0, r9
 8003004:	f000 f9d0 	bl	80033a8 <malloc>
 8003008:	4606      	mov	r6, r0
 800300a:	2800      	cmp	r0, #0
 800300c:	d0b8      	beq.n	8002f80 <setvbuf+0xb0>
 800300e:	89a3      	ldrh	r3, [r4, #12]
 8003010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003014:	81a3      	strh	r3, [r4, #12]
 8003016:	464d      	mov	r5, r9
 8003018:	e7cf      	b.n	8002fba <setvbuf+0xea>
 800301a:	2500      	movs	r5, #0
 800301c:	e7b2      	b.n	8002f84 <setvbuf+0xb4>
 800301e:	46a9      	mov	r9, r5
 8003020:	e7f5      	b.n	800300e <setvbuf+0x13e>
 8003022:	60a2      	str	r2, [r4, #8]
 8003024:	e7e6      	b.n	8002ff4 <setvbuf+0x124>
 8003026:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003028:	f000 f972 	bl	8003310 <__retarget_lock_release_recursive>
 800302c:	e7e7      	b.n	8002ffe <setvbuf+0x12e>
 800302e:	f04f 35ff 	mov.w	r5, #4294967295
 8003032:	e7bc      	b.n	8002fae <setvbuf+0xde>
 8003034:	2000004c 	.word	0x2000004c

08003038 <__sread>:
 8003038:	b510      	push	{r4, lr}
 800303a:	460c      	mov	r4, r1
 800303c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003040:	f000 f916 	bl	8003270 <_read_r>
 8003044:	2800      	cmp	r0, #0
 8003046:	bfab      	itete	ge
 8003048:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800304a:	89a3      	ldrhlt	r3, [r4, #12]
 800304c:	181b      	addge	r3, r3, r0
 800304e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003052:	bfac      	ite	ge
 8003054:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003056:	81a3      	strhlt	r3, [r4, #12]
 8003058:	bd10      	pop	{r4, pc}

0800305a <__swrite>:
 800305a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800305e:	461f      	mov	r7, r3
 8003060:	898b      	ldrh	r3, [r1, #12]
 8003062:	05db      	lsls	r3, r3, #23
 8003064:	4605      	mov	r5, r0
 8003066:	460c      	mov	r4, r1
 8003068:	4616      	mov	r6, r2
 800306a:	d505      	bpl.n	8003078 <__swrite+0x1e>
 800306c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003070:	2302      	movs	r3, #2
 8003072:	2200      	movs	r2, #0
 8003074:	f000 f8ea 	bl	800324c <_lseek_r>
 8003078:	89a3      	ldrh	r3, [r4, #12]
 800307a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800307e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003082:	81a3      	strh	r3, [r4, #12]
 8003084:	4632      	mov	r2, r6
 8003086:	463b      	mov	r3, r7
 8003088:	4628      	mov	r0, r5
 800308a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800308e:	f000 b901 	b.w	8003294 <_write_r>

08003092 <__sseek>:
 8003092:	b510      	push	{r4, lr}
 8003094:	460c      	mov	r4, r1
 8003096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800309a:	f000 f8d7 	bl	800324c <_lseek_r>
 800309e:	1c43      	adds	r3, r0, #1
 80030a0:	89a3      	ldrh	r3, [r4, #12]
 80030a2:	bf15      	itete	ne
 80030a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80030a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80030aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80030ae:	81a3      	strheq	r3, [r4, #12]
 80030b0:	bf18      	it	ne
 80030b2:	81a3      	strhne	r3, [r4, #12]
 80030b4:	bd10      	pop	{r4, pc}

080030b6 <__sclose>:
 80030b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030ba:	f000 b8b7 	b.w	800322c <_close_r>

080030be <__swbuf_r>:
 80030be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030c0:	460e      	mov	r6, r1
 80030c2:	4614      	mov	r4, r2
 80030c4:	4605      	mov	r5, r0
 80030c6:	b118      	cbz	r0, 80030d0 <__swbuf_r+0x12>
 80030c8:	6a03      	ldr	r3, [r0, #32]
 80030ca:	b90b      	cbnz	r3, 80030d0 <__swbuf_r+0x12>
 80030cc:	f7ff fe5a 	bl	8002d84 <__sinit>
 80030d0:	69a3      	ldr	r3, [r4, #24]
 80030d2:	60a3      	str	r3, [r4, #8]
 80030d4:	89a3      	ldrh	r3, [r4, #12]
 80030d6:	071a      	lsls	r2, r3, #28
 80030d8:	d501      	bpl.n	80030de <__swbuf_r+0x20>
 80030da:	6923      	ldr	r3, [r4, #16]
 80030dc:	b943      	cbnz	r3, 80030f0 <__swbuf_r+0x32>
 80030de:	4621      	mov	r1, r4
 80030e0:	4628      	mov	r0, r5
 80030e2:	f000 f82b 	bl	800313c <__swsetup_r>
 80030e6:	b118      	cbz	r0, 80030f0 <__swbuf_r+0x32>
 80030e8:	f04f 37ff 	mov.w	r7, #4294967295
 80030ec:	4638      	mov	r0, r7
 80030ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030f0:	6823      	ldr	r3, [r4, #0]
 80030f2:	6922      	ldr	r2, [r4, #16]
 80030f4:	1a98      	subs	r0, r3, r2
 80030f6:	6963      	ldr	r3, [r4, #20]
 80030f8:	b2f6      	uxtb	r6, r6
 80030fa:	4283      	cmp	r3, r0
 80030fc:	4637      	mov	r7, r6
 80030fe:	dc05      	bgt.n	800310c <__swbuf_r+0x4e>
 8003100:	4621      	mov	r1, r4
 8003102:	4628      	mov	r0, r5
 8003104:	f000 fd5a 	bl	8003bbc <_fflush_r>
 8003108:	2800      	cmp	r0, #0
 800310a:	d1ed      	bne.n	80030e8 <__swbuf_r+0x2a>
 800310c:	68a3      	ldr	r3, [r4, #8]
 800310e:	3b01      	subs	r3, #1
 8003110:	60a3      	str	r3, [r4, #8]
 8003112:	6823      	ldr	r3, [r4, #0]
 8003114:	1c5a      	adds	r2, r3, #1
 8003116:	6022      	str	r2, [r4, #0]
 8003118:	701e      	strb	r6, [r3, #0]
 800311a:	6962      	ldr	r2, [r4, #20]
 800311c:	1c43      	adds	r3, r0, #1
 800311e:	429a      	cmp	r2, r3
 8003120:	d004      	beq.n	800312c <__swbuf_r+0x6e>
 8003122:	89a3      	ldrh	r3, [r4, #12]
 8003124:	07db      	lsls	r3, r3, #31
 8003126:	d5e1      	bpl.n	80030ec <__swbuf_r+0x2e>
 8003128:	2e0a      	cmp	r6, #10
 800312a:	d1df      	bne.n	80030ec <__swbuf_r+0x2e>
 800312c:	4621      	mov	r1, r4
 800312e:	4628      	mov	r0, r5
 8003130:	f000 fd44 	bl	8003bbc <_fflush_r>
 8003134:	2800      	cmp	r0, #0
 8003136:	d0d9      	beq.n	80030ec <__swbuf_r+0x2e>
 8003138:	e7d6      	b.n	80030e8 <__swbuf_r+0x2a>
	...

0800313c <__swsetup_r>:
 800313c:	b538      	push	{r3, r4, r5, lr}
 800313e:	4b29      	ldr	r3, [pc, #164]	@ (80031e4 <__swsetup_r+0xa8>)
 8003140:	4605      	mov	r5, r0
 8003142:	6818      	ldr	r0, [r3, #0]
 8003144:	460c      	mov	r4, r1
 8003146:	b118      	cbz	r0, 8003150 <__swsetup_r+0x14>
 8003148:	6a03      	ldr	r3, [r0, #32]
 800314a:	b90b      	cbnz	r3, 8003150 <__swsetup_r+0x14>
 800314c:	f7ff fe1a 	bl	8002d84 <__sinit>
 8003150:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003154:	0719      	lsls	r1, r3, #28
 8003156:	d422      	bmi.n	800319e <__swsetup_r+0x62>
 8003158:	06da      	lsls	r2, r3, #27
 800315a:	d407      	bmi.n	800316c <__swsetup_r+0x30>
 800315c:	2209      	movs	r2, #9
 800315e:	602a      	str	r2, [r5, #0]
 8003160:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003164:	81a3      	strh	r3, [r4, #12]
 8003166:	f04f 30ff 	mov.w	r0, #4294967295
 800316a:	e033      	b.n	80031d4 <__swsetup_r+0x98>
 800316c:	0758      	lsls	r0, r3, #29
 800316e:	d512      	bpl.n	8003196 <__swsetup_r+0x5a>
 8003170:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003172:	b141      	cbz	r1, 8003186 <__swsetup_r+0x4a>
 8003174:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003178:	4299      	cmp	r1, r3
 800317a:	d002      	beq.n	8003182 <__swsetup_r+0x46>
 800317c:	4628      	mov	r0, r5
 800317e:	f000 f8c9 	bl	8003314 <_free_r>
 8003182:	2300      	movs	r3, #0
 8003184:	6363      	str	r3, [r4, #52]	@ 0x34
 8003186:	89a3      	ldrh	r3, [r4, #12]
 8003188:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800318c:	81a3      	strh	r3, [r4, #12]
 800318e:	2300      	movs	r3, #0
 8003190:	6063      	str	r3, [r4, #4]
 8003192:	6923      	ldr	r3, [r4, #16]
 8003194:	6023      	str	r3, [r4, #0]
 8003196:	89a3      	ldrh	r3, [r4, #12]
 8003198:	f043 0308 	orr.w	r3, r3, #8
 800319c:	81a3      	strh	r3, [r4, #12]
 800319e:	6923      	ldr	r3, [r4, #16]
 80031a0:	b94b      	cbnz	r3, 80031b6 <__swsetup_r+0x7a>
 80031a2:	89a3      	ldrh	r3, [r4, #12]
 80031a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80031a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031ac:	d003      	beq.n	80031b6 <__swsetup_r+0x7a>
 80031ae:	4621      	mov	r1, r4
 80031b0:	4628      	mov	r0, r5
 80031b2:	f000 fd51 	bl	8003c58 <__smakebuf_r>
 80031b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031ba:	f013 0201 	ands.w	r2, r3, #1
 80031be:	d00a      	beq.n	80031d6 <__swsetup_r+0x9a>
 80031c0:	2200      	movs	r2, #0
 80031c2:	60a2      	str	r2, [r4, #8]
 80031c4:	6962      	ldr	r2, [r4, #20]
 80031c6:	4252      	negs	r2, r2
 80031c8:	61a2      	str	r2, [r4, #24]
 80031ca:	6922      	ldr	r2, [r4, #16]
 80031cc:	b942      	cbnz	r2, 80031e0 <__swsetup_r+0xa4>
 80031ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80031d2:	d1c5      	bne.n	8003160 <__swsetup_r+0x24>
 80031d4:	bd38      	pop	{r3, r4, r5, pc}
 80031d6:	0799      	lsls	r1, r3, #30
 80031d8:	bf58      	it	pl
 80031da:	6962      	ldrpl	r2, [r4, #20]
 80031dc:	60a2      	str	r2, [r4, #8]
 80031de:	e7f4      	b.n	80031ca <__swsetup_r+0x8e>
 80031e0:	2000      	movs	r0, #0
 80031e2:	e7f7      	b.n	80031d4 <__swsetup_r+0x98>
 80031e4:	2000004c 	.word	0x2000004c

080031e8 <memset>:
 80031e8:	4402      	add	r2, r0
 80031ea:	4603      	mov	r3, r0
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d100      	bne.n	80031f2 <memset+0xa>
 80031f0:	4770      	bx	lr
 80031f2:	f803 1b01 	strb.w	r1, [r3], #1
 80031f6:	e7f9      	b.n	80031ec <memset+0x4>

080031f8 <strcasecmp>:
 80031f8:	b530      	push	{r4, r5, lr}
 80031fa:	4d0b      	ldr	r5, [pc, #44]	@ (8003228 <strcasecmp+0x30>)
 80031fc:	4604      	mov	r4, r0
 80031fe:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003202:	5cea      	ldrb	r2, [r5, r3]
 8003204:	f002 0203 	and.w	r2, r2, #3
 8003208:	2a01      	cmp	r2, #1
 800320a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800320e:	5ca8      	ldrb	r0, [r5, r2]
 8003210:	f000 0003 	and.w	r0, r0, #3
 8003214:	bf08      	it	eq
 8003216:	3320      	addeq	r3, #32
 8003218:	2801      	cmp	r0, #1
 800321a:	bf08      	it	eq
 800321c:	3220      	addeq	r2, #32
 800321e:	1a98      	subs	r0, r3, r2
 8003220:	d101      	bne.n	8003226 <strcasecmp+0x2e>
 8003222:	2a00      	cmp	r2, #0
 8003224:	d1eb      	bne.n	80031fe <strcasecmp+0x6>
 8003226:	bd30      	pop	{r4, r5, pc}
 8003228:	0800403d 	.word	0x0800403d

0800322c <_close_r>:
 800322c:	b538      	push	{r3, r4, r5, lr}
 800322e:	4d06      	ldr	r5, [pc, #24]	@ (8003248 <_close_r+0x1c>)
 8003230:	2300      	movs	r3, #0
 8003232:	4604      	mov	r4, r0
 8003234:	4608      	mov	r0, r1
 8003236:	602b      	str	r3, [r5, #0]
 8003238:	f7fd ffb2 	bl	80011a0 <_close>
 800323c:	1c43      	adds	r3, r0, #1
 800323e:	d102      	bne.n	8003246 <_close_r+0x1a>
 8003240:	682b      	ldr	r3, [r5, #0]
 8003242:	b103      	cbz	r3, 8003246 <_close_r+0x1a>
 8003244:	6023      	str	r3, [r4, #0]
 8003246:	bd38      	pop	{r3, r4, r5, pc}
 8003248:	20000244 	.word	0x20000244

0800324c <_lseek_r>:
 800324c:	b538      	push	{r3, r4, r5, lr}
 800324e:	4d07      	ldr	r5, [pc, #28]	@ (800326c <_lseek_r+0x20>)
 8003250:	4604      	mov	r4, r0
 8003252:	4608      	mov	r0, r1
 8003254:	4611      	mov	r1, r2
 8003256:	2200      	movs	r2, #0
 8003258:	602a      	str	r2, [r5, #0]
 800325a:	461a      	mov	r2, r3
 800325c:	f7fd ffc7 	bl	80011ee <_lseek>
 8003260:	1c43      	adds	r3, r0, #1
 8003262:	d102      	bne.n	800326a <_lseek_r+0x1e>
 8003264:	682b      	ldr	r3, [r5, #0]
 8003266:	b103      	cbz	r3, 800326a <_lseek_r+0x1e>
 8003268:	6023      	str	r3, [r4, #0]
 800326a:	bd38      	pop	{r3, r4, r5, pc}
 800326c:	20000244 	.word	0x20000244

08003270 <_read_r>:
 8003270:	b538      	push	{r3, r4, r5, lr}
 8003272:	4d07      	ldr	r5, [pc, #28]	@ (8003290 <_read_r+0x20>)
 8003274:	4604      	mov	r4, r0
 8003276:	4608      	mov	r0, r1
 8003278:	4611      	mov	r1, r2
 800327a:	2200      	movs	r2, #0
 800327c:	602a      	str	r2, [r5, #0]
 800327e:	461a      	mov	r2, r3
 8003280:	f7fd ff55 	bl	800112e <_read>
 8003284:	1c43      	adds	r3, r0, #1
 8003286:	d102      	bne.n	800328e <_read_r+0x1e>
 8003288:	682b      	ldr	r3, [r5, #0]
 800328a:	b103      	cbz	r3, 800328e <_read_r+0x1e>
 800328c:	6023      	str	r3, [r4, #0]
 800328e:	bd38      	pop	{r3, r4, r5, pc}
 8003290:	20000244 	.word	0x20000244

08003294 <_write_r>:
 8003294:	b538      	push	{r3, r4, r5, lr}
 8003296:	4d07      	ldr	r5, [pc, #28]	@ (80032b4 <_write_r+0x20>)
 8003298:	4604      	mov	r4, r0
 800329a:	4608      	mov	r0, r1
 800329c:	4611      	mov	r1, r2
 800329e:	2200      	movs	r2, #0
 80032a0:	602a      	str	r2, [r5, #0]
 80032a2:	461a      	mov	r2, r3
 80032a4:	f7fd ff60 	bl	8001168 <_write>
 80032a8:	1c43      	adds	r3, r0, #1
 80032aa:	d102      	bne.n	80032b2 <_write_r+0x1e>
 80032ac:	682b      	ldr	r3, [r5, #0]
 80032ae:	b103      	cbz	r3, 80032b2 <_write_r+0x1e>
 80032b0:	6023      	str	r3, [r4, #0]
 80032b2:	bd38      	pop	{r3, r4, r5, pc}
 80032b4:	20000244 	.word	0x20000244

080032b8 <__errno>:
 80032b8:	4b01      	ldr	r3, [pc, #4]	@ (80032c0 <__errno+0x8>)
 80032ba:	6818      	ldr	r0, [r3, #0]
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	2000004c 	.word	0x2000004c

080032c4 <__libc_init_array>:
 80032c4:	b570      	push	{r4, r5, r6, lr}
 80032c6:	4d0d      	ldr	r5, [pc, #52]	@ (80032fc <__libc_init_array+0x38>)
 80032c8:	4c0d      	ldr	r4, [pc, #52]	@ (8003300 <__libc_init_array+0x3c>)
 80032ca:	1b64      	subs	r4, r4, r5
 80032cc:	10a4      	asrs	r4, r4, #2
 80032ce:	2600      	movs	r6, #0
 80032d0:	42a6      	cmp	r6, r4
 80032d2:	d109      	bne.n	80032e8 <__libc_init_array+0x24>
 80032d4:	4d0b      	ldr	r5, [pc, #44]	@ (8003304 <__libc_init_array+0x40>)
 80032d6:	4c0c      	ldr	r4, [pc, #48]	@ (8003308 <__libc_init_array+0x44>)
 80032d8:	f000 fd2c 	bl	8003d34 <_init>
 80032dc:	1b64      	subs	r4, r4, r5
 80032de:	10a4      	asrs	r4, r4, #2
 80032e0:	2600      	movs	r6, #0
 80032e2:	42a6      	cmp	r6, r4
 80032e4:	d105      	bne.n	80032f2 <__libc_init_array+0x2e>
 80032e6:	bd70      	pop	{r4, r5, r6, pc}
 80032e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80032ec:	4798      	blx	r3
 80032ee:	3601      	adds	r6, #1
 80032f0:	e7ee      	b.n	80032d0 <__libc_init_array+0xc>
 80032f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80032f6:	4798      	blx	r3
 80032f8:	3601      	adds	r6, #1
 80032fa:	e7f2      	b.n	80032e2 <__libc_init_array+0x1e>
 80032fc:	08004178 	.word	0x08004178
 8003300:	08004178 	.word	0x08004178
 8003304:	08004178 	.word	0x08004178
 8003308:	0800417c 	.word	0x0800417c

0800330c <__retarget_lock_init_recursive>:
 800330c:	4770      	bx	lr

0800330e <__retarget_lock_acquire_recursive>:
 800330e:	4770      	bx	lr

08003310 <__retarget_lock_release_recursive>:
 8003310:	4770      	bx	lr
	...

08003314 <_free_r>:
 8003314:	b538      	push	{r3, r4, r5, lr}
 8003316:	4605      	mov	r5, r0
 8003318:	2900      	cmp	r1, #0
 800331a:	d041      	beq.n	80033a0 <_free_r+0x8c>
 800331c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003320:	1f0c      	subs	r4, r1, #4
 8003322:	2b00      	cmp	r3, #0
 8003324:	bfb8      	it	lt
 8003326:	18e4      	addlt	r4, r4, r3
 8003328:	f000 f8e8 	bl	80034fc <__malloc_lock>
 800332c:	4a1d      	ldr	r2, [pc, #116]	@ (80033a4 <_free_r+0x90>)
 800332e:	6813      	ldr	r3, [r2, #0]
 8003330:	b933      	cbnz	r3, 8003340 <_free_r+0x2c>
 8003332:	6063      	str	r3, [r4, #4]
 8003334:	6014      	str	r4, [r2, #0]
 8003336:	4628      	mov	r0, r5
 8003338:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800333c:	f000 b8e4 	b.w	8003508 <__malloc_unlock>
 8003340:	42a3      	cmp	r3, r4
 8003342:	d908      	bls.n	8003356 <_free_r+0x42>
 8003344:	6820      	ldr	r0, [r4, #0]
 8003346:	1821      	adds	r1, r4, r0
 8003348:	428b      	cmp	r3, r1
 800334a:	bf01      	itttt	eq
 800334c:	6819      	ldreq	r1, [r3, #0]
 800334e:	685b      	ldreq	r3, [r3, #4]
 8003350:	1809      	addeq	r1, r1, r0
 8003352:	6021      	streq	r1, [r4, #0]
 8003354:	e7ed      	b.n	8003332 <_free_r+0x1e>
 8003356:	461a      	mov	r2, r3
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	b10b      	cbz	r3, 8003360 <_free_r+0x4c>
 800335c:	42a3      	cmp	r3, r4
 800335e:	d9fa      	bls.n	8003356 <_free_r+0x42>
 8003360:	6811      	ldr	r1, [r2, #0]
 8003362:	1850      	adds	r0, r2, r1
 8003364:	42a0      	cmp	r0, r4
 8003366:	d10b      	bne.n	8003380 <_free_r+0x6c>
 8003368:	6820      	ldr	r0, [r4, #0]
 800336a:	4401      	add	r1, r0
 800336c:	1850      	adds	r0, r2, r1
 800336e:	4283      	cmp	r3, r0
 8003370:	6011      	str	r1, [r2, #0]
 8003372:	d1e0      	bne.n	8003336 <_free_r+0x22>
 8003374:	6818      	ldr	r0, [r3, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	6053      	str	r3, [r2, #4]
 800337a:	4408      	add	r0, r1
 800337c:	6010      	str	r0, [r2, #0]
 800337e:	e7da      	b.n	8003336 <_free_r+0x22>
 8003380:	d902      	bls.n	8003388 <_free_r+0x74>
 8003382:	230c      	movs	r3, #12
 8003384:	602b      	str	r3, [r5, #0]
 8003386:	e7d6      	b.n	8003336 <_free_r+0x22>
 8003388:	6820      	ldr	r0, [r4, #0]
 800338a:	1821      	adds	r1, r4, r0
 800338c:	428b      	cmp	r3, r1
 800338e:	bf04      	itt	eq
 8003390:	6819      	ldreq	r1, [r3, #0]
 8003392:	685b      	ldreq	r3, [r3, #4]
 8003394:	6063      	str	r3, [r4, #4]
 8003396:	bf04      	itt	eq
 8003398:	1809      	addeq	r1, r1, r0
 800339a:	6021      	streq	r1, [r4, #0]
 800339c:	6054      	str	r4, [r2, #4]
 800339e:	e7ca      	b.n	8003336 <_free_r+0x22>
 80033a0:	bd38      	pop	{r3, r4, r5, pc}
 80033a2:	bf00      	nop
 80033a4:	20000250 	.word	0x20000250

080033a8 <malloc>:
 80033a8:	4b02      	ldr	r3, [pc, #8]	@ (80033b4 <malloc+0xc>)
 80033aa:	4601      	mov	r1, r0
 80033ac:	6818      	ldr	r0, [r3, #0]
 80033ae:	f000 b825 	b.w	80033fc <_malloc_r>
 80033b2:	bf00      	nop
 80033b4:	2000004c 	.word	0x2000004c

080033b8 <sbrk_aligned>:
 80033b8:	b570      	push	{r4, r5, r6, lr}
 80033ba:	4e0f      	ldr	r6, [pc, #60]	@ (80033f8 <sbrk_aligned+0x40>)
 80033bc:	460c      	mov	r4, r1
 80033be:	6831      	ldr	r1, [r6, #0]
 80033c0:	4605      	mov	r5, r0
 80033c2:	b911      	cbnz	r1, 80033ca <sbrk_aligned+0x12>
 80033c4:	f000 fca6 	bl	8003d14 <_sbrk_r>
 80033c8:	6030      	str	r0, [r6, #0]
 80033ca:	4621      	mov	r1, r4
 80033cc:	4628      	mov	r0, r5
 80033ce:	f000 fca1 	bl	8003d14 <_sbrk_r>
 80033d2:	1c43      	adds	r3, r0, #1
 80033d4:	d103      	bne.n	80033de <sbrk_aligned+0x26>
 80033d6:	f04f 34ff 	mov.w	r4, #4294967295
 80033da:	4620      	mov	r0, r4
 80033dc:	bd70      	pop	{r4, r5, r6, pc}
 80033de:	1cc4      	adds	r4, r0, #3
 80033e0:	f024 0403 	bic.w	r4, r4, #3
 80033e4:	42a0      	cmp	r0, r4
 80033e6:	d0f8      	beq.n	80033da <sbrk_aligned+0x22>
 80033e8:	1a21      	subs	r1, r4, r0
 80033ea:	4628      	mov	r0, r5
 80033ec:	f000 fc92 	bl	8003d14 <_sbrk_r>
 80033f0:	3001      	adds	r0, #1
 80033f2:	d1f2      	bne.n	80033da <sbrk_aligned+0x22>
 80033f4:	e7ef      	b.n	80033d6 <sbrk_aligned+0x1e>
 80033f6:	bf00      	nop
 80033f8:	2000024c 	.word	0x2000024c

080033fc <_malloc_r>:
 80033fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003400:	1ccd      	adds	r5, r1, #3
 8003402:	f025 0503 	bic.w	r5, r5, #3
 8003406:	3508      	adds	r5, #8
 8003408:	2d0c      	cmp	r5, #12
 800340a:	bf38      	it	cc
 800340c:	250c      	movcc	r5, #12
 800340e:	2d00      	cmp	r5, #0
 8003410:	4606      	mov	r6, r0
 8003412:	db01      	blt.n	8003418 <_malloc_r+0x1c>
 8003414:	42a9      	cmp	r1, r5
 8003416:	d904      	bls.n	8003422 <_malloc_r+0x26>
 8003418:	230c      	movs	r3, #12
 800341a:	6033      	str	r3, [r6, #0]
 800341c:	2000      	movs	r0, #0
 800341e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003422:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80034f8 <_malloc_r+0xfc>
 8003426:	f000 f869 	bl	80034fc <__malloc_lock>
 800342a:	f8d8 3000 	ldr.w	r3, [r8]
 800342e:	461c      	mov	r4, r3
 8003430:	bb44      	cbnz	r4, 8003484 <_malloc_r+0x88>
 8003432:	4629      	mov	r1, r5
 8003434:	4630      	mov	r0, r6
 8003436:	f7ff ffbf 	bl	80033b8 <sbrk_aligned>
 800343a:	1c43      	adds	r3, r0, #1
 800343c:	4604      	mov	r4, r0
 800343e:	d158      	bne.n	80034f2 <_malloc_r+0xf6>
 8003440:	f8d8 4000 	ldr.w	r4, [r8]
 8003444:	4627      	mov	r7, r4
 8003446:	2f00      	cmp	r7, #0
 8003448:	d143      	bne.n	80034d2 <_malloc_r+0xd6>
 800344a:	2c00      	cmp	r4, #0
 800344c:	d04b      	beq.n	80034e6 <_malloc_r+0xea>
 800344e:	6823      	ldr	r3, [r4, #0]
 8003450:	4639      	mov	r1, r7
 8003452:	4630      	mov	r0, r6
 8003454:	eb04 0903 	add.w	r9, r4, r3
 8003458:	f000 fc5c 	bl	8003d14 <_sbrk_r>
 800345c:	4581      	cmp	r9, r0
 800345e:	d142      	bne.n	80034e6 <_malloc_r+0xea>
 8003460:	6821      	ldr	r1, [r4, #0]
 8003462:	1a6d      	subs	r5, r5, r1
 8003464:	4629      	mov	r1, r5
 8003466:	4630      	mov	r0, r6
 8003468:	f7ff ffa6 	bl	80033b8 <sbrk_aligned>
 800346c:	3001      	adds	r0, #1
 800346e:	d03a      	beq.n	80034e6 <_malloc_r+0xea>
 8003470:	6823      	ldr	r3, [r4, #0]
 8003472:	442b      	add	r3, r5
 8003474:	6023      	str	r3, [r4, #0]
 8003476:	f8d8 3000 	ldr.w	r3, [r8]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	bb62      	cbnz	r2, 80034d8 <_malloc_r+0xdc>
 800347e:	f8c8 7000 	str.w	r7, [r8]
 8003482:	e00f      	b.n	80034a4 <_malloc_r+0xa8>
 8003484:	6822      	ldr	r2, [r4, #0]
 8003486:	1b52      	subs	r2, r2, r5
 8003488:	d420      	bmi.n	80034cc <_malloc_r+0xd0>
 800348a:	2a0b      	cmp	r2, #11
 800348c:	d917      	bls.n	80034be <_malloc_r+0xc2>
 800348e:	1961      	adds	r1, r4, r5
 8003490:	42a3      	cmp	r3, r4
 8003492:	6025      	str	r5, [r4, #0]
 8003494:	bf18      	it	ne
 8003496:	6059      	strne	r1, [r3, #4]
 8003498:	6863      	ldr	r3, [r4, #4]
 800349a:	bf08      	it	eq
 800349c:	f8c8 1000 	streq.w	r1, [r8]
 80034a0:	5162      	str	r2, [r4, r5]
 80034a2:	604b      	str	r3, [r1, #4]
 80034a4:	4630      	mov	r0, r6
 80034a6:	f000 f82f 	bl	8003508 <__malloc_unlock>
 80034aa:	f104 000b 	add.w	r0, r4, #11
 80034ae:	1d23      	adds	r3, r4, #4
 80034b0:	f020 0007 	bic.w	r0, r0, #7
 80034b4:	1ac2      	subs	r2, r0, r3
 80034b6:	bf1c      	itt	ne
 80034b8:	1a1b      	subne	r3, r3, r0
 80034ba:	50a3      	strne	r3, [r4, r2]
 80034bc:	e7af      	b.n	800341e <_malloc_r+0x22>
 80034be:	6862      	ldr	r2, [r4, #4]
 80034c0:	42a3      	cmp	r3, r4
 80034c2:	bf0c      	ite	eq
 80034c4:	f8c8 2000 	streq.w	r2, [r8]
 80034c8:	605a      	strne	r2, [r3, #4]
 80034ca:	e7eb      	b.n	80034a4 <_malloc_r+0xa8>
 80034cc:	4623      	mov	r3, r4
 80034ce:	6864      	ldr	r4, [r4, #4]
 80034d0:	e7ae      	b.n	8003430 <_malloc_r+0x34>
 80034d2:	463c      	mov	r4, r7
 80034d4:	687f      	ldr	r7, [r7, #4]
 80034d6:	e7b6      	b.n	8003446 <_malloc_r+0x4a>
 80034d8:	461a      	mov	r2, r3
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	42a3      	cmp	r3, r4
 80034de:	d1fb      	bne.n	80034d8 <_malloc_r+0xdc>
 80034e0:	2300      	movs	r3, #0
 80034e2:	6053      	str	r3, [r2, #4]
 80034e4:	e7de      	b.n	80034a4 <_malloc_r+0xa8>
 80034e6:	230c      	movs	r3, #12
 80034e8:	6033      	str	r3, [r6, #0]
 80034ea:	4630      	mov	r0, r6
 80034ec:	f000 f80c 	bl	8003508 <__malloc_unlock>
 80034f0:	e794      	b.n	800341c <_malloc_r+0x20>
 80034f2:	6005      	str	r5, [r0, #0]
 80034f4:	e7d6      	b.n	80034a4 <_malloc_r+0xa8>
 80034f6:	bf00      	nop
 80034f8:	20000250 	.word	0x20000250

080034fc <__malloc_lock>:
 80034fc:	4801      	ldr	r0, [pc, #4]	@ (8003504 <__malloc_lock+0x8>)
 80034fe:	f7ff bf06 	b.w	800330e <__retarget_lock_acquire_recursive>
 8003502:	bf00      	nop
 8003504:	20000248 	.word	0x20000248

08003508 <__malloc_unlock>:
 8003508:	4801      	ldr	r0, [pc, #4]	@ (8003510 <__malloc_unlock+0x8>)
 800350a:	f7ff bf01 	b.w	8003310 <__retarget_lock_release_recursive>
 800350e:	bf00      	nop
 8003510:	20000248 	.word	0x20000248

08003514 <__sfputc_r>:
 8003514:	6893      	ldr	r3, [r2, #8]
 8003516:	3b01      	subs	r3, #1
 8003518:	2b00      	cmp	r3, #0
 800351a:	b410      	push	{r4}
 800351c:	6093      	str	r3, [r2, #8]
 800351e:	da08      	bge.n	8003532 <__sfputc_r+0x1e>
 8003520:	6994      	ldr	r4, [r2, #24]
 8003522:	42a3      	cmp	r3, r4
 8003524:	db01      	blt.n	800352a <__sfputc_r+0x16>
 8003526:	290a      	cmp	r1, #10
 8003528:	d103      	bne.n	8003532 <__sfputc_r+0x1e>
 800352a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800352e:	f7ff bdc6 	b.w	80030be <__swbuf_r>
 8003532:	6813      	ldr	r3, [r2, #0]
 8003534:	1c58      	adds	r0, r3, #1
 8003536:	6010      	str	r0, [r2, #0]
 8003538:	7019      	strb	r1, [r3, #0]
 800353a:	4608      	mov	r0, r1
 800353c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003540:	4770      	bx	lr

08003542 <__sfputs_r>:
 8003542:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003544:	4606      	mov	r6, r0
 8003546:	460f      	mov	r7, r1
 8003548:	4614      	mov	r4, r2
 800354a:	18d5      	adds	r5, r2, r3
 800354c:	42ac      	cmp	r4, r5
 800354e:	d101      	bne.n	8003554 <__sfputs_r+0x12>
 8003550:	2000      	movs	r0, #0
 8003552:	e007      	b.n	8003564 <__sfputs_r+0x22>
 8003554:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003558:	463a      	mov	r2, r7
 800355a:	4630      	mov	r0, r6
 800355c:	f7ff ffda 	bl	8003514 <__sfputc_r>
 8003560:	1c43      	adds	r3, r0, #1
 8003562:	d1f3      	bne.n	800354c <__sfputs_r+0xa>
 8003564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003568 <_vfiprintf_r>:
 8003568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800356c:	460d      	mov	r5, r1
 800356e:	b09d      	sub	sp, #116	@ 0x74
 8003570:	4614      	mov	r4, r2
 8003572:	4698      	mov	r8, r3
 8003574:	4606      	mov	r6, r0
 8003576:	b118      	cbz	r0, 8003580 <_vfiprintf_r+0x18>
 8003578:	6a03      	ldr	r3, [r0, #32]
 800357a:	b90b      	cbnz	r3, 8003580 <_vfiprintf_r+0x18>
 800357c:	f7ff fc02 	bl	8002d84 <__sinit>
 8003580:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003582:	07d9      	lsls	r1, r3, #31
 8003584:	d405      	bmi.n	8003592 <_vfiprintf_r+0x2a>
 8003586:	89ab      	ldrh	r3, [r5, #12]
 8003588:	059a      	lsls	r2, r3, #22
 800358a:	d402      	bmi.n	8003592 <_vfiprintf_r+0x2a>
 800358c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800358e:	f7ff febe 	bl	800330e <__retarget_lock_acquire_recursive>
 8003592:	89ab      	ldrh	r3, [r5, #12]
 8003594:	071b      	lsls	r3, r3, #28
 8003596:	d501      	bpl.n	800359c <_vfiprintf_r+0x34>
 8003598:	692b      	ldr	r3, [r5, #16]
 800359a:	b99b      	cbnz	r3, 80035c4 <_vfiprintf_r+0x5c>
 800359c:	4629      	mov	r1, r5
 800359e:	4630      	mov	r0, r6
 80035a0:	f7ff fdcc 	bl	800313c <__swsetup_r>
 80035a4:	b170      	cbz	r0, 80035c4 <_vfiprintf_r+0x5c>
 80035a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80035a8:	07dc      	lsls	r4, r3, #31
 80035aa:	d504      	bpl.n	80035b6 <_vfiprintf_r+0x4e>
 80035ac:	f04f 30ff 	mov.w	r0, #4294967295
 80035b0:	b01d      	add	sp, #116	@ 0x74
 80035b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035b6:	89ab      	ldrh	r3, [r5, #12]
 80035b8:	0598      	lsls	r0, r3, #22
 80035ba:	d4f7      	bmi.n	80035ac <_vfiprintf_r+0x44>
 80035bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80035be:	f7ff fea7 	bl	8003310 <__retarget_lock_release_recursive>
 80035c2:	e7f3      	b.n	80035ac <_vfiprintf_r+0x44>
 80035c4:	2300      	movs	r3, #0
 80035c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80035c8:	2320      	movs	r3, #32
 80035ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80035ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80035d2:	2330      	movs	r3, #48	@ 0x30
 80035d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003784 <_vfiprintf_r+0x21c>
 80035d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80035dc:	f04f 0901 	mov.w	r9, #1
 80035e0:	4623      	mov	r3, r4
 80035e2:	469a      	mov	sl, r3
 80035e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035e8:	b10a      	cbz	r2, 80035ee <_vfiprintf_r+0x86>
 80035ea:	2a25      	cmp	r2, #37	@ 0x25
 80035ec:	d1f9      	bne.n	80035e2 <_vfiprintf_r+0x7a>
 80035ee:	ebba 0b04 	subs.w	fp, sl, r4
 80035f2:	d00b      	beq.n	800360c <_vfiprintf_r+0xa4>
 80035f4:	465b      	mov	r3, fp
 80035f6:	4622      	mov	r2, r4
 80035f8:	4629      	mov	r1, r5
 80035fa:	4630      	mov	r0, r6
 80035fc:	f7ff ffa1 	bl	8003542 <__sfputs_r>
 8003600:	3001      	adds	r0, #1
 8003602:	f000 80a7 	beq.w	8003754 <_vfiprintf_r+0x1ec>
 8003606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003608:	445a      	add	r2, fp
 800360a:	9209      	str	r2, [sp, #36]	@ 0x24
 800360c:	f89a 3000 	ldrb.w	r3, [sl]
 8003610:	2b00      	cmp	r3, #0
 8003612:	f000 809f 	beq.w	8003754 <_vfiprintf_r+0x1ec>
 8003616:	2300      	movs	r3, #0
 8003618:	f04f 32ff 	mov.w	r2, #4294967295
 800361c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003620:	f10a 0a01 	add.w	sl, sl, #1
 8003624:	9304      	str	r3, [sp, #16]
 8003626:	9307      	str	r3, [sp, #28]
 8003628:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800362c:	931a      	str	r3, [sp, #104]	@ 0x68
 800362e:	4654      	mov	r4, sl
 8003630:	2205      	movs	r2, #5
 8003632:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003636:	4853      	ldr	r0, [pc, #332]	@ (8003784 <_vfiprintf_r+0x21c>)
 8003638:	f7fc fdda 	bl	80001f0 <memchr>
 800363c:	9a04      	ldr	r2, [sp, #16]
 800363e:	b9d8      	cbnz	r0, 8003678 <_vfiprintf_r+0x110>
 8003640:	06d1      	lsls	r1, r2, #27
 8003642:	bf44      	itt	mi
 8003644:	2320      	movmi	r3, #32
 8003646:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800364a:	0713      	lsls	r3, r2, #28
 800364c:	bf44      	itt	mi
 800364e:	232b      	movmi	r3, #43	@ 0x2b
 8003650:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003654:	f89a 3000 	ldrb.w	r3, [sl]
 8003658:	2b2a      	cmp	r3, #42	@ 0x2a
 800365a:	d015      	beq.n	8003688 <_vfiprintf_r+0x120>
 800365c:	9a07      	ldr	r2, [sp, #28]
 800365e:	4654      	mov	r4, sl
 8003660:	2000      	movs	r0, #0
 8003662:	f04f 0c0a 	mov.w	ip, #10
 8003666:	4621      	mov	r1, r4
 8003668:	f811 3b01 	ldrb.w	r3, [r1], #1
 800366c:	3b30      	subs	r3, #48	@ 0x30
 800366e:	2b09      	cmp	r3, #9
 8003670:	d94b      	bls.n	800370a <_vfiprintf_r+0x1a2>
 8003672:	b1b0      	cbz	r0, 80036a2 <_vfiprintf_r+0x13a>
 8003674:	9207      	str	r2, [sp, #28]
 8003676:	e014      	b.n	80036a2 <_vfiprintf_r+0x13a>
 8003678:	eba0 0308 	sub.w	r3, r0, r8
 800367c:	fa09 f303 	lsl.w	r3, r9, r3
 8003680:	4313      	orrs	r3, r2
 8003682:	9304      	str	r3, [sp, #16]
 8003684:	46a2      	mov	sl, r4
 8003686:	e7d2      	b.n	800362e <_vfiprintf_r+0xc6>
 8003688:	9b03      	ldr	r3, [sp, #12]
 800368a:	1d19      	adds	r1, r3, #4
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	9103      	str	r1, [sp, #12]
 8003690:	2b00      	cmp	r3, #0
 8003692:	bfbb      	ittet	lt
 8003694:	425b      	neglt	r3, r3
 8003696:	f042 0202 	orrlt.w	r2, r2, #2
 800369a:	9307      	strge	r3, [sp, #28]
 800369c:	9307      	strlt	r3, [sp, #28]
 800369e:	bfb8      	it	lt
 80036a0:	9204      	strlt	r2, [sp, #16]
 80036a2:	7823      	ldrb	r3, [r4, #0]
 80036a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80036a6:	d10a      	bne.n	80036be <_vfiprintf_r+0x156>
 80036a8:	7863      	ldrb	r3, [r4, #1]
 80036aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80036ac:	d132      	bne.n	8003714 <_vfiprintf_r+0x1ac>
 80036ae:	9b03      	ldr	r3, [sp, #12]
 80036b0:	1d1a      	adds	r2, r3, #4
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	9203      	str	r2, [sp, #12]
 80036b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80036ba:	3402      	adds	r4, #2
 80036bc:	9305      	str	r3, [sp, #20]
 80036be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003794 <_vfiprintf_r+0x22c>
 80036c2:	7821      	ldrb	r1, [r4, #0]
 80036c4:	2203      	movs	r2, #3
 80036c6:	4650      	mov	r0, sl
 80036c8:	f7fc fd92 	bl	80001f0 <memchr>
 80036cc:	b138      	cbz	r0, 80036de <_vfiprintf_r+0x176>
 80036ce:	9b04      	ldr	r3, [sp, #16]
 80036d0:	eba0 000a 	sub.w	r0, r0, sl
 80036d4:	2240      	movs	r2, #64	@ 0x40
 80036d6:	4082      	lsls	r2, r0
 80036d8:	4313      	orrs	r3, r2
 80036da:	3401      	adds	r4, #1
 80036dc:	9304      	str	r3, [sp, #16]
 80036de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036e2:	4829      	ldr	r0, [pc, #164]	@ (8003788 <_vfiprintf_r+0x220>)
 80036e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80036e8:	2206      	movs	r2, #6
 80036ea:	f7fc fd81 	bl	80001f0 <memchr>
 80036ee:	2800      	cmp	r0, #0
 80036f0:	d03f      	beq.n	8003772 <_vfiprintf_r+0x20a>
 80036f2:	4b26      	ldr	r3, [pc, #152]	@ (800378c <_vfiprintf_r+0x224>)
 80036f4:	bb1b      	cbnz	r3, 800373e <_vfiprintf_r+0x1d6>
 80036f6:	9b03      	ldr	r3, [sp, #12]
 80036f8:	3307      	adds	r3, #7
 80036fa:	f023 0307 	bic.w	r3, r3, #7
 80036fe:	3308      	adds	r3, #8
 8003700:	9303      	str	r3, [sp, #12]
 8003702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003704:	443b      	add	r3, r7
 8003706:	9309      	str	r3, [sp, #36]	@ 0x24
 8003708:	e76a      	b.n	80035e0 <_vfiprintf_r+0x78>
 800370a:	fb0c 3202 	mla	r2, ip, r2, r3
 800370e:	460c      	mov	r4, r1
 8003710:	2001      	movs	r0, #1
 8003712:	e7a8      	b.n	8003666 <_vfiprintf_r+0xfe>
 8003714:	2300      	movs	r3, #0
 8003716:	3401      	adds	r4, #1
 8003718:	9305      	str	r3, [sp, #20]
 800371a:	4619      	mov	r1, r3
 800371c:	f04f 0c0a 	mov.w	ip, #10
 8003720:	4620      	mov	r0, r4
 8003722:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003726:	3a30      	subs	r2, #48	@ 0x30
 8003728:	2a09      	cmp	r2, #9
 800372a:	d903      	bls.n	8003734 <_vfiprintf_r+0x1cc>
 800372c:	2b00      	cmp	r3, #0
 800372e:	d0c6      	beq.n	80036be <_vfiprintf_r+0x156>
 8003730:	9105      	str	r1, [sp, #20]
 8003732:	e7c4      	b.n	80036be <_vfiprintf_r+0x156>
 8003734:	fb0c 2101 	mla	r1, ip, r1, r2
 8003738:	4604      	mov	r4, r0
 800373a:	2301      	movs	r3, #1
 800373c:	e7f0      	b.n	8003720 <_vfiprintf_r+0x1b8>
 800373e:	ab03      	add	r3, sp, #12
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	462a      	mov	r2, r5
 8003744:	4b12      	ldr	r3, [pc, #72]	@ (8003790 <_vfiprintf_r+0x228>)
 8003746:	a904      	add	r1, sp, #16
 8003748:	4630      	mov	r0, r6
 800374a:	f3af 8000 	nop.w
 800374e:	4607      	mov	r7, r0
 8003750:	1c78      	adds	r0, r7, #1
 8003752:	d1d6      	bne.n	8003702 <_vfiprintf_r+0x19a>
 8003754:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003756:	07d9      	lsls	r1, r3, #31
 8003758:	d405      	bmi.n	8003766 <_vfiprintf_r+0x1fe>
 800375a:	89ab      	ldrh	r3, [r5, #12]
 800375c:	059a      	lsls	r2, r3, #22
 800375e:	d402      	bmi.n	8003766 <_vfiprintf_r+0x1fe>
 8003760:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003762:	f7ff fdd5 	bl	8003310 <__retarget_lock_release_recursive>
 8003766:	89ab      	ldrh	r3, [r5, #12]
 8003768:	065b      	lsls	r3, r3, #25
 800376a:	f53f af1f 	bmi.w	80035ac <_vfiprintf_r+0x44>
 800376e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003770:	e71e      	b.n	80035b0 <_vfiprintf_r+0x48>
 8003772:	ab03      	add	r3, sp, #12
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	462a      	mov	r2, r5
 8003778:	4b05      	ldr	r3, [pc, #20]	@ (8003790 <_vfiprintf_r+0x228>)
 800377a:	a904      	add	r1, sp, #16
 800377c:	4630      	mov	r0, r6
 800377e:	f000 f879 	bl	8003874 <_printf_i>
 8003782:	e7e4      	b.n	800374e <_vfiprintf_r+0x1e6>
 8003784:	0800413d 	.word	0x0800413d
 8003788:	08004147 	.word	0x08004147
 800378c:	00000000 	.word	0x00000000
 8003790:	08003543 	.word	0x08003543
 8003794:	08004143 	.word	0x08004143

08003798 <_printf_common>:
 8003798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800379c:	4616      	mov	r6, r2
 800379e:	4698      	mov	r8, r3
 80037a0:	688a      	ldr	r2, [r1, #8]
 80037a2:	690b      	ldr	r3, [r1, #16]
 80037a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037a8:	4293      	cmp	r3, r2
 80037aa:	bfb8      	it	lt
 80037ac:	4613      	movlt	r3, r2
 80037ae:	6033      	str	r3, [r6, #0]
 80037b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037b4:	4607      	mov	r7, r0
 80037b6:	460c      	mov	r4, r1
 80037b8:	b10a      	cbz	r2, 80037be <_printf_common+0x26>
 80037ba:	3301      	adds	r3, #1
 80037bc:	6033      	str	r3, [r6, #0]
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	0699      	lsls	r1, r3, #26
 80037c2:	bf42      	ittt	mi
 80037c4:	6833      	ldrmi	r3, [r6, #0]
 80037c6:	3302      	addmi	r3, #2
 80037c8:	6033      	strmi	r3, [r6, #0]
 80037ca:	6825      	ldr	r5, [r4, #0]
 80037cc:	f015 0506 	ands.w	r5, r5, #6
 80037d0:	d106      	bne.n	80037e0 <_printf_common+0x48>
 80037d2:	f104 0a19 	add.w	sl, r4, #25
 80037d6:	68e3      	ldr	r3, [r4, #12]
 80037d8:	6832      	ldr	r2, [r6, #0]
 80037da:	1a9b      	subs	r3, r3, r2
 80037dc:	42ab      	cmp	r3, r5
 80037de:	dc26      	bgt.n	800382e <_printf_common+0x96>
 80037e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037e4:	6822      	ldr	r2, [r4, #0]
 80037e6:	3b00      	subs	r3, #0
 80037e8:	bf18      	it	ne
 80037ea:	2301      	movne	r3, #1
 80037ec:	0692      	lsls	r2, r2, #26
 80037ee:	d42b      	bmi.n	8003848 <_printf_common+0xb0>
 80037f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037f4:	4641      	mov	r1, r8
 80037f6:	4638      	mov	r0, r7
 80037f8:	47c8      	blx	r9
 80037fa:	3001      	adds	r0, #1
 80037fc:	d01e      	beq.n	800383c <_printf_common+0xa4>
 80037fe:	6823      	ldr	r3, [r4, #0]
 8003800:	6922      	ldr	r2, [r4, #16]
 8003802:	f003 0306 	and.w	r3, r3, #6
 8003806:	2b04      	cmp	r3, #4
 8003808:	bf02      	ittt	eq
 800380a:	68e5      	ldreq	r5, [r4, #12]
 800380c:	6833      	ldreq	r3, [r6, #0]
 800380e:	1aed      	subeq	r5, r5, r3
 8003810:	68a3      	ldr	r3, [r4, #8]
 8003812:	bf0c      	ite	eq
 8003814:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003818:	2500      	movne	r5, #0
 800381a:	4293      	cmp	r3, r2
 800381c:	bfc4      	itt	gt
 800381e:	1a9b      	subgt	r3, r3, r2
 8003820:	18ed      	addgt	r5, r5, r3
 8003822:	2600      	movs	r6, #0
 8003824:	341a      	adds	r4, #26
 8003826:	42b5      	cmp	r5, r6
 8003828:	d11a      	bne.n	8003860 <_printf_common+0xc8>
 800382a:	2000      	movs	r0, #0
 800382c:	e008      	b.n	8003840 <_printf_common+0xa8>
 800382e:	2301      	movs	r3, #1
 8003830:	4652      	mov	r2, sl
 8003832:	4641      	mov	r1, r8
 8003834:	4638      	mov	r0, r7
 8003836:	47c8      	blx	r9
 8003838:	3001      	adds	r0, #1
 800383a:	d103      	bne.n	8003844 <_printf_common+0xac>
 800383c:	f04f 30ff 	mov.w	r0, #4294967295
 8003840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003844:	3501      	adds	r5, #1
 8003846:	e7c6      	b.n	80037d6 <_printf_common+0x3e>
 8003848:	18e1      	adds	r1, r4, r3
 800384a:	1c5a      	adds	r2, r3, #1
 800384c:	2030      	movs	r0, #48	@ 0x30
 800384e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003852:	4422      	add	r2, r4
 8003854:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003858:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800385c:	3302      	adds	r3, #2
 800385e:	e7c7      	b.n	80037f0 <_printf_common+0x58>
 8003860:	2301      	movs	r3, #1
 8003862:	4622      	mov	r2, r4
 8003864:	4641      	mov	r1, r8
 8003866:	4638      	mov	r0, r7
 8003868:	47c8      	blx	r9
 800386a:	3001      	adds	r0, #1
 800386c:	d0e6      	beq.n	800383c <_printf_common+0xa4>
 800386e:	3601      	adds	r6, #1
 8003870:	e7d9      	b.n	8003826 <_printf_common+0x8e>
	...

08003874 <_printf_i>:
 8003874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003878:	7e0f      	ldrb	r7, [r1, #24]
 800387a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800387c:	2f78      	cmp	r7, #120	@ 0x78
 800387e:	4691      	mov	r9, r2
 8003880:	4680      	mov	r8, r0
 8003882:	460c      	mov	r4, r1
 8003884:	469a      	mov	sl, r3
 8003886:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800388a:	d807      	bhi.n	800389c <_printf_i+0x28>
 800388c:	2f62      	cmp	r7, #98	@ 0x62
 800388e:	d80a      	bhi.n	80038a6 <_printf_i+0x32>
 8003890:	2f00      	cmp	r7, #0
 8003892:	f000 80d2 	beq.w	8003a3a <_printf_i+0x1c6>
 8003896:	2f58      	cmp	r7, #88	@ 0x58
 8003898:	f000 80b9 	beq.w	8003a0e <_printf_i+0x19a>
 800389c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038a4:	e03a      	b.n	800391c <_printf_i+0xa8>
 80038a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038aa:	2b15      	cmp	r3, #21
 80038ac:	d8f6      	bhi.n	800389c <_printf_i+0x28>
 80038ae:	a101      	add	r1, pc, #4	@ (adr r1, 80038b4 <_printf_i+0x40>)
 80038b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038b4:	0800390d 	.word	0x0800390d
 80038b8:	08003921 	.word	0x08003921
 80038bc:	0800389d 	.word	0x0800389d
 80038c0:	0800389d 	.word	0x0800389d
 80038c4:	0800389d 	.word	0x0800389d
 80038c8:	0800389d 	.word	0x0800389d
 80038cc:	08003921 	.word	0x08003921
 80038d0:	0800389d 	.word	0x0800389d
 80038d4:	0800389d 	.word	0x0800389d
 80038d8:	0800389d 	.word	0x0800389d
 80038dc:	0800389d 	.word	0x0800389d
 80038e0:	08003a21 	.word	0x08003a21
 80038e4:	0800394b 	.word	0x0800394b
 80038e8:	080039db 	.word	0x080039db
 80038ec:	0800389d 	.word	0x0800389d
 80038f0:	0800389d 	.word	0x0800389d
 80038f4:	08003a43 	.word	0x08003a43
 80038f8:	0800389d 	.word	0x0800389d
 80038fc:	0800394b 	.word	0x0800394b
 8003900:	0800389d 	.word	0x0800389d
 8003904:	0800389d 	.word	0x0800389d
 8003908:	080039e3 	.word	0x080039e3
 800390c:	6833      	ldr	r3, [r6, #0]
 800390e:	1d1a      	adds	r2, r3, #4
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	6032      	str	r2, [r6, #0]
 8003914:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003918:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800391c:	2301      	movs	r3, #1
 800391e:	e09d      	b.n	8003a5c <_printf_i+0x1e8>
 8003920:	6833      	ldr	r3, [r6, #0]
 8003922:	6820      	ldr	r0, [r4, #0]
 8003924:	1d19      	adds	r1, r3, #4
 8003926:	6031      	str	r1, [r6, #0]
 8003928:	0606      	lsls	r6, r0, #24
 800392a:	d501      	bpl.n	8003930 <_printf_i+0xbc>
 800392c:	681d      	ldr	r5, [r3, #0]
 800392e:	e003      	b.n	8003938 <_printf_i+0xc4>
 8003930:	0645      	lsls	r5, r0, #25
 8003932:	d5fb      	bpl.n	800392c <_printf_i+0xb8>
 8003934:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003938:	2d00      	cmp	r5, #0
 800393a:	da03      	bge.n	8003944 <_printf_i+0xd0>
 800393c:	232d      	movs	r3, #45	@ 0x2d
 800393e:	426d      	negs	r5, r5
 8003940:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003944:	4859      	ldr	r0, [pc, #356]	@ (8003aac <_printf_i+0x238>)
 8003946:	230a      	movs	r3, #10
 8003948:	e011      	b.n	800396e <_printf_i+0xfa>
 800394a:	6821      	ldr	r1, [r4, #0]
 800394c:	6833      	ldr	r3, [r6, #0]
 800394e:	0608      	lsls	r0, r1, #24
 8003950:	f853 5b04 	ldr.w	r5, [r3], #4
 8003954:	d402      	bmi.n	800395c <_printf_i+0xe8>
 8003956:	0649      	lsls	r1, r1, #25
 8003958:	bf48      	it	mi
 800395a:	b2ad      	uxthmi	r5, r5
 800395c:	2f6f      	cmp	r7, #111	@ 0x6f
 800395e:	4853      	ldr	r0, [pc, #332]	@ (8003aac <_printf_i+0x238>)
 8003960:	6033      	str	r3, [r6, #0]
 8003962:	bf14      	ite	ne
 8003964:	230a      	movne	r3, #10
 8003966:	2308      	moveq	r3, #8
 8003968:	2100      	movs	r1, #0
 800396a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800396e:	6866      	ldr	r6, [r4, #4]
 8003970:	60a6      	str	r6, [r4, #8]
 8003972:	2e00      	cmp	r6, #0
 8003974:	bfa2      	ittt	ge
 8003976:	6821      	ldrge	r1, [r4, #0]
 8003978:	f021 0104 	bicge.w	r1, r1, #4
 800397c:	6021      	strge	r1, [r4, #0]
 800397e:	b90d      	cbnz	r5, 8003984 <_printf_i+0x110>
 8003980:	2e00      	cmp	r6, #0
 8003982:	d04b      	beq.n	8003a1c <_printf_i+0x1a8>
 8003984:	4616      	mov	r6, r2
 8003986:	fbb5 f1f3 	udiv	r1, r5, r3
 800398a:	fb03 5711 	mls	r7, r3, r1, r5
 800398e:	5dc7      	ldrb	r7, [r0, r7]
 8003990:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003994:	462f      	mov	r7, r5
 8003996:	42bb      	cmp	r3, r7
 8003998:	460d      	mov	r5, r1
 800399a:	d9f4      	bls.n	8003986 <_printf_i+0x112>
 800399c:	2b08      	cmp	r3, #8
 800399e:	d10b      	bne.n	80039b8 <_printf_i+0x144>
 80039a0:	6823      	ldr	r3, [r4, #0]
 80039a2:	07df      	lsls	r7, r3, #31
 80039a4:	d508      	bpl.n	80039b8 <_printf_i+0x144>
 80039a6:	6923      	ldr	r3, [r4, #16]
 80039a8:	6861      	ldr	r1, [r4, #4]
 80039aa:	4299      	cmp	r1, r3
 80039ac:	bfde      	ittt	le
 80039ae:	2330      	movle	r3, #48	@ 0x30
 80039b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039b8:	1b92      	subs	r2, r2, r6
 80039ba:	6122      	str	r2, [r4, #16]
 80039bc:	f8cd a000 	str.w	sl, [sp]
 80039c0:	464b      	mov	r3, r9
 80039c2:	aa03      	add	r2, sp, #12
 80039c4:	4621      	mov	r1, r4
 80039c6:	4640      	mov	r0, r8
 80039c8:	f7ff fee6 	bl	8003798 <_printf_common>
 80039cc:	3001      	adds	r0, #1
 80039ce:	d14a      	bne.n	8003a66 <_printf_i+0x1f2>
 80039d0:	f04f 30ff 	mov.w	r0, #4294967295
 80039d4:	b004      	add	sp, #16
 80039d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039da:	6823      	ldr	r3, [r4, #0]
 80039dc:	f043 0320 	orr.w	r3, r3, #32
 80039e0:	6023      	str	r3, [r4, #0]
 80039e2:	4833      	ldr	r0, [pc, #204]	@ (8003ab0 <_printf_i+0x23c>)
 80039e4:	2778      	movs	r7, #120	@ 0x78
 80039e6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039ea:	6823      	ldr	r3, [r4, #0]
 80039ec:	6831      	ldr	r1, [r6, #0]
 80039ee:	061f      	lsls	r7, r3, #24
 80039f0:	f851 5b04 	ldr.w	r5, [r1], #4
 80039f4:	d402      	bmi.n	80039fc <_printf_i+0x188>
 80039f6:	065f      	lsls	r7, r3, #25
 80039f8:	bf48      	it	mi
 80039fa:	b2ad      	uxthmi	r5, r5
 80039fc:	6031      	str	r1, [r6, #0]
 80039fe:	07d9      	lsls	r1, r3, #31
 8003a00:	bf44      	itt	mi
 8003a02:	f043 0320 	orrmi.w	r3, r3, #32
 8003a06:	6023      	strmi	r3, [r4, #0]
 8003a08:	b11d      	cbz	r5, 8003a12 <_printf_i+0x19e>
 8003a0a:	2310      	movs	r3, #16
 8003a0c:	e7ac      	b.n	8003968 <_printf_i+0xf4>
 8003a0e:	4827      	ldr	r0, [pc, #156]	@ (8003aac <_printf_i+0x238>)
 8003a10:	e7e9      	b.n	80039e6 <_printf_i+0x172>
 8003a12:	6823      	ldr	r3, [r4, #0]
 8003a14:	f023 0320 	bic.w	r3, r3, #32
 8003a18:	6023      	str	r3, [r4, #0]
 8003a1a:	e7f6      	b.n	8003a0a <_printf_i+0x196>
 8003a1c:	4616      	mov	r6, r2
 8003a1e:	e7bd      	b.n	800399c <_printf_i+0x128>
 8003a20:	6833      	ldr	r3, [r6, #0]
 8003a22:	6825      	ldr	r5, [r4, #0]
 8003a24:	6961      	ldr	r1, [r4, #20]
 8003a26:	1d18      	adds	r0, r3, #4
 8003a28:	6030      	str	r0, [r6, #0]
 8003a2a:	062e      	lsls	r6, r5, #24
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	d501      	bpl.n	8003a34 <_printf_i+0x1c0>
 8003a30:	6019      	str	r1, [r3, #0]
 8003a32:	e002      	b.n	8003a3a <_printf_i+0x1c6>
 8003a34:	0668      	lsls	r0, r5, #25
 8003a36:	d5fb      	bpl.n	8003a30 <_printf_i+0x1bc>
 8003a38:	8019      	strh	r1, [r3, #0]
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	6123      	str	r3, [r4, #16]
 8003a3e:	4616      	mov	r6, r2
 8003a40:	e7bc      	b.n	80039bc <_printf_i+0x148>
 8003a42:	6833      	ldr	r3, [r6, #0]
 8003a44:	1d1a      	adds	r2, r3, #4
 8003a46:	6032      	str	r2, [r6, #0]
 8003a48:	681e      	ldr	r6, [r3, #0]
 8003a4a:	6862      	ldr	r2, [r4, #4]
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	4630      	mov	r0, r6
 8003a50:	f7fc fbce 	bl	80001f0 <memchr>
 8003a54:	b108      	cbz	r0, 8003a5a <_printf_i+0x1e6>
 8003a56:	1b80      	subs	r0, r0, r6
 8003a58:	6060      	str	r0, [r4, #4]
 8003a5a:	6863      	ldr	r3, [r4, #4]
 8003a5c:	6123      	str	r3, [r4, #16]
 8003a5e:	2300      	movs	r3, #0
 8003a60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a64:	e7aa      	b.n	80039bc <_printf_i+0x148>
 8003a66:	6923      	ldr	r3, [r4, #16]
 8003a68:	4632      	mov	r2, r6
 8003a6a:	4649      	mov	r1, r9
 8003a6c:	4640      	mov	r0, r8
 8003a6e:	47d0      	blx	sl
 8003a70:	3001      	adds	r0, #1
 8003a72:	d0ad      	beq.n	80039d0 <_printf_i+0x15c>
 8003a74:	6823      	ldr	r3, [r4, #0]
 8003a76:	079b      	lsls	r3, r3, #30
 8003a78:	d413      	bmi.n	8003aa2 <_printf_i+0x22e>
 8003a7a:	68e0      	ldr	r0, [r4, #12]
 8003a7c:	9b03      	ldr	r3, [sp, #12]
 8003a7e:	4298      	cmp	r0, r3
 8003a80:	bfb8      	it	lt
 8003a82:	4618      	movlt	r0, r3
 8003a84:	e7a6      	b.n	80039d4 <_printf_i+0x160>
 8003a86:	2301      	movs	r3, #1
 8003a88:	4632      	mov	r2, r6
 8003a8a:	4649      	mov	r1, r9
 8003a8c:	4640      	mov	r0, r8
 8003a8e:	47d0      	blx	sl
 8003a90:	3001      	adds	r0, #1
 8003a92:	d09d      	beq.n	80039d0 <_printf_i+0x15c>
 8003a94:	3501      	adds	r5, #1
 8003a96:	68e3      	ldr	r3, [r4, #12]
 8003a98:	9903      	ldr	r1, [sp, #12]
 8003a9a:	1a5b      	subs	r3, r3, r1
 8003a9c:	42ab      	cmp	r3, r5
 8003a9e:	dcf2      	bgt.n	8003a86 <_printf_i+0x212>
 8003aa0:	e7eb      	b.n	8003a7a <_printf_i+0x206>
 8003aa2:	2500      	movs	r5, #0
 8003aa4:	f104 0619 	add.w	r6, r4, #25
 8003aa8:	e7f5      	b.n	8003a96 <_printf_i+0x222>
 8003aaa:	bf00      	nop
 8003aac:	0800414e 	.word	0x0800414e
 8003ab0:	0800415f 	.word	0x0800415f

08003ab4 <__sflush_r>:
 8003ab4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003abc:	0716      	lsls	r6, r2, #28
 8003abe:	4605      	mov	r5, r0
 8003ac0:	460c      	mov	r4, r1
 8003ac2:	d454      	bmi.n	8003b6e <__sflush_r+0xba>
 8003ac4:	684b      	ldr	r3, [r1, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	dc02      	bgt.n	8003ad0 <__sflush_r+0x1c>
 8003aca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	dd48      	ble.n	8003b62 <__sflush_r+0xae>
 8003ad0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003ad2:	2e00      	cmp	r6, #0
 8003ad4:	d045      	beq.n	8003b62 <__sflush_r+0xae>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003adc:	682f      	ldr	r7, [r5, #0]
 8003ade:	6a21      	ldr	r1, [r4, #32]
 8003ae0:	602b      	str	r3, [r5, #0]
 8003ae2:	d030      	beq.n	8003b46 <__sflush_r+0x92>
 8003ae4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003ae6:	89a3      	ldrh	r3, [r4, #12]
 8003ae8:	0759      	lsls	r1, r3, #29
 8003aea:	d505      	bpl.n	8003af8 <__sflush_r+0x44>
 8003aec:	6863      	ldr	r3, [r4, #4]
 8003aee:	1ad2      	subs	r2, r2, r3
 8003af0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003af2:	b10b      	cbz	r3, 8003af8 <__sflush_r+0x44>
 8003af4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003af6:	1ad2      	subs	r2, r2, r3
 8003af8:	2300      	movs	r3, #0
 8003afa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003afc:	6a21      	ldr	r1, [r4, #32]
 8003afe:	4628      	mov	r0, r5
 8003b00:	47b0      	blx	r6
 8003b02:	1c43      	adds	r3, r0, #1
 8003b04:	89a3      	ldrh	r3, [r4, #12]
 8003b06:	d106      	bne.n	8003b16 <__sflush_r+0x62>
 8003b08:	6829      	ldr	r1, [r5, #0]
 8003b0a:	291d      	cmp	r1, #29
 8003b0c:	d82b      	bhi.n	8003b66 <__sflush_r+0xb2>
 8003b0e:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb8 <__sflush_r+0x104>)
 8003b10:	410a      	asrs	r2, r1
 8003b12:	07d6      	lsls	r6, r2, #31
 8003b14:	d427      	bmi.n	8003b66 <__sflush_r+0xb2>
 8003b16:	2200      	movs	r2, #0
 8003b18:	6062      	str	r2, [r4, #4]
 8003b1a:	04d9      	lsls	r1, r3, #19
 8003b1c:	6922      	ldr	r2, [r4, #16]
 8003b1e:	6022      	str	r2, [r4, #0]
 8003b20:	d504      	bpl.n	8003b2c <__sflush_r+0x78>
 8003b22:	1c42      	adds	r2, r0, #1
 8003b24:	d101      	bne.n	8003b2a <__sflush_r+0x76>
 8003b26:	682b      	ldr	r3, [r5, #0]
 8003b28:	b903      	cbnz	r3, 8003b2c <__sflush_r+0x78>
 8003b2a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003b2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003b2e:	602f      	str	r7, [r5, #0]
 8003b30:	b1b9      	cbz	r1, 8003b62 <__sflush_r+0xae>
 8003b32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003b36:	4299      	cmp	r1, r3
 8003b38:	d002      	beq.n	8003b40 <__sflush_r+0x8c>
 8003b3a:	4628      	mov	r0, r5
 8003b3c:	f7ff fbea 	bl	8003314 <_free_r>
 8003b40:	2300      	movs	r3, #0
 8003b42:	6363      	str	r3, [r4, #52]	@ 0x34
 8003b44:	e00d      	b.n	8003b62 <__sflush_r+0xae>
 8003b46:	2301      	movs	r3, #1
 8003b48:	4628      	mov	r0, r5
 8003b4a:	47b0      	blx	r6
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	1c50      	adds	r0, r2, #1
 8003b50:	d1c9      	bne.n	8003ae6 <__sflush_r+0x32>
 8003b52:	682b      	ldr	r3, [r5, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0c6      	beq.n	8003ae6 <__sflush_r+0x32>
 8003b58:	2b1d      	cmp	r3, #29
 8003b5a:	d001      	beq.n	8003b60 <__sflush_r+0xac>
 8003b5c:	2b16      	cmp	r3, #22
 8003b5e:	d11e      	bne.n	8003b9e <__sflush_r+0xea>
 8003b60:	602f      	str	r7, [r5, #0]
 8003b62:	2000      	movs	r0, #0
 8003b64:	e022      	b.n	8003bac <__sflush_r+0xf8>
 8003b66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b6a:	b21b      	sxth	r3, r3
 8003b6c:	e01b      	b.n	8003ba6 <__sflush_r+0xf2>
 8003b6e:	690f      	ldr	r7, [r1, #16]
 8003b70:	2f00      	cmp	r7, #0
 8003b72:	d0f6      	beq.n	8003b62 <__sflush_r+0xae>
 8003b74:	0793      	lsls	r3, r2, #30
 8003b76:	680e      	ldr	r6, [r1, #0]
 8003b78:	bf08      	it	eq
 8003b7a:	694b      	ldreq	r3, [r1, #20]
 8003b7c:	600f      	str	r7, [r1, #0]
 8003b7e:	bf18      	it	ne
 8003b80:	2300      	movne	r3, #0
 8003b82:	eba6 0807 	sub.w	r8, r6, r7
 8003b86:	608b      	str	r3, [r1, #8]
 8003b88:	f1b8 0f00 	cmp.w	r8, #0
 8003b8c:	dde9      	ble.n	8003b62 <__sflush_r+0xae>
 8003b8e:	6a21      	ldr	r1, [r4, #32]
 8003b90:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003b92:	4643      	mov	r3, r8
 8003b94:	463a      	mov	r2, r7
 8003b96:	4628      	mov	r0, r5
 8003b98:	47b0      	blx	r6
 8003b9a:	2800      	cmp	r0, #0
 8003b9c:	dc08      	bgt.n	8003bb0 <__sflush_r+0xfc>
 8003b9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ba6:	81a3      	strh	r3, [r4, #12]
 8003ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bb0:	4407      	add	r7, r0
 8003bb2:	eba8 0800 	sub.w	r8, r8, r0
 8003bb6:	e7e7      	b.n	8003b88 <__sflush_r+0xd4>
 8003bb8:	dfbffffe 	.word	0xdfbffffe

08003bbc <_fflush_r>:
 8003bbc:	b538      	push	{r3, r4, r5, lr}
 8003bbe:	690b      	ldr	r3, [r1, #16]
 8003bc0:	4605      	mov	r5, r0
 8003bc2:	460c      	mov	r4, r1
 8003bc4:	b913      	cbnz	r3, 8003bcc <_fflush_r+0x10>
 8003bc6:	2500      	movs	r5, #0
 8003bc8:	4628      	mov	r0, r5
 8003bca:	bd38      	pop	{r3, r4, r5, pc}
 8003bcc:	b118      	cbz	r0, 8003bd6 <_fflush_r+0x1a>
 8003bce:	6a03      	ldr	r3, [r0, #32]
 8003bd0:	b90b      	cbnz	r3, 8003bd6 <_fflush_r+0x1a>
 8003bd2:	f7ff f8d7 	bl	8002d84 <__sinit>
 8003bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d0f3      	beq.n	8003bc6 <_fflush_r+0xa>
 8003bde:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003be0:	07d0      	lsls	r0, r2, #31
 8003be2:	d404      	bmi.n	8003bee <_fflush_r+0x32>
 8003be4:	0599      	lsls	r1, r3, #22
 8003be6:	d402      	bmi.n	8003bee <_fflush_r+0x32>
 8003be8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bea:	f7ff fb90 	bl	800330e <__retarget_lock_acquire_recursive>
 8003bee:	4628      	mov	r0, r5
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	f7ff ff5f 	bl	8003ab4 <__sflush_r>
 8003bf6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bf8:	07da      	lsls	r2, r3, #31
 8003bfa:	4605      	mov	r5, r0
 8003bfc:	d4e4      	bmi.n	8003bc8 <_fflush_r+0xc>
 8003bfe:	89a3      	ldrh	r3, [r4, #12]
 8003c00:	059b      	lsls	r3, r3, #22
 8003c02:	d4e1      	bmi.n	8003bc8 <_fflush_r+0xc>
 8003c04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c06:	f7ff fb83 	bl	8003310 <__retarget_lock_release_recursive>
 8003c0a:	e7dd      	b.n	8003bc8 <_fflush_r+0xc>

08003c0c <__swhatbuf_r>:
 8003c0c:	b570      	push	{r4, r5, r6, lr}
 8003c0e:	460c      	mov	r4, r1
 8003c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c14:	2900      	cmp	r1, #0
 8003c16:	b096      	sub	sp, #88	@ 0x58
 8003c18:	4615      	mov	r5, r2
 8003c1a:	461e      	mov	r6, r3
 8003c1c:	da0d      	bge.n	8003c3a <__swhatbuf_r+0x2e>
 8003c1e:	89a3      	ldrh	r3, [r4, #12]
 8003c20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003c24:	f04f 0100 	mov.w	r1, #0
 8003c28:	bf14      	ite	ne
 8003c2a:	2340      	movne	r3, #64	@ 0x40
 8003c2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003c30:	2000      	movs	r0, #0
 8003c32:	6031      	str	r1, [r6, #0]
 8003c34:	602b      	str	r3, [r5, #0]
 8003c36:	b016      	add	sp, #88	@ 0x58
 8003c38:	bd70      	pop	{r4, r5, r6, pc}
 8003c3a:	466a      	mov	r2, sp
 8003c3c:	f000 f848 	bl	8003cd0 <_fstat_r>
 8003c40:	2800      	cmp	r0, #0
 8003c42:	dbec      	blt.n	8003c1e <__swhatbuf_r+0x12>
 8003c44:	9901      	ldr	r1, [sp, #4]
 8003c46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003c4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003c4e:	4259      	negs	r1, r3
 8003c50:	4159      	adcs	r1, r3
 8003c52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c56:	e7eb      	b.n	8003c30 <__swhatbuf_r+0x24>

08003c58 <__smakebuf_r>:
 8003c58:	898b      	ldrh	r3, [r1, #12]
 8003c5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c5c:	079d      	lsls	r5, r3, #30
 8003c5e:	4606      	mov	r6, r0
 8003c60:	460c      	mov	r4, r1
 8003c62:	d507      	bpl.n	8003c74 <__smakebuf_r+0x1c>
 8003c64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003c68:	6023      	str	r3, [r4, #0]
 8003c6a:	6123      	str	r3, [r4, #16]
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	6163      	str	r3, [r4, #20]
 8003c70:	b003      	add	sp, #12
 8003c72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c74:	ab01      	add	r3, sp, #4
 8003c76:	466a      	mov	r2, sp
 8003c78:	f7ff ffc8 	bl	8003c0c <__swhatbuf_r>
 8003c7c:	9f00      	ldr	r7, [sp, #0]
 8003c7e:	4605      	mov	r5, r0
 8003c80:	4639      	mov	r1, r7
 8003c82:	4630      	mov	r0, r6
 8003c84:	f7ff fbba 	bl	80033fc <_malloc_r>
 8003c88:	b948      	cbnz	r0, 8003c9e <__smakebuf_r+0x46>
 8003c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c8e:	059a      	lsls	r2, r3, #22
 8003c90:	d4ee      	bmi.n	8003c70 <__smakebuf_r+0x18>
 8003c92:	f023 0303 	bic.w	r3, r3, #3
 8003c96:	f043 0302 	orr.w	r3, r3, #2
 8003c9a:	81a3      	strh	r3, [r4, #12]
 8003c9c:	e7e2      	b.n	8003c64 <__smakebuf_r+0xc>
 8003c9e:	89a3      	ldrh	r3, [r4, #12]
 8003ca0:	6020      	str	r0, [r4, #0]
 8003ca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ca6:	81a3      	strh	r3, [r4, #12]
 8003ca8:	9b01      	ldr	r3, [sp, #4]
 8003caa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003cae:	b15b      	cbz	r3, 8003cc8 <__smakebuf_r+0x70>
 8003cb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cb4:	4630      	mov	r0, r6
 8003cb6:	f000 f81d 	bl	8003cf4 <_isatty_r>
 8003cba:	b128      	cbz	r0, 8003cc8 <__smakebuf_r+0x70>
 8003cbc:	89a3      	ldrh	r3, [r4, #12]
 8003cbe:	f023 0303 	bic.w	r3, r3, #3
 8003cc2:	f043 0301 	orr.w	r3, r3, #1
 8003cc6:	81a3      	strh	r3, [r4, #12]
 8003cc8:	89a3      	ldrh	r3, [r4, #12]
 8003cca:	431d      	orrs	r5, r3
 8003ccc:	81a5      	strh	r5, [r4, #12]
 8003cce:	e7cf      	b.n	8003c70 <__smakebuf_r+0x18>

08003cd0 <_fstat_r>:
 8003cd0:	b538      	push	{r3, r4, r5, lr}
 8003cd2:	4d07      	ldr	r5, [pc, #28]	@ (8003cf0 <_fstat_r+0x20>)
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	4604      	mov	r4, r0
 8003cd8:	4608      	mov	r0, r1
 8003cda:	4611      	mov	r1, r2
 8003cdc:	602b      	str	r3, [r5, #0]
 8003cde:	f7fd fa6b 	bl	80011b8 <_fstat>
 8003ce2:	1c43      	adds	r3, r0, #1
 8003ce4:	d102      	bne.n	8003cec <_fstat_r+0x1c>
 8003ce6:	682b      	ldr	r3, [r5, #0]
 8003ce8:	b103      	cbz	r3, 8003cec <_fstat_r+0x1c>
 8003cea:	6023      	str	r3, [r4, #0]
 8003cec:	bd38      	pop	{r3, r4, r5, pc}
 8003cee:	bf00      	nop
 8003cf0:	20000244 	.word	0x20000244

08003cf4 <_isatty_r>:
 8003cf4:	b538      	push	{r3, r4, r5, lr}
 8003cf6:	4d06      	ldr	r5, [pc, #24]	@ (8003d10 <_isatty_r+0x1c>)
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	4604      	mov	r4, r0
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	602b      	str	r3, [r5, #0]
 8003d00:	f7fd fa6a 	bl	80011d8 <_isatty>
 8003d04:	1c43      	adds	r3, r0, #1
 8003d06:	d102      	bne.n	8003d0e <_isatty_r+0x1a>
 8003d08:	682b      	ldr	r3, [r5, #0]
 8003d0a:	b103      	cbz	r3, 8003d0e <_isatty_r+0x1a>
 8003d0c:	6023      	str	r3, [r4, #0]
 8003d0e:	bd38      	pop	{r3, r4, r5, pc}
 8003d10:	20000244 	.word	0x20000244

08003d14 <_sbrk_r>:
 8003d14:	b538      	push	{r3, r4, r5, lr}
 8003d16:	4d06      	ldr	r5, [pc, #24]	@ (8003d30 <_sbrk_r+0x1c>)
 8003d18:	2300      	movs	r3, #0
 8003d1a:	4604      	mov	r4, r0
 8003d1c:	4608      	mov	r0, r1
 8003d1e:	602b      	str	r3, [r5, #0]
 8003d20:	f7fd fa72 	bl	8001208 <_sbrk>
 8003d24:	1c43      	adds	r3, r0, #1
 8003d26:	d102      	bne.n	8003d2e <_sbrk_r+0x1a>
 8003d28:	682b      	ldr	r3, [r5, #0]
 8003d2a:	b103      	cbz	r3, 8003d2e <_sbrk_r+0x1a>
 8003d2c:	6023      	str	r3, [r4, #0]
 8003d2e:	bd38      	pop	{r3, r4, r5, pc}
 8003d30:	20000244 	.word	0x20000244

08003d34 <_init>:
 8003d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d36:	bf00      	nop
 8003d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d3a:	bc08      	pop	{r3}
 8003d3c:	469e      	mov	lr, r3
 8003d3e:	4770      	bx	lr

08003d40 <_fini>:
 8003d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d42:	bf00      	nop
 8003d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d46:	bc08      	pop	{r3}
 8003d48:	469e      	mov	lr, r3
 8003d4a:	4770      	bx	lr
