

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Wed Apr 20 15:58:04 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.38|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  209|  209|  209|  209|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop   |  208|  208|        26|          -|          -|     8|    no    |
        | + DCT_Inner_Loop  |   24|   24|         3|          -|          -|     8|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|    213|     95|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     15|     15|
|Multiplexer      |        -|      -|      -|     60|
|Register         |        -|      -|    102|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|    330|    170|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dct_mac_muladd_15cud_U0  |dct_mac_muladd_15cud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_1d2_dct_coeffbkb  |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                      |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+----+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+----+----+------------+------------+
    |k_1_fu_183_p2     |     +    |      0|  17|   9|           4|           1|
    |n_1_fu_219_p2     |     +    |      0|  17|   9|           4|           1|
    |tmp_17_fu_155_p2  |     +    |      0|  29|  13|           8|           8|
    |tmp_19_fu_193_p2  |     +    |      0|  29|  13|           8|           8|
    |tmp_20_fu_203_p2  |     +    |      0|  29|  13|           8|           8|
    |tmp_3_fu_229_p2   |     +    |      0|  92|  34|          13|          29|
    |tmp_fu_177_p2     |   icmp   |      0|   0|   2|           4|           5|
    |tmp_s_fu_213_p2   |   icmp   |      0|   0|   2|           4|           5|
    +------------------+----------+-------+----+----+------------+------------+
    |Total             |          |      0| 213|  95|          53|          65|
    +------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  33|          6|    1|          6|
    |k_reg_93      |   9|          2|    4|          8|
    |n_reg_104     |   9|          2|    4|          8|
    |tmp1_reg_115  |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         |  60|         12|   41|         86|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   5|   0|    5|          0|
    |dct_coeff_table_load_reg_306  |  15|   0|   15|          0|
    |dst_addr_reg_270              |   6|   0|    6|          0|
    |k_1_reg_283                   |   4|   0|    4|          0|
    |k_reg_93                      |   4|   0|    4|          0|
    |n_1_reg_301                   |   4|   0|    4|          0|
    |n_reg_104                     |   4|   0|    4|          0|
    |src_load_reg_311              |  16|   0|   16|          0|
    |tmp1_reg_115                  |  32|   0|   32|          0|
    |tmp_20_cast_reg_260           |   4|   0|    8|          4|
    |tmp_22_cast_reg_265           |   4|   0|    8|          4|
    |tmp_25_cast_reg_275           |   4|   0|    8|          4|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 102|   0|  114|         12|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|i_2           |  in |    4|   ap_none  |      i_2     |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|i_21          |  in |    4|   ap_none  |     i_21     |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_s)
	2  / (tmp_s)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: i_21_read (6)  [1/1] 0.00ns
:0  %i_21_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %i_21)

ST_1: i_2_read (7)  [1/1] 0.00ns
:1  %i_2_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %i_2)

ST_1: tmp_15 (8)  [1/1] 0.00ns
:2  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_21_read, i3 0)

ST_1: tmp_20_cast (9)  [1/1] 0.00ns
:3  %tmp_20_cast = zext i7 %tmp_15 to i8

ST_1: tmp_16 (10)  [1/1] 0.00ns
:4  %tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_read, i3 0)

ST_1: tmp_22_cast (11)  [1/1] 0.00ns  loc: dct.c:4
:5  %tmp_22_cast = zext i7 %tmp_16 to i8

ST_1: StgValue_12 (12)  [1/1] 1.59ns  loc: dct.c:13
:6  br label %1


 <State 2>: 3.10ns
ST_2: k (14)  [1/1] 0.00ns
:0  %k = phi i4 [ 0, %0 ], [ %k_1, %5 ]

ST_2: k_cast2_cast (15)  [1/1] 0.00ns  loc: dct.c:19
:1  %k_cast2_cast = zext i4 %k to i8

ST_2: tmp_17 (16)  [1/1] 2.32ns  loc: dct.c:19
:2  %tmp_17 = add i8 %k_cast2_cast, %tmp_20_cast

ST_2: tmp_23_cast (17)  [1/1] 0.00ns  loc: dct.c:19
:3  %tmp_23_cast = zext i8 %tmp_17 to i32

ST_2: dst_addr (18)  [1/1] 0.00ns  loc: dct.c:19
:4  %dst_addr = getelementptr [64 x i16]* %dst, i32 0, i32 %tmp_23_cast

ST_2: tmp_18 (19)  [1/1] 0.00ns  loc: dct.c:13
:5  %tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k, i3 0)

ST_2: tmp_25_cast (20)  [1/1] 0.00ns  loc: dct.c:13
:6  %tmp_25_cast = zext i7 %tmp_18 to i8

ST_2: tmp (21)  [1/1] 3.10ns  loc: dct.c:13
:7  %tmp = icmp eq i4 %k, -8

ST_2: empty (22)  [1/1] 0.00ns
:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: k_1 (23)  [1/1] 2.35ns  loc: dct.c:13
:9  %k_1 = add i4 %k, 1

ST_2: StgValue_23 (24)  [1/1] 0.00ns  loc: dct.c:13
:10  br i1 %tmp, label %6, label %2

ST_2: StgValue_24 (26)  [1/1] 0.00ns  loc: dct.c:13
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_2: tmp_8 (27)  [1/1] 0.00ns  loc: dct.c:13
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_2: StgValue_26 (28)  [1/1] 1.59ns  loc: dct.c:15
:2  br label %3

ST_2: StgValue_27 (61)  [1/1] 0.00ns  loc: dct.c:21
:0  ret void


 <State 3>: 6.04ns
ST_3: n (30)  [1/1] 0.00ns
:0  %n = phi i4 [ 0, %2 ], [ %n_1, %4 ]

ST_3: tmp1 (31)  [1/1] 0.00ns
:1  %tmp1 = phi i32 [ 0, %2 ], [ %tmp_1, %4 ]

ST_3: n_cast1_cast (32)  [1/1] 0.00ns  loc: dct.c:17
:2  %n_cast1_cast = zext i4 %n to i8

ST_3: tmp_19 (33)  [1/1] 2.32ns  loc: dct.c:17
:3  %tmp_19 = add i8 %tmp_22_cast, %n_cast1_cast

ST_3: tmp_26_cast (34)  [1/1] 0.00ns  loc: dct.c:17
:4  %tmp_26_cast = zext i8 %tmp_19 to i32

ST_3: src_addr (35)  [1/1] 0.00ns  loc: dct.c:17
:5  %src_addr = getelementptr [64 x i16]* %src, i32 0, i32 %tmp_26_cast

ST_3: tmp_20 (36)  [1/1] 2.32ns  loc: dct.c:16
:6  %tmp_20 = add i8 %tmp_25_cast, %n_cast1_cast

ST_3: tmp_27_cast (37)  [1/1] 0.00ns  loc: dct.c:16
:7  %tmp_27_cast = zext i8 %tmp_20 to i32

ST_3: dct_coeff_table_addr (38)  [1/1] 0.00ns  loc: dct.c:16
:8  %dct_coeff_table_addr = getelementptr [64 x i15]* @dct_coeff_table, i32 0, i32 %tmp_27_cast

ST_3: tmp_s (39)  [1/1] 3.10ns  loc: dct.c:15
:9  %tmp_s = icmp eq i4 %n, -8

ST_3: empty_12 (40)  [1/1] 0.00ns
:10  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: n_1 (41)  [1/1] 2.35ns  loc: dct.c:15
:11  %n_1 = add i4 %n, 1

ST_3: StgValue_40 (42)  [1/1] 0.00ns  loc: dct.c:15
:12  br i1 %tmp_s, label %5, label %4

ST_3: dct_coeff_table_load (45)  [2/2] 3.25ns  loc: dct.c:16
:1  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_3: src_load (47)  [2/2] 3.25ns  loc: dct.c:17
:3  %src_load = load i16* %src_addr, align 2

ST_3: tmp_2 (54)  [1/1] 0.00ns  loc: dct.c:15
:0  %tmp_2 = trunc i32 %tmp1 to i29

ST_3: tmp_3 (55)  [1/1] 2.78ns  loc: dct.c:19
:1  %tmp_3 = add i29 4096, %tmp_2

ST_3: tmp_5 (56)  [1/1] 0.00ns  loc: dct.c:19
:2  %tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_3, i32 13, i32 28)

ST_3: StgValue_46 (57)  [1/1] 3.25ns  loc: dct.c:19
:3  store i16 %tmp_5, i16* %dst_addr, align 2

ST_3: empty_13 (58)  [1/1] 0.00ns  loc: dct.c:20
:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_8) nounwind

ST_3: StgValue_48 (59)  [1/1] 0.00ns  loc: dct.c:13
:5  br label %1


 <State 4>: 3.25ns
ST_4: dct_coeff_table_load (45)  [1/2] 3.25ns  loc: dct.c:16
:1  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_4: src_load (47)  [1/2] 3.25ns  loc: dct.c:17
:3  %src_load = load i16* %src_addr, align 2


 <State 5>: 6.38ns
ST_5: StgValue_51 (44)  [1/1] 0.00ns  loc: dct.c:15
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1) nounwind

ST_5: coeff_cast (46)  [1/1] 0.00ns  loc: dct.c:16
:2  %coeff_cast = sext i15 %dct_coeff_table_load to i31

ST_5: tmp_6_cast (48)  [1/1] 0.00ns  loc: dct.c:17
:4  %tmp_6_cast = sext i16 %src_load to i31

ST_5: tmp_7 (49)  [1/1] 3.36ns  loc: dct.c:17
:5  %tmp_7 = mul i31 %coeff_cast, %tmp_6_cast

ST_5: tmp_7_cast (50)  [1/1] 0.00ns  loc: dct.c:17
:6  %tmp_7_cast = sext i31 %tmp_7 to i32

ST_5: tmp_1 (51)  [1/1] 3.02ns  loc: dct.c:17
:7  %tmp_1 = add nsw i32 %tmp1, %tmp_7_cast

ST_5: StgValue_57 (52)  [1/1] 0.00ns  loc: dct.c:15
:8  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ i_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_21_read            (read             ) [ 000000]
i_2_read             (read             ) [ 000000]
tmp_15               (bitconcatenate   ) [ 000000]
tmp_20_cast          (zext             ) [ 001111]
tmp_16               (bitconcatenate   ) [ 000000]
tmp_22_cast          (zext             ) [ 001111]
StgValue_12          (br               ) [ 011111]
k                    (phi              ) [ 001000]
k_cast2_cast         (zext             ) [ 000000]
tmp_17               (add              ) [ 000000]
tmp_23_cast          (zext             ) [ 000000]
dst_addr             (getelementptr    ) [ 000111]
tmp_18               (bitconcatenate   ) [ 000000]
tmp_25_cast          (zext             ) [ 000111]
tmp                  (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
k_1                  (add              ) [ 011111]
StgValue_23          (br               ) [ 000000]
StgValue_24          (specloopname     ) [ 000000]
tmp_8                (specregionbegin  ) [ 000111]
StgValue_26          (br               ) [ 001111]
StgValue_27          (ret              ) [ 000000]
n                    (phi              ) [ 000100]
tmp1                 (phi              ) [ 000111]
n_cast1_cast         (zext             ) [ 000000]
tmp_19               (add              ) [ 000000]
tmp_26_cast          (zext             ) [ 000000]
src_addr             (getelementptr    ) [ 000010]
tmp_20               (add              ) [ 000000]
tmp_27_cast          (zext             ) [ 000000]
dct_coeff_table_addr (getelementptr    ) [ 000010]
tmp_s                (icmp             ) [ 001111]
empty_12             (speclooptripcount) [ 000000]
n_1                  (add              ) [ 001111]
StgValue_40          (br               ) [ 000000]
tmp_2                (trunc            ) [ 000000]
tmp_3                (add              ) [ 000000]
tmp_5                (partselect       ) [ 000000]
StgValue_46          (store            ) [ 000000]
empty_13             (specregionend    ) [ 000000]
StgValue_48          (br               ) [ 011111]
dct_coeff_table_load (load             ) [ 000001]
src_load             (load             ) [ 000001]
StgValue_51          (specloopname     ) [ 000000]
coeff_cast           (sext             ) [ 000000]
tmp_6_cast           (sext             ) [ 000000]
tmp_7                (mul              ) [ 000000]
tmp_7_cast           (sext             ) [ 000000]
tmp_1                (add              ) [ 001111]
StgValue_57          (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_21">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_21"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_21_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="4" slack="0"/>
<pin id="49" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_21_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_2_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_2_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="dst_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="src_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="8" slack="0"/>
<pin id="69" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="dct_coeff_table_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="15" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="87" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="StgValue_46_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="1"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/3 "/>
</bind>
</comp>

<comp id="93" class="1005" name="k_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="1"/>
<pin id="95" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="k_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="n_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="n_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="tmp1_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp1_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="32" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_15_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_20_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_16_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_22_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="k_cast2_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast2_cast/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_17_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="1"/>
<pin id="158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_23_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_18_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_25_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="k_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="n_cast1_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast1_cast/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_19_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="2"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_26_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_20_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="1"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_27_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="n_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="0"/>
<pin id="231" dir="0" index="1" bw="29" slack="0"/>
<pin id="232" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="29" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="coeff_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="15" slack="1"/>
<pin id="248" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_cast/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_6_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast/5 "/>
</bind>
</comp>

<comp id="252" class="1007" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="15" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="2"/>
<pin id="256" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/5 tmp_7_cast/5 tmp_1/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_20_cast_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_cast "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_22_cast_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="2"/>
<pin id="267" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="270" class="1005" name="dst_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="1"/>
<pin id="272" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dst_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_25_cast_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25_cast "/>
</bind>
</comp>

<comp id="283" class="1005" name="k_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="src_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="1"/>
<pin id="290" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="293" class="1005" name="dct_coeff_table_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="1"/>
<pin id="295" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="n_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="dct_coeff_table_load_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="15" slack="1"/>
<pin id="308" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_load "/>
</bind>
</comp>

<comp id="311" class="1005" name="src_load_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="1"/>
<pin id="313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_load "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="65" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="46" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="97" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="97" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="97" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="97" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="108" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="193" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="207"><net_src comp="189" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="203" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="217"><net_src comp="108" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="108" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="119" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="245"><net_src comp="235" pin="4"/><net_sink comp="89" pin=1"/></net>

<net id="257"><net_src comp="246" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="115" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="135" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="268"><net_src comp="147" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="273"><net_src comp="58" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="278"><net_src comp="173" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="286"><net_src comp="183" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="291"><net_src comp="65" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="296"><net_src comp="72" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="304"><net_src comp="219" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="309"><net_src comp="79" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="314"><net_src comp="84" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="319"><net_src comp="252" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src | {}
	Port: dst | {3 }
	Port: dct_coeff_table | {}
 - Input state : 
	Port: dct_1d2 : src | {3 4 }
	Port: dct_1d2 : i_2 | {1 }
	Port: dct_1d2 : i_21 | {1 }
	Port: dct_1d2 : dct_coeff_table | {3 4 }
  - Chain level:
	State 1
		tmp_20_cast : 1
		tmp_22_cast : 1
	State 2
		k_cast2_cast : 1
		tmp_17 : 2
		tmp_23_cast : 3
		dst_addr : 4
		tmp_18 : 1
		tmp_25_cast : 2
		tmp : 1
		k_1 : 1
		StgValue_23 : 2
	State 3
		n_cast1_cast : 1
		tmp_19 : 2
		tmp_26_cast : 3
		src_addr : 4
		tmp_20 : 2
		tmp_27_cast : 3
		dct_coeff_table_addr : 4
		tmp_s : 1
		n_1 : 1
		StgValue_40 : 2
		dct_coeff_table_load : 5
		src_load : 5
		tmp_2 : 1
		tmp_3 : 2
		tmp_5 : 3
		StgValue_46 : 4
	State 4
	State 5
		tmp_7 : 1
		tmp_7_cast : 2
		tmp_1 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_17_fu_155    |    0    |    26   |    12   |
|          |      k_1_fu_183      |    0    |    17   |    9    |
|    add   |     tmp_19_fu_193    |    0    |    26   |    12   |
|          |     tmp_20_fu_203    |    0    |    26   |    12   |
|          |      n_1_fu_219      |    0    |    17   |    9    |
|          |     tmp_3_fu_229     |    0    |    92   |    34   |
|----------|----------------------|---------|---------|---------|
|   icmp   |      tmp_fu_177      |    0    |    0    |    2    |
|          |     tmp_s_fu_213     |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_252      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   | i_21_read_read_fu_46 |    0    |    0    |    0    |
|          |  i_2_read_read_fu_52 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_15_fu_127    |    0    |    0    |    0    |
|bitconcatenate|     tmp_16_fu_139    |    0    |    0    |    0    |
|          |     tmp_18_fu_165    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_20_cast_fu_135  |    0    |    0    |    0    |
|          |  tmp_22_cast_fu_147  |    0    |    0    |    0    |
|          |  k_cast2_cast_fu_151 |    0    |    0    |    0    |
|   zext   |  tmp_23_cast_fu_160  |    0    |    0    |    0    |
|          |  tmp_25_cast_fu_173  |    0    |    0    |    0    |
|          |  n_cast1_cast_fu_189 |    0    |    0    |    0    |
|          |  tmp_26_cast_fu_198  |    0    |    0    |    0    |
|          |  tmp_27_cast_fu_208  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_2_fu_225     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_5_fu_235     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   coeff_cast_fu_246  |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_249  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   204   |    92   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|dct_coeff_table_addr_reg_293|    6   |
|dct_coeff_table_load_reg_306|   15   |
|      dst_addr_reg_270      |    6   |
|         k_1_reg_283        |    4   |
|          k_reg_93          |    4   |
|         n_1_reg_301        |    4   |
|          n_reg_104         |    4   |
|      src_addr_reg_288      |    6   |
|      src_load_reg_311      |   16   |
|        tmp1_reg_115        |   32   |
|        tmp_1_reg_316       |   32   |
|     tmp_20_cast_reg_260    |    8   |
|     tmp_22_cast_reg_265    |    8   |
|     tmp_25_cast_reg_275    |    8   |
+----------------------------+--------+
|            Total           |   153  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_84 |  p0  |   2  |   6  |   12   ||    9    |
|   tmp1_reg_115   |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   204  |   92   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   357  |   119  |
+-----------+--------+--------+--------+--------+
