{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 16:51:55 2013 " "Info: Processing started: Sun May 05 16:51:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS_sin EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"DDS_sin\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 19 " "Warning: No exact pin location assignment(s) for 10 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[0\] " "Info: Pin sin_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[0] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[1\] " "Info: Pin sin_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[1] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[2\] " "Info: Pin sin_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[2] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[3\] " "Info: Pin sin_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[3] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[4\] " "Info: Pin sin_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[4] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[5\] " "Info: Pin sin_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[5] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[6\] " "Info: Pin sin_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[6] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[7\] " "Info: Pin sin_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[7] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[8\] " "Info: Pin sin_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[8] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[9\] " "Info: Pin sin_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[9] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:U5\|sclk " "Info: Destination node TLC5615:U5\|sclk" {  } { { "TLC615.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/TLC615.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:U5|sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u6\|key_out " "Info: Destination node key:u6\|key_out" {  } { { "key.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/key.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u6|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u9\|key_out " "Info: Destination node key:u9\|key_out" {  } { { "key.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/key.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u9|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u7\|key_out " "Info: Destination node key:u7\|key_out" {  } { { "key.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/key.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u7|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u7\|key_out  " "Info: Automatically promoted node key:u7\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u7\|Selector0~1 " "Info: Destination node key:u7\|Selector0~1" {  } { { "key.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/key.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u7|Selector0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/key.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u7|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLC5615:U5\|sclk  " "Info: Automatically promoted node TLC5615:U5\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:U5\|sclk~0 " "Info: Destination node TLC5615:U5\|sclk~0" {  } { { "TLC615.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/TLC615.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:U5|sclk~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk " "Info: Destination node sclk" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 32 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "TLC615.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/TLC615.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:U5|sclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u9\|key_out  " "Info: Automatically promoted node key:u9\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u9\|Selector0~1 " "Info: Destination node key:u9\|Selector0~1" {  } { { "key.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/key.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u9|Selector0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/key.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u9|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u6\|key_out  " "Info: Automatically promoted node key:u6\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u6\|Selector0~1 " "Info: Destination node key:u6\|Selector0~1" {  } { { "key.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/key.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u6|Selector0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/key.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:u6|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 0 10 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 21 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 7 17 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8 register TLC5615:U5\|din_reg\[0\] -38.919 ns " "Info: Slack time is -38.919 ns between source memory \"DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8\" and destination register \"TLC5615:U5\|din_reg\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.611 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.611 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 342 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 342; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns TLC5615:U5\|din_reg\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/TLC615.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 342 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 342; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns TLC5615:U5\|din_reg\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/TLC615.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 342 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 342; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk~clkctrl DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 342 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 342; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk~clkctrl DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 26 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_q881.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "TLC615.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/TLC615.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "39.530 ns - Longest memory register " "Info: - Longest memory to register delay is 39.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|q_a\[0\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.624 ns) 6.351 ns DDS:u4\|Mux9~0 3 COMB Unassigned 1 " "Info: 3: + IC(1.966 ns) + CELL(0.624 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|Mux9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.162 ns DDS:u4\|Mux9~1 4 COMB Unassigned 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 7.162 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Mux9~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|Mux9~0 DDS:u4|Mux9~1 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 8.668 ns DDS:u4\|Add0~1 5 COMB Unassigned 2 " "Info: 5: + IC(0.885 ns) + CELL(0.621 ns) = 8.668 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|Mux9~1 DDS:u4|Add0~1 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.754 ns DDS:u4\|Add0~3 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.754 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~1 DDS:u4|Add0~3 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.840 ns DDS:u4\|Add0~5 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 8.840 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~3 DDS:u4|Add0~5 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.926 ns DDS:u4\|Add0~7 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 8.926 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~5 DDS:u4|Add0~7 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.012 ns DDS:u4\|Add0~9 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.012 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~7 DDS:u4|Add0~9 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.098 ns DDS:u4\|Add0~11 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.098 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~9 DDS:u4|Add0~11 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.184 ns DDS:u4\|Add0~13 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.184 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~11 DDS:u4|Add0~13 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.270 ns DDS:u4\|Add0~15 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.270 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~13 DDS:u4|Add0~15 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.776 ns DDS:u4\|Add0~16 13 COMB Unassigned 4 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 9.776 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'DDS:u4\|Add0~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|Add0~15 DDS:u4|Add0~16 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 10.975 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[1\]~1 14 COMB Unassigned 2 " "Info: 14: + IC(0.578 ns) + CELL(0.621 ns) = 10.975 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { DDS:u4|Add0~16 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.061 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 11.061 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.147 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5 16 COMB Unassigned 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 11.147 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.653 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6 17 COMB Unassigned 12 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 11.653 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.624 ns) 13.136 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[17\]~82 18 COMB Unassigned 2 " "Info: 18: + IC(0.859 ns) + CELL(0.624 ns) = 13.136 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[17\]~82'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 14.642 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[3\]~5 19 COMB Unassigned 1 " "Info: 19: + IC(0.885 ns) + CELL(0.621 ns) = 14.642 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.728 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7 20 COMB Unassigned 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 14.728 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.234 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8 21 COMB Unassigned 12 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.234 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 16.045 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74 22 COMB Unassigned 2 " "Info: 22: + IC(0.187 ns) + CELL(0.624 ns) = 16.045 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 17.917 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1 23 COMB Unassigned 2 " "Info: 23: + IC(1.251 ns) + CELL(0.621 ns) = 17.917 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.003 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.003 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.089 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5 25 COMB Unassigned 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 18.089 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.175 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7 26 COMB Unassigned 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 18.175 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.681 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8 27 COMB Unassigned 12 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 18.681 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 19.492 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64 28 COMB Unassigned 2 " "Info: 28: + IC(0.187 ns) + CELL(0.624 ns) = 19.492 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 20.998 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1 29 COMB Unassigned 2 " "Info: 29: + IC(0.885 ns) + CELL(0.621 ns) = 20.998 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.084 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 21.084 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.170 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5 31 COMB Unassigned 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 21.170 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.256 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 21.256 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.762 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8 33 COMB Unassigned 12 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 21.762 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.206 ns) 22.913 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205 34 COMB Unassigned 3 " "Info: 34: + IC(0.945 ns) + CELL(0.206 ns) = 22.913 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.621 ns) 24.452 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5 35 COMB Unassigned 1 " "Info: 35: + IC(0.918 ns) + CELL(0.621 ns) = 24.452 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.538 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7 36 COMB Unassigned 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.538 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.044 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8 37 COMB Unassigned 12 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 25.044 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.624 ns) 26.195 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43 38 COMB Unassigned 2 " "Info: 38: + IC(0.527 ns) + CELL(0.624 ns) = 26.195 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.621 ns) 28.517 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3 39 COMB Unassigned 2 " "Info: 39: + IC(1.701 ns) + CELL(0.621 ns) = 28.517 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.603 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5 40 COMB Unassigned 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 28.603 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.689 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7 41 COMB Unassigned 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 28.689 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.195 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8 42 COMB Unassigned 12 " "Info: 42: + IC(0.000 ns) + CELL(0.506 ns) = 29.195 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 30.006 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~34 43 COMB Unassigned 2 " "Info: 43: + IC(0.187 ns) + CELL(0.624 ns) = 30.006 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 31.512 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1 44 COMB Unassigned 2 " "Info: 44: + IC(0.885 ns) + CELL(0.621 ns) = 31.512 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.598 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3 45 COMB Unassigned 2 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 31.598 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.684 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5 46 COMB Unassigned 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 31.684 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.770 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7 47 COMB Unassigned 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 31.770 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 32.276 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8 48 COMB Unassigned 12 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 32.276 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 33.087 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~24 49 COMB Unassigned 2 " "Info: 49: + IC(0.187 ns) + CELL(0.624 ns) = 33.087 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.621 ns) 34.626 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1 50 COMB Unassigned 2 " "Info: 50: + IC(0.918 ns) + CELL(0.621 ns) = 34.626 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.712 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3 51 COMB Unassigned 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 34.712 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.798 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5 52 COMB Unassigned 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 34.798 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.884 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7 53 COMB Unassigned 1 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 34.884 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 35.390 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8 54 COMB Unassigned 10 " "Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 35.390 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.624 ns) 36.541 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13 55 COMB Unassigned 1 " "Info: 55: + IC(0.527 ns) + CELL(0.624 ns) = 36.541 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 38.047 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3 56 COMB Unassigned 1 " "Info: 56: + IC(0.885 ns) + CELL(0.621 ns) = 38.047 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.133 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5 57 COMB Unassigned 1 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 38.133 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.219 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7 58 COMB Unassigned 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 38.219 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.725 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8 59 COMB Unassigned 2 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 38.725 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 39.422 ns TLC5615:U5\|din_reg\[0\]~4 60 COMB Unassigned 1 " "Info: 60: + IC(0.160 ns) + CELL(0.537 ns) = 39.422 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'TLC5615:U5\|din_reg\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 } "NODE_NAME" } } { "TLC615.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/TLC615.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 39.530 ns TLC5615:U5\|din_reg\[0\] 61 REG Unassigned 1 " "Info: 61: + IC(0.000 ns) + CELL(0.108 ns) = 39.530 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/TLC615.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.402 ns ( 59.20 % ) " "Info: Total cell delay = 23.402 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.128 ns ( 40.80 % ) " "Info: Total interconnect delay = 16.128 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "39.530 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 DDS:u4|Mux9~1 DDS:u4|Add0~1 DDS:u4|Add0~3 DDS:u4|Add0~5 DDS:u4|Add0~7 DDS:u4|Add0~9 DDS:u4|Add0~11 DDS:u4|Add0~13 DDS:u4|Add0~15 DDS:u4|Add0~16 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "39.530 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 DDS:u4|Mux9~1 DDS:u4|Add0~1 DDS:u4|Add0~3 DDS:u4|Add0~5 DDS:u4|Add0~7 DDS:u4|Add0~9 DDS:u4|Add0~11 DDS:u4|Add0~13 DDS:u4|Add0~15 DDS:u4|Add0~16 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "39.530 ns memory register " "Info: Estimated most critical path is memory to register delay of 39.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8 1 MEM M4K_X11_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y6 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_q881.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.624 ns) 6.351 ns DDS:u4\|Mux9~0 3 COMB LAB_X20_Y7 1 " "Info: 3: + IC(1.966 ns) + CELL(0.624 ns) = 6.351 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'DDS:u4\|Mux9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.162 ns DDS:u4\|Mux9~1 4 COMB LAB_X20_Y7 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 7.162 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Mux9~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|Mux9~0 DDS:u4|Mux9~1 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 8.668 ns DDS:u4\|Add0~1 5 COMB LAB_X19_Y7 2 " "Info: 5: + IC(0.885 ns) + CELL(0.621 ns) = 8.668 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|Mux9~1 DDS:u4|Add0~1 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.754 ns DDS:u4\|Add0~3 6 COMB LAB_X19_Y7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.754 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~1 DDS:u4|Add0~3 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.840 ns DDS:u4\|Add0~5 7 COMB LAB_X19_Y7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 8.840 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~3 DDS:u4|Add0~5 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.926 ns DDS:u4\|Add0~7 8 COMB LAB_X19_Y7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 8.926 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~5 DDS:u4|Add0~7 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.012 ns DDS:u4\|Add0~9 9 COMB LAB_X19_Y7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.012 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~7 DDS:u4|Add0~9 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.098 ns DDS:u4\|Add0~11 10 COMB LAB_X19_Y7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.098 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~9 DDS:u4|Add0~11 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.184 ns DDS:u4\|Add0~13 11 COMB LAB_X19_Y7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.184 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~11 DDS:u4|Add0~13 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.270 ns DDS:u4\|Add0~15 12 COMB LAB_X19_Y7 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.270 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|Add0~13 DDS:u4|Add0~15 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.776 ns DDS:u4\|Add0~16 13 COMB LAB_X19_Y7 4 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 9.776 ns; Loc. = LAB_X19_Y7; Fanout = 4; COMB Node = 'DDS:u4\|Add0~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|Add0~15 DDS:u4|Add0~16 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 10.975 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[1\]~1 14 COMB LAB_X19_Y7 2 " "Info: 14: + IC(0.578 ns) + CELL(0.621 ns) = 10.975 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { DDS:u4|Add0~16 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.061 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3 15 COMB LAB_X19_Y7 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 11.061 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.147 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5 16 COMB LAB_X19_Y7 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 11.147 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.653 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6 17 COMB LAB_X19_Y7 12 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 11.653 ns; Loc. = LAB_X19_Y7; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.624 ns) 13.136 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[17\]~82 18 COMB LAB_X17_Y7 2 " "Info: 18: + IC(0.859 ns) + CELL(0.624 ns) = 13.136 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[17\]~82'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 14.642 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[3\]~5 19 COMB LAB_X18_Y7 1 " "Info: 19: + IC(0.885 ns) + CELL(0.621 ns) = 14.642 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.728 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7 20 COMB LAB_X18_Y7 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 14.728 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.234 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8 21 COMB LAB_X18_Y7 12 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.234 ns; Loc. = LAB_X18_Y7; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 16.045 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74 22 COMB LAB_X18_Y7 2 " "Info: 22: + IC(0.187 ns) + CELL(0.624 ns) = 16.045 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 17.917 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1 23 COMB LAB_X15_Y7 2 " "Info: 23: + IC(1.251 ns) + CELL(0.621 ns) = 17.917 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.003 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3 24 COMB LAB_X15_Y7 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.003 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.089 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5 25 COMB LAB_X15_Y7 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 18.089 ns; Loc. = LAB_X15_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.175 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7 26 COMB LAB_X15_Y7 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 18.175 ns; Loc. = LAB_X15_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.681 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8 27 COMB LAB_X15_Y7 12 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 18.681 ns; Loc. = LAB_X15_Y7; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 19.492 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64 28 COMB LAB_X15_Y7 2 " "Info: 28: + IC(0.187 ns) + CELL(0.624 ns) = 19.492 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[25\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 20.998 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1 29 COMB LAB_X14_Y7 2 " "Info: 29: + IC(0.885 ns) + CELL(0.621 ns) = 20.998 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.084 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3 30 COMB LAB_X14_Y7 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 21.084 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.170 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5 31 COMB LAB_X14_Y7 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 21.170 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.256 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7 32 COMB LAB_X14_Y7 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 21.256 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.762 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8 33 COMB LAB_X14_Y7 12 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 21.762 ns; Loc. = LAB_X14_Y7; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.206 ns) 22.913 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205 34 COMB LAB_X13_Y7 3 " "Info: 34: + IC(0.945 ns) + CELL(0.206 ns) = 22.913 ns; Loc. = LAB_X13_Y7; Fanout = 3; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~205'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.621 ns) 24.452 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5 35 COMB LAB_X14_Y7 1 " "Info: 35: + IC(0.918 ns) + CELL(0.621 ns) = 24.452 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.538 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7 36 COMB LAB_X14_Y7 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.538 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.044 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8 37 COMB LAB_X14_Y7 12 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 25.044 ns; Loc. = LAB_X14_Y7; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.624 ns) 26.195 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43 38 COMB LAB_X13_Y7 2 " "Info: 38: + IC(0.527 ns) + CELL(0.624 ns) = 26.195 ns; Loc. = LAB_X13_Y7; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[36\]~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.621 ns) 28.517 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3 39 COMB LAB_X15_Y9 2 " "Info: 39: + IC(1.701 ns) + CELL(0.621 ns) = 28.517 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.603 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5 40 COMB LAB_X15_Y9 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 28.603 ns; Loc. = LAB_X15_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.689 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7 41 COMB LAB_X15_Y9 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 28.689 ns; Loc. = LAB_X15_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.195 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8 42 COMB LAB_X15_Y9 12 " "Info: 42: + IC(0.000 ns) + CELL(0.506 ns) = 29.195 ns; Loc. = LAB_X15_Y9; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 30.006 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~34 43 COMB LAB_X15_Y9 2 " "Info: 43: + IC(0.187 ns) + CELL(0.624 ns) = 30.006 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[40\]~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 31.512 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1 44 COMB LAB_X14_Y9 2 " "Info: 44: + IC(0.885 ns) + CELL(0.621 ns) = 31.512 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[1\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.598 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3 45 COMB LAB_X14_Y9 2 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 31.598 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.684 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5 46 COMB LAB_X14_Y9 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 31.684 ns; Loc. = LAB_X14_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.770 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7 47 COMB LAB_X14_Y9 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 31.770 ns; Loc. = LAB_X14_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 32.276 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8 48 COMB LAB_X14_Y9 12 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 32.276 ns; Loc. = LAB_X14_Y9; Fanout = 12; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 33.087 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~24 49 COMB LAB_X14_Y9 2 " "Info: 49: + IC(0.187 ns) + CELL(0.624 ns) = 33.087 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[45\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.621 ns) 34.626 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1 50 COMB LAB_X13_Y9 2 " "Info: 50: + IC(0.918 ns) + CELL(0.621 ns) = 34.626 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[1\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.712 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3 51 COMB LAB_X13_Y9 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 34.712 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.798 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5 52 COMB LAB_X13_Y9 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 34.798 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.884 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7 53 COMB LAB_X13_Y9 1 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 34.884 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 35.390 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8 54 COMB LAB_X13_Y9 10 " "Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 35.390 ns; Loc. = LAB_X13_Y9; Fanout = 10; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.624 ns) 36.541 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13 55 COMB LAB_X12_Y9 1 " "Info: 55: + IC(0.527 ns) + CELL(0.624 ns) = 36.541 ns; Loc. = LAB_X12_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[51\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 38.047 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3 56 COMB LAB_X13_Y9 1 " "Info: 56: + IC(0.885 ns) + CELL(0.621 ns) = 38.047 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.133 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5 57 COMB LAB_X13_Y9 1 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 38.133 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.219 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7 58 COMB LAB_X13_Y9 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 38.219 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.725 ns DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8 59 COMB LAB_X13_Y9 2 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 38.725 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'DDS:u4\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 39.422 ns TLC5615:U5\|din_reg\[0\]~4 60 COMB LAB_X13_Y9 1 " "Info: 60: + IC(0.160 ns) + CELL(0.537 ns) = 39.422 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'TLC5615:U5\|din_reg\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 } "NODE_NAME" } } { "TLC615.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/TLC615.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 39.530 ns TLC5615:U5\|din_reg\[0\] 61 REG LAB_X13_Y9 1 " "Info: 61: + IC(0.000 ns) + CELL(0.108 ns) = 39.530 ns; Loc. = LAB_X13_Y9; Fanout = 1; REG Node = 'TLC5615:U5\|din_reg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } } { "TLC615.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/TLC615.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.402 ns ( 59.20 % ) " "Info: Total cell delay = 23.402 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.128 ns ( 40.80 % ) " "Info: Total interconnect delay = 16.128 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "39.530 ns" { DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0] DDS:u4|Mux9~0 DDS:u4|Mux9~1 DDS:u4|Add0~1 DDS:u4|Add0~3 DDS:u4|Add0~5 DDS:u4|Add0~7 DDS:u4|Add0~9 DDS:u4|Add0~11 DDS:u4|Add0~13 DDS:u4|Add0~15 DDS:u4|Add0~16 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[17]~82 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~34 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~24 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 TLC5615:U5|din_reg[0]~4 TLC5615:U5|din_reg[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "3 " "Info: Fitter merged 3 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y8 " "Info: Physical RAM block M4K_X23_Y8 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y7 " "Info: Physical RAM block M4K_X11_Y7 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y6 " "Info: Physical RAM block M4K_X11_Y6 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:u4\|squ_rom:u5\|altsyncram:altsyncram_component\|altsyncram_q881:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:u4\|tri_rom:u4\|altsyncram:altsyncram_component\|altsyncram_g881:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sclk 0 " "Info: Pin \"sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din 0 " "Info: Pin \"din\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs 0 " "Info: Pin \"cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[0\] 0 " "Info: Pin \"sin_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[1\] 0 " "Info: Pin \"sin_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[2\] 0 " "Info: Pin \"sin_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[3\] 0 " "Info: Pin \"sin_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[4\] 0 " "Info: Pin \"sin_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[5\] 0 " "Info: Pin \"sin_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[6\] 0 " "Info: Pin \"sin_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[7\] 0 " "Info: Pin \"sin_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[8\] 0 " "Info: Pin \"sin_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[9\] 0 " "Info: Pin \"sin_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sin_data\[9\] GND " "Info: Pin sin_data\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sin_data[9] } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_top.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_sin.fit.smsg " "Info: Generated suppressed messages file F:/wjr/接毕设/任意波形频率、相位、幅值可调输出V1/DDS_sin.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 16:52:04 2013 " "Info: Processing ended: Sun May 05 16:52:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
