#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x20bc170 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x21125e0_0 .var "Clk", 0 0;
v0x21126a0_0 .var "Reset", 0 0;
v0x21127f0_0 .var "Start", 0 0;
v0x2112890_0 .var "address", 26 0;
v0x2112930_0 .var/i "counter", 31 0;
v0x2112a10_0 .net "cpu_mem_addr", 31 0, L_0x2129c70;  1 drivers
v0x2112ad0_0 .net "cpu_mem_data", 255 0, L_0x2129da0;  1 drivers
v0x2112b90_0 .net "cpu_mem_enable", 0 0, L_0x21298a0;  1 drivers
v0x2112c30_0 .net "cpu_mem_write", 0 0, L_0x2129ea0;  1 drivers
v0x2112d60_0 .var "flag", 0 0;
v0x2112e20_0 .var/i "i", 31 0;
v0x2112f00_0 .var "index", 4 0;
v0x2112fe0_0 .net "mem_cpu_ack", 0 0, L_0x212b180;  1 drivers
v0x2113080_0 .net "mem_cpu_data", 255 0, v0x2111c80_0;  1 drivers
v0x2113140_0 .var/i "outfile", 31 0;
v0x2113220_0 .var/i "outfile2", 31 0;
v0x2113300_0 .var "tag", 23 0;
S_0x209ede0 .scope module, "CPU" "CPU" 2 23, 3 1 0, S_0x20bc170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
L_0x21134b0 .functor OR 1, v0x20fe230_0, L_0x2128e10, C4<0>, C4<0>;
L_0x2113940 .functor AND 1, L_0x21261c0, v0x20fbbd0_0, C4<1>, C4<1>;
L_0x2113a50 .functor BUFZ 1, v0x20fbe90_0, C4<0>, C4<0>, C4<0>;
L_0x2113b60 .functor OR 1, v0x20fbe90_0, L_0x2113940, C4<0>, C4<0>;
L_0x2114140 .functor OR 1, v0x20fe060_0, L_0x2128e10, C4<0>, C4<0>;
L_0x2124ef0 .functor BUFZ 28, v0x210c580_0, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>;
v0x210c6c0_0 .net "ALUCtrl", 2 0, v0x20fa850_0;  1 drivers
v0x210c7d0_0 .net "ALUOp", 1 0, L_0x21265f0;  1 drivers
v0x210c890_0 .net "ALUSrc", 0 0, L_0x2126750;  1 drivers
v0x210c960_0 .net "ALU_data", 31 0, L_0x212b090;  1 drivers
v0x210ca30_0 .net "ALU_ex", 31 0, v0x20fa240_0;  1 drivers
v0x210cb20_0 .net "ALU_i2", 31 0, L_0x2126fa0;  1 drivers
v0x210cc10_0 .net "ALU_mem", 31 0, L_0x2128810;  1 drivers
v0x210ccb0_0 .net "EX_id", 3 0, L_0x2125b90;  1 drivers
v0x210cd90_0 .net "IDEX_flush", 0 0, v0x20fdf90_0;  1 drivers
v0x210cec0_0 .net "M_ex", 1 0, L_0x2126300;  1 drivers
v0x210cfa0_0 .net "M_id", 1 0, L_0x2125c30;  1 drivers
v0x210d080_0 .net "MemRead", 0 0, L_0x21285f0;  1 drivers
v0x210d120_0 .net "MemStall", 0 0, L_0x2128e10;  1 drivers
v0x210d250_0 .net "MemWrite", 0 0, L_0x21284d0;  1 drivers
v0x210d2f0_0 .net "MemtoReg", 0 0, L_0x212afa0;  1 drivers
v0x210d390_0 .net "RS_Src_Ctr", 1 0, v0x20fd300_0;  1 drivers
v0x210d430_0 .net "RT_Src_Ctr", 1 0, v0x20fd4d0_0;  1 drivers
v0x210d5e0_0 .net "RegDst", 0 0, L_0x21269f0;  1 drivers
v0x210d680_0 .net "Reg_Write", 0 0, L_0x2128bb0;  1 drivers
v0x210d770_0 .net "Sign_extend_o", 31 0, L_0x2126a90;  1 drivers
v0x210d810_0 .net "WB_ex", 1 0, L_0x2126550;  1 drivers
v0x210d8b0_0 .net "WB_id", 1 0, L_0x2125d60;  1 drivers
v0x210d950_0 .net "WB_mem", 1 0, L_0x21271d0;  1 drivers
v0x210da30_0 .net "Write_Data", 31 0, L_0x212b290;  1 drivers
v0x210db80_0 .net "Write_Register", 4 0, L_0x212b490;  1 drivers
v0x210dc40_0 .net "Write_Register_ex", 4 0, L_0x2128210;  1 drivers
v0x210dd00_0 .net "Write_Register_mem", 4 0, L_0x2128b10;  1 drivers
v0x210dda0_0 .net "Zero", 0 0, v0x20f9300_0;  1 drivers
v0x210de70_0 .net *"_s38", 27 0, L_0x2124ef0;  1 drivers
v0x210df10_0 .net *"_s43", 3 0, L_0x21250a0;  1 drivers
v0x210dff0_0 .net *"_s52", 0 0, L_0x2125ec0;  1 drivers
L_0x7fe65e6b12a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x210e0b0_0 .net/2s *"_s54", 1 0, L_0x7fe65e6b12a0;  1 drivers
L_0x7fe65e6b12e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x210e190_0 .net/2s *"_s56", 1 0, L_0x7fe65e6b12e8;  1 drivers
v0x210d510_0 .net *"_s58", 1 0, L_0x2126080;  1 drivers
v0x210e460_0 .net "beq_flush", 0 0, L_0x2113b60;  1 drivers
v0x210e530_0 .net "branch_addr", 31 0, L_0x2113d20;  1 drivers
v0x210e620_0 .net "clk_i", 0 0, v0x21125e0_0;  1 drivers
v0x210e6c0_0 .net "control_id", 7 0, L_0x21258d0;  1 drivers
v0x210e7d0_0 .net "ctrl_branch", 0 0, v0x20fbbd0_0;  1 drivers
v0x210e870_0 .net "dm_Write_Data", 31 0, L_0x21286e0;  1 drivers
v0x210e910_0 .net "dm_data", 31 0, L_0x212b1f0;  1 drivers
v0x210e9e0_0 .net "dm_o", 31 0, v0x210afc0_0;  1 drivers
v0x210eab0_0 .net "equal", 0 0, L_0x21261c0;  1 drivers
v0x210eb50_0 .net "imm", 15 0, L_0x2124a50;  1 drivers
v0x210ec40_0 .net "inst", 31 0, L_0x2113830;  1 drivers
v0x210ed10_0 .net "inst_ID", 31 0, L_0x21243e0;  1 drivers
v0x210edd0_0 .net "inst_addr", 31 0, v0x2104f80_0;  1 drivers
v0x210ee90_0 .net "jump", 0 0, v0x20fbe90_0;  1 drivers
v0x210ef60_0 .net "jump_reg", 0 0, L_0x2113a50;  1 drivers
v0x210f030_0 .net "lw_stall", 0 0, v0x20fe060_0;  1 drivers
v0x210f120_0 .net "mem_ack_i", 0 0, L_0x212b180;  alias, 1 drivers
v0x210f1c0_0 .net "mem_addr_o", 31 0, L_0x2129c70;  alias, 1 drivers
v0x210f260_0 .net "mem_data_i", 255 0, v0x2111c80_0;  alias, 1 drivers
v0x210f330_0 .net "mem_data_o", 255 0, L_0x2129da0;  alias, 1 drivers
v0x210f400_0 .net "mem_enable_o", 0 0, L_0x21298a0;  alias, 1 drivers
v0x210f4d0_0 .net "mem_write_o", 0 0, L_0x2129ea0;  alias, 1 drivers
v0x210f5a0_0 .net "muxRS_data_o", 31 0, v0x2100bd0_0;  1 drivers
v0x210f690_0 .net "muxRT_data_o", 31 0, v0x2101420_0;  1 drivers
v0x210f780_0 .net "mux_branch", 0 0, L_0x2113940;  1 drivers
v0x210f820_0 .net "next_pc", 31 0, L_0x2113ed0;  1 drivers
v0x210f910_0 .net "opcode", 5 0, L_0x21244d0;  1 drivers
v0x210f9b0_0 .net "pc_4", 31 0, L_0x21140a0;  1 drivers
v0x210faa0_0 .net "pc_4_ID", 31 0, L_0x21242f0;  1 drivers
v0x210fb40_0 .net "pc_stall_haz", 0 0, v0x20fe230_0;  1 drivers
v0x210fbe0_0 .net "rd", 4 0, L_0x2124960;  1 drivers
v0x210e230_0 .net "rd_ex", 4 0, L_0x2127130;  1 drivers
v0x210e320_0 .net "read_data1_ex", 31 0, L_0x2126840;  1 drivers
v0x2110090_0 .net "read_data1_id", 31 0, v0x2105af0_0;  1 drivers
v0x2110130_0 .net "read_data2_ex", 31 0, L_0x2126bc0;  1 drivers
v0x21101d0_0 .net "read_data2_id", 31 0, v0x2105d00_0;  1 drivers
v0x2110270_0 .net "rs", 4 0, L_0x2124700;  1 drivers
v0x2110340_0 .net "rs_ex", 4 0, L_0x2126f00;  1 drivers
v0x2110410_0 .net "rsrt", 9 0, L_0x2124610;  1 drivers
v0x21104e0_0 .net "rst_i", 0 0, v0x21126a0_0;  1 drivers
v0x21105d0_0 .net "rt", 4 0, L_0x21248c0;  1 drivers
v0x2110670_0 .net "rt_ex", 4 0, L_0x2126cb0;  1 drivers
v0x2110710_0 .net "sh_28_o", 27 0, v0x210c580_0;  1 drivers
v0x21107e0_0 .net "sh_32", 31 0, L_0x2124fb0;  1 drivers
v0x21108b0_0 .net "sh_addr", 31 0, L_0x21253b0;  1 drivers
v0x21109a0_0 .net "shamt", 4 0, L_0x2124b40;  1 drivers
v0x2110a60_0 .net "sign_ext_id", 31 0, L_0x2124cf0;  1 drivers
v0x2110b70_0 .net "sign_ext_id_sh2", 31 0, L_0x21252c0;  1 drivers
v0x2110c80_0 .net "start_i", 0 0, v0x21127f0_0;  1 drivers
L_0x2124250 .concat [ 32 32 0 0], L_0x2113830, L_0x21140a0;
L_0x21242f0 .part v0x20ff5e0_0, 32, 32;
L_0x21243e0 .part v0x20ff5e0_0, 0, 32;
L_0x21244d0 .part L_0x21243e0, 26, 6;
L_0x2124610 .part L_0x21243e0, 16, 10;
L_0x2124700 .part L_0x21243e0, 21, 5;
L_0x21248c0 .part L_0x21243e0, 16, 5;
L_0x2124960 .part L_0x21243e0, 11, 5;
L_0x2124a50 .part L_0x21243e0, 0, 16;
L_0x2124b40 .part L_0x21243e0, 6, 5;
L_0x2124e50 .part L_0x21243e0, 0, 26;
L_0x2124fb0 .concat8 [ 28 4 0 0], L_0x2124ef0, L_0x21250a0;
L_0x21250a0 .part L_0x2113d20, 28, 4;
L_0x21257b0 .part L_0x2126300, 1, 1;
L_0x2125b90 .part L_0x21259d0, 4, 4;
L_0x2125c30 .part L_0x21259d0, 2, 2;
L_0x2125d60 .part L_0x21259d0, 0, 2;
L_0x2125ec0 .cmp/eq 32, v0x2105af0_0, v0x2105d00_0;
L_0x2126080 .functor MUXZ 2, L_0x7fe65e6b12e8, L_0x7fe65e6b12a0, L_0x2125ec0, C4<>;
L_0x21261c0 .part L_0x2126080, 0, 1;
LS_0x2125fe0_0_0 .concat [ 5 5 5 32], L_0x2124960, L_0x21248c0, L_0x2124700, L_0x2124cf0;
LS_0x2125fe0_0_4 .concat [ 32 32 4 2], v0x2105d00_0, v0x2105af0_0, L_0x2125b90, L_0x2125c30;
LS_0x2125fe0_0_8 .concat [ 2 0 0 0], L_0x2125d60;
L_0x2125fe0 .concat [ 47 70 2 0], LS_0x2125fe0_0_0, LS_0x2125fe0_0_4, LS_0x2125fe0_0_8;
L_0x2126550 .part v0x20fed20_0, 117, 2;
L_0x2126300 .part v0x20fed20_0, 115, 2;
L_0x2126750 .part v0x20fed20_0, 114, 1;
L_0x21265f0 .part v0x20fed20_0, 112, 2;
L_0x21269f0 .part v0x20fed20_0, 111, 1;
L_0x2126840 .part v0x20fed20_0, 79, 32;
L_0x2126bc0 .part v0x20fed20_0, 47, 32;
L_0x2126a90 .part v0x20fed20_0, 15, 32;
L_0x2126f00 .part v0x20fed20_0, 10, 5;
L_0x2126cb0 .part v0x20fed20_0, 5, 5;
L_0x2127130 .part v0x20fed20_0, 0, 5;
L_0x21272e0 .part L_0x2126a90, 0, 6;
LS_0x2128350_0_0 .concat [ 5 32 32 2], L_0x2128210, v0x2101420_0, v0x20fa240_0, L_0x2126300;
LS_0x2128350_0_4 .concat [ 2 0 0 0], L_0x2126550;
L_0x2128350 .concat [ 71 2 0 0], LS_0x2128350_0_0, LS_0x2128350_0_4;
L_0x21271d0 .part v0x20fcba0_0, 71, 2;
L_0x21285f0 .part v0x20fcba0_0, 70, 1;
L_0x21284d0 .part v0x20fcba0_0, 69, 1;
L_0x2128810 .part v0x20fcba0_0, 37, 32;
L_0x21286e0 .part v0x20fcba0_0, 5, 32;
L_0x2128b10 .part v0x20fcba0_0, 0, 5;
L_0x212adf0 .concat [ 5 32 32 2], L_0x2128b10, L_0x2128810, v0x210afc0_0, L_0x21271d0;
L_0x212afa0 .part v0x2100670_0, 70, 1;
L_0x2128bb0 .part v0x2100670_0, 69, 1;
L_0x212b1f0 .part v0x2100670_0, 37, 32;
L_0x212b090 .part v0x2100670_0, 5, 32;
L_0x212b490 .part v0x2100670_0, 0, 5;
L_0x212b6b0 .part L_0x21271d0, 0, 1;
S_0x20d42f0 .scope module, "ALU" "ALU" 3 236, 4 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
L_0x21274b0 .functor XNOR 1, L_0x21275b0, L_0x21276e0, C4<0>, C4<0>;
L_0x21278c0 .functor XOR 1, L_0x2127780, L_0x2127820, C4<0>, C4<0>;
L_0x21279d0 .functor AND 1, L_0x21274b0, L_0x21278c0, C4<1>, C4<1>;
L_0x2127e50 .functor NOT 1, L_0x2127d60, C4<0>, C4<0>, C4<0>;
v0x209e710_0 .net "ALUCtrl_i", 2 0, v0x20fa850_0;  alias, 1 drivers
v0x20f9300_0 .var "Zero_o", 0 0;
v0x20f93c0_0 .net *"_s11", 0 0, L_0x2127820;  1 drivers
v0x20f94b0_0 .net *"_s12", 0 0, L_0x21278c0;  1 drivers
v0x20f9570_0 .net *"_s14", 0 0, L_0x21279d0;  1 drivers
L_0x7fe65e6b1378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x20f9680_0 .net/2s *"_s16", 1 0, L_0x7fe65e6b1378;  1 drivers
L_0x7fe65e6b13c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20f9760_0 .net/2s *"_s18", 1 0, L_0x7fe65e6b13c0;  1 drivers
v0x20f9840_0 .net *"_s20", 1 0, L_0x2127ae0;  1 drivers
v0x20f9920_0 .net *"_s25", 0 0, L_0x2127d60;  1 drivers
v0x20f9a90_0 .net *"_s26", 0 0, L_0x2127e50;  1 drivers
v0x20f9b70_0 .net *"_s29", 0 0, L_0x2127f10;  1 drivers
v0x20f9c50_0 .net *"_s3", 0 0, L_0x21275b0;  1 drivers
v0x20f9d30_0 .net *"_s5", 0 0, L_0x21276e0;  1 drivers
v0x20f9e10_0 .net *"_s6", 0 0, L_0x21274b0;  1 drivers
v0x20f9ed0_0 .net *"_s9", 0 0, L_0x2127780;  1 drivers
v0x20f9fb0_0 .net "data1_i", 31 0, v0x2100bd0_0;  alias, 1 drivers
v0x20fa090_0 .net "data2_i", 31 0, L_0x2126fa0;  alias, 1 drivers
v0x20fa240_0 .var "data_o", 31 0;
v0x20fa2e0_0 .net "oflow_sub", 0 0, L_0x2127c70;  1 drivers
v0x20fa3a0_0 .net "slt", 0 0, L_0x2127fb0;  1 drivers
v0x20fa460_0 .net "sub_ab", 31 0, L_0x2127410;  1 drivers
E_0x20d2c60 .event edge, v0x209e710_0, v0x20f9fb0_0, v0x20fa090_0, v0x20fa3a0_0;
L_0x2127410 .arith/sub 32, v0x2100bd0_0, L_0x2126fa0;
L_0x21275b0 .part v0x2100bd0_0, 31, 1;
L_0x21276e0 .part L_0x2126fa0, 31, 1;
L_0x2127780 .part L_0x2127410, 31, 1;
L_0x2127820 .part v0x2100bd0_0, 31, 1;
L_0x2127ae0 .functor MUXZ 2, L_0x7fe65e6b13c0, L_0x7fe65e6b1378, L_0x21279d0, C4<>;
L_0x2127c70 .part L_0x2127ae0, 0, 1;
L_0x2127d60 .part v0x2100bd0_0, 31, 1;
L_0x2127f10 .part v0x2100bd0_0, 31, 1;
L_0x2127fb0 .functor MUXZ 1, L_0x2127f10, L_0x2127e50, L_0x2127c70, C4<>;
S_0x20fa5e0 .scope module, "ALU_Control" "ALU_Control" 3 227, 5 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x20fa850_0 .var "ALUCtrl_o", 2 0;
v0x20fa930_0 .net "ALUOp_i", 1 0, L_0x21265f0;  alias, 1 drivers
v0x20fa9f0_0 .net "funct_i", 5 0, L_0x21272e0;  1 drivers
E_0x20fa7d0 .event edge, v0x20fa930_0, v0x20fa9f0_0;
S_0x20fab60 .scope module, "Add_PC" "Adder" 3 78, 6 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x20fadb0_0 .net "data1_in", 31 0, v0x2104f80_0;  alias, 1 drivers
L_0x7fe65e6b1138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x20fae90_0 .net "data2_in", 31 0, L_0x7fe65e6b1138;  1 drivers
v0x20faf70_0 .net "data_o", 31 0, L_0x21140a0;  alias, 1 drivers
L_0x21140a0 .arith/sum 32, v0x2104f80_0, L_0x7fe65e6b1138;
S_0x20fb0e0 .scope module, "Add_imm" "Adder" 3 131, 6 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x20fb300_0 .net "data1_in", 31 0, L_0x21252c0;  alias, 1 drivers
v0x20fb400_0 .net "data2_in", 31 0, L_0x21242f0;  alias, 1 drivers
v0x20fb4e0_0 .net "data_o", 31 0, L_0x21253b0;  alias, 1 drivers
L_0x21253b0 .arith/sum 32, L_0x21252c0, L_0x21242f0;
S_0x20fb650 .scope module, "Control" "Control" 3 152, 7 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "Branch_o"
    .port_info 2 /OUTPUT 1 "Jump_o"
    .port_info 3 /OUTPUT 8 "Bus_o"
P_0x20fb870 .param/l "X" 0 7 21, +C4<00000000000000000000000000000000>;
v0x20fba10_0 .var "ALUOp_o", 1 0;
v0x20fbb10_0 .var "ALUSrc_o", 0 0;
v0x20fbbd0_0 .var "Branch_o", 0 0;
v0x20fbca0_0 .net "Bus_o", 7 0, L_0x21258d0;  alias, 1 drivers
v0x20fbd80_0 .var "ExtOp_o", 0 0;
v0x20fbe90_0 .var "Jump_o", 0 0;
v0x20fbf50_0 .var "MemRead_o", 0 0;
v0x20fc010_0 .var "MemWrite_o", 0 0;
v0x20fc0d0_0 .var "MemtoReg_o", 0 0;
v0x20fc220_0 .net "Op_i", 5 0, L_0x21244d0;  alias, 1 drivers
v0x20fc300_0 .var "RegDst_o", 0 0;
v0x20fc3c0_0 .var "RegWrite_o", 0 0;
E_0x20fb9b0 .event edge, v0x20fc220_0;
LS_0x21258d0_0_0 .concat [ 1 1 1 1], v0x20fc3c0_0, v0x20fc0d0_0, v0x20fc010_0, v0x20fbf50_0;
LS_0x21258d0_0_4 .concat [ 1 2 1 0], v0x20fc300_0, v0x20fba10_0, v0x20fbb10_0;
L_0x21258d0 .concat [ 4 4 0 0], LS_0x21258d0_0_0, LS_0x21258d0_0_4;
S_0x20fc500 .scope module, "EXMEM" "regr" 3 256, 8 31 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 73 "in"
    .port_info 4 /OUTPUT 73 "out"
P_0x20fc680 .param/l "N" 0 8 38, +C4<00000000000000000000000001001001>;
L_0x7fe65e6b1450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x20fc850_0 .net "clear", 0 0, L_0x7fe65e6b1450;  1 drivers
v0x20fc930_0 .net "clk", 0 0, v0x21125e0_0;  alias, 1 drivers
v0x20fc9f0_0 .net "hold", 0 0, L_0x2128e10;  alias, 1 drivers
v0x20fcac0_0 .net "in", 72 0, L_0x2128350;  1 drivers
v0x20fcba0_0 .var "out", 72 0;
E_0x20fc7d0 .event posedge, v0x20fc930_0;
S_0x20fcd70 .scope module, "Forwarding_unit" "Forwarding_unit" 3 309, 9 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "MEM_Rd_i"
    .port_info 2 /INPUT 5 "WB_Rd_i"
    .port_info 3 /INPUT 1 "MEM_W_i"
    .port_info 4 /INPUT 1 "WB_W_i"
    .port_info 5 /INPUT 5 "RS_i"
    .port_info 6 /INPUT 5 "RT_i"
    .port_info 7 /OUTPUT 2 "RS_Src_o"
    .port_info 8 /OUTPUT 2 "RT_Src_o"
v0x20fd140_0 .net "MEM_Rd_i", 4 0, L_0x2128b10;  alias, 1 drivers
v0x20fd240_0 .net "MEM_W_i", 0 0, L_0x212b6b0;  1 drivers
v0x20fd300_0 .var "RS_Src_o", 1 0;
v0x20fd3f0_0 .net "RS_i", 4 0, L_0x2126f00;  alias, 1 drivers
v0x20fd4d0_0 .var "RT_Src_o", 1 0;
v0x20fd600_0 .net "RT_i", 4 0, L_0x2126cb0;  alias, 1 drivers
v0x20fd6e0_0 .net "WB_Rd_i", 4 0, L_0x212b490;  alias, 1 drivers
v0x20fd7c0_0 .net "WB_W_i", 0 0, L_0x2128bb0;  alias, 1 drivers
v0x20fd880_0 .net "clk_i", 0 0, v0x21125e0_0;  alias, 1 drivers
E_0x20fd070/0 .event edge, v0x20fd240_0, v0x20fd140_0, v0x20fd600_0, v0x20fd7c0_0;
E_0x20fd070/1 .event edge, v0x20fd6e0_0;
E_0x20fd070 .event/or E_0x20fd070/0, E_0x20fd070/1;
E_0x20fd0d0/0 .event edge, v0x20fd240_0, v0x20fd140_0, v0x20fd3f0_0, v0x20fd7c0_0;
E_0x20fd0d0/1 .event edge, v0x20fd6e0_0;
E_0x20fd0d0 .event/or E_0x20fd0d0/0, E_0x20fd0d0/1;
S_0x20fdab0 .scope module, "HazDetect_unit" "HazDetect_unit" 3 139, 10 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "MemRead_i"
    .port_info 2 /INPUT 5 "Prev_RT_i"
    .port_info 3 /INPUT 10 "RSRT_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "IFIDWrite_o"
    .port_info 6 /OUTPUT 1 "IDEXWrite_o"
v0x20fddb0_0 .net "Cur_RS", 4 0, L_0x21255e0;  1 drivers
v0x20fdeb0_0 .net "Cur_RT", 4 0, L_0x2125680;  1 drivers
v0x20fdf90_0 .var "IDEXWrite_o", 0 0;
v0x20fe060_0 .var "IFIDWrite_o", 0 0;
v0x20fe120_0 .net "MemRead_i", 0 0, L_0x21257b0;  1 drivers
v0x20fe230_0 .var "PCWrite_o", 0 0;
v0x20fe2f0_0 .net "Prev_RT_i", 4 0, L_0x2126cb0;  alias, 1 drivers
v0x20fe3b0_0 .net "RSRT_i", 9 0, L_0x2124610;  alias, 1 drivers
v0x20fe470_0 .net "clk_i", 0 0, v0x21125e0_0;  alias, 1 drivers
E_0x20fdd20 .event edge, v0x20fe120_0, v0x20fd600_0, v0x20fddb0_0, v0x20fdeb0_0;
L_0x21255e0 .part L_0x2124610, 5, 5;
L_0x2125680 .part L_0x2124610, 0, 5;
S_0x20fe6c0 .scope module, "IDEX" "regr" 3 191, 8 31 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 119 "in"
    .port_info 4 /OUTPUT 119 "out"
P_0x20fb820 .param/l "N" 0 8 38, +C4<00000000000000000000000001110111>;
v0x20fe9f0_0 .net "clear", 0 0, v0x20fe060_0;  alias, 1 drivers
v0x20feae0_0 .net "clk", 0 0, v0x21125e0_0;  alias, 1 drivers
v0x20feb80_0 .net "hold", 0 0, L_0x2128e10;  alias, 1 drivers
v0x20fec80_0 .net "in", 118 0, L_0x2125fe0;  1 drivers
v0x20fed20_0 .var "out", 118 0;
S_0x20feed0 .scope module, "IFID" "regr" 3 87, 8 31 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 64 "out"
P_0x20ff0a0 .param/l "N" 0 8 38, +C4<00000000000000000000000001000000>;
v0x20ff280_0 .net "clear", 0 0, L_0x2113b60;  alias, 1 drivers
v0x20ff320_0 .net "clk", 0 0, v0x21125e0_0;  alias, 1 drivers
v0x20ff450_0 .net "hold", 0 0, L_0x2114140;  1 drivers
v0x20ff520_0 .net "in", 63 0, L_0x2124250;  1 drivers
v0x20ff5e0_0 .var "out", 63 0;
S_0x20ff760 .scope module, "Instruction_Memory" "Instruction_Memory" 3 50, 11 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x2113830 .functor BUFZ 32, L_0x2113520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x20ff950_0 .net *"_s0", 31 0, L_0x2113520;  1 drivers
v0x20ffa50_0 .net *"_s2", 31 0, L_0x21136f0;  1 drivers
v0x20ffb30_0 .net *"_s4", 29 0, L_0x21135c0;  1 drivers
L_0x7fe65e6b1060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20ffbf0_0 .net *"_s6", 1 0, L_0x7fe65e6b1060;  1 drivers
v0x20ffcd0_0 .net "addr_i", 31 0, v0x2104f80_0;  alias, 1 drivers
v0x20ffde0_0 .net "instr_o", 31 0, L_0x2113830;  alias, 1 drivers
v0x20ffea0 .array "memory", 511 0, 31 0;
L_0x2113520 .array/port v0x20ffea0, L_0x21136f0;
L_0x21135c0 .part v0x2104f80_0, 2, 30;
L_0x21136f0 .concat [ 30 2 0 0], L_0x21135c0, L_0x7fe65e6b1060;
S_0x20fffc0 .scope module, "MEMWB" "regr" 3 292, 8 31 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 71 "in"
    .port_info 4 /OUTPUT 71 "out"
P_0x2100190 .param/l "N" 0 8 38, +C4<00000000000000000000000001000111>;
L_0x7fe65e6b1720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2100370_0 .net "clear", 0 0, L_0x7fe65e6b1720;  1 drivers
v0x2100410_0 .net "clk", 0 0, v0x21125e0_0;  alias, 1 drivers
v0x21004b0_0 .net "hold", 0 0, L_0x2128e10;  alias, 1 drivers
v0x21005d0_0 .net "in", 70 0, L_0x212adf0;  1 drivers
v0x2100670_0 .var "out", 70 0;
S_0x2100820 .scope module, "MUX32_3in_rs" "MUX32_3in" 3 203, 12 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_i"
    .port_info 1 /INPUT 32 "preALU_i"
    .port_info 2 /INPUT 32 "DMorALU_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x2100ad0_0 .net "DMorALU_i", 31 0, L_0x212b290;  alias, 1 drivers
v0x2100bd0_0 .var "data_o", 31 0;
v0x2100cc0_0 .net "preALU_i", 31 0, L_0x2128810;  alias, 1 drivers
v0x2100d90_0 .net "reg_i", 31 0, L_0x2126840;  alias, 1 drivers
v0x2100e70_0 .net "select_i", 1 0, v0x20fd300_0;  alias, 1 drivers
E_0x2100a70 .event edge, v0x20fd300_0, v0x2100d90_0, v0x2100cc0_0, v0x2100ad0_0;
S_0x2101030 .scope module, "MUX32_3in_rt" "MUX32_3in" 3 211, 12 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_i"
    .port_info 1 /INPUT 32 "preALU_i"
    .port_info 2 /INPUT 32 "DMorALU_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x2101310_0 .net "DMorALU_i", 31 0, L_0x212b290;  alias, 1 drivers
v0x2101420_0 .var "data_o", 31 0;
v0x21014e0_0 .net "preALU_i", 31 0, L_0x2128810;  alias, 1 drivers
v0x21015e0_0 .net "reg_i", 31 0, L_0x2126bc0;  alias, 1 drivers
v0x21016a0_0 .net "select_i", 1 0, v0x20fd4d0_0;  alias, 1 drivers
E_0x2101280 .event edge, v0x20fd4d0_0, v0x21015e0_0, v0x2100cc0_0, v0x2100ad0_0;
S_0x2101860 .scope module, "MUX8" "MUX8" 3 163, 13 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1_i"
    .port_info 1 /INPUT 8 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
L_0x7fe65e6b1210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x21247f0 .functor XNOR 1, v0x20fdf90_0, L_0x7fe65e6b1210, C4<0>, C4<0>;
v0x2101aa0_0 .net/2u *"_s0", 0 0, L_0x7fe65e6b1210;  1 drivers
v0x2101ba0_0 .net *"_s2", 0 0, L_0x21247f0;  1 drivers
v0x2101c60_0 .net "data1_i", 7 0, L_0x21258d0;  alias, 1 drivers
L_0x7fe65e6b1258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x2101d60_0 .net "data2_i", 7 0, L_0x7fe65e6b1258;  1 drivers
v0x2101e20_0 .net "data_o", 7 0, L_0x21259d0;  1 drivers
v0x2101f50_0 .net "select_i", 0 0, v0x20fdf90_0;  alias, 1 drivers
L_0x21259d0 .functor MUXZ 8, L_0x7fe65e6b1258, L_0x21258d0, L_0x21247f0, C4<>;
S_0x2102080 .scope module, "MUX_ALUSrc" "MUX32" 3 219, 14 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fe65e6b1330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2125450 .functor XNOR 1, L_0x2126750, L_0x7fe65e6b1330, C4<0>, C4<0>;
v0x21022c0_0 .net/2u *"_s0", 0 0, L_0x7fe65e6b1330;  1 drivers
v0x21023c0_0 .net *"_s2", 0 0, L_0x2125450;  1 drivers
v0x2102480_0 .net "data1_i", 31 0, v0x2101420_0;  alias, 1 drivers
v0x2102580_0 .net "data2_i", 31 0, L_0x2126a90;  alias, 1 drivers
v0x2102640_0 .net "data_o", 31 0, L_0x2126fa0;  alias, 1 drivers
v0x2102750_0 .net "select_i", 0 0, L_0x2126750;  alias, 1 drivers
L_0x2126fa0 .functor MUXZ 32, L_0x2126a90, v0x2101420_0, L_0x2125450, C4<>;
S_0x21028a0 .scope module, "MUX_BranchPC" "MUX32" 3 64, 14 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fe65e6b10a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2113c20 .functor XNOR 1, L_0x2113940, L_0x7fe65e6b10a8, C4<0>, C4<0>;
v0x2102b80_0 .net/2u *"_s0", 0 0, L_0x7fe65e6b10a8;  1 drivers
v0x2102c60_0 .net *"_s2", 0 0, L_0x2113c20;  1 drivers
v0x2102d20_0 .net "data1_i", 31 0, L_0x21140a0;  alias, 1 drivers
v0x2102e20_0 .net "data2_i", 31 0, L_0x21253b0;  alias, 1 drivers
v0x2102ef0_0 .net "data_o", 31 0, L_0x2113d20;  alias, 1 drivers
v0x2103000_0 .net "select_i", 0 0, L_0x2113940;  alias, 1 drivers
L_0x2113d20 .functor MUXZ 32, L_0x21253b0, L_0x21140a0, L_0x2113c20, C4<>;
S_0x2103140 .scope module, "MUX_JumpPC" "MUX32" 3 71, 14 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fe65e6b10f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2113e10 .functor XNOR 1, L_0x2113a50, L_0x7fe65e6b10f0, C4<0>, C4<0>;
v0x2103380_0 .net/2u *"_s0", 0 0, L_0x7fe65e6b10f0;  1 drivers
v0x2103480_0 .net *"_s2", 0 0, L_0x2113e10;  1 drivers
v0x2103540_0 .net "data1_i", 31 0, L_0x2113d20;  alias, 1 drivers
v0x2103640_0 .net "data2_i", 31 0, L_0x2124fb0;  alias, 1 drivers
v0x2103700_0 .net "data_o", 31 0, L_0x2113ed0;  alias, 1 drivers
v0x2103830_0 .net "select_i", 0 0, L_0x2113a50;  alias, 1 drivers
L_0x2113ed0 .functor MUXZ 32, L_0x2124fb0, L_0x2113d20, L_0x2113e10, C4<>;
S_0x2103970 .scope module, "MUX_MemtoReg" "MUX32" 3 302, 14 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fe65e6b1768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x212a170 .functor XNOR 1, L_0x212afa0, L_0x7fe65e6b1768, C4<0>, C4<0>;
v0x2103bb0_0 .net/2u *"_s0", 0 0, L_0x7fe65e6b1768;  1 drivers
v0x2103cb0_0 .net *"_s2", 0 0, L_0x212a170;  1 drivers
v0x2103d70_0 .net "data1_i", 31 0, L_0x212b090;  alias, 1 drivers
v0x2103e60_0 .net "data2_i", 31 0, L_0x212b1f0;  alias, 1 drivers
v0x2103f40_0 .net "data_o", 31 0, L_0x212b290;  alias, 1 drivers
v0x21040a0_0 .net "select_i", 0 0, L_0x212afa0;  alias, 1 drivers
L_0x212b290 .functor MUXZ 32, L_0x212b1f0, L_0x212b090, L_0x212a170, C4<>;
S_0x21041e0 .scope module, "MUX_RegDst" "MUX5" 3 245, 15 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x7fe65e6b1408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2128150 .functor XNOR 1, L_0x21269f0, L_0x7fe65e6b1408, C4<0>, C4<0>;
v0x2104420_0 .net/2u *"_s0", 0 0, L_0x7fe65e6b1408;  1 drivers
v0x2104520_0 .net *"_s2", 0 0, L_0x2128150;  1 drivers
v0x21045e0_0 .net "data1_i", 4 0, L_0x2126cb0;  alias, 1 drivers
v0x21046d0_0 .net "data2_i", 4 0, L_0x2127130;  alias, 1 drivers
v0x21047b0_0 .net "data_o", 4 0, L_0x2128210;  alias, 1 drivers
v0x21048e0_0 .net "select_i", 0 0, L_0x21269f0;  alias, 1 drivers
L_0x2128210 .functor MUXZ 5, L_0x2127130, L_0x2126cb0, L_0x2128150, C4<>;
S_0x2104a20 .scope module, "PC" "PC" 3 39, 16 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "pcEnable_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x2104d60_0 .net "clk_i", 0 0, v0x21125e0_0;  alias, 1 drivers
L_0x7fe65e6b1018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2104e20_0 .net "pcEnable_i", 0 0, L_0x7fe65e6b1018;  1 drivers
v0x2104ee0_0 .net "pc_i", 31 0, L_0x2113ed0;  alias, 1 drivers
v0x2104f80_0 .var "pc_o", 31 0;
v0x2105070_0 .net "rst_i", 0 0, v0x21126a0_0;  alias, 1 drivers
v0x2105180_0 .net "stall_i", 0 0, L_0x21134b0;  1 drivers
v0x2105240_0 .net "start_i", 0 0, v0x21127f0_0;  alias, 1 drivers
E_0x2104ce0/0 .event negedge, v0x2105070_0;
E_0x2104ce0/1 .event posedge, v0x20fc930_0;
E_0x2104ce0 .event/or E_0x2104ce0/0, E_0x2104ce0/1;
S_0x2105420 .scope module, "Registers" "Registers" 3 174, 17 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
v0x21058b0_0 .net "RDaddr_i", 4 0, L_0x212b490;  alias, 1 drivers
v0x2105990_0 .net "RDdata_i", 31 0, L_0x212b290;  alias, 1 drivers
v0x2105a30_0 .net "RSaddr_i", 4 0, L_0x2124700;  alias, 1 drivers
v0x2105af0_0 .var "RSdata_o", 31 0;
v0x2105bd0_0 .net "RTaddr_i", 4 0, L_0x21248c0;  alias, 1 drivers
v0x2105d00_0 .var "RTdata_o", 31 0;
v0x2105de0_0 .net "RegWrite_i", 0 0, L_0x2128bb0;  alias, 1 drivers
v0x2105e80_0 .net "clk_i", 0 0, v0x21125e0_0;  alias, 1 drivers
v0x2105f20 .array "register", 31 0, 31 0;
E_0x2104bf0 .event negedge, v0x20fc930_0;
v0x2105f20_0 .array/port v0x2105f20, 0;
v0x2105f20_1 .array/port v0x2105f20, 1;
v0x2105f20_2 .array/port v0x2105f20, 2;
E_0x2105750/0 .event edge, v0x2105a30_0, v0x2105f20_0, v0x2105f20_1, v0x2105f20_2;
v0x2105f20_3 .array/port v0x2105f20, 3;
v0x2105f20_4 .array/port v0x2105f20, 4;
v0x2105f20_5 .array/port v0x2105f20, 5;
v0x2105f20_6 .array/port v0x2105f20, 6;
E_0x2105750/1 .event edge, v0x2105f20_3, v0x2105f20_4, v0x2105f20_5, v0x2105f20_6;
v0x2105f20_7 .array/port v0x2105f20, 7;
v0x2105f20_8 .array/port v0x2105f20, 8;
v0x2105f20_9 .array/port v0x2105f20, 9;
v0x2105f20_10 .array/port v0x2105f20, 10;
E_0x2105750/2 .event edge, v0x2105f20_7, v0x2105f20_8, v0x2105f20_9, v0x2105f20_10;
v0x2105f20_11 .array/port v0x2105f20, 11;
v0x2105f20_12 .array/port v0x2105f20, 12;
v0x2105f20_13 .array/port v0x2105f20, 13;
v0x2105f20_14 .array/port v0x2105f20, 14;
E_0x2105750/3 .event edge, v0x2105f20_11, v0x2105f20_12, v0x2105f20_13, v0x2105f20_14;
v0x2105f20_15 .array/port v0x2105f20, 15;
v0x2105f20_16 .array/port v0x2105f20, 16;
v0x2105f20_17 .array/port v0x2105f20, 17;
v0x2105f20_18 .array/port v0x2105f20, 18;
E_0x2105750/4 .event edge, v0x2105f20_15, v0x2105f20_16, v0x2105f20_17, v0x2105f20_18;
v0x2105f20_19 .array/port v0x2105f20, 19;
v0x2105f20_20 .array/port v0x2105f20, 20;
v0x2105f20_21 .array/port v0x2105f20, 21;
v0x2105f20_22 .array/port v0x2105f20, 22;
E_0x2105750/5 .event edge, v0x2105f20_19, v0x2105f20_20, v0x2105f20_21, v0x2105f20_22;
v0x2105f20_23 .array/port v0x2105f20, 23;
v0x2105f20_24 .array/port v0x2105f20, 24;
v0x2105f20_25 .array/port v0x2105f20, 25;
v0x2105f20_26 .array/port v0x2105f20, 26;
E_0x2105750/6 .event edge, v0x2105f20_23, v0x2105f20_24, v0x2105f20_25, v0x2105f20_26;
v0x2105f20_27 .array/port v0x2105f20, 27;
v0x2105f20_28 .array/port v0x2105f20, 28;
v0x2105f20_29 .array/port v0x2105f20, 29;
v0x2105f20_30 .array/port v0x2105f20, 30;
E_0x2105750/7 .event edge, v0x2105f20_27, v0x2105f20_28, v0x2105f20_29, v0x2105f20_30;
v0x2105f20_31 .array/port v0x2105f20, 31;
E_0x2105750/8 .event edge, v0x2105f20_31, v0x2105bd0_0;
E_0x2105750 .event/or E_0x2105750/0, E_0x2105750/1, E_0x2105750/2, E_0x2105750/3, E_0x2105750/4, E_0x2105750/5, E_0x2105750/6, E_0x2105750/7, E_0x2105750/8;
S_0x2106660 .scope module, "Shift_32" "Shift_32" 3 126, 18 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x2106840_0 .net *"_s2", 29 0, L_0x2125190;  1 drivers
L_0x7fe65e6b11c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2106940_0 .net *"_s4", 1 0, L_0x7fe65e6b11c8;  1 drivers
v0x2106a20_0 .net "data_i", 31 0, L_0x2124cf0;  alias, 1 drivers
v0x2106b10_0 .net "data_o", 31 0, L_0x21252c0;  alias, 1 drivers
L_0x2125190 .part L_0x2124cf0, 0, 30;
L_0x21252c0 .concat [ 2 30 0 0], L_0x7fe65e6b11c8, L_0x2125190;
S_0x2106c40 .scope module, "Sign_Extend" "Sign_Extend" 3 113, 19 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
    .port_info 2 /NODIR 0 ""
L_0x2124d90 .functor BUFZ 16, L_0x2124a50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fe65e6b1180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2106e60_0 .net/2u *"_s2", 15 0, L_0x7fe65e6b1180;  1 drivers
v0x2106f60_0 .net *"_s8", 15 0, L_0x2124d90;  1 drivers
v0x2107040_0 .net "data_i", 15 0, L_0x2124a50;  alias, 1 drivers
v0x2107130_0 .net "data_o", 31 0, L_0x2124cf0;  alias, 1 drivers
L_0x2124cf0 .concat8 [ 16 16 0 0], L_0x2124d90, L_0x7fe65e6b1180;
S_0x2107260 .scope module, "dcache" "dcache_top" 3 267, 20 2 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "p1_data_i"
    .port_info 9 /INPUT 32 "p1_addr_i"
    .port_info 10 /INPUT 1 "p1_MemRead_i"
    .port_info 11 /INPUT 1 "p1_MemWrite_i"
    .port_info 12 /OUTPUT 32 "p1_data_o"
    .port_info 13 /OUTPUT 1 "p1_stall_o"
P_0x2107430 .param/l "STATE_IDLE" 0 20 70, C4<000>;
P_0x2107470 .param/l "STATE_MISS" 0 20 74, C4<100>;
P_0x21074b0 .param/l "STATE_READMISS" 0 20 71, C4<001>;
P_0x21074f0 .param/l "STATE_READMISSOK" 0 20 72, C4<010>;
P_0x2107530 .param/l "STATE_WRITEBACK" 0 20 73, C4<011>;
L_0x2128780 .functor OR 1, L_0x21285f0, L_0x21284d0, C4<0>, C4<0>;
L_0x2128da0 .functor NOT 1, L_0x212a3f0, C4<0>, C4<0>, C4<0>;
L_0x2128e10 .functor AND 1, L_0x2128da0, L_0x2128780, C4<1>, C4<1>;
L_0x21292a0 .functor BUFZ 5, L_0x2128a70, C4<00000>, C4<00000>, C4<00000>;
L_0x2129310 .functor BUFZ 1, L_0x2128780, C4<0>, C4<0>, C4<0>;
L_0x21293c0 .functor OR 1, v0x210a360_0, L_0x212a000, C4<0>, C4<0>;
L_0x21298a0 .functor BUFZ 1, v0x210aa30_0, C4<0>, C4<0>, C4<0>;
L_0x2129da0 .functor BUFZ 256, L_0x212ac70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x2129ea0 .functor BUFZ 1, v0x210abb0_0, C4<0>, C4<0>, C4<0>;
L_0x212a000 .functor AND 1, L_0x212a3f0, L_0x21284d0, C4<1>, C4<1>;
L_0x212a100 .functor BUFZ 1, L_0x212a000, C4<0>, C4<0>, C4<0>;
L_0x212a380 .functor AND 1, L_0x212a1e0, L_0x2128fe0, C4<1>, C4<1>;
L_0x212a570 .functor BUFZ 256, L_0x212ac70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fe65e6b1498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2109560_0 .net/2u *"_s26", 0 0, L_0x7fe65e6b1498;  1 drivers
L_0x7fe65e6b14e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x2109660_0 .net/2u *"_s34", 4 0, L_0x7fe65e6b14e0;  1 drivers
v0x2109740_0 .net *"_s36", 31 0, L_0x21299a0;  1 drivers
L_0x7fe65e6b1528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x2109830_0 .net/2u *"_s38", 4 0, L_0x7fe65e6b1528;  1 drivers
v0x2109910_0 .net *"_s40", 31 0, L_0x2129a90;  1 drivers
v0x21099f0_0 .net *"_s52", 0 0, L_0x212a1e0;  1 drivers
v0x2109ab0_0 .net *"_s54", 0 0, L_0x212a380;  1 drivers
L_0x7fe65e6b1570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2109b70_0 .net/2u *"_s56", 0 0, L_0x7fe65e6b1570;  1 drivers
L_0x7fe65e6b15b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2109c50_0 .net/2u *"_s58", 0 0, L_0x7fe65e6b15b8;  1 drivers
v0x2109dc0_0 .net *"_s8", 0 0, L_0x2128da0;  1 drivers
v0x2109ea0_0 .net "cache_dirty", 0 0, L_0x212a100;  1 drivers
v0x2109f60_0 .net "cache_sram_data", 255 0, L_0x2129680;  1 drivers
v0x210a020_0 .net "cache_sram_enable", 0 0, L_0x2129310;  1 drivers
v0x210a0c0_0 .net "cache_sram_index", 4 0, L_0x21292a0;  1 drivers
v0x210a1b0_0 .net "cache_sram_tag", 23 0, L_0x2129540;  1 drivers
v0x210a270_0 .net "cache_sram_write", 0 0, L_0x21293c0;  1 drivers
v0x210a360_0 .var "cache_we", 0 0;
v0x210a510_0 .net "clk_i", 0 0, v0x21125e0_0;  alias, 1 drivers
v0x210a5b0_0 .net "hit", 0 0, L_0x212a3f0;  1 drivers
v0x210a650_0 .var/i "i", 31 0;
v0x210a6f0_0 .net "mem_ack_i", 0 0, L_0x212b180;  alias, 1 drivers
v0x210a790_0 .net "mem_addr_o", 31 0, L_0x2129c70;  alias, 1 drivers
v0x210a870_0 .net "mem_data_i", 255 0, v0x2111c80_0;  alias, 1 drivers
v0x210a950_0 .net "mem_data_o", 255 0, L_0x2129da0;  alias, 1 drivers
v0x210aa30_0 .var "mem_enable", 0 0;
v0x210aaf0_0 .net "mem_enable_o", 0 0, L_0x21298a0;  alias, 1 drivers
v0x210abb0_0 .var "mem_write", 0 0;
v0x210ac70_0 .net "mem_write_o", 0 0, L_0x2129ea0;  alias, 1 drivers
v0x210ad30_0 .net "p1_MemRead_i", 0 0, L_0x21285f0;  alias, 1 drivers
v0x210adf0_0 .net "p1_MemWrite_i", 0 0, L_0x21284d0;  alias, 1 drivers
v0x210aeb0_0 .net "p1_addr_i", 31 0, L_0x2128810;  alias, 1 drivers
v0x210afc0_0 .var "p1_data", 31 0;
v0x210b0a0_0 .net "p1_data_i", 31 0, L_0x21286e0;  alias, 1 drivers
v0x210a440_0 .net "p1_data_o", 31 0, v0x210afc0_0;  alias, 1 drivers
v0x210b370_0 .net "p1_index", 4 0, L_0x2128a70;  1 drivers
v0x210b450_0 .net "p1_offset", 4 0, L_0x21289d0;  1 drivers
v0x210b530_0 .net "p1_req", 0 0, L_0x2128780;  1 drivers
v0x210b5f0_0 .net "p1_stall_o", 0 0, L_0x2128e10;  alias, 1 drivers
v0x210b690_0 .net "p1_tag", 21 0, L_0x2128d00;  1 drivers
v0x210b770_0 .net "r_hit_data", 255 0, L_0x212a570;  1 drivers
v0x210b850_0 .net "rst_i", 0 0, v0x21126a0_0;  alias, 1 drivers
v0x210b8f0_0 .net "sram_cache_data", 255 0, L_0x212ac70;  1 drivers
v0x210b990_0 .net "sram_cache_tag", 23 0, L_0x212a800;  1 drivers
v0x210ba50_0 .net "sram_dirty", 0 0, L_0x21290d0;  1 drivers
v0x210baf0_0 .net "sram_tag", 21 0, L_0x2129170;  1 drivers
v0x210bbd0_0 .net "sram_valid", 0 0, L_0x2128fe0;  1 drivers
v0x210bc90_0 .var "state", 2 0;
v0x210bd70_0 .var "w_hit_data", 255 0;
v0x210be50_0 .var "write_back", 0 0;
v0x210bf10_0 .net "write_hit", 0 0, L_0x212a000;  1 drivers
E_0x2107990 .event edge, v0x210b0a0_0, v0x210b770_0, v0x210b450_0;
E_0x21079f0 .event edge, v0x210b770_0, v0x210b450_0;
L_0x21289d0 .part L_0x2128810, 0, 5;
L_0x2128a70 .part L_0x2128810, 5, 5;
L_0x2128d00 .part L_0x2128810, 10, 22;
L_0x2128fe0 .part L_0x212a800, 23, 1;
L_0x21290d0 .part L_0x212a800, 22, 1;
L_0x2129170 .part L_0x212a800, 0, 22;
L_0x2129540 .concat [ 22 1 1 0], L_0x2128d00, L_0x212a100, L_0x7fe65e6b1498;
L_0x2129680 .functor MUXZ 256, v0x2111c80_0, v0x210bd70_0, L_0x212a3f0, C4<>;
L_0x21299a0 .concat [ 5 5 22 0], L_0x7fe65e6b14e0, L_0x2128a70, L_0x2129170;
L_0x2129a90 .concat [ 5 5 22 0], L_0x7fe65e6b1528, L_0x2128a70, L_0x2128d00;
L_0x2129c70 .functor MUXZ 32, L_0x2129a90, L_0x21299a0, v0x210be50_0, C4<>;
L_0x212a1e0 .cmp/eq 22, L_0x2129170, L_0x2128d00;
L_0x212a3f0 .functor MUXZ 1, L_0x7fe65e6b15b8, L_0x7fe65e6b1570, L_0x212a380, C4<>;
S_0x2107a50 .scope module, "dcache_data_sram" "dcache_data_sram" 20 237, 21 1 0, S_0x2107260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 256 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 256 "data_o"
v0x2107d20_0 .net *"_s0", 255 0, L_0x212a980;  1 drivers
v0x2107e20_0 .net *"_s2", 6 0, L_0x212aa20;  1 drivers
L_0x7fe65e6b1690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2107f00_0 .net *"_s5", 1 0, L_0x7fe65e6b1690;  1 drivers
L_0x7fe65e6b16d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2107ff0_0 .net/2u *"_s6", 255 0, L_0x7fe65e6b16d8;  1 drivers
v0x21080d0_0 .net "addr_i", 4 0, L_0x21292a0;  alias, 1 drivers
v0x2108200_0 .net "clk_i", 0 0, v0x21125e0_0;  alias, 1 drivers
v0x21083b0_0 .net "data_i", 255 0, L_0x2129680;  alias, 1 drivers
v0x2108450_0 .net "data_o", 255 0, L_0x212ac70;  alias, 1 drivers
v0x21084f0_0 .net "enable_i", 0 0, L_0x2129310;  alias, 1 drivers
v0x2108640 .array "memory", 31 0, 255 0;
v0x2108700_0 .net "write_i", 0 0, L_0x21293c0;  alias, 1 drivers
L_0x212a980 .array/port v0x2108640, L_0x212aa20;
L_0x212aa20 .concat [ 5 2 0 0], L_0x21292a0, L_0x7fe65e6b1690;
L_0x212ac70 .functor MUXZ 256, L_0x7fe65e6b16d8, L_0x212a980, L_0x2129310, C4<>;
S_0x21088c0 .scope module, "dcache_tag_sram" "dcache_tag_sram" 20 224, 22 1 0, S_0x2107260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 24 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 24 "data_o"
v0x2108b00_0 .net *"_s0", 23 0, L_0x212a5e0;  1 drivers
v0x2108be0_0 .net *"_s2", 6 0, L_0x212a680;  1 drivers
L_0x7fe65e6b1600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2108cc0_0 .net *"_s5", 1 0, L_0x7fe65e6b1600;  1 drivers
L_0x7fe65e6b1648 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2108d80_0 .net/2u *"_s6", 23 0, L_0x7fe65e6b1648;  1 drivers
v0x2108e60_0 .net "addr_i", 4 0, L_0x21292a0;  alias, 1 drivers
v0x2108f70_0 .net "clk_i", 0 0, v0x21125e0_0;  alias, 1 drivers
v0x2109010_0 .net "data_i", 23 0, L_0x2129540;  alias, 1 drivers
v0x21090d0_0 .net "data_o", 23 0, L_0x212a800;  alias, 1 drivers
v0x21091b0_0 .net "enable_i", 0 0, L_0x2129310;  alias, 1 drivers
v0x2109310 .array "memory", 31 0, 23 0;
v0x21093b0_0 .net "write_i", 0 0, L_0x21293c0;  alias, 1 drivers
L_0x212a5e0 .array/port v0x2109310, L_0x212a680;
L_0x212a680 .concat [ 5 2 0 0], L_0x21292a0, L_0x7fe65e6b1600;
L_0x212a800 .functor MUXZ 24, L_0x7fe65e6b1648, L_0x212a5e0, L_0x2129310, C4<>;
S_0x210c210 .scope module, "sh_26_28" "shiftLeft_26_28" 3 118, 23 1 0, S_0x209ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
v0x210c480_0 .net "data_i", 25 0, L_0x2124e50;  1 drivers
v0x210c580_0 .var "data_o", 27 0;
E_0x210c400 .event edge, v0x210c480_0;
S_0x2110e70 .scope module, "Data_Memory" "Data_Memory" 2 36, 24 1 0, S_0x20bc170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x2111010 .param/l "STATE_ACK" 0 24 34, C4<010>;
P_0x2111050 .param/l "STATE_FINISH" 0 24 35, C4<011>;
P_0x2111090 .param/l "STATE_IDLE" 0 24 32, C4<000>;
P_0x21110d0 .param/l "STATE_WAIT" 0 24 33, C4<001>;
L_0x212b180 .functor BUFZ 1, v0x2111680_0, C4<0>, C4<0>, C4<0>;
v0x2111400_0 .net *"_s2", 31 0, L_0x212b880;  1 drivers
v0x21114e0_0 .net *"_s4", 26 0, L_0x212b7e0;  1 drivers
L_0x7fe65e6b17b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x21115c0_0 .net *"_s6", 4 0, L_0x7fe65e6b17b0;  1 drivers
v0x2111680_0 .var "ack", 0 0;
v0x2111740_0 .net "ack_o", 0 0, L_0x212b180;  alias, 1 drivers
v0x2111880_0 .net "addr", 26 0, L_0x212b920;  1 drivers
v0x2111960_0 .net "addr_i", 31 0, L_0x2129c70;  alias, 1 drivers
v0x2111a70_0 .net "clk_i", 0 0, v0x21125e0_0;  alias, 1 drivers
v0x2111b10_0 .var "count", 3 0;
v0x2111c80_0 .var "data", 255 0;
v0x2111d60_0 .net "data_i", 255 0, L_0x2129da0;  alias, 1 drivers
v0x2111e20_0 .net "data_o", 255 0, v0x2111c80_0;  alias, 1 drivers
v0x2111f30_0 .net "enable_i", 0 0, L_0x21298a0;  alias, 1 drivers
v0x2112020 .array "memory", 511 0, 255 0;
v0x21120e0_0 .var "ok", 0 0;
v0x21121a0_0 .net "rst_i", 0 0, v0x21126a0_0;  alias, 1 drivers
v0x2112240_0 .var "state", 1 0;
v0x21123f0_0 .net "write_i", 0 0, L_0x2129ea0;  alias, 1 drivers
L_0x212b7e0 .part L_0x2129c70, 5, 27;
L_0x212b880 .concat [ 27 5 0 0], L_0x212b7e0, L_0x7fe65e6b17b0;
L_0x212b920 .part L_0x212b880, 0, 27;
    .scope S_0x2104a20;
T_0 ;
    %wait E_0x2104ce0;
    %load/vec4 v0x2105070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2104f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x2105180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2105240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2104e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x2104ee0_0;
    %assign/vec4 v0x2104f80_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2104f80_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x20feed0;
T_1 ;
    %wait E_0x20fc7d0;
    %load/vec4 v0x20ff280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x20ff5e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x20ff450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x20ff5e0_0;
    %assign/vec4 v0x20ff5e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x20ff520_0;
    %assign/vec4 v0x20ff5e0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x210c210;
T_2 ;
    %wait E_0x210c400;
    %load/vec4 v0x210c480_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x210c580_0, 0, 28;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x20fdab0;
T_3 ;
    %wait E_0x20fdd20;
    %load/vec4 v0x20fe120_0;
    %load/vec4 v0x20fe2f0_0;
    %load/vec4 v0x20fddb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x20fe2f0_0;
    %load/vec4 v0x20fdeb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fe230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fe060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fdf90_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fe230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fe060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fdf90_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x20fb650;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbe90_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x20fb650;
T_5 ;
    %wait E_0x20fb9b0;
    %load/vec4 v0x20fc220_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fc300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fc3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbe90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbd80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x20fba10_0, 0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x20fc220_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fc3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbe90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbd80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x20fba10_0, 0, 2;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x20fc220_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fbb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fc0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fc3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fbf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbe90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fbd80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x20fba10_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x20fc220_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fc010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbe90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fbd80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x20fba10_0, 0, 2;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x20fc220_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbe90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbd80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x20fba10_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x20fc220_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20fbe90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbd80_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x20fba10_0, 0, 2;
T_5.10 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2105420;
T_6 ;
    %wait E_0x2105750;
    %load/vec4 v0x2105a30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2105f20, 4;
    %store/vec4 v0x2105af0_0, 0, 32;
    %load/vec4 v0x2105bd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2105f20, 4;
    %store/vec4 v0x2105d00_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2105420;
T_7 ;
    %wait E_0x2104bf0;
    %load/vec4 v0x2105de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2105990_0;
    %load/vec4 v0x21058b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2105f20, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x20fe6c0;
T_8 ;
    %wait E_0x20fc7d0;
    %load/vec4 v0x20fe9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 119;
    %assign/vec4 v0x20fed20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x20feb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x20fed20_0;
    %assign/vec4 v0x20fed20_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x20fec80_0;
    %assign/vec4 v0x20fed20_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2100820;
T_9 ;
    %wait E_0x2100a70;
    %load/vec4 v0x2100e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x2100d90_0;
    %store/vec4 v0x2100bd0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x2100cc0_0;
    %store/vec4 v0x2100bd0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x2100ad0_0;
    %store/vec4 v0x2100bd0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x2101030;
T_10 ;
    %wait E_0x2101280;
    %load/vec4 v0x21016a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x21015e0_0;
    %store/vec4 v0x2101420_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x21014e0_0;
    %store/vec4 v0x2101420_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x2101310_0;
    %store/vec4 v0x2101420_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x20fa5e0;
T_11 ;
    %wait E_0x20fa7d0;
    %load/vec4 v0x20fa930_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x20fa850_0, 0, 3;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x20fa930_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x20fa850_0, 0, 3;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x20fa930_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x20fa850_0, 0, 3;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x20fa930_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x20fa9f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x20fa850_0, 0, 3;
T_11.8 ;
    %load/vec4 v0x20fa9f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x20fa850_0, 0, 3;
T_11.10 ;
    %load/vec4 v0x20fa9f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x20fa850_0, 0, 3;
T_11.12 ;
    %load/vec4 v0x20fa9f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x20fa850_0, 0, 3;
T_11.14 ;
    %load/vec4 v0x20fa9f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x20fa850_0, 0, 3;
T_11.16 ;
    %load/vec4 v0x20fa9f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_11.18, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x20fa850_0, 0, 3;
T_11.18 ;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x20d42f0;
T_12 ;
    %wait E_0x20d2c60;
    %load/vec4 v0x209e710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x20f9fb0_0;
    %load/vec4 v0x20fa090_0;
    %and;
    %store/vec4 v0x20fa240_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x20f9fb0_0;
    %load/vec4 v0x20fa090_0;
    %or;
    %store/vec4 v0x20fa240_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x20f9fb0_0;
    %load/vec4 v0x20fa090_0;
    %add;
    %store/vec4 v0x20fa240_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x20f9fb0_0;
    %load/vec4 v0x20fa090_0;
    %sub;
    %store/vec4 v0x20fa240_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x20fa3a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x20fa240_0, 0, 32;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x20f9fb0_0;
    %load/vec4 v0x20fa090_0;
    %mul;
    %store/vec4 v0x20fa240_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x20fc500;
T_13 ;
    %wait E_0x20fc7d0;
    %load/vec4 v0x20fc850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 73;
    %assign/vec4 v0x20fcba0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x20fc9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x20fcba0_0;
    %assign/vec4 v0x20fcba0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x20fcac0_0;
    %assign/vec4 v0x20fcba0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x21088c0;
T_14 ;
    %wait E_0x20fc7d0;
    %load/vec4 v0x21091b0_0;
    %load/vec4 v0x21093b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x2109010_0;
    %load/vec4 v0x2108e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2109310, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2107a50;
T_15 ;
    %wait E_0x20fc7d0;
    %load/vec4 v0x21084f0_0;
    %load/vec4 v0x2108700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x21083b0_0;
    %load/vec4 v0x21080d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2108640, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2107260;
T_16 ;
    %wait E_0x21079f0;
    %load/vec4 v0x210a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x210a650_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x210a650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %load/vec4 v0x210b770_0;
    %load/vec4 v0x210a650_0;
    %load/vec4 v0x210b450_0;
    %parti/s 3, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x210a650_0;
    %store/vec4 v0x210afc0_0, 4, 1;
    %load/vec4 v0x210a650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x210a650_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x2107260;
T_17 ;
    %wait E_0x2107990;
    %load/vec4 v0x210b770_0;
    %store/vec4 v0x210bd70_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x210a650_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x210a650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0x210b0a0_0;
    %load/vec4 v0x210a650_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x210a650_0;
    %load/vec4 v0x210b450_0;
    %parti/s 3, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x210bd70_0, 4, 5;
    %load/vec4 v0x210a650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x210a650_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x2107260;
T_18 ;
    %wait E_0x2104ce0;
    %load/vec4 v0x210b850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x210bc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210abb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210a360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210be50_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x210bc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x210b530_0;
    %load/vec4 v0x210a5b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x210bc90_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x210bc90_0, 0;
T_18.9 ;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x210ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x210aa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x210abb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210a360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x210be50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x210bc90_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x210aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210abb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210a360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210be50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x210bc90_0, 0;
T_18.11 ;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x210a6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x210aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x210a360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210be50_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x210bc90_0, 0;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x210bc90_0, 0;
T_18.13 ;
    %jmp T_18.7;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210abb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210a360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210be50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x210bc90_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x210a6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x210aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210abb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210a360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x210be50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x210bc90_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x210bc90_0, 0;
T_18.15 ;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x20fffc0;
T_19 ;
    %wait E_0x20fc7d0;
    %load/vec4 v0x2100370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x2100670_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x21004b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x2100670_0;
    %assign/vec4 v0x2100670_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x21005d0_0;
    %assign/vec4 v0x2100670_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x20fcd70;
T_20 ;
    %wait E_0x20fd0d0;
    %load/vec4 v0x20fd240_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x20fd140_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x20fd140_0;
    %load/vec4 v0x20fd3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x20fd300_0, 0, 2;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x20fd7c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x20fd6e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x20fd140_0;
    %load/vec4 v0x20fd3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x20fd6e0_0;
    %load/vec4 v0x20fd3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x20fd300_0, 0, 2;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x20fd300_0, 0, 2;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x20fcd70;
T_21 ;
    %wait E_0x20fd070;
    %load/vec4 v0x20fd240_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x20fd140_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x20fd140_0;
    %load/vec4 v0x20fd600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x20fd4d0_0, 0, 2;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x20fd7c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x20fd6e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x20fd140_0;
    %load/vec4 v0x20fd600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x20fd6e0_0;
    %load/vec4 v0x20fd600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x20fd4d0_0, 0, 2;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x20fd4d0_0, 0, 2;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x2110e70;
T_22 ;
    %wait E_0x2104ce0;
    %load/vec4 v0x21121a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2111b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21120e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2111680_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2112240_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x2112240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.6;
T_22.2 ;
    %load/vec4 v0x2111f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %load/vec4 v0x2111b10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x2111b10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x2112240_0, 0;
    %jmp T_22.8;
T_22.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2112240_0, 0;
T_22.8 ;
    %jmp T_22.6;
T_22.3 ;
    %load/vec4 v0x2111b10_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21120e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x2112240_0, 0;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v0x2111b10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x2111b10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x2112240_0, 0;
T_22.10 ;
    %jmp T_22.6;
T_22.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2111b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21120e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2111680_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x2112240_0, 0;
    %jmp T_22.6;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2111680_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2112240_0, 0;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x2110e70;
T_23 ;
    %wait E_0x20fc7d0;
    %load/vec4 v0x21120e0_0;
    %load/vec4 v0x21123f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %ix/getv 4, v0x2111880_0;
    %load/vec4a v0x2112020, 4;
    %store/vec4 v0x2111c80_0, 0, 256;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x2110e70;
T_24 ;
    %wait E_0x20fc7d0;
    %load/vec4 v0x21120e0_0;
    %load/vec4 v0x21123f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x2111d60_0;
    %ix/getv 3, v0x2111880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2112020, 0, 4;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x20bc170;
T_25 ;
    %delay 25, 0;
    %load/vec4 v0x21125e0_0;
    %inv;
    %store/vec4 v0x21125e0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x20bc170;
T_26 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x2112930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2112e20_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x2112e20_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x2112e20_0;
    %store/vec4a v0x20ffea0, 4, 0;
    %load/vec4 v0x2112e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2112e20_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2112e20_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x2112e20_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x2112e20_0;
    %store/vec4a v0x2112020, 4, 0;
    %load/vec4 v0x2112e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2112e20_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2112e20_0, 0, 32;
T_26.4 ;
    %load/vec4 v0x2112e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.5, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x2112e20_0;
    %store/vec4a v0x2109310, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x2112e20_0;
    %store/vec4a v0x2108640, 4, 0;
    %load/vec4 v0x2112e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2112e20_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2112e20_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x2112e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x2112e20_0;
    %store/vec4a v0x2105f20, 4, 0;
    %load/vec4 v0x2112e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2112e20_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %vpi_call 2 73 "$readmemb", "instruction.txt", v0x20ffea0 {0 0 0};
    %vpi_call 2 74 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars" {0 0 0};
    %vpi_func 2 78 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x2113140_0, 0, 32;
    %vpi_func 2 79 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x2113220_0, 0, 32;
    %pushi/vec4 5, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2112020, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21125e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21126a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21127f0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21126a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21127f0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x20bc170;
T_27 ;
    %wait E_0x20fc7d0;
    %load/vec4 v0x2112930_0;
    %cmpi/e 150, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 97 "$fdisplay", v0x2113140_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2112e20_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x2112e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.3, 5;
    %ix/getv/s 4, v0x2112e20_0;
    %load/vec4a v0x2109310, 4;
    %store/vec4 v0x2113300_0, 0, 24;
    %load/vec4 v0x2112e20_0;
    %pad/s 5;
    %store/vec4 v0x2112f00_0, 0, 5;
    %load/vec4 v0x2113300_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0x2112f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2112890_0, 0, 27;
    %ix/getv/s 4, v0x2112e20_0;
    %load/vec4a v0x2108640, 4;
    %ix/getv 4, v0x2112890_0;
    %store/vec4a v0x2112020, 4, 0;
    %load/vec4 v0x2112e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2112e20_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
T_27.0 ;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v0x2112930_0;
    %cmp/s;
    %jmp/0xz  T_27.4, 5;
    %vpi_call 2 106 "$stop" {0 0 0};
T_27.4 ;
    %vpi_call 2 109 "$fdisplay", v0x2113140_0, "cycle = %d, Start = %b", v0x2112930_0, v0x21127f0_0 {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x2113140_0, "PC = %d", v0x2104f80_0 {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x2113140_0, "Registers" {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x2113140_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0x2105f20, 0>, &A<v0x2105f20, 8>, &A<v0x2105f20, 16>, &A<v0x2105f20, 24> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x2113140_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0x2105f20, 1>, &A<v0x2105f20, 9>, &A<v0x2105f20, 17>, &A<v0x2105f20, 25> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x2113140_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0x2105f20, 2>, &A<v0x2105f20, 10>, &A<v0x2105f20, 18>, &A<v0x2105f20, 26> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x2113140_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0x2105f20, 3>, &A<v0x2105f20, 11>, &A<v0x2105f20, 19>, &A<v0x2105f20, 27> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x2113140_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0x2105f20, 4>, &A<v0x2105f20, 12>, &A<v0x2105f20, 20>, &A<v0x2105f20, 28> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x2113140_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0x2105f20, 5>, &A<v0x2105f20, 13>, &A<v0x2105f20, 21>, &A<v0x2105f20, 29> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x2113140_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0x2105f20, 6>, &A<v0x2105f20, 14>, &A<v0x2105f20, 22>, &A<v0x2105f20, 30> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x2113140_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0x2105f20, 7>, &A<v0x2105f20, 15>, &A<v0x2105f20, 23>, &A<v0x2105f20, 31> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x2113140_0, "Data Memory: 0x0000 = %h", &A<v0x2112020, 0> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x2113140_0, "Data Memory: 0x0020 = %h", &A<v0x2112020, 1> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x2113140_0, "Data Memory: 0x0040 = %h", &A<v0x2112020, 2> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x2113140_0, "Data Memory: 0x0060 = %h", &A<v0x2112020, 3> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x2113140_0, "Data Memory: 0x0080 = %h", &A<v0x2112020, 4> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x2113140_0, "Data Memory: 0x00A0 = %h", &A<v0x2112020, 5> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x2113140_0, "Data Memory: 0x00C0 = %h", &A<v0x2112020, 6> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x2113140_0, "Data Memory: 0x00E0 = %h", &A<v0x2112020, 7> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x2113140_0, "Data Memory: 0x0400 = %h", &A<v0x2112020, 32> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x2113140_0, "\012" {0 0 0};
    %load/vec4 v0x210b5f0_0;
    %load/vec4 v0x210bc90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x210ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %load/vec4 v0x210adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %vpi_call 2 141 "$fdisplay", v0x2113220_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x2112930_0, v0x210aeb0_0, v0x210b0a0_0 {0 0 0};
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x210ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %vpi_call 2 143 "$fdisplay", v0x2113220_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x2112930_0, v0x210aeb0_0, v0x210a440_0 {0 0 0};
T_27.12 ;
T_27.11 ;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x210adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.14, 8;
    %vpi_call 2 147 "$fdisplay", v0x2113220_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x2112930_0, v0x210aeb0_0, v0x210b0a0_0 {0 0 0};
    %jmp T_27.15;
T_27.14 ;
    %load/vec4 v0x210ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %vpi_call 2 149 "$fdisplay", v0x2113220_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x2112930_0, v0x210aeb0_0, v0x210a440_0 {0 0 0};
T_27.16 ;
T_27.15 ;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2112d60_0, 0, 1;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x210b5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %load/vec4 v0x2112d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.20, 8;
    %load/vec4 v0x210adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.22, 8;
    %vpi_call 2 156 "$fdisplay", v0x2113220_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x2112930_0, v0x210aeb0_0, v0x210b0a0_0 {0 0 0};
    %jmp T_27.23;
T_27.22 ;
    %load/vec4 v0x210ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.24, 8;
    %vpi_call 2 158 "$fdisplay", v0x2113220_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x2112930_0, v0x210aeb0_0, v0x210a440_0 {0 0 0};
T_27.24 ;
T_27.23 ;
T_27.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2112d60_0, 0, 1;
T_27.18 ;
T_27.7 ;
    %load/vec4 v0x2112930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2112930_0, 0, 32;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "regr.v";
    "Forwarding_unit.v";
    "HazDetect_unit.v";
    "Instruction_Memory.v";
    "MUX32_3in.v";
    "MUX8.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Shift_32.v";
    "Sign_Extend.v";
    "dcache_top.v";
    "dcache_data_sram.v";
    "dcache_tag_sram.v";
    "ShiftLeft2_26_28.v";
    "Data_Memory.v";
