{
    "code": "module TopModule(\n    input logic clk,\n    input logic reset,\n    input logic in,\n    output logic out\n);\n    typedef enum logic [1:0] {B, A} state_t;\n    state_t current_state, next_state;\n\n    // Synchronous reset and state transition\n    always @(posedge clk) begin\n        if (reset) \n            current_state <= B;\n        else \n            current_state <= next_state;\n    end\n\n    // State transition logic\n    always @(*) begin\n        case (current_state)\n            B: begin\n                out = 1'b1; // Output for state B\n                if (in) \n                    next_state = B; // Stay in B\n                else \n                    next_state = A; // Transition to A\n            end\n            A: begin\n                out = 1'b0; // Output for state A\n                if (in) \n                    next_state = A; // Stay in A\n                else \n                    next_state = B; // Transition to B\n            end\n            default: begin\n                out = 1'b0; // Default output\n                next_state = B; // Default state\n            end\n        endcase\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}