0.6
2019.1
Jun 29 2019
08:46:09
C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.22 INVERTER USING always_process/HDL_Example_4_22_INVERTER_always/HDL_Example_4_22_INVERTER_always.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.22 INVERTER USING always_process/HDL_Example_4_22_INVERTER_always/HDL_Example_4_22_INVERTER_always.srcs/sim_1/imports/HDL Example 4.22 INVERTER USING always_process/TB_HDL Exampl_ 4_22.sv,1585983458,systemVerilog,,,,TB_HDL_Example_4_22,,,,,,,,
C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.22 INVERTER USING always_process/HDL_Example_4_22_INVERTER_always/HDL_Example_4_22_INVERTER_always.srcs/sources_1/imports/HDL Example 4.22 INVERTER USING always_process/inv.sv,1585982878,systemVerilog,,C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.22 INVERTER USING always_process/HDL_Example_4_22_INVERTER_always/HDL_Example_4_22_INVERTER_always.srcs/sim_1/imports/HDL Example 4.22 INVERTER USING always_process/TB_HDL Exampl_ 4_22.sv,,inv_sv,,,,,,,,
C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.22 INVERTER USING always_process/HDL_Example_4_22_INVERTER_always/HDL_Example_4_22_INVERTER_always.srcs/sources_1/imports/HDL Example 4.22 INVERTER USING always_process/inv.v,1585983668,verilog,,,,inv_v,,,,,,,,
C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.22 INVERTER USING always_process/HDL_Example_4_22_INVERTER_always/HDL_Example_4_22_INVERTER_always.srcs/sources_1/imports/HDL Example 4.22 INVERTER USING always_process/inv.vhd,1585984025,vhdl,,,,inv_vhd,,,,,,,,
C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.22 INVERTER USING always_process/HDL_Example_4_22_INVERTER_always/HDL_Example_4_22_INVERTER_always.srcs/sources_1/imports/HDL Example 4.22 INVERTER USING always_process/inv_top.vhd,1578204942,vhdl,,,,inv_top,,,,,,,,
