{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 00:39:57 2017 " "Info: Processing started: Tue Dec 19 00:39:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Pipelined_ARMv8 -c Pipelined_ARMv8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Pipelined_ARMv8 -c Pipelined_ARMv8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 6 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "pc_out\[40\]~reg0 pc_in\[40\] clock 4.946 ns register " "Info: tsu for register \"pc_out\[40\]~reg0\" (data pin = \"pc_in\[40\]\", clock pin = \"clock\") is 4.946 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.876 ns + Longest pin register " "Info: + Longest pin to register delay is 7.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns pc_in\[40\] 1 PIN PIN_AC26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 1; PIN Node = 'pc_in\[40\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_in[40] } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.522 ns) + CELL(0.438 ns) 7.792 ns pc_out~872 2 COMB LCCOMB_X12_Y4_N26 1 " "Info: 2: + IC(6.522 ns) + CELL(0.438 ns) = 7.792 ns; Loc. = LCCOMB_X12_Y4_N26; Fanout = 1; COMB Node = 'pc_out~872'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { pc_in[40] pc_out~872 } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.876 ns pc_out\[40\]~reg0 3 REG LCFF_X12_Y4_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.876 ns; Loc. = LCFF_X12_Y4_N27; Fanout = 1; REG Node = 'pc_out\[40\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pc_out~872 pc_out[40]~reg0 } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 17.19 % ) " "Info: Total cell delay = 1.354 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.522 ns ( 82.81 % ) " "Info: Total interconnect delay = 6.522 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.876 ns" { pc_in[40] pc_out~872 pc_out[40]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.876 ns" { pc_in[40] {} pc_in[40]~combout {} pc_out~872 {} pc_out[40]~reg0 {} } { 0.000ns 0.000ns 6.522ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.894 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 269 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 269; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.537 ns) 2.894 ns pc_out\[40\]~reg0 3 REG LCFF_X12_Y4_N27 1 " "Info: 3: + IC(1.254 ns) + CELL(0.537 ns) = 2.894 ns; Loc. = LCFF_X12_Y4_N27; Fanout = 1; REG Node = 'pc_out\[40\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clock~clkctrl pc_out[40]~reg0 } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.73 % ) " "Info: Total cell delay = 1.526 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.368 ns ( 47.27 % ) " "Info: Total interconnect delay = 1.368 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clock clock~clkctrl pc_out[40]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { clock {} clock~combout {} clock~clkctrl {} pc_out[40]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.254ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.876 ns" { pc_in[40] pc_out~872 pc_out[40]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.876 ns" { pc_in[40] {} pc_in[40]~combout {} pc_out~872 {} pc_out[40]~reg0 {} } { 0.000ns 0.000ns 6.522ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clock clock~clkctrl pc_out[40]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { clock {} clock~combout {} clock~clkctrl {} pc_out[40]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.254ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock read_data_2_out\[9\] read_data_2_out\[9\]~reg0 11.848 ns register " "Info: tco from clock \"clock\" to destination pin \"read_data_2_out\[9\]\" through register \"read_data_2_out\[9\]~reg0\" is 11.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.900 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 269 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 269; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.537 ns) 2.900 ns read_data_2_out\[9\]~reg0 3 REG LCFF_X94_Y31_N17 1 " "Info: 3: + IC(1.260 ns) + CELL(0.537 ns) = 2.900 ns; Loc. = LCFF_X94_Y31_N17; Fanout = 1; REG Node = 'read_data_2_out\[9\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { clock~clkctrl read_data_2_out[9]~reg0 } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.62 % ) " "Info: Total cell delay = 1.526 ns ( 52.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.374 ns ( 47.38 % ) " "Info: Total interconnect delay = 1.374 ns ( 47.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock clock~clkctrl read_data_2_out[9]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clock {} clock~combout {} clock~clkctrl {} read_data_2_out[9]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.698 ns + Longest register pin " "Info: + Longest register to pin delay is 8.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read_data_2_out\[9\]~reg0 1 REG LCFF_X94_Y31_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y31_N17; Fanout = 1; REG Node = 'read_data_2_out\[9\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_data_2_out[9]~reg0 } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.066 ns) + CELL(2.632 ns) 8.698 ns read_data_2_out\[9\] 2 PIN PIN_P3 0 " "Info: 2: + IC(6.066 ns) + CELL(2.632 ns) = 8.698 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'read_data_2_out\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.698 ns" { read_data_2_out[9]~reg0 read_data_2_out[9] } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 30.26 % ) " "Info: Total cell delay = 2.632 ns ( 30.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.066 ns ( 69.74 % ) " "Info: Total interconnect delay = 6.066 ns ( 69.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.698 ns" { read_data_2_out[9]~reg0 read_data_2_out[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.698 ns" { read_data_2_out[9]~reg0 {} read_data_2_out[9] {} } { 0.000ns 6.066ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock clock~clkctrl read_data_2_out[9]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clock {} clock~combout {} clock~clkctrl {} read_data_2_out[9]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.698 ns" { read_data_2_out[9]~reg0 read_data_2_out[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.698 ns" { read_data_2_out[9]~reg0 {} read_data_2_out[9] {} } { 0.000ns 6.066ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "pc_out\[13\]~reg0 reset clock 0.803 ns register " "Info: th for register \"pc_out\[13\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is 0.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.895 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 269 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 269; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.537 ns) 2.895 ns pc_out\[13\]~reg0 3 REG LCFF_X94_Y19_N5 1 " "Info: 3: + IC(1.255 ns) + CELL(0.537 ns) = 2.895 ns; Loc. = LCFF_X94_Y19_N5; Fanout = 1; REG Node = 'pc_out\[13\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clock~clkctrl pc_out[13]~reg0 } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.71 % ) " "Info: Total cell delay = 1.526 ns ( 52.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.369 ns ( 47.29 % ) " "Info: Total interconnect delay = 1.369 ns ( 47.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl pc_out[13]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} pc_out[13]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.358 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 PIN PIN_R29 269 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R29; Fanout = 269; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.150 ns) 2.274 ns pc_out~845 2 COMB LCCOMB_X94_Y19_N4 1 " "Info: 2: + IC(1.135 ns) + CELL(0.150 ns) = 2.274 ns; Loc. = LCCOMB_X94_Y19_N4; Fanout = 1; COMB Node = 'pc_out~845'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { reset pc_out~845 } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.358 ns pc_out\[13\]~reg0 3 REG LCFF_X94_Y19_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.358 ns; Loc. = LCFF_X94_Y19_N5; Fanout = 1; REG Node = 'pc_out\[13\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pc_out~845 pc_out[13]~reg0 } "NODE_NAME" } } { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.223 ns ( 51.87 % ) " "Info: Total cell delay = 1.223 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 48.13 % ) " "Info: Total interconnect delay = 1.135 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { reset pc_out~845 pc_out[13]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { reset {} reset~combout {} pc_out~845 {} pc_out[13]~reg0 {} } { 0.000ns 0.000ns 1.135ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl pc_out[13]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} pc_out[13]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { reset pc_out~845 pc_out[13]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { reset {} reset~combout {} pc_out~845 {} pc_out[13]~reg0 {} } { 0.000ns 0.000ns 1.135ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 00:39:58 2017 " "Info: Processing ended: Tue Dec 19 00:39:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
