BLK_MODE_SETTING
''''''''''''''''

.. _table_aiao_blk_mode_setting:
.. table:: BLK_MODE_SETTING, Offset Address: 0x000
	:widths: 1 2 1 4 1

	+------+-------------------------+-------+--------------------------------+------+
	| Bits | Name                    |Access | Description                    |Reset |
	+======+=========================+=======+================================+======+
	| 0    | tx_mode                 | R/W   | Select transmission mode       | 0x0  |
	|      |                         |       |                                |      |
	|      |                         |       | 0 = Receive mode (RX), 1 =     |      |
	|      |                         |       | Transmit mode (TX)             |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 1    | master_mode             | R/W   | Select master or slave mode    | 0x0  |
	|      |                         |       |                                |      |
	|      |                         |       | 0 = Slave mode                 |      |
	|      |                         |       |                                |      |
	|      |                         |       | 1 = Master mode,               |      |
	|      |                         |       |                                |      |
	|      |                         |       | BCLK and LRCK are internally   |      |
	|      |                         |       | generated                      |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 2    | rx_sample_edge          | R/W   | Select edge for sampling       | 0x1  |
	|      |                         |       | BCLK signal in receive mode    |      |
	|      |                         |       |                                |      |
	|      |                         |       | 0 = Falling edge sampling      |      |
	|      |                         |       |                                |      |
	|      |                         |       | 1 = Rising edge sampling       |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 3    | tx_sample_edge          | R/W   | Select edge for transmitting   | 0x0  |
	|      |                         |       | data SDO with BCLK signal      |      |
	|      |                         |       |                                |      |
	|      |                         |       | 0 = Falling edge change        |      |
	|      |                         |       |                                |      |
	|      |                         |       | 1 = Rising edge change         |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 6:4  | Reserved                |       | Reserved                       |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 7    | dma_mode                | R/W   | Data transfer mode             | 0x1  |
	|      |                         |       |                                |      |
	|      |                         |       | 0 = Software mode, 1 =         |      |
	|      |                         |       | DMA mode                       |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 8    | Reserved                | R/W   | Reserved for internal debug,   | 0x0  |
	|      |                         |       | must be set to value 0x0       |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 9    | Reserved                |       | Reserved                       |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 10   | slave_tx_fs_direct_in   | R/W   | Select source of LRCK for      | 0x0  |
	|      |                         |       | transmitting in slave mode     |      |
	|      |                         |       |                                |      |
	|      |                         |       | 0 = LRCK signal is internally  |      |
	|      |                         |       | generated by TX module         |      |
	|      |                         |       |                                |      |
	|      |                         |       | 1 = LRCK signal directly from  |      |
	|      |                         |       | master, register for debug only|      |
	+------+-------------------------+-------+--------------------------------+------+
	| 11   | Reserved                |       | Reserved                       |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 12   | pcm_synth_mode          | R/W   | Master mode PCM frame sync     | 0x0  |
	|      |                         |       | signal uses frequency synthesis|      |
	|      |                         |       | mode                           |      |
	|      |                         |       |                                |      |
	|      |                         |       | 0 = PCM frame sync signal      |      |
	|      |                         |       | period controlled by           |      |
	|      |                         |       | frame_length                   |      |
	|      |                         |       |                                |      |
	|      |                         |       | 1 = PCM frame sync signal      |      |
	|      |                         |       | period controlled by           |      |
	|      |                         |       | ck_coef_n/ck_coef_m            |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 15:13| Reserved                |       | Reserved                       |      |
	+------+-------------------------+-------+--------------------------------+------+
	| 31:16| reg_dummy               | R/W   | Dummy register                 |0xff00|
	+------+-------------------------+-------+--------------------------------+------+




FRAME_SETTING
'''''''''''''

.. _table_aiao_frame_setting:
.. table:: FRAME_SETTING, Offset Address: 0x004
	:widths: 1 2 1 4 1

	+------+----------------------+-------+--------------------------------+------+
	| Bits | Name                 |Access | Description                    |Reset |
	+======+======================+=======+================================+======+
	| 8:0  | frame_length         | R/W   | Audio frame width (BCLK clock) | 0x1F |
	|      |                      |       |                                |      |
	|      |                      |       | 0~511 = 1~512 bits             |      |
	+------+----------------------+-------+--------------------------------+------+
	| 11:9 | Reserved             |       | Reserved                       |      |
	+------+----------------------+-------+--------------------------------+------+
	| 12   | fs_polarity          | R/W   | LRCK signal polarity           | 0x0  |
	|      |                      |       |                                |      |
	|      |                      |       | 0 = Low level start (active)   |      |
	|      |                      |       |                                |      |
	|      |                      |       | 1 = High level start (active)  |      |
	|      |                      |       |                                |      |
	|      |                      |       | In I2S mode, 0 indicates left  |      |
	|      |                      |       | channel priority, LRCK outputs |      |
	|      |                      |       | low level, 1 indicates left    |      |
	|      |                      |       | channel priority, LRCK outputs |      |
	|      |                      |       | high level. In PCM mode, 1     |      |
	|      |                      |       | indicates frame sync pulse is  |      |
	|      |                      |       | high.                          |      |
	+------+----------------------+-------+--------------------------------+------+
	| 13   | fs_offset            | R/W   | Frame source data MSB delay    | 0x1  |
	|      |                      |       |                                |      |
	|      |                      |       | 0 = In phase with LRCK signal  |      |
	|      |                      |       |                                |      |
	|      |                      |       | 1 = Delayed by one beat        |      |
	|      |                      |       | compared to LRCK signal        |      |
	+------+----------------------+-------+--------------------------------+------+
	| 14   | fs_idef              | R/W   | Select LRCK signal mode        | 0x1  |
	|      |                      |       |                                |      |
	|      |                      |       | 0 = As PCM/TDM frame sync      |      |
	|      |                      |       |                                |      |
	|      |                      |       | 1 = As I2S left-right channel  |      |
	+------+----------------------+-------+--------------------------------+------+
	| 15   | Reserved             |       | Reserved                       |      |
	+------+----------------------+-------+--------------------------------+------+
	| 23:16| fs_active_length     | R/W   | LRCK signal active width       | 0x0F |
	|      |                      |       |                                |      |
	|      |                      |       | 0~255 = 1~256 bits.            |      |
	+------+----------------------+-------+--------------------------------+------+
	| 31:24| Reserved             |       | Reserved                       |      |
	+------+----------------------+-------+--------------------------------+------+

SLOT_SETTING1
'''''''''''''

.. _table_aiao_slot_setting1:
.. table:: SLOT_SETTING1, Offset Address: 0x008
	:widths: 1 2 1 4 1

	+------+----------------------+-------+--------------------------------+------+
	| Bits | Name                 |Access | Description                    |Reset |
	+======+======================+=======+================================+======+
	| 3:0  | slot_num             | R/W   | Number of channels per audio   | 0x1  |
	|      |                      |       | frame                          |      |
	|      |                      |       |                                |      |
	|      |                      |       | 0~15 = 1~16 channels           |      |
	|      |                      |       |                                |      |
	|      |                      |       | Config 1 for stereo means two  |      |
	|      |                      |       | channels (left/right)          |      |
	+------+----------------------+-------+--------------------------------+------+
	| 7:4  | Reserved             |       | Reserved                       |      |
	+------+----------------------+-------+--------------------------------+------+
	| 13:8 | slot_size            | R/W   | Channel width                  | 0x0F |
	|      |                      |       |                                |      |
	|      |                      |       | 0~63 = 1~64 bits               |      |
	+------+----------------------+-------+--------------------------------+------+
	| 15:14| Reserved             |       | Reserved                       |      |
	+------+----------------------+-------+--------------------------------+------+
	| 20:16| data_size            | R/W   | Valid data width within        | 0x0F |
	|      |                      |       | channel                        |      |
	|      |                      |       |                                |      |
	|      |                      |       | 0~31 = 1~32 bits               |      |
	|      |                      |       |                                |      |
	|      |                      |       | In general (e.g., I2S and PCM  |      |
	|      |                      |       | modes), configure data width   |      |
	|      |                      |       | to be the same as channel width|      |
	+------+----------------------+-------+--------------------------------+------+
	| 23:21| Reserved             |       | Reserved                       |      |
	+------+----------------------+-------+--------------------------------+------+
	| 28:24| fb_offset            | R/W   | Data MSB delay within channel  | 0x0  |
	|      |                      |       |                                |      |
	|      |                      |       | 0 = Data and channel timing    |      |
	|      |                      |       | aligned,                       |      |
	|      |                      |       |                                |      |
	|      |                      |       | 1~31 = Delayed by 1~31 bits    |      |
	|      |                      |       |                                |      |
	|      |                      |       | This value controls the timing |      |
	|      |                      |       | of the first valid bit within  |      |
	|      |                      |       | each channel.                  |      |
	+------+----------------------+-------+--------------------------------+------+
	| 31:29| Reserved             |       | Reserved                       |      |
	+------+----------------------+-------+--------------------------------+------+


SLOT_SETTING2
'''''''''''''

.. _table_aiao_slot_setting2:
.. table:: SLOT_SETTING2, Offset Address: 0x00c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+--------------------------------+------+
	| Bits | Name                 |Access | Description                    |Reset |
	+======+======================+=======+================================+======+
	| 15:0 | slot_en              | R/W   | Enable active channel data     |0x0003|
	|      |                      |       |                                |      |
	|      |                      |       | Configuring                    |      |
	|      |                      |       | slot_en[n] to 1 indicates the  |      |
	|      |                      |       | n-th channel data is active,   |      |
	|      |                      |       | configuring to 0 deactivates   |      |
	|      |                      |       | it. In TX mode, if a channel   |      |
	|      |                      |       | is set to inactive, then data  |      |
	|      |                      |       | sent on that channel will be   |      |
	|      |                      |       | all zeros. In RX mode, if a    |      |
	|      |                      |       | channel is set to inactive,    |      |
	|      |                      |       | received data for that channel |      |
	|      |                      |       | will be replaced with zeros.   |      |
	+------+----------------------+-------+--------------------------------+------+
	| 31:16| Reserved             |       | Reserved                       |      |
	+------+----------------------+-------+--------------------------------+------+


DATA_FORMAT
'''''''''''

.. _table_aiao_data_format:
.. table:: DATA_FORMAT, Offset Address: 0x010
	:widths: 1 2 1 4 1

	+------+---------------------------+-------+----------------------------------------+------+
	| Bits | Name                      |Access | Description                            |Reset |
	+======+===========================+=======+========================================+======+
	| 0    | data_format               | R/W   | Only allowed to be set to default 0x0  | 0x0  |
	+------+---------------------------+-------+----------------------------------------+------+
	| 2:1  | word_length               | R/W   | Select memory width of audio data      | 0x1  |
	|      |                           |       |                                        |      |
	|      |                           |       | 2'b00 = 8-bit,                         |      |
	|      |                           |       |                                        |      |
	|      |                           |       | 2'b01 = 16-bit,                        |      |
	|      |                           |       |                                        |      |
	|      |                           |       | 2'b10 = 32-bit,                        |      |
	|      |                           |       |                                        |      |
	|      |                           |       | 2'b11 = reserved                       |      |
	|      |                           |       |                                        |      |
	|      |                           |       | If the effective bits of data          |      |
	|      |                           |       | transmitted/received are less than     |      |
	|      |                           |       | this value, the data will be right     |      |
	|      |                           |       | aligned, and MSB padded with 0.        |      |
	+------+---------------------------+-------+----------------------------------------+------+
	| 3    | pad_slot_no               | R/W   | Pad channel notation into RX data      | 0x0  |
	|      |                           |       |                                        |      |
	|      |                           |       | 0 = No                                 |      |
	|      |                           |       |                                        |      |
	|      |                           |       | 1 =                                    |      |
	|      |                           |       | Fill the 4-bit channel sequence        |      |
	|      |                           |       | into the MSB of the audio data         |      |
	|      |                           |       |                                        |      |
	|      |                           |       | When receiving 24-bit data,            |      |
	|      |                           |       | bits 31~28 can be sequentially filled  |      |
	|      |                           |       | with the channel order and stored as   |      |
	|      |                           |       | 32-bit for software post-processing.   |      |
	+------+---------------------------+-------+----------------------------------------+------+
	| 4    | skip_rx_inactive_slot     | R/W   | In RX mode, ignore inactive            | 0x0  |
	|      |                           |       | channel data                           |      |
	|      |                           |       |                                        |      |
	|      |                           |       | 0 =                                    |      |
	|      |                           |       | When receiving data for an inactive    |      |
	|      |                           |       | channel, it will be replaced with zeros|      |
	|      |                           |       | and stored                             |      |
	|      |                           |       |                                        |      |
	|      |                           |       | 1 =                                    |      |
	|      |                           |       | When receiving data for an inactive    |      |
	|      |                           |       | channel, it will be directly ignored   |      |
	|      |                           |       | and not stored in the RX FIFO.         |      |
	+------+---------------------------+-------+----------------------------------------+------+
	| 5    | skip_tx_inactive_slot     | R/W   | In TX mode, ignore inactive            | 0x0  |
	|      |                           |       | channel data                           |      |
	|      |                           |       |                                        |      |
	|      |                           |       | 0 =                                    |      |
	|      |                           |       | When sending data for an inactive      |      |
	|      |                           |       | channel, data will be read from TX FIFO|      |
	|      |                           |       | but replaced with zeros before sending |      |
	|      |                           |       |                                        |      |
	|      |                           |       | 1 =                                    |      |
	|      |                           |       | When sending data for an inactive      |      |
	|      |                           |       | channel, it will not be read from TX   |      |
	|      |                           |       | FIFO, and zeros will be directly sent. |      |
	+------+---------------------------+-------+----------------------------------------+------+
	| 6    | tx_source_left_align      | R/W   | TX mode memory data left aligned       | 0x0  |
	|      |                           |       |                                        |      |
	|      |                           |       | 0 = Data right aligned                 |      |
	|      |                           |       |                                        |      |
	|      |                           |       | 1 = Data left aligned                  |      |
	|      |                           |       |                                        |      |
	|      |                           |       | If memory width is greater than audio  |      |
	|      |                           |       | data width, e.g.,memory width is 32-bit|      |
	|      |                           |       | and data width is 24-bit, when this    |      |
	|      |                           |       | value is set to 0, [23:0] will be sent,|      |
	|      |                           |       | when set to 1, [31:8] will be sent.    |      |
	+------+---------------------------+-------+----------------------------------------+------+
	| 31:7 | Reserved                  |       | Reserved                               |      |
	+------+---------------------------+-------+----------------------------------------+------+


BLK_CFG
'''''''

.. _table_aiao_blk_cfg:
.. table:: BLK_CFG, Offset Address: 0x014
	:widths: 1 3 1 4 1

	+------+--------------------------+-------+--------------------------------+------+
	| Bits | Name                     |Access | Description                    |Reset |
	+======+==========================+=======+================================+======+
	| 0    | force_complete           | R/W   | Force end mode                 | 0x0  |
	|      |                          |       |                                |      |
	|      |                          |       | 0 =                            |      |
	|      |                          |       | After i2s_enable is set from 1 |      |
	|      |                          |       | to 0, it ends after a complete |      |
	|      |                          |       | frame of audio data is         |      |
	|      |                          |       | received or sent               |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 =                            |      |
	|      |                          |       | After i2s_enable is set from 1 |      |
	|      |                          |       | to 0, forcibly ends data       |      |
	|      |                          |       | reception or transmission      |      |
	|      |                          |       |                                |      |
	|      |                          |       | Recommended default value 0x0. |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 1    | dma_req_force_stop       | R/W   | dma_req force stop mode        | 0x1  |
	|      |                          |       |                                |      |
	|      |                          |       | 0 =                            |      |
	|      |                          |       | After i2s_enable is set from 1 |      |
	|      |                          |       | to 0, the sent dma_req         |      |
	|      |                          |       | remains high until DMA         |      |
	|      |                          |       | acknowledges with dma_ack      |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 =                            |      |
	|      |                          |       | After i2s_enable is set from 1 |      |
	|      |                          |       | to 0, cancels the sent dma_req |      |
	|      |                          |       |                                |      |
	|      |                          |       | Recommended default value 0x1. |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 3:2  | Reserved                 |       |                                |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 4    | auto_disable_with_ch_en  | R/W   | I2S FIFO transfer auto stop    | 0x0  |
	|      |                          |       |                                |      |
	|      |                          |       | 0 = Normal operation           |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 =                            |      |
	|      |                          |       | FIFO operation linked with     |      |
	|      |                          |       | system DMA                     |      |
	|      |                          |       |                                |      |
	|      |                          |       | When DMA channel in TX/RX mode |      |
	|      |                          |       | ends transmission before       |      |
	|      |                          |       | i2s_enable is set to 0, TX/RX  |      |
	|      |                          |       | FIFO will stop accordingly. In |      |
	|      |                          |       | RX mode, data continues to be  |      |
	|      |                          |       | received but not written to    |      |
	|      |                          |       | FIFO. In TX mode, zero data is |      |
	|      |                          |       | sent without reading from FIFO.|      |
	+------+--------------------------+-------+--------------------------------+------+
	| 5    | Reserved                 |       |                                |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 6    | rx_start_wait_dma_en     | R/W   | RX mode wait for DMA enable    | 0x0  |
	|      |                          |       |                                |      |
	|      |                          |       | 0 =                            |      |
	|      |                          |       | RX mode starts operating after |      |
	|      |                          |       | i2s_enable is set from 0 to 1  |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 =                            |      |
	|      |                          |       | RX mode waits for DMA to be    |      |
	|      |                          |       | enabled after i2s_enable is    |      |
	|      |                          |       | set from 0 to 1 before         |      |
	|      |                          |       | starting operation             |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 7    | Reserved                 |       |                                |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 8    | rx_blk_clk_force_en      | R/W   | RX block clock gate always on  | 0x0  |
	|      |                          |       |                                |      |
	|      |                          |       | 0 =                            |      |
	|      |                          |       | Automatic clock gate off when  |      |
	|      |                          |       | enabled                        |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = Clock remains always on    |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 9    | rx_fifo_dma_clk_force_en | R/W   | RX FIFO control module clock   | 0x1  |
	|      |                          |       | gate always on                 |      |
	|      |                          |       |                                |      |
	|      |                          |       | 0 =                            |      |
	|      |                          |       | Automatic clock gate off when  |      |
	|      |                          |       | enabled                        |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = Clock remains always on    |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 15:10| Reserved                 |       |                                |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 16   | tx_blk_clk_force_en      | R/W   | TX block clock gate always on  | 0x0  |
	|      |                          |       |                                |      |
	|      |                          |       | 0 =                            |      |
	|      |                          |       | Automatic clock gate off when  |      |
	|      |                          |       | enabled                        |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = Clock remains always on    |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 17   | tx_fifo_dma_clk_force_en | R/W   | TX FIFO control module clock   | 0x1  |
	|      |                          |       | gate always on                 |      |
	|      |                          |       |                                |      |
	|      |                          |       | 0 =                            |      |
	|      |                          |       | Automatic clock gate off when  |      |
	|      |                          |       | enabled                        |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = Clock remains always on    |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 31:18| Reserved                 |       |                                |      |
	+------+--------------------------+-------+--------------------------------+------+



I2S_ENABLE
''''''''''

block enable

.. _table_aiao_i2s_enable:
.. table:: I2S_ENABLE, Offset Address: 0x018
	:widths: 1 2 1 4 1

	+------+----------------------+-------+--------------------------------------+------+
	| Bits | Name                 |Access | Description                          |Reset |
	+======+======================+=======+======================================+======+
	| 0    | i2s_enable           | R/W   | Enable TX/RX module                  | 0x0  |
	|      |                      |       |                                      |      |
	|      |                      |       | 0 = Disable TX/RX                    |      |
	|      |                      |       |                                      |      |
	|      |                      |       | 1 = Enable TX/RX module              |      |
	|      |                      |       |                                      |      |
	|      |                      |       | Before setting this value to 1,      |      |
	|      |                      |       | tx_fifo_reset/rx_fifo_reset and      |      |
	|      |                      |       | i2s_reset_tx/i2s_reset_rx must       |      |
	|      |                      |       | be configured first.                 |      |
	+------+----------------------+-------+--------------------------------------+------+
	| 31:1 | Reserved             |       | Reserved                             |      |
	+------+----------------------+-------+--------------------------------------+------+



I2S_RESET
'''''''''

sw reset

.. _table_aiao_i2s_reset:
.. table:: I2S_RESET, Offset Address: 0x01c
	:widths: 1 2 1 4 1

	+------+------------------+-------+--------------------------------+------+
	| Bits | Name             |Access | Description                    |Reset |
	+======+==================+=======+================================+======+
	| 0    | i2s_reset_rx     | R/W   | RX module soft reset           | 0x0  |
	|      |                  |       |                                |      |
	|      |                  |       | 0 = No reset, 1 = Reset        |      |
	|      |                  |       |                                |      |
	|      |                  |       | Write 1 then write 0 to reset  |      |
	|      |                  |       | the RX module. Due to cross-   |      |
	|      |                  |       | clock domain, users must wait  |      |
	|      |                  |       | a certain time to write 0      |      |
	|      |                  |       | bafter writing 1 for the       |      |
	|      |                  |       | reset signal to take effect.   |      |
	+------+------------------+-------+--------------------------------+------+
	| 1    | i2s_reset_tx     | R/W   | TX module soft reset           | 0x0  |
	|      |                  |       |                                |      |
	|      |                  |       | 0 = No reset, 1 = Reset        |      |
	|      |                  |       |                                |      |
	|      |                  |       | Write 1 then write 0 to reset  |      |
	|      |                  |       | the TX module. Due to cross-   |      |
	|      |                  |       | clock domain, must wait a      |      |
	|      |                  |       | certain time after writing 1   |      |
	|      |                  |       | before writing 0, to let the   |      |
	|      |                  |       | reset signal take effect.      |      |
	+------+------------------+-------+--------------------------------+------+
	| 31:2 | Reserved         |       |                                |      |
	+------+------------------+-------+--------------------------------+------+


I2S_INT_EN
''''''''''

interrupt enable

.. _table_aiao_i2s_int_en:
.. table:: I2S_INT_EN, Offset Address: 0x020
	:widths: 1 3 1 4 1

	+------+---------------------------+-------+-------------------------------------+------+
	| Bits | Name                      |Access | Description                         |Reset |
	+======+===========================+=======+=====================================+======+
	| 0    | rx_fifo_avail_int_en      | R/W   | Enable RX FIFO data available       | 0x0  |
	|      |                           |       | interrupt                           |      |
	+------+---------------------------+-------+-------------------------------------+------+
	| 1    | rx_fifo_overflow_int_en   | R/W   | Enable RX FIFO overflow interrupt   | 0x1  |
	+------+---------------------------+-------+-------------------------------------+------+
	| 2    | rx_fifo_underflow_int_en  | R/W   | Enable RX FIFO underflow interrupt  | 0x1  |
	+------+---------------------------+-------+-------------------------------------+------+
	| 3    | Reserved                  |       | Reserved                            |      |
	+------+---------------------------+-------+-------------------------------------+------+
	| 4    | tx_fifo_avail_int_en      | R/W   | Enable TX FIFO data available       | 0x0  |
	|      |                           |       | interrupt                           |      |
	+------+---------------------------+-------+-------------------------------------+------+
	| 5    | tx_fifo_overflow_int_en   | R/W   | Enable TX FIFO overflow interrupt   | 0x1  |
	+------+---------------------------+-------+-------------------------------------+------+
	| 6    | tx_fifo_underflow_int_en  | R/W   | Enable TX FIFO underflow interrupt  | 0x1  |
	+------+---------------------------+-------+-------------------------------------+------+
	| 7    | Reserved                  |       | Reserved                            |      |
	+------+---------------------------+-------+-------------------------------------+------+
	| 8    | i2s_int_en                | R/W   | Enable I2S IP interrupt             | 0x1  |
	|      |                           |       |                                     |      |
	|      |                           |       | All I2S interrupt signals are       |      |
	|      |                           |       | merged into a 1-bit signal and      |      |
	|      |                           |       | reflected in the I2S subsystem      |      |
	|      |                           |       | register i2s_sys_ints               |      |
	+------+---------------------------+-------+-------------------------------------+------+
	| 31:9 | Reserved                  |       | Reserved                            |      |
	+------+---------------------------+-------+-------------------------------------+------+




I2S_INT
'''''''

interrupt status

.. _table_aiao_i2s_int:
.. table:: I2S_INT, Offset Address: 0x024
	:widths: 1 3 1 4 1

	+------+---------------------------+-------+---------------------------------------+------+
	| Bits | Name                      |Access | Description                           |Reset |
	+======+===========================+=======+=======================================+======+
	| 0    | rx_fifo_avail_int         | RO    | RX FIFO data available interrupt      | 0x0  |
	|      |                           |       | status                                |      |
	|      |                           |       |                                       |      |
	|      |                           |       | When RX FIFO depth is greater than    |      |
	|      |                           |       | rx_fifo_threshold, this value is 1.   |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	|      |                           |       | (rx_fifo_avail_int_en must be set     |      |
	|      |                           |       | to 1)                                 |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 1    | rx_fifo_overflow_int      | RO    | RX FIFO overflow interrupt status     |      |
	|      |                           |       |                                       |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	|      |                           |       | (rx_fifo_overflow_int_en must be set  |      |
	|      |                           |       | to 1)                                 |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 2    | rx_fifo_underflow_int     | RO    | RX FIFO underflow interrupt status    |      |
	|      |                           |       |                                       |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	|      |                           |       | (rx_fifo_underflow_int_en must be set |      |
	|      |                           |       | to 1)                                 |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 3    | Reserved                  |       | Reserved                              |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 4    | tx_fifo_avail_int         | RO    | TX FIFO space available interrupt     |      |
	|      |                           |       | status                                |      |
	|      |                           |       |                                       |      |
	|      |                           |       | When TX FIFO vacancy is greater than  |      |
	|      |                           |       | tx_fifo_threshold, this value is 1.   |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	|      |                           |       | (tx_fifo_avail_int_en must be set     |      |
	|      |                           |       | to 1)                                 |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 5    | tx_fifo_overflow_int      | RO    | TX FIFO overflow interrupt status     |      |
	|      |                           |       |                                       |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	|      |                           |       | (tx_fifo_overflow_int_en must be set  |      |
	|      |                           |       | to 1)                                 |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 6    | tx_fifo_underflow_int     | RO    | TX FIFO underflow interrupt status    |      |
	|      |                           |       |                                       |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	|      |                           |       | (tx_fifo_underflow_int_en must be set |      |
	|      |                           |       | to 1)                                 |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 7    | Reserved                  |       | Reserved                              |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 8    | rx_fifo_avail_int_raw     | RO    | RX FIFO data available raw interrupt  |      |
	|      |                           |       | status                                |      |
	|      |                           |       |                                       |      |
	|      |                           |       | When RX FIFO depth is greater than    |      |
	|      |                           |       | rx_fifo_threshold, this value is 1.   |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	|      |                           |       | (rx_fifo_avail_int_en must be set     |      |
	|      |                           |       | to 1)                                 |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 9    | rx_fifo_overflow_int_raw  | RO    | RX FIFO overflow raw interrupt status |      |
	|      |                           |       |                                       |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 10   | rx_fifo_underflow_int_raw | RO    | RX FIFO underflow raw interrupt status|      |
	|      |                           |       |                                       |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 11   | Reserved                  |       | Reserved                              |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 12   | tx_fifo_avail_int_raw     | RO    | TX FIFO space available raw interrupt |      |
	|      |                           |       | status                                |      |
	|      |                           |       |                                       |      |
	|      |                           |       | When TX FIFO vacancy is greater than  |      |
	|      |                           |       | tx_fifo_threshold, this value is 1.   |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 13   | tx_fifo_overflow_int_raw  | RO    | TX FIFO overflow raw interrupt status |      |
	|      |                           |       |                                       |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 14   | tx_fifo_underflow_int_raw | RO    | TX FIFO underflow raw interrupt status|      |
	|      |                           |       |                                       |      |
	|      |                           |       | Write 1 to clear interrupt status.    |      |
	+------+---------------------------+-------+---------------------------------------+------+
	| 31:15| Reserved                  |       | Reserved                              |      |
	+------+---------------------------+-------+---------------------------------------+------+



FIFO_THRESHOLD
''''''''''''''

.. _table_aiao_fifo_threshold:
.. table:: FIFO_THRESHOLD, Offset Address: 0x028
	:widths: 1 2 1 4 1

	+------+---------------------------+-------+--------------------------------------+------+
	| Bits | Name                      |Access | Description                          |Reset |
	+======+===========================+=======+======================================+======+
	| 4:0  | rx_fifo_threshold         | R/W   | RX FIFO threshold                    | 0x7  |
	|      |                           |       |                                      |      |
	|      |                           |       | In DMA transfer mode, when the RX    |      |
	|      |                           |       | FIFO's fill level is greater than or |      |
	|      |                           |       | equal to this value, a read request  |      |
	|      |                           |       | signal is sent to DMA.               |      |
	+------+---------------------------+-------+--------------------------------------+------+
	| 15:5 | Reserved                  |       |                                      |      |
	+------+---------------------------+-------+--------------------------------------+------+
	| 20:16| tx_fifo_threshold         | R/W   | TX FIFO threshold                    | 0x7  |
	|      |                           |       |                                      |      |
	|      |                           |       | In DMA transfer mode, when the TX    |      |
	|      |                           |       | FIFO's vacancy level is greater than |      |
	|      |                           |       | or equal to this value, a write      |      |
	|      |                           |       | request signal is sent to DMA.       |      |
	+------+---------------------------+-------+--------------------------------------+------+
	| 23:21| Reserved                  |       |                                      |      |
	+------+---------------------------+-------+--------------------------------------+------+
	| 28:24| tx_fifo_high_threshold    | R/W   | TX FIFO high threshold               | 0x1F |
	|      |                           |       |                                      |      |
	|      |                           |       | After enabling the TX module, it     |      |
	|      |                           |       | sends a write request to DMA until   |      |
	|      |                           |       | the FIFO's fill level is greater     |      |
	|      |                           |       | than or equal to this value, at      |      |
	|      |                           |       | which point the TX module starts     |      |
	|      |                           |       | transmitting data externally.        |      |
	+------+---------------------------+-------+--------------------------------------+------+
	| 31:29| Reserved                  |       |                                      |      |
	+------+---------------------------+-------+--------------------------------------+------+



I2S_LRCK_MASTER
'''''''''''''''

block enable

.. _table_aiao_i2s_lrck_master:
.. table:: I2S_LRCK_MASTER, Offset Address: 0x02c
	:widths: 1 2 1 4 1

	+------+---------------------------+-------+--------------------------------------+------+
	| Bits | Name                      |Access | Description                          |Reset |
	+======+===========================+=======+======================================+======+
	| 0    | i2s_lrck_master_enable    | R/W   | Enable i2s_tdm module as BCLK/LRCK   | 0x0  |
	|      |                           |       | master mode output generator         |      |
	|      |                           |       |                                      |      |
	|      |                           |       | 0 =                                  |      |
	|      |                           |       | When operating in master mode        |      |
	|      |                           |       | (master_mode set to 1), BCLK and     |      |
	|      |                           |       | LRCK signals are output externally   |      |
	|      |                           |       | only after enabling TX/RX (i2s_enable|      |
	|      |                           |       | set to 1)                            |      |
	|      |                           |       |                                      |      |
	|      |                           |       | 1 =                                  |      |
	|      |                           |       | In master mode, and with aud_en set  |      |
	|      |                           |       | to 1, setting this value to 1 starts |      |
	|      |                           |       | outputting BCLK and LRCK immediately.|      |
	|      |                           |       | At this time, the i2s_tdm module acts|      |
	|      |                           |       | solely as a master mode BCLK/LRCK    |      |
	|      |                           |       | signal generator.                    |      |
	+------+---------------------------+-------+--------------------------------------+------+
	| 31:1 | Reserved                  |       |                                      |      |
	+------+---------------------------+-------+--------------------------------------+------+



FIFO_RESET
''''''''''

.. _table_aiao_fifo_reset:
.. table:: FIFO_RESET, Offset Address: 0x030
	:widths: 1 2 1 4 1

	+------+----------------------+-------+--------------------------------+------+
	| Bits | Name                 |Access | Description                    |Reset |
	+======+======================+=======+================================+======+
	| 0    | rx_fifo_reset        | R/W   | RX channel FIFO soft reset     | 0x0  |
	|      |                      |       |                                |      |
	|      |                      |       | Write 1 then 0 to soft reset   |      |
	|      |                      |       | the RX FIFO                    |      |
	+------+----------------------+-------+--------------------------------+------+
	| 15:1 | Reserved             |       | Reserved                       |      |
	+------+----------------------+-------+--------------------------------+------+
	| 16   | tx_fifo_reset        | R/W   | TX channel FIFO soft reset     | 0x0  |
	|      |                      |       |                                |      |
	|      |                      |       | Write 1 then 0 to soft reset   |      |
	|      |                      |       | the TX FIFO                    |      |
	+------+----------------------+-------+--------------------------------+------+
	| 31:17| Reserved             |       | Reserved                       |      |
	+------+----------------------+-------+--------------------------------+------+



RX_STATUS
'''''''''

.. _table_aiao_rx_status:
.. table:: RX_STATUS, Offset Address: 0x040
	:widths: 1 2 1 4 1

	+------+-----------------------+-------+----------------------------------+------+
	| Bits | Name                  |Access | Description                      |Reset |
	+======+=======================+=======+==================================+======+
	| 8:0  | rx_frame_size_cnt     | RO    | RX frame width counter value     |      |
	+------+-----------------------+-------+----------------------------------+------+
	| 9    | rx_i2s_disable_req    | RO    | Internal signal                  |      |
	+------+-----------------------+-------+----------------------------------+------+
	| 10   | i2s_rx_start_wait     | RO    | Internal signal                  |      |
	+------+-----------------------+-------+----------------------------------+------+
	| 16:11| rx_data_size_cnt      | RO    | RX module effective data width   |      |
	|      |                       |       | counter value                    |      |
	+------+-----------------------+-------+----------------------------------+------+
	| 22:17| rx_slot_size_cnt      | RO    | RX slot width counter value      |      |
	+------+-----------------------+-------+----------------------------------+------+
	| 23   | i2s_reset_rx_sclk     | RO    | RX module clock domain's         |      |
	|      |                       |       | i2s_reset_rx signal state        |      |
	+------+-----------------------+-------+----------------------------------+------+
	| 28:24| rx_slot_num_cnt       | RO    | RX slot number counter value     |      |
	+------+-----------------------+-------+----------------------------------+------+
	| 29   | receive_start_sclk    | RO    | RX module clock domain's         |      |
	|      |                       |       | i2s_enable signal state          |      |
	+------+-----------------------+-------+----------------------------------+------+
	| 30   | rx_blk_active         | RO    | RX module is active              |      |
	+------+-----------------------+-------+----------------------------------+------+
	| 31   | rx_dma_req            | RO    | RX module issues dma_req         |      |
	+------+-----------------------+-------+----------------------------------+------+



TX_STATUS
'''''''''

.. _table_aiao_tx_status:
.. table:: TX_STATUS, Offset Address: 0x048
	:widths: 1 2 1 4 1

	+------+---------------------------+-------+------------------------------------+------+
	| Bits | Name                      |Access | Description                        |Reset |
	+======+===========================+=======+====================================+======+
	| 8:0  | tx_frame_size_cnt         | RO    | Value of the internal frame width  |      |
	|      |                           |       | counter in the TX module           |      |
	+------+---------------------------+-------+------------------------------------+------+
	| 9    | tx_i2s_disable_req        | RO    | Internal signal                    |      |
	+------+---------------------------+-------+------------------------------------+------+
	| 10   | i2s_tx_start_wait         | RO    | Internal signal                    |      |
	+------+---------------------------+-------+------------------------------------+------+
	| 16:11| tx_data_size_cnt          | RO    | Value of the internal valid data   |      |
	|      |                           |       | width counter in the TX module     |      |
	+------+---------------------------+-------+------------------------------------+------+
	| 22:17| tx_slot_size_cnt          | RO    | Value of the internal channel width|      |
	|      |                           |       | counter in the TX module           |      |
	+------+---------------------------+-------+------------------------------------+------+
	| 23   | i2s_reset_tx_sclk         | RO    | Status of the i2s_reset_tx signal  |      |
	|      |                           |       | in the TX module clock domain      |      |
	+------+---------------------------+-------+------------------------------------+------+
	| 28:24| tx_slot_num_cnt           | RO    | Value of the internal channel count|      |
	|      |                           |       | counter in the TX module           |      |
	+------+---------------------------+-------+------------------------------------+------+
	| 29   | transmit_start_sclk       | RO    | Status of the i2s_enable signal    |      |
	|      |                           |       | in the TX module clock domain      |      |
	+------+---------------------------+-------+------------------------------------+------+
	| 30   | tx_blk_active             | RO    | TX module is active                |      |
	+------+---------------------------+-------+------------------------------------+------+
	| 31   | tx_dma_req                | RO    | TX module issues dma_req           |      |
	+------+---------------------------+-------+------------------------------------+------+



I2S_CLK_CTRL0
'''''''''''''

.. _table_aiao_i2s_clk_ctrl0:
.. table:: I2S_CLK_CTRL0, Offset Address: 0x060
	:widths: 1 2 1 4 1

	+------+--------------------------+-------+--------------------------------+------+
	| Bits | Name                     |Access | Description                    |Reset |
	+======+==========================+=======+================================+======+
	| 0    | aud_clk_sel              | R/W   | Select audio clock source      | 0x0  |
	|      |                          |       | (aud_clk)                      |      |
	|      |                          |       |                                |      |
	|      |                          |       | 0 = From internal audio PLL    |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = From external mclk_in      |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 1    | Reserved                 |       |                                |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 2    | mclk_out_inv             | R/W   | Invert mclk_out signal for     | 0x0  |
	|      |                          |       | external interface in master   |      |
	|      |                          |       | mode                           |      |
	|      |                          |       |                                |      |
	|      |                          |       | 0 = mclk_out not inverted      |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = mclk_out inverted          |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 3    | bclk_out_inv             | R/W   | Invert bclk_out signal for     | 0x0  |
	|      |                          |       | external interface in master   |      |
	|      |                          |       | mode                           |      |
	|      |                          |       |                                |      |
	|      |                          |       | 0 = bclk_out not inverted      |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = bclk_out inverted          |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 4    | bclk_in_inv              | R/W   | Invert bclk_in signal in slave | 0x0  |
	|      |                          |       | mode                           |      |
	|      |                          |       |                                |      |
	|      |                          |       | 0 = bclk_in not inverted       |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = bclk_in inverted           |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 5    | Reserved                 |       |                                |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 6    | bclk_out_clk_force_en    | R/W   | Force bclk_out clock always on | 0x1  |
	|      |                          |       | in master mode                 |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = Always on                  |      |
	|      |                          |       |                                |      |
	|      |                          |       | 0 = Output only when TX/RX     |      |
	|      |                          |       | mode is enabled and data       |      |
	|      |                          |       | transmission begins            |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 7    | mclk_out_en              | R/W   | Enable mclk_out IO output      | 0x0  |
	|      |                          |       |                                |      |
	|      |                          |       | 0 = disable                    |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = enable                     |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 8    | aud_en                   | R/W   | Enable clock generator and     | 0x0  |
	|      |                          |       | master mode clock output       |      |
	|      |                          |       |                                |      |
	|      |                          |       | 0 = Clock generator off        |      |
	|      |                          |       |                                |      |
	|      |                          |       | 1 = Enable clock generator and |      |
	|      |                          |       | output clock signals           |      |
	|      |                          |       |                                |      |
	|      |                          |       | Configure to 0 in slave mode.  |      |
	|      |                          |       | Before setting to 1 in master  |      |
	|      |                          |       | mode, configure the dividers   |      |
	|      |                          |       | mclk_div/bclk_div according to |      |
	|      |                          |       | the data sampling rate.        |      |
	+------+--------------------------+-------+--------------------------------+------+
	| 31:9 | Reserved                 |       |                                |      |
	+------+--------------------------+-------+--------------------------------+------+



I2S_CLK_CTRL1
'''''''''''''

.. _table_aiao_i2s_clk_ctrl1:
.. table:: I2S_CLK_CTRL1, Offset Address: 0x064
	:widths: 1 2 1 4 1

	+------+----------------------+-------+---------------------------------------+------+
	| Bits | Name                 |Access | Description                           |Reset |
	+======+======================+=======+=======================================+======+
	| 15:0 | mclk_div             | R/W   | mclk clock division from source clock | 0x1  |
	|      |                      |       |                                       |      |
	|      |                      |       | 1 = divide by 1, 2 = divide by 2,     |      |
	|      |                      |       | 3 = divide by 3, ...                  |      |
	+------+----------------------+-------+---------------------------------------+------+
	| 31:16| bclk_div             | R/W   | bclk clock division from mclk clock   | 0x2  |
	|      |                      |       | (only valid in master mode)           |      |
	|      |                      |       |                                       |      |
	|      |                      |       | 1 = divide by 1, 2 = divide by 2,     |      |
	|      |                      |       | 3 = divide by 3, ...                  |      |
	+------+----------------------+-------+---------------------------------------+------+



I2S_PCM_SYNTH
'''''''''''''

.. _table_aiao_i2s_pcm_synth:
.. table:: I2S_PCM_SYNTH, Offset Address: 0x068
	:widths: 1 2 1 4 1

	+------+----------------------+-------+-------------------------------------------+------+
	| Bits | Name                 |Access | Description                               |Reset |
	+======+======================+=======+===========================================+======+
	| 11:0 | ck_coef_n            | R/W   | PCM frame sync signal period division     | 0x1  |
	|      |                      |       | coefficient N                             |      |
	|      |                      |       |                                           |      |
	|      |                      |       | When pcm_synth_mode is set to 1, frame    |      |
	|      |                      |       | sync signal period = BCLK * (N/M),        |      |
	|      |                      |       | N value must be less than M value.        |      |
	+------+----------------------+-------+-------------------------------------------+------+
	| 15:12| Reserved             |       | Reserved                                  |      |
	+------+----------------------+-------+-------------------------------------------+------+
	| 31:16| ck_coef_m            | R/W   | PCM frame sync signal period division     | 0x40 |
	|      |                      |       | coefficient M                             |      |
	|      |                      |       |                                           |      |
	|      |                      |       | When pcm_synth_mode is set to 1, frame    |      |
	|      |                      |       | sync signal period = BCLK * (N/M),        |      |
	|      |                      |       | N value must be less than M value.        |      |
	+------+----------------------+-------+-------------------------------------------+------+



RX_RD_PORT
''''''''''

.. _table_aiao_rx_rd_port:
.. table:: RX_RD_PORT, Offset Address: 0x080
	:widths: 1 2 1 4 1

	+------+----------------------+-------+-------------------------------------+------+
	| Bits | Name                 |Access | Description                         |Reset |
	+======+======================+=======+=====================================+======+
	| 31:0 | rx_rd_port           | RO    | RX FIFO read address                |      |
	|      |                      |       |                                     |      |
	|      |                      |       | DMA should configure this address   |      |
	|      |                      |       | as the read address for receiving   |      |
	|      |                      |       | data.                               |      |
	+------+----------------------+-------+-------------------------------------+------+


TX_WR_PORT
''''''''''

.. _table_aiao_tx_wr_port:
.. table:: TX_WR_PORT, Offset Address: 0x0c0
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | tx_wr_port           | WO    | TX FIFO write address  | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | DMA should configure   |      |
	|      |                      |       | this address as the    |      |
	|      |                      |       | write address for      |      |
	|      |                      |       | sending data.          |      |
	+------+----------------------+-------+------------------------+------+

