<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1765310209">
  <File Type="PA-TCL" Name="final.tcl"/>
  <File Type="REPORTS-TCL" Name="final_reports.tcl"/>
  <File Type="INIT-TIMING" Name="final_timing_summary_init.rpt"/>
  <File Type="OPT-DCP" Name="final_opt.dcp"/>
  <File Type="OPT-DRC" Name="final_drc_opted.rpt"/>
  <File Type="OPT-UTIL" Name="final_utilization_opted.rpt"/>
  <File Type="OPT-UTIL-PB" Name="final_utilization_opted.pb"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="final_methodology_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="final.hwdef"/>
  <File Type="OPT-TIMING" Name="final_timing_summary_opted.rpt"/>
  <File Type="OPT-RQA-PB" Name="final_rqa_opted.pb"/>
  <File Type="PWROPT-DCP" Name="final_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="final_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="final_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="final_placed.dcp"/>
  <File Type="PLACE-IO" Name="final_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="final_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="final_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="final_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="final_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="final_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="final_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="final_timing_summary_placed.rpt"/>
  <File Type="PLACE-RQA-PB" Name="final_rqa_placed.pb"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="final_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="final_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="final_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="final_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="final_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="final_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="final_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="final_routed_bb.dcp"/>
  <File Type="ROUTE-UTIL" Name="final_utilization_routed.rpt"/>
  <File Type="ROUTE-UTIL-PB" Name="final_utilization_routed.pb"/>
  <File Type="ROUTE-DRC" Name="final_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="final_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="final_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="final_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="final_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="final_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="final_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="final_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="final_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="final_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="final_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="final_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="final_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="final_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="final_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="final_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="final_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="final_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="final_bus_skew_routed.rpx"/>
  <File Type="ROUTE-RQS-PB" Name="final_rqs_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="final_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="final_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="final_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="final_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="final_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="final_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="final_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="final_bus_skew_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="final.bit"/>
  <File Type="BG-BIN" Name="final.bin"/>
  <File Type="BITSTR-MSK" Name="final.msk"/>
  <File Type="BITSTR-RBT" Name="final.rbt"/>
  <File Type="BITSTR-NKY" Name="final.nky"/>
  <File Type="BITSTR-BMM" Name="final_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="final.mmi"/>
  <File Type="PDI-FILE" Name="final.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="final_boot.pdi"/>
  <File Type="PL-PDI-FILE" Name="final_pld.pdi"/>
  <File Type="RCFI_FILE" Name="final.rcfi"/>
  <File Type="CFI_FILE" Name="final.cfi"/>
  <File Type="RNPI_FILE" Name="final.rnpi"/>
  <File Type="RCDO-FILE" Name="final.rcdo"/>
  <File Type="MARKER-RNPI-FILE" Name="final_markers.rnpi"/>
  <File Type="MARKER-RCDO-FILE" Name="final_markers.rcdo"/>
  <File Type="BOOT_RNPI_FILE" Name="final_boot.rnpi"/>
  <File Type="BOOT_MARKER_RNPI_FILE" Name="final_boot_markers.rnpi"/>
  <File Type="PL_RNPI_FILE" Name="final_pld.rnpi"/>
  <File Type="PL_MARKER_RNPI_FILE" Name="final_pld_markers.rnpi"/>
  <File Type="PL_MASK_RNPI_FILE" Name="final_pld_mask.rnpi"/>
  <File Type="PL_SHUTDOWN_RNPI_FILE" Name="final_pld_shutdown.rnpi"/>
  <File Type="PL_UNMASK_RNPI_FILE" Name="final_pld_unmask.rnpi"/>
  <File Type="PL-RCDO-FILE" Name="final_pld.rcdo"/>
  <File Type="PL-CLEAR-RCDO-FILE" Name="final_pld_clear.rcdo"/>
  <File Type="PL_MARKER_RCDO_FILE" Name="final_pld_markers.rcdo"/>
  <File Type="PL_MASK_RCDO_FILE" Name="final_pld_mask.rcdo"/>
  <File Type="PL_UNMASK_MARKER_RCDO_FILE" Name="final_pld_unmask_markers.rcdo"/>
  <File Type="PL_UNMASK_RCDO_FILE" Name="final_pld_unmask.rcdo"/>
  <File Type="NPI_FILE" Name="final.npi"/>
  <File Type="RBD_FILE" Name="final.rbd"/>
  <File Type="MMI-FILE" Name="final.mmi"/>
  <File Type="BIF-FILE" Name="final.bif"/>
  <File Type="BOOT-BIF-FILE" Name="final_boot.bif"/>
  <File Type="PL-BIF-FILE" Name="final_pld.bif"/>
  <File Type="LTX-FILE" Name="final.ltx"/>
  <File Type="BOOT-LTX-FILE" Name="final_boot.ltx"/>
  <File Type="PL-LTX-FILE" Name="final_pld.ltx"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="final.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="final.sysdef"/>
  <File Type="BG-BGN" Name="final.bgn"/>
  <File Type="BG-DRC" Name="final.drc"/>
  <File Type="RDI-RDI" Name="final.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-RQS" Name="final_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="final_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/ALU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Scroll/Disp7seg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/Custom Verilog/Scroll/Disp7seg.v"/>
        <Attr Name="ImportTime" Val="1765202178"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MFR.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Scroll/ScrollFSM.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/Custom Verilog/Scroll/ScrollFSM.v"/>
        <Attr Name="ImportTime" Val="1765201747"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Scroll/ScrollNextstate.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/Custom Verilog/Scroll/ScrollNextstate.v"/>
        <Attr Name="ImportTime" Val="1765201745"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/adder16bit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/adder32.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/adder4bit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Scroll/counter16.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/Custom Verilog/Scroll/counter16.v"/>
        <Attr Name="ImportTime" Val="1765201820"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../../../Downloads/debouncer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Verilog/decoder.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Verilog/dff_en.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Scroll/dispHex16.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/Custom Verilog/Scroll/dispHex16.v"/>
        <Attr Name="ImportTime" Val="1765201795"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Verilog/Custom Verilog/ALU/full_adder.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/multibit_mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../Downloads/multibit_mux.v"/>
        <Attr Name="ImportTime" Val="1764712785"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/multiplier16bit2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Verilog/Custom Verilog/Opcode FSM/nextStateLogic.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/opcodeFSM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Verilog/Custom Verilog/Opcode FSM/opcodeLogic.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Scroll/reg1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/Custom Verilog/Scroll/reg1.v"/>
        <Attr Name="ImportTime" Val="1765201748"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Scroll/reg16.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/Custom Verilog/Scroll/reg16.v"/>
        <Attr Name="ImportTime" Val="1765201751"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Verilog/Custom Verilog/reg3.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/reg32.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Custom Verilog/reg4.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/Custom Verilog/reg4.v"/>
        <Attr Name="ImportTime" Val="1764959927"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Scroll/scrollMux16.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/Custom Verilog/Scroll/scrollMux16.v"/>
        <Attr Name="ImportTime" Val="1765201761"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/subtractor16bit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Scroll/topScrollHex.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Verilog/Custom Verilog/Scroll/topScrollHex.v"/>
        <Attr Name="ImportTime" Val="1765201763"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/final.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mult16x1.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/multiplier16bit.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/multiplier1bit.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/arithmeticTest.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testFSM.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testMFR.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/testbuttons.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Verilog/csfiles/home_dir/debouncer.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Verilog/csfiles/home_dir/decoder.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Verilog/csfiles/home_dir/dff_en.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/aluv2.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="final"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/const.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/opcodeFSM.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
