module mux_test(input[7:0] in0, input[7:0] in1, input[7:0] in2, input[7:0] in3, input[1:0] sel, output reg[7:0] out);
	always@(in0 or in1 or in2 or in3 or sel) begin
		if (sel == 0) begin
			out = in0;
		end
		else if (sel == 1) begin 
			out = in1;
		end
		else if (sel == 2) begin
			out = in2;
		end
		else begin
			out = in3;
		end
	end
endmodule