Open Source Architecture Code Analyzer (OSACA) - v0.3.0
Analyzed file:      gs.s.zen1.Ofast.s
Architecture:       zen1
Timestamp:          2019-09-25 10:21:57

 P - Throughput of LOAD operation can be hidden behind a past or future STORE instruction
 * - Instruction micro-ops not bound to a port
 X - No throughput/latency information for this instruction in data file


Throughput Analysis Report
--------------------------
                                        Port pressure in cycles                                         
     |  0   |  1   |  2   |  3   - 3DV  |  4   |  5   |  6   |  7   |  8   |  9   |  8D  |  9D  |  ST  |
--------------------------------------------------------------------------------------------------------
 807 |      |      |      |             |      |      |      |      |      |      |      |      |      |   # LLVM-MCA-BEGIN
 808 |      |      |      |             |      |      |      |      |      |      |      |      |      |   ..B1.75:                        # Preds ..B1.75 ..B1.74
 809 |      |      |      |             |      |      |      |      |      |      |      |      |      |   # Execution count [9.36e+01]
 810 |      |      |      |             |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vmovsd    8(%r12,%r11), %xmm2                           #55.35
 811 |      |      |      |             | 0.25 | 0.52 | 0.52 | 0.25 |      |      |      |      |      |   incq      %r15                                          #54.9
 812 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    16(%r12,%r13), %xmm2, %xmm3                   #55.12
 813 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    8(%r12,%r10), %xmm3, %xmm4                    #55.12
 814 |      |      | 0.50 | 0.50        |      |      |      |      |      |      |      |      |      |   vaddsd    %xmm1, %xmm4, %xmm1                           #55.12
 815 | 0.50 | 0.50 |      |             |      |      |      |      |      |      |      |      |      |   vmulsd    %xmm1, %xmm0, %xmm5                           #55.12
 816 |      |      |      |             |      |      |      |      | 0.50 | 0.50 |      |      | 1.00 |   vmovsd    %xmm5, 8(%r12,%r13)                           #55.12
 817 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    16(%r12,%r11), %xmm5, %xmm6                   #55.48
 818 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    24(%r12,%r13), %xmm6, %xmm7                   #55.63
 819 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    16(%r12,%r10), %xmm7, %xmm8                   #55.79
 820 | 0.50 | 0.50 |      |             |      |      |      |      |      |      |      |      |      |   vmulsd    %xmm8, %xmm0, %xmm9                           #55.12
 821 |      |      |      |             |      |      |      |      | 0.50 | 0.50 |      |      | 1.00 |   vmovsd    %xmm9, 16(%r12,%r13)                          #55.12
 822 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    24(%r12,%r11), %xmm9, %xmm10                  #55.48
 823 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    32(%r12,%r13), %xmm10, %xmm11                 #55.63
 824 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    24(%r12,%r10), %xmm11, %xmm12                 #55.79
 825 | 0.50 | 0.50 |      |             |      |      |      |      |      |      |      |      |      |   vmulsd    %xmm12, %xmm0, %xmm13                         #55.12
 826 |      |      |      |             |      |      |      |      | 0.50 | 0.50 |      |      | 1.00 |   vmovsd    %xmm13, 24(%r12,%r13)                         #55.12
 827 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    32(%r12,%r11), %xmm13, %xmm14                 #55.48
 828 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    40(%r12,%r13), %xmm14, %xmm15                 #55.63
 829 |      |      | 0.50 | 0.50        |      |      |      |      | 0.50 | 0.50 | 0.50 | 0.50 |      |   vaddsd    32(%r12,%r10), %xmm15, %xmm1                  #55.79
 830 | 0.50 | 0.50 |      |             |      |      |      |      |      |      |      |      |      |   vmulsd    %xmm1, %xmm0, %xmm1                           #55.12
 831 |      |      |      |             |      |      |      |      | 0.50 | 0.50 |      |      | 1.00 |   vmovsd    %xmm1, 32(%r12,%r13)                          #55.12
 832 |      |      |      |             | 0.25 | 0.25 | 0.25 | 0.25 |      |      |      |      |      |   addq      $32, %r12                                     #54.9
 833 |      |      |      |             | 0.25 | 0.25 | 0.25 | 0.25 |      |      |      |      |      |   cmpq      %rbx, %r15                                    #54.9
 834 |      |      |      |             |      |      |      |      |      |      |      |      |      | * jb        ..B1.75       # Prob 28%                      #54.9
 835 |      |      |      |             |      |      |      |      |      |      |      |      |      |   # LLVM-MCA-END

       2.00   2.00   6.00   6.00          0.75   1.02   1.02   0.75   8.00   8.00   6.00   6.00   4.00  


Latency Analysis Report
-----------------------
 810 |  4.0 | | vmovsd    8(%r12,%r11), %xmm2                           #55.35
 812 |  3.0 | | vaddsd    16(%r12,%r13), %xmm2, %xmm3                   #55.12
 813 |  3.0 | | vaddsd    8(%r12,%r10), %xmm3, %xmm4                    #55.12
 814 |  3.0 | | vaddsd    %xmm1, %xmm4, %xmm1                           #55.12
 815 |  4.0 | | vmulsd    %xmm1, %xmm0, %xmm5                           #55.12
 817 |  3.0 | | vaddsd    16(%r12,%r11), %xmm5, %xmm6                   #55.48
 818 |  3.0 | | vaddsd    24(%r12,%r13), %xmm6, %xmm7                   #55.63
 819 |  3.0 | | vaddsd    16(%r12,%r10), %xmm7, %xmm8                   #55.79
 820 |  4.0 | | vmulsd    %xmm8, %xmm0, %xmm9                           #55.12
 822 |  3.0 | | vaddsd    24(%r12,%r11), %xmm9, %xmm10                  #55.48
 823 |  3.0 | | vaddsd    32(%r12,%r13), %xmm10, %xmm11                 #55.63
 824 |  3.0 | | vaddsd    24(%r12,%r10), %xmm11, %xmm12                 #55.79
 825 |  4.0 | | vmulsd    %xmm12, %xmm0, %xmm13                         #55.12
 827 |  3.0 | | vaddsd    32(%r12,%r11), %xmm13, %xmm14                 #55.48
 828 |  3.0 | | vaddsd    40(%r12,%r13), %xmm14, %xmm15                 #55.63
 829 |  3.0 | | vaddsd    32(%r12,%r10), %xmm15, %xmm1                  #55.79
 830 |  4.0 | | vmulsd    %xmm1, %xmm0, %xmm1                           #55.12
 831 |  4.0 | | vmovsd    %xmm1, 32(%r12,%r13)                          #55.12

       60.0


Loop-Carried Dependencies Analysis Report
-----------------------------------------
 830 | 46.0 | vmulsd    %xmm1, %xmm0, %xmm1                           #55.12| [814, 815, 817, 818, 819, 820, 822, 823, 824, 825, 827, 828, 829, 830]
 832 |  1.0 | addq      $32, %r12                                     #54.9| [832]
