
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104411                       # Number of seconds simulated
sim_ticks                                104410871511                       # Number of ticks simulated
final_tick                               634048588821                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 212464                       # Simulator instruction rate (inst/s)
host_op_rate                                   268255                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6694305                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918828                       # Number of bytes of host memory used
host_seconds                                 15596.97                       # Real time elapsed on the host
sim_insts                                  3313795173                       # Number of instructions simulated
sim_ops                                    4183960555                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2200192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       541312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1011712                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3758208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1573504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1573504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17189                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4229                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7904                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29361                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12293                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12293                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21072442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5184441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9689719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35994413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19615                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15070308                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15070308                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15070308                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21072442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5184441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9689719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               51064721                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250385784                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21411365                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17434066                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918872                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8801888                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136428                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236156                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87054                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193681381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120504843                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21411365                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10372584                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25471276                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5741032                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8642579                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11850402                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231586148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.997631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206114872     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726276      1.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139670      0.92%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310597      1.00%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952583      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1108290      0.48%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757806      0.33%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929450      0.83%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12546604      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231586148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085514                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.481277                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191343969                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11018658                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25330188                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108941                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3784388                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651370                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6524                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145436980                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51648                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3784388                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191600414                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7309689                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2558319                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25183836                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1149490                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145222517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2125                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        423683                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567691                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        35023                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203209348                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676822122                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676822122                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34758642                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33976                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17896                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3600426                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13979777                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       298033                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1694941                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144710654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33975                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137404836                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83651                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20197972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41332397                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1815                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231586148                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.593321                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298218                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173549617     74.94%     74.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24497712     10.58%     85.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12385551      5.35%     90.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7980039      3.45%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571790      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583319      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3187018      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778774      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52328      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231586148                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962143     75.42%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145270     11.39%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168376     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113918747     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015181      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13649379      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805449      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137404836                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.548773                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275789                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009285                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507755260                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164943300                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133589351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138680625                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154358                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1828177                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          703                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141911                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3784388                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6567549                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       285541                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144744629                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13979777                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851477                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17895                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        221213                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12637                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          703                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148509                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214739                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134815229                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13515670                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589607                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21320466                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243356                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804796                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.538430                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133591527                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133589351                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79376968                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213674712                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.533534                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371485                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22288426                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943034                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227801760                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537601                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390567                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178011385     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23329502     10.24%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10837969      4.76%     93.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819733      2.12%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657988      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544471      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1531596      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095087      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974029      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227801760                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974029                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369582520                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293294018                       # The number of ROB writes
system.switch_cpus0.timesIdled                2865799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18799636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.503858                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.503858                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399384                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399384                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609561891                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184071777                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138145827                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250385784                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22369849                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18357740                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2092396                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9385412                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8800876                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2232008                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97959                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200507187                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122695453                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22369849                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11032884                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26458797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5804587                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6114462                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12128975                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2083016                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    236774546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.635849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.997280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210315749     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1970413      0.83%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3566190      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2109025      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1729237      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1545365      0.65%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          853345      0.36%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2122717      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12562505      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    236774546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089342                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490026                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198857832                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7777100                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26380320                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        65468                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3693823                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3675434                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150484251                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3693823                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199153587                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         688602                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6186947                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26132934                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       918650                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150434351                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        100269                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       530141                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211938108                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    698148400                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    698148400                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180018466                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31919642                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35814                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17931                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2659413                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13992970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7527944                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73223                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1702913                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149288347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142338954                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66598                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17699190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36598441                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    236774546                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.601158                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.288483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177507335     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23582567      9.96%     84.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12341991      5.21%     90.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8696694      3.67%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8703017      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3114696      1.32%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2376065      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       277063      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       175118      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    236774546                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          52160     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169889     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158849     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120108035     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1946808      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17883      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12757462      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7508766      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142338954                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.568479                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             380898                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    521899950                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    167023596                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139909807                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142719852                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289265                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2295770                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        89742                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3693823                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         481806                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56411                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149324160                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16054                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13992970                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7527944                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17931                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46593                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1204167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1095387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2299554                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140715721                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12660286                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1623233                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20169047                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19940855                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7508761                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.561996                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139909871                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139909807                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81882026                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223018465                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.558777                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367154                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104667211                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129016829                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20307552                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2110050                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233080723                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.553529                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.405151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180409114     77.40%     77.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25693775     11.02%     88.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9855500      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5188714      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4407025      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2089799      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       988599      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1548353      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2899844      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233080723                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104667211                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129016829                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19135402                       # Number of memory references committed
system.switch_cpus1.commit.loads             11697200                       # Number of loads committed
system.switch_cpus1.commit.membars              17882                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18718987                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116148292                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2668394                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2899844                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           379505260                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302342587                       # The number of ROB writes
system.switch_cpus1.timesIdled                2960007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13611238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104667211                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129016829                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104667211                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.392208                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.392208                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418024                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418024                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632713412                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195437244                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139318175                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35764                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               250385781                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20530010                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16783678                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2002747                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8531052                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8066436                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2105937                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90869                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    197818481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115277178                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20530010                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10172373                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24027480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5542616                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4814602                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12118005                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2004340                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230166788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       206139308     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1156313      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1761844      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2407692      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2467318      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2065270      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1172447      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1723783      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11272813      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230166788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081994                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.460398                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       195560844                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7090800                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23963430                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        45715                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3505990                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3389190                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141266794                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3505990                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       196112575                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1312163                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4387610                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23466787                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1381654                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     141176157                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          903                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        311724                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       552141                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          642                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    196187751                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    657007186                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    657007186                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169715301                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26472450                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39132                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22564                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4019608                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13417569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7351484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       129850                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1599221                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140981031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133787644                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25827                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15933625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37745152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5985                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230166788                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581264                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270502                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    173585921     75.42%     75.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23074514     10.03%     85.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11933948      5.18%     90.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8983844      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6983000      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2803281      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1784528      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       903887      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       113865      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230166788                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23811     10.06%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         87266     36.87%     46.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       125640     53.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112089614     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2070178      1.55%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16568      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12314359      9.20%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7296925      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133787644                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534326                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             236717                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001769                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    498004620                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    156954122                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131770397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     134024361                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       312000                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2218319                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          345                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       173203                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          134                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3505990                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1030179                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       125964                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    141020152                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64795                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13417569                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7351484                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22553                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         93205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          345                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1167351                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1136139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2303490                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    131960428                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11608482                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1827216                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18903939                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18657570                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7295457                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527028                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131770602                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131770397                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75848644                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        203176028                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526269                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.373315                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99393254                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122158519                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18869968                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2035730                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226660798                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538949                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388755                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    176719253     77.97%     77.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24624138     10.86%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9359895      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4514262      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3737386      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2233872      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1892663      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       837709      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2741620      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226660798                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99393254                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122158519                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18377531                       # Number of memory references committed
system.switch_cpus2.commit.loads             11199250                       # Number of loads committed
system.switch_cpus2.commit.membars              16568                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17520370                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110109367                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2492562                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2741620                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           364947665                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          285563224                       # The number of ROB writes
system.switch_cpus2.timesIdled                3080152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20218993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99393254                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122158519                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99393254                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.519143                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.519143                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.396960                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.396960                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       594752317                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182845631                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      131460716                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33136                       # number of misc regfile writes
system.l20.replacements                         17199                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          689176                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27439                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.116659                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.806787                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.369734                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5828.084361                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4394.739117                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001251                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000427                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.569149                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.429174                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79650                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79650                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18775                       # number of Writeback hits
system.l20.Writeback_hits::total                18775                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79650                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79650                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79650                       # number of overall hits
system.l20.overall_hits::total                  79650                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17189                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17199                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17189                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17199                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17189                       # number of overall misses
system.l20.overall_misses::total                17199                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2083243                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4066520495                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4068603738                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2083243                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4066520495                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4068603738                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2083243                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4066520495                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4068603738                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96839                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96849                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18775                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18775                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96839                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96849                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96839                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96849                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.177501                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.177586                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.177501                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.177586                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.177501                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.177586                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 236576.909361                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 236560.482470                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 236576.909361                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 236560.482470                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 236576.909361                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 236560.482470                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4212                       # number of writebacks
system.l20.writebacks::total                     4212                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17189                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17199                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17189                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17199                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17189                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17199                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3002525374                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3003989518                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3002525374                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3003989518                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3002525374                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3003989518                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.177501                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.177586                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.177501                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.177586                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.177501                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.177586                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174677.140846                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174660.708064                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174677.140846                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174660.708064                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174677.140846                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174660.708064                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4245                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          317514                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14485                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.920193                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          481.911550                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.536618                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1983.309882                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.826179                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7759.415770                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.047062                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001420                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.193683                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000081                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.757755                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30054                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30054                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9735                       # number of Writeback hits
system.l21.Writeback_hits::total                 9735                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30054                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30054                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30054                       # number of overall hits
system.l21.overall_hits::total                  30054                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4229                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4245                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4229                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4245                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4229                       # number of overall misses
system.l21.overall_misses::total                 4245                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3176615                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    985657225                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      988833840                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3176615                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    985657225                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       988833840                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3176615                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    985657225                       # number of overall miss cycles
system.l21.overall_miss_latency::total      988833840                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34283                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34299                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9735                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9735                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34283                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34299                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34283                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34299                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.123356                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.123765                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.123356                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.123765                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.123356                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.123765                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 198538.437500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 233070.991960                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 232940.833922                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 198538.437500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 233070.991960                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 232940.833922                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 198538.437500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 233070.991960                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 232940.833922                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2709                       # number of writebacks
system.l21.writebacks::total                     2709                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4229                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4245                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4229                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4245                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4229                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4245                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2187602                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    723866145                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    726053747                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2187602                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    723866145                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    726053747                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2187602                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    723866145                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    726053747                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.123356                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.123765                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.123356                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.123765                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.123356                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.123765                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 136725.125000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171167.213289                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 171037.396231                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 136725.125000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 171167.213289                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 171037.396231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 136725.125000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 171167.213289                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 171037.396231                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7917                       # number of replacements
system.l22.tagsinuse                     12287.989310                       # Cycle average of tags in use
system.l22.total_refs                          596004                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20205                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.497847                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          924.382945                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.044010                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3666.941066                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7687.621288                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.075226                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000736                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.298416                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.625620                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        44237                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  44237                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           25725                       # number of Writeback hits
system.l22.Writeback_hits::total                25725                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        44237                       # number of demand (read+write) hits
system.l22.demand_hits::total                   44237                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        44237                       # number of overall hits
system.l22.overall_hits::total                  44237                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7903                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7916                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7904                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7917                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7904                       # number of overall misses
system.l22.overall_misses::total                 7917                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2755433                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1790368946                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1793124379                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       294606                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       294606                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2755433                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1790663552                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1793418985                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2755433                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1790663552                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1793418985                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52140                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52153                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        25725                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            25725                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52141                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52154                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52141                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52154                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151573                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151784                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151589                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.151800                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151589                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.151800                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 211956.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 226542.951537                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 226518.996842                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       294606                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       294606                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 211956.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 226551.562753                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 226527.596943                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 211956.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 226551.562753                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 226527.596943                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5372                       # number of writebacks
system.l22.writebacks::total                     5372                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7903                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7916                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7904                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7917                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7904                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7917                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1949957                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1301072248                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1303022205                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       232688                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       232688                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1949957                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1301304936                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1303254893                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1949957                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1301304936                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1303254893                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151573                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151784                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151589                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.151800                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151589                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.151800                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 149996.692308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 164630.171833                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 164606.140096                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       232688                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       232688                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 149996.692308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 164638.782389                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 164614.739548                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 149996.692308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 164638.782389                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 164614.739548                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.983729                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011858041                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849831.884826                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.983729                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11850391                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11850391                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11850391                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11850391                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11850391                       # number of overall hits
system.cpu0.icache.overall_hits::total       11850391                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2410572                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2410572                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2410572                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2410572                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2410572                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2410572                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11850402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11850402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11850402                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11850402                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11850402                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11850402                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 219142.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 219142.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 219142.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2166243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2166243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2166243                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 216624.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96839                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190992382                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97095                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1967.067120                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.596544                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.403456                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916393                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083607                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10407163                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10407163                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677247                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677247                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17399                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17399                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18084410                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18084410                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18084410                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18084410                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401607                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401607                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401672                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401672                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401672                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401672                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41848943659                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41848943659                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7242978                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7242978                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41856186637                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41856186637                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41856186637                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41856186637                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10808770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10808770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18486082                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18486082                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18486082                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18486082                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037156                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037156                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021728                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021728                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021728                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021728                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104203.720700                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104203.720700                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 111430.430769                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 111430.430769                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104204.890152                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104204.890152                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104204.890152                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104204.890152                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18775                       # number of writebacks
system.cpu0.dcache.writebacks::total            18775                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304768                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304768                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304833                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304833                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304833                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304833                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96839                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96839                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96839                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96839                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96839                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96839                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9503633886                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9503633886                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9503633886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9503633886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9503633886                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9503633886                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008959                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008959                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005238                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005238                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005238                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005238                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98138.496742                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98138.496742                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98138.496742                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98138.496742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98138.496742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98138.496742                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.046480                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018566672                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204689.766234                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.046480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024113                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738857                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12128959                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12128959                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12128959                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12128959                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12128959                       # number of overall hits
system.cpu1.icache.overall_hits::total       12128959                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3477415                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3477415                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3477415                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3477415                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3477415                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3477415                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12128975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12128975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12128975                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12128975                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12128975                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12128975                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 217338.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 217338.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 217338.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 217338.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 217338.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 217338.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3309415                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3309415                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3309415                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3309415                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3309415                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3309415                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206838.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 206838.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 206838.437500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 206838.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 206838.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 206838.437500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34283                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164102556                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34539                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4751.224876                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.459497                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.540503                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904139                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095861                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9434976                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9434976                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7402437                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7402437                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17914                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17914                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17882                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17882                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16837413                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16837413                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16837413                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16837413                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        88231                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        88231                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        88231                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         88231                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        88231                       # number of overall misses
system.cpu1.dcache.overall_misses::total        88231                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8385023968                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8385023968                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8385023968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8385023968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8385023968                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8385023968                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9523207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9523207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7402437                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7402437                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17882                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17882                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16925644                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16925644                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16925644                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16925644                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009265                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009265                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005213                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005213                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005213                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005213                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95034.896669                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95034.896669                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95034.896669                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95034.896669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95034.896669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95034.896669                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9735                       # number of writebacks
system.cpu1.dcache.writebacks::total             9735                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53948                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53948                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53948                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34283                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34283                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34283                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34283                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34283                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34283                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2980409310                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2980409310                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2980409310                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2980409310                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2980409310                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2980409310                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002026                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002026                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002026                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002026                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86935.487268                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86935.487268                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86935.487268                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86935.487268                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86935.487268                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86935.487268                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               492.997009                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015430253                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2059696.253550                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997009                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          480                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.769231                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12117986                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12117986                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12117986                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12117986                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12117986                       # number of overall hits
system.cpu2.icache.overall_hits::total       12117986                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3794441                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3794441                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3794441                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3794441                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3794441                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3794441                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12118005                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12118005                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12118005                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12118005                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12118005                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12118005                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 199707.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 199707.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 199707.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 199707.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 199707.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 199707.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2863994                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2863994                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2863994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2863994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2863994                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2863994                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 220307.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 220307.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 220307.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 220307.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 220307.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 220307.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52141                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172251293                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52397                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3287.426627                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.223944                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.776056                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911031                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088969                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8517683                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8517683                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7141119                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7141119                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17479                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17479                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16568                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16568                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15658802                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15658802                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15658802                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15658802                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149438                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149438                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3028                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3028                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       152466                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        152466                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       152466                       # number of overall misses
system.cpu2.dcache.overall_misses::total       152466                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16511842398                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16511842398                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    583288127                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    583288127                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17095130525                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17095130525                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17095130525                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17095130525                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8667121                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8667121                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7144147                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7144147                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16568                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16568                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15811268                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15811268                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15811268                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15811268                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017242                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017242                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000424                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000424                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009643                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009643                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009643                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009643                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110492.929496                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110492.929496                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 192631.481836                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 192631.481836                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112124.214743                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112124.214743                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112124.214743                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112124.214743                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1459198                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 132654.363636                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25725                       # number of writebacks
system.cpu2.dcache.writebacks::total            25725                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        97298                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        97298                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3027                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3027                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       100325                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       100325                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       100325                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       100325                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52140                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52140                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52141                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52141                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52141                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52141                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4759805276                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4759805276                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       302906                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       302906                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4760108182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4760108182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4760108182                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4760108182                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003298                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003298                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003298                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003298                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91288.938934                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91288.938934                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       302906                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       302906                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91292.997488                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91292.997488                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91292.997488                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91292.997488                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
