{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759126566816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759126566816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 13:16:06 2025 " "Processing started: Mon Sep 29 13:16:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759126566816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126566816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wave_gen -c wave_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off wave_gen -c wave_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126566816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759126567142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759126567142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/wave_triangle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/wave_triangle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_triangle " "Found entity 1: wave_triangle" {  } { { "../../../../02_rtl/Wave_gen/wave_triangle.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_triangle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126574055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/wave_square.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/wave_square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_square " "Found entity 1: wave_square" {  } { { "../../../../02_rtl/Wave_gen/wave_square.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126574057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/wave_sin.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/wave_sin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_sin " "Found entity 1: wave_sin" {  } { { "../../../../02_rtl/Wave_gen/wave_sin.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_sin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126574059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/wave_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/wave_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "../../../../02_rtl/Wave_gen/wave_gen.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126574061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/wave_ecg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/wave_ecg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_ecg " "Found entity 1: wave_ecg" {  } { { "../../../../02_rtl/Wave_gen/wave_ecg.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_ecg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126574062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/single_port_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/single_port_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "../../../../02_rtl/Wave_gen/single_port_RAM.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/single_port_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126574064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/phase_accummulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/phase_accummulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accummulator " "Found entity 1: phase_accummulator" {  } { { "../../../../02_rtl/Wave_gen/phase_accummulator.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/phase_accummulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126574065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "../../../../02_rtl/Wave_gen/lfsr.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/lfsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126574066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/compare_great_than.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/compare_great_than.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_great_than " "Found entity 1: compare_great_than" {  } { { "../../../../02_rtl/Wave_gen/compare_great_than.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/compare_great_than.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126574068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/adder_flex_no_carry.sv 6 6 " "Found 6 design units, including 6 entities, in source file /document_forme/project_tiny/cource_report/dsp_lab/lab1/02_rtl/wave_gen/adder_flex_no_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_flex_no_carry " "Found entity 1: adder_flex_no_carry" {  } { { "../../../../02_rtl/Wave_gen/adder_flex_no_carry.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/adder_flex_no_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574070 ""} { "Info" "ISGN_ENTITY_NAME" "2 fa_1 " "Found entity 2: fa_1" {  } { { "../../../../02_rtl/Wave_gen/adder_flex_no_carry.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/adder_flex_no_carry.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574070 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_2 " "Found entity 3: cla_2" {  } { { "../../../../02_rtl/Wave_gen/adder_flex_no_carry.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/adder_flex_no_carry.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574070 ""} { "Info" "ISGN_ENTITY_NAME" "4 cla_3 " "Found entity 4: cla_3" {  } { { "../../../../02_rtl/Wave_gen/adder_flex_no_carry.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/adder_flex_no_carry.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574070 ""} { "Info" "ISGN_ENTITY_NAME" "5 cla_4 " "Found entity 5: cla_4" {  } { { "../../../../02_rtl/Wave_gen/adder_flex_no_carry.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/adder_flex_no_carry.sv" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574070 ""} { "Info" "ISGN_ENTITY_NAME" "6 cla_4_n " "Found entity 6: cla_4_n" {  } { { "../../../../02_rtl/Wave_gen/adder_flex_no_carry.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/adder_flex_no_carry.sv" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759126574070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126574070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wave_gen " "Elaborating entity \"wave_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759126574104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accummulator phase_accummulator:phase_acummulator_for_wave " "Elaborating entity \"phase_accummulator\" for hierarchy \"phase_accummulator:phase_acummulator_for_wave\"" {  } { { "../../../../02_rtl/Wave_gen/wave_gen.sv" "phase_acummulator_for_wave" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_gen.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_sin wave_sin:sine " "Elaborating entity \"wave_sin\" for hierarchy \"wave_sin:sine\"" {  } { { "../../../../02_rtl/Wave_gen/wave_gen.sv" "sine" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_gen.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_flex_no_carry wave_sin:sine\|adder_flex_no_carry:mirror_sine " "Elaborating entity \"adder_flex_no_carry\" for hierarchy \"wave_sin:sine\|adder_flex_no_carry:mirror_sine\"" {  } { { "../../../../02_rtl/Wave_gen/wave_sin.sv" "mirror_sine" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_sin.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4 wave_sin:sine\|adder_flex_no_carry:mirror_sine\|cla_4:gen_loop\[0\].add4 " "Elaborating entity \"cla_4\" for hierarchy \"wave_sin:sine\|adder_flex_no_carry:mirror_sine\|cla_4:gen_loop\[0\].add4\"" {  } { { "../../../../02_rtl/Wave_gen/adder_flex_no_carry.sv" "gen_loop\[0\].add4" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/adder_flex_no_carry.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4_n wave_sin:sine\|adder_flex_no_carry:mirror_sine\|cla_4_n:add " "Elaborating entity \"cla_4_n\" for hierarchy \"wave_sin:sine\|adder_flex_no_carry:mirror_sine\|cla_4_n:add\"" {  } { { "../../../../02_rtl/Wave_gen/adder_flex_no_carry.sv" "add" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/adder_flex_no_carry.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_flex_no_carry wave_sin:sine\|adder_flex_no_carry:two_compiment " "Elaborating entity \"adder_flex_no_carry\" for hierarchy \"wave_sin:sine\|adder_flex_no_carry:two_compiment\"" {  } { { "../../../../02_rtl/Wave_gen/wave_sin.sv" "two_compiment" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_sin.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram wave_sin:sine\|single_port_ram:sine_rom " "Elaborating entity \"single_port_ram\" for hierarchy \"wave_sin:sine\|single_port_ram:sine_rom\"" {  } { { "../../../../02_rtl/Wave_gen/wave_sin.sv" "sine_rom" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_sin.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574132 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 255 single_port_RAM.sv(16) " "Verilog HDL warning at single_port_RAM.sv(16): number of words (1024) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../../../../02_rtl/Wave_gen/single_port_RAM.sv" "" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/single_port_RAM.sv" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1759126574136 "|wave_gen|wave_sin:sine|single_port_ram:sine_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_triangle wave_triangle:triangle " "Elaborating entity \"wave_triangle\" for hierarchy \"wave_triangle:triangle\"" {  } { { "../../../../02_rtl/Wave_gen/wave_gen.sv" "triangle" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_gen.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_flex_no_carry wave_triangle:triangle\|adder_flex_no_carry:mirror_sawtooth " "Elaborating entity \"adder_flex_no_carry\" for hierarchy \"wave_triangle:triangle\|adder_flex_no_carry:mirror_sawtooth\"" {  } { { "../../../../02_rtl/Wave_gen/wave_triangle.sv" "mirror_sawtooth" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_triangle.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_1 wave_triangle:triangle\|adder_flex_no_carry:mirror_sawtooth\|fa_1:add " "Elaborating entity \"fa_1\" for hierarchy \"wave_triangle:triangle\|adder_flex_no_carry:mirror_sawtooth\|fa_1:add\"" {  } { { "../../../../02_rtl/Wave_gen/adder_flex_no_carry.sv" "add" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/adder_flex_no_carry.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_square wave_square:square " "Elaborating entity \"wave_square\" for hierarchy \"wave_square:square\"" {  } { { "../../../../02_rtl/Wave_gen/wave_gen.sv" "square" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_gen.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_great_than wave_square:square\|compare_great_than:duty_90_t " "Elaborating entity \"compare_great_than\" for hierarchy \"wave_square:square\|compare_great_than:duty_90_t\"" {  } { { "../../../../02_rtl/Wave_gen/wave_square.sv" "duty_90_t" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_square.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_ecg wave_ecg:ecg " "Elaborating entity \"wave_ecg\" for hierarchy \"wave_ecg:ecg\"" {  } { { "../../../../02_rtl/Wave_gen/wave_gen.sv" "ecg" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_gen.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram wave_ecg:ecg\|single_port_ram:ecg_rom " "Elaborating entity \"single_port_ram\" for hierarchy \"wave_ecg:ecg\|single_port_ram:ecg_rom\"" {  } { { "../../../../02_rtl/Wave_gen/wave_ecg.sv" "ecg_rom" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_ecg.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:white_noise " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:white_noise\"" {  } { { "../../../../02_rtl/Wave_gen/wave_gen.sv" "white_noise" { Text "C:/Document_forme/project_tiny/Cource_report/DSP_Lab/LAB1/02_rtl/Wave_gen/wave_gen.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126574192 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759126575686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759126576320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759126576320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "990 " "Implemented 990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759126576443 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759126576443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "925 " "Implemented 925 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759126576443 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1759126576443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759126576443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759126576466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 13:16:16 2025 " "Processing ended: Mon Sep 29 13:16:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759126576466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759126576466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759126576466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759126576466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759126582551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759126582551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 13:16:22 2025 " "Processing started: Mon Sep 29 13:16:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759126582551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1759126582551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp wave_gen -c wave_gen --netlist_type=sgate " "Command: quartus_npp wave_gen -c wave_gen --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1759126582551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1759126582716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759126582760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 13:16:22 2025 " "Processing ended: Mon Sep 29 13:16:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759126582760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759126582760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759126582760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1759126582760 ""}
