{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576825104236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576825104236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 14:58:24 2019 " "Processing started: Fri Dec 20 14:58:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576825104236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576825104236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576825104236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576825105702 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyMatrix.v(31) " "Verilog HDL information at keyMatrix.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576825105882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyMatrix.v(67) " "Verilog HDL information at keyMatrix.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576825105882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/keymatrix/keymatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/keymatrix/keymatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyMatrix " "Found entity 1: keyMatrix" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825105892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825105892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/showall/showall.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/showall/showall.v" { { "Info" "ISGN_ENTITY_NAME" "1 showall " "Found entity 1: showall" {  } { { "../showall/showall.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/showall/showall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825105912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825105912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DigChoose.v(11) " "Verilog HDL information at DigChoose.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576825105942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/digchoose/digchoose.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/digchoose/digchoose.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigChoose " "Found entity 1: DigChoose" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825105952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825105952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/show/show.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/show/show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Found entity 1: show" {  } { { "../show/show.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/show/show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825105962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825105962 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mechine.v(33) " "Verilog HDL information at mechine.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576825105982 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mechine.v(344) " "Verilog HDL syntax warning at mechine.v(344): extra block comment delimiter characters /* within block comment" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 344 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1576825105982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/mechine/mechine.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/mechine/mechine.v" { { "Info" "ISGN_ENTITY_NAME" "1 mechine " "Found entity 1: mechine" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825105992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825105992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/freq/freq_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/freq/freq_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_test " "Found entity 1: freq_test" {  } { { "../freq/freq_test.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/freq/freq_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825106002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825106002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projects/2018011501eda2/chargephone1/freq/freq.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.0sp1/projects/2018011501eda2/chargephone1/freq/freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "../freq/freq.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/freq/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825106022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825106022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825106072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825106072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576825106772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showall showall:inst5 " "Elaborating entity \"showall\" for hierarchy \"showall:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { { 136 912 1096 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825106812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigChoose showall:inst5\|DigChoose:dc " "Elaborating entity \"DigChoose\" for hierarchy \"showall:inst5\|DigChoose:dc\"" {  } { { "../showall/showall.v" "dc" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/showall/showall.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825106822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigChoose.v(24) " "Verilog HDL assignment warning at DigChoose.v(24): truncated value with size 32 to match size of target (4)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106832 "|main|showall:inst5|DigChoose:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigChoose.v(29) " "Verilog HDL assignment warning at DigChoose.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106832 "|main|showall:inst5|DigChoose:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigChoose.v(34) " "Verilog HDL assignment warning at DigChoose.v(34): truncated value with size 32 to match size of target (4)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106832 "|main|showall:inst5|DigChoose:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigChoose.v(39) " "Verilog HDL assignment warning at DigChoose.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106832 "|main|showall:inst5|DigChoose:dc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DigChoose.v(20) " "Verilog HDL Case Statement information at DigChoose.v(20): all case item expressions in this case statement are onehot" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1576825106832 "|main|showall:inst5|DigChoose:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show showall:inst5\|show:sh " "Elaborating entity \"show\" for hierarchy \"showall:inst5\|show:sh\"" {  } { { "../showall/showall.v" "sh" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/showall/showall.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825106832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:inst " "Elaborating entity \"freq\" for hierarchy \"freq:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { { 96 208 360 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825106852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 freq.v(15) " "Verilog HDL assignment warning at freq.v(15): truncated value with size 32 to match size of target (13)" {  } { { "../freq/freq.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/freq/freq.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106872 "|main|freq:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mechine mechine:inst1 " "Elaborating entity \"mechine\" for hierarchy \"mechine:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { { 152 696 888 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825106872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mechine.v(100) " "Verilog HDL assignment warning at mechine.v(100): truncated value with size 32 to match size of target (8)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mechine.v(109) " "Verilog HDL assignment warning at mechine.v(109): truncated value with size 32 to match size of target (8)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mechine.v(117) " "Verilog HDL assignment warning at mechine.v(117): truncated value with size 32 to match size of target (18)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mechine.v(120) " "Verilog HDL assignment warning at mechine.v(120): truncated value with size 32 to match size of target (18)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 mechine.v(135) " "Verilog HDL assignment warning at mechine.v(135): truncated value with size 32 to match size of target (15)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mechine.v(141) " "Verilog HDL assignment warning at mechine.v(141): truncated value with size 32 to match size of target (8)" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825106902 "|main|mechine:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyMatrix keyMatrix:inst7 " "Elaborating entity \"keyMatrix\" for hierarchy \"keyMatrix:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { { 152 480 648 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825107052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyMatrix.v(45) " "Verilog HDL assignment warning at keyMatrix.v(45): truncated value with size 32 to match size of target (2)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107072 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 keyMatrix.v(54) " "Verilog HDL assignment warning at keyMatrix.v(54): truncated value with size 32 to match size of target (14)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107072 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 keyMatrix.v(57) " "Verilog HDL assignment warning at keyMatrix.v(57): truncated value with size 32 to match size of target (14)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107072 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyMatrix.v(80) " "Verilog HDL assignment warning at keyMatrix.v(80): truncated value with size 32 to match size of target (5)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107072 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyMatrix.v(81) " "Verilog HDL assignment warning at keyMatrix.v(81): truncated value with size 32 to match size of target (5)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107082 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyMatrix.v(82) " "Verilog HDL assignment warning at keyMatrix.v(82): truncated value with size 32 to match size of target (5)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107082 "|main|keyMatrix:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyMatrix.v(83) " "Verilog HDL assignment warning at keyMatrix.v(83): truncated value with size 32 to match size of target (5)" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576825107082 "|main|keyMatrix:inst7"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mechine:inst1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mechine:inst1\|Mod0\"" {  } { { "../mechine/mechine.v" "Mod0" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825107892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showall:inst5\|DigChoose:dc\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showall:inst5\|DigChoose:dc\|Mod0\"" {  } { { "../DigChoose/DigChoose.v" "Mod0" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825107892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showall:inst5\|DigChoose:dc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showall:inst5\|DigChoose:dc\|Div0\"" {  } { { "../DigChoose/DigChoose.v" "Div0" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825107892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showall:inst5\|DigChoose:dc\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showall:inst5\|DigChoose:dc\|Mod1\"" {  } { { "../DigChoose/DigChoose.v" "Mod1" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825107892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showall:inst5\|DigChoose:dc\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showall:inst5\|DigChoose:dc\|Div1\"" {  } { { "../DigChoose/DigChoose.v" "Div1" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825107892 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1576825107892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mechine:inst1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mechine:inst1\|lpm_divide:Mod0\"" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825108032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mechine:inst1\|lpm_divide:Mod0 " "Instantiated megafunction \"mechine:inst1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108032 ""}  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576825108032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j6m " "Found entity 1: lpm_divide_j6m" {  } { { "db/lpm_divide_j6m.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/lpm_divide_j6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showall:inst5\|DigChoose:dc\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"showall:inst5\|DigChoose:dc\|lpm_divide:Mod0\"" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825108581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showall:inst5\|DigChoose:dc\|lpm_divide:Mod0 " "Instantiated megafunction \"showall:inst5\|DigChoose:dc\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108581 ""}  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576825108581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showall:inst5\|DigChoose:dc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"showall:inst5\|DigChoose:dc\|lpm_divide:Div0\"" {  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825108782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showall:inst5\|DigChoose:dc\|lpm_divide:Div0 " "Instantiated megafunction \"showall:inst5\|DigChoose:dc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576825108782 ""}  } { { "../DigChoose/DigChoose.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/DigChoose/DigChoose.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576825108782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576825108921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576825108921 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1576825109581 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/output_files/main.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576825111071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576825111661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576825111661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576825111891 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576825111891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "663 " "Implemented 663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576825111891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576825111891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576825112031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 14:58:32 2019 " "Processing ended: Fri Dec 20 14:58:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576825112031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576825112031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576825112031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576825112031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576825113971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576825113971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 14:58:33 2019 " "Processing started: Fri Dec 20 14:58:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576825113971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576825113971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576825113971 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576825114221 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1576825114221 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1576825114221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1576825114471 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576825114501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576825114541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576825114541 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576825114661 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576825115141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576825115141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576825115141 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576825115141 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 1457 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576825115141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576825115141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 1459 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576825115141 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576825115141 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576825115431 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576825115431 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576825115451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 131 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node CLK (placed in PIN 131 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "main.bdf" "" { Schematic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/main.bdf" { { 184 184 352 200 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576825115521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq:inst\|OCLK  " "Automatically promoted node freq:inst\|OCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq:inst\|OCLK~0 " "Destination node freq:inst\|OCLK~0" {  } { { "../freq/freq.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/freq/freq.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq:inst|OCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576825115521 ""}  } { { "../freq/freq.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/freq/freq.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq:inst|OCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576825115521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyMatrix:inst7\|startSet  " "Automatically promoted node keyMatrix:inst7\|startSet " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mechine:inst1\|last_set " "Destination node mechine:inst1\|last_set" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mechine:inst1|last_set } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mechine:inst1\|money\[5\]~2 " "Destination node mechine:inst1\|money\[5\]~2" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mechine:inst1|money[5]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mechine:inst1\|set " "Destination node mechine:inst1\|set" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mechine:inst1|set } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mechine:inst1\|Selector18~0 " "Destination node mechine:inst1\|Selector18~0" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mechine:inst1|Selector18~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 776 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mechine:inst1\|Selector1~0 " "Destination node mechine:inst1\|Selector1~0" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mechine:inst1|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyMatrix:inst7\|startSet~1 " "Destination node keyMatrix:inst7\|startSet~1" {  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyMatrix:inst7|startSet~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 1118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mechine:inst1\|Selector0~0 " "Destination node mechine:inst1\|Selector0~0" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mechine:inst1|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 1119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mechine:inst1\|Selector2~0 " "Destination node mechine:inst1\|Selector2~0" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mechine:inst1|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 1166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mechine:inst1\|timer~3 " "Destination node mechine:inst1\|timer~3" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mechine:inst1|timer~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 1357 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mechine:inst1\|money\[5\]~14 " "Destination node mechine:inst1\|money\[5\]~14" {  } { { "../mechine/mechine.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/mechine/mechine.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mechine:inst1|money[5]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 1410 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576825115521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1576825115521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576825115521 ""}  } { { "../keyMatrix/keyMatrix.v" "" { Text "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/keyMatrix/keyMatrix.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyMatrix:inst7|startSet } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576825115521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576825115691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576825115691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576825115691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576825115691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576825115691 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576825115691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576825115691 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576825115691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576825115721 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1576825115721 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576825115721 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576825115741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576825116101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576825116451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576825116461 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576825117611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576825117611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576825117751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1576825118541 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576825118541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576825119421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1576825119421 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576825119421 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1576825119441 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576825119441 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "15 " "Found 15 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[3\] 0 " "Pin \"dig\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[2\] 0 " "Pin \"dig\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[1\] 0 " "Pin \"dig\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[0\] 0 " "Pin \"dig\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[3\] 0 " "Pin \"R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[2\] 0 " "Pin \"R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[1\] 0 " "Pin \"R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[0\] 0 " "Pin \"R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576825119461 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1576825119461 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576825119671 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576825119711 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576825119871 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576825120011 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1576825120051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/output_files/main.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576825120181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5048 " "Peak virtual memory: 5048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576825120811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 14:58:40 2019 " "Processing ended: Fri Dec 20 14:58:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576825120811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576825120811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576825120811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576825120811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576825122331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576825122331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 14:58:42 2019 " "Processing started: Fri Dec 20 14:58:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576825122331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576825122331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576825122331 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576825123071 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576825123131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576825123801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 14:58:43 2019 " "Processing ended: Fri Dec 20 14:58:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576825123801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576825123801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576825123801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576825123801 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576825124471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576825125481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576825125481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 14:58:44 2019 " "Processing started: Fri Dec 20 14:58:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576825125481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576825125481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576825125481 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1576825125691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576825126051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576825126121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576825126121 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1576825126371 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1576825126371 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq:inst\|OCLK freq:inst\|OCLK " "create_clock -period 1.000 -name freq:inst\|OCLK freq:inst\|OCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyMatrix:inst7\|startSet keyMatrix:inst7\|startSet " "create_clock -period 1.000 -name keyMatrix:inst7\|startSet keyMatrix:inst7\|startSet" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126381 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126381 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1576825126401 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1576825126461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576825126511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.314 " "Worst-case setup slack is -29.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.314      -834.678 freq:inst\|OCLK  " "  -29.314      -834.678 freq:inst\|OCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.592       -60.854 keyMatrix:inst7\|startSet  " "   -5.592       -60.854 keyMatrix:inst7\|startSet " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.812       -29.698 CLK  " "   -2.812       -29.698 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576825126551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.577 " "Worst-case hold slack is -2.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577        -2.577 CLK  " "   -2.577        -2.577 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.097        -3.079 freq:inst\|OCLK  " "   -2.097        -3.079 freq:inst\|OCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988         0.000 keyMatrix:inst7\|startSet  " "    0.988         0.000 keyMatrix:inst7\|startSet " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576825126571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576825126591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576825126601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -22.717 CLK  " "   -1.941       -22.717 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -154.336 freq:inst\|OCLK  " "   -0.742      -154.336 freq:inst\|OCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -19.292 keyMatrix:inst7\|startSet  " "   -0.742       -19.292 keyMatrix:inst7\|startSet " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825126621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576825126621 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1576825127281 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1576825127291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576825127381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.436 " "Worst-case setup slack is -8.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.436      -200.847 freq:inst\|OCLK  " "   -8.436      -200.847 freq:inst\|OCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009        -9.724 keyMatrix:inst7\|startSet  " "   -1.009        -9.724 keyMatrix:inst7\|startSet " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249        -1.428 CLK  " "   -0.249        -1.428 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576825127421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.384 " "Worst-case hold slack is -1.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.384        -1.384 CLK  " "   -1.384        -1.384 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057        -6.063 freq:inst\|OCLK  " "   -1.057        -6.063 freq:inst\|OCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305         0.000 keyMatrix:inst7\|startSet  " "    0.305         0.000 keyMatrix:inst7\|startSet " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576825127451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576825127491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576825127501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -15.380 CLK  " "   -1.380       -15.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -104.000 freq:inst\|OCLK  " "   -0.500      -104.000 freq:inst\|OCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -13.000 keyMatrix:inst7\|startSet  " "   -0.500       -13.000 keyMatrix:inst7\|startSet " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576825127551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576825127551 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1576825127971 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576825128091 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576825128091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576825128301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 14:58:48 2019 " "Processing ended: Fri Dec 20 14:58:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576825128301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576825128301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576825128301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576825128301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576825129861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576825129861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 14:58:49 2019 " "Processing started: Fri Dec 20 14:58:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576825129861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576825129861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576825129861 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "main.vo\", \"main_fast.vo main_v.sdo main_v_fast.sdo C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/simulation/modelsim/ simulation " "Generated files \"main.vo\", \"main_fast.vo\", \"main_v.sdo\" and \"main_v_fast.sdo\" in directory \"C:/altera/13.0sp1/projects/2018011501eda2/ChargePhone1/main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1576825130981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576825131031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 14:58:51 2019 " "Processing ended: Fri Dec 20 14:58:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576825131031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576825131031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576825131031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576825131031 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576825131711 ""}
