// Seed: 1397687055
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    output wand id_7,
    output supply0 id_8,
    output supply1 id_9
);
  supply0 id_11 = id_5;
  id_12 :
  assert property (@(negedge 1) id_1)
  else;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7,
    input uwire id_8
    , id_16,
    input tri id_9,
    input tri1 id_10,
    output logic id_11,
    input wand id_12,
    input supply1 id_13,
    input tri0 id_14
);
  assign id_11 = 1;
  always #1 id_11 <= 1;
  always id_11 = #id_17 1'h0;
  tri1 id_18 = id_10;
  for (id_19 = 1; id_16; id_19 = id_6) begin
    assign id_1 = 1;
  end
  module_0(
      id_2, id_10, id_6, id_18, id_0, id_3, id_4, id_16, id_2, id_2
  );
endmodule
