// Seed: 1236044016
module module_0;
  id_1(
      .id_0(id_2), .id_1('b0), .id_2(id_3), .id_3(id_3), .id_4(1)
  );
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7 = id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    input wor id_8,
    output wire id_9,
    input logic id_10,
    input tri1 id_11,
    input uwire id_12,
    inout wand id_13,
    input tri1 id_14,
    input wand id_15,
    input wor id_16,
    input tri1 id_17,
    output logic id_18,
    output tri1 id_19,
    input supply0 id_20,
    input tri0 id_21,
    input supply0 id_22,
    input uwire id_23,
    input wire id_24,
    output tri1 id_25
);
  initial begin
    id_9 = id_16;
    id_18 <= id_10;
  end
  module_0();
endmodule
