#define SW_INCR 0x0000
#define L1I_CACHE_REFILL 0x0001
#define L1I_TLB_REFILL 0x0002
#define L1D_CACHE_REFILL 0x0003
#define L1D_CACHE 0x0004
#define L1D_TLB_REFILL 0x0005
#define LD_RETIRED 0x0006
#define ST_RETIRED 0x0007
#define INST_RETIRED 0x0008
#define EXC_TAKEN 0x0009
#define EXC_RETURN 0x000A
#define CID_WRITE_RETIRED 0x000B
#define PC_WRITE_RETIRED 0x000C
#define BR_IMMED_RETIRED 0x000D
#define BR_RETURN_RETIRED 0x000E
#define UNALIGNED_LDST_RETIRED 0x000F
#define BR_MIS_PRED 0x0010
#define CPU_CYCLES 0x0011
#define BR_PRED 0x0012
#define MEM_ACCESS 0x0013
#define L1I_CACHE 0x0014
#define L1D_CACHE_WB 0x0015
#define L2D_CACHE 0x0016
#define L2D_CACHE_REFILL 0x0017
#define L2D_CACHE_WB 0x0018
#define BUS_ACCESS 0x0019
#define MEMORY_ERROR 0x001A
#define INST_SPEC 0x001B
#define TTBR_WRITE_RETIRED 0x001C
#define BUS_CYCLES 0x001D
#define CHAIN 0x001E
#define L1D_CACHE_ALLOCATE 0x001F
#define L2D_CACHE_ALLOCATE 0x0020
#define BR_RETIRED 0x0021
#define BR_MIS_PRED_RETIRED 0x0022
#define STALL_FRONTEND 0x0023
#define STALL_BACKEND 0x0024
#define L1D_TLB 0x0025
#define L1I_TLB 0x0026
#define L2I_CACHE 0x0027
#define L2I_CACHE_REFILL 0x0028
#define L3D_CACHE_ALLOCATE 0x0029
#define L3D_CACHE_REFILL 0x002A
#define L3D_CACHE 0x002B
#define L3D_CACHE_WB 0x002C
#define L2D_TLB_REFILL 0x002D
#define L2I_TLB_REFILL 0x002E
#define L2D_TLB 0x002F
#define L2I_TLB 0x0030
#define REMOTE_ACCESS 0x0031
#define LL_CACHE 0x0032
#define LL_CACHE_MISS 0x0033
#define DTLB_WALK 0x0034
#define ITLB_WALK 0x0035
#define LL_CACHE_RD 0x0036
#define LL_CACHE_MISS_RD 0x0037
#define REMOTE_ACCESS_RD 0x0038
