// Seed: 4153641775
module module_0;
  reg id_1 = 1'b0;
  if (id_1) begin : LABEL_0
    reg id_2 = (1) ? id_1 : 1;
  end else assign id_1 = 1;
  always begin : LABEL_0
    if (id_1)
      @(negedge 1 or posedge &id_1 * 1 == id_1) begin : LABEL_0
        id_1 <= id_1;
      end
  end
  assign module_1.id_2 = 0;
  assign id_1 = id_1;
  wand id_3;
  wire id_4;
  generate
    assign id_3 = 1;
  endgenerate
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wand id_2,
    output wand id_3,
    input wire id_4
);
  wire id_6;
  assign id_3 = id_0;
  module_0 modCall_1 ();
endmodule
