Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov  6 03:46:27 2020
| Host         : DESKTOP-QSFIJ7U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: autotest/slowclock/M_ctr_q_reg[28]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.477        0.000                      0                   61        0.247        0.000                      0                   61        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.477        0.000                      0                   61        0.247        0.000                      0                   61        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 2.037ns (80.914%)  route 0.480ns (19.086%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.146    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.083    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.757 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.664 r  autotest/slowclock/M_ctr_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.664    autotest/slowclock/M_ctr_q_reg[28]_i_1_n_7
    SLICE_X39Y18         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.840    autotest/slowclock/CLK
    SLICE_X39Y18         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[28]/C
                         clock pessimism              0.274    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)        0.062    15.141    autotest/slowclock/M_ctr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.146    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.083    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.757 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.661 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.661    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.842    autotest/slowclock/CLK
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[25]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.062    15.143    autotest/slowclock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.146    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.083    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.757 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.640 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.640    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_4
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.842    autotest/slowclock/CLK
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[27]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.062    15.143    autotest/slowclock/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.146    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.083    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.757 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.566 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.566    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.842    autotest/slowclock/CLK
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[26]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.062    15.143    autotest/slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.518ns (26.916%)  route 1.406ns (73.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.144    reset_cond/CLK
    SLICE_X38Y13         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDSE (Prop_fdse_C_Q)         0.518     5.662 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=38, routed)          1.406     7.069    autotest/slowclock/Q[0]
    SLICE_X39Y18         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.840    autotest/slowclock/CLK
    SLICE_X39Y18         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[28]/C
                         clock pessimism              0.274    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X39Y18         FDRE (Setup_fdre_C_R)       -0.429    14.650    autotest/slowclock/M_ctr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.146    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.083    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.757 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.550 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.550    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.842    autotest/slowclock/CLK
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[24]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.062    15.143    autotest/slowclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.146    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.083    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.757 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.547 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.547    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.843    autotest/slowclock/CLK
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[21]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X39Y16         FDRE (Setup_fdre_C_D)        0.062    15.144    autotest/slowclock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.146    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.083    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.757 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.526    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.843    autotest/slowclock/CLK
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[23]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X39Y16         FDRE (Setup_fdre_C_D)        0.062    15.144    autotest/slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.146    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.083    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.757 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.452 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.452    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.843    autotest/slowclock/CLK
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[22]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X39Y16         FDRE (Setup_fdre_C_D)        0.062    15.144    autotest/slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 autotest/slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562     5.146    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  autotest/slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.083    autotest/slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.757 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.436 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.436    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.843    autotest/slowclock/CLK
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[20]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X39Y16         FDRE (Setup_fdre_C_D)        0.062    15.144    autotest/slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  7.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.505    reset_cond/CLK
    SLICE_X37Y10         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.822    reset_cond/M_stage_d[2]
    SLICE_X37Y10         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     2.020    reset_cond/CLK
    SLICE_X37Y10         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X37Y10         FDSE (Hold_fdse_C_D)         0.070     1.575    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.503    autotest/slowclock/CLK
    SLICE_X39Y13         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  autotest/slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.752    autotest/slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  autotest/slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    autotest/slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X39Y13         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     2.017    autotest/slowclock/CLK
    SLICE_X39Y13         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.105     1.608    autotest/slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.503    autotest/slowclock/CLK
    SLICE_X39Y14         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  autotest/slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.752    autotest/slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  autotest/slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    autotest/slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X39Y14         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     2.017    autotest/slowclock/CLK
    SLICE_X39Y14         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.105     1.608    autotest/slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.505    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  autotest/slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.754    autotest/slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  autotest/slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    autotest/slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     2.020    autotest/slowclock/CLK
    SLICE_X39Y11         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.105     1.610    autotest/slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.503    autotest/slowclock/CLK
    SLICE_X39Y15         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  autotest/slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.752    autotest/slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  autotest/slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    autotest/slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X39Y15         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     2.016    autotest/slowclock/CLK
    SLICE_X39Y15         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X39Y15         FDRE (Hold_fdre_C_D)         0.105     1.608    autotest/slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.502    autotest/slowclock/CLK
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  autotest/slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.751    autotest/slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     2.015    autotest/slowclock/CLK
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X39Y16         FDRE (Hold_fdre_C_D)         0.105     1.607    autotest/slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.501    autotest/slowclock/CLK
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  autotest/slowclock/M_ctr_q_reg[27]/Q
                         net (fo=1, routed)           0.108     1.750    autotest/slowclock/M_ctr_q_reg_n_0_[27]
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  autotest/slowclock/M_ctr_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    autotest/slowclock/M_ctr_q_reg[24]_i_1_n_4
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     2.014    autotest/slowclock/CLK
    SLICE_X39Y17         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[27]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.105     1.606    autotest/slowclock/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.504    autotest/slowclock/CLK
    SLICE_X39Y12         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  autotest/slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.753    autotest/slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X39Y12         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     2.018    autotest/slowclock/CLK
    SLICE_X39Y12         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.105     1.609    autotest/slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.502    autotest/slowclock/CLK
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  autotest/slowclock/M_ctr_q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.748    autotest/slowclock/M_ctr_q_reg_n_0_[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.863 r  autotest/slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.863    autotest/slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     2.015    autotest/slowclock/CLK
    SLICE_X39Y16         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X39Y16         FDRE (Hold_fdre_C_D)         0.105     1.607    autotest/slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 autotest/slowclock/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest/slowclock/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.504    autotest/slowclock/CLK
    SLICE_X39Y12         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  autotest/slowclock/M_ctr_q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.750    autotest/slowclock/M_ctr_q_reg_n_0_[4]
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.865 r  autotest/slowclock/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.865    autotest/slowclock/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X39Y12         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     2.018    autotest/slowclock/CLK
    SLICE_X39Y12         FDRE                                         r  autotest/slowclock/M_ctr_q_reg[4]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.105     1.609    autotest/slowclock/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y13   autotest/slowclock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y13   autotest/slowclock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y15   autotest/slowclock/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y15   autotest/slowclock/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y15   autotest/slowclock/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y18   autotest/slowclock/M_ctr_q_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   autotest/slowclock/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   autotest/slowclock/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y15   autotest/slowclock/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y15   autotest/slowclock/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y15   autotest/slowclock/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   autotest/slowclock/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   autotest/slowclock/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y14   autotest/slowclock/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y15   autotest/slowclock/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y15   autotest/slowclock/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y15   autotest/slowclock/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y15   autotest/slowclock/M_ctr_q_reg[19]/C



