# Reading E:/Download/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do keyboard_scan_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Download/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/intelProjects/keyboard_scan {E:/intelProjects/keyboard_scan/keyboard_scan.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:38 on Dec 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/keyboard_scan" E:/intelProjects/keyboard_scan/keyboard_scan.v 
# -- Compiling module keyboard_scan
# 
# Top level modules:
# 	keyboard_scan
# End time: 16:34:38 on Dec 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelProjects/keyboard_scan {E:/intelProjects/keyboard_scan/time_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:38 on Dec 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/keyboard_scan" E:/intelProjects/keyboard_scan/time_divider.v 
# -- Compiling module time_divider
# 
# Top level modules:
# 	time_divider
# End time: 16:34:38 on Dec 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/intelProjects/keyboard_scan/simulation/modelsim {E:/intelProjects/keyboard_scan/simulation/modelsim/keyboard_scan.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:38 on Dec 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/keyboard_scan/simulation/modelsim" E:/intelProjects/keyboard_scan/simulation/modelsim/keyboard_scan.vt 
# -- Compiling module keyboard_scan_vlg_tst
# 
# Top level modules:
# 	keyboard_scan_vlg_tst
# End time: 16:34:39 on Dec 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  keyboard_scan_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" keyboard_scan_vlg_tst 
# Start time: 16:34:39 on Dec 26,2018
# Loading work.keyboard_scan_vlg_tst
# Loading work.keyboard_scan
# Loading work.time_divider
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Note: $stop    : E:/intelProjects/keyboard_scan/simulation/modelsim/keyboard_scan.vt(76)
#    Time: 1739 ps  Iteration: 0  Instance: /keyboard_scan_vlg_tst
# Break in Module keyboard_scan_vlg_tst at E:/intelProjects/keyboard_scan/simulation/modelsim/keyboard_scan.vt line 76
# End time: 16:38:44 on Dec 26,2018, Elapsed time: 0:04:05
# Errors: 0, Warnings: 0
