
*** Running vivado
    with args -log design_3_private_key_RSA_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_private_key_RSA_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 18 00:36:30 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_3_private_key_RSA_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 554.895 ; gain = 241.480
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.cache/ip 
Command: synth_design -top design_3_private_key_RSA_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1438.762 ; gain = 448.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_3_private_key_RSA_0_0' [c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_3/ip/design_3_private_key_RSA_0_0/synth/design_3_private_key_RSA_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'private_key_RSA' [C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/new/private_key_RSA.vhd:20]
WARNING: [Synth 8-614] signal 'found' is read in the process but is not in the sensitivity list [C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/new/private_key_RSA.vhd:27]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/new/private_key_RSA.vhd:27]
WARNING: [Synth 8-614] signal 'public_key' is read in the process but is not in the sensitivity list [C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/new/private_key_RSA.vhd:27]
WARNING: [Synth 8-614] signal 'mul_m' is read in the process but is not in the sensitivity list [C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/new/private_key_RSA.vhd:27]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/new/private_key_RSA.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'private_key_RSA' (0#1) [C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/new/private_key_RSA.vhd:20]
INFO: [Synth 8-6155] done synthesizing module 'design_3_private_key_RSA_0_0' (0#1) [c:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.gen/sources_1/bd/design_3/ip/design_3_private_key_RSA_0_0/synth/design_3_private_key_RSA_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1551.820 ; gain = 561.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1551.820 ; gain = 561.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1551.820 ; gain = 561.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1551.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1629.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1630.301 ; gain = 0.434
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'acc3_reg' [C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.srcs/sources_1/new/private_key_RSA.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	              32x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP n_reg, operation Mode is: (A*B)'.
DSP Report: register n_reg is absorbed into DSP n_reg.
DSP Report: operator n0 is absorbed into DSP n_reg.
DSP Report: Generating DSP mul_m, operation Mode is: A*B.
DSP Report: operator mul_m is absorbed into DSP mul_m.
DSP Report: Generating DSP acc31, operation Mode is: A*B.
DSP Report: operator acc31 is absorbed into DSP acc31.
DSP Report: operator acc31 is absorbed into DSP acc31.
DSP Report: Generating DSP acc31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc31 is absorbed into DSP acc31.
DSP Report: operator acc31 is absorbed into DSP acc31.
DSP Report: Generating DSP acc31, operation Mode is: A*B.
DSP Report: operator acc31 is absorbed into DSP acc31.
DSP Report: operator acc31 is absorbed into DSP acc31.
DSP Report: Generating DSP acc31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc31 is absorbed into DSP acc31.
DSP Report: operator acc31 is absorbed into DSP acc31.
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \inst/acc3_reg[0]  is always disabled
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[31]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[30]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[29]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[28]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[27]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[26]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[25]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[24]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[23]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[22]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[21]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[20]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[19]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[18]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[17]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[16]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[15]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[14]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[13]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[12]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[11]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[10]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[9]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[8]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[7]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[6]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[5]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[4]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[3]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[2]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[1]) is unused and will be removed from module design_3_private_key_RSA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/acc3_reg[0]) is unused and will be removed from module design_3_private_key_RSA_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
 Sort Area is  acc31_2 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  acc31_2 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  acc31_5 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  acc31_5 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  n_reg_0 : 0 0 : 1978 1978 : Used 1 time 0
 Sort Area is  mul_m_8 : 0 0 : 1946 1946 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|private_key_RSA | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|private_key_RSA | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|private_key_RSA | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|private_key_RSA | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|private_key_RSA | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|private_key_RSA | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:49 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:49 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:49 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:49 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:49 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:49 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|private_key_RSA | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:49 . Memory (MB): peak = 1630.301 ; gain = 640.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1630.301 ; gain = 561.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:49 . Memory (MB): peak = 1630.301 ; gain = 640.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1630.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1630.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ae773c7b
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:02:18 . Memory (MB): peak = 1630.301 ; gain = 1061.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miruna/Documents/POLI/an3/SSC/proiectCraciun/projectCraciun/projectCraciun.runs/design_3_private_key_RSA_0_0_synth_1/design_3_private_key_RSA_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_3_private_key_RSA_0_0_utilization_synth.rpt -pb design_3_private_key_RSA_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 00:39:32 2024...
