<stg><name>sort_C_Pipeline_loop_diff_window_loop_diff_pe</name>


<trans_list>

<trans id="470" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_7_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_6_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_5_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_4_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_3_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_2_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_1_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_0_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_7_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_6_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_5_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_4_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_3_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_2_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_1_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_0_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:17 %zext_ln143_1_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="zext_ln143_1_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i34 0, i34 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i34 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
:1 %icmp_ln148 = icmp_eq  i34 %indvar_flatten_load, i34 %zext_ln143_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:2 %add_ln148 = add i34 %indvar_flatten_load, i34 1

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln148 = br i1 %icmp_ln148, void %.split18, void %._crit_edge.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0">
<![CDATA[
V.i.i18263.exit._crit_edge.7:0 %store_ln148 = store i34 %add_ln148, i34 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
V.i.i18263.exit._crit_edge.7:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split18:3 %fifoMatrixCIdx_i_0_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_0_V

]]></Node>
<StgValue><ssdm name="fifoMatrixCIdx_i_0_V_read"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:4 %fifoCalcMatrixC_i_0_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_0_V

]]></Node>
<StgValue><ssdm name="fifoCalcMatrixC_i_0_V_read"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.split18:5 %bitcast_ln145 = bitcast i32 %fifoCalcMatrixC_i_0_V_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
.split18:6 %d = fpext i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split18:47 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_0_V_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split18:48 %br_ln158 = br i1 %tmp_11, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0, void %V.i.i18263.case.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:0 %zext_ln573 = zext i16 %fifoMatrixCIdx_i_0_V_read

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:1 %matrixC_buffer_V_0_addr = getelementptr i32 %matrixC_buffer_V_0, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i.i18263.case.1.1_ifconv:0 %fifoMatrixCIdx_i_1_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_1_V

]]></Node>
<StgValue><ssdm name="fifoMatrixCIdx_i_1_V_read"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:1 %fifoCalcMatrixC_i_1_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_1_V

]]></Node>
<StgValue><ssdm name="fifoCalcMatrixC_i_1_V_read"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:2 %bitcast_ln145_1 = bitcast i32 %fifoCalcMatrixC_i_1_V_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:3 %d_1 = fpext i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:44 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_1_V_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i18263.case.1.1_ifconv:45 %br_ln158 = br i1 %tmp_15, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1, void %V.i.i18263.case.2.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:0 %zext_ln573_1 = zext i16 %fifoMatrixCIdx_i_1_V_read

]]></Node>
<StgValue><ssdm name="zext_ln573_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:1 %matrixC_buffer_V_1_addr = getelementptr i32 %matrixC_buffer_V_1, i64 0, i64 %zext_ln573_1

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i.i18263.case.2.2_ifconv:0 %fifoMatrixCIdx_i_2_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_2_V

]]></Node>
<StgValue><ssdm name="fifoMatrixCIdx_i_2_V_read"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:1 %fifoCalcMatrixC_i_2_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_2_V

]]></Node>
<StgValue><ssdm name="fifoCalcMatrixC_i_2_V_read"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:2 %bitcast_ln145_2 = bitcast i32 %fifoCalcMatrixC_i_2_V_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:3 %d_2 = fpext i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:44 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_2_V_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i18263.case.2.2_ifconv:45 %br_ln158 = br i1 %tmp_19, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2, void %V.i.i18263.case.3.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:0 %zext_ln573_2 = zext i16 %fifoMatrixCIdx_i_2_V_read

]]></Node>
<StgValue><ssdm name="zext_ln573_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:1 %matrixC_buffer_V_2_addr = getelementptr i32 %matrixC_buffer_V_2, i64 0, i64 %zext_ln573_2

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i.i18263.case.3.3_ifconv:0 %fifoMatrixCIdx_i_3_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_3_V

]]></Node>
<StgValue><ssdm name="fifoMatrixCIdx_i_3_V_read"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:1 %fifoCalcMatrixC_i_3_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_3_V

]]></Node>
<StgValue><ssdm name="fifoCalcMatrixC_i_3_V_read"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:2 %bitcast_ln145_3 = bitcast i32 %fifoCalcMatrixC_i_3_V_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:3 %d_3 = fpext i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:44 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_3_V_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i18263.case.3.3_ifconv:45 %br_ln158 = br i1 %tmp_23, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3, void %V.i.i18263.case.4.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:0 %zext_ln573_3 = zext i16 %fifoMatrixCIdx_i_3_V_read

]]></Node>
<StgValue><ssdm name="zext_ln573_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:1 %matrixC_buffer_V_3_addr = getelementptr i32 %matrixC_buffer_V_3, i64 0, i64 %zext_ln573_3

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_3_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
.split18:6 %d = fpext i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
.split18:7 %bitcast_ln709 = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="bitcast_ln709"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="63" op_0_bw="64">
<![CDATA[
.split18:8 %trunc_ln566 = trunc i64 %bitcast_ln709

]]></Node>
<StgValue><ssdm name="trunc_ln566"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split18:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split18:10 %p_Result_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="11">
<![CDATA[
.split18:11 %zext_ln494 = zext i11 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln494"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="52" op_0_bw="64">
<![CDATA[
.split18:12 %trunc_ln574 = trunc i64 %bitcast_ln709

]]></Node>
<StgValue><ssdm name="trunc_ln574"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split18:13 %tmp_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="54" op_0_bw="53">
<![CDATA[
.split18:14 %zext_ln578 = zext i53 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split18:15 %sub_ln494 = sub i54 0, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="sub_ln494"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split18:16 %select_ln579 = select i1 %tmp, i54 %sub_ln494, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="select_ln579"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split18:17 %icmp_ln580 = icmp_eq  i63 %trunc_ln566, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split18:18 %sub_ln584 = sub i12 1075, i12 %zext_ln494

]]></Node>
<StgValue><ssdm name="sub_ln584"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split18:19 %icmp_ln590 = icmp_sgt  i12 %sub_ln584, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split18:20 %add_ln590 = add i12 %sub_ln584, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln590"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split18:21 %sub_ln590 = sub i12 16, i12 %sub_ln584

]]></Node>
<StgValue><ssdm name="sub_ln590"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split18:22 %select_ln590 = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590

]]></Node>
<StgValue><ssdm name="select_ln590"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="12">
<![CDATA[
.split18:23 %sext_ln591 = sext i12 %select_ln590

]]></Node>
<StgValue><ssdm name="sext_ln591"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split18:24 %icmp_ln591 = icmp_eq  i12 %sub_ln584, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="54">
<![CDATA[
.split18:25 %trunc_ln592 = trunc i54 %select_ln579

]]></Node>
<StgValue><ssdm name="trunc_ln592"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split18:26 %icmp_ln594 = icmp_ult  i12 %select_ln590, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split18:27 %tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split18:28 %icmp_ln612 = icmp_eq  i7 %tmp_9, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:29 %shl_ln613 = shl i32 %trunc_ln592, i32 %sext_ln591

]]></Node>
<StgValue><ssdm name="shl_ln613"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split18:30 %select_ln612 = select i1 %icmp_ln612, i32 %shl_ln613, i32 0

]]></Node>
<StgValue><ssdm name="select_ln612"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split18:34 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_0_V_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split18:35 %select_ln597 = select i1 %tmp_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln597"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:36 %xor_ln580 = xor i1 %icmp_ln580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:37 %and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580

]]></Node>
<StgValue><ssdm name="and_ln591"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split18:38 %select_ln591 = select i1 %and_ln591, i32 %trunc_ln592, i32 %select_ln597

]]></Node>
<StgValue><ssdm name="select_ln591"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:39 %or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591

]]></Node>
<StgValue><ssdm name="or_ln591"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:40 %or_ln590 = or i1 %or_ln591, i1 %icmp_ln590

]]></Node>
<StgValue><ssdm name="or_ln590"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split18:41 %select_ln590_8 = select i1 %or_ln590, i32 %select_ln591, i32 %select_ln612

]]></Node>
<StgValue><ssdm name="select_ln590_8"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:2 %matrixC_buffer_V_0_load = load i3 %matrixC_buffer_V_0_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_0_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:3 %d_1 = fpext i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
V.i.i18263.case.1.1_ifconv:4 %bitcast_ln709_1 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="bitcast_ln709_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="64">
<![CDATA[
V.i.i18263.case.1.1_ifconv:5 %trunc_ln566_1 = trunc i64 %bitcast_ln709_1

]]></Node>
<StgValue><ssdm name="trunc_ln566_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:6 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:7 %p_Result_4_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="11">
<![CDATA[
V.i.i18263.case.1.1_ifconv:8 %zext_ln494_1 = zext i11 %p_Result_4_1

]]></Node>
<StgValue><ssdm name="zext_ln494_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="52" op_0_bw="64">
<![CDATA[
V.i.i18263.case.1.1_ifconv:9 %trunc_ln574_1 = trunc i64 %bitcast_ln709_1

]]></Node>
<StgValue><ssdm name="trunc_ln574_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
V.i.i18263.case.1.1_ifconv:10 %tmp_2 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="54" op_0_bw="53">
<![CDATA[
V.i.i18263.case.1.1_ifconv:11 %zext_ln578_1 = zext i53 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln578_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.1.1_ifconv:12 %sub_ln494_1 = sub i54 0, i54 %zext_ln578_1

]]></Node>
<StgValue><ssdm name="sub_ln494_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
V.i.i18263.case.1.1_ifconv:13 %select_ln579_1 = select i1 %tmp_12, i54 %sub_ln494_1, i54 %zext_ln578_1

]]></Node>
<StgValue><ssdm name="select_ln579_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
V.i.i18263.case.1.1_ifconv:14 %icmp_ln580_1 = icmp_eq  i63 %trunc_ln566_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.1.1_ifconv:15 %sub_ln584_1 = sub i12 1075, i12 %zext_ln494_1

]]></Node>
<StgValue><ssdm name="sub_ln584_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.1.1_ifconv:16 %icmp_ln590_1 = icmp_sgt  i12 %sub_ln584_1, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln590_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.1.1_ifconv:17 %add_ln590_1 = add i12 %sub_ln584_1, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln590_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.1.1_ifconv:18 %sub_ln590_1 = sub i12 16, i12 %sub_ln584_1

]]></Node>
<StgValue><ssdm name="sub_ln590_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
V.i.i18263.case.1.1_ifconv:19 %select_ln590_1 = select i1 %icmp_ln590_1, i12 %add_ln590_1, i12 %sub_ln590_1

]]></Node>
<StgValue><ssdm name="select_ln590_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="12">
<![CDATA[
V.i.i18263.case.1.1_ifconv:20 %sext_ln591_1 = sext i12 %select_ln590_1

]]></Node>
<StgValue><ssdm name="sext_ln591_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.1.1_ifconv:21 %icmp_ln591_1 = icmp_eq  i12 %sub_ln584_1, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln591_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.1.1_ifconv:22 %trunc_ln592_1 = trunc i54 %select_ln579_1

]]></Node>
<StgValue><ssdm name="trunc_ln592_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.1.1_ifconv:23 %icmp_ln594_1 = icmp_ult  i12 %select_ln590_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:24 %tmp_13 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_1, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
V.i.i18263.case.1.1_ifconv:25 %icmp_ln612_1 = icmp_eq  i7 %tmp_13, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln612_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:26 %shl_ln613_1 = shl i32 %trunc_ln592_1, i32 %sext_ln591_1

]]></Node>
<StgValue><ssdm name="shl_ln613_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:27 %select_ln612_1 = select i1 %icmp_ln612_1, i32 %shl_ln613_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln612_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:31 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_1_V_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:32 %select_ln597_1 = select i1 %tmp_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln597_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.1.1_ifconv:33 %xor_ln580_1 = xor i1 %icmp_ln580_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.1.1_ifconv:34 %and_ln591_1 = and i1 %icmp_ln591_1, i1 %xor_ln580_1

]]></Node>
<StgValue><ssdm name="and_ln591_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:35 %select_ln591_1 = select i1 %and_ln591_1, i32 %trunc_ln592_1, i32 %select_ln597_1

]]></Node>
<StgValue><ssdm name="select_ln591_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.1.1_ifconv:36 %or_ln591_1 = or i1 %icmp_ln580_1, i1 %icmp_ln591_1

]]></Node>
<StgValue><ssdm name="or_ln591_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.1.1_ifconv:37 %or_ln590_1 = or i1 %or_ln591_1, i1 %icmp_ln590_1

]]></Node>
<StgValue><ssdm name="or_ln590_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:38 %select_ln590_9 = select i1 %or_ln590_1, i32 %select_ln591_1, i32 %select_ln612_1

]]></Node>
<StgValue><ssdm name="select_ln590_9"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:2 %matrixC_buffer_V_1_load = load i3 %matrixC_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_1_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:3 %d_2 = fpext i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64">
<![CDATA[
V.i.i18263.case.2.2_ifconv:4 %bitcast_ln709_2 = bitcast i64 %d_2

]]></Node>
<StgValue><ssdm name="bitcast_ln709_2"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="63" op_0_bw="64">
<![CDATA[
V.i.i18263.case.2.2_ifconv:5 %trunc_ln566_2 = trunc i64 %bitcast_ln709_2

]]></Node>
<StgValue><ssdm name="trunc_ln566_2"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:6 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:7 %p_Result_4_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_2"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="11">
<![CDATA[
V.i.i18263.case.2.2_ifconv:8 %zext_ln494_2 = zext i11 %p_Result_4_2

]]></Node>
<StgValue><ssdm name="zext_ln494_2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="52" op_0_bw="64">
<![CDATA[
V.i.i18263.case.2.2_ifconv:9 %trunc_ln574_2 = trunc i64 %bitcast_ln709_2

]]></Node>
<StgValue><ssdm name="trunc_ln574_2"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
V.i.i18263.case.2.2_ifconv:10 %tmp_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="54" op_0_bw="53">
<![CDATA[
V.i.i18263.case.2.2_ifconv:11 %zext_ln578_2 = zext i53 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln578_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.2.2_ifconv:12 %sub_ln494_2 = sub i54 0, i54 %zext_ln578_2

]]></Node>
<StgValue><ssdm name="sub_ln494_2"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
V.i.i18263.case.2.2_ifconv:13 %select_ln579_2 = select i1 %tmp_16, i54 %sub_ln494_2, i54 %zext_ln578_2

]]></Node>
<StgValue><ssdm name="select_ln579_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
V.i.i18263.case.2.2_ifconv:14 %icmp_ln580_2 = icmp_eq  i63 %trunc_ln566_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_2"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.2.2_ifconv:15 %sub_ln584_2 = sub i12 1075, i12 %zext_ln494_2

]]></Node>
<StgValue><ssdm name="sub_ln584_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.2.2_ifconv:16 %icmp_ln590_2 = icmp_sgt  i12 %sub_ln584_2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln590_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.2.2_ifconv:17 %add_ln590_2 = add i12 %sub_ln584_2, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln590_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.2.2_ifconv:18 %sub_ln590_2 = sub i12 16, i12 %sub_ln584_2

]]></Node>
<StgValue><ssdm name="sub_ln590_2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
V.i.i18263.case.2.2_ifconv:19 %select_ln590_2 = select i1 %icmp_ln590_2, i12 %add_ln590_2, i12 %sub_ln590_2

]]></Node>
<StgValue><ssdm name="select_ln590_2"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="12">
<![CDATA[
V.i.i18263.case.2.2_ifconv:20 %sext_ln591_2 = sext i12 %select_ln590_2

]]></Node>
<StgValue><ssdm name="sext_ln591_2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.2.2_ifconv:21 %icmp_ln591_2 = icmp_eq  i12 %sub_ln584_2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln591_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.2.2_ifconv:22 %trunc_ln592_2 = trunc i54 %select_ln579_2

]]></Node>
<StgValue><ssdm name="trunc_ln592_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.2.2_ifconv:23 %icmp_ln594_2 = icmp_ult  i12 %select_ln590_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_2"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:24 %tmp_17 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_2, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
V.i.i18263.case.2.2_ifconv:25 %icmp_ln612_2 = icmp_eq  i7 %tmp_17, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln612_2"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:26 %shl_ln613_2 = shl i32 %trunc_ln592_2, i32 %sext_ln591_2

]]></Node>
<StgValue><ssdm name="shl_ln613_2"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:27 %select_ln612_2 = select i1 %icmp_ln612_2, i32 %shl_ln613_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln612_2"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:31 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_2_V_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:32 %select_ln597_2 = select i1 %tmp_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln597_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.2.2_ifconv:33 %xor_ln580_2 = xor i1 %icmp_ln580_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_2"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.2.2_ifconv:34 %and_ln591_2 = and i1 %icmp_ln591_2, i1 %xor_ln580_2

]]></Node>
<StgValue><ssdm name="and_ln591_2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:35 %select_ln591_2 = select i1 %and_ln591_2, i32 %trunc_ln592_2, i32 %select_ln597_2

]]></Node>
<StgValue><ssdm name="select_ln591_2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.2.2_ifconv:36 %or_ln591_2 = or i1 %icmp_ln580_2, i1 %icmp_ln591_2

]]></Node>
<StgValue><ssdm name="or_ln591_2"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.2.2_ifconv:37 %or_ln590_2 = or i1 %or_ln591_2, i1 %icmp_ln590_2

]]></Node>
<StgValue><ssdm name="or_ln590_2"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:38 %select_ln590_10 = select i1 %or_ln590_2, i32 %select_ln591_2, i32 %select_ln612_2

]]></Node>
<StgValue><ssdm name="select_ln590_10"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:2 %matrixC_buffer_V_2_load = load i3 %matrixC_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_2_load"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:3 %d_3 = fpext i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64">
<![CDATA[
V.i.i18263.case.3.3_ifconv:4 %bitcast_ln709_3 = bitcast i64 %d_3

]]></Node>
<StgValue><ssdm name="bitcast_ln709_3"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="63" op_0_bw="64">
<![CDATA[
V.i.i18263.case.3.3_ifconv:5 %trunc_ln566_3 = trunc i64 %bitcast_ln709_3

]]></Node>
<StgValue><ssdm name="trunc_ln566_3"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:6 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:7 %p_Result_4_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_3"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="11">
<![CDATA[
V.i.i18263.case.3.3_ifconv:8 %zext_ln494_3 = zext i11 %p_Result_4_3

]]></Node>
<StgValue><ssdm name="zext_ln494_3"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="52" op_0_bw="64">
<![CDATA[
V.i.i18263.case.3.3_ifconv:9 %trunc_ln574_3 = trunc i64 %bitcast_ln709_3

]]></Node>
<StgValue><ssdm name="trunc_ln574_3"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
V.i.i18263.case.3.3_ifconv:10 %tmp_4 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="54" op_0_bw="53">
<![CDATA[
V.i.i18263.case.3.3_ifconv:11 %zext_ln578_3 = zext i53 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln578_3"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.3.3_ifconv:12 %sub_ln494_3 = sub i54 0, i54 %zext_ln578_3

]]></Node>
<StgValue><ssdm name="sub_ln494_3"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
V.i.i18263.case.3.3_ifconv:13 %select_ln579_3 = select i1 %tmp_20, i54 %sub_ln494_3, i54 %zext_ln578_3

]]></Node>
<StgValue><ssdm name="select_ln579_3"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
V.i.i18263.case.3.3_ifconv:14 %icmp_ln580_3 = icmp_eq  i63 %trunc_ln566_3, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_3"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.3.3_ifconv:15 %sub_ln584_3 = sub i12 1075, i12 %zext_ln494_3

]]></Node>
<StgValue><ssdm name="sub_ln584_3"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.3.3_ifconv:16 %icmp_ln590_3 = icmp_sgt  i12 %sub_ln584_3, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln590_3"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.3.3_ifconv:17 %add_ln590_3 = add i12 %sub_ln584_3, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln590_3"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.3.3_ifconv:18 %sub_ln590_3 = sub i12 16, i12 %sub_ln584_3

]]></Node>
<StgValue><ssdm name="sub_ln590_3"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
V.i.i18263.case.3.3_ifconv:19 %select_ln590_3 = select i1 %icmp_ln590_3, i12 %add_ln590_3, i12 %sub_ln590_3

]]></Node>
<StgValue><ssdm name="select_ln590_3"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="12">
<![CDATA[
V.i.i18263.case.3.3_ifconv:20 %sext_ln591_3 = sext i12 %select_ln590_3

]]></Node>
<StgValue><ssdm name="sext_ln591_3"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.3.3_ifconv:21 %icmp_ln591_3 = icmp_eq  i12 %sub_ln584_3, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln591_3"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.3.3_ifconv:22 %trunc_ln592_3 = trunc i54 %select_ln579_3

]]></Node>
<StgValue><ssdm name="trunc_ln592_3"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.3.3_ifconv:23 %icmp_ln594_3 = icmp_ult  i12 %select_ln590_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_3"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:24 %tmp_21 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_3, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
V.i.i18263.case.3.3_ifconv:25 %icmp_ln612_3 = icmp_eq  i7 %tmp_21, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln612_3"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:26 %shl_ln613_3 = shl i32 %trunc_ln592_3, i32 %sext_ln591_3

]]></Node>
<StgValue><ssdm name="shl_ln613_3"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:27 %select_ln612_3 = select i1 %icmp_ln612_3, i32 %shl_ln613_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln612_3"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:31 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_3_V_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:32 %select_ln597_3 = select i1 %tmp_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln597_3"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.3.3_ifconv:33 %xor_ln580_3 = xor i1 %icmp_ln580_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_3"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.3.3_ifconv:34 %and_ln591_3 = and i1 %icmp_ln591_3, i1 %xor_ln580_3

]]></Node>
<StgValue><ssdm name="and_ln591_3"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:35 %select_ln591_3 = select i1 %and_ln591_3, i32 %trunc_ln592_3, i32 %select_ln597_3

]]></Node>
<StgValue><ssdm name="select_ln591_3"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.3.3_ifconv:36 %or_ln591_3 = or i1 %icmp_ln580_3, i1 %icmp_ln591_3

]]></Node>
<StgValue><ssdm name="or_ln591_3"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.3.3_ifconv:37 %or_ln590_3 = or i1 %or_ln591_3, i1 %icmp_ln590_3

]]></Node>
<StgValue><ssdm name="or_ln590_3"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:38 %select_ln590_11 = select i1 %or_ln590_3, i32 %select_ln591_3, i32 %select_ln612_3

]]></Node>
<StgValue><ssdm name="select_ln590_11"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:2 %matrixC_buffer_V_3_load = load i3 %matrixC_buffer_V_3_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_3_load"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i.i18263.case.4.4_ifconv:0 %fifoMatrixCIdx_i_4_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_4_V

]]></Node>
<StgValue><ssdm name="fifoMatrixCIdx_i_4_V_read"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:1 %fifoCalcMatrixC_i_4_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_4_V

]]></Node>
<StgValue><ssdm name="fifoCalcMatrixC_i_4_V_read"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:2 %bitcast_ln145_4 = bitcast i32 %fifoCalcMatrixC_i_4_V_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145_4"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:3 %d_4 = fpext i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:44 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_4_V_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i18263.case.4.4_ifconv:45 %br_ln158 = br i1 %tmp_27, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4, void %V.i.i18263.case.5.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4:0 %zext_ln573_4 = zext i16 %fifoMatrixCIdx_i_4_V_read

]]></Node>
<StgValue><ssdm name="zext_ln573_4"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4:1 %matrixC_buffer_V_4_addr = getelementptr i32 %matrixC_buffer_V_4, i64 0, i64 %zext_ln573_4

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_4_addr"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i.i18263.case.5.5_ifconv:0 %fifoMatrixCIdx_i_5_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_5_V

]]></Node>
<StgValue><ssdm name="fifoMatrixCIdx_i_5_V_read"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:1 %fifoCalcMatrixC_i_5_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_5_V

]]></Node>
<StgValue><ssdm name="fifoCalcMatrixC_i_5_V_read"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:2 %bitcast_ln145_5 = bitcast i32 %fifoCalcMatrixC_i_5_V_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145_5"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:3 %d_5 = fpext i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:44 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_5_V_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i18263.case.5.5_ifconv:45 %br_ln158 = br i1 %tmp_31, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5, void %V.i.i18263.case.6.6_ifconv

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5:0 %zext_ln573_5 = zext i16 %fifoMatrixCIdx_i_5_V_read

]]></Node>
<StgValue><ssdm name="zext_ln573_5"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5:1 %matrixC_buffer_V_5_addr = getelementptr i32 %matrixC_buffer_V_5, i64 0, i64 %zext_ln573_5

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_5_addr"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i.i18263.case.6.6_ifconv:0 %fifoMatrixCIdx_i_6_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_6_V

]]></Node>
<StgValue><ssdm name="fifoMatrixCIdx_i_6_V_read"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:1 %fifoCalcMatrixC_i_6_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_6_V

]]></Node>
<StgValue><ssdm name="fifoCalcMatrixC_i_6_V_read"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:2 %bitcast_ln145_6 = bitcast i32 %fifoCalcMatrixC_i_6_V_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145_6"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:3 %d_6 = fpext i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:44 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_6_V_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i18263.case.6.6_ifconv:45 %br_ln158 = br i1 %tmp_35, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6, void %V.i.i18263.case.7.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6:0 %zext_ln573_6 = zext i16 %fifoMatrixCIdx_i_6_V_read

]]></Node>
<StgValue><ssdm name="zext_ln573_6"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6:1 %matrixC_buffer_V_6_addr = getelementptr i32 %matrixC_buffer_V_6, i64 0, i64 %zext_ln573_6

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_6_addr"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i.i18263.case.7.7_ifconv:0 %fifoMatrixCIdx_i_7_V_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_i_7_V

]]></Node>
<StgValue><ssdm name="fifoMatrixCIdx_i_7_V_read"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:1 %fifoCalcMatrixC_i_7_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoCalcMatrixC_i_7_V

]]></Node>
<StgValue><ssdm name="fifoCalcMatrixC_i_7_V_read"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:2 %bitcast_ln145_7 = bitcast i32 %fifoCalcMatrixC_i_7_V_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145_7"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:3 %d_7 = fpext i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:44 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fifoMatrixCIdx_i_7_V_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i18263.case.7.7_ifconv:45 %br_ln158 = br i1 %tmp_39, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7, void %V.i.i18263.exit._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7:0 %zext_ln573_7 = zext i16 %fifoMatrixCIdx_i_7_V_read

]]></Node>
<StgValue><ssdm name="zext_ln573_7"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7:1 %matrixC_buffer_V_7_addr = getelementptr i32 %matrixC_buffer_V_7, i64 0, i64 %zext_ln573_7

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_7_addr"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0">
<![CDATA[
._crit_edge.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_diff_window_loop_diff_pe_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split18:1 %specpipeline_ln151 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln151"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:2 %specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="54" op_0_bw="32">
<![CDATA[
.split18:31 %zext_ln595 = zext i32 %sext_ln591

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split18:32 %ashr_ln595 = ashr i54 %select_ln579, i54 %zext_ln595

]]></Node>
<StgValue><ssdm name="ashr_ln595"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="54">
<![CDATA[
.split18:33 %trunc_ln595 = trunc i54 %ashr_ln595

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:42 %xor_ln591 = xor i1 %or_ln591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:43 %and_ln594 = and i1 %icmp_ln594, i1 %xor_ln591

]]></Node>
<StgValue><ssdm name="and_ln594"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:44 %and_ln594_1 = and i1 %and_ln594, i1 %icmp_ln590

]]></Node>
<StgValue><ssdm name="and_ln594_1"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split18:45 %select_ln594 = select i1 %and_ln594_1, i32 %trunc_ln595, i32 %select_ln590_8

]]></Node>
<StgValue><ssdm name="select_ln594"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split18:46 %select_ln580 = select i1 %icmp_ln580, i32 0, i32 %select_ln594

]]></Node>
<StgValue><ssdm name="select_ln580"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:2 %matrixC_buffer_V_0_load = load i3 %matrixC_buffer_V_0_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_0_load"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:3 %add_ln712 = add i32 %matrixC_buffer_V_0_load, i32 %select_ln580

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:4 %store_ln122 = store i32 %add_ln712, i3 %matrixC_buffer_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:5 %br_ln160 = br void %V.i.i18263.case.1.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="54" op_0_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:28 %zext_ln595_1 = zext i32 %sext_ln591_1

]]></Node>
<StgValue><ssdm name="zext_ln595_1"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.1.1_ifconv:29 %ashr_ln595_1 = ashr i54 %select_ln579_1, i54 %zext_ln595_1

]]></Node>
<StgValue><ssdm name="ashr_ln595_1"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.1.1_ifconv:30 %trunc_ln595_1 = trunc i54 %ashr_ln595_1

]]></Node>
<StgValue><ssdm name="trunc_ln595_1"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.1.1_ifconv:39 %xor_ln591_1 = xor i1 %or_ln591_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_1"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.1.1_ifconv:40 %and_ln594_2 = and i1 %icmp_ln594_1, i1 %xor_ln591_1

]]></Node>
<StgValue><ssdm name="and_ln594_2"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.1.1_ifconv:41 %and_ln594_3 = and i1 %and_ln594_2, i1 %icmp_ln590_1

]]></Node>
<StgValue><ssdm name="and_ln594_3"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:42 %select_ln594_1 = select i1 %and_ln594_3, i32 %trunc_ln595_1, i32 %select_ln590_9

]]></Node>
<StgValue><ssdm name="select_ln594_1"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.1.1_ifconv:43 %select_ln580_1 = select i1 %icmp_ln580_1, i32 0, i32 %select_ln594_1

]]></Node>
<StgValue><ssdm name="select_ln580_1"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:2 %matrixC_buffer_V_1_load = load i3 %matrixC_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_1_load"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:3 %add_ln712_1 = add i32 %matrixC_buffer_V_1_load, i32 %select_ln580_1

]]></Node>
<StgValue><ssdm name="add_ln712_1"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:4 %store_ln122 = store i32 %add_ln712_1, i3 %matrixC_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:5 %br_ln160 = br void %V.i.i18263.case.2.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="54" op_0_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:28 %zext_ln595_2 = zext i32 %sext_ln591_2

]]></Node>
<StgValue><ssdm name="zext_ln595_2"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.2.2_ifconv:29 %ashr_ln595_2 = ashr i54 %select_ln579_2, i54 %zext_ln595_2

]]></Node>
<StgValue><ssdm name="ashr_ln595_2"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.2.2_ifconv:30 %trunc_ln595_2 = trunc i54 %ashr_ln595_2

]]></Node>
<StgValue><ssdm name="trunc_ln595_2"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.2.2_ifconv:39 %xor_ln591_2 = xor i1 %or_ln591_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_2"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.2.2_ifconv:40 %and_ln594_4 = and i1 %icmp_ln594_2, i1 %xor_ln591_2

]]></Node>
<StgValue><ssdm name="and_ln594_4"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.2.2_ifconv:41 %and_ln594_5 = and i1 %and_ln594_4, i1 %icmp_ln590_2

]]></Node>
<StgValue><ssdm name="and_ln594_5"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:42 %select_ln594_2 = select i1 %and_ln594_5, i32 %trunc_ln595_2, i32 %select_ln590_10

]]></Node>
<StgValue><ssdm name="select_ln594_2"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.2.2_ifconv:43 %select_ln580_2 = select i1 %icmp_ln580_2, i32 0, i32 %select_ln594_2

]]></Node>
<StgValue><ssdm name="select_ln580_2"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:2 %matrixC_buffer_V_2_load = load i3 %matrixC_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_2_load"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:3 %add_ln712_2 = add i32 %matrixC_buffer_V_2_load, i32 %select_ln580_2

]]></Node>
<StgValue><ssdm name="add_ln712_2"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:4 %store_ln122 = store i32 %add_ln712_2, i3 %matrixC_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:5 %br_ln160 = br void %V.i.i18263.case.3.3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="54" op_0_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:28 %zext_ln595_3 = zext i32 %sext_ln591_3

]]></Node>
<StgValue><ssdm name="zext_ln595_3"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.3.3_ifconv:29 %ashr_ln595_3 = ashr i54 %select_ln579_3, i54 %zext_ln595_3

]]></Node>
<StgValue><ssdm name="ashr_ln595_3"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.3.3_ifconv:30 %trunc_ln595_3 = trunc i54 %ashr_ln595_3

]]></Node>
<StgValue><ssdm name="trunc_ln595_3"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.3.3_ifconv:39 %xor_ln591_3 = xor i1 %or_ln591_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_3"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.3.3_ifconv:40 %and_ln594_6 = and i1 %icmp_ln594_3, i1 %xor_ln591_3

]]></Node>
<StgValue><ssdm name="and_ln594_6"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.3.3_ifconv:41 %and_ln594_7 = and i1 %and_ln594_6, i1 %icmp_ln590_3

]]></Node>
<StgValue><ssdm name="and_ln594_7"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:42 %select_ln594_3 = select i1 %and_ln594_7, i32 %trunc_ln595_3, i32 %select_ln590_11

]]></Node>
<StgValue><ssdm name="select_ln594_3"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.3.3_ifconv:43 %select_ln580_3 = select i1 %icmp_ln580_3, i32 0, i32 %select_ln594_3

]]></Node>
<StgValue><ssdm name="select_ln580_3"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:2 %matrixC_buffer_V_3_load = load i3 %matrixC_buffer_V_3_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_3_load"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:3 %add_ln712_3 = add i32 %matrixC_buffer_V_3_load, i32 %select_ln580_3

]]></Node>
<StgValue><ssdm name="add_ln712_3"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:4 %store_ln122 = store i32 %add_ln712_3, i3 %matrixC_buffer_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:5 %br_ln160 = br void %V.i.i18263.case.4.4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:3 %d_4 = fpext i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64">
<![CDATA[
V.i.i18263.case.4.4_ifconv:4 %bitcast_ln709_4 = bitcast i64 %d_4

]]></Node>
<StgValue><ssdm name="bitcast_ln709_4"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="63" op_0_bw="64">
<![CDATA[
V.i.i18263.case.4.4_ifconv:5 %trunc_ln566_4 = trunc i64 %bitcast_ln709_4

]]></Node>
<StgValue><ssdm name="trunc_ln566_4"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:6 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:7 %p_Result_4_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_4"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="11">
<![CDATA[
V.i.i18263.case.4.4_ifconv:8 %zext_ln494_4 = zext i11 %p_Result_4_4

]]></Node>
<StgValue><ssdm name="zext_ln494_4"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="52" op_0_bw="64">
<![CDATA[
V.i.i18263.case.4.4_ifconv:9 %trunc_ln574_4 = trunc i64 %bitcast_ln709_4

]]></Node>
<StgValue><ssdm name="trunc_ln574_4"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
V.i.i18263.case.4.4_ifconv:10 %tmp_5 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="54" op_0_bw="53">
<![CDATA[
V.i.i18263.case.4.4_ifconv:11 %zext_ln578_4 = zext i53 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln578_4"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.4.4_ifconv:12 %sub_ln494_4 = sub i54 0, i54 %zext_ln578_4

]]></Node>
<StgValue><ssdm name="sub_ln494_4"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
V.i.i18263.case.4.4_ifconv:13 %select_ln579_4 = select i1 %tmp_24, i54 %sub_ln494_4, i54 %zext_ln578_4

]]></Node>
<StgValue><ssdm name="select_ln579_4"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
V.i.i18263.case.4.4_ifconv:14 %icmp_ln580_4 = icmp_eq  i63 %trunc_ln566_4, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_4"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.4.4_ifconv:15 %sub_ln584_4 = sub i12 1075, i12 %zext_ln494_4

]]></Node>
<StgValue><ssdm name="sub_ln584_4"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.4.4_ifconv:16 %icmp_ln590_4 = icmp_sgt  i12 %sub_ln584_4, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln590_4"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.4.4_ifconv:17 %add_ln590_4 = add i12 %sub_ln584_4, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln590_4"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.4.4_ifconv:18 %sub_ln590_4 = sub i12 16, i12 %sub_ln584_4

]]></Node>
<StgValue><ssdm name="sub_ln590_4"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
V.i.i18263.case.4.4_ifconv:19 %select_ln590_4 = select i1 %icmp_ln590_4, i12 %add_ln590_4, i12 %sub_ln590_4

]]></Node>
<StgValue><ssdm name="select_ln590_4"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="12">
<![CDATA[
V.i.i18263.case.4.4_ifconv:20 %sext_ln591_4 = sext i12 %select_ln590_4

]]></Node>
<StgValue><ssdm name="sext_ln591_4"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.4.4_ifconv:21 %icmp_ln591_4 = icmp_eq  i12 %sub_ln584_4, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln591_4"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.4.4_ifconv:22 %trunc_ln592_4 = trunc i54 %select_ln579_4

]]></Node>
<StgValue><ssdm name="trunc_ln592_4"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.4.4_ifconv:23 %icmp_ln594_4 = icmp_ult  i12 %select_ln590_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_4"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:24 %tmp_25 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_4, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
V.i.i18263.case.4.4_ifconv:25 %icmp_ln612_4 = icmp_eq  i7 %tmp_25, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln612_4"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:26 %shl_ln613_4 = shl i32 %trunc_ln592_4, i32 %sext_ln591_4

]]></Node>
<StgValue><ssdm name="shl_ln613_4"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:27 %select_ln612_4 = select i1 %icmp_ln612_4, i32 %shl_ln613_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln612_4"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:31 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_4_V_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:32 %select_ln597_4 = select i1 %tmp_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln597_4"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.4.4_ifconv:33 %xor_ln580_4 = xor i1 %icmp_ln580_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_4"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.4.4_ifconv:34 %and_ln591_4 = and i1 %icmp_ln591_4, i1 %xor_ln580_4

]]></Node>
<StgValue><ssdm name="and_ln591_4"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:35 %select_ln591_4 = select i1 %and_ln591_4, i32 %trunc_ln592_4, i32 %select_ln597_4

]]></Node>
<StgValue><ssdm name="select_ln591_4"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.4.4_ifconv:36 %or_ln591_4 = or i1 %icmp_ln580_4, i1 %icmp_ln591_4

]]></Node>
<StgValue><ssdm name="or_ln591_4"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.4.4_ifconv:37 %or_ln590_4 = or i1 %or_ln591_4, i1 %icmp_ln590_4

]]></Node>
<StgValue><ssdm name="or_ln590_4"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:38 %select_ln590_12 = select i1 %or_ln590_4, i32 %select_ln591_4, i32 %select_ln612_4

]]></Node>
<StgValue><ssdm name="select_ln590_12"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4:2 %matrixC_buffer_V_4_load = load i3 %matrixC_buffer_V_4_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_4_load"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:3 %d_5 = fpext i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64">
<![CDATA[
V.i.i18263.case.5.5_ifconv:4 %bitcast_ln709_5 = bitcast i64 %d_5

]]></Node>
<StgValue><ssdm name="bitcast_ln709_5"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="63" op_0_bw="64">
<![CDATA[
V.i.i18263.case.5.5_ifconv:5 %trunc_ln566_5 = trunc i64 %bitcast_ln709_5

]]></Node>
<StgValue><ssdm name="trunc_ln566_5"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:6 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:7 %p_Result_4_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_5"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="11">
<![CDATA[
V.i.i18263.case.5.5_ifconv:8 %zext_ln494_5 = zext i11 %p_Result_4_5

]]></Node>
<StgValue><ssdm name="zext_ln494_5"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="52" op_0_bw="64">
<![CDATA[
V.i.i18263.case.5.5_ifconv:9 %trunc_ln574_5 = trunc i64 %bitcast_ln709_5

]]></Node>
<StgValue><ssdm name="trunc_ln574_5"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
V.i.i18263.case.5.5_ifconv:10 %tmp_6 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="54" op_0_bw="53">
<![CDATA[
V.i.i18263.case.5.5_ifconv:11 %zext_ln578_5 = zext i53 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln578_5"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.5.5_ifconv:12 %sub_ln494_5 = sub i54 0, i54 %zext_ln578_5

]]></Node>
<StgValue><ssdm name="sub_ln494_5"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
V.i.i18263.case.5.5_ifconv:13 %select_ln579_5 = select i1 %tmp_28, i54 %sub_ln494_5, i54 %zext_ln578_5

]]></Node>
<StgValue><ssdm name="select_ln579_5"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
V.i.i18263.case.5.5_ifconv:14 %icmp_ln580_5 = icmp_eq  i63 %trunc_ln566_5, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_5"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.5.5_ifconv:15 %sub_ln584_5 = sub i12 1075, i12 %zext_ln494_5

]]></Node>
<StgValue><ssdm name="sub_ln584_5"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.5.5_ifconv:16 %icmp_ln590_5 = icmp_sgt  i12 %sub_ln584_5, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln590_5"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.5.5_ifconv:17 %add_ln590_5 = add i12 %sub_ln584_5, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln590_5"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.5.5_ifconv:18 %sub_ln590_5 = sub i12 16, i12 %sub_ln584_5

]]></Node>
<StgValue><ssdm name="sub_ln590_5"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
V.i.i18263.case.5.5_ifconv:19 %select_ln590_5 = select i1 %icmp_ln590_5, i12 %add_ln590_5, i12 %sub_ln590_5

]]></Node>
<StgValue><ssdm name="select_ln590_5"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="12">
<![CDATA[
V.i.i18263.case.5.5_ifconv:20 %sext_ln591_5 = sext i12 %select_ln590_5

]]></Node>
<StgValue><ssdm name="sext_ln591_5"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.5.5_ifconv:21 %icmp_ln591_5 = icmp_eq  i12 %sub_ln584_5, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln591_5"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.5.5_ifconv:22 %trunc_ln592_5 = trunc i54 %select_ln579_5

]]></Node>
<StgValue><ssdm name="trunc_ln592_5"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.5.5_ifconv:23 %icmp_ln594_5 = icmp_ult  i12 %select_ln590_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_5"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:24 %tmp_29 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_5, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
V.i.i18263.case.5.5_ifconv:25 %icmp_ln612_5 = icmp_eq  i7 %tmp_29, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln612_5"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:26 %shl_ln613_5 = shl i32 %trunc_ln592_5, i32 %sext_ln591_5

]]></Node>
<StgValue><ssdm name="shl_ln613_5"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:27 %select_ln612_5 = select i1 %icmp_ln612_5, i32 %shl_ln613_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln612_5"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:31 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_5_V_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:32 %select_ln597_5 = select i1 %tmp_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln597_5"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.5.5_ifconv:33 %xor_ln580_5 = xor i1 %icmp_ln580_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_5"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.5.5_ifconv:34 %and_ln591_5 = and i1 %icmp_ln591_5, i1 %xor_ln580_5

]]></Node>
<StgValue><ssdm name="and_ln591_5"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:35 %select_ln591_5 = select i1 %and_ln591_5, i32 %trunc_ln592_5, i32 %select_ln597_5

]]></Node>
<StgValue><ssdm name="select_ln591_5"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.5.5_ifconv:36 %or_ln591_5 = or i1 %icmp_ln580_5, i1 %icmp_ln591_5

]]></Node>
<StgValue><ssdm name="or_ln591_5"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.5.5_ifconv:37 %or_ln590_5 = or i1 %or_ln591_5, i1 %icmp_ln590_5

]]></Node>
<StgValue><ssdm name="or_ln590_5"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:38 %select_ln590_13 = select i1 %or_ln590_5, i32 %select_ln591_5, i32 %select_ln612_5

]]></Node>
<StgValue><ssdm name="select_ln590_13"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5:2 %matrixC_buffer_V_5_load = load i3 %matrixC_buffer_V_5_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_5_load"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:3 %d_6 = fpext i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64">
<![CDATA[
V.i.i18263.case.6.6_ifconv:4 %bitcast_ln709_6 = bitcast i64 %d_6

]]></Node>
<StgValue><ssdm name="bitcast_ln709_6"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="63" op_0_bw="64">
<![CDATA[
V.i.i18263.case.6.6_ifconv:5 %trunc_ln566_6 = trunc i64 %bitcast_ln709_6

]]></Node>
<StgValue><ssdm name="trunc_ln566_6"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:6 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_6, i32 63

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:7 %p_Result_4_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_6"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="11">
<![CDATA[
V.i.i18263.case.6.6_ifconv:8 %zext_ln494_6 = zext i11 %p_Result_4_6

]]></Node>
<StgValue><ssdm name="zext_ln494_6"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="52" op_0_bw="64">
<![CDATA[
V.i.i18263.case.6.6_ifconv:9 %trunc_ln574_6 = trunc i64 %bitcast_ln709_6

]]></Node>
<StgValue><ssdm name="trunc_ln574_6"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
V.i.i18263.case.6.6_ifconv:10 %tmp_7 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="54" op_0_bw="53">
<![CDATA[
V.i.i18263.case.6.6_ifconv:11 %zext_ln578_6 = zext i53 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln578_6"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.6.6_ifconv:12 %sub_ln494_6 = sub i54 0, i54 %zext_ln578_6

]]></Node>
<StgValue><ssdm name="sub_ln494_6"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
V.i.i18263.case.6.6_ifconv:13 %select_ln579_6 = select i1 %tmp_32, i54 %sub_ln494_6, i54 %zext_ln578_6

]]></Node>
<StgValue><ssdm name="select_ln579_6"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
V.i.i18263.case.6.6_ifconv:14 %icmp_ln580_6 = icmp_eq  i63 %trunc_ln566_6, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_6"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.6.6_ifconv:15 %sub_ln584_6 = sub i12 1075, i12 %zext_ln494_6

]]></Node>
<StgValue><ssdm name="sub_ln584_6"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.6.6_ifconv:16 %icmp_ln590_6 = icmp_sgt  i12 %sub_ln584_6, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln590_6"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.6.6_ifconv:17 %add_ln590_6 = add i12 %sub_ln584_6, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln590_6"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.6.6_ifconv:18 %sub_ln590_6 = sub i12 16, i12 %sub_ln584_6

]]></Node>
<StgValue><ssdm name="sub_ln590_6"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
V.i.i18263.case.6.6_ifconv:19 %select_ln590_6 = select i1 %icmp_ln590_6, i12 %add_ln590_6, i12 %sub_ln590_6

]]></Node>
<StgValue><ssdm name="select_ln590_6"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
V.i.i18263.case.6.6_ifconv:20 %sext_ln591_6 = sext i12 %select_ln590_6

]]></Node>
<StgValue><ssdm name="sext_ln591_6"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.6.6_ifconv:21 %icmp_ln591_6 = icmp_eq  i12 %sub_ln584_6, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln591_6"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.6.6_ifconv:22 %trunc_ln592_6 = trunc i54 %select_ln579_6

]]></Node>
<StgValue><ssdm name="trunc_ln592_6"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.6.6_ifconv:23 %icmp_ln594_6 = icmp_ult  i12 %select_ln590_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_6"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:24 %tmp_33 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_6, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
V.i.i18263.case.6.6_ifconv:25 %icmp_ln612_6 = icmp_eq  i7 %tmp_33, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln612_6"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:26 %shl_ln613_6 = shl i32 %trunc_ln592_6, i32 %sext_ln591_6

]]></Node>
<StgValue><ssdm name="shl_ln613_6"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:27 %select_ln612_6 = select i1 %icmp_ln612_6, i32 %shl_ln613_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln612_6"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:31 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_6_V_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:32 %select_ln597_6 = select i1 %tmp_34, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln597_6"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.6.6_ifconv:33 %xor_ln580_6 = xor i1 %icmp_ln580_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_6"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.6.6_ifconv:34 %and_ln591_6 = and i1 %icmp_ln591_6, i1 %xor_ln580_6

]]></Node>
<StgValue><ssdm name="and_ln591_6"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:35 %select_ln591_6 = select i1 %and_ln591_6, i32 %trunc_ln592_6, i32 %select_ln597_6

]]></Node>
<StgValue><ssdm name="select_ln591_6"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.6.6_ifconv:36 %or_ln591_6 = or i1 %icmp_ln580_6, i1 %icmp_ln591_6

]]></Node>
<StgValue><ssdm name="or_ln591_6"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.6.6_ifconv:37 %or_ln590_6 = or i1 %or_ln591_6, i1 %icmp_ln590_6

]]></Node>
<StgValue><ssdm name="or_ln590_6"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:38 %select_ln590_14 = select i1 %or_ln590_6, i32 %select_ln591_6, i32 %select_ln612_6

]]></Node>
<StgValue><ssdm name="select_ln590_14"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6:2 %matrixC_buffer_V_6_load = load i3 %matrixC_buffer_V_6_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_6_load"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:3 %d_7 = fpext i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64">
<![CDATA[
V.i.i18263.case.7.7_ifconv:4 %bitcast_ln709_7 = bitcast i64 %d_7

]]></Node>
<StgValue><ssdm name="bitcast_ln709_7"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="63" op_0_bw="64">
<![CDATA[
V.i.i18263.case.7.7_ifconv:5 %trunc_ln566_7 = trunc i64 %bitcast_ln709_7

]]></Node>
<StgValue><ssdm name="trunc_ln566_7"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:6 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_7, i32 63

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:7 %p_Result_4_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="p_Result_4_7"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="11">
<![CDATA[
V.i.i18263.case.7.7_ifconv:8 %zext_ln494_7 = zext i11 %p_Result_4_7

]]></Node>
<StgValue><ssdm name="zext_ln494_7"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="52" op_0_bw="64">
<![CDATA[
V.i.i18263.case.7.7_ifconv:9 %trunc_ln574_7 = trunc i64 %bitcast_ln709_7

]]></Node>
<StgValue><ssdm name="trunc_ln574_7"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
V.i.i18263.case.7.7_ifconv:10 %tmp_8 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="54" op_0_bw="53">
<![CDATA[
V.i.i18263.case.7.7_ifconv:11 %zext_ln578_7 = zext i53 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln578_7"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.7.7_ifconv:12 %sub_ln494_7 = sub i54 0, i54 %zext_ln578_7

]]></Node>
<StgValue><ssdm name="sub_ln494_7"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
V.i.i18263.case.7.7_ifconv:13 %select_ln579_7 = select i1 %tmp_36, i54 %sub_ln494_7, i54 %zext_ln578_7

]]></Node>
<StgValue><ssdm name="select_ln579_7"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
V.i.i18263.case.7.7_ifconv:14 %icmp_ln580_7 = icmp_eq  i63 %trunc_ln566_7, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_7"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.7.7_ifconv:15 %sub_ln584_7 = sub i12 1075, i12 %zext_ln494_7

]]></Node>
<StgValue><ssdm name="sub_ln584_7"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.7.7_ifconv:16 %icmp_ln590_7 = icmp_sgt  i12 %sub_ln584_7, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln590_7"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.7.7_ifconv:17 %add_ln590_7 = add i12 %sub_ln584_7, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln590_7"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.7.7_ifconv:18 %sub_ln590_7 = sub i12 16, i12 %sub_ln584_7

]]></Node>
<StgValue><ssdm name="sub_ln590_7"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
V.i.i18263.case.7.7_ifconv:19 %select_ln590_7 = select i1 %icmp_ln590_7, i12 %add_ln590_7, i12 %sub_ln590_7

]]></Node>
<StgValue><ssdm name="select_ln590_7"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="12">
<![CDATA[
V.i.i18263.case.7.7_ifconv:20 %sext_ln591_7 = sext i12 %select_ln590_7

]]></Node>
<StgValue><ssdm name="sext_ln591_7"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.7.7_ifconv:21 %icmp_ln591_7 = icmp_eq  i12 %sub_ln584_7, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln591_7"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.7.7_ifconv:22 %trunc_ln592_7 = trunc i54 %select_ln579_7

]]></Node>
<StgValue><ssdm name="trunc_ln592_7"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
V.i.i18263.case.7.7_ifconv:23 %icmp_ln594_7 = icmp_ult  i12 %select_ln590_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_7"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:24 %tmp_37 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln590_7, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
V.i.i18263.case.7.7_ifconv:25 %icmp_ln612_7 = icmp_eq  i7 %tmp_37, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln612_7"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:26 %shl_ln613_7 = shl i32 %trunc_ln592_7, i32 %sext_ln591_7

]]></Node>
<StgValue><ssdm name="shl_ln613_7"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:27 %select_ln612_7 = select i1 %icmp_ln612_7, i32 %shl_ln613_7, i32 0

]]></Node>
<StgValue><ssdm name="select_ln612_7"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:31 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fifoCalcMatrixC_i_7_V_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:32 %select_ln597_7 = select i1 %tmp_38, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln597_7"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.7.7_ifconv:33 %xor_ln580_7 = xor i1 %icmp_ln580_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_7"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.7.7_ifconv:34 %and_ln591_7 = and i1 %icmp_ln591_7, i1 %xor_ln580_7

]]></Node>
<StgValue><ssdm name="and_ln591_7"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:35 %select_ln591_7 = select i1 %and_ln591_7, i32 %trunc_ln592_7, i32 %select_ln597_7

]]></Node>
<StgValue><ssdm name="select_ln591_7"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.7.7_ifconv:36 %or_ln591_7 = or i1 %icmp_ln580_7, i1 %icmp_ln591_7

]]></Node>
<StgValue><ssdm name="or_ln591_7"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.7.7_ifconv:37 %or_ln590_7 = or i1 %or_ln591_7, i1 %icmp_ln590_7

]]></Node>
<StgValue><ssdm name="or_ln590_7"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:38 %select_ln590_15 = select i1 %or_ln590_7, i32 %select_ln591_7, i32 %select_ln612_7

]]></Node>
<StgValue><ssdm name="select_ln590_15"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7:2 %matrixC_buffer_V_7_load = load i3 %matrixC_buffer_V_7_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_7_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="54" op_0_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:28 %zext_ln595_4 = zext i32 %sext_ln591_4

]]></Node>
<StgValue><ssdm name="zext_ln595_4"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.4.4_ifconv:29 %ashr_ln595_4 = ashr i54 %select_ln579_4, i54 %zext_ln595_4

]]></Node>
<StgValue><ssdm name="ashr_ln595_4"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.4.4_ifconv:30 %trunc_ln595_4 = trunc i54 %ashr_ln595_4

]]></Node>
<StgValue><ssdm name="trunc_ln595_4"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.4.4_ifconv:39 %xor_ln591_4 = xor i1 %or_ln591_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_4"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.4.4_ifconv:40 %and_ln594_8 = and i1 %icmp_ln594_4, i1 %xor_ln591_4

]]></Node>
<StgValue><ssdm name="and_ln594_8"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.4.4_ifconv:41 %and_ln594_9 = and i1 %and_ln594_8, i1 %icmp_ln590_4

]]></Node>
<StgValue><ssdm name="and_ln594_9"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:42 %select_ln594_4 = select i1 %and_ln594_9, i32 %trunc_ln595_4, i32 %select_ln590_12

]]></Node>
<StgValue><ssdm name="select_ln594_4"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.4.4_ifconv:43 %select_ln580_4 = select i1 %icmp_ln580_4, i32 0, i32 %select_ln594_4

]]></Node>
<StgValue><ssdm name="select_ln580_4"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4:2 %matrixC_buffer_V_4_load = load i3 %matrixC_buffer_V_4_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_4_load"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4:3 %add_ln712_4 = add i32 %matrixC_buffer_V_4_load, i32 %select_ln580_4

]]></Node>
<StgValue><ssdm name="add_ln712_4"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4:4 %store_ln122 = store i32 %add_ln712_4, i3 %matrixC_buffer_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4:5 %br_ln160 = br void %V.i.i18263.case.5.5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="54" op_0_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:28 %zext_ln595_5 = zext i32 %sext_ln591_5

]]></Node>
<StgValue><ssdm name="zext_ln595_5"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.5.5_ifconv:29 %ashr_ln595_5 = ashr i54 %select_ln579_5, i54 %zext_ln595_5

]]></Node>
<StgValue><ssdm name="ashr_ln595_5"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.5.5_ifconv:30 %trunc_ln595_5 = trunc i54 %ashr_ln595_5

]]></Node>
<StgValue><ssdm name="trunc_ln595_5"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.5.5_ifconv:39 %xor_ln591_5 = xor i1 %or_ln591_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_5"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.5.5_ifconv:40 %and_ln594_10 = and i1 %icmp_ln594_5, i1 %xor_ln591_5

]]></Node>
<StgValue><ssdm name="and_ln594_10"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.5.5_ifconv:41 %and_ln594_11 = and i1 %and_ln594_10, i1 %icmp_ln590_5

]]></Node>
<StgValue><ssdm name="and_ln594_11"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:42 %select_ln594_5 = select i1 %and_ln594_11, i32 %trunc_ln595_5, i32 %select_ln590_13

]]></Node>
<StgValue><ssdm name="select_ln594_5"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.5.5_ifconv:43 %select_ln580_5 = select i1 %icmp_ln580_5, i32 0, i32 %select_ln594_5

]]></Node>
<StgValue><ssdm name="select_ln580_5"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5:2 %matrixC_buffer_V_5_load = load i3 %matrixC_buffer_V_5_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_5_load"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5:3 %add_ln712_5 = add i32 %matrixC_buffer_V_5_load, i32 %select_ln580_5

]]></Node>
<StgValue><ssdm name="add_ln712_5"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5:4 %store_ln122 = store i32 %add_ln712_5, i3 %matrixC_buffer_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5:5 %br_ln160 = br void %V.i.i18263.case.6.6_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="54" op_0_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:28 %zext_ln595_6 = zext i32 %sext_ln591_6

]]></Node>
<StgValue><ssdm name="zext_ln595_6"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.6.6_ifconv:29 %ashr_ln595_6 = ashr i54 %select_ln579_6, i54 %zext_ln595_6

]]></Node>
<StgValue><ssdm name="ashr_ln595_6"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.6.6_ifconv:30 %trunc_ln595_6 = trunc i54 %ashr_ln595_6

]]></Node>
<StgValue><ssdm name="trunc_ln595_6"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.6.6_ifconv:39 %xor_ln591_6 = xor i1 %or_ln591_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_6"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.6.6_ifconv:40 %and_ln594_12 = and i1 %icmp_ln594_6, i1 %xor_ln591_6

]]></Node>
<StgValue><ssdm name="and_ln594_12"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.6.6_ifconv:41 %and_ln594_13 = and i1 %and_ln594_12, i1 %icmp_ln590_6

]]></Node>
<StgValue><ssdm name="and_ln594_13"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:42 %select_ln594_6 = select i1 %and_ln594_13, i32 %trunc_ln595_6, i32 %select_ln590_14

]]></Node>
<StgValue><ssdm name="select_ln594_6"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.6.6_ifconv:43 %select_ln580_6 = select i1 %icmp_ln580_6, i32 0, i32 %select_ln594_6

]]></Node>
<StgValue><ssdm name="select_ln580_6"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6:2 %matrixC_buffer_V_6_load = load i3 %matrixC_buffer_V_6_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_6_load"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6:3 %add_ln712_6 = add i32 %matrixC_buffer_V_6_load, i32 %select_ln580_6

]]></Node>
<StgValue><ssdm name="add_ln712_6"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6:4 %store_ln122 = store i32 %add_ln712_6, i3 %matrixC_buffer_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6:5 %br_ln160 = br void %V.i.i18263.case.7.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="54" op_0_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:28 %zext_ln595_7 = zext i32 %sext_ln591_7

]]></Node>
<StgValue><ssdm name="zext_ln595_7"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
V.i.i18263.case.7.7_ifconv:29 %ashr_ln595_7 = ashr i54 %select_ln579_7, i54 %zext_ln595_7

]]></Node>
<StgValue><ssdm name="ashr_ln595_7"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="54">
<![CDATA[
V.i.i18263.case.7.7_ifconv:30 %trunc_ln595_7 = trunc i54 %ashr_ln595_7

]]></Node>
<StgValue><ssdm name="trunc_ln595_7"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.7.7_ifconv:39 %xor_ln591_7 = xor i1 %or_ln591_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_7"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.7.7_ifconv:40 %and_ln594_14 = and i1 %icmp_ln594_7, i1 %xor_ln591_7

]]></Node>
<StgValue><ssdm name="and_ln594_14"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i18263.case.7.7_ifconv:41 %and_ln594_15 = and i1 %and_ln594_14, i1 %icmp_ln590_7

]]></Node>
<StgValue><ssdm name="and_ln594_15"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:42 %select_ln594_7 = select i1 %and_ln594_15, i32 %trunc_ln595_7, i32 %select_ln590_15

]]></Node>
<StgValue><ssdm name="select_ln594_7"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
V.i.i18263.case.7.7_ifconv:43 %select_ln580_7 = select i1 %icmp_ln580_7, i32 0, i32 %select_ln594_7

]]></Node>
<StgValue><ssdm name="select_ln580_7"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7:2 %matrixC_buffer_V_7_load = load i3 %matrixC_buffer_V_7_addr

]]></Node>
<StgValue><ssdm name="matrixC_buffer_V_7_load"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7:3 %add_ln712_7 = add i32 %matrixC_buffer_V_7_load, i32 %select_ln580_7

]]></Node>
<StgValue><ssdm name="add_ln712_7"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7:4 %store_ln122 = store i32 %add_ln712_7, i3 %matrixC_buffer_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7:5 %br_ln160 = br void %V.i.i18263.exit._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
