Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 22:21:10 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7k160tffg676-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 31
+-----------+------------------+-------------------------------+--------+
| Rule      | Severity         | Description                   | Checks |
+-----------+------------------+-------------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 24     |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 6      |
| TIMING-18 | Warning          | Missing input or output delay | 1      |
+-----------+------------------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Mofhour_1/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Mofhour_1/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Mofhour_1/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Mofhour_1/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Mofhour_2/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Mofhour_2/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Mofhour_2/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Mofhour_2/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Mofminute_1/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Mofminute_1/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin Mofminute_1/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin Mofminute_1/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin Mofminute_2/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin Mofminute_2/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin Mofminute_2/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin Mofminute_2/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin Mofsecond_1/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin Mofsecond_1/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin Mofsecond_1/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin Mofsecond_1/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin Mofsecond_2/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin Mofsecond_2/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin Mofsecond_2/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin Mofsecond_2/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Mofhour_1/Q[3]_i_3__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mofhour_1/Q_reg[0]/CLR, Mofhour_1/Q_reg[1]/CLR, Mofhour_1/Q_reg[2]/CLR
Mofhour_1/Q_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Mofhour_2/Q[3]_i_3__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mofhour_2/Q_reg[0]/CLR, Mofhour_2/Q_reg[1]/CLR, Mofhour_2/Q_reg[2]/CLR
Mofhour_2/Q_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Mofminute_1/Q[3]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mofminute_1/Q_reg[0]/CLR, Mofminute_1/Q_reg[1]/CLR,
Mofminute_1/Q_reg[2]/CLR, Mofminute_1/Q_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Mofminute_2/Q[3]_i_3__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mofminute_2/Q_reg[0]/CLR, Mofminute_2/Q_reg[1]/CLR,
Mofminute_2/Q_reg[2]/CLR, Mofminute_2/Q_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Mofsecond_1/Q[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mofsecond_1/Q_reg[0]/CLR, Mofsecond_1/Q_reg[1]/CLR,
Mofsecond_1/Q_reg[2]/CLR, Mofsecond_1/Q_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell Mofsecond_2/Q[3]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Mofsecond_2/Q_reg[0]/CLR, Mofsecond_2/Q_reg[1]/CLR,
Mofsecond_2/Q_reg[2]/CLR, Mofsecond_2/Q_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on SEG_D0 relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>


