INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys/clock_scan_sys_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scan_sys_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys/clock_scan_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scan_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/scan_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase2_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcase2_main
INFO: [VRFC 10-2458] undeclared symbol update_clk_EN, assumed default net type wire [E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase2_main.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.srcs/sim_1/new/testcase2_main_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcase2_main_SIM
