memory-map:
  bus: wb-32-be
  name: sreg2
  description: a single register
  elements:
    - reg:
        name: areg1
        width: 32
        access: rw
        type: my_uint
