INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/conv2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D
WARNING: [VRFC 10-3380] identifier 'row_count' is used before its declaration [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:72]
WARNING: [VRFC 10-3380] identifier 'row_count' is used before its declaration [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:81]
WARNING: [VRFC 10-3380] identifier 'TX_count' is used before its declaration [C:/Users/marc/Desktop/yolo/hardware/conv2D.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/sim/bd_0eb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6
INFO: [VRFC 10-311] analyzing module clk_map_imp_3VFIY4
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1W2RED3
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_WV6LX0
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_ROSXV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_0/sim/bd_0eb6_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_2/sim/bd_0eb6_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_3/sim/bd_0eb6_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_4/sim/bd_0eb6_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_5/sim/bd_0eb6_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_6/sim/bd_0eb6_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_7/sim/bd_0eb6_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_8/sim/bd_0eb6_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_9/sim/bd_0eb6_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_10/sim/bd_0eb6_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0eb6_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_0/sim/test_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/sim/bd_809f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_809f
INFO: [VRFC 10-311] analyzing module clk_map_imp_13Z3E5V
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_T27MAW
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1TD5D4B
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1YIXE41
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_809f_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_809f_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_809f_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_809f_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_809f_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_809f_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_809f_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_809f_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_809f_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_809f_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_809f_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_809f_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_809f_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_809f_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_809f_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_809f_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_809f_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_809f_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_1_0/sim/test_axi_smc_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axi_smc_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/sim/bd_806f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f
INFO: [VRFC 10-311] analyzing module clk_map_imp_6J55FG
INFO: [VRFC 10-311] analyzing module i_nodes_imp_1NHIS7M
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1UCRG4N
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1H0H8WB
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1WTPVVR
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_9GUXQ5
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_TZA1R8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_XRQG72
INFO: [VRFC 10-311] analyzing module switchboards_imp_52E3CA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_806f_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_806f_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_806f_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_806f_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_806f_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_806f_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_806f_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_aroutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_806f_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_routsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_806f_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_awoutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_10/sim/bd_806f_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_woutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_11/sim/bd_806f_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_boutsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_12/sim/bd_806f_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_13/sim/bd_806f_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_14/sim/bd_806f_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_15/sim/bd_806f_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_16/sim/bd_806f_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_17/sim/bd_806f_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_18/sim/bd_806f_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_19/sim/bd_806f_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_20/sim/bd_806f_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_21/sim/bd_806f_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_22/sim/bd_806f_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_23/sim/bd_806f_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_24/sim/bd_806f_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_25/sim/bd_806f_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_26/sim/bd_806f_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_27/sim/bd_806f_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_28/sim/bd_806f_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_29/sim/bd_806f_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_30/sim/bd_806f_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_31/sim/bd_806f_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_32/sim/bd_806f_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_33/sim/bd_806f_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_34/sim/bd_806f_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_35/sim/bd_806f_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_36/sim/bd_806f_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_37/sim/bd_806f_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_38/sim/bd_806f_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_39/sim/bd_806f_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_806f_m01e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axi_smc_2_0/sim/test_axi_smc_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axi_smc_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axis_data_fifo_0/sim/test_axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_axis_data_fifo_0_0/sim/test_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_processing_system7_0_0/sim/test_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/ip/test_conv2D_0_0/sim/test_conv2D_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_conv2D_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.ip_user_files/bd/test/sim/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/hdl/test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_wrapper
