name: INPUTMUX
description: LPC84x Input multiplexing (INPUT MUX)
source: LPC845/LPC845.xml v1.6 (MCUX_2.16.100)
registers:
  - name: DMA_INMUX_INMUX0
    description: DMA output trigger selection to become DMA trigger
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: INP
        description: DMA trigger output number (decimal value) for DMA channel n (n = 0 to 24).
        bitOffset: 0
        bitWidth: 5
        access: read-write
  - name: DMA_INMUX_INMUX1
    description: DMA output trigger selection to become DMA trigger
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: INP
        description: DMA trigger output number (decimal value) for DMA channel n (n = 0 to 24).
        bitOffset: 0
        bitWidth: 5
        access: read-write
  - name: SCT_INMUX0
    description: input select register for SCT
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP_N
        description: Input mux register for SCT input n (n = 0 to 3). 0 = sct input 0 1=sct input 1 2= sct input 2 3= sct gpio input 3 4= adc_thcmp_irq 5 = comparator out 6 = timer ct32b0 match2 7=gpio_int_bmatch 8=arm_txev 9=debug_halted
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: SCT_INMUX1
    description: input select register for SCT
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP_N
        description: Input mux register for SCT input n (n = 0 to 3). 0 = sct input 0 1=sct input 1 2= sct input 2 3= sct gpio input 3 4= adc_thcmp_irq 5 = comparator out 6 = timer ct32b0 match2 7=gpio_int_bmatch 8=arm_txev 9=debug_halted
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: SCT_INMUX2
    description: input select register for SCT
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP_N
        description: Input mux register for SCT input n (n = 0 to 3). 0 = sct input 0 1=sct input 1 2= sct input 2 3= sct gpio input 3 4= adc_thcmp_irq 5 = comparator out 6 = timer ct32b0 match2 7=gpio_int_bmatch 8=arm_txev 9=debug_halted
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: SCT_INMUX3
    description: input select register for SCT
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP_N
        description: Input mux register for SCT input n (n = 0 to 3). 0 = sct input 0 1=sct input 1 2= sct input 2 3= sct gpio input 3 4= adc_thcmp_irq 5 = comparator out 6 = timer ct32b0 match2 7=gpio_int_bmatch 8=arm_txev 9=debug_halted
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX0
    description: Trigger select register for DMA channel
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX1
    description: Trigger select register for DMA channel
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX2
    description: Trigger select register for DMA channel
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX3
    description: Trigger select register for DMA channel
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX4
    description: Trigger select register for DMA channel
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX5
    description: Trigger select register for DMA channel
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX6
    description: Trigger select register for DMA channel
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX7
    description: Trigger select register for DMA channel
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX8
    description: Trigger select register for DMA channel
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX9
    description: Trigger select register for DMA channel
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX10
    description: Trigger select register for DMA channel
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX11
    description: Trigger select register for DMA channel
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX12
    description: Trigger select register for DMA channel
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX13
    description: Trigger select register for DMA channel
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX14
    description: Trigger select register for DMA channel
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX15
    description: Trigger select register for DMA channel
    addressOffset: 124
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX16
    description: Trigger select register for DMA channel
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX17
    description: Trigger select register for DMA channel
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX18
    description: Trigger select register for DMA channel
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX19
    description: Trigger select register for DMA channel
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX20
    description: Trigger select register for DMA channel
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX21
    description: Trigger select register for DMA channel
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX22
    description: Trigger select register for DMA channel
    addressOffset: 152
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX23
    description: Trigger select register for DMA channel
    addressOffset: 156
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMA_ITRIG_INMUX24
    description: Trigger select register for DMA channel
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0 to 12). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4= Comparator out 5 = Pin interrupt 4 6 = Pin interrupt 5 7 = Pin interrupt 6 8 = Pin interrupt 7 9= Timer CTIMER0 Match 0 dma request 10 = Timer CTIMER0 Match 1 dma request 11 = DMA output trigger mux 0 12 = DMA output trigger mux 1
        bitOffset: 0
        bitWidth: 4
        access: read-write
addressBlocks:
  - offset: 0
    size: 164
    usage: registers
