# ğŸ”§ Verilog Hardware Design - Homework 1

## ğŸ“Œ Overview
This repository contains my **Verilog implementation** for **Homework 1** in **Advanced Digital Design (ENCS3310)**. The assignment involves designing and simulating digital logic circuits using **Verilog HDL**.

## ğŸ›  Features
- âœ… **Quad 2-to-1 Multiplexer (Quad_Mux2x1) Implementation**
- âœ… **BCD to 7-Segment Driver (BCD_7Segment_driver)**
- âœ… **2-to-4 Decoder (Decoder2x4)**
- âœ… **Structural Design Combining the Above Components**
- âœ… **Testbench for Functional Verification**
- âœ… **Simulation & Waveform Analysis**

## ğŸ“‚ Contents
- ğŸ“œ **hw1.v:** Verilog source code for the designed components.
- ğŸ“„ **Homework Document (HW1.pdf):** Problem statement and requirements.


## ğŸ“Œ Requirements
- Verilog Simulator 
- Basic knowledge of digital logic design

## ğŸ‘©â€ğŸ’» Author
**Saja Asfour**
- ğŸ“ Computer Engineering Student at Birzeit University
- ğŸ  GitHub: [SajaAsfour](https://github.com/SajaAsfour)

## ğŸ“œ License
This repository is for educational purposes. Feel free to use and reference the work, but please give proper credit. ğŸ˜Š
