# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/dma/fsl-imx-sdma.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Freescale Smart Direct Memory Access (SDMA) Controller for i.MX

maintainers:
  - Shawn Guo <shawn.guo@linaro.org>
  - Fabio Estevam <fabio.estevam@nxp.com>
description: test

properties:
  compatible: {}
historical: |+
  * Freescale Smart Direct Memory Access (SDMA) Controller for i.MX

  Required properties:
  - compatible : Should be one of
        "fsl,imx25-sdma"
        "fsl,imx31-sdma", "fsl,imx31-to1-sdma", "fsl,imx31-to2-sdma"
        "fsl,imx35-sdma", "fsl,imx35-to1-sdma", "fsl,imx35-to2-sdma"
        "fsl,imx51-sdma"
        "fsl,imx53-sdma"
        "fsl,imx6q-sdma"
        "fsl,imx7d-sdma"
    The -to variants should be preferred since they allow to determine the
    correct ROM script addresses needed for the driver to work without additional
    firmware.
  - reg : Should contain SDMA registers location and length
  - interrupts : Should contain SDMA interrupt
  - #dma-cells : Must be <3>.
    The first cell specifies the DMA request/event ID.  See details below
    about the second and third cell.
  - fsl,sdma-ram-script-name : Should contain the full path of SDMA RAM
    scripts firmware

  The second cell of dma phandle specifies the peripheral type of DMA transfer.
  The full ID of peripheral types can be found below.

  	ID	transfer type
  	---------------------
  	0	MCU domain SSI
  	1	Shared SSI
  	2	MMC
  	3	SDHC
  	4	MCU domain UART
  	5	Shared UART
  	6	FIRI
  	7	MCU domain CSPI
  	8	Shared CSPI
  	9	SIM
  	10	ATA
  	11	CCM
  	12	External peripheral
  	13	Memory Stick Host Controller
  	14	Shared Memory Stick Host Controller
  	15	DSP
  	16	Memory
  	17	FIFO type Memory
  	18	SPDIF
  	19	IPU Memory
  	20	ASRC
  	21	ESAI
  	22	SSI Dual FIFO	(needs firmware ver >= 2)
  	23	Shared ASRC
  	24	SAI

  The third cell specifies the transfer priority as below.

  	ID	transfer priority
  	-------------------------
  	0	High
  	1	Medium
  	2	Low

  Optional properties:

  - gpr : The phandle to the General Purpose Register (GPR) node.
  - fsl,sdma-event-remap : Register bits of sdma event remap, the format is
    <reg shift val>.
      reg is the GPR register offset.
      shift is the bit position inside the GPR register.
      val is the value of the bit (0 or 1).

...
