###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Jan 18 14:52:22 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_8_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T1[8]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.054
  Arrival Time                  0.072
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                            |                     |              |       |        |  Time   |   Time   | 
     |----------------------------+---------------------+--------------+-------+--------+---------+----------| 
     |                            | in_BUS16_S0_T1[8] v |              | 0.016 |        |   0.019 |    0.002 | 
     | sb_wide/U985               |                     | AOI22D0BWP40 | 0.017 | -0.001 |   0.018 |    0.001 | 
     | sb_wide/U985               | A1 v -> ZN ^        | AOI22D0BWP40 | 0.027 |  0.022 |   0.040 |    0.022 | 
     | sb_wide/U986               |                     | ND2D0BWP40   | 0.027 |  0.000 |   0.040 |    0.022 | 
     | sb_wide/U986               | A2 ^ -> ZN v        | ND2D0BWP40   | 0.037 |  0.031 |   0.072 |    0.054 | 
     | sb_wide/out_1_1_id1_reg_8_ |                     | DFQD0BWP40   | 0.037 |  0.000 |   0.072 |    0.054 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.101 | 
     | CTS_ccl_a_buf_00010                    |             | CKBD20BWP40  | 0.030 | 0.001 |  -0.118 |   -0.100 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^  | CKBD20BWP40  | 0.058 | 0.055 |  -0.063 |   -0.045 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD4BWP40 | 0.060 | 0.009 |  -0.053 |   -0.036 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.077 |   0.024 |    0.041 | 
     | sb_wide/out_1_1_id1_reg_8_             |             | DFQD0BWP40   | 0.061 | 0.001 |   0.024 |    0.042 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin cb_data1/config_cb_reg_31_/CP 
Endpoint:   cb_data1/config_cb_reg_31_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.192
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.003 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.003 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.026 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.026 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.026 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.058 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.058 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.173 | 
     | cb_data1/config_cb_reg_31_ |             | DFCNQD1BWP40 | 0.201 | 0.000 |   0.192 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.100 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.099 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.044 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.041 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.041 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.040 | 
     | cb_data1/config_cb_reg_31_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.042 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin cb_bit0/config_cb_reg_25_/CP 
Endpoint:   cb_bit0/config_cb_reg_25_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.162
  Arrival Time                  0.181
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.003 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.003 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.003 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.021 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.021 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.046 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.046 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.077 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.077 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.161 | 
     | cb_bit0/config_cb_reg_25_ |             | DFCNQD1BWP40 | 0.144 | 0.001 |   0.181 |    0.162 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.100 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.099 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.044 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.040 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.040 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.040 | 
     | cb_bit0/config_cb_reg_25_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.023 |    0.042 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin cb_bit0/config_cb_reg_13_/CP 
Endpoint:   cb_bit0/config_cb_reg_13_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.162
  Arrival Time                  0.181
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.003 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.003 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.003 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.021 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.021 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.046 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.046 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.077 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.077 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.161 | 
     | cb_bit0/config_cb_reg_13_ |             | DFCNQD1BWP40 | 0.144 | 0.001 |   0.181 |    0.162 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.100 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.099 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.044 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.040 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.040 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.041 | 
     | cb_bit0/config_cb_reg_13_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.023 |    0.042 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin cb_data1/config_cb_reg_29_/CP 
Endpoint:   cb_data1/config_cb_reg_29_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.192
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.004 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.004 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.025 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.025 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.025 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.057 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.057 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.172 | 
     | cb_data1/config_cb_reg_29_ |             | DFCNQD1BWP40 | 0.201 | 0.001 |   0.192 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.100 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.044 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.040 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.040 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.040 | 
     | cb_data1/config_cb_reg_29_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.042 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin cb_bit0/config_cb_reg_26_/CP 
Endpoint:   cb_bit0/config_cb_reg_26_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.162
  Arrival Time                  0.181
  Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.004 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.004 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.004 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.020 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.020 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.045 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.045 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.076 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.076 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.160 | 
     | cb_bit0/config_cb_reg_26_ |             | DFCNQD1BWP40 | 0.144 | 0.002 |   0.181 |    0.162 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.099 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.098 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.043 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.039 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.039 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.041 | 
     | cb_bit0/config_cb_reg_26_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.023 |    0.042 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin cb_bit0/config_cb_reg_27_/CP 
Endpoint:   cb_bit0/config_cb_reg_27_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.162
  Arrival Time                  0.181
  Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.004 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.004 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.004 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.020 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.020 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.045 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.045 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.076 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.076 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.160 | 
     | cb_bit0/config_cb_reg_27_ |             | DFCNQD1BWP40 | 0.144 | 0.002 |   0.181 |    0.162 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.099 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.098 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.043 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.039 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.039 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.041 | 
     | cb_bit0/config_cb_reg_27_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.023 |    0.042 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin cb_data1/config_cb_reg_30_/CP 
Endpoint:   cb_data1/config_cb_reg_30_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.193
  Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.004 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.024 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.024 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.024 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.057 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.057 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.171 | 
     | cb_data1/config_cb_reg_30_ |             | DFCNQD1BWP40 | 0.201 | 0.002 |   0.193 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.099 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.043 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.039 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.039 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.041 | 
     | cb_data1/config_cb_reg_30_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.043 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin cb_bit0/config_cb_reg_28_/CP 
Endpoint:   cb_bit0/config_cb_reg_28_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.162
  Arrival Time                  0.182
  Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.019 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.019 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.075 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.075 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.159 | 
     | cb_bit0/config_cb_reg_28_ |             | DFCNQD1BWP40 | 0.144 | 0.002 |   0.182 |    0.162 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.099 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.039 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.039 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.042 | 
     | cb_bit0/config_cb_reg_28_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.023 |    0.043 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin cb_data1/config_cb_reg_28_/CP 
Endpoint:   cb_data1/config_cb_reg_28_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.193
  Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.024 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.024 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.024 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.171 | 
     | cb_data1/config_cb_reg_28_ |             | DFCNQD1BWP40 | 0.201 | 0.002 |   0.193 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.099 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.039 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.039 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_28_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.043 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin cb_bit0/config_cb_reg_30_/CP 
Endpoint:   cb_bit0/config_cb_reg_30_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.162
  Arrival Time                  0.182
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.019 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.019 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.075 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.075 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.159 | 
     | cb_bit0/config_cb_reg_30_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.182 |    0.162 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.042 | 
     | cb_bit0/config_cb_reg_30_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.023 |    0.043 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin cb_bit0/config_cb_reg_31_/CP 
Endpoint:   cb_bit0/config_cb_reg_31_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.162
  Arrival Time                  0.182
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.019 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.019 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.075 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.075 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.159 | 
     | cb_bit0/config_cb_reg_31_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.182 |    0.162 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.042 | 
     | cb_bit0/config_cb_reg_31_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.023 |    0.043 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin cb_data1/config_cb_reg_22_/CP 
Endpoint:   cb_data1/config_cb_reg_22_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.194
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.024 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.024 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.024 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.171 | 
     | cb_data1/config_cb_reg_22_ |             | DFCNQD1BWP40 | 0.201 | 0.002 |   0.194 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.039 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.039 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_22_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.044 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin cb_data1/config_cb_reg_23_/CP 
Endpoint:   cb_data1/config_cb_reg_23_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.194
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.024 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.024 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.024 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.171 | 
     | cb_data1/config_cb_reg_23_ |             | DFCNQD1BWP40 | 0.201 | 0.002 |   0.194 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.039 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.039 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_23_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.044 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin cb_bit0/config_cb_reg_29_/CP 
Endpoint:   cb_bit0/config_cb_reg_29_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.075 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.075 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.159 | 
     | cb_bit0/config_cb_reg_29_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_29_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin cb_data1/config_cb_reg_21_/CP 
Endpoint:   cb_data1/config_cb_reg_21_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.194
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.024 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.024 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.024 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_21_ |             | DFCNQD1BWP40 | 0.201 | 0.003 |   0.194 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_21_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.044 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin cb_data1/config_cb_reg_5_/CP 
Endpoint:   cb_data1/config_cb_reg_5_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | FE_PHC3_reset             |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | FE_PHC3_reset             | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                  | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2               |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2               | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_5_ |             | DFCNQD1BWP40 | 0.201 | 0.003 |   0.195 |    0.173 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_5_             |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin cb_bit0/config_cb_reg_24_/CP 
Endpoint:   cb_bit0/config_cb_reg_24_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_24_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_24_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin cb_data1/config_cb_reg_20_/CP 
Endpoint:   cb_data1/config_cb_reg_20_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.194
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.005 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_20_ |             | DFCNQD1BWP40 | 0.201 | 0.003 |   0.194 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_20_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.044 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin cb_data1/config_cb_reg_4_/CP 
Endpoint:   cb_data1/config_cb_reg_4_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset             |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | FE_PHC3_reset             | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                  | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2               |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2               | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_4_ |             | DFCNQD1BWP40 | 0.201 | 0.003 |   0.195 |    0.173 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_4_             |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin cb_data1/config_cb_reg_6_/CP 
Endpoint:   cb_data1/config_cb_reg_6_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset             |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | FE_PHC3_reset             | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                  | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2               |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2               | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_6_ |             | DFCNQD1BWP40 | 0.201 | 0.003 |   0.195 |    0.173 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_6_             |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin cb_data1/config_cb_reg_18_/CP 
Endpoint:   cb_data1/config_cb_reg_18_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.194
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_18_ |             | DFCNQD1BWP40 | 0.201 | 0.003 |   0.194 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_18_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.044 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin cb_bit0/config_cb_reg_23_/CP 
Endpoint:   cb_bit0/config_cb_reg_23_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.005 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_23_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_23_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin cb_data1/config_cb_reg_7_/CP 
Endpoint:   cb_data1/config_cb_reg_7_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset             |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset             | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                  | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2               |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2               | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_7_ |             | DFCNQD1BWP40 | 0.201 | 0.003 |   0.195 |    0.173 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_7_             |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin cb_data1/config_cb_reg_13_/CP 
Endpoint:   cb_data1/config_cb_reg_13_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_13_ |             | DFCNQD1BWP40 | 0.201 | 0.004 |   0.195 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_13_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin cb_data1/config_cb_reg_25_/CP 
Endpoint:   cb_data1/config_cb_reg_25_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.056 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.056 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_25_ |             | DFCNQD1BWP40 | 0.201 | 0.004 |   0.195 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.042 | 
     | cb_data1/config_cb_reg_25_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin cb_bit0/config_cb_reg_22_/CP 
Endpoint:   cb_bit0/config_cb_reg_22_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.044 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_22_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.042 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_22_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin cb_data1/config_cb_reg_17_/CP 
Endpoint:   cb_data1/config_cb_reg_17_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.055 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.055 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_17_ |             | DFCNQD1BWP40 | 0.201 | 0.003 |   0.195 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.043 | 
     | cb_data1/config_cb_reg_17_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin cb_bit0/config_cb_reg_21_/CP 
Endpoint:   cb_bit0/config_cb_reg_21_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_21_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.098 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_21_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin cb_bit0/config_cb_reg_7_/CP 
Endpoint:   cb_bit0/config_cb_reg_7_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |             |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                          | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                  | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset    |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset    |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset    | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset    |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset    | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2               |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2               | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_7_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.183 |    0.161 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_7_             |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin cb_data1/config_cb_reg_24_/CP 
Endpoint:   cb_data1/config_cb_reg_24_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.055 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.055 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_24_ |             | DFCNQD1BWP40 | 0.201 | 0.003 |   0.195 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.043 | 
     | cb_data1/config_cb_reg_24_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin cb_data1/config_cb_reg_27_/CP 
Endpoint:   cb_data1/config_cb_reg_27_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.055 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.055 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_27_ |             | DFCNQD1BWP40 | 0.201 | 0.003 |   0.195 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.043 | 
     | cb_data1/config_cb_reg_27_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin cb_data1/config_cb_reg_1_/CP 
Endpoint:   cb_data1/config_cb_reg_1_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset             |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset             | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                  | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.055 | 
     | cb_data1/U2               |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.055 | 
     | cb_data1/U2               | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.170 | 
     | cb_data1/config_cb_reg_1_ |             | DFCNQD1BWP40 | 0.201 | 0.004 |   0.195 |    0.173 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.038 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.043 | 
     | cb_data1/config_cb_reg_1_             |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin cb_bit0/config_cb_reg_5_/CP 
Endpoint:   cb_bit0/config_cb_reg_5_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |             |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                          | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                  | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset    |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset    |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset    | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset    |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset    | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2               |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2               | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_5_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.183 |    0.161 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_5_             |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin cb_data1/config_cb_reg_26_/CP 
Endpoint:   cb_data1/config_cb_reg_26_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.055 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.055 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.169 | 
     | cb_data1/config_cb_reg_26_ |             | DFCNQD1BWP40 | 0.201 | 0.004 |   0.195 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.037 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.043 | 
     | cb_data1/config_cb_reg_26_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin cb_bit0/config_cb_reg_4_/CP 
Endpoint:   cb_bit0/config_cb_reg_4_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |             |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                          | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                  | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset    |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset    |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset    | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset    |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset    | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2               |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2               | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_4_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.183 |    0.161 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_4_             |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin cb_bit0/config_cb_reg_6_/CP 
Endpoint:   cb_bit0/config_cb_reg_6_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |             |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                          | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                  | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset    |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset    |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset    | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset    |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset    | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2               |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2               | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_6_ |             | DFCNQD1BWP40 | 0.144 | 0.004 |   0.183 |    0.161 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_6_             |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin cb_bit0/config_cb_reg_20_/CP 
Endpoint:   cb_bit0/config_cb_reg_20_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_20_ |             | DFCNQD1BWP40 | 0.144 | 0.003 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_20_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin cb_bit0/config_cb_reg_15_/CP 
Endpoint:   cb_bit0/config_cb_reg_15_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_15_ |             | DFCNQD1BWP40 | 0.144 | 0.004 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_15_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin cb_bit0/config_cb_reg_18_/CP 
Endpoint:   cb_bit0/config_cb_reg_18_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_18_ |             | DFCNQD1BWP40 | 0.144 | 0.004 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.043 | 
     | cb_bit0/config_cb_reg_18_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin cb_data1/config_cb_reg_19_/CP 
Endpoint:   cb_data1/config_cb_reg_19_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.055 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.055 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.169 | 
     | cb_data1/config_cb_reg_19_ |             | DFCNQD1BWP40 | 0.201 | 0.004 |   0.195 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.037 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.043 | 
     | cb_data1/config_cb_reg_19_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin cb_bit0/config_cb_reg_11_/CP 
Endpoint:   cb_bit0/config_cb_reg_11_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_11_ |             | DFCNQD1BWP40 | 0.144 | 0.004 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.044 | 
     | cb_bit0/config_cb_reg_11_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin cb_bit0/config_cb_reg_12_/CP 
Endpoint:   cb_bit0/config_cb_reg_12_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_12_ |             | DFCNQD1BWP40 | 0.144 | 0.004 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.044 | 
     | cb_bit0/config_cb_reg_12_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin cb_bit0/config_cb_reg_17_/CP 
Endpoint:   cb_bit0/config_cb_reg_17_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_17_ |             | DFCNQD1BWP40 | 0.144 | 0.004 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.044 | 
     | cb_bit0/config_cb_reg_17_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin cb_bit0/config_cb_reg_19_/CP 
Endpoint:   cb_bit0/config_cb_reg_19_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.018 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_19_ |             | DFCNQD1BWP40 | 0.144 | 0.004 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.044 | 
     | cb_bit0/config_cb_reg_19_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin cb_data1/config_cb_reg_8_/CP 
Endpoint:   cb_data1/config_cb_reg_8_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset             |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset             | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.023 | 
     | cb_data1                  | reset v     | cb_unq1_0    |       |       |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.023 | 
     | cb_data1/FE_PHC2_reset    | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.055 | 
     | cb_data1/U2               |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.055 | 
     | cb_data1/U2               | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.169 | 
     | cb_data1/config_cb_reg_8_ |             | DFCNQD1BWP40 | 0.201 | 0.004 |   0.195 |    0.173 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.037 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.043 | 
     | cb_data1/config_cb_reg_8_             |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin cb_bit0/config_cb_reg_8_/CP 
Endpoint:   cb_bit0/config_cb_reg_8_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |             |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                          | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                  | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset    |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.017 | 
     | cb_bit0/FE_PHC4_reset    |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.017 | 
     | cb_bit0/FE_PHC4_reset    | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset    |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset    | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2               |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2               | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_8_ |             | DFCNQD1BWP40 | 0.144 | 0.004 |   0.183 |    0.161 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.044 | 
     | cb_bit0/config_cb_reg_8_             |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin cb_bit0/config_cb_reg_14_/CP 
Endpoint:   cb_bit0/config_cb_reg_14_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.017 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.017 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_14_ |             | DFCNQD1BWP40 | 0.144 | 0.004 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.044 | 
     | cb_bit0/config_cb_reg_14_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin cb_bit0/config_cb_reg_16_/CP 
Endpoint:   cb_bit0/config_cb_reg_16_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Removal                       0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.161
  Arrival Time                  0.183
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |              |       |       |  Time   |   Time   | 
     |---------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                           | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | cb_bit0                   | reset v     | cb_unq2_3    |       |       |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | cb_bit0/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40  | 0.011 | 0.024 |   0.039 |    0.017 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.039 |    0.017 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40  | 0.014 | 0.025 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     |             | BUFFD0BWP40  | 0.014 | 0.000 |   0.065 |    0.043 | 
     | cb_bit0/FE_PHC1_reset     | I v -> Z v  | BUFFD0BWP40  | 0.020 | 0.031 |   0.096 |    0.074 | 
     | cb_bit0/U2                |             | CKND3BWP40   | 0.020 | 0.000 |   0.096 |    0.074 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND3BWP40   | 0.144 | 0.084 |   0.180 |    0.158 | 
     | cb_bit0/config_cb_reg_16_ |             | DFCNQD1BWP40 | 0.144 | 0.004 |   0.183 |    0.161 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.096 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_bit0                              | clk ^       | cb_unq2_3    |       |       |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.059 | 0.081 |   0.022 |    0.044 | 
     | cb_bit0/config_cb_reg_16_            |             | DFCNQD1BWP40 | 0.059 | 0.001 |   0.022 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin cb_data1/config_cb_reg_11_/CP 
Endpoint:   cb_data1/config_cb_reg_11_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.173
  Arrival Time                  0.195
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |              |       |       |  Time   |   Time   | 
     |----------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                            | reset v     |              | 0.011 |       |   0.016 |   -0.006 | 
     | FE_PHC3_reset              |             | BUFFD0BWP40  | 0.011 | 0.000 |   0.016 |   -0.006 | 
     | FE_PHC3_reset              | I v -> Z v  | BUFFD0BWP40  | 0.019 | 0.029 |   0.045 |    0.022 | 
     | cb_data1                   | reset v     | cb_unq1_0    |       |       |   0.045 |    0.022 | 
     | cb_data1/FE_PHC2_reset     |             | BUFFD0BWP40  | 0.019 | 0.000 |   0.045 |    0.022 | 
     | cb_data1/FE_PHC2_reset     | I v -> Z v  | BUFFD0BWP40  | 0.021 | 0.032 |   0.077 |    0.055 | 
     | cb_data1/U2                |             | INVD2BWP40   | 0.021 | 0.000 |   0.077 |    0.055 | 
     | cb_data1/U2                | I v -> ZN ^ | INVD2BWP40   | 0.201 | 0.114 |   0.191 |    0.169 | 
     | cb_data1/config_cb_reg_11_ |             | DFCNQD1BWP40 | 0.201 | 0.004 |   0.195 |    0.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.016
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.030 |       |  -0.119 |   -0.097 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD18BWP40  | 0.030 | 0.001 |  -0.118 |   -0.095 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD18BWP40  | 0.051 | 0.055 |  -0.063 |   -0.041 | 
     | cb_data1                              | clk ^       | cb_unq1_0    |       |       |  -0.059 |   -0.037 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD8BWP40 | 0.052 | 0.004 |  -0.059 |   -0.037 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD8BWP40 | 0.061 | 0.080 |   0.021 |    0.043 | 
     | cb_data1/config_cb_reg_11_            |             | DFCNQD1BWP40 | 0.061 | 0.002 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------+ 

