
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    45703500                       # Number of ticks simulated
final_tick                                   45703500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173108                       # Simulator instruction rate (inst/s)
host_op_rate                                   183962                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               91214305                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646672                       # Number of bytes of host memory used
host_seconds                                     0.50                       # Real time elapsed on the host
sim_insts                                       86730                       # Number of instructions simulated
sim_ops                                         92172                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           37120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           24832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          812191626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          543328191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1355519818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     812191626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        812191626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12602974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12602974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12602974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         812191626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         543328191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1368122791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                       969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  61632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   62016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      45696000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    9                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.758621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.214248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.339125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           53     30.46%     30.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     24.14%     54.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     11.49%     66.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      8.62%     74.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      5.17%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.87%     82.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      4.60%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.15%     88.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20     11.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          174                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      8935000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                26991250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4815000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9278.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28028.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1348.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1356.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      777                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      46723.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1005480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   548625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5514600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26623845                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               160500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               36395850                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            928.672854                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      2459000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37816000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1084200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20392605                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5618250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               29929980                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            763.958394                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     12092500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28638000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   12260                       # Number of BP lookups
system.cpu.branchPred.condPredicted             10293                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1171                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                10421                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    7483                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.806928                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     773                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                            91408                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              26860                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         112086                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       12260                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               8256                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         31062                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2447                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                     14531                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   596                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              59146                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.036131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.237759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    40532     68.53%     68.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      985      1.67%     70.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1045      1.77%     71.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      590      1.00%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1017      1.72%     74.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      459      0.78%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      851      1.44%     76.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5221      8.83%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     8446     14.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                59146                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.134124                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.226217                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    23377                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 17501                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     16582                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   740                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    946                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  827                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   288                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 114698                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1026                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    946                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    24315                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2456                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5728                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     16344                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  9357                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 110996                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    92                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    101                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    229                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   8789                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              135230                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                539521                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           167391                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                113439                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    21791                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                113                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            112                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      3474                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                23984                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8252                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1077                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              528                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     106134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 242                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    100585                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                55                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           14204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        39285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             67                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         59146                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.700622                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.345627                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29945     50.63%     50.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7089     11.99%     62.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3695      6.25%     68.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                8431     14.25%     83.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2748      4.65%     87.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1809      3.06%     90.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 957      1.62%     92.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 742      1.25%     93.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3730      6.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           59146                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      33      0.89%      0.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   3342     89.77%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    170      4.57%     95.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   178      4.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 56816     56.49%     56.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12876     12.80%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23413     23.28%     92.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7477      7.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 100585                       # Type of FU issued
system.cpu.iq.rate                           1.100396                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3723                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.037013                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             264033                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            120610                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        97403                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  61                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 104275                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      33                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              117                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3690                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1318                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          105                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    946                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1718                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   666                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              106384                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               215                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 23984                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 8252                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                107                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   639                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             60                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            434                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          527                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  961                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 99233                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 22864                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1352                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                        30164                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     8969                       # Number of branches executed
system.cpu.iew.exec_stores                       7300                       # Number of stores executed
system.cpu.iew.exec_rate                     1.085605                       # Inst execution rate
system.cpu.iew.wb_sent                          97713                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         97431                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     71943                       # num instructions producing a value
system.cpu.iew.wb_consumers                    114288                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.065891                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629489                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           14215                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               894                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        56953                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.618387                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.532615                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        30769     54.03%     54.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10558     18.54%     72.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3141      5.52%     78.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          846      1.49%     79.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1247      2.19%     81.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4508      7.92%     89.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          797      1.40%     91.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          212      0.37%     91.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4875      8.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        56953                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                86730                       # Number of instructions committed
system.cpu.commit.committedOps                  92172                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          27228                       # Number of memory references committed
system.cpu.commit.loads                         20294                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                       8076                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     84564                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            52120     56.55%     56.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12821     13.91%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           20294     22.02%     92.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6934      7.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             92172                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  4875                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       158282                       # The number of ROB reads
system.cpu.rob.rob_writes                      214981                       # The number of ROB writes
system.cpu.timesIdled                             388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       86730                       # Number of Instructions Simulated
system.cpu.committedOps                         92172                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.053938                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.053938                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.948823                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.948823                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   148463                       # number of integer regfile reads
system.cpu.int_regfile_writes                   78537                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    361716                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    40827                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   30172                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                25                       # number of replacements
system.cpu.dcache.tags.tagsinuse           221.488806                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               26184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               388                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.484536                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   221.488806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.216298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.216298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.354492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             59094                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            59094                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        22201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22201                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         3876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3876                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         26077                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            26077                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        26082                       # number of overall hits
system.cpu.dcache.overall_hits::total           26082                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           259                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2907                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3166                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3167                       # number of overall misses
system.cpu.dcache.overall_misses::total          3167                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     15489250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15489250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    157769742                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    157769742                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       141250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    173258992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    173258992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    173258992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    173258992                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        22460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        22460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         6783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        29243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        29243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        29249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        29249                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011532                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.428571                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.428571                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.108265                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.108265                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.108277                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.108277                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59804.054054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59804.054054                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54272.357069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54272.357069                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        70625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54724.886924                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54724.886924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54707.607199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54707.607199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.533333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           99                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2682                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2781                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2781                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2781                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2781                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          225                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10030500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10030500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     12225245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12225245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     22255745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22255745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     22307995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22307995                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013166                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013166                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013197                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013197                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62690.625000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62690.625000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54334.422222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54334.422222                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        52250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57807.129870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57807.129870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57792.733161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57792.733161                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               201                       # number of replacements
system.cpu.icache.tags.tagsinuse           259.515707                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               13754                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               580                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.713793                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   259.515707                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.506867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.506867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             29642                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            29642                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        13754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           13754                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         13754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            13754                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        13754                       # number of overall hits
system.cpu.icache.overall_hits::total           13754                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           777                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          777                       # number of overall misses
system.cpu.icache.overall_misses::total           777                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     41761500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41761500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     41761500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41761500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     41761500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41761500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        14531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        14531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        14531                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        14531                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        14531                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        14531                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.053472                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053472                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.053472                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053472                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.053472                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053472                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53747.104247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53747.104247                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53747.104247                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53747.104247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53747.104247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53747.104247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          196                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          196                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          196                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          581                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          581                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     31902750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31902750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     31902750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31902750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     31902750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31902750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.039983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.039983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.039983                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.039983                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.039983                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.039983                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54910.068847                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54910.068847                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54910.068847                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54910.068847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54910.068847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54910.068847                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 744                       # Transaction distribution
system.membus.trans_dist::ReadResp                743                       # Transaction distribution
system.membus.trans_dist::Writeback                 9                       # Transaction distribution
system.membus.trans_dist::ReadExReq               225                       # Transaction distribution
system.membus.trans_dist::ReadExResp              225                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        37120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        25408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   62528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               978                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                     978    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 978                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1249000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3083750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2074250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
