# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a100ticsg324-1L

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /afs/ece.cmu.edu/usr/rsaigal/18-545/audio/sound_mp/project_1/project_1.cache/wt [current_project]
set_property parent.project_path /afs/ece.cmu.edu/usr/rsaigal/18-545/audio/sound_mp/project_1/project_1.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib -sv /afs/ece.cmu.edu/usr/rsaigal/18-545/audio/sound_mp/project_1/project_1.srcs/sources_1/imports/sound_mp/LS244.sv
synth_design -top LS244 -part xc7a100ticsg324-1L
write_checkpoint -noxdef LS244.dcp
catch { report_utilization -file LS244_utilization_synth.rpt -pb LS244_utilization_synth.pb }
