IP Generator (Version 2022.2-SP4.2 build 132111)
Check out license ...
Start generating at 2024-07-24 13:50
Instance: pll_clk (E:\NEU\FPGA\Learn\Learn_DigitalLogic\4WithHardware\logos\ip_pll\ip_pll\ipcore\pll_clk\pll_clk.idf)
IP: Pango PLL (1.5)
Part: Logos-PGL25G-MBG324--6
Create directory 'rtl' ...
Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'pll_clk.v' ...
Found top module 'pll_clk' in file 'pll_clk.v'.
Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'pll_clk_tb.v' ...
Create template file 'pll_clk_tmpl.v' ...
Create template file 'pll_clk_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
