/// Auto-generated register definitions for DBG
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::dbg {

// ============================================================================
// DBG - Debug support
// Base Address: 0x40015800
// ============================================================================

/// DBG Register Structure
struct DBG_Registers {

    /// MCU Device ID Code Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IDCODE;

    /// DBG configuration register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DBG_CR;

    /// DBG APB freeze register 1
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DBG_APB_FZ1;

    /// DBG APB freeze register 2
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DBG_APB_FZ2;
};

static_assert(sizeof(DBG_Registers) >= 16, "DBG_Registers size mismatch");

/// DBG peripheral instance
inline DBG_Registers* DBG() {
    return reinterpret_cast<DBG_Registers*>(0x40015800);
}

}  // namespace alloy::hal::st::stm32g0::dbg
