

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling7d7e76dc42138c6c183d187b4b09269e  /home/pars/Documents/sim_4/bfs_linear_base
Extracting PTX file and ptxas options    1: bfs_linear_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_4/bfs_linear_base
self exe links to: /home/pars/Documents/sim_4/bfs_linear_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_4/bfs_linear_base
Running md5sum using "md5sum /home/pars/Documents/sim_4/bfs_linear_base "
self exe links to: /home/pars/Documents/sim_4/bfs_linear_base
Extracting specific PTX file named bfs_linear_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6inserti9Worklist2 : hostFun 0x0x556531edc6a8, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x156 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x194 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20f (global memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6inserti9Worklist2'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 86 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 15 bytes
GPGPU-Sim PTX: finished loading globals (121 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z6inserti9Worklist2' : regs=10, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' : regs=28, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ : hostFun 0x0x556531edc517, fat_cubin_handle = 1
Breadth-first Search by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/soc-LiveJournal1.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 4847571 |E| 68475391
This graph maintains both incomming and outgoing edge-list
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BFS solver (256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9586c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc6a8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: reconvergence points for _Z6inserti9Worklist2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7b0 (bfs_linear_base.1.sm_75.ptx:436) @%p1 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (bfs_linear_base.1.sm_75.ptx:451) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (bfs_linear_base.1.sm_75.ptx:443) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (bfs_linear_base.1.sm_75.ptx:451) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6inserti9Worklist2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6inserti9Worklist2'.
GPGPU-Sim PTX: pushing kernel '_Z6inserti9Worklist2' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6inserti9Worklist2'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 1: size 0
kernel_name = _Z6inserti9Worklist2 
kernel_launch_uid = 1 
gpu_sim_cycle = 5771
gpu_sim_insn = 3080
gpu_ipc =       0.5337
gpu_tot_sim_cycle = 5771
gpu_tot_sim_insn = 3080
gpu_tot_ipc =       0.5337
gpu_tot_issued_cta = 1
gpu_occupancy = 4.9577% 
gpu_tot_occupancy = 4.9577% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       0.0005
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0227 GB/Sec
L2_BW_total  =       0.0227 GB/Sec
gpu_total_sim_rate=22

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2
	L1D_total_cache_misses = 2
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 3392
gpgpu_n_tot_w_icount = 106
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 1
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 1
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:2571	W0_Scoreboard:319	W1:10	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:96
single_issue_nums: WS0:34	WS1:24	WS2:24	WS3:24	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40 {40:1,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8 {8:1,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 233 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       233         0         0         0       233         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       200         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3
L2_total_cache_misses = 1
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3
icnt_total_pkts_simt_to_mem=3
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3
Req_Network_cycles = 5771
Req_Network_injected_packets_per_cycle =       0.0005 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 3
Reply_Network_cycles = 5771
Reply_Network_injected_packets_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 17 sec (137 sec)
gpgpu_simulation_rate = 22 (inst/sec)
gpgpu_simulation_rate = 42 (cycle/sec)
gpgpu_silicon_slowdown = 32500000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (bfs_linear_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (bfs_linear_base.1.sm_75.ptx:71) @%p30 bra $L__BB0_40;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d8 (bfs_linear_base.1.sm_75.ptx:71) @%p30 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (bfs_linear_base.1.sm_75.ptx:79) @%p5 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x148 (bfs_linear_base.1.sm_75.ptx:87) @%p6 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (bfs_linear_base.1.sm_75.ptx:161) not.b32 %r41, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (bfs_linear_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c0 (bfs_linear_base.1.sm_75.ptx:107) @%p8 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1e0 (bfs_linear_base.1.sm_75.ptx:112) @%p9 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (bfs_linear_base.1.sm_75.ptx:119) setp.lt.s32 %p10, %r10, %r11;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x208 (bfs_linear_base.1.sm_75.ptx:120) @%p10 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (bfs_linear_base.1.sm_75.ptx:154) add.s32 %r70, %r70, 1;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2a0 (bfs_linear_base.1.sm_75.ptx:158) @%p11 bra $L__BB0_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (bfs_linear_base.1.sm_75.ptx:161) not.b32 %r41, %r4;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2c0 (bfs_linear_base.1.sm_75.ptx:164) @%p12 bra $L__BB0_40;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (bfs_linear_base.1.sm_75.ptx:175) @%p13 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x330 (bfs_linear_base.1.sm_75.ptx:182) @%p14 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (bfs_linear_base.1.sm_75.ptx:187) @%p15 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (bfs_linear_base.1.sm_75.ptx:194) setp.lt.s32 %p16, %r17, %r18;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x378 (bfs_linear_base.1.sm_75.ptx:195) @%p16 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bfs_linear_base.1.sm_75.ptx:229) ld.global.u32 %r19, [%rd89+4];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x418 (bfs_linear_base.1.sm_75.ptx:234) @%p17 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x448 (bfs_linear_base.1.sm_75.ptx:241) @%p18 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x468 (bfs_linear_base.1.sm_75.ptx:246) @%p19 bra $L__BB0_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (bfs_linear_base.1.sm_75.ptx:253) setp.lt.s32 %p20, %r20, %r21;

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x490 (bfs_linear_base.1.sm_75.ptx:254) @%p20 bra $L__BB0_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bfs_linear_base.1.sm_75.ptx:288) ld.global.u32 %r22, [%rd89+8];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x530 (bfs_linear_base.1.sm_75.ptx:293) @%p21 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x560 (bfs_linear_base.1.sm_75.ptx:300) @%p22 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x580 (bfs_linear_base.1.sm_75.ptx:305) @%p23 bra $L__BB0_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (bfs_linear_base.1.sm_75.ptx:312) setp.lt.s32 %p24, %r23, %r24;

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5a8 (bfs_linear_base.1.sm_75.ptx:313) @%p24 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (bfs_linear_base.1.sm_75.ptx:347) ld.global.u32 %r25, [%rd89+12];

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x648 (bfs_linear_base.1.sm_75.ptx:352) @%p25 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x678 (bfs_linear_base.1.sm_75.ptx:359) @%p26 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x698 (bfs_linear_base.1.sm_75.ptx:364) @%p27 bra $L__BB0_37;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (bfs_linear_base.1.sm_75.ptx:371) setp.lt.s32 %p28, %r26, %r27;

GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x6c0 (bfs_linear_base.1.sm_75.ptx:372) @%p28 bra $L__BB0_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bfs_linear_base.1.sm_75.ptx:406) add.s32 %r70, %r70, 4;

GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x750 (bfs_linear_base.1.sm_75.ptx:409) @%p29 bra $L__BB0_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (bfs_linear_base.1.sm_75.ptx:412) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 39435
gpu_sim_insn = 7047
gpu_ipc =       0.1787
gpu_tot_sim_cycle = 45206
gpu_tot_sim_insn = 10127
gpu_tot_ipc =       0.2240
gpu_tot_issued_cta = 2
gpu_occupancy = 3.3290% 
gpu_tot_occupancy = 3.3646% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0039
partiton_level_parallism_total  =       0.0035
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1706 GB/Sec
L2_BW_total  =       0.1517 GB/Sec
gpu_total_sim_rate=58

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 241, Miss = 22, Miss_rate = 0.091, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 243
	L1D_total_cache_misses = 24
	L1D_total_cache_miss_rate = 0.0988
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 43072
gpgpu_n_tot_w_icount = 1346
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 110
gpgpu_n_mem_write_global = 47
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 537
gpgpu_n_store_insn = 47
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:136	W0_Idle:123918	W0_Scoreboard:15416	W1:1058	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:288
single_issue_nums: WS0:1130	WS1:72	WS2:72	WS3:72	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1880 {40:47,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 3720 {40:93,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 680 {40:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 376 {8:47,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 3720 {40:93,}
maxmflatency = 351 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 222 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	144 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	93 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0     11743     28834         0         0         0         0      5668         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0      6459     29730         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 13/5 = 2.600000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         3         2         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         2         0         0         0         0         0         0 
total dram reads = 13
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        351    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none        2489      1846    none      none      none      none         584    none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none         344       346    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0       351       351         0         0         0         0       351         0         0         0       233         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       233         0         0         0
dram[9]:          0         0       233         0         0         0         0         0         0         0         0         0       233       233         0         0
dram[10]:          0         0       200         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0       351       351         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115923 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.451e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 115901i bk1: 0a 115925i bk2: 0a 115925i bk3: 0a 115925i bk4: 0a 115925i bk5: 0a 115925i bk6: 0a 115925i bk7: 0a 115925i bk8: 0a 115925i bk9: 0a 115925i bk10: 0a 115925i bk11: 0a 115925i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 115925 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 115897 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115923 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115925 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 115925i bk1: 0a 115925i bk2: 0a 115925i bk3: 0a 115925i bk4: 0a 115925i bk5: 0a 115925i bk6: 0a 115925i bk7: 0a 115925i bk8: 0a 115925i bk9: 0a 115925i bk10: 0a 115925i bk11: 0a 115925i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 115925 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 115925 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115925 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115925 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 115925i bk1: 0a 115925i bk2: 0a 115925i bk3: 0a 115925i bk4: 0a 115925i bk5: 0a 115925i bk6: 0a 115925i bk7: 0a 115925i bk8: 0a 115925i bk9: 0a 115925i bk10: 0a 115925i bk11: 0a 115925i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 115925 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 115925 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115925 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115925 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 115925i bk1: 0a 115925i bk2: 0a 115925i bk3: 0a 115925i bk4: 0a 115925i bk5: 0a 115925i bk6: 0a 115925i bk7: 0a 115925i bk8: 0a 115925i bk9: 0a 115925i bk10: 0a 115925i bk11: 0a 115925i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 115925 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 115925 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115925 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115925 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 115925i bk1: 0a 115925i bk2: 0a 115925i bk3: 0a 115925i bk4: 0a 115925i bk5: 0a 115925i bk6: 0a 115925i bk7: 0a 115925i bk8: 0a 115925i bk9: 0a 115925i bk10: 0a 115925i bk11: 0a 115925i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 115925 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 115925 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115925 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115925 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 115925i bk1: 0a 115925i bk2: 0a 115925i bk3: 0a 115925i bk4: 0a 115925i bk5: 0a 115925i bk6: 0a 115925i bk7: 0a 115925i bk8: 0a 115925i bk9: 0a 115925i bk10: 0a 115925i bk11: 0a 115925i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 115925 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 115925 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115925 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115925 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 115925i bk1: 0a 115925i bk2: 0a 115925i bk3: 0a 115925i bk4: 0a 115925i bk5: 0a 115925i bk6: 0a 115925i bk7: 0a 115925i bk8: 0a 115925i bk9: 0a 115925i bk10: 0a 115925i bk11: 0a 115925i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 115925 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 115925 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115925 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115916 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000207
n_activity=300 dram_eff=0.08
bk0: 0a 115925i bk1: 0a 115927i bk2: 3a 115903i bk3: 2a 115901i bk4: 0a 115924i bk5: 0a 115924i bk6: 0a 115925i bk7: 0a 115925i bk8: 1a 115900i bk9: 0a 115923i bk10: 0a 115924i bk11: 0a 115924i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000207 
total_CMD = 115925 
util_bw = 24 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 115829 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115916 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115925 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 115925i bk1: 0a 115925i bk2: 0a 115925i bk3: 0a 115925i bk4: 0a 115925i bk5: 0a 115925i bk6: 0a 115925i bk7: 0a 115925i bk8: 0a 115925i bk9: 0a 115925i bk10: 0a 115925i bk11: 0a 115925i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 115925 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 115925 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115925 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115925 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 115925i bk1: 0a 115925i bk2: 0a 115925i bk3: 0a 115925i bk4: 0a 115925i bk5: 0a 115925i bk6: 0a 115925i bk7: 0a 115925i bk8: 0a 115925i bk9: 0a 115925i bk10: 0a 115925i bk11: 0a 115925i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 115925 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 115925 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115925 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115925 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 115925i bk1: 0a 115925i bk2: 0a 115925i bk3: 0a 115925i bk4: 0a 115925i bk5: 0a 115925i bk6: 0a 115925i bk7: 0a 115925i bk8: 0a 115925i bk9: 0a 115925i bk10: 0a 115925i bk11: 0a 115925i bk12: 0a 115925i bk13: 0a 115925i bk14: 0a 115925i bk15: 0a 115925i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 115925 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 115925 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115925 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115925 n_nop=115917 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000207
n_activity=244 dram_eff=0.09836
bk0: 0a 115924i bk1: 0a 115926i bk2: 0a 115926i bk3: 0a 115926i bk4: 0a 115926i bk5: 0a 115926i bk6: 0a 115926i bk7: 0a 115927i bk8: 4a 115902i bk9: 2a 115900i bk10: 0a 115923i bk11: 0a 115923i bk12: 0a 115923i bk13: 0a 115924i bk14: 0a 115924i bk15: 0a 115924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000207 
total_CMD = 115925 
util_bw = 24 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 115853 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115925 
n_nop = 115917 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38, Miss = 5, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 17, Miss = 2, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 33, Miss = 4, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 14, Miss = 2, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 46, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 157
L2_total_cache_misses = 20
L2_total_cache_miss_rate = 0.1274
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=157
icnt_total_pkts_simt_to_mem=157
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 157
Req_Network_cycles = 45206
Req_Network_injected_packets_per_cycle =       0.0035 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 157
Reply_Network_cycles = 45206
Reply_Network_injected_packets_per_cycle =        0.0035
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 58 (inst/sec)
gpgpu_simulation_rate = 261 (cycle/sec)
gpgpu_silicon_slowdown = 5229885x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 229601
gpu_sim_insn = 51184
gpu_ipc =       0.2229
gpu_tot_sim_cycle = 274807
gpu_tot_sim_insn = 61311
gpu_tot_ipc =       0.2231
gpu_tot_issued_cta = 3
gpu_occupancy = 4.3466% 
gpu_tot_occupancy = 4.2136% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0311
partiton_level_parallism_total  =       0.0265
partiton_level_parallism_util =       1.0059
partiton_level_parallism_util_total  =       1.0058
L2_BW  =       1.3564 GB/Sec
L2_BW_total  =       1.1583 GB/Sec
gpu_total_sim_rate=160

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 241, Miss = 22, Miss_rate = 0.091, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6539, Miss = 2580, Miss_rate = 0.395, Pending_hits = 23, Reservation_fails = 13
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6782
	L1D_total_cache_misses = 2604
	L1D_total_cache_miss_rate = 0.3840
	L1D_total_cache_pending_hits = 31
	L1D_total_cache_reservation_fails = 13
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 555

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 248256
gpgpu_n_tot_w_icount = 7758
gpgpu_n_stall_shd_mem = 5783
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6732
gpgpu_n_mem_write_global = 555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14679
gpgpu_n_store_insn = 2202
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1806
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3977
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188	W0_Idle:827409	W0_Scoreboard:203861	W1:2491	W2:1248	W3:144	W4:264	W5:176	W6:247	W7:262	W8:60	W9:221	W10:230	W11:126	W12:137	W13:135	W14:208	W15:73	W16:97	W17:79	W18:94	W19:110	W20:118	W21:92	W22:84	W23:92	W24:45	W25:57	W26:37	W27:111	W28:28	W29:60	W30:43	W31:56	W32:533
single_issue_nums: WS0:5635	WS1:1883	WS2:120	WS3:120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18616 {8:2327,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22200 {40:555,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 176200 {40:4405,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93080 {40:2327,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4440 {8:555,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 176200 {40:4405,}
maxmflatency = 397 
max_icnt2mem_latency = 54 
maxmrqlatency = 22 
max_icnt2sh_latency = 15 
averagemflatency = 250 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2084 	0 	9 	34 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5142 	2145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4399 	6 	0 	0 	2882 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7096 	154 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	200 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         2         2         2         2         1         2         3         4         5         4         1         5         2         2 
dram[1]:         4         4         1         2         4         1         2         1         2         3         4         8         2         2         3         2 
dram[2]:         4         3         2         2         2         1         1         3         2         5         5         3         2         1         2         1 
dram[3]:         2         3         1         2         1         1         6         2         3         3         5         3         3         2         3         1 
dram[4]:         2         1         2         3         1         2         2         5         5         2         3         6         3         2         2         1 
dram[5]:         3         1         3         4         2         2         4         4         2         4         3         2         2         2         2         2 
dram[6]:         3         1         6         2         4         2         4         4         3         2         4         4         2         6         3         2 
dram[7]:         1         2         3         3         3         5         3         2         3         2         4         4         4         2         1         3 
dram[8]:         4         3         4         5         1         3         4         2         4         7         3         4         1         3         2         1 
dram[9]:         2         3         3         3         3         2         4         3         5         2         6         2         1         2         2         3 
dram[10]:         1         2         2         2         2         2         4         1         2         1         5         4         3         2         2         1 
dram[11]:         2         2         4         2         4         5         1         1         4         3         3        10         1         2         3         3 
maximum service time to same row:
dram[0]:     48350     35274    119850     52456     60965     69892     48310     69889     22968     18924     22290     54248     21960     27409     17768     28724 
dram[1]:    104541    104227     38035     30781     71020     26187     37832     70119     29822     50550     19233     28265     33629     90672     71625     20574 
dram[2]:     23258     32733     69623    117103    102273     24852     55540     20561     87016    105691     74044     19442     31175     23169    123873     67990 
dram[3]:     29847     52870     27198     31289     60458     65742     40738     33846     32451     37566     29880     12757     28385     20104     32716     31180 
dram[4]:     61367     46714     38029     22449     38876     72444     15905     53350     92395     60644     22968     95427    136436     52439     38167     35273 
dram[5]:     62230     36817     37672     48920     68972     47414     34405     45616     80099     76453     18470     12773     28371     42287     35483     40257 
dram[6]:     46245     84542     44227     20340     21279     24884     22039     46447     32551    140495     20403     24181     48139     31253     15898     49051 
dram[7]:     43797     32199     62271    116979     62387     43694     43333     26424     30764     25798     78830     21555    104106     69825     25509     54450 
dram[8]:     45999     42831     24506     63307    107465     47400     27035     24866     16607     54747     17403     26728     68903     57394     26987     62470 
dram[9]:     65922     37171     28661     50950     32560     76392     35711    147639     81428     52913     20637     18328     70638     27889    115919     32530 
dram[10]:     68083     93583     55769     59904     38863     41892     32466     24218     46167     15181     28042     38597     52981     29747     47375     20028 
dram[11]:     79575     24483     25931     33702     89128     49714     20728     14509     36623     31441    145538     43886     35053     33214     48752     17655 
average row accesses per activate:
dram[0]:  1.714286  2.750000  1.500000  1.200000  1.200000  1.250000  1.000000  1.166667  1.333333  1.466667  1.909091  1.625000  1.000000  1.555556  1.090909  2.000000 
dram[1]:  2.000000  2.166667  1.000000  1.400000  2.333333  3.000000  1.285714  1.000000  1.272727  1.571429  1.555556  1.631579  1.181818  1.083333  1.333333  1.166667 
dram[2]:  1.800000  1.285714  1.200000  1.428571  1.200000  1.000000  1.142857  1.333333  1.142857  1.571429  1.578947  1.600000  1.250000  1.000000  1.142857  1.000000 
dram[3]:  1.100000  1.500000  1.000000  1.125000  1.000000  1.000000  2.000000  1.166667  1.600000  2.000000  1.555556  1.909091  1.222222  1.333333  1.250000  1.000000 
dram[4]:  1.166667  1.333333  1.750000  1.500000  1.000000  1.142857  1.166667  2.125000  2.000000  1.333333  1.642857  1.916667  1.500000  1.111111  1.111111  1.000000 
dram[5]:  1.400000  1.000000  1.555556  1.428571  1.333333  1.400000  1.700000  1.800000  1.333333  1.333333  1.466667  1.375000  1.285714  1.250000  1.333333  1.222222 
dram[6]:  1.333333  1.000000  2.200000  1.333333  1.666667  1.142857  2.400000  1.600000  1.444444  1.500000  1.368421  1.437500  1.333333  1.857143  1.230769  1.142857 
dram[7]:  1.000000  1.500000  1.200000  1.500000  1.181818  2.666667  1.500000  1.500000  1.428571  1.375000  1.350000  1.333333  1.300000  1.166667  1.000000  1.400000 
dram[8]:  1.500000  1.333333  1.700000  2.666667  1.000000  1.250000  1.666667  1.333333  1.571429  4.500000  1.388889  1.277778  1.000000  1.600000  1.250000  1.000000 
dram[9]:  1.200000  1.250000  1.400000  1.333333  1.400000  1.125000  2.000000  1.500000  1.777778  1.666667  1.315789  1.153846  1.000000  1.111111  1.142857  1.153846 
dram[10]:  1.000000  1.250000  1.375000  1.166667  1.200000  1.250000  1.600000  1.166667  1.181818  1.142857  1.600000  1.333333  1.285714  1.333333  1.333333  1.000000 
dram[11]:  1.200000  1.111111  1.375000  1.333333  1.500000  2.500000  1.000000  1.000000  2.000000  1.700000  1.312500  2.000000  1.000000  1.090909  1.222222  1.222222 
average row locality = 2145/1548 = 1.385659
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12        11         3        12         6        10         7         7        16        22        21        26        11        14        12         4 
dram[1]:        16        13         3         7         7         6         9         4        14        11        28        31        13        13        16        14 
dram[2]:        18         9         6        10         6         5         8         8         8        11        30        24        10        12         8         3 
dram[3]:        11         6         2         9         5         6        10         7         8         6        28        21        11         8        10         3 
dram[4]:         7         4         7         9         7         8         7        17        10         8        23        23         6        10        10         5 
dram[5]:         7         8        14        10         4         7        17         9         8        12        22        22         9         5         8        11 
dram[6]:         8         5        11         8        10         8        12         8        13        12        26        23        12        13        16         8 
dram[7]:         9         9        12         9        13         8         9         3        10        11        27        32        13        14        12         7 
dram[8]:        12         8        17         8         4        10        10         4        11         9        25        23        13         8        10         4 
dram[9]:         6        10         7         8         7         9        10         6        16         5        25        30         6        10         8        15 
dram[10]:         5         5        11         7         6        10         8         7        13         8        24        28         9         8         8         8 
dram[11]:         6        10        11         8         9        10         4         3        14        17        21        20         8        12        11        11 
total dram reads = 2145
bank skew: 32/2 = 16.00
chip skew: 205/151 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        511       737       624       596       561       851       630       564       949       874       466       466       584       642       635       553
dram[1]:        855       850       561       586       583       590       612       669       894      1025       457       467       576       579       574       598
dram[2]:        579       558       559       576       592       565       588       691      1201      1257       458       432       558       581       618       561
dram[3]:        561       556       562       604       561       562       576       594      1608      1916       487       462       561       590       561       562
dram[4]:        587       557       554       778       595       587       630       610      1489      1404       481       479       598       561       564       561
dram[5]:        711       677       629       705       666       593       595       578       992       832       459       469       586       605       643       622
dram[6]:        612       722       612       707       556       559       628       557       872       881       495       490       632       606       579       592
dram[7]:        789       606      1123       967       578       580       560       561      1200      1045       603       641       706       560       634       898
dram[8]:        593       589       666       580       617       582       558       621       940      1166       488       486     33776       555       961       672
dram[9]:        560       582       678       559       589       592       574       557       891      1485       482       519      1960       890       660       603
dram[10]:        680       558      1417       592       564       600       560       564       887      1089       494       505       558       589      1006       591
dram[11]:        559       668       600       583       562       551       563       563       864       852       498       477       592       577       620       599
maximum mf latency per bank:
dram[0]:        370       374       361       370       365       390       371       371       377       372       375       370       369       395       367       363
dram[1]:        379       375       369       367       362       381       393       364       371       368       389       375       371       368       367       392
dram[2]:        373       364       364       365       368       368       368       369       375       367       396       374       367       384       370       367
dram[3]:        369       377       372       367       368       373       364       366       369       367       368       371       373       369       393       366
dram[4]:        365       365       365       366       368       368       369       372       364       374       369       373       368       364       385       364
dram[5]:        368       385       369       369       365       372       373       365       378       370       393       371       395       363       367       367
dram[6]:        364       366       369       367       369       365       372       363       369       374       394       367       369       371       389       394
dram[7]:        368       371       372       368       374       365       372       364       384       374       394       396       372       367       392       363
dram[8]:        370       371       374       366       361       365       369       367       367       367       388       386       369       365       366       378
dram[9]:        368       382       368       367       368       372       366       364       371       367       391       377       364       368       367       370
dram[10]:        364       368       374       365       367       371       369       392       372       372       371       371       368       366       365       387
dram[11]:        371       389       377       368       370       366       372       369       397       370       389       376       370       370       366       374

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704275 n_act=138 n_pre=122 n_ref_event=0 n_req=194 n_rd=194 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001101
n_activity=10359 dram_eff=0.07491
bk0: 12a 704329i bk1: 11a 704484i bk2: 3a 704657i bk3: 12a 704250i bk4: 6a 704510i bk5: 10a 704344i bk6: 7a 704425i bk7: 7a 704455i bk8: 16a 704119i bk9: 22a 703999i bk10: 21a 704187i bk11: 26a 703938i bk12: 11a 704172i bk13: 14a 704252i bk14: 12a 704186i bk15: 4a 704634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.298969
Row_Buffer_Locality_read = 0.298969
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.323834
Bank_Level_Parallism_Col = 1.141149
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117237 

BW Util details:
bwutil = 0.001101 
total_CMD = 704728 
util_bw = 776 
Wasted_Col = 2740 
Wasted_Row = 1979 
Idle = 699233 

BW Util Bottlenecks: 
RCDc_limit = 3086 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704275 
Read = 194 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 194 
total_req = 194 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 194 
Row_Bus_Util =  0.000369 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000643 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002208 
queue_avg = 0.000461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000461171
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704257 n_act=141 n_pre=125 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001164
n_activity=11898 dram_eff=0.06892
bk0: 16a 704263i bk1: 13a 704431i bk2: 3a 704592i bk3: 7a 704508i bk4: 7a 704601i bk5: 6a 704636i bk6: 9a 704396i bk7: 4a 704562i bk8: 14a 704229i bk9: 11a 704415i bk10: 28a 703849i bk11: 31a 703814i bk12: 13a 704199i bk13: 13a 704142i bk14: 16a 704149i bk15: 14a 704098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.317073
Row_Buffer_Locality_read = 0.317073
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188577
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001164 
total_CMD = 704728 
util_bw = 820 
Wasted_Col = 2993 
Wasted_Row = 2360 
Idle = 698555 

BW Util Bottlenecks: 
RCDc_limit = 3238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704257 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 205 
Row_Bus_Util =  0.000377 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000668 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00019582
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704310 n_act=130 n_pre=114 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000999
n_activity=10844 dram_eff=0.06492
bk0: 18a 704257i bk1: 9a 704408i bk2: 6a 704507i bk3: 10a 704425i bk4: 6a 704509i bk5: 5a 704498i bk6: 8a 704409i bk7: 8a 704450i bk8: 8a 704405i bk9: 11a 704414i bk10: 30a 703784i bk11: 24a 703992i bk12: 10a 704342i bk13: 12a 704128i bk14: 8a 704383i bk15: 3a 704588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.261364
Row_Buffer_Locality_read = 0.261364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213433
Bank_Level_Parallism_Col = 1.099274
Bank_Level_Parallism_Ready = 1.005650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089588 

BW Util details:
bwutil = 0.000999 
total_CMD = 704728 
util_bw = 704 
Wasted_Col = 2718 
Wasted_Row = 2072 
Idle = 699234 

BW Util Bottlenecks: 
RCDc_limit = 2979 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704310 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 176 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.004785 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144737
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704376 n_act=109 n_pre=93 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008571
n_activity=9119 dram_eff=0.06624
bk0: 11a 704236i bk1: 6a 704540i bk2: 2a 704655i bk3: 9a 704366i bk4: 5a 704504i bk5: 6a 704462i bk6: 10a 704503i bk7: 7a 704469i bk8: 8a 704517i bk9: 6a 704613i bk10: 28a 703875i bk11: 21a 704193i bk12: 11a 704281i bk13: 8a 704448i bk14: 10a 704321i bk15: 3a 704590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278146
Row_Buffer_Locality_read = 0.278146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207734
Bank_Level_Parallism_Col = 1.086460
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074633 

BW Util details:
bwutil = 0.000857 
total_CMD = 704728 
util_bw = 604 
Wasted_Col = 2309 
Wasted_Row = 1675 
Idle = 700140 

BW Util Bottlenecks: 
RCDc_limit = 2501 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704376 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 151 
Row_Bus_Util =  0.000287 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002841 
queue_avg = 0.000037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.68937e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704361 n_act=111 n_pre=95 n_ref_event=0 n_req=161 n_rd=161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009138
n_activity=9290 dram_eff=0.06932
bk0: 7a 704447i bk1: 4a 704592i bk2: 7a 704561i bk3: 9a 704464i bk4: 7a 704398i bk5: 8a 704411i bk6: 7a 704455i bk7: 17a 704361i bk8: 10a 704513i bk9: 8a 704468i bk10: 23a 704078i bk11: 23a 704133i bk12: 6a 704543i bk13: 10a 704312i bk14: 10a 704257i bk15: 5a 704491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.310559
Row_Buffer_Locality_read = 0.310559
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196605
Bank_Level_Parallism_Col = 1.091308
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080542 

BW Util details:
bwutil = 0.000914 
total_CMD = 704728 
util_bw = 644 
Wasted_Col = 2339 
Wasted_Row = 1725 
Idle = 700020 

BW Util Bottlenecks: 
RCDc_limit = 2543 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704361 
Read = 161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 161 
total_req = 161 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 161 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000255418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704328 n_act=124 n_pre=108 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009819
n_activity=10241 dram_eff=0.06757
bk0: 7a 704491i bk1: 8a 704326i bk2: 14a 704293i bk3: 10a 704389i bk4: 4a 704595i bk5: 7a 704509i bk6: 17a 704272i bk7: 9a 704513i bk8: 8a 704466i bk9: 12a 704297i bk10: 22a 703994i bk11: 22a 703955i bk12: 9a 704346i bk13: 5a 704538i bk14: 8a 704449i bk15: 11a 704309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.283237
Row_Buffer_Locality_read = 0.283237
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205466
Bank_Level_Parallism_Col = 1.101996
Bank_Level_Parallism_Ready = 1.005780
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084936 

BW Util details:
bwutil = 0.000982 
total_CMD = 704728 
util_bw = 692 
Wasted_Col = 2579 
Wasted_Row = 2039 
Idle = 699418 

BW Util Bottlenecks: 
RCDc_limit = 2828 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704328 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 108 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 173 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000568 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.012500 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201496
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704286 n_act=133 n_pre=117 n_ref_event=0 n_req=193 n_rd=193 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001095
n_activity=10285 dram_eff=0.07506
bk0: 8a 704447i bk1: 5a 704508i bk2: 11a 704502i bk3: 8a 704464i bk4: 10a 704448i bk5: 8a 704408i bk6: 12a 704512i bk7: 8a 704514i bk8: 13a 704325i bk9: 12a 704370i bk10: 26a 703762i bk11: 23a 703938i bk12: 12a 704290i bk13: 13a 704379i bk14: 16a 704032i bk15: 8a 704337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.310881
Row_Buffer_Locality_read = 0.310881
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.279116
Bank_Level_Parallism_Col = 1.128390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103330 

BW Util details:
bwutil = 0.001095 
total_CMD = 704728 
util_bw = 772 
Wasted_Col = 2667 
Wasted_Row = 1983 
Idle = 699306 

BW Util Bottlenecks: 
RCDc_limit = 2991 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704286 
Read = 193 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 133 
n_pre = 117 
n_ref = 0 
n_req = 193 
total_req = 193 

Dual Bus Interface Util: 
issued_total_row = 250 
issued_total_col = 193 
Row_Bus_Util =  0.000355 
CoL_Bus_Util = 0.000274 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002262 
queue_avg = 0.000438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000438467
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704245 n_act=151 n_pre=135 n_ref_event=0 n_req=198 n_rd=198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001124
n_activity=11852 dram_eff=0.06682
bk0: 9a 704287i bk1: 9a 704442i bk2: 12a 704245i bk3: 9a 704460i bk4: 13a 704213i bk5: 8a 704599i bk6: 9a 704461i bk7: 3a 704664i bk8: 10a 704382i bk9: 11a 704359i bk10: 27a 703702i bk11: 32a 703533i bk12: 13a 704223i bk13: 14a 704143i bk14: 12a 704099i bk15: 7a 704475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237374
Row_Buffer_Locality_read = 0.237374
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244871
Bank_Level_Parallism_Col = 1.110039
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098885 

BW Util details:
bwutil = 0.001124 
total_CMD = 704728 
util_bw = 792 
Wasted_Col = 3095 
Wasted_Row = 2452 
Idle = 698389 

BW Util Bottlenecks: 
RCDc_limit = 3424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704245 
Read = 198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 151 
n_pre = 135 
n_ref = 0 
n_req = 198 
total_req = 198 

Dual Bus Interface Util: 
issued_total_row = 286 
issued_total_col = 198 
Row_Bus_Util =  0.000406 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000685 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002070 
queue_avg = 0.000228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000228457
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704322 n_act=123 n_pre=107 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000999
n_activity=10511 dram_eff=0.06698
bk0: 12a 704355i bk1: 8a 704445i bk2: 17a 704247i bk3: 8a 704593i bk4: 4a 704559i bk5: 10a 704359i bk6: 10a 704455i bk7: 4a 704604i bk8: 11a 704413i bk9: 9a 704662i bk10: 25a 703827i bk11: 23a 703835i bk12: 13a 704101i bk13: 8a 704481i bk14: 10a 704345i bk15: 4a 704524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.301136
Row_Buffer_Locality_read = 0.301136
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.181618
Bank_Level_Parallism_Col = 1.081304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063395 

BW Util details:
bwutil = 0.000999 
total_CMD = 704728 
util_bw = 704 
Wasted_Col = 2625 
Wasted_Row = 2058 
Idle = 699341 

BW Util Bottlenecks: 
RCDc_limit = 2835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704322 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 123 
n_pre = 107 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 176 
Row_Bus_Util =  0.000326 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000105005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704291 n_act=138 n_pre=122 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00101
n_activity=11520 dram_eff=0.06181
bk0: 6a 704496i bk1: 10a 704304i bk2: 7a 704500i bk3: 8a 704453i bk4: 7a 704497i bk5: 9a 704347i bk6: 10a 704503i bk7: 6a 704562i bk8: 16a 704315i bk9: 5a 704621i bk10: 25a 703804i bk11: 30a 703443i bk12: 6a 704420i bk13: 10a 704304i bk14: 8a 704397i bk15: 15a 704103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224719
Row_Buffer_Locality_read = 0.224719
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193159
Bank_Level_Parallism_Col = 1.086185
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076178 

BW Util details:
bwutil = 0.001010 
total_CMD = 704728 
util_bw = 712 
Wasted_Col = 2933 
Wasted_Row = 2298 
Idle = 698785 

BW Util Bottlenecks: 
RCDc_limit = 3163 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704291 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 178 
Row_Bus_Util =  0.000369 
CoL_Bus_Util = 0.000253 
Either_Row_CoL_Bus_Util = 0.000620 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002288 
queue_avg = 0.000123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000123452
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704323 n_act=128 n_pre=112 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009365
n_activity=10194 dram_eff=0.06474
bk0: 5a 704499i bk1: 5a 704557i bk2: 11a 704337i bk3: 7a 704449i bk4: 6a 704502i bk5: 10a 704343i bk6: 8a 704493i bk7: 7a 704443i bk8: 13a 704227i bk9: 8a 704401i bk10: 24a 703991i bk11: 28a 703697i bk12: 9a 704370i bk13: 8a 704424i bk14: 8a 704445i bk15: 8a 704314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224242
Row_Buffer_Locality_read = 0.224242
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234191
Bank_Level_Parallism_Col = 1.118172
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105319 

BW Util details:
bwutil = 0.000937 
total_CMD = 704728 
util_bw = 660 
Wasted_Col = 2618 
Wasted_Row = 2072 
Idle = 699378 

BW Util Bottlenecks: 
RCDc_limit = 2925 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704323 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 165 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000575 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000275284
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=704728 n_nop=704319 n_act=125 n_pre=109 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009933
n_activity=10180 dram_eff=0.06876
bk0: 6a 704499i bk1: 10a 704282i bk2: 11a 704344i bk3: 8a 704448i bk4: 9a 704444i bk5: 10a 704542i bk6: 4a 704553i bk7: 3a 704612i bk8: 14a 704385i bk9: 17a 704257i bk10: 21a 703935i bk11: 20a 704250i bk12: 8a 704347i bk13: 12a 704218i bk14: 11a 704297i bk15: 11a 704299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.285714
Row_Buffer_Locality_read = 0.285714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.225839
Bank_Level_Parallism_Col = 1.084626
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072638 

BW Util details:
bwutil = 0.000993 
total_CMD = 704728 
util_bw = 700 
Wasted_Col = 2660 
Wasted_Row = 1895 
Idle = 699473 

BW Util Bottlenecks: 
RCDc_limit = 2869 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 704728 
n_nop = 704319 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 175 
Row_Bus_Util =  0.000332 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000248323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 198, Miss = 100, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 261, Miss = 118, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 247, Miss = 118, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 232, Miss = 111, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 201, Miss = 106, Miss_rate = 0.527, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 189, Miss = 94, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 197, Miss = 97, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 161, Miss = 78, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 190, Miss = 89, Miss_rate = 0.468, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 203, Miss = 94, Miss_rate = 0.463, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 201, Miss = 97, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 189, Miss = 92, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 239, Miss = 116, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 193, Miss = 93, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 300, Miss = 117, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 255, Miss = 105, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2403, Miss = 114, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 169, Miss = 86, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 229, Miss = 101, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 218, Miss = 107, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 246, Miss = 96, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 177, Miss = 93, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 185, Miss = 96, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 204, Miss = 103, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7287
L2_total_cache_misses = 2421
L2_total_cache_miss_rate = 0.3322
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4587
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 279
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 555
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7287
icnt_total_pkts_simt_to_mem=7287
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7287
Req_Network_cycles = 274807
Req_Network_injected_packets_per_cycle =       0.0265 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0058
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0011

Reply_Network_injected_packets_num = 7287
Reply_Network_cycles = 274807
Reply_Network_injected_packets_per_cycle =        0.0265
Reply_Network_conflicts_per_cycle =        0.0035
Reply_Network_conflicts_per_cycle_util =       0.1323
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0009
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 23 sec (383 sec)
gpgpu_simulation_rate = 160 (inst/sec)
gpgpu_simulation_rate = 717 (cycle/sec)
gpgpu_silicon_slowdown = 1903765x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (9,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 4: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 2599912
gpu_sim_insn = 2494803
gpu_ipc =       0.9596
gpu_tot_sim_cycle = 2874719
gpu_tot_sim_insn = 2556114
gpu_tot_ipc =       0.8892
gpu_tot_issued_cta = 12
gpu_occupancy = 13.9605% 
gpu_tot_occupancy = 13.6161% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1912
partiton_level_parallism_total  =       0.1754
partiton_level_parallism_util =       1.9340
partiton_level_parallism_util_total  =       1.9085
L2_BW  =       8.3507 GB/Sec
L2_BW_total  =       7.6632 GB/Sec
gpu_total_sim_rate=791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 241, Miss = 22, Miss_rate = 0.091, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6539, Miss = 2580, Miss_rate = 0.395, Pending_hits = 23, Reservation_fails = 13
	L1D_cache_core[3]: Access = 94471, Miss = 49465, Miss_rate = 0.524, Pending_hits = 311, Reservation_fails = 5529
	L1D_cache_core[4]: Access = 72016, Miss = 42702, Miss_rate = 0.593, Pending_hits = 306, Reservation_fails = 5778
	L1D_cache_core[5]: Access = 72136, Miss = 42027, Miss_rate = 0.583, Pending_hits = 323, Reservation_fails = 5467
	L1D_cache_core[6]: Access = 55639, Miss = 34029, Miss_rate = 0.612, Pending_hits = 276, Reservation_fails = 4496
	L1D_cache_core[7]: Access = 51152, Miss = 30382, Miss_rate = 0.594, Pending_hits = 290, Reservation_fails = 4178
	L1D_cache_core[8]: Access = 55960, Miss = 30014, Miss_rate = 0.536, Pending_hits = 294, Reservation_fails = 2241
	L1D_cache_core[9]: Access = 50554, Miss = 30021, Miss_rate = 0.594, Pending_hits = 272, Reservation_fails = 3647
	L1D_cache_core[10]: Access = 41123, Miss = 21835, Miss_rate = 0.531, Pending_hits = 245, Reservation_fails = 2161
	L1D_cache_core[11]: Access = 12839, Miss = 5584, Miss_rate = 0.435, Pending_hits = 71, Reservation_fails = 38
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 512672
	L1D_total_cache_misses = 288663
	L1D_total_cache_miss_rate = 0.5631
	L1D_total_cache_pending_hits = 2419
	L1D_total_cache_reservation_fails = 33548
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 213772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2419
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 468431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44241

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29789
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3544
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 215
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 20323040
gpgpu_n_tot_w_icount = 635095
gpgpu_n_stall_shd_mem = 305225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 460097
gpgpu_n_mem_write_global = 44241
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 762524
gpgpu_n_store_insn = 103588
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 139573
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 165652
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:892	W0_Idle:14201676	W0_Scoreboard:14574089	W1:274157	W2:105668	W3:51666	W4:34556	W5:22034	W6:17726	W7:15148	W8:11125	W9:10313	W10:8458	W11:8372	W12:8008	W13:7648	W14:7913	W15:6699	W16:6319	W17:5370	W18:4296	W19:3306	W20:3018	W21:2549	W22:2085	W23:1906	W24:1441	W25:2011	W26:1409	W27:1517	W28:1603	W29:1397	W30:1772	W31:1481	W32:4124
single_issue_nums: WS0:155128	WS1:198796	WS2:123301	WS3:157870	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2017920 {8:252240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1769640 {40:44241,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 8314280 {40:207857,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10089600 {40:252240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 353928 {8:44241,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 8314280 {40:207857,}
maxmflatency = 933 
max_icnt2mem_latency = 253 
maxmrqlatency = 527 
max_icnt2sh_latency = 294 
averagemflatency = 253 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 6 
mrq_lat_table:95253 	312 	641 	1497 	3897 	788 	658 	767 	327 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371180 	131404 	1754 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	151840 	21740 	13593 	11052 	284272 	19629 	2212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	371928 	57494 	35523 	20806 	9777 	6521 	2271 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2487 	367 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        12         5         9         9         6         4         5         6         5         5         3         7         4         4 
dram[1]:         4         4         6         4         4         5         5         4         5         4         5         8         4         4         4         4 
dram[2]:         4         5         4         5         4         4         4         4         6         5         6         5         4         4         5         4 
dram[3]:         4         4         6         4         3         4         6         6         4         4         5         7         6         5         4         4 
dram[4]:         4         5         9         7         7         8         7         5         5         4         8         6         4         4         4         4 
dram[5]:         4         5         7         4         6         5         6         7         5         4         7         7         3         9         4         6 
dram[6]:         4         4         6         3         8         6         5         6         5         4         5         4         3        11         4         4 
dram[7]:         5         4         5         4         9        15         5         3         5         4         4         4         4         5         6         6 
dram[8]:         5         3         4         5         6         7         4         7         4         9         3         4         4         4         4         4 
dram[9]:         3         3         8         9         8         4         4         4         5         6         6         3         5         4         4         4 
dram[10]:         4         3         6         7         7         7         5         5         4         5         5         4         4         4         4         4 
dram[11]:         5         4         5         4         6         5         7         4         4         4         4        10         4         4         4         4 
maximum service time to same row:
dram[0]:    450190    764862    702545    478476    669830    568015    771034    378475    689613    658972    426581    542245    511587    372650    442883    338071 
dram[1]:    352991    492207    478666    437643    465401    446111    352846    375494    277045    308296    279996    672404    959743    309029    540861    378257 
dram[2]:    281844    496249    402087    374396    499859    589618    228607    673063    296117    525449    260682    450692    440967    283801    277478    606859 
dram[3]:    624610    579418    320351    364822    309833    415879    348151    422386    448039    324051    586293    409150    354429    371671    416590    439857 
dram[4]:    531504    623341    539867    428355    497284    418669    477951    352811    443170    322616    358461    309697    292371    417620    414082    463183 
dram[5]:    295498    377429    374213    523951    732301    631631    306314    937188    395303    480884    440251    411593    298792    870300    483866    494205 
dram[6]:    535672    368811    721812    593432    378642    400859    363298    544971    473747    426180    494940    582034    430351    470074    409590    567609 
dram[7]:    241929    440158    441903    603747    611993    531267    271151    285666    407683    571203    324061    538948    403874    639115    589817    375300 
dram[8]:    351825    566039    433928    550535    273628    453121    629160    815211    774702    408639    444739    317143    430758    296391    500310    460295 
dram[9]:    340053    545053    576206    510285   1103838    299118    490549    339082    843297   1049482    322660    440215    737242    756502    364737    487247 
dram[10]:    360008    389229    670246    865692    360420    643233    414571    617128    448519    546274    422631    470101    791487    430603    519878    280853 
dram[11]:    444697    676127    559272    344485    814007    448073    498549    401555    427646    482132   1111411    563507    549725    493484    388246    322141 
average row accesses per activate:
dram[0]:  1.092437  1.071279  1.093750  1.096115  1.076289  1.110442  1.089583  1.063790  1.123644  1.109756  1.134297  1.104693  1.077491  1.086806  1.080645  1.101923 
dram[1]:  1.109677  1.084189  1.068441  1.074144  1.080247  1.092783  1.101010  1.083141  1.119247  1.127155  1.097248  1.087108  1.106122  1.076512  1.095445  1.099602 
dram[2]:  1.104445  1.076289  1.086172  1.068266  1.085417  1.071138  1.089583  1.099307  1.094017  1.096436  1.100616  1.130064  1.098513  1.081905  1.076208  1.073724 
dram[3]:  1.090535  1.092551  1.072658  1.077236  1.063395  1.060729  1.096552  1.081197  1.095833  1.088050  1.085981  1.097847  1.088462  1.077064  1.111753  1.097030 
dram[4]:  1.105263  1.084926  1.088847  1.103380  1.082005  1.116228  1.082329  1.097065  1.114053  1.118852  1.105155  1.131524  1.089744  1.082215  1.101695  1.093385 
dram[5]:  1.116592  1.059055  1.101664  1.070981  1.086519  1.096774  1.093366  1.127877  1.142857  1.126147  1.112205  1.110375  1.073665  1.089744  1.098969  1.109533 
dram[6]:  1.070476  1.084980  1.067073  1.069767  1.092342  1.094937  1.101124  1.078390  1.082329  1.071705  1.095146  1.111789  1.071298  1.109319  1.098485  1.121951 
dram[7]:  1.087044  1.086093  1.056140  1.074570  1.087866  1.157667  1.052124  1.068000  1.076923  1.097561  1.096509  1.092979  1.076364  1.056673  1.129870  1.087037 
dram[8]:  1.067086  1.096280  1.089866  1.082164  1.092437  1.098655  1.061144  1.078394  1.087649  1.108168  1.087850  1.084404  1.072089  1.085610  1.094778  1.095517 
dram[9]:  1.063736  1.071291  1.113872  1.089249  1.085437  1.087607  1.077068  1.071283  1.105386  1.137019  1.090559  1.087591  1.088448  1.094718  1.088660  1.084291 
dram[10]:  1.074597  1.075397  1.103594  1.094862  1.091723  1.109677  1.091286  1.104034  1.090336  1.096197  1.108434  1.089161  1.105860  1.073585  1.090180  1.077348 
dram[11]:  1.094456  1.084416  1.095339  1.114679  1.092929  1.087336  1.092342  1.041916  1.110170  1.108796  1.084359  1.110039  1.076923  1.096774  1.098330  1.086777 
average row locality = 104142/95436 = 1.091223
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       431       423       424       452       418       446       431       442       433       469       481       512       485       521       504       476 
dram[1]:       425       422       472       471       426       440       361       377       446       440       514       525       466       499       427       461 
dram[2]:       413       428       453       470       436       430       403       387       427       448       458       462       484       480       483       482 
dram[3]:       442       389       462       433       431       440       394       410       418       424       489       488       479       495       479       456 
dram[4]:       470       425       471       453       393       424       421       395       449       447       460       466       511       547       481       474 
dram[5]:       422       439       494       425       447       424       352       351       418       415       479       427       494       501       446       458 
dram[6]:       458       449       434       494       388       419       406       411       438       453       467       450       495       518       479       455 
dram[7]:       440       405       495       459       422       438       438       431       434       426       451       489       497       498       510       482 
dram[8]:       406       422       466       446       424       394       436       458       457       416       501       509       496       510       472       463 
dram[9]:       412       456       440       435       443       412       459       427       399       394       497       513       522       503       451       461 
dram[10]:       429       446       420       452       386       417       435       418       430       392       544       543       487       469       460       483 
dram[11]:       447       422       419       400       439       408       401       422       438       406       528       503       454       463       488       440 
total dram reads = 86390
bank skew: 547/351 = 1.56
chip skew: 7348/6992 = 1.05
number of total write accesses:
dram[0]:       157       160       175       162       195       206       155       212       127       135       106       127       151       164       174       169 
dram[1]:       171       189       174       183       175       171       133       143       149       143       124       152       131       173       142       165 
dram[2]:       162       176       170       204       161       174       183       152       143       122       113        96       160       146       178       161 
dram[3]:       169       163       185       174       158       165       135       147       185       139       128       125       140       143       181       173 
dram[4]:       171       152       183       196       141       158       194       155       158       145       108       101       126       161       191       161 
dram[5]:       148       177       188       158       175       166       161       161       133       127       120       113       142       153       162       159 
dram[6]:       182       169       167       196       182       174       135       157       150       157       139       135       141       165       174       171 
dram[7]:       178       157       177       183       180       186       172       160       134       125       114       130       149       120       178       183 
dram[8]:       172       143       185       172       189       181       155       166       141       143       116       132       128       147       165       168 
dram[9]:       139       177       175       193       208       176       189       166       129       130       104       123       136       174       146       181 
dram[10]:       183       167       193       187       177       178       147       169       143       159       148       116       155       154       156       182 
dram[11]:       168       150       175       165       198       154       143       160       143       113       128       104       146       145       183       157 
total dram writes = 30263
bank skew: 212/96 = 2.21
chip skew: 2614/2432 = 1.07
average mf latency per bank:
dram[0]:        794       798       819      1022       788       813       773       701      1208      1205       971      1055      1008       991       890       753
dram[1]:        846       865       804       831       788       757       892       671      1090       994      1035       996      1053       934       960       860
dram[2]:        890       797       800       757       765       790       728       832      1069      1123      1114      1059       957      1073       853       806
dram[3]:        850       773       679       791       798       846       915       788       883       927      1046      1024      1039      1026       832       756
dram[4]:        804       794       809       825       885       828       798       998       983       974      1126      1079      1044      1029       771       790
dram[5]:        825       722       914       812       767       746       966       910       949      1052      1018      1016       971       920       822       881
dram[6]:        801       817       890       810       789       873      1045       908      1122      1054      1101      1026      1024      1027       891       841
dram[7]:        750       831       841       795       906       832       878       709       969      1076      1162      1118      1148      1118       861       768
dram[8]:        783       854       847       796       762       776       841       738      1036      1045      1050      1052      1790      1078       837       823
dram[9]:        885       865       819       772       722       736       789       748      1110       979      1064      1101      1024       844       834       812
dram[10]:        897       791     37188       802       809       839       818       753      1086       939      1158      1183       930       981       884       842
dram[11]:        762       859       826       756       763       804       802       769      1037      1150       943       998       964      1059       816       830
maximum mf latency per bank:
dram[0]:        896       778       917       845       539       888       928       612       868       875       637       583       721       849       673       889
dram[1]:        734       604       829       817       748       842       570       844       874       488       683       594       674       712       776       749
dram[2]:        786       624       933       532       684       610       688       649       845       648       804       715       792       908       732       735
dram[3]:        699       620       643       706       558       581       589       536       477       620       681       603       630       548       578       635
dram[4]:        606       690       527       595       633       685       609       515       545       807       739       598       605       780       508       659
dram[5]:        579       623       502       521       680       673       567       588       761       584       571       528       542       604       779       679
dram[6]:        588       773       536       739       560       444       694       657       617       631       754       693       700       628       686       655
dram[7]:        662       587       683       753       719       639       649       623       594       658       565       587       517       540       724       628
dram[8]:        747       615       708       668       456       532       688       809       614       627       663       650       627       605       714       780
dram[9]:        768       662       690       581       663       679       808       721       533       735       812       701       901       588       630       775
dram[10]:        609       667       633       710       676       718       685       851       791       585       672       584       745       546       611       796
dram[11]:        791       724       729       624       785       698       782       633       691       572       632       854       582       690       723       847

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7346336 n_act=8107 n_pre=8091 n_ref_event=0 n_req=8868 n_rd=7348 n_rd_L2_A=0 n_write=0 n_wr_bk=2575 bw_util=0.005384
n_activity=471979 dram_eff=0.0841
bk0: 431a 7343711i bk1: 423a 7344029i bk2: 424a 7342824i bk3: 452a 7342938i bk4: 418a 7343884i bk5: 446a 7342446i bk6: 431a 7343368i bk7: 442a 7340736i bk8: 433a 7344603i bk9: 469a 7343172i bk10: 481a 7344256i bk11: 512a 7340258i bk12: 485a 7340034i bk13: 521a 7338188i bk14: 504a 7339207i bk15: 476a 7341223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086040
Row_Buffer_Locality_read = 0.095264
Row_Buffer_Locality_write = 0.041447
Bank_Level_Parallism = 1.601378
Bank_Level_Parallism_Col = 1.217668
Bank_Level_Parallism_Ready = 1.011243
write_to_read_ratio_blp_rw_average = 0.215326
GrpLevelPara = 1.159216 

BW Util details:
bwutil = 0.005384 
total_CMD = 7372119 
util_bw = 39692 
Wasted_Col = 158634 
Wasted_Row = 113852 
Idle = 7059941 

BW Util Bottlenecks: 
RCDc_limit = 147467 
RCDWRc_limit = 18200 
WTRc_limit = 8423 
RTWc_limit = 20279 
CCDLc_limit = 4592 
rwq = 0 
CCDLc_limit_alone = 3453 
WTRc_limit_alone = 8129 
RTWc_limit_alone = 19434 

Commands details: 
total_CMD = 7372119 
n_nop = 7346336 
Read = 7348 
Write = 0 
L2_Alloc = 0 
L2_WB = 2575 
n_act = 8107 
n_pre = 8091 
n_ref = 0 
n_req = 8868 
total_req = 9923 

Dual Bus Interface Util: 
issued_total_row = 16198 
issued_total_col = 9923 
Row_Bus_Util =  0.002197 
CoL_Bus_Util = 0.001346 
Either_Row_CoL_Bus_Util = 0.003497 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.013109 
queue_avg = 0.018341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0183406
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7347021 n_act=7881 n_pre=7865 n_ref_event=0 n_req=8615 n_rd=7172 n_rd_L2_A=0 n_write=0 n_wr_bk=2518 bw_util=0.005258
n_activity=464017 dram_eff=0.08353
bk0: 425a 7344849i bk1: 422a 7344058i bk2: 472a 7340850i bk3: 471a 7341120i bk4: 426a 7343460i bk5: 440a 7343466i bk6: 361a 7348856i bk7: 377a 7346948i bk8: 446a 7344261i bk9: 440a 7345712i bk10: 514a 7340454i bk11: 525a 7338817i bk12: 466a 7343564i bk13: 499a 7339109i bk14: 427a 7344869i bk15: 461a 7342347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085316
Row_Buffer_Locality_read = 0.096626
Row_Buffer_Locality_write = 0.029106
Bank_Level_Parallism = 1.574308
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.011940
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005258 
total_CMD = 7372119 
util_bw = 38760 
Wasted_Col = 154521 
Wasted_Row = 112707 
Idle = 7066131 

BW Util Bottlenecks: 
RCDc_limit = 144067 
RCDWRc_limit = 17546 
WTRc_limit = 6716 
RTWc_limit = 19381 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 3431 
WTRc_limit_alone = 6478 
RTWc_limit_alone = 18557 

Commands details: 
total_CMD = 7372119 
n_nop = 7347021 
Read = 7172 
Write = 0 
L2_Alloc = 0 
L2_WB = 2518 
n_act = 7881 
n_pre = 7865 
n_ref = 0 
n_req = 8615 
total_req = 9690 

Dual Bus Interface Util: 
issued_total_row = 15746 
issued_total_col = 9690 
Row_Bus_Util =  0.002136 
CoL_Bus_Util = 0.001314 
Either_Row_CoL_Bus_Util = 0.003404 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.013467 
queue_avg = 0.015593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0155933
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7346991 n_act=7892 n_pre=7876 n_ref_event=0 n_req=8594 n_rd=7144 n_rd_L2_A=0 n_write=0 n_wr_bk=2501 bw_util=0.005233
n_activity=468590 dram_eff=0.08233
bk0: 413a 7345710i bk1: 428a 7343558i bk2: 453a 7342901i bk3: 470a 7340835i bk4: 436a 7343789i bk5: 430a 7343637i bk6: 403a 7343130i bk7: 387a 7346653i bk8: 427a 7344137i bk9: 448a 7344427i bk10: 458a 7344293i bk11: 462a 7345020i bk12: 484a 7339933i bk13: 480a 7341431i bk14: 483a 7341088i bk15: 482a 7341284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081685
Row_Buffer_Locality_read = 0.089726
Row_Buffer_Locality_write = 0.042069
Bank_Level_Parallism = 1.565521
Bank_Level_Parallism_Col = 1.203116
Bank_Level_Parallism_Ready = 1.009958
write_to_read_ratio_blp_rw_average = 0.217383
GrpLevelPara = 1.146270 

BW Util details:
bwutil = 0.005233 
total_CMD = 7372119 
util_bw = 38580 
Wasted_Col = 156293 
Wasted_Row = 113469 
Idle = 7063777 

BW Util Bottlenecks: 
RCDc_limit = 145109 
RCDWRc_limit = 17270 
WTRc_limit = 6249 
RTWc_limit = 20438 
CCDLc_limit = 4408 
rwq = 0 
CCDLc_limit_alone = 3272 
WTRc_limit_alone = 5978 
RTWc_limit_alone = 19573 

Commands details: 
total_CMD = 7372119 
n_nop = 7346991 
Read = 7144 
Write = 0 
L2_Alloc = 0 
L2_WB = 2501 
n_act = 7892 
n_pre = 7876 
n_ref = 0 
n_req = 8594 
total_req = 9645 

Dual Bus Interface Util: 
issued_total_row = 15768 
issued_total_col = 9645 
Row_Bus_Util =  0.002139 
CoL_Bus_Util = 0.001308 
Either_Row_CoL_Bus_Util = 0.003409 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.011342 
queue_avg = 0.014517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0145174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7346929 n_act=7922 n_pre=7906 n_ref_event=0 n_req=8603 n_rd=7129 n_rd_L2_A=0 n_write=0 n_wr_bk=2510 bw_util=0.00523
n_activity=462400 dram_eff=0.08338
bk0: 442a 7343877i bk1: 389a 7346073i bk2: 462a 7341457i bk3: 433a 7342991i bk4: 431a 7343561i bk5: 440a 7343033i bk6: 394a 7346288i bk7: 410a 7345453i bk8: 418a 7344278i bk9: 424a 7344372i bk10: 489a 7341902i bk11: 488a 7343052i bk12: 479a 7341992i bk13: 495a 7340945i bk14: 479a 7341650i bk15: 456a 7342225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079158
Row_Buffer_Locality_read = 0.087670
Row_Buffer_Locality_write = 0.037992
Bank_Level_Parallism = 1.576350
Bank_Level_Parallism_Col = 1.211541
Bank_Level_Parallism_Ready = 1.011481
write_to_read_ratio_blp_rw_average = 0.216748
GrpLevelPara = 1.156189 

BW Util details:
bwutil = 0.005230 
total_CMD = 7372119 
util_bw = 38556 
Wasted_Col = 155830 
Wasted_Row = 110796 
Idle = 7066937 

BW Util Bottlenecks: 
RCDc_limit = 144979 
RCDWRc_limit = 17606 
WTRc_limit = 7253 
RTWc_limit = 20695 
CCDLc_limit = 4322 
rwq = 0 
CCDLc_limit_alone = 3203 
WTRc_limit_alone = 7000 
RTWc_limit_alone = 19829 

Commands details: 
total_CMD = 7372119 
n_nop = 7346929 
Read = 7129 
Write = 0 
L2_Alloc = 0 
L2_WB = 2510 
n_act = 7922 
n_pre = 7906 
n_ref = 0 
n_req = 8603 
total_req = 9639 

Dual Bus Interface Util: 
issued_total_row = 15828 
issued_total_col = 9639 
Row_Bus_Util =  0.002147 
CoL_Bus_Util = 0.001307 
Either_Row_CoL_Bus_Util = 0.003417 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.010996 
queue_avg = 0.008668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0086682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7346708 n_act=7982 n_pre=7966 n_ref_event=0 n_req=8776 n_rd=7287 n_rd_L2_A=0 n_write=0 n_wr_bk=2501 bw_util=0.005311
n_activity=463705 dram_eff=0.08443
bk0: 470a 7342264i bk1: 425a 7344225i bk2: 471a 7341157i bk3: 453a 7342600i bk4: 393a 7346364i bk5: 424a 7345486i bk6: 421a 7342707i bk7: 395a 7346554i bk8: 449a 7343824i bk9: 447a 7343688i bk10: 460a 7344339i bk11: 466a 7344819i bk12: 511a 7340393i bk13: 547a 7338018i bk14: 481a 7341234i bk15: 474a 7342203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090474
Row_Buffer_Locality_read = 0.101276
Row_Buffer_Locality_write = 0.037609
Bank_Level_Parallism = 1.580510
Bank_Level_Parallism_Col = 1.212319
Bank_Level_Parallism_Ready = 1.010516
write_to_read_ratio_blp_rw_average = 0.217453
GrpLevelPara = 1.156609 

BW Util details:
bwutil = 0.005311 
total_CMD = 7372119 
util_bw = 39152 
Wasted_Col = 156530 
Wasted_Row = 110943 
Idle = 7065494 

BW Util Bottlenecks: 
RCDc_limit = 145614 
RCDWRc_limit = 17793 
WTRc_limit = 7743 
RTWc_limit = 20818 
CCDLc_limit = 4451 
rwq = 0 
CCDLc_limit_alone = 3308 
WTRc_limit_alone = 7503 
RTWc_limit_alone = 19915 

Commands details: 
total_CMD = 7372119 
n_nop = 7346708 
Read = 7287 
Write = 0 
L2_Alloc = 0 
L2_WB = 2501 
n_act = 7982 
n_pre = 7966 
n_ref = 0 
n_req = 8776 
total_req = 9788 

Dual Bus Interface Util: 
issued_total_row = 15948 
issued_total_col = 9788 
Row_Bus_Util =  0.002163 
CoL_Bus_Util = 0.001328 
Either_Row_CoL_Bus_Util = 0.003447 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.012790 
queue_avg = 0.010940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0109396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7347702 n_act=7639 n_pre=7623 n_ref_event=0 n_req=8402 n_rd=6992 n_rd_L2_A=0 n_write=0 n_wr_bk=2443 bw_util=0.005119
n_activity=460908 dram_eff=0.08188
bk0: 422a 7346168i bk1: 439a 7342712i bk2: 494a 7341024i bk3: 425a 7344915i bk4: 447a 7342517i bk5: 424a 7344877i bk6: 352a 7347974i bk7: 351a 7349050i bk8: 418a 7347151i bk9: 415a 7346982i bk10: 479a 7343316i bk11: 427a 7346608i bk12: 494a 7341547i bk13: 501a 7340511i bk14: 446a 7343889i bk15: 458a 7343699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090812
Row_Buffer_Locality_read = 0.103690
Row_Buffer_Locality_write = 0.026950
Bank_Level_Parallism = 1.530838
Bank_Level_Parallism_Col = 1.197852
Bank_Level_Parallism_Ready = 1.009597
write_to_read_ratio_blp_rw_average = 0.218923
GrpLevelPara = 1.141754 

BW Util details:
bwutil = 0.005119 
total_CMD = 7372119 
util_bw = 37740 
Wasted_Col = 152210 
Wasted_Row = 111178 
Idle = 7070991 

BW Util Bottlenecks: 
RCDc_limit = 140228 
RCDWRc_limit = 17148 
WTRc_limit = 6617 
RTWc_limit = 19782 
CCDLc_limit = 4296 
rwq = 0 
CCDLc_limit_alone = 3200 
WTRc_limit_alone = 6394 
RTWc_limit_alone = 18909 

Commands details: 
total_CMD = 7372119 
n_nop = 7347702 
Read = 6992 
Write = 0 
L2_Alloc = 0 
L2_WB = 2443 
n_act = 7639 
n_pre = 7623 
n_ref = 0 
n_req = 8402 
total_req = 9435 

Dual Bus Interface Util: 
issued_total_row = 15262 
issued_total_col = 9435 
Row_Bus_Util =  0.002070 
CoL_Bus_Util = 0.001280 
Either_Row_CoL_Bus_Util = 0.003312 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.011467 
queue_avg = 0.009680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.00967985
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7346522 n_act=8063 n_pre=8047 n_ref_event=0 n_req=8777 n_rd=7214 n_rd_L2_A=0 n_write=0 n_wr_bk=2594 bw_util=0.005322
n_activity=471363 dram_eff=0.08323
bk0: 458a 7341655i bk1: 449a 7342363i bk2: 434a 7343706i bk3: 494a 7339224i bk4: 388a 7345935i bk5: 419a 7345052i bk6: 406a 7345257i bk7: 411a 7344627i bk8: 438a 7343231i bk9: 453a 7342624i bk10: 467a 7342007i bk11: 450a 7343555i bk12: 495a 7340465i bk13: 518a 7339736i bk14: 479a 7342072i bk15: 455a 7343063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081349
Row_Buffer_Locality_read = 0.089687
Row_Buffer_Locality_write = 0.042866
Bank_Level_Parallism = 1.578737
Bank_Level_Parallism_Col = 1.213850
Bank_Level_Parallism_Ready = 1.008597
write_to_read_ratio_blp_rw_average = 0.222895
GrpLevelPara = 1.154073 

BW Util details:
bwutil = 0.005322 
total_CMD = 7372119 
util_bw = 39232 
Wasted_Col = 157936 
Wasted_Row = 113184 
Idle = 7061767 

BW Util Bottlenecks: 
RCDc_limit = 146248 
RCDWRc_limit = 18647 
WTRc_limit = 7934 
RTWc_limit = 21203 
CCDLc_limit = 4458 
rwq = 0 
CCDLc_limit_alone = 3276 
WTRc_limit_alone = 7686 
RTWc_limit_alone = 20269 

Commands details: 
total_CMD = 7372119 
n_nop = 7346522 
Read = 7214 
Write = 0 
L2_Alloc = 0 
L2_WB = 2594 
n_act = 8063 
n_pre = 8047 
n_ref = 0 
n_req = 8777 
total_req = 9808 

Dual Bus Interface Util: 
issued_total_row = 16110 
issued_total_col = 9808 
Row_Bus_Util =  0.002185 
CoL_Bus_Util = 0.001330 
Either_Row_CoL_Bus_Util = 0.003472 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.012541 
queue_avg = 0.010731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0107311
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7346341 n_act=8121 n_pre=8105 n_ref_event=0 n_req=8817 n_rd=7315 n_rd_L2_A=0 n_write=0 n_wr_bk=2526 bw_util=0.00534
n_activity=475191 dram_eff=0.08284
bk0: 440a 7343489i bk1: 405a 7345075i bk2: 495a 7339035i bk3: 459a 7341614i bk4: 422a 7343650i bk5: 438a 7344659i bk6: 438a 7341809i bk7: 431a 7343280i bk8: 434a 7344342i bk9: 426a 7346094i bk10: 451a 7343776i bk11: 489a 7341565i bk12: 497a 7341033i bk13: 498a 7341015i bk14: 510a 7340457i bk15: 482a 7340615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078938
Row_Buffer_Locality_read = 0.089405
Row_Buffer_Locality_write = 0.027963
Bank_Level_Parallism = 1.568964
Bank_Level_Parallism_Col = 1.212472
Bank_Level_Parallism_Ready = 1.011858
write_to_read_ratio_blp_rw_average = 0.216274
GrpLevelPara = 1.155046 

BW Util details:
bwutil = 0.005340 
total_CMD = 7372119 
util_bw = 39364 
Wasted_Col = 159330 
Wasted_Row = 115524 
Idle = 7057901 

BW Util Bottlenecks: 
RCDc_limit = 148331 
RCDWRc_limit = 18209 
WTRc_limit = 7649 
RTWc_limit = 20794 
CCDLc_limit = 4402 
rwq = 0 
CCDLc_limit_alone = 3247 
WTRc_limit_alone = 7369 
RTWc_limit_alone = 19919 

Commands details: 
total_CMD = 7372119 
n_nop = 7346341 
Read = 7315 
Write = 0 
L2_Alloc = 0 
L2_WB = 2526 
n_act = 8121 
n_pre = 8105 
n_ref = 0 
n_req = 8817 
total_req = 9841 

Dual Bus Interface Util: 
issued_total_row = 16226 
issued_total_col = 9841 
Row_Bus_Util =  0.002201 
CoL_Bus_Util = 0.001335 
Either_Row_CoL_Bus_Util = 0.003497 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.011211 
queue_avg = 0.010723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0107227
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7346569 n_act=8063 n_pre=8047 n_ref_event=0 n_req=8757 n_rd=7276 n_rd_L2_A=0 n_write=0 n_wr_bk=2503 bw_util=0.005306
n_activity=474726 dram_eff=0.0824
bk0: 406a 7343831i bk1: 422a 7345674i bk2: 466a 7341261i bk3: 446a 7342965i bk4: 424a 7344789i bk5: 394a 7346330i bk6: 436a 7342138i bk7: 458a 7341311i bk8: 457a 7342764i bk9: 416a 7345468i bk10: 501a 7341099i bk11: 509a 7341146i bk12: 496a 7341014i bk13: 510a 7340312i bk14: 472a 7341648i bk15: 463a 7341532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079251
Row_Buffer_Locality_read = 0.088648
Row_Buffer_Locality_write = 0.033086
Bank_Level_Parallism = 1.570500
Bank_Level_Parallism_Col = 1.207821
Bank_Level_Parallism_Ready = 1.011741
write_to_read_ratio_blp_rw_average = 0.213151
GrpLevelPara = 1.149881 

BW Util details:
bwutil = 0.005306 
total_CMD = 7372119 
util_bw = 39116 
Wasted_Col = 158678 
Wasted_Row = 115028 
Idle = 7059297 

BW Util Bottlenecks: 
RCDc_limit = 147606 
RCDWRc_limit = 17904 
WTRc_limit = 7108 
RTWc_limit = 20090 
CCDLc_limit = 4556 
rwq = 0 
CCDLc_limit_alone = 3355 
WTRc_limit_alone = 6847 
RTWc_limit_alone = 19150 

Commands details: 
total_CMD = 7372119 
n_nop = 7346569 
Read = 7276 
Write = 0 
L2_Alloc = 0 
L2_WB = 2503 
n_act = 8063 
n_pre = 8047 
n_ref = 0 
n_req = 8757 
total_req = 9779 

Dual Bus Interface Util: 
issued_total_row = 16110 
issued_total_col = 9779 
Row_Bus_Util =  0.002185 
CoL_Bus_Util = 0.001326 
Either_Row_CoL_Bus_Util = 0.003466 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.013268 
queue_avg = 0.013753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0137533
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7346685 n_act=7976 n_pre=7960 n_ref_event=0 n_req=8687 n_rd=7224 n_rd_L2_A=0 n_write=0 n_wr_bk=2546 bw_util=0.005301
n_activity=481478 dram_eff=0.08117
bk0: 412a 7345461i bk1: 456a 7341923i bk2: 440a 7343965i bk3: 435a 7343307i bk4: 443a 7342336i bk5: 412a 7344585i bk6: 459a 7340595i bk7: 427a 7343151i bk8: 399a 7347570i bk9: 394a 7348134i bk10: 497a 7342135i bk11: 513a 7340495i bk12: 522a 7339938i bk13: 503a 7340649i bk14: 451a 7343570i bk15: 461a 7341729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081846
Row_Buffer_Locality_read = 0.091501
Row_Buffer_Locality_write = 0.034176
Bank_Level_Parallism = 1.541794
Bank_Level_Parallism_Col = 1.196019
Bank_Level_Parallism_Ready = 1.009649
write_to_read_ratio_blp_rw_average = 0.216123
GrpLevelPara = 1.142920 

BW Util details:
bwutil = 0.005301 
total_CMD = 7372119 
util_bw = 39080 
Wasted_Col = 158474 
Wasted_Row = 117251 
Idle = 7057314 

BW Util Bottlenecks: 
RCDc_limit = 146793 
RCDWRc_limit = 17653 
WTRc_limit = 6390 
RTWc_limit = 19741 
CCDLc_limit = 4434 
rwq = 0 
CCDLc_limit_alone = 3316 
WTRc_limit_alone = 6142 
RTWc_limit_alone = 18871 

Commands details: 
total_CMD = 7372119 
n_nop = 7346685 
Read = 7224 
Write = 0 
L2_Alloc = 0 
L2_WB = 2546 
n_act = 7976 
n_pre = 7960 
n_ref = 0 
n_req = 8687 
total_req = 9770 

Dual Bus Interface Util: 
issued_total_row = 15936 
issued_total_col = 9770 
Row_Bus_Util =  0.002162 
CoL_Bus_Util = 0.001325 
Either_Row_CoL_Bus_Util = 0.003450 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.010694 
queue_avg = 0.013724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0137236
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7346582 n_act=8021 n_pre=8005 n_ref_event=0 n_req=8760 n_rd=7211 n_rd_L2_A=0 n_write=0 n_wr_bk=2614 bw_util=0.005331
n_activity=470776 dram_eff=0.08348
bk0: 429a 7342999i bk1: 446a 7342938i bk2: 420a 7344508i bk3: 452a 7342503i bk4: 386a 7345154i bk5: 417a 7344411i bk6: 435a 7344606i bk7: 418a 7344406i bk8: 430a 7344330i bk9: 392a 7346464i bk10: 544a 7338685i bk11: 543a 7339517i bk12: 487a 7341440i bk13: 469a 7341472i bk14: 460a 7343435i bk15: 483a 7340646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084361
Row_Buffer_Locality_read = 0.095548
Row_Buffer_Locality_write = 0.032279
Bank_Level_Parallism = 1.570498
Bank_Level_Parallism_Col = 1.215232
Bank_Level_Parallism_Ready = 1.013693
write_to_read_ratio_blp_rw_average = 0.223839
GrpLevelPara = 1.152991 

BW Util details:
bwutil = 0.005331 
total_CMD = 7372119 
util_bw = 39300 
Wasted_Col = 157509 
Wasted_Row = 113305 
Idle = 7062005 

BW Util Bottlenecks: 
RCDc_limit = 145116 
RCDWRc_limit = 18689 
WTRc_limit = 7922 
RTWc_limit = 21379 
CCDLc_limit = 4669 
rwq = 0 
CCDLc_limit_alone = 3416 
WTRc_limit_alone = 7602 
RTWc_limit_alone = 20446 

Commands details: 
total_CMD = 7372119 
n_nop = 7346582 
Read = 7211 
Write = 0 
L2_Alloc = 0 
L2_WB = 2614 
n_act = 8021 
n_pre = 8005 
n_ref = 0 
n_req = 8760 
total_req = 9825 

Dual Bus Interface Util: 
issued_total_row = 16026 
issued_total_col = 9825 
Row_Bus_Util =  0.002174 
CoL_Bus_Util = 0.001333 
Either_Row_CoL_Bus_Util = 0.003464 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.012296 
queue_avg = 0.012420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0124198
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7372119 n_nop=7347346 n_act=7772 n_pre=7756 n_ref_event=0 n_req=8486 n_rd=7078 n_rd_L2_A=0 n_write=0 n_wr_bk=2432 bw_util=0.00516
n_activity=461242 dram_eff=0.08247
bk0: 447a 7343388i bk1: 422a 7345236i bk2: 419a 7344244i bk3: 400a 7346336i bk4: 439a 7342535i bk5: 408a 7345201i bk6: 401a 7345813i bk7: 422a 7343046i bk8: 438a 7344537i bk9: 406a 7347735i bk10: 528a 7339992i bk11: 503a 7341903i bk12: 454a 7343243i bk13: 463a 7343333i bk14: 488a 7341073i bk15: 440a 7343321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084139
Row_Buffer_Locality_read = 0.095507
Row_Buffer_Locality_write = 0.026989
Bank_Level_Parallism = 1.562703
Bank_Level_Parallism_Col = 1.206210
Bank_Level_Parallism_Ready = 1.008965
write_to_read_ratio_blp_rw_average = 0.214170
GrpLevelPara = 1.148773 

BW Util details:
bwutil = 0.005160 
total_CMD = 7372119 
util_bw = 38040 
Wasted_Col = 153454 
Wasted_Row = 111301 
Idle = 7069324 

BW Util Bottlenecks: 
RCDc_limit = 142528 
RCDWRc_limit = 17093 
WTRc_limit = 6610 
RTWc_limit = 19538 
CCDLc_limit = 4404 
rwq = 0 
CCDLc_limit_alone = 3291 
WTRc_limit_alone = 6345 
RTWc_limit_alone = 18690 

Commands details: 
total_CMD = 7372119 
n_nop = 7347346 
Read = 7078 
Write = 0 
L2_Alloc = 0 
L2_WB = 2432 
n_act = 7772 
n_pre = 7756 
n_ref = 0 
n_req = 8486 
total_req = 9510 

Dual Bus Interface Util: 
issued_total_row = 15528 
issued_total_col = 9510 
Row_Bus_Util =  0.002106 
CoL_Bus_Util = 0.001290 
Either_Row_CoL_Bus_Util = 0.003360 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.010697 
queue_avg = 0.014012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0140118

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16649, Miss = 4147, Miss_rate = 0.249, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[1]: Access = 17725, Miss = 4281, Miss_rate = 0.242, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 16901, Miss = 4077, Miss_rate = 0.241, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 16384, Miss = 4175, Miss_rate = 0.255, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 16442, Miss = 4097, Miss_rate = 0.249, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 16563, Miss = 4127, Miss_rate = 0.249, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[6]: Access = 16333, Miss = 4134, Miss_rate = 0.253, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 15788, Miss = 4075, Miss_rate = 0.258, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 16935, Miss = 4196, Miss_rate = 0.248, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 16935, Miss = 4169, Miss_rate = 0.246, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 16523, Miss = 4088, Miss_rate = 0.247, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 15668, Miss = 3976, Miss_rate = 0.254, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 17776, Miss = 4101, Miss_rate = 0.231, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 17519, Miss = 4185, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 17735, Miss = 4227, Miss_rate = 0.238, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 16827, Miss = 4168, Miss_rate = 0.248, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 19158, Miss = 4198, Miss_rate = 0.219, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[17]: Access = 16673, Miss = 4158, Miss_rate = 0.249, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 16626, Miss = 4165, Miss_rate = 0.251, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 16146, Miss = 4141, Miss_rate = 0.256, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[20]: Access = 118140, Miss = 4131, Miss_rate = 0.035, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[21]: Access = 16910, Miss = 4160, Miss_rate = 0.246, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[22]: Access = 16104, Miss = 4154, Miss_rate = 0.258, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 15878, Miss = 4004, Miss_rate = 0.252, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 504338
L2_total_cache_misses = 99334
L2_total_cache_miss_rate = 0.1970
L2_total_cache_pending_hits = 160
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 373547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 40594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 160
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31297
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 460097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44241
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=504338
icnt_total_pkts_simt_to_mem=504338
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 504338
Req_Network_cycles = 2874719
Req_Network_injected_packets_per_cycle =       0.1754 
Req_Network_conflicts_per_cycle =       0.0298
Req_Network_conflicts_per_cycle_util =       0.3245
Req_Bank_Level_Parallism =       1.9085
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0223
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0073

Reply_Network_injected_packets_num = 504338
Reply_Network_cycles = 2874719
Reply_Network_injected_packets_per_cycle =        0.1754
Reply_Network_conflicts_per_cycle =        0.1340
Reply_Network_conflicts_per_cycle_util =       1.4429
Reply_Bank_Level_Parallism =       1.8891
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0334
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0058
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 48 sec (3228 sec)
gpgpu_simulation_rate = 791 (inst/sec)
gpgpu_simulation_rate = 890 (cycle/sec)
gpgpu_silicon_slowdown = 1533707x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (397,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 5: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 8800582
gpu_sim_insn = 62754088
gpu_ipc =       7.1307
gpu_tot_sim_cycle = 11675301
gpu_tot_sim_insn = 65310202
gpu_tot_ipc =       5.5939
gpu_tot_issued_cta = 409
gpu_occupancy = 66.2224% 
gpu_tot_occupancy = 62.2814% 
max_total_param_size = 0
gpu_stall_dramfull = 3519964
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6320
partiton_level_parallism_total  =       1.2734
partiton_level_parallism_util =       5.9915
partiton_level_parallism_util_total  =       5.5861
L2_BW  =      71.2866 GB/Sec
L2_BW_total  =      55.6211 GB/Sec
gpu_total_sim_rate=2537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 503459, Miss = 391478, Miss_rate = 0.778, Pending_hits = 3221, Reservation_fails = 391065
	L1D_cache_core[1]: Access = 525576, Miss = 418490, Miss_rate = 0.796, Pending_hits = 3382, Reservation_fails = 403912
	L1D_cache_core[2]: Access = 497602, Miss = 389109, Miss_rate = 0.782, Pending_hits = 3183, Reservation_fails = 399717
	L1D_cache_core[3]: Access = 608192, Miss = 450657, Miss_rate = 0.741, Pending_hits = 3338, Reservation_fails = 391341
	L1D_cache_core[4]: Access = 592179, Miss = 457448, Miss_rate = 0.772, Pending_hits = 3519, Reservation_fails = 390916
	L1D_cache_core[5]: Access = 516951, Miss = 381084, Miss_rate = 0.737, Pending_hits = 2958, Reservation_fails = 317040
	L1D_cache_core[6]: Access = 546964, Miss = 423159, Miss_rate = 0.774, Pending_hits = 3339, Reservation_fails = 423927
	L1D_cache_core[7]: Access = 593974, Miss = 456835, Miss_rate = 0.769, Pending_hits = 3498, Reservation_fails = 446913
	L1D_cache_core[8]: Access = 521826, Miss = 372086, Miss_rate = 0.713, Pending_hits = 3174, Reservation_fails = 351273
	L1D_cache_core[9]: Access = 541007, Miss = 412362, Miss_rate = 0.762, Pending_hits = 3524, Reservation_fails = 343016
	L1D_cache_core[10]: Access = 592715, Miss = 454118, Miss_rate = 0.766, Pending_hits = 3729, Reservation_fails = 393076
	L1D_cache_core[11]: Access = 490205, Miss = 384097, Miss_rate = 0.784, Pending_hits = 2917, Reservation_fails = 333356
	L1D_cache_core[12]: Access = 521578, Miss = 390804, Miss_rate = 0.749, Pending_hits = 2671, Reservation_fails = 359678
	L1D_cache_core[13]: Access = 542063, Miss = 420280, Miss_rate = 0.775, Pending_hits = 3226, Reservation_fails = 428353
	L1D_cache_core[14]: Access = 541432, Miss = 437057, Miss_rate = 0.807, Pending_hits = 3453, Reservation_fails = 465238
	L1D_cache_core[15]: Access = 547340, Miss = 435685, Miss_rate = 0.796, Pending_hits = 3444, Reservation_fails = 398932
	L1D_cache_core[16]: Access = 513612, Miss = 408575, Miss_rate = 0.795, Pending_hits = 2980, Reservation_fails = 429088
	L1D_cache_core[17]: Access = 494464, Miss = 385385, Miss_rate = 0.779, Pending_hits = 2790, Reservation_fails = 371481
	L1D_cache_core[18]: Access = 504784, Miss = 386079, Miss_rate = 0.765, Pending_hits = 3151, Reservation_fails = 374992
	L1D_cache_core[19]: Access = 542193, Miss = 428626, Miss_rate = 0.791, Pending_hits = 3533, Reservation_fails = 419260
	L1D_cache_core[20]: Access = 532419, Miss = 418292, Miss_rate = 0.786, Pending_hits = 3330, Reservation_fails = 385459
	L1D_cache_core[21]: Access = 511391, Miss = 387472, Miss_rate = 0.758, Pending_hits = 2995, Reservation_fails = 352873
	L1D_cache_core[22]: Access = 487978, Miss = 363726, Miss_rate = 0.745, Pending_hits = 2991, Reservation_fails = 424040
	L1D_cache_core[23]: Access = 493053, Miss = 388906, Miss_rate = 0.789, Pending_hits = 3054, Reservation_fails = 415704
	L1D_cache_core[24]: Access = 533451, Miss = 414066, Miss_rate = 0.776, Pending_hits = 2981, Reservation_fails = 482166
	L1D_cache_core[25]: Access = 507296, Miss = 400450, Miss_rate = 0.789, Pending_hits = 3142, Reservation_fails = 373541
	L1D_cache_core[26]: Access = 498531, Miss = 389422, Miss_rate = 0.781, Pending_hits = 3162, Reservation_fails = 383363
	L1D_cache_core[27]: Access = 476255, Miss = 372398, Miss_rate = 0.782, Pending_hits = 2462, Reservation_fails = 414704
	L1D_cache_core[28]: Access = 540614, Miss = 423987, Miss_rate = 0.784, Pending_hits = 3257, Reservation_fails = 413445
	L1D_cache_core[29]: Access = 504138, Miss = 405615, Miss_rate = 0.805, Pending_hits = 2973, Reservation_fails = 395605
	L1D_total_cache_accesses = 15823242
	L1D_total_cache_misses = 12247748
	L1D_total_cache_miss_rate = 0.7740
	L1D_total_cache_pending_hits = 95377
	L1D_total_cache_reservation_fails = 11873474
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.115
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3428108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 95377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10749557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11849988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 550346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 95378
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 573280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 374565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14823388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 999854

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 963615
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1676080
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9210293
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 20975
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2511
ctas_completed 409, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18114, 21139, 19055, 14935, 19167, 17098, 22329, 14959, 30567, 5067, 5849, 6425, 5186, 7878, 13704, 6667, 18524, 12630, 12685, 15882, 21399, 13495, 16638, 13739, 16060, 19035, 17584, 18334, 20522, 21045, 17251, 16826, 
gpgpu_n_tot_thrd_icount = 504613312
gpgpu_n_tot_w_icount = 15769166
gpgpu_n_stall_shd_mem = 8203743
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13867202
gpgpu_n_mem_write_global = 999854
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18312278
gpgpu_n_store_insn = 1278493
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 836608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6383718
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1820025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2128131	W0_Idle:63801045	W0_Scoreboard:310897034	W1:7019981	W2:2624757	W3:1404881	W4:896908	W5:610685	W6:454300	W7:350794	W8:279733	W9:218706	W10:178380	W11:142081	W12:117775	W13:105820	W14:97624	W15:87996	W16:83614	W17:75821	W18:74641	W19:70499	W20:65131	W21:64284	W22:63596	W23:63382	W24:61477	W25:59072	W26:59713	W27:56776	W28:56093	W29:57531	W30:56381	W31:54163	W32:156571
single_issue_nums: WS0:4073595	WS1:4045488	WS2:3830034	WS3:3820049	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90399216 {8:11299902,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39994160 {40:999854,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 102692000 {40:2567300,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 451996080 {40:11299902,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7998832 {8:999854,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 102692000 {40:2567300,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 3536 
max_icnt2sh_latency = 294 
averagemflatency = 628 
avg_icnt2mem_latency = 247 
avg_mrq_latency = 123 
avg_icnt2sh_latency = 4 
mrq_lat_table:2145141 	48632 	103454 	225029 	433586 	578178 	715827 	848802 	811490 	291319 	15387 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6370678 	4380967 	1749728 	1544172 	611876 	209619 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1146689 	322973 	169877 	112325 	8390986 	928103 	648042 	831929 	1352032 	661418 	286358 	16324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10978299 	2417003 	999131 	350149 	97859 	21327 	3191 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6459 	4204 	193 	771 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        49        50        12         6        11         9         6         8        10        12         8         8        28        20        33        54 
dram[1]:        24        52         8         6         7        15         5         5         7         8         8        10        28        28        50        50 
dram[2]:        64        60         5         5         8         8         5         5         9        13        10         7        28        28        55        26 
dram[3]:        32        32         8         8        15         8         8        10         8         9         8         7        28        28        39        46 
dram[4]:        33        64         9         7         8         8        14         6         7        12        12         9        28        28        64        49 
dram[5]:        52        44         7         7        13        14         6         8         6         7         9         8        15        28        50        56 
dram[6]:        50        26         9         6        10         8         9         8         7         5         6         8        28        28        59        32 
dram[7]:        53        34         6         6         9        15         5         7         5         5         8         9        28        23        31        35 
dram[8]:        38        64        11         9         6         8         5        11         6         9        10         8        28        25        29        45 
dram[9]:        38        33        10         9        22         8         5         7         8         7         8         6        17        28        55        44 
dram[10]:        58        64         7         8         7         7         7        13         9         7         5        22        32        28        52        38 
dram[11]:        32        41         8         6         7         7         7         7         8         7        12        10        32        16        37        39 
maximum service time to same row:
dram[0]:   1023411    895503    931549   1479225   1252070   1320638    771034    657553    892559    928189   1055225    745760    575053    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    534889    942528   1151841    903994    797215    808883   1159007   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383    729235   1199918    727851   1279468   1023732    726201    874959    986388    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    494393   1789066    908984    797417    858637    743036   1052629    781563    815251    881774    636589 
dram[5]:    565503    996242    588979    819138   1127222   1299793   1325736    937188   1008779    864100   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    615789   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    659099    820380   1236935   1052103   1114917    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    532517    629160   1149239    774702    757450    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    843611   1049988   1027147   1316343   1163246   1069662   2017602   1218060    791487    637699    750428    909290 
dram[11]:   1166129    858870   1064462   1097986    921379    814518    836120   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.079000  1.076149  1.065357  1.063423  1.058503  1.065142  1.059766  1.061499  1.066597  1.069572  1.072507  1.073767  1.086513  1.077685  1.075376  1.071373 
dram[1]:  1.083390  1.081084  1.069962  1.074805  1.068184  1.065585  1.060997  1.061625  1.071002  1.072973  1.075739  1.084660  1.075893  1.087291  1.068960  1.071627 
dram[2]:  1.084093  1.070002  1.067310  1.065313  1.061552  1.062597  1.060380  1.063303  1.063593  1.063540  1.074493  1.071521  1.082529  1.078770  1.068712  1.069160 
dram[3]:  1.070705  1.064845  1.069690  1.070598  1.060261  1.062716  1.053841  1.063843  1.069101  1.066015  1.092124  1.090997  1.079043  1.077417  1.079662  1.066479 
dram[4]:  1.085960  1.076880  1.079132  1.067023  1.062075  1.062732  1.065113  1.062054  1.076462  1.066252  1.084369  1.081519  1.081020  1.078834  1.077007  1.071092 
dram[5]:  1.074026  1.073246  1.073952  1.059537  1.068123  1.075841  1.060330  1.059023  1.070849  1.073739  1.083889  1.079061  1.081675  1.087617  1.060886  1.069534 
dram[6]:  1.078523  1.090939  1.065279  1.067427  1.069243  1.061143  1.063459  1.063340  1.075007  1.069688  1.082926  1.075157  1.075042  1.085867  1.068714  1.060854 
dram[7]:  1.084984  1.076770  1.068853  1.068519  1.069283  1.071318  1.062341  1.060074  1.069738  1.062812  1.077743  1.072054  1.078915  1.077643  1.076332  1.064921 
dram[8]:  1.074882  1.074478  1.075072  1.071795  1.064625  1.061097  1.062197  1.063083  1.068553  1.064205  1.081024  1.072524  1.083829  1.086963  1.064255  1.067454 
dram[9]:  1.069281  1.077106  1.068763  1.073265  1.061722  1.062184  1.056149  1.065759  1.065673  1.069443  1.069776  1.075336  1.076544  1.088037  1.073482  1.071729 
dram[10]:  1.094362  1.076605  1.095948  1.067151  1.075211  1.058939  1.079525  1.061699  1.095441  1.066767  1.093712  1.086091  1.106852  1.084087  1.087716  1.069957 
dram[11]:  1.077667  1.078529  1.064159  1.069875  1.061900  1.057861  1.052495  1.056462  1.070911  1.067913  1.089431  1.077994  1.077807  1.076866  1.070758  1.072074 
average row locality = 6216911/5797581 = 1.072328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     28050     27140     27474     27095     26473     27425     25729     26910     27278     27922     27619     27386     30261     28938     29057     28408 
dram[1]:     27924     28350     28069     28331     28232     27665     26468     26305     27783     27851     27667     29153     29192     30092     28014     28520 
dram[2]:     28682     26933     27526     27320     26778     27112     26264     26523     26459     26259     27376     27896     29462     29443     27745     28651 
dram[3]:     26398     25375     28637     28563     26327     27197     26160     27173     27364     27657     29338     30309     30032     30248     29084     28188 
dram[4]:     28172     26680     28762     28046     27465     27492     27811     27241     28110     27034     29375     29066     29813     29689     29244     28324 
dram[5]:     26826     27715     28804     26740     28064     28696     26785     26505     28211     27711     28796     28807     29111     30186     27756     28418 
dram[6]:     28184     29177     27469     28061     27510     27437     26953     27013     28188     27702     29015     28929     29570     29790     28600     28090 
dram[7]:     28307     27768     27838     27360     28239     27673     26722     26710     27460     26204     28723     28281     29252     28985     29128     28106 
dram[8]:     27333     27386     28695     28026     27654     27057     27003     27210     27286     26626     29002     27971     30279     30606     27995     27955 
dram[9]:     26617     27018     27880     27942     27010     27366     26892     26609     26489     26868     27278     27892     29824     29762     28447     28459 
dram[10]:     29282     27978     29893     28324     29434     27442     28952     27279     30167     27669     30313     30009     31902     30335     30519     28752 
dram[11]:     28026     27361     27366     27378     26990     26226     25043     25613     27344     26573     29759     28175     29399     29112     29140     28736 
total dram reads = 5382087
bank skew: 31902/25043 = 1.27
chip skew: 468250/440429 = 1.06
number of total write accesses:
dram[0]:      5688      5453      5832      5693      5514      5652      5554      5736      5639      5748      5796      5857      6011      6005      6017      5903 
dram[1]:      5437      5524      5872      5785      5589      5592      5593      5702      5806      5666      5863      5846      5893      6063      5863      5782 
dram[2]:      5640      5510      5696      5679      5501      5641      5630      5501      5619      5643      5719      5865      6060      5973      5866      5962 
dram[3]:      5439      5421      5885      6069      5598      5579      5698      5661      5686      5804      5995      6002      5912      5969      6029      5770 
dram[4]:      5592      5388      5865      5958      5544      5584      5682      5594      5638      5686      5901      6084      5885      5978      5786      5802 
dram[5]:      5389      5558      5857      5798      5757      5723      5611      5659      5777      5571      5825      5899      5952      5892      5786      5811 
dram[6]:      5641      5721      5822      5854      5626      5627      5541      5576      5732      5776      5883      5793      6026      5994      5790      5828 
dram[7]:      5584      5502      5957      5805      5631      5611      5533      5504      5849      5663      5749      5772      5913      5884      5966      5829 
dram[8]:      5599      5586      5880      5774      5542      5621      5632      5569      5683      5683      5933      5756      6070      6152      5798      5792 
dram[9]:      5437      5481      5735      5787      5669      5702      5590      5476      5488      5642      5728      5757      6063      6133      5691      5877 
dram[10]:      5491      5587      5860      5843      5720      5684      5619      5651      5964      5787      5917      5974      6139      6060      6045      5824 
dram[11]:      5706      5561      5703      5710      5645      5549      5453      5544      5733      5572      6003      5987      5975      6034      5850      5848 
total dram writes = 1104174
bank skew: 6152/5388 = 1.14
chip skew: 93165/91256 = 1.02
average mf latency per bank:
dram[0]:       1122      1125      1106      1144      1108      1100      1038      1016      1236      1211      1111      1117      1130      1134      1076      1037
dram[1]:       1169      1166      1120      1100      1147      1081      1105      1036      1270      1190      1169      1160      1155      1109      1145      1118
dram[2]:       1122      1097      1061      1051      1021      1049      1047      1083      1197      1188      1142      1106      1090      1109      1092      1046
dram[3]:       1245      1191      1166      1137      1169      1185      1203      1192      1337      1285      1340      1343      1262      1225      1226      1173
dram[4]:       1861      1291      1805      1255      1844      1222      2003      1338      2050      1310      2062      1357      1909      1274      1729      1199
dram[5]:       1302      1634      1319      1615      1284      1641      1316      1814      1446      1819      1430      1848      1301      1745      1217      1710
dram[6]:       1843      1322      1809      1275      1886      1334      1911      1287      2089      1439      2061      1353      1855      1388      1840      1236
dram[7]:       1146      1144      1104      1082      1220      1175      1148      1050      1172      1141      1203      1156      1255      1166      1078      1038
dram[8]:       1204      1112      1245      1189      1245      1105      1184      1063      1235      1190      1224      1151     14105      1218      1126      1119
dram[9]:       1261      1514      1381      1467      1296      1391      1255      1515      1350      1571      1347      1545      1356      1415      1286      1405
dram[10]:       2985      1473      3580      1394      2790      1449      2765      1396      3042      1464      3151      1532      2809      1435      2880      1337
dram[11]:       1088      1135      1088      1085      1060      1068      1065      1063      1121      1187      1119      1152      1067      1116      1093      1083
maximum mf latency per bank:
dram[0]:       6602      6685      6339      7481      7239      6553      6356      6909      6298      6505      6352      6098      6380      7330      6162      7452
dram[1]:       6061      6006      6125      6330      6022      5735      6082      6175      5574      6135      6411      6189      5576      6473      6487      6473
dram[2]:       5770      7027      5606      6137      6175      6049      6246      6612      6124      5916      6103      5806      6141      6903      6804      6316
dram[3]:       5985      6179      6335      6645      6076      6607      5754      6472      5705      7854      6570      7064      6270      6581      6664      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      6178      7900      5928      8040      5664      7954      6491      9482      6021
dram[5]:       6157      7115      6365      6998      6878      6814      6554      7831      7483      6773      6694      7986      6461      7677      6990      7314
dram[6]:       8573      6856      8000      6341      8431      6798      8387      6816      8361      7082      8851      6217      8903      6365      8272      6338
dram[7]:       8128      6586      7105      6391      7082      6083      7690      6212      6735      6360      7023      5666      6921      6334      7074      6279
dram[8]:       6165      6235      6426      6519      6358      6040      6847      6420      6145      5987      6414      5912      6824      5914      7004      6818
dram[9]:       6530      7036      7845      6976      7241      7205      6699      7102      6302      7448      6177      7172      5882      6924      6753      6875
dram[10]:       8140      6220      7742      6297      7939      6207      7998      5836      8098      5556      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6282      6522      6694      6226      6609      6445      6376      7070      6343      6102      6345      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28587477 n_act=479026 n_pre=479010 n_ref_event=0 n_req=512702 n_rd=443165 n_rd_L2_A=0 n_write=0 n_wr_bk=92098 bw_util=0.07151
n_activity=7027117 dram_eff=0.3047
bk0: 28050a 26045017i bk1: 27140a 26145230i bk2: 27474a 26065187i bk3: 27095a 26128749i bk4: 26473a 26219992i bk5: 27425a 26095800i bk6: 25729a 26293780i bk7: 26910a 26171314i bk8: 27278a 26109453i bk9: 27922a 26052466i bk10: 27619a 26091510i bk11: 27386a 26121953i bk12: 30261a 25808027i bk13: 28938a 25945175i bk14: 29057a 25917556i bk15: 28408a 25994757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065687
Row_Buffer_Locality_read = 0.066373
Row_Buffer_Locality_write = 0.061320
Bank_Level_Parallism = 9.281692
Bank_Level_Parallism_Col = 2.433903
Bank_Level_Parallism_Ready = 1.198215
write_to_read_ratio_blp_rw_average = 0.191350
GrpLevelPara = 2.063874 

BW Util details:
bwutil = 0.071509 
total_CMD = 29940935 
util_bw = 2141052 
Wasted_Col = 4244823 
Wasted_Row = 345779 
Idle = 23209281 

BW Util Bottlenecks: 
RCDc_limit = 6708402 
RCDWRc_limit = 584539 
WTRc_limit = 2600062 
RTWc_limit = 1920736 
CCDLc_limit = 437107 
rwq = 0 
CCDLc_limit_alone = 296070 
WTRc_limit_alone = 2528099 
RTWc_limit_alone = 1851662 

Commands details: 
total_CMD = 29940935 
n_nop = 28587477 
Read = 443165 
Write = 0 
L2_Alloc = 0 
L2_WB = 92098 
n_act = 479026 
n_pre = 479010 
n_ref = 0 
n_req = 512702 
total_req = 535263 

Dual Bus Interface Util: 
issued_total_row = 958036 
issued_total_col = 535263 
Row_Bus_Util =  0.031998 
CoL_Bus_Util = 0.017877 
Either_Row_CoL_Bus_Util = 0.045204 
Issued_on_Two_Bus_Simul_Util = 0.004671 
issued_two_Eff = 0.103321 
queue_avg = 5.073860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.07386
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28574026 n_act=483478 n_pre=483462 n_ref_event=0 n_req=519001 n_rd=449616 n_rd_L2_A=0 n_write=0 n_wr_bk=91876 bw_util=0.07234
n_activity=7040562 dram_eff=0.3076
bk0: 27924a 26069838i bk1: 28350a 25975187i bk2: 28069a 25952659i bk3: 28331a 25927998i bk4: 28232a 25964347i bk5: 27665a 26044196i bk6: 26468a 26181610i bk7: 26305a 26152954i bk8: 27783a 26037105i bk9: 27851a 26018949i bk10: 27667a 26042867i bk11: 29153a 25883293i bk12: 29192a 25865614i bk13: 30092a 25776245i bk14: 28014a 25970768i bk15: 28520a 25934378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.068447
Row_Buffer_Locality_read = 0.069106
Row_Buffer_Locality_write = 0.064178
Bank_Level_Parallism = 9.462186
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.199477
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072341 
total_CMD = 29940935 
util_bw = 2165968 
Wasted_Col = 4251240 
Wasted_Row = 336078 
Idle = 23187649 

BW Util Bottlenecks: 
RCDc_limit = 6761226 
RCDWRc_limit = 580070 
WTRc_limit = 2603833 
RTWc_limit = 1938438 
CCDLc_limit = 441141 
rwq = 0 
CCDLc_limit_alone = 299704 
WTRc_limit_alone = 2532132 
RTWc_limit_alone = 1868702 

Commands details: 
total_CMD = 29940935 
n_nop = 28574026 
Read = 449616 
Write = 0 
L2_Alloc = 0 
L2_WB = 91876 
n_act = 483478 
n_pre = 483462 
n_ref = 0 
n_req = 519001 
total_req = 541492 

Dual Bus Interface Util: 
issued_total_row = 966940 
issued_total_col = 541492 
Row_Bus_Util =  0.032295 
CoL_Bus_Util = 0.018085 
Either_Row_CoL_Bus_Util = 0.045654 
Issued_on_Two_Bus_Simul_Util = 0.004727 
issued_two_Eff = 0.103535 
queue_avg = 5.387576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.38758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28593114 n_act=476327 n_pre=476311 n_ref_event=0 n_req=509355 n_rd=440429 n_rd_L2_A=0 n_write=0 n_wr_bk=91505 bw_util=0.07106
n_activity=7029844 dram_eff=0.3027
bk0: 28682a 26030580i bk1: 26933a 26215724i bk2: 27526a 26136357i bk3: 27320a 26181338i bk4: 26778a 26239318i bk5: 27112a 26195434i bk6: 26264a 26265594i bk7: 26523a 26242314i bk8: 26459a 26292998i bk9: 26259a 26274656i bk10: 27376a 26166174i bk11: 27896a 26096844i bk12: 29462a 25924240i bk13: 29443a 25954224i bk14: 27745a 26087469i bk15: 28651a 26000761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064843
Row_Buffer_Locality_read = 0.065136
Row_Buffer_Locality_write = 0.062966
Bank_Level_Parallism = 9.117180
Bank_Level_Parallism_Col = 2.423022
Bank_Level_Parallism_Ready = 1.197690
write_to_read_ratio_blp_rw_average = 0.190210
GrpLevelPara = 2.055623 

BW Util details:
bwutil = 0.071064 
total_CMD = 29940935 
util_bw = 2127736 
Wasted_Col = 4248267 
Wasted_Row = 355881 
Idle = 23209051 

BW Util Bottlenecks: 
RCDc_limit = 6694835 
RCDWRc_limit = 579866 
WTRc_limit = 2582759 
RTWc_limit = 1898263 
CCDLc_limit = 433218 
rwq = 0 
CCDLc_limit_alone = 293201 
WTRc_limit_alone = 2511097 
RTWc_limit_alone = 1829908 

Commands details: 
total_CMD = 29940935 
n_nop = 28593114 
Read = 440429 
Write = 0 
L2_Alloc = 0 
L2_WB = 91505 
n_act = 476327 
n_pre = 476311 
n_ref = 0 
n_req = 509355 
total_req = 531934 

Dual Bus Interface Util: 
issued_total_row = 952638 
issued_total_col = 531934 
Row_Bus_Util =  0.031817 
CoL_Bus_Util = 0.017766 
Either_Row_CoL_Bus_Util = 0.045016 
Issued_on_Two_Bus_Simul_Util = 0.004567 
issued_two_Eff = 0.101461 
queue_avg = 4.903026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.90303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28574175 n_act=483422 n_pre=483406 n_ref_event=0 n_req=517932 n_rd=448050 n_rd_L2_A=0 n_write=0 n_wr_bk=92517 bw_util=0.07222
n_activity=7042132 dram_eff=0.307
bk0: 26398a 26263072i bk1: 25375a 26366421i bk2: 28637a 25937581i bk3: 28563a 25932893i bk4: 26327a 26230762i bk5: 27197a 26124110i bk6: 26160a 26187042i bk7: 27173a 26092039i bk8: 27364a 26090020i bk9: 27657a 26015733i bk10: 29338a 25864591i bk11: 30309a 25754059i bk12: 30032a 25825124i bk13: 30248a 25798670i bk14: 29084a 25891156i bk15: 28188a 26025234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.066630
Row_Buffer_Locality_read = 0.067180
Row_Buffer_Locality_write = 0.063106
Bank_Level_Parallism = 9.373189
Bank_Level_Parallism_Col = 2.448166
Bank_Level_Parallism_Ready = 1.201188
write_to_read_ratio_blp_rw_average = 0.192298
GrpLevelPara = 2.075079 

BW Util details:
bwutil = 0.072218 
total_CMD = 29940935 
util_bw = 2162268 
Wasted_Col = 4260132 
Wasted_Row = 330299 
Idle = 23188236 

BW Util Bottlenecks: 
RCDc_limit = 6762996 
RCDWRc_limit = 585522 
WTRc_limit = 2625819 
RTWc_limit = 1952192 
CCDLc_limit = 442292 
rwq = 0 
CCDLc_limit_alone = 298307 
WTRc_limit_alone = 2552293 
RTWc_limit_alone = 1881733 

Commands details: 
total_CMD = 29940935 
n_nop = 28574175 
Read = 448050 
Write = 0 
L2_Alloc = 0 
L2_WB = 92517 
n_act = 483422 
n_pre = 483406 
n_ref = 0 
n_req = 517932 
total_req = 540567 

Dual Bus Interface Util: 
issued_total_row = 966828 
issued_total_col = 540567 
Row_Bus_Util =  0.032291 
CoL_Bus_Util = 0.018054 
Either_Row_CoL_Bus_Util = 0.045649 
Issued_on_Two_Bus_Simul_Util = 0.004697 
issued_two_Eff = 0.102897 
queue_avg = 5.431587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.43159
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28564447 n_act=486118 n_pre=486102 n_ref_event=0 n_req=521944 n_rd=452324 n_rd_L2_A=0 n_write=0 n_wr_bk=91967 bw_util=0.07272
n_activity=7064594 dram_eff=0.3082
bk0: 28172a 26003083i bk1: 26680a 26156583i bk2: 28762a 25898946i bk3: 28046a 25967150i bk4: 27465a 26050876i bk5: 27492a 26085430i bk6: 27811a 25966967i bk7: 27241a 26052502i bk8: 28110a 26042361i bk9: 27034a 26122611i bk10: 29375a 25818232i bk11: 29066a 25843121i bk12: 29813a 25804622i bk13: 29689a 25802718i bk14: 29244a 25851329i bk15: 28324a 25926045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.068640
Row_Buffer_Locality_read = 0.068964
Row_Buffer_Locality_write = 0.066533
Bank_Level_Parallism = 9.484857
Bank_Level_Parallism_Col = 2.450130
Bank_Level_Parallism_Ready = 1.200375
write_to_read_ratio_blp_rw_average = 0.190867
GrpLevelPara = 2.078370 

BW Util details:
bwutil = 0.072715 
total_CMD = 29940935 
util_bw = 2177164 
Wasted_Col = 4278964 
Wasted_Row = 323984 
Idle = 23160823 

BW Util Bottlenecks: 
RCDc_limit = 6809745 
RCDWRc_limit = 580859 
WTRc_limit = 2610802 
RTWc_limit = 1961641 
CCDLc_limit = 443105 
rwq = 0 
CCDLc_limit_alone = 299551 
WTRc_limit_alone = 2538348 
RTWc_limit_alone = 1890541 

Commands details: 
total_CMD = 29940935 
n_nop = 28564447 
Read = 452324 
Write = 0 
L2_Alloc = 0 
L2_WB = 91967 
n_act = 486118 
n_pre = 486102 
n_ref = 0 
n_req = 521944 
total_req = 544291 

Dual Bus Interface Util: 
issued_total_row = 972220 
issued_total_col = 544291 
Row_Bus_Util =  0.032471 
CoL_Bus_Util = 0.018179 
Either_Row_CoL_Bus_Util = 0.045973 
Issued_on_Two_Bus_Simul_Util = 0.004677 
issued_two_Eff = 0.101725 
queue_avg = 5.750916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.75092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28573789 n_act=483696 n_pre=483680 n_ref_event=0 n_req=518572 n_rd=449131 n_rd_L2_A=0 n_write=0 n_wr_bk=91865 bw_util=0.07228
n_activity=7039488 dram_eff=0.3074
bk0: 26826a 26143314i bk1: 27715a 26042414i bk2: 28804a 25880306i bk3: 26740a 26053459i bk4: 28064a 25975044i bk5: 28696a 25896750i bk6: 26785a 26090302i bk7: 26505a 26138046i bk8: 28211a 25941951i bk9: 27711a 26068906i bk10: 28796a 25892487i bk11: 28807a 25888013i bk12: 29111a 25886277i bk13: 30186a 25800909i bk14: 27756a 25997035i bk15: 28418a 25937387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.067254
Row_Buffer_Locality_read = 0.067557
Row_Buffer_Locality_write = 0.065293
Bank_Level_Parallism = 9.491976
Bank_Level_Parallism_Col = 2.448395
Bank_Level_Parallism_Ready = 1.199244
write_to_read_ratio_blp_rw_average = 0.191104
GrpLevelPara = 2.077553 

BW Util details:
bwutil = 0.072275 
total_CMD = 29940935 
util_bw = 2163984 
Wasted_Col = 4255850 
Wasted_Row = 329928 
Idle = 23191173 

BW Util Bottlenecks: 
RCDc_limit = 6770733 
RCDWRc_limit = 581192 
WTRc_limit = 2607457 
RTWc_limit = 1946729 
CCDLc_limit = 441140 
rwq = 0 
CCDLc_limit_alone = 298623 
WTRc_limit_alone = 2535473 
RTWc_limit_alone = 1876196 

Commands details: 
total_CMD = 29940935 
n_nop = 28573789 
Read = 449131 
Write = 0 
L2_Alloc = 0 
L2_WB = 91865 
n_act = 483696 
n_pre = 483680 
n_ref = 0 
n_req = 518572 
total_req = 540996 

Dual Bus Interface Util: 
issued_total_row = 967376 
issued_total_col = 540996 
Row_Bus_Util =  0.032309 
CoL_Bus_Util = 0.018069 
Either_Row_CoL_Bus_Util = 0.045661 
Issued_on_Two_Bus_Simul_Util = 0.004717 
issued_two_Eff = 0.103300 
queue_avg = 5.550924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.55092
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28567658 n_act=486472 n_pre=486456 n_ref_event=0 n_req=521572 n_rd=451688 n_rd_L2_A=0 n_write=0 n_wr_bk=92230 bw_util=0.07267
n_activity=7068733 dram_eff=0.3078
bk0: 28184a 25990821i bk1: 29177a 25897284i bk2: 27469a 26023144i bk3: 28061a 25974848i bk4: 27510a 26009093i bk5: 27437a 26066496i bk6: 26953a 26096394i bk7: 27013a 26079289i bk8: 28188a 25966568i bk9: 27702a 26019761i bk10: 29015a 25874518i bk11: 28929a 25882172i bk12: 29570a 25818415i bk13: 29790a 25821578i bk14: 28600a 25931578i bk15: 28090a 26015429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.067297
Row_Buffer_Locality_read = 0.067524
Row_Buffer_Locality_write = 0.065823
Bank_Level_Parallism = 9.475988
Bank_Level_Parallism_Col = 2.452700
Bank_Level_Parallism_Ready = 1.200044
write_to_read_ratio_blp_rw_average = 0.191845
GrpLevelPara = 2.079465 

BW Util details:
bwutil = 0.072665 
total_CMD = 29940935 
util_bw = 2175672 
Wasted_Col = 4275804 
Wasted_Row = 327073 
Idle = 23162386 

BW Util Bottlenecks: 
RCDc_limit = 6809318 
RCDWRc_limit = 583065 
WTRc_limit = 2612711 
RTWc_limit = 1968881 
CCDLc_limit = 443675 
rwq = 0 
CCDLc_limit_alone = 300637 
WTRc_limit_alone = 2540687 
RTWc_limit_alone = 1897867 

Commands details: 
total_CMD = 29940935 
n_nop = 28567658 
Read = 451688 
Write = 0 
L2_Alloc = 0 
L2_WB = 92230 
n_act = 486472 
n_pre = 486456 
n_ref = 0 
n_req = 521572 
total_req = 543918 

Dual Bus Interface Util: 
issued_total_row = 972928 
issued_total_col = 543918 
Row_Bus_Util =  0.032495 
CoL_Bus_Util = 0.018166 
Either_Row_CoL_Bus_Util = 0.045866 
Issued_on_Two_Bus_Simul_Util = 0.004795 
issued_two_Eff = 0.104545 
queue_avg = 5.640363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.64036
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28577146 n_act=481796 n_pre=481780 n_ref_event=0 n_req=516241 n_rd=446756 n_rd_L2_A=0 n_write=0 n_wr_bk=91752 bw_util=0.07194
n_activity=7063904 dram_eff=0.3049
bk0: 28307a 26016368i bk1: 27768a 26059086i bk2: 27838a 26011762i bk3: 27360a 26071669i bk4: 28239a 25988823i bk5: 27673a 26093315i bk6: 26722a 26139637i bk7: 26710a 26157054i bk8: 27460a 26080936i bk9: 26204a 26253103i bk10: 28723a 25951521i bk11: 28281a 26042250i bk12: 29252a 25941935i bk13: 28985a 25929748i bk14: 29128a 25937525i bk15: 28106a 26002496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.066723
Row_Buffer_Locality_read = 0.067294
Row_Buffer_Locality_write = 0.063050
Bank_Level_Parallism = 9.312871
Bank_Level_Parallism_Col = 2.434691
Bank_Level_Parallism_Ready = 1.196871
write_to_read_ratio_blp_rw_average = 0.191036
GrpLevelPara = 2.066772 

BW Util details:
bwutil = 0.071943 
total_CMD = 29940935 
util_bw = 2154032 
Wasted_Col = 4267254 
Wasted_Row = 345416 
Idle = 23174233 

BW Util Bottlenecks: 
RCDc_limit = 6757121 
RCDWRc_limit = 582260 
WTRc_limit = 2594315 
RTWc_limit = 1940460 
CCDLc_limit = 437796 
rwq = 0 
CCDLc_limit_alone = 296481 
WTRc_limit_alone = 2522558 
RTWc_limit_alone = 1870902 

Commands details: 
total_CMD = 29940935 
n_nop = 28577146 
Read = 446756 
Write = 0 
L2_Alloc = 0 
L2_WB = 91752 
n_act = 481796 
n_pre = 481780 
n_ref = 0 
n_req = 516241 
total_req = 538508 

Dual Bus Interface Util: 
issued_total_row = 963576 
issued_total_col = 538508 
Row_Bus_Util =  0.032183 
CoL_Bus_Util = 0.017986 
Either_Row_CoL_Bus_Util = 0.045549 
Issued_on_Two_Bus_Simul_Util = 0.004619 
issued_two_Eff = 0.101405 
queue_avg = 5.271003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.271
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28574434 n_act=483330 n_pre=483314 n_ref_event=0 n_req=517737 n_rd=448084 n_rd_L2_A=0 n_write=0 n_wr_bk=92070 bw_util=0.07216
n_activity=7064415 dram_eff=0.3058
bk0: 27333a 26103456i bk1: 27386a 26115438i bk2: 28695a 25903548i bk3: 28026a 25975382i bk4: 27654a 26090945i bk5: 27057a 26166695i bk6: 27003a 26117088i bk7: 27210a 26090521i bk8: 27286a 26117543i bk9: 26626a 26216621i bk10: 29002a 25952710i bk11: 27971a 26057444i bk12: 30279a 25782128i bk13: 30606a 25727398i bk14: 27995a 26004306i bk15: 27955a 26025597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.066457
Row_Buffer_Locality_read = 0.067144
Row_Buffer_Locality_write = 0.062036
Bank_Level_Parallism = 9.341650
Bank_Level_Parallism_Col = 2.435033
Bank_Level_Parallism_Ready = 1.197590
write_to_read_ratio_blp_rw_average = 0.190267
GrpLevelPara = 2.067481 

BW Util details:
bwutil = 0.072163 
total_CMD = 29940935 
util_bw = 2160616 
Wasted_Col = 4268343 
Wasted_Row = 341617 
Idle = 23170359 

BW Util Bottlenecks: 
RCDc_limit = 6768519 
RCDWRc_limit = 584677 
WTRc_limit = 2613997 
RTWc_limit = 1926408 
CCDLc_limit = 440123 
rwq = 0 
CCDLc_limit_alone = 299036 
WTRc_limit_alone = 2541650 
RTWc_limit_alone = 1857668 

Commands details: 
total_CMD = 29940935 
n_nop = 28574434 
Read = 448084 
Write = 0 
L2_Alloc = 0 
L2_WB = 92070 
n_act = 483330 
n_pre = 483314 
n_ref = 0 
n_req = 517737 
total_req = 540154 

Dual Bus Interface Util: 
issued_total_row = 966644 
issued_total_col = 540154 
Row_Bus_Util =  0.032285 
CoL_Bus_Util = 0.018041 
Either_Row_CoL_Bus_Util = 0.045640 
Issued_on_Two_Bus_Simul_Util = 0.004686 
issued_two_Eff = 0.102669 
queue_avg = 5.336091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.33609
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28590409 n_act=477644 n_pre=477628 n_ref_event=0 n_req=511266 n_rd=442353 n_rd_L2_A=0 n_write=0 n_wr_bk=91256 bw_util=0.07129
n_activity=7039597 dram_eff=0.3032
bk0: 26617a 26244025i bk1: 27018a 26179276i bk2: 27880a 26052738i bk3: 27942a 26023874i bk4: 27010a 26192709i bk5: 27366a 26132361i bk6: 26892a 26191585i bk7: 26609a 26206617i bk8: 26489a 26256911i bk9: 26868a 26222718i bk10: 27278a 26153038i bk11: 27892a 26108763i bk12: 29824a 25893420i bk13: 29762a 25885806i bk14: 28447a 26004131i bk15: 28459a 26011237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065762
Row_Buffer_Locality_read = 0.066338
Row_Buffer_Locality_write = 0.062064
Bank_Level_Parallism = 9.195621
Bank_Level_Parallism_Col = 2.428091
Bank_Level_Parallism_Ready = 1.195801
write_to_read_ratio_blp_rw_average = 0.191052
GrpLevelPara = 2.060944 

BW Util details:
bwutil = 0.071288 
total_CMD = 29940935 
util_bw = 2134436 
Wasted_Col = 4246586 
Wasted_Row = 353966 
Idle = 23205947 

BW Util Bottlenecks: 
RCDc_limit = 6706681 
RCDWRc_limit = 579822 
WTRc_limit = 2566785 
RTWc_limit = 1914900 
CCDLc_limit = 435721 
rwq = 0 
CCDLc_limit_alone = 295498 
WTRc_limit_alone = 2495942 
RTWc_limit_alone = 1845520 

Commands details: 
total_CMD = 29940935 
n_nop = 28590409 
Read = 442353 
Write = 0 
L2_Alloc = 0 
L2_WB = 91256 
n_act = 477644 
n_pre = 477628 
n_ref = 0 
n_req = 511266 
total_req = 533609 

Dual Bus Interface Util: 
issued_total_row = 955272 
issued_total_col = 533609 
Row_Bus_Util =  0.031905 
CoL_Bus_Util = 0.017822 
Either_Row_CoL_Bus_Util = 0.045106 
Issued_on_Two_Bus_Simul_Util = 0.004621 
issued_two_Eff = 0.102445 
queue_avg = 5.250139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.25014
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28534189 n_act=498380 n_pre=498364 n_ref_event=0 n_req=539029 n_rd=468250 n_rd_L2_A=0 n_write=0 n_wr_bk=93165 bw_util=0.075
n_activity=7101240 dram_eff=0.3162
bk0: 29282a 25693317i bk1: 27978a 25853435i bk2: 29893a 25601100i bk3: 28324a 25766614i bk4: 29434a 25624628i bk5: 27442a 25873091i bk6: 28952a 25678441i bk7: 27279a 25913806i bk8: 30167a 25583457i bk9: 27669a 25894455i bk10: 30313a 25594726i bk11: 30009a 25605361i bk12: 31902a 25403628i bk13: 30335a 25571329i bk14: 30519a 25511916i bk15: 28752a 25756546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075412
Row_Buffer_Locality_read = 0.075816
Row_Buffer_Locality_write = 0.072733
Bank_Level_Parallism = 10.089419
Bank_Level_Parallism_Col = 2.506679
Bank_Level_Parallism_Ready = 1.207740
write_to_read_ratio_blp_rw_average = 0.193513
GrpLevelPara = 2.117761 

BW Util details:
bwutil = 0.075003 
total_CMD = 29940935 
util_bw = 2245660 
Wasted_Col = 4282127 
Wasted_Row = 292504 
Idle = 23120644 

BW Util Bottlenecks: 
RCDc_limit = 6917985 
RCDWRc_limit = 578196 
WTRc_limit = 2675861 
RTWc_limit = 2065873 
CCDLc_limit = 465199 
rwq = 0 
CCDLc_limit_alone = 315288 
WTRc_limit_alone = 2602068 
RTWc_limit_alone = 1989755 

Commands details: 
total_CMD = 29940935 
n_nop = 28534189 
Read = 468250 
Write = 0 
L2_Alloc = 0 
L2_WB = 93165 
n_act = 498380 
n_pre = 498364 
n_ref = 0 
n_req = 539029 
total_req = 561415 

Dual Bus Interface Util: 
issued_total_row = 996744 
issued_total_col = 561415 
Row_Bus_Util =  0.033290 
CoL_Bus_Util = 0.018751 
Either_Row_CoL_Bus_Util = 0.046984 
Issued_on_Two_Bus_Simul_Util = 0.005057 
issued_two_Eff = 0.107634 
queue_avg = 7.050139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.05014
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29940935 n_nop=28587687 n_act=477895 n_pre=477879 n_ref_event=0 n_req=511560 n_rd=442241 n_rd_L2_A=0 n_write=0 n_wr_bk=91873 bw_util=0.07136
n_activity=7015804 dram_eff=0.3045
bk0: 28026a 26075095i bk1: 27361a 26140352i bk2: 27366a 26115901i bk3: 27378a 26107238i bk4: 26990a 26165200i bk5: 26226a 26259385i bk6: 25043a 26382145i bk7: 25613a 26324355i bk8: 27344a 26146366i bk9: 26573a 26210146i bk10: 29759a 25872457i bk11: 28175a 26021285i bk12: 29399a 25890423i bk13: 29112a 25930475i bk14: 29140a 25912723i bk15: 28736a 25935487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065809
Row_Buffer_Locality_read = 0.066502
Row_Buffer_Locality_write = 0.061383
Bank_Level_Parallism = 9.260287
Bank_Level_Parallism_Col = 2.434427
Bank_Level_Parallism_Ready = 1.199161
write_to_read_ratio_blp_rw_average = 0.190146
GrpLevelPara = 2.065341 

BW Util details:
bwutil = 0.071356 
total_CMD = 29940935 
util_bw = 2136456 
Wasted_Col = 4232283 
Wasted_Row = 347973 
Idle = 23224223 

BW Util Bottlenecks: 
RCDc_limit = 6693493 
RCDWRc_limit = 582993 
WTRc_limit = 2591881 
RTWc_limit = 1907705 
CCDLc_limit = 435150 
rwq = 0 
CCDLc_limit_alone = 294886 
WTRc_limit_alone = 2520127 
RTWc_limit_alone = 1839195 

Commands details: 
total_CMD = 29940935 
n_nop = 28587687 
Read = 442241 
Write = 0 
L2_Alloc = 0 
L2_WB = 91873 
n_act = 477895 
n_pre = 477879 
n_ref = 0 
n_req = 511560 
total_req = 534114 

Dual Bus Interface Util: 
issued_total_row = 955774 
issued_total_col = 534114 
Row_Bus_Util =  0.031922 
CoL_Bus_Util = 0.017839 
Either_Row_CoL_Bus_Util = 0.045197 
Issued_on_Two_Bus_Simul_Util = 0.004564 
issued_two_Eff = 0.100972 
queue_avg = 5.002378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00238

========= L2 cache stats =========
L2_cache_bank[0]: Access = 568978, Miss = 228601, Miss_rate = 0.402, Pending_hits = 1040, Reservation_fails = 1315
L2_cache_bank[1]: Access = 567883, Miss = 227884, Miss_rate = 0.401, Pending_hits = 964, Reservation_fails = 1502
L2_cache_bank[2]: Access = 570032, Miss = 230009, Miss_rate = 0.404, Pending_hits = 1031, Reservation_fails = 697
L2_cache_bank[3]: Access = 562590, Miss = 232927, Miss_rate = 0.414, Pending_hits = 1095, Reservation_fails = 1979
L2_cache_bank[4]: Access = 556381, Miss = 226952, Miss_rate = 0.408, Pending_hits = 975, Reservation_fails = 1384
L2_cache_bank[5]: Access = 557008, Miss = 226797, Miss_rate = 0.407, Pending_hits = 933, Reservation_fails = 2587
L2_cache_bank[6]: Access = 553049, Miss = 230000, Miss_rate = 0.416, Pending_hits = 1063, Reservation_fails = 410
L2_cache_bank[7]: Access = 566162, Miss = 231370, Miss_rate = 0.409, Pending_hits = 1140, Reservation_fails = 1811
L2_cache_bank[8]: Access = 571526, Miss = 235412, Miss_rate = 0.412, Pending_hits = 1314, Reservation_fails = 696
L2_cache_bank[9]: Access = 571832, Miss = 230230, Miss_rate = 0.403, Pending_hits = 1167, Reservation_fails = 1673
L2_cache_bank[10]: Access = 566006, Miss = 231005, Miss_rate = 0.408, Pending_hits = 1316, Reservation_fails = 2296
L2_cache_bank[11]: Access = 566281, Miss = 231430, Miss_rate = 0.409, Pending_hits = 1207, Reservation_fails = 1441
L2_cache_bank[12]: Access = 573212, Miss = 232141, Miss_rate = 0.405, Pending_hits = 1226, Reservation_fails = 2429
L2_cache_bank[13]: Access = 573858, Miss = 232851, Miss_rate = 0.406, Pending_hits = 1230, Reservation_fails = 953
L2_cache_bank[14]: Access = 571875, Miss = 232329, Miss_rate = 0.406, Pending_hits = 1137, Reservation_fails = 2758
L2_cache_bank[15]: Access = 568395, Miss = 227747, Miss_rate = 0.401, Pending_hits = 1038, Reservation_fails = 1259
L2_cache_bank[16]: Access = 1737572, Miss = 231907, Miss_rate = 0.133, Pending_hits = 1091, Reservation_fails = 2769
L2_cache_bank[17]: Access = 566303, Miss = 229497, Miss_rate = 0.405, Pending_hits = 1069, Reservation_fails = 2065
L2_cache_bank[18]: Access = 563567, Miss = 227099, Miss_rate = 0.403, Pending_hits = 1124, Reservation_fails = 3092
L2_cache_bank[19]: Access = 562561, Miss = 228576, Miss_rate = 0.406, Pending_hits = 1160, Reservation_fails = 1132
L2_cache_bank[20]: Access = 675226, Miss = 247122, Miss_rate = 0.366, Pending_hits = 1834, Reservation_fails = 1411
L2_cache_bank[21]: Access = 576361, Miss = 234448, Miss_rate = 0.407, Pending_hits = 1350, Reservation_fails = 1378
L2_cache_bank[22]: Access = 563622, Miss = 229727, Miss_rate = 0.408, Pending_hits = 1069, Reservation_fails = 1071
L2_cache_bank[23]: Access = 556776, Miss = 225834, Miss_rate = 0.406, Pending_hits = 1062, Reservation_fails = 1680
L2_total_cache_accesses = 14867056
L2_total_cache_misses = 5541895
L2_total_cache_miss_rate = 0.3728
L2_total_cache_pending_hits = 27635
L2_total_cache_reservation_fails = 39788
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8457480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3883690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 39788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1498397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27635
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840046
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39953
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 119855
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13867202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 999854
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 461
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 39324
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=14867056
icnt_total_pkts_simt_to_mem=14867056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14867056
Req_Network_cycles = 11675301
Req_Network_injected_packets_per_cycle =       1.2734 
Req_Network_conflicts_per_cycle =       2.1464
Req_Network_conflicts_per_cycle_util =       8.7519
Req_Bank_Level_Parallism =       5.1922
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.8837
Req_Network_out_buffer_full_per_cycle =       0.0423
Req_Network_out_buffer_avg_util =       3.5696

Reply_Network_injected_packets_num = 14867056
Reply_Network_cycles = 11675301
Reply_Network_injected_packets_per_cycle =        1.2734
Reply_Network_conflicts_per_cycle =        0.7317
Reply_Network_conflicts_per_cycle_util =       3.0010
Reply_Bank_Level_Parallism =       5.2224
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1092
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0424
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 9 min, 0 sec (25740 sec)
gpgpu_simulation_rate = 2537 (inst/sec)
gpgpu_simulation_rate = 453 (cycle/sec)
gpgpu_silicon_slowdown = 3013245x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (4590,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 6: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 13663107
gpu_sim_insn = 327303489
gpu_ipc =      23.9553
gpu_tot_sim_cycle = 25338408
gpu_tot_sim_insn = 392613691
gpu_tot_ipc =      15.4948
gpu_tot_issued_cta = 4999
gpu_occupancy = 57.4074% 
gpu_tot_occupancy = 58.4436% 
max_total_param_size = 0
gpu_stall_dramfull = 6593406
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.3237
partiton_level_parallism_total  =       2.9182
partiton_level_parallism_util =       5.0549
partiton_level_parallism_util_total  =       5.1534
L2_BW  =     188.8605 GB/Sec
L2_BW_total  =     127.4672 GB/Sec
gpu_total_sim_rate=4446

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3263528, Miss = 2364618, Miss_rate = 0.725, Pending_hits = 36792, Reservation_fails = 1158443
	L1D_cache_core[1]: Access = 3167928, Miss = 2289707, Miss_rate = 0.723, Pending_hits = 36297, Reservation_fails = 1122816
	L1D_cache_core[2]: Access = 3164092, Miss = 2284530, Miss_rate = 0.722, Pending_hits = 35535, Reservation_fails = 1155482
	L1D_cache_core[3]: Access = 2696316, Miss = 1860614, Miss_rate = 0.690, Pending_hits = 28648, Reservation_fails = 999955
	L1D_cache_core[4]: Access = 3199757, Miss = 2324989, Miss_rate = 0.727, Pending_hits = 36093, Reservation_fails = 1146363
	L1D_cache_core[5]: Access = 3116287, Miss = 2220174, Miss_rate = 0.712, Pending_hits = 34943, Reservation_fails = 1146776
	L1D_cache_core[6]: Access = 3197977, Miss = 2326487, Miss_rate = 0.727, Pending_hits = 35929, Reservation_fails = 1195773
	L1D_cache_core[7]: Access = 3284833, Miss = 2379365, Miss_rate = 0.724, Pending_hits = 36718, Reservation_fails = 1223459
	L1D_cache_core[8]: Access = 3068589, Miss = 2151438, Miss_rate = 0.701, Pending_hits = 34218, Reservation_fails = 1033161
	L1D_cache_core[9]: Access = 3068548, Miss = 2195953, Miss_rate = 0.716, Pending_hits = 34461, Reservation_fails = 1085833
	L1D_cache_core[10]: Access = 3238202, Miss = 2334460, Miss_rate = 0.721, Pending_hits = 36590, Reservation_fails = 1129008
	L1D_cache_core[11]: Access = 3095255, Miss = 2236308, Miss_rate = 0.722, Pending_hits = 34694, Reservation_fails = 1071324
	L1D_cache_core[12]: Access = 3186240, Miss = 2296834, Miss_rate = 0.721, Pending_hits = 35659, Reservation_fails = 1090598
	L1D_cache_core[13]: Access = 3146080, Miss = 2265713, Miss_rate = 0.720, Pending_hits = 34888, Reservation_fails = 1134444
	L1D_cache_core[14]: Access = 3184980, Miss = 2316513, Miss_rate = 0.727, Pending_hits = 35987, Reservation_fails = 1252067
	L1D_cache_core[15]: Access = 3159008, Miss = 2283590, Miss_rate = 0.723, Pending_hits = 35538, Reservation_fails = 1093995
	L1D_cache_core[16]: Access = 3134733, Miss = 2266478, Miss_rate = 0.723, Pending_hits = 35319, Reservation_fails = 1127272
	L1D_cache_core[17]: Access = 3132664, Miss = 2252654, Miss_rate = 0.719, Pending_hits = 35113, Reservation_fails = 1061804
	L1D_cache_core[18]: Access = 2709998, Miss = 1888011, Miss_rate = 0.697, Pending_hits = 30090, Reservation_fails = 990322
	L1D_cache_core[19]: Access = 3197130, Miss = 2283132, Miss_rate = 0.714, Pending_hits = 36978, Reservation_fails = 1131591
	L1D_cache_core[20]: Access = 3162696, Miss = 2307654, Miss_rate = 0.730, Pending_hits = 35820, Reservation_fails = 1135714
	L1D_cache_core[21]: Access = 3133976, Miss = 2269690, Miss_rate = 0.724, Pending_hits = 35297, Reservation_fails = 1083004
	L1D_cache_core[22]: Access = 3049378, Miss = 2148691, Miss_rate = 0.705, Pending_hits = 34608, Reservation_fails = 1119389
	L1D_cache_core[23]: Access = 2503079, Miss = 1728068, Miss_rate = 0.690, Pending_hits = 26832, Reservation_fails = 951973
	L1D_cache_core[24]: Access = 3108713, Miss = 2219664, Miss_rate = 0.714, Pending_hits = 34925, Reservation_fails = 1216976
	L1D_cache_core[25]: Access = 3195610, Miss = 2302658, Miss_rate = 0.721, Pending_hits = 36321, Reservation_fails = 1086926
	L1D_cache_core[26]: Access = 3078192, Miss = 2226264, Miss_rate = 0.723, Pending_hits = 35053, Reservation_fails = 1104812
	L1D_cache_core[27]: Access = 3148581, Miss = 2272766, Miss_rate = 0.722, Pending_hits = 35413, Reservation_fails = 1129201
	L1D_cache_core[28]: Access = 3190640, Miss = 2304921, Miss_rate = 0.722, Pending_hits = 35502, Reservation_fails = 1141203
	L1D_cache_core[29]: Access = 3095442, Miss = 2220564, Miss_rate = 0.717, Pending_hits = 34376, Reservation_fails = 1138493
	L1D_total_cache_accesses = 93078452
	L1D_total_cache_misses = 66822508
	L1D_total_cache_miss_rate = 0.7179
	L1D_total_cache_pending_hits = 1044637
	L1D_total_cache_reservation_fails = 33458177
	L1D_cache_data_port_util = 0.055
	L1D_cache_fill_port_util = 0.139
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24995785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1044637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59801650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33430327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4521206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1044643
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 215522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1651179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 848473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90363278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2715174

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1525790
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10581258
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21323279
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25221
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2629
ctas_completed 4999, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
87986, 107643, 98780, 93684, 94474, 106249, 101465, 93116, 109409, 96314, 95746, 97728, 83621, 84305, 88393, 102074, 101864, 89932, 97866, 91921, 113732, 103290, 98921, 89429, 96351, 94999, 105613, 95100, 109267, 97751, 96696, 100715, 
gpgpu_n_tot_thrd_icount = 2889687360
gpgpu_n_tot_w_icount = 90302730
gpgpu_n_stall_shd_mem = 36912590
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71227473
gpgpu_n_mem_write_global = 2715174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 100972093
gpgpu_n_store_insn = 3445208
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10236928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32078338
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4834252
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5048415	W0_Idle:102578791	W0_Scoreboard:1648704516	W1:46335975	W2:13469652	W3:6306432	W4:3672810	W5:2476724	W6:1872741	W7:1504141	W8:1248961	W9:1052754	W10:913324	W11:796956	W12:721029	W13:659306	W14:623828	W15:582604	W16:545749	W17:510191	W18:476281	W19:452745	W20:429706	W21:429759	W22:431574	W23:438695	W24:433027	W25:419435	W26:381003	W27:344080	W28:308612	W29:286070	W30:287624	W31:271327	W32:1619615
single_issue_nums: WS0:23039243	WS1:22672684	WS2:22121113	WS3:22469690	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 514582800 {8:64322850,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 108606960 {40:2715174,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 276184920 {40:6904623,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2572914000 {40:64322850,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21721392 {8:2715174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 276184920 {40:6904623,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 3536 
max_icnt2sh_latency = 294 
averagemflatency = 451 
avg_icnt2mem_latency = 107 
avg_mrq_latency = 91 
avg_icnt2sh_latency = 3 
mrq_lat_table:13307566 	336614 	706605 	1528409 	2918666 	3941632 	4706142 	4690736 	3270179 	863787 	34389 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33930907 	27049529 	8646791 	2912112 	976598 	426676 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4755115 	789568 	236638 	129448 	59213351 	2825951 	1119037 	1243219 	2085336 	996634 	486318 	62032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	58500378 	10621903 	3580457 	992037 	212311 	32148 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7630 	15851 	359 	1361 	101 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        49        50        12         9        11        11         9        12        60        43        43        64        35        36        33        54 
dram[1]:        24        52        10        13        18        15        16         7        48        60        56        64        36        36        50        50 
dram[2]:        64        60        17        10         8        10         9         8        55        56        64        64        33        36        55        26 
dram[3]:        32        32         8         8        15         8         8        10        56        46        32        64        28        36        39        46 
dram[4]:        33        64         9        11         9         8        14        10        36        45        54        64        36        32        64        49 
dram[5]:        52        44         7         8        13        14         8        14        60        45        38        64        36        36        50        56 
dram[6]:        50        26         9         9        10        15         9        14        58        56        64        64        36        34        59        32 
dram[7]:        53        34         7         7         9        15         8         8        64        63        58        64        32        32        31        35 
dram[8]:        38        64        11         9         7         8         9        11        48        43        64        37        32        25        29        45 
dram[9]:        38        33        12        10        22        11         7         8        50        49        64        45        32        28        55        44 
dram[10]:        58        64         9        14         8         9        20        13        64        64        64        64        32        32        52        38 
dram[11]:        32        41        16         9        12        18         7         8        56        64        42        64        32        32        37        39 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.066792  1.064149  1.061677  1.061989  1.065715  1.069653  1.063144  1.064757  1.065071  1.064943  1.065329  1.063677  1.071766  1.068951  1.069995  1.066422 
dram[1]:  1.068535  1.068728  1.064034  1.063774  1.070621  1.075674  1.064843  1.067500  1.067981  1.069413  1.066148  1.071027  1.069623  1.074258  1.067969  1.068699 
dram[2]:  1.065354  1.063079  1.062301  1.063150  1.067824  1.069511  1.063611  1.065992  1.063731  1.066286  1.064376  1.069094  1.070088  1.071318  1.065181  1.067792 
dram[3]:  1.061579  1.061354  1.062894  1.063055  1.069367  1.071877  1.062850  1.065982  1.068315  1.067148  1.072325  1.073582  1.074768  1.073105  1.071044  1.068033 
dram[4]:  1.069840  1.065533  1.065985  1.063967  1.067827  1.067685  1.064880  1.064828  1.066082  1.065380  1.069657  1.070963  1.070432  1.069065  1.068013  1.064811 
dram[5]:  1.063420  1.066374  1.065535  1.060745  1.074299  1.075609  1.064516  1.063635  1.068127  1.069369  1.069346  1.068196  1.066980  1.073196  1.061918  1.064855 
dram[6]:  1.068607  1.074724  1.066849  1.066617  1.070624  1.069171  1.068591  1.067885  1.068817  1.070115  1.070633  1.068585  1.068131  1.072471  1.063639  1.065366 
dram[7]:  1.069456  1.066720  1.065182  1.065328  1.073307  1.074946  1.062469  1.060313  1.066964  1.064229  1.069718  1.067603  1.074721  1.074474  1.070491  1.064721 
dram[8]:  1.065849  1.069436  1.069141  1.065020  1.074643  1.069155  1.065990  1.064722  1.063104  1.066651  1.070882  1.068840  1.075174  1.076002  1.064641  1.064974 
dram[9]:  1.063762  1.064481  1.062517  1.063818  1.070477  1.067762  1.062896  1.064434  1.063368  1.063675  1.061899  1.067552  1.072207  1.073885  1.066100  1.065197 
dram[10]:  1.068208  1.065541  1.069217  1.066490  1.068354  1.067457  1.068613  1.065331  1.069224  1.067333  1.073369  1.073391  1.076283  1.074801  1.070831  1.067172 
dram[11]:  1.066729  1.062905  1.060533  1.061479  1.067046  1.065452  1.060307  1.062919  1.065389  1.063531  1.069898  1.068862  1.068871  1.066677  1.067111  1.068108 
average row locality = 36304833/34010005 = 1.067475
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    177668    172230    171653    170652    176573    181299    175385    176912    174376    175927    172349    171654    180724    178794    181040    176768 
dram[1]:    173554    175267    176771    172718    182651    186041    177598    177799    180522    179738    172984    177109    179163    181299    177403    178533 
dram[2]:    174095    171939    169529    170547    180995    181801    176572    176914    175198    175904    170666    178733    178570    181443    174957    179827 
dram[3]:    168609    168675    172085    173456    182206    184187    176630    178117    178189    179157    175813    180696    181572    180106    178357    177204 
dram[4]:    174845    171831    175483    175713    180456    181463    178814    178152    176541    177581    177300    178951    178403    177380    176790    173420 
dram[5]:    170691    175143    176553    170723    187545    187040    179742    177794    179343    178752    176610    178587    174438    180322    173538    173112 
dram[6]:    177374    180973    175981    174660    181847    182542    177753    179000    178159    180592    176427    176535    176668    179748    171791    176148 
dram[7]:    174390    174060    175209    173825    185852    184427    174508    173751    178278    175712    176681    173864    182509    180520    178607    174662 
dram[8]:    174156    176294    177562    172759    184340    180228    178183    177381    175174    177355    177572    176899    183515    184808    174157    175787 
dram[9]:    172063    171553    173625    174404    183251    180938    176588    175600    175439    177485    172171    174760    180609    181830    176934    173275 
dram[10]:    172438    174363    175538    175867    180642    180316    177650    178039    178559    176440    179487    182928    181762    182054    179676    176811 
dram[11]:    176150    171154    172317    169377    179903    178008    172902    175482    176091    173940    177869    176261    179161    177119    179056    178185 
total dram reads = 34004252
bank skew: 187545/168609 = 1.11
chip skew: 2852570/2812975 = 1.01
number of total write accesses:
dram[0]:     15390     15218     15336     15149     15398     15385     15309     15469     15266     15253     15202     15113     15074     15116     15191     15296 
dram[1]:     15250     15262     15503     15552     15314     15472     15533     15799     15592     15598     15090     15076     15060     15091     15261     15119 
dram[2]:     15121     15164     15427     15181     15350     15352     15761     15638     15183     15321     15231     15414     15279     15060     15152     15371 
dram[3]:     15103     15289     15270     15299     15426     15375     15725     15473     15454     15550     15206     15309     15120     14969     15199     14987 
dram[4]:     15281     15140     15350     15246     15353     15379     15335     15528     15284     15257     15232     15459     14969     15112     14928     15103 
dram[5]:     15316     15339     15104     15271     15409     15341     15504     15719     15476     15355     15258     15380     15148     14894     15203     15099 
dram[6]:     15329     15124     15466     15147     15436     15430     15603     15501     15316     15448     15237     15157     15214     15155     14763     14898 
dram[7]:     15219     15250     15299     15217     15505     15407     15317     15533     15501     15384     15163     15019     15151     15024     15063     15203 
dram[8]:     15358     15265     15257     15274     15187     15292     15543     15524     15285     15393     15162     14845     15134     15126     15169     15405 
dram[9]:     15342     15302     15319     15191     15474     15490     15497     15456     15336     15394     15134     15112     15055     15067     15128     15103 
dram[10]:     15164     15301     15288     15099     15351     15342     15632     15514     15428     15282     15281     15172     15171     15122     15198     15149 
dram[11]:     15236     15360     15236     15146     15313     15589     15519     15725     15215     15215     15406     15411     15110     15017     15140     14976 
total dram writes = 2934474
bank skew: 15799/14763 = 1.07
chip skew: 245572/243956 = 1.01
average mf latency per bank:
dram[0]:        784       784       799       814       804       811       754       757       812       803       790       782       785       787       790       765
dram[1]:       1029      1139      1021      1126      1038      1150      1007      1103      1027      1117      1015      1135      1001      1100      1011      1099
dram[2]:        782       773       835       820       799       799       761       768       797       788       783       779       778       784       780       776
dram[3]:        798       800       843       839       807       812       793       788       818       811       827       826       813       809       810       805
dram[4]:        924       822       967       892       934       830       941       831       975       839       958       833       951       822       901       813
dram[5]:        855      1012       926      1046       877      1017       863      1031       916      1044       901      1042       863      1039       851      1027
dram[6]:        934       846       974       868       951       850       945       820       990       860       983       832       967       862       937       816
dram[7]:        803       788       842       833       840       841       787       748       797       784       802       796       834       812       792       765
dram[8]:        866       804       915       858       919       844       846       776       887       829       874       820      3245       838       832       799
dram[9]:        823       882       896       899       850       873       807       887       831       896       835       893       868       894       824       860
dram[10]:       1152       860      3876       892      1138       886      1100       852      1179       864      1196       878      1142       871      1150       836
dram[11]:        790       783       816       803       783       794       771       760       782       782       800       809       782       785       787       784
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6553      6356      7469      6298      6505      6352      6355      6380      7330      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6300      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       5985      6179      6335      6645      6076      6607      5824      6472      6247      7854      6570      7064      6270      6581      6664      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6157      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7463
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      6586      7105      6391      7082      6083      7690      6212      7052      6360      7023      5666      6921      6334      7074      6279
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7036      7845      7355      7241      7205      6809      7102      6302      7448      6222      7172      6374      6924      6753      6875
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7070      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57346156 n_act=2819275 n_pre=2819259 n_ref_event=0 n_req=3005104 n_rd=2814004 n_rd_L2_A=0 n_write=0 n_wr_bk=244165 bw_util=0.1883
n_activity=37547661 dram_eff=0.3258
bk0: 177668a 42883782i bk1: 172230a 43435345i bk2: 171653a 43515018i bk3: 170652a 43634088i bk4: 176573a 43064589i bk5: 181299a 42516286i bk6: 175385a 43098898i bk7: 176912a 42995434i bk8: 174376a 43235471i bk9: 175927a 43150432i bk10: 172349a 43502551i bk11: 171654a 43564822i bk12: 180724a 42697287i bk13: 178794a 42825382i bk14: 181040a 42601307i bk15: 176768a 43021091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061838
Row_Buffer_Locality_read = 0.063213
Row_Buffer_Locality_write = 0.041601
Bank_Level_Parallism = 9.501022
Bank_Level_Parallism_Col = 2.258860
Bank_Level_Parallism_Ready = 1.102162
write_to_read_ratio_blp_rw_average = 0.109550
GrpLevelPara = 1.974452 

BW Util details:
bwutil = 0.188254 
total_CMD = 64979545 
util_bw = 12232676 
Wasted_Col = 24012927 
Wasted_Row = 874954 
Idle = 27858988 

BW Util Bottlenecks: 
RCDc_limit = 42623535 
RCDWRc_limit = 1586734 
WTRc_limit = 8580767 
RTWc_limit = 6734227 
CCDLc_limit = 2503086 
rwq = 0 
CCDLc_limit_alone = 2027810 
WTRc_limit_alone = 8362324 
RTWc_limit_alone = 6477394 

Commands details: 
total_CMD = 64979545 
n_nop = 57346156 
Read = 2814004 
Write = 0 
L2_Alloc = 0 
L2_WB = 244165 
n_act = 2819275 
n_pre = 2819259 
n_ref = 0 
n_req = 3005104 
total_req = 3058169 

Dual Bus Interface Util: 
issued_total_row = 5638534 
issued_total_col = 3058169 
Row_Bus_Util =  0.086774 
CoL_Bus_Util = 0.047064 
Either_Row_CoL_Bus_Util = 0.117474 
Issued_on_Two_Bus_Simul_Util = 0.016364 
issued_two_Eff = 0.139298 
queue_avg = 10.217540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2175
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57281817 n_act=2846285 n_pre=2846269 n_ref_event=0 n_req=3041847 n_rd=2849150 n_rd_L2_A=0 n_write=0 n_wr_bk=245572 bw_util=0.1905
n_activity=37612447 dram_eff=0.3291
bk0: 173554a 42903011i bk1: 175267a 42654063i bk2: 176771a 42465139i bk3: 172718a 42888206i bk4: 182651a 41972018i bk5: 186041a 41600814i bk6: 177598a 42369455i bk7: 177799a 42330121i bk8: 180522a 42178112i bk9: 179738a 42241144i bk10: 172984a 43000663i bk11: 177109a 42554806i bk12: 179163a 42412307i bk13: 181299a 42161515i bk14: 177403a 42500934i bk15: 178533a 42398569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064291
Row_Buffer_Locality_read = 0.065688
Row_Buffer_Locality_write = 0.043633
Bank_Level_Parallism = 9.777579
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.103603
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.190504 
total_CMD = 64979545 
util_bw = 12378888 
Wasted_Col = 24043073 
Wasted_Row = 790939 
Idle = 27766645 

BW Util Bottlenecks: 
RCDc_limit = 42873515 
RCDWRc_limit = 1588381 
WTRc_limit = 8671483 
RTWc_limit = 6914932 
CCDLc_limit = 2543423 
rwq = 0 
CCDLc_limit_alone = 2058044 
WTRc_limit_alone = 8452411 
RTWc_limit_alone = 6648625 

Commands details: 
total_CMD = 64979545 
n_nop = 57281817 
Read = 2849150 
Write = 0 
L2_Alloc = 0 
L2_WB = 245572 
n_act = 2846285 
n_pre = 2846269 
n_ref = 0 
n_req = 3041847 
total_req = 3094722 

Dual Bus Interface Util: 
issued_total_row = 5692554 
issued_total_col = 3094722 
Row_Bus_Util =  0.087605 
CoL_Bus_Util = 0.047626 
Either_Row_CoL_Bus_Util = 0.118464 
Issued_on_Two_Bus_Simul_Util = 0.016768 
issued_two_Eff = 0.141542 
queue_avg = 11.518360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5184
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57339525 n_act=2822702 n_pre=2822686 n_ref_event=0 n_req=3009590 n_rd=2817690 n_rd_L2_A=0 n_write=0 n_wr_bk=245005 bw_util=0.1885
n_activity=37552813 dram_eff=0.3262
bk0: 174095a 43188832i bk1: 171939a 43437471i bk2: 169529a 43667151i bk3: 170547a 43623903i bk4: 180995a 42528991i bk5: 181801a 42438386i bk6: 176572a 42828825i bk7: 176914a 42814509i bk8: 175198a 43123846i bk9: 175904a 43063054i bk10: 170666a 43572627i bk11: 178733a 42713790i bk12: 178570a 42801201i bk13: 181443a 42558854i bk14: 174957a 43158752i bk15: 179827a 42633088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062097
Row_Buffer_Locality_read = 0.063471
Row_Buffer_Locality_write = 0.041923
Bank_Level_Parallism = 9.542706
Bank_Level_Parallism_Col = 2.260835
Bank_Level_Parallism_Ready = 1.102597
write_to_read_ratio_blp_rw_average = 0.109489
GrpLevelPara = 1.975592 

BW Util details:
bwutil = 0.188533 
total_CMD = 64979545 
util_bw = 12250780 
Wasted_Col = 24011216 
Wasted_Row = 863999 
Idle = 27853550 

BW Util Bottlenecks: 
RCDc_limit = 42639725 
RCDWRc_limit = 1592956 
WTRc_limit = 8632261 
RTWc_limit = 6734071 
CCDLc_limit = 2515280 
rwq = 0 
CCDLc_limit_alone = 2037730 
WTRc_limit_alone = 8412683 
RTWc_limit_alone = 6476099 

Commands details: 
total_CMD = 64979545 
n_nop = 57339525 
Read = 2817690 
Write = 0 
L2_Alloc = 0 
L2_WB = 245005 
n_act = 2822702 
n_pre = 2822686 
n_ref = 0 
n_req = 3009590 
total_req = 3062695 

Dual Bus Interface Util: 
issued_total_row = 5645388 
issued_total_col = 3062695 
Row_Bus_Util =  0.086879 
CoL_Bus_Util = 0.047133 
Either_Row_CoL_Bus_Util = 0.117576 
Issued_on_Two_Bus_Simul_Util = 0.016437 
issued_two_Eff = 0.139798 
queue_avg = 10.326721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57310221 n_act=2834186 n_pre=2834170 n_ref_event=0 n_req=3026960 n_rd=2835059 n_rd_L2_A=0 n_write=0 n_wr_bk=244754 bw_util=0.1896
n_activity=37582122 dram_eff=0.3278
bk0: 168609a 43648619i bk1: 168675a 43620595i bk2: 172085a 43182650i bk3: 173456a 43048852i bk4: 182206a 42218218i bk5: 184187a 41982958i bk6: 176630a 42636873i bk7: 178117a 42553428i bk8: 178189a 42620586i bk9: 179157a 42447496i bk10: 175813a 42847178i bk11: 180696a 42311068i bk12: 181572a 42347119i bk13: 180106a 42471279i bk14: 178357a 42635707i bk15: 177204a 42777569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063686
Row_Buffer_Locality_read = 0.065082
Row_Buffer_Locality_write = 0.043059
Bank_Level_Parallism = 9.661148
Bank_Level_Parallism_Col = 2.271427
Bank_Level_Parallism_Ready = 1.103387
write_to_read_ratio_blp_rw_average = 0.111003
GrpLevelPara = 1.983537 

BW Util details:
bwutil = 0.189587 
total_CMD = 64979545 
util_bw = 12319252 
Wasted_Col = 24022097 
Wasted_Row = 828988 
Idle = 27809208 

BW Util Bottlenecks: 
RCDc_limit = 42753785 
RCDWRc_limit = 1587017 
WTRc_limit = 8616882 
RTWc_limit = 6887340 
CCDLc_limit = 2537831 
rwq = 0 
CCDLc_limit_alone = 2051737 
WTRc_limit_alone = 8397429 
RTWc_limit_alone = 6620699 

Commands details: 
total_CMD = 64979545 
n_nop = 57310221 
Read = 2835059 
Write = 0 
L2_Alloc = 0 
L2_WB = 244754 
n_act = 2834186 
n_pre = 2834170 
n_ref = 0 
n_req = 3026960 
total_req = 3079813 

Dual Bus Interface Util: 
issued_total_row = 5668356 
issued_total_col = 3079813 
Row_Bus_Util =  0.087233 
CoL_Bus_Util = 0.047397 
Either_Row_CoL_Bus_Util = 0.118027 
Issued_on_Two_Bus_Simul_Util = 0.016603 
issued_two_Eff = 0.140670 
queue_avg = 10.908751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57307537 n_act=2834243 n_pre=2834227 n_ref_event=0 n_req=3024671 n_rd=2833123 n_rd_L2_A=0 n_write=0 n_wr_bk=243956 bw_util=0.1894
n_activity=37589544 dram_eff=0.3274
bk0: 174845a 42987838i bk1: 171831a 43312060i bk2: 175483a 42830704i bk3: 175713a 42836019i bk4: 180456a 42375015i bk5: 181463a 42316099i bk6: 178814a 42536698i bk7: 178152a 42553426i bk8: 176541a 42848900i bk9: 177581a 42725445i bk10: 177300a 42715925i bk11: 178951a 42551332i bk12: 178403a 42754672i bk13: 177380a 42809405i bk14: 176790a 42877808i bk15: 173420a 43167037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062958
Row_Buffer_Locality_read = 0.064246
Row_Buffer_Locality_write = 0.043916
Bank_Level_Parallism = 9.635082
Bank_Level_Parallism_Col = 2.268501
Bank_Level_Parallism_Ready = 1.102950
write_to_read_ratio_blp_rw_average = 0.110516
GrpLevelPara = 1.981989 

BW Util details:
bwutil = 0.189418 
total_CMD = 64979545 
util_bw = 12308316 
Wasted_Col = 24050544 
Wasted_Row = 823208 
Idle = 27797477 

BW Util Bottlenecks: 
RCDc_limit = 42796018 
RCDWRc_limit = 1584970 
WTRc_limit = 8600659 
RTWc_limit = 6863964 
CCDLc_limit = 2524293 
rwq = 0 
CCDLc_limit_alone = 2041744 
WTRc_limit_alone = 8382429 
RTWc_limit_alone = 6599645 

Commands details: 
total_CMD = 64979545 
n_nop = 57307537 
Read = 2833123 
Write = 0 
L2_Alloc = 0 
L2_WB = 243956 
n_act = 2834243 
n_pre = 2834227 
n_ref = 0 
n_req = 3024671 
total_req = 3077079 

Dual Bus Interface Util: 
issued_total_row = 5668470 
issued_total_col = 3077079 
Row_Bus_Util =  0.087235 
CoL_Bus_Util = 0.047355 
Either_Row_CoL_Bus_Util = 0.118068 
Issued_on_Two_Bus_Simul_Util = 0.016521 
issued_two_Eff = 0.139930 
queue_avg = 10.812360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8124
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57303479 n_act=2840473 n_pre=2840457 n_ref_event=0 n_req=3031719 n_rd=2839933 n_rd_L2_A=0 n_write=0 n_wr_bk=244816 bw_util=0.1899
n_activity=37584304 dram_eff=0.3283
bk0: 170691a 43243528i bk1: 175143a 42756366i bk2: 176553a 42624753i bk3: 170723a 43153659i bk4: 187545a 41535439i bk5: 187040a 41583955i bk6: 179742a 42149420i bk7: 177794a 42401419i bk8: 179343a 42358311i bk9: 178752a 42503874i bk10: 176610a 42659363i bk11: 178587a 42423596i bk12: 174438a 42969385i bk13: 180322a 42400252i bk14: 173538a 42932671i bk15: 173112a 43083868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063082
Row_Buffer_Locality_read = 0.064404
Row_Buffer_Locality_write = 0.043496
Bank_Level_Parallism = 9.729640
Bank_Level_Parallism_Col = 2.272300
Bank_Level_Parallism_Ready = 1.103099
write_to_read_ratio_blp_rw_average = 0.110642
GrpLevelPara = 1.985108 

BW Util details:
bwutil = 0.189890 
total_CMD = 64979545 
util_bw = 12338996 
Wasted_Col = 24029182 
Wasted_Row = 807023 
Idle = 27804344 

BW Util Bottlenecks: 
RCDc_limit = 42828682 
RCDWRc_limit = 1587850 
WTRc_limit = 8631193 
RTWc_limit = 6868664 
CCDLc_limit = 2535992 
rwq = 0 
CCDLc_limit_alone = 2052687 
WTRc_limit_alone = 8412017 
RTWc_limit_alone = 6604535 

Commands details: 
total_CMD = 64979545 
n_nop = 57303479 
Read = 2839933 
Write = 0 
L2_Alloc = 0 
L2_WB = 244816 
n_act = 2840473 
n_pre = 2840457 
n_ref = 0 
n_req = 3031719 
total_req = 3084749 

Dual Bus Interface Util: 
issued_total_row = 5680930 
issued_total_col = 3084749 
Row_Bus_Util =  0.087426 
CoL_Bus_Util = 0.047473 
Either_Row_CoL_Bus_Util = 0.118130 
Issued_on_Two_Bus_Simul_Util = 0.016769 
issued_two_Eff = 0.141949 
queue_avg = 11.059149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57295707 n_act=2842144 n_pre=2842128 n_ref_event=0 n_req=3037751 n_rd=2846198 n_rd_L2_A=0 n_write=0 n_wr_bk=244224 bw_util=0.1902
n_activity=37618010 dram_eff=0.3286
bk0: 177374a 42427649i bk1: 180973a 42142048i bk2: 175981a 42495369i bk3: 174660a 42745152i bk4: 181847a 41987096i bk5: 182542a 41933655i bk6: 177753a 42359887i bk7: 179000a 42207741i bk8: 178159a 42348311i bk9: 180592a 42139554i bk10: 176427a 42580744i bk11: 176535a 42585048i bk12: 176668a 42562752i bk13: 179748a 42276973i bk14: 171791a 43193272i bk15: 176148a 42729529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064392
Row_Buffer_Locality_read = 0.065743
Row_Buffer_Locality_write = 0.044322
Bank_Level_Parallism = 9.777344
Bank_Level_Parallism_Col = 2.275734
Bank_Level_Parallism_Ready = 1.103144
write_to_read_ratio_blp_rw_average = 0.111320
GrpLevelPara = 1.987824 

BW Util details:
bwutil = 0.190240 
total_CMD = 64979545 
util_bw = 12361688 
Wasted_Col = 24033631 
Wasted_Row = 810680 
Idle = 27773546 

BW Util Bottlenecks: 
RCDc_limit = 42844352 
RCDWRc_limit = 1579641 
WTRc_limit = 8592148 
RTWc_limit = 6939270 
CCDLc_limit = 2545787 
rwq = 0 
CCDLc_limit_alone = 2060021 
WTRc_limit_alone = 8374268 
RTWc_limit_alone = 6671384 

Commands details: 
total_CMD = 64979545 
n_nop = 57295707 
Read = 2846198 
Write = 0 
L2_Alloc = 0 
L2_WB = 244224 
n_act = 2842144 
n_pre = 2842128 
n_ref = 0 
n_req = 3037751 
total_req = 3090422 

Dual Bus Interface Util: 
issued_total_row = 5684272 
issued_total_col = 3090422 
Row_Bus_Util =  0.087478 
CoL_Bus_Util = 0.047560 
Either_Row_CoL_Bus_Util = 0.118250 
Issued_on_Two_Bus_Simul_Util = 0.016788 
issued_two_Eff = 0.141968 
queue_avg = 11.402162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4022
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57311815 n_act=2834974 n_pre=2834958 n_ref_event=0 n_req=3028375 n_rd=2836855 n_rd_L2_A=0 n_write=0 n_wr_bk=244255 bw_util=0.1897
n_activity=37594536 dram_eff=0.3278
bk0: 174390a 42894124i bk1: 174060a 42863721i bk2: 175209a 42720681i bk3: 173825a 42906756i bk4: 185852a 41646458i bk5: 184427a 41880259i bk6: 174508a 42788837i bk7: 173751a 42865188i bk8: 178278a 42441979i bk9: 175712a 42729642i bk10: 176681a 42598373i bk11: 173864a 42995822i bk12: 182509a 42141562i bk13: 180520a 42276711i bk14: 178607a 42538515i bk15: 174662a 42907514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063863
Row_Buffer_Locality_read = 0.065307
Row_Buffer_Locality_write = 0.042476
Bank_Level_Parallism = 9.718353
Bank_Level_Parallism_Col = 2.269720
Bank_Level_Parallism_Ready = 1.102405
write_to_read_ratio_blp_rw_average = 0.110609
GrpLevelPara = 1.983236 

BW Util details:
bwutil = 0.189666 
total_CMD = 64979545 
util_bw = 12324440 
Wasted_Col = 24015275 
Wasted_Row = 835008 
Idle = 27804822 

BW Util Bottlenecks: 
RCDc_limit = 42754648 
RCDWRc_limit = 1584060 
WTRc_limit = 8603974 
RTWc_limit = 6856098 
CCDLc_limit = 2535268 
rwq = 0 
CCDLc_limit_alone = 2053570 
WTRc_limit_alone = 8385137 
RTWc_limit_alone = 6593237 

Commands details: 
total_CMD = 64979545 
n_nop = 57311815 
Read = 2836855 
Write = 0 
L2_Alloc = 0 
L2_WB = 244255 
n_act = 2834974 
n_pre = 2834958 
n_ref = 0 
n_req = 3028375 
total_req = 3081110 

Dual Bus Interface Util: 
issued_total_row = 5669932 
issued_total_col = 3081110 
Row_Bus_Util =  0.087257 
CoL_Bus_Util = 0.047417 
Either_Row_CoL_Bus_Util = 0.118002 
Issued_on_Two_Bus_Simul_Util = 0.016672 
issued_two_Eff = 0.141282 
queue_avg = 11.072848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0728
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57298930 n_act=2842919 n_pre=2842903 n_ref_event=0 n_req=3037477 n_rd=2846170 n_rd_L2_A=0 n_write=0 n_wr_bk=244219 bw_util=0.1902
n_activity=37597759 dram_eff=0.3288
bk0: 174156a 42679874i bk1: 176294a 42532106i bk2: 177562a 42386944i bk3: 172759a 42927379i bk4: 184340a 41821025i bk5: 180228a 42194520i bk6: 178183a 42318302i bk7: 177381a 42376978i bk8: 175174a 42703475i bk9: 177355a 42523737i bk10: 177572a 42483774i bk11: 176899a 42595157i bk12: 183515a 41849823i bk13: 184808a 41724775i bk14: 174157a 42815474i bk15: 175787a 42608366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064052
Row_Buffer_Locality_read = 0.065496
Row_Buffer_Locality_write = 0.042581
Bank_Level_Parallism = 9.788442
Bank_Level_Parallism_Col = 2.271884
Bank_Level_Parallism_Ready = 1.102249
write_to_read_ratio_blp_rw_average = 0.110237
GrpLevelPara = 1.986100 

BW Util details:
bwutil = 0.190238 
total_CMD = 64979545 
util_bw = 12361556 
Wasted_Col = 24008128 
Wasted_Row = 812328 
Idle = 27797533 

BW Util Bottlenecks: 
RCDc_limit = 42829232 
RCDWRc_limit = 1582515 
WTRc_limit = 8590712 
RTWc_limit = 6835169 
CCDLc_limit = 2544159 
rwq = 0 
CCDLc_limit_alone = 2063679 
WTRc_limit_alone = 8372606 
RTWc_limit_alone = 6572795 

Commands details: 
total_CMD = 64979545 
n_nop = 57298930 
Read = 2846170 
Write = 0 
L2_Alloc = 0 
L2_WB = 244219 
n_act = 2842919 
n_pre = 2842903 
n_ref = 0 
n_req = 3037477 
total_req = 3090389 

Dual Bus Interface Util: 
issued_total_row = 5685822 
issued_total_col = 3090389 
Row_Bus_Util =  0.087502 
CoL_Bus_Util = 0.047559 
Either_Row_CoL_Bus_Util = 0.118201 
Issued_on_Two_Bus_Simul_Util = 0.016861 
issued_two_Eff = 0.142644 
queue_avg = 11.208221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2082
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57332987 n_act=2825945 n_pre=2825929 n_ref_event=0 n_req=3012219 n_rd=2820525 n_rd_L2_A=0 n_write=0 n_wr_bk=244400 bw_util=0.1887
n_activity=37574300 dram_eff=0.3263
bk0: 172063a 43422711i bk1: 171553a 43408509i bk2: 173625a 43158108i bk3: 174404a 43053586i bk4: 183251a 42322828i bk5: 180938a 42478200i bk6: 176588a 42878663i bk7: 175600a 42995007i bk8: 175439a 43077722i bk9: 177485a 42866740i bk10: 172171a 43405635i bk11: 174760a 43167898i bk12: 180609a 42628202i bk13: 181830a 42493499i bk14: 176934a 42938001i bk15: 173275a 43374612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061839
Row_Buffer_Locality_read = 0.063260
Row_Buffer_Locality_write = 0.040935
Bank_Level_Parallism = 9.550505
Bank_Level_Parallism_Col = 2.262009
Bank_Level_Parallism_Ready = 1.101924
write_to_read_ratio_blp_rw_average = 0.110200
GrpLevelPara = 1.977423 

BW Util details:
bwutil = 0.188670 
total_CMD = 64979545 
util_bw = 12259700 
Wasted_Col = 24034118 
Wasted_Row = 853317 
Idle = 27832410 

BW Util Bottlenecks: 
RCDc_limit = 42697879 
RCDWRc_limit = 1592295 
WTRc_limit = 8597249 
RTWc_limit = 6792293 
CCDLc_limit = 2509190 
rwq = 0 
CCDLc_limit_alone = 2030508 
WTRc_limit_alone = 8379350 
RTWc_limit_alone = 6531510 

Commands details: 
total_CMD = 64979545 
n_nop = 57332987 
Read = 2820525 
Write = 0 
L2_Alloc = 0 
L2_WB = 244400 
n_act = 2825945 
n_pre = 2825929 
n_ref = 0 
n_req = 3012219 
total_req = 3064925 

Dual Bus Interface Util: 
issued_total_row = 5651874 
issued_total_col = 3064925 
Row_Bus_Util =  0.086979 
CoL_Bus_Util = 0.047168 
Either_Row_CoL_Bus_Util = 0.117676 
Issued_on_Two_Bus_Simul_Util = 0.016470 
issued_two_Eff = 0.139964 
queue_avg = 10.535253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5353
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57275976 n_act=2846755 n_pre=2846739 n_ref_event=0 n_req=3044599 n_rd=2852570 n_rd_L2_A=0 n_write=0 n_wr_bk=244494 bw_util=0.1906
n_activity=37655266 dram_eff=0.329
bk0: 172438a 43051472i bk1: 174363a 42829838i bk2: 175538a 42614493i bk3: 175867a 42703081i bk4: 180642a 42142834i bk5: 180316a 42224580i bk6: 177650a 42344891i bk7: 178039a 42345799i bk8: 178559a 42359657i bk9: 176440a 42685726i bk10: 179487a 42329322i bk11: 182928a 41965313i bk12: 181762a 42137393i bk13: 182054a 42111630i bk14: 179676a 42315077i bk15: 176811a 42698917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064982
Row_Buffer_Locality_read = 0.066230
Row_Buffer_Locality_write = 0.046441
Bank_Level_Parallism = 9.761287
Bank_Level_Parallism_Col = 2.275458
Bank_Level_Parallism_Ready = 1.104349
write_to_read_ratio_blp_rw_average = 0.110249
GrpLevelPara = 1.986974 

BW Util details:
bwutil = 0.190649 
total_CMD = 64979545 
util_bw = 12388256 
Wasted_Col = 24068304 
Wasted_Row = 795467 
Idle = 27727518 

BW Util Bottlenecks: 
RCDc_limit = 42914940 
RCDWRc_limit = 1574684 
WTRc_limit = 8639954 
RTWc_limit = 6903134 
CCDLc_limit = 2548396 
rwq = 0 
CCDLc_limit_alone = 2061814 
WTRc_limit_alone = 8419632 
RTWc_limit_alone = 6636874 

Commands details: 
total_CMD = 64979545 
n_nop = 57275976 
Read = 2852570 
Write = 0 
L2_Alloc = 0 
L2_WB = 244494 
n_act = 2846755 
n_pre = 2846739 
n_ref = 0 
n_req = 3044599 
total_req = 3097064 

Dual Bus Interface Util: 
issued_total_row = 5693494 
issued_total_col = 3097064 
Row_Bus_Util =  0.087620 
CoL_Bus_Util = 0.047662 
Either_Row_CoL_Bus_Util = 0.118554 
Issued_on_Two_Bus_Simul_Util = 0.016728 
issued_two_Eff = 0.141102 
queue_avg = 11.750369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7504
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=64979545 n_nop=57342575 n_act=2820107 n_pre=2820091 n_ref_event=0 n_req=3004521 n_rd=2812975 n_rd_L2_A=0 n_write=0 n_wr_bk=244614 bw_util=0.1882
n_activity=37564820 dram_eff=0.3256
bk0: 176150a 43077297i bk1: 171154a 43545715i bk2: 172317a 43485888i bk3: 169377a 43786054i bk4: 179903a 42748274i bk5: 178008a 42844916i bk6: 172902a 43340793i bk7: 175482a 43095235i bk8: 176091a 43153745i bk9: 173940a 43321116i bk10: 177869a 42899367i bk11: 176261a 43032898i bk12: 179161a 42798188i bk13: 177119a 43065124i bk14: 179056a 42814554i bk15: 178185a 42867823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061379
Row_Buffer_Locality_read = 0.062764
Row_Buffer_Locality_write = 0.041040
Bank_Level_Parallism = 9.493174
Bank_Level_Parallism_Col = 2.257414
Bank_Level_Parallism_Ready = 1.102463
write_to_read_ratio_blp_rw_average = 0.109169
GrpLevelPara = 1.973511 

BW Util details:
bwutil = 0.188219 
total_CMD = 64979545 
util_bw = 12230356 
Wasted_Col = 24033248 
Wasted_Row = 873101 
Idle = 27842840 

BW Util Bottlenecks: 
RCDc_limit = 42645277 
RCDWRc_limit = 1592093 
WTRc_limit = 8608622 
RTWc_limit = 6713731 
CCDLc_limit = 2501821 
rwq = 0 
CCDLc_limit_alone = 2025944 
WTRc_limit_alone = 8389100 
RTWc_limit_alone = 6457376 

Commands details: 
total_CMD = 64979545 
n_nop = 57342575 
Read = 2812975 
Write = 0 
L2_Alloc = 0 
L2_WB = 244614 
n_act = 2820107 
n_pre = 2820091 
n_ref = 0 
n_req = 3004521 
total_req = 3057589 

Dual Bus Interface Util: 
issued_total_row = 5640198 
issued_total_col = 3057589 
Row_Bus_Util =  0.086800 
CoL_Bus_Util = 0.047055 
Either_Row_CoL_Bus_Util = 0.117529 
Issued_on_Two_Bus_Simul_Util = 0.016325 
issued_two_Eff = 0.138905 
queue_avg = 10.180168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1802

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2945139, Miss = 1427712, Miss_rate = 0.485, Pending_hits = 4807, Reservation_fails = 2399
L2_cache_bank[1]: Access = 2916092, Miss = 1422180, Miss_rate = 0.488, Pending_hits = 4630, Reservation_fails = 3409
L2_cache_bank[2]: Access = 2944792, Miss = 1438590, Miss_rate = 0.489, Pending_hits = 5209, Reservation_fails = 2222
L2_cache_bank[3]: Access = 2923965, Miss = 1446448, Miss_rate = 0.495, Pending_hits = 5479, Reservation_fails = 3283
L2_cache_bank[4]: Access = 2930259, Miss = 1418526, Miss_rate = 0.484, Pending_hits = 4647, Reservation_fails = 2550
L2_cache_bank[5]: Access = 2919534, Miss = 1435052, Miss_rate = 0.492, Pending_hits = 4905, Reservation_fails = 4963
L2_cache_bank[6]: Access = 2914963, Miss = 1431405, Miss_rate = 0.491, Pending_hits = 4855, Reservation_fails = 1346
L2_cache_bank[7]: Access = 2959791, Miss = 1439542, Miss_rate = 0.486, Pending_hits = 4986, Reservation_fails = 2201
L2_cache_bank[8]: Access = 2945273, Miss = 1436576, Miss_rate = 0.488, Pending_hits = 5284, Reservation_fails = 1953
L2_cache_bank[9]: Access = 2979489, Miss = 1432433, Miss_rate = 0.481, Pending_hits = 5091, Reservation_fails = 3077
L2_cache_bank[10]: Access = 2933318, Miss = 1436396, Miss_rate = 0.490, Pending_hits = 5399, Reservation_fails = 3368
L2_cache_bank[11]: Access = 2925949, Miss = 1439409, Miss_rate = 0.492, Pending_hits = 5381, Reservation_fails = 1819
L2_cache_bank[12]: Access = 2933927, Miss = 1433936, Miss_rate = 0.489, Pending_hits = 5222, Reservation_fails = 3225
L2_cache_bank[13]: Access = 2964555, Miss = 1448134, Miss_rate = 0.488, Pending_hits = 5376, Reservation_fails = 2333
L2_cache_bank[14]: Access = 2956323, Miss = 1443978, Miss_rate = 0.488, Pending_hits = 5159, Reservation_fails = 3894
L2_cache_bank[15]: Access = 2964743, Miss = 1428765, Miss_rate = 0.482, Pending_hits = 5016, Reservation_fails = 2148
L2_cache_bank[16]: Access = 4153871, Miss = 1442603, Miss_rate = 0.347, Pending_hits = 5267, Reservation_fails = 3614
L2_cache_bank[17]: Access = 2955276, Miss = 1439455, Miss_rate = 0.487, Pending_hits = 5220, Reservation_fails = 3158
L2_cache_bank[18]: Access = 2940650, Miss = 1428630, Miss_rate = 0.486, Pending_hits = 5049, Reservation_fails = 6236
L2_cache_bank[19]: Access = 2886358, Miss = 1427793, Miss_rate = 0.495, Pending_hits = 5180, Reservation_fails = 3060
L2_cache_bank[20]: Access = 5189214, Miss = 1443700, Miss_rate = 0.278, Pending_hits = 5845, Reservation_fails = 2612
L2_cache_bank[21]: Access = 2957547, Miss = 1444766, Miss_rate = 0.489, Pending_hits = 5526, Reservation_fails = 4061
L2_cache_bank[22]: Access = 2902050, Miss = 1431397, Miss_rate = 0.493, Pending_hits = 4908, Reservation_fails = 2074
L2_cache_bank[23]: Access = 2899569, Miss = 1417474, Miss_rate = 0.489, Pending_hits = 4800, Reservation_fails = 2609
L2_total_cache_accesses = 73942647
L2_total_cache_misses = 34434900
L2_total_cache_miss_rate = 0.4657
L2_total_cache_pending_hits = 123241
L2_total_cache_reservation_fails = 71614
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37099980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 123241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23426849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10577403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 123241
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2284526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 107663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 322985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71227473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2715174
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 634
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 70977
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=73942647
icnt_total_pkts_simt_to_mem=73942647
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 73942647
Req_Network_cycles = 25338408
Req_Network_injected_packets_per_cycle =       2.9182 
Req_Network_conflicts_per_cycle =       1.7796
Req_Network_conflicts_per_cycle_util =       3.0542
Req_Bank_Level_Parallism =       5.0082
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.9604
Req_Network_out_buffer_full_per_cycle =       0.0388
Req_Network_out_buffer_avg_util =       3.1898

Reply_Network_injected_packets_num = 73942647
Reply_Network_cycles = 25338408
Reply_Network_injected_packets_per_cycle =        2.9182
Reply_Network_conflicts_per_cycle =        1.5769
Reply_Network_conflicts_per_cycle_util =       2.7093
Reply_Bank_Level_Parallism =       5.0139
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1668
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0973
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 0 hrs, 31 min, 28 sec (88288 sec)
gpgpu_simulation_rate = 4446 (inst/sec)
gpgpu_simulation_rate = 286 (cycle/sec)
gpgpu_silicon_slowdown = 4772727x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (8464,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 7: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 7817272
gpu_sim_insn = 275216060
gpu_ipc =      35.2062
gpu_tot_sim_cycle = 33155680
gpu_tot_sim_insn = 667829751
gpu_tot_ipc =      20.1422
gpu_tot_issued_cta = 13463
gpu_occupancy = 60.5602% 
gpu_tot_occupancy = 59.1493% 
max_total_param_size = 0
gpu_stall_dramfull = 8640357
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5315
partiton_level_parallism_total  =       3.2986
partiton_level_parallism_util =       4.6640
partiton_level_parallism_util_total  =       4.9840
L2_BW  =     197.9359 GB/Sec
L2_BW_total  =     144.0819 GB/Sec
gpu_total_sim_rate=4756

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4984249, Miss = 3459927, Miss_rate = 0.694, Pending_hits = 95363, Reservation_fails = 1617535
	L1D_cache_core[1]: Access = 4942234, Miss = 3437186, Miss_rate = 0.695, Pending_hits = 96239, Reservation_fails = 1607995
	L1D_cache_core[2]: Access = 4882192, Miss = 3384469, Miss_rate = 0.693, Pending_hits = 95364, Reservation_fails = 1639053
	L1D_cache_core[3]: Access = 4492765, Miss = 3029249, Miss_rate = 0.674, Pending_hits = 90540, Reservation_fails = 1507130
	L1D_cache_core[4]: Access = 4971033, Miss = 3463432, Miss_rate = 0.697, Pending_hits = 97255, Reservation_fails = 1660399
	L1D_cache_core[5]: Access = 4864028, Miss = 3338632, Miss_rate = 0.686, Pending_hits = 95021, Reservation_fails = 1617801
	L1D_cache_core[6]: Access = 4899584, Miss = 3422639, Miss_rate = 0.699, Pending_hits = 93903, Reservation_fails = 1674911
	L1D_cache_core[7]: Access = 5023306, Miss = 3499878, Miss_rate = 0.697, Pending_hits = 96377, Reservation_fails = 1707082
	L1D_cache_core[8]: Access = 4821979, Miss = 3281877, Miss_rate = 0.681, Pending_hits = 94119, Reservation_fails = 1512785
	L1D_cache_core[9]: Access = 4773350, Miss = 3292600, Miss_rate = 0.690, Pending_hits = 92692, Reservation_fails = 1585201
	L1D_cache_core[10]: Access = 4970893, Miss = 3444450, Miss_rate = 0.693, Pending_hits = 96657, Reservation_fails = 1616287
	L1D_cache_core[11]: Access = 4911881, Miss = 3413627, Miss_rate = 0.695, Pending_hits = 97171, Reservation_fails = 1568693
	L1D_cache_core[12]: Access = 4880334, Miss = 3362992, Miss_rate = 0.689, Pending_hits = 93925, Reservation_fails = 1564427
	L1D_cache_core[13]: Access = 4902428, Miss = 3402202, Miss_rate = 0.694, Pending_hits = 95393, Reservation_fails = 1623141
	L1D_cache_core[14]: Access = 4951892, Miss = 3451619, Miss_rate = 0.697, Pending_hits = 95937, Reservation_fails = 1761028
	L1D_cache_core[15]: Access = 4898684, Miss = 3405430, Miss_rate = 0.695, Pending_hits = 96488, Reservation_fails = 1584202
	L1D_cache_core[16]: Access = 4834174, Miss = 3356730, Miss_rate = 0.694, Pending_hits = 94193, Reservation_fails = 1627685
	L1D_cache_core[17]: Access = 4834370, Miss = 3342533, Miss_rate = 0.691, Pending_hits = 94950, Reservation_fails = 1557027
	L1D_cache_core[18]: Access = 4526052, Miss = 3083596, Miss_rate = 0.681, Pending_hits = 92569, Reservation_fails = 1522557
	L1D_cache_core[19]: Access = 4972820, Miss = 3427597, Miss_rate = 0.689, Pending_hits = 97718, Reservation_fails = 1644181
	L1D_cache_core[20]: Access = 4929386, Miss = 3456507, Miss_rate = 0.701, Pending_hits = 96731, Reservation_fails = 1641704
	L1D_cache_core[21]: Access = 4933165, Miss = 3446826, Miss_rate = 0.699, Pending_hits = 96512, Reservation_fails = 1601111
	L1D_cache_core[22]: Access = 4837447, Miss = 3316005, Miss_rate = 0.685, Pending_hits = 97159, Reservation_fails = 1637279
	L1D_cache_core[23]: Access = 4269209, Miss = 2881368, Miss_rate = 0.675, Pending_hits = 86940, Reservation_fails = 1483599
	L1D_cache_core[24]: Access = 4830682, Miss = 3312667, Miss_rate = 0.686, Pending_hits = 93395, Reservation_fails = 1724908
	L1D_cache_core[25]: Access = 4892212, Miss = 3388695, Miss_rate = 0.693, Pending_hits = 95988, Reservation_fails = 1575537
	L1D_cache_core[26]: Access = 4775030, Miss = 3312488, Miss_rate = 0.694, Pending_hits = 93848, Reservation_fails = 1565070
	L1D_cache_core[27]: Access = 4770250, Miss = 3304074, Miss_rate = 0.693, Pending_hits = 91344, Reservation_fails = 1599827
	L1D_cache_core[28]: Access = 4929669, Miss = 3423330, Miss_rate = 0.694, Pending_hits = 96119, Reservation_fails = 1619600
	L1D_cache_core[29]: Access = 4911149, Miss = 3400545, Miss_rate = 0.692, Pending_hits = 95921, Reservation_fails = 1671377
	L1D_total_cache_accesses = 145416447
	L1D_total_cache_misses = 100543170
	L1D_total_cache_miss_rate = 0.6914
	L1D_total_cache_pending_hits = 2845831
	L1D_total_cache_reservation_fails = 48319132
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41739008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2845831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 89784440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48291201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7651695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2845844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2076501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1030534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142020974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3395473

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1535911
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15220766
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31534524
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2632
ctas_completed 13463, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
133581, 163984, 157841, 144770, 143802, 152908, 170708, 144292, 156238, 158189, 152999, 154415, 137855, 141015, 142338, 161762, 157797, 144430, 149811, 152005, 172432, 158185, 156142, 145687, 162277, 147896, 163201, 144089, 163727, 155972, 149332, 154889, 
gpgpu_n_tot_thrd_icount = 4602281312
gpgpu_n_tot_w_icount = 143821291
gpgpu_n_stall_shd_mem = 56737584
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 105971132
gpgpu_n_mem_write_global = 3395473
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 158420276
gpgpu_n_store_insn = 4256336
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27571200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50434561
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6303023
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9007894	W0_Idle:113576370	W0_Scoreboard:-1791129291	W1:74011990	W2:20369008	W3:9369826	W4:5559926	W5:3857142	W6:2977870	W7:2408640	W8:2000936	W9:1703664	W10:1489122	W11:1322534	W12:1216305	W13:1128299	W14:1057133	W15:981640	W16:907525	W17:839206	W18:776500	W19:732655	W20:705661	W21:712613	W22:721479	W23:724616	W24:698572	W25:651887	W26:575943	W27:516145	W28:472178	W29:447408	W30:428354	W31:364564	W32:4091950
single_issue_nums: WS0:36454546	WS1:36027061	WS2:35499767	WS3:35839917	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 779488976 {8:97436122,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 135818920 {40:3395473,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 341400400 {40:8535010,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3897444880 {40:97436122,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27163784 {8:3395473,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 341400400 {40:8535010,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 3661 
max_icnt2sh_latency = 294 
averagemflatency = 443 
avg_icnt2mem_latency = 90 
avg_mrq_latency = 99 
avg_icnt2sh_latency = 3 
mrq_lat_table:19644902 	496919 	1050466 	2270591 	4356080 	5982608 	7324639 	7546936 	5455307 	1594171 	80995 	911 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49267248 	39895433 	14710720 	3787348 	1192062 	513758 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6255443 	905737 	240460 	129865 	91150867 	3967523 	1440014 	1362714 	2184277 	1095425 	570181 	64099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	89317433 	14405190 	4297820 	1089390 	220968 	32391 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7718 	22941 	815 	1443 	198 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        12        11        11        11         9        12        60        43        43        64        35        36        64        58 
dram[1]:        64        64        10        13        18        15        16         8        48        60        56        64        36        36        64        64 
dram[2]:        64        60        17        10        10        10         9         8        55        56        64        64        33        36        55        64 
dram[3]:        64        64         8         8        15         8         8        10        56        46        32        64        28        36        52        46 
dram[4]:        64        64         9        11         9        11        14        10        36        45        54        64        36        32        64        64 
dram[5]:        64        64        10         8        13        14         8        14        60        45        38        64        36        36        57        63 
dram[6]:        64        64        12         9        12        15        11        14        58        56        64        64        36        34        64        64 
dram[7]:        64        64         8         8        15        15         8         8        64        63        58        64        32        32        49        37 
dram[8]:        64        64        11         9         8         8         9        18        48        43        64        37        32        28        64        64 
dram[9]:        64        64        12        11        22        11         8         8        50        49        64        45        32        32        55        64 
dram[10]:        64        64        10        14         9         9        20        13        64        64        64        64        32        32        64        64 
dram[11]:        64        64        16         9        12        18         8         8        56        64        42        64        32        32        64        51 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.066556  1.063991  1.063660  1.062937  1.071268  1.073198  1.064299  1.064478  1.064185  1.063849  1.063629  1.062595  1.068637  1.066522  1.068976  1.067044 
dram[1]:  1.065849  1.065951  1.065942  1.064739  1.074091  1.077637  1.065494  1.066899  1.066678  1.067626  1.064089  1.067478  1.066618  1.069656  1.068038  1.068242 
dram[2]:  1.064175  1.063796  1.064082  1.065129  1.073814  1.073606  1.064587  1.066349  1.064239  1.065503  1.062554  1.066504  1.066939  1.068494  1.065189  1.067224 
dram[3]:  1.062107  1.062546  1.063751  1.062811  1.073834  1.075377  1.064010  1.067163  1.067055  1.066410  1.068089  1.068899  1.070583  1.069212  1.069347  1.068619 
dram[4]:  1.067336  1.065036  1.065919  1.064036  1.071645  1.070718  1.064837  1.065947  1.065567  1.065676  1.066550  1.067273  1.068354  1.066218  1.067194  1.065668 
dram[5]:  1.063994  1.067679  1.067155  1.064083  1.078398  1.078455  1.067440  1.065972  1.066881  1.067233  1.067022  1.066572  1.065532  1.069850  1.063466  1.066168 
dram[6]:  1.066653  1.071130  1.068362  1.065424  1.072830  1.071637  1.068071  1.066649  1.066165  1.067641  1.066121  1.064895  1.065045  1.068068  1.064077  1.064939 
dram[7]:  1.067200  1.066173  1.066508  1.067386  1.076980  1.078322  1.063361  1.062813  1.065857  1.064510  1.066531  1.064559  1.070477  1.070063  1.068558  1.064784 
dram[8]:  1.065682  1.068916  1.069224  1.066584  1.078189  1.072818  1.067790  1.066131  1.062938  1.065256  1.067454  1.065659  1.070765  1.071686  1.065529  1.065706 
dram[9]:  1.065333  1.065006  1.064656  1.066523  1.075801  1.072564  1.064578  1.065906  1.064852  1.064984  1.061240  1.065695  1.069765  1.070601  1.066364  1.065409 
dram[10]:  1.066356  1.064446  1.067645  1.066595  1.070805  1.070849  1.067471  1.065429  1.066612  1.065326  1.068252  1.069009  1.070758  1.070520  1.069797  1.067260 
dram[11]:  1.064846  1.061385  1.062549  1.062473  1.069347  1.070307  1.062302  1.062878  1.064125  1.061832  1.065685  1.064884  1.066313  1.064227  1.066984  1.067363 
average row locality = 55804525/52293195 = 1.067147
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    276953    270681    271407    269457    283458    288896    273810    275792    272858    272456    266401    266527    275553    273892    278773    274108 
dram[1]:    271991    273896    277399    272515    289957    294604    278620    277457    279011    278533    267120    272193    272760    273875    275403    275154 
dram[2]:    271455    271961    268644    270028    289911    288781    276439    276182    274169    275031    265942    274731    271869    276903    270342    276464 
dram[3]:    267403    268668    270444    270690    290514    291434    277019    279205    277812    279149    268751    274717    277254    274362    273600    274486 
dram[4]:    272391    271396    273976    273530    285960    287057    278263    279188    275138    278477    272255    274921    273475    270760    273147    270687 
dram[5]:    270590    275957    276290    270286    294643    292422    283175    280725    279098    277614    271943    273618    269435    274856    270107    268362 
dram[6]:    276960    279845    277314    272907    288267    289701    278696    279397    275677    278802    270600    270508    268155    273556    266753    270514 
dram[7]:    271697    272520    274992    275379    294255    292533    273646    274719    276722    275446    271424    267106    277949    275731    272649    270404 
dram[8]:    273778    277049    277759    272909    292802    286828    279753    277546    273982    275594    271669    270380    277670    278766    270678    273200 
dram[9]:    271734    271118    272351    274937    291588    287507    276108    276917    277722    278455    267296    270321    274574    275892    273557    267474 
dram[10]:    271982    272250    275306    275503    284550    286555    277809    279026    276006    272616    273971    278664    274876    277017    277055    273786 
dram[11]:    273358    267225    272616    268057    284426    285357    273060    274606    272759    271002    271395    270912    274765    271023    275312    274521 
total dram reads = 52955716
bank skew: 294643/265942 = 1.11
chip skew: 4430488/4380394 = 1.01
number of total write accesses:
dram[0]:     18895     18710     18925     18769     18964     18957     18699     18951     18837     18833     18696     18659     18598     18622     18663     18850 
dram[1]:     18831     18736     19116     19158     18818     18914     18994     19312     19029     18983     18639     18690     18597     18570     18691     18595 
dram[2]:     18648     18694     18971     18831     18792     18778     19158     19152     18778     18813     18759     18924     18869     18567     18651     18776 
dram[3]:     18593     18857     18918     18776     18874     18983     19230     18971     18939     19095     18863     18935     18567     18483     18621     18557 
dram[4]:     18892     18769     18806     18803     18837     18942     18807     19038     18758     18783     18810     18969     18404     18594     18435     18534 
dram[5]:     18811     18887     18626     18789     18999     18926     18868     19046     18902     18850     18846     18851     18653     18403     18749     18564 
dram[6]:     18848     18685     19153     18800     18860     18904     18913     19008     18782     19007     18776     18581     18663     18691     18316     18352 
dram[7]:     18829     18865     18874     18921     19057     18943     18742     18990     18976     18950     18643     18547     18636     18593     18538     18661 
dram[8]:     18907     18885     18799     18823     18687     18760     19049     18909     18822     18833     18761     18488     18570     18566     18676     18747 
dram[9]:     18975     18886     18831     18770     18976     18912     18970     18871     18893     18793     18698     18811     18481     18469     18654     18645 
dram[10]:     18767     18816     18753     18591     18865     18802     19207     19105     18906     18803     18815     18687     18595     18601     18719     18635 
dram[11]:     18758     18896     18702     18843     18851     18969     19011     19174     18659     18783     18993     18913     18635     18648     18608     18581 
total dram writes = 3609387
bank skew: 19312/18316 = 1.05
chip skew: 301673/300181 = 1.00
average mf latency per bank:
dram[0]:        777       822       795       856       800       850       752       801       792       829       772       819       773       824       782       801
dram[1]:        921      1007       942      1010       949      1041       909       986       925       995       916      1006       902       982       918       987
dram[2]:        752       753       816       800       789       786       739       746       768       759       752       751       750       755       751       751
dram[3]:        814       784       857       831       827       807       808       778       825       787       821       795       819       787       814       796
dram[4]:        858       784       904       851       877       799       867       790       893       796       874       785       873       781       843       778
dram[5]:        817       938       877       964       844       948       827       941       852       944       841       944       818       947       813       940
dram[6]:        879       801       928       828       896       815       887       781       913       810       906       786       895       809       880       781
dram[7]:        777       793       824       844       824       850       768       768       779       790       772       794       802       802       768       773
dram[8]:        818       775       871       820       874       814       807       751       840       791       818       778      2974       795       798       769
dram[9]:        798       868       859       893       827       871       779       871       802       881       794       876       821       875       791       847
dram[10]:        999       808      2792       841      1004       838       971       808      1026       807      1034       821       998       816      1003       795
dram[11]:        755       754       791       780       763       781       747       740       751       756       763       777       753       759       758       762
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6747      6356      7469      6298      7147      6352      7104      6380      7334      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6300      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       7401      6179      7221      6645      7980      6607      6946      6472      7239      7854      6742      7064      6909      6581      7090      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6183      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7463
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      7462      7105      7501      7082      7181      7690      7201      7052      6726      7023      7611      6921      7469      7074      7572
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7372      7845      7703      7241      7455      6809      7143      6302      7448      6222      7727      6374      7572      6962      8648
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7070      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73403847 n_act=4341383 n_pre=4341367 n_ref_event=0 n_req=4628062 n_rd=4391022 n_rd_L2_A=0 n_write=0 n_wr_bk=300628 bw_util=0.2207
n_activity=57196671 dram_eff=0.3281
bk0: 276953a 50153409i bk1: 270681a 50833846i bk2: 271407a 50754209i bk3: 269457a 50960007i bk4: 283458a 49628428i bk5: 288896a 48984254i bk6: 273810a 50639510i bk7: 275792a 50435701i bk8: 272858a 50764747i bk9: 272456a 50883972i bk10: 266401a 51566911i bk11: 266527a 51494488i bk12: 275553a 50625694i bk13: 273892a 50689149i bk14: 278773a 50231134i bk15: 274108a 50677997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061944
Row_Buffer_Locality_read = 0.063281
Row_Buffer_Locality_write = 0.037175
Bank_Level_Parallism = 9.795771
Bank_Level_Parallism_Col = 2.222456
Bank_Level_Parallism_Ready = 1.084394
write_to_read_ratio_blp_rw_average = 0.094226
GrpLevelPara = 1.956677 

BW Util details:
bwutil = 0.220714 
total_CMD = 85026694 
util_bw = 18766600 
Wasted_Col = 36737161 
Wasted_Row = 1185862 
Idle = 28337071 

BW Util Bottlenecks: 
RCDc_limit = 66418025 
RCDWRc_limit = 1963955 
WTRc_limit = 11034494 
RTWc_limit = 8995026 
CCDLc_limit = 3837545 
rwq = 0 
CCDLc_limit_alone = 3211790 
WTRc_limit_alone = 10758975 
RTWc_limit_alone = 8644790 

Commands details: 
total_CMD = 85026694 
n_nop = 73403847 
Read = 4391022 
Write = 0 
L2_Alloc = 0 
L2_WB = 300628 
n_act = 4341383 
n_pre = 4341367 
n_ref = 0 
n_req = 4628062 
total_req = 4691650 

Dual Bus Interface Util: 
issued_total_row = 8682750 
issued_total_col = 4691650 
Row_Bus_Util =  0.102118 
CoL_Bus_Util = 0.055179 
Either_Row_CoL_Bus_Util = 0.136696 
Issued_on_Two_Bus_Simul_Util = 0.020600 
issued_two_Eff = 0.150699 
queue_avg = 13.397020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73334960 n_act=4371990 n_pre=4371974 n_ref_event=0 n_req=4668715 n_rd=4430488 n_rd_L2_A=0 n_write=0 n_wr_bk=301673 bw_util=0.2226
n_activity=57265145 dram_eff=0.3305
bk0: 271991a 50257532i bk1: 273896a 49966067i bk2: 277399a 49496792i bk3: 272515a 50045298i bk4: 289957a 48394627i bk5: 294604a 47869922i bk6: 278620a 49496053i bk7: 277457a 49653511i bk8: 279011a 49660770i bk9: 278533a 49709965i bk10: 267120a 50971101i bk11: 272193a 50445177i bk12: 272760a 50471312i bk13: 273875a 50373499i bk14: 275403a 50048066i bk15: 275154a 50059396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063556
Row_Buffer_Locality_read = 0.064886
Row_Buffer_Locality_write = 0.038829
Bank_Level_Parallism = 9.998558
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.085372
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.222620 
total_CMD = 85026694 
util_bw = 18928644 
Wasted_Col = 36763978 
Wasted_Row = 1094113 
Idle = 28239959 

BW Util Bottlenecks: 
RCDc_limit = 66707653 
RCDWRc_limit = 1961516 
WTRc_limit = 11109791 
RTWc_limit = 9165792 
CCDLc_limit = 3885166 
rwq = 0 
CCDLc_limit_alone = 3249943 
WTRc_limit_alone = 10834098 
RTWc_limit_alone = 8806262 

Commands details: 
total_CMD = 85026694 
n_nop = 73334960 
Read = 4430488 
Write = 0 
L2_Alloc = 0 
L2_WB = 301673 
n_act = 4371990 
n_pre = 4371974 
n_ref = 0 
n_req = 4668715 
total_req = 4732161 

Dual Bus Interface Util: 
issued_total_row = 8743964 
issued_total_col = 4732161 
Row_Bus_Util =  0.102838 
CoL_Bus_Util = 0.055655 
Either_Row_CoL_Bus_Util = 0.137507 
Issued_on_Two_Bus_Simul_Util = 0.020986 
issued_two_Eff = 0.152620 
queue_avg = 14.433294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73401231 n_act=4347574 n_pre=4347558 n_ref_event=0 n_req=4636423 n_rd=4398852 n_rd_L2_A=0 n_write=0 n_wr_bk=301161 bw_util=0.2211
n_activity=57198496 dram_eff=0.3287
bk0: 271455a 50647498i bk1: 271961a 50580860i bk2: 268644a 50925141i bk3: 270028a 50831736i bk4: 289911a 48781069i bk5: 288781a 48931548i bk6: 276439a 50106667i bk7: 276182a 50169297i bk8: 274169a 50487370i bk9: 275031a 50415797i bk10: 265942a 51398208i bk11: 274731a 50437629i bk12: 271869a 50860006i bk13: 276903a 50369180i bk14: 270342a 50988701i bk15: 276464a 50298570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062300
Row_Buffer_Locality_read = 0.063644
Row_Buffer_Locality_write = 0.037420
Bank_Level_Parallism = 9.850729
Bank_Level_Parallism_Col = 2.224351
Bank_Level_Parallism_Ready = 1.084535
write_to_read_ratio_blp_rw_average = 0.094113
GrpLevelPara = 1.957878 

BW Util details:
bwutil = 0.221108 
total_CMD = 85026694 
util_bw = 18800052 
Wasted_Col = 36724137 
Wasted_Row = 1165575 
Idle = 28336930 

BW Util Bottlenecks: 
RCDc_limit = 66447905 
RCDWRc_limit = 1968429 
WTRc_limit = 11068693 
RTWc_limit = 8983469 
CCDLc_limit = 3862441 
rwq = 0 
CCDLc_limit_alone = 3235114 
WTRc_limit_alone = 10792091 
RTWc_limit_alone = 8632744 

Commands details: 
total_CMD = 85026694 
n_nop = 73401231 
Read = 4398852 
Write = 0 
L2_Alloc = 0 
L2_WB = 301161 
n_act = 4347574 
n_pre = 4347558 
n_ref = 0 
n_req = 4636423 
total_req = 4700013 

Dual Bus Interface Util: 
issued_total_row = 8695132 
issued_total_col = 4700013 
Row_Bus_Util =  0.102264 
CoL_Bus_Util = 0.055277 
Either_Row_CoL_Bus_Util = 0.136727 
Issued_on_Two_Bus_Simul_Util = 0.020813 
issued_two_Eff = 0.152225 
queue_avg = 13.518948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5189
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73364314 n_act=4358869 n_pre=4358853 n_ref_event=0 n_req=4653282 n_rd=4415508 n_rd_L2_A=0 n_write=0 n_wr_bk=301262 bw_util=0.2219
n_activity=57232896 dram_eff=0.3297
bk0: 267403a 50959738i bk1: 268668a 50782949i bk2: 270444a 50559765i bk3: 270690a 50561453i bk4: 290514a 48585452i bk5: 291434a 48405403i bk6: 277019a 49865292i bk7: 279205a 49714787i bk8: 277812a 49907759i bk9: 279149a 49786385i bk10: 268751a 50966423i bk11: 274717a 50261693i bk12: 277254a 50142886i bk13: 274362a 50455181i bk14: 273600a 50512629i bk15: 274486a 50325958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063270
Row_Buffer_Locality_read = 0.064605
Row_Buffer_Locality_write = 0.038474
Bank_Level_Parallism = 9.919857
Bank_Level_Parallism_Col = 2.230920
Bank_Level_Parallism_Ready = 1.085329
write_to_read_ratio_blp_rw_average = 0.095050
GrpLevelPara = 1.963208 

BW Util details:
bwutil = 0.221896 
total_CMD = 85026694 
util_bw = 18867080 
Wasted_Col = 36742099 
Wasted_Row = 1133813 
Idle = 28283702 

BW Util Bottlenecks: 
RCDc_limit = 66568601 
RCDWRc_limit = 1963825 
WTRc_limit = 11072740 
RTWc_limit = 9130538 
CCDLc_limit = 3878051 
rwq = 0 
CCDLc_limit_alone = 3242388 
WTRc_limit_alone = 10795722 
RTWc_limit_alone = 8771893 

Commands details: 
total_CMD = 85026694 
n_nop = 73364314 
Read = 4415508 
Write = 0 
L2_Alloc = 0 
L2_WB = 301262 
n_act = 4358869 
n_pre = 4358853 
n_ref = 0 
n_req = 4653282 
total_req = 4716770 

Dual Bus Interface Util: 
issued_total_row = 8717722 
issued_total_col = 4716770 
Row_Bus_Util =  0.102529 
CoL_Bus_Util = 0.055474 
Either_Row_CoL_Bus_Util = 0.137161 
Issued_on_Two_Bus_Simul_Util = 0.020842 
issued_two_Eff = 0.151951 
queue_avg = 14.035971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.036
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73369335 n_act=4356895 n_pre=4356879 n_ref_event=0 n_req=4647790 n_rd=4410621 n_rd_L2_A=0 n_write=0 n_wr_bk=300181 bw_util=0.2216
n_activity=57240389 dram_eff=0.3292
bk0: 272391a 50493331i bk1: 271396a 50624271i bk2: 273976a 50303612i bk3: 273530a 50358716i bk4: 285960a 49149465i bk5: 287057a 49052381i bk6: 278263a 49903791i bk7: 279188a 49796409i bk8: 275138a 50393644i bk9: 278477a 50011437i bk10: 272255a 50590259i bk11: 274921a 50388554i bk12: 273475a 50718653i bk13: 270760a 50957954i bk14: 273147a 50689695i bk15: 270687a 50903170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062588
Row_Buffer_Locality_read = 0.063865
Row_Buffer_Locality_write = 0.038833
Bank_Level_Parallism = 9.873199
Bank_Level_Parallism_Col = 2.228690
Bank_Level_Parallism_Ready = 1.084832
write_to_read_ratio_blp_rw_average = 0.094826
GrpLevelPara = 1.961378 

BW Util details:
bwutil = 0.221615 
total_CMD = 85026694 
util_bw = 18843208 
Wasted_Col = 36774671 
Wasted_Row = 1134476 
Idle = 28274339 

BW Util Bottlenecks: 
RCDc_limit = 66599861 
RCDWRc_limit = 1960740 
WTRc_limit = 11040390 
RTWc_limit = 9119246 
CCDLc_limit = 3864320 
rwq = 0 
CCDLc_limit_alone = 3231938 
WTRc_limit_alone = 10765381 
RTWc_limit_alone = 8761873 

Commands details: 
total_CMD = 85026694 
n_nop = 73369335 
Read = 4410621 
Write = 0 
L2_Alloc = 0 
L2_WB = 300181 
n_act = 4356895 
n_pre = 4356879 
n_ref = 0 
n_req = 4647790 
total_req = 4710802 

Dual Bus Interface Util: 
issued_total_row = 8713774 
issued_total_col = 4710802 
Row_Bus_Util =  0.102483 
CoL_Bus_Util = 0.055404 
Either_Row_CoL_Bus_Util = 0.137102 
Issued_on_Two_Bus_Simul_Util = 0.020784 
issued_two_Eff = 0.151597 
queue_avg = 13.725942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7259
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73354789 n_act=4369583 n_pre=4369567 n_ref_event=0 n_req=4666493 n_rd=4429121 n_rd_L2_A=0 n_write=0 n_wr_bk=300770 bw_util=0.2225
n_activity=57232283 dram_eff=0.3306
bk0: 270590a 50193115i bk1: 275957a 49577537i bk2: 276290a 49568749i bk3: 270286a 50139435i bk4: 294643a 47759087i bk5: 292422a 48008875i bk6: 283175a 48772099i bk7: 280725a 49076581i bk8: 279098a 49507474i bk9: 277614a 49667482i bk10: 271943a 50225864i bk11: 273618a 50047218i bk12: 269435a 50636224i bk13: 274856a 50088418i bk14: 270107a 50388866i bk15: 268362a 50717728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063626
Row_Buffer_Locality_read = 0.064946
Row_Buffer_Locality_write = 0.038994
Bank_Level_Parallism = 10.051105
Bank_Level_Parallism_Col = 2.234226
Bank_Level_Parallism_Ready = 1.085151
write_to_read_ratio_blp_rw_average = 0.094964
GrpLevelPara = 1.966281 

BW Util details:
bwutil = 0.222513 
total_CMD = 85026694 
util_bw = 18919564 
Wasted_Col = 36726981 
Wasted_Row = 1098962 
Idle = 28281187 

BW Util Bottlenecks: 
RCDc_limit = 66657233 
RCDWRc_limit = 1959713 
WTRc_limit = 11079814 
RTWc_limit = 9137541 
CCDLc_limit = 3890787 
rwq = 0 
CCDLc_limit_alone = 3256256 
WTRc_limit_alone = 10803940 
RTWc_limit_alone = 8778884 

Commands details: 
total_CMD = 85026694 
n_nop = 73354789 
Read = 4429121 
Write = 0 
L2_Alloc = 0 
L2_WB = 300770 
n_act = 4369583 
n_pre = 4369567 
n_ref = 0 
n_req = 4666493 
total_req = 4729891 

Dual Bus Interface Util: 
issued_total_row = 8739150 
issued_total_col = 4729891 
Row_Bus_Util =  0.102781 
CoL_Bus_Util = 0.055628 
Either_Row_CoL_Bus_Util = 0.137273 
Issued_on_Two_Bus_Simul_Util = 0.021136 
issued_two_Eff = 0.153971 
queue_avg = 14.607895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73362184 n_act=4360766 n_pre=4360750 n_ref_event=0 n_req=4654685 n_rd=4417652 n_rd_L2_A=0 n_write=0 n_wr_bk=300339 bw_util=0.222
n_activity=57269429 dram_eff=0.3295
bk0: 276960a 49895661i bk1: 279845a 49680834i bk2: 277314a 49756068i bk3: 272907a 50359011i bk4: 288267a 48848957i bk5: 289701a 48668957i bk6: 278696a 49782476i bk7: 279397a 49689765i bk8: 275677a 50193618i bk9: 278802a 49941918i bk10: 270600a 50825033i bk11: 270508a 50869180i bk12: 268155a 51139816i bk13: 273556a 50553692i bk14: 266753a 51283266i bk15: 270514a 50919028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063145
Row_Buffer_Locality_read = 0.064429
Row_Buffer_Locality_write = 0.039214
Bank_Level_Parallism = 9.903459
Bank_Level_Parallism_Col = 2.229264
Bank_Level_Parallism_Ready = 1.084818
write_to_read_ratio_blp_rw_average = 0.094578
GrpLevelPara = 1.962009 

BW Util details:
bwutil = 0.221953 
total_CMD = 85026694 
util_bw = 18871964 
Wasted_Col = 36771223 
Wasted_Row = 1132646 
Idle = 28250861 

BW Util Bottlenecks: 
RCDc_limit = 66629529 
RCDWRc_limit = 1955493 
WTRc_limit = 11028355 
RTWc_limit = 9096013 
CCDLc_limit = 3875553 
rwq = 0 
CCDLc_limit_alone = 3244599 
WTRc_limit_alone = 10753520 
RTWc_limit_alone = 8739894 

Commands details: 
total_CMD = 85026694 
n_nop = 73362184 
Read = 4417652 
Write = 0 
L2_Alloc = 0 
L2_WB = 300339 
n_act = 4360766 
n_pre = 4360750 
n_ref = 0 
n_req = 4654685 
total_req = 4717991 

Dual Bus Interface Util: 
issued_total_row = 8721516 
issued_total_col = 4717991 
Row_Bus_Util =  0.102574 
CoL_Bus_Util = 0.055488 
Either_Row_CoL_Bus_Util = 0.137186 
Issued_on_Two_Bus_Simul_Util = 0.020876 
issued_two_Eff = 0.152171 
queue_avg = 13.913175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9132
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73368704 n_act=4358967 n_pre=4358951 n_ref_event=0 n_req=4654629 n_rd=4417172 n_rd_L2_A=0 n_write=0 n_wr_bk=300765 bw_util=0.222
n_activity=57242238 dram_eff=0.3297
bk0: 271697a 50424680i bk1: 272520a 50235183i bk2: 274992a 49918840i bk3: 275379a 49921670i bk4: 294255a 48006782i bk5: 292533a 48259613i bk6: 273646a 50205390i bk7: 274719a 50103122i bk8: 276722a 49944864i bk9: 275446a 50074309i bk10: 271424a 50577488i bk11: 267106a 51112835i bk12: 277949a 50048806i bk13: 275731a 50122989i bk14: 272649a 50629336i bk15: 270404a 50751709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063520
Row_Buffer_Locality_read = 0.064905
Row_Buffer_Locality_write = 0.037758
Bank_Level_Parallism = 9.945526
Bank_Level_Parallism_Col = 2.229365
Bank_Level_Parallism_Ready = 1.084526
write_to_read_ratio_blp_rw_average = 0.094674
GrpLevelPara = 1.962452 

BW Util details:
bwutil = 0.221951 
total_CMD = 85026694 
util_bw = 18871748 
Wasted_Col = 36732212 
Wasted_Row = 1140296 
Idle = 28282438 

BW Util Bottlenecks: 
RCDc_limit = 66554169 
RCDWRc_limit = 1961642 
WTRc_limit = 11056254 
RTWc_limit = 9087026 
CCDLc_limit = 3877970 
rwq = 0 
CCDLc_limit_alone = 3246395 
WTRc_limit_alone = 10780359 
RTWc_limit_alone = 8731346 

Commands details: 
total_CMD = 85026694 
n_nop = 73368704 
Read = 4417172 
Write = 0 
L2_Alloc = 0 
L2_WB = 300765 
n_act = 4358967 
n_pre = 4358951 
n_ref = 0 
n_req = 4654629 
total_req = 4717937 

Dual Bus Interface Util: 
issued_total_row = 8717918 
issued_total_col = 4717937 
Row_Bus_Util =  0.102532 
CoL_Bus_Util = 0.055488 
Either_Row_CoL_Bus_Util = 0.137110 
Issued_on_Two_Bus_Simul_Util = 0.020909 
issued_two_Eff = 0.152502 
queue_avg = 14.127151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1272
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73350939 n_act=4369216 n_pre=4369200 n_ref_event=0 n_req=4667173 n_rd=4430363 n_rd_L2_A=0 n_write=0 n_wr_bk=300282 bw_util=0.2225
n_activity=57247877 dram_eff=0.3305
bk0: 273778a 49839381i bk1: 277049a 49525235i bk2: 277759a 49476442i bk3: 272909a 50026112i bk4: 292802a 48088760i bk5: 286828a 48691246i bk6: 279753a 49363195i bk7: 277546a 49624503i bk8: 273982a 50071594i bk9: 275594a 49971821i bk10: 271669a 50393980i bk11: 270380a 50570595i bk12: 277670a 49782045i bk13: 278766a 49669230i bk14: 270678a 50457597i bk15: 273200a 50139190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063841
Row_Buffer_Locality_read = 0.065223
Row_Buffer_Locality_write = 0.037984
Bank_Level_Parallism = 10.025954
Bank_Level_Parallism_Col = 2.231976
Bank_Level_Parallism_Ready = 1.084498
write_to_read_ratio_blp_rw_average = 0.094548
GrpLevelPara = 1.965378 

BW Util details:
bwutil = 0.222549 
total_CMD = 85026694 
util_bw = 18922580 
Wasted_Col = 36722048 
Wasted_Row = 1111745 
Idle = 28270321 

BW Util Bottlenecks: 
RCDc_limit = 66652962 
RCDWRc_limit = 1954986 
WTRc_limit = 11030557 
RTWc_limit = 9085013 
CCDLc_limit = 3891161 
rwq = 0 
CCDLc_limit_alone = 3261049 
WTRc_limit_alone = 10755786 
RTWc_limit_alone = 8729672 

Commands details: 
total_CMD = 85026694 
n_nop = 73350939 
Read = 4430363 
Write = 0 
L2_Alloc = 0 
L2_WB = 300282 
n_act = 4369216 
n_pre = 4369200 
n_ref = 0 
n_req = 4667173 
total_req = 4730645 

Dual Bus Interface Util: 
issued_total_row = 8738416 
issued_total_col = 4730645 
Row_Bus_Util =  0.102773 
CoL_Bus_Util = 0.055637 
Either_Row_CoL_Bus_Util = 0.137319 
Issued_on_Two_Bus_Simul_Util = 0.021091 
issued_two_Eff = 0.153592 
queue_avg = 14.293446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2934
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73383932 n_act=4353720 n_pre=4353704 n_ref_event=0 n_req=4644892 n_rd=4407551 n_rd_L2_A=0 n_write=0 n_wr_bk=300635 bw_util=0.2215
n_activity=57228969 dram_eff=0.3291
bk0: 271734a 50476267i bk1: 271118a 50422873i bk2: 272351a 50337233i bk3: 274937a 49989320i bk4: 291588a 48488101i bk5: 287507a 48884064i bk6: 276108a 50044885i bk7: 276917a 49992026i bk8: 277722a 49903430i bk9: 278455a 49899665i bk10: 267296a 51091429i bk11: 270321a 50798872i bk12: 274574a 50559124i bk13: 275892a 50379679i bk14: 273557a 50471082i bk15: 267474a 51195724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062686
Row_Buffer_Locality_read = 0.064085
Row_Buffer_Locality_write = 0.036715
Bank_Level_Parallism = 9.903215
Bank_Level_Parallism_Col = 2.227712
Bank_Level_Parallism_Ready = 1.084237
write_to_read_ratio_blp_rw_average = 0.094961
GrpLevelPara = 1.961118 

BW Util details:
bwutil = 0.221492 
total_CMD = 85026694 
util_bw = 18832744 
Wasted_Col = 36742040 
Wasted_Row = 1149121 
Idle = 28302789 

BW Util Bottlenecks: 
RCDc_limit = 66522791 
RCDWRc_limit = 1966349 
WTRc_limit = 11033015 
RTWc_limit = 9101098 
CCDLc_limit = 3862269 
rwq = 0 
CCDLc_limit_alone = 3230689 
WTRc_limit_alone = 10758220 
RTWc_limit_alone = 8744313 

Commands details: 
total_CMD = 85026694 
n_nop = 73383932 
Read = 4407551 
Write = 0 
L2_Alloc = 0 
L2_WB = 300635 
n_act = 4353720 
n_pre = 4353704 
n_ref = 0 
n_req = 4644892 
total_req = 4708186 

Dual Bus Interface Util: 
issued_total_row = 8707424 
issued_total_col = 4708186 
Row_Bus_Util =  0.102408 
CoL_Bus_Util = 0.055373 
Either_Row_CoL_Bus_Util = 0.136931 
Issued_on_Two_Bus_Simul_Util = 0.020850 
issued_two_Eff = 0.152270 
queue_avg = 14.128755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1288
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73338550 n_act=4367828 n_pre=4367812 n_ref_event=0 n_req=4664659 n_rd=4426972 n_rd_L2_A=0 n_write=0 n_wr_bk=300667 bw_util=0.2224
n_activity=57309215 dram_eff=0.33
bk0: 271982a 50458443i bk1: 272250a 50436306i bk2: 275306a 50018525i bk3: 275503a 50175067i bk4: 284550a 49139496i bk5: 286555a 48997117i bk6: 277809a 49758215i bk7: 279026a 49683800i bk8: 276006a 50135812i bk9: 272616a 50633130i bk10: 273971a 50452230i bk11: 278664a 49930033i bk12: 274876a 50448919i bk13: 277017a 50144894i bk14: 277055a 50122457i bk15: 273786a 50496704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063634
Row_Buffer_Locality_read = 0.064846
Row_Buffer_Locality_write = 0.041058
Bank_Level_Parallism = 9.919086
Bank_Level_Parallism_Col = 2.231699
Bank_Level_Parallism_Ready = 1.085786
write_to_read_ratio_blp_rw_average = 0.094403
GrpLevelPara = 1.963235 

BW Util details:
bwutil = 0.222407 
total_CMD = 85026694 
util_bw = 18910556 
Wasted_Col = 36804021 
Wasted_Row = 1110724 
Idle = 28201393 

BW Util Bottlenecks: 
RCDc_limit = 66720595 
RCDWRc_limit = 1950229 
WTRc_limit = 11081158 
RTWc_limit = 9126560 
CCDLc_limit = 3881739 
rwq = 0 
CCDLc_limit_alone = 3247267 
WTRc_limit_alone = 10804321 
RTWc_limit_alone = 8768925 

Commands details: 
total_CMD = 85026694 
n_nop = 73338550 
Read = 4426972 
Write = 0 
L2_Alloc = 0 
L2_WB = 300667 
n_act = 4367828 
n_pre = 4367812 
n_ref = 0 
n_req = 4664659 
total_req = 4727639 

Dual Bus Interface Util: 
issued_total_row = 8735640 
issued_total_col = 4727639 
Row_Bus_Util =  0.102740 
CoL_Bus_Util = 0.055602 
Either_Row_CoL_Bus_Util = 0.137464 
Issued_on_Two_Bus_Simul_Util = 0.020877 
issued_two_Eff = 0.151875 
queue_avg = 14.206895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2069
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85026694 n_nop=73410930 n_act=4336407 n_pre=4336391 n_ref_event=0 n_req=4617722 n_rd=4380394 n_rd_L2_A=0 n_write=0 n_wr_bk=301024 bw_util=0.2202
n_activity=57215273 dram_eff=0.3273
bk0: 273358a 50919811i bk1: 267225a 51460160i bk2: 272616a 50952185i bk3: 268057a 51406967i bk4: 284426a 49810124i bk5: 285357a 49612565i bk6: 273060a 50863946i bk7: 274606a 50771790i bk8: 272759a 51143151i bk9: 271002a 51235086i bk10: 271395a 51217378i bk11: 270912a 51224515i bk12: 274765a 50898056i bk13: 271023a 51337205i bk14: 275312a 50905950i bk15: 274521a 50892983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060921
Row_Buffer_Locality_read = 0.062243
Row_Buffer_Locality_write = 0.036506
Bank_Level_Parallism = 9.699132
Bank_Level_Parallism_Col = 2.215980
Bank_Level_Parallism_Ready = 1.084410
write_to_read_ratio_blp_rw_average = 0.093042
GrpLevelPara = 1.951980 

BW Util details:
bwutil = 0.220233 
total_CMD = 85026694 
util_bw = 18725672 
Wasted_Col = 36776405 
Wasted_Row = 1199820 
Idle = 28324797 

BW Util Bottlenecks: 
RCDc_limit = 66415102 
RCDWRc_limit = 1970245 
WTRc_limit = 11062176 
RTWc_limit = 8852906 
CCDLc_limit = 3821738 
rwq = 0 
CCDLc_limit_alone = 3201600 
WTRc_limit_alone = 10785126 
RTWc_limit_alone = 8509818 

Commands details: 
total_CMD = 85026694 
n_nop = 73410930 
Read = 4380394 
Write = 0 
L2_Alloc = 0 
L2_WB = 301024 
n_act = 4336407 
n_pre = 4336391 
n_ref = 0 
n_req = 4617722 
total_req = 4681418 

Dual Bus Interface Util: 
issued_total_row = 8672798 
issued_total_col = 4681418 
Row_Bus_Util =  0.102001 
CoL_Bus_Util = 0.055058 
Either_Row_CoL_Bus_Util = 0.136613 
Issued_on_Two_Bus_Simul_Util = 0.020446 
issued_two_Eff = 0.149663 
queue_avg = 12.860100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4375639, Miss = 2221381, Miss_rate = 0.508, Pending_hits = 13432, Reservation_fails = 2939
L2_cache_bank[1]: Access = 4343449, Miss = 2213977, Miss_rate = 0.510, Pending_hits = 13064, Reservation_fails = 5349
L2_cache_bank[2]: Access = 4391934, Miss = 2234429, Miss_rate = 0.509, Pending_hits = 13851, Reservation_fails = 4828
L2_cache_bank[3]: Access = 4362286, Miss = 2240395, Miss_rate = 0.514, Pending_hits = 14025, Reservation_fails = 3791
L2_cache_bank[4]: Access = 4375316, Miss = 2210939, Miss_rate = 0.505, Pending_hits = 13096, Reservation_fails = 4247
L2_cache_bank[5]: Access = 4361338, Miss = 2232249, Miss_rate = 0.512, Pending_hits = 13603, Reservation_fails = 7063
L2_cache_bank[6]: Access = 4362686, Miss = 2224965, Miss_rate = 0.510, Pending_hits = 13653, Reservation_fails = 2851
L2_cache_bank[7]: Access = 4414985, Miss = 2234879, Miss_rate = 0.506, Pending_hits = 13952, Reservation_fails = 3099
L2_cache_bank[8]: Access = 4385036, Miss = 2226773, Miss_rate = 0.508, Pending_hits = 14120, Reservation_fails = 5407
L2_cache_bank[9]: Access = 4430981, Miss = 2228182, Miss_rate = 0.503, Pending_hits = 13861, Reservation_fails = 5740
L2_cache_bank[10]: Access = 4381917, Miss = 2237441, Miss_rate = 0.511, Pending_hits = 14531, Reservation_fails = 6217
L2_cache_bank[11]: Access = 4362181, Miss = 2236000, Miss_rate = 0.513, Pending_hits = 14417, Reservation_fails = 3592
L2_cache_bank[12]: Access = 4364617, Miss = 2224582, Miss_rate = 0.510, Pending_hits = 13590, Reservation_fails = 5360
L2_cache_bank[13]: Access = 4405189, Miss = 2237390, Miss_rate = 0.508, Pending_hits = 13699, Reservation_fails = 3641
L2_cache_bank[14]: Access = 4407208, Miss = 2235506, Miss_rate = 0.507, Pending_hits = 13798, Reservation_fails = 5750
L2_cache_bank[15]: Access = 4420521, Miss = 2226010, Miss_rate = 0.504, Pending_hits = 13902, Reservation_fails = 6197
L2_cache_bank[16]: Access = 6427137, Miss = 2240263, Miss_rate = 0.349, Pending_hits = 13790, Reservation_fails = 5012
L2_cache_bank[17]: Access = 4397757, Miss = 2234443, Miss_rate = 0.508, Pending_hits = 14058, Reservation_fails = 4302
L2_cache_bank[18]: Access = 4391098, Miss = 2227104, Miss_rate = 0.507, Pending_hits = 14423, Reservation_fails = 7713
L2_cache_bank[19]: Access = 4319961, Miss = 2224793, Miss_rate = 0.515, Pending_hits = 14462, Reservation_fails = 4004
L2_cache_bank[20]: Access = 6625152, Miss = 2233727, Miss_rate = 0.337, Pending_hits = 14159, Reservation_fails = 3641
L2_cache_bank[21]: Access = 4403046, Miss = 2237589, Miss_rate = 0.508, Pending_hits = 13908, Reservation_fails = 5089
L2_cache_bank[22]: Access = 4326790, Miss = 2219863, Miss_rate = 0.513, Pending_hits = 13139, Reservation_fails = 8386
L2_cache_bank[23]: Access = 4330381, Miss = 2204875, Miss_rate = 0.509, Pending_hits = 13132, Reservation_fails = 4172
L2_total_cache_accesses = 109366605
L2_total_cache_misses = 53487755
L2_total_cache_miss_rate = 0.4891
L2_total_cache_pending_hits = 331665
L2_total_cache_reservation_fails = 118390
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52683751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 331665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37095850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 118390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15859866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 331665
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2863434
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 399028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 105971132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3395473
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 634
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 117753
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=109366605
icnt_total_pkts_simt_to_mem=109366605
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 109366605
Req_Network_cycles = 33155680
Req_Network_injected_packets_per_cycle =       3.2986 
Req_Network_conflicts_per_cycle =       1.4946
Req_Network_conflicts_per_cycle_util =       2.2153
Req_Bank_Level_Parallism =       4.8891
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.0609
Req_Network_out_buffer_full_per_cycle =       0.0308
Req_Network_out_buffer_avg_util =       2.9698

Reply_Network_injected_packets_num = 109366605
Reply_Network_cycles = 33155680
Reply_Network_injected_packets_per_cycle =        3.2986
Reply_Network_conflicts_per_cycle =        1.6208
Reply_Network_conflicts_per_cycle_util =       2.4019
Reply_Bank_Level_Parallism =       4.8884
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1567
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1100
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 15 hrs, 0 min, 8 sec (140408 sec)
gpgpu_simulation_rate = 4756 (inst/sec)
gpgpu_simulation_rate = 236 (cycle/sec)
gpgpu_silicon_slowdown = 5783898x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (3169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 8: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 1262937
gpu_sim_insn = 63043362
gpu_ipc =      49.9181
gpu_tot_sim_cycle = 34418617
gpu_tot_sim_insn = 730873113
gpu_tot_ipc =      21.2348
gpu_tot_issued_cta = 16632
gpu_occupancy = 61.2743% 
gpu_tot_occupancy = 59.2523% 
max_total_param_size = 0
gpu_stall_dramfull = 9022176
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7360
partiton_level_parallism_total  =       3.3146
partiton_level_parallism_util =       4.1267
partiton_level_parallism_util_total  =       4.9415
L2_BW  =     163.1883 GB/Sec
L2_BW_total  =     144.7830 GB/Sec
gpu_total_sim_rate=4929

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5279407, Miss = 3607384, Miss_rate = 0.683, Pending_hits = 120054, Reservation_fails = 1735903
	L1D_cache_core[1]: Access = 5225819, Miss = 3583486, Miss_rate = 0.686, Pending_hits = 120089, Reservation_fails = 1735561
	L1D_cache_core[2]: Access = 5182623, Miss = 3537397, Miss_rate = 0.683, Pending_hits = 120391, Reservation_fails = 1775994
	L1D_cache_core[3]: Access = 4788565, Miss = 3180569, Miss_rate = 0.664, Pending_hits = 115157, Reservation_fails = 1634934
	L1D_cache_core[4]: Access = 5264751, Miss = 3607780, Miss_rate = 0.685, Pending_hits = 120984, Reservation_fails = 1771715
	L1D_cache_core[5]: Access = 5149781, Miss = 3481388, Miss_rate = 0.676, Pending_hits = 118468, Reservation_fails = 1738541
	L1D_cache_core[6]: Access = 5192916, Miss = 3571812, Miss_rate = 0.688, Pending_hits = 118583, Reservation_fails = 1795625
	L1D_cache_core[7]: Access = 5316029, Miss = 3649471, Miss_rate = 0.687, Pending_hits = 120581, Reservation_fails = 1842519
	L1D_cache_core[8]: Access = 5102112, Miss = 3426156, Miss_rate = 0.672, Pending_hits = 117716, Reservation_fails = 1620357
	L1D_cache_core[9]: Access = 5063414, Miss = 3438043, Miss_rate = 0.679, Pending_hits = 116622, Reservation_fails = 1694396
	L1D_cache_core[10]: Access = 5270279, Miss = 3600840, Miss_rate = 0.683, Pending_hits = 121834, Reservation_fails = 1760622
	L1D_cache_core[11]: Access = 5194674, Miss = 3554006, Miss_rate = 0.684, Pending_hits = 120757, Reservation_fails = 1682331
	L1D_cache_core[12]: Access = 5165400, Miss = 3503192, Miss_rate = 0.678, Pending_hits = 117167, Reservation_fails = 1675690
	L1D_cache_core[13]: Access = 5204250, Miss = 3549421, Miss_rate = 0.682, Pending_hits = 119577, Reservation_fails = 1736849
	L1D_cache_core[14]: Access = 5248465, Miss = 3603480, Miss_rate = 0.687, Pending_hits = 121013, Reservation_fails = 1891271
	L1D_cache_core[15]: Access = 5192109, Miss = 3557100, Miss_rate = 0.685, Pending_hits = 121582, Reservation_fails = 1703503
	L1D_cache_core[16]: Access = 5123806, Miss = 3503517, Miss_rate = 0.684, Pending_hits = 118435, Reservation_fails = 1741492
	L1D_cache_core[17]: Access = 5121449, Miss = 3485616, Miss_rate = 0.681, Pending_hits = 118175, Reservation_fails = 1664333
	L1D_cache_core[18]: Access = 4822440, Miss = 3230011, Miss_rate = 0.670, Pending_hits = 116961, Reservation_fails = 1639059
	L1D_cache_core[19]: Access = 5264373, Miss = 3576725, Miss_rate = 0.679, Pending_hits = 121893, Reservation_fails = 1755280
	L1D_cache_core[20]: Access = 5227832, Miss = 3609631, Miss_rate = 0.690, Pending_hits = 121803, Reservation_fails = 1766372
	L1D_cache_core[21]: Access = 5238111, Miss = 3601129, Miss_rate = 0.687, Pending_hits = 121824, Reservation_fails = 1727389
	L1D_cache_core[22]: Access = 5139161, Miss = 3469728, Miss_rate = 0.675, Pending_hits = 122167, Reservation_fails = 1766255
	L1D_cache_core[23]: Access = 4572138, Miss = 3036585, Miss_rate = 0.664, Pending_hits = 111726, Reservation_fails = 1600628
	L1D_cache_core[24]: Access = 5130310, Miss = 3466826, Miss_rate = 0.676, Pending_hits = 118699, Reservation_fails = 1847944
	L1D_cache_core[25]: Access = 5198442, Miss = 3542092, Miss_rate = 0.681, Pending_hits = 120844, Reservation_fails = 1694306
	L1D_cache_core[26]: Access = 5065804, Miss = 3454340, Miss_rate = 0.682, Pending_hits = 117008, Reservation_fails = 1692316
	L1D_cache_core[27]: Access = 5064267, Miss = 3454853, Miss_rate = 0.682, Pending_hits = 116128, Reservation_fails = 1713750
	L1D_cache_core[28]: Access = 5224839, Miss = 3570870, Miss_rate = 0.683, Pending_hits = 119979, Reservation_fails = 1733736
	L1D_cache_core[29]: Access = 5201800, Miss = 3547505, Miss_rate = 0.682, Pending_hits = 120227, Reservation_fails = 1786603
	L1D_total_cache_accesses = 154235366
	L1D_total_cache_misses = 105000953
	L1D_total_cache_miss_rate = 0.6808
	L1D_total_cache_pending_hits = 3576444
	L1D_total_cache_reservation_fails = 51925274
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45357755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3576444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 93514352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51897343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8287944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3576460
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 300214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2140002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1058655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150736495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3498871

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1536451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16017118
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 34343774
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2632
ctas_completed 16632, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
146918, 173346, 168740, 161844, 153495, 163454, 182773, 159095, 165859, 171271, 165728, 165757, 149782, 154877, 157449, 172039, 171206, 156158, 161992, 164818, 183342, 170191, 168989, 158284, 175335, 158964, 175610, 156960, 174353, 166944, 160755, 169386, 
gpgpu_n_tot_thrd_icount = 4970749088
gpgpu_n_tot_w_icount = 155335909
gpgpu_n_stall_shd_mem = 60164579
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 110586061
gpgpu_n_mem_write_global = 3498871
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 168909090
gpgpu_n_store_insn = 4378399
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34061312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53651429
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6513150
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11104458	W0_Idle:115723315	W0_Scoreboard:-1665772318	W1:79982024	W2:21988407	W3:10063844	W4:5947548	W5:4119891	W6:3178598	W7:2570058	W8:2147025	W9:1831350	W10:1599526	W11:1415684	W12:1285961	W13:1180792	W14:1092636	W15:1004845	W16:926592	W17:860075	W18:805085	W19:773272	W20:760856	W21:781989	W22:798423	W23:803205	W24:774775	W25:715776	W26:625979	W27:551182	W28:491869	W29:456594	W30:431793	W31:365527	W32:5004728
single_issue_nums: WS0:39378544	WS1:38905246	WS2:38321103	WS3:38731016	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 814418240 {8:101802280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 139954840 {40:3498871,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 351351240 {40:8783781,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4072091200 {40:101802280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27990968 {8:3498871,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 351351240 {40:8783781,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 4402 
max_icnt2sh_latency = 294 
averagemflatency = 444 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 100 
avg_icnt2sh_latency = 3 
mrq_lat_table:20584739 	519606 	1100581 	2378098 	4567402 	6268461 	7695338 	7973236 	5818676 	1735855 	92144 	1134 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50894231 	41699538 	15692566 	4037934 	1245231 	515396 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6490504 	918787 	240842 	129887 	95222472 	4207713 	1523948 	1394404 	2211557 	1109291 	571428 	64099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	93619741 	14757960 	4351800 	1097797 	221811 	32410 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7783 	23868 	1053 	1459 	210 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        12        16        11        12         9        12        60        43        64        64        36        36        64        58 
dram[1]:        64        64        10        13        18        15        16         8        60        60        64        64        36        36        64        64 
dram[2]:        64        60        17        10        10        12        12         8        60        60        64        64        36        36        55        64 
dram[3]:        64        64         8         8        15        12         8        10        56        60        64        64        36        36        52        46 
dram[4]:        64        64         9        11         9        11        14        10        60        60        64        64        36        36        64        64 
dram[5]:        64        64        10        16        13        14         8        14        60        60        64        64        36        36        57        63 
dram[6]:        64        64        12         9        12        15        11        14        60        60        64        64        36        36        64        64 
dram[7]:        64        64         8        12        15        15         8         8        64        64        58        64        32        32        49        37 
dram[8]:        64        64        11         9         8        12         9        18        64        64        64        64        32        32        64        64 
dram[9]:        64        64        12        11        22        11         8         8        64        64        64        64        32        32        55        64 
dram[10]:        64        64        10        14         9         9        20        13        64        64        64        64        32        32        64        64 
dram[11]:        64        64        16        12        12        18        15         8        64        64        64        64        32        32        64        51 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.068291  1.065599  1.065223  1.064628  1.072696  1.074291  1.065831  1.065888  1.066029  1.065593  1.065249  1.064327  1.069883  1.067881  1.070079  1.068425 
dram[1]:  1.067417  1.067501  1.067516  1.066566  1.074910  1.078692  1.066817  1.068246  1.068301  1.069166  1.065595  1.068818  1.067814  1.070772  1.069097  1.069365 
dram[2]:  1.065870  1.065416  1.065834  1.066848  1.075005  1.074692  1.066002  1.067617  1.065935  1.067015  1.064199  1.068230  1.068304  1.069876  1.066419  1.068278 
dram[3]:  1.063920  1.064240  1.065201  1.064386  1.074971  1.076354  1.065902  1.068374  1.068500  1.068102  1.069574  1.070105  1.071605  1.070386  1.070446  1.070158 
dram[4]:  1.068596  1.066732  1.067685  1.065467  1.072829  1.071795  1.066114  1.067174  1.067260  1.067348  1.067898  1.068571  1.069610  1.067563  1.068621  1.067064 
dram[5]:  1.065519  1.069196  1.068555  1.065544  1.079269  1.079354  1.068819  1.067250  1.068306  1.068702  1.068443  1.067847  1.066859  1.071098  1.064876  1.067557 
dram[6]:  1.067890  1.072337  1.070031  1.067002  1.074037  1.072683  1.069321  1.068080  1.067842  1.069041  1.067690  1.066355  1.066213  1.069243  1.065430  1.066276 
dram[7]:  1.068470  1.067909  1.068250  1.068946  1.077868  1.079175  1.064963  1.064241  1.067676  1.066273  1.068127  1.065988  1.071638  1.071135  1.069760  1.066277 
dram[8]:  1.067130  1.070292  1.070630  1.068034  1.079115  1.074054  1.068987  1.067543  1.064784  1.066762  1.068778  1.066942  1.071683  1.072690  1.067079  1.067199 
dram[9]:  1.067021  1.066670  1.066030  1.068316  1.076755  1.073812  1.066035  1.067266  1.066877  1.066603  1.062801  1.067307  1.070917  1.071811  1.067484  1.067015 
dram[10]:  1.067690  1.066158  1.069259  1.068192  1.072018  1.072060  1.068701  1.067126  1.068219  1.067099  1.069438  1.070199  1.071817  1.071710  1.071144  1.068785 
dram[11]:  1.066258  1.063025  1.064310  1.064250  1.070587  1.071413  1.064031  1.064498  1.066025  1.063919  1.067190  1.066606  1.067540  1.065920  1.068747  1.068802 
average row locality = 58735283/54966691 = 1.068561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    292320    285988    286650    284682    298897    303924    288399    290373    287721    286954    280810    281084    290206    288426    293440    288723 
dram[1]:    287268    289450    292527    287852    304858    310014    293491    292360    293775    293078    281285    286401    287233    288494    290039    289716 
dram[2]:    286428    287077    284128    285373    305137    303942    291232    290810    288899    290028    280420    289275    286626    291745    284827    290722 
dram[3]:    282780    284132    285687    285864    305570    306676    291913    293859    292816    294048    282906    288770    292103    289362    287834    289166 
dram[4]:    287788    286899    289179    288532    301367    301988    292780    293848    290194    293342    286567    289151    288221    285303    287401    285192 
dram[5]:    286102    291572    291549    285203    309607    307493    297827    295554    294087    292440    286429    287895    284056    289509    284722    282962 
dram[6]:    292243    295170    293135    288308    303159    304800    293426    294159    290528    293806    284731    284856    282352    288301    280977    284990 
dram[7]:    286808    287907    290264    290747    309483    307867    288120    289343    291706    290507    286172    281432    292497    290312    286881    285045 
dram[8]:    289103    292231    292956    288198    307998    301730    294259    292407    288945    290490    285920    284649    292109    293193    285408    287958 
dram[9]:    287438    286825    287309    290109    306449    302393    290914    291656    293051    293400    281676    284882    289283    290555    287973    282122 
dram[10]:    287213    287528    290360    290436    299686    301402    292678    294100    290549    287168    288489    293211    289371    291718    291692    288249 
dram[11]:    288302    282273    288118    283537    299518    300246    287911    289303    287662    285617    285533    285616    289538    286172    289898    289115 
total dram reads = 55807182
bank skew: 310014/280420 = 1.11
chip skew: 4667841/4618359 = 1.01
number of total write accesses:
dram[0]:     19441     19328     19461     19310     19476     19445     19225     19424     19308     19340     19189     19130     19135     19142     19219     19400 
dram[1]:     19339     19259     19667     19658     19308     19423     19471     19832     19495     19438     19103     19113     19155     19147     19184     19163 
dram[2]:     19197     19235     19466     19410     19299     19285     19647     19658     19192     19276     19195     19397     19429     19138     19169     19342 
dram[3]:     19123     19350     19442     19297     19436     19529     19712     19463     19434     19554     19355     19397     19068     19077     19201     19098 
dram[4]:     19451     19301     19338     19323     19415     19484     19309     19503     19201     19224     19249     19447     18933     19089     18976     19109 
dram[5]:     19304     19398     19119     19337     19490     19496     19397     19531     19382     19319     19300     19353     19175     18922     19283     19184 
dram[6]:     19374     19216     19704     19366     19423     19432     19393     19495     19270     19511     19252     19101     19197     19237     18901     18940 
dram[7]:     19343     19403     19466     19444     19601     19462     19200     19451     19430     19421     19127     19042     19171     19109     19141     19207 
dram[8]:     19423     19419     19319     19377     19271     19290     19511     19375     19281     19328     19221     18948     19110     19123     19252     19340 
dram[9]:     19536     19440     19361     19312     19479     19415     19458     19353     19402     19243     19223     19300     19058     19053     19192     19229 
dram[10]:     19330     19335     19256     19159     19390     19344     19675     19578     19349     19262     19307     19186     19119     19133     19276     19168 
dram[11]:     19258     19393     19249     19451     19387     19470     19508     19654     19126     19248     19470     19381     19176     19170     19135     19160 
total dram writes = 3708516
bank skew: 19832/18901 = 1.05
chip skew: 309755/308352 = 1.00
average mf latency per bank:
dram[0]:        776       817       794       850       800       845       751       798       789       823       772       814       772       819       779       797
dram[1]:        911       995       932      1000       939      1029       900       976       915       983       905       994       892       971       908       975
dram[2]:        751       752       813       798       788       785       741       745       765       758       753       750       749       756       751       750
dram[3]:        812       784       852       827       825       805       809       775       822       784       818       792       816       786       811       794
dram[4]:        851       782       897       844       870       796       859       786       884       792       866       782       866       778       837       776
dram[5]:        816       928       872       954       842       939       824       931       848       934       837       934       816       938       810       931
dram[6]:        873       799       921       825       890       813       879       781       906       807       898       784       886       805       873       781
dram[7]:        779       795       825       843       825       850       770       770       780       792       774       794       802       802       770       774
dram[8]:        814       773       867       817       869       811       804       751       836       789       813       776      2868       793       795       768
dram[9]:        800       864       856       889       826       868       780       867       805       876       794       872       819       871       791       844
dram[10]:        985       806      2767       837       991       834       960       806      1011       806      1019       817       985       813       989       793
dram[11]:        754       754       789       780       762       780       746       741       750       755       761       777       753       760       758       762
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6747      6356      7469      6298      7147      6352      7104      6380      7334      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6300      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       7401      6179      7221      6645      7980      6607      6946      6472      7239      7854      6742      7064      6909      6581      7090      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6183      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7463
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      7462      7105      7501      7082      7181      7690      7201      7052      6726      7023      7611      6921      7469      7074      7572
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7372      7845      7703      7241      7455      6809      7143      6302      7448      6222      7727      6374      7572      6962      8648
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7070      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=76049655 n_act=4564071 n_pre=4564055 n_ref_event=0 n_req=4872310 n_rd=4628597 n_rd_L2_A=0 n_write=0 n_wr_bk=308973 bw_util=0.2238
n_activity=60172383 dram_eff=0.3282
bk0: 292320a 51505123i bk1: 285988a 52188087i bk2: 286650a 52102845i bk3: 284682a 52329859i bk4: 298897a 50982609i bk5: 303924a 50390221i bk6: 288399a 52095892i bk7: 290373a 51872420i bk8: 287721a 52195505i bk9: 286954a 52354755i bk10: 280810a 53038771i bk11: 281084a 52958637i bk12: 290206a 52053221i bk13: 288426a 52153954i bk14: 293440a 51669475i bk15: 288723a 52112332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063264
Row_Buffer_Locality_read = 0.064651
Row_Buffer_Locality_write = 0.036920
Bank_Level_Parallism = 9.804614
Bank_Level_Parallism_Col = 2.218887
Bank_Level_Parallism_Ready = 1.083057
write_to_read_ratio_blp_rw_average = 0.092836
GrpLevelPara = 1.954552 

BW Util details:
bwutil = 0.223760 
total_CMD = 88265455 
util_bw = 19750280 
Wasted_Col = 38618833 
Wasted_Row = 1265445 
Idle = 28630897 

BW Util Bottlenecks: 
RCDc_limit = 69880108 
RCDWRc_limit = 2017970 
WTRc_limit = 11379478 
RTWc_limit = 9331030 
CCDLc_limit = 4045648 
rwq = 0 
CCDLc_limit_alone = 3396914 
WTRc_limit_alone = 11095587 
RTWc_limit_alone = 8966187 

Commands details: 
total_CMD = 88265455 
n_nop = 76049655 
Read = 4628597 
Write = 0 
L2_Alloc = 0 
L2_WB = 308973 
n_act = 4564071 
n_pre = 4564055 
n_ref = 0 
n_req = 4872310 
total_req = 4937570 

Dual Bus Interface Util: 
issued_total_row = 9128126 
issued_total_col = 4937570 
Row_Bus_Util =  0.103417 
CoL_Bus_Util = 0.055940 
Either_Row_CoL_Bus_Util = 0.138398 
Issued_on_Two_Bus_Simul_Util = 0.020958 
issued_two_Eff = 0.151435 
queue_avg = 13.779972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.78
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=75982896 n_act=4594551 n_pre=4594535 n_ref_event=0 n_req=4912556 n_rd=4667841 n_rd_L2_A=0 n_write=0 n_wr_bk=309755 bw_util=0.2256
n_activity=60238891 dram_eff=0.3305
bk0: 287268a 51629918i bk1: 289450a 51292694i bk2: 292527a 50872390i bk3: 287852a 51388317i bk4: 304858a 49789979i bk5: 310014a 49221948i bk6: 293491a 50907305i bk7: 292360a 51050738i bk8: 293775a 51116914i bk9: 293078a 51184025i bk10: 281285a 52483793i bk11: 286401a 51957211i bk12: 287233a 51924363i bk13: 288494a 51802291i bk14: 290039a 51500114i bk15: 289716a 51493443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064733
Row_Buffer_Locality_read = 0.066101
Row_Buffer_Locality_write = 0.038645
Bank_Level_Parallism = 9.997344
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.083909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.225574 
total_CMD = 88265455 
util_bw = 19910384 
Wasted_Col = 38645957 
Wasted_Row = 1174012 
Idle = 28535102 

BW Util Bottlenecks: 
RCDc_limit = 70171792 
RCDWRc_limit = 2013935 
WTRc_limit = 11445197 
RTWc_limit = 9506680 
CCDLc_limit = 4093564 
rwq = 0 
CCDLc_limit_alone = 3435779 
WTRc_limit_alone = 11161622 
RTWc_limit_alone = 9132470 

Commands details: 
total_CMD = 88265455 
n_nop = 75982896 
Read = 4667841 
Write = 0 
L2_Alloc = 0 
L2_WB = 309755 
n_act = 4594551 
n_pre = 4594535 
n_ref = 0 
n_req = 4912556 
total_req = 4977596 

Dual Bus Interface Util: 
issued_total_row = 9189086 
issued_total_col = 4977596 
Row_Bus_Util =  0.104107 
CoL_Bus_Util = 0.056393 
Either_Row_CoL_Bus_Util = 0.139155 
Issued_on_Two_Bus_Simul_Util = 0.021346 
issued_two_Eff = 0.153398 
queue_avg = 14.775683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7757
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=76049003 n_act=4570467 n_pre=4570451 n_ref_event=0 n_req=4880777 n_rd=4636669 n_rd_L2_A=0 n_write=0 n_wr_bk=309335 bw_util=0.2241
n_activity=60172735 dram_eff=0.3288
bk0: 286428a 52051155i bk1: 287077a 51960507i bk2: 284128a 52262895i bk3: 285373a 52159650i bk4: 305137a 50145152i bk5: 303942a 50302501i bk6: 291232a 51507678i bk7: 290810a 51598223i bk8: 288899a 51944526i bk9: 290028a 51819909i bk10: 280420a 52862346i bk11: 289275a 51893384i bk12: 286626a 52282730i bk13: 291745a 51767056i bk14: 284827a 52439931i bk15: 290722a 51771477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063578
Row_Buffer_Locality_read = 0.064965
Row_Buffer_Locality_write = 0.037234
Bank_Level_Parallism = 9.859203
Bank_Level_Parallism_Col = 2.220938
Bank_Level_Parallism_Ready = 1.083143
write_to_read_ratio_blp_rw_average = 0.092791
GrpLevelPara = 1.955861 

BW Util details:
bwutil = 0.224142 
total_CMD = 88265455 
util_bw = 19784016 
Wasted_Col = 38606853 
Wasted_Row = 1243776 
Idle = 28630810 

BW Util Bottlenecks: 
RCDc_limit = 69913941 
RCDWRc_limit = 2021263 
WTRc_limit = 11408612 
RTWc_limit = 9328308 
CCDLc_limit = 4071852 
rwq = 0 
CCDLc_limit_alone = 3421265 
WTRc_limit_alone = 11123765 
RTWc_limit_alone = 8962568 

Commands details: 
total_CMD = 88265455 
n_nop = 76049003 
Read = 4636669 
Write = 0 
L2_Alloc = 0 
L2_WB = 309335 
n_act = 4570467 
n_pre = 4570451 
n_ref = 0 
n_req = 4880777 
total_req = 4946004 

Dual Bus Interface Util: 
issued_total_row = 9140918 
issued_total_col = 4946004 
Row_Bus_Util =  0.103562 
CoL_Bus_Util = 0.056036 
Either_Row_CoL_Bus_Util = 0.138406 
Issued_on_Two_Bus_Simul_Util = 0.021191 
issued_two_Eff = 0.153111 
queue_avg = 13.914193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=76008802 n_act=4581987 n_pre=4581971 n_ref_event=0 n_req=4897859 n_rd=4653486 n_rd_L2_A=0 n_write=0 n_wr_bk=309536 bw_util=0.2249
n_activity=60209245 dram_eff=0.3297
bk0: 282780a 52290085i bk1: 284132a 52093135i bk2: 285687a 51901088i bk3: 285864a 51908392i bk4: 305570a 49954497i bk5: 306676a 49733435i bk6: 291913a 51247776i bk7: 293859a 51141797i bk8: 292816a 51279521i bk9: 294048a 51205552i bk10: 282906a 52439825i bk11: 288770a 51752390i bk12: 292103a 51534641i bk13: 289362a 51806481i bk14: 287834a 51979693i bk15: 289166a 51740818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064492
Row_Buffer_Locality_read = 0.065872
Row_Buffer_Locality_write = 0.038204
Bank_Level_Parallism = 9.929955
Bank_Level_Parallism_Col = 2.227731
Bank_Level_Parallism_Ready = 1.083927
write_to_read_ratio_blp_rw_average = 0.093844
GrpLevelPara = 1.961326 

BW Util details:
bwutil = 0.224913 
total_CMD = 88265455 
util_bw = 19852088 
Wasted_Col = 38626036 
Wasted_Row = 1212392 
Idle = 28574939 

BW Util Bottlenecks: 
RCDc_limit = 70038190 
RCDWRc_limit = 2017103 
WTRc_limit = 11413547 
RTWc_limit = 9494525 
CCDLc_limit = 4085527 
rwq = 0 
CCDLc_limit_alone = 3425953 
WTRc_limit_alone = 11128582 
RTWc_limit_alone = 9119916 

Commands details: 
total_CMD = 88265455 
n_nop = 76008802 
Read = 4653486 
Write = 0 
L2_Alloc = 0 
L2_WB = 309536 
n_act = 4581987 
n_pre = 4581971 
n_ref = 0 
n_req = 4897859 
total_req = 4963022 

Dual Bus Interface Util: 
issued_total_row = 9163958 
issued_total_col = 4963022 
Row_Bus_Util =  0.103823 
CoL_Bus_Util = 0.056228 
Either_Row_CoL_Bus_Util = 0.138861 
Issued_on_Two_Bus_Simul_Util = 0.021190 
issued_two_Eff = 0.152597 
queue_avg = 14.440364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4404
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=76015804 n_act=4579330 n_pre=4579314 n_ref_event=0 n_req=4891467 n_rd=4647752 n_rd_L2_A=0 n_write=0 n_wr_bk=308352 bw_util=0.2246
n_activity=60216005 dram_eff=0.3292
bk0: 287788a 51838156i bk1: 286899a 51967586i bk2: 289179a 51662154i bk3: 288532a 51759814i bk4: 301367a 50494778i bk5: 301988a 50444364i bk6: 292780a 51351102i bk7: 293848a 51230142i bk8: 290194a 51810260i bk9: 293342a 51451449i bk10: 286567a 52092371i bk11: 289151a 51888694i bk12: 288221a 52154721i bk13: 285303a 52419544i bk14: 287401a 52199709i bk15: 285192a 52361841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063813
Row_Buffer_Locality_read = 0.065137
Row_Buffer_Locality_write = 0.038561
Bank_Level_Parallism = 9.876420
Bank_Level_Parallism_Col = 2.225662
Bank_Level_Parallism_Ready = 1.083498
write_to_read_ratio_blp_rw_average = 0.093655
GrpLevelPara = 1.959540 

BW Util details:
bwutil = 0.224600 
total_CMD = 88265455 
util_bw = 19824416 
Wasted_Col = 38657227 
Wasted_Row = 1215380 
Idle = 28568432 

BW Util Bottlenecks: 
RCDc_limit = 70063161 
RCDWRc_limit = 2013412 
WTRc_limit = 11378976 
RTWc_limit = 9488231 
CCDLc_limit = 4072964 
rwq = 0 
CCDLc_limit_alone = 3416118 
WTRc_limit_alone = 11095840 
RTWc_limit_alone = 9114521 

Commands details: 
total_CMD = 88265455 
n_nop = 76015804 
Read = 4647752 
Write = 0 
L2_Alloc = 0 
L2_WB = 308352 
n_act = 4579330 
n_pre = 4579314 
n_ref = 0 
n_req = 4891467 
total_req = 4956104 

Dual Bus Interface Util: 
issued_total_row = 9158644 
issued_total_col = 4956104 
Row_Bus_Util =  0.103762 
CoL_Bus_Util = 0.056150 
Either_Row_CoL_Bus_Util = 0.138782 
Issued_on_Two_Bus_Simul_Util = 0.021131 
issued_two_Eff = 0.152257 
queue_avg = 14.084552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0846
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=76001155 n_act=4592760 n_pre=4592744 n_ref_event=0 n_req=4910917 n_rd=4667007 n_rd_L2_A=0 n_write=0 n_wr_bk=308990 bw_util=0.2255
n_activity=60206460 dram_eff=0.3306
bk0: 286102a 51499316i bk1: 291572a 50878144i bk2: 291549a 50907099i bk3: 285203a 51501467i bk4: 309607a 49140742i bk5: 307493a 49353085i bk6: 297827a 50177263i bk7: 295554a 50482772i bk8: 294087a 50907285i bk9: 292440a 51074114i bk10: 286429a 51675861i bk11: 287895a 51511312i bk12: 284056a 52055416i bk13: 289509a 51508165i bk14: 284722a 51815141i bk15: 282962a 52118979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064786
Row_Buffer_Locality_read = 0.066149
Row_Buffer_Locality_write = 0.038699
Bank_Level_Parallism = 10.054875
Bank_Level_Parallism_Col = 2.230818
Bank_Level_Parallism_Ready = 1.083748
write_to_read_ratio_blp_rw_average = 0.093743
GrpLevelPara = 1.964183 

BW Util details:
bwutil = 0.225501 
total_CMD = 88265455 
util_bw = 19903988 
Wasted_Col = 38610656 
Wasted_Row = 1175805 
Idle = 28575006 

BW Util Bottlenecks: 
RCDc_limit = 70127938 
RCDWRc_limit = 2012518 
WTRc_limit = 11418831 
RTWc_limit = 9498380 
CCDLc_limit = 4099220 
rwq = 0 
CCDLc_limit_alone = 3440459 
WTRc_limit_alone = 11134757 
RTWc_limit_alone = 9123693 

Commands details: 
total_CMD = 88265455 
n_nop = 76001155 
Read = 4667007 
Write = 0 
L2_Alloc = 0 
L2_WB = 308990 
n_act = 4592760 
n_pre = 4592744 
n_ref = 0 
n_req = 4910917 
total_req = 4975997 

Dual Bus Interface Util: 
issued_total_row = 9185504 
issued_total_col = 4975997 
Row_Bus_Util =  0.104067 
CoL_Bus_Util = 0.056375 
Either_Row_CoL_Bus_Util = 0.138948 
Issued_on_Two_Bus_Simul_Util = 0.021494 
issued_two_Eff = 0.154693 
queue_avg = 14.999423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9994
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=76006870 n_act=4583575 n_pre=4583559 n_ref_event=0 n_req=4898739 n_rd=4654941 n_rd_L2_A=0 n_write=0 n_wr_bk=308812 bw_util=0.2249
n_activity=60246752 dram_eff=0.3296
bk0: 292243a 51258564i bk1: 295170a 51059860i bk2: 293135a 51054954i bk3: 288308a 51723692i bk4: 303159a 50258708i bk5: 304800a 50054126i bk6: 293426a 51216183i bk7: 294159a 51128115i bk8: 290528a 51632289i bk9: 293806a 51364902i bk10: 284731a 52357264i bk11: 284856a 52367848i bk12: 282352a 52649208i bk13: 288301a 51993304i bk14: 280977a 52788711i bk15: 284990a 52376574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064336
Row_Buffer_Locality_read = 0.065667
Row_Buffer_Locality_write = 0.038909
Bank_Level_Parallism = 9.903042
Bank_Level_Parallism_Col = 2.225879
Bank_Level_Parallism_Ready = 1.083496
write_to_read_ratio_blp_rw_average = 0.093343
GrpLevelPara = 1.960011 

BW Util details:
bwutil = 0.224947 
total_CMD = 88265455 
util_bw = 19855012 
Wasted_Col = 38656990 
Wasted_Row = 1212427 
Idle = 28541026 

BW Util Bottlenecks: 
RCDc_limit = 70095306 
RCDWRc_limit = 2010046 
WTRc_limit = 11380769 
RTWc_limit = 9450606 
CCDLc_limit = 4083125 
rwq = 0 
CCDLc_limit_alone = 3428576 
WTRc_limit_alone = 11097565 
RTWc_limit_alone = 9079261 

Commands details: 
total_CMD = 88265455 
n_nop = 76006870 
Read = 4654941 
Write = 0 
L2_Alloc = 0 
L2_WB = 308812 
n_act = 4583575 
n_pre = 4583559 
n_ref = 0 
n_req = 4898739 
total_req = 4963753 

Dual Bus Interface Util: 
issued_total_row = 9167134 
issued_total_col = 4963753 
Row_Bus_Util =  0.103859 
CoL_Bus_Util = 0.056237 
Either_Row_CoL_Bus_Util = 0.138883 
Issued_on_Two_Bus_Simul_Util = 0.021212 
issued_two_Eff = 0.152734 
queue_avg = 14.266052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2661
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=76015104 n_act=4581934 n_pre=4581918 n_ref_event=0 n_req=4899173 n_rd=4655091 n_rd_L2_A=0 n_write=0 n_wr_bk=309018 bw_util=0.225
n_activity=60219319 dram_eff=0.3297
bk0: 286808a 51776446i bk1: 287907a 51533036i bk2: 290264a 51226013i bk3: 290747a 51241783i bk4: 309483a 49346451i bk5: 307867a 49581401i bk6: 288120a 51640386i bk7: 289343a 51506014i bk8: 291706a 51349357i bk9: 290507a 51448484i bk10: 286172a 51986979i bk11: 281432a 52575980i bk12: 292497a 51478518i bk13: 290312a 51537513i bk14: 286881a 52074182i bk15: 285045a 52157986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064754
Row_Buffer_Locality_read = 0.066178
Row_Buffer_Locality_write = 0.037582
Bank_Level_Parallism = 9.956121
Bank_Level_Parallism_Col = 2.226046
Bank_Level_Parallism_Ready = 1.083198
write_to_read_ratio_blp_rw_average = 0.093411
GrpLevelPara = 1.960527 

BW Util details:
bwutil = 0.224963 
total_CMD = 88265455 
util_bw = 19856436 
Wasted_Col = 38615104 
Wasted_Row = 1219023 
Idle = 28574892 

BW Util Bottlenecks: 
RCDc_limit = 70019622 
RCDWRc_limit = 2014851 
WTRc_limit = 11398273 
RTWc_limit = 9443312 
CCDLc_limit = 4086424 
rwq = 0 
CCDLc_limit_alone = 3431245 
WTRc_limit_alone = 11114344 
RTWc_limit_alone = 9072062 

Commands details: 
total_CMD = 88265455 
n_nop = 76015104 
Read = 4655091 
Write = 0 
L2_Alloc = 0 
L2_WB = 309018 
n_act = 4581934 
n_pre = 4581918 
n_ref = 0 
n_req = 4899173 
total_req = 4964109 

Dual Bus Interface Util: 
issued_total_row = 9163852 
issued_total_col = 4964109 
Row_Bus_Util =  0.103822 
CoL_Bus_Util = 0.056241 
Either_Row_CoL_Bus_Util = 0.138790 
Issued_on_Two_Bus_Simul_Util = 0.021272 
issued_two_Eff = 0.153270 
queue_avg = 14.567593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=75998363 n_act=4591789 n_pre=4591773 n_ref_event=0 n_req=4911042 n_rd=4667554 n_rd_L2_A=0 n_write=0 n_wr_bk=308588 bw_util=0.2255
n_activity=60223167 dram_eff=0.3305
bk0: 289103a 51186533i bk1: 292231a 50886606i bk2: 292956a 50839826i bk3: 288198a 51354367i bk4: 307998a 49436911i bk5: 301730a 50108858i bk6: 294259a 50828279i bk7: 292407a 51030832i bk8: 288945a 51490846i bk9: 290490a 51383553i bk10: 285920a 51898916i bk11: 284649a 52068073i bk12: 292109a 51236354i bk13: 293193a 51109907i bk14: 285408a 51880420i bk15: 287958a 51546559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065007
Row_Buffer_Locality_read = 0.066429
Row_Buffer_Locality_write = 0.037743
Bank_Level_Parallism = 10.024845
Bank_Level_Parallism_Col = 2.228777
Bank_Level_Parallism_Ready = 1.083097
write_to_read_ratio_blp_rw_average = 0.093394
GrpLevelPara = 1.963231 

BW Util details:
bwutil = 0.225508 
total_CMD = 88265455 
util_bw = 19904568 
Wasted_Col = 38604604 
Wasted_Row = 1192223 
Idle = 28564060 

BW Util Bottlenecks: 
RCDc_limit = 70113869 
RCDWRc_limit = 2008927 
WTRc_limit = 11374081 
RTWc_limit = 9453743 
CCDLc_limit = 4101431 
rwq = 0 
CCDLc_limit_alone = 3446871 
WTRc_limit_alone = 11091054 
RTWc_limit_alone = 9082210 

Commands details: 
total_CMD = 88265455 
n_nop = 75998363 
Read = 4667554 
Write = 0 
L2_Alloc = 0 
L2_WB = 308588 
n_act = 4591789 
n_pre = 4591773 
n_ref = 0 
n_req = 4911042 
total_req = 4976142 

Dual Bus Interface Util: 
issued_total_row = 9183562 
issued_total_col = 4976142 
Row_Bus_Util =  0.104045 
CoL_Bus_Util = 0.056377 
Either_Row_CoL_Bus_Util = 0.138980 
Issued_on_Two_Bus_Simul_Util = 0.021442 
issued_two_Eff = 0.154284 
queue_avg = 14.655487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6555
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=76027472 n_act=4577287 n_pre=4577271 n_ref_event=0 n_req=4890097 n_rd=4646035 n_rd_L2_A=0 n_write=0 n_wr_bk=309054 bw_util=0.2246
n_activity=60205248 dram_eff=0.3292
bk0: 287438a 51754678i bk1: 286825a 51700298i bk2: 287309a 51708846i bk3: 290109a 51330518i bk4: 306449a 49860452i bk5: 302393a 50251573i bk6: 290914a 51420818i bk7: 291656a 51374174i bk8: 293051a 51228698i bk9: 293400a 51292734i bk10: 281676a 52535623i bk11: 284882a 52218722i bk12: 289283a 51960168i bk13: 290555a 51773868i bk14: 287973a 51898024i bk15: 282122a 52579586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063968
Row_Buffer_Locality_read = 0.065411
Row_Buffer_Locality_write = 0.036499
Bank_Level_Parallism = 9.918725
Bank_Level_Parallism_Col = 2.224920
Bank_Level_Parallism_Ready = 1.082957
write_to_read_ratio_blp_rw_average = 0.093778
GrpLevelPara = 1.959648 

BW Util details:
bwutil = 0.224554 
total_CMD = 88265455 
util_bw = 19820356 
Wasted_Col = 38623838 
Wasted_Row = 1226278 
Idle = 28594983 

BW Util Bottlenecks: 
RCDc_limit = 69993319 
RCDWRc_limit = 2020530 
WTRc_limit = 11380963 
RTWc_limit = 9468640 
CCDLc_limit = 4069472 
rwq = 0 
CCDLc_limit_alone = 3413629 
WTRc_limit_alone = 11097942 
RTWc_limit_alone = 9095818 

Commands details: 
total_CMD = 88265455 
n_nop = 76027472 
Read = 4646035 
Write = 0 
L2_Alloc = 0 
L2_WB = 309054 
n_act = 4577287 
n_pre = 4577271 
n_ref = 0 
n_req = 4890097 
total_req = 4955089 

Dual Bus Interface Util: 
issued_total_row = 9154558 
issued_total_col = 4955089 
Row_Bus_Util =  0.103716 
CoL_Bus_Util = 0.056138 
Either_Row_CoL_Bus_Util = 0.138650 
Issued_on_Two_Bus_Simul_Util = 0.021205 
issued_two_Eff = 0.152939 
queue_avg = 14.556479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5565
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=75986082 n_act=4589766 n_pre=4589750 n_ref_event=0 n_req=4908121 n_rd=4663850 n_rd_L2_A=0 n_write=0 n_wr_bk=308867 bw_util=0.2254
n_activity=60283634 dram_eff=0.33
bk0: 287213a 51827291i bk1: 287528a 51810898i bk2: 290360a 51398506i bk3: 290436a 51557021i bk4: 299686a 50503855i bk5: 301402a 50401520i bk6: 292678a 51165915i bk7: 294100a 51072175i bk8: 290549a 51603465i bk9: 287168a 52096538i bk10: 288489a 51913383i bk11: 293211a 51388684i bk12: 289371a 51897358i bk13: 291718a 51578718i bk14: 291692a 51564248i bk15: 288249a 51973407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064863
Row_Buffer_Locality_read = 0.066126
Row_Buffer_Locality_write = 0.040742
Bank_Level_Parallism = 9.921559
Bank_Level_Parallism_Col = 2.227852
Bank_Level_Parallism_Ready = 1.084334
write_to_read_ratio_blp_rw_average = 0.093055
GrpLevelPara = 1.960771 

BW Util details:
bwutil = 0.225353 
total_CMD = 88265455 
util_bw = 19890868 
Wasted_Col = 38683605 
Wasted_Row = 1193346 
Idle = 28497636 

BW Util Bottlenecks: 
RCDc_limit = 70174954 
RCDWRc_limit = 2003439 
WTRc_limit = 11423172 
RTWc_limit = 9471726 
CCDLc_limit = 4089695 
rwq = 0 
CCDLc_limit_alone = 3431927 
WTRc_limit_alone = 11138104 
RTWc_limit_alone = 9099026 

Commands details: 
total_CMD = 88265455 
n_nop = 75986082 
Read = 4663850 
Write = 0 
L2_Alloc = 0 
L2_WB = 308867 
n_act = 4589766 
n_pre = 4589750 
n_ref = 0 
n_req = 4908121 
total_req = 4972717 

Dual Bus Interface Util: 
issued_total_row = 9179516 
issued_total_col = 4972717 
Row_Bus_Util =  0.103999 
CoL_Bus_Util = 0.056338 
Either_Row_CoL_Bus_Util = 0.139119 
Issued_on_Two_Bus_Simul_Util = 0.021218 
issued_two_Eff = 0.152521 
queue_avg = 14.577608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5776
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88265455 n_nop=76057436 n_act=4559177 n_pre=4559161 n_ref_event=0 n_req=4862225 n_rd=4618359 n_rd_L2_A=0 n_write=0 n_wr_bk=309236 bw_util=0.2233
n_activity=60189536 dram_eff=0.3275
bk0: 288302a 52297614i bk1: 282273a 52835452i bk2: 288118a 52265942i bk3: 283537a 52700986i bk4: 299518a 51176318i bk5: 300246a 51009694i bk6: 287911a 52287084i bk7: 289303a 52191466i bk8: 287662a 52555143i bk9: 285617a 52685144i bk10: 285533a 52712339i bk11: 285616a 52651845i bk12: 289538a 52286392i bk13: 286172a 52702682i bk14: 289898a 52337069i bk15: 289115a 52309804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062327
Row_Buffer_Locality_read = 0.063696
Row_Buffer_Locality_write = 0.036397
Bank_Level_Parallism = 9.718234
Bank_Level_Parallism_Col = 2.213075
Bank_Level_Parallism_Ready = 1.083060
write_to_read_ratio_blp_rw_average = 0.091757
GrpLevelPara = 1.950330 

BW Util details:
bwutil = 0.223308 
total_CMD = 88265455 
util_bw = 19710380 
Wasted_Col = 38656157 
Wasted_Row = 1280425 
Idle = 28618493 

BW Util Bottlenecks: 
RCDc_limit = 69877238 
RCDWRc_limit = 2022726 
WTRc_limit = 11400918 
RTWc_limit = 9196942 
CCDLc_limit = 4031086 
rwq = 0 
CCDLc_limit_alone = 3387560 
WTRc_limit_alone = 11115613 
RTWc_limit_alone = 8838721 

Commands details: 
total_CMD = 88265455 
n_nop = 76057436 
Read = 4618359 
Write = 0 
L2_Alloc = 0 
L2_WB = 309236 
n_act = 4559177 
n_pre = 4559161 
n_ref = 0 
n_req = 4862225 
total_req = 4927595 

Dual Bus Interface Util: 
issued_total_row = 9118338 
issued_total_col = 4927595 
Row_Bus_Util =  0.103306 
CoL_Bus_Util = 0.055827 
Either_Row_CoL_Bus_Util = 0.138310 
Issued_on_Two_Bus_Simul_Util = 0.020823 
issued_two_Eff = 0.150550 
queue_avg = 13.307533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4567779, Miss = 2341247, Miss_rate = 0.513, Pending_hits = 18411, Reservation_fails = 3681
L2_cache_bank[1]: Access = 4532443, Miss = 2332958, Miss_rate = 0.515, Pending_hits = 17762, Reservation_fails = 5900
L2_cache_bank[2]: Access = 4582662, Miss = 2353280, Miss_rate = 0.514, Pending_hits = 18689, Reservation_fails = 7395
L2_cache_bank[3]: Access = 4552947, Miss = 2360169, Miss_rate = 0.518, Pending_hits = 19275, Reservation_fails = 7637
L2_cache_bank[4]: Access = 4565405, Miss = 2330501, Miss_rate = 0.510, Pending_hits = 18084, Reservation_fails = 6484
L2_cache_bank[5]: Access = 4552056, Miss = 2351776, Miss_rate = 0.517, Pending_hits = 18391, Reservation_fails = 8037
L2_cache_bank[6]: Access = 4555419, Miss = 2344413, Miss_rate = 0.515, Pending_hits = 18729, Reservation_fails = 3811
L2_cache_bank[7]: Access = 4606489, Miss = 2354681, Miss_rate = 0.511, Pending_hits = 18884, Reservation_fails = 3731
L2_cache_bank[8]: Access = 4574749, Miss = 2346301, Miss_rate = 0.513, Pending_hits = 19067, Reservation_fails = 8178
L2_cache_bank[9]: Access = 4621236, Miss = 2347057, Miss_rate = 0.508, Pending_hits = 18733, Reservation_fails = 7788
L2_cache_bank[10]: Access = 4572957, Miss = 2357175, Miss_rate = 0.515, Pending_hits = 19468, Reservation_fails = 8127
L2_cache_bank[11]: Access = 4552234, Miss = 2355424, Miss_rate = 0.517, Pending_hits = 19388, Reservation_fails = 5796
L2_cache_bank[12]: Access = 4554801, Miss = 2343347, Miss_rate = 0.514, Pending_hits = 18527, Reservation_fails = 11593
L2_cache_bank[13]: Access = 4599396, Miss = 2357186, Miss_rate = 0.512, Pending_hits = 18685, Reservation_fails = 5390
L2_cache_bank[14]: Access = 4600304, Miss = 2354739, Miss_rate = 0.512, Pending_hits = 19048, Reservation_fails = 6666
L2_cache_bank[15]: Access = 4614667, Miss = 2345968, Miss_rate = 0.508, Pending_hits = 19187, Reservation_fails = 8227
L2_cache_bank[16]: Access = 6621024, Miss = 2359504, Miss_rate = 0.356, Pending_hits = 18816, Reservation_fails = 6526
L2_cache_bank[17]: Access = 4588626, Miss = 2353659, Miss_rate = 0.513, Pending_hits = 18889, Reservation_fails = 7802
L2_cache_bank[18]: Access = 4585279, Miss = 2346903, Miss_rate = 0.512, Pending_hits = 19413, Reservation_fails = 10657
L2_cache_bank[19]: Access = 4512238, Miss = 2344750, Miss_rate = 0.520, Pending_hits = 19607, Reservation_fails = 5783
L2_cache_bank[20]: Access = 6936731, Miss = 2352846, Miss_rate = 0.339, Pending_hits = 19067, Reservation_fails = 4579
L2_cache_bank[21]: Access = 4594517, Miss = 2356620, Miss_rate = 0.513, Pending_hits = 18897, Reservation_fails = 7779
L2_cache_bank[22]: Access = 4518431, Miss = 2339288, Miss_rate = 0.518, Pending_hits = 18121, Reservation_fails = 10554
L2_cache_bank[23]: Access = 4522542, Miss = 2324687, Miss_rate = 0.514, Pending_hits = 18235, Reservation_fails = 5784
L2_total_cache_accesses = 114084932
L2_total_cache_misses = 56354479
L2_total_cache_miss_rate = 0.4940
L2_total_cache_pending_hits = 451373
L2_total_cache_reservation_fails = 167905
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54327506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 451373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39195832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 167905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16611350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 451373
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2951574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 410471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 110586061
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3498871
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 613
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1565
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 165724
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.068

icnt_total_pkts_mem_to_simt=114084932
icnt_total_pkts_simt_to_mem=114084932
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 114084932
Req_Network_cycles = 34418617
Req_Network_injected_packets_per_cycle =       3.3146 
Req_Network_conflicts_per_cycle =       1.4531
Req_Network_conflicts_per_cycle_util =       2.1271
Req_Bank_Level_Parallism =       4.8519
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9505
Req_Network_out_buffer_full_per_cycle =       0.0297
Req_Network_out_buffer_avg_util =       2.9027

Reply_Network_injected_packets_num = 114084932
Reply_Network_cycles = 34418617
Reply_Network_injected_packets_per_cycle =        3.3146
Reply_Network_conflicts_per_cycle =        1.6032
Reply_Network_conflicts_per_cycle_util =       2.3458
Reply_Bank_Level_Parallism =       4.8499
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1535
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1105
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 17 hrs, 11 min, 20 sec (148280 sec)
gpgpu_simulation_rate = 4929 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 5883620x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (477,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 9: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 169791
gpu_sim_insn = 8804843
gpu_ipc =      51.8569
gpu_tot_sim_cycle = 34588408
gpu_tot_sim_insn = 739677956
gpu_tot_ipc =      21.3851
gpu_tot_issued_cta = 17109
gpu_occupancy = 66.9056% 
gpu_tot_occupancy = 59.2987% 
max_total_param_size = 0
gpu_stall_dramfull = 9303813
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3024
partiton_level_parallism_total  =       3.3146
partiton_level_parallism_util =       4.1330
partiton_level_parallism_util_total  =       4.9368
L2_BW  =     144.2504 GB/Sec
L2_BW_total  =     144.7804 GB/Sec
gpu_total_sim_rate=4954

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5317621, Miss = 3623638, Miss_rate = 0.681, Pending_hits = 123542, Reservation_fails = 1779903
	L1D_cache_core[1]: Access = 5262435, Miss = 3598832, Miss_rate = 0.684, Pending_hits = 123311, Reservation_fails = 1782586
	L1D_cache_core[2]: Access = 5222106, Miss = 3555244, Miss_rate = 0.681, Pending_hits = 124115, Reservation_fails = 1823520
	L1D_cache_core[3]: Access = 4829000, Miss = 3198126, Miss_rate = 0.662, Pending_hits = 119092, Reservation_fails = 1688267
	L1D_cache_core[4]: Access = 5305319, Miss = 3626356, Miss_rate = 0.684, Pending_hits = 124911, Reservation_fails = 1818691
	L1D_cache_core[5]: Access = 5189008, Miss = 3500005, Miss_rate = 0.675, Pending_hits = 122407, Reservation_fails = 1787496
	L1D_cache_core[6]: Access = 5234633, Miss = 3590883, Miss_rate = 0.686, Pending_hits = 122579, Reservation_fails = 1843804
	L1D_cache_core[7]: Access = 5358054, Miss = 3667766, Miss_rate = 0.685, Pending_hits = 124716, Reservation_fails = 1888482
	L1D_cache_core[8]: Access = 5138837, Miss = 3442492, Miss_rate = 0.670, Pending_hits = 121276, Reservation_fails = 1667606
	L1D_cache_core[9]: Access = 5104377, Miss = 3457295, Miss_rate = 0.677, Pending_hits = 120620, Reservation_fails = 1746832
	L1D_cache_core[10]: Access = 5305345, Miss = 3615861, Miss_rate = 0.682, Pending_hits = 125264, Reservation_fails = 1802732
	L1D_cache_core[11]: Access = 5232900, Miss = 3571710, Miss_rate = 0.683, Pending_hits = 124484, Reservation_fails = 1728930
	L1D_cache_core[12]: Access = 5202299, Miss = 3519727, Miss_rate = 0.677, Pending_hits = 120592, Reservation_fails = 1718673
	L1D_cache_core[13]: Access = 5243525, Miss = 3567292, Miss_rate = 0.680, Pending_hits = 123759, Reservation_fails = 1786888
	L1D_cache_core[14]: Access = 5288455, Miss = 3621055, Miss_rate = 0.685, Pending_hits = 124696, Reservation_fails = 1937506
	L1D_cache_core[15]: Access = 5230156, Miss = 3574270, Miss_rate = 0.683, Pending_hits = 125239, Reservation_fails = 1750954
	L1D_cache_core[16]: Access = 5168719, Miss = 3524323, Miss_rate = 0.682, Pending_hits = 122377, Reservation_fails = 1794311
	L1D_cache_core[17]: Access = 5156649, Miss = 3500435, Miss_rate = 0.679, Pending_hits = 121099, Reservation_fails = 1711045
	L1D_cache_core[18]: Access = 4863609, Miss = 3247547, Miss_rate = 0.668, Pending_hits = 120784, Reservation_fails = 1687575
	L1D_cache_core[19]: Access = 5304283, Miss = 3594789, Miss_rate = 0.678, Pending_hits = 125258, Reservation_fails = 1804384
	L1D_cache_core[20]: Access = 5262380, Miss = 3625042, Miss_rate = 0.689, Pending_hits = 125156, Reservation_fails = 1813293
	L1D_cache_core[21]: Access = 5276480, Miss = 3617283, Miss_rate = 0.686, Pending_hits = 125401, Reservation_fails = 1773549
	L1D_cache_core[22]: Access = 5177059, Miss = 3487058, Miss_rate = 0.674, Pending_hits = 125892, Reservation_fails = 1813114
	L1D_cache_core[23]: Access = 4609148, Miss = 3054255, Miss_rate = 0.663, Pending_hits = 115441, Reservation_fails = 1653779
	L1D_cache_core[24]: Access = 5168731, Miss = 3484246, Miss_rate = 0.674, Pending_hits = 122350, Reservation_fails = 1894094
	L1D_cache_core[25]: Access = 5235211, Miss = 3558512, Miss_rate = 0.680, Pending_hits = 124490, Reservation_fails = 1741492
	L1D_cache_core[26]: Access = 5104462, Miss = 3471454, Miss_rate = 0.680, Pending_hits = 120633, Reservation_fails = 1740470
	L1D_cache_core[27]: Access = 5105998, Miss = 3472524, Miss_rate = 0.680, Pending_hits = 119859, Reservation_fails = 1761610
	L1D_cache_core[28]: Access = 5267150, Miss = 3589462, Miss_rate = 0.681, Pending_hits = 123805, Reservation_fails = 1781885
	L1D_cache_core[29]: Access = 5239346, Miss = 3565579, Miss_rate = 0.681, Pending_hits = 123851, Reservation_fails = 1833246
	L1D_total_cache_accesses = 155403295
	L1D_total_cache_misses = 105523061
	L1D_total_cache_miss_rate = 0.6790
	L1D_total_cache_pending_hits = 3686999
	L1D_total_cache_reservation_fails = 53356717
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45891388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3686999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 93933545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53328786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8377225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3687015
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 301847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2149573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1062718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 151889157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3514138

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1536451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16104100
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35688235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2632
ctas_completed 17109, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
148056, 175227, 169964, 163621, 154857, 165071, 183583, 160942, 168693, 172150, 167165, 168338, 150836, 156609, 158682, 173364, 173012, 158002, 163089, 166561, 185210, 171902, 170258, 160077, 177364, 160794, 177814, 158674, 175309, 169256, 161764, 171794, 
gpgpu_n_tot_thrd_icount = 5018001696
gpgpu_n_tot_w_icount = 156812553
gpgpu_n_stall_shd_mem = 61011677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111131518
gpgpu_n_mem_write_global = 3514138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 170330471
gpgpu_n_store_insn = 4396276
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35038208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 54471075
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6540602
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12147701	W0_Idle:116493470	W0_Scoreboard:-1651304040	W1:80658676	W2:22199428	W3:10174434	W4:6020173	W5:4164996	W6:3213444	W7:2598405	W8:2168548	W9:1846726	W10:1611200	W11:1423249	W12:1290797	W13:1183357	W14:1094427	W15:1006870	W16:929690	W17:864654	W18:812244	W19:783033	W20:772066	W21:794407	W22:810343	W23:814249	W24:783963	W25:721668	W26:629530	W27:553096	W28:492558	W29:456872	W30:431818	W31:365552	W32:5142080
single_issue_nums: WS0:39740532	WS1:39278906	WS2:38690528	WS3:39102587	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 818486032 {8:102310754,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 140565520 {40:3514138,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 352830560 {40:8820764,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4092430160 {40:102310754,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28113104 {8:3514138,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 352830560 {40:8820764,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 4676 
max_icnt2sh_latency = 294 
averagemflatency = 445 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 101 
avg_icnt2sh_latency = 3 
mrq_lat_table:20685426 	522032 	1106289 	2389908 	4590780 	6301979 	7742316 	8031505 	5869793 	1753346 	93190 	1373 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51072617 	41889673 	15801110 	4076614 	1288976 	516630 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6524866 	921133 	241010 	129902 	95644013 	4240347 	1544299 	1410672 	2232111 	1120799 	572405 	64099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	94138943 	14792643 	4357449 	1098916 	221882 	32410 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7798 	23977 	1075 	1465 	223 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        12        16        11        12         9        12        60        43        64        64        36        36        64        64 
dram[1]:        64        64        10        13        18        15        16         8        60        60        64        64        36        36        64        64 
dram[2]:        64        64        17        10        10        12        12         8        60        60        64        64        36        36        64        64 
dram[3]:        64        64         8         8        15        12         8        10        56        60        64        64        36        36        64        64 
dram[4]:        64        64         9        11         9        11        14        10        60        60        64        64        36        36        64        64 
dram[5]:        64        64        12        16        13        14         8        14        60        60        64        64        36        36        64        64 
dram[6]:        64        64        12         9        12        15        11        14        60        60        64        64        36        36        64        64 
dram[7]:        64        64         8        12        15        15         8         8        64        64        58        64        32        32        64        64 
dram[8]:        64        64        11         9         8        12         9        18        64        64        64        64        32        32        64        64 
dram[9]:        64        64        12        12        22        11         8         8        64        64        64        64        32        32        64        64 
dram[10]:        64        64        10        14         9         9        20        13        64        64        64        64        32        32        64        64 
dram[11]:        64        64        16        12        12        18        15         8        64        64        64        64        32        32        64        64 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.068936  1.066234  1.065662  1.065365  1.073070  1.074681  1.066352  1.066466  1.066385  1.065934  1.065582  1.064672  1.070311  1.068261  1.070700  1.068965 
dram[1]:  1.067992  1.067994  1.068026  1.067181  1.075291  1.079060  1.067153  1.068682  1.068595  1.069515  1.065919  1.069190  1.068386  1.071250  1.069783  1.069891 
dram[2]:  1.066496  1.066055  1.066494  1.067396  1.075459  1.075169  1.066489  1.067994  1.066209  1.067368  1.064617  1.068540  1.068714  1.070302  1.067082  1.068751 
dram[3]:  1.064535  1.064730  1.065757  1.064949  1.075447  1.076683  1.066350  1.068764  1.069004  1.068471  1.070011  1.070540  1.072102  1.070881  1.071038  1.070791 
dram[4]:  1.069205  1.067441  1.068237  1.066042  1.073287  1.072193  1.066567  1.067651  1.067632  1.067858  1.068260  1.068894  1.070065  1.068139  1.069210  1.067669 
dram[5]:  1.065949  1.069754  1.069028  1.066208  1.079660  1.079775  1.069204  1.067637  1.068674  1.069026  1.068836  1.068152  1.067375  1.071443  1.065451  1.068426 
dram[6]:  1.068661  1.072868  1.070610  1.067624  1.074476  1.073081  1.069663  1.068414  1.068195  1.069437  1.068012  1.066701  1.066868  1.069803  1.065982  1.066801 
dram[7]:  1.069006  1.068509  1.068762  1.069426  1.078358  1.079581  1.065351  1.064686  1.068032  1.066644  1.068568  1.066331  1.072072  1.071587  1.070336  1.066903 
dram[8]:  1.067594  1.070746  1.071032  1.068497  1.079463  1.074520  1.069468  1.068099  1.065169  1.067105  1.069205  1.067298  1.072101  1.073147  1.067734  1.067718 
dram[9]:  1.067600  1.067142  1.066575  1.068850  1.077142  1.074226  1.066609  1.067642  1.067374  1.067187  1.063181  1.067634  1.071257  1.072342  1.068094  1.067632 
dram[10]:  1.068260  1.066842  1.069741  1.068702  1.072513  1.072470  1.069183  1.067532  1.068602  1.067475  1.069732  1.070508  1.072320  1.072116  1.071769  1.069421 
dram[11]:  1.066939  1.063733  1.064698  1.064777  1.070968  1.071783  1.064641  1.064887  1.066576  1.064404  1.067586  1.067026  1.068005  1.066440  1.069308  1.069420 
average row locality = 59087997/55272131 = 1.069038
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    294150    287779    288500    286694    300669    305656    290211    292189    289428    288662    282569    282767    291912    290145    295302    290526 
dram[1]:    289053    291131    294357    289725    306640    311808    295256    294187    295531    294693    283020    288107    289048    290300    291919    291477 
dram[2]:    288188    288902    285996    287219    306940    305735    293103    292568    290541    291714    282183    290947    288454    293566    286684    292445 
dram[3]:    284561    285821    287521    287793    307392    308488    293778    295672    294628    295757    284658    290578    293931    291209    289632    291078 
dram[4]:    289516    288705    291024    290389    303209    303762    294515    295620    291853    295130    288245    290894    290022    287108    289230    286982 
dram[5]:    287753    293357    293432    287107    311401    309391    299627    297364    295838    294125    288128    289599    285829    291196    286589    284841 
dram[6]:    294086    297018    295018    290252    304985    306554    295212    295959    292162    295532    286389    286579    284172    290149    282751    286769 
dram[7]:    288594    289708    292071    292623    311288    309722    289924    291171    293383    292225    287839    283043    294268    292111    288661    286845 
dram[8]:    290899    293965    294758    290003    309855    303497    296104    294279    290586    292189    287530    286285    293865    294896    287181    289771 
dram[9]:    289287    288565    289144    291905    308274    304184    292795    293422    294887    295253    283357    286570    291070    292379    289822    283966 
dram[10]:    288992    289351    292198    292262    301544    303209    294496    295943    292276    288911    290139    295018    291073    293474    293539    290031 
dram[11]:    290092    284119    289971    285419    301343    302061    289716    291041    289407    287331    287269    287419    291304    287922    291698    290988 
total dram reads = 56150036
bank skew: 311808/282183 = 1.10
chip skew: 4696252/4647100 = 1.01
number of total write accesses:
dram[0]:     19510     19401     19521     19381     19577     19526     19309     19507     19403     19430     19237     19191     19168     19202     19268     19439 
dram[1]:     19409     19324     19720     19729     19395     19509     19536     19907     19601     19529     19154     19188     19199     19188     19248     19211 
dram[2]:     19268     19296     19534     19477     19380     19372     19727     19732     19285     19372     19263     19463     19463     19202     19217     19398 
dram[3]:     19198     19421     19510     19364     19524     19623     19787     19540     19545     19657     19415     19455     19125     19134     19245     19141 
dram[4]:     19532     19377     19400     19388     19516     19571     19388     19574     19299     19328     19312     19496     18976     19134     19030     19150 
dram[5]:     19370     19478     19183     19396     19591     19576     19474     19609     19476     19415     19364     19420     19218     18971     19324     19231 
dram[6]:     19448     19287     19767     19423     19504     19508     19460     19578     19366     19617     19305     19165     19245     19284     18963     18973 
dram[7]:     19406     19468     19539     19513     19683     19544     19292     19519     19533     19518     19200     19116     19218     19151     19191     19265 
dram[8]:     19490     19471     19403     19435     19357     19367     19609     19465     19375     19431     19270     18998     19140     19167     19305     19397 
dram[9]:     19615     19505     19423     19379     19557     19495     19539     19437     19506     19343     19276     19344     19107     19119     19228     19268 
dram[10]:     19409     19409     19318     19239     19478     19431     19760     19658     19456     19364     19359     19238     19166     19177     19334     19212 
dram[11]:     19323     19456     19299     19531     19483     19540     19577     19724     19228     19352     19519     19441     19216     19206     19184     19211 
total dram writes = 3721785
bank skew: 19907/18963 = 1.05
chip skew: 310847/309471 = 1.00
average mf latency per bank:
dram[0]:        778       820       795       853       801       846       753       800       790       825       774       816       773       820       781       799
dram[1]:        913       996       934      1001       939      1030       901       977       916       984       907       994       894       971       909       975
dram[2]:        752       753       814       799       789       786       742       746       766       759       754       751       750       757       753       750
dram[3]:        813       785       853       828       826       806       810       776       824       786       819       793       817       788       812       795
dram[4]:        852       783       897       845       870       797       860       787       885       794       866       783       866       779       837       777
dram[5]:        817       929       874       955       843       940       826       932       849       935       839       934       818       938       812       933
dram[6]:        875       800       922       826       891       814       880       782       906       808       898       785       887       806       873       781
dram[7]:        780       798       825       844       825       851       770       772       781       793       775       796       802       803       771       776
dram[8]:        815       775       868       819       870       813       806       753       838       791       815       777      2869       794       797       769
dram[9]:        802       865       858       890       828       870       783       868       806       877       795       873       820       872       792       845
dram[10]:        985       808      2757       839       991       835       960       808      1011       807      1019       818       985       814       989       794
dram[11]:        757       757       791       782       764       782       749       742       753       757       763       779       755       762       759       764
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6747      6356      7469      6298      7147      6352      7104      6380      7334      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6900      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       7401      6179      7221      6645      7980      6607      6946      6472      7239      7854      6742      7064      6909      6581      7090      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6183      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7770
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      7462      7105      7501      7082      7181      7690      7201      7052      6726      7023      7611      6921      7469      7074      7572
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7372      7845      7703      7241      7455      6809      7143      6302      7448      6222      7727      6374      7572      6962      8648
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7114      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76415772 n_act=4589530 n_pre=4589514 n_ref_event=0 n_req=4901685 n_rd=4657159 n_rd_L2_A=0 n_write=0 n_wr_bk=310070 bw_util=0.224
n_activity=60525784 dram_eff=0.3283
bk0: 294150a 51718881i bk1: 287779a 52400341i bk2: 288500a 52308586i bk3: 286694a 52525595i bk4: 300669a 51192235i bk5: 305656a 50604454i bk6: 290211a 52306370i bk7: 292189a 52082821i bk8: 289428a 52425638i bk9: 288662a 52577095i bk10: 282569a 53261911i bk11: 282767a 53190800i bk12: 291912a 52288039i bk13: 290145a 52384686i bk14: 295302a 51885818i bk15: 290526a 52336064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063684
Row_Buffer_Locality_read = 0.065080
Row_Buffer_Locality_write = 0.037080
Bank_Level_Parallism = 9.807005
Bank_Level_Parallism_Col = 2.219182
Bank_Level_Parallism_Ready = 1.083101
write_to_read_ratio_blp_rw_average = 0.092804
GrpLevelPara = 1.954681 

BW Util details:
bwutil = 0.223999 
total_CMD = 88700877 
util_bw = 19868916 
Wasted_Col = 38831154 
Wasted_Row = 1278396 
Idle = 28722411 

BW Util Bottlenecks: 
RCDc_limit = 70267108 
RCDWRc_limit = 2023993 
WTRc_limit = 11418437 
RTWc_limit = 9385161 
CCDLc_limit = 4072820 
rwq = 0 
CCDLc_limit_alone = 3420395 
WTRc_limit_alone = 11133539 
RTWc_limit_alone = 9017634 

Commands details: 
total_CMD = 88700877 
n_nop = 76415772 
Read = 4657159 
Write = 0 
L2_Alloc = 0 
L2_WB = 310070 
n_act = 4589530 
n_pre = 4589514 
n_ref = 0 
n_req = 4901685 
total_req = 4967229 

Dual Bus Interface Util: 
issued_total_row = 9179044 
issued_total_col = 4967229 
Row_Bus_Util =  0.103483 
CoL_Bus_Util = 0.056000 
Either_Row_CoL_Bus_Util = 0.138500 
Issued_on_Two_Bus_Simul_Util = 0.020983 
issued_two_Eff = 0.151498 
queue_avg = 13.829937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76349020 n_act=4619913 n_pre=4619897 n_ref_event=0 n_req=4941782 n_rd=4696252 n_rd_L2_A=0 n_write=0 n_wr_bk=310847 bw_util=0.2258
n_activity=60588444 dram_eff=0.3306
bk0: 289053a 51845416i bk1: 291131a 51526688i bk2: 294357a 51089462i bk3: 289725a 51601482i bk4: 306640a 50011230i bk5: 311808a 49437763i bk6: 295256a 51123594i bk7: 294187a 51267114i bk8: 295531a 51334120i bk9: 294693a 51415973i bk10: 283020a 52705447i bk11: 288107a 52181351i bk12: 289048a 52151421i bk13: 290300a 52025235i bk14: 291919a 51711083i bk15: 291477a 51719194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065132
Row_Buffer_Locality_read = 0.066513
Row_Buffer_Locality_write = 0.038728
Bank_Level_Parallism = 9.998212
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.083960
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.225797 
total_CMD = 88700877 
util_bw = 20028396 
Wasted_Col = 38856879 
Wasted_Row = 1186760 
Idle = 28628842 

BW Util Bottlenecks: 
RCDc_limit = 70557150 
RCDWRc_limit = 2019907 
WTRc_limit = 11484891 
RTWc_limit = 9562885 
CCDLc_limit = 4119972 
rwq = 0 
CCDLc_limit_alone = 3458572 
WTRc_limit_alone = 11200292 
RTWc_limit_alone = 9186084 

Commands details: 
total_CMD = 88700877 
n_nop = 76349020 
Read = 4696252 
Write = 0 
L2_Alloc = 0 
L2_WB = 310847 
n_act = 4619913 
n_pre = 4619897 
n_ref = 0 
n_req = 4941782 
total_req = 5007099 

Dual Bus Interface Util: 
issued_total_row = 9239810 
issued_total_col = 5007099 
Row_Bus_Util =  0.104168 
CoL_Bus_Util = 0.056449 
Either_Row_CoL_Bus_Util = 0.139253 
Issued_on_Two_Bus_Simul_Util = 0.021365 
issued_two_Eff = 0.153422 
queue_avg = 14.816270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76414792 n_act=4595913 n_pre=4595897 n_ref_event=0 n_req=4910129 n_rd=4665185 n_rd_L2_A=0 n_write=0 n_wr_bk=310449 bw_util=0.2244
n_activity=60524191 dram_eff=0.3288
bk0: 288188a 52275421i bk1: 288902a 52180325i bk2: 285996a 52478037i bk3: 287219a 52376364i bk4: 306940a 50355842i bk5: 305735a 50520846i bk6: 293103a 51714956i bk7: 292568a 51814671i bk8: 290541a 52179934i bk9: 291714a 52054533i bk10: 282183a 53081405i bk11: 290947a 52123548i bk12: 288454a 52500974i bk13: 293566a 51979769i bk14: 286684a 52658807i bk15: 292445a 52004772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063993
Row_Buffer_Locality_read = 0.065394
Row_Buffer_Locality_write = 0.037311
Bank_Level_Parallism = 9.860682
Bank_Level_Parallism_Col = 2.221247
Bank_Level_Parallism_Ready = 1.083181
write_to_read_ratio_blp_rw_average = 0.092783
GrpLevelPara = 1.956085 

BW Util details:
bwutil = 0.224378 
total_CMD = 88700877 
util_bw = 19902536 
Wasted_Col = 38817926 
Wasted_Row = 1257045 
Idle = 28723370 

BW Util Bottlenecks: 
RCDc_limit = 70299352 
RCDWRc_limit = 2027510 
WTRc_limit = 11449222 
RTWc_limit = 9382316 
CCDLc_limit = 4098465 
rwq = 0 
CCDLc_limit_alone = 3444232 
WTRc_limit_alone = 11163303 
RTWc_limit_alone = 9014002 

Commands details: 
total_CMD = 88700877 
n_nop = 76414792 
Read = 4665185 
Write = 0 
L2_Alloc = 0 
L2_WB = 310449 
n_act = 4595913 
n_pre = 4595897 
n_ref = 0 
n_req = 4910129 
total_req = 4975634 

Dual Bus Interface Util: 
issued_total_row = 9191810 
issued_total_col = 4975634 
Row_Bus_Util =  0.103627 
CoL_Bus_Util = 0.056095 
Either_Row_CoL_Bus_Util = 0.138511 
Issued_on_Two_Bus_Simul_Util = 0.021210 
issued_two_Eff = 0.153129 
queue_avg = 13.960689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9607
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76374421 n_act=4607794 n_pre=4607778 n_ref_event=0 n_req=4927694 n_rd=4682497 n_rd_L2_A=0 n_write=0 n_wr_bk=310684 bw_util=0.2252
n_activity=60560596 dram_eff=0.3298
bk0: 284561a 52505058i bk1: 285821a 52313902i bk2: 287521a 52099865i bk3: 287793a 52103797i bk4: 307392a 50153867i bk5: 308488a 49933340i bk6: 293778a 51444925i bk7: 295672a 51342862i bk8: 294628a 51483501i bk9: 295757a 51420325i bk10: 284658a 52653660i bk11: 290578a 51960560i bk12: 293931a 51742450i bk13: 291209a 52010361i bk14: 289632a 52197847i bk15: 291078a 51944220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064919
Row_Buffer_Locality_read = 0.066313
Row_Buffer_Locality_write = 0.038296
Bank_Level_Parallism = 9.934868
Bank_Level_Parallism_Col = 2.228170
Bank_Level_Parallism_Ready = 1.083993
write_to_read_ratio_blp_rw_average = 0.093807
GrpLevelPara = 1.961564 

BW Util details:
bwutil = 0.225169 
total_CMD = 88700877 
util_bw = 19972724 
Wasted_Col = 38836922 
Wasted_Row = 1223774 
Idle = 28667457 

BW Util Bottlenecks: 
RCDc_limit = 70426427 
RCDWRc_limit = 2023196 
WTRc_limit = 11455584 
RTWc_limit = 9548993 
CCDLc_limit = 4112825 
rwq = 0 
CCDLc_limit_alone = 3449534 
WTRc_limit_alone = 11169548 
RTWc_limit_alone = 9171738 

Commands details: 
total_CMD = 88700877 
n_nop = 76374421 
Read = 4682497 
Write = 0 
L2_Alloc = 0 
L2_WB = 310684 
n_act = 4607794 
n_pre = 4607778 
n_ref = 0 
n_req = 4927694 
total_req = 4993181 

Dual Bus Interface Util: 
issued_total_row = 9215572 
issued_total_col = 4993181 
Row_Bus_Util =  0.103895 
CoL_Bus_Util = 0.056292 
Either_Row_CoL_Bus_Util = 0.138967 
Issued_on_Two_Bus_Simul_Util = 0.021221 
issued_two_Eff = 0.152704 
queue_avg = 14.494211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4942
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76382392 n_act=4604573 n_pre=4604557 n_ref_event=0 n_req=4920736 n_rd=4676204 n_rd_L2_A=0 n_write=0 n_wr_bk=309471 bw_util=0.2248
n_activity=60567526 dram_eff=0.3293
bk0: 289516a 52056747i bk1: 288705a 52180274i bk2: 291024a 51869904i bk3: 290389a 51963851i bk4: 303209a 50701288i bk5: 303762a 50654048i bk6: 294515a 51571515i bk7: 295620a 51448313i bk8: 291853a 52039753i bk9: 295130a 51663114i bk10: 288245a 52320343i bk11: 290894a 52105952i bk12: 290022a 52365519i bk13: 287108a 52637667i bk14: 289230a 52413323i bk15: 286982a 52583264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064251
Row_Buffer_Locality_read = 0.065588
Row_Buffer_Locality_write = 0.038690
Bank_Level_Parallism = 9.879233
Bank_Level_Parallism_Col = 2.225886
Bank_Level_Parallism_Ready = 1.083537
write_to_read_ratio_blp_rw_average = 0.093608
GrpLevelPara = 1.959649 

BW Util details:
bwutil = 0.224831 
total_CMD = 88700877 
util_bw = 19942700 
Wasted_Col = 38868200 
Wasted_Row = 1228667 
Idle = 28661310 

BW Util Bottlenecks: 
RCDc_limit = 70445732 
RCDWRc_limit = 2019315 
WTRc_limit = 11419245 
RTWc_limit = 9541221 
CCDLc_limit = 4099780 
rwq = 0 
CCDLc_limit_alone = 3439319 
WTRc_limit_alone = 11135110 
RTWc_limit_alone = 9164895 

Commands details: 
total_CMD = 88700877 
n_nop = 76382392 
Read = 4676204 
Write = 0 
L2_Alloc = 0 
L2_WB = 309471 
n_act = 4604573 
n_pre = 4604557 
n_ref = 0 
n_req = 4920736 
total_req = 4985675 

Dual Bus Interface Util: 
issued_total_row = 9209130 
issued_total_col = 4985675 
Row_Bus_Util =  0.103822 
CoL_Bus_Util = 0.056208 
Either_Row_CoL_Bus_Util = 0.138877 
Issued_on_Two_Bus_Simul_Util = 0.021153 
issued_two_Eff = 0.152317 
queue_avg = 14.142153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76367479 n_act=4618255 n_pre=4618239 n_ref_event=0 n_req=4940308 n_rd=4695577 n_rd_L2_A=0 n_write=0 n_wr_bk=310096 bw_util=0.2257
n_activity=60557858 dram_eff=0.3306
bk0: 287753a 51726857i bk1: 293357a 51091484i bk2: 293432a 51109477i bk3: 287107a 51704806i bk4: 311401a 49348768i bk5: 309391a 49553548i bk6: 299627a 50388334i bk7: 297364a 50692507i bk8: 295838a 51125596i bk9: 294125a 51297489i bk10: 288128a 51903247i bk11: 289599a 51729943i bk12: 285829a 52276358i bk13: 291196a 51738382i bk14: 286589a 52032095i bk15: 284841a 52329755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065189
Row_Buffer_Locality_read = 0.066563
Row_Buffer_Locality_write = 0.038826
Bank_Level_Parallism = 10.056762
Bank_Level_Parallism_Col = 2.231372
Bank_Level_Parallism_Ready = 1.083785
write_to_read_ratio_blp_rw_average = 0.093762
GrpLevelPara = 1.964431 

BW Util details:
bwutil = 0.225733 
total_CMD = 88700877 
util_bw = 20022692 
Wasted_Col = 38821813 
Wasted_Row = 1188555 
Idle = 28667817 

BW Util Bottlenecks: 
RCDc_limit = 70514103 
RCDWRc_limit = 2018615 
WTRc_limit = 11458711 
RTWc_limit = 9561156 
CCDLc_limit = 4126832 
rwq = 0 
CCDLc_limit_alone = 3463947 
WTRc_limit_alone = 11173629 
RTWc_limit_alone = 9183353 

Commands details: 
total_CMD = 88700877 
n_nop = 76367479 
Read = 4695577 
Write = 0 
L2_Alloc = 0 
L2_WB = 310096 
n_act = 4618255 
n_pre = 4618239 
n_ref = 0 
n_req = 4940308 
total_req = 5005673 

Dual Bus Interface Util: 
issued_total_row = 9236494 
issued_total_col = 5005673 
Row_Bus_Util =  0.104131 
CoL_Bus_Util = 0.056433 
Either_Row_CoL_Bus_Util = 0.139045 
Issued_on_Two_Bus_Simul_Util = 0.021519 
issued_two_Eff = 0.154764 
queue_avg = 15.053567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0536
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76373015 n_act=4609063 n_pre=4609047 n_ref_event=0 n_req=4928202 n_rd=4683587 n_rd_L2_A=0 n_write=0 n_wr_bk=309893 bw_util=0.2252
n_activity=60599146 dram_eff=0.3296
bk0: 294086a 51465028i bk1: 297018a 51275402i bk2: 295018a 51258978i bk3: 290252a 51919138i bk4: 304985a 50466856i bk5: 306554a 50272811i bk6: 295212a 51424662i bk7: 295959a 51340725i bk8: 292162a 51861561i bk9: 295532a 51589990i bk10: 286389a 52582520i bk11: 286579a 52592476i bk12: 284172a 52862553i bk13: 290149a 52205470i bk14: 282751a 53007353i bk15: 286769a 52601107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064758
Row_Buffer_Locality_read = 0.066101
Row_Buffer_Locality_write = 0.039033
Bank_Level_Parallism = 9.905684
Bank_Level_Parallism_Col = 2.226307
Bank_Level_Parallism_Ready = 1.083521
write_to_read_ratio_blp_rw_average = 0.093358
GrpLevelPara = 1.960286 

BW Util details:
bwutil = 0.225183 
total_CMD = 88700877 
util_bw = 19973920 
Wasted_Col = 38868308 
Wasted_Row = 1225551 
Idle = 28633098 

BW Util Bottlenecks: 
RCDc_limit = 70481172 
RCDWRc_limit = 2016041 
WTRc_limit = 11420943 
RTWc_limit = 9509748 
CCDLc_limit = 4110612 
rwq = 0 
CCDLc_limit_alone = 3452292 
WTRc_limit_alone = 11136752 
RTWc_limit_alone = 9135619 

Commands details: 
total_CMD = 88700877 
n_nop = 76373015 
Read = 4683587 
Write = 0 
L2_Alloc = 0 
L2_WB = 309893 
n_act = 4609063 
n_pre = 4609047 
n_ref = 0 
n_req = 4928202 
total_req = 4993480 

Dual Bus Interface Util: 
issued_total_row = 9218110 
issued_total_col = 4993480 
Row_Bus_Util =  0.103924 
CoL_Bus_Util = 0.056296 
Either_Row_CoL_Bus_Util = 0.138982 
Issued_on_Two_Bus_Simul_Util = 0.021237 
issued_two_Eff = 0.152802 
queue_avg = 14.318307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3183
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76381151 n_act=4607264 n_pre=4607248 n_ref_event=0 n_req=4928402 n_rd=4683476 n_rd_L2_A=0 n_write=0 n_wr_bk=310156 bw_util=0.2252
n_activity=60572288 dram_eff=0.3298
bk0: 288594a 51996773i bk1: 289708a 51752684i bk2: 292071a 51441992i bk3: 292623a 51447846i bk4: 311288a 49561623i bk5: 309722a 49788871i bk6: 289924a 51854810i bk7: 291171a 51714986i bk8: 293383a 51578622i bk9: 292225a 51674854i bk10: 287839a 52217845i bk11: 283043a 52809281i bk12: 294268a 51707329i bk13: 292111a 51756706i bk14: 288661a 52302840i bk15: 286845a 52384727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065161
Row_Buffer_Locality_read = 0.066598
Row_Buffer_Locality_write = 0.037681
Bank_Level_Parallism = 9.956862
Bank_Level_Parallism_Col = 2.226529
Bank_Level_Parallism_Ready = 1.083258
write_to_read_ratio_blp_rw_average = 0.093440
GrpLevelPara = 1.960745 

BW Util details:
bwutil = 0.225190 
total_CMD = 88700877 
util_bw = 19974528 
Wasted_Col = 38826785 
Wasted_Row = 1233255 
Idle = 28666309 

BW Util Bottlenecks: 
RCDc_limit = 70404317 
RCDWRc_limit = 2021060 
WTRc_limit = 11437740 
RTWc_limit = 9504776 
CCDLc_limit = 4113492 
rwq = 0 
CCDLc_limit_alone = 3454089 
WTRc_limit_alone = 11152658 
RTWc_limit_alone = 9130455 

Commands details: 
total_CMD = 88700877 
n_nop = 76381151 
Read = 4683476 
Write = 0 
L2_Alloc = 0 
L2_WB = 310156 
n_act = 4607264 
n_pre = 4607248 
n_ref = 0 
n_req = 4928402 
total_req = 4993632 

Dual Bus Interface Util: 
issued_total_row = 9214512 
issued_total_col = 4993632 
Row_Bus_Util =  0.103883 
CoL_Bus_Util = 0.056297 
Either_Row_CoL_Bus_Util = 0.138891 
Issued_on_Two_Bus_Simul_Util = 0.021290 
issued_two_Eff = 0.153284 
queue_avg = 14.609215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76365009 n_act=4616881 n_pre=4616865 n_ref_event=0 n_req=4939953 n_rd=4695663 n_rd_L2_A=0 n_write=0 n_wr_bk=309680 bw_util=0.2257
n_activity=60574462 dram_eff=0.3305
bk0: 290899a 51407551i bk1: 293965a 51120520i bk2: 294758a 51057286i bk3: 290003a 51575194i bk4: 309855a 49650042i bk5: 303497a 50337606i bk6: 296104a 51045797i bk7: 294279a 51241557i bk8: 290586a 51732071i bk9: 292189a 51618468i bk10: 287530a 52143387i bk11: 286285a 52308771i bk12: 293865a 51465965i bk13: 294896a 51341753i bk14: 287181a 52106997i bk15: 289771a 51773881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065400
Row_Buffer_Locality_read = 0.066834
Row_Buffer_Locality_write = 0.037828
Bank_Level_Parallism = 10.023618
Bank_Level_Parallism_Col = 2.228842
Bank_Level_Parallism_Ready = 1.083134
write_to_read_ratio_blp_rw_average = 0.093347
GrpLevelPara = 1.963203 

BW Util details:
bwutil = 0.225718 
total_CMD = 88700877 
util_bw = 20021372 
Wasted_Col = 38815912 
Wasted_Row = 1206574 
Idle = 28657019 

BW Util Bottlenecks: 
RCDc_limit = 70496444 
RCDWRc_limit = 2014985 
WTRc_limit = 11413402 
RTWc_limit = 9504782 
CCDLc_limit = 4127701 
rwq = 0 
CCDLc_limit_alone = 3469616 
WTRc_limit_alone = 11129234 
RTWc_limit_alone = 9130865 

Commands details: 
total_CMD = 88700877 
n_nop = 76365009 
Read = 4695663 
Write = 0 
L2_Alloc = 0 
L2_WB = 309680 
n_act = 4616881 
n_pre = 4616865 
n_ref = 0 
n_req = 4939953 
total_req = 5005343 

Dual Bus Interface Util: 
issued_total_row = 9233746 
issued_total_col = 5005343 
Row_Bus_Util =  0.104100 
CoL_Bus_Util = 0.056429 
Either_Row_CoL_Bus_Util = 0.139073 
Issued_on_Two_Bus_Simul_Util = 0.021457 
issued_two_Eff = 0.154284 
queue_avg = 14.694763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6948
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76393085 n_act=4602960 n_pre=4602944 n_ref_event=0 n_req=4919757 n_rd=4674880 n_rd_L2_A=0 n_write=0 n_wr_bk=310141 bw_util=0.2248
n_activity=60558920 dram_eff=0.3293
bk0: 289287a 51956822i bk1: 288565a 51913244i bk2: 289144a 51913643i bk3: 291905a 51540407i bk4: 308274a 50057155i bk5: 304184a 50459600i bk6: 292795a 51622842i bk7: 293422a 51583504i bk8: 294887a 51434827i bk9: 295253a 51499518i bk10: 283357a 52760202i bk11: 286570a 52441484i bk12: 291070a 52180197i bk13: 292379a 51982235i bk14: 289822a 52110041i bk15: 283966a 52794305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064393
Row_Buffer_Locality_read = 0.065846
Row_Buffer_Locality_write = 0.036651
Bank_Level_Parallism = 9.922405
Bank_Level_Parallism_Col = 2.225203
Bank_Level_Parallism_Ready = 1.082985
write_to_read_ratio_blp_rw_average = 0.093741
GrpLevelPara = 1.959804 

BW Util details:
bwutil = 0.224801 
total_CMD = 88700877 
util_bw = 19940084 
Wasted_Col = 38835810 
Wasted_Row = 1239291 
Idle = 28685692 

BW Util Bottlenecks: 
RCDc_limit = 70381815 
RCDWRc_limit = 2026498 
WTRc_limit = 11420158 
RTWc_limit = 9521723 
CCDLc_limit = 4096583 
rwq = 0 
CCDLc_limit_alone = 3437153 
WTRc_limit_alone = 11136089 
RTWc_limit_alone = 9146362 

Commands details: 
total_CMD = 88700877 
n_nop = 76393085 
Read = 4674880 
Write = 0 
L2_Alloc = 0 
L2_WB = 310141 
n_act = 4602960 
n_pre = 4602944 
n_ref = 0 
n_req = 4919757 
total_req = 4985021 

Dual Bus Interface Util: 
issued_total_row = 9205904 
issued_total_col = 4985021 
Row_Bus_Util =  0.103786 
CoL_Bus_Util = 0.056200 
Either_Row_CoL_Bus_Util = 0.138756 
Issued_on_Two_Bus_Simul_Util = 0.021230 
issued_two_Eff = 0.153003 
queue_avg = 14.607023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.607
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76351868 n_act=4615280 n_pre=4615264 n_ref_event=0 n_req=4937587 n_rd=4692456 n_rd_L2_A=0 n_write=0 n_wr_bk=310008 bw_util=0.2256
n_activity=60635502 dram_eff=0.33
bk0: 288992a 52049095i bk1: 289351a 52025638i bk2: 292198a 51604490i bk3: 292262a 51762364i bk4: 301544a 50718085i bk5: 303209a 50615864i bk6: 294496a 51383367i bk7: 295943a 51280712i bk8: 292276a 51828610i bk9: 288911a 52322256i bk10: 290139a 52148690i bk11: 295018a 51606857i bk12: 291073a 52126710i bk13: 293474a 51805811i bk14: 293539a 51783708i bk15: 290031a 52201156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065276
Row_Buffer_Locality_read = 0.066554
Row_Buffer_Locality_write = 0.040815
Bank_Level_Parallism = 9.922839
Bank_Level_Parallism_Col = 2.228187
Bank_Level_Parallism_Ready = 1.084341
write_to_read_ratio_blp_rw_average = 0.093045
GrpLevelPara = 1.960956 

BW Util details:
bwutil = 0.225588 
total_CMD = 88700877 
util_bw = 20009856 
Wasted_Col = 38895661 
Wasted_Row = 1206241 
Idle = 28589119 

BW Util Bottlenecks: 
RCDc_limit = 70560911 
RCDWRc_limit = 2009874 
WTRc_limit = 11465272 
RTWc_limit = 9528399 
CCDLc_limit = 4116477 
rwq = 0 
CCDLc_limit_alone = 3454935 
WTRc_limit_alone = 11179165 
RTWc_limit_alone = 9152964 

Commands details: 
total_CMD = 88700877 
n_nop = 76351868 
Read = 4692456 
Write = 0 
L2_Alloc = 0 
L2_WB = 310008 
n_act = 4615280 
n_pre = 4615264 
n_ref = 0 
n_req = 4937587 
total_req = 5002464 

Dual Bus Interface Util: 
issued_total_row = 9230544 
issued_total_col = 5002464 
Row_Bus_Util =  0.104064 
CoL_Bus_Util = 0.056397 
Either_Row_CoL_Bus_Util = 0.139221 
Issued_on_Two_Bus_Simul_Util = 0.021240 
issued_two_Eff = 0.152563 
queue_avg = 14.616022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.616
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88700877 n_nop=76423289 n_act=4584708 n_pre=4584692 n_ref_event=0 n_req=4891762 n_rd=4647100 n_rd_L2_A=0 n_write=0 n_wr_bk=310290 bw_util=0.2236
n_activity=60540252 dram_eff=0.3275
bk0: 290092a 52509239i bk1: 284119a 53041964i bk2: 289971a 52468571i bk3: 285419a 52906557i bk4: 301343a 51385455i bk5: 302061a 51221722i bk6: 289716a 52501979i bk7: 291041a 52408313i bk8: 289407a 52764417i bk9: 287331a 52907289i bk10: 287269a 52933543i bk11: 287419a 52863610i bk12: 291304a 52508454i bk13: 287922a 52920190i bk14: 291698a 52555516i bk15: 290988a 52517350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062770
Row_Buffer_Locality_read = 0.064153
Row_Buffer_Locality_write = 0.036491
Bank_Level_Parallism = 9.722600
Bank_Level_Parallism_Col = 2.213640
Bank_Level_Parallism_Ready = 1.083050
write_to_read_ratio_blp_rw_average = 0.091823
GrpLevelPara = 1.950662 

BW Util details:
bwutil = 0.223555 
total_CMD = 88700877 
util_bw = 19829560 
Wasted_Col = 38867808 
Wasted_Row = 1292147 
Idle = 28711362 

BW Util Bottlenecks: 
RCDc_limit = 70264246 
RCDWRc_limit = 2028633 
WTRc_limit = 11439055 
RTWc_limit = 9260455 
CCDLc_limit = 4058746 
rwq = 0 
CCDLc_limit_alone = 3411151 
WTRc_limit_alone = 11152772 
RTWc_limit_alone = 8899143 

Commands details: 
total_CMD = 88700877 
n_nop = 76423289 
Read = 4647100 
Write = 0 
L2_Alloc = 0 
L2_WB = 310290 
n_act = 4584708 
n_pre = 4584692 
n_ref = 0 
n_req = 4891762 
total_req = 4957390 

Dual Bus Interface Util: 
issued_total_row = 9169400 
issued_total_col = 4957390 
Row_Bus_Util =  0.103374 
CoL_Bus_Util = 0.055889 
Either_Row_CoL_Bus_Util = 0.138416 
Issued_on_Two_Bus_Simul_Util = 0.020848 
issued_two_Eff = 0.150616 
queue_avg = 13.371446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4590361, Miss = 2355637, Miss_rate = 0.513, Pending_hits = 19212, Reservation_fails = 4858
L2_cache_bank[1]: Access = 4554700, Miss = 2347314, Miss_rate = 0.515, Pending_hits = 18585, Reservation_fails = 7294
L2_cache_bank[2]: Access = 4605138, Miss = 2367720, Miss_rate = 0.514, Pending_hits = 19525, Reservation_fails = 8566
L2_cache_bank[3]: Access = 4575138, Miss = 2374324, Miss_rate = 0.519, Pending_hits = 20055, Reservation_fails = 9343
L2_cache_bank[4]: Access = 4588079, Miss = 2344985, Miss_rate = 0.511, Pending_hits = 19012, Reservation_fails = 9851
L2_cache_bank[5]: Access = 4574019, Miss = 2365992, Miss_rate = 0.517, Pending_hits = 19228, Reservation_fails = 9844
L2_cache_bank[6]: Access = 4577965, Miss = 2358997, Miss_rate = 0.515, Pending_hits = 19494, Reservation_fails = 4512
L2_cache_bank[7]: Access = 4629560, Miss = 2369292, Miss_rate = 0.512, Pending_hits = 19723, Reservation_fails = 4667
L2_cache_bank[8]: Access = 4597410, Miss = 2360510, Miss_rate = 0.513, Pending_hits = 19922, Reservation_fails = 8666
L2_cache_bank[9]: Access = 4644138, Miss = 2361484, Miss_rate = 0.508, Pending_hits = 19664, Reservation_fails = 8524
L2_cache_bank[10]: Access = 4595807, Miss = 2371485, Miss_rate = 0.516, Pending_hits = 20340, Reservation_fails = 8127
L2_cache_bank[11]: Access = 4575274, Miss = 2369868, Miss_rate = 0.518, Pending_hits = 20284, Reservation_fails = 6282
L2_cache_bank[12]: Access = 4577517, Miss = 2357663, Miss_rate = 0.515, Pending_hits = 19329, Reservation_fails = 14532
L2_cache_bank[13]: Access = 4622106, Miss = 2371700, Miss_rate = 0.513, Pending_hits = 19463, Reservation_fails = 5975
L2_cache_bank[14]: Access = 4622739, Miss = 2368932, Miss_rate = 0.512, Pending_hits = 19864, Reservation_fails = 8510
L2_cache_bank[15]: Access = 4637157, Miss = 2360352, Miss_rate = 0.509, Pending_hits = 19987, Reservation_fails = 12112
L2_cache_bank[16]: Access = 6661166, Miss = 2373680, Miss_rate = 0.356, Pending_hits = 19592, Reservation_fails = 7670
L2_cache_bank[17]: Access = 4610617, Miss = 2367784, Miss_rate = 0.514, Pending_hits = 19637, Reservation_fails = 7802
L2_cache_bank[18]: Access = 4608442, Miss = 2361542, Miss_rate = 0.512, Pending_hits = 20254, Reservation_fails = 11267
L2_cache_bank[19]: Access = 4535291, Miss = 2359148, Miss_rate = 0.520, Pending_hits = 20381, Reservation_fails = 6179
L2_cache_bank[20]: Access = 6959573, Miss = 2367160, Miss_rate = 0.340, Pending_hits = 19822, Reservation_fails = 4843
L2_cache_bank[21]: Access = 4617235, Miss = 2371099, Miss_rate = 0.514, Pending_hits = 19678, Reservation_fails = 9582
L2_cache_bank[22]: Access = 4540665, Miss = 2353700, Miss_rate = 0.518, Pending_hits = 18946, Reservation_fails = 14056
L2_cache_bank[23]: Access = 4545559, Miss = 2339200, Miss_rate = 0.515, Pending_hits = 19102, Reservation_fails = 6649
L2_total_cache_accesses = 114645656
L2_total_cache_misses = 56699568
L2_total_cache_miss_rate = 0.4946
L2_total_cache_pending_hits = 471099
L2_total_cache_reservation_fails = 199711
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54510383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 471099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39431720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 199711
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16718316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 471099
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2964606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 412147
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111131518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3514138
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 613
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9247
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189848
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.068

icnt_total_pkts_mem_to_simt=114645656
icnt_total_pkts_simt_to_mem=114645656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 114645656
Req_Network_cycles = 34588408
Req_Network_injected_packets_per_cycle =       3.3146 
Req_Network_conflicts_per_cycle =       1.4479
Req_Network_conflicts_per_cycle_util =       2.1176
Req_Bank_Level_Parallism =       4.8477
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9368
Req_Network_out_buffer_full_per_cycle =       0.0295
Req_Network_out_buffer_avg_util =       2.9150

Reply_Network_injected_packets_num = 114645656
Reply_Network_cycles = 34588408
Reply_Network_injected_packets_per_cycle =        3.3146
Reply_Network_conflicts_per_cycle =        1.5995
Reply_Network_conflicts_per_cycle_util =       2.3384
Reply_Bank_Level_Parallism =       4.8456
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1530
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1105
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 17 hrs, 28 min, 13 sec (149293 sec)
gpgpu_simulation_rate = 4954 (inst/sec)
gpgpu_simulation_rate = 231 (cycle/sec)
gpgpu_silicon_slowdown = 5909090x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (70,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 10: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 73258
gpu_sim_insn = 1348853
gpu_ipc =      18.4124
gpu_tot_sim_cycle = 34661666
gpu_tot_sim_insn = 741026809
gpu_tot_ipc =      21.3789
gpu_tot_issued_cta = 17179
gpu_occupancy = 38.0600% 
gpu_tot_occupancy = 59.2684% 
max_total_param_size = 0
gpu_stall_dramfull = 9366416
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1527
partiton_level_parallism_total  =       3.3100
partiton_level_parallism_util =       3.7919
partiton_level_parallism_util_total  =       4.9357
L2_BW  =      50.3502 GB/Sec
L2_BW_total  =     144.5808 GB/Sec
gpu_total_sim_rate=4956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5322210, Miss = 3625706, Miss_rate = 0.681, Pending_hits = 124000, Reservation_fails = 1785028
	L1D_cache_core[1]: Access = 5267798, Miss = 3601155, Miss_rate = 0.684, Pending_hits = 123767, Reservation_fails = 1786846
	L1D_cache_core[2]: Access = 5227917, Miss = 3557579, Miss_rate = 0.680, Pending_hits = 124589, Reservation_fails = 1827884
	L1D_cache_core[3]: Access = 4835094, Miss = 3200419, Miss_rate = 0.662, Pending_hits = 119557, Reservation_fails = 1691230
	L1D_cache_core[4]: Access = 5311476, Miss = 3628599, Miss_rate = 0.683, Pending_hits = 125363, Reservation_fails = 1821839
	L1D_cache_core[5]: Access = 5194999, Miss = 3502175, Miss_rate = 0.674, Pending_hits = 122894, Reservation_fails = 1790387
	L1D_cache_core[6]: Access = 5240758, Miss = 3593125, Miss_rate = 0.686, Pending_hits = 123082, Reservation_fails = 1847582
	L1D_cache_core[7]: Access = 5366136, Miss = 3671469, Miss_rate = 0.684, Pending_hits = 125344, Reservation_fails = 1905622
	L1D_cache_core[8]: Access = 5145481, Miss = 3445822, Miss_rate = 0.670, Pending_hits = 121831, Reservation_fails = 1682938
	L1D_cache_core[9]: Access = 5110534, Miss = 3460424, Miss_rate = 0.677, Pending_hits = 121249, Reservation_fails = 1761485
	L1D_cache_core[10]: Access = 5311270, Miss = 3619090, Miss_rate = 0.681, Pending_hits = 125805, Reservation_fails = 1818083
	L1D_cache_core[11]: Access = 5238638, Miss = 3574810, Miss_rate = 0.682, Pending_hits = 125061, Reservation_fails = 1744350
	L1D_cache_core[12]: Access = 5208218, Miss = 3522958, Miss_rate = 0.676, Pending_hits = 121088, Reservation_fails = 1732844
	L1D_cache_core[13]: Access = 5250450, Miss = 3570814, Miss_rate = 0.680, Pending_hits = 124292, Reservation_fails = 1800199
	L1D_cache_core[14]: Access = 5295706, Miss = 3624448, Miss_rate = 0.684, Pending_hits = 125310, Reservation_fails = 1949204
	L1D_cache_core[15]: Access = 5238890, Miss = 3577627, Miss_rate = 0.683, Pending_hits = 125994, Reservation_fails = 1762319
	L1D_cache_core[16]: Access = 5176171, Miss = 3527163, Miss_rate = 0.681, Pending_hits = 122965, Reservation_fails = 1802900
	L1D_cache_core[17]: Access = 5161379, Miss = 3502680, Miss_rate = 0.679, Pending_hits = 121516, Reservation_fails = 1716047
	L1D_cache_core[18]: Access = 4867969, Miss = 3249671, Miss_rate = 0.668, Pending_hits = 121241, Reservation_fails = 1692937
	L1D_cache_core[19]: Access = 5309253, Miss = 3597058, Miss_rate = 0.678, Pending_hits = 125660, Reservation_fails = 1809268
	L1D_cache_core[20]: Access = 5268006, Miss = 3627261, Miss_rate = 0.689, Pending_hits = 125586, Reservation_fails = 1817473
	L1D_cache_core[21]: Access = 5283429, Miss = 3619521, Miss_rate = 0.685, Pending_hits = 125830, Reservation_fails = 1777319
	L1D_cache_core[22]: Access = 5185167, Miss = 3489252, Miss_rate = 0.673, Pending_hits = 126471, Reservation_fails = 1816382
	L1D_cache_core[23]: Access = 4616860, Miss = 3056408, Miss_rate = 0.662, Pending_hits = 116116, Reservation_fails = 1656873
	L1D_cache_core[24]: Access = 5175674, Miss = 3486590, Miss_rate = 0.674, Pending_hits = 122929, Reservation_fails = 1898596
	L1D_cache_core[25]: Access = 5242636, Miss = 3560849, Miss_rate = 0.679, Pending_hits = 125042, Reservation_fails = 1746059
	L1D_cache_core[26]: Access = 5109964, Miss = 3473738, Miss_rate = 0.680, Pending_hits = 121096, Reservation_fails = 1745134
	L1D_cache_core[27]: Access = 5110648, Miss = 3474721, Miss_rate = 0.680, Pending_hits = 120308, Reservation_fails = 1766712
	L1D_cache_core[28]: Access = 5272199, Miss = 3591567, Miss_rate = 0.681, Pending_hits = 124320, Reservation_fails = 1787203
	L1D_cache_core[29]: Access = 5243591, Miss = 3567648, Miss_rate = 0.680, Pending_hits = 124317, Reservation_fails = 1838538
	L1D_total_cache_accesses = 155588521
	L1D_total_cache_misses = 105600347
	L1D_total_cache_miss_rate = 0.6787
	L1D_total_cache_pending_hits = 3702623
	L1D_total_cache_reservation_fails = 53579281
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45983383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3702623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 93993531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53551350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8392150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3702639
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2151239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063427
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 152071687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3516834

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1536451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16114130
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35900769
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2632
ctas_completed 17179, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
148326, 175424, 170262, 164048, 155043, 165332, 183936, 161197, 168976, 172392, 167465, 168578, 151170, 156879, 159021, 173563, 173012, 158002, 163089, 166561, 185210, 171902, 170258, 160077, 177364, 160794, 177814, 158674, 175309, 169256, 161764, 171794, 
gpgpu_n_tot_thrd_icount = 5024371328
gpgpu_n_tot_w_icount = 157011604
gpgpu_n_stall_shd_mem = 61132233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111213267
gpgpu_n_mem_write_global = 3516834
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 170554568
gpgpu_n_store_insn = 4399452
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35181568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 54586381
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6545852
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12265583	W0_Idle:117333008	W0_Scoreboard:-1648280443	W1:80739275	W2:22224591	W3:10188442	W4:6029228	W5:4172855	W6:3219018	W7:2603664	W8:2173157	W9:1850149	W10:1614418	W11:1425569	W12:1292273	W13:1184323	W14:1095131	W15:1007566	W16:930474	W17:865476	W18:813229	W19:784246	W20:773599	W21:796089	W22:812409	W23:815524	W24:785231	W25:722671	W26:630223	W27:553449	W28:492776	W29:456941	W30:431840	W31:365552	W32:5162216
single_issue_nums: WS0:39790469	WS1:39327906	WS2:38740801	WS3:39152428	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819085320 {8:102385665,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 140673360 {40:3516834,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 353104080 {40:8827602,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4095426600 {40:102385665,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28134672 {8:3516834,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 353104080 {40:8827602,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 4676 
max_icnt2sh_latency = 294 
averagemflatency = 446 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 101 
avg_icnt2sh_latency = 3 
mrq_lat_table:20699147 	522290 	1106901 	2391156 	4593049 	6305678 	7747416 	8039215 	5877318 	1756038 	93278 	1373 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51099658 	41909740 	15811747 	4098352 	1293938 	516630 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6531171 	921566 	241076 	129913 	95691227 	4248428 	1555188 	1418856 	2235132 	1121039 	572406 	64099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	94219899 	14795731 	4357808 	1098958 	221882 	32410 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7825 	24010 	1077 	1472 	223 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        12        16        11        12         9        12        60        60        64        64        36        36        64        64 
dram[1]:        64        64        10        13        18        15        16         8        60        60        64        64        36        36        64        64 
dram[2]:        64        64        17        10        10        12        12         8        60        60        64        64        36        36        64        64 
dram[3]:        64        64         8         8        15        12         8        13        60        60        64        64        36        36        64        64 
dram[4]:        64        64         9        11         9        11        14        10        60        60        64        64        36        36        64        64 
dram[5]:        64        64        12        16        13        14         8        14        60        60        64        64        36        36        64        64 
dram[6]:        64        64        12         9        12        15        11        14        60        60        64        64        36        36        64        64 
dram[7]:        64        64         8        12        15        15         8         8        64        64        58        64        32        32        64        64 
dram[8]:        64        64        11         9         8        12         9        18        64        64        64        64        32        32        64        64 
dram[9]:        64        64        12        12        22        11         8         8        64        64        64        64        32        32        64        64 
dram[10]:        64        64        10        14         9        13        20        13        64        64        64        64        32        32        64        64 
dram[11]:        64        64        16        12        12        18        15         9        64        64        64        64        32        32        64        64 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.069072  1.066377  1.065742  1.065520  1.073222  1.074792  1.066505  1.066618  1.066724  1.066236  1.065690  1.064855  1.070392  1.068339  1.070753  1.069015 
dram[1]:  1.068100  1.068080  1.068129  1.067338  1.075343  1.079140  1.067270  1.068919  1.068948  1.069831  1.066046  1.069266  1.068447  1.071277  1.069855  1.070016 
dram[2]:  1.066609  1.066142  1.066597  1.067508  1.075555  1.075211  1.066706  1.068184  1.066546  1.067774  1.064730  1.068668  1.068772  1.070331  1.067135  1.068816 
dram[3]:  1.064656  1.064811  1.065829  1.065096  1.075518  1.076771  1.066602  1.068958  1.069348  1.068830  1.070103  1.070692  1.072146  1.070931  1.071098  1.070837 
dram[4]:  1.069305  1.067602  1.068375  1.066205  1.073421  1.072299  1.066741  1.067842  1.067907  1.068147  1.068452  1.069008  1.070176  1.068228  1.069250  1.067740 
dram[5]:  1.066056  1.069898  1.069141  1.066409  1.079765  1.079886  1.069352  1.067780  1.069000  1.069346  1.068927  1.068281  1.067458  1.071513  1.065486  1.068493 
dram[6]:  1.068760  1.072961  1.070719  1.067777  1.074541  1.073233  1.069823  1.068613  1.068539  1.069750  1.068149  1.066853  1.066988  1.069873  1.066070  1.066849 
dram[7]:  1.069166  1.068693  1.068878  1.069510  1.078451  1.079725  1.065509  1.064858  1.068428  1.066982  1.068682  1.066431  1.072183  1.071655  1.070407  1.067000 
dram[8]:  1.067721  1.070811  1.071194  1.068604  1.079576  1.074624  1.069594  1.068322  1.065516  1.067403  1.069319  1.067493  1.072195  1.073212  1.067795  1.067807 
dram[9]:  1.067703  1.067239  1.066670  1.068936  1.077267  1.074333  1.066768  1.067837  1.067797  1.067521  1.063281  1.067754  1.071290  1.072439  1.068145  1.067681 
dram[10]:  1.068346  1.066929  1.069866  1.068870  1.072598  1.072586  1.069402  1.067696  1.068970  1.067794  1.069813  1.070587  1.072378  1.072157  1.071833  1.069484 
dram[11]:  1.067122  1.063816  1.064804  1.064861  1.071016  1.071916  1.064852  1.065080  1.066873  1.064703  1.067672  1.067130  1.068101  1.066548  1.069442  1.069518 
average row locality = 59132919/55306929 = 1.069177
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    294383    288028    288710    286930    300897    305879    290456    292431    289681    288937    282769    283004    292119    290331    295506    290732 
dram[1]:    289270    291342    294586    289957    306859    312022    295468    294435    295822    294991    283218    288303    289245    290505    292124    291681 
dram[2]:    288419    289124    286197    287420    307144    305918    293379    292806    290830    292024    282397    291154    288649    293729    286870    292610 
dram[3]:    284810    286020    287736    288043    307580    308686    294068    295936    294929    296064    284878    290802    294111    291410    289824    291266 
dram[4]:    289729    288935    291269    290629    303445    303983    294752    295838    292129    295415    288490    291129    290238    287318    289458    287169 
dram[5]:    287947    293566    293669    287350    311616    309598    299865    297582    296111    294403    288338    289817    286030    291410    286770    285032 
dram[6]:    294288    297230    295259    290501    305182    306781    295447    296210    292475    295865    286612    286806    284383    290364    282957    286960 
dram[7]:    288843    289949    292310    292841    311499    309968    290151    291400    293715    292520    288062    283261    294489    292287    288874    287019 
dram[8]:    291115    294152    295015    290236    310086    303724    296348    294545    290880    292466    287752    286506    294064    295088    287395    290005 
dram[9]:    289491    288799    289388    292162    308504    304395    293042    293666    295192    295533    283565    286816    291253    292585    290043    284187 
dram[10]:    289223    289561    292441    292518    301771    303423    294771    296208    292583    289158    290353    295234    291282    293649    293767    290229 
dram[11]:    290331    284298    290189    285638    301557    302309    289959    291273    289684    287611    287457    287641    291493    288109    291911    291192 
total dram reads = 56193813
bank skew: 312022/282397 = 1.10
chip skew: 4699828/4650652 = 1.01
number of total write accesses:
dram[0]:     19514     19410     19533     19384     19587     19535     19323     19525     19407     19433     19253     19210     19176     19204     19273     19445 
dram[1]:     19414     19330     19725     19735     19400     19528     19552     19925     19606     19530     19170     19197     19200     19194     19252     19218 
dram[2]:     19275     19298     19538     19483     19393     19381     19750     19744     19291     19375     19281     19479     19467     19207     19222     19399 
dram[3]:     19200     19425     19516     19369     19540     19631     19797     19546     19549     19660     19433     19475     19128     19137     19252     19147 
dram[4]:     19539     19386     19404     19393     19535     19585     19411     19596     19309     19331     19327     19516     18990     19136     19038     19154 
dram[5]:     19378     19487     19188     19402     19607     19590     19490     19631     19483     19417     19379     19436     19222     18975     19334     19238 
dram[6]:     19452     19294     19775     19430     19510     19524     19468     19591     19370     19618     19325     19185     19249     19285     18970     18978 
dram[7]:     19412     19474     19547     19516     19690     19556     19305     19536     19541     19520     19219     19130     19220     19152     19194     19269 
dram[8]:     19493     19473     19408     19445     19365     19375     19622     19481     19380     19433     19287     19020     19146     19173     19309     19401 
dram[9]:     19624     19509     19431     19383     19575     19505     19552     19449     19515     19352     19293     19366     19111     19123     19235     19271 
dram[10]:     19415     19421     19325     19244     19480     19438     19779     19673     19459     19365     19378     19257     19171     19181     19344     19218 
dram[11]:     19325     19463     19303     19540     19490     19550     19587     19738     19231     19358     19540     19458     19223     19220     19192     19220 
total dram writes = 3723479
bank skew: 19925/18970 = 1.05
chip skew: 310976/309650 = 1.00
average mf latency per bank:
dram[0]:        779       820       796       853       802       847       753       801       791       825       774       817       774       821       781       799
dram[1]:        913       996       934      1002       940      1030       901       978       916       985       907       995       894       972       910       976
dram[2]:        753       753       815       800       790       787       743       747       767       759       755       752       751       757       753       751
dram[3]:        814       785       853       829       826       807       810       777       824       786       820       794       818       788       812       796
dram[4]:        852       784       897       846       871       798       860       788       885       794       867       784       867       780       838       777
dram[5]:        818       930       874       955       843       941       826       932       850       935       839       934       818       939       812       934
dram[6]:        875       801       922       827       892       814       880       782       907       808       899       786       888       806       874       782
dram[7]:        781       798       826       844       826       851       771       772       781       794       775       796       803       804       771       776
dram[8]:        816       775       869       819       871       813       806       754       838       791       815       778      2869       795       798       769
dram[9]:        803       866       859       890       829       870       783       869       807       878       796       874       821       873       793       846
dram[10]:        986       808      2758       839       992       836       961       808      1012       807      1019       818       986       814       989       795
dram[11]:        757       757       791       782       764       782       749       743       753       757       764       779       755       763       760       765
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6747      6356      7469      6298      7147      6352      7104      6380      7334      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6900      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       7401      6179      7221      6645      7980      6607      6946      6472      7239      7854      6742      7064      6909      6581      7090      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6183      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7770
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      7462      7105      7501      7082      7181      7690      7201      7052      6726      7023      7611      6921      7469      7074      7572
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7372      7845      7703      7241      7455      6809      7143      6302      7448      6222      7727      6374      7572      6962      8648
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7114      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76594892 n_act=4592413 n_pre=4592397 n_ref_event=0 n_req=4905417 n_rd=4660793 n_rd_L2_A=0 n_write=0 n_wr_bk=310212 bw_util=0.2237
n_activity=60580259 dram_eff=0.3282
bk0: 294383a 51883159i bk1: 288028a 52561324i bk2: 288710a 52471644i bk3: 286930a 52689619i bk4: 300897a 51354728i bk5: 305879a 50767007i bk6: 290456a 52468623i bk7: 292431a 52246561i bk8: 289681a 52592005i bk9: 288937a 52742441i bk10: 282769a 53429837i bk11: 283004a 53352598i bk12: 292119a 52451883i bk13: 290331a 52550122i bk14: 295506a 52051550i bk15: 290732a 52502439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063808
Row_Buffer_Locality_read = 0.065208
Row_Buffer_Locality_write = 0.037130
Bank_Level_Parallism = 9.805494
Bank_Level_Parallism_Col = 2.219296
Bank_Level_Parallism_Ready = 1.083152
write_to_read_ratio_blp_rw_average = 0.092826
GrpLevelPara = 1.954697 

BW Util details:
bwutil = 0.223696 
total_CMD = 88888743 
util_bw = 19884020 
Wasted_Col = 38858986 
Wasted_Row = 1284262 
Idle = 28861475 

BW Util Bottlenecks: 
RCDc_limit = 70311835 
RCDWRc_limit = 2024615 
WTRc_limit = 11422317 
RTWc_limit = 9396193 
CCDLc_limit = 4076283 
rwq = 0 
CCDLc_limit_alone = 3422969 
WTRc_limit_alone = 11137265 
RTWc_limit_alone = 9027931 

Commands details: 
total_CMD = 88888743 
n_nop = 76594892 
Read = 4660793 
Write = 0 
L2_Alloc = 0 
L2_WB = 310212 
n_act = 4592413 
n_pre = 4592397 
n_ref = 0 
n_req = 4905417 
total_req = 4971005 

Dual Bus Interface Util: 
issued_total_row = 9184810 
issued_total_col = 4971005 
Row_Bus_Util =  0.103329 
CoL_Bus_Util = 0.055924 
Either_Row_CoL_Bus_Util = 0.138306 
Issued_on_Two_Bus_Simul_Util = 0.020947 
issued_two_Eff = 0.151455 
queue_avg = 13.816640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76528484 n_act=4622771 n_pre=4622755 n_ref_event=0 n_req=4945445 n_rd=4699828 n_rd_L2_A=0 n_write=0 n_wr_bk=310976 bw_util=0.2255
n_activity=60643845 dram_eff=0.3305
bk0: 289270a 52008310i bk1: 291342a 51688213i bk2: 294586a 51253193i bk3: 289957a 51764437i bk4: 306859a 50174328i bk5: 312022a 49600204i bk6: 295468a 51287949i bk7: 294435a 51428696i bk8: 295822a 51495770i bk9: 294991a 51579373i bk10: 283218a 52871377i bk11: 288303a 52347982i bk12: 289245a 52316686i bk13: 290505a 52188227i bk14: 292124a 51874444i bk15: 291681a 51883011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065247
Row_Buffer_Locality_read = 0.066630
Row_Buffer_Locality_write = 0.038788
Bank_Level_Parallism = 9.996658
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.084015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.225487 
total_CMD = 88888743 
util_bw = 20043216 
Wasted_Col = 38884656 
Wasted_Row = 1193399 
Idle = 28767472 

BW Util Bottlenecks: 
RCDc_limit = 70601857 
RCDWRc_limit = 2020431 
WTRc_limit = 11488709 
RTWc_limit = 9571456 
CCDLc_limit = 4123344 
rwq = 0 
CCDLc_limit_alone = 3461319 
WTRc_limit_alone = 11203994 
RTWc_limit_alone = 9194146 

Commands details: 
total_CMD = 88888743 
n_nop = 76528484 
Read = 4699828 
Write = 0 
L2_Alloc = 0 
L2_WB = 310976 
n_act = 4622771 
n_pre = 4622755 
n_ref = 0 
n_req = 4945445 
total_req = 5010804 

Dual Bus Interface Util: 
issued_total_row = 9245526 
issued_total_col = 5010804 
Row_Bus_Util =  0.104012 
CoL_Bus_Util = 0.056372 
Either_Row_CoL_Bus_Util = 0.139053 
Issued_on_Two_Bus_Simul_Util = 0.021331 
issued_two_Eff = 0.153401 
queue_avg = 14.801197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8012
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76594633 n_act=4598692 n_pre=4598676 n_ref_event=0 n_req=4913714 n_rd=4668670 n_rd_L2_A=0 n_write=0 n_wr_bk=310583 bw_util=0.2241
n_activity=60578971 dram_eff=0.3288
bk0: 288419a 52438163i bk1: 289124a 52344149i bk2: 286197a 52644889i bk3: 287420a 52541956i bk4: 307144a 50520218i bk5: 305918a 50686562i bk6: 293379a 51874827i bk7: 292806a 51978222i bk8: 290830a 52342429i bk9: 292024a 52217571i bk10: 282397a 53246979i bk11: 291154a 52287498i bk12: 288649a 52667177i bk13: 293729a 52148928i bk14: 286870a 52823982i bk15: 292610a 52174329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064111
Row_Buffer_Locality_read = 0.065516
Row_Buffer_Locality_write = 0.037336
Bank_Level_Parallism = 9.859101
Bank_Level_Parallism_Col = 2.221231
Bank_Level_Parallism_Ready = 1.083241
write_to_read_ratio_blp_rw_average = 0.092786
GrpLevelPara = 1.956028 

BW Util details:
bwutil = 0.224067 
total_CMD = 88888743 
util_bw = 19917012 
Wasted_Col = 38844910 
Wasted_Row = 1263470 
Idle = 28863351 

BW Util Bottlenecks: 
RCDc_limit = 70342293 
RCDWRc_limit = 2028228 
WTRc_limit = 11453620 
RTWc_limit = 9389290 
CCDLc_limit = 4101694 
rwq = 0 
CCDLc_limit_alone = 3446959 
WTRc_limit_alone = 11167574 
RTWc_limit_alone = 9020601 

Commands details: 
total_CMD = 88888743 
n_nop = 76594633 
Read = 4668670 
Write = 0 
L2_Alloc = 0 
L2_WB = 310583 
n_act = 4598692 
n_pre = 4598676 
n_ref = 0 
n_req = 4913714 
total_req = 4979253 

Dual Bus Interface Util: 
issued_total_row = 9197368 
issued_total_col = 4979253 
Row_Bus_Util =  0.103471 
CoL_Bus_Util = 0.056017 
Either_Row_CoL_Bus_Util = 0.138309 
Issued_on_Two_Bus_Simul_Util = 0.021178 
issued_two_Eff = 0.153123 
queue_avg = 13.946293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76553826 n_act=4610713 n_pre=4610697 n_ref_event=0 n_req=4931443 n_rd=4686163 n_rd_L2_A=0 n_write=0 n_wr_bk=310805 bw_util=0.2249
n_activity=60615736 dram_eff=0.3297
bk0: 284810a 52665354i bk1: 286020a 52477762i bk2: 287736a 52262167i bk3: 288043a 52264651i bk4: 307580a 50317021i bk5: 308686a 50100157i bk6: 294068a 51604230i bk7: 295936a 51504761i bk8: 294929a 51644349i bk9: 296064a 51581625i bk10: 284878a 52815558i bk11: 290802a 52121617i bk12: 294111a 51907616i bk13: 291410a 52173859i bk14: 289824a 52363084i bk15: 291266a 52109291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065038
Row_Buffer_Locality_read = 0.066436
Row_Buffer_Locality_write = 0.038324
Bank_Level_Parallism = 9.933651
Bank_Level_Parallism_Col = 2.228149
Bank_Level_Parallism_Ready = 1.084055
write_to_read_ratio_blp_rw_average = 0.093794
GrpLevelPara = 1.961512 

BW Util details:
bwutil = 0.224864 
total_CMD = 88888743 
util_bw = 19987872 
Wasted_Col = 38864414 
Wasted_Row = 1229971 
Idle = 28806486 

BW Util Bottlenecks: 
RCDc_limit = 70471261 
RCDWRc_limit = 2023724 
WTRc_limit = 11459472 
RTWc_limit = 9554978 
CCDLc_limit = 4116134 
rwq = 0 
CCDLc_limit_alone = 3452386 
WTRc_limit_alone = 11173290 
RTWc_limit_alone = 9177412 

Commands details: 
total_CMD = 88888743 
n_nop = 76553826 
Read = 4686163 
Write = 0 
L2_Alloc = 0 
L2_WB = 310805 
n_act = 4610713 
n_pre = 4610697 
n_ref = 0 
n_req = 4931443 
total_req = 4996968 

Dual Bus Interface Util: 
issued_total_row = 9221410 
issued_total_col = 4996968 
Row_Bus_Util =  0.103741 
CoL_Bus_Util = 0.056216 
Either_Row_CoL_Bus_Util = 0.138768 
Issued_on_Two_Bus_Simul_Util = 0.021189 
issued_two_Eff = 0.152693 
queue_avg = 14.480264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4803
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76561457 n_act=4607531 n_pre=4607515 n_ref_event=0 n_req=4924574 n_rd=4679926 n_rd_L2_A=0 n_write=0 n_wr_bk=309650 bw_util=0.2245
n_activity=60622951 dram_eff=0.3292
bk0: 289729a 52220274i bk1: 288935a 52340162i bk2: 291269a 52031470i bk3: 290629a 52126660i bk4: 303445a 50863286i bk5: 303983a 50814620i bk6: 294752a 51733936i bk7: 295838a 51613729i bk8: 292129a 52202685i bk9: 295415a 51824687i bk10: 288490a 52481079i bk11: 291129a 52265544i bk12: 290238a 52527681i bk13: 287318a 52802276i bk14: 289458a 52574527i bk15: 287169a 52749596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064380
Row_Buffer_Locality_read = 0.065720
Row_Buffer_Locality_write = 0.038733
Bank_Level_Parallism = 9.878132
Bank_Level_Parallism_Col = 2.226003
Bank_Level_Parallism_Ready = 1.083616
write_to_read_ratio_blp_rw_average = 0.093622
GrpLevelPara = 1.959656 

BW Util details:
bwutil = 0.224531 
total_CMD = 88888743 
util_bw = 19958304 
Wasted_Col = 38895740 
Wasted_Row = 1234479 
Idle = 28800220 

BW Util Bottlenecks: 
RCDc_limit = 70490438 
RCDWRc_limit = 2020061 
WTRc_limit = 11424139 
RTWc_limit = 9551541 
CCDLc_limit = 4103312 
rwq = 0 
CCDLc_limit_alone = 3442139 
WTRc_limit_alone = 11139874 
RTWc_limit_alone = 9174633 

Commands details: 
total_CMD = 88888743 
n_nop = 76561457 
Read = 4679926 
Write = 0 
L2_Alloc = 0 
L2_WB = 309650 
n_act = 4607531 
n_pre = 4607515 
n_ref = 0 
n_req = 4924574 
total_req = 4989576 

Dual Bus Interface Util: 
issued_total_row = 9215046 
issued_total_col = 4989576 
Row_Bus_Util =  0.103669 
CoL_Bus_Util = 0.056133 
Either_Row_CoL_Bus_Util = 0.138682 
Issued_on_Two_Bus_Simul_Util = 0.021120 
issued_two_Eff = 0.152291 
queue_avg = 14.129941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1299
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76547024 n_act=4621060 n_pre=4621044 n_ref_event=0 n_req=4943944 n_rd=4699104 n_rd_L2_A=0 n_write=0 n_wr_bk=310257 bw_util=0.2254
n_activity=60612487 dram_eff=0.3306
bk0: 287947a 51892419i bk1: 293566a 51255168i bk2: 293669a 51271805i bk3: 287350a 51867506i bk4: 311616a 49512992i bk5: 309598a 49718026i bk6: 299865a 50551491i bk7: 297582a 50857829i bk8: 296111a 51290598i bk9: 294403a 51462530i bk10: 288338a 52067525i bk11: 289817a 51895606i bk12: 286030a 52441607i bk13: 291410a 51901835i bk14: 286770a 52198514i bk15: 285032a 52495581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065309
Row_Buffer_Locality_read = 0.066687
Row_Buffer_Locality_write = 0.038862
Bank_Level_Parallism = 10.055088
Bank_Level_Parallism_Col = 2.231372
Bank_Level_Parallism_Ready = 1.083850
write_to_read_ratio_blp_rw_average = 0.093759
GrpLevelPara = 1.964381 

BW Util details:
bwutil = 0.225422 
total_CMD = 88888743 
util_bw = 20037444 
Wasted_Col = 38848981 
Wasted_Row = 1194677 
Idle = 28807641 

BW Util Bottlenecks: 
RCDc_limit = 70557180 
RCDWRc_limit = 2019338 
WTRc_limit = 11463237 
RTWc_limit = 9568523 
CCDLc_limit = 4130037 
rwq = 0 
CCDLc_limit_alone = 3466599 
WTRc_limit_alone = 11178018 
RTWc_limit_alone = 9190304 

Commands details: 
total_CMD = 88888743 
n_nop = 76547024 
Read = 4699104 
Write = 0 
L2_Alloc = 0 
L2_WB = 310257 
n_act = 4621060 
n_pre = 4621044 
n_ref = 0 
n_req = 4943944 
total_req = 5009361 

Dual Bus Interface Util: 
issued_total_row = 9242104 
issued_total_col = 5009361 
Row_Bus_Util =  0.103974 
CoL_Bus_Util = 0.056355 
Either_Row_CoL_Bus_Util = 0.138845 
Issued_on_Two_Bus_Simul_Util = 0.021485 
issued_two_Eff = 0.154739 
queue_avg = 15.036945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0369
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76552121 n_act=4612020 n_pre=4612004 n_ref_event=0 n_req=4932028 n_rd=4687320 n_rd_L2_A=0 n_write=0 n_wr_bk=310024 bw_util=0.2249
n_activity=60654622 dram_eff=0.3296
bk0: 294288a 51630551i bk1: 297230a 51438829i bk2: 295259a 51420904i bk3: 290501a 52081066i bk4: 305182a 50632608i bk5: 306781a 50433882i bk6: 295447a 51588065i bk7: 296210a 51502740i bk8: 292475a 52022902i bk9: 295865a 51749352i bk10: 286612a 52745320i bk11: 286806a 52754405i bk12: 284383a 53025778i bk13: 290364a 52370838i bk14: 282957a 53169687i bk15: 286960a 52765051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064884
Row_Buffer_Locality_read = 0.066231
Row_Buffer_Locality_write = 0.039071
Bank_Level_Parallism = 9.904428
Bank_Level_Parallism_Col = 2.226407
Bank_Level_Parallism_Ready = 1.083578
write_to_read_ratio_blp_rw_average = 0.093381
GrpLevelPara = 1.960317 

BW Util details:
bwutil = 0.224881 
total_CMD = 88888743 
util_bw = 19989376 
Wasted_Col = 38895980 
Wasted_Row = 1231418 
Idle = 28771969 

BW Util Bottlenecks: 
RCDc_limit = 70526545 
RCDWRc_limit = 2016598 
WTRc_limit = 11425011 
RTWc_limit = 9520028 
CCDLc_limit = 4114124 
rwq = 0 
CCDLc_limit_alone = 3455076 
WTRc_limit_alone = 11140709 
RTWc_limit_alone = 9145282 

Commands details: 
total_CMD = 88888743 
n_nop = 76552121 
Read = 4687320 
Write = 0 
L2_Alloc = 0 
L2_WB = 310024 
n_act = 4612020 
n_pre = 4612004 
n_ref = 0 
n_req = 4932028 
total_req = 4997344 

Dual Bus Interface Util: 
issued_total_row = 9224024 
issued_total_col = 4997344 
Row_Bus_Util =  0.103770 
CoL_Bus_Util = 0.056220 
Either_Row_CoL_Bus_Util = 0.138787 
Issued_on_Two_Bus_Simul_Util = 0.021203 
issued_two_Eff = 0.152777 
queue_avg = 14.304753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3048
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76560364 n_act=4610165 n_pre=4610149 n_ref_event=0 n_req=4932199 n_rd=4687188 n_rd_L2_A=0 n_write=0 n_wr_bk=310281 bw_util=0.2249
n_activity=60628080 dram_eff=0.3297
bk0: 288843a 52158638i bk1: 289949a 51916051i bk2: 292310a 51603255i bk3: 292841a 51610561i bk4: 311499a 49724378i bk5: 309968a 49949554i bk6: 290151a 52016585i bk7: 291400a 51877760i bk8: 293715a 51739078i bk9: 292520a 51837569i bk10: 288062a 52380414i bk11: 283261a 52973220i bk12: 294489a 51871531i bk13: 292287a 51925116i bk14: 288874a 52466402i bk15: 287019a 52551348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065292
Row_Buffer_Locality_read = 0.066733
Row_Buffer_Locality_write = 0.037729
Bank_Level_Parallism = 9.955458
Bank_Level_Parallism_Col = 2.226538
Bank_Level_Parallism_Ready = 1.083330
write_to_read_ratio_blp_rw_average = 0.093438
GrpLevelPara = 1.960712 

BW Util details:
bwutil = 0.224886 
total_CMD = 88888743 
util_bw = 19989876 
Wasted_Col = 38854442 
Wasted_Row = 1239432 
Idle = 28804993 

BW Util Bottlenecks: 
RCDc_limit = 70449025 
RCDWRc_limit = 2021537 
WTRc_limit = 11441769 
RTWc_limit = 9511857 
CCDLc_limit = 4116843 
rwq = 0 
CCDLc_limit_alone = 3456899 
WTRc_limit_alone = 11156510 
RTWc_limit_alone = 9137172 

Commands details: 
total_CMD = 88888743 
n_nop = 76560364 
Read = 4687188 
Write = 0 
L2_Alloc = 0 
L2_WB = 310281 
n_act = 4610165 
n_pre = 4610149 
n_ref = 0 
n_req = 4932199 
total_req = 4997469 

Dual Bus Interface Util: 
issued_total_row = 9220314 
issued_total_col = 4997469 
Row_Bus_Util =  0.103729 
CoL_Bus_Util = 0.056222 
Either_Row_CoL_Bus_Util = 0.138694 
Issued_on_Two_Bus_Simul_Util = 0.021256 
issued_two_Eff = 0.153256 
queue_avg = 14.595036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.595
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76544259 n_act=4619817 n_pre=4619801 n_ref_event=0 n_req=4943755 n_rd=4699377 n_rd_L2_A=0 n_write=0 n_wr_bk=309811 bw_util=0.2254
n_activity=60630950 dram_eff=0.3305
bk0: 291115a 51573136i bk1: 294152a 51287146i bk2: 295015a 51219003i bk3: 290236a 51737008i bk4: 310086a 49812021i bk5: 303724a 50499973i bk6: 296348a 51206980i bk7: 294545a 51404427i bk8: 290880a 51895724i bk9: 292466a 51781261i bk10: 287752a 52306024i bk11: 286506a 52474977i bk12: 294064a 51631804i bk13: 295088a 51506986i bk14: 287395a 52271411i bk15: 290005a 51936365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065525
Row_Buffer_Locality_read = 0.066963
Row_Buffer_Locality_write = 0.037872
Bank_Level_Parallism = 10.021870
Bank_Level_Parallism_Col = 2.228831
Bank_Level_Parallism_Ready = 1.083190
write_to_read_ratio_blp_rw_average = 0.093342
GrpLevelPara = 1.963155 

BW Util details:
bwutil = 0.225414 
total_CMD = 88888743 
util_bw = 20036752 
Wasted_Col = 38844217 
Wasted_Row = 1212986 
Idle = 28794788 

BW Util Bottlenecks: 
RCDc_limit = 70541858 
RCDWRc_limit = 2015530 
WTRc_limit = 11417170 
RTWc_limit = 9512565 
CCDLc_limit = 4131166 
rwq = 0 
CCDLc_limit_alone = 3472517 
WTRc_limit_alone = 11132871 
RTWc_limit_alone = 9138215 

Commands details: 
total_CMD = 88888743 
n_nop = 76544259 
Read = 4699377 
Write = 0 
L2_Alloc = 0 
L2_WB = 309811 
n_act = 4619817 
n_pre = 4619801 
n_ref = 0 
n_req = 4943755 
total_req = 5009188 

Dual Bus Interface Util: 
issued_total_row = 9239618 
issued_total_col = 5009188 
Row_Bus_Util =  0.103946 
CoL_Bus_Util = 0.056353 
Either_Row_CoL_Bus_Util = 0.138876 
Issued_on_Two_Bus_Simul_Util = 0.021424 
issued_two_Eff = 0.154265 
queue_avg = 14.679741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6797
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76572058 n_act=4605965 n_pre=4605949 n_ref_event=0 n_req=4923597 n_rd=4678621 n_rd_L2_A=0 n_write=0 n_wr_bk=310294 bw_util=0.2245
n_activity=60614012 dram_eff=0.3292
bk0: 289491a 52121550i bk1: 288799a 52075006i bk2: 289388a 52073432i bk3: 292162a 51700665i bk4: 308504a 50218143i bk5: 304395a 50622769i bk6: 293042a 51785478i bk7: 293666a 51747526i bk8: 295192a 51595922i bk9: 295533a 51662849i bk10: 283565a 52925526i bk11: 286816a 52601397i bk12: 291253a 52345972i bk13: 292585a 52145445i bk14: 290043a 52271189i bk15: 284187a 52956031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064512
Row_Buffer_Locality_read = 0.065971
Row_Buffer_Locality_write = 0.036657
Bank_Level_Parallism = 9.921159
Bank_Level_Parallism_Col = 2.225240
Bank_Level_Parallism_Ready = 1.083050
write_to_read_ratio_blp_rw_average = 0.093744
GrpLevelPara = 1.959794 

BW Util details:
bwutil = 0.224502 
total_CMD = 88888743 
util_bw = 19955660 
Wasted_Col = 38863899 
Wasted_Row = 1245004 
Idle = 28824180 

BW Util Bottlenecks: 
RCDc_limit = 70427775 
RCDWRc_limit = 2027160 
WTRc_limit = 11425451 
RTWc_limit = 9529756 
CCDLc_limit = 4100094 
rwq = 0 
CCDLc_limit_alone = 3440017 
WTRc_limit_alone = 11141190 
RTWc_limit_alone = 9153940 

Commands details: 
total_CMD = 88888743 
n_nop = 76572058 
Read = 4678621 
Write = 0 
L2_Alloc = 0 
L2_WB = 310294 
n_act = 4605965 
n_pre = 4605949 
n_ref = 0 
n_req = 4923597 
total_req = 4988915 

Dual Bus Interface Util: 
issued_total_row = 9211914 
issued_total_col = 4988915 
Row_Bus_Util =  0.103634 
CoL_Bus_Util = 0.056125 
Either_Row_CoL_Bus_Util = 0.138563 
Issued_on_Two_Bus_Simul_Util = 0.021197 
issued_two_Eff = 0.152975 
queue_avg = 14.593257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5933
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76531096 n_act=4618263 n_pre=4618247 n_ref_event=0 n_req=4941391 n_rd=4696171 n_rd_L2_A=0 n_write=0 n_wr_bk=310148 bw_util=0.2253
n_activity=60693892 dram_eff=0.3299
bk0: 289223a 52211671i bk1: 289561a 52188869i bk2: 292441a 51766163i bk3: 292518a 51924724i bk4: 301771a 50880944i bk5: 303423a 50779767i bk6: 294771a 51543572i bk7: 296208a 51442249i bk8: 292583a 51991737i bk9: 289158a 52491685i bk10: 290353a 52313217i bk11: 295234a 51770423i bk12: 291282a 52290906i bk13: 293649a 51973917i bk14: 293767a 51946118i bk15: 290229a 52366446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065392
Row_Buffer_Locality_read = 0.066673
Row_Buffer_Locality_write = 0.040865
Bank_Level_Parallism = 9.920968
Bank_Level_Parallism_Col = 2.228178
Bank_Level_Parallism_Ready = 1.084401
write_to_read_ratio_blp_rw_average = 0.093048
GrpLevelPara = 1.960910 

BW Util details:
bwutil = 0.225285 
total_CMD = 88888743 
util_bw = 20025276 
Wasted_Col = 38924619 
Wasted_Row = 1213115 
Idle = 28725733 

BW Util Bottlenecks: 
RCDc_limit = 70607395 
RCDWRc_limit = 2010444 
WTRc_limit = 11469380 
RTWc_limit = 9536377 
CCDLc_limit = 4120044 
rwq = 0 
CCDLc_limit_alone = 3457868 
WTRc_limit_alone = 11183126 
RTWc_limit_alone = 9160455 

Commands details: 
total_CMD = 88888743 
n_nop = 76531096 
Read = 4696171 
Write = 0 
L2_Alloc = 0 
L2_WB = 310148 
n_act = 4618263 
n_pre = 4618247 
n_ref = 0 
n_req = 4941391 
total_req = 5006319 

Dual Bus Interface Util: 
issued_total_row = 9236510 
issued_total_col = 5006319 
Row_Bus_Util =  0.103911 
CoL_Bus_Util = 0.056321 
Either_Row_CoL_Bus_Util = 0.139024 
Issued_on_Two_Bus_Simul_Util = 0.021208 
issued_two_Eff = 0.152552 
queue_avg = 14.600629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6006
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88888743 n_nop=76602850 n_act=4587522 n_pre=4587506 n_ref_event=0 n_req=4895412 n_rd=4650652 n_rd_L2_A=0 n_write=0 n_wr_bk=310438 bw_util=0.2232
n_activity=60595731 dram_eff=0.3275
bk0: 290331a 52672886i bk1: 284298a 53208496i bk2: 290189a 52634120i bk3: 285638a 53069311i bk4: 301557a 51549783i bk5: 302309a 51383717i bk6: 289959a 52666017i bk7: 291273a 52575032i bk8: 289684a 52928579i bk9: 287611a 53070246i bk10: 287457a 53101244i bk11: 287641a 53029073i bk12: 291493a 52675368i bk13: 288109a 53086478i bk14: 291911a 52718621i bk15: 291192a 52680820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062894
Row_Buffer_Locality_read = 0.064282
Row_Buffer_Locality_write = 0.036521
Bank_Level_Parallism = 9.721039
Bank_Level_Parallism_Col = 2.213647
Bank_Level_Parallism_Ready = 1.083083
write_to_read_ratio_blp_rw_average = 0.091828
GrpLevelPara = 1.950629 

BW Util details:
bwutil = 0.223249 
total_CMD = 88888743 
util_bw = 19844360 
Wasted_Col = 38894879 
Wasted_Row = 1298916 
Idle = 28850588 

BW Util Bottlenecks: 
RCDc_limit = 70307548 
RCDWRc_limit = 2029249 
WTRc_limit = 11443572 
RTWc_limit = 9267599 
CCDLc_limit = 4062163 
rwq = 0 
CCDLc_limit_alone = 3414061 
WTRc_limit_alone = 11157163 
RTWc_limit_alone = 8905906 

Commands details: 
total_CMD = 88888743 
n_nop = 76602850 
Read = 4650652 
Write = 0 
L2_Alloc = 0 
L2_WB = 310438 
n_act = 4587522 
n_pre = 4587506 
n_ref = 0 
n_req = 4895412 
total_req = 4961090 

Dual Bus Interface Util: 
issued_total_row = 9175028 
issued_total_col = 4961090 
Row_Bus_Util =  0.103219 
CoL_Bus_Util = 0.055812 
Either_Row_CoL_Bus_Util = 0.138217 
Issued_on_Two_Bus_Simul_Util = 0.020815 
issued_two_Eff = 0.150598 
queue_avg = 13.358707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4593593, Miss = 2357433, Miss_rate = 0.513, Pending_hits = 19423, Reservation_fails = 4901
L2_cache_bank[1]: Access = 4558285, Miss = 2349184, Miss_rate = 0.515, Pending_hits = 18778, Reservation_fails = 8433
L2_cache_bank[2]: Access = 4608453, Miss = 2369504, Miss_rate = 0.514, Pending_hits = 19724, Reservation_fails = 8798
L2_cache_bank[3]: Access = 4578382, Miss = 2376148, Miss_rate = 0.519, Pending_hits = 20262, Reservation_fails = 10762
L2_cache_bank[4]: Access = 4591329, Miss = 2346797, Miss_rate = 0.511, Pending_hits = 19226, Reservation_fails = 9875
L2_cache_bank[5]: Access = 4577154, Miss = 2367697, Miss_rate = 0.517, Pending_hits = 19415, Reservation_fails = 9844
L2_cache_bank[6]: Access = 4581313, Miss = 2360848, Miss_rate = 0.515, Pending_hits = 19687, Reservation_fails = 4512
L2_cache_bank[7]: Access = 4633028, Miss = 2371139, Miss_rate = 0.512, Pending_hits = 19943, Reservation_fails = 4667
L2_cache_bank[8]: Access = 4600991, Miss = 2362422, Miss_rate = 0.513, Pending_hits = 20182, Reservation_fails = 9359
L2_cache_bank[9]: Access = 4647653, Miss = 2363326, Miss_rate = 0.508, Pending_hits = 19902, Reservation_fails = 9717
L2_cache_bank[10]: Access = 4599131, Miss = 2373250, Miss_rate = 0.516, Pending_hits = 20537, Reservation_fails = 8648
L2_cache_bank[11]: Access = 4578587, Miss = 2371662, Miss_rate = 0.518, Pending_hits = 20486, Reservation_fails = 6790
L2_cache_bank[12]: Access = 4580826, Miss = 2359507, Miss_rate = 0.515, Pending_hits = 19541, Reservation_fails = 15089
L2_cache_bank[13]: Access = 4625599, Miss = 2373621, Miss_rate = 0.513, Pending_hits = 19707, Reservation_fails = 7467
L2_cache_bank[14]: Access = 4626196, Miss = 2370863, Miss_rate = 0.512, Pending_hits = 20096, Reservation_fails = 8510
L2_cache_bank[15]: Access = 4640359, Miss = 2362165, Miss_rate = 0.509, Pending_hits = 20221, Reservation_fails = 12117
L2_cache_bank[16]: Access = 6664597, Miss = 2375573, Miss_rate = 0.356, Pending_hits = 19828, Reservation_fails = 7776
L2_cache_bank[17]: Access = 4613977, Miss = 2369637, Miss_rate = 0.514, Pending_hits = 19848, Reservation_fails = 9362
L2_cache_bank[18]: Access = 4612206, Miss = 2363404, Miss_rate = 0.512, Pending_hits = 20495, Reservation_fails = 12327
L2_cache_bank[19]: Access = 4538768, Miss = 2361067, Miss_rate = 0.520, Pending_hits = 20589, Reservation_fails = 6608
L2_cache_bank[20]: Access = 6966250, Miss = 2369114, Miss_rate = 0.340, Pending_hits = 20056, Reservation_fails = 6245
L2_cache_bank[21]: Access = 4620619, Miss = 2372897, Miss_rate = 0.514, Pending_hits = 19857, Reservation_fails = 10383
L2_cache_bank[22]: Access = 4543926, Miss = 2355497, Miss_rate = 0.518, Pending_hits = 19159, Reservation_fails = 14601
L2_cache_bank[23]: Access = 4548879, Miss = 2340987, Miss_rate = 0.515, Pending_hits = 19311, Reservation_fails = 7423
L2_total_cache_accesses = 114730101
L2_total_cache_misses = 56743742
L2_total_cache_miss_rate = 0.4946
L2_total_cache_pending_hits = 476273
L2_total_cache_reservation_fails = 214214
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54543181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476273
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39458210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 214214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16735603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 476273
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2966905
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 412444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111213267
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3516834
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 613
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9247
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 204351
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.068

icnt_total_pkts_mem_to_simt=114730101
icnt_total_pkts_simt_to_mem=114730101
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 114730101
Req_Network_cycles = 34661666
Req_Network_injected_packets_per_cycle =       3.3100 
Req_Network_conflicts_per_cycle =       1.4454
Req_Network_conflicts_per_cycle_util =       2.1164
Req_Bank_Level_Parallism =       4.8467
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9314
Req_Network_out_buffer_full_per_cycle =       0.0295
Req_Network_out_buffer_avg_util =       2.9127

Reply_Network_injected_packets_num = 114730101
Reply_Network_cycles = 34661666
Reply_Network_injected_packets_per_cycle =        3.3100
Reply_Network_conflicts_per_cycle =        1.5965
Reply_Network_conflicts_per_cycle_util =       2.3367
Reply_Bank_Level_Parallism =       4.8445
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1527
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1103
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 17 hrs, 31 min, 47 sec (149507 sec)
gpgpu_simulation_rate = 4956 (inst/sec)
gpgpu_simulation_rate = 231 (cycle/sec)
gpgpu_silicon_slowdown = 5909090x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 11: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 40545
gpu_sim_insn = 288040
gpu_ipc =       7.1042
gpu_tot_sim_cycle = 34702211
gpu_tot_sim_insn = 741314849
gpu_tot_ipc =      21.3622
gpu_tot_issued_cta = 17192
gpu_occupancy = 15.7042% 
gpu_tot_occupancy = 59.2490% 
max_total_param_size = 0
gpu_stall_dramfull = 9366416
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3820
partiton_level_parallism_total  =       3.3066
partiton_level_parallism_util =       2.0280
partiton_level_parallism_util_total  =       4.9348
L2_BW  =      16.6856 GB/Sec
L2_BW_total  =     144.4314 GB/Sec
gpu_total_sim_rate=4956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5322210, Miss = 3625706, Miss_rate = 0.681, Pending_hits = 124000, Reservation_fails = 1785028
	L1D_cache_core[1]: Access = 5267798, Miss = 3601155, Miss_rate = 0.684, Pending_hits = 123767, Reservation_fails = 1786846
	L1D_cache_core[2]: Access = 5227917, Miss = 3557579, Miss_rate = 0.680, Pending_hits = 124589, Reservation_fails = 1827884
	L1D_cache_core[3]: Access = 4835094, Miss = 3200419, Miss_rate = 0.662, Pending_hits = 119557, Reservation_fails = 1691230
	L1D_cache_core[4]: Access = 5311476, Miss = 3628599, Miss_rate = 0.683, Pending_hits = 125363, Reservation_fails = 1821839
	L1D_cache_core[5]: Access = 5194999, Miss = 3502175, Miss_rate = 0.674, Pending_hits = 122894, Reservation_fails = 1790387
	L1D_cache_core[6]: Access = 5240758, Miss = 3593125, Miss_rate = 0.686, Pending_hits = 123082, Reservation_fails = 1847582
	L1D_cache_core[7]: Access = 5366136, Miss = 3671469, Miss_rate = 0.684, Pending_hits = 125344, Reservation_fails = 1905622
	L1D_cache_core[8]: Access = 5145481, Miss = 3445822, Miss_rate = 0.670, Pending_hits = 121831, Reservation_fails = 1682938
	L1D_cache_core[9]: Access = 5110534, Miss = 3460424, Miss_rate = 0.677, Pending_hits = 121249, Reservation_fails = 1761485
	L1D_cache_core[10]: Access = 5311270, Miss = 3619090, Miss_rate = 0.681, Pending_hits = 125805, Reservation_fails = 1818083
	L1D_cache_core[11]: Access = 5238638, Miss = 3574810, Miss_rate = 0.682, Pending_hits = 125061, Reservation_fails = 1744350
	L1D_cache_core[12]: Access = 5208218, Miss = 3522958, Miss_rate = 0.676, Pending_hits = 121088, Reservation_fails = 1732844
	L1D_cache_core[13]: Access = 5250450, Miss = 3570814, Miss_rate = 0.680, Pending_hits = 124292, Reservation_fails = 1800199
	L1D_cache_core[14]: Access = 5295706, Miss = 3624448, Miss_rate = 0.684, Pending_hits = 125310, Reservation_fails = 1949204
	L1D_cache_core[15]: Access = 5238890, Miss = 3577627, Miss_rate = 0.683, Pending_hits = 125994, Reservation_fails = 1762319
	L1D_cache_core[16]: Access = 5176171, Miss = 3527163, Miss_rate = 0.681, Pending_hits = 122965, Reservation_fails = 1802900
	L1D_cache_core[17]: Access = 5164197, Miss = 3503968, Miss_rate = 0.679, Pending_hits = 121706, Reservation_fails = 1716637
	L1D_cache_core[18]: Access = 4869759, Miss = 3250679, Miss_rate = 0.668, Pending_hits = 121441, Reservation_fails = 1693734
	L1D_cache_core[19]: Access = 5311041, Miss = 3598023, Miss_rate = 0.677, Pending_hits = 125876, Reservation_fails = 1809856
	L1D_cache_core[20]: Access = 5269819, Miss = 3628284, Miss_rate = 0.689, Pending_hits = 125782, Reservation_fails = 1818066
	L1D_cache_core[21]: Access = 5285901, Miss = 3620702, Miss_rate = 0.685, Pending_hits = 126034, Reservation_fails = 1777896
	L1D_cache_core[22]: Access = 5188274, Miss = 3490567, Miss_rate = 0.673, Pending_hits = 126684, Reservation_fails = 1817025
	L1D_cache_core[23]: Access = 4619385, Miss = 3057550, Miss_rate = 0.662, Pending_hits = 116321, Reservation_fails = 1657507
	L1D_cache_core[24]: Access = 5178296, Miss = 3487729, Miss_rate = 0.674, Pending_hits = 123134, Reservation_fails = 1899135
	L1D_cache_core[25]: Access = 5245337, Miss = 3561942, Miss_rate = 0.679, Pending_hits = 125260, Reservation_fails = 1746531
	L1D_cache_core[26]: Access = 5113892, Miss = 3474898, Miss_rate = 0.680, Pending_hits = 121377, Reservation_fails = 1745289
	L1D_cache_core[27]: Access = 5115299, Miss = 3475714, Miss_rate = 0.679, Pending_hits = 120661, Reservation_fails = 1766931
	L1D_cache_core[28]: Access = 5278424, Miss = 3592502, Miss_rate = 0.681, Pending_hits = 124698, Reservation_fails = 1787257
	L1D_cache_core[29]: Access = 5248487, Miss = 3568307, Miss_rate = 0.680, Pending_hits = 124374, Reservation_fails = 1838551
	L1D_total_cache_accesses = 155629857
	L1D_total_cache_misses = 105614248
	L1D_total_cache_miss_rate = 0.6786
	L1D_total_cache_pending_hits = 3705539
	L1D_total_cache_reservation_fails = 53585155
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46007772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3705539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 94003431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53557224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8395700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3705555
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2151463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 152112442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517415

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1536451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16117981
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35902792
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2632
ctas_completed 17192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
148326, 175424, 170262, 164048, 155043, 165332, 183936, 161197, 168976, 172392, 167465, 168578, 151170, 156879, 159021, 173563, 173012, 158002, 163089, 166561, 185210, 171902, 170258, 160077, 177364, 160794, 177814, 158674, 175309, 169256, 161764, 171794, 
gpgpu_n_tot_thrd_icount = 5025632288
gpgpu_n_tot_w_icount = 157051009
gpgpu_n_stall_shd_mem = 61146563
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111228174
gpgpu_n_mem_write_global = 3517415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 170607334
gpgpu_n_store_insn = 4400135
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35208192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 54599267
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6547296
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12266831	W0_Idle:117719811	W0_Scoreboard:-1647403483	W1:80755770	W2:22228535	W3:10190527	W4:6030604	W5:4174286	W6:3220276	W7:2604473	W8:2174035	W9:1850753	W10:1614975	W11:1426225	W12:1292993	W13:1184874	W14:1095548	W15:1007993	W16:930821	W17:865671	W18:813534	W19:784567	W20:773950	W21:796519	W22:812664	W23:815792	W24:785375	W25:722917	W26:630353	W27:553518	W28:492809	W29:456941	W30:431980	W31:365650	W32:5166081
single_issue_nums: WS0:39800709	WS1:39338871	WS2:38750025	WS3:39161404	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819192920 {8:102399115,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 140696600 {40:3517415,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 353162360 {40:8829059,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4095964600 {40:102399115,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28139320 {8:3517415,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 353162360 {40:8829059,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 4676 
max_icnt2sh_latency = 294 
averagemflatency = 446 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 101 
avg_icnt2sh_latency = 3 
mrq_lat_table:20702493 	522331 	1106968 	2391339 	4593384 	6306116 	7747917 	8039614 	5877390 	1756038 	93278 	1373 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51108333 	41915824 	15812476 	4098352 	1293938 	516630 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6532621 	921573 	241076 	129913 	95703831 	4249715 	1555328 	1418856 	2235132 	1121039 	572406 	64099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	94232904 	14797315 	4358402 	1099181 	221964 	32410 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7836 	24035 	1077 	1472 	223 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        12        16        11        12         9        12        60        60        64        64        36        36        64        64 
dram[1]:        64        64        10        13        18        15        16         8        60        60        64        64        36        36        64        64 
dram[2]:        64        64        17        10        10        12        12         8        60        60        64        64        36        36        64        64 
dram[3]:        64        64         8         8        15        12         8        13        60        60        64        64        36        36        64        64 
dram[4]:        64        64         9        11         9        11        14        14        60        60        64        64        36        36        64        64 
dram[5]:        64        64        12        16        13        14         8        14        60        60        64        64        36        36        64        64 
dram[6]:        64        64        12         9        12        15        11        14        60        60        64        64        36        36        64        64 
dram[7]:        64        64         8        12        15        15        11         9        64        64        58        64        32        32        64        64 
dram[8]:        64        64        11         9         8        12         9        18        64        64        64        64        32        32        64        64 
dram[9]:        64        64        12        12        22        11         8         8        64        64        64        64        32        32        64        64 
dram[10]:        64        64        10        14         9        13        20        13        64        64        64        64        32        32        64        64 
dram[11]:        64        64        16        12        12        18        15         9        64        64        64        64        32        32        64        64 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.069078  1.066385  1.065769  1.065538  1.073244  1.074817  1.066540  1.066652  1.066786  1.066316  1.065693  1.064865  1.070402  1.068342  1.070777  1.069039 
dram[1]:  1.068107  1.068094  1.068156  1.067363  1.075345  1.079147  1.067287  1.068938  1.069010  1.069921  1.066064  1.069284  1.068452  1.071284  1.069873  1.070028 
dram[2]:  1.066636  1.066158  1.066631  1.067551  1.075562  1.075223  1.066738  1.068224  1.066638  1.067871  1.064746  1.068695  1.068782  1.070343  1.067144  1.068825 
dram[3]:  1.064658  1.064832  1.065852  1.065130  1.075528  1.076779  1.066627  1.068970  1.069432  1.068909  1.070113  1.070694  1.072147  1.070943  1.071117  1.070849 
dram[4]:  1.069333  1.067626  1.068419  1.066238  1.073428  1.072299  1.066762  1.067868  1.067981  1.068242  1.068463  1.069023  1.070192  1.068252  1.069250  1.067748 
dram[5]:  1.066068  1.069921  1.069164  1.066429  1.079773  1.079899  1.069367  1.067805  1.069095  1.069467  1.068932  1.068302  1.067468  1.071523  1.065496  1.068506 
dram[6]:  1.068785  1.072997  1.070747  1.067796  1.074554  1.073246  1.069822  1.068636  1.068634  1.069873  1.068156  1.066862  1.066988  1.069894  1.066086  1.066861 
dram[7]:  1.069189  1.068712  1.068917  1.069551  1.078457  1.079735  1.065529  1.064894  1.068579  1.067057  1.068703  1.066447  1.072188  1.071662  1.070410  1.067013 
dram[8]:  1.067734  1.070817  1.071227  1.068629  1.079592  1.074630  1.069616  1.068352  1.065624  1.067513  1.069334  1.067504  1.072199  1.073224  1.067813  1.067819 
dram[9]:  1.067714  1.067263  1.066693  1.068982  1.077274  1.074343  1.066801  1.067854  1.067898  1.067601  1.063281  1.067772  1.071290  1.072439  1.068148  1.067693 
dram[10]:  1.068359  1.066938  1.069910  1.068876  1.072609  1.072598  1.069429  1.067732  1.069068  1.067893  1.069825  1.070597  1.072404  1.072184  1.071834  1.069501 
dram[11]:  1.067121  1.063823  1.064823  1.064898  1.071034  1.071923  1.064861  1.065130  1.066965  1.064813  1.067685  1.067145  1.068123  1.066583  1.069465  1.069537 
average row locality = 59138301/55310588 = 1.069204
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    294402    288041    288755    286964    300924    305909    290482    292463    289719    288982    282790    283029    292142    290350    295528    290759 
dram[1]:    289287    291360    294613    289991    306879    312037    295490    294462    295869    295044    283240    288338    289258    290522    292142    291705 
dram[2]:    288446    289150    286231    287446    307162    305939    293399    292838    290880    292083    282426    291180    288669    293741    286895    292632 
dram[3]:    284833    286044    287765    288075    307597    308707    294099    295977    294993    296120    284899    290825    294121    291437    289854    291279 
dram[4]:    289751    288962    291304    290664    303475    303994    294786    295868    292178    295463    288506    291157    290264    287341    289475    287183 
dram[5]:    287978    293592    293696    287374    311627    309615    299896    297614    296162    294454    288363    289842    286053    291429    286790    285054 
dram[6]:    294323    297263    295297    290529    305200    306801    295479    296235    292530    295919    286631    286833    284398    290386    282969    286976 
dram[7]:    288873    289980    292348    292886    311517    309985    290179    291438    293779    292563    288083    283290    294512    292302    288892    287041 
dram[8]:    291137    294169    295044    290272    310105    303744    296379    294575    290930    292517    287769    286524    294081    295102    287412    290018 
dram[9]:    289506    288828    289418    292202    308518    304415    293075    293690    295244    295582    283581    286837    291266    292599    290059    284215 
dram[10]:    289247    289586    292491    292555    301788    303448    294796    296244    292635    289215    290377    295252    291301    293677    293791    290251 
dram[11]:    290350    284315    290235    285689    301576    302327    289997    291314    289735    287669    287478    287657    291509    288134    291937    291222 
total dram reads = 56199176
bank skew: 312037/282426 = 1.10
chip skew: 4700237/4651144 = 1.01
number of total write accesses:
dram[0]:     19514     19410     19533     19384     19587     19535     19323     19525     19407     19433     19253     19210     19176     19204     19273     19445 
dram[1]:     19415     19331     19725     19735     19400     19528     19552     19925     19606     19530     19171     19197     19200     19194     19252     19218 
dram[2]:     19275     19298     19538     19483     19393     19383     19750     19744     19291     19375     19281     19479     19467     19207     19222     19399 
dram[3]:     19200     19425     19516     19369     19541     19631     19797     19546     19549     19660     19433     19475     19128     19137     19252     19147 
dram[4]:     19539     19386     19404     19393     19535     19585     19411     19596     19309     19331     19331     19516     18990     19136     19038     19154 
dram[5]:     19378     19487     19188     19402     19607     19590     19490     19631     19483     19418     19379     19436     19222     18975     19334     19238 
dram[6]:     19452     19294     19775     19430     19510     19524     19468     19591     19370     19618     19325     19185     19249     19285     18970     18978 
dram[7]:     19412     19474     19547     19517     19690     19556     19305     19536     19541     19520     19220     19130     19220     19152     19194     19271 
dram[8]:     19493     19473     19408     19445     19365     19375     19622     19481     19380     19433     19291     19020     19146     19173     19309     19401 
dram[9]:     19624     19509     19431     19383     19575     19505     19552     19449     19516     19352     19297     19366     19111     19124     19235     19271 
dram[10]:     19415     19421     19325     19244     19480     19438     19780     19673     19459     19365     19378     19257     19171     19181     19344     19218 
dram[11]:     19325     19464     19303     19540     19490     19550     19588     19738     19231     19358     19540     19458     19223     19220     19192     19220 
total dram writes = 3723507
bank skew: 19925/18970 = 1.05
chip skew: 310979/309654 = 1.00
average mf latency per bank:
dram[0]:        779       820       796       853       802       847       753       801       791       825       774       817       774       821       781       799
dram[1]:        913       996       934      1002       940      1030       901       978       916       985       907       995       894       972       910       976
dram[2]:        753       753       815       800       790       787       743       747       767       759       755       752       751       757       753       751
dram[3]:        814       785       853       829       826       807       810       777       824       786       820       794       818       788       812       796
dram[4]:        852       784       897       846       871       798       860       788       885       794       867       784       867       780       838       777
dram[5]:        818       930       874       955       843       941       826       932       850       935       839       934       818       939       812       934
dram[6]:        875       801       922       827       892       814       880       782       907       808       899       786       888       806       874       782
dram[7]:        781       798       826       844       826       851       771       772       781       794       775       796       803       804       771       776
dram[8]:        816       775       869       819       871       814       806       754       838       791       815       778      2869       795       798       769
dram[9]:        803       866       859       890       829       870       783       869       807       878       796       874       821       873       793       846
dram[10]:        986       808      2758       839       992       836       961       808      1012       807      1019       818       986       814       989       795
dram[11]:        757       757       791       782       764       782       749       743       753       757       764       779       755       763       760       765
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6747      6356      7469      6298      7147      6352      7104      6380      7334      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6900      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       7401      6179      7221      6645      7980      6607      6946      6472      7239      7854      6742      7064      6909      6581      7090      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6183      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7770
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      7462      7105      7501      7082      7181      7690      7201      7052      6726      7023      7611      6921      7469      7074      7572
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7372      7845      7703      7241      7455      6809      7143      6302      7448      6222      7727      6374      7572      6962      8648
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7114      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76697878 n_act=4592726 n_pre=4592710 n_ref_event=0 n_req=4905863 n_rd=4661239 n_rd_L2_A=0 n_write=0 n_wr_bk=310212 bw_util=0.2235
n_activity=60594527 dram_eff=0.3282
bk0: 294402a 51985578i bk1: 288041a 52664126i bk2: 288755a 52573056i bk3: 286964a 52791347i bk4: 300924a 51457037i bk5: 305909a 50869271i bk6: 290482a 52571267i bk7: 292463a 52348628i bk8: 289719a 52694943i bk9: 288982a 52844789i bk10: 282790a 53532143i bk11: 283029a 53454810i bk12: 292142a 52554045i bk13: 290350a 52652954i bk14: 295528a 52154201i bk15: 290759a 52604337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063830
Row_Buffer_Locality_read = 0.065231
Row_Buffer_Locality_write = 0.037130
Bank_Level_Parallism = 9.804527
Bank_Level_Parallism_Col = 2.219224
Bank_Level_Parallism_Ready = 1.083147
write_to_read_ratio_blp_rw_average = 0.092817
GrpLevelPara = 1.954640 

BW Util details:
bwutil = 0.223454 
total_CMD = 88992717 
util_bw = 19885804 
Wasted_Col = 38863412 
Wasted_Row = 1287175 
Idle = 28956326 

BW Util Bottlenecks: 
RCDc_limit = 70317483 
RCDWRc_limit = 2024615 
WTRc_limit = 11422317 
RTWc_limit = 9396193 
CCDLc_limit = 4076590 
rwq = 0 
CCDLc_limit_alone = 3423276 
WTRc_limit_alone = 11137265 
RTWc_limit_alone = 9027931 

Commands details: 
total_CMD = 88992717 
n_nop = 76697878 
Read = 4661239 
Write = 0 
L2_Alloc = 0 
L2_WB = 310212 
n_act = 4592726 
n_pre = 4592710 
n_ref = 0 
n_req = 4905863 
total_req = 4971451 

Dual Bus Interface Util: 
issued_total_row = 9185436 
issued_total_col = 4971451 
Row_Bus_Util =  0.103216 
CoL_Bus_Util = 0.055864 
Either_Row_CoL_Bus_Util = 0.138156 
Issued_on_Two_Bus_Simul_Util = 0.020924 
issued_two_Eff = 0.151450 
queue_avg = 13.800783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76631537 n_act=4623062 n_pre=4623046 n_ref_event=0 n_req=4945857 n_rd=4700237 n_rd_L2_A=0 n_write=0 n_wr_bk=310979 bw_util=0.2252
n_activity=60656784 dram_eff=0.3305
bk0: 289287a 52110713i bk1: 291360a 51790665i bk2: 294613a 51355609i bk3: 289991a 51866412i bk4: 306879a 50277136i bk5: 312037a 49703307i bk6: 295490a 51390665i bk7: 294462a 51531247i bk8: 295869a 51597837i bk9: 295044a 51681403i bk10: 283240a 52973477i bk11: 288338a 52449965i bk12: 289258a 52419806i bk13: 290522a 52291014i bk14: 292142a 51977542i bk15: 291705a 51985758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065266
Row_Buffer_Locality_read = 0.066650
Row_Buffer_Locality_write = 0.038788
Bank_Level_Parallism = 9.995769
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.084011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.225242 
total_CMD = 88992717 
util_bw = 20044864 
Wasted_Col = 38888664 
Wasted_Row = 1195864 
Idle = 28863325 

BW Util Bottlenecks: 
RCDc_limit = 70607106 
RCDWRc_limit = 2020459 
WTRc_limit = 11488777 
RTWc_limit = 9572196 
CCDLc_limit = 4123641 
rwq = 0 
CCDLc_limit_alone = 3461560 
WTRc_limit_alone = 11204062 
RTWc_limit_alone = 9194830 

Commands details: 
total_CMD = 88992717 
n_nop = 76631537 
Read = 4700237 
Write = 0 
L2_Alloc = 0 
L2_WB = 310979 
n_act = 4623062 
n_pre = 4623046 
n_ref = 0 
n_req = 4945857 
total_req = 5011216 

Dual Bus Interface Util: 
issued_total_row = 9246108 
issued_total_col = 5011216 
Row_Bus_Util =  0.103897 
CoL_Bus_Util = 0.056310 
Either_Row_CoL_Bus_Util = 0.138901 
Issued_on_Two_Bus_Simul_Util = 0.021307 
issued_two_Eff = 0.153395 
queue_avg = 14.784165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76697637 n_act=4598982 n_pre=4598966 n_ref_event=0 n_req=4914163 n_rd=4669117 n_rd_L2_A=0 n_write=0 n_wr_bk=310585 bw_util=0.2238
n_activity=60592606 dram_eff=0.3287
bk0: 288446a 52540832i bk1: 289150a 52446589i bk2: 286231a 52747178i bk3: 287446a 52644865i bk4: 307162a 50622866i bk5: 305939a 50788932i bk6: 293399a 51978237i bk7: 292838a 52081053i bk8: 290880a 52444692i bk9: 292083a 52319179i bk10: 282426a 53349418i bk11: 291180a 52389894i bk12: 288669a 52769626i bk13: 293741a 52252266i bk14: 286895a 52926320i bk15: 292632a 52276781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064137
Row_Buffer_Locality_read = 0.065544
Row_Buffer_Locality_write = 0.037336
Bank_Level_Parallism = 9.858151
Bank_Level_Parallism_Col = 2.221165
Bank_Level_Parallism_Ready = 1.083239
write_to_read_ratio_blp_rw_average = 0.092778
GrpLevelPara = 1.955975 

BW Util details:
bwutil = 0.223825 
total_CMD = 88992717 
util_bw = 19918808 
Wasted_Col = 38849008 
Wasted_Row = 1266126 
Idle = 28958775 

BW Util Bottlenecks: 
RCDc_limit = 70347317 
RCDWRc_limit = 2028252 
WTRc_limit = 11453644 
RTWc_limit = 9389343 
CCDLc_limit = 4101928 
rwq = 0 
CCDLc_limit_alone = 3447193 
WTRc_limit_alone = 11167598 
RTWc_limit_alone = 9020654 

Commands details: 
total_CMD = 88992717 
n_nop = 76697637 
Read = 4669117 
Write = 0 
L2_Alloc = 0 
L2_WB = 310585 
n_act = 4598982 
n_pre = 4598966 
n_ref = 0 
n_req = 4914163 
total_req = 4979702 

Dual Bus Interface Util: 
issued_total_row = 9197948 
issued_total_col = 4979702 
Row_Bus_Util =  0.103356 
CoL_Bus_Util = 0.055956 
Either_Row_CoL_Bus_Util = 0.138158 
Issued_on_Two_Bus_Simul_Util = 0.021154 
issued_two_Eff = 0.153116 
queue_avg = 13.930243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9302
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76656722 n_act=4611050 n_pre=4611034 n_ref_event=0 n_req=4931906 n_rd=4686625 n_rd_L2_A=0 n_write=0 n_wr_bk=310806 bw_util=0.2246
n_activity=60631419 dram_eff=0.3297
bk0: 284833a 52767589i bk1: 286044a 52580753i bk2: 287765a 52364325i bk3: 288075a 52366815i bk4: 307597a 50419633i bk5: 308707a 50203011i bk6: 294099a 51706564i bk7: 295977a 51606196i bk8: 294993a 51745635i bk9: 296120a 51683346i bk10: 284899a 52918343i bk11: 290825a 52223900i bk12: 294121a 52010908i bk13: 291437a 52276120i bk14: 289854a 52465223i bk15: 291279a 52212561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065057
Row_Buffer_Locality_read = 0.066456
Row_Buffer_Locality_write = 0.038323
Bank_Level_Parallism = 9.932497
Bank_Level_Parallism_Col = 2.228070
Bank_Level_Parallism_Ready = 1.084055
write_to_read_ratio_blp_rw_average = 0.093785
GrpLevelPara = 1.961449 

BW Util details:
bwutil = 0.224622 
total_CMD = 88992717 
util_bw = 19989724 
Wasted_Col = 38869339 
Wasted_Row = 1233265 
Idle = 28900389 

BW Util Bottlenecks: 
RCDc_limit = 70477476 
RCDWRc_limit = 2023739 
WTRc_limit = 11459477 
RTWc_limit = 9554978 
CCDLc_limit = 4116383 
rwq = 0 
CCDLc_limit_alone = 3452635 
WTRc_limit_alone = 11173295 
RTWc_limit_alone = 9177412 

Commands details: 
total_CMD = 88992717 
n_nop = 76656722 
Read = 4686625 
Write = 0 
L2_Alloc = 0 
L2_WB = 310806 
n_act = 4611050 
n_pre = 4611034 
n_ref = 0 
n_req = 4931906 
total_req = 4997431 

Dual Bus Interface Util: 
issued_total_row = 9222084 
issued_total_col = 4997431 
Row_Bus_Util =  0.103627 
CoL_Bus_Util = 0.056156 
Either_Row_CoL_Bus_Util = 0.138618 
Issued_on_Two_Bus_Simul_Util = 0.021165 
issued_two_Eff = 0.152685 
queue_avg = 14.463643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4636
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76664447 n_act=4607833 n_pre=4607817 n_ref_event=0 n_req=4925020 n_rd=4680371 n_rd_L2_A=0 n_write=0 n_wr_bk=309654 bw_util=0.2243
n_activity=60636744 dram_eff=0.3292
bk0: 289751a 52323026i bk1: 288962a 52442323i bk2: 291304a 52133739i bk3: 290664a 52228523i bk4: 303475a 50965108i bk5: 303994a 50917681i bk6: 294786a 51835877i bk7: 295868a 51716111i bk8: 292178a 52304863i bk9: 295463a 51927121i bk10: 288506a 52583856i bk11: 291157a 52368035i bk12: 290264a 52630284i bk13: 287341a 52904671i bk14: 289475a 52677097i bk15: 287183a 52852510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064403
Row_Buffer_Locality_read = 0.065745
Row_Buffer_Locality_write = 0.038733
Bank_Level_Parallism = 9.877184
Bank_Level_Parallism_Col = 2.225938
Bank_Level_Parallism_Ready = 1.083615
write_to_read_ratio_blp_rw_average = 0.093614
GrpLevelPara = 1.959605 

BW Util details:
bwutil = 0.224289 
total_CMD = 88992717 
util_bw = 19960100 
Wasted_Col = 38899945 
Wasted_Row = 1237236 
Idle = 28895436 

BW Util Bottlenecks: 
RCDc_limit = 70495747 
RCDWRc_limit = 2020069 
WTRc_limit = 11424218 
RTWc_limit = 9551567 
CCDLc_limit = 4103618 
rwq = 0 
CCDLc_limit_alone = 3442435 
WTRc_limit_alone = 11139945 
RTWc_limit_alone = 9174657 

Commands details: 
total_CMD = 88992717 
n_nop = 76664447 
Read = 4680371 
Write = 0 
L2_Alloc = 0 
L2_WB = 309654 
n_act = 4607833 
n_pre = 4607817 
n_ref = 0 
n_req = 4925020 
total_req = 4990025 

Dual Bus Interface Util: 
issued_total_row = 9215650 
issued_total_col = 4990025 
Row_Bus_Util =  0.103555 
CoL_Bus_Util = 0.056072 
Either_Row_CoL_Bus_Util = 0.138531 
Issued_on_Two_Bus_Simul_Util = 0.021096 
issued_two_Eff = 0.152285 
queue_avg = 14.113760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1138
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76650055 n_act=4621353 n_pre=4621337 n_ref_event=0 n_req=4944380 n_rd=4699539 n_rd_L2_A=0 n_write=0 n_wr_bk=310258 bw_util=0.2252
n_activity=60624406 dram_eff=0.3305
bk0: 287978a 51994418i bk1: 293592a 51357543i bk2: 293696a 51374101i bk3: 287374a 51969748i bk4: 311627a 49616053i bk5: 309615a 49820758i bk6: 299896a 50653216i bk7: 297614a 50959584i bk8: 296162a 51392407i bk9: 294454a 51564794i bk10: 288363a 52169748i bk11: 289842a 51997643i bk12: 286053a 52543763i bk13: 291429a 52004492i bk14: 286790a 52300861i bk15: 285054a 52597582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065332
Row_Buffer_Locality_read = 0.066711
Row_Buffer_Locality_write = 0.038862
Bank_Level_Parallism = 10.054351
Bank_Level_Parallism_Col = 2.231321
Bank_Level_Parallism_Ready = 1.083850
write_to_read_ratio_blp_rw_average = 0.093751
GrpLevelPara = 1.964340 

BW Util details:
bwutil = 0.225178 
total_CMD = 88992717 
util_bw = 20039188 
Wasted_Col = 38852699 
Wasted_Row = 1196809 
Idle = 28904021 

BW Util Bottlenecks: 
RCDc_limit = 70562190 
RCDWRc_limit = 2019342 
WTRc_limit = 11463299 
RTWc_limit = 9568545 
CCDLc_limit = 4130293 
rwq = 0 
CCDLc_limit_alone = 3466851 
WTRc_limit_alone = 11178076 
RTWc_limit_alone = 9190326 

Commands details: 
total_CMD = 88992717 
n_nop = 76650055 
Read = 4699539 
Write = 0 
L2_Alloc = 0 
L2_WB = 310258 
n_act = 4621353 
n_pre = 4621337 
n_ref = 0 
n_req = 4944380 
total_req = 5009797 

Dual Bus Interface Util: 
issued_total_row = 9242690 
issued_total_col = 5009797 
Row_Bus_Util =  0.103859 
CoL_Bus_Util = 0.056294 
Either_Row_CoL_Bus_Util = 0.138693 
Issued_on_Two_Bus_Simul_Util = 0.021460 
issued_two_Eff = 0.154734 
queue_avg = 15.019842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0198
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76655139 n_act=4612321 n_pre=4612305 n_ref_event=0 n_req=4932477 n_rd=4687769 n_rd_L2_A=0 n_write=0 n_wr_bk=310024 bw_util=0.2246
n_activity=60666338 dram_eff=0.3295
bk0: 294323a 51732251i bk1: 297263a 51540807i bk2: 295297a 51522386i bk3: 290529a 52183166i bk4: 305200a 50735019i bk5: 306801a 50536222i bk6: 295479a 51689631i bk7: 296235a 51605645i bk8: 292530a 52124701i bk9: 295919a 51851286i bk10: 286631a 52848039i bk11: 286833a 52856595i bk12: 284398a 53128275i bk13: 290386a 52473284i bk14: 282969a 53272785i bk15: 286976a 52867708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064908
Row_Buffer_Locality_read = 0.066256
Row_Buffer_Locality_write = 0.039071
Bank_Level_Parallism = 9.903699
Bank_Level_Parallism_Col = 2.226355
Bank_Level_Parallism_Ready = 1.083579
write_to_read_ratio_blp_rw_average = 0.093373
GrpLevelPara = 1.960273 

BW Util details:
bwutil = 0.224638 
total_CMD = 88992717 
util_bw = 19991172 
Wasted_Col = 38899748 
Wasted_Row = 1233481 
Idle = 28868316 

BW Util Bottlenecks: 
RCDc_limit = 70531648 
RCDWRc_limit = 2016598 
WTRc_limit = 11425011 
RTWc_limit = 9520028 
CCDLc_limit = 4114460 
rwq = 0 
CCDLc_limit_alone = 3455412 
WTRc_limit_alone = 11140709 
RTWc_limit_alone = 9145282 

Commands details: 
total_CMD = 88992717 
n_nop = 76655139 
Read = 4687769 
Write = 0 
L2_Alloc = 0 
L2_WB = 310024 
n_act = 4612321 
n_pre = 4612305 
n_ref = 0 
n_req = 4932477 
total_req = 4997793 

Dual Bus Interface Util: 
issued_total_row = 9224626 
issued_total_col = 4997793 
Row_Bus_Util =  0.103656 
CoL_Bus_Util = 0.056160 
Either_Row_CoL_Bus_Util = 0.138636 
Issued_on_Two_Bus_Simul_Util = 0.021180 
issued_two_Eff = 0.152772 
queue_avg = 14.288579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2886
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76663270 n_act=4610487 n_pre=4610471 n_ref_event=0 n_req=4932683 n_rd=4687668 n_rd_L2_A=0 n_write=0 n_wr_bk=310285 bw_util=0.2246
n_activity=60641762 dram_eff=0.3297
bk0: 288873a 52260456i bk1: 289980a 52017753i bk2: 292348a 51704690i bk3: 292886a 51712092i bk4: 311517a 49826687i bk5: 309985a 50052084i bk6: 290179a 52119034i bk7: 291438a 51979473i bk8: 293779a 51841174i bk9: 292563a 51939556i bk10: 288083a 52482866i bk11: 283290a 53074951i bk12: 294512a 51973648i bk13: 292302a 52028234i bk14: 288892a 52569202i bk15: 287041a 52652826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065319
Row_Buffer_Locality_read = 0.066761
Row_Buffer_Locality_write = 0.037728
Bank_Level_Parallism = 9.954577
Bank_Level_Parallism_Col = 2.226496
Bank_Level_Parallism_Ready = 1.083329
write_to_read_ratio_blp_rw_average = 0.093437
GrpLevelPara = 1.960674 

BW Util details:
bwutil = 0.224645 
total_CMD = 88992717 
util_bw = 19991812 
Wasted_Col = 38858696 
Wasted_Row = 1242074 
Idle = 28900135 

BW Util Bottlenecks: 
RCDc_limit = 70454544 
RCDWRc_limit = 2021579 
WTRc_limit = 11441836 
RTWc_limit = 9512459 
CCDLc_limit = 4117185 
rwq = 0 
CCDLc_limit_alone = 3457189 
WTRc_limit_alone = 11156577 
RTWc_limit_alone = 9137722 

Commands details: 
total_CMD = 88992717 
n_nop = 76663270 
Read = 4687668 
Write = 0 
L2_Alloc = 0 
L2_WB = 310285 
n_act = 4610487 
n_pre = 4610471 
n_ref = 0 
n_req = 4932683 
total_req = 4997953 

Dual Bus Interface Util: 
issued_total_row = 9220958 
issued_total_col = 4997953 
Row_Bus_Util =  0.103615 
CoL_Bus_Util = 0.056161 
Either_Row_CoL_Bus_Util = 0.138544 
Issued_on_Two_Bus_Simul_Util = 0.021232 
issued_two_Eff = 0.153248 
queue_avg = 14.578768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5788
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76647359 n_act=4620074 n_pre=4620058 n_ref_event=0 n_req=4944157 n_rd=4699778 n_rd_L2_A=0 n_write=0 n_wr_bk=309815 bw_util=0.2252
n_activity=60643045 dram_eff=0.3304
bk0: 291137a 51675719i bk1: 294169a 51389878i bk2: 295044a 51321498i bk3: 290272a 51838689i bk4: 310105a 49914815i bk5: 303744a 50602434i bk6: 296379a 51309378i bk7: 294575a 51506840i bk8: 290930a 51998060i bk9: 292517a 51883638i bk10: 287769a 52408346i bk11: 286524a 52577778i bk12: 294081a 51734416i bk13: 295102a 51610299i bk14: 287412a 52374210i bk15: 290018a 52039664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065549
Row_Buffer_Locality_read = 0.066988
Row_Buffer_Locality_write = 0.037872
Bank_Level_Parallism = 10.021084
Bank_Level_Parallism_Col = 2.228790
Bank_Level_Parallism_Ready = 1.083193
write_to_read_ratio_blp_rw_average = 0.093338
GrpLevelPara = 1.963122 

BW Util details:
bwutil = 0.225169 
total_CMD = 88992717 
util_bw = 20038372 
Wasted_Col = 38847672 
Wasted_Row = 1215276 
Idle = 28891397 

BW Util Bottlenecks: 
RCDc_limit = 70546268 
RCDWRc_limit = 2015539 
WTRc_limit = 11417243 
RTWc_limit = 9512774 
CCDLc_limit = 4131356 
rwq = 0 
CCDLc_limit_alone = 3472697 
WTRc_limit_alone = 11132944 
RTWc_limit_alone = 9138414 

Commands details: 
total_CMD = 88992717 
n_nop = 76647359 
Read = 4699778 
Write = 0 
L2_Alloc = 0 
L2_WB = 309815 
n_act = 4620074 
n_pre = 4620058 
n_ref = 0 
n_req = 4944157 
total_req = 5009593 

Dual Bus Interface Util: 
issued_total_row = 9240132 
issued_total_col = 5009593 
Row_Bus_Util =  0.103830 
CoL_Bus_Util = 0.056292 
Either_Row_CoL_Bus_Util = 0.138723 
Issued_on_Two_Bus_Simul_Util = 0.021399 
issued_two_Eff = 0.154258 
queue_avg = 14.662883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6629
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76675088 n_act=4606251 n_pre=4606235 n_ref_event=0 n_req=4924014 n_rd=4679035 n_rd_L2_A=0 n_write=0 n_wr_bk=310300 bw_util=0.2243
n_activity=60627070 dram_eff=0.3292
bk0: 289506a 52224521i bk1: 288828a 52177158i bk2: 289418a 52175663i bk3: 292202a 51802597i bk4: 308518a 50320867i bk5: 304415a 50725292i bk6: 293075a 51887822i bk7: 293690a 51850026i bk8: 295244a 51698016i bk9: 295582a 51764819i bk10: 283581a 53028029i bk11: 286837a 52704180i bk12: 291266a 52448915i bk13: 292599a 52248126i bk14: 290059a 52374141i bk15: 284215a 53058168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064533
Row_Buffer_Locality_read = 0.065993
Row_Buffer_Locality_write = 0.036656
Bank_Level_Parallism = 9.920287
Bank_Level_Parallism_Col = 2.225181
Bank_Level_Parallism_Ready = 1.083050
write_to_read_ratio_blp_rw_average = 0.093736
GrpLevelPara = 1.959749 

BW Util details:
bwutil = 0.224258 
total_CMD = 88992717 
util_bw = 19957340 
Wasted_Col = 38867842 
Wasted_Row = 1247558 
Idle = 28919977 

BW Util Bottlenecks: 
RCDc_limit = 70432792 
RCDWRc_limit = 2027183 
WTRc_limit = 11425606 
RTWc_limit = 9529822 
CCDLc_limit = 4100381 
rwq = 0 
CCDLc_limit_alone = 3440294 
WTRc_limit_alone = 11141337 
RTWc_limit_alone = 9154004 

Commands details: 
total_CMD = 88992717 
n_nop = 76675088 
Read = 4679035 
Write = 0 
L2_Alloc = 0 
L2_WB = 310300 
n_act = 4606251 
n_pre = 4606235 
n_ref = 0 
n_req = 4924014 
total_req = 4989335 

Dual Bus Interface Util: 
issued_total_row = 9212486 
issued_total_col = 4989335 
Row_Bus_Util =  0.103520 
CoL_Bus_Util = 0.056065 
Either_Row_CoL_Bus_Util = 0.138412 
Issued_on_Two_Bus_Simul_Util = 0.021172 
issued_two_Eff = 0.152967 
queue_avg = 14.576536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5765
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76633990 n_act=4618595 n_pre=4618579 n_ref_event=0 n_req=4941875 n_rd=4696654 n_rd_L2_A=0 n_write=0 n_wr_bk=310149 bw_util=0.225
n_activity=60709146 dram_eff=0.3299
bk0: 289247a 52314107i bk1: 289586a 52291413i bk2: 292491a 51867316i bk3: 292555a 52026408i bk4: 301788a 50984071i bk5: 303448a 50882159i bk6: 294796a 51645932i bk7: 296244a 51544169i bk8: 292635a 52093613i bk9: 289215a 52593408i bk10: 290377a 52415419i bk11: 295252a 51873343i bk12: 291301a 52393874i bk13: 293677a 52075977i bk14: 293791a 52048160i bk15: 290251a 52469009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065416
Row_Buffer_Locality_read = 0.066698
Row_Buffer_Locality_write = 0.040865
Bank_Level_Parallism = 9.919942
Bank_Level_Parallism_Col = 2.228101
Bank_Level_Parallism_Ready = 1.084397
write_to_read_ratio_blp_rw_average = 0.093039
GrpLevelPara = 1.960852 

BW Util details:
bwutil = 0.225043 
total_CMD = 88992717 
util_bw = 20027212 
Wasted_Col = 38929347 
Wasted_Row = 1215986 
Idle = 28820172 

BW Util Bottlenecks: 
RCDc_limit = 70613327 
RCDWRc_limit = 2010459 
WTRc_limit = 11469380 
RTWc_limit = 9536377 
CCDLc_limit = 4120339 
rwq = 0 
CCDLc_limit_alone = 3458163 
WTRc_limit_alone = 11183126 
RTWc_limit_alone = 9160455 

Commands details: 
total_CMD = 88992717 
n_nop = 76633990 
Read = 4696654 
Write = 0 
L2_Alloc = 0 
L2_WB = 310149 
n_act = 4618595 
n_pre = 4618579 
n_ref = 0 
n_req = 4941875 
total_req = 5006803 

Dual Bus Interface Util: 
issued_total_row = 9237174 
issued_total_col = 5006803 
Row_Bus_Util =  0.103797 
CoL_Bus_Util = 0.056261 
Either_Row_CoL_Bus_Util = 0.138873 
Issued_on_Two_Bus_Simul_Util = 0.021184 
issued_two_Eff = 0.152544 
queue_avg = 14.584064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5841
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88992717 n_nop=76705740 n_act=4587857 n_pre=4587841 n_ref_event=0 n_req=4895906 n_rd=4651144 n_rd_L2_A=0 n_write=0 n_wr_bk=310440 bw_util=0.223
n_activity=60610275 dram_eff=0.3274
bk0: 290350a 52775408i bk1: 284315a 53310472i bk2: 290235a 52735228i bk3: 285689a 53170201i bk4: 301576a 51652382i bk5: 302327a 51485987i bk6: 289997a 52767307i bk7: 291314a 52676722i bk8: 289735a 53030358i bk9: 287669a 53172026i bk10: 287478a 53203820i bk11: 287657a 53132215i bk12: 291509a 52778218i bk13: 288134a 53188863i bk14: 291937a 52821172i bk15: 291222a 52783198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062920
Row_Buffer_Locality_read = 0.064309
Row_Buffer_Locality_write = 0.036521
Bank_Level_Parallism = 9.720119
Bank_Level_Parallism_Col = 2.213603
Bank_Level_Parallism_Ready = 1.083093
write_to_read_ratio_blp_rw_average = 0.091824
GrpLevelPara = 1.950585 

BW Util details:
bwutil = 0.223011 
total_CMD = 88992717 
util_bw = 19846336 
Wasted_Col = 38899353 
Wasted_Row = 1301670 
Idle = 28945358 

BW Util Bottlenecks: 
RCDc_limit = 70313286 
RCDWRc_limit = 2029264 
WTRc_limit = 11443602 
RTWc_limit = 9267958 
CCDLc_limit = 4062479 
rwq = 0 
CCDLc_limit_alone = 3414339 
WTRc_limit_alone = 11157193 
RTWc_limit_alone = 8906227 

Commands details: 
total_CMD = 88992717 
n_nop = 76705740 
Read = 4651144 
Write = 0 
L2_Alloc = 0 
L2_WB = 310440 
n_act = 4587857 
n_pre = 4587841 
n_ref = 0 
n_req = 4895906 
total_req = 4961584 

Dual Bus Interface Util: 
issued_total_row = 9175698 
issued_total_col = 4961584 
Row_Bus_Util =  0.103106 
CoL_Bus_Util = 0.055753 
Either_Row_CoL_Bus_Util = 0.138067 
Issued_on_Two_Bus_Simul_Util = 0.020792 
issued_two_Eff = 0.150591 
queue_avg = 13.343683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4594168, Miss = 2357658, Miss_rate = 0.513, Pending_hits = 19444, Reservation_fails = 4901
L2_cache_bank[1]: Access = 4559001, Miss = 2349413, Miss_rate = 0.515, Pending_hits = 18802, Reservation_fails = 8433
L2_cache_bank[2]: Access = 4608947, Miss = 2369694, Miss_rate = 0.514, Pending_hits = 19737, Reservation_fails = 8798
L2_cache_bank[3]: Access = 4579012, Miss = 2376375, Miss_rate = 0.519, Pending_hits = 20281, Reservation_fails = 10762
L2_cache_bank[4]: Access = 4591912, Miss = 2347024, Miss_rate = 0.511, Pending_hits = 19249, Reservation_fails = 9875
L2_cache_bank[5]: Access = 4577770, Miss = 2367925, Miss_rate = 0.517, Pending_hits = 19440, Reservation_fails = 9844
L2_cache_bank[6]: Access = 4581916, Miss = 2361077, Miss_rate = 0.515, Pending_hits = 19703, Reservation_fails = 4512
L2_cache_bank[7]: Access = 4633736, Miss = 2371380, Miss_rate = 0.512, Pending_hits = 19973, Reservation_fails = 4667
L2_cache_bank[8]: Access = 4601738, Miss = 2362655, Miss_rate = 0.513, Pending_hits = 20199, Reservation_fails = 9359
L2_cache_bank[9]: Access = 4648290, Miss = 2363546, Miss_rate = 0.508, Pending_hits = 19923, Reservation_fails = 9717
L2_cache_bank[10]: Access = 4599738, Miss = 2373473, Miss_rate = 0.516, Pending_hits = 20556, Reservation_fails = 8656
L2_cache_bank[11]: Access = 4579164, Miss = 2371880, Miss_rate = 0.518, Pending_hits = 20519, Reservation_fails = 6790
L2_cache_bank[12]: Access = 4581377, Miss = 2359731, Miss_rate = 0.515, Pending_hits = 19578, Reservation_fails = 15220
L2_cache_bank[13]: Access = 4626148, Miss = 2373846, Miss_rate = 0.513, Pending_hits = 19742, Reservation_fails = 7467
L2_cache_bank[14]: Access = 4626809, Miss = 2371103, Miss_rate = 0.512, Pending_hits = 20127, Reservation_fails = 8510
L2_cache_bank[15]: Access = 4640963, Miss = 2362409, Miss_rate = 0.509, Pending_hits = 20251, Reservation_fails = 12316
L2_cache_bank[16]: Access = 6665856, Miss = 2375779, Miss_rate = 0.356, Pending_hits = 19850, Reservation_fails = 7776
L2_cache_bank[17]: Access = 4614570, Miss = 2369840, Miss_rate = 0.514, Pending_hits = 19875, Reservation_fails = 9362
L2_cache_bank[18]: Access = 4612773, Miss = 2363597, Miss_rate = 0.512, Pending_hits = 20512, Reservation_fails = 12327
L2_cache_bank[19]: Access = 4539374, Miss = 2361296, Miss_rate = 0.520, Pending_hits = 20606, Reservation_fails = 6608
L2_cache_bank[20]: Access = 6966917, Miss = 2369353, Miss_rate = 0.340, Pending_hits = 20082, Reservation_fails = 6245
L2_cache_bank[21]: Access = 4621298, Miss = 2373149, Miss_rate = 0.514, Pending_hits = 19879, Reservation_fails = 10383
L2_cache_bank[22]: Access = 4544581, Miss = 2355737, Miss_rate = 0.518, Pending_hits = 19192, Reservation_fails = 14601
L2_cache_bank[23]: Access = 4549531, Miss = 2341247, Miss_rate = 0.515, Pending_hits = 19347, Reservation_fails = 7423
L2_total_cache_accesses = 114745589
L2_total_cache_misses = 56749187
L2_total_cache_miss_rate = 0.4946
L2_total_cache_pending_hits = 476867
L2_total_cache_reservation_fails = 214552
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54552131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39460873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 214552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16738303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 476867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2967404
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 412505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111228174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517415
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 613
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9247
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 204689
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=114745589
icnt_total_pkts_simt_to_mem=114745589
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 114745589
Req_Network_cycles = 34702211
Req_Network_injected_packets_per_cycle =       3.3066 
Req_Network_conflicts_per_cycle =       1.4437
Req_Network_conflicts_per_cycle_util =       2.1158
Req_Bank_Level_Parallism =       4.8458
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9280
Req_Network_out_buffer_full_per_cycle =       0.0294
Req_Network_out_buffer_avg_util =       2.9093

Reply_Network_injected_packets_num = 114745589
Reply_Network_cycles = 34702211
Reply_Network_injected_packets_per_cycle =        3.3066
Reply_Network_conflicts_per_cycle =        1.5948
Reply_Network_conflicts_per_cycle_util =       2.3361
Reply_Bank_Level_Parallism =       4.8436
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1526
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1102
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 17 hrs, 32 min, 54 sec (149574 sec)
gpgpu_simulation_rate = 4956 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 5883620x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (3,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
Destroy streams for kernel 12: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 31608
gpu_sim_insn = 70036
gpu_ipc =       2.2158
gpu_tot_sim_cycle = 34733819
gpu_tot_sim_insn = 741384885
gpu_tot_ipc =      21.3448
gpu_tot_issued_cta = 17195
gpu_occupancy = 16.3292% 
gpu_tot_occupancy = 59.2448% 
max_total_param_size = 0
gpu_stall_dramfull = 9366416
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0940
partiton_level_parallism_total  =       3.3037
partiton_level_parallism_util =       1.2427
partiton_level_parallism_util_total  =       4.9344
L2_BW  =       4.1043 GB/Sec
L2_BW_total  =     144.3037 GB/Sec
gpu_total_sim_rate=4955

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5324762, Miss = 3626724, Miss_rate = 0.681, Pending_hits = 124238, Reservation_fails = 1785378
	L1D_cache_core[1]: Access = 5272094, Miss = 3602073, Miss_rate = 0.683, Pending_hits = 124152, Reservation_fails = 1787061
	L1D_cache_core[2]: Access = 5231563, Miss = 3558159, Miss_rate = 0.680, Pending_hits = 124781, Reservation_fails = 1827999
	L1D_cache_core[3]: Access = 4835094, Miss = 3200419, Miss_rate = 0.662, Pending_hits = 119557, Reservation_fails = 1691230
	L1D_cache_core[4]: Access = 5311476, Miss = 3628599, Miss_rate = 0.683, Pending_hits = 125363, Reservation_fails = 1821839
	L1D_cache_core[5]: Access = 5194999, Miss = 3502175, Miss_rate = 0.674, Pending_hits = 122894, Reservation_fails = 1790387
	L1D_cache_core[6]: Access = 5240758, Miss = 3593125, Miss_rate = 0.686, Pending_hits = 123082, Reservation_fails = 1847582
	L1D_cache_core[7]: Access = 5366136, Miss = 3671469, Miss_rate = 0.684, Pending_hits = 125344, Reservation_fails = 1905622
	L1D_cache_core[8]: Access = 5145481, Miss = 3445822, Miss_rate = 0.670, Pending_hits = 121831, Reservation_fails = 1682938
	L1D_cache_core[9]: Access = 5110534, Miss = 3460424, Miss_rate = 0.677, Pending_hits = 121249, Reservation_fails = 1761485
	L1D_cache_core[10]: Access = 5311270, Miss = 3619090, Miss_rate = 0.681, Pending_hits = 125805, Reservation_fails = 1818083
	L1D_cache_core[11]: Access = 5238638, Miss = 3574810, Miss_rate = 0.682, Pending_hits = 125061, Reservation_fails = 1744350
	L1D_cache_core[12]: Access = 5208218, Miss = 3522958, Miss_rate = 0.676, Pending_hits = 121088, Reservation_fails = 1732844
	L1D_cache_core[13]: Access = 5250450, Miss = 3570814, Miss_rate = 0.680, Pending_hits = 124292, Reservation_fails = 1800199
	L1D_cache_core[14]: Access = 5295706, Miss = 3624448, Miss_rate = 0.684, Pending_hits = 125310, Reservation_fails = 1949204
	L1D_cache_core[15]: Access = 5238890, Miss = 3577627, Miss_rate = 0.683, Pending_hits = 125994, Reservation_fails = 1762319
	L1D_cache_core[16]: Access = 5176171, Miss = 3527163, Miss_rate = 0.681, Pending_hits = 122965, Reservation_fails = 1802900
	L1D_cache_core[17]: Access = 5164197, Miss = 3503968, Miss_rate = 0.679, Pending_hits = 121706, Reservation_fails = 1716637
	L1D_cache_core[18]: Access = 4869759, Miss = 3250679, Miss_rate = 0.668, Pending_hits = 121441, Reservation_fails = 1693734
	L1D_cache_core[19]: Access = 5311041, Miss = 3598023, Miss_rate = 0.677, Pending_hits = 125876, Reservation_fails = 1809856
	L1D_cache_core[20]: Access = 5269819, Miss = 3628284, Miss_rate = 0.689, Pending_hits = 125782, Reservation_fails = 1818066
	L1D_cache_core[21]: Access = 5285901, Miss = 3620702, Miss_rate = 0.685, Pending_hits = 126034, Reservation_fails = 1777896
	L1D_cache_core[22]: Access = 5188274, Miss = 3490567, Miss_rate = 0.673, Pending_hits = 126684, Reservation_fails = 1817025
	L1D_cache_core[23]: Access = 4619385, Miss = 3057550, Miss_rate = 0.662, Pending_hits = 116321, Reservation_fails = 1657507
	L1D_cache_core[24]: Access = 5178296, Miss = 3487729, Miss_rate = 0.674, Pending_hits = 123134, Reservation_fails = 1899135
	L1D_cache_core[25]: Access = 5245337, Miss = 3561942, Miss_rate = 0.679, Pending_hits = 125260, Reservation_fails = 1746531
	L1D_cache_core[26]: Access = 5113892, Miss = 3474898, Miss_rate = 0.680, Pending_hits = 121377, Reservation_fails = 1745289
	L1D_cache_core[27]: Access = 5115299, Miss = 3475714, Miss_rate = 0.679, Pending_hits = 120661, Reservation_fails = 1766931
	L1D_cache_core[28]: Access = 5278424, Miss = 3592502, Miss_rate = 0.681, Pending_hits = 124698, Reservation_fails = 1787257
	L1D_cache_core[29]: Access = 5248487, Miss = 3568307, Miss_rate = 0.680, Pending_hits = 124374, Reservation_fails = 1838551
	L1D_total_cache_accesses = 155640351
	L1D_total_cache_misses = 105616764
	L1D_total_cache_miss_rate = 0.6786
	L1D_total_cache_pending_hits = 3706354
	L1D_total_cache_reservation_fails = 53585835
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46014843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3706354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 94005054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53557904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8396538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3706370
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2151479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 152122789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517562

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1536451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16118640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35902813
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2632
ctas_completed 17195, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
148731, 175640, 170855, 164363, 155272, 165985, 184191, 161458, 168976, 172392, 167465, 168578, 151170, 156879, 159021, 173563, 173012, 158002, 163089, 166561, 185210, 171902, 170258, 160077, 177364, 160794, 177814, 158674, 175309, 169256, 161764, 171794, 
gpgpu_n_tot_thrd_icount = 5025951936
gpgpu_n_tot_w_icount = 157060998
gpgpu_n_stall_shd_mem = 61149857
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111230997
gpgpu_n_mem_write_global = 3517562
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 170620451
gpgpu_n_store_insn = 4400300
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35214336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 54602230
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6547627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12267051	W0_Idle:117788087	W0_Scoreboard:-1647189740	W1:80759803	W2:22229621	W3:10191139	W4:6030986	W5:4174617	W6:3220647	W7:2604648	W8:2174253	W9:1850886	W10:1615208	W11:1426451	W12:1293099	W13:1185023	W14:1095669	W15:1008161	W16:930863	W17:865803	W18:813594	W19:784595	W20:774048	W21:796547	W22:812725	W23:815903	W24:785450	W25:722961	W26:630422	W27:553554	W28:492820	W29:456952	W30:431991	W31:365650	W32:5166909
single_issue_nums: WS0:39803371	WS1:39341645	WS2:38752793	WS3:39163189	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819212608 {8:102401576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 140702480 {40:3517562,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 353176840 {40:8829421,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4096063040 {40:102401576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28140496 {8:3517562,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 353176840 {40:8829421,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 4676 
max_icnt2sh_latency = 294 
averagemflatency = 446 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 101 
avg_icnt2sh_latency = 3 
mrq_lat_table:20703462 	522333 	1106986 	2391371 	4593415 	6306125 	7747919 	8039614 	5877390 	1756038 	93278 	1373 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51110098 	41917029 	15812476 	4098352 	1293938 	516630 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6532983 	921573 	241076 	129913 	95706317 	4249837 	1555328 	1418856 	2235132 	1121039 	572406 	64099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	94235523 	14797506 	4358489 	1099229 	221989 	32410 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7841 	24056 	1077 	1472 	223 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        12        16        11        12         9        12        60        60        64        64        36        36        64        64 
dram[1]:        64        64        10        13        18        15        16         8        60        60        64        64        36        36        64        64 
dram[2]:        64        64        17        10        10        12        12         8        60        60        64        64        36        36        64        64 
dram[3]:        64        64         8         8        15        12         8        13        60        60        64        64        36        36        64        64 
dram[4]:        64        64         9        11         9        11        14        14        60        60        64        64        36        36        64        64 
dram[5]:        64        64        12        16        13        14         8        14        60        60        64        64        36        36        64        64 
dram[6]:        64        64        12         9        12        15        11        14        60        60        64        64        36        36        64        64 
dram[7]:        64        64         8        12        15        15        11         9        64        64        58        64        32        32        64        64 
dram[8]:        64        64        11         9         8        12         9        18        64        64        64        64        32        32        64        64 
dram[9]:        64        64        12        12        22        11         8         8        64        64        64        64        32        32        64        64 
dram[10]:        64        64        10        14         9        13        20        13        64        64        64        64        32        32        64        64 
dram[11]:        64        64        16        12        12        18        15         9        64        64        64        64        32        32        64        64 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.069091  1.066394  1.065781  1.065554  1.073244  1.074816  1.066542  1.066654  1.066792  1.066326  1.065703  1.064879  1.070405  1.068352  1.070777  1.069038 
dram[1]:  1.068106  1.068098  1.068174  1.067390  1.075344  1.079150  1.067287  1.068941  1.069026  1.069934  1.066072  1.069289  1.068462  1.071301  1.069873  1.070032 
dram[2]:  1.066635  1.066161  1.066640  1.067571  1.075561  1.075229  1.066738  1.068224  1.066652  1.067874  1.064749  1.068695  1.068792  1.070349  1.067144  1.068824 
dram[3]:  1.064658  1.064832  1.065869  1.065147  1.075532  1.076782  1.066627  1.068970  1.069449  1.068912  1.070116  1.070704  1.072163  1.070956  1.071116  1.070856 
dram[4]:  1.069333  1.067629  1.068420  1.066254  1.073436  1.072301  1.066765  1.067868  1.067994  1.068266  1.068472  1.069033  1.070190  1.068254  1.069250  1.067751 
dram[5]:  1.066068  1.069921  1.069173  1.066436  1.079771  1.079908  1.069367  1.067805  1.069104  1.069490  1.068942  1.068318  1.067471  1.071522  1.065499  1.068506 
dram[6]:  1.068784  1.072996  1.070757  1.067805  1.074560  1.073246  1.069822  1.068636  1.068636  1.069880  1.068179  1.066875  1.066988  1.069901  1.066086  1.066861 
dram[7]:  1.069189  1.068710  1.068936  1.069556  1.078459  1.079734  1.065528  1.064894  1.068589  1.067062  1.068709  1.066468  1.072187  1.071661  1.070410  1.067013 
dram[8]:  1.067736  1.070817  1.071243  1.068633  1.079592  1.074637  1.069616  1.068354  1.065633  1.067519  1.069338  1.067517  1.072207  1.073232  1.067812  1.067826 
dram[9]:  1.067717  1.067269  1.066708  1.068997  1.077274  1.074343  1.066803  1.067860  1.067898  1.067601  1.063291  1.067786  1.071298  1.072451  1.068148  1.067693 
dram[10]:  1.068362  1.066943  1.069918  1.068899  1.072608  1.072597  1.069429  1.067731  1.069082  1.067902  1.069839  1.070606  1.072404  1.072189  1.071836  1.069507 
dram[11]:  1.067123  1.063825  1.064842  1.064910  1.071033  1.071929  1.064864  1.065137  1.066993  1.064851  1.067696  1.067155  1.068132  1.066592  1.069469  1.069540 
average row locality = 59139364/55311272 = 1.069210
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    294412    288051    288767    286976    300926    305913    290487    292468    289724    288987    282796    283033    292144    290354    295529    290761 
dram[1]:    289291    291362    294633    290005    306880    312038    295492    294465    295880    295051    283251    288347    289262    290529    292143    291707 
dram[2]:    288448    289153    286237    287458    307165    305944    293401    292839    290886    292087    282429    291181    288674    293747    286896    292635 
dram[3]:    284833    286045    287775    288084    307608    308710    294101    295979    295001    296123    284902    290830    294129    291447    289855    291282 
dram[4]:    289753    288965    291312    290674    303483    304001    294790    295870    292184    295471    288513    291162    290269    287348    289475    287187 
dram[5]:    287978    293592    293704    287380    311632    309622    299897    297615    296168    294467    288367    289853    286057    291434    286792    285055 
dram[6]:    294324    297265    295302    290539    305208    306803    295481    296236    292537    295923    286644    286839    284398    290390    282970    286976 
dram[7]:    288874    289986    292360    292896    311522    309987    290185    291439    293785    292572    288089    283299    294517    292306    288892    287042 
dram[8]:    291143    294171    295056    290285    310108    303747    296380    294580    290938    292524    287783    286533    294091    295114    287416    290022 
dram[9]:    289510    288834    289431    292219    308520    304415    293081    293695    295246    295584    283586    286843    291280    292610    290061    284215 
dram[10]:    289250    289594    292503    292567    301789    303451    294797    296245    292640    289224    290381    295260    291314    293685    293797    290257 
dram[11]:    290355    284323    290248    285701    301579    302332    290000    291317    289747    287684    287483    287664    291517    288143    291939    291225 
total dram reads = 56200236
bank skew: 312038/282429 = 1.10
chip skew: 4700336/4651257 = 1.01
number of total write accesses:
dram[0]:     19514     19410     19533     19384     19587     19535     19324     19525     19407     19433     19253     19210     19176     19204     19273     19445 
dram[1]:     19415     19331     19725     19735     19400     19528     19552     19925     19606     19530     19171     19197     19200     19194     19252     19218 
dram[2]:     19275     19298     19538     19483     19393     19383     19750     19744     19291     19375     19281     19479     19467     19207     19222     19399 
dram[3]:     19200     19425     19516     19369     19541     19631     19797     19546     19549     19660     19433     19475     19128     19137     19252     19147 
dram[4]:     19539     19386     19404     19393     19535     19585     19411     19596     19309     19331     19331     19516     18990     19136     19038     19154 
dram[5]:     19378     19487     19188     19402     19607     19590     19490     19631     19483     19418     19379     19436     19222     18975     19334     19238 
dram[6]:     19452     19294     19775     19430     19510     19524     19468     19591     19370     19618     19325     19185     19249     19285     18970     18978 
dram[7]:     19412     19474     19547     19517     19690     19556     19305     19536     19541     19520     19220     19130     19221     19152     19194     19271 
dram[8]:     19493     19473     19408     19445     19365     19375     19622     19481     19380     19433     19291     19020     19146     19173     19309     19401 
dram[9]:     19624     19509     19431     19383     19575     19505     19552     19449     19516     19352     19297     19366     19111     19124     19235     19271 
dram[10]:     19415     19421     19325     19244     19480     19438     19780     19673     19459     19365     19378     19261     19171     19181     19344     19218 
dram[11]:     19325     19464     19303     19540     19490     19550     19588     19738     19231     19358     19540     19458     19223     19220     19192     19220 
total dram writes = 3723513
bank skew: 19925/18970 = 1.05
chip skew: 310979/309654 = 1.00
average mf latency per bank:
dram[0]:        779       820       796       853       802       847       753       801       791       825       774       817       774       821       781       799
dram[1]:        913       996       934      1002       940      1030       901       978       916       985       907       995       894       972       910       976
dram[2]:        753       753       815       800       790       787       743       747       767       759       755       752       751       757       753       751
dram[3]:        814       785       853       829       826       807       810       777       824       786       820       794       818       788       812       796
dram[4]:        852       784       897       846       871       798       860       788       885       794       867       784       867       780       838       777
dram[5]:        818       930       874       955       843       941       826       932       850       935       839       934       818       939       812       934
dram[6]:        875       801       922       827       892       814       880       782       907       808       899       786       888       806       874       782
dram[7]:        781       798       826       844       826       851       771       772       781       794       775       796       803       804       771       776
dram[8]:        816       775       869       819       871       814       806       754       838       791       815       778      2869       795       798       769
dram[9]:        803       866       859       890       829       870       783       869       807       878       796       874       821       873       793       846
dram[10]:        986       808      2758       839       992       836       961       808      1012       807      1019       818       986       814       989       795
dram[11]:        757       757       791       782       764       782       749       743       753       757       764       779       755       763       760       765
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6747      6356      7469      6298      7147      6352      7104      6380      7334      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6900      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       7401      6179      7221      6645      7980      6607      6946      6472      7239      7854      6742      7064      6909      6581      7090      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6183      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7770
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      7462      7105      7501      7082      7181      7690      7201      7052      6726      7023      7611      6921      7469      7074      7572
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7372      7845      7703      7241      7455      6809      7143      6302      7448      6222      7727      6374      7572      6962      8648
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7114      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76778733 n_act=4592782 n_pre=4592766 n_ref_event=0 n_req=4905953 n_rd=4661328 n_rd_L2_A=0 n_write=0 n_wr_bk=310213 bw_util=0.2233
n_activity=60598903 dram_eff=0.3282
bk0: 294412a 52066327i bk1: 288051a 52744795i bk2: 288767a 52653683i bk3: 286976a 52872061i bk4: 300926a 51537990i bk5: 305913a 50950132i bk6: 290487a 52652048i bk7: 292468a 52429478i bk8: 289724a 52775812i bk9: 288987a 52925737i bk10: 282796a 53613042i bk11: 283033a 53535853i bk12: 292144a 52635050i bk13: 290354a 52733963i bk14: 295529a 52235220i bk15: 290761a 52685307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063835
Row_Buffer_Locality_read = 0.065237
Row_Buffer_Locality_write = 0.037130
Bank_Level_Parallism = 9.804210
Bank_Level_Parallism_Col = 2.219201
Bank_Level_Parallism_Ready = 1.083146
write_to_read_ratio_blp_rw_average = 0.092815
GrpLevelPara = 1.954622 

BW Util details:
bwutil = 0.223255 
total_CMD = 89073773 
util_bw = 19886164 
Wasted_Col = 38864535 
Wasted_Row = 1288115 
Idle = 29034959 

BW Util Bottlenecks: 
RCDc_limit = 70318725 
RCDWRc_limit = 2024630 
WTRc_limit = 11422317 
RTWc_limit = 9396193 
CCDLc_limit = 4076606 
rwq = 0 
CCDLc_limit_alone = 3423292 
WTRc_limit_alone = 11137265 
RTWc_limit_alone = 9027931 

Commands details: 
total_CMD = 89073773 
n_nop = 76778733 
Read = 4661328 
Write = 0 
L2_Alloc = 0 
L2_WB = 310213 
n_act = 4592782 
n_pre = 4592766 
n_ref = 0 
n_req = 4905953 
total_req = 4971541 

Dual Bus Interface Util: 
issued_total_row = 9185548 
issued_total_col = 4971541 
Row_Bus_Util =  0.103123 
CoL_Bus_Util = 0.055814 
Either_Row_CoL_Bus_Util = 0.138032 
Issued_on_Two_Bus_Simul_Util = 0.020905 
issued_two_Eff = 0.151447 
queue_avg = 13.788226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7882
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76712378 n_act=4623121 n_pre=4623105 n_ref_event=0 n_req=4945956 n_rd=4700336 n_rd_L2_A=0 n_write=0 n_wr_bk=310979 bw_util=0.225
n_activity=60661318 dram_eff=0.3304
bk0: 289291a 52191580i bk1: 291362a 51871676i bk2: 294633a 51435781i bk3: 290005a 51947100i bk4: 306880a 50358131i bk5: 312038a 49784363i bk6: 295492a 51471629i bk7: 294465a 51612178i bk8: 295880a 51678571i bk9: 295051a 51762312i bk10: 283251a 53054142i bk11: 288347a 52530608i bk12: 289262a 52500804i bk13: 290529a 52371969i bk14: 292143a 52058550i bk15: 291707a 52066760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065273
Row_Buffer_Locality_read = 0.066657
Row_Buffer_Locality_write = 0.038788
Bank_Level_Parallism = 9.995420
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.084009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.225041 
total_CMD = 89073773 
util_bw = 20045260 
Wasted_Col = 38889820 
Wasted_Row = 1196924 
Idle = 28941769 

BW Util Bottlenecks: 
RCDc_limit = 70608421 
RCDWRc_limit = 2020459 
WTRc_limit = 11488777 
RTWc_limit = 9572196 
CCDLc_limit = 4123665 
rwq = 0 
CCDLc_limit_alone = 3461584 
WTRc_limit_alone = 11204062 
RTWc_limit_alone = 9194830 

Commands details: 
total_CMD = 89073773 
n_nop = 76712378 
Read = 4700336 
Write = 0 
L2_Alloc = 0 
L2_WB = 310979 
n_act = 4623121 
n_pre = 4623105 
n_ref = 0 
n_req = 4945956 
total_req = 5011315 

Dual Bus Interface Util: 
issued_total_row = 9246226 
issued_total_col = 5011315 
Row_Bus_Util =  0.103804 
CoL_Bus_Util = 0.056260 
Either_Row_CoL_Bus_Util = 0.138777 
Issued_on_Two_Bus_Simul_Util = 0.021287 
issued_two_Eff = 0.153393 
queue_avg = 14.770721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7707
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76778550 n_act=4599022 n_pre=4599006 n_ref_event=0 n_req=4914226 n_rd=4669180 n_rd_L2_A=0 n_write=0 n_wr_bk=310585 bw_util=0.2236
n_activity=60595679 dram_eff=0.3287
bk0: 288448a 52621791i bk1: 289153a 52527547i bk2: 286237a 52828091i bk3: 287458a 52725620i bk4: 307165a 50703772i bk5: 305944a 50869836i bk6: 293401a 52059188i bk7: 292839a 52162059i bk8: 290886a 52525647i bk9: 292087a 52400084i bk10: 282429a 53430373i bk11: 291181a 52470899i bk12: 288674a 52850585i bk13: 293747a 52333129i bk14: 286896a 53007315i bk15: 292635a 52357684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064141
Row_Buffer_Locality_read = 0.065548
Row_Buffer_Locality_write = 0.037336
Bank_Level_Parallism = 9.857914
Bank_Level_Parallism_Col = 2.221147
Bank_Level_Parallism_Ready = 1.083238
write_to_read_ratio_blp_rw_average = 0.092777
GrpLevelPara = 1.955961 

BW Util details:
bwutil = 0.223624 
total_CMD = 89073773 
util_bw = 19919060 
Wasted_Col = 38849846 
Wasted_Row = 1266804 
Idle = 29038063 

BW Util Bottlenecks: 
RCDc_limit = 70348222 
RCDWRc_limit = 2028252 
WTRc_limit = 11453644 
RTWc_limit = 9389343 
CCDLc_limit = 4101939 
rwq = 0 
CCDLc_limit_alone = 3447204 
WTRc_limit_alone = 11167598 
RTWc_limit_alone = 9020654 

Commands details: 
total_CMD = 89073773 
n_nop = 76778550 
Read = 4669180 
Write = 0 
L2_Alloc = 0 
L2_WB = 310585 
n_act = 4599022 
n_pre = 4599006 
n_ref = 0 
n_req = 4914226 
total_req = 4979765 

Dual Bus Interface Util: 
issued_total_row = 9198028 
issued_total_col = 4979765 
Row_Bus_Util =  0.103263 
CoL_Bus_Util = 0.055906 
Either_Row_CoL_Bus_Util = 0.138034 
Issued_on_Two_Bus_Simul_Util = 0.021135 
issued_two_Eff = 0.153114 
queue_avg = 13.917567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76737609 n_act=4611095 n_pre=4611079 n_ref_event=0 n_req=4931985 n_rd=4686704 n_rd_L2_A=0 n_write=0 n_wr_bk=310806 bw_util=0.2244
n_activity=60634910 dram_eff=0.3297
bk0: 284833a 52848650i bk1: 286045a 52661756i bk2: 287775a 52445122i bk3: 288084a 52447658i bk4: 307608a 50500217i bk5: 308710a 50283961i bk6: 294101a 51787519i bk7: 295979a 51687151i bk8: 295001a 51826537i bk9: 296123a 51764298i bk10: 284902a 52999299i bk11: 290830a 52304846i bk12: 294129a 52091813i bk13: 291447a 52356879i bk14: 289855a 52546221i bk15: 291282a 52293569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065063
Row_Buffer_Locality_read = 0.066462
Row_Buffer_Locality_write = 0.038323
Bank_Level_Parallism = 9.932235
Bank_Level_Parallism_Col = 2.228051
Bank_Level_Parallism_Ready = 1.084054
write_to_read_ratio_blp_rw_average = 0.093783
GrpLevelPara = 1.961434 

BW Util details:
bwutil = 0.224421 
total_CMD = 89073773 
util_bw = 19990040 
Wasted_Col = 38870250 
Wasted_Row = 1234010 
Idle = 28979473 

BW Util Bottlenecks: 
RCDc_limit = 70478465 
RCDWRc_limit = 2023739 
WTRc_limit = 11459477 
RTWc_limit = 9554978 
CCDLc_limit = 4116408 
rwq = 0 
CCDLc_limit_alone = 3452660 
WTRc_limit_alone = 11173295 
RTWc_limit_alone = 9177412 

Commands details: 
total_CMD = 89073773 
n_nop = 76737609 
Read = 4686704 
Write = 0 
L2_Alloc = 0 
L2_WB = 310806 
n_act = 4611095 
n_pre = 4611079 
n_ref = 0 
n_req = 4931985 
total_req = 4997510 

Dual Bus Interface Util: 
issued_total_row = 9222174 
issued_total_col = 4997510 
Row_Bus_Util =  0.103534 
CoL_Bus_Util = 0.056105 
Either_Row_CoL_Bus_Util = 0.138494 
Issued_on_Two_Bus_Simul_Util = 0.021146 
issued_two_Eff = 0.152683 
queue_avg = 14.450482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4505
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76745307 n_act=4607888 n_pre=4607872 n_ref_event=0 n_req=4925106 n_rd=4680457 n_rd_L2_A=0 n_write=0 n_wr_bk=309654 bw_util=0.2241
n_activity=60640309 dram_eff=0.3292
bk0: 289753a 52403983i bk1: 288965a 52523278i bk2: 291312a 52214459i bk3: 290674a 52309328i bk4: 303483a 51045848i bk5: 304001a 50998392i bk6: 294790a 51916760i bk7: 295870a 51797063i bk8: 292184a 52385818i bk9: 295471a 52008132i bk10: 288513a 52664724i bk11: 291162a 52448986i bk12: 290269a 52711098i bk13: 287348a 52985379i bk14: 289475a 52758143i bk15: 287187a 52933416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064408
Row_Buffer_Locality_read = 0.065750
Row_Buffer_Locality_write = 0.038733
Bank_Level_Parallism = 9.876899
Bank_Level_Parallism_Col = 2.225915
Bank_Level_Parallism_Ready = 1.083614
write_to_read_ratio_blp_rw_average = 0.093612
GrpLevelPara = 1.959587 

BW Util details:
bwutil = 0.224089 
total_CMD = 89073773 
util_bw = 19960444 
Wasted_Col = 38901034 
Wasted_Row = 1237962 
Idle = 28974333 

BW Util Bottlenecks: 
RCDc_limit = 70496931 
RCDWRc_limit = 2020069 
WTRc_limit = 11424218 
RTWc_limit = 9551567 
CCDLc_limit = 4103645 
rwq = 0 
CCDLc_limit_alone = 3442462 
WTRc_limit_alone = 11139945 
RTWc_limit_alone = 9174657 

Commands details: 
total_CMD = 89073773 
n_nop = 76745307 
Read = 4680457 
Write = 0 
L2_Alloc = 0 
L2_WB = 309654 
n_act = 4607888 
n_pre = 4607872 
n_ref = 0 
n_req = 4925106 
total_req = 4990111 

Dual Bus Interface Util: 
issued_total_row = 9215760 
issued_total_col = 4990111 
Row_Bus_Util =  0.103462 
CoL_Bus_Util = 0.056022 
Either_Row_CoL_Bus_Util = 0.138407 
Issued_on_Two_Bus_Simul_Util = 0.021077 
issued_two_Eff = 0.152282 
queue_avg = 14.100921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76730947 n_act=4621399 n_pre=4621383 n_ref_event=0 n_req=4944454 n_rd=4699613 n_rd_L2_A=0 n_write=0 n_wr_bk=310258 bw_util=0.225
n_activity=60628032 dram_eff=0.3305
bk0: 287978a 52075473i bk1: 293592a 51438607i bk2: 293704a 51454921i bk3: 287380a 52050610i bk4: 311632a 49696821i bk5: 309622a 49901600i bk6: 299897a 50734218i bk7: 297615a 51040592i bk8: 296168a 51473312i bk9: 294467a 51645536i bk10: 288367a 52250749i bk11: 289853a 52078369i bk12: 286057a 52624664i bk13: 291434a 52085302i bk14: 286792a 52381856i bk15: 285055a 52678590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065337
Row_Buffer_Locality_read = 0.066716
Row_Buffer_Locality_write = 0.038862
Bank_Level_Parallism = 10.054067
Bank_Level_Parallism_Col = 2.231299
Bank_Level_Parallism_Ready = 1.083849
write_to_read_ratio_blp_rw_average = 0.093749
GrpLevelPara = 1.964322 

BW Util details:
bwutil = 0.224976 
total_CMD = 89073773 
util_bw = 20039484 
Wasted_Col = 38853702 
Wasted_Row = 1197581 
Idle = 28983006 

BW Util Bottlenecks: 
RCDc_limit = 70563237 
RCDWRc_limit = 2019342 
WTRc_limit = 11463299 
RTWc_limit = 9568545 
CCDLc_limit = 4130316 
rwq = 0 
CCDLc_limit_alone = 3466874 
WTRc_limit_alone = 11178076 
RTWc_limit_alone = 9190326 

Commands details: 
total_CMD = 89073773 
n_nop = 76730947 
Read = 4699613 
Write = 0 
L2_Alloc = 0 
L2_WB = 310258 
n_act = 4621399 
n_pre = 4621383 
n_ref = 0 
n_req = 4944454 
total_req = 5009871 

Dual Bus Interface Util: 
issued_total_row = 9242782 
issued_total_col = 5009871 
Row_Bus_Util =  0.103765 
CoL_Bus_Util = 0.056244 
Either_Row_CoL_Bus_Util = 0.138569 
Issued_on_Two_Bus_Simul_Util = 0.021441 
issued_two_Eff = 0.154732 
queue_avg = 15.006176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0062
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76736045 n_act=4612363 n_pre=4612347 n_ref_event=0 n_req=4932543 n_rd=4687835 n_rd_L2_A=0 n_write=0 n_wr_bk=310024 bw_util=0.2244
n_activity=60669145 dram_eff=0.3295
bk0: 294324a 51813264i bk1: 297265a 51621775i bk2: 295302a 51603355i bk3: 290539a 52263889i bk4: 305208a 50815683i bk5: 306803a 50617171i bk6: 295481a 51770582i bk7: 296236a 51686636i bk8: 292537a 52205453i bk9: 295923a 51932234i bk10: 286644a 52928773i bk11: 286839a 52937532i bk12: 284398a 53209322i bk13: 290390a 52554245i bk14: 282970a 53353797i bk15: 286976a 52948772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064912
Row_Buffer_Locality_read = 0.066261
Row_Buffer_Locality_write = 0.039071
Bank_Level_Parallism = 9.903479
Bank_Level_Parallism_Col = 2.226339
Bank_Level_Parallism_Ready = 1.083578
write_to_read_ratio_blp_rw_average = 0.093371
GrpLevelPara = 1.960260 

BW Util details:
bwutil = 0.224437 
total_CMD = 89073773 
util_bw = 19991436 
Wasted_Col = 38900562 
Wasted_Row = 1234069 
Idle = 28947706 

BW Util Bottlenecks: 
RCDc_limit = 70532550 
RCDWRc_limit = 2016598 
WTRc_limit = 11425011 
RTWc_limit = 9520028 
CCDLc_limit = 4114478 
rwq = 0 
CCDLc_limit_alone = 3455430 
WTRc_limit_alone = 11140709 
RTWc_limit_alone = 9145282 

Commands details: 
total_CMD = 89073773 
n_nop = 76736045 
Read = 4687835 
Write = 0 
L2_Alloc = 0 
L2_WB = 310024 
n_act = 4612363 
n_pre = 4612347 
n_ref = 0 
n_req = 4932543 
total_req = 4997859 

Dual Bus Interface Util: 
issued_total_row = 9224710 
issued_total_col = 4997859 
Row_Bus_Util =  0.103563 
CoL_Bus_Util = 0.056109 
Either_Row_CoL_Bus_Util = 0.138511 
Issued_on_Two_Bus_Simul_Util = 0.021160 
issued_two_Eff = 0.152771 
queue_avg = 14.275579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2756
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76744119 n_act=4610549 n_pre=4610533 n_ref_event=0 n_req=4932767 n_rd=4687751 n_rd_L2_A=0 n_write=0 n_wr_bk=310286 bw_util=0.2244
n_activity=60645905 dram_eff=0.3297
bk0: 288874a 52341473i bk1: 289986a 52098430i bk2: 292360a 51785439i bk3: 292896a 51792732i bk4: 311522a 49907493i bk5: 309987a 50133041i bk6: 290185a 52199801i bk7: 291439a 52060476i bk8: 293785a 51922068i bk9: 292572a 52020174i bk10: 288089a 52563718i bk11: 283299a 53155824i bk12: 294517a 52054363i bk13: 292306a 52109090i bk14: 288892a 52650254i bk15: 287042a 52733836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065322
Row_Buffer_Locality_read = 0.066764
Row_Buffer_Locality_write = 0.037728
Bank_Level_Parallism = 9.954233
Bank_Level_Parallism_Col = 2.226471
Bank_Level_Parallism_Ready = 1.083328
write_to_read_ratio_blp_rw_average = 0.093435
GrpLevelPara = 1.960654 

BW Util details:
bwutil = 0.224445 
total_CMD = 89073773 
util_bw = 19992148 
Wasted_Col = 38859944 
Wasted_Row = 1243047 
Idle = 28978634 

BW Util Bottlenecks: 
RCDc_limit = 70455900 
RCDWRc_limit = 2021587 
WTRc_limit = 11441870 
RTWc_limit = 9512485 
CCDLc_limit = 4117203 
rwq = 0 
CCDLc_limit_alone = 3457203 
WTRc_limit_alone = 11156609 
RTWc_limit_alone = 9137746 

Commands details: 
total_CMD = 89073773 
n_nop = 76744119 
Read = 4687751 
Write = 0 
L2_Alloc = 0 
L2_WB = 310286 
n_act = 4610549 
n_pre = 4610533 
n_ref = 0 
n_req = 4932767 
total_req = 4998037 

Dual Bus Interface Util: 
issued_total_row = 9221082 
issued_total_col = 4998037 
Row_Bus_Util =  0.103522 
CoL_Bus_Util = 0.056111 
Either_Row_CoL_Bus_Util = 0.138421 
Issued_on_Two_Bus_Simul_Util = 0.021212 
issued_two_Eff = 0.153246 
queue_avg = 14.565505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5655
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76728139 n_act=4620157 n_pre=4620141 n_ref_event=0 n_req=4944270 n_rd=4699891 n_rd_L2_A=0 n_write=0 n_wr_bk=309815 bw_util=0.225
n_activity=60648169 dram_eff=0.3304
bk0: 291143a 51756517i bk1: 294171a 51470838i bk2: 295056a 51402214i bk3: 290285a 51919129i bk4: 310108a 49995689i bk5: 303747a 50683419i bk6: 296380a 51390385i bk7: 294580a 51587701i bk8: 290938a 52078850i bk9: 292524a 51964351i bk10: 287783a 52488723i bk11: 286533a 52658554i bk12: 294091a 51815092i bk13: 295114a 51690872i bk14: 287416a 52455056i bk15: 290022a 52120612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065553
Row_Buffer_Locality_read = 0.066993
Row_Buffer_Locality_write = 0.037872
Bank_Level_Parallism = 10.020683
Bank_Level_Parallism_Col = 2.228761
Bank_Level_Parallism_Ready = 1.083191
write_to_read_ratio_blp_rw_average = 0.093335
GrpLevelPara = 1.963099 

BW Util details:
bwutil = 0.224969 
total_CMD = 89073773 
util_bw = 20038824 
Wasted_Col = 38849155 
Wasted_Row = 1216367 
Idle = 28969427 

BW Util Bottlenecks: 
RCDc_limit = 70548003 
RCDWRc_limit = 2015539 
WTRc_limit = 11417243 
RTWc_limit = 9512774 
CCDLc_limit = 4131392 
rwq = 0 
CCDLc_limit_alone = 3472733 
WTRc_limit_alone = 11132944 
RTWc_limit_alone = 9138414 

Commands details: 
total_CMD = 89073773 
n_nop = 76728139 
Read = 4699891 
Write = 0 
L2_Alloc = 0 
L2_WB = 309815 
n_act = 4620157 
n_pre = 4620141 
n_ref = 0 
n_req = 4944270 
total_req = 5009706 

Dual Bus Interface Util: 
issued_total_row = 9240298 
issued_total_col = 5009706 
Row_Bus_Util =  0.103738 
CoL_Bus_Util = 0.056242 
Either_Row_CoL_Bus_Util = 0.138600 
Issued_on_Two_Bus_Simul_Util = 0.021380 
issued_two_Eff = 0.154255 
queue_avg = 14.649548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6495
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76755920 n_act=4606316 n_pre=4606300 n_ref_event=0 n_req=4924109 n_rd=4679130 n_rd_L2_A=0 n_write=0 n_wr_bk=310300 bw_util=0.2241
n_activity=60631498 dram_eff=0.3292
bk0: 289510a 52305436i bk1: 288834a 52257984i bk2: 289431a 52256313i bk3: 292219a 51883010i bk4: 308520a 50401793i bk5: 304415a 50806334i bk6: 293081a 51968567i bk7: 293695a 51930930i bk8: 295246a 51778977i bk9: 295584a 51845748i bk10: 283586a 53108997i bk11: 286843a 52785139i bk12: 291280a 52529359i bk13: 292610a 52328823i bk14: 290061a 52455082i bk15: 284215a 53139217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064538
Row_Buffer_Locality_read = 0.065998
Row_Buffer_Locality_write = 0.036656
Bank_Level_Parallism = 9.919947
Bank_Level_Parallism_Col = 2.225157
Bank_Level_Parallism_Ready = 1.083048
write_to_read_ratio_blp_rw_average = 0.093734
GrpLevelPara = 1.959731 

BW Util details:
bwutil = 0.224058 
total_CMD = 89073773 
util_bw = 19957720 
Wasted_Col = 38869068 
Wasted_Row = 1248530 
Idle = 28998455 

BW Util Bottlenecks: 
RCDc_limit = 70434217 
RCDWRc_limit = 2027183 
WTRc_limit = 11425606 
RTWc_limit = 9529822 
CCDLc_limit = 4100395 
rwq = 0 
CCDLc_limit_alone = 3440308 
WTRc_limit_alone = 11141337 
RTWc_limit_alone = 9154004 

Commands details: 
total_CMD = 89073773 
n_nop = 76755920 
Read = 4679130 
Write = 0 
L2_Alloc = 0 
L2_WB = 310300 
n_act = 4606316 
n_pre = 4606300 
n_ref = 0 
n_req = 4924109 
total_req = 4989430 

Dual Bus Interface Util: 
issued_total_row = 9212616 
issued_total_col = 4989430 
Row_Bus_Util =  0.103427 
CoL_Bus_Util = 0.056015 
Either_Row_CoL_Bus_Util = 0.138288 
Issued_on_Two_Bus_Simul_Util = 0.021153 
issued_two_Eff = 0.152964 
queue_avg = 14.563276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5633
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76714806 n_act=4618663 n_pre=4618647 n_ref_event=0 n_req=4941976 n_rd=4696754 n_rd_L2_A=0 n_write=0 n_wr_bk=310153 bw_util=0.2248
n_activity=60713960 dram_eff=0.3299
bk0: 289250a 52395066i bk1: 289594a 52372147i bk2: 292503a 51947873i bk3: 292567a 52107192i bk4: 301789a 51065056i bk5: 303451a 50963062i bk6: 294797a 51726939i bk7: 296245a 51625180i bk8: 292640a 52174628i bk9: 289224a 52674158i bk10: 290381a 52496477i bk11: 295260a 51954011i bk12: 291314a 52474335i bk13: 293685a 52156718i bk14: 293797a 52128963i bk15: 290257a 52549858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065422
Row_Buffer_Locality_read = 0.066704
Row_Buffer_Locality_write = 0.040865
Bank_Level_Parallism = 9.919568
Bank_Level_Parallism_Col = 2.228073
Bank_Level_Parallism_Ready = 1.084395
write_to_read_ratio_blp_rw_average = 0.093037
GrpLevelPara = 1.960830 

BW Util details:
bwutil = 0.224843 
total_CMD = 89073773 
util_bw = 20027628 
Wasted_Col = 38930719 
Wasted_Row = 1217000 
Idle = 28898426 

BW Util Bottlenecks: 
RCDc_limit = 70614804 
RCDWRc_limit = 2010469 
WTRc_limit = 11469404 
RTWc_limit = 9536428 
CCDLc_limit = 4120385 
rwq = 0 
CCDLc_limit_alone = 3458209 
WTRc_limit_alone = 11183150 
RTWc_limit_alone = 9160506 

Commands details: 
total_CMD = 89073773 
n_nop = 76714806 
Read = 4696754 
Write = 0 
L2_Alloc = 0 
L2_WB = 310153 
n_act = 4618663 
n_pre = 4618647 
n_ref = 0 
n_req = 4941976 
total_req = 5006907 

Dual Bus Interface Util: 
issued_total_row = 9237310 
issued_total_col = 5006907 
Row_Bus_Util =  0.103704 
CoL_Bus_Util = 0.056211 
Either_Row_CoL_Bus_Util = 0.138750 
Issued_on_Two_Bus_Simul_Util = 0.021165 
issued_two_Eff = 0.152541 
queue_avg = 14.570795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5708
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89073773 n_nop=76786559 n_act=4587920 n_pre=4587904 n_ref_event=0 n_req=4896019 n_rd=4651257 n_rd_L2_A=0 n_write=0 n_wr_bk=310440 bw_util=0.2228
n_activity=60614932 dram_eff=0.3274
bk0: 290355a 52856268i bk1: 284323a 53391148i bk2: 290248a 52815928i bk3: 285701a 53250849i bk4: 301579a 51733241i bk5: 302332a 51566889i bk6: 290000a 52848261i bk7: 291317a 52757726i bk8: 289747a 53111170i bk9: 287684a 53252875i bk10: 287483a 53284773i bk11: 287664a 53213082i bk12: 291517a 52859028i bk13: 288143a 53269624i bk14: 291939a 52902170i bk15: 291225a 52864160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062928
Row_Buffer_Locality_read = 0.064318
Row_Buffer_Locality_write = 0.036521
Bank_Level_Parallism = 9.719785
Bank_Level_Parallism_Col = 2.213579
Bank_Level_Parallism_Ready = 1.083091
write_to_read_ratio_blp_rw_average = 0.091822
GrpLevelPara = 1.950566 

BW Util details:
bwutil = 0.222813 
total_CMD = 89073773 
util_bw = 19846788 
Wasted_Col = 38900556 
Wasted_Row = 1302639 
Idle = 29023790 

BW Util Bottlenecks: 
RCDc_limit = 70314651 
RCDWRc_limit = 2029264 
WTRc_limit = 11443602 
RTWc_limit = 9267958 
CCDLc_limit = 4062510 
rwq = 0 
CCDLc_limit_alone = 3414370 
WTRc_limit_alone = 11157193 
RTWc_limit_alone = 8906227 

Commands details: 
total_CMD = 89073773 
n_nop = 76786559 
Read = 4651257 
Write = 0 
L2_Alloc = 0 
L2_WB = 310440 
n_act = 4587920 
n_pre = 4587904 
n_ref = 0 
n_req = 4896019 
total_req = 4961697 

Dual Bus Interface Util: 
issued_total_row = 9175824 
issued_total_col = 4961697 
Row_Bus_Util =  0.103014 
CoL_Bus_Util = 0.055703 
Either_Row_CoL_Bus_Util = 0.137944 
Issued_on_Two_Bus_Simul_Util = 0.020773 
issued_two_Eff = 0.150588 
queue_avg = 13.331542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3315

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4594307, Miss = 2357701, Miss_rate = 0.513, Pending_hits = 19445, Reservation_fails = 4901
L2_cache_bank[1]: Access = 4559148, Miss = 2349459, Miss_rate = 0.515, Pending_hits = 18803, Reservation_fails = 8433
L2_cache_bank[2]: Access = 4609049, Miss = 2369748, Miss_rate = 0.514, Pending_hits = 19739, Reservation_fails = 8798
L2_cache_bank[3]: Access = 4579125, Miss = 2376420, Miss_rate = 0.519, Pending_hits = 20281, Reservation_fails = 10762
L2_cache_bank[4]: Access = 4591995, Miss = 2347052, Miss_rate = 0.511, Pending_hits = 19249, Reservation_fails = 9875
L2_cache_bank[5]: Access = 4577876, Miss = 2367960, Miss_rate = 0.517, Pending_hits = 19440, Reservation_fails = 9844
L2_cache_bank[6]: Access = 4582042, Miss = 2361120, Miss_rate = 0.515, Pending_hits = 19705, Reservation_fails = 4512
L2_cache_bank[7]: Access = 4633834, Miss = 2371416, Miss_rate = 0.512, Pending_hits = 19974, Reservation_fails = 4667
L2_cache_bank[8]: Access = 4601854, Miss = 2362695, Miss_rate = 0.513, Pending_hits = 20199, Reservation_fails = 9359
L2_cache_bank[9]: Access = 4648414, Miss = 2363592, Miss_rate = 0.508, Pending_hits = 19925, Reservation_fails = 9717
L2_cache_bank[10]: Access = 4599827, Miss = 2373503, Miss_rate = 0.516, Pending_hits = 20556, Reservation_fails = 8656
L2_cache_bank[11]: Access = 4579271, Miss = 2371924, Miss_rate = 0.518, Pending_hits = 20525, Reservation_fails = 6790
L2_cache_bank[12]: Access = 4581463, Miss = 2359768, Miss_rate = 0.515, Pending_hits = 19582, Reservation_fails = 15220
L2_cache_bank[13]: Access = 4626206, Miss = 2373875, Miss_rate = 0.513, Pending_hits = 19744, Reservation_fails = 7467
L2_cache_bank[14]: Access = 4626916, Miss = 2371144, Miss_rate = 0.512, Pending_hits = 20127, Reservation_fails = 8510
L2_cache_bank[15]: Access = 4641069, Miss = 2362451, Miss_rate = 0.509, Pending_hits = 20255, Reservation_fails = 12316
L2_cache_bank[16]: Access = 6665981, Miss = 2375837, Miss_rate = 0.356, Pending_hits = 19856, Reservation_fails = 7776
L2_cache_bank[17]: Access = 4614704, Miss = 2369895, Miss_rate = 0.514, Pending_hits = 19878, Reservation_fails = 9362
L2_cache_bank[18]: Access = 4612904, Miss = 2363645, Miss_rate = 0.512, Pending_hits = 20513, Reservation_fails = 12327
L2_cache_bank[19]: Access = 4539494, Miss = 2361343, Miss_rate = 0.520, Pending_hits = 20607, Reservation_fails = 6608
L2_cache_bank[20]: Access = 6967207, Miss = 2369398, Miss_rate = 0.340, Pending_hits = 20082, Reservation_fails = 6245
L2_cache_bank[21]: Access = 4621434, Miss = 2373204, Miss_rate = 0.514, Pending_hits = 19881, Reservation_fails = 10383
L2_cache_bank[22]: Access = 4544744, Miss = 2355788, Miss_rate = 0.518, Pending_hits = 19192, Reservation_fails = 14601
L2_cache_bank[23]: Access = 4549695, Miss = 2341309, Miss_rate = 0.515, Pending_hits = 19348, Reservation_fails = 7423
L2_total_cache_accesses = 114748559
L2_total_cache_misses = 56750247
L2_total_cache_miss_rate = 0.4946
L2_total_cache_pending_hits = 476906
L2_total_cache_reservation_fails = 214552
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54553855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39461262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 214552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16738974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 476906
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2967551
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 412505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111230997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517562
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 613
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9247
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 204689
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=114748559
icnt_total_pkts_simt_to_mem=114748559
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 114748559
Req_Network_cycles = 34733819
Req_Network_injected_packets_per_cycle =       3.3037 
Req_Network_conflicts_per_cycle =       1.4424
Req_Network_conflicts_per_cycle_util =       2.1156
Req_Bank_Level_Parallism =       4.8454
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9254
Req_Network_out_buffer_full_per_cycle =       0.0294
Req_Network_out_buffer_avg_util =       2.9067

Reply_Network_injected_packets_num = 114748559
Reply_Network_cycles = 34733819
Reply_Network_injected_packets_per_cycle =        3.3037
Reply_Network_conflicts_per_cycle =        1.5934
Reply_Network_conflicts_per_cycle_util =       2.3359
Reply_Bank_Level_Parallism =       4.8432
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1525
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1101
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 17 hrs, 33 min, 30 sec (149610 sec)
gpgpu_simulation_rate = 4955 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 5883620x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 13: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 22003
gpu_sim_insn = 16755
gpu_ipc =       0.7615
gpu_tot_sim_cycle = 34755822
gpu_tot_sim_insn = 741401640
gpu_tot_ipc =      21.3317
gpu_tot_issued_cta = 17196
gpu_occupancy = 13.6670% 
gpu_tot_occupancy = 59.2437% 
max_total_param_size = 0
gpu_stall_dramfull = 9366416
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0255
partiton_level_parallism_total  =       3.3016
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.9343
L2_BW  =       1.1137 GB/Sec
L2_BW_total  =     144.2130 GB/Sec
gpu_total_sim_rate=4954

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5324762, Miss = 3626724, Miss_rate = 0.681, Pending_hits = 124238, Reservation_fails = 1785378
	L1D_cache_core[1]: Access = 5272094, Miss = 3602073, Miss_rate = 0.683, Pending_hits = 124152, Reservation_fails = 1787061
	L1D_cache_core[2]: Access = 5231563, Miss = 3558159, Miss_rate = 0.680, Pending_hits = 124781, Reservation_fails = 1827999
	L1D_cache_core[3]: Access = 4836953, Miss = 3200902, Miss_rate = 0.662, Pending_hits = 119716, Reservation_fails = 1691256
	L1D_cache_core[4]: Access = 5311476, Miss = 3628599, Miss_rate = 0.683, Pending_hits = 125363, Reservation_fails = 1821839
	L1D_cache_core[5]: Access = 5194999, Miss = 3502175, Miss_rate = 0.674, Pending_hits = 122894, Reservation_fails = 1790387
	L1D_cache_core[6]: Access = 5240758, Miss = 3593125, Miss_rate = 0.686, Pending_hits = 123082, Reservation_fails = 1847582
	L1D_cache_core[7]: Access = 5366136, Miss = 3671469, Miss_rate = 0.684, Pending_hits = 125344, Reservation_fails = 1905622
	L1D_cache_core[8]: Access = 5145481, Miss = 3445822, Miss_rate = 0.670, Pending_hits = 121831, Reservation_fails = 1682938
	L1D_cache_core[9]: Access = 5110534, Miss = 3460424, Miss_rate = 0.677, Pending_hits = 121249, Reservation_fails = 1761485
	L1D_cache_core[10]: Access = 5311270, Miss = 3619090, Miss_rate = 0.681, Pending_hits = 125805, Reservation_fails = 1818083
	L1D_cache_core[11]: Access = 5238638, Miss = 3574810, Miss_rate = 0.682, Pending_hits = 125061, Reservation_fails = 1744350
	L1D_cache_core[12]: Access = 5208218, Miss = 3522958, Miss_rate = 0.676, Pending_hits = 121088, Reservation_fails = 1732844
	L1D_cache_core[13]: Access = 5250450, Miss = 3570814, Miss_rate = 0.680, Pending_hits = 124292, Reservation_fails = 1800199
	L1D_cache_core[14]: Access = 5295706, Miss = 3624448, Miss_rate = 0.684, Pending_hits = 125310, Reservation_fails = 1949204
	L1D_cache_core[15]: Access = 5238890, Miss = 3577627, Miss_rate = 0.683, Pending_hits = 125994, Reservation_fails = 1762319
	L1D_cache_core[16]: Access = 5176171, Miss = 3527163, Miss_rate = 0.681, Pending_hits = 122965, Reservation_fails = 1802900
	L1D_cache_core[17]: Access = 5164197, Miss = 3503968, Miss_rate = 0.679, Pending_hits = 121706, Reservation_fails = 1716637
	L1D_cache_core[18]: Access = 4869759, Miss = 3250679, Miss_rate = 0.668, Pending_hits = 121441, Reservation_fails = 1693734
	L1D_cache_core[19]: Access = 5311041, Miss = 3598023, Miss_rate = 0.677, Pending_hits = 125876, Reservation_fails = 1809856
	L1D_cache_core[20]: Access = 5269819, Miss = 3628284, Miss_rate = 0.689, Pending_hits = 125782, Reservation_fails = 1818066
	L1D_cache_core[21]: Access = 5285901, Miss = 3620702, Miss_rate = 0.685, Pending_hits = 126034, Reservation_fails = 1777896
	L1D_cache_core[22]: Access = 5188274, Miss = 3490567, Miss_rate = 0.673, Pending_hits = 126684, Reservation_fails = 1817025
	L1D_cache_core[23]: Access = 4619385, Miss = 3057550, Miss_rate = 0.662, Pending_hits = 116321, Reservation_fails = 1657507
	L1D_cache_core[24]: Access = 5178296, Miss = 3487729, Miss_rate = 0.674, Pending_hits = 123134, Reservation_fails = 1899135
	L1D_cache_core[25]: Access = 5245337, Miss = 3561942, Miss_rate = 0.679, Pending_hits = 125260, Reservation_fails = 1746531
	L1D_cache_core[26]: Access = 5113892, Miss = 3474898, Miss_rate = 0.680, Pending_hits = 121377, Reservation_fails = 1745289
	L1D_cache_core[27]: Access = 5115299, Miss = 3475714, Miss_rate = 0.679, Pending_hits = 120661, Reservation_fails = 1766931
	L1D_cache_core[28]: Access = 5278424, Miss = 3592502, Miss_rate = 0.681, Pending_hits = 124698, Reservation_fails = 1787257
	L1D_cache_core[29]: Access = 5248487, Miss = 3568307, Miss_rate = 0.680, Pending_hits = 124374, Reservation_fails = 1838551
	L1D_total_cache_accesses = 155642210
	L1D_total_cache_misses = 105617247
	L1D_total_cache_miss_rate = 0.6786
	L1D_total_cache_pending_hits = 3706513
	L1D_total_cache_reservation_fails = 53585861
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46016038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3706513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 94005373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53557930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8396698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3706529
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2151480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 152124622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517588

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1536451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16118666
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35902813
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2632
ctas_completed 17196, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
148731, 175640, 170855, 164363, 155272, 165985, 184191, 161458, 168976, 172392, 167465, 168578, 151170, 156879, 159021, 173563, 173012, 158002, 163089, 166561, 185210, 171902, 170258, 160077, 177364, 160794, 177814, 158674, 175309, 169256, 161764, 171794, 
gpgpu_n_tot_thrd_icount = 5026020096
gpgpu_n_tot_w_icount = 157063128
gpgpu_n_stall_shd_mem = 61150442
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111231532
gpgpu_n_mem_write_global = 3517588
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 170623152
gpgpu_n_store_insn = 4400328
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35216384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 54602771
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6547671
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12267100	W0_Idle:117803634	W0_Scoreboard:-1647139458	W1:80760641	W2:22229833	W3:10191245	W4:6031092	W5:4174657	W6:3220770	W7:2604678	W8:2174303	W9:1850936	W10:1615247	W11:1426481	W12:1293110	W13:1185053	W14:1095727	W15:1008161	W16:930863	W17:865803	W18:813608	W19:784625	W20:774062	W21:796561	W22:812725	W23:815914	W24:785464	W25:722986	W26:630422	W27:553565	W28:492831	W29:456963	W30:431991	W31:365650	W32:5167161
single_issue_nums: WS0:39804064	WS1:39342128	WS2:38753253	WS3:39163683	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819216440 {8:102402055,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 140703520 {40:3517588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 353179080 {40:8829477,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4096082200 {40:102402055,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28140704 {8:3517588,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 353179080 {40:8829477,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 4676 
max_icnt2sh_latency = 294 
averagemflatency = 446 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 101 
avg_icnt2sh_latency = 3 
mrq_lat_table:20703649 	522335 	1106987 	2391374 	4593420 	6306125 	7747919 	8039614 	5877390 	1756038 	93278 	1373 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51110461 	41917227 	15812476 	4098352 	1293938 	516630 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6533039 	921573 	241076 	129913 	95706822 	4249837 	1555328 	1418856 	2235132 	1121039 	572406 	64099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	94236069 	14797520 	4358490 	1099229 	221989 	32410 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7850 	24065 	1077 	1472 	223 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        12        16        11        12         9        12        60        60        64        64        36        36        64        64 
dram[1]:        64        64        10        13        18        15        16         8        60        60        64        64        36        36        64        64 
dram[2]:        64        64        17        10        10        12        12         8        60        60        64        64        36        36        64        64 
dram[3]:        64        64         8         8        15        12         8        13        60        60        64        64        36        36        64        64 
dram[4]:        64        64         9        11         9        11        14        14        60        60        64        64        36        36        64        64 
dram[5]:        64        64        12        16        13        14         8        14        60        60        64        64        36        36        64        64 
dram[6]:        64        64        12         9        12        15        11        14        60        60        64        64        36        36        64        64 
dram[7]:        64        64         8        12        15        15        11         9        64        64        58        64        32        32        64        64 
dram[8]:        64        64        11         9         8        12         9        18        64        64        64        64        32        32        64        64 
dram[9]:        64        64        12        12        22        11         8         8        64        64        64        64        32        32        64        64 
dram[10]:        64        64        10        14         9        13        20        13        64        64        64        64        32        32        64        64 
dram[11]:        64        64        16        12        12        18        15         9        64        64        64        64        32        32        64        64 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.069091  1.066394  1.065784  1.065554  1.073244  1.074816  1.066542  1.066654  1.066796  1.066325  1.065703  1.064879  1.070405  1.068352  1.070780  1.069041 
dram[1]:  1.068113  1.068098  1.068174  1.067393  1.075344  1.079150  1.067287  1.068941  1.069025  1.069934  1.066072  1.069289  1.068462  1.071301  1.069873  1.070032 
dram[2]:  1.066635  1.066161  1.066655  1.067585  1.075561  1.075229  1.066738  1.068224  1.066658  1.067874  1.064749  1.068695  1.068792  1.070349  1.067144  1.068824 
dram[3]:  1.064658  1.064832  1.065883  1.065167  1.075532  1.076782  1.066627  1.068970  1.069449  1.068918  1.070116  1.070704  1.072163  1.070955  1.071116  1.070856 
dram[4]:  1.069333  1.067629  1.068441  1.066275  1.073436  1.072301  1.066765  1.067868  1.067994  1.068276  1.068472  1.069033  1.070190  1.068254  1.069249  1.067751 
dram[5]:  1.066068  1.069921  1.069189  1.066439  1.079771  1.079908  1.069367  1.067805  1.069104  1.069490  1.068942  1.068321  1.067471  1.071522  1.065499  1.068506 
dram[6]:  1.068784  1.072996  1.070760  1.067805  1.074560  1.073246  1.069822  1.068636  1.068636  1.069879  1.068179  1.066875  1.066988  1.069901  1.066089  1.066864 
dram[7]:  1.069189  1.068710  1.068936  1.069556  1.078459  1.079734  1.065527  1.064897  1.068589  1.067062  1.068709  1.066467  1.072187  1.071668  1.070410  1.067013 
dram[8]:  1.067736  1.070817  1.071253  1.068647  1.079592  1.074637  1.069616  1.068354  1.065636  1.067518  1.069338  1.067517  1.072207  1.073232  1.067812  1.067826 
dram[9]:  1.067717  1.067272  1.066712  1.069000  1.077274  1.074343  1.066803  1.067860  1.067908  1.067618  1.063291  1.067786  1.071298  1.072451  1.068148  1.067693 
dram[10]:  1.068362  1.066943  1.069945  1.068919  1.072608  1.072597  1.069428  1.067731  1.069085  1.067908  1.069839  1.070606  1.072404  1.072189  1.071836  1.069507 
dram[11]:  1.067123  1.063825  1.064842  1.064921  1.071033  1.071929  1.064864  1.065137  1.066993  1.064851  1.067696  1.067155  1.068132  1.066592  1.069468  1.069540 
average row locality = 59139562/55311374 = 1.069211
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    294412    288051    288770    286976    300926    305915    290488    292469    289726    288989    282796    283033    292144    290355    295531    290763 
dram[1]:    289293    291362    294633    290009    306880    312039    295492    294465    295881    295052    283251    288348    289262    290529    292143    291707 
dram[2]:    288448    289154    286241    287462    307165    305944    293401    292840    290891    292087    282429    291181    288674    293747    286896    292635 
dram[3]:    284833    286045    287779    288092    307608    308710    294101    295979    295001    296126    284902    290831    294129    291448    289856    291282 
dram[4]:    289753    288965    291319    290680    303483    304002    294790    295870    292185    295474    288513    291162    290269    287348    289478    287187 
dram[5]:    287978    293592    293713    287383    311632    309622    299897    297615    296168    294467    288367    289855    286057    291434    286792    285055 
dram[6]:    294324    297265    295305    290539    305208    306803    295481    296236    292537    295925    286644    286839    284398    290390    282972    286978 
dram[7]:    288875    289986    292361    292898    311522    309987    290187    291443    293786    292572    288090    283300    294518    292308    288892    287042 
dram[8]:    291143    294171    295061    290291    310108    303747    296381    294582    290940    292525    287783    286533    294091    295114    287416    290022 
dram[9]:    289510    288836    289432    292222    308520    304415    293081    293695    295250    295589    283587    286843    291280    292610    290061    284215 
dram[10]:    289250    289594    292513    292575    301789    303451    294799    296246    292642    289230    290382    295260    291316    293685    293797    290257 
dram[11]:    290356    284324    290251    285706    301580    302332    290002    291317    289747    287684    287483    287664    291517    288143    291940    291225 
total dram reads = 56200434
bank skew: 312039/282429 = 1.10
chip skew: 4700346/4651271 = 1.01
number of total write accesses:
dram[0]:     19514     19410     19533     19384     19587     19535     19324     19525     19407     19433     19253     19210     19176     19204     19273     19445 
dram[1]:     19415     19331     19725     19735     19400     19528     19552     19925     19606     19530     19171     19197     19200     19194     19252     19218 
dram[2]:     19275     19298     19538     19483     19393     19383     19750     19744     19291     19375     19281     19479     19467     19207     19222     19399 
dram[3]:     19200     19425     19516     19369     19541     19631     19797     19546     19549     19660     19433     19475     19128     19137     19252     19147 
dram[4]:     19539     19386     19404     19393     19535     19585     19411     19596     19309     19331     19331     19516     18990     19136     19038     19154 
dram[5]:     19378     19487     19188     19402     19607     19590     19490     19631     19483     19418     19379     19436     19222     18975     19334     19238 
dram[6]:     19452     19294     19775     19430     19510     19524     19468     19591     19370     19618     19325     19185     19249     19285     18970     18978 
dram[7]:     19412     19474     19547     19517     19690     19556     19305     19536     19541     19520     19220     19130     19221     19152     19194     19271 
dram[8]:     19493     19473     19408     19445     19365     19375     19622     19481     19380     19433     19291     19020     19146     19173     19309     19401 
dram[9]:     19624     19509     19431     19383     19575     19505     19552     19449     19516     19352     19297     19366     19111     19124     19235     19271 
dram[10]:     19415     19421     19325     19244     19480     19438     19780     19673     19459     19365     19378     19261     19171     19181     19344     19218 
dram[11]:     19325     19464     19303     19540     19490     19550     19588     19738     19231     19358     19540     19458     19223     19220     19192     19220 
total dram writes = 3723513
bank skew: 19925/18970 = 1.05
chip skew: 310979/309654 = 1.00
average mf latency per bank:
dram[0]:        779       820       796       853       802       847       753       801       791       825       774       817       774       821       781       799
dram[1]:        913       996       934      1002       940      1030       901       978       916       985       907       995       894       972       910       976
dram[2]:        753       753       815       800       790       787       743       747       767       759       755       752       751       757       753       751
dram[3]:        814       785       853       829       826       807       810       777       824       786       820       794       818       788       812       796
dram[4]:        852       784       897       846       871       798       860       788       885       794       867       784       867       780       838       777
dram[5]:        818       930       874       955       843       941       826       932       850       935       839       934       818       939       812       934
dram[6]:        875       801       922       827       892       814       880       782       907       808       899       786       888       806       874       782
dram[7]:        781       798       826       844       826       851       771       772       781       794       775       796       803       804       771       776
dram[8]:        816       775       869       819       871       814       806       754       838       791       815       778      2869       795       798       769
dram[9]:        803       866       859       890       829       870       783       869       807       878       796       874       821       873       793       846
dram[10]:        986       808      2758       839       992       836       961       808      1012       807      1019       818       986       814       989       795
dram[11]:        757       757       791       782       764       782       749       743       753       757       764       779       755       763       760       765
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6747      6356      7469      6298      7147      6352      7104      6380      7334      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6900      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       7401      6179      7221      6645      7980      6607      6946      6472      7239      7854      6742      7064      6909      6581      7090      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6183      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7770
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      7462      7105      7501      7082      7181      7690      7201      7052      6726      7023      7611      6921      7469      7074      7572
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7372      7845      7703      7241      7455      6809      7143      6302      7448      6222      7727      6374      7572      6962      8648
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7114      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76835117 n_act=4592794 n_pre=4592778 n_ref_event=0 n_req=4905969 n_rd=4661344 n_rd_L2_A=0 n_write=0 n_wr_bk=310213 bw_util=0.2231
n_activity=60599640 dram_eff=0.3282
bk0: 294412a 52122749i bk1: 288051a 52801218i bk2: 288770a 52710008i bk3: 286976a 52928483i bk4: 300926a 51594417i bk5: 305915a 51006457i bk6: 290488a 52708424i bk7: 292469a 52485850i bk8: 289726a 52832186i bk9: 288989a 52982057i bk10: 282796a 53669462i bk11: 283033a 53592275i bk12: 292144a 52691474i bk13: 290355a 52790342i bk14: 295531a 52291598i bk15: 290763a 52741675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063836
Row_Buffer_Locality_read = 0.065237
Row_Buffer_Locality_write = 0.037130
Bank_Level_Parallism = 9.804152
Bank_Level_Parallism_Col = 2.219197
Bank_Level_Parallism_Ready = 1.083145
write_to_read_ratio_blp_rw_average = 0.092815
GrpLevelPara = 1.954619 

BW Util details:
bwutil = 0.223114 
total_CMD = 89130197 
util_bw = 19886228 
Wasted_Col = 38864762 
Wasted_Row = 1288257 
Idle = 29090950 

BW Util Bottlenecks: 
RCDc_limit = 70318991 
RCDWRc_limit = 2024630 
WTRc_limit = 11422317 
RTWc_limit = 9396193 
CCDLc_limit = 4076610 
rwq = 0 
CCDLc_limit_alone = 3423296 
WTRc_limit_alone = 11137265 
RTWc_limit_alone = 9027931 

Commands details: 
total_CMD = 89130197 
n_nop = 76835117 
Read = 4661344 
Write = 0 
L2_Alloc = 0 
L2_WB = 310213 
n_act = 4592794 
n_pre = 4592778 
n_ref = 0 
n_req = 4905969 
total_req = 4971557 

Dual Bus Interface Util: 
issued_total_row = 9185572 
issued_total_col = 4971557 
Row_Bus_Util =  0.103058 
CoL_Bus_Util = 0.055779 
Either_Row_CoL_Bus_Util = 0.137945 
Issued_on_Two_Bus_Simul_Util = 0.020891 
issued_two_Eff = 0.151447 
queue_avg = 13.779497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7795
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76768779 n_act=4623128 n_pre=4623112 n_ref_event=0 n_req=4945966 n_rd=4700346 n_rd_L2_A=0 n_write=0 n_wr_bk=310979 bw_util=0.2249
n_activity=60661929 dram_eff=0.3304
bk0: 289293a 52248005i bk1: 291362a 51928102i bk2: 294633a 51492208i bk3: 290009a 52003371i bk4: 306880a 50414553i bk5: 312039a 49840738i bk6: 295492a 51528052i bk7: 294465a 51668602i bk8: 295881a 51734948i bk9: 295052a 51818686i bk10: 283251a 53110564i bk11: 288348a 52586982i bk12: 289262a 52557225i bk13: 290529a 52428392i bk14: 292143a 52114974i bk15: 291707a 52123184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065273
Row_Buffer_Locality_read = 0.066657
Row_Buffer_Locality_write = 0.038788
Bank_Level_Parallism = 9.995369
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.084009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.224899 
total_CMD = 89130197 
util_bw = 20045300 
Wasted_Col = 38889990 
Wasted_Row = 1197067 
Idle = 28997840 

BW Util Bottlenecks: 
RCDc_limit = 70608589 
RCDWRc_limit = 2020459 
WTRc_limit = 11488777 
RTWc_limit = 9572196 
CCDLc_limit = 4123667 
rwq = 0 
CCDLc_limit_alone = 3461586 
WTRc_limit_alone = 11204062 
RTWc_limit_alone = 9194830 

Commands details: 
total_CMD = 89130197 
n_nop = 76768779 
Read = 4700346 
Write = 0 
L2_Alloc = 0 
L2_WB = 310979 
n_act = 4623128 
n_pre = 4623112 
n_ref = 0 
n_req = 4945966 
total_req = 5011325 

Dual Bus Interface Util: 
issued_total_row = 9246240 
issued_total_col = 5011325 
Row_Bus_Util =  0.103739 
CoL_Bus_Util = 0.056225 
Either_Row_CoL_Bus_Util = 0.138689 
Issued_on_Two_Bus_Simul_Util = 0.021274 
issued_two_Eff = 0.153392 
queue_avg = 14.761372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7614
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76834949 n_act=4599027 n_pre=4599011 n_ref_event=0 n_req=4914241 n_rd=4669195 n_rd_L2_A=0 n_write=0 n_wr_bk=310585 bw_util=0.2235
n_activity=60596376 dram_eff=0.3287
bk0: 288448a 52678216i bk1: 289154a 52583923i bk2: 286241a 52884514i bk3: 287462a 52782044i bk4: 307165a 50760196i bk5: 305944a 50926260i bk6: 293401a 52115614i bk7: 292840a 52218436i bk8: 290891a 52581921i bk9: 292087a 52456504i bk10: 282429a 53486795i bk11: 291181a 52527321i bk12: 288674a 52907008i bk13: 293747a 52389553i bk14: 286896a 53063740i bk15: 292635a 52414109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064143
Row_Buffer_Locality_read = 0.065550
Row_Buffer_Locality_write = 0.037336
Bank_Level_Parallism = 9.857875
Bank_Level_Parallism_Col = 2.221144
Bank_Level_Parallism_Ready = 1.083238
write_to_read_ratio_blp_rw_average = 0.092777
GrpLevelPara = 1.955959 

BW Util details:
bwutil = 0.223483 
total_CMD = 89130197 
util_bw = 19919120 
Wasted_Col = 38849968 
Wasted_Row = 1266924 
Idle = 29094185 

BW Util Bottlenecks: 
RCDc_limit = 70348342 
RCDWRc_limit = 2028252 
WTRc_limit = 11453644 
RTWc_limit = 9389343 
CCDLc_limit = 4101941 
rwq = 0 
CCDLc_limit_alone = 3447206 
WTRc_limit_alone = 11167598 
RTWc_limit_alone = 9020654 

Commands details: 
total_CMD = 89130197 
n_nop = 76834949 
Read = 4669195 
Write = 0 
L2_Alloc = 0 
L2_WB = 310585 
n_act = 4599027 
n_pre = 4599011 
n_ref = 0 
n_req = 4914241 
total_req = 4979780 

Dual Bus Interface Util: 
issued_total_row = 9198038 
issued_total_col = 4979780 
Row_Bus_Util =  0.103198 
CoL_Bus_Util = 0.055871 
Either_Row_CoL_Bus_Util = 0.137947 
Issued_on_Two_Bus_Simul_Util = 0.021122 
issued_two_Eff = 0.153114 
queue_avg = 13.908756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9088
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76794003 n_act=4611101 n_pre=4611085 n_ref_event=0 n_req=4932003 n_rd=4686722 n_rd_L2_A=0 n_write=0 n_wr_bk=310806 bw_util=0.2243
n_activity=60635502 dram_eff=0.3297
bk0: 284833a 52905073i bk1: 286045a 52718180i bk2: 287779a 52501538i bk3: 288092a 52503979i bk4: 307608a 50556637i bk5: 308710a 50340382i bk6: 294101a 51843943i bk7: 295979a 51743576i bk8: 295001a 51882962i bk9: 296126a 51820676i bk10: 284902a 53055723i bk11: 290831a 52361223i bk12: 294129a 52148236i bk13: 291448a 52413256i bk14: 289856a 52602597i bk15: 291282a 52349991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065065
Row_Buffer_Locality_read = 0.066465
Row_Buffer_Locality_write = 0.038323
Bank_Level_Parallism = 9.932196
Bank_Level_Parallism_Col = 2.228048
Bank_Level_Parallism_Ready = 1.084053
write_to_read_ratio_blp_rw_average = 0.093783
GrpLevelPara = 1.961431 

BW Util details:
bwutil = 0.224280 
total_CMD = 89130197 
util_bw = 19990112 
Wasted_Col = 38870394 
Wasted_Row = 1234094 
Idle = 29035597 

BW Util Bottlenecks: 
RCDc_limit = 70478603 
RCDWRc_limit = 2023739 
WTRc_limit = 11459477 
RTWc_limit = 9554978 
CCDLc_limit = 4116414 
rwq = 0 
CCDLc_limit_alone = 3452666 
WTRc_limit_alone = 11173295 
RTWc_limit_alone = 9177412 

Commands details: 
total_CMD = 89130197 
n_nop = 76794003 
Read = 4686722 
Write = 0 
L2_Alloc = 0 
L2_WB = 310806 
n_act = 4611101 
n_pre = 4611085 
n_ref = 0 
n_req = 4932003 
total_req = 4997528 

Dual Bus Interface Util: 
issued_total_row = 9222186 
issued_total_col = 4997528 
Row_Bus_Util =  0.103469 
CoL_Bus_Util = 0.056070 
Either_Row_CoL_Bus_Util = 0.138406 
Issued_on_Two_Bus_Simul_Util = 0.021132 
issued_two_Eff = 0.152682 
queue_avg = 14.441335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76801698 n_act=4607894 n_pre=4607878 n_ref_event=0 n_req=4925127 n_rd=4680478 n_rd_L2_A=0 n_write=0 n_wr_bk=309654 bw_util=0.2239
n_activity=60641146 dram_eff=0.3292
bk0: 289753a 52460405i bk1: 288965a 52579702i bk2: 291319a 52270834i bk3: 290680a 52365750i bk4: 303483a 51102272i bk5: 304002a 51054768i bk6: 294790a 51973183i bk7: 295870a 51853486i bk8: 292185a 52442194i bk9: 295474a 52064555i bk10: 288513a 52721149i bk11: 291162a 52505411i bk12: 290269a 52767523i bk13: 287348a 53041805i bk14: 289478a 52814423i bk15: 287187a 52989837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064411
Row_Buffer_Locality_read = 0.065753
Row_Buffer_Locality_write = 0.038733
Bank_Level_Parallism = 9.876852
Bank_Level_Parallism_Col = 2.225912
Bank_Level_Parallism_Ready = 1.083614
write_to_read_ratio_blp_rw_average = 0.093612
GrpLevelPara = 1.959584 

BW Util details:
bwutil = 0.223948 
total_CMD = 89130197 
util_bw = 19960528 
Wasted_Col = 38901174 
Wasted_Row = 1238102 
Idle = 29030393 

BW Util Bottlenecks: 
RCDc_limit = 70497071 
RCDWRc_limit = 2020069 
WTRc_limit = 11424218 
RTWc_limit = 9551567 
CCDLc_limit = 4103645 
rwq = 0 
CCDLc_limit_alone = 3442462 
WTRc_limit_alone = 11139945 
RTWc_limit_alone = 9174657 

Commands details: 
total_CMD = 89130197 
n_nop = 76801698 
Read = 4680478 
Write = 0 
L2_Alloc = 0 
L2_WB = 309654 
n_act = 4607894 
n_pre = 4607878 
n_ref = 0 
n_req = 4925127 
total_req = 4990132 

Dual Bus Interface Util: 
issued_total_row = 9215772 
issued_total_col = 4990132 
Row_Bus_Util =  0.103397 
CoL_Bus_Util = 0.055987 
Either_Row_CoL_Bus_Util = 0.138320 
Issued_on_Two_Bus_Simul_Util = 0.021064 
issued_two_Eff = 0.152282 
queue_avg = 14.091994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76787343 n_act=4621406 n_pre=4621390 n_ref_event=0 n_req=4944468 n_rd=4699627 n_rd_L2_A=0 n_write=0 n_wr_bk=310258 bw_util=0.2248
n_activity=60628721 dram_eff=0.3305
bk0: 287978a 52131899i bk1: 293592a 51495033i bk2: 293713a 51511153i bk3: 287383a 52106931i bk4: 311632a 49753242i bk5: 309622a 49958022i bk6: 299897a 50790641i bk7: 297615a 51097015i bk8: 296168a 51529736i bk9: 294467a 51701960i bk10: 288367a 52307174i bk11: 289855a 52134745i bk12: 286057a 52681088i bk13: 291434a 52141726i bk14: 286792a 52438280i bk15: 285055a 52735014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065338
Row_Buffer_Locality_read = 0.066717
Row_Buffer_Locality_write = 0.038862
Bank_Level_Parallism = 10.054017
Bank_Level_Parallism_Col = 2.231295
Bank_Level_Parallism_Ready = 1.083849
write_to_read_ratio_blp_rw_average = 0.093749
GrpLevelPara = 1.964319 

BW Util details:
bwutil = 0.224834 
total_CMD = 89130197 
util_bw = 20039540 
Wasted_Col = 38853870 
Wasted_Row = 1197716 
Idle = 29039071 

BW Util Bottlenecks: 
RCDc_limit = 70563403 
RCDWRc_limit = 2019342 
WTRc_limit = 11463299 
RTWc_limit = 9568545 
CCDLc_limit = 4130320 
rwq = 0 
CCDLc_limit_alone = 3466878 
WTRc_limit_alone = 11178076 
RTWc_limit_alone = 9190326 

Commands details: 
total_CMD = 89130197 
n_nop = 76787343 
Read = 4699627 
Write = 0 
L2_Alloc = 0 
L2_WB = 310258 
n_act = 4621406 
n_pre = 4621390 
n_ref = 0 
n_req = 4944468 
total_req = 5009885 

Dual Bus Interface Util: 
issued_total_row = 9242796 
issued_total_col = 5009885 
Row_Bus_Util =  0.103700 
CoL_Bus_Util = 0.056209 
Either_Row_CoL_Bus_Util = 0.138481 
Issued_on_Two_Bus_Simul_Util = 0.021427 
issued_two_Eff = 0.154731 
queue_avg = 14.996676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9967
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76792448 n_act=4612369 n_pre=4612353 n_ref_event=0 n_req=4932552 n_rd=4687844 n_rd_L2_A=0 n_write=0 n_wr_bk=310024 bw_util=0.2243
n_activity=60669654 dram_eff=0.3295
bk0: 294324a 51869687i bk1: 297265a 51678198i bk2: 295305a 51659683i bk3: 290539a 52320311i bk4: 305208a 50872107i bk5: 306803a 50673595i bk6: 295481a 51827006i bk7: 296236a 51743060i bk8: 292537a 52261877i bk9: 295925a 51988561i bk10: 286644a 52985194i bk11: 286839a 52993957i bk12: 284398a 53265747i bk13: 290390a 52610670i bk14: 282972a 53410174i bk15: 286978a 53005142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064912
Row_Buffer_Locality_read = 0.066261
Row_Buffer_Locality_write = 0.039071
Bank_Level_Parallism = 9.903437
Bank_Level_Parallism_Col = 2.226336
Bank_Level_Parallism_Ready = 1.083578
write_to_read_ratio_blp_rw_average = 0.093371
GrpLevelPara = 1.960257 

BW Util details:
bwutil = 0.224295 
total_CMD = 89130197 
util_bw = 19991472 
Wasted_Col = 38900708 
Wasted_Row = 1234194 
Idle = 29003823 

BW Util Bottlenecks: 
RCDc_limit = 70532694 
RCDWRc_limit = 2016598 
WTRc_limit = 11425011 
RTWc_limit = 9520028 
CCDLc_limit = 4114480 
rwq = 0 
CCDLc_limit_alone = 3455432 
WTRc_limit_alone = 11140709 
RTWc_limit_alone = 9145282 

Commands details: 
total_CMD = 89130197 
n_nop = 76792448 
Read = 4687844 
Write = 0 
L2_Alloc = 0 
L2_WB = 310024 
n_act = 4612369 
n_pre = 4612353 
n_ref = 0 
n_req = 4932552 
total_req = 4997868 

Dual Bus Interface Util: 
issued_total_row = 9224722 
issued_total_col = 4997868 
Row_Bus_Util =  0.103497 
CoL_Bus_Util = 0.056074 
Either_Row_CoL_Bus_Util = 0.138424 
Issued_on_Two_Bus_Simul_Util = 0.021147 
issued_two_Eff = 0.152770 
queue_avg = 14.266542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2665
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76800501 n_act=4610562 n_pre=4610546 n_ref_event=0 n_req=4932783 n_rd=4687767 n_rd_L2_A=0 n_write=0 n_wr_bk=310286 bw_util=0.2243
n_activity=60646682 dram_eff=0.3297
bk0: 288875a 52397840i bk1: 289986a 52154855i bk2: 292361a 51841815i bk3: 292898a 51849029i bk4: 311522a 49963915i bk5: 309987a 50189466i bk6: 290187a 52256129i bk7: 291443a 52116725i bk8: 293786a 51978439i bk9: 292572a 52076594i bk10: 288090a 52620092i bk11: 283300a 53212199i bk12: 294518a 52110738i bk13: 292308a 52165514i bk14: 288892a 52706680i bk15: 287042a 52790262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065322
Row_Buffer_Locality_read = 0.066765
Row_Buffer_Locality_write = 0.037728
Bank_Level_Parallism = 9.954168
Bank_Level_Parallism_Col = 2.226465
Bank_Level_Parallism_Ready = 1.083328
write_to_read_ratio_blp_rw_average = 0.093435
GrpLevelPara = 1.960650 

BW Util details:
bwutil = 0.224303 
total_CMD = 89130197 
util_bw = 19992212 
Wasted_Col = 38860228 
Wasted_Row = 1243189 
Idle = 29034568 

BW Util Bottlenecks: 
RCDc_limit = 70456204 
RCDWRc_limit = 2021587 
WTRc_limit = 11441870 
RTWc_limit = 9512485 
CCDLc_limit = 4117203 
rwq = 0 
CCDLc_limit_alone = 3457203 
WTRc_limit_alone = 11156609 
RTWc_limit_alone = 9137746 

Commands details: 
total_CMD = 89130197 
n_nop = 76800501 
Read = 4687767 
Write = 0 
L2_Alloc = 0 
L2_WB = 310286 
n_act = 4610562 
n_pre = 4610546 
n_ref = 0 
n_req = 4932783 
total_req = 4998053 

Dual Bus Interface Util: 
issued_total_row = 9221108 
issued_total_col = 4998053 
Row_Bus_Util =  0.103457 
CoL_Bus_Util = 0.056076 
Either_Row_CoL_Bus_Util = 0.138334 
Issued_on_Two_Bus_Simul_Util = 0.021199 
issued_two_Eff = 0.153245 
queue_avg = 14.556286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5563
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76784528 n_act=4620166 n_pre=4620150 n_ref_event=0 n_req=4944287 n_rd=4699908 n_rd_L2_A=0 n_write=0 n_wr_bk=309815 bw_util=0.2248
n_activity=60649050 dram_eff=0.3304
bk0: 291143a 51812945i bk1: 294171a 51527266i bk2: 295061a 51458543i bk3: 290291a 51975455i bk4: 310108a 50052110i bk5: 303747a 50739841i bk6: 296381a 51446760i bk7: 294582a 51644024i bk8: 290940a 52135221i bk9: 292525a 52020721i bk10: 287783a 52545143i bk11: 286533a 52714978i bk12: 294091a 51871517i bk13: 295114a 51747297i bk14: 287416a 52511483i bk15: 290022a 52177039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065555
Row_Buffer_Locality_read = 0.066994
Row_Buffer_Locality_write = 0.037872
Bank_Level_Parallism = 10.020620
Bank_Level_Parallism_Col = 2.228756
Bank_Level_Parallism_Ready = 1.083191
write_to_read_ratio_blp_rw_average = 0.093335
GrpLevelPara = 1.963096 

BW Util details:
bwutil = 0.224827 
total_CMD = 89130197 
util_bw = 20038892 
Wasted_Col = 38849369 
Wasted_Row = 1216552 
Idle = 29025384 

BW Util Bottlenecks: 
RCDc_limit = 70548217 
RCDWRc_limit = 2015539 
WTRc_limit = 11417243 
RTWc_limit = 9512774 
CCDLc_limit = 4131392 
rwq = 0 
CCDLc_limit_alone = 3472733 
WTRc_limit_alone = 11132944 
RTWc_limit_alone = 9138414 

Commands details: 
total_CMD = 89130197 
n_nop = 76784528 
Read = 4699908 
Write = 0 
L2_Alloc = 0 
L2_WB = 309815 
n_act = 4620166 
n_pre = 4620150 
n_ref = 0 
n_req = 4944287 
total_req = 5009723 

Dual Bus Interface Util: 
issued_total_row = 9240316 
issued_total_col = 5009723 
Row_Bus_Util =  0.103672 
CoL_Bus_Util = 0.056207 
Either_Row_CoL_Bus_Util = 0.138513 
Issued_on_Two_Bus_Simul_Util = 0.021366 
issued_two_Eff = 0.154254 
queue_avg = 14.640273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6403
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76812318 n_act=4606321 n_pre=4606305 n_ref_event=0 n_req=4924125 n_rd=4679146 n_rd_L2_A=0 n_write=0 n_wr_bk=310300 bw_util=0.2239
n_activity=60632147 dram_eff=0.3292
bk0: 289510a 52361862i bk1: 288836a 52314361i bk2: 289432a 52312738i bk3: 292222a 51939339i bk4: 308520a 50458215i bk5: 304415a 50862758i bk6: 293081a 52024991i bk7: 293695a 51987354i bk8: 295250a 51835352i bk9: 295589a 51902163i bk10: 283587a 53165371i bk11: 286843a 52841561i bk12: 291280a 52585781i bk13: 292610a 52385246i bk14: 290061a 52511505i bk15: 284215a 53195642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064540
Row_Buffer_Locality_read = 0.066000
Row_Buffer_Locality_write = 0.036656
Bank_Level_Parallism = 9.919908
Bank_Level_Parallism_Col = 2.225154
Bank_Level_Parallism_Ready = 1.083048
write_to_read_ratio_blp_rw_average = 0.093734
GrpLevelPara = 1.959728 

BW Util details:
bwutil = 0.223917 
total_CMD = 89130197 
util_bw = 19957784 
Wasted_Col = 38869192 
Wasted_Row = 1248646 
Idle = 29054575 

BW Util Bottlenecks: 
RCDc_limit = 70434337 
RCDWRc_limit = 2027183 
WTRc_limit = 11425606 
RTWc_limit = 9529822 
CCDLc_limit = 4100399 
rwq = 0 
CCDLc_limit_alone = 3440312 
WTRc_limit_alone = 11141337 
RTWc_limit_alone = 9154004 

Commands details: 
total_CMD = 89130197 
n_nop = 76812318 
Read = 4679146 
Write = 0 
L2_Alloc = 0 
L2_WB = 310300 
n_act = 4606321 
n_pre = 4606305 
n_ref = 0 
n_req = 4924125 
total_req = 4989446 

Dual Bus Interface Util: 
issued_total_row = 9212626 
issued_total_col = 4989446 
Row_Bus_Util =  0.103361 
CoL_Bus_Util = 0.055979 
Either_Row_CoL_Bus_Util = 0.138201 
Issued_on_Two_Bus_Simul_Util = 0.021140 
issued_two_Eff = 0.152964 
queue_avg = 14.554057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5541
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76771168 n_act=4618678 n_pre=4618662 n_ref_event=0 n_req=4942008 n_rd=4696786 n_rd_L2_A=0 n_write=0 n_wr_bk=310153 bw_util=0.2247
n_activity=60715307 dram_eff=0.3299
bk0: 289250a 52451493i bk1: 289594a 52428575i bk2: 292513a 52004198i bk3: 292575a 52163488i bk4: 301789a 51121478i bk5: 303451a 51019488i bk6: 294799a 51783268i bk7: 296246a 51681554i bk8: 292642a 52230999i bk9: 289230a 52730352i bk10: 290382a 52552844i bk11: 295260a 52010430i bk12: 291316a 52530660i bk13: 293685a 52213140i bk14: 293797a 52185388i bk15: 290257a 52606283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065425
Row_Buffer_Locality_read = 0.066707
Row_Buffer_Locality_write = 0.040865
Bank_Level_Parallism = 9.919464
Bank_Level_Parallism_Col = 2.228065
Bank_Level_Parallism_Ready = 1.084395
write_to_read_ratio_blp_rw_average = 0.093037
GrpLevelPara = 1.960824 

BW Util details:
bwutil = 0.224702 
total_CMD = 89130197 
util_bw = 20027756 
Wasted_Col = 38931064 
Wasted_Row = 1217299 
Idle = 28954078 

BW Util Bottlenecks: 
RCDc_limit = 70615153 
RCDWRc_limit = 2010469 
WTRc_limit = 11469404 
RTWc_limit = 9536428 
CCDLc_limit = 4120391 
rwq = 0 
CCDLc_limit_alone = 3458215 
WTRc_limit_alone = 11183150 
RTWc_limit_alone = 9160506 

Commands details: 
total_CMD = 89130197 
n_nop = 76771168 
Read = 4696786 
Write = 0 
L2_Alloc = 0 
L2_WB = 310153 
n_act = 4618678 
n_pre = 4618662 
n_ref = 0 
n_req = 4942008 
total_req = 5006939 

Dual Bus Interface Util: 
issued_total_row = 9237340 
issued_total_col = 5006939 
Row_Bus_Util =  0.103639 
CoL_Bus_Util = 0.056176 
Either_Row_CoL_Bus_Util = 0.138663 
Issued_on_Two_Bus_Simul_Util = 0.021152 
issued_two_Eff = 0.152540 
queue_avg = 14.561574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5616
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89130197 n_nop=76842947 n_act=4587931 n_pre=4587915 n_ref_event=0 n_req=4896033 n_rd=4651271 n_rd_L2_A=0 n_write=0 n_wr_bk=310440 bw_util=0.2227
n_activity=60615830 dram_eff=0.3274
bk0: 290356a 52912636i bk1: 284324a 53447523i bk2: 290251a 52872208i bk3: 285706a 53307175i bk4: 301580a 51789615i bk5: 302332a 51623312i bk6: 290002a 52904559i bk7: 291317a 52814147i bk8: 289747a 53167593i bk9: 287684a 53309298i bk10: 287483a 53341197i bk11: 287664a 53269506i bk12: 291517a 52915452i bk13: 288143a 53326049i bk14: 291940a 52958546i bk15: 291225a 52920584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062929
Row_Buffer_Locality_read = 0.064319
Row_Buffer_Locality_write = 0.036521
Bank_Level_Parallism = 9.719709
Bank_Level_Parallism_Col = 2.213574
Bank_Level_Parallism_Ready = 1.083091
write_to_read_ratio_blp_rw_average = 0.091822
GrpLevelPara = 1.950562 

BW Util details:
bwutil = 0.222672 
total_CMD = 89130197 
util_bw = 19846844 
Wasted_Col = 38900804 
Wasted_Row = 1302891 
Idle = 29079658 

BW Util Bottlenecks: 
RCDc_limit = 70314911 
RCDWRc_limit = 2029264 
WTRc_limit = 11443602 
RTWc_limit = 9267958 
CCDLc_limit = 4062510 
rwq = 0 
CCDLc_limit_alone = 3414370 
WTRc_limit_alone = 11157193 
RTWc_limit_alone = 8906227 

Commands details: 
total_CMD = 89130197 
n_nop = 76842947 
Read = 4651271 
Write = 0 
L2_Alloc = 0 
L2_WB = 310440 
n_act = 4587931 
n_pre = 4587915 
n_ref = 0 
n_req = 4896033 
total_req = 4961711 

Dual Bus Interface Util: 
issued_total_row = 9175846 
issued_total_col = 4961711 
Row_Bus_Util =  0.102949 
CoL_Bus_Util = 0.055668 
Either_Row_CoL_Bus_Util = 0.137857 
Issued_on_Two_Bus_Simul_Util = 0.020760 
issued_two_Eff = 0.150588 
queue_avg = 13.323103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3231

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4594333, Miss = 2357709, Miss_rate = 0.513, Pending_hits = 19445, Reservation_fails = 4901
L2_cache_bank[1]: Access = 4559185, Miss = 2349467, Miss_rate = 0.515, Pending_hits = 18803, Reservation_fails = 8433
L2_cache_bank[2]: Access = 4609058, Miss = 2369751, Miss_rate = 0.514, Pending_hits = 19739, Reservation_fails = 8798
L2_cache_bank[3]: Access = 4579149, Miss = 2376427, Miss_rate = 0.519, Pending_hits = 20281, Reservation_fails = 10762
L2_cache_bank[4]: Access = 4592014, Miss = 2347061, Miss_rate = 0.511, Pending_hits = 19249, Reservation_fails = 9875
L2_cache_bank[5]: Access = 4577888, Miss = 2367966, Miss_rate = 0.517, Pending_hits = 19440, Reservation_fails = 9844
L2_cache_bank[6]: Access = 4582058, Miss = 2361125, Miss_rate = 0.515, Pending_hits = 19705, Reservation_fails = 4512
L2_cache_bank[7]: Access = 4633855, Miss = 2371429, Miss_rate = 0.512, Pending_hits = 19974, Reservation_fails = 4667
L2_cache_bank[8]: Access = 4601878, Miss = 2362706, Miss_rate = 0.513, Pending_hits = 20199, Reservation_fails = 9359
L2_cache_bank[9]: Access = 4648444, Miss = 2363602, Miss_rate = 0.508, Pending_hits = 19925, Reservation_fails = 9717
L2_cache_bank[10]: Access = 4599844, Miss = 2373512, Miss_rate = 0.516, Pending_hits = 20556, Reservation_fails = 8656
L2_cache_bank[11]: Access = 4579283, Miss = 2371929, Miss_rate = 0.518, Pending_hits = 20525, Reservation_fails = 6790
L2_cache_bank[12]: Access = 4581476, Miss = 2359773, Miss_rate = 0.515, Pending_hits = 19582, Reservation_fails = 15220
L2_cache_bank[13]: Access = 4626213, Miss = 2373879, Miss_rate = 0.513, Pending_hits = 19744, Reservation_fails = 7467
L2_cache_bank[14]: Access = 4626958, Miss = 2371151, Miss_rate = 0.512, Pending_hits = 20127, Reservation_fails = 8510
L2_cache_bank[15]: Access = 4641084, Miss = 2362460, Miss_rate = 0.509, Pending_hits = 20255, Reservation_fails = 12316
L2_cache_bank[16]: Access = 6666026, Miss = 2375845, Miss_rate = 0.356, Pending_hits = 19856, Reservation_fails = 7776
L2_cache_bank[17]: Access = 4614729, Miss = 2369904, Miss_rate = 0.514, Pending_hits = 19878, Reservation_fails = 9362
L2_cache_bank[18]: Access = 4612924, Miss = 2363651, Miss_rate = 0.512, Pending_hits = 20513, Reservation_fails = 12327
L2_cache_bank[19]: Access = 4539521, Miss = 2361353, Miss_rate = 0.520, Pending_hits = 20607, Reservation_fails = 6608
L2_cache_bank[20]: Access = 6967238, Miss = 2369415, Miss_rate = 0.340, Pending_hits = 20082, Reservation_fails = 6245
L2_cache_bank[21]: Access = 4621471, Miss = 2373219, Miss_rate = 0.514, Pending_hits = 19881, Reservation_fails = 10383
L2_cache_bank[22]: Access = 4544773, Miss = 2355796, Miss_rate = 0.518, Pending_hits = 19192, Reservation_fails = 14601
L2_cache_bank[23]: Access = 4549718, Miss = 2341315, Miss_rate = 0.515, Pending_hits = 19348, Reservation_fails = 7423
L2_total_cache_accesses = 114749120
L2_total_cache_misses = 56750445
L2_total_cache_miss_rate = 0.4946
L2_total_cache_pending_hits = 476906
L2_total_cache_reservation_fails = 214552
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54554192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39461343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 214552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16739091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 476906
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2967577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 412505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111231532
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517588
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 613
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9247
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 204689
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=114749120
icnt_total_pkts_simt_to_mem=114749120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 114749120
Req_Network_cycles = 34755822
Req_Network_injected_packets_per_cycle =       3.3016 
Req_Network_conflicts_per_cycle =       1.4415
Req_Network_conflicts_per_cycle_util =       2.1155
Req_Bank_Level_Parallism =       4.8453
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9235
Req_Network_out_buffer_full_per_cycle =       0.0294
Req_Network_out_buffer_avg_util =       2.9048

Reply_Network_injected_packets_num = 114749120
Reply_Network_cycles = 34755822
Reply_Network_injected_packets_per_cycle =        3.3016
Reply_Network_conflicts_per_cycle =        1.5924
Reply_Network_conflicts_per_cycle_util =       2.3359
Reply_Bank_Level_Parallism =       4.8431
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1524
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1101
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 17 hrs, 33 min, 51 sec (149631 sec)
gpgpu_simulation_rate = 4954 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 5883620x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 14: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 21291
gpu_sim_insn = 8582
gpu_ipc =       0.4031
gpu_tot_sim_cycle = 34777113
gpu_tot_sim_insn = 741410222
gpu_tot_ipc =      21.3189
gpu_tot_issued_cta = 17197
gpu_occupancy = 3.5628% 
gpu_tot_occupancy = 59.2425% 
max_total_param_size = 0
gpu_stall_dramfull = 9366416
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0064
partiton_level_parallism_total  =       3.2996
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.9343
L2_BW  =       0.2790 GB/Sec
L2_BW_total  =     144.1249 GB/Sec
gpu_total_sim_rate=4954

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5324762, Miss = 3626724, Miss_rate = 0.681, Pending_hits = 124238, Reservation_fails = 1785378
	L1D_cache_core[1]: Access = 5272094, Miss = 3602073, Miss_rate = 0.683, Pending_hits = 124152, Reservation_fails = 1787061
	L1D_cache_core[2]: Access = 5231563, Miss = 3558159, Miss_rate = 0.680, Pending_hits = 124781, Reservation_fails = 1827999
	L1D_cache_core[3]: Access = 4836953, Miss = 3200902, Miss_rate = 0.662, Pending_hits = 119716, Reservation_fails = 1691256
	L1D_cache_core[4]: Access = 5311856, Miss = 3628696, Miss_rate = 0.683, Pending_hits = 125386, Reservation_fails = 1821839
	L1D_cache_core[5]: Access = 5194999, Miss = 3502175, Miss_rate = 0.674, Pending_hits = 122894, Reservation_fails = 1790387
	L1D_cache_core[6]: Access = 5240758, Miss = 3593125, Miss_rate = 0.686, Pending_hits = 123082, Reservation_fails = 1847582
	L1D_cache_core[7]: Access = 5366136, Miss = 3671469, Miss_rate = 0.684, Pending_hits = 125344, Reservation_fails = 1905622
	L1D_cache_core[8]: Access = 5145481, Miss = 3445822, Miss_rate = 0.670, Pending_hits = 121831, Reservation_fails = 1682938
	L1D_cache_core[9]: Access = 5110534, Miss = 3460424, Miss_rate = 0.677, Pending_hits = 121249, Reservation_fails = 1761485
	L1D_cache_core[10]: Access = 5311270, Miss = 3619090, Miss_rate = 0.681, Pending_hits = 125805, Reservation_fails = 1818083
	L1D_cache_core[11]: Access = 5238638, Miss = 3574810, Miss_rate = 0.682, Pending_hits = 125061, Reservation_fails = 1744350
	L1D_cache_core[12]: Access = 5208218, Miss = 3522958, Miss_rate = 0.676, Pending_hits = 121088, Reservation_fails = 1732844
	L1D_cache_core[13]: Access = 5250450, Miss = 3570814, Miss_rate = 0.680, Pending_hits = 124292, Reservation_fails = 1800199
	L1D_cache_core[14]: Access = 5295706, Miss = 3624448, Miss_rate = 0.684, Pending_hits = 125310, Reservation_fails = 1949204
	L1D_cache_core[15]: Access = 5238890, Miss = 3577627, Miss_rate = 0.683, Pending_hits = 125994, Reservation_fails = 1762319
	L1D_cache_core[16]: Access = 5176171, Miss = 3527163, Miss_rate = 0.681, Pending_hits = 122965, Reservation_fails = 1802900
	L1D_cache_core[17]: Access = 5164197, Miss = 3503968, Miss_rate = 0.679, Pending_hits = 121706, Reservation_fails = 1716637
	L1D_cache_core[18]: Access = 4869759, Miss = 3250679, Miss_rate = 0.668, Pending_hits = 121441, Reservation_fails = 1693734
	L1D_cache_core[19]: Access = 5311041, Miss = 3598023, Miss_rate = 0.677, Pending_hits = 125876, Reservation_fails = 1809856
	L1D_cache_core[20]: Access = 5269819, Miss = 3628284, Miss_rate = 0.689, Pending_hits = 125782, Reservation_fails = 1818066
	L1D_cache_core[21]: Access = 5285901, Miss = 3620702, Miss_rate = 0.685, Pending_hits = 126034, Reservation_fails = 1777896
	L1D_cache_core[22]: Access = 5188274, Miss = 3490567, Miss_rate = 0.673, Pending_hits = 126684, Reservation_fails = 1817025
	L1D_cache_core[23]: Access = 4619385, Miss = 3057550, Miss_rate = 0.662, Pending_hits = 116321, Reservation_fails = 1657507
	L1D_cache_core[24]: Access = 5178296, Miss = 3487729, Miss_rate = 0.674, Pending_hits = 123134, Reservation_fails = 1899135
	L1D_cache_core[25]: Access = 5245337, Miss = 3561942, Miss_rate = 0.679, Pending_hits = 125260, Reservation_fails = 1746531
	L1D_cache_core[26]: Access = 5113892, Miss = 3474898, Miss_rate = 0.680, Pending_hits = 121377, Reservation_fails = 1745289
	L1D_cache_core[27]: Access = 5115299, Miss = 3475714, Miss_rate = 0.679, Pending_hits = 120661, Reservation_fails = 1766931
	L1D_cache_core[28]: Access = 5278424, Miss = 3592502, Miss_rate = 0.681, Pending_hits = 124698, Reservation_fails = 1787257
	L1D_cache_core[29]: Access = 5248487, Miss = 3568307, Miss_rate = 0.680, Pending_hits = 124374, Reservation_fails = 1838551
	L1D_total_cache_accesses = 155642590
	L1D_total_cache_misses = 105617344
	L1D_total_cache_miss_rate = 0.6786
	L1D_total_cache_pending_hits = 3706536
	L1D_total_cache_reservation_fails = 53585861
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46016288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3706536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 94005437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53557930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8396729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3706552
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2151481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 152124990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1536451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16118666
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35902813
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2632
ctas_completed 17197, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
148731, 175640, 170855, 164363, 155272, 165985, 184191, 161458, 168976, 172392, 167465, 168578, 151170, 156879, 159021, 173563, 173012, 158002, 163089, 166561, 185210, 171902, 170258, 160077, 177364, 160794, 177814, 158674, 175309, 169256, 161764, 171794, 
gpgpu_n_tot_thrd_icount = 5026037536
gpgpu_n_tot_w_icount = 157063673
gpgpu_n_stall_shd_mem = 61150558
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111231656
gpgpu_n_mem_write_global = 3517600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 170624004
gpgpu_n_store_insn = 4400343
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35218432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 54602876
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6547682
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12267165	W0_Idle:117856465	W0_Scoreboard:-1647127739	W1:80760791	W2:22229848	W3:10191260	W4:6031092	W5:4174668	W6:3220770	W7:2604678	W8:2174331	W9:1850947	W10:1615247	W11:1426481	W12:1293166	W13:1185053	W14:1095727	W15:1008161	W16:930893	W17:865803	W18:813608	W19:784625	W20:774076	W21:796561	W22:812725	W23:815914	W24:785475	W25:722986	W26:630422	W27:553565	W28:492843	W29:456963	W30:431991	W31:365650	W32:5167353
single_issue_nums: WS0:39804465	WS1:39342176	WS2:38753301	WS3:39163731	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819217200 {8:102402150,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 140704000 {40:3517600,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 353180240 {40:8829506,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4096086000 {40:102402150,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28140800 {8:3517600,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 353180240 {40:8829506,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 4676 
max_icnt2sh_latency = 294 
averagemflatency = 446 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 101 
avg_icnt2sh_latency = 3 
mrq_lat_table:20703689 	522335 	1106987 	2391374 	4593427 	6306125 	7747919 	8039614 	5877390 	1756038 	93278 	1373 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51110550 	41917274 	15812476 	4098352 	1293938 	516630 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6533068 	921573 	241076 	129913 	95706929 	4249837 	1555328 	1418856 	2235132 	1121039 	572406 	64099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	94236205 	14797520 	4358490 	1099229 	221989 	32410 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7860 	24071 	1077 	1472 	223 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        12        16        11        12         9        12        60        60        64        64        36        36        64        64 
dram[1]:        64        64        10        13        18        15        16         8        60        60        64        64        36        36        64        64 
dram[2]:        64        64        17        10        10        12        12         8        60        60        64        64        36        36        64        64 
dram[3]:        64        64         8         8        15        12         8        13        60        60        64        64        36        36        64        64 
dram[4]:        64        64         9        11         9        11        14        14        60        60        64        64        36        36        64        64 
dram[5]:        64        64        12        16        13        14         8        14        60        60        64        64        36        36        64        64 
dram[6]:        64        64        12         9        12        15        11        14        60        60        64        64        36        36        64        64 
dram[7]:        64        64         8        12        15        15        11         9        64        64        58        64        32        32        64        64 
dram[8]:        64        64        11         9         8        12         9        18        64        64        64        64        32        32        64        64 
dram[9]:        64        64        12        12        22        11         8         8        64        64        64        64        32        32        64        64 
dram[10]:        64        64        10        14         9        13        20        13        64        64        64        64        32        32        64        64 
dram[11]:        64        64        16        12        12        18        15         9        64        64        64        64        32        32        64        64 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.069091  1.066394  1.065784  1.065554  1.073244  1.074816  1.066542  1.066654  1.066796  1.066325  1.065703  1.064879  1.070405  1.068352  1.070780  1.069041 
dram[1]:  1.068113  1.068098  1.068174  1.067393  1.075344  1.079150  1.067287  1.068941  1.069025  1.069934  1.066072  1.069289  1.068462  1.071301  1.069873  1.070032 
dram[2]:  1.066635  1.066161  1.066655  1.067585  1.075561  1.075229  1.066738  1.068227  1.066658  1.067874  1.064749  1.068695  1.068792  1.070349  1.067154  1.068834 
dram[3]:  1.064658  1.064832  1.065883  1.065167  1.075532  1.076782  1.066627  1.068970  1.069449  1.068918  1.070116  1.070704  1.072163  1.070955  1.071126  1.070866 
dram[4]:  1.069333  1.067629  1.068441  1.066275  1.073436  1.072301  1.066765  1.067868  1.067994  1.068276  1.068472  1.069033  1.070190  1.068254  1.069256  1.067755 
dram[5]:  1.066068  1.069921  1.069189  1.066439  1.079771  1.079908  1.069367  1.067805  1.069104  1.069490  1.068942  1.068321  1.067471  1.071522  1.065510  1.068506 
dram[6]:  1.068784  1.072996  1.070760  1.067805  1.074560  1.073246  1.069821  1.068636  1.068636  1.069879  1.068179  1.066875  1.066988  1.069901  1.066089  1.066864 
dram[7]:  1.069189  1.068710  1.068936  1.069556  1.078459  1.079734  1.065527  1.064900  1.068592  1.067062  1.068709  1.066467  1.072187  1.071668  1.070410  1.067013 
dram[8]:  1.067736  1.070817  1.071253  1.068646  1.079592  1.074637  1.069616  1.068354  1.065636  1.067518  1.069338  1.067517  1.072207  1.073232  1.067812  1.067826 
dram[9]:  1.067717  1.067272  1.066712  1.069000  1.077273  1.074343  1.066803  1.067860  1.067908  1.067618  1.063291  1.067786  1.071298  1.072451  1.068151  1.067693 
dram[10]:  1.068362  1.066943  1.069945  1.068919  1.072608  1.072597  1.069428  1.067731  1.069085  1.067908  1.069839  1.070606  1.072404  1.072189  1.071836  1.069507 
dram[11]:  1.067123  1.063825  1.064842  1.064924  1.071033  1.071932  1.064864  1.065137  1.066993  1.064851  1.067696  1.067155  1.068132  1.066592  1.069468  1.069540 
average row locality = 59139609/55311397 = 1.069212
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    294412    288051    288770    286976    300926    305915    290488    292469    289726    288989    282796    283033    292144    290355    295531    290763 
dram[1]:    289293    291362    294633    290009    306880    312039    295492    294466    295882    295052    283251    288348    289262    290529    292143    291707 
dram[2]:    288448    289154    286241    287462    307165    305944    293401    292842    290891    292087    282429    291181    288674    293747    286902    292640 
dram[3]:    284833    286045    287779    288092    307608    308710    294101    295979    295001    296126    284902    290831    294129    291448    289860    291286 
dram[4]:    289753    288965    291319    290681    303483    304002    294790    295870    292185    295474    288513    291162    290269    287348    289480    287188 
dram[5]:    287978    293592    293713    287383    311632    309622    299897    297615    296168    294467    288367    289855    286057    291434    286796    285055 
dram[6]:    294324    297265    295305    290539    305208    306803    295482    296236    292537    295925    286645    286839    284398    290390    282972    286978 
dram[7]:    288875    289986    292361    292898    311522    309987    290187    291445    293787    292572    288090    283300    294518    292308    288892    287042 
dram[8]:    291143    294171    295061    290292    310108    303747    296381    294582    290940    292525    287783    286533    294091    295114    287416    290022 
dram[9]:    289510    288836    289432    292222    308521    304416    293081    293695    295250    295589    283587    286843    291280    292610    290063    284215 
dram[10]:    289250    289594    292514    292575    301790    303451    294799    296246    292642    289231    290382    295260    291316    293685    293797    290257 
dram[11]:    290356    284324    290251    285708    301580    302333    290002    291317    289747    287684    287483    287664    291517    288143    291940    291225 
total dram reads = 56200481
bank skew: 312039/282429 = 1.10
chip skew: 4700348/4651274 = 1.01
number of total write accesses:
dram[0]:     19514     19410     19533     19384     19587     19535     19324     19525     19407     19433     19253     19210     19176     19204     19273     19445 
dram[1]:     19415     19331     19725     19735     19400     19528     19552     19925     19606     19530     19171     19197     19200     19194     19252     19218 
dram[2]:     19275     19298     19538     19483     19393     19383     19750     19744     19291     19375     19281     19479     19467     19207     19222     19399 
dram[3]:     19200     19425     19516     19369     19541     19631     19797     19546     19549     19660     19433     19475     19128     19137     19252     19147 
dram[4]:     19539     19386     19404     19393     19535     19585     19411     19596     19309     19331     19331     19516     18990     19136     19038     19154 
dram[5]:     19378     19487     19188     19402     19607     19590     19490     19631     19483     19418     19379     19436     19222     18975     19334     19238 
dram[6]:     19452     19294     19775     19430     19510     19524     19468     19591     19370     19618     19325     19185     19249     19285     18970     18978 
dram[7]:     19412     19474     19547     19517     19690     19556     19305     19536     19541     19520     19220     19130     19221     19152     19194     19271 
dram[8]:     19493     19473     19408     19445     19365     19375     19622     19481     19380     19433     19291     19020     19146     19173     19309     19401 
dram[9]:     19624     19509     19431     19383     19575     19505     19552     19449     19516     19352     19297     19366     19111     19124     19235     19271 
dram[10]:     19415     19421     19325     19244     19480     19438     19780     19673     19459     19365     19378     19261     19171     19181     19344     19218 
dram[11]:     19325     19464     19303     19540     19490     19550     19588     19738     19231     19358     19540     19458     19223     19220     19192     19220 
total dram writes = 3723513
bank skew: 19925/18970 = 1.05
chip skew: 310979/309654 = 1.00
average mf latency per bank:
dram[0]:        779       820       796       853       802       847       753       801       791       825       774       817       774       821       781       799
dram[1]:        913       996       934      1002       940      1030       901       978       916       985       907       995       894       972       910       976
dram[2]:        753       753       815       800       790       787       743       747       767       759       755       752       751       757       753       751
dram[3]:        814       785       853       829       826       807       810       777       824       786       820       794       818       788       812       796
dram[4]:        852       784       897       846       871       798       860       788       885       794       867       784       867       780       838       777
dram[5]:        818       930       874       955       843       941       826       932       850       935       839       934       818       939       812       934
dram[6]:        875       801       922       827       892       814       880       782       907       808       899       786       888       806       874       782
dram[7]:        781       798       826       844       826       851       771       772       781       794       775       796       803       804       771       776
dram[8]:        816       775       869       819       871       814       806       754       838       791       815       778      2869       795       798       769
dram[9]:        803       866       859       890       829       870       783       869       807       878       796       874       821       873       793       846
dram[10]:        986       808      2758       839       992       836       961       808      1012       807      1019       818       986       814       989       795
dram[11]:        757       757       791       782       764       782       749       743       753       757       764       779       755       763       760       765
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6747      6356      7469      6298      7147      6352      7104      6380      7334      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6900      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       7401      6179      7221      6645      7980      6607      6946      6472      7239      7854      6742      7064      6909      6581      7090      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6183      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7770
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      7462      7105      7501      7082      7181      7690      7201      7052      6726      7023      7611      6921      7469      7074      7572
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7372      7845      7703      7241      7455      6809      7143      6302      7448      6222      7727      6374      7572      6962      8648
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7114      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76889715 n_act=4592794 n_pre=4592778 n_ref_event=0 n_req=4905969 n_rd=4661344 n_rd_L2_A=0 n_write=0 n_wr_bk=310213 bw_util=0.223
n_activity=60599640 dram_eff=0.3282
bk0: 294412a 52177347i bk1: 288051a 52855816i bk2: 288770a 52764606i bk3: 286976a 52983081i bk4: 300926a 51649015i bk5: 305915a 51061055i bk6: 290488a 52763022i bk7: 292469a 52540448i bk8: 289726a 52886784i bk9: 288989a 53036655i bk10: 282796a 53724060i bk11: 283033a 53646873i bk12: 292144a 52746072i bk13: 290355a 52844940i bk14: 295531a 52346196i bk15: 290763a 52796273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063836
Row_Buffer_Locality_read = 0.065237
Row_Buffer_Locality_write = 0.037130
Bank_Level_Parallism = 9.804152
Bank_Level_Parallism_Col = 2.219197
Bank_Level_Parallism_Ready = 1.083145
write_to_read_ratio_blp_rw_average = 0.092815
GrpLevelPara = 1.954619 

BW Util details:
bwutil = 0.222978 
total_CMD = 89184795 
util_bw = 19886228 
Wasted_Col = 38864762 
Wasted_Row = 1288257 
Idle = 29145548 

BW Util Bottlenecks: 
RCDc_limit = 70318991 
RCDWRc_limit = 2024630 
WTRc_limit = 11422317 
RTWc_limit = 9396193 
CCDLc_limit = 4076610 
rwq = 0 
CCDLc_limit_alone = 3423296 
WTRc_limit_alone = 11137265 
RTWc_limit_alone = 9027931 

Commands details: 
total_CMD = 89184795 
n_nop = 76889715 
Read = 4661344 
Write = 0 
L2_Alloc = 0 
L2_WB = 310213 
n_act = 4592794 
n_pre = 4592778 
n_ref = 0 
n_req = 4905969 
total_req = 4971557 

Dual Bus Interface Util: 
issued_total_row = 9185572 
issued_total_col = 4971557 
Row_Bus_Util =  0.102995 
CoL_Bus_Util = 0.055744 
Either_Row_CoL_Bus_Util = 0.137861 
Issued_on_Two_Bus_Simul_Util = 0.020879 
issued_two_Eff = 0.151447 
queue_avg = 13.771063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76823371 n_act=4623130 n_pre=4623114 n_ref_event=0 n_req=4945968 n_rd=4700348 n_rd_L2_A=0 n_write=0 n_wr_bk=310979 bw_util=0.2248
n_activity=60662133 dram_eff=0.3304
bk0: 289293a 52302603i bk1: 291362a 51982700i bk2: 294633a 51546806i bk3: 290009a 52057969i bk4: 306880a 50469151i bk5: 312039a 49895336i bk6: 295492a 51582651i bk7: 294466a 51723152i bk8: 295882a 51789497i bk9: 295052a 51873283i bk10: 283251a 53165162i bk11: 288348a 52641580i bk12: 289262a 52611823i bk13: 290529a 52482990i bk14: 292143a 52169572i bk15: 291707a 52177782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065273
Row_Buffer_Locality_read = 0.066657
Row_Buffer_Locality_write = 0.038788
Bank_Level_Parallism = 9.995355
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.084009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.224762 
total_CMD = 89184795 
util_bw = 20045308 
Wasted_Col = 38890038 
Wasted_Row = 1197115 
Idle = 29052334 

BW Util Bottlenecks: 
RCDc_limit = 70608637 
RCDWRc_limit = 2020459 
WTRc_limit = 11488777 
RTWc_limit = 9572196 
CCDLc_limit = 4123667 
rwq = 0 
CCDLc_limit_alone = 3461586 
WTRc_limit_alone = 11204062 
RTWc_limit_alone = 9194830 

Commands details: 
total_CMD = 89184795 
n_nop = 76823371 
Read = 4700348 
Write = 0 
L2_Alloc = 0 
L2_WB = 310979 
n_act = 4623130 
n_pre = 4623114 
n_ref = 0 
n_req = 4945968 
total_req = 5011327 

Dual Bus Interface Util: 
issued_total_row = 9246244 
issued_total_col = 5011327 
Row_Bus_Util =  0.103675 
CoL_Bus_Util = 0.056190 
Either_Row_CoL_Bus_Util = 0.138605 
Issued_on_Two_Bus_Simul_Util = 0.021261 
issued_two_Eff = 0.153392 
queue_avg = 14.752336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76889522 n_act=4599033 n_pre=4599017 n_ref_event=0 n_req=4914254 n_rd=4669208 n_rd_L2_A=0 n_write=0 n_wr_bk=310585 bw_util=0.2233
n_activity=60596969 dram_eff=0.3287
bk0: 288448a 52732808i bk1: 289154a 52638519i bk2: 286241a 52939111i bk3: 287462a 52836642i bk4: 307165a 50814794i bk5: 305944a 50980858i bk6: 293401a 52170213i bk7: 292842a 52272981i bk8: 290891a 52636518i bk9: 292087a 52511101i bk10: 282429a 53541393i bk11: 291181a 52581920i bk12: 288674a 52961608i bk13: 293747a 52444154i bk14: 286902a 53118183i bk15: 292640a 52468604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064144
Row_Buffer_Locality_read = 0.065551
Row_Buffer_Locality_write = 0.037336
Bank_Level_Parallism = 9.857836
Bank_Level_Parallism_Col = 2.221142
Bank_Level_Parallism_Ready = 1.083238
write_to_read_ratio_blp_rw_average = 0.092777
GrpLevelPara = 1.955957 

BW Util details:
bwutil = 0.223347 
total_CMD = 89184795 
util_bw = 19919172 
Wasted_Col = 38850096 
Wasted_Row = 1267044 
Idle = 29148483 

BW Util Bottlenecks: 
RCDc_limit = 70348478 
RCDWRc_limit = 2028252 
WTRc_limit = 11453644 
RTWc_limit = 9389343 
CCDLc_limit = 4101947 
rwq = 0 
CCDLc_limit_alone = 3447212 
WTRc_limit_alone = 11167598 
RTWc_limit_alone = 9020654 

Commands details: 
total_CMD = 89184795 
n_nop = 76889522 
Read = 4669208 
Write = 0 
L2_Alloc = 0 
L2_WB = 310585 
n_act = 4599033 
n_pre = 4599017 
n_ref = 0 
n_req = 4914254 
total_req = 4979793 

Dual Bus Interface Util: 
issued_total_row = 9198050 
issued_total_col = 4979793 
Row_Bus_Util =  0.103135 
CoL_Bus_Util = 0.055837 
Either_Row_CoL_Bus_Util = 0.137863 
Issued_on_Two_Bus_Simul_Util = 0.021109 
issued_two_Eff = 0.153113 
queue_avg = 13.900244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9002
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76848589 n_act=4611103 n_pre=4611087 n_ref_event=0 n_req=4932011 n_rd=4686730 n_rd_L2_A=0 n_write=0 n_wr_bk=310806 bw_util=0.2241
n_activity=60635686 dram_eff=0.3297
bk0: 284833a 52959668i bk1: 286045a 52772777i bk2: 287779a 52556135i bk3: 288092a 52558576i bk4: 307608a 50611234i bk5: 308710a 50394980i bk6: 294101a 51898541i bk7: 295979a 51798174i bk8: 295001a 51937560i bk9: 296126a 51875274i bk10: 284902a 53110321i bk11: 290831a 52415822i bk12: 294129a 52202835i bk13: 291448a 52467856i bk14: 289860a 52657134i bk15: 291286a 52404536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065066
Row_Buffer_Locality_read = 0.066466
Row_Buffer_Locality_write = 0.038323
Bank_Level_Parallism = 9.932186
Bank_Level_Parallism_Col = 2.228047
Bank_Level_Parallism_Ready = 1.084053
write_to_read_ratio_blp_rw_average = 0.093783
GrpLevelPara = 1.961431 

BW Util details:
bwutil = 0.224143 
total_CMD = 89184795 
util_bw = 19990144 
Wasted_Col = 38870424 
Wasted_Row = 1234118 
Idle = 29090109 

BW Util Bottlenecks: 
RCDc_limit = 70478643 
RCDWRc_limit = 2023739 
WTRc_limit = 11459477 
RTWc_limit = 9554978 
CCDLc_limit = 4116418 
rwq = 0 
CCDLc_limit_alone = 3452670 
WTRc_limit_alone = 11173295 
RTWc_limit_alone = 9177412 

Commands details: 
total_CMD = 89184795 
n_nop = 76848589 
Read = 4686730 
Write = 0 
L2_Alloc = 0 
L2_WB = 310806 
n_act = 4611103 
n_pre = 4611087 
n_ref = 0 
n_req = 4932011 
total_req = 4997536 

Dual Bus Interface Util: 
issued_total_row = 9222190 
issued_total_col = 4997536 
Row_Bus_Util =  0.103405 
CoL_Bus_Util = 0.056036 
Either_Row_CoL_Bus_Util = 0.138322 
Issued_on_Two_Bus_Simul_Util = 0.021119 
issued_two_Eff = 0.152682 
queue_avg = 14.432496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4325
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76856290 n_act=4607895 n_pre=4607879 n_ref_event=0 n_req=4925131 n_rd=4680482 n_rd_L2_A=0 n_write=0 n_wr_bk=309654 bw_util=0.2238
n_activity=60641314 dram_eff=0.3292
bk0: 289753a 52515004i bk1: 288965a 52634301i bk2: 291319a 52325433i bk3: 290681a 52420300i bk4: 303483a 51156869i bk5: 304002a 51109365i bk6: 294790a 52027780i bk7: 295870a 51908083i bk8: 292185a 52496791i bk9: 295474a 52119153i bk10: 288513a 52775747i bk11: 291162a 52560009i bk12: 290269a 52822121i bk13: 287348a 53096403i bk14: 289480a 52869021i bk15: 287188a 53044436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064412
Row_Buffer_Locality_read = 0.065754
Row_Buffer_Locality_write = 0.038733
Bank_Level_Parallism = 9.876844
Bank_Level_Parallism_Col = 2.225911
Bank_Level_Parallism_Ready = 1.083614
write_to_read_ratio_blp_rw_average = 0.093612
GrpLevelPara = 1.959584 

BW Util details:
bwutil = 0.223811 
total_CMD = 89184795 
util_bw = 19960544 
Wasted_Col = 38901198 
Wasted_Row = 1238126 
Idle = 29084927 

BW Util Bottlenecks: 
RCDc_limit = 70497095 
RCDWRc_limit = 2020069 
WTRc_limit = 11424218 
RTWc_limit = 9551567 
CCDLc_limit = 4103645 
rwq = 0 
CCDLc_limit_alone = 3442462 
WTRc_limit_alone = 11139945 
RTWc_limit_alone = 9174657 

Commands details: 
total_CMD = 89184795 
n_nop = 76856290 
Read = 4680482 
Write = 0 
L2_Alloc = 0 
L2_WB = 309654 
n_act = 4607895 
n_pre = 4607879 
n_ref = 0 
n_req = 4925131 
total_req = 4990136 

Dual Bus Interface Util: 
issued_total_row = 9215774 
issued_total_col = 4990136 
Row_Bus_Util =  0.103333 
CoL_Bus_Util = 0.055953 
Either_Row_CoL_Bus_Util = 0.138236 
Issued_on_Two_Bus_Simul_Util = 0.021051 
issued_two_Eff = 0.152282 
queue_avg = 14.083368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76841935 n_act=4621407 n_pre=4621391 n_ref_event=0 n_req=4944472 n_rd=4699631 n_rd_L2_A=0 n_write=0 n_wr_bk=310258 bw_util=0.2247
n_activity=60628889 dram_eff=0.3305
bk0: 287978a 52186496i bk1: 293592a 51549630i bk2: 293713a 51565750i bk3: 287383a 52161528i bk4: 311632a 49807839i bk5: 309622a 50012619i bk6: 299897a 50845238i bk7: 297615a 51151614i bk8: 296168a 51584335i bk9: 294467a 51756559i bk10: 288367a 52361773i bk11: 289855a 52189344i bk12: 286057a 52735687i bk13: 291434a 52196325i bk14: 286796a 52492830i bk15: 285055a 52789611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065339
Row_Buffer_Locality_read = 0.066718
Row_Buffer_Locality_write = 0.038862
Bank_Level_Parallism = 10.054009
Bank_Level_Parallism_Col = 2.231295
Bank_Level_Parallism_Ready = 1.083849
write_to_read_ratio_blp_rw_average = 0.093749
GrpLevelPara = 1.964319 

BW Util details:
bwutil = 0.224697 
total_CMD = 89184795 
util_bw = 20039556 
Wasted_Col = 38853894 
Wasted_Row = 1197740 
Idle = 29093605 

BW Util Bottlenecks: 
RCDc_limit = 70563427 
RCDWRc_limit = 2019342 
WTRc_limit = 11463299 
RTWc_limit = 9568545 
CCDLc_limit = 4130320 
rwq = 0 
CCDLc_limit_alone = 3466878 
WTRc_limit_alone = 11178076 
RTWc_limit_alone = 9190326 

Commands details: 
total_CMD = 89184795 
n_nop = 76841935 
Read = 4699631 
Write = 0 
L2_Alloc = 0 
L2_WB = 310258 
n_act = 4621407 
n_pre = 4621391 
n_ref = 0 
n_req = 4944472 
total_req = 5009889 

Dual Bus Interface Util: 
issued_total_row = 9242798 
issued_total_col = 5009889 
Row_Bus_Util =  0.103636 
CoL_Bus_Util = 0.056174 
Either_Row_CoL_Bus_Util = 0.138396 
Issued_on_Two_Bus_Simul_Util = 0.021414 
issued_two_Eff = 0.154731 
queue_avg = 14.987496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9875
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76847040 n_act=4612371 n_pre=4612355 n_ref_event=0 n_req=4932554 n_rd=4687846 n_rd_L2_A=0 n_write=0 n_wr_bk=310024 bw_util=0.2242
n_activity=60669858 dram_eff=0.3295
bk0: 294324a 51924285i bk1: 297265a 51732796i bk2: 295305a 51714282i bk3: 290539a 52374910i bk4: 305208a 50926706i bk5: 306803a 50728194i bk6: 295482a 51881556i bk7: 296236a 51797657i bk8: 292537a 52316475i bk9: 295925a 52043159i bk10: 286645a 53039743i bk11: 286839a 53048553i bk12: 284398a 53320344i bk13: 290390a 52665267i bk14: 282972a 53464772i bk15: 286978a 53059740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064912
Row_Buffer_Locality_read = 0.066261
Row_Buffer_Locality_write = 0.039071
Bank_Level_Parallism = 9.903421
Bank_Level_Parallism_Col = 2.226334
Bank_Level_Parallism_Ready = 1.083578
write_to_read_ratio_blp_rw_average = 0.093371
GrpLevelPara = 1.960257 

BW Util details:
bwutil = 0.224158 
total_CMD = 89184795 
util_bw = 19991480 
Wasted_Col = 38900756 
Wasted_Row = 1234242 
Idle = 29058317 

BW Util Bottlenecks: 
RCDc_limit = 70532742 
RCDWRc_limit = 2016598 
WTRc_limit = 11425011 
RTWc_limit = 9520028 
CCDLc_limit = 4114480 
rwq = 0 
CCDLc_limit_alone = 3455432 
WTRc_limit_alone = 11140709 
RTWc_limit_alone = 9145282 

Commands details: 
total_CMD = 89184795 
n_nop = 76847040 
Read = 4687846 
Write = 0 
L2_Alloc = 0 
L2_WB = 310024 
n_act = 4612371 
n_pre = 4612355 
n_ref = 0 
n_req = 4932554 
total_req = 4997870 

Dual Bus Interface Util: 
issued_total_row = 9224726 
issued_total_col = 4997870 
Row_Bus_Util =  0.103434 
CoL_Bus_Util = 0.056039 
Either_Row_CoL_Bus_Util = 0.138339 
Issued_on_Two_Bus_Simul_Util = 0.021134 
issued_two_Eff = 0.152770 
queue_avg = 14.257810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2578
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76855094 n_act=4610563 n_pre=4610547 n_ref_event=0 n_req=4932786 n_rd=4687770 n_rd_L2_A=0 n_write=0 n_wr_bk=310286 bw_util=0.2242
n_activity=60646784 dram_eff=0.3297
bk0: 288875a 52452438i bk1: 289986a 52209453i bk2: 292361a 51896414i bk3: 292898a 51903628i bk4: 311522a 50018514i bk5: 309987a 50244065i bk6: 290187a 52310728i bk7: 291445a 52171270i bk8: 293787a 52033036i bk9: 292572a 52131191i bk10: 288090a 52674689i bk11: 283300a 53266796i bk12: 294518a 52165335i bk13: 292308a 52220111i bk14: 288892a 52761278i bk15: 287042a 52844860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065323
Row_Buffer_Locality_read = 0.066765
Row_Buffer_Locality_write = 0.037728
Bank_Level_Parallism = 9.954160
Bank_Level_Parallism_Col = 2.226465
Bank_Level_Parallism_Ready = 1.083328
write_to_read_ratio_blp_rw_average = 0.093435
GrpLevelPara = 1.960650 

BW Util details:
bwutil = 0.224166 
total_CMD = 89184795 
util_bw = 19992224 
Wasted_Col = 38860250 
Wasted_Row = 1243213 
Idle = 29089108 

BW Util Bottlenecks: 
RCDc_limit = 70456224 
RCDWRc_limit = 2021587 
WTRc_limit = 11441870 
RTWc_limit = 9512485 
CCDLc_limit = 4117205 
rwq = 0 
CCDLc_limit_alone = 3457205 
WTRc_limit_alone = 11156609 
RTWc_limit_alone = 9137746 

Commands details: 
total_CMD = 89184795 
n_nop = 76855094 
Read = 4687770 
Write = 0 
L2_Alloc = 0 
L2_WB = 310286 
n_act = 4610563 
n_pre = 4610547 
n_ref = 0 
n_req = 4932786 
total_req = 4998056 

Dual Bus Interface Util: 
issued_total_row = 9221110 
issued_total_col = 4998056 
Row_Bus_Util =  0.103393 
CoL_Bus_Util = 0.056042 
Either_Row_CoL_Bus_Util = 0.138249 
Issued_on_Two_Bus_Simul_Util = 0.021186 
issued_two_Eff = 0.153245 
queue_avg = 14.547376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5474
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76839123 n_act=4620167 n_pre=4620151 n_ref_event=0 n_req=4944288 n_rd=4699909 n_rd_L2_A=0 n_write=0 n_wr_bk=309815 bw_util=0.2247
n_activity=60649152 dram_eff=0.3304
bk0: 291143a 51867544i bk1: 294171a 51581865i bk2: 295061a 51513142i bk3: 290292a 52030005i bk4: 310108a 50106707i bk5: 303747a 50794438i bk6: 296381a 51501357i bk7: 294582a 51698621i bk8: 290940a 52189818i bk9: 292525a 52075318i bk10: 287783a 52599740i bk11: 286533a 52769575i bk12: 294091a 51926116i bk13: 295114a 51801896i bk14: 287416a 52566082i bk15: 290022a 52231638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065555
Row_Buffer_Locality_read = 0.066994
Row_Buffer_Locality_write = 0.037872
Bank_Level_Parallism = 10.020613
Bank_Level_Parallism_Col = 2.228755
Bank_Level_Parallism_Ready = 1.083191
write_to_read_ratio_blp_rw_average = 0.093335
GrpLevelPara = 1.963095 

BW Util details:
bwutil = 0.224690 
total_CMD = 89184795 
util_bw = 20038896 
Wasted_Col = 38849393 
Wasted_Row = 1216576 
Idle = 29079930 

BW Util Bottlenecks: 
RCDc_limit = 70548241 
RCDWRc_limit = 2015539 
WTRc_limit = 11417243 
RTWc_limit = 9512774 
CCDLc_limit = 4131392 
rwq = 0 
CCDLc_limit_alone = 3472733 
WTRc_limit_alone = 11132944 
RTWc_limit_alone = 9138414 

Commands details: 
total_CMD = 89184795 
n_nop = 76839123 
Read = 4699909 
Write = 0 
L2_Alloc = 0 
L2_WB = 309815 
n_act = 4620167 
n_pre = 4620151 
n_ref = 0 
n_req = 4944288 
total_req = 5009724 

Dual Bus Interface Util: 
issued_total_row = 9240318 
issued_total_col = 5009724 
Row_Bus_Util =  0.103609 
CoL_Bus_Util = 0.056172 
Either_Row_CoL_Bus_Util = 0.138428 
Issued_on_Two_Bus_Simul_Util = 0.021353 
issued_two_Eff = 0.154254 
queue_avg = 14.631311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6313
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76866906 n_act=4606324 n_pre=4606308 n_ref_event=0 n_req=4924129 n_rd=4679150 n_rd_L2_A=0 n_write=0 n_wr_bk=310300 bw_util=0.2238
n_activity=60632317 dram_eff=0.3292
bk0: 289510a 52416461i bk1: 288836a 52368960i bk2: 289432a 52367337i bk3: 292222a 51993938i bk4: 308521a 50512765i bk5: 304416a 50917297i bk6: 293081a 52079587i bk7: 293695a 52041951i bk8: 295250a 51889949i bk9: 295589a 51956760i bk10: 283587a 53219969i bk11: 286843a 52896159i bk12: 291280a 52640379i bk13: 292610a 52439844i bk14: 290063a 52566055i bk15: 284215a 53250240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064540
Row_Buffer_Locality_read = 0.066000
Row_Buffer_Locality_write = 0.036656
Bank_Level_Parallism = 9.919893
Bank_Level_Parallism_Col = 2.225153
Bank_Level_Parallism_Ready = 1.083048
write_to_read_ratio_blp_rw_average = 0.093734
GrpLevelPara = 1.959727 

BW Util details:
bwutil = 0.223780 
total_CMD = 89184795 
util_bw = 19957800 
Wasted_Col = 38869248 
Wasted_Row = 1248676 
Idle = 29109071 

BW Util Bottlenecks: 
RCDc_limit = 70434405 
RCDWRc_limit = 2027183 
WTRc_limit = 11425606 
RTWc_limit = 9529822 
CCDLc_limit = 4100399 
rwq = 0 
CCDLc_limit_alone = 3440312 
WTRc_limit_alone = 11141337 
RTWc_limit_alone = 9154004 

Commands details: 
total_CMD = 89184795 
n_nop = 76866906 
Read = 4679150 
Write = 0 
L2_Alloc = 0 
L2_WB = 310300 
n_act = 4606324 
n_pre = 4606308 
n_ref = 0 
n_req = 4924129 
total_req = 4989450 

Dual Bus Interface Util: 
issued_total_row = 9212632 
issued_total_col = 4989450 
Row_Bus_Util =  0.103298 
CoL_Bus_Util = 0.055945 
Either_Row_CoL_Bus_Util = 0.138116 
Issued_on_Two_Bus_Simul_Util = 0.021127 
issued_two_Eff = 0.152964 
queue_avg = 14.545148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5451
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76825757 n_act=4618681 n_pre=4618665 n_ref_event=0 n_req=4942011 n_rd=4696789 n_rd_L2_A=0 n_write=0 n_wr_bk=310153 bw_util=0.2246
n_activity=60715613 dram_eff=0.3299
bk0: 289250a 52506092i bk1: 289594a 52483174i bk2: 292514a 52058748i bk3: 292575a 52218085i bk4: 301790a 51176028i bk5: 303451a 51074085i bk6: 294799a 51837866i bk7: 296246a 51736152i bk8: 292642a 52285597i bk9: 289231a 52784901i bk10: 290382a 52607440i bk11: 295260a 52065028i bk12: 291316a 52585258i bk13: 293685a 52267738i bk14: 293797a 52239986i bk15: 290257a 52660881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065425
Row_Buffer_Locality_read = 0.066707
Row_Buffer_Locality_write = 0.040865
Bank_Level_Parallism = 9.919443
Bank_Level_Parallism_Col = 2.228064
Bank_Level_Parallism_Ready = 1.084395
write_to_read_ratio_blp_rw_average = 0.093037
GrpLevelPara = 1.960823 

BW Util details:
bwutil = 0.224565 
total_CMD = 89184795 
util_bw = 20027768 
Wasted_Col = 38931136 
Wasted_Row = 1217371 
Idle = 29008520 

BW Util Bottlenecks: 
RCDc_limit = 70615225 
RCDWRc_limit = 2010469 
WTRc_limit = 11469404 
RTWc_limit = 9536428 
CCDLc_limit = 4120391 
rwq = 0 
CCDLc_limit_alone = 3458215 
WTRc_limit_alone = 11183150 
RTWc_limit_alone = 9160506 

Commands details: 
total_CMD = 89184795 
n_nop = 76825757 
Read = 4696789 
Write = 0 
L2_Alloc = 0 
L2_WB = 310153 
n_act = 4618681 
n_pre = 4618665 
n_ref = 0 
n_req = 4942011 
total_req = 5006942 

Dual Bus Interface Util: 
issued_total_row = 9237346 
issued_total_col = 5006942 
Row_Bus_Util =  0.103575 
CoL_Bus_Util = 0.056141 
Either_Row_CoL_Bus_Util = 0.138578 
Issued_on_Two_Bus_Simul_Util = 0.021139 
issued_two_Eff = 0.152540 
queue_avg = 14.552660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5527
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89184795 n_nop=76897540 n_act=4587932 n_pre=4587916 n_ref_event=0 n_req=4896036 n_rd=4651274 n_rd_L2_A=0 n_write=0 n_wr_bk=310440 bw_util=0.2225
n_activity=60615954 dram_eff=0.3274
bk0: 290356a 52967234i bk1: 284324a 53502121i bk2: 290251a 52926806i bk3: 285708a 53361720i bk4: 301580a 51844212i bk5: 302333a 51677910i bk6: 290002a 52959157i bk7: 291317a 52868745i bk8: 289747a 53222191i bk9: 287684a 53363896i bk10: 287483a 53395795i bk11: 287664a 53324104i bk12: 291517a 52970050i bk13: 288143a 53380647i bk14: 291940a 53013144i bk15: 291225a 52975182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062929
Row_Buffer_Locality_read = 0.064319
Row_Buffer_Locality_write = 0.036521
Bank_Level_Parallism = 9.719701
Bank_Level_Parallism_Col = 2.213573
Bank_Level_Parallism_Ready = 1.083091
write_to_read_ratio_blp_rw_average = 0.091822
GrpLevelPara = 1.950562 

BW Util details:
bwutil = 0.222536 
total_CMD = 89184795 
util_bw = 19846856 
Wasted_Col = 38900830 
Wasted_Row = 1302915 
Idle = 29134194 

BW Util Bottlenecks: 
RCDc_limit = 70314935 
RCDWRc_limit = 2029264 
WTRc_limit = 11443602 
RTWc_limit = 9267958 
CCDLc_limit = 4062512 
rwq = 0 
CCDLc_limit_alone = 3414372 
WTRc_limit_alone = 11157193 
RTWc_limit_alone = 8906227 

Commands details: 
total_CMD = 89184795 
n_nop = 76897540 
Read = 4651274 
Write = 0 
L2_Alloc = 0 
L2_WB = 310440 
n_act = 4587932 
n_pre = 4587916 
n_ref = 0 
n_req = 4896036 
total_req = 4961714 

Dual Bus Interface Util: 
issued_total_row = 9175848 
issued_total_col = 4961714 
Row_Bus_Util =  0.102886 
CoL_Bus_Util = 0.055634 
Either_Row_CoL_Bus_Util = 0.137773 
Issued_on_Two_Bus_Simul_Util = 0.020747 
issued_two_Eff = 0.150587 
queue_avg = 13.314949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3149

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4594336, Miss = 2357709, Miss_rate = 0.513, Pending_hits = 19445, Reservation_fails = 4901
L2_cache_bank[1]: Access = 4559190, Miss = 2349467, Miss_rate = 0.515, Pending_hits = 18803, Reservation_fails = 8433
L2_cache_bank[2]: Access = 4609061, Miss = 2369752, Miss_rate = 0.514, Pending_hits = 19739, Reservation_fails = 8798
L2_cache_bank[3]: Access = 4579158, Miss = 2376428, Miss_rate = 0.519, Pending_hits = 20281, Reservation_fails = 10762
L2_cache_bank[4]: Access = 4592023, Miss = 2347067, Miss_rate = 0.511, Pending_hits = 19249, Reservation_fails = 9875
L2_cache_bank[5]: Access = 4577895, Miss = 2367973, Miss_rate = 0.517, Pending_hits = 19440, Reservation_fails = 9844
L2_cache_bank[6]: Access = 4582062, Miss = 2361129, Miss_rate = 0.515, Pending_hits = 19705, Reservation_fails = 4512
L2_cache_bank[7]: Access = 4633859, Miss = 2371433, Miss_rate = 0.512, Pending_hits = 19974, Reservation_fails = 4667
L2_cache_bank[8]: Access = 4601885, Miss = 2362708, Miss_rate = 0.513, Pending_hits = 20199, Reservation_fails = 9359
L2_cache_bank[9]: Access = 4648451, Miss = 2363604, Miss_rate = 0.508, Pending_hits = 19925, Reservation_fails = 9717
L2_cache_bank[10]: Access = 4599850, Miss = 2373516, Miss_rate = 0.516, Pending_hits = 20556, Reservation_fails = 8656
L2_cache_bank[11]: Access = 4579283, Miss = 2371929, Miss_rate = 0.518, Pending_hits = 20525, Reservation_fails = 6790
L2_cache_bank[12]: Access = 4581478, Miss = 2359775, Miss_rate = 0.515, Pending_hits = 19582, Reservation_fails = 15220
L2_cache_bank[13]: Access = 4626216, Miss = 2373879, Miss_rate = 0.513, Pending_hits = 19744, Reservation_fails = 7467
L2_cache_bank[14]: Access = 4626968, Miss = 2371152, Miss_rate = 0.512, Pending_hits = 20127, Reservation_fails = 8510
L2_cache_bank[15]: Access = 4641086, Miss = 2362462, Miss_rate = 0.509, Pending_hits = 20255, Reservation_fails = 12316
L2_cache_bank[16]: Access = 6666027, Miss = 2375845, Miss_rate = 0.356, Pending_hits = 19856, Reservation_fails = 7776
L2_cache_bank[17]: Access = 4614734, Miss = 2369905, Miss_rate = 0.514, Pending_hits = 19878, Reservation_fails = 9362
L2_cache_bank[18]: Access = 4612940, Miss = 2363654, Miss_rate = 0.512, Pending_hits = 20513, Reservation_fails = 12327
L2_cache_bank[19]: Access = 4539523, Miss = 2361354, Miss_rate = 0.520, Pending_hits = 20607, Reservation_fails = 6608
L2_cache_bank[20]: Access = 6967260, Miss = 2369417, Miss_rate = 0.340, Pending_hits = 20082, Reservation_fails = 6245
L2_cache_bank[21]: Access = 4621473, Miss = 2373220, Miss_rate = 0.514, Pending_hits = 19881, Reservation_fails = 10383
L2_cache_bank[22]: Access = 4544774, Miss = 2355796, Miss_rate = 0.518, Pending_hits = 19192, Reservation_fails = 14601
L2_cache_bank[23]: Access = 4549724, Miss = 2341318, Miss_rate = 0.515, Pending_hits = 19348, Reservation_fails = 7423
L2_total_cache_accesses = 114749256
L2_total_cache_misses = 56750492
L2_total_cache_miss_rate = 0.4946
L2_total_cache_pending_hits = 476906
L2_total_cache_reservation_fails = 214552
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54554269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39461358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 214552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16739123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 476906
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2967589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 412505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111231656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 613
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9247
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 204689
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=114749256
icnt_total_pkts_simt_to_mem=114749256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 114749256
Req_Network_cycles = 34777113
Req_Network_injected_packets_per_cycle =       3.2996 
Req_Network_conflicts_per_cycle =       1.4406
Req_Network_conflicts_per_cycle_util =       2.1155
Req_Bank_Level_Parallism =       4.8453
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9217
Req_Network_out_buffer_full_per_cycle =       0.0294
Req_Network_out_buffer_avg_util =       2.9030

Reply_Network_injected_packets_num = 114749256
Reply_Network_cycles = 34777113
Reply_Network_injected_packets_per_cycle =        3.2996
Reply_Network_conflicts_per_cycle =        1.5914
Reply_Network_conflicts_per_cycle_util =       2.3359
Reply_Bank_Level_Parallism =       4.8431
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1523
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1100
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 17 hrs, 34 min, 10 sec (149650 sec)
gpgpu_simulation_rate = 4954 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 5883620x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 15: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 15 
gpu_sim_cycle = 13636
gpu_sim_insn = 7042
gpu_ipc =       0.5164
gpu_tot_sim_cycle = 34790749
gpu_tot_sim_insn = 741417264
gpu_tot_ipc =      21.3108
gpu_tot_issued_cta = 17198
gpu_occupancy = 3.9437% 
gpu_tot_occupancy = 59.2418% 
max_total_param_size = 0
gpu_stall_dramfull = 9366416
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0043
partiton_level_parallism_total  =       3.2983
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.9343
L2_BW  =       0.1890 GB/Sec
L2_BW_total  =     144.0685 GB/Sec
gpu_total_sim_rate=4953

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5324762, Miss = 3626724, Miss_rate = 0.681, Pending_hits = 124238, Reservation_fails = 1785378
	L1D_cache_core[1]: Access = 5272094, Miss = 3602073, Miss_rate = 0.683, Pending_hits = 124152, Reservation_fails = 1787061
	L1D_cache_core[2]: Access = 5231563, Miss = 3558159, Miss_rate = 0.680, Pending_hits = 124781, Reservation_fails = 1827999
	L1D_cache_core[3]: Access = 4836953, Miss = 3200902, Miss_rate = 0.662, Pending_hits = 119716, Reservation_fails = 1691256
	L1D_cache_core[4]: Access = 5311856, Miss = 3628696, Miss_rate = 0.683, Pending_hits = 125386, Reservation_fails = 1821839
	L1D_cache_core[5]: Access = 5195164, Miss = 3502223, Miss_rate = 0.674, Pending_hits = 122908, Reservation_fails = 1790387
	L1D_cache_core[6]: Access = 5240758, Miss = 3593125, Miss_rate = 0.686, Pending_hits = 123082, Reservation_fails = 1847582
	L1D_cache_core[7]: Access = 5366136, Miss = 3671469, Miss_rate = 0.684, Pending_hits = 125344, Reservation_fails = 1905622
	L1D_cache_core[8]: Access = 5145481, Miss = 3445822, Miss_rate = 0.670, Pending_hits = 121831, Reservation_fails = 1682938
	L1D_cache_core[9]: Access = 5110534, Miss = 3460424, Miss_rate = 0.677, Pending_hits = 121249, Reservation_fails = 1761485
	L1D_cache_core[10]: Access = 5311270, Miss = 3619090, Miss_rate = 0.681, Pending_hits = 125805, Reservation_fails = 1818083
	L1D_cache_core[11]: Access = 5238638, Miss = 3574810, Miss_rate = 0.682, Pending_hits = 125061, Reservation_fails = 1744350
	L1D_cache_core[12]: Access = 5208218, Miss = 3522958, Miss_rate = 0.676, Pending_hits = 121088, Reservation_fails = 1732844
	L1D_cache_core[13]: Access = 5250450, Miss = 3570814, Miss_rate = 0.680, Pending_hits = 124292, Reservation_fails = 1800199
	L1D_cache_core[14]: Access = 5295706, Miss = 3624448, Miss_rate = 0.684, Pending_hits = 125310, Reservation_fails = 1949204
	L1D_cache_core[15]: Access = 5238890, Miss = 3577627, Miss_rate = 0.683, Pending_hits = 125994, Reservation_fails = 1762319
	L1D_cache_core[16]: Access = 5176171, Miss = 3527163, Miss_rate = 0.681, Pending_hits = 122965, Reservation_fails = 1802900
	L1D_cache_core[17]: Access = 5164197, Miss = 3503968, Miss_rate = 0.679, Pending_hits = 121706, Reservation_fails = 1716637
	L1D_cache_core[18]: Access = 4869759, Miss = 3250679, Miss_rate = 0.668, Pending_hits = 121441, Reservation_fails = 1693734
	L1D_cache_core[19]: Access = 5311041, Miss = 3598023, Miss_rate = 0.677, Pending_hits = 125876, Reservation_fails = 1809856
	L1D_cache_core[20]: Access = 5269819, Miss = 3628284, Miss_rate = 0.689, Pending_hits = 125782, Reservation_fails = 1818066
	L1D_cache_core[21]: Access = 5285901, Miss = 3620702, Miss_rate = 0.685, Pending_hits = 126034, Reservation_fails = 1777896
	L1D_cache_core[22]: Access = 5188274, Miss = 3490567, Miss_rate = 0.673, Pending_hits = 126684, Reservation_fails = 1817025
	L1D_cache_core[23]: Access = 4619385, Miss = 3057550, Miss_rate = 0.662, Pending_hits = 116321, Reservation_fails = 1657507
	L1D_cache_core[24]: Access = 5178296, Miss = 3487729, Miss_rate = 0.674, Pending_hits = 123134, Reservation_fails = 1899135
	L1D_cache_core[25]: Access = 5245337, Miss = 3561942, Miss_rate = 0.679, Pending_hits = 125260, Reservation_fails = 1746531
	L1D_cache_core[26]: Access = 5113892, Miss = 3474898, Miss_rate = 0.680, Pending_hits = 121377, Reservation_fails = 1745289
	L1D_cache_core[27]: Access = 5115299, Miss = 3475714, Miss_rate = 0.679, Pending_hits = 120661, Reservation_fails = 1766931
	L1D_cache_core[28]: Access = 5278424, Miss = 3592502, Miss_rate = 0.681, Pending_hits = 124698, Reservation_fails = 1787257
	L1D_cache_core[29]: Access = 5248487, Miss = 3568307, Miss_rate = 0.680, Pending_hits = 124374, Reservation_fails = 1838551
	L1D_total_cache_accesses = 155642755
	L1D_total_cache_misses = 105617392
	L1D_total_cache_miss_rate = 0.6786
	L1D_total_cache_pending_hits = 3706550
	L1D_total_cache_reservation_fails = 53585861
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46016388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3706550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 94005470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53557930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8396743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3706566
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2151482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 152125151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517604

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1536451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16118666
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35902813
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2632
ctas_completed 17198, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
148731, 175640, 170855, 164363, 155272, 165985, 184191, 161458, 168976, 172392, 167465, 168578, 151170, 156879, 159021, 173563, 173012, 158002, 163089, 166561, 185210, 171902, 170258, 160077, 177364, 160794, 177814, 158674, 175309, 169256, 161764, 171794, 
gpgpu_n_tot_thrd_icount = 5026050240
gpgpu_n_tot_w_icount = 157064070
gpgpu_n_stall_shd_mem = 61150598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111231711
gpgpu_n_mem_write_global = 3517604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 170624477
gpgpu_n_store_insn = 4400347
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35220480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 54602914
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6547684
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12267214	W0_Idle:117883073	W0_Scoreboard:-1647120253	W1:80760862	W2:22229876	W3:10191260	W4:6031092	W5:4174679	W6:3220798	W7:2604678	W8:2174375	W9:1850958	W10:1615247	W11:1426481	W12:1293166	W13:1185053	W14:1095727	W15:1008173	W16:930893	W17:865803	W18:813608	W19:784625	W20:774076	W21:796561	W22:812725	W23:815914	W24:785475	W25:722986	W26:630422	W27:553565	W28:492843	W29:456963	W30:431991	W31:365650	W32:5167545
single_issue_nums: WS0:39804718	WS1:39342224	WS2:38753349	WS3:39163779	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819217576 {8:102402197,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 140704160 {40:3517604,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 353180560 {40:8829514,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4096087880 {40:102402197,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28140832 {8:3517604,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 353180560 {40:8829514,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 4676 
max_icnt2sh_latency = 294 
averagemflatency = 446 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 101 
avg_icnt2sh_latency = 3 
mrq_lat_table:20703710 	522335 	1106987 	2391375 	4593429 	6306125 	7747919 	8039614 	5877390 	1756038 	93278 	1373 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51110586 	41917297 	15812476 	4098352 	1293938 	516630 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6533076 	921573 	241076 	129913 	95706980 	4249837 	1555328 	1418856 	2235132 	1121039 	572406 	64099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	94236264 	14797520 	4358490 	1099229 	221989 	32410 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7862 	24078 	1077 	1472 	223 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        12        16        11        12         9        12        60        60        64        64        36        36        64        64 
dram[1]:        64        64        10        13        18        15        16         8        60        60        64        64        36        36        64        64 
dram[2]:        64        64        17        10        10        12        12         8        60        60        64        64        36        36        64        64 
dram[3]:        64        64         8         8        15        12         8        13        60        60        64        64        36        36        64        64 
dram[4]:        64        64         9        11         9        11        14        14        60        60        64        64        36        36        64        64 
dram[5]:        64        64        12        16        13        14         8        14        60        60        64        64        36        36        64        64 
dram[6]:        64        64        12         9        12        15        11        14        60        60        64        64        36        36        64        64 
dram[7]:        64        64         8        12        15        15        11         9        64        64        58        64        32        32        64        64 
dram[8]:        64        64        11         9         8        12         9        18        64        64        64        64        32        32        64        64 
dram[9]:        64        64        12        12        22        11         8         8        64        64        64        64        32        32        64        64 
dram[10]:        64        64        10        14         9        13        20        13        64        64        64        64        32        32        64        64 
dram[11]:        64        64        16        12        12        18        15         9        64        64        64        64        32        32        64        64 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.069091  1.066394  1.065784  1.065554  1.073244  1.074816  1.066542  1.066654  1.066796  1.066325  1.065703  1.064879  1.070405  1.068352  1.070780  1.069041 
dram[1]:  1.068113  1.068098  1.068174  1.067393  1.075344  1.079150  1.067287  1.068941  1.069028  1.069934  1.066072  1.069289  1.068462  1.071301  1.069873  1.070032 
dram[2]:  1.066635  1.066161  1.066655  1.067585  1.075561  1.075229  1.066738  1.068227  1.066658  1.067874  1.064749  1.068695  1.068792  1.070349  1.067154  1.068845 
dram[3]:  1.064658  1.064832  1.065883  1.065167  1.075532  1.076782  1.066627  1.068970  1.069449  1.068918  1.070116  1.070704  1.072163  1.070955  1.071133  1.070866 
dram[4]:  1.069333  1.067629  1.068441  1.066275  1.073436  1.072301  1.066765  1.067868  1.067994  1.068276  1.068472  1.069033  1.070190  1.068254  1.069256  1.067755 
dram[5]:  1.066068  1.069921  1.069189  1.066439  1.079771  1.079908  1.069367  1.067805  1.069104  1.069490  1.068942  1.068321  1.067471  1.071522  1.065510  1.068506 
dram[6]:  1.068784  1.072996  1.070760  1.067805  1.074560  1.073246  1.069825  1.068636  1.068636  1.069879  1.068179  1.066875  1.066988  1.069904  1.066089  1.066864 
dram[7]:  1.069189  1.068710  1.068936  1.069556  1.078459  1.079734  1.065527  1.064900  1.068592  1.067062  1.068709  1.066467  1.072187  1.071668  1.070410  1.067013 
dram[8]:  1.067736  1.070817  1.071253  1.068646  1.079592  1.074637  1.069616  1.068354  1.065636  1.067518  1.069338  1.067517  1.072207  1.073232  1.067812  1.067826 
dram[9]:  1.067717  1.067272  1.066712  1.069000  1.077273  1.074343  1.066803  1.067860  1.067908  1.067618  1.063291  1.067786  1.071298  1.072451  1.068151  1.067693 
dram[10]:  1.068362  1.066947  1.069945  1.068919  1.072608  1.072597  1.069428  1.067731  1.069085  1.067908  1.069839  1.070606  1.072404  1.072189  1.071836  1.069507 
dram[11]:  1.067123  1.063825  1.064842  1.064924  1.071033  1.071932  1.064864  1.065137  1.066992  1.064851  1.067696  1.067155  1.068132  1.066592  1.069468  1.069540 
average row locality = 59139633/55311412 = 1.069212
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    294412    288051    288770    286976    300926    305915    290488    292469    289726    288989    282796    283033    292144    290355    295531    290764 
dram[1]:    289293    291362    294633    290009    306880    312039    295492    294466    295884    295052    283251    288348    289262    290529    292143    291707 
dram[2]:    288448    289154    286241    287462    307165    305944    293401    292842    290891    292087    282429    291181    288674    293747    286902    292643 
dram[3]:    284833    286045    287780    288092    307608    308710    294101    295979    295001    296126    284902    290831    294130    291448    289863    291286 
dram[4]:    289753    288965    291319    290681    303483    304002    294790    295870    292186    295474    288513    291162    290269    287348    289480    287188 
dram[5]:    287978    293592    293713    287383    311632    309622    299897    297615    296168    294467    288367    289855    286057    291434    286796    285056 
dram[6]:    294324    297265    295305    290539    305208    306803    295483    296236    292537    295925    286645    286839    284398    290392    282972    286978 
dram[7]:    288875    289986    292361    292898    311523    309987    290187    291445    293787    292572    288090    283300    294518    292308    288893    287042 
dram[8]:    291143    294171    295061    290292    310108    303747    296381    294582    290940    292525    287783    286533    294091    295114    287416    290022 
dram[9]:    289510    288836    289432    292222    308521    304416    293081    293695    295250    295589    283587    286843    291280    292610    290063    284215 
dram[10]:    289250    289596    292514    292575    301790    303451    294800    296246    292642    289231    290382    295260    291316    293685    293797    290257 
dram[11]:    290356    284324    290251    285708    301580    302333    290003    291317    289748    287684    287483    287664    291517    288143    291940    291225 
total dram reads = 56200504
bank skew: 312039/282429 = 1.10
chip skew: 4700350/4651276 = 1.01
number of total write accesses:
dram[0]:     19514     19410     19533     19384     19587     19535     19324     19525     19407     19433     19253     19210     19176     19204     19273     19445 
dram[1]:     19415     19331     19725     19735     19400     19528     19552     19925     19606     19530     19171     19197     19200     19194     19252     19218 
dram[2]:     19275     19298     19538     19483     19393     19383     19750     19744     19291     19375     19281     19479     19467     19207     19222     19399 
dram[3]:     19200     19425     19516     19369     19541     19631     19797     19546     19549     19660     19433     19475     19128     19137     19252     19147 
dram[4]:     19539     19386     19404     19393     19535     19585     19411     19596     19309     19331     19331     19516     18990     19136     19038     19154 
dram[5]:     19378     19487     19188     19402     19607     19590     19490     19631     19483     19418     19379     19436     19222     18975     19334     19239 
dram[6]:     19452     19294     19775     19430     19510     19524     19468     19591     19370     19618     19325     19185     19249     19285     18970     18978 
dram[7]:     19412     19474     19547     19517     19690     19556     19305     19536     19541     19520     19220     19130     19221     19152     19194     19271 
dram[8]:     19493     19473     19408     19445     19365     19375     19622     19481     19380     19433     19291     19020     19146     19173     19309     19401 
dram[9]:     19624     19509     19431     19383     19575     19505     19552     19449     19516     19352     19297     19366     19111     19124     19235     19271 
dram[10]:     19415     19421     19325     19244     19480     19438     19780     19673     19459     19365     19378     19261     19171     19181     19344     19218 
dram[11]:     19325     19464     19303     19540     19490     19550     19588     19738     19231     19358     19540     19458     19223     19220     19192     19220 
total dram writes = 3723514
bank skew: 19925/18970 = 1.05
chip skew: 310979/309654 = 1.00
average mf latency per bank:
dram[0]:        779       820       796       853       802       847       753       801       791       825       774       817       774       821       781       799
dram[1]:        913       996       934      1002       940      1030       901       978       916       985       907       995       894       972       910       976
dram[2]:        753       753       815       800       790       787       743       747       767       759       755       752       751       757       753       751
dram[3]:        814       785       853       829       826       807       810       777       824       786       820       794       818       788       812       796
dram[4]:        852       784       897       846       871       798       860       788       885       794       867       784       867       780       838       777
dram[5]:        818       930       874       955       843       941       826       932       850       935       839       934       818       939       812       934
dram[6]:        875       801       922       827       892       814       880       782       907       808       899       786       888       806       874       782
dram[7]:        781       798       826       844       826       851       771       772       781       794       775       796       803       804       771       776
dram[8]:        816       775       869       819       871       814       806       754       838       791       815       778      2869       795       798       769
dram[9]:        803       866       859       890       829       870       783       869       807       878       796       874       821       873       793       846
dram[10]:        986       808      2758       839       992       836       961       808      1012       807      1019       818       986       814       989       795
dram[11]:        757       757       791       782       764       782       749       743       753       757       764       779       755       763       760       765
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6747      6356      7469      6298      7147      6352      7104      6380      7334      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6900      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       7401      6179      7221      6645      7980      6607      6946      6472      7239      7854      6742      7064      6909      6581      7090      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6183      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7770
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      7462      7105      7501      7082      7181      7690      7201      7052      6726      7023      7611      6921      7469      7074      7572
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7372      7845      7703      7241      7455      6809      7143      6302      7448      6222      7727      6374      7572      6962      8648
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7114      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76924679 n_act=4592795 n_pre=4592779 n_ref_event=0 n_req=4905970 n_rd=4661345 n_rd_L2_A=0 n_write=0 n_wr_bk=310213 bw_util=0.2229
n_activity=60599742 dram_eff=0.3282
bk0: 294412a 52212313i bk1: 288051a 52890782i bk2: 288770a 52799572i bk3: 286976a 53018047i bk4: 300926a 51683981i bk5: 305915a 51096021i bk6: 290488a 52797988i bk7: 292469a 52575415i bk8: 289726a 52921751i bk9: 288989a 53071623i bk10: 282796a 53759028i bk11: 283033a 53681841i bk12: 292144a 52781040i bk13: 290355a 52879908i bk14: 295531a 52381164i bk15: 290764a 52831192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063836
Row_Buffer_Locality_read = 0.065237
Row_Buffer_Locality_write = 0.037130
Bank_Level_Parallism = 9.804146
Bank_Level_Parallism_Col = 2.219196
Bank_Level_Parallism_Ready = 1.083145
write_to_read_ratio_blp_rw_average = 0.092815
GrpLevelPara = 1.954618 

BW Util details:
bwutil = 0.222890 
total_CMD = 89219762 
util_bw = 19886232 
Wasted_Col = 38864786 
Wasted_Row = 1288281 
Idle = 29180463 

BW Util Bottlenecks: 
RCDc_limit = 70319015 
RCDWRc_limit = 2024630 
WTRc_limit = 11422317 
RTWc_limit = 9396193 
CCDLc_limit = 4076610 
rwq = 0 
CCDLc_limit_alone = 3423296 
WTRc_limit_alone = 11137265 
RTWc_limit_alone = 9027931 

Commands details: 
total_CMD = 89219762 
n_nop = 76924679 
Read = 4661345 
Write = 0 
L2_Alloc = 0 
L2_WB = 310213 
n_act = 4592795 
n_pre = 4592779 
n_ref = 0 
n_req = 4905970 
total_req = 4971558 

Dual Bus Interface Util: 
issued_total_row = 9185574 
issued_total_col = 4971558 
Row_Bus_Util =  0.102954 
CoL_Bus_Util = 0.055723 
Either_Row_CoL_Bus_Util = 0.137807 
Issued_on_Two_Bus_Simul_Util = 0.020870 
issued_two_Eff = 0.151447 
queue_avg = 13.765665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76858334 n_act=4623131 n_pre=4623115 n_ref_event=0 n_req=4945970 n_rd=4700350 n_rd_L2_A=0 n_write=0 n_wr_bk=310979 bw_util=0.2247
n_activity=60662235 dram_eff=0.3304
bk0: 289293a 52337570i bk1: 291362a 52017667i bk2: 294633a 51581773i bk3: 290009a 52092936i bk4: 306880a 50504118i bk5: 312039a 49930303i bk6: 295492a 51617618i bk7: 294466a 51758119i bk8: 295884a 51824411i bk9: 295052a 51908250i bk10: 283251a 53200129i bk11: 288348a 52676547i bk12: 289262a 52646790i bk13: 290529a 52517957i bk14: 292143a 52204539i bk15: 291707a 52212749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065273
Row_Buffer_Locality_read = 0.066657
Row_Buffer_Locality_write = 0.038788
Bank_Level_Parallism = 9.995347
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.084009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.224674 
total_CMD = 89219762 
util_bw = 20045316 
Wasted_Col = 38890064 
Wasted_Row = 1197139 
Idle = 29087243 

BW Util Bottlenecks: 
RCDc_limit = 70608661 
RCDWRc_limit = 2020459 
WTRc_limit = 11488777 
RTWc_limit = 9572196 
CCDLc_limit = 4123669 
rwq = 0 
CCDLc_limit_alone = 3461588 
WTRc_limit_alone = 11204062 
RTWc_limit_alone = 9194830 

Commands details: 
total_CMD = 89219762 
n_nop = 76858334 
Read = 4700350 
Write = 0 
L2_Alloc = 0 
L2_WB = 310979 
n_act = 4623131 
n_pre = 4623115 
n_ref = 0 
n_req = 4945970 
total_req = 5011329 

Dual Bus Interface Util: 
issued_total_row = 9246246 
issued_total_col = 5011329 
Row_Bus_Util =  0.103635 
CoL_Bus_Util = 0.056168 
Either_Row_CoL_Bus_Util = 0.138550 
Issued_on_Two_Bus_Simul_Util = 0.021253 
issued_two_Eff = 0.153392 
queue_avg = 14.746555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7466
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76924486 n_act=4599033 n_pre=4599017 n_ref_event=0 n_req=4914257 n_rd=4669211 n_rd_L2_A=0 n_write=0 n_wr_bk=310585 bw_util=0.2233
n_activity=60597019 dram_eff=0.3287
bk0: 288448a 52767775i bk1: 289154a 52673486i bk2: 286241a 52974078i bk3: 287462a 52871609i bk4: 307165a 50849761i bk5: 305944a 51015825i bk6: 293401a 52205180i bk7: 292842a 52307948i bk8: 290891a 52671485i bk9: 292087a 52546068i bk10: 282429a 53576360i bk11: 291181a 52616887i bk12: 288674a 52996575i bk13: 293747a 52479121i bk14: 286902a 53153150i bk15: 292643a 52503568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064145
Row_Buffer_Locality_read = 0.065552
Row_Buffer_Locality_write = 0.037336
Bank_Level_Parallism = 9.857837
Bank_Level_Parallism_Col = 2.221141
Bank_Level_Parallism_Ready = 1.083238
write_to_read_ratio_blp_rw_average = 0.092777
GrpLevelPara = 1.955957 

BW Util details:
bwutil = 0.223260 
total_CMD = 89219762 
util_bw = 19919184 
Wasted_Col = 38850098 
Wasted_Row = 1267044 
Idle = 29183436 

BW Util Bottlenecks: 
RCDc_limit = 70348478 
RCDWRc_limit = 2028252 
WTRc_limit = 11453644 
RTWc_limit = 9389343 
CCDLc_limit = 4101949 
rwq = 0 
CCDLc_limit_alone = 3447214 
WTRc_limit_alone = 11167598 
RTWc_limit_alone = 9020654 

Commands details: 
total_CMD = 89219762 
n_nop = 76924486 
Read = 4669211 
Write = 0 
L2_Alloc = 0 
L2_WB = 310585 
n_act = 4599033 
n_pre = 4599017 
n_ref = 0 
n_req = 4914257 
total_req = 4979796 

Dual Bus Interface Util: 
issued_total_row = 9198050 
issued_total_col = 4979796 
Row_Bus_Util =  0.103094 
CoL_Bus_Util = 0.055815 
Either_Row_CoL_Bus_Util = 0.137809 
Issued_on_Two_Bus_Simul_Util = 0.021100 
issued_two_Eff = 0.153113 
queue_avg = 13.894796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8948
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76883545 n_act=4611106 n_pre=4611090 n_ref_event=0 n_req=4932016 n_rd=4686735 n_rd_L2_A=0 n_write=0 n_wr_bk=310806 bw_util=0.2241
n_activity=60635946 dram_eff=0.3297
bk0: 284833a 52994634i bk1: 286045a 52807744i bk2: 287780a 52591053i bk3: 288092a 52593541i bk4: 307608a 50646199i bk5: 308710a 50429945i bk6: 294101a 51933507i bk7: 295979a 51833140i bk8: 295001a 51972528i bk9: 296126a 51910242i bk10: 284902a 53145290i bk11: 290831a 52450792i bk12: 294130a 52237755i bk13: 291448a 52502823i bk14: 289863a 52692054i bk15: 291286a 52439501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065067
Row_Buffer_Locality_read = 0.066466
Row_Buffer_Locality_write = 0.038323
Bank_Level_Parallism = 9.932169
Bank_Level_Parallism_Col = 2.228046
Bank_Level_Parallism_Ready = 1.084053
write_to_read_ratio_blp_rw_average = 0.093783
GrpLevelPara = 1.961430 

BW Util details:
bwutil = 0.224055 
total_CMD = 89219762 
util_bw = 19990164 
Wasted_Col = 38870480 
Wasted_Row = 1234166 
Idle = 29124952 

BW Util Bottlenecks: 
RCDc_limit = 70478711 
RCDWRc_limit = 2023739 
WTRc_limit = 11459477 
RTWc_limit = 9554978 
CCDLc_limit = 4116418 
rwq = 0 
CCDLc_limit_alone = 3452670 
WTRc_limit_alone = 11173295 
RTWc_limit_alone = 9177412 

Commands details: 
total_CMD = 89219762 
n_nop = 76883545 
Read = 4686735 
Write = 0 
L2_Alloc = 0 
L2_WB = 310806 
n_act = 4611106 
n_pre = 4611090 
n_ref = 0 
n_req = 4932016 
total_req = 4997541 

Dual Bus Interface Util: 
issued_total_row = 9222196 
issued_total_col = 4997541 
Row_Bus_Util =  0.103365 
CoL_Bus_Util = 0.056014 
Either_Row_CoL_Bus_Util = 0.138268 
Issued_on_Two_Bus_Simul_Util = 0.021111 
issued_two_Eff = 0.152682 
queue_avg = 14.426840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76891254 n_act=4607896 n_pre=4607880 n_ref_event=0 n_req=4925132 n_rd=4680483 n_rd_L2_A=0 n_write=0 n_wr_bk=309654 bw_util=0.2237
n_activity=60641416 dram_eff=0.3292
bk0: 289753a 52549971i bk1: 288965a 52669268i bk2: 291319a 52360400i bk3: 290681a 52455267i bk4: 303483a 51191836i bk5: 304002a 51144332i bk6: 294790a 52062748i bk7: 295870a 51943051i bk8: 292186a 52531710i bk9: 295474a 52154119i bk10: 288513a 52810713i bk11: 291162a 52594975i bk12: 290269a 52857088i bk13: 287348a 53131370i bk14: 289480a 52903988i bk15: 287188a 53079403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064412
Row_Buffer_Locality_read = 0.065754
Row_Buffer_Locality_write = 0.038733
Bank_Level_Parallism = 9.876838
Bank_Level_Parallism_Col = 2.225911
Bank_Level_Parallism_Ready = 1.083614
write_to_read_ratio_blp_rw_average = 0.093612
GrpLevelPara = 1.959583 

BW Util details:
bwutil = 0.223723 
total_CMD = 89219762 
util_bw = 19960548 
Wasted_Col = 38901222 
Wasted_Row = 1238150 
Idle = 29119842 

BW Util Bottlenecks: 
RCDc_limit = 70497119 
RCDWRc_limit = 2020069 
WTRc_limit = 11424218 
RTWc_limit = 9551567 
CCDLc_limit = 4103645 
rwq = 0 
CCDLc_limit_alone = 3442462 
WTRc_limit_alone = 11139945 
RTWc_limit_alone = 9174657 

Commands details: 
total_CMD = 89219762 
n_nop = 76891254 
Read = 4680483 
Write = 0 
L2_Alloc = 0 
L2_WB = 309654 
n_act = 4607896 
n_pre = 4607880 
n_ref = 0 
n_req = 4925132 
total_req = 4990137 

Dual Bus Interface Util: 
issued_total_row = 9215776 
issued_total_col = 4990137 
Row_Bus_Util =  0.103293 
CoL_Bus_Util = 0.055931 
Either_Row_CoL_Bus_Util = 0.138181 
Issued_on_Two_Bus_Simul_Util = 0.021042 
issued_two_Eff = 0.152282 
queue_avg = 14.077848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76876896 n_act=4621409 n_pre=4621393 n_ref_event=0 n_req=4944474 n_rd=4699632 n_rd_L2_A=0 n_write=0 n_wr_bk=310259 bw_util=0.2246
n_activity=60629070 dram_eff=0.3305
bk0: 287978a 52221461i bk1: 293592a 51584596i bk2: 293713a 51600716i bk3: 287383a 52196495i bk4: 311632a 49842806i bk5: 309622a 50047586i bk6: 299897a 50880205i bk7: 297615a 51186581i bk8: 296168a 51619302i bk9: 294467a 51791526i bk10: 288367a 52396740i bk11: 289855a 52224311i bk12: 286057a 52770654i bk13: 291434a 52231293i bk14: 286796a 52527798i bk15: 285056a 52824461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065339
Row_Buffer_Locality_read = 0.066718
Row_Buffer_Locality_write = 0.038862
Bank_Level_Parallism = 10.053992
Bank_Level_Parallism_Col = 2.231294
Bank_Level_Parallism_Ready = 1.083849
write_to_read_ratio_blp_rw_average = 0.093749
GrpLevelPara = 1.964318 

BW Util details:
bwutil = 0.224609 
total_CMD = 89219762 
util_bw = 20039564 
Wasted_Col = 38853933 
Wasted_Row = 1197815 
Idle = 29128450 

BW Util Bottlenecks: 
RCDc_limit = 70563451 
RCDWRc_limit = 2019357 
WTRc_limit = 11463299 
RTWc_limit = 9568545 
CCDLc_limit = 4130320 
rwq = 0 
CCDLc_limit_alone = 3466878 
WTRc_limit_alone = 11178076 
RTWc_limit_alone = 9190326 

Commands details: 
total_CMD = 89219762 
n_nop = 76876896 
Read = 4699632 
Write = 0 
L2_Alloc = 0 
L2_WB = 310259 
n_act = 4621409 
n_pre = 4621393 
n_ref = 0 
n_req = 4944474 
total_req = 5009891 

Dual Bus Interface Util: 
issued_total_row = 9242802 
issued_total_col = 5009891 
Row_Bus_Util =  0.103596 
CoL_Bus_Util = 0.056152 
Either_Row_CoL_Bus_Util = 0.138342 
Issued_on_Two_Bus_Simul_Util = 0.021406 
issued_two_Eff = 0.154731 
queue_avg = 14.981624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9816
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76882002 n_act=4612372 n_pre=4612356 n_ref_event=0 n_req=4932557 n_rd=4687849 n_rd_L2_A=0 n_write=0 n_wr_bk=310024 bw_util=0.2241
n_activity=60669960 dram_eff=0.3295
bk0: 294324a 51959252i bk1: 297265a 51767763i bk2: 295305a 51749249i bk3: 290539a 52409877i bk4: 305208a 50961673i bk5: 306803a 50763161i bk6: 295483a 51916523i bk7: 296236a 51832624i bk8: 292537a 52351442i bk9: 295925a 52078126i bk10: 286645a 53074710i bk11: 286839a 53083520i bk12: 284398a 53355312i bk13: 290392a 52700181i bk14: 282972a 53499737i bk15: 286978a 53094706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064913
Row_Buffer_Locality_read = 0.066262
Row_Buffer_Locality_write = 0.039071
Bank_Level_Parallism = 9.903413
Bank_Level_Parallism_Col = 2.226334
Bank_Level_Parallism_Ready = 1.083578
write_to_read_ratio_blp_rw_average = 0.093371
GrpLevelPara = 1.960256 

BW Util details:
bwutil = 0.224070 
total_CMD = 89219762 
util_bw = 19991492 
Wasted_Col = 38900782 
Wasted_Row = 1234262 
Idle = 29093226 

BW Util Bottlenecks: 
RCDc_limit = 70532766 
RCDWRc_limit = 2016598 
WTRc_limit = 11425011 
RTWc_limit = 9520028 
CCDLc_limit = 4114482 
rwq = 0 
CCDLc_limit_alone = 3455434 
WTRc_limit_alone = 11140709 
RTWc_limit_alone = 9145282 

Commands details: 
total_CMD = 89219762 
n_nop = 76882002 
Read = 4687849 
Write = 0 
L2_Alloc = 0 
L2_WB = 310024 
n_act = 4612372 
n_pre = 4612356 
n_ref = 0 
n_req = 4932557 
total_req = 4997873 

Dual Bus Interface Util: 
issued_total_row = 9224728 
issued_total_col = 4997873 
Row_Bus_Util =  0.103393 
CoL_Bus_Util = 0.056018 
Either_Row_CoL_Bus_Util = 0.138285 
Issued_on_Two_Bus_Simul_Util = 0.021126 
issued_two_Eff = 0.152770 
queue_avg = 14.252223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2522
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76890055 n_act=4610565 n_pre=4610549 n_ref_event=0 n_req=4932788 n_rd=4687772 n_rd_L2_A=0 n_write=0 n_wr_bk=310286 bw_util=0.2241
n_activity=60646988 dram_eff=0.3296
bk0: 288875a 52487405i bk1: 289986a 52244420i bk2: 292361a 51931381i bk3: 292898a 51938596i bk4: 311523a 50053433i bk5: 309987a 50279031i bk6: 290187a 52345694i bk7: 291445a 52206236i bk8: 293787a 52068002i bk9: 292572a 52166157i bk10: 288090a 52709656i bk11: 283300a 53301764i bk12: 294518a 52200303i bk13: 292308a 52255079i bk14: 288893a 52796197i bk15: 287042a 52879826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065323
Row_Buffer_Locality_read = 0.066765
Row_Buffer_Locality_write = 0.037728
Bank_Level_Parallism = 9.954145
Bank_Level_Parallism_Col = 2.226464
Bank_Level_Parallism_Ready = 1.083328
write_to_read_ratio_blp_rw_average = 0.093434
GrpLevelPara = 1.960649 

BW Util details:
bwutil = 0.224079 
total_CMD = 89219762 
util_bw = 19992232 
Wasted_Col = 38860298 
Wasted_Row = 1243261 
Idle = 29123971 

BW Util Bottlenecks: 
RCDc_limit = 70456272 
RCDWRc_limit = 2021587 
WTRc_limit = 11441870 
RTWc_limit = 9512485 
CCDLc_limit = 4117205 
rwq = 0 
CCDLc_limit_alone = 3457205 
WTRc_limit_alone = 11156609 
RTWc_limit_alone = 9137746 

Commands details: 
total_CMD = 89219762 
n_nop = 76890055 
Read = 4687772 
Write = 0 
L2_Alloc = 0 
L2_WB = 310286 
n_act = 4610565 
n_pre = 4610549 
n_ref = 0 
n_req = 4932788 
total_req = 4998058 

Dual Bus Interface Util: 
issued_total_row = 9221114 
issued_total_col = 4998058 
Row_Bus_Util =  0.103353 
CoL_Bus_Util = 0.056020 
Either_Row_CoL_Bus_Util = 0.138195 
Issued_on_Two_Bus_Simul_Util = 0.021178 
issued_two_Eff = 0.153245 
queue_avg = 14.541674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5417
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76874090 n_act=4620167 n_pre=4620151 n_ref_event=0 n_req=4944288 n_rd=4699909 n_rd_L2_A=0 n_write=0 n_wr_bk=309815 bw_util=0.2246
n_activity=60649152 dram_eff=0.3304
bk0: 291143a 51902511i bk1: 294171a 51616832i bk2: 295061a 51548109i bk3: 290292a 52064972i bk4: 310108a 50141674i bk5: 303747a 50829405i bk6: 296381a 51536324i bk7: 294582a 51733588i bk8: 290940a 52224785i bk9: 292525a 52110285i bk10: 287783a 52634707i bk11: 286533a 52804542i bk12: 294091a 51961083i bk13: 295114a 51836863i bk14: 287416a 52601049i bk15: 290022a 52266605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065555
Row_Buffer_Locality_read = 0.066994
Row_Buffer_Locality_write = 0.037872
Bank_Level_Parallism = 10.020613
Bank_Level_Parallism_Col = 2.228755
Bank_Level_Parallism_Ready = 1.083191
write_to_read_ratio_blp_rw_average = 0.093335
GrpLevelPara = 1.963095 

BW Util details:
bwutil = 0.224602 
total_CMD = 89219762 
util_bw = 20038896 
Wasted_Col = 38849393 
Wasted_Row = 1216576 
Idle = 29114897 

BW Util Bottlenecks: 
RCDc_limit = 70548241 
RCDWRc_limit = 2015539 
WTRc_limit = 11417243 
RTWc_limit = 9512774 
CCDLc_limit = 4131392 
rwq = 0 
CCDLc_limit_alone = 3472733 
WTRc_limit_alone = 11132944 
RTWc_limit_alone = 9138414 

Commands details: 
total_CMD = 89219762 
n_nop = 76874090 
Read = 4699909 
Write = 0 
L2_Alloc = 0 
L2_WB = 309815 
n_act = 4620167 
n_pre = 4620151 
n_ref = 0 
n_req = 4944288 
total_req = 5009724 

Dual Bus Interface Util: 
issued_total_row = 9240318 
issued_total_col = 5009724 
Row_Bus_Util =  0.103568 
CoL_Bus_Util = 0.056150 
Either_Row_CoL_Bus_Util = 0.138374 
Issued_on_Two_Bus_Simul_Util = 0.021345 
issued_two_Eff = 0.154254 
queue_avg = 14.625577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6256
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76901873 n_act=4606324 n_pre=4606308 n_ref_event=0 n_req=4924129 n_rd=4679150 n_rd_L2_A=0 n_write=0 n_wr_bk=310300 bw_util=0.2237
n_activity=60632317 dram_eff=0.3292
bk0: 289510a 52451428i bk1: 288836a 52403927i bk2: 289432a 52402304i bk3: 292222a 52028905i bk4: 308521a 50547732i bk5: 304416a 50952264i bk6: 293081a 52114554i bk7: 293695a 52076918i bk8: 295250a 51924916i bk9: 295589a 51991727i bk10: 283587a 53254936i bk11: 286843a 52931126i bk12: 291280a 52675346i bk13: 292610a 52474811i bk14: 290063a 52601022i bk15: 284215a 53285207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064540
Row_Buffer_Locality_read = 0.066000
Row_Buffer_Locality_write = 0.036656
Bank_Level_Parallism = 9.919893
Bank_Level_Parallism_Col = 2.225153
Bank_Level_Parallism_Ready = 1.083048
write_to_read_ratio_blp_rw_average = 0.093734
GrpLevelPara = 1.959727 

BW Util details:
bwutil = 0.223693 
total_CMD = 89219762 
util_bw = 19957800 
Wasted_Col = 38869248 
Wasted_Row = 1248676 
Idle = 29144038 

BW Util Bottlenecks: 
RCDc_limit = 70434405 
RCDWRc_limit = 2027183 
WTRc_limit = 11425606 
RTWc_limit = 9529822 
CCDLc_limit = 4100399 
rwq = 0 
CCDLc_limit_alone = 3440312 
WTRc_limit_alone = 11141337 
RTWc_limit_alone = 9154004 

Commands details: 
total_CMD = 89219762 
n_nop = 76901873 
Read = 4679150 
Write = 0 
L2_Alloc = 0 
L2_WB = 310300 
n_act = 4606324 
n_pre = 4606308 
n_ref = 0 
n_req = 4924129 
total_req = 4989450 

Dual Bus Interface Util: 
issued_total_row = 9212632 
issued_total_col = 4989450 
Row_Bus_Util =  0.103258 
CoL_Bus_Util = 0.055923 
Either_Row_CoL_Bus_Util = 0.138062 
Issued_on_Two_Bus_Simul_Util = 0.021119 
issued_two_Eff = 0.152964 
queue_avg = 14.539448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5394
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76860717 n_act=4618683 n_pre=4618667 n_ref_event=0 n_req=4942014 n_rd=4696792 n_rd_L2_A=0 n_write=0 n_wr_bk=310153 bw_util=0.2245
n_activity=60715839 dram_eff=0.3299
bk0: 289250a 52541060i bk1: 289596a 52518093i bk2: 292514a 52093714i bk3: 292575a 52253051i bk4: 301790a 51210995i bk5: 303451a 51109052i bk6: 294800a 51872785i bk7: 296246a 51771118i bk8: 292642a 52320563i bk9: 289231a 52819867i bk10: 290382a 52642407i bk11: 295260a 52099995i bk12: 291316a 52620225i bk13: 293685a 52302705i bk14: 293797a 52274954i bk15: 290257a 52695849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065425
Row_Buffer_Locality_read = 0.066707
Row_Buffer_Locality_write = 0.040865
Bank_Level_Parallism = 9.919428
Bank_Level_Parallism_Col = 2.228063
Bank_Level_Parallism_Ready = 1.084395
write_to_read_ratio_blp_rw_average = 0.093037
GrpLevelPara = 1.960822 

BW Util details:
bwutil = 0.224477 
total_CMD = 89219762 
util_bw = 20027780 
Wasted_Col = 38931184 
Wasted_Row = 1217419 
Idle = 29043379 

BW Util Bottlenecks: 
RCDc_limit = 70615273 
RCDWRc_limit = 2010469 
WTRc_limit = 11469404 
RTWc_limit = 9536428 
CCDLc_limit = 4120391 
rwq = 0 
CCDLc_limit_alone = 3458215 
WTRc_limit_alone = 11183150 
RTWc_limit_alone = 9160506 

Commands details: 
total_CMD = 89219762 
n_nop = 76860717 
Read = 4696792 
Write = 0 
L2_Alloc = 0 
L2_WB = 310153 
n_act = 4618683 
n_pre = 4618667 
n_ref = 0 
n_req = 4942014 
total_req = 5006945 

Dual Bus Interface Util: 
issued_total_row = 9237350 
issued_total_col = 5006945 
Row_Bus_Util =  0.103535 
CoL_Bus_Util = 0.056119 
Either_Row_CoL_Bus_Util = 0.138524 
Issued_on_Two_Bus_Simul_Util = 0.021130 
issued_two_Eff = 0.152540 
queue_avg = 14.546956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.547
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89219762 n_nop=76932501 n_act=4587934 n_pre=4587918 n_ref_event=0 n_req=4896038 n_rd=4651276 n_rd_L2_A=0 n_write=0 n_wr_bk=310440 bw_util=0.2224
n_activity=60616082 dram_eff=0.3274
bk0: 290356a 53002201i bk1: 284324a 53537088i bk2: 290251a 52961773i bk3: 285708a 53396687i bk4: 301580a 51879180i bk5: 302333a 51712878i bk6: 290003a 52994076i bk7: 291317a 52903712i bk8: 289748a 53257110i bk9: 287684a 53398861i bk10: 287483a 53430761i bk11: 287664a 53359071i bk12: 291517a 53005017i bk13: 288143a 53415614i bk14: 291940a 53048111i bk15: 291225a 53010149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062929
Row_Buffer_Locality_read = 0.064319
Row_Buffer_Locality_write = 0.036521
Bank_Level_Parallism = 9.719689
Bank_Level_Parallism_Col = 2.213572
Bank_Level_Parallism_Ready = 1.083091
write_to_read_ratio_blp_rw_average = 0.091821
GrpLevelPara = 1.950561 

BW Util details:
bwutil = 0.222449 
total_CMD = 89219762 
util_bw = 19846864 
Wasted_Col = 38900876 
Wasted_Row = 1302939 
Idle = 29169083 

BW Util Bottlenecks: 
RCDc_limit = 70314981 
RCDWRc_limit = 2029264 
WTRc_limit = 11443602 
RTWc_limit = 9267958 
CCDLc_limit = 4062512 
rwq = 0 
CCDLc_limit_alone = 3414372 
WTRc_limit_alone = 11157193 
RTWc_limit_alone = 8906227 

Commands details: 
total_CMD = 89219762 
n_nop = 76932501 
Read = 4651276 
Write = 0 
L2_Alloc = 0 
L2_WB = 310440 
n_act = 4587934 
n_pre = 4587918 
n_ref = 0 
n_req = 4896038 
total_req = 4961716 

Dual Bus Interface Util: 
issued_total_row = 9175852 
issued_total_col = 4961716 
Row_Bus_Util =  0.102846 
CoL_Bus_Util = 0.055612 
Either_Row_CoL_Bus_Util = 0.137719 
Issued_on_Two_Bus_Simul_Util = 0.020739 
issued_two_Eff = 0.150587 
queue_avg = 13.309731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4594337, Miss = 2357709, Miss_rate = 0.513, Pending_hits = 19445, Reservation_fails = 4901
L2_cache_bank[1]: Access = 4559193, Miss = 2349468, Miss_rate = 0.515, Pending_hits = 18803, Reservation_fails = 8433
L2_cache_bank[2]: Access = 4609065, Miss = 2369754, Miss_rate = 0.514, Pending_hits = 19739, Reservation_fails = 8798
L2_cache_bank[3]: Access = 4579161, Miss = 2376428, Miss_rate = 0.519, Pending_hits = 20281, Reservation_fails = 10762
L2_cache_bank[4]: Access = 4592024, Miss = 2347067, Miss_rate = 0.511, Pending_hits = 19249, Reservation_fails = 9875
L2_cache_bank[5]: Access = 4577899, Miss = 2367976, Miss_rate = 0.517, Pending_hits = 19440, Reservation_fails = 9844
L2_cache_bank[6]: Access = 4582067, Miss = 2361134, Miss_rate = 0.515, Pending_hits = 19705, Reservation_fails = 4512
L2_cache_bank[7]: Access = 4633859, Miss = 2371433, Miss_rate = 0.512, Pending_hits = 19974, Reservation_fails = 4667
L2_cache_bank[8]: Access = 4601887, Miss = 2362709, Miss_rate = 0.513, Pending_hits = 20199, Reservation_fails = 9359
L2_cache_bank[9]: Access = 4648454, Miss = 2363604, Miss_rate = 0.508, Pending_hits = 19925, Reservation_fails = 9717
L2_cache_bank[10]: Access = 4599851, Miss = 2373516, Miss_rate = 0.516, Pending_hits = 20556, Reservation_fails = 8656
L2_cache_bank[11]: Access = 4579284, Miss = 2371930, Miss_rate = 0.518, Pending_hits = 20525, Reservation_fails = 6790
L2_cache_bank[12]: Access = 4581481, Miss = 2359776, Miss_rate = 0.515, Pending_hits = 19582, Reservation_fails = 15220
L2_cache_bank[13]: Access = 4626219, Miss = 2373881, Miss_rate = 0.513, Pending_hits = 19744, Reservation_fails = 7467
L2_cache_bank[14]: Access = 4626975, Miss = 2371154, Miss_rate = 0.512, Pending_hits = 20127, Reservation_fails = 8510
L2_cache_bank[15]: Access = 4641086, Miss = 2362462, Miss_rate = 0.509, Pending_hits = 20255, Reservation_fails = 12316
L2_cache_bank[16]: Access = 6666031, Miss = 2375845, Miss_rate = 0.356, Pending_hits = 19856, Reservation_fails = 7776
L2_cache_bank[17]: Access = 4614734, Miss = 2369905, Miss_rate = 0.514, Pending_hits = 19878, Reservation_fails = 9362
L2_cache_bank[18]: Access = 4612942, Miss = 2363654, Miss_rate = 0.512, Pending_hits = 20513, Reservation_fails = 12327
L2_cache_bank[19]: Access = 4539524, Miss = 2361354, Miss_rate = 0.520, Pending_hits = 20607, Reservation_fails = 6608
L2_cache_bank[20]: Access = 6967265, Miss = 2369418, Miss_rate = 0.340, Pending_hits = 20082, Reservation_fails = 6245
L2_cache_bank[21]: Access = 4621475, Miss = 2373222, Miss_rate = 0.514, Pending_hits = 19881, Reservation_fails = 10383
L2_cache_bank[22]: Access = 4544777, Miss = 2355798, Miss_rate = 0.518, Pending_hits = 19192, Reservation_fails = 14601
L2_cache_bank[23]: Access = 4549725, Miss = 2341318, Miss_rate = 0.515, Pending_hits = 19348, Reservation_fails = 7423
L2_total_cache_accesses = 114749315
L2_total_cache_misses = 56750515
L2_total_cache_miss_rate = 0.4946
L2_total_cache_pending_hits = 476906
L2_total_cache_reservation_fails = 214552
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54554301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39461368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 214552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16739136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 476906
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2967593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 412505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111231711
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517604
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 613
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9247
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 204689
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=114749315
icnt_total_pkts_simt_to_mem=114749315
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 114749315
Req_Network_cycles = 34790749
Req_Network_injected_packets_per_cycle =       3.2983 
Req_Network_conflicts_per_cycle =       1.4401
Req_Network_conflicts_per_cycle_util =       2.1155
Req_Bank_Level_Parallism =       4.8453
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9206
Req_Network_out_buffer_full_per_cycle =       0.0294
Req_Network_out_buffer_avg_util =       2.9019

Reply_Network_injected_packets_num = 114749315
Reply_Network_cycles = 34790749
Reply_Network_injected_packets_per_cycle =        3.2983
Reply_Network_conflicts_per_cycle =        1.5908
Reply_Network_conflicts_per_cycle_util =       2.3359
Reply_Bank_Level_Parallism =       4.8431
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1522
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1099
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 17 hrs, 34 min, 22 sec (149662 sec)
gpgpu_simulation_rate = 4953 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 5883620x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff86e9582c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff86e95810..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff86e959f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556531edc517 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z10bfs_kerneliPKmPKiPi9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 16: size 0
kernel_name = _Z10bfs_kerneliPKmPKiPi9Worklist2S4_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 10195
gpu_sim_insn = 6394
gpu_ipc =       0.6272
gpu_tot_sim_cycle = 34800944
gpu_tot_sim_insn = 741423658
gpu_tot_ipc =      21.3047
gpu_tot_issued_cta = 17199
gpu_occupancy = 4.4982% 
gpu_tot_occupancy = 59.2414% 
max_total_param_size = 0
gpu_stall_dramfull = 9366416
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0021
partiton_level_parallism_total  =       3.2973
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.9343
L2_BW  =       0.0900 GB/Sec
L2_BW_total  =     144.0263 GB/Sec
gpu_total_sim_rate=4953

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5324762, Miss = 3626724, Miss_rate = 0.681, Pending_hits = 124238, Reservation_fails = 1785378
	L1D_cache_core[1]: Access = 5272094, Miss = 3602073, Miss_rate = 0.683, Pending_hits = 124152, Reservation_fails = 1787061
	L1D_cache_core[2]: Access = 5231563, Miss = 3558159, Miss_rate = 0.680, Pending_hits = 124781, Reservation_fails = 1827999
	L1D_cache_core[3]: Access = 4836953, Miss = 3200902, Miss_rate = 0.662, Pending_hits = 119716, Reservation_fails = 1691256
	L1D_cache_core[4]: Access = 5311856, Miss = 3628696, Miss_rate = 0.683, Pending_hits = 125386, Reservation_fails = 1821839
	L1D_cache_core[5]: Access = 5195164, Miss = 3502223, Miss_rate = 0.674, Pending_hits = 122908, Reservation_fails = 1790387
	L1D_cache_core[6]: Access = 5240814, Miss = 3593146, Miss_rate = 0.686, Pending_hits = 123091, Reservation_fails = 1847582
	L1D_cache_core[7]: Access = 5366136, Miss = 3671469, Miss_rate = 0.684, Pending_hits = 125344, Reservation_fails = 1905622
	L1D_cache_core[8]: Access = 5145481, Miss = 3445822, Miss_rate = 0.670, Pending_hits = 121831, Reservation_fails = 1682938
	L1D_cache_core[9]: Access = 5110534, Miss = 3460424, Miss_rate = 0.677, Pending_hits = 121249, Reservation_fails = 1761485
	L1D_cache_core[10]: Access = 5311270, Miss = 3619090, Miss_rate = 0.681, Pending_hits = 125805, Reservation_fails = 1818083
	L1D_cache_core[11]: Access = 5238638, Miss = 3574810, Miss_rate = 0.682, Pending_hits = 125061, Reservation_fails = 1744350
	L1D_cache_core[12]: Access = 5208218, Miss = 3522958, Miss_rate = 0.676, Pending_hits = 121088, Reservation_fails = 1732844
	L1D_cache_core[13]: Access = 5250450, Miss = 3570814, Miss_rate = 0.680, Pending_hits = 124292, Reservation_fails = 1800199
	L1D_cache_core[14]: Access = 5295706, Miss = 3624448, Miss_rate = 0.684, Pending_hits = 125310, Reservation_fails = 1949204
	L1D_cache_core[15]: Access = 5238890, Miss = 3577627, Miss_rate = 0.683, Pending_hits = 125994, Reservation_fails = 1762319
	L1D_cache_core[16]: Access = 5176171, Miss = 3527163, Miss_rate = 0.681, Pending_hits = 122965, Reservation_fails = 1802900
	L1D_cache_core[17]: Access = 5164197, Miss = 3503968, Miss_rate = 0.679, Pending_hits = 121706, Reservation_fails = 1716637
	L1D_cache_core[18]: Access = 4869759, Miss = 3250679, Miss_rate = 0.668, Pending_hits = 121441, Reservation_fails = 1693734
	L1D_cache_core[19]: Access = 5311041, Miss = 3598023, Miss_rate = 0.677, Pending_hits = 125876, Reservation_fails = 1809856
	L1D_cache_core[20]: Access = 5269819, Miss = 3628284, Miss_rate = 0.689, Pending_hits = 125782, Reservation_fails = 1818066
	L1D_cache_core[21]: Access = 5285901, Miss = 3620702, Miss_rate = 0.685, Pending_hits = 126034, Reservation_fails = 1777896
	L1D_cache_core[22]: Access = 5188274, Miss = 3490567, Miss_rate = 0.673, Pending_hits = 126684, Reservation_fails = 1817025
	L1D_cache_core[23]: Access = 4619385, Miss = 3057550, Miss_rate = 0.662, Pending_hits = 116321, Reservation_fails = 1657507
	L1D_cache_core[24]: Access = 5178296, Miss = 3487729, Miss_rate = 0.674, Pending_hits = 123134, Reservation_fails = 1899135
	L1D_cache_core[25]: Access = 5245337, Miss = 3561942, Miss_rate = 0.679, Pending_hits = 125260, Reservation_fails = 1746531
	L1D_cache_core[26]: Access = 5113892, Miss = 3474898, Miss_rate = 0.680, Pending_hits = 121377, Reservation_fails = 1745289
	L1D_cache_core[27]: Access = 5115299, Miss = 3475714, Miss_rate = 0.679, Pending_hits = 120661, Reservation_fails = 1766931
	L1D_cache_core[28]: Access = 5278424, Miss = 3592502, Miss_rate = 0.681, Pending_hits = 124698, Reservation_fails = 1787257
	L1D_cache_core[29]: Access = 5248487, Miss = 3568307, Miss_rate = 0.680, Pending_hits = 124374, Reservation_fails = 1838551
	L1D_total_cache_accesses = 155642811
	L1D_total_cache_misses = 105617413
	L1D_total_cache_miss_rate = 0.6786
	L1D_total_cache_pending_hits = 3706559
	L1D_total_cache_reservation_fails = 53585861
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46016414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3706559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 94005486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53557930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8396748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3706575
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2151482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1063697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 152125207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517604

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1536451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16118666
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 35902813
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 25299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2632
ctas_completed 17199, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
148731, 175640, 170855, 164363, 155272, 165985, 184191, 161458, 168976, 172392, 167465, 168578, 151170, 156879, 159021, 173563, 173012, 158002, 163089, 166561, 185210, 171902, 170258, 160077, 177364, 160794, 177814, 158674, 175309, 169256, 161764, 171794, 
gpgpu_n_tot_thrd_icount = 5026060320
gpgpu_n_tot_w_icount = 157064385
gpgpu_n_stall_shd_mem = 61150600
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111231732
gpgpu_n_mem_write_global = 3517604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 170624795
gpgpu_n_store_insn = 4400347
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35222528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 54602916
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6547684
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12267279	W0_Idle:117897718	W0_Scoreboard:-1647114502	W1:80760876	W2:22229962	W3:10191271	W4:6031104	W5:4174679	W6:3220798	W7:2604678	W8:2174375	W9:1850958	W10:1615247	W11:1426481	W12:1293166	W13:1185053	W14:1095727	W15:1008173	W16:930893	W17:865803	W18:813608	W19:784625	W20:774076	W21:796561	W22:812725	W23:815914	W24:785475	W25:722986	W26:630422	W27:553565	W28:492843	W29:456963	W30:431991	W31:365650	W32:5167737
single_issue_nums: WS0:39804889	WS1:39342272	WS2:38753397	WS3:39163827	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819217744 {8:102402218,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 140704160 {40:3517604,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 353180560 {40:8829514,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4096088720 {40:102402218,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28140832 {8:3517604,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 353180560 {40:8829514,}
maxmflatency = 9606 
max_icnt2mem_latency = 7588 
maxmrqlatency = 4676 
max_icnt2sh_latency = 294 
averagemflatency = 446 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 101 
avg_icnt2sh_latency = 3 
mrq_lat_table:20703715 	522335 	1106987 	2391375 	4593429 	6306125 	7747919 	8039614 	5877390 	1756038 	93278 	1373 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51110602 	41917302 	15812476 	4098352 	1293938 	516630 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6533076 	921573 	241076 	129913 	95707001 	4249837 	1555328 	1418856 	2235132 	1121039 	572406 	64099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	94236285 	14797520 	4358490 	1099229 	221989 	32410 	3316 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7864 	24082 	1077 	1472 	223 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        12        16        11        12         9        12        60        60        64        64        36        36        64        64 
dram[1]:        64        64        10        13        18        15        16         8        60        60        64        64        36        36        64        64 
dram[2]:        64        64        17        10        10        12        12         8        60        60        64        64        36        36        64        64 
dram[3]:        64        64         8         8        15        12         8        13        60        60        64        64        36        36        64        64 
dram[4]:        64        64         9        11         9        11        14        14        60        60        64        64        36        36        64        64 
dram[5]:        64        64        12        16        13        14         8        14        60        60        64        64        36        36        64        64 
dram[6]:        64        64        12         9        12        15        11        14        60        60        64        64        36        36        64        64 
dram[7]:        64        64         8        12        15        15        11         9        64        64        58        64        32        32        64        64 
dram[8]:        64        64        11         9         8        12         9        18        64        64        64        64        32        32        64        64 
dram[9]:        64        64        12        12        22        11         8         8        64        64        64        64        32        32        64        64 
dram[10]:        64        64        10        14         9        13        20        13        64        64        64        64        32        32        64        64 
dram[11]:        64        64        16        12        12        18        15         9        64        64        64        64        32        32        64        64 
maximum service time to same row:
dram[0]:   1023411    895503    966996   1479225   1252070   1320638    932766    657553    892559   1426275   1055225    745760    590266    934856    959755   1027405 
dram[1]:    885131    941212   1343758   1236501   1239862   1157587   1292597   1639845   1154001   1080334    812014   1019495    959743    546996    946924    997606 
dram[2]:   1142213   1155645    560059    942528   1151841    903994   1309076   1438586   1292129   1100714   1138259   1026108    606179    650569    624391   1728440 
dram[3]:   1228619    880383   1167367   1199918    727851   1279468   1023732    726201   1219182   1155563    760675   1778647    466205    915667   1800422    938941 
dram[4]:    531504    772475   1533313   1506183   1012884    660785   1789066    908984    827105    858637    743036   1052629    781563    815251    881774    773228 
dram[5]:    565503    996242    947568    889049   1173949   1299793   1325736    937188   1008779    968945   1033982   1592973   1134266    870300   1312133    717177 
dram[6]:    828958    831255    900250    972225    825372   1444343    984676   1262692   1156823    857955    726937    582034    482774    470074    974962    936560 
dram[7]:    908119   1153515   1215509   1357196   1046684    923393    820380   1236935   1052103   1136656    675770   1027329    709984    996520   1051459    844039 
dram[8]:    606383   1162310    771791   1390742   1146172    622764   1094833   1298840    774702   1030411    850225   1032025    756395    922029    982018    885991 
dram[9]:    949352   1186832    937081   1682596   1103838   1224056   1051085    780869   1005036   1049482   1114396    600733    840804    756502    983284    983092 
dram[10]:    849805    952822    856485   1217677    946892   1049988   1027147   1316343   1163246   1097833   2017602   1218060    791487    698276    750428    909290 
dram[11]:   1166129   1000391   1064462   1097986    921379    814518    892192   1134357    870057    834613   1111411    851185    733894    580894    779696    916918 
average row accesses per activate:
dram[0]:  1.069091  1.066394  1.065784  1.065554  1.073244  1.074816  1.066542  1.066654  1.066796  1.066325  1.065703  1.064879  1.070405  1.068352  1.070780  1.069041 
dram[1]:  1.068113  1.068098  1.068174  1.067393  1.075344  1.079150  1.067287  1.068941  1.069028  1.069934  1.066072  1.069289  1.068462  1.071301  1.069873  1.070032 
dram[2]:  1.066635  1.066161  1.066655  1.067585  1.075561  1.075229  1.066738  1.068227  1.066658  1.067874  1.064749  1.068695  1.068792  1.070349  1.067154  1.068845 
dram[3]:  1.064658  1.064832  1.065883  1.065167  1.075532  1.076782  1.066627  1.068970  1.069449  1.068918  1.070116  1.070704  1.072163  1.070955  1.071137  1.070869 
dram[4]:  1.069333  1.067629  1.068441  1.066275  1.073436  1.072301  1.066765  1.067868  1.067994  1.068276  1.068472  1.069033  1.070190  1.068254  1.069256  1.067755 
dram[5]:  1.066068  1.069921  1.069189  1.066439  1.079771  1.079908  1.069367  1.067805  1.069104  1.069490  1.068942  1.068321  1.067471  1.071522  1.065510  1.068506 
dram[6]:  1.068784  1.072996  1.070760  1.067805  1.074560  1.073246  1.069825  1.068636  1.068636  1.069879  1.068179  1.066875  1.066988  1.069904  1.066089  1.066864 
dram[7]:  1.069189  1.068710  1.068936  1.069556  1.078459  1.079734  1.065527  1.064900  1.068592  1.067062  1.068709  1.066467  1.072187  1.071668  1.070414  1.067013 
dram[8]:  1.067736  1.070817  1.071253  1.068646  1.079592  1.074637  1.069616  1.068354  1.065636  1.067518  1.069338  1.067517  1.072207  1.073232  1.067812  1.067826 
dram[9]:  1.067717  1.067272  1.066712  1.069000  1.077273  1.074343  1.066803  1.067860  1.067908  1.067618  1.063291  1.067786  1.071298  1.072451  1.068151  1.067693 
dram[10]:  1.068362  1.066947  1.069945  1.068919  1.072608  1.072597  1.069428  1.067731  1.069085  1.067908  1.069839  1.070606  1.072404  1.072189  1.071836  1.069507 
dram[11]:  1.067123  1.063825  1.064842  1.064924  1.071033  1.071932  1.064864  1.065137  1.066992  1.064851  1.067696  1.067155  1.068132  1.066592  1.069468  1.069540 
average row locality = 59139638/55311414 = 1.069212
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    294412    288051    288770    286976    300926    305915    290488    292469    289726    288989    282796    283033    292144    290355    295531    290764 
dram[1]:    289293    291362    294633    290009    306880    312039    295492    294466    295884    295052    283251    288348    289262    290529    292143    291707 
dram[2]:    288448    289154    286241    287462    307165    305944    293401    292842    290891    292087    282429    291181    288674    293747    286902    292643 
dram[3]:    284833    286045    287780    288092    307608    308710    294101    295979    295001    296126    284902    290831    294130    291448    289864    291288 
dram[4]:    289753    288965    291319    290681    303483    304002    294790    295870    292186    295474    288513    291162    290269    287348    289480    287188 
dram[5]:    287978    293592    293713    287383    311632    309622    299897    297615    296168    294467    288367    289855    286057    291434    286796    285056 
dram[6]:    294324    297265    295305    290539    305208    306803    295483    296237    292537    295925    286645    286839    284398    290392    282972    286978 
dram[7]:    288875    289986    292361    292898    311523    309987    290187    291445    293787    292572    288090    283300    294518    292308    288894    287042 
dram[8]:    291143    294171    295061    290292    310108    303747    296381    294582    290940    292525    287783    286533    294091    295114    287416    290022 
dram[9]:    289510    288836    289432    292222    308521    304416    293081    293695    295250    295589    283587    286843    291280    292610    290063    284215 
dram[10]:    289250    289596    292514    292575    301790    303451    294800    296246    292642    289231    290382    295260    291316    293685    293797    290257 
dram[11]:    290356    284324    290251    285708    301580    302333    290003    291317    289748    287684    287483    287664    291517    288143    291940    291225 
total dram reads = 56200509
bank skew: 312039/282429 = 1.10
chip skew: 4700350/4651276 = 1.01
number of total write accesses:
dram[0]:     19514     19410     19533     19384     19587     19535     19324     19525     19407     19433     19253     19210     19176     19204     19273     19445 
dram[1]:     19415     19331     19725     19735     19400     19528     19552     19925     19606     19530     19171     19197     19200     19194     19252     19218 
dram[2]:     19275     19298     19538     19483     19393     19383     19750     19744     19291     19375     19281     19479     19467     19207     19222     19399 
dram[3]:     19200     19425     19516     19369     19541     19631     19797     19546     19549     19660     19433     19475     19128     19137     19252     19147 
dram[4]:     19539     19386     19404     19393     19535     19585     19411     19596     19309     19331     19331     19516     18990     19136     19038     19154 
dram[5]:     19378     19487     19188     19402     19607     19590     19490     19631     19483     19418     19379     19436     19222     18975     19334     19239 
dram[6]:     19452     19294     19775     19430     19510     19524     19468     19591     19370     19618     19325     19185     19249     19285     18970     18978 
dram[7]:     19412     19474     19547     19517     19690     19556     19305     19536     19541     19520     19220     19130     19221     19152     19194     19271 
dram[8]:     19493     19473     19408     19445     19365     19375     19622     19481     19380     19433     19291     19020     19146     19173     19309     19401 
dram[9]:     19624     19509     19431     19383     19575     19505     19552     19449     19516     19352     19297     19366     19111     19124     19235     19271 
dram[10]:     19415     19421     19325     19244     19480     19438     19780     19673     19459     19365     19378     19261     19171     19181     19344     19218 
dram[11]:     19325     19464     19303     19540     19490     19550     19588     19738     19231     19358     19540     19458     19223     19220     19192     19220 
total dram writes = 3723514
bank skew: 19925/18970 = 1.05
chip skew: 310979/309654 = 1.00
average mf latency per bank:
dram[0]:        779       820       796       853       802       847       753       801       791       825       774       817       774       821       781       799
dram[1]:        913       996       934      1002       940      1030       901       978       916       985       907       995       894       972       910       976
dram[2]:        753       753       815       800       790       787       743       747       767       759       755       752       751       757       753       751
dram[3]:        814       785       853       829       826       807       810       777       824       786       820       794       818       788       812       796
dram[4]:        852       784       897       846       871       798       860       788       885       794       867       784       867       780       838       777
dram[5]:        818       930       874       955       843       941       826       932       850       935       839       934       818       939       812       934
dram[6]:        875       801       922       827       892       814       880       782       907       808       899       786       888       806       874       782
dram[7]:        781       798       826       844       826       851       771       772       781       794       775       796       803       804       771       776
dram[8]:        816       775       869       819       871       814       806       754       838       791       815       778      2869       795       798       769
dram[9]:        803       866       859       890       829       870       783       869       807       878       796       874       821       873       793       846
dram[10]:        986       808      2758       839       992       836       961       808      1012       807      1019       818       986       814       989       795
dram[11]:        757       757       791       782       764       782       749       743       753       757       764       779       755       763       760       765
maximum mf latency per bank:
dram[0]:       6602      7380      6339      7481      7239      6747      6356      7469      6298      7147      6352      7104      6380      7334      6162      7452
dram[1]:       8689      8399      8276      7682      8281      7953      8255      8074      7843      7976      8017      8435      8050      7744      8672      7836
dram[2]:       6900      7027      6142      6707      6175      6049      6584      7257      6124      6203      6306      5993      6141      6903      6804      6423
dram[3]:       7401      6179      7221      6645      7980      6607      6946      6472      7239      7854      6742      7064      6909      6581      7090      6448
dram[4]:       8349      6943      7719      5994      7897      6167      9606      7110      7900      6272      8040      6535      7954      6491      9482      6372
dram[5]:       6183      7631      6365      7720      6878      7283      6554      7831      7483      7717      6694      7986      6461      7677      6990      7770
dram[6]:       8573      7250      8000      6414      8431      6922      8387      7793      8361      7082      8851      6694      8903      6365      8272      7289
dram[7]:       8128      7462      7105      7501      7082      7181      7690      7201      7052      6726      7023      7611      6921      7469      7074      7572
dram[8]:       7161      6235      6426      7020      6358      6040      6847      6983      6564      5987      6592      7286      6824      5918      7004      6876
dram[9]:       6914      7372      7845      7703      7241      7455      6809      7143      6302      7448      6222      7727      6374      7572      6962      8648
dram[10]:       8140      6857      7742      6308      7939      6319      7998      7472      8098      5997      7910      7475      7890      6271      7990      6533
dram[11]:       6242      6349      6522      6821      6226      7022      6445      6645      7114      6672      6102      6615      6429      7573      7148      6876

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76950822 n_act=4592795 n_pre=4592779 n_ref_event=0 n_req=4905970 n_rd=4661345 n_rd_L2_A=0 n_write=0 n_wr_bk=310213 bw_util=0.2228
n_activity=60599742 dram_eff=0.3282
bk0: 294412a 52238456i bk1: 288051a 52916925i bk2: 288770a 52825715i bk3: 286976a 53044190i bk4: 300926a 51710124i bk5: 305915a 51122164i bk6: 290488a 52824131i bk7: 292469a 52601558i bk8: 289726a 52947894i bk9: 288989a 53097766i bk10: 282796a 53785171i bk11: 283033a 53707984i bk12: 292144a 52807183i bk13: 290355a 52906051i bk14: 295531a 52407307i bk15: 290764a 52857335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063836
Row_Buffer_Locality_read = 0.065237
Row_Buffer_Locality_write = 0.037130
Bank_Level_Parallism = 9.804146
Bank_Level_Parallism_Col = 2.219196
Bank_Level_Parallism_Ready = 1.083145
write_to_read_ratio_blp_rw_average = 0.092815
GrpLevelPara = 1.954618 

BW Util details:
bwutil = 0.222825 
total_CMD = 89245905 
util_bw = 19886232 
Wasted_Col = 38864786 
Wasted_Row = 1288281 
Idle = 29206606 

BW Util Bottlenecks: 
RCDc_limit = 70319015 
RCDWRc_limit = 2024630 
WTRc_limit = 11422317 
RTWc_limit = 9396193 
CCDLc_limit = 4076610 
rwq = 0 
CCDLc_limit_alone = 3423296 
WTRc_limit_alone = 11137265 
RTWc_limit_alone = 9027931 

Commands details: 
total_CMD = 89245905 
n_nop = 76950822 
Read = 4661345 
Write = 0 
L2_Alloc = 0 
L2_WB = 310213 
n_act = 4592795 
n_pre = 4592779 
n_ref = 0 
n_req = 4905970 
total_req = 4971558 

Dual Bus Interface Util: 
issued_total_row = 9185574 
issued_total_col = 4971558 
Row_Bus_Util =  0.102924 
CoL_Bus_Util = 0.055706 
Either_Row_CoL_Bus_Util = 0.137766 
Issued_on_Two_Bus_Simul_Util = 0.020864 
issued_two_Eff = 0.151447 
queue_avg = 13.761633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7616
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76884477 n_act=4623131 n_pre=4623115 n_ref_event=0 n_req=4945970 n_rd=4700350 n_rd_L2_A=0 n_write=0 n_wr_bk=310979 bw_util=0.2246
n_activity=60662235 dram_eff=0.3304
bk0: 289293a 52363713i bk1: 291362a 52043810i bk2: 294633a 51607916i bk3: 290009a 52119079i bk4: 306880a 50530261i bk5: 312039a 49956446i bk6: 295492a 51643761i bk7: 294466a 51784262i bk8: 295884a 51850554i bk9: 295052a 51934393i bk10: 283251a 53226272i bk11: 288348a 52702690i bk12: 289262a 52672933i bk13: 290529a 52544100i bk14: 292143a 52230682i bk15: 291707a 52238892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065273
Row_Buffer_Locality_read = 0.066657
Row_Buffer_Locality_write = 0.038788
Bank_Level_Parallism = 9.995347
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.084009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.224608 
total_CMD = 89245905 
util_bw = 20045316 
Wasted_Col = 38890064 
Wasted_Row = 1197139 
Idle = 29113386 

BW Util Bottlenecks: 
RCDc_limit = 70608661 
RCDWRc_limit = 2020459 
WTRc_limit = 11488777 
RTWc_limit = 9572196 
CCDLc_limit = 4123669 
rwq = 0 
CCDLc_limit_alone = 3461588 
WTRc_limit_alone = 11204062 
RTWc_limit_alone = 9194830 

Commands details: 
total_CMD = 89245905 
n_nop = 76884477 
Read = 4700350 
Write = 0 
L2_Alloc = 0 
L2_WB = 310979 
n_act = 4623131 
n_pre = 4623115 
n_ref = 0 
n_req = 4945970 
total_req = 5011329 

Dual Bus Interface Util: 
issued_total_row = 9246246 
issued_total_col = 5011329 
Row_Bus_Util =  0.103604 
CoL_Bus_Util = 0.056152 
Either_Row_CoL_Bus_Util = 0.138510 
Issued_on_Two_Bus_Simul_Util = 0.021246 
issued_two_Eff = 0.153392 
queue_avg = 14.742235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76950629 n_act=4599033 n_pre=4599017 n_ref_event=0 n_req=4914257 n_rd=4669211 n_rd_L2_A=0 n_write=0 n_wr_bk=310585 bw_util=0.2232
n_activity=60597019 dram_eff=0.3287
bk0: 288448a 52793918i bk1: 289154a 52699629i bk2: 286241a 53000221i bk3: 287462a 52897752i bk4: 307165a 50875904i bk5: 305944a 51041968i bk6: 293401a 52231323i bk7: 292842a 52334091i bk8: 290891a 52697628i bk9: 292087a 52572211i bk10: 282429a 53602503i bk11: 291181a 52643030i bk12: 288674a 53022718i bk13: 293747a 52505264i bk14: 286902a 53179293i bk15: 292643a 52529711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064145
Row_Buffer_Locality_read = 0.065552
Row_Buffer_Locality_write = 0.037336
Bank_Level_Parallism = 9.857837
Bank_Level_Parallism_Col = 2.221141
Bank_Level_Parallism_Ready = 1.083238
write_to_read_ratio_blp_rw_average = 0.092777
GrpLevelPara = 1.955957 

BW Util details:
bwutil = 0.223194 
total_CMD = 89245905 
util_bw = 19919184 
Wasted_Col = 38850098 
Wasted_Row = 1267044 
Idle = 29209579 

BW Util Bottlenecks: 
RCDc_limit = 70348478 
RCDWRc_limit = 2028252 
WTRc_limit = 11453644 
RTWc_limit = 9389343 
CCDLc_limit = 4101949 
rwq = 0 
CCDLc_limit_alone = 3447214 
WTRc_limit_alone = 11167598 
RTWc_limit_alone = 9020654 

Commands details: 
total_CMD = 89245905 
n_nop = 76950629 
Read = 4669211 
Write = 0 
L2_Alloc = 0 
L2_WB = 310585 
n_act = 4599033 
n_pre = 4599017 
n_ref = 0 
n_req = 4914257 
total_req = 4979796 

Dual Bus Interface Util: 
issued_total_row = 9198050 
issued_total_col = 4979796 
Row_Bus_Util =  0.103064 
CoL_Bus_Util = 0.055799 
Either_Row_CoL_Bus_Util = 0.137769 
Issued_on_Two_Bus_Simul_Util = 0.021094 
issued_two_Eff = 0.153113 
queue_avg = 13.890726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76909683 n_act=4611107 n_pre=4611091 n_ref_event=0 n_req=4932019 n_rd=4686738 n_rd_L2_A=0 n_write=0 n_wr_bk=310806 bw_util=0.224
n_activity=60636092 dram_eff=0.3297
bk0: 284833a 53020776i bk1: 286045a 52833886i bk2: 287780a 52617195i bk3: 288092a 52619683i bk4: 307608a 50672341i bk5: 308710a 50456087i bk6: 294101a 51959649i bk7: 295979a 51859283i bk8: 295001a 51998671i bk9: 296126a 51936386i bk10: 284902a 53171434i bk11: 290831a 52476936i bk12: 294130a 52263899i bk13: 291448a 52528967i bk14: 289864a 52718198i bk15: 291288a 52465596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065067
Row_Buffer_Locality_read = 0.066467
Row_Buffer_Locality_write = 0.038323
Bank_Level_Parallism = 9.932162
Bank_Level_Parallism_Col = 2.228045
Bank_Level_Parallism_Ready = 1.084053
write_to_read_ratio_blp_rw_average = 0.093783
GrpLevelPara = 1.961429 

BW Util details:
bwutil = 0.223990 
total_CMD = 89245905 
util_bw = 19990176 
Wasted_Col = 38870504 
Wasted_Row = 1234190 
Idle = 29151035 

BW Util Bottlenecks: 
RCDc_limit = 70478735 
RCDWRc_limit = 2023739 
WTRc_limit = 11459477 
RTWc_limit = 9554978 
CCDLc_limit = 4116418 
rwq = 0 
CCDLc_limit_alone = 3452670 
WTRc_limit_alone = 11173295 
RTWc_limit_alone = 9177412 

Commands details: 
total_CMD = 89245905 
n_nop = 76909683 
Read = 4686738 
Write = 0 
L2_Alloc = 0 
L2_WB = 310806 
n_act = 4611107 
n_pre = 4611091 
n_ref = 0 
n_req = 4932019 
total_req = 4997544 

Dual Bus Interface Util: 
issued_total_row = 9222198 
issued_total_col = 4997544 
Row_Bus_Util =  0.103335 
CoL_Bus_Util = 0.055997 
Either_Row_CoL_Bus_Util = 0.138227 
Issued_on_Two_Bus_Simul_Util = 0.021105 
issued_two_Eff = 0.152682 
queue_avg = 14.422613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4226
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76917397 n_act=4607896 n_pre=4607880 n_ref_event=0 n_req=4925132 n_rd=4680483 n_rd_L2_A=0 n_write=0 n_wr_bk=309654 bw_util=0.2237
n_activity=60641416 dram_eff=0.3292
bk0: 289753a 52576114i bk1: 288965a 52695411i bk2: 291319a 52386543i bk3: 290681a 52481410i bk4: 303483a 51217979i bk5: 304002a 51170475i bk6: 294790a 52088891i bk7: 295870a 51969194i bk8: 292186a 52557853i bk9: 295474a 52180262i bk10: 288513a 52836856i bk11: 291162a 52621118i bk12: 290269a 52883231i bk13: 287348a 53157513i bk14: 289480a 52930131i bk15: 287188a 53105546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064412
Row_Buffer_Locality_read = 0.065754
Row_Buffer_Locality_write = 0.038733
Bank_Level_Parallism = 9.876838
Bank_Level_Parallism_Col = 2.225911
Bank_Level_Parallism_Ready = 1.083614
write_to_read_ratio_blp_rw_average = 0.093612
GrpLevelPara = 1.959583 

BW Util details:
bwutil = 0.223658 
total_CMD = 89245905 
util_bw = 19960548 
Wasted_Col = 38901222 
Wasted_Row = 1238150 
Idle = 29145985 

BW Util Bottlenecks: 
RCDc_limit = 70497119 
RCDWRc_limit = 2020069 
WTRc_limit = 11424218 
RTWc_limit = 9551567 
CCDLc_limit = 4103645 
rwq = 0 
CCDLc_limit_alone = 3442462 
WTRc_limit_alone = 11139945 
RTWc_limit_alone = 9174657 

Commands details: 
total_CMD = 89245905 
n_nop = 76917397 
Read = 4680483 
Write = 0 
L2_Alloc = 0 
L2_WB = 309654 
n_act = 4607896 
n_pre = 4607880 
n_ref = 0 
n_req = 4925132 
total_req = 4990137 

Dual Bus Interface Util: 
issued_total_row = 9215776 
issued_total_col = 4990137 
Row_Bus_Util =  0.103263 
CoL_Bus_Util = 0.055914 
Either_Row_CoL_Bus_Util = 0.138141 
Issued_on_Two_Bus_Simul_Util = 0.021036 
issued_two_Eff = 0.152282 
queue_avg = 14.073725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0737
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76903039 n_act=4621409 n_pre=4621393 n_ref_event=0 n_req=4944474 n_rd=4699632 n_rd_L2_A=0 n_write=0 n_wr_bk=310259 bw_util=0.2245
n_activity=60629070 dram_eff=0.3305
bk0: 287978a 52247604i bk1: 293592a 51610739i bk2: 293713a 51626859i bk3: 287383a 52222638i bk4: 311632a 49868949i bk5: 309622a 50073729i bk6: 299897a 50906348i bk7: 297615a 51212724i bk8: 296168a 51645445i bk9: 294467a 51817669i bk10: 288367a 52422883i bk11: 289855a 52250454i bk12: 286057a 52796797i bk13: 291434a 52257436i bk14: 286796a 52553941i bk15: 285056a 52850604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065339
Row_Buffer_Locality_read = 0.066718
Row_Buffer_Locality_write = 0.038862
Bank_Level_Parallism = 10.053992
Bank_Level_Parallism_Col = 2.231294
Bank_Level_Parallism_Ready = 1.083849
write_to_read_ratio_blp_rw_average = 0.093749
GrpLevelPara = 1.964318 

BW Util details:
bwutil = 0.224543 
total_CMD = 89245905 
util_bw = 20039564 
Wasted_Col = 38853933 
Wasted_Row = 1197815 
Idle = 29154593 

BW Util Bottlenecks: 
RCDc_limit = 70563451 
RCDWRc_limit = 2019357 
WTRc_limit = 11463299 
RTWc_limit = 9568545 
CCDLc_limit = 4130320 
rwq = 0 
CCDLc_limit_alone = 3466878 
WTRc_limit_alone = 11178076 
RTWc_limit_alone = 9190326 

Commands details: 
total_CMD = 89245905 
n_nop = 76903039 
Read = 4699632 
Write = 0 
L2_Alloc = 0 
L2_WB = 310259 
n_act = 4621409 
n_pre = 4621393 
n_ref = 0 
n_req = 4944474 
total_req = 5009891 

Dual Bus Interface Util: 
issued_total_row = 9242802 
issued_total_col = 5009891 
Row_Bus_Util =  0.103566 
CoL_Bus_Util = 0.056136 
Either_Row_CoL_Bus_Util = 0.138302 
Issued_on_Two_Bus_Simul_Util = 0.021400 
issued_two_Eff = 0.154731 
queue_avg = 14.977235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9772
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76908142 n_act=4612373 n_pre=4612357 n_ref_event=0 n_req=4932558 n_rd=4687850 n_rd_L2_A=0 n_write=0 n_wr_bk=310024 bw_util=0.224
n_activity=60670062 dram_eff=0.3295
bk0: 294324a 51985396i bk1: 297265a 51793907i bk2: 295305a 51775393i bk3: 290539a 52436021i bk4: 305208a 50987817i bk5: 306803a 50789305i bk6: 295483a 51942667i bk7: 296237a 51858719i bk8: 292537a 52377584i bk9: 295925a 52104268i bk10: 286645a 53100852i bk11: 286839a 53109662i bk12: 284398a 53381454i bk13: 290392a 52726323i bk14: 282972a 53525879i bk15: 286978a 53120848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064913
Row_Buffer_Locality_read = 0.066262
Row_Buffer_Locality_write = 0.039071
Bank_Level_Parallism = 9.903406
Bank_Level_Parallism_Col = 2.226333
Bank_Level_Parallism_Ready = 1.083578
write_to_read_ratio_blp_rw_average = 0.093371
GrpLevelPara = 1.960256 

BW Util details:
bwutil = 0.224005 
total_CMD = 89245905 
util_bw = 19991496 
Wasted_Col = 38900806 
Wasted_Row = 1234286 
Idle = 29119317 

BW Util Bottlenecks: 
RCDc_limit = 70532790 
RCDWRc_limit = 2016598 
WTRc_limit = 11425011 
RTWc_limit = 9520028 
CCDLc_limit = 4114482 
rwq = 0 
CCDLc_limit_alone = 3455434 
WTRc_limit_alone = 11140709 
RTWc_limit_alone = 9145282 

Commands details: 
total_CMD = 89245905 
n_nop = 76908142 
Read = 4687850 
Write = 0 
L2_Alloc = 0 
L2_WB = 310024 
n_act = 4612373 
n_pre = 4612357 
n_ref = 0 
n_req = 4932558 
total_req = 4997874 

Dual Bus Interface Util: 
issued_total_row = 9224730 
issued_total_col = 4997874 
Row_Bus_Util =  0.103363 
CoL_Bus_Util = 0.056001 
Either_Row_CoL_Bus_Util = 0.138245 
Issued_on_Two_Bus_Simul_Util = 0.021120 
issued_two_Eff = 0.152770 
queue_avg = 14.248048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.248
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76916197 n_act=4610565 n_pre=4610549 n_ref_event=0 n_req=4932789 n_rd=4687773 n_rd_L2_A=0 n_write=0 n_wr_bk=310286 bw_util=0.224
n_activity=60647010 dram_eff=0.3296
bk0: 288875a 52513548i bk1: 289986a 52270563i bk2: 292361a 51957524i bk3: 292898a 51964739i bk4: 311523a 50079576i bk5: 309987a 50305174i bk6: 290187a 52371837i bk7: 291445a 52232379i bk8: 293787a 52094145i bk9: 292572a 52192300i bk10: 288090a 52735799i bk11: 283300a 53327907i bk12: 294518a 52226446i bk13: 292308a 52281222i bk14: 288894a 52822340i bk15: 287042a 52905969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065323
Row_Buffer_Locality_read = 0.066765
Row_Buffer_Locality_write = 0.037728
Bank_Level_Parallism = 9.954144
Bank_Level_Parallism_Col = 2.226464
Bank_Level_Parallism_Ready = 1.083328
write_to_read_ratio_blp_rw_average = 0.093434
GrpLevelPara = 1.960649 

BW Util details:
bwutil = 0.224013 
total_CMD = 89245905 
util_bw = 19992236 
Wasted_Col = 38860298 
Wasted_Row = 1243261 
Idle = 29150110 

BW Util Bottlenecks: 
RCDc_limit = 70456272 
RCDWRc_limit = 2021587 
WTRc_limit = 11441870 
RTWc_limit = 9512485 
CCDLc_limit = 4117205 
rwq = 0 
CCDLc_limit_alone = 3457205 
WTRc_limit_alone = 11156609 
RTWc_limit_alone = 9137746 

Commands details: 
total_CMD = 89245905 
n_nop = 76916197 
Read = 4687773 
Write = 0 
L2_Alloc = 0 
L2_WB = 310286 
n_act = 4610565 
n_pre = 4610549 
n_ref = 0 
n_req = 4932789 
total_req = 4998059 

Dual Bus Interface Util: 
issued_total_row = 9221114 
issued_total_col = 4998059 
Row_Bus_Util =  0.103323 
CoL_Bus_Util = 0.056003 
Either_Row_CoL_Bus_Util = 0.138154 
Issued_on_Two_Bus_Simul_Util = 0.021171 
issued_two_Eff = 0.153245 
queue_avg = 14.537415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5374
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76900233 n_act=4620167 n_pre=4620151 n_ref_event=0 n_req=4944288 n_rd=4699909 n_rd_L2_A=0 n_write=0 n_wr_bk=309815 bw_util=0.2245
n_activity=60649152 dram_eff=0.3304
bk0: 291143a 51928654i bk1: 294171a 51642975i bk2: 295061a 51574252i bk3: 290292a 52091115i bk4: 310108a 50167817i bk5: 303747a 50855548i bk6: 296381a 51562467i bk7: 294582a 51759731i bk8: 290940a 52250928i bk9: 292525a 52136428i bk10: 287783a 52660850i bk11: 286533a 52830685i bk12: 294091a 51987226i bk13: 295114a 51863006i bk14: 287416a 52627192i bk15: 290022a 52292748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065555
Row_Buffer_Locality_read = 0.066994
Row_Buffer_Locality_write = 0.037872
Bank_Level_Parallism = 10.020613
Bank_Level_Parallism_Col = 2.228755
Bank_Level_Parallism_Ready = 1.083191
write_to_read_ratio_blp_rw_average = 0.093335
GrpLevelPara = 1.963095 

BW Util details:
bwutil = 0.224536 
total_CMD = 89245905 
util_bw = 20038896 
Wasted_Col = 38849393 
Wasted_Row = 1216576 
Idle = 29141040 

BW Util Bottlenecks: 
RCDc_limit = 70548241 
RCDWRc_limit = 2015539 
WTRc_limit = 11417243 
RTWc_limit = 9512774 
CCDLc_limit = 4131392 
rwq = 0 
CCDLc_limit_alone = 3472733 
WTRc_limit_alone = 11132944 
RTWc_limit_alone = 9138414 

Commands details: 
total_CMD = 89245905 
n_nop = 76900233 
Read = 4699909 
Write = 0 
L2_Alloc = 0 
L2_WB = 309815 
n_act = 4620167 
n_pre = 4620151 
n_ref = 0 
n_req = 4944288 
total_req = 5009724 

Dual Bus Interface Util: 
issued_total_row = 9240318 
issued_total_col = 5009724 
Row_Bus_Util =  0.103538 
CoL_Bus_Util = 0.056134 
Either_Row_CoL_Bus_Util = 0.138333 
Issued_on_Two_Bus_Simul_Util = 0.021338 
issued_two_Eff = 0.154254 
queue_avg = 14.621293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6213
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76928016 n_act=4606324 n_pre=4606308 n_ref_event=0 n_req=4924129 n_rd=4679150 n_rd_L2_A=0 n_write=0 n_wr_bk=310300 bw_util=0.2236
n_activity=60632317 dram_eff=0.3292
bk0: 289510a 52477571i bk1: 288836a 52430070i bk2: 289432a 52428447i bk3: 292222a 52055048i bk4: 308521a 50573875i bk5: 304416a 50978407i bk6: 293081a 52140697i bk7: 293695a 52103061i bk8: 295250a 51951059i bk9: 295589a 52017870i bk10: 283587a 53281079i bk11: 286843a 52957269i bk12: 291280a 52701489i bk13: 292610a 52500954i bk14: 290063a 52627165i bk15: 284215a 53311350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064540
Row_Buffer_Locality_read = 0.066000
Row_Buffer_Locality_write = 0.036656
Bank_Level_Parallism = 9.919893
Bank_Level_Parallism_Col = 2.225153
Bank_Level_Parallism_Ready = 1.083048
write_to_read_ratio_blp_rw_average = 0.093734
GrpLevelPara = 1.959727 

BW Util details:
bwutil = 0.223627 
total_CMD = 89245905 
util_bw = 19957800 
Wasted_Col = 38869248 
Wasted_Row = 1248676 
Idle = 29170181 

BW Util Bottlenecks: 
RCDc_limit = 70434405 
RCDWRc_limit = 2027183 
WTRc_limit = 11425606 
RTWc_limit = 9529822 
CCDLc_limit = 4100399 
rwq = 0 
CCDLc_limit_alone = 3440312 
WTRc_limit_alone = 11141337 
RTWc_limit_alone = 9154004 

Commands details: 
total_CMD = 89245905 
n_nop = 76928016 
Read = 4679150 
Write = 0 
L2_Alloc = 0 
L2_WB = 310300 
n_act = 4606324 
n_pre = 4606308 
n_ref = 0 
n_req = 4924129 
total_req = 4989450 

Dual Bus Interface Util: 
issued_total_row = 9212632 
issued_total_col = 4989450 
Row_Bus_Util =  0.103228 
CoL_Bus_Util = 0.055907 
Either_Row_CoL_Bus_Util = 0.138022 
Issued_on_Two_Bus_Simul_Util = 0.021112 
issued_two_Eff = 0.152964 
queue_avg = 14.535189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5352
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76886860 n_act=4618683 n_pre=4618667 n_ref_event=0 n_req=4942014 n_rd=4696792 n_rd_L2_A=0 n_write=0 n_wr_bk=310153 bw_util=0.2244
n_activity=60715839 dram_eff=0.3299
bk0: 289250a 52567203i bk1: 289596a 52544236i bk2: 292514a 52119857i bk3: 292575a 52279194i bk4: 301790a 51237138i bk5: 303451a 51135195i bk6: 294800a 51898928i bk7: 296246a 51797261i bk8: 292642a 52346706i bk9: 289231a 52846010i bk10: 290382a 52668550i bk11: 295260a 52126138i bk12: 291316a 52646368i bk13: 293685a 52328848i bk14: 293797a 52301097i bk15: 290257a 52721992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.065425
Row_Buffer_Locality_read = 0.066707
Row_Buffer_Locality_write = 0.040865
Bank_Level_Parallism = 9.919428
Bank_Level_Parallism_Col = 2.228063
Bank_Level_Parallism_Ready = 1.084395
write_to_read_ratio_blp_rw_average = 0.093037
GrpLevelPara = 1.960822 

BW Util details:
bwutil = 0.224411 
total_CMD = 89245905 
util_bw = 20027780 
Wasted_Col = 38931184 
Wasted_Row = 1217419 
Idle = 29069522 

BW Util Bottlenecks: 
RCDc_limit = 70615273 
RCDWRc_limit = 2010469 
WTRc_limit = 11469404 
RTWc_limit = 9536428 
CCDLc_limit = 4120391 
rwq = 0 
CCDLc_limit_alone = 3458215 
WTRc_limit_alone = 11183150 
RTWc_limit_alone = 9160506 

Commands details: 
total_CMD = 89245905 
n_nop = 76886860 
Read = 4696792 
Write = 0 
L2_Alloc = 0 
L2_WB = 310153 
n_act = 4618683 
n_pre = 4618667 
n_ref = 0 
n_req = 4942014 
total_req = 5006945 

Dual Bus Interface Util: 
issued_total_row = 9237350 
issued_total_col = 5006945 
Row_Bus_Util =  0.103504 
CoL_Bus_Util = 0.056103 
Either_Row_CoL_Bus_Util = 0.138483 
Issued_on_Two_Bus_Simul_Util = 0.021124 
issued_two_Eff = 0.152540 
queue_avg = 14.542695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5427
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=89245905 n_nop=76958644 n_act=4587934 n_pre=4587918 n_ref_event=0 n_req=4896038 n_rd=4651276 n_rd_L2_A=0 n_write=0 n_wr_bk=310440 bw_util=0.2224
n_activity=60616082 dram_eff=0.3274
bk0: 290356a 53028344i bk1: 284324a 53563231i bk2: 290251a 52987916i bk3: 285708a 53422830i bk4: 301580a 51905323i bk5: 302333a 51739021i bk6: 290003a 53020219i bk7: 291317a 52929855i bk8: 289748a 53283253i bk9: 287684a 53425004i bk10: 287483a 53456904i bk11: 287664a 53385214i bk12: 291517a 53031160i bk13: 288143a 53441757i bk14: 291940a 53074254i bk15: 291225a 53036292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062929
Row_Buffer_Locality_read = 0.064319
Row_Buffer_Locality_write = 0.036521
Bank_Level_Parallism = 9.719689
Bank_Level_Parallism_Col = 2.213572
Bank_Level_Parallism_Ready = 1.083091
write_to_read_ratio_blp_rw_average = 0.091821
GrpLevelPara = 1.950561 

BW Util details:
bwutil = 0.222384 
total_CMD = 89245905 
util_bw = 19846864 
Wasted_Col = 38900876 
Wasted_Row = 1302939 
Idle = 29195226 

BW Util Bottlenecks: 
RCDc_limit = 70314981 
RCDWRc_limit = 2029264 
WTRc_limit = 11443602 
RTWc_limit = 9267958 
CCDLc_limit = 4062512 
rwq = 0 
CCDLc_limit_alone = 3414372 
WTRc_limit_alone = 11157193 
RTWc_limit_alone = 8906227 

Commands details: 
total_CMD = 89245905 
n_nop = 76958644 
Read = 4651276 
Write = 0 
L2_Alloc = 0 
L2_WB = 310440 
n_act = 4587934 
n_pre = 4587918 
n_ref = 0 
n_req = 4896038 
total_req = 4961716 

Dual Bus Interface Util: 
issued_total_row = 9175852 
issued_total_col = 4961716 
Row_Bus_Util =  0.102815 
CoL_Bus_Util = 0.055596 
Either_Row_CoL_Bus_Util = 0.137679 
Issued_on_Two_Bus_Simul_Util = 0.020733 
issued_two_Eff = 0.150587 
queue_avg = 13.305831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3058

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4594338, Miss = 2357709, Miss_rate = 0.513, Pending_hits = 19445, Reservation_fails = 4901
L2_cache_bank[1]: Access = 4559195, Miss = 2349468, Miss_rate = 0.515, Pending_hits = 18803, Reservation_fails = 8433
L2_cache_bank[2]: Access = 4609065, Miss = 2369754, Miss_rate = 0.514, Pending_hits = 19739, Reservation_fails = 8798
L2_cache_bank[3]: Access = 4579163, Miss = 2376428, Miss_rate = 0.519, Pending_hits = 20281, Reservation_fails = 10762
L2_cache_bank[4]: Access = 4592024, Miss = 2347067, Miss_rate = 0.511, Pending_hits = 19249, Reservation_fails = 9875
L2_cache_bank[5]: Access = 4577899, Miss = 2367976, Miss_rate = 0.517, Pending_hits = 19440, Reservation_fails = 9844
L2_cache_bank[6]: Access = 4582070, Miss = 2361135, Miss_rate = 0.515, Pending_hits = 19705, Reservation_fails = 4512
L2_cache_bank[7]: Access = 4633861, Miss = 2371435, Miss_rate = 0.512, Pending_hits = 19974, Reservation_fails = 4667
L2_cache_bank[8]: Access = 4601888, Miss = 2362709, Miss_rate = 0.513, Pending_hits = 20199, Reservation_fails = 9359
L2_cache_bank[9]: Access = 4648455, Miss = 2363604, Miss_rate = 0.508, Pending_hits = 19925, Reservation_fails = 9717
L2_cache_bank[10]: Access = 4599851, Miss = 2373516, Miss_rate = 0.516, Pending_hits = 20556, Reservation_fails = 8656
L2_cache_bank[11]: Access = 4579284, Miss = 2371930, Miss_rate = 0.518, Pending_hits = 20525, Reservation_fails = 6790
L2_cache_bank[12]: Access = 4581483, Miss = 2359776, Miss_rate = 0.515, Pending_hits = 19582, Reservation_fails = 15220
L2_cache_bank[13]: Access = 4626220, Miss = 2373882, Miss_rate = 0.513, Pending_hits = 19744, Reservation_fails = 7467
L2_cache_bank[14]: Access = 4626978, Miss = 2371155, Miss_rate = 0.512, Pending_hits = 20127, Reservation_fails = 8510
L2_cache_bank[15]: Access = 4641086, Miss = 2362462, Miss_rate = 0.509, Pending_hits = 20255, Reservation_fails = 12316
L2_cache_bank[16]: Access = 6666032, Miss = 2375845, Miss_rate = 0.356, Pending_hits = 19856, Reservation_fails = 7776
L2_cache_bank[17]: Access = 4614734, Miss = 2369905, Miss_rate = 0.514, Pending_hits = 19878, Reservation_fails = 9362
L2_cache_bank[18]: Access = 4612942, Miss = 2363654, Miss_rate = 0.512, Pending_hits = 20513, Reservation_fails = 12327
L2_cache_bank[19]: Access = 4539524, Miss = 2361354, Miss_rate = 0.520, Pending_hits = 20607, Reservation_fails = 6608
L2_cache_bank[20]: Access = 6967267, Miss = 2369418, Miss_rate = 0.340, Pending_hits = 20082, Reservation_fails = 6245
L2_cache_bank[21]: Access = 4621475, Miss = 2373222, Miss_rate = 0.514, Pending_hits = 19881, Reservation_fails = 10383
L2_cache_bank[22]: Access = 4544777, Miss = 2355798, Miss_rate = 0.518, Pending_hits = 19192, Reservation_fails = 14601
L2_cache_bank[23]: Access = 4549725, Miss = 2341318, Miss_rate = 0.515, Pending_hits = 19348, Reservation_fails = 7423
L2_total_cache_accesses = 114749336
L2_total_cache_misses = 56750520
L2_total_cache_miss_rate = 0.4946
L2_total_cache_pending_hits = 476906
L2_total_cache_reservation_fails = 214552
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54554317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39461370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 214552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16739139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 476906
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2967593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 412505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111231732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3517604
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 613
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9247
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 204689
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=114749336
icnt_total_pkts_simt_to_mem=114749336
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 114749336
Req_Network_cycles = 34800944
Req_Network_injected_packets_per_cycle =       3.2973 
Req_Network_conflicts_per_cycle =       1.4396
Req_Network_conflicts_per_cycle_util =       2.1155
Req_Bank_Level_Parallism =       4.8453
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9197
Req_Network_out_buffer_full_per_cycle =       0.0294
Req_Network_out_buffer_avg_util =       2.9011

Reply_Network_injected_packets_num = 114749336
Reply_Network_cycles = 34800944
Reply_Network_injected_packets_per_cycle =        3.2973
Reply_Network_conflicts_per_cycle =        1.5903
Reply_Network_conflicts_per_cycle_util =       2.3359
Reply_Bank_Level_Parallism =       4.8431
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1522
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1099
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 17 hrs, 34 min, 32 sec (149672 sec)
gpgpu_simulation_rate = 4953 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 5883620x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 15.
	runtime [cuda_linear_base] = 149539519.805000 ms.
Verifying...
	runtime [serial] = 3087.466000 ms.
Correct
GPGPU-Sim: *** exit detected ***
