

================================================================
== Vitis HLS Report for 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block'
================================================================
* Date:           Sat Dec 10 12:34:59 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_encrypt_block  |       90|       90|        10|         10|          1|     9|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    536|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    401|    -|
|Register         |        -|    -|     737|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     737|    937|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                                      Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |crypto_aes_mul2_V_U  |aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |crypto_aes_mul3_V_U  |aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |crypto_aes_sbox_V_U  |aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                                                 |        3|  0|   0|    0|   768|   24|     3|         6144|
    +---------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln47_fu_740_p2        |         +|   0|  0|   13|           4|           1|
    |icmp_ln47_fu_562_p2       |      icmp|   0|  0|    9|           4|           4|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln1499_10_fu_933_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_11_fu_937_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_12_fu_941_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_13_fu_947_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_14_fu_951_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_15_fu_956_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_16_fu_965_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_17_fu_961_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_18_fu_970_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_19_fu_975_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_20_fu_979_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_21_fu_984_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_22_fu_989_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_23_fu_993_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_24_fu_997_p2   |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_25_fu_1003_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_26_fu_1007_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_27_fu_1011_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_28_fu_1017_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_29_fu_1021_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_30_fu_1025_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_31_fu_1031_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_32_fu_1035_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_33_fu_1040_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_34_fu_1045_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_35_fu_1049_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_36_fu_1054_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_37_fu_1059_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_38_fu_1063_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_39_fu_1067_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_40_fu_1073_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_41_fu_1078_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_42_fu_1082_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_43_fu_1088_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_44_fu_1092_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_45_fu_1096_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_46_fu_1102_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_47_fu_1106_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_48_fu_1111_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_49_fu_1116_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_50_fu_1120_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_51_fu_1126_p2  |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_5_fu_903_p2    |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_6_fu_913_p2    |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_7_fu_918_p2    |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_8_fu_922_p2    |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_9_fu_927_p2    |       xor|   0|  0|    8|           8|           8|
    |xor_ln1499_fu_907_p2      |       xor|   0|  0|    8|           8|           8|
    |xor_ln859_1_fu_1167_p2    |       xor|   0|  0|  128|         128|         128|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  536|         521|         519|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  59|         11|    1|         11|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |crypto_aes_mul2_V_address0   |  48|          9|    8|         72|
    |crypto_aes_mul2_V_address1   |  48|          9|    8|         72|
    |crypto_aes_mul3_V_address0   |  48|          9|    8|         72|
    |crypto_aes_mul3_V_address1   |  48|          9|    8|         72|
    |crypto_aes_sbox_V_address0   |  48|          9|    8|         72|
    |crypto_aes_sbox_V_address1   |  48|          9|    8|         72|
    |i_fu_108                     |   9|          2|    4|          8|
    |state_promoted_i_fu_104      |   9|          2|  128|        256|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 401|         77|  185|        715|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |   10|   0|   10|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |crypto_aes_mul2_V_load_10_reg_1378  |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_11_reg_1740  |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_13_reg_1698  |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_14_reg_1512  |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_15_reg_1388  |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_2_reg_1606   |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_3_reg_1482   |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_4_reg_1549   |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_5_reg_1440   |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_6_reg_1730   |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_7_reg_1616   |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_8_reg_1673   |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_9_reg_1574   |    8|   0|    8|          0|
    |crypto_aes_mul2_V_load_reg_1415     |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_10_reg_1735  |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_11_reg_1683  |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_12_reg_1693  |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_13_reg_1507  |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_14_reg_1383  |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_1_reg_1601   |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_2_reg_1477   |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_3_reg_1425   |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_4_reg_1435   |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_5_reg_1725   |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_6_reg_1611   |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_7_reg_1559   |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_8_reg_1569   |    8|   0|    8|          0|
    |crypto_aes_mul3_V_load_9_reg_1373   |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_10_reg_1461  |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_11_reg_1517  |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_12_reg_1523  |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_13_reg_1579  |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_14_reg_1585  |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_15_reg_1641  |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_16_reg_1647  |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_17_reg_1703  |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_18_reg_1709  |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_4_reg_1290   |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_5_reg_1331   |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_6_reg_1337   |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_7_reg_1393   |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_8_reg_1399   |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_9_reg_1455   |    8|   0|    8|          0|
    |crypto_aes_sbox_V_load_reg_1284     |    8|   0|    8|          0|
    |i_fu_108                            |    4|   0|    4|          0|
    |state_promoted_i_fu_104             |  128|   0|  128|          0|
    |this_round_keys_load_reg_1326       |  128|   0|  128|          0|
    |tmp_60_10_reg_1254                  |    8|   0|    8|          0|
    |tmp_60_11_reg_1259                  |    8|   0|    8|          0|
    |tmp_60_12_reg_1264                  |    8|   0|    8|          0|
    |tmp_60_13_reg_1269                  |    8|   0|    8|          0|
    |tmp_60_14_reg_1274                  |    8|   0|    8|          0|
    |tmp_60_1_reg_1209                   |    8|   0|    8|          0|
    |tmp_60_2_reg_1214                   |    8|   0|    8|          0|
    |tmp_60_3_reg_1219                   |    8|   0|    8|          0|
    |tmp_60_4_reg_1224                   |    8|   0|    8|          0|
    |tmp_60_5_reg_1229                   |    8|   0|    8|          0|
    |tmp_60_6_reg_1234                   |    8|   0|    8|          0|
    |tmp_60_7_reg_1239                   |    8|   0|    8|          0|
    |tmp_60_8_reg_1244                   |    8|   0|    8|          0|
    |tmp_60_9_reg_1249                   |    8|   0|    8|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  737|   0|  737|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_encrypt_block|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_encrypt_block|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_encrypt_block|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_encrypt_block|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_encrypt_block|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_encrypt_block|  return value|
|xor_ln859                    |   in|  128|     ap_none|                                          xor_ln859|        scalar|
|this_round_keys_address0     |  out|    4|   ap_memory|                                    this_round_keys|         array|
|this_round_keys_ce0          |  out|    1|   ap_memory|                                    this_round_keys|         array|
|this_round_keys_q0           |   in|  128|   ap_memory|                                    this_round_keys|         array|
|state_promoted_i_out         |  out|  128|      ap_vld|                               state_promoted_i_out|       pointer|
|state_promoted_i_out_ap_vld  |  out|    1|      ap_vld|                               state_promoted_i_out|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------------------+--------------+

