m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_2/simulation/modelsim
Erle_decoder
Z1 w1761807979
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_2/RLE_decoder.vhd
Z6 FD:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_2/RLE_decoder.vhd
l0
L5
V;TQFF@LaH3aRC5cBO36MG3
!s100 3SfFISK5zD2>HMiPja5G?1
Z7 OV;C;10.5b;63
31
Z8 !s110 1762315431
!i10b 1
Z9 !s108 1762315431.000000
Z10 !s90 -reportprogress|300|-93|-work|work|D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_2/RLE_decoder.vhd|
Z11 !s107 D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_2/RLE_decoder.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
DEx4 work 11 rle_decoder 0 22 ;TQFF@LaH3aRC5cBO36MG3
l65
L17
VcRe]=<hPI?na@PMDhL8@>3
!s100 QmdQZ`@3EdE69AUCaYFoA0
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etestbench
Z14 w1761807843
R2
R3
R4
R0
Z15 8D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_2/Testbench.vhdl
Z16 FD:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_2/Testbench.vhdl
l0
L5
V2jBU_@FlWXdMU1Cfl30XP3
!s100 LBzUjfjj_eDYLaRo:?DAa1
R7
31
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-93|-work|work|D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_2/Testbench.vhdl|
Z18 !s107 D:/college/Acads/sem3/EE214_Digital_Circuits_Lab/Project/task_2/Testbench.vhdl|
!i113 1
R12
R13
Asim
R2
R3
R4
DEx4 work 9 testbench 0 22 2jBU_@FlWXdMU1Cfl30XP3
l86
L8
V^0_T3X8gJH_dJ_b6_M=eK3
!s100 [4C>3Rc?m1]eMO5^DAD?B1
R7
31
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
