// Seed: 2575770724
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3[1'b0 : 1] = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input wor id_2,
    output supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input tri id_6,
    output uwire id_7,
    input tri id_8,
    input wire id_9,
    input tri0 id_10,
    output wor id_11,
    input tri1 id_12,
    input tri id_13,
    input tri0 id_14,
    output wand id_15,
    input wor id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18
  );
endmodule
