
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118816                       # Number of seconds simulated
sim_ticks                                118815985421                       # Number of ticks simulated
final_tick                               1176674806734                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190954                       # Simulator instruction rate (inst/s)
host_op_rate                                   245830                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5258317                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953664                       # Number of bytes of host memory used
host_seconds                                 22595.82                       # Real time elapsed on the host
sim_insts                                  4314753998                       # Number of instructions simulated
sim_ops                                    5554735718                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       774144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1178752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       234368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       411904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2605952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1491456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1491456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6048                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9209                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1831                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3218                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20359                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11652                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11652                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6515487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9920820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      1972529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3466739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21932672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10773                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16159                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12552654                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12552654                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12552654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6515487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9920820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      1972529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3466739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34485326                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142636238                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23178889                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19088345                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934531                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9419090                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673098                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437715                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87761                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104513459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128092416                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23178889                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110813                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27199369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6271126                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4537525                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12108952                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1575413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140555016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113355647     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783286      1.98%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363448      1.68%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382135      1.69%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269259      1.61%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125706      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779526      0.55%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979423      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516586      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140555016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162504                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.898036                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103346980                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5948797                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26851595                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109442                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4298193                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731376                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6471                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154500379                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51226                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4298193                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103862530                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3513728                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1284991                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26435164                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1160402                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153050998                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          502                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401962                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622935                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8771                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214136057                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713392739                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713392739                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45876832                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33435                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17413                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3800766                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309067                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1677536                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149181813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33434                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139224939                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108587                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25248287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57230592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1390                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140555016                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990537                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83170886     59.17%     59.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23725727     16.88%     76.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11950849      8.50%     84.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7816675      5.56%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6902448      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704325      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068464      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119848      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95794      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140555016                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977254     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156809     12.00%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172365     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114991713     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013805      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358667     10.31%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844732      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139224939                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.976084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306428                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009384                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420419909                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174464197                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135110983                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140531367                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200907                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977173                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1322                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          672                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160009                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4298193                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2855775                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249808                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149215247                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189302                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901679                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17412                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198898                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13041                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          672                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237456                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136848027                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108948                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376912                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952170                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294906                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843222                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959420                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135117739                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135110983                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81541363                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221210246                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.947242                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368615                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26801384                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959471                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136256823                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898464                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713675                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87155297     63.96%     63.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22507981     16.52%     80.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810825      7.93%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815975      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3762649      2.76%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1539422      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561906      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096926      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005842      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136256823                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005842                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282474281                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302745107                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2081222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.426362                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.426362                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701084                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701084                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618416896                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186436591                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145867206                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142636238                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21028927                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18429640                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1638834                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10451872                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10158284                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1463025                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51503                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110902827                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116885206                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21028927                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11621309                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23780249                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5350586                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1805925                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12640931                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1032994                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140191176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116410927     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1194364      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2193396      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1837263      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3368296      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3643398      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          793228      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          622708      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10127596      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140191176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147430                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.819464                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110076431                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2813305                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23580688                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23467                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3697284                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2257707                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4897                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131893235                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3697284                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110516403                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1315527                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       738514                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23152831                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       770616                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     130969243                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83845                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       453918                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    173924174                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    594219633                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    594219633                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140402308                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33521824                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18690                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9349                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2487418                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21814520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4230428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75649                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       943226                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         129440124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18689                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        121630016                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97780                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21390317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45958889                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140191176                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867601                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478287                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89571652     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20609330     14.70%     78.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10342260      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6801151      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7083843      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3661717      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1637340      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       406348      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77535      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140191176                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         302680     59.99%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125871     24.95%     84.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        75995     15.06%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96001431     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1018414      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9341      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20400567     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4200263      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     121630016                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.852729                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             504546                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004148                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384053530                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150849428                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    118878689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122134562                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       226212                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3928782                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       127692                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3697284                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         889840                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48196                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129458813                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46089                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21814520                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4230428                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9349                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          177                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       793374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       972307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1765681                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120323148                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20086164                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1306864                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24286278                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18535897                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4200114                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.843566                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118985852                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            118878689                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68669837                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        162984231                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.833440                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421328                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94345183                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107159449                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22300221                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1643293                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136493892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.785086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     96694490     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15442913     11.31%     82.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11166055      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2497026      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2838886      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1006247      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4215580      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       848471      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1784224      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136493892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94345183                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107159449                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21988471                       # Number of memory references committed
system.switch_cpus1.commit.loads             17885738                       # Number of loads committed
system.switch_cpus1.commit.membars               9340                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16781914                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93540706                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1447574                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1784224                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264169338                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          262616724                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2445062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94345183                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107159449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94345183                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.511855                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.511855                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.661439                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.661439                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       556689616                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156159813                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138380644                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142636238                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24074475                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19722733                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2040523                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9877214                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9521756                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2463914                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93894                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106885383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129234833                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24074475                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11985670                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27995142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6098629                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3201670                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12503458                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1594329                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142122712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.112400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.536780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114127570     80.30%     80.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2257314      1.59%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3839349      2.70%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2232678      1.57%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1747863      1.23%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1537557      1.08%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          945082      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2368826      1.67%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13066473      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142122712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168782                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.906045                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106211500                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4393517                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27405272                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72179                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4040238                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3947002                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155745339                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4040238                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106746233                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         609062                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2870514                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26925308                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       931352                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154692181                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95018                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       537623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    218427029                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    719687632                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    719687632                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175007307                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43419694                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34820                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17435                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2707919                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14350197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7349550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71109                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1666550                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149628610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140521365                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89104                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22188817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49127893                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    142122712                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988733                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.548282                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84775355     59.65%     59.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22019866     15.49%     75.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11850055      8.34%     83.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8803409      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8581618      6.04%     95.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3175822      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2412168      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       322780      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       181639      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142122712                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125350     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166735     37.34%     65.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       154446     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118604131     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1901833      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17385      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12673916      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7324100      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140521365                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.985173                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             446531                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    423701077                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171852489                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137522050                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140967896                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286155                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2978451                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       118181                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4040238                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         407832                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54438                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149663431                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       777494                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14350197                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7349550                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17435                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1177169                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1081234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2258403                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138330175                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12355399                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2191190                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19679294                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19577511                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7323895                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.969811                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137522106                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137522050                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81302427                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225228975                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964145                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360977                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101753917                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125426013                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24237670                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34772                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2057679                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138082474                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.908341                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.716073                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87356654     63.26%     63.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24444237     17.70%     80.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9562722      6.93%     87.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5029871      3.64%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4281622      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2063614      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       963690      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1500491      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2879573      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138082474                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101753917                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125426013                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18603113                       # Number of memory references committed
system.switch_cpus2.commit.loads             11371744                       # Number of loads committed
system.switch_cpus2.commit.membars              17386                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18197915                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112915746                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2594161                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2879573                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           284866584                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303369289                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 513526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101753917                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125426013                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101753917                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.401776                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.401776                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713381                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713381                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       622089518                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192015638                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145441963                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34772                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142636238                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22224204                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18321773                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1984706                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9171273                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8529395                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2332206                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87880                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108298595                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122068631                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22224204                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10861601                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25525811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5870025                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2846684                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12565192                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1643028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140523278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.066700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114997467     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1333490      0.95%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1887838      1.34%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2464013      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2764979      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2054822      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184094      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1736270      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12100305      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140523278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155810                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.855804                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107105695                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4438051                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25069084                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58495                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3851952                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3548866                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147307553                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3851952                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107850113                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1050212                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2058948                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24386111                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1325936                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146327653                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          311                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266647                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          197                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204057438                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683629649                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683629649                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166758708                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37298723                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38672                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22393                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4007137                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13906415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7225368                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119626                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1573436                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142205489                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38633                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133091626                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27073                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20437643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48231340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6077                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140523278                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.947114                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506304                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84196753     59.92%     59.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22691502     16.15%     76.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12572388      8.95%     85.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8099165      5.76%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7434578      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2964928      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1801007      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514797      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248160      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140523278                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63928     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93923     33.39%     56.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123433     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111736129     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2029581      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16279      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12139882      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7169755      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133091626                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.933084                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281284                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    407014886                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162682093                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130546370                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133372910                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324829                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2902039                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       171912                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          192                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3851952                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         789529                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108434                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142244122                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1365842                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13906415                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7225368                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22355                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82732                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1167637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1119514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2287151                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131289658                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11974089                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1801967                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19142263                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18398125                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7168174                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.920451                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130546590                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130546370                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76469423                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207720616                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.915240                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368136                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97662301                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120031175                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22221893                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2017154                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136671326                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878247                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684717                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88016243     64.40%     64.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23391771     17.12%     81.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9191142      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4726668      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4124844      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1981637      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1717307      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       807999      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2713715      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136671326                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97662301                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120031175                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18057827                       # Number of memory references committed
system.switch_cpus3.commit.loads             11004374                       # Number of loads committed
system.switch_cpus3.commit.membars              16278                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17215209                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108191901                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2449149                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2713715                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276210679                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288358137                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2112960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97662301                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120031175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97662301                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.460505                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.460505                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.684695                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.684695                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591597927                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181130025                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137981325                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32556                       # number of misc regfile writes
system.l20.replacements                          6058                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075279                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38826                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.694818                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11953.259268                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.812660                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3085.433746                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088115                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17715.406212                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364785                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000299                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094160                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540631                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90650                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90650                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37840                       # number of Writeback hits
system.l20.Writeback_hits::total                37840                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90650                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90650                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90650                       # number of overall hits
system.l20.overall_hits::total                  90650                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6048                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6058                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6048                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6058                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6048                       # number of overall misses
system.l20.overall_misses::total                 6058                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2901265                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1773943525                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1776844790                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2901265                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1773943525                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1776844790                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2901265                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1773943525                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1776844790                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96698                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96708                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37840                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37840                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96698                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96708                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96698                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96708                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062545                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062642                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062545                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062642                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062545                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062642                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 290126.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 293310.768022                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 293305.511720                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 290126.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 293310.768022                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 293305.511720                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 290126.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 293310.768022                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 293305.511720                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4375                       # number of writebacks
system.l20.writebacks::total                     4375                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6048                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6058                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6048                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6058                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6048                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6058                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2262644                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1387598368                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1389861012                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2262644                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1387598368                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1389861012                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2262644                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1387598368                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1389861012                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062545                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062642                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062545                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062642                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062545                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062642                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226264.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 229430.947090                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 229425.720040                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226264.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 229430.947090                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 229425.720040                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226264.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 229430.947090                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 229425.720040                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9223                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          264855                       # Total number of references to valid blocks.
system.l21.sampled_refs                         41991                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.307423                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6261.587583                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995704                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4687.893327                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.396079                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21801.127308                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.191088                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.143063                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000104                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.665318                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37375                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37375                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13709                       # number of Writeback hits
system.l21.Writeback_hits::total                13709                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37375                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37375                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37375                       # number of overall hits
system.l21.overall_hits::total                  37375                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9209                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9223                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9209                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9223                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9209                       # number of overall misses
system.l21.overall_misses::total                 9223                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4666159                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3020186127                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3024852286                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4666159                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3020186127                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3024852286                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4666159                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3020186127                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3024852286                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46584                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46598                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13709                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13709                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46584                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46598                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46584                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46598                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197686                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197927                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197686                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.197927                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197686                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.197927                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 327960.270062                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 327968.371029                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 327960.270062                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 327968.371029                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 327960.270062                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 327968.371029                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2930                       # number of writebacks
system.l21.writebacks::total                     2930                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9209                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9223                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9209                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9223                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9209                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9223                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2431214588                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2434986581                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2431214588                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2434986581                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2431214588                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2434986581                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197686                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197927                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197686                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.197927                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197686                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.197927                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264004.190249                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264012.423398                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264004.190249                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264012.423398                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264004.190249                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264012.423398                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1846                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          395383                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34614                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.422632                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         9570.115569                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.012706                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   929.387162                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           159.701729                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         22094.782834                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.292057                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000428                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.028363                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.004874                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.674279                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31676                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31677                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10680                       # number of Writeback hits
system.l22.Writeback_hits::total                10680                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31676                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31677                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31676                       # number of overall hits
system.l22.overall_hits::total                  31677                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1831                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1846                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1831                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1846                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1831                       # number of overall misses
system.l22.overall_misses::total                 1846                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3573509                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    533406552                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      536980061                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3573509                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    533406552                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       536980061                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3573509                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    533406552                       # number of overall miss cycles
system.l22.overall_miss_latency::total      536980061                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33507                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33523                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10680                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10680                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33507                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33523                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33507                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33523                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.054645                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.055067                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.054645                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.055067                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.054645                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.055067                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 238233.933333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 291319.799017                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 290888.440412                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 238233.933333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 291319.799017                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 290888.440412                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 238233.933333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 291319.799017                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 290888.440412                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1718                       # number of writebacks
system.l22.writebacks::total                     1718                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1831                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1846                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1831                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1846                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1831                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1846                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2615234                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    416435137                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    419050371                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2615234                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    416435137                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    419050371                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2615234                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    416435137                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    419050371                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.054645                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.055067                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.054645                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.055067                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.054645                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.055067                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 174348.933333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 227435.902239                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 227004.534670                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 174348.933333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 227435.902239                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 227004.534670                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 174348.933333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 227435.902239                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 227004.534670                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3232                       # number of replacements
system.l23.tagsinuse                     32767.976231                       # Cycle average of tags in use
system.l23.total_refs                          743887                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36000                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.663528                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13034.631782                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.995874                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1614.840954                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.582889                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18098.924732                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397785                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000427                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.049281                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000170                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.552335                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47875                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47875                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           27321                       # number of Writeback hits
system.l23.Writeback_hits::total                27321                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47875                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47875                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47875                       # number of overall hits
system.l23.overall_hits::total                  47875                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3213                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3227                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3218                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3232                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3218                       # number of overall misses
system.l23.overall_misses::total                 3232                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4477978                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1056199875                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1060677853                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1757600                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1757600                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4477978                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1057957475                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1062435453                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4477978                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1057957475                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1062435453                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51088                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51102                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        27321                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            27321                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51093                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51107                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51093                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51107                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062891                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.063148                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062983                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.063240                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062983                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.063240                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 319855.571429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 328727.007470                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 328688.519678                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       351520                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       351520                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 319855.571429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 328762.422312                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 328723.840656                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 319855.571429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 328762.422312                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 328723.840656                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2629                       # number of writebacks
system.l23.writebacks::total                     2629                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3213                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3227                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3218                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3232                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3218                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3232                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3583331                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    850813971                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    854397302                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1437873                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1437873                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3583331                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    852251844                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    855835175                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3583331                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    852251844                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    855835175                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062891                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.063148                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062983                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.063240                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062983                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.063240                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 255952.214286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 264803.601307                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 264765.200496                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 287574.600000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 287574.600000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 255952.214286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 264838.981976                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 264800.487314                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 255952.214286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 264838.981976                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 264800.487314                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812654                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012116603                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840212.005455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812654                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12108942                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12108942                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12108942                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12108942                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12108942                       # number of overall hits
system.cpu0.icache.overall_hits::total       12108942                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3089265                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3089265                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3089265                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3089265                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3089265                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3089265                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12108952                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12108952                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12108952                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12108952                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12108952                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12108952                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 308926.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 308926.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 308926.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 308926.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 308926.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 308926.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2984265                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2984265                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2984265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2984265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2984265                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2984265                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 298426.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 298426.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 298426.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 298426.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 298426.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 298426.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96698                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191229313                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96954                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1972.371568                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500348                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499652                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916017                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083983                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10964981                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10964981                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17058                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17058                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18674411                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18674411                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18674411                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18674411                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398725                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398725                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398820                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398820                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398820                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398820                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  35989249946                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  35989249946                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     17808556                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     17808556                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36007058502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36007058502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36007058502                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36007058502                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363706                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363706                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073231                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073231                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073231                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073231                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035088                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035088                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020910                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020910                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020910                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020910                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90260.831265                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90260.831265                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 187458.484211                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 187458.484211                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90283.984008                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90283.984008                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90283.984008                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90283.984008                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37840                       # number of writebacks
system.cpu0.dcache.writebacks::total            37840                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302027                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302027                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302122                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302122                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302122                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302122                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96698                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96698                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96698                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96698                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7884271530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7884271530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7884271530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7884271530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7884271530                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7884271530                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008509                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008509                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005070                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005070                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005070                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005070                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81535.001034                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81535.001034                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81535.001034                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81535.001034                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81535.001034                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81535.001034                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995696                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924106905                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708145.850277                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995696                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12640915                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12640915                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12640915                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12640915                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12640915                       # number of overall hits
system.cpu1.icache.overall_hits::total       12640915                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5583410                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5583410                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5583410                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5583410                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5583410                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5583410                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12640931                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12640931                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12640931                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12640931                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12640931                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12640931                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 348963.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 348963.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 348963.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4782359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4782359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4782359                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 341597.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46584                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227256163                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46840                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4851.754120                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.279393                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.720607                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825310                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174690                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18184233                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18184233                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4084038                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4084038                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9348                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9340                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22268271                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22268271                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22268271                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22268271                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166154                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166154                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166154                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166154                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166154                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24871233901                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24871233901                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24871233901                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24871233901                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24871233901                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24871233901                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18350387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18350387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4084038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4084038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22434425                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22434425                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22434425                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22434425                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009055                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009055                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007406                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007406                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007406                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007406                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 149687.843212                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 149687.843212                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 149687.843212                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 149687.843212                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 149687.843212                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 149687.843212                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13709                       # number of writebacks
system.cpu1.dcache.writebacks::total            13709                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119570                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119570                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119570                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119570                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46584                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46584                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46584                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46584                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46584                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46584                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5530215605                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5530215605                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5530215605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5530215605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5530215605                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5530215605                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118714.915100                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118714.915100                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 118714.915100                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118714.915100                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 118714.915100                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118714.915100                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.012460                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018854006                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205311.701299                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.012460                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024058                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738802                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12503441                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12503441                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12503441                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12503441                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12503441                       # number of overall hits
system.cpu2.icache.overall_hits::total       12503441                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4036606                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4036606                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4036606                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4036606                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4036606                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4036606                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12503458                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12503458                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12503458                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12503458                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12503458                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12503458                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 237447.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 237447.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 237447.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 237447.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 237447.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 237447.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3762112                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3762112                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3762112                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3762112                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3762112                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3762112                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       235132                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       235132                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       235132                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       235132                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       235132                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       235132                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33507                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163587226                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33763                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4845.162634                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.014289                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.985711                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902400                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097600                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9215131                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9215131                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7196598                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7196598                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17409                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17409                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17386                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17386                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16411729                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16411729                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16411729                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16411729                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85670                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85670                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85670                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85670                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85670                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85670                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7616978170                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7616978170                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7616978170                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7616978170                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7616978170                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7616978170                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9300801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9300801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7196598                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7196598                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17386                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17386                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16497399                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16497399                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16497399                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16497399                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009211                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009211                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005193                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005193                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005193                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005193                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 88910.682503                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88910.682503                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 88910.682503                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88910.682503                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 88910.682503                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88910.682503                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10680                       # number of writebacks
system.cpu2.dcache.writebacks::total            10680                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52163                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52163                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52163                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52163                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52163                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52163                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33507                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33507                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33507                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33507                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33507                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33507                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2617605520                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2617605520                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2617605520                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2617605520                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2617605520                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2617605520                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 78121.154386                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 78121.154386                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 78121.154386                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 78121.154386                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 78121.154386                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 78121.154386                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995866                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015788596                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043840.233400                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995866                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12565175                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12565175                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12565175                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12565175                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12565175                       # number of overall hits
system.cpu3.icache.overall_hits::total       12565175                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5340251                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5340251                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5340251                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5340251                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5340251                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5340251                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12565192                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12565192                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12565192                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12565192                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12565192                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12565192                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 314132.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 314132.411765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 314132.411765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 314132.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 314132.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 314132.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4594178                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4594178                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4594178                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4594178                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4594178                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4594178                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 328155.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 328155.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 328155.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 328155.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 328155.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 328155.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51093                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172434921                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51349                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3358.096964                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.207337                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.792663                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910966                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089034                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8916169                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8916169                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7016155                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7016155                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16278                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16278                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15932324                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15932324                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15932324                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15932324                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148370                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148370                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3755                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3755                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152125                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152125                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152125                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152125                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14191961417                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14191961417                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    938483682                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    938483682                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15130445099                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15130445099                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15130445099                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15130445099                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9064539                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9064539                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7019910                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7019910                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16084449                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16084449                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16084449                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16084449                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016368                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016368                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000535                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000535                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009458                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009458                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009458                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009458                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 95652.499946                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95652.499946                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 249929.076431                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 249929.076431                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99460.608703                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99460.608703                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99460.608703                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99460.608703                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2828945                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 217611.153846                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        27321                       # number of writebacks
system.cpu3.dcache.writebacks::total            27321                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97282                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97282                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3750                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3750                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       101032                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       101032                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       101032                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       101032                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51088                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51088                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51093                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51093                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51093                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51093                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4213238874                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4213238874                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1799100                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1799100                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4215037974                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4215037974                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4215037974                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4215037974                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 82470.225376                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82470.225376                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       359820                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       359820                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 82497.367037                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82497.367037                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 82497.367037                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82497.367037                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
