Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May 25 19:06:11 2021
| Host         : madMarx running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file HIL_wrapper_timing_summary_routed.rpt -pb HIL_wrapper_timing_summary_routed.pb -rpx HIL_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HIL_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.763        0.000                      0                 1925        0.072        0.000                      0                 1925        9.121        0.000                       0                   826  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.101}     20.202          49.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.763        0.000                      0                 1925        0.072        0.000                      0                 1925        9.121        0.000                       0                   826  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 7.710ns (63.485%)  route 4.435ns (36.515%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.892 - 20.202 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.681     2.989    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.856     4.363    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/Q[13]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[25])
                                                      3.841     8.204 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0/P[25]
                         net (fo=23, routed)          1.028     9.232    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0_n_80
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820    11.052 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0__0/P[3]
                         net (fo=2, routed)           0.844    11.896    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/RESIZE4[24]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.020 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36/O
                         net (fo=1, routed)           0.000    12.020    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.552 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.552    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.666    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.000 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6/O[1]
                         net (fo=1, routed)           0.614    13.614    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/x[0]0[33]
    SLICE_X10Y38         LUT6 (Prop_lut6_I0_O)        0.303    13.917 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[0]_i_4/O
                         net (fo=1, routed)           1.093    15.010    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[0]_i_4_n_0
    SLICE_X16Y40         LUT5 (Prop_lut5_I4_O)        0.124    15.134 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    15.134    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X16Y40         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.303    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.394 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.498    22.892    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y40         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.230    23.123    
                         clock uncertainty           -0.305    22.818    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)        0.079    22.897    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.897    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.036ns  (logic 7.824ns (65.005%)  route 4.212ns (34.995%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.892 - 20.202 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.681     2.989    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.856     4.363    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/Q[13]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[25])
                                                      3.841     8.204 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0/P[25]
                         net (fo=23, routed)          1.028     9.232    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0_n_80
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820    11.052 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0__0/P[3]
                         net (fo=2, routed)           0.844    11.896    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/RESIZE4[24]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.020 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36/O
                         net (fo=1, routed)           0.000    12.020    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.552 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.552    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.666    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.780    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.114 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6/O[1]
                         net (fo=1, routed)           0.596    13.710    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/x[0]0[37]
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.303    14.013 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.888    14.901    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.025 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    15.025    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X16Y39         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.303    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.394 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.498    22.892    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y39         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.230    23.123    
                         clock uncertainty           -0.305    22.818    
    SLICE_X16Y39         FDRE (Setup_fdre_C_D)        0.077    22.895    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         22.895    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.024ns  (logic 7.822ns (65.056%)  route 4.202ns (34.944%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.893 - 20.202 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.681     2.989    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.856     4.363    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/Q[13]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[25])
                                                      3.841     8.204 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0/P[25]
                         net (fo=23, routed)          1.028     9.232    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0_n_80
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820    11.052 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0__0/P[3]
                         net (fo=2, routed)           0.844    11.896    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/RESIZE4[24]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.020 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36/O
                         net (fo=1, routed)           0.000    12.020    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.552 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.552    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.666    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.780    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.894    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.116 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[10]_i_6/O[0]
                         net (fo=1, routed)           0.618    13.734    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/x[0]0[40]
    SLICE_X12Y40         LUT6 (Prop_lut6_I0_O)        0.299    14.033 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[7]_i_4/O
                         net (fo=1, routed)           0.856    14.889    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[7]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.124    15.013 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    15.013    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X16Y41         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.303    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.394 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.499    22.893    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.230    23.124    
                         clock uncertainty           -0.305    22.819    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)        0.079    22.898    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.898    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.973ns  (logic 7.938ns (66.298%)  route 4.035ns (33.702%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.893 - 20.202 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.681     2.989    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.856     4.363    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/Q[13]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[25])
                                                      3.841     8.204 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0/P[25]
                         net (fo=23, routed)          1.028     9.232    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0_n_80
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820    11.052 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0__0/P[3]
                         net (fo=2, routed)           0.844    11.896    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/RESIZE4[24]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.020 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36/O
                         net (fo=1, routed)           0.000    12.020    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.552 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.552    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.666    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.780    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.894    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.228 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[10]_i_6/O[1]
                         net (fo=1, routed)           0.459    13.687    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/x[0]0[41]
    SLICE_X12Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.990 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[8]_i_4/O
                         net (fo=1, routed)           0.849    14.838    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[8]_i_4_n_0
    SLICE_X16Y42         LUT5 (Prop_lut5_I4_O)        0.124    14.962 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    14.962    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X16Y42         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.303    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.394 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.499    22.893    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y42         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.230    23.124    
                         clock uncertainty           -0.305    22.819    
    SLICE_X16Y42         FDRE (Setup_fdre_C_D)        0.081    22.900    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         22.900    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.942ns  (required time - arrival time)
  Source:                 HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.009ns  (logic 7.956ns (66.249%)  route 4.053ns (33.751%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.901 - 20.202 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.681     2.989    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.856     4.363    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/Q[13]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[25])
                                                      3.841     8.204 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0/P[25]
                         net (fo=23, routed)          1.028     9.232    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0_n_80
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820    11.052 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0__0/P[3]
                         net (fo=2, routed)           0.844    11.896    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/RESIZE4[24]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.020 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36/O
                         net (fo=1, routed)           0.000    12.020    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.552 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.552    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.666    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.780    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.894    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.008    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[10]_i_6_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.247 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[13]_i_6/O[2]
                         net (fo=1, routed)           0.735    13.982    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/x[0]0[46]
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.302    14.284 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[13]_i_4/O
                         net (fo=1, routed)           0.590    14.874    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[13]_i_4_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124    14.998 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    14.998    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X12Y43         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.303    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.394 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.507    22.902    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y43         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.264    23.166    
                         clock uncertainty           -0.305    22.861    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.079    22.940    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         22.940    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                  7.942    

Slack (MET) :             8.142ns  (required time - arrival time)
  Source:                 HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 7.842ns (66.646%)  route 3.925ns (33.354%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.893 - 20.202 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.681     2.989    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.856     4.363    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/Q[13]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[25])
                                                      3.841     8.204 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0/P[25]
                         net (fo=23, routed)          1.028     9.232    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0_n_80
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820    11.052 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0__0/P[3]
                         net (fo=2, routed)           0.844    11.896    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/RESIZE4[24]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.020 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36/O
                         net (fo=1, routed)           0.000    12.020    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.552 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.552    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.666    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.780    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.894    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.133 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[10]_i_6/O[2]
                         net (fo=1, routed)           0.463    13.596    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/x[0]0[42]
    SLICE_X12Y40         LUT6 (Prop_lut6_I0_O)        0.302    13.898 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[9]_i_4/O
                         net (fo=1, routed)           0.733    14.632    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[9]_i_4_n_0
    SLICE_X16Y42         LUT5 (Prop_lut5_I4_O)        0.124    14.756 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    14.756    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X16Y42         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.303    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.394 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.499    22.893    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y42         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.230    23.124    
                         clock uncertainty           -0.305    22.819    
    SLICE_X16Y42         FDRE (Setup_fdre_C_D)        0.079    22.898    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.898    
                         arrival time                         -14.756    
  -------------------------------------------------------------------
                         slack                                  8.142    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.807ns  (logic 8.052ns (68.200%)  route 3.754ns (31.800%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.901 - 20.202 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.681     2.989    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.856     4.363    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/Q[13]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[25])
                                                      3.841     8.204 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0/P[25]
                         net (fo=23, routed)          1.028     9.232    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0_n_80
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820    11.052 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0__0/P[3]
                         net (fo=2, routed)           0.844    11.896    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/RESIZE4[24]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.020 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36/O
                         net (fo=1, routed)           0.000    12.020    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.552 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.552    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.666    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.780    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.894    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.008    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[10]_i_6_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.342 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[13]_i_6/O[1]
                         net (fo=1, routed)           0.459    13.801    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/x[0]0[45]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.303    14.104 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[12]_i_4/O
                         net (fo=1, routed)           0.568    14.672    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[12]_i_4_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.124    14.795 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    14.795    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X12Y43         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.303    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.394 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.507    22.902    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y43         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.264    23.166    
                         clock uncertainty           -0.305    22.861    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.081    22.942    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         22.942    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 7.806ns (66.593%)  route 3.916ns (33.407%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.893 - 20.202 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.681     2.989    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.856     4.363    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/Q[13]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[25])
                                                      3.841     8.204 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0/P[25]
                         net (fo=23, routed)          1.028     9.232    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0_n_80
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820    11.052 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0__0/P[3]
                         net (fo=2, routed)           0.844    11.896    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/RESIZE4[24]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.020 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36/O
                         net (fo=1, routed)           0.000    12.020    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.552 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.552    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.666    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.780    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.093 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6/O[3]
                         net (fo=1, routed)           0.340    13.432    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/x[0]0[39]
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.306    13.738 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[6]_i_4/O
                         net (fo=1, routed)           0.849    14.587    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[6]_i_4_n_0
    SLICE_X16Y41         LUT5 (Prop_lut5_I4_O)        0.124    14.711 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    14.711    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X16Y41         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.303    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.394 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.499    22.893    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.230    23.124    
                         clock uncertainty           -0.305    22.819    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)        0.081    22.900    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.900    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.636ns  (logic 7.614ns (65.432%)  route 4.022ns (34.568%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.892 - 20.202 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.681     2.989    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.856     4.363    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/Q[13]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[25])
                                                      3.841     8.204 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0/P[25]
                         net (fo=23, routed)          1.028     9.232    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0_n_80
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820    11.052 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0__0/P[3]
                         net (fo=2, routed)           0.844    11.896    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/RESIZE4[24]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.020 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36/O
                         net (fo=1, routed)           0.000    12.020    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.552 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.552    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.666    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6/O[2]
                         net (fo=1, routed)           0.455    13.359    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/x[0]0[34]
    SLICE_X10Y38         LUT6 (Prop_lut6_I0_O)        0.302    13.661 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[1]_i_4/O
                         net (fo=1, routed)           0.840    14.501    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[1]_i_4_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124    14.625 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    14.625    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X18Y40         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.303    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.394 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.498    22.892    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y40         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.230    23.123    
                         clock uncertainty           -0.305    22.818    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.029    22.847    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.847    
                         arrival time                         -14.625    
  -------------------------------------------------------------------
                         slack                                  8.222    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.700ns  (logic 7.920ns (67.691%)  route 3.780ns (32.309%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.900 - 20.202 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.681     2.989    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           0.856     4.363    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/Q[13]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[13]_P[25])
                                                      3.841     8.204 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0/P[25]
                         net (fo=23, routed)          1.028     9.232    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0_n_80
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820    11.052 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/ARG0__0/P[3]
                         net (fo=2, routed)           0.844    11.896    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/RESIZE4[24]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.020 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36/O
                         net (fo=1, routed)           0.000    12.020    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata[2]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.552 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.552    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_22_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.666    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_12_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.780    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[2]_i_6_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.894    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[6]_i_6_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.207 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/hil0/axi_rdata_reg[10]_i_6/O[3]
                         net (fo=1, routed)           0.601    13.807    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/x[0]0[43]
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.306    14.113 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[10]_i_4/O
                         net (fo=1, routed)           0.452    14.565    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[10]_i_4_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.124    14.689 r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    14.689    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X12Y42         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.303    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.394 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         1.506    22.900    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y42         FDRE                                         r  HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.264    23.165    
                         clock uncertainty           -0.305    22.860    
    SLICE_X12Y42         FDRE (Setup_fdre_C_D)        0.077    22.937    HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.937    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  8.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.890%)  route 0.182ns (55.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.582     0.923    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.182     1.252    HIL_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  HIL_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.893     1.263    HIL_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  HIL_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.053     1.181    HIL_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/rst_ps7_0_49M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.504%)  route 0.183ns (56.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.562     0.903    HIL_i/rst_ps7_0_49M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y50         FDRE                                         r  HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.183     1.227    HIL_i/rst_ps7_0_49M/U0/SEQ/lpf_int
    SLICE_X18Y49         FDSE                                         r  HIL_i/rst_ps7_0_49M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.832     1.202    HIL_i/rst_ps7_0_49M/U0/SEQ/slowest_sync_clk
    SLICE_X18Y49         FDSE                                         r  HIL_i/rst_ps7_0_49M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDSE (Hold_fdse_C_S)        -0.018     1.155    HIL_i/rst_ps7_0_49M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/rst_ps7_0_49M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.504%)  route 0.183ns (56.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.562     0.903    HIL_i/rst_ps7_0_49M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y50         FDRE                                         r  HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.183     1.227    HIL_i/rst_ps7_0_49M/U0/SEQ/lpf_int
    SLICE_X18Y49         FDSE                                         r  HIL_i/rst_ps7_0_49M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.832     1.202    HIL_i/rst_ps7_0_49M/U0/SEQ/slowest_sync_clk
    SLICE_X18Y49         FDSE                                         r  HIL_i/rst_ps7_0_49M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDSE (Hold_fdse_C_S)        -0.018     1.155    HIL_i/rst_ps7_0_49M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/rst_ps7_0_49M/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.504%)  route 0.183ns (56.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.562     0.903    HIL_i/rst_ps7_0_49M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y50         FDRE                                         r  HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.183     1.227    HIL_i/rst_ps7_0_49M/U0/SEQ/lpf_int
    SLICE_X18Y49         FDSE                                         r  HIL_i/rst_ps7_0_49M/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.832     1.202    HIL_i/rst_ps7_0_49M/U0/SEQ/slowest_sync_clk
    SLICE_X18Y49         FDSE                                         r  HIL_i/rst_ps7_0_49M/U0/SEQ/pr_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDSE (Hold_fdse_C_S)        -0.018     1.155    HIL_i/rst_ps7_0_49M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/rst_ps7_0_49M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.504%)  route 0.183ns (56.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.562     0.903    HIL_i/rst_ps7_0_49M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y50         FDRE                                         r  HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  HIL_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.183     1.227    HIL_i/rst_ps7_0_49M/U0/SEQ/lpf_int
    SLICE_X18Y49         FDRE                                         r  HIL_i/rst_ps7_0_49M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.832     1.202    HIL_i/rst_ps7_0_49M/U0/SEQ/slowest_sync_clk
    SLICE_X18Y49         FDRE                                         r  HIL_i/rst_ps7_0_49M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_R)        -0.018     1.155    HIL_i/rst_ps7_0_49M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.248%)  route 0.243ns (59.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.586     0.927    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.243     1.334    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[0]
    SLICE_X4Y52          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.853     1.223    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y52          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.060     1.254    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.595%)  route 0.261ns (58.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.586     0.927    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.261     1.329    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X3Y52          LUT6 (Prop_lut6_I4_O)        0.045     1.374 r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1/O
                         net (fo=1, routed)           0.000     1.374    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_0
    SLICE_X3Y52          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.853     1.223    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X3Y52          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.091     1.285    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.185ns (39.730%)  route 0.281ns (60.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.584     0.925    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/Q
                         net (fo=1, routed)           0.281     1.346    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[57]
    SLICE_X1Y51          LUT3 (Prop_lut3_I2_O)        0.044     1.390 r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[57]_i_1/O
                         net (fo=1, routed)           0.000     1.390    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[57]
    SLICE_X1Y51          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.851     1.221    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.107     1.299    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.190ns (40.503%)  route 0.279ns (59.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.584     0.925    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y52          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.279     1.345    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.049     1.394 r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.394    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X3Y49          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.854     1.224    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y49          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.005%)  route 0.159ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.584     0.925    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.159     1.224    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y42          SRLC32E                                      r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    HIL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=826, routed)         0.852     1.222    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { HIL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.202      18.047     BUFGCTRL_X0Y15  HIL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.202      19.202     SLICE_X2Y51     HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.202      19.202     SLICE_X4Y39     HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.202      19.202     SLICE_X4Y39     HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.202      19.202     SLICE_X4Y39     HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.202      19.202     SLICE_X4Y39     HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X5Y38     HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X4Y49     HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X4Y49     HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X4Y49     HIL_i/HIL_0/U0/HIL_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X6Y40     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X6Y41     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X6Y41     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X8Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X8Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X8Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X6Y42     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X6Y42     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X8Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X6Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X6Y40     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X6Y40     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X6Y41     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X6Y41     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X8Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X8Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X8Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X8Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X8Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.101      9.121      SLICE_X8Y43     HIL_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



