#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Oct 17 17:49:15 2024
# Process ID: 395456
# Current directory: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1
# Command line: vivado -log fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl
# Log file: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/fpga.vds
# Journal file: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/vivado.jou
# Running On: falcon, OS: Linux, CPU Frequency: 801.214 MHz, CPU Physical cores: 24, Host memory: 33318 MB
#-----------------------------------------------------------
source fpga.tcl -notrace
