# FPGA_Verilog_XilinxISE

This Repository Contanins the Codes and Files worked on as a part of our UDEMY COURSE - **Verilog for FPGA Engineers using XILINX Vivavdo Design Suite** by Kumar Khandele

### Tool used

- Xilinx Vivado Design Suite 2020.2 version
