
use pg2l_device_timing_ids;

timingspec define_arc of device HCKB
{

timing of (CLKIN =>+ CLKOUT)
{
  td_hckb_clk :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow"  (0.216, 0.304 ): (0.216, 0.304 ) )
        (corner "fast"  (0.165, 0.226 ): (0.165, 0.226 ) )
      )
    );
};

};

