Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Mar 15 19:43:32 2017
| Host         : DESKTOP-E6RJISS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hamming_timing_summary_routed.rpt -rpx hamming_timing_summary_routed.rpx
| Design       : hamming
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.006        0.000                      0                   98        0.239        0.000                      0                   98        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.006        0.000                      0                   98        0.239        0.000                      0                   98        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 2.301ns (46.009%)  route 2.700ns (53.991%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  idx_reg[1]/Q
                         net (fo=11, routed)          1.468     7.242    idx_reg[1]
    SLICE_X89Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.366 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.000     7.366    counter[0]_i_15_n_0
    SLICE_X89Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.583 r  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     7.583    counter_reg[0]_i_9_n_0
    SLICE_X89Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     7.677 r  counter_reg[0]_i_6/O
                         net (fo=1, routed)           1.232     8.909    counter_reg[0]_i_6_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.316     9.225 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.225    counter[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    counter_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    counter_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    counter_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.319 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.319    counter_reg[12]_i_1_n_6
    SLICE_X87Y79         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.062    15.325    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 2.280ns (45.781%)  route 2.700ns (54.219%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  idx_reg[1]/Q
                         net (fo=11, routed)          1.468     7.242    idx_reg[1]
    SLICE_X89Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.366 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.000     7.366    counter[0]_i_15_n_0
    SLICE_X89Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.583 r  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     7.583    counter_reg[0]_i_9_n_0
    SLICE_X89Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     7.677 r  counter_reg[0]_i_6/O
                         net (fo=1, routed)           1.232     8.909    counter_reg[0]_i_6_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.316     9.225 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.225    counter[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    counter_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    counter_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    counter_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.298 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.298    counter_reg[12]_i_1_n_4
    SLICE_X87Y79         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.062    15.325    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 2.206ns (44.963%)  route 2.700ns (55.037%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  idx_reg[1]/Q
                         net (fo=11, routed)          1.468     7.242    idx_reg[1]
    SLICE_X89Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.366 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.000     7.366    counter[0]_i_15_n_0
    SLICE_X89Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.583 r  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     7.583    counter_reg[0]_i_9_n_0
    SLICE_X89Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     7.677 r  counter_reg[0]_i_6/O
                         net (fo=1, routed)           1.232     8.909    counter_reg[0]_i_6_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.316     9.225 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.225    counter[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    counter_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    counter_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    counter_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.224 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.224    counter_reg[12]_i_1_n_5
    SLICE_X87Y79         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.062    15.325    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 2.190ns (44.783%)  route 2.700ns (55.217%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  idx_reg[1]/Q
                         net (fo=11, routed)          1.468     7.242    idx_reg[1]
    SLICE_X89Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.366 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.000     7.366    counter[0]_i_15_n_0
    SLICE_X89Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.583 r  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     7.583    counter_reg[0]_i_9_n_0
    SLICE_X89Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     7.677 r  counter_reg[0]_i_6/O
                         net (fo=1, routed)           1.232     8.909    counter_reg[0]_i_6_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.316     9.225 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.225    counter[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    counter_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    counter_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    counter_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.208 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.208    counter_reg[12]_i_1_n_7
    SLICE_X87Y79         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.062    15.325    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 2.187ns (44.749%)  route 2.700ns (55.251%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  idx_reg[1]/Q
                         net (fo=11, routed)          1.468     7.242    idx_reg[1]
    SLICE_X89Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.366 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.000     7.366    counter[0]_i_15_n_0
    SLICE_X89Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.583 r  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     7.583    counter_reg[0]_i_9_n_0
    SLICE_X89Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     7.677 r  counter_reg[0]_i_6/O
                         net (fo=1, routed)           1.232     8.909    counter_reg[0]_i_6_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.316     9.225 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.225    counter[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    counter_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    counter_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.205 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.205    counter_reg[8]_i_1_n_6
    SLICE_X87Y78         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X87Y78         FDRE (Setup_fdre_C_D)        0.062    15.324    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 2.166ns (44.511%)  route 2.700ns (55.489%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  idx_reg[1]/Q
                         net (fo=11, routed)          1.468     7.242    idx_reg[1]
    SLICE_X89Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.366 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.000     7.366    counter[0]_i_15_n_0
    SLICE_X89Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.583 r  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     7.583    counter_reg[0]_i_9_n_0
    SLICE_X89Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     7.677 r  counter_reg[0]_i_6/O
                         net (fo=1, routed)           1.232     8.909    counter_reg[0]_i_6_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.316     9.225 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.225    counter[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    counter_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    counter_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.184 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.184    counter_reg[8]_i_1_n_4
    SLICE_X87Y78         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X87Y78         FDRE (Setup_fdre_C_D)        0.062    15.324    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 2.092ns (43.654%)  route 2.700ns (56.346%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  idx_reg[1]/Q
                         net (fo=11, routed)          1.468     7.242    idx_reg[1]
    SLICE_X89Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.366 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.000     7.366    counter[0]_i_15_n_0
    SLICE_X89Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.583 r  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     7.583    counter_reg[0]_i_9_n_0
    SLICE_X89Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     7.677 r  counter_reg[0]_i_6/O
                         net (fo=1, routed)           1.232     8.909    counter_reg[0]_i_6_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.316     9.225 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.225    counter[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    counter_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    counter_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.110 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.110    counter_reg[8]_i_1_n_5
    SLICE_X87Y78         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X87Y78         FDRE (Setup_fdre_C_D)        0.062    15.324    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 2.076ns (43.465%)  route 2.700ns (56.535%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  idx_reg[1]/Q
                         net (fo=11, routed)          1.468     7.242    idx_reg[1]
    SLICE_X89Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.366 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.000     7.366    counter[0]_i_15_n_0
    SLICE_X89Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.583 r  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     7.583    counter_reg[0]_i_9_n_0
    SLICE_X89Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     7.677 r  counter_reg[0]_i_6/O
                         net (fo=1, routed)           1.232     8.909    counter_reg[0]_i_6_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.316     9.225 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.225    counter[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    counter_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    counter_reg[4]_i_1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.094 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.094    counter_reg[8]_i_1_n_7
    SLICE_X87Y78         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X87Y78         FDRE (Setup_fdre_C_D)        0.062    15.324    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 2.073ns (43.430%)  route 2.700ns (56.570%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  idx_reg[1]/Q
                         net (fo=11, routed)          1.468     7.242    idx_reg[1]
    SLICE_X89Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.366 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.000     7.366    counter[0]_i_15_n_0
    SLICE_X89Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.583 r  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     7.583    counter_reg[0]_i_9_n_0
    SLICE_X89Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     7.677 r  counter_reg[0]_i_6/O
                         net (fo=1, routed)           1.232     8.909    counter_reg[0]_i_6_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.316     9.225 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.225    counter[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    counter_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.091 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.091    counter_reg[4]_i_1_n_6
    SLICE_X87Y77         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X87Y77         FDRE (Setup_fdre_C_D)        0.062    15.322    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 2.052ns (43.180%)  route 2.700ns (56.820%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  idx_reg[1]/Q
                         net (fo=11, routed)          1.468     7.242    idx_reg[1]
    SLICE_X89Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.366 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.000     7.366    counter[0]_i_15_n_0
    SLICE_X89Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.583 r  counter_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     7.583    counter_reg[0]_i_9_n_0
    SLICE_X89Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     7.677 r  counter_reg[0]_i_6/O
                         net (fo=1, routed)           1.232     8.909    counter_reg[0]_i_6_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.316     9.225 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.225    counter[0]_i_5_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    counter_reg[0]_i_1_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.070 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.070    counter_reg[4]_i_1_n_4
    SLICE_X87Y77         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X87Y77         FDRE (Setup_fdre_C_D)        0.062    15.322    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.079     1.735    counter_reg[0]
    SLICE_X87Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.859 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.859    counter_reg[0]_i_1_n_6
    SLICE_X87Y76         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.105     1.619    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.181%)  route 0.170ns (47.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  c_s_reg[0]/Q
                         net (fo=19, routed)          0.170     1.830    c_s[0]
    SLICE_X87Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.875 r  c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    c_s[1]_i_1_n_0
    SLICE_X87Y81         FDRE                                         r  c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  c_s_reg[1]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.091     1.624    c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.773    counter_reg[3]
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    counter_reg[0]_i_1_n_4
    SLICE_X87Y76         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.105     1.619    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.775    counter_reg[11]
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    counter_reg[8]_i_1_n_4
    SLICE_X87Y78         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.105     1.621    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.776    counter_reg[15]
    SLICE_X87Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    counter_reg[12]_i_1_n_4
    SLICE_X87Y79         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.778    counter_reg[7]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    counter_reg[4]_i_1_n_4
    SLICE_X87Y77         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X87Y77         FDRE (Hold_fdre_C_D)         0.105     1.621    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.115     1.773    counter_reg[12]
    SLICE_X87Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    counter_reg[12]_i_1_n_7
    SLICE_X87Y79         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.775    counter_reg[4]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    counter_reg[4]_i_1_n_7
    SLICE_X87Y77         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X87Y77         FDRE (Hold_fdre_C_D)         0.105     1.621    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.775    counter_reg[8]
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    counter_reg[8]_i_1_n_7
    SLICE_X87Y78         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.105     1.621    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.122     1.777    counter_reg[2]
    SLICE_X87Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    counter_reg[0]_i_1_n_5
    SLICE_X87Y76         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.105     1.619    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y80    c_s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y81    c_s_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y76    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y78    counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y78    counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    idx_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    idx_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    idx_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    idx_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y80    c_s_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y80    c_s_reg[0]/C



