// Seed: 2748283897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_4;
  type_5(
      1'b0, (id_2)
  );
endmodule
`define pp_13 0
`timescale 1ps / 1ps
localparam id_3 = 1;
`timescale 1 ps / 1ps
module module_1 (
    input  id_0,
    output id_1
);
  logic id_5;
  assign id_5 = id_4;
endmodule
`timescale 1ps / 1ps `timescale 1 ps / 1ps `timescale 1 ps / 1ps `timescale 1 ps / 1 ps `resetall
`define pp_14 0
module module_2 (
    output id_0,
    input logic id_1
    , id_13,
    output id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    output id_6,
    input id_7,
    output logic id_8,
    input uwire id_9,
    output sample,
    input logic id_11,
    output id_12
);
  assign id_12[1] = 1;
  always @(*) begin
    if (id_13) id_12 = id_9;
  end
endmodule
