#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24d95c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24d9750 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x24da030 .functor NOT 1, L_0x2516870, C4<0>, C4<0>, C4<0>;
L_0x2516580 .functor XOR 1, L_0x25163b0, L_0x25164e0, C4<0>, C4<0>;
L_0x2516760 .functor XOR 1, L_0x2516580, L_0x2516690, C4<0>, C4<0>;
v0x2504950_0 .net *"_ivl_10", 0 0, L_0x2516690;  1 drivers
v0x2504a50_0 .net *"_ivl_12", 0 0, L_0x2516760;  1 drivers
v0x2504b30_0 .net *"_ivl_2", 0 0, L_0x2516310;  1 drivers
v0x2504bf0_0 .net *"_ivl_4", 0 0, L_0x25163b0;  1 drivers
v0x2504cd0_0 .net *"_ivl_6", 0 0, L_0x25164e0;  1 drivers
v0x2504e00_0 .net *"_ivl_8", 0 0, L_0x2516580;  1 drivers
v0x2504ee0_0 .var "clk", 0 0;
v0x2504f80_0 .net "reset", 0 0, v0x2503b60_0;  1 drivers
v0x2505020_0 .net "shift_ena_dut", 0 0, v0x2504500_0;  1 drivers
v0x25050c0_0 .net "shift_ena_ref", 0 0, L_0x25161b0;  1 drivers
v0x2505160_0 .var/2u "stats1", 159 0;
v0x2505200_0 .var/2u "strobe", 0 0;
v0x25052c0_0 .net "tb_match", 0 0, L_0x2516870;  1 drivers
v0x2505380_0 .net "tb_mismatch", 0 0, L_0x24da030;  1 drivers
L_0x2516310 .concat [ 1 0 0 0], L_0x25161b0;
L_0x25163b0 .concat [ 1 0 0 0], L_0x25161b0;
L_0x25164e0 .concat [ 1 0 0 0], v0x2504500_0;
L_0x2516690 .concat [ 1 0 0 0], L_0x25161b0;
L_0x2516870 .cmp/eeq 1, L_0x2516310, L_0x2516760;
S_0x24d98e0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x24d9750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x24a8a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x24a8a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x24a8ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x24a8b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x24a8b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x24ced00 .functor OR 1, L_0x2515630, L_0x25158e0, C4<0>, C4<0>;
L_0x2515de0 .functor OR 1, L_0x24ced00, L_0x2515c60, C4<0>, C4<0>;
L_0x25161b0 .functor OR 1, L_0x2515de0, L_0x2516020, C4<0>, C4<0>;
v0x24cee80_0 .net *"_ivl_0", 31 0, L_0x25054c0;  1 drivers
L_0x7fd61bc0f0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24cef20_0 .net *"_ivl_11", 28 0, L_0x7fd61bc0f0a8;  1 drivers
L_0x7fd61bc0f0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x24cb240_0 .net/2u *"_ivl_12", 31 0, L_0x7fd61bc0f0f0;  1 drivers
v0x2502750_0 .net *"_ivl_14", 0 0, L_0x25158e0;  1 drivers
v0x2502810_0 .net *"_ivl_17", 0 0, L_0x24ced00;  1 drivers
v0x2502920_0 .net *"_ivl_18", 31 0, L_0x2515b20;  1 drivers
L_0x7fd61bc0f138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2502a00_0 .net *"_ivl_21", 28 0, L_0x7fd61bc0f138;  1 drivers
L_0x7fd61bc0f180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x2502ae0_0 .net/2u *"_ivl_22", 31 0, L_0x7fd61bc0f180;  1 drivers
v0x2502bc0_0 .net *"_ivl_24", 0 0, L_0x2515c60;  1 drivers
v0x2502c80_0 .net *"_ivl_27", 0 0, L_0x2515de0;  1 drivers
v0x2502d40_0 .net *"_ivl_28", 31 0, L_0x2515ef0;  1 drivers
L_0x7fd61bc0f018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2502e20_0 .net *"_ivl_3", 28 0, L_0x7fd61bc0f018;  1 drivers
L_0x7fd61bc0f1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2502f00_0 .net *"_ivl_31", 28 0, L_0x7fd61bc0f1c8;  1 drivers
L_0x7fd61bc0f210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x2502fe0_0 .net/2u *"_ivl_32", 31 0, L_0x7fd61bc0f210;  1 drivers
v0x25030c0_0 .net *"_ivl_34", 0 0, L_0x2516020;  1 drivers
L_0x7fd61bc0f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2503180_0 .net/2u *"_ivl_4", 31 0, L_0x7fd61bc0f060;  1 drivers
v0x2503260_0 .net *"_ivl_6", 0 0, L_0x2515630;  1 drivers
v0x2503320_0 .net *"_ivl_8", 31 0, L_0x25157a0;  1 drivers
v0x2503400_0 .net "clk", 0 0, v0x2504ee0_0;  1 drivers
v0x25034c0_0 .var "next", 2 0;
v0x25035a0_0 .net "reset", 0 0, v0x2503b60_0;  alias, 1 drivers
v0x2503660_0 .net "shift_ena", 0 0, L_0x25161b0;  alias, 1 drivers
v0x2503720_0 .var "state", 2 0;
E_0x24d4b70 .event posedge, v0x2503400_0;
E_0x24d4dc0 .event anyedge, v0x2503720_0;
L_0x25054c0 .concat [ 3 29 0 0], v0x2503720_0, L_0x7fd61bc0f018;
L_0x2515630 .cmp/eq 32, L_0x25054c0, L_0x7fd61bc0f060;
L_0x25157a0 .concat [ 3 29 0 0], v0x2503720_0, L_0x7fd61bc0f0a8;
L_0x25158e0 .cmp/eq 32, L_0x25157a0, L_0x7fd61bc0f0f0;
L_0x2515b20 .concat [ 3 29 0 0], v0x2503720_0, L_0x7fd61bc0f138;
L_0x2515c60 .cmp/eq 32, L_0x2515b20, L_0x7fd61bc0f180;
L_0x2515ef0 .concat [ 3 29 0 0], v0x2503720_0, L_0x7fd61bc0f1c8;
L_0x2516020 .cmp/eq 32, L_0x2515ef0, L_0x7fd61bc0f210;
S_0x2503880 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x24d9750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x2503aa0_0 .net "clk", 0 0, v0x2504ee0_0;  alias, 1 drivers
v0x2503b60_0 .var "reset", 0 0;
E_0x24d58d0/0 .event negedge, v0x2503400_0;
E_0x24d58d0/1 .event posedge, v0x2503400_0;
E_0x24d58d0 .event/or E_0x24d58d0/0, E_0x24d58d0/1;
S_0x2503c50 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x24d9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x2503e60 .param/l "B0" 1 4 10, C4<000>;
P_0x2503ea0 .param/l "B1" 1 4 11, C4<001>;
P_0x2503ee0 .param/l "B2" 1 4 12, C4<010>;
P_0x2503f20 .param/l "B3" 1 4 13, C4<011>;
P_0x2503f60 .param/l "Done" 1 4 14, C4<100>;
v0x2504220_0 .net "clk", 0 0, v0x2504ee0_0;  alias, 1 drivers
v0x2504330_0 .var "next_state", 2 0;
v0x2504410_0 .net "reset", 0 0, v0x2503b60_0;  alias, 1 drivers
v0x2504500_0 .var "shift_ena", 0 0;
v0x25045a0_0 .var "state", 2 0;
E_0x24bd9f0 .event anyedge, v0x25045a0_0;
E_0x24e3d00 .event posedge, v0x25035a0_0, v0x2503400_0;
S_0x2504750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x24d9750;
 .timescale -12 -12;
E_0x24e4020 .event anyedge, v0x2505200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2505200_0;
    %nor/r;
    %assign/vec4 v0x2505200_0, 0;
    %wait E_0x24e4020;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2503880;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24d58d0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x2503b60_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x24d98e0;
T_2 ;
Ewait_0 .event/or E_0x24d4dc0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x2503720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x25034c0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x25034c0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x25034c0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x25034c0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x25034c0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x24d98e0;
T_3 ;
    %wait E_0x24d4b70;
    %load/vec4 v0x25035a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2503720_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x25034c0_0;
    %assign/vec4 v0x2503720_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2503c50;
T_4 ;
    %wait E_0x24bd9f0;
    %load/vec4 v0x25045a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2504330_0, 0, 3;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2504330_0, 0, 3;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2504330_0, 0, 3;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2504330_0, 0, 3;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2504330_0, 0, 3;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2503c50;
T_5 ;
    %wait E_0x24e3d00;
    %load/vec4 v0x2504410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x25045a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2504330_0;
    %assign/vec4 v0x25045a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2503c50;
T_6 ;
    %wait E_0x24bd9f0;
    %load/vec4 v0x25045a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2504500_0, 0, 1;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2504500_0, 0, 1;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2504500_0, 0, 1;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2504500_0, 0, 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2504500_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x24d9750;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2504ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2505200_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x24d9750;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x2504ee0_0;
    %inv;
    %store/vec4 v0x2504ee0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x24d9750;
T_9 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2503aa0_0, v0x2505380_0, v0x2504ee0_0, v0x2504f80_0, v0x25050c0_0, v0x2505020_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x24d9750;
T_10 ;
    %load/vec4 v0x2505160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x2505160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2505160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_10.1 ;
    %load/vec4 v0x2505160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2505160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2505160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2505160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x24d9750;
T_11 ;
    %wait E_0x24d58d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2505160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2505160_0, 4, 32;
    %load/vec4 v0x25052c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x2505160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2505160_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2505160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2505160_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x25050c0_0;
    %load/vec4 v0x25050c0_0;
    %load/vec4 v0x2505020_0;
    %xor;
    %load/vec4 v0x25050c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x2505160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2505160_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x2505160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2505160_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/review2015_fsmshift/iter0/response4/top_module.sv";
