{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554367866115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554367866115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 17:51:05 2019 " "Processing started: Thu Apr 04 17:51:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554367866115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554367866115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map eitbit_adder -c eitbit_adder --generate_functional_sim_netlist " "Command: quartus_map eitbit_adder -c eitbit_adder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554367866115 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554367866896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_Gate-Behavioral " "Found design unit 1: OR_Gate-Behavioral" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/OR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554367867684 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_Gate " "Found entity 1: OR_Gate" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/OR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554367867684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554367867684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Structural " "Found design unit 1: full_adder-Structural" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554367867692 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554367867692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554367867692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-Dataflow " "Found design unit 1: half_adder-Dataflow" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554367867696 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554367867696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554367867696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eitbit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eitbit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eitbit_adder " "Found entity 1: eitbit_adder" {  } { { "eitbit_adder.bdf" "" { Schematic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eitbit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554367867699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554367867699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eibbit_adder_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eibbit_adder_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eibbit_adder_vhd-sample " "Found design unit 1: eibbit_adder_vhd-sample" {  } { { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554367867706 ""} { "Info" "ISGN_ENTITY_NAME" "1 eibbit_adder_vhd " "Found entity 1: eibbit_adder_vhd" {  } { { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554367867706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554367867706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eibbit_adder_vhd " "Elaborating entity \"eibbit_adder_vhd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554367867769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder half_adder:u0 " "Elaborating entity \"half_adder\" for hierarchy \"half_adder:u0\"" {  } { { "eibbit_adder_vhd.vhd" "u0" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554367867778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:u1 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:u1\"" {  } { { "eibbit_adder_vhd.vhd" "u1" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554367867789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_Gate full_adder:u1\|OR_Gate:org " "Elaborating entity \"OR_Gate\" for hierarchy \"full_adder:u1\|OR_Gate:org\"" {  } { { "full_adder.vhd" "org" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/full_adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554367867789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554367868112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 17:51:08 2019 " "Processing ended: Thu Apr 04 17:51:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554367868112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554367868112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554367868112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554367868112 ""}
