#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb23fa04510 .scope module, "four_bit_adder_test" "four_bit_adder_test" 2 2;
 .timescale 0 0;
v0x7fb23fa17690_0 .var "carry_in", 0 0;
v0x7fb23fa17760_0 .net "carry_out", 0 0, L_0x7fb23fa19900;  1 drivers
o0x7fb220008ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb23fa17830_0 .net "overflow", 0 0, o0x7fb220008ab8;  0 drivers
v0x7fb23fa178c0_0 .net "sum", 0 3, L_0x7fb23fa19c70;  1 drivers
v0x7fb23fa17950_0 .var "x", 0 3;
v0x7fb23fa179e0_0 .var "y", 0 3;
S_0x7fb23fa04690 .scope module, "adder" "four_bit_adder" 2 9, 3 2 0, S_0x7fb23fa04510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "overflow";
v0x7fb23fa16fb0_0 .net "carry1", 0 0, L_0x7fb23fa18020;  1 drivers
v0x7fb23fa17080_0 .net "carry2", 0 0, L_0x7fb23fa18860;  1 drivers
v0x7fb23fa17150_0 .net "carry3", 0 0, L_0x7fb23fa19050;  1 drivers
v0x7fb23fa171e0_0 .net "carry_in", 0 0, v0x7fb23fa17690_0;  1 drivers
v0x7fb23fa17270_0 .net "carry_out", 0 0, L_0x7fb23fa19900;  alias, 1 drivers
v0x7fb23fa17340_0 .net "overflow", 0 0, o0x7fb220008ab8;  alias, 0 drivers
v0x7fb23fa173d0_0 .net "sum", 0 3, L_0x7fb23fa19c70;  alias, 1 drivers
v0x7fb23fa17460_0 .net "x", 0 3, v0x7fb23fa17950_0;  1 drivers
v0x7fb23fa174f0_0 .net "y", 0 3, v0x7fb23fa179e0_0;  1 drivers
L_0x7fb23fa18150 .part v0x7fb23fa17950_0, 3, 1;
L_0x7fb23fa18270 .part v0x7fb23fa179e0_0, 3, 1;
L_0x7fb23fa18990 .part v0x7fb23fa17950_0, 2, 1;
L_0x7fb23fa18ab0 .part v0x7fb23fa179e0_0, 2, 1;
L_0x7fb23fa191a0 .part v0x7fb23fa17950_0, 1, 1;
L_0x7fb23fa19340 .part v0x7fb23fa179e0_0, 1, 1;
L_0x7fb23fa19a30 .part v0x7fb23fa17950_0, 0, 1;
L_0x7fb23fa19b50 .part v0x7fb23fa179e0_0, 0, 1;
L_0x7fb23fa19c70 .concat8 [ 1 1 1 1], L_0x7fb23fa17d00, L_0x7fb23fa18c40, L_0x7fb23fa18400, L_0x7fb23fa17b80;
S_0x7fb23fa04910 .scope module, "add1" "one_bit_adder" 3 3, 4 2 0, S_0x7fb23fa04690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fb23fa17a90 .functor XOR 1, L_0x7fb23fa18150, L_0x7fb23fa18270, C4<0>, C4<0>;
L_0x7fb23fa17b80 .functor XOR 1, L_0x7fb23fa17a90, v0x7fb23fa17690_0, C4<0>, C4<0>;
L_0x7fb23fa17c70 .functor AND 1, L_0x7fb23fa18150, L_0x7fb23fa18270, C4<1>, C4<1>;
L_0x7fb23fa17d80 .functor AND 1, L_0x7fb23fa18150, v0x7fb23fa17690_0, C4<1>, C4<1>;
L_0x7fb23fa17e90 .functor OR 1, L_0x7fb23fa17c70, L_0x7fb23fa17d80, C4<0>, C4<0>;
L_0x7fb23fa17fb0 .functor AND 1, L_0x7fb23fa18270, v0x7fb23fa17690_0, C4<1>, C4<1>;
L_0x7fb23fa18020 .functor OR 1, L_0x7fb23fa17e90, L_0x7fb23fa17fb0, C4<0>, C4<0>;
v0x7fb23fa04b80_0 .net *"_ivl_0", 0 0, L_0x7fb23fa17a90;  1 drivers
v0x7fb23fa14c40_0 .net *"_ivl_11", 0 0, L_0x7fb23fa17fb0;  1 drivers
v0x7fb23fa14ce0_0 .net *"_ivl_5", 0 0, L_0x7fb23fa17c70;  1 drivers
v0x7fb23fa14d70_0 .net *"_ivl_7", 0 0, L_0x7fb23fa17d80;  1 drivers
v0x7fb23fa14e10_0 .net *"_ivl_9", 0 0, L_0x7fb23fa17e90;  1 drivers
v0x7fb23fa14ef0_0 .net "a", 0 0, L_0x7fb23fa18150;  1 drivers
v0x7fb23fa14f90_0 .net "b", 0 0, L_0x7fb23fa18270;  1 drivers
v0x7fb23fa15030_0 .net "cin", 0 0, v0x7fb23fa17690_0;  alias, 1 drivers
v0x7fb23fa150d0_0 .net "cout", 0 0, L_0x7fb23fa18020;  alias, 1 drivers
v0x7fb23fa151e0_0 .net "s", 0 0, L_0x7fb23fa17b80;  1 drivers
S_0x7fb23fa152f0 .scope module, "add2" "one_bit_adder" 3 4, 4 2 0, S_0x7fb23fa04690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fb23fa18390 .functor XOR 1, L_0x7fb23fa18990, L_0x7fb23fa18ab0, C4<0>, C4<0>;
L_0x7fb23fa18400 .functor XOR 1, L_0x7fb23fa18390, L_0x7fb23fa18020, C4<0>, C4<0>;
L_0x7fb23fa18550 .functor AND 1, L_0x7fb23fa18990, L_0x7fb23fa18ab0, C4<1>, C4<1>;
L_0x7fb23fa18620 .functor AND 1, L_0x7fb23fa18990, L_0x7fb23fa18020, C4<1>, C4<1>;
L_0x7fb23fa18690 .functor OR 1, L_0x7fb23fa18550, L_0x7fb23fa18620, C4<0>, C4<0>;
L_0x7fb23fa187f0 .functor AND 1, L_0x7fb23fa18ab0, L_0x7fb23fa18020, C4<1>, C4<1>;
L_0x7fb23fa18860 .functor OR 1, L_0x7fb23fa18690, L_0x7fb23fa187f0, C4<0>, C4<0>;
v0x7fb23fa15530_0 .net *"_ivl_0", 0 0, L_0x7fb23fa18390;  1 drivers
v0x7fb23fa155c0_0 .net *"_ivl_11", 0 0, L_0x7fb23fa187f0;  1 drivers
v0x7fb23fa15650_0 .net *"_ivl_5", 0 0, L_0x7fb23fa18550;  1 drivers
v0x7fb23fa15700_0 .net *"_ivl_7", 0 0, L_0x7fb23fa18620;  1 drivers
v0x7fb23fa157a0_0 .net *"_ivl_9", 0 0, L_0x7fb23fa18690;  1 drivers
v0x7fb23fa15880_0 .net "a", 0 0, L_0x7fb23fa18990;  1 drivers
v0x7fb23fa15920_0 .net "b", 0 0, L_0x7fb23fa18ab0;  1 drivers
v0x7fb23fa159c0_0 .net "cin", 0 0, L_0x7fb23fa18020;  alias, 1 drivers
v0x7fb23fa15a50_0 .net "cout", 0 0, L_0x7fb23fa18860;  alias, 1 drivers
v0x7fb23fa15b60_0 .net "s", 0 0, L_0x7fb23fa18400;  1 drivers
S_0x7fb23fa15c80 .scope module, "add3" "one_bit_adder" 3 5, 4 2 0, S_0x7fb23fa04690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fb23fa18bd0 .functor XOR 1, L_0x7fb23fa191a0, L_0x7fb23fa19340, C4<0>, C4<0>;
L_0x7fb23fa18c40 .functor XOR 1, L_0x7fb23fa18bd0, L_0x7fb23fa18860, C4<0>, C4<0>;
L_0x7fb23fa18d70 .functor AND 1, L_0x7fb23fa191a0, L_0x7fb23fa19340, C4<1>, C4<1>;
L_0x7fb23fa18e20 .functor AND 1, L_0x7fb23fa191a0, L_0x7fb23fa18860, C4<1>, C4<1>;
L_0x7fb23fa18eb0 .functor OR 1, L_0x7fb23fa18d70, L_0x7fb23fa18e20, C4<0>, C4<0>;
L_0x7fb23fa18fe0 .functor AND 1, L_0x7fb23fa19340, L_0x7fb23fa18860, C4<1>, C4<1>;
L_0x7fb23fa19050 .functor OR 1, L_0x7fb23fa18eb0, L_0x7fb23fa18fe0, C4<0>, C4<0>;
v0x7fb23fa15ec0_0 .net *"_ivl_0", 0 0, L_0x7fb23fa18bd0;  1 drivers
v0x7fb23fa15f50_0 .net *"_ivl_11", 0 0, L_0x7fb23fa18fe0;  1 drivers
v0x7fb23fa15ff0_0 .net *"_ivl_5", 0 0, L_0x7fb23fa18d70;  1 drivers
v0x7fb23fa160a0_0 .net *"_ivl_7", 0 0, L_0x7fb23fa18e20;  1 drivers
v0x7fb23fa16140_0 .net *"_ivl_9", 0 0, L_0x7fb23fa18eb0;  1 drivers
v0x7fb23fa16220_0 .net "a", 0 0, L_0x7fb23fa191a0;  1 drivers
v0x7fb23fa162c0_0 .net "b", 0 0, L_0x7fb23fa19340;  1 drivers
v0x7fb23fa16360_0 .net "cin", 0 0, L_0x7fb23fa18860;  alias, 1 drivers
v0x7fb23fa163f0_0 .net "cout", 0 0, L_0x7fb23fa19050;  alias, 1 drivers
v0x7fb23fa16500_0 .net "s", 0 0, L_0x7fb23fa18c40;  1 drivers
S_0x7fb23fa16620 .scope module, "add4" "one_bit_adder" 3 6, 4 2 0, S_0x7fb23fa04690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fb23fa194e0 .functor XOR 1, L_0x7fb23fa19a30, L_0x7fb23fa19b50, C4<0>, C4<0>;
L_0x7fb23fa17d00 .functor XOR 1, L_0x7fb23fa194e0, L_0x7fb23fa19050, C4<0>, C4<0>;
L_0x7fb23fa19610 .functor AND 1, L_0x7fb23fa19a30, L_0x7fb23fa19b50, C4<1>, C4<1>;
L_0x7fb23fa196c0 .functor AND 1, L_0x7fb23fa19a30, L_0x7fb23fa19050, C4<1>, C4<1>;
L_0x7fb23fa19730 .functor OR 1, L_0x7fb23fa19610, L_0x7fb23fa196c0, C4<0>, C4<0>;
L_0x7fb23fa19890 .functor AND 1, L_0x7fb23fa19b50, L_0x7fb23fa19050, C4<1>, C4<1>;
L_0x7fb23fa19900 .functor OR 1, L_0x7fb23fa19730, L_0x7fb23fa19890, C4<0>, C4<0>;
v0x7fb23fa16860_0 .net *"_ivl_0", 0 0, L_0x7fb23fa194e0;  1 drivers
v0x7fb23fa168f0_0 .net *"_ivl_11", 0 0, L_0x7fb23fa19890;  1 drivers
v0x7fb23fa16980_0 .net *"_ivl_5", 0 0, L_0x7fb23fa19610;  1 drivers
v0x7fb23fa16a30_0 .net *"_ivl_7", 0 0, L_0x7fb23fa196c0;  1 drivers
v0x7fb23fa16ad0_0 .net *"_ivl_9", 0 0, L_0x7fb23fa19730;  1 drivers
v0x7fb23fa16bb0_0 .net "a", 0 0, L_0x7fb23fa19a30;  1 drivers
v0x7fb23fa16c50_0 .net "b", 0 0, L_0x7fb23fa19b50;  1 drivers
v0x7fb23fa16cf0_0 .net "cin", 0 0, L_0x7fb23fa19050;  alias, 1 drivers
v0x7fb23fa16d80_0 .net "cout", 0 0, L_0x7fb23fa19900;  alias, 1 drivers
v0x7fb23fa16e90_0 .net "s", 0 0, L_0x7fb23fa17d00;  1 drivers
    .scope S_0x7fb23fa04510;
T_0 ;
    %vpi_func 2 12 "$value$plusargs" 32, "x=%b", v0x7fb23fa17950_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 13 "$display", "ERROR: please specify +x=<value> to start." {0 0 0};
    %vpi_call 2 14 "$finish" {0 0 0};
T_0.0 ;
    %vpi_func 2 16 "$value$plusargs" 32, "y=%b", v0x7fb23fa179e0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 17 "$display", "ERROR: please specify +y=<value> to start." {0 0 0};
    %vpi_call 2 18 "$finish" {0 0 0};
T_0.2 ;
    %vpi_func 2 20 "$value$plusargs" 32, "carry_in=%b", v0x7fb23fa17690_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 21 "$display", "ERROR: please specify +carry_in=<value> to start." {0 0 0};
    %vpi_call 2 22 "$finish" {0 0 0};
T_0.4 ;
    %load/vec4 v0x7fb23fa17950_0;
    %load/vec4 v0x7fb23fa179e0_0;
    %add;
    %load/vec4 v0x7fb23fa17690_0;
    %pad/u 4;
    %add;
    %vpi_call 2 25 "$display", "Expected: %b + %b + %b = %b", v0x7fb23fa17950_0, v0x7fb23fa179e0_0, v0x7fb23fa17690_0, S<0,vec4,u4> {1 0 0};
    %delay 1, 0;
    %load/vec4 v0x7fb23fa17760_0;
    %load/vec4 v0x7fb23fa178c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb23fa17950_0;
    %pad/u 5;
    %load/vec4 v0x7fb23fa179e0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x7fb23fa17690_0;
    %pad/u 5;
    %add;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 28 "$display", "PASSED: sum=%b, carry_out=%b", v0x7fb23fa178c0_0, v0x7fb23fa17760_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 30 "$display", "FAILED: sum=%b, carry_out=%b", v0x7fb23fa178c0_0, v0x7fb23fa17760_0 {0 0 0};
T_0.7 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "four-bit-adder-test.v";
    "./four-bit-adder.v";
    "./one-bit-adder.v";
