#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d0c5479a30 .scope module, "top" "top" 2 3;
 .timescale 0 0;
v0x55d0c5b63900_0 .var "a", 31 0;
v0x55d0c5b63a10_0 .var "b", 31 0;
v0x55d0c5b63b20_0 .net "c", 63 0, v0x55d0c4e7f210_0;  1 drivers
S_0x55d0c51c44b0 .scope module, "w_0" "wallace" 2 9, 3 5 0, S_0x55d0c5479a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "c"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
v0x55d0c5b62500_0 .net "a", 31 0, v0x55d0c5b63900_0;  1 drivers
v0x55d0c5b625c0_0 .net "b", 31 0, v0x55d0c5b63a10_0;  1 drivers
v0x55d0c5b62690_0 .net "c", 63 0, v0x55d0c4e7f210_0;  alias, 1 drivers
v0x55d0c5b62790_0 .net "ca", 649 0, L_0x55d0c5d36fb0;  1 drivers
v0x55d0c5b62860_0 .net "ca2", 454 0, L_0x55d0c5e7d8d0;  1 drivers
v0x55d0c5b62950_0 .net "ca3", 324 0, L_0x55d0c5f662f0;  1 drivers
v0x55d0c5b62a40_0 .net "ca4", 194 0, L_0x55d0c5ff22c0;  1 drivers
v0x55d0c5b62b40_0 .net "ca5", 129 0, L_0x55d0c604fe70;  1 drivers
v0x55d0c5b62c10_0 .net "ca6", 64 0, L_0x55d0c607ea10;  1 drivers
v0x55d0c5b62d60_0 .net "ca7", 64 0, L_0x55d0c60ad9d0;  1 drivers
v0x55d0c5b62e70_0 .net "ca8", 64 0, L_0x55d0c60dc810;  1 drivers
v0x55d0c5b62f30_0 .net "pp", 2079 0, v0x55d0c5b620c0_0;  1 drivers
v0x55d0c5b63000_0 .net "sum", 649 0, L_0x55d0c5d36dd0;  1 drivers
v0x55d0c5b630d0_0 .net "sum2", 454 0, L_0x55d0c5e7d750;  1 drivers
v0x55d0c5b631a0_0 .net "sum3", 324 0, L_0x55d0c5f66080;  1 drivers
v0x55d0c5b632a0_0 .net "sum4", 194 0, L_0x55d0c5ff2130;  1 drivers
v0x55d0c5b633a0_0 .net "sum5", 129 0, L_0x55d0c604fd80;  1 drivers
v0x55d0c5b63470_0 .net "sum6", 64 0, L_0x55d0c607e880;  1 drivers
v0x55d0c5b63560_0 .net "sum7", 64 0, L_0x55d0c60ad840;  1 drivers
v0x55d0c5b63670_0 .net "sum8", 64 0, L_0x55d0c60dc630;  1 drivers
L_0x7f868395b018 .functor BUFT 1, C4<01101011>, C4<0>, C4<0>, C4<0>;
v0x55d0c5b63730_0 .net "xin", 7 0, L_0x7f868395b018;  1 drivers
v0x55d0c5b637d0_0 .net "xout", 7 0, L_0x55d0c60e14a0;  1 drivers
L_0x55d0c5bef2e0 .part v0x55d0c5b620c0_0, 0, 585;
L_0x55d0c5c7b480 .part v0x55d0c5b620c0_0, 585, 585;
L_0x55d0c5d07fd0 .part v0x55d0c5b620c0_0, 1170, 585;
L_0x55d0c5d36bf0 .part v0x55d0c5b620c0_0, 1755, 65;
L_0x55d0c5d36c90 .part v0x55d0c5b620c0_0, 1820, 65;
L_0x55d0c5d36d30 .part v0x55d0c5b620c0_0, 1885, 65;
L_0x55d0c5d36dd0 .concat8 [ 195 195 195 65], L_0x55d0c5bef010, L_0x55d0c5c7b1b0, L_0x55d0c5d07d00, L_0x55d0c5d36880;
L_0x55d0c5d36fb0 .concat8 [ 195 195 195 65], L_0x55d0c5bef1a0, L_0x55d0c5c7b340, L_0x55d0c5d07e90, L_0x55d0c5d36a10;
L_0x55d0c5dc3530 .part L_0x55d0c5d36dd0, 0, 325;
L_0x55d0c5dc3620 .part L_0x55d0c5d36fb0, 0, 260;
L_0x55d0c5e4f0b0 .part L_0x55d0c5d36fb0, 260, 325;
L_0x55d0c5e4f150 .part L_0x55d0c5d36dd0, 325, 260;
L_0x55d0c5e7d3d0 .part L_0x55d0c5d36dd0, 585, 65;
L_0x55d0c5e7d500 .part L_0x55d0c5d36fb0, 585, 65;
L_0x55d0c5e7d6b0 .part v0x55d0c5b620c0_0, 1950, 65;
L_0x55d0c5e7d750 .concat8 [ 195 195 65 0], L_0x55d0c5dc3300, L_0x55d0c5e4ee80, L_0x55d0c5e7d060;
L_0x55d0c5e7d8d0 .concat8 [ 195 195 65 0], L_0x55d0c5dc33f0, L_0x55d0c5e4ef70, L_0x55d0c5e7d1f0;
L_0x55d0c5f090d0 .part L_0x55d0c5e7d750, 0, 325;
L_0x55d0c5f09260 .part L_0x55d0c5e7d8d0, 0, 260;
L_0x55d0c5f37820 .part L_0x55d0c5e7d750, 325, 65;
L_0x55d0c5f091c0 .part L_0x55d0c5e7d8d0, 260, 65;
L_0x55d0c5f37970 .part L_0x55d0c5e7d8d0, 325, 65;
L_0x55d0c5f65d40 .part L_0x55d0c5e7d750, 390, 65;
L_0x55d0c5f65e70 .part L_0x55d0c5e7d8d0, 390, 65;
L_0x55d0c5f65fe0 .part v0x55d0c5b620c0_0, 2015, 65;
L_0x55d0c5f66080 .concat8 [ 195 65 65 0], L_0x55d0c5f08ea0, L_0x55d0c5f374b0, L_0x55d0c5f659d0;
L_0x55d0c5f662f0 .concat8 [ 195 65 65 0], L_0x55d0c5f08f90, L_0x55d0c5f37640, L_0x55d0c5f65b60;
L_0x55d0c5ff2450 .part L_0x55d0c5f662f0, 0, 260;
L_0x55d0c6020c50 .part L_0x55d0c5ff2130, 0, 65;
L_0x55d0c6020cf0 .part L_0x55d0c5ff2130, 65, 65;
L_0x55d0c6020f20 .part L_0x55d0c5ff22c0, 0, 65;
L_0x55d0c604f8e0 .part L_0x55d0c5ff2130, 130, 65;
L_0x55d0c604fa90 .part L_0x55d0c5ff22c0, 65, 65;
L_0x55d0c604fbc0 .part L_0x55d0c5ff22c0, 130, 65;
L_0x55d0c604fd80 .concat8 [ 65 65 0 0], L_0x55d0c60208e0, L_0x55d0c604f570;
L_0x55d0c604fe70 .concat8 [ 65 65 0 0], L_0x55d0c6020a70, L_0x55d0c604f700;
L_0x55d0c607ebf0 .part L_0x55d0c604fd80, 0, 65;
L_0x55d0c607ece0 .part L_0x55d0c604fd80, 65, 65;
L_0x55d0c607eec0 .part L_0x55d0c604fe70, 0, 65;
L_0x55d0c60adbb0 .part L_0x55d0c604fe70, 65, 65;
L_0x55d0c60dca40 .part L_0x55d0c5f662f0, 260, 65;
L_0x55d0c60e5330 .part L_0x55d0c60dc630, 0, 64;
L_0x55d0c60e5530 .part L_0x55d0c60dc810, 0, 64;
S_0x55d0c5139fe0 .scope module, "a_0" "triple_fa" 3 21, 4 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 585 "a"
v0x55d0c53db950_0 .net "a", 584 0, L_0x55d0c5bef2e0;  1 drivers
v0x55d0c53e4040_0 .net "ca", 194 0, L_0x55d0c5bef1a0;  1 drivers
v0x55d0c53e4100_0 .net "sum", 194 0, L_0x55d0c5bef010;  1 drivers
L_0x55d0c5b927a0 .part L_0x55d0c5bef2e0, 0, 65;
L_0x55d0c5b92840 .part L_0x55d0c5bef2e0, 65, 65;
L_0x55d0c5b92930 .part L_0x55d0c5bef2e0, 130, 65;
L_0x55d0c5bc0b50 .part L_0x55d0c5bef2e0, 195, 65;
L_0x55d0c5bc0c80 .part L_0x55d0c5bef2e0, 260, 65;
L_0x55d0c5bc0d20 .part L_0x55d0c5bef2e0, 325, 65;
L_0x55d0c5beecd0 .part L_0x55d0c5bef2e0, 390, 65;
L_0x55d0c5beed70 .part L_0x55d0c5bef2e0, 455, 65;
L_0x55d0c5beef70 .part L_0x55d0c5bef2e0, 520, 65;
L_0x55d0c5bef010 .concat8 [ 65 65 65 0], L_0x55d0c5b92430, L_0x55d0c5bc07e0, L_0x55d0c5bee960;
L_0x55d0c5bef1a0 .concat8 [ 65 65 65 0], L_0x55d0c5b925c0, L_0x55d0c5bc0970, L_0x55d0c5beeaf0;
S_0x55d0c5139d70 .scope module, "a_0" "SixtyfourBA" 4 8, 5 3 0, S_0x55d0c5139fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4e937f0_0 .net/2u *"_s2", 0 0, L_0x7f868395b060;  1 drivers
L_0x7f868395b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4e91c10_0 .net/2u *"_s6", 0 0, L_0x7f868395b0a8;  1 drivers
v0x55d0c4e90030_0 .net "a", 64 0, L_0x55d0c5b927a0;  1 drivers
v0x55d0c4e86770_0 .net "b", 64 0, L_0x55d0c5b92840;  1 drivers
v0x55d0c4e8bb70_0 .net "ca", 64 0, L_0x55d0c5b925c0;  1 drivers
v0x55d0c4e89f90_0 .net "cin", 64 0, L_0x55d0c5b92930;  1 drivers
v0x55d0c4e883b0_0 .net "sum", 64 0, L_0x55d0c5b92430;  1 drivers
L_0x55d0c5b7b000 .part L_0x55d0c5b927a0, 0, 32;
L_0x55d0c5b7b0a0 .part L_0x55d0c5b92840, 0, 32;
L_0x55d0c5b7b140 .part L_0x55d0c5b92930, 0, 32;
L_0x55d0c5b92160 .part L_0x55d0c5b927a0, 32, 32;
L_0x55d0c5b92250 .part L_0x55d0c5b92840, 32, 32;
L_0x55d0c5b92340 .part L_0x55d0c5b92930, 32, 32;
L_0x55d0c5b92430 .concat8 [ 32 32 1 0], L_0x55d0c5b7ad30, L_0x55d0c5b91e90, L_0x7f868395b0a8;
L_0x55d0c5b925c0 .concat8 [ 1 32 32 0], L_0x7f868395b060, L_0x55d0c5b7ae70, L_0x55d0c5b91fd0;
S_0x55d0c5139b10 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c5139d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c51bff70_0 .net "a", 31 0, L_0x55d0c5b7b000;  1 drivers
v0x55d0c51be390_0 .net "b", 31 0, L_0x55d0c5b7b0a0;  1 drivers
v0x55d0c51bc7b0_0 .net "ca", 31 0, L_0x55d0c5b7ae70;  1 drivers
v0x55d0c51b2ef0_0 .net "cin", 31 0, L_0x55d0c5b7b140;  1 drivers
v0x55d0c51b82f0_0 .net "sum", 31 0, L_0x55d0c5b7ad30;  1 drivers
L_0x55d0c5b6f550 .part L_0x55d0c5b7b000, 0, 16;
L_0x55d0c5b6f5f0 .part L_0x55d0c5b7b0a0, 0, 16;
L_0x55d0c5b6f690 .part L_0x55d0c5b7b140, 0, 16;
L_0x55d0c5b7aa60 .part L_0x55d0c5b7b000, 16, 16;
L_0x55d0c5b7ab50 .part L_0x55d0c5b7b0a0, 16, 16;
L_0x55d0c5b7ac40 .part L_0x55d0c5b7b140, 16, 16;
L_0x55d0c5b7ad30 .concat8 [ 16 16 0 0], L_0x55d0c5b6f280, L_0x55d0c5b7a790;
L_0x55d0c5b7ae70 .concat8 [ 16 16 0 0], L_0x55d0c5b6f3c0, L_0x55d0c5b7a8d0;
S_0x55d0c4de9400 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5139b10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c534f180_0 .net "a", 15 0, L_0x55d0c5b6f550;  1 drivers
v0x55d0c534d5a0_0 .net "b", 15 0, L_0x55d0c5b6f5f0;  1 drivers
v0x55d0c534b9c0_0 .net "ca", 15 0, L_0x55d0c5b6f3c0;  1 drivers
v0x55d0c5342100_0 .net "cin", 15 0, L_0x55d0c5b6f690;  1 drivers
v0x55d0c5347500_0 .net "sum", 15 0, L_0x55d0c5b6f280;  1 drivers
L_0x55d0c5b696f0 .part L_0x55d0c5b6f550, 0, 8;
L_0x55d0c5b69790 .part L_0x55d0c5b6f5f0, 0, 8;
L_0x55d0c5b69830 .part L_0x55d0c5b6f690, 0, 8;
L_0x55d0c5b6efb0 .part L_0x55d0c5b6f550, 8, 8;
L_0x55d0c5b6f0a0 .part L_0x55d0c5b6f5f0, 8, 8;
L_0x55d0c5b6f190 .part L_0x55d0c5b6f690, 8, 8;
L_0x55d0c5b6f280 .concat8 [ 8 8 0 0], L_0x55d0c5b69420, L_0x55d0c5b6ece0;
L_0x55d0c5b6f3c0 .concat8 [ 8 8 0 0], L_0x55d0c5b69560, L_0x55d0c5b6ee20;
S_0x55d0c4d5ed10 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4de9400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c54188d0_0 .net "a", 7 0, L_0x55d0c5b696f0;  1 drivers
v0x55d0c5416cf0_0 .net "b", 7 0, L_0x55d0c5b69790;  1 drivers
v0x55d0c5415110_0 .net "ca", 7 0, L_0x55d0c5b69560;  1 drivers
v0x55d0c5409b90_0 .net "cin", 7 0, L_0x55d0c5b69830;  1 drivers
v0x55d0c540ef90_0 .net "sum", 7 0, L_0x55d0c5b69420;  1 drivers
L_0x55d0c5b666f0 .part L_0x55d0c5b696f0, 0, 4;
L_0x55d0c5b66790 .part L_0x55d0c5b69790, 0, 4;
L_0x55d0c5b66830 .part L_0x55d0c5b69830, 0, 4;
L_0x55d0c5b69110 .part L_0x55d0c5b696f0, 4, 4;
L_0x55d0c5b69200 .part L_0x55d0c5b69790, 4, 4;
L_0x55d0c5b692f0 .part L_0x55d0c5b69830, 4, 4;
L_0x55d0c5b69420 .concat8 [ 4 4 0 0], L_0x55d0c5b664e0, L_0x55d0c5b68f00;
L_0x55d0c5b69560 .concat8 [ 4 4 0 0], L_0x55d0c5b66580, L_0x55d0c5b68fa0;
S_0x55d0c4bbea70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4d5ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c487c8d0_0 .net "a", 3 0, L_0x55d0c5b666f0;  1 drivers
v0x55d0c54700f0_0 .net "b", 3 0, L_0x55d0c5b66790;  1 drivers
v0x55d0c54754f0_0 .net "ca", 3 0, L_0x55d0c5b66580;  1 drivers
v0x55d0c5473910_0 .net "cin", 3 0, L_0x55d0c5b66830;  1 drivers
v0x55d0c5471d30_0 .net "sum", 3 0, L_0x55d0c5b664e0;  1 drivers
L_0x55d0c5b64340 .part L_0x55d0c5b666f0, 0, 1;
L_0x55d0c5b643e0 .part L_0x55d0c5b66790, 0, 1;
L_0x55d0c5b64510 .part L_0x55d0c5b66830, 0, 1;
L_0x55d0c5b64c10 .part L_0x55d0c5b666f0, 1, 1;
L_0x55d0c5b64d70 .part L_0x55d0c5b66790, 1, 1;
L_0x55d0c5b64ea0 .part L_0x55d0c5b66830, 1, 1;
L_0x55d0c5b655e0 .part L_0x55d0c5b666f0, 2, 1;
L_0x55d0c5b65710 .part L_0x55d0c5b66790, 2, 1;
L_0x55d0c5b65890 .part L_0x55d0c5b66830, 2, 1;
L_0x55d0c5b65ed0 .part L_0x55d0c5b666f0, 3, 1;
L_0x55d0c5b660f0 .part L_0x55d0c5b66790, 3, 1;
L_0x55d0c5b662b0 .part L_0x55d0c5b66830, 3, 1;
L_0x55d0c5b664e0 .concat8 [ 1 1 1 1], L_0x55d0c5b63d50, L_0x55d0c5b64710, L_0x55d0c5b65080, L_0x55d0c5b65a30;
L_0x55d0c5b66580 .concat8 [ 1 1 1 1], L_0x55d0c5b64230, L_0x55d0c5b64b00, L_0x55d0c5b654d0, L_0x55d0c5b65dc0;
S_0x55d0c54788e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4bbea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b63c80 .functor XOR 1, L_0x55d0c5b64340, L_0x55d0c5b643e0, C4<0>, C4<0>;
L_0x55d0c5b63d50 .functor XOR 1, L_0x55d0c5b63c80, L_0x55d0c5b64510, C4<0>, C4<0>;
L_0x55d0c5b63e40 .functor AND 1, L_0x55d0c5b64340, L_0x55d0c5b643e0, C4<1>, C4<1>;
L_0x55d0c5b63f80 .functor AND 1, L_0x55d0c5b64340, L_0x55d0c5b64510, C4<1>, C4<1>;
L_0x55d0c5b64070 .functor AND 1, L_0x55d0c5b643e0, L_0x55d0c5b64510, C4<1>, C4<1>;
L_0x55d0c5b640e0 .functor OR 1, L_0x55d0c5b63e40, L_0x55d0c5b63f80, C4<0>, C4<0>;
L_0x55d0c5b64230 .functor OR 1, L_0x55d0c5b64070, L_0x55d0c5b640e0, C4<0>, C4<0>;
v0x55d0c593f900_0 .net "a", 0 0, L_0x55d0c5b64340;  1 drivers
v0x55d0c593f9a0_0 .net "b", 0 0, L_0x55d0c5b643e0;  1 drivers
v0x55d0c4882410_0 .net "ca", 0 0, L_0x55d0c5b64230;  1 drivers
v0x55d0c3d6bf00_0 .net "cin", 0 0, L_0x55d0c5b64510;  1 drivers
v0x55d0c3d730a0_0 .net "sum", 0 0, L_0x55d0c5b63d50;  1 drivers
v0x55d0c3d79ca0_0 .net "w1", 0 0, L_0x55d0c5b63c80;  1 drivers
v0x55d0c4909090_0 .net "w2", 0 0, L_0x55d0c5b63e40;  1 drivers
v0x55d0c3d81980_0 .net "w3", 0 0, L_0x55d0c5b63f80;  1 drivers
v0x55d0c3d88580_0 .net "w4", 0 0, L_0x55d0c5b64070;  1 drivers
v0x55d0c49939d0_0 .net "w5", 0 0, L_0x55d0c5b640e0;  1 drivers
S_0x55d0c5478660 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4bbea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b64640 .functor XOR 1, L_0x55d0c5b64c10, L_0x55d0c5b64d70, C4<0>, C4<0>;
L_0x55d0c5b64710 .functor XOR 1, L_0x55d0c5b64640, L_0x55d0c5b64ea0, C4<0>, C4<0>;
L_0x55d0c5b647b0 .functor AND 1, L_0x55d0c5b64c10, L_0x55d0c5b64d70, C4<1>, C4<1>;
L_0x55d0c5b64850 .functor AND 1, L_0x55d0c5b64c10, L_0x55d0c5b64ea0, C4<1>, C4<1>;
L_0x55d0c5b64940 .functor AND 1, L_0x55d0c5b64d70, L_0x55d0c5b64ea0, C4<1>, C4<1>;
L_0x55d0c5b649b0 .functor OR 1, L_0x55d0c5b647b0, L_0x55d0c5b64850, C4<0>, C4<0>;
L_0x55d0c5b64b00 .functor OR 1, L_0x55d0c5b64940, L_0x55d0c5b649b0, C4<0>, C4<0>;
v0x55d0c4a1ecf0_0 .net "a", 0 0, L_0x55d0c5b64c10;  1 drivers
v0x55d0c4aa9390_0 .net "b", 0 0, L_0x55d0c5b64d70;  1 drivers
v0x55d0c4b33cd0_0 .net "ca", 0 0, L_0x55d0c5b64b00;  1 drivers
v0x55d0c547a050_0 .net "cin", 0 0, L_0x55d0c5b64ea0;  1 drivers
v0x55d0c5504520_0 .net "sum", 0 0, L_0x55d0c5b64710;  1 drivers
v0x55d0c558ee60_0 .net "w1", 0 0, L_0x55d0c5b64640;  1 drivers
v0x55d0c5619ca0_0 .net "w2", 0 0, L_0x55d0c5b647b0;  1 drivers
v0x55d0c56a4110_0 .net "w3", 0 0, L_0x55d0c5b64850;  1 drivers
v0x55d0c573ec10_0 .net "w4", 0 0, L_0x55d0c5b64940;  1 drivers
v0x55d0c57c8d90_0 .net "w5", 0 0, L_0x55d0c5b649b0;  1 drivers
S_0x55d0c54783f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4bbea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b65010 .functor XOR 1, L_0x55d0c5b655e0, L_0x55d0c5b65710, C4<0>, C4<0>;
L_0x55d0c5b65080 .functor XOR 1, L_0x55d0c5b65010, L_0x55d0c5b65890, C4<0>, C4<0>;
L_0x55d0c5b65140 .functor AND 1, L_0x55d0c5b655e0, L_0x55d0c5b65710, C4<1>, C4<1>;
L_0x55d0c5b65250 .functor AND 1, L_0x55d0c5b655e0, L_0x55d0c5b65890, C4<1>, C4<1>;
L_0x55d0c5b65310 .functor AND 1, L_0x55d0c5b65710, L_0x55d0c5b65890, C4<1>, C4<1>;
L_0x55d0c5b65380 .functor OR 1, L_0x55d0c5b65140, L_0x55d0c5b65250, C4<0>, C4<0>;
L_0x55d0c5b654d0 .functor OR 1, L_0x55d0c5b65310, L_0x55d0c5b65380, C4<0>, C4<0>;
v0x55d0c5852a80_0 .net "a", 0 0, L_0x55d0c5b655e0;  1 drivers
v0x55d0c58e72e0_0 .net "b", 0 0, L_0x55d0c5b65710;  1 drivers
v0x55d0c5936900_0 .net "ca", 0 0, L_0x55d0c5b654d0;  1 drivers
v0x55d0c593adb0_0 .net "cin", 0 0, L_0x55d0c5b65890;  1 drivers
v0x55d0c4bbef90_0 .net "sum", 0 0, L_0x55d0c5b65080;  1 drivers
v0x55d0c4c49630_0 .net "w1", 0 0, L_0x55d0c5b65010;  1 drivers
v0x55d0c4cd3f70_0 .net "w2", 0 0, L_0x55d0c5b65140;  1 drivers
v0x55d0c4d5f230_0 .net "w3", 0 0, L_0x55d0c5b65250;  1 drivers
v0x55d0c4de9910_0 .net "w4", 0 0, L_0x55d0c5b65310;  1 drivers
v0x55d0c4e73d50_0 .net "w5", 0 0, L_0x55d0c5b65380;  1 drivers
S_0x55d0c5466710 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4bbea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b659c0 .functor XOR 1, L_0x55d0c5b65ed0, L_0x55d0c5b660f0, C4<0>, C4<0>;
L_0x55d0c5b65a30 .functor XOR 1, L_0x55d0c5b659c0, L_0x55d0c5b662b0, C4<0>, C4<0>;
L_0x55d0c5b65aa0 .functor AND 1, L_0x55d0c5b65ed0, L_0x55d0c5b660f0, C4<1>, C4<1>;
L_0x55d0c5b65b10 .functor AND 1, L_0x55d0c5b65ed0, L_0x55d0c5b662b0, C4<1>, C4<1>;
L_0x55d0c5b65c00 .functor AND 1, L_0x55d0c5b660f0, L_0x55d0c5b662b0, C4<1>, C4<1>;
L_0x55d0c5b65c70 .functor OR 1, L_0x55d0c5b65aa0, L_0x55d0c5b65b10, C4<0>, C4<0>;
L_0x55d0c5b65dc0 .functor OR 1, L_0x55d0c5b65c00, L_0x55d0c5b65c70, C4<0>, C4<0>;
v0x55d0c4efe690_0 .net "a", 0 0, L_0x55d0c5b65ed0;  1 drivers
v0x55d0c4f89c40_0 .net "b", 0 0, L_0x55d0c5b660f0;  1 drivers
v0x55d0c50243c0_0 .net "ca", 0 0, L_0x55d0c5b65dc0;  1 drivers
v0x55d0c50aed00_0 .net "cin", 0 0, L_0x55d0c5b662b0;  1 drivers
v0x55d0c513a1e0_0 .net "sum", 0 0, L_0x55d0c5b65a30;  1 drivers
v0x55d0c51c4ad0_0 .net "w1", 0 0, L_0x55d0c5b659c0;  1 drivers
v0x55d0c524efa0_0 .net "w2", 0 0, L_0x55d0c5b65aa0;  1 drivers
v0x55d0c52d98e0_0 .net "w3", 0 0, L_0x55d0c5b65b10;  1 drivers
v0x55d0c5364e60_0 .net "w4", 0 0, L_0x55d0c5b65c00;  1 drivers
v0x55d0c593d620_0 .net "w5", 0 0, L_0x55d0c5b65c70;  1 drivers
S_0x55d0c546e520 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4d5ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c541b150_0 .net "a", 3 0, L_0x55d0c5b69110;  1 drivers
v0x55d0c5420550_0 .net "b", 3 0, L_0x55d0c5b69200;  1 drivers
v0x55d0c541e970_0 .net "ca", 3 0, L_0x55d0c5b68fa0;  1 drivers
v0x55d0c541cd90_0 .net "cin", 3 0, L_0x55d0c5b692f0;  1 drivers
v0x55d0c54134d0_0 .net "sum", 3 0, L_0x55d0c5b68f00;  1 drivers
L_0x55d0c5b66e30 .part L_0x55d0c5b69110, 0, 1;
L_0x55d0c5b66f60 .part L_0x55d0c5b69200, 0, 1;
L_0x55d0c5b67090 .part L_0x55d0c5b692f0, 0, 1;
L_0x55d0c5b67700 .part L_0x55d0c5b69110, 1, 1;
L_0x55d0c5b67860 .part L_0x55d0c5b69200, 1, 1;
L_0x55d0c5b67990 .part L_0x55d0c5b692f0, 1, 1;
L_0x55d0c5b680d0 .part L_0x55d0c5b69110, 2, 1;
L_0x55d0c5b68200 .part L_0x55d0c5b69200, 2, 1;
L_0x55d0c5b68380 .part L_0x55d0c5b692f0, 2, 1;
L_0x55d0c5b68950 .part L_0x55d0c5b69110, 3, 1;
L_0x55d0c5b68b10 .part L_0x55d0c5b69200, 3, 1;
L_0x55d0c5b68cd0 .part L_0x55d0c5b692f0, 3, 1;
L_0x55d0c5b68f00 .concat8 [ 1 1 1 1], L_0x55d0c5b668d0, L_0x55d0c5b67230, L_0x55d0c5b67b70, L_0x55d0c5b68520;
L_0x55d0c5b68fa0 .concat8 [ 1 1 1 1], L_0x55d0c5b66d20, L_0x55d0c5b675f0, L_0x55d0c5b67fc0, L_0x55d0c5b68840;
S_0x55d0c546dc20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c546e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b66470 .functor XOR 1, L_0x55d0c5b66e30, L_0x55d0c5b66f60, C4<0>, C4<0>;
L_0x55d0c5b668d0 .functor XOR 1, L_0x55d0c5b66470, L_0x55d0c5b67090, C4<0>, C4<0>;
L_0x55d0c5b66990 .functor AND 1, L_0x55d0c5b66e30, L_0x55d0c5b66f60, C4<1>, C4<1>;
L_0x55d0c5b66aa0 .functor AND 1, L_0x55d0c5b66e30, L_0x55d0c5b67090, C4<1>, C4<1>;
L_0x55d0c5b66b60 .functor AND 1, L_0x55d0c5b66f60, L_0x55d0c5b67090, C4<1>, C4<1>;
L_0x55d0c5b66bd0 .functor OR 1, L_0x55d0c5b66990, L_0x55d0c5b66aa0, C4<0>, C4<0>;
L_0x55d0c5b66d20 .functor OR 1, L_0x55d0c5b66b60, L_0x55d0c5b66bd0, C4<0>, C4<0>;
v0x55d0c5468470_0 .net "a", 0 0, L_0x55d0c5b66e30;  1 drivers
v0x55d0c546d870_0 .net "b", 0 0, L_0x55d0c5b66f60;  1 drivers
v0x55d0c546bc90_0 .net "ca", 0 0, L_0x55d0c5b66d20;  1 drivers
v0x55d0c546bd30_0 .net "cin", 0 0, L_0x55d0c5b67090;  1 drivers
v0x55d0c546a0b0_0 .net "sum", 0 0, L_0x55d0c5b668d0;  1 drivers
v0x55d0c545f990_0 .net "w1", 0 0, L_0x55d0c5b66470;  1 drivers
v0x55d0c5464d90_0 .net "w2", 0 0, L_0x55d0c5b66990;  1 drivers
v0x55d0c54631b0_0 .net "w3", 0 0, L_0x55d0c5b66aa0;  1 drivers
v0x55d0c54615d0_0 .net "w4", 0 0, L_0x55d0c5b66b60;  1 drivers
v0x55d0c5457d10_0 .net "w5", 0 0, L_0x55d0c5b66bd0;  1 drivers
S_0x55d0c545ddc0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c546e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b671c0 .functor XOR 1, L_0x55d0c5b67700, L_0x55d0c5b67860, C4<0>, C4<0>;
L_0x55d0c5b67230 .functor XOR 1, L_0x55d0c5b671c0, L_0x55d0c5b67990, C4<0>, C4<0>;
L_0x55d0c5b672d0 .functor AND 1, L_0x55d0c5b67700, L_0x55d0c5b67860, C4<1>, C4<1>;
L_0x55d0c5b67340 .functor AND 1, L_0x55d0c5b67700, L_0x55d0c5b67990, C4<1>, C4<1>;
L_0x55d0c5b67430 .functor AND 1, L_0x55d0c5b67860, L_0x55d0c5b67990, C4<1>, C4<1>;
L_0x55d0c5b674a0 .functor OR 1, L_0x55d0c5b672d0, L_0x55d0c5b67340, C4<0>, C4<0>;
L_0x55d0c5b675f0 .functor OR 1, L_0x55d0c5b67430, L_0x55d0c5b674a0, C4<0>, C4<0>;
v0x55d0c545d110_0 .net "a", 0 0, L_0x55d0c5b67700;  1 drivers
v0x55d0c545b530_0 .net "b", 0 0, L_0x55d0c5b67860;  1 drivers
v0x55d0c5459950_0 .net "ca", 0 0, L_0x55d0c5b675f0;  1 drivers
v0x55d0c54599f0_0 .net "cin", 0 0, L_0x55d0c5b67990;  1 drivers
v0x55d0c544e3d0_0 .net "sum", 0 0, L_0x55d0c5b67230;  1 drivers
v0x55d0c54537d0_0 .net "w1", 0 0, L_0x55d0c5b671c0;  1 drivers
v0x55d0c5451bf0_0 .net "w2", 0 0, L_0x55d0c5b672d0;  1 drivers
v0x55d0c5450010_0 .net "w3", 0 0, L_0x55d0c5b67340;  1 drivers
v0x55d0c5446750_0 .net "w4", 0 0, L_0x55d0c5b67430;  1 drivers
v0x55d0c544bb50_0 .net "w5", 0 0, L_0x55d0c5b674a0;  1 drivers
S_0x55d0c545d4c0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c546e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b67b00 .functor XOR 1, L_0x55d0c5b680d0, L_0x55d0c5b68200, C4<0>, C4<0>;
L_0x55d0c5b67b70 .functor XOR 1, L_0x55d0c5b67b00, L_0x55d0c5b68380, C4<0>, C4<0>;
L_0x55d0c5b67c30 .functor AND 1, L_0x55d0c5b680d0, L_0x55d0c5b68200, C4<1>, C4<1>;
L_0x55d0c5b67d40 .functor AND 1, L_0x55d0c5b680d0, L_0x55d0c5b68380, C4<1>, C4<1>;
L_0x55d0c5b67e00 .functor AND 1, L_0x55d0c5b68200, L_0x55d0c5b68380, C4<1>, C4<1>;
L_0x55d0c5b67e70 .functor OR 1, L_0x55d0c5b67c30, L_0x55d0c5b67d40, C4<0>, C4<0>;
L_0x55d0c5b67fc0 .functor OR 1, L_0x55d0c5b67e00, L_0x55d0c5b67e70, C4<0>, C4<0>;
v0x55d0c5449f70_0 .net "a", 0 0, L_0x55d0c5b680d0;  1 drivers
v0x55d0c5448390_0 .net "b", 0 0, L_0x55d0c5b68200;  1 drivers
v0x55d0c543dc70_0 .net "ca", 0 0, L_0x55d0c5b67fc0;  1 drivers
v0x55d0c543dd10_0 .net "cin", 0 0, L_0x55d0c5b68380;  1 drivers
v0x55d0c5443070_0 .net "sum", 0 0, L_0x55d0c5b67b70;  1 drivers
v0x55d0c5441490_0 .net "w1", 0 0, L_0x55d0c5b67b00;  1 drivers
v0x55d0c543f8b0_0 .net "w2", 0 0, L_0x55d0c5b67c30;  1 drivers
v0x55d0c5435ff0_0 .net "w3", 0 0, L_0x55d0c5b67d40;  1 drivers
v0x55d0c543b3f0_0 .net "w4", 0 0, L_0x55d0c5b67e00;  1 drivers
v0x55d0c5439810_0 .net "w5", 0 0, L_0x55d0c5b67e70;  1 drivers
S_0x55d0c54449f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c546e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b684b0 .functor XOR 1, L_0x55d0c5b68950, L_0x55d0c5b68b10, C4<0>, C4<0>;
L_0x55d0c5b68520 .functor XOR 1, L_0x55d0c5b684b0, L_0x55d0c5b68cd0, C4<0>, C4<0>;
L_0x55d0c5b68590 .functor AND 1, L_0x55d0c5b68950, L_0x55d0c5b68b10, C4<1>, C4<1>;
L_0x55d0c5b68600 .functor AND 1, L_0x55d0c5b68950, L_0x55d0c5b68cd0, C4<1>, C4<1>;
L_0x55d0c5b686c0 .functor AND 1, L_0x55d0c5b68b10, L_0x55d0c5b68cd0, C4<1>, C4<1>;
L_0x55d0c5b68730 .functor OR 1, L_0x55d0c5b68590, L_0x55d0c5b68600, C4<0>, C4<0>;
L_0x55d0c5b68840 .functor OR 1, L_0x55d0c5b686c0, L_0x55d0c5b68730, C4<0>, C4<0>;
v0x55d0c5437c30_0 .net "a", 0 0, L_0x55d0c5b68950;  1 drivers
v0x55d0c542b8b0_0 .net "b", 0 0, L_0x55d0c5b68b10;  1 drivers
v0x55d0c5430cb0_0 .net "ca", 0 0, L_0x55d0c5b68840;  1 drivers
v0x55d0c5430d50_0 .net "cin", 0 0, L_0x55d0c5b68cd0;  1 drivers
v0x55d0c542f0d0_0 .net "sum", 0 0, L_0x55d0c5b68520;  1 drivers
v0x55d0c542d4f0_0 .net "w1", 0 0, L_0x55d0c5b684b0;  1 drivers
v0x55d0c5423c30_0 .net "w2", 0 0, L_0x55d0c5b68590;  1 drivers
v0x55d0c5429030_0 .net "w3", 0 0, L_0x55d0c5b68600;  1 drivers
v0x55d0c5427450_0 .net "w4", 0 0, L_0x55d0c5b686c0;  1 drivers
v0x55d0c5425870_0 .net "w5", 0 0, L_0x55d0c5b68730;  1 drivers
S_0x55d0c544c800 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4de9400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5352860_0 .net "a", 7 0, L_0x55d0c5b6efb0;  1 drivers
v0x55d0c5357c60_0 .net "b", 7 0, L_0x55d0c5b6f0a0;  1 drivers
v0x55d0c5356080_0 .net "ca", 7 0, L_0x55d0c5b6ee20;  1 drivers
v0x55d0c53544a0_0 .net "cin", 7 0, L_0x55d0c5b6f190;  1 drivers
v0x55d0c5349d80_0 .net "sum", 7 0, L_0x55d0c5b6ece0;  1 drivers
L_0x55d0c5b6c040 .part L_0x55d0c5b6efb0, 0, 4;
L_0x55d0c5b6c0e0 .part L_0x55d0c5b6f0a0, 0, 4;
L_0x55d0c5b6c180 .part L_0x55d0c5b6f190, 0, 4;
L_0x55d0c5b6e9d0 .part L_0x55d0c5b6efb0, 4, 4;
L_0x55d0c5b6eac0 .part L_0x55d0c5b6f0a0, 4, 4;
L_0x55d0c5b6ebb0 .part L_0x55d0c5b6f190, 4, 4;
L_0x55d0c5b6ece0 .concat8 [ 4 4 0 0], L_0x55d0c5b6be30, L_0x55d0c5b6e7c0;
L_0x55d0c5b6ee20 .concat8 [ 4 4 0 0], L_0x55d0c5b6bed0, L_0x55d0c5b6e860;
S_0x55d0c544bf00 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c544c800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c53bf630_0 .net "a", 3 0, L_0x55d0c5b6c040;  1 drivers
v0x55d0c53bda50_0 .net "b", 3 0, L_0x55d0c5b6c0e0;  1 drivers
v0x55d0c53b3330_0 .net "ca", 3 0, L_0x55d0c5b6bed0;  1 drivers
v0x55d0c53b8730_0 .net "cin", 3 0, L_0x55d0c5b6c180;  1 drivers
v0x55d0c53b6b50_0 .net "sum", 3 0, L_0x55d0c5b6be30;  1 drivers
L_0x55d0c5b69df0 .part L_0x55d0c5b6c040, 0, 1;
L_0x55d0c5b69f20 .part L_0x55d0c5b6c0e0, 0, 1;
L_0x55d0c5b6a050 .part L_0x55d0c5b6c180, 0, 1;
L_0x55d0c5b6a660 .part L_0x55d0c5b6c040, 1, 1;
L_0x55d0c5b6a790 .part L_0x55d0c5b6c0e0, 1, 1;
L_0x55d0c5b6a8c0 .part L_0x55d0c5b6c180, 1, 1;
L_0x55d0c5b6b000 .part L_0x55d0c5b6c040, 2, 1;
L_0x55d0c5b6b130 .part L_0x55d0c5b6c0e0, 2, 1;
L_0x55d0c5b6b2b0 .part L_0x55d0c5b6c180, 2, 1;
L_0x55d0c5b6b880 .part L_0x55d0c5b6c040, 3, 1;
L_0x55d0c5b6ba40 .part L_0x55d0c5b6c0e0, 3, 1;
L_0x55d0c5b6bc00 .part L_0x55d0c5b6c180, 3, 1;
L_0x55d0c5b6be30 .concat8 [ 1 1 1 1], L_0x55d0c5b698d0, L_0x55d0c5b6a1f0, L_0x55d0c5b6aaa0, L_0x55d0c5b6b450;
L_0x55d0c5b6bed0 .concat8 [ 1 1 1 1], L_0x55d0c5b69ce0, L_0x55d0c5b6a550, L_0x55d0c5b6aef0, L_0x55d0c5b6b770;
S_0x55d0c543c0a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c544bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b68e90 .functor XOR 1, L_0x55d0c5b69df0, L_0x55d0c5b69f20, C4<0>, C4<0>;
L_0x55d0c5b698d0 .functor XOR 1, L_0x55d0c5b68e90, L_0x55d0c5b6a050, C4<0>, C4<0>;
L_0x55d0c5b69990 .functor AND 1, L_0x55d0c5b69df0, L_0x55d0c5b69f20, C4<1>, C4<1>;
L_0x55d0c5b69aa0 .functor AND 1, L_0x55d0c5b69df0, L_0x55d0c5b6a050, C4<1>, C4<1>;
L_0x55d0c5b69b60 .functor AND 1, L_0x55d0c5b69f20, L_0x55d0c5b6a050, C4<1>, C4<1>;
L_0x55d0c5b69bd0 .functor OR 1, L_0x55d0c5b69990, L_0x55d0c5b69aa0, C4<0>, C4<0>;
L_0x55d0c5b69ce0 .functor OR 1, L_0x55d0c5b69b60, L_0x55d0c5b69bd0, C4<0>, C4<0>;
v0x55d0c540d3b0_0 .net "a", 0 0, L_0x55d0c5b69df0;  1 drivers
v0x55d0c540b7d0_0 .net "b", 0 0, L_0x55d0c5b69f20;  1 drivers
v0x55d0c5401f10_0 .net "ca", 0 0, L_0x55d0c5b69ce0;  1 drivers
v0x55d0c5401fb0_0 .net "cin", 0 0, L_0x55d0c5b6a050;  1 drivers
v0x55d0c5407310_0 .net "sum", 0 0, L_0x55d0c5b698d0;  1 drivers
v0x55d0c5405730_0 .net "w1", 0 0, L_0x55d0c5b68e90;  1 drivers
v0x55d0c5403b50_0 .net "w2", 0 0, L_0x55d0c5b69990;  1 drivers
v0x55d0c53f9430_0 .net "w3", 0 0, L_0x55d0c5b69aa0;  1 drivers
v0x55d0c53fe830_0 .net "w4", 0 0, L_0x55d0c5b69b60;  1 drivers
v0x55d0c53fcc50_0 .net "w5", 0 0, L_0x55d0c5b69bd0;  1 drivers
S_0x55d0c543b7a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c544bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b6a180 .functor XOR 1, L_0x55d0c5b6a660, L_0x55d0c5b6a790, C4<0>, C4<0>;
L_0x55d0c5b6a1f0 .functor XOR 1, L_0x55d0c5b6a180, L_0x55d0c5b6a8c0, C4<0>, C4<0>;
L_0x55d0c5b6a260 .functor AND 1, L_0x55d0c5b6a660, L_0x55d0c5b6a790, C4<1>, C4<1>;
L_0x55d0c5b6a2d0 .functor AND 1, L_0x55d0c5b6a660, L_0x55d0c5b6a8c0, C4<1>, C4<1>;
L_0x55d0c5b6a390 .functor AND 1, L_0x55d0c5b6a790, L_0x55d0c5b6a8c0, C4<1>, C4<1>;
L_0x55d0c5b6a400 .functor OR 1, L_0x55d0c5b6a260, L_0x55d0c5b6a2d0, C4<0>, C4<0>;
L_0x55d0c5b6a550 .functor OR 1, L_0x55d0c5b6a390, L_0x55d0c5b6a400, C4<0>, C4<0>;
v0x55d0c53fb070_0 .net "a", 0 0, L_0x55d0c5b6a660;  1 drivers
v0x55d0c53f17b0_0 .net "b", 0 0, L_0x55d0c5b6a790;  1 drivers
v0x55d0c53f6bb0_0 .net "ca", 0 0, L_0x55d0c5b6a550;  1 drivers
v0x55d0c53f6c50_0 .net "cin", 0 0, L_0x55d0c5b6a8c0;  1 drivers
v0x55d0c53f4fd0_0 .net "sum", 0 0, L_0x55d0c5b6a1f0;  1 drivers
v0x55d0c53f33f0_0 .net "w1", 0 0, L_0x55d0c5b6a180;  1 drivers
v0x55d0c53e57b0_0 .net "w2", 0 0, L_0x55d0c5b6a260;  1 drivers
v0x55d0c53eabb0_0 .net "w3", 0 0, L_0x55d0c5b6a2d0;  1 drivers
v0x55d0c53e8fd0_0 .net "w4", 0 0, L_0x55d0c5b6a390;  1 drivers
v0x55d0c53e73f0_0 .net "w5", 0 0, L_0x55d0c5b6a400;  1 drivers
S_0x55d0c5421ed0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c544bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b6aa30 .functor XOR 1, L_0x55d0c5b6b000, L_0x55d0c5b6b130, C4<0>, C4<0>;
L_0x55d0c5b6aaa0 .functor XOR 1, L_0x55d0c5b6aa30, L_0x55d0c5b6b2b0, C4<0>, C4<0>;
L_0x55d0c5b6ab60 .functor AND 1, L_0x55d0c5b6b000, L_0x55d0c5b6b130, C4<1>, C4<1>;
L_0x55d0c5b6ac70 .functor AND 1, L_0x55d0c5b6b000, L_0x55d0c5b6b2b0, C4<1>, C4<1>;
L_0x55d0c5b6ad30 .functor AND 1, L_0x55d0c5b6b130, L_0x55d0c5b6b2b0, C4<1>, C4<1>;
L_0x55d0c5b6ada0 .functor OR 1, L_0x55d0c5b6ab60, L_0x55d0c5b6ac70, C4<0>, C4<0>;
L_0x55d0c5b6aef0 .functor OR 1, L_0x55d0c5b6ad30, L_0x55d0c5b6ada0, C4<0>, C4<0>;
v0x55d0c53ddb30_0 .net "a", 0 0, L_0x55d0c5b6b000;  1 drivers
v0x55d0c53e2f30_0 .net "b", 0 0, L_0x55d0c5b6b130;  1 drivers
v0x55d0c53e1350_0 .net "ca", 0 0, L_0x55d0c5b6aef0;  1 drivers
v0x55d0c53e13f0_0 .net "cin", 0 0, L_0x55d0c5b6b2b0;  1 drivers
v0x55d0c53df770_0 .net "sum", 0 0, L_0x55d0c5b6aaa0;  1 drivers
v0x55d0c53d5050_0 .net "w1", 0 0, L_0x55d0c5b6aa30;  1 drivers
v0x55d0c53da450_0 .net "w2", 0 0, L_0x55d0c5b6ab60;  1 drivers
v0x55d0c53d8870_0 .net "w3", 0 0, L_0x55d0c5b6ac70;  1 drivers
v0x55d0c53d6c90_0 .net "w4", 0 0, L_0x55d0c5b6ad30;  1 drivers
v0x55d0c53cd3d0_0 .net "w5", 0 0, L_0x55d0c5b6ada0;  1 drivers
S_0x55d0c5429ce0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c544bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b6b3e0 .functor XOR 1, L_0x55d0c5b6b880, L_0x55d0c5b6ba40, C4<0>, C4<0>;
L_0x55d0c5b6b450 .functor XOR 1, L_0x55d0c5b6b3e0, L_0x55d0c5b6bc00, C4<0>, C4<0>;
L_0x55d0c5b6b4c0 .functor AND 1, L_0x55d0c5b6b880, L_0x55d0c5b6ba40, C4<1>, C4<1>;
L_0x55d0c5b6b530 .functor AND 1, L_0x55d0c5b6b880, L_0x55d0c5b6bc00, C4<1>, C4<1>;
L_0x55d0c5b6b5f0 .functor AND 1, L_0x55d0c5b6ba40, L_0x55d0c5b6bc00, C4<1>, C4<1>;
L_0x55d0c5b6b660 .functor OR 1, L_0x55d0c5b6b4c0, L_0x55d0c5b6b530, C4<0>, C4<0>;
L_0x55d0c5b6b770 .functor OR 1, L_0x55d0c5b6b5f0, L_0x55d0c5b6b660, C4<0>, C4<0>;
v0x55d0c53d27d0_0 .net "a", 0 0, L_0x55d0c5b6b880;  1 drivers
v0x55d0c53d0bf0_0 .net "b", 0 0, L_0x55d0c5b6ba40;  1 drivers
v0x55d0c53cf010_0 .net "ca", 0 0, L_0x55d0c5b6b770;  1 drivers
v0x55d0c53cf0b0_0 .net "cin", 0 0, L_0x55d0c5b6bc00;  1 drivers
v0x55d0c53c3a90_0 .net "sum", 0 0, L_0x55d0c5b6b450;  1 drivers
v0x55d0c53c8e90_0 .net "w1", 0 0, L_0x55d0c5b6b3e0;  1 drivers
v0x55d0c53c72b0_0 .net "w2", 0 0, L_0x55d0c5b6b4c0;  1 drivers
v0x55d0c53c56d0_0 .net "w3", 0 0, L_0x55d0c5b6b530;  1 drivers
v0x55d0c53bbe10_0 .net "w4", 0 0, L_0x55d0c5b6b5f0;  1 drivers
v0x55d0c53c1210_0 .net "w5", 0 0, L_0x55d0c5b6b660;  1 drivers
S_0x55d0c54293e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c544c800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5368ab0_0 .net "a", 3 0, L_0x55d0c5b6e9d0;  1 drivers
v0x55d0c535a4e0_0 .net "b", 3 0, L_0x55d0c5b6eac0;  1 drivers
v0x55d0c535f8e0_0 .net "ca", 3 0, L_0x55d0c5b6e860;  1 drivers
v0x55d0c535dd00_0 .net "cin", 3 0, L_0x55d0c5b6ebb0;  1 drivers
v0x55d0c535c120_0 .net "sum", 3 0, L_0x55d0c5b6e7c0;  1 drivers
L_0x55d0c5b6c780 .part L_0x55d0c5b6e9d0, 0, 1;
L_0x55d0c5b6c8b0 .part L_0x55d0c5b6eac0, 0, 1;
L_0x55d0c5b6c9e0 .part L_0x55d0c5b6ebb0, 0, 1;
L_0x55d0c5b6cff0 .part L_0x55d0c5b6e9d0, 1, 1;
L_0x55d0c5b6d120 .part L_0x55d0c5b6eac0, 1, 1;
L_0x55d0c5b6d250 .part L_0x55d0c5b6ebb0, 1, 1;
L_0x55d0c5b6d990 .part L_0x55d0c5b6e9d0, 2, 1;
L_0x55d0c5b6dac0 .part L_0x55d0c5b6eac0, 2, 1;
L_0x55d0c5b6dc40 .part L_0x55d0c5b6ebb0, 2, 1;
L_0x55d0c5b6e210 .part L_0x55d0c5b6e9d0, 3, 1;
L_0x55d0c5b6e3d0 .part L_0x55d0c5b6eac0, 3, 1;
L_0x55d0c5b6e590 .part L_0x55d0c5b6ebb0, 3, 1;
L_0x55d0c5b6e7c0 .concat8 [ 1 1 1 1], L_0x55d0c5b6c220, L_0x55d0c5b6cb80, L_0x55d0c5b6d430, L_0x55d0c5b6dde0;
L_0x55d0c5b6e860 .concat8 [ 1 1 1 1], L_0x55d0c5b6c670, L_0x55d0c5b6cee0, L_0x55d0c5b6d880, L_0x55d0c5b6e100;
S_0x55d0c5419580 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54293e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b6bdc0 .functor XOR 1, L_0x55d0c5b6c780, L_0x55d0c5b6c8b0, C4<0>, C4<0>;
L_0x55d0c5b6c220 .functor XOR 1, L_0x55d0c5b6bdc0, L_0x55d0c5b6c9e0, C4<0>, C4<0>;
L_0x55d0c5b6c2e0 .functor AND 1, L_0x55d0c5b6c780, L_0x55d0c5b6c8b0, C4<1>, C4<1>;
L_0x55d0c5b6c3f0 .functor AND 1, L_0x55d0c5b6c780, L_0x55d0c5b6c9e0, C4<1>, C4<1>;
L_0x55d0c5b6c4b0 .functor AND 1, L_0x55d0c5b6c8b0, L_0x55d0c5b6c9e0, C4<1>, C4<1>;
L_0x55d0c5b6c520 .functor OR 1, L_0x55d0c5b6c2e0, L_0x55d0c5b6c3f0, C4<0>, C4<0>;
L_0x55d0c5b6c670 .functor OR 1, L_0x55d0c5b6c4b0, L_0x55d0c5b6c520, C4<0>, C4<0>;
v0x55d0c53b4f70_0 .net "a", 0 0, L_0x55d0c5b6c780;  1 drivers
v0x55d0c53ab6b0_0 .net "b", 0 0, L_0x55d0c5b6c8b0;  1 drivers
v0x55d0c53b0ab0_0 .net "ca", 0 0, L_0x55d0c5b6c670;  1 drivers
v0x55d0c53b0b50_0 .net "cin", 0 0, L_0x55d0c5b6c9e0;  1 drivers
v0x55d0c53aeed0_0 .net "sum", 0 0, L_0x55d0c5b6c220;  1 drivers
v0x55d0c53ad2f0_0 .net "w1", 0 0, L_0x55d0c5b6bdc0;  1 drivers
v0x55d0c53a0f70_0 .net "w2", 0 0, L_0x55d0c5b6c2e0;  1 drivers
v0x55d0c53a6370_0 .net "w3", 0 0, L_0x55d0c5b6c3f0;  1 drivers
v0x55d0c53a4790_0 .net "w4", 0 0, L_0x55d0c5b6c4b0;  1 drivers
v0x55d0c53a2bb0_0 .net "w5", 0 0, L_0x55d0c5b6c520;  1 drivers
S_0x55d0c5418c80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54293e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b6cb10 .functor XOR 1, L_0x55d0c5b6cff0, L_0x55d0c5b6d120, C4<0>, C4<0>;
L_0x55d0c5b6cb80 .functor XOR 1, L_0x55d0c5b6cb10, L_0x55d0c5b6d250, C4<0>, C4<0>;
L_0x55d0c5b6cbf0 .functor AND 1, L_0x55d0c5b6cff0, L_0x55d0c5b6d120, C4<1>, C4<1>;
L_0x55d0c5b6cc60 .functor AND 1, L_0x55d0c5b6cff0, L_0x55d0c5b6d250, C4<1>, C4<1>;
L_0x55d0c5b6cd20 .functor AND 1, L_0x55d0c5b6d120, L_0x55d0c5b6d250, C4<1>, C4<1>;
L_0x55d0c5b6cd90 .functor OR 1, L_0x55d0c5b6cbf0, L_0x55d0c5b6cc60, C4<0>, C4<0>;
L_0x55d0c5b6cee0 .functor OR 1, L_0x55d0c5b6cd20, L_0x55d0c5b6cd90, C4<0>, C4<0>;
v0x55d0c53992f0_0 .net "a", 0 0, L_0x55d0c5b6cff0;  1 drivers
v0x55d0c539e6f0_0 .net "b", 0 0, L_0x55d0c5b6d120;  1 drivers
v0x55d0c539cb10_0 .net "ca", 0 0, L_0x55d0c5b6cee0;  1 drivers
v0x55d0c539cbb0_0 .net "cin", 0 0, L_0x55d0c5b6d250;  1 drivers
v0x55d0c539af30_0 .net "sum", 0 0, L_0x55d0c5b6cb80;  1 drivers
v0x55d0c5390810_0 .net "w1", 0 0, L_0x55d0c5b6cb10;  1 drivers
v0x55d0c5395c10_0 .net "w2", 0 0, L_0x55d0c5b6cbf0;  1 drivers
v0x55d0c5394030_0 .net "w3", 0 0, L_0x55d0c5b6cc60;  1 drivers
v0x55d0c5392450_0 .net "w4", 0 0, L_0x55d0c5b6cd20;  1 drivers
v0x55d0c5388b90_0 .net "w5", 0 0, L_0x55d0c5b6cd90;  1 drivers
S_0x55d0c54001b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54293e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b6d3c0 .functor XOR 1, L_0x55d0c5b6d990, L_0x55d0c5b6dac0, C4<0>, C4<0>;
L_0x55d0c5b6d430 .functor XOR 1, L_0x55d0c5b6d3c0, L_0x55d0c5b6dc40, C4<0>, C4<0>;
L_0x55d0c5b6d4f0 .functor AND 1, L_0x55d0c5b6d990, L_0x55d0c5b6dac0, C4<1>, C4<1>;
L_0x55d0c5b6d600 .functor AND 1, L_0x55d0c5b6d990, L_0x55d0c5b6dc40, C4<1>, C4<1>;
L_0x55d0c5b6d6c0 .functor AND 1, L_0x55d0c5b6dac0, L_0x55d0c5b6dc40, C4<1>, C4<1>;
L_0x55d0c5b6d730 .functor OR 1, L_0x55d0c5b6d4f0, L_0x55d0c5b6d600, C4<0>, C4<0>;
L_0x55d0c5b6d880 .functor OR 1, L_0x55d0c5b6d6c0, L_0x55d0c5b6d730, C4<0>, C4<0>;
v0x55d0c538df90_0 .net "a", 0 0, L_0x55d0c5b6d990;  1 drivers
v0x55d0c538c3b0_0 .net "b", 0 0, L_0x55d0c5b6dac0;  1 drivers
v0x55d0c538a7d0_0 .net "ca", 0 0, L_0x55d0c5b6d880;  1 drivers
v0x55d0c538a870_0 .net "cin", 0 0, L_0x55d0c5b6dc40;  1 drivers
v0x55d0c537f250_0 .net "sum", 0 0, L_0x55d0c5b6d430;  1 drivers
v0x55d0c5384650_0 .net "w1", 0 0, L_0x55d0c5b6d3c0;  1 drivers
v0x55d0c5382a70_0 .net "w2", 0 0, L_0x55d0c5b6d4f0;  1 drivers
v0x55d0c5380e90_0 .net "w3", 0 0, L_0x55d0c5b6d600;  1 drivers
v0x55d0c53775d0_0 .net "w4", 0 0, L_0x55d0c5b6d6c0;  1 drivers
v0x55d0c537c9d0_0 .net "w5", 0 0, L_0x55d0c5b6d730;  1 drivers
S_0x55d0c5407fc0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54293e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b6dd70 .functor XOR 1, L_0x55d0c5b6e210, L_0x55d0c5b6e3d0, C4<0>, C4<0>;
L_0x55d0c5b6dde0 .functor XOR 1, L_0x55d0c5b6dd70, L_0x55d0c5b6e590, C4<0>, C4<0>;
L_0x55d0c5b6de50 .functor AND 1, L_0x55d0c5b6e210, L_0x55d0c5b6e3d0, C4<1>, C4<1>;
L_0x55d0c5b6dec0 .functor AND 1, L_0x55d0c5b6e210, L_0x55d0c5b6e590, C4<1>, C4<1>;
L_0x55d0c5b6df80 .functor AND 1, L_0x55d0c5b6e3d0, L_0x55d0c5b6e590, C4<1>, C4<1>;
L_0x55d0c5b6dff0 .functor OR 1, L_0x55d0c5b6de50, L_0x55d0c5b6dec0, C4<0>, C4<0>;
L_0x55d0c5b6e100 .functor OR 1, L_0x55d0c5b6df80, L_0x55d0c5b6dff0, C4<0>, C4<0>;
v0x55d0c537adf0_0 .net "a", 0 0, L_0x55d0c5b6e210;  1 drivers
v0x55d0c5379210_0 .net "b", 0 0, L_0x55d0c5b6e3d0;  1 drivers
v0x55d0c536eaf0_0 .net "ca", 0 0, L_0x55d0c5b6e100;  1 drivers
v0x55d0c536eb90_0 .net "cin", 0 0, L_0x55d0c5b6e590;  1 drivers
v0x55d0c5373ef0_0 .net "sum", 0 0, L_0x55d0c5b6dde0;  1 drivers
v0x55d0c5372310_0 .net "w1", 0 0, L_0x55d0c5b6dd70;  1 drivers
v0x55d0c5370730_0 .net "w2", 0 0, L_0x55d0c5b6de50;  1 drivers
v0x55d0c5366e70_0 .net "w3", 0 0, L_0x55d0c5b6dec0;  1 drivers
v0x55d0c536c270_0 .net "w4", 0 0, L_0x55d0c5b6df80;  1 drivers
v0x55d0c536a690_0 .net "w5", 0 0, L_0x55d0c5b6dff0;  1 drivers
S_0x55d0c54076c0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5139b10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c51c6860_0 .net "a", 15 0, L_0x55d0c5b7aa60;  1 drivers
v0x55d0c51cbc60_0 .net "b", 15 0, L_0x55d0c5b7ab50;  1 drivers
v0x55d0c51ca080_0 .net "ca", 15 0, L_0x55d0c5b7a8d0;  1 drivers
v0x55d0c51c84a0_0 .net "cin", 15 0, L_0x55d0c5b7ac40;  1 drivers
v0x55d0c51bab70_0 .net "sum", 15 0, L_0x55d0c5b7a790;  1 drivers
L_0x55d0c5b74e10 .part L_0x55d0c5b7aa60, 0, 8;
L_0x55d0c5b74eb0 .part L_0x55d0c5b7ab50, 0, 8;
L_0x55d0c5b74f50 .part L_0x55d0c5b7ac40, 0, 8;
L_0x55d0c5b7a4c0 .part L_0x55d0c5b7aa60, 8, 8;
L_0x55d0c5b7a5b0 .part L_0x55d0c5b7ab50, 8, 8;
L_0x55d0c5b7a6a0 .part L_0x55d0c5b7ac40, 8, 8;
L_0x55d0c5b7a790 .concat8 [ 8 8 0 0], L_0x55d0c5b74b40, L_0x55d0c5b7a1f0;
L_0x55d0c5b7a8d0 .concat8 [ 8 8 0 0], L_0x55d0c5b74c80, L_0x55d0c5b7a330;
S_0x55d0c53f7860 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c54076c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c528b360_0 .net "a", 7 0, L_0x55d0c5b74e10;  1 drivers
v0x55d0c5290760_0 .net "b", 7 0, L_0x55d0c5b74eb0;  1 drivers
v0x55d0c528eb80_0 .net "ca", 7 0, L_0x55d0c5b74c80;  1 drivers
v0x55d0c528cfa0_0 .net "cin", 7 0, L_0x55d0c5b74f50;  1 drivers
v0x55d0c52836e0_0 .net "sum", 7 0, L_0x55d0c5b74b40;  1 drivers
L_0x55d0c5b71ea0 .part L_0x55d0c5b74e10, 0, 4;
L_0x55d0c5b71f40 .part L_0x55d0c5b74eb0, 0, 4;
L_0x55d0c5b71fe0 .part L_0x55d0c5b74f50, 0, 4;
L_0x55d0c5b74830 .part L_0x55d0c5b74e10, 4, 4;
L_0x55d0c5b74920 .part L_0x55d0c5b74eb0, 4, 4;
L_0x55d0c5b74a10 .part L_0x55d0c5b74f50, 4, 4;
L_0x55d0c5b74b40 .concat8 [ 4 4 0 0], L_0x55d0c5b71c90, L_0x55d0c5b74620;
L_0x55d0c5b74c80 .concat8 [ 4 4 0 0], L_0x55d0c5b71d30, L_0x55d0c5b746c0;
S_0x55d0c53f6f60 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c53f7860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c52f77a0_0 .net "a", 3 0, L_0x55d0c5b71ea0;  1 drivers
v0x55d0c52f5bc0_0 .net "b", 3 0, L_0x55d0c5b71f40;  1 drivers
v0x55d0c52ec300_0 .net "ca", 3 0, L_0x55d0c5b71d30;  1 drivers
v0x55d0c52f1700_0 .net "cin", 3 0, L_0x55d0c5b71fe0;  1 drivers
v0x55d0c52efb20_0 .net "sum", 3 0, L_0x55d0c5b71c90;  1 drivers
L_0x55d0c5b6fc50 .part L_0x55d0c5b71ea0, 0, 1;
L_0x55d0c5b6fd80 .part L_0x55d0c5b71f40, 0, 1;
L_0x55d0c5b6feb0 .part L_0x55d0c5b71fe0, 0, 1;
L_0x55d0c5b704c0 .part L_0x55d0c5b71ea0, 1, 1;
L_0x55d0c5b705f0 .part L_0x55d0c5b71f40, 1, 1;
L_0x55d0c5b70720 .part L_0x55d0c5b71fe0, 1, 1;
L_0x55d0c5b70e60 .part L_0x55d0c5b71ea0, 2, 1;
L_0x55d0c5b70f90 .part L_0x55d0c5b71f40, 2, 1;
L_0x55d0c5b71110 .part L_0x55d0c5b71fe0, 2, 1;
L_0x55d0c5b716e0 .part L_0x55d0c5b71ea0, 3, 1;
L_0x55d0c5b718a0 .part L_0x55d0c5b71f40, 3, 1;
L_0x55d0c5b71a60 .part L_0x55d0c5b71fe0, 3, 1;
L_0x55d0c5b71c90 .concat8 [ 1 1 1 1], L_0x55d0c5b6f730, L_0x55d0c5b70050, L_0x55d0c5b70900, L_0x55d0c5b712b0;
L_0x55d0c5b71d30 .concat8 [ 1 1 1 1], L_0x55d0c5b6fb40, L_0x55d0c5b703b0, L_0x55d0c5b70d50, L_0x55d0c5b715d0;
S_0x55d0c53edfa0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53f6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b6e750 .functor XOR 1, L_0x55d0c5b6fc50, L_0x55d0c5b6fd80, C4<0>, C4<0>;
L_0x55d0c5b6f730 .functor XOR 1, L_0x55d0c5b6e750, L_0x55d0c5b6feb0, C4<0>, C4<0>;
L_0x55d0c5b6f7f0 .functor AND 1, L_0x55d0c5b6fc50, L_0x55d0c5b6fd80, C4<1>, C4<1>;
L_0x55d0c5b6f900 .functor AND 1, L_0x55d0c5b6fc50, L_0x55d0c5b6feb0, C4<1>, C4<1>;
L_0x55d0c5b6f9c0 .functor AND 1, L_0x55d0c5b6fd80, L_0x55d0c5b6feb0, C4<1>, C4<1>;
L_0x55d0c5b6fa30 .functor OR 1, L_0x55d0c5b6f7f0, L_0x55d0c5b6f900, C4<0>, C4<0>;
L_0x55d0c5b6fb40 .functor OR 1, L_0x55d0c5b6f9c0, L_0x55d0c5b6fa30, C4<0>, C4<0>;
v0x55d0c5345920_0 .net "a", 0 0, L_0x55d0c5b6fc50;  1 drivers
v0x55d0c5343d40_0 .net "b", 0 0, L_0x55d0c5b6fd80;  1 drivers
v0x55d0c53387c0_0 .net "ca", 0 0, L_0x55d0c5b6fb40;  1 drivers
v0x55d0c5338860_0 .net "cin", 0 0, L_0x55d0c5b6feb0;  1 drivers
v0x55d0c533dbc0_0 .net "sum", 0 0, L_0x55d0c5b6f730;  1 drivers
v0x55d0c533bfe0_0 .net "w1", 0 0, L_0x55d0c5b6e750;  1 drivers
v0x55d0c533a400_0 .net "w2", 0 0, L_0x55d0c5b6f7f0;  1 drivers
v0x55d0c5330b40_0 .net "w3", 0 0, L_0x55d0c5b6f900;  1 drivers
v0x55d0c5335f40_0 .net "w4", 0 0, L_0x55d0c5b6f9c0;  1 drivers
v0x55d0c5334360_0 .net "w5", 0 0, L_0x55d0c5b6fa30;  1 drivers
S_0x55d0c53edd20 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53f6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b6ffe0 .functor XOR 1, L_0x55d0c5b704c0, L_0x55d0c5b705f0, C4<0>, C4<0>;
L_0x55d0c5b70050 .functor XOR 1, L_0x55d0c5b6ffe0, L_0x55d0c5b70720, C4<0>, C4<0>;
L_0x55d0c5b700c0 .functor AND 1, L_0x55d0c5b704c0, L_0x55d0c5b705f0, C4<1>, C4<1>;
L_0x55d0c5b70130 .functor AND 1, L_0x55d0c5b704c0, L_0x55d0c5b70720, C4<1>, C4<1>;
L_0x55d0c5b701f0 .functor AND 1, L_0x55d0c5b705f0, L_0x55d0c5b70720, C4<1>, C4<1>;
L_0x55d0c5b70260 .functor OR 1, L_0x55d0c5b700c0, L_0x55d0c5b70130, C4<0>, C4<0>;
L_0x55d0c5b703b0 .functor OR 1, L_0x55d0c5b701f0, L_0x55d0c5b70260, C4<0>, C4<0>;
v0x55d0c5332780_0 .net "a", 0 0, L_0x55d0c5b704c0;  1 drivers
v0x55d0c5328060_0 .net "b", 0 0, L_0x55d0c5b705f0;  1 drivers
v0x55d0c532d460_0 .net "ca", 0 0, L_0x55d0c5b703b0;  1 drivers
v0x55d0c532d500_0 .net "cin", 0 0, L_0x55d0c5b70720;  1 drivers
v0x55d0c532b880_0 .net "sum", 0 0, L_0x55d0c5b70050;  1 drivers
v0x55d0c5329ca0_0 .net "w1", 0 0, L_0x55d0c5b6ffe0;  1 drivers
v0x55d0c53203e0_0 .net "w2", 0 0, L_0x55d0c5b700c0;  1 drivers
v0x55d0c53257e0_0 .net "w3", 0 0, L_0x55d0c5b70130;  1 drivers
v0x55d0c5323c00_0 .net "w4", 0 0, L_0x55d0c5b701f0;  1 drivers
v0x55d0c5322020_0 .net "w5", 0 0, L_0x55d0c5b70260;  1 drivers
S_0x55d0c53dbdd0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53f6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b70890 .functor XOR 1, L_0x55d0c5b70e60, L_0x55d0c5b70f90, C4<0>, C4<0>;
L_0x55d0c5b70900 .functor XOR 1, L_0x55d0c5b70890, L_0x55d0c5b71110, C4<0>, C4<0>;
L_0x55d0c5b709c0 .functor AND 1, L_0x55d0c5b70e60, L_0x55d0c5b70f90, C4<1>, C4<1>;
L_0x55d0c5b70ad0 .functor AND 1, L_0x55d0c5b70e60, L_0x55d0c5b71110, C4<1>, C4<1>;
L_0x55d0c5b70b90 .functor AND 1, L_0x55d0c5b70f90, L_0x55d0c5b71110, C4<1>, C4<1>;
L_0x55d0c5b70c00 .functor OR 1, L_0x55d0c5b709c0, L_0x55d0c5b70ad0, C4<0>, C4<0>;
L_0x55d0c5b70d50 .functor OR 1, L_0x55d0c5b70b90, L_0x55d0c5b70c00, C4<0>, C4<0>;
v0x55d0c5315ca0_0 .net "a", 0 0, L_0x55d0c5b70e60;  1 drivers
v0x55d0c531b0a0_0 .net "b", 0 0, L_0x55d0c5b70f90;  1 drivers
v0x55d0c53194c0_0 .net "ca", 0 0, L_0x55d0c5b70d50;  1 drivers
v0x55d0c5319560_0 .net "cin", 0 0, L_0x55d0c5b71110;  1 drivers
v0x55d0c53178e0_0 .net "sum", 0 0, L_0x55d0c5b70900;  1 drivers
v0x55d0c530e020_0 .net "w1", 0 0, L_0x55d0c5b70890;  1 drivers
v0x55d0c5313420_0 .net "w2", 0 0, L_0x55d0c5b709c0;  1 drivers
v0x55d0c5311840_0 .net "w3", 0 0, L_0x55d0c5b70ad0;  1 drivers
v0x55d0c530fc60_0 .net "w4", 0 0, L_0x55d0c5b70b90;  1 drivers
v0x55d0c5305540_0 .net "w5", 0 0, L_0x55d0c5b70c00;  1 drivers
S_0x55d0c53e3be0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53f6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b71240 .functor XOR 1, L_0x55d0c5b716e0, L_0x55d0c5b718a0, C4<0>, C4<0>;
L_0x55d0c5b712b0 .functor XOR 1, L_0x55d0c5b71240, L_0x55d0c5b71a60, C4<0>, C4<0>;
L_0x55d0c5b71320 .functor AND 1, L_0x55d0c5b716e0, L_0x55d0c5b718a0, C4<1>, C4<1>;
L_0x55d0c5b71390 .functor AND 1, L_0x55d0c5b716e0, L_0x55d0c5b71a60, C4<1>, C4<1>;
L_0x55d0c5b71450 .functor AND 1, L_0x55d0c5b718a0, L_0x55d0c5b71a60, C4<1>, C4<1>;
L_0x55d0c5b714c0 .functor OR 1, L_0x55d0c5b71320, L_0x55d0c5b71390, C4<0>, C4<0>;
L_0x55d0c5b715d0 .functor OR 1, L_0x55d0c5b71450, L_0x55d0c5b714c0, C4<0>, C4<0>;
v0x55d0c530a940_0 .net "a", 0 0, L_0x55d0c5b716e0;  1 drivers
v0x55d0c5308d60_0 .net "b", 0 0, L_0x55d0c5b718a0;  1 drivers
v0x55d0c5307180_0 .net "ca", 0 0, L_0x55d0c5b715d0;  1 drivers
v0x55d0c5307220_0 .net "cin", 0 0, L_0x55d0c5b71a60;  1 drivers
v0x55d0c52fd8c0_0 .net "sum", 0 0, L_0x55d0c5b712b0;  1 drivers
v0x55d0c5302cc0_0 .net "w1", 0 0, L_0x55d0c5b71240;  1 drivers
v0x55d0c53010e0_0 .net "w2", 0 0, L_0x55d0c5b71320;  1 drivers
v0x55d0c52ff500_0 .net "w3", 0 0, L_0x55d0c5b71390;  1 drivers
v0x55d0c52f3f80_0 .net "w4", 0 0, L_0x55d0c5b71450;  1 drivers
v0x55d0c52f9380_0 .net "w5", 0 0, L_0x55d0c5b714c0;  1 drivers
S_0x55d0c53e32e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c53f7860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c529f360_0 .net "a", 3 0, L_0x55d0c5b74830;  1 drivers
v0x55d0c5295aa0_0 .net "b", 3 0, L_0x55d0c5b74920;  1 drivers
v0x55d0c529aea0_0 .net "ca", 3 0, L_0x55d0c5b746c0;  1 drivers
v0x55d0c52992c0_0 .net "cin", 3 0, L_0x55d0c5b74a10;  1 drivers
v0x55d0c52976e0_0 .net "sum", 3 0, L_0x55d0c5b74620;  1 drivers
L_0x55d0c5b725e0 .part L_0x55d0c5b74830, 0, 1;
L_0x55d0c5b72710 .part L_0x55d0c5b74920, 0, 1;
L_0x55d0c5b72840 .part L_0x55d0c5b74a10, 0, 1;
L_0x55d0c5b72e50 .part L_0x55d0c5b74830, 1, 1;
L_0x55d0c5b72f80 .part L_0x55d0c5b74920, 1, 1;
L_0x55d0c5b730b0 .part L_0x55d0c5b74a10, 1, 1;
L_0x55d0c5b737f0 .part L_0x55d0c5b74830, 2, 1;
L_0x55d0c5b73920 .part L_0x55d0c5b74920, 2, 1;
L_0x55d0c5b73aa0 .part L_0x55d0c5b74a10, 2, 1;
L_0x55d0c5b74070 .part L_0x55d0c5b74830, 3, 1;
L_0x55d0c5b74230 .part L_0x55d0c5b74920, 3, 1;
L_0x55d0c5b743f0 .part L_0x55d0c5b74a10, 3, 1;
L_0x55d0c5b74620 .concat8 [ 1 1 1 1], L_0x55d0c5b72080, L_0x55d0c5b729e0, L_0x55d0c5b73290, L_0x55d0c5b73c40;
L_0x55d0c5b746c0 .concat8 [ 1 1 1 1], L_0x55d0c5b724d0, L_0x55d0c5b72d40, L_0x55d0c5b736e0, L_0x55d0c5b73f60;
S_0x55d0c53d3480 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53e32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b71c20 .functor XOR 1, L_0x55d0c5b725e0, L_0x55d0c5b72710, C4<0>, C4<0>;
L_0x55d0c5b72080 .functor XOR 1, L_0x55d0c5b71c20, L_0x55d0c5b72840, C4<0>, C4<0>;
L_0x55d0c5b72140 .functor AND 1, L_0x55d0c5b725e0, L_0x55d0c5b72710, C4<1>, C4<1>;
L_0x55d0c5b72250 .functor AND 1, L_0x55d0c5b725e0, L_0x55d0c5b72840, C4<1>, C4<1>;
L_0x55d0c5b72310 .functor AND 1, L_0x55d0c5b72710, L_0x55d0c5b72840, C4<1>, C4<1>;
L_0x55d0c5b72380 .functor OR 1, L_0x55d0c5b72140, L_0x55d0c5b72250, C4<0>, C4<0>;
L_0x55d0c5b724d0 .functor OR 1, L_0x55d0c5b72310, L_0x55d0c5b72380, C4<0>, C4<0>;
v0x55d0c52edf40_0 .net "a", 0 0, L_0x55d0c5b725e0;  1 drivers
v0x55d0c52e3820_0 .net "b", 0 0, L_0x55d0c5b72710;  1 drivers
v0x55d0c52e8c20_0 .net "ca", 0 0, L_0x55d0c5b724d0;  1 drivers
v0x55d0c52e8cc0_0 .net "cin", 0 0, L_0x55d0c5b72840;  1 drivers
v0x55d0c52e7040_0 .net "sum", 0 0, L_0x55d0c5b72080;  1 drivers
v0x55d0c52e5460_0 .net "w1", 0 0, L_0x55d0c5b71c20;  1 drivers
v0x55d0c52dbba0_0 .net "w2", 0 0, L_0x55d0c5b72140;  1 drivers
v0x55d0c52e0fa0_0 .net "w3", 0 0, L_0x55d0c5b72250;  1 drivers
v0x55d0c52df3c0_0 .net "w4", 0 0, L_0x55d0c5b72310;  1 drivers
v0x55d0c52dd7e0_0 .net "w5", 0 0, L_0x55d0c5b72380;  1 drivers
S_0x55d0c53d2b80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53e32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b72970 .functor XOR 1, L_0x55d0c5b72e50, L_0x55d0c5b72f80, C4<0>, C4<0>;
L_0x55d0c5b729e0 .functor XOR 1, L_0x55d0c5b72970, L_0x55d0c5b730b0, C4<0>, C4<0>;
L_0x55d0c5b72a50 .functor AND 1, L_0x55d0c5b72e50, L_0x55d0c5b72f80, C4<1>, C4<1>;
L_0x55d0c5b72ac0 .functor AND 1, L_0x55d0c5b72e50, L_0x55d0c5b730b0, C4<1>, C4<1>;
L_0x55d0c5b72b80 .functor AND 1, L_0x55d0c5b72f80, L_0x55d0c5b730b0, C4<1>, C4<1>;
L_0x55d0c5b72bf0 .functor OR 1, L_0x55d0c5b72a50, L_0x55d0c5b72ac0, C4<0>, C4<0>;
L_0x55d0c5b72d40 .functor OR 1, L_0x55d0c5b72b80, L_0x55d0c5b72bf0, C4<0>, C4<0>;
v0x55d0c52cfba0_0 .net "a", 0 0, L_0x55d0c5b72e50;  1 drivers
v0x55d0c52d4fa0_0 .net "b", 0 0, L_0x55d0c5b72f80;  1 drivers
v0x55d0c52d33c0_0 .net "ca", 0 0, L_0x55d0c5b72d40;  1 drivers
v0x55d0c52d3460_0 .net "cin", 0 0, L_0x55d0c5b730b0;  1 drivers
v0x55d0c52d17e0_0 .net "sum", 0 0, L_0x55d0c5b729e0;  1 drivers
v0x55d0c52c7f20_0 .net "w1", 0 0, L_0x55d0c5b72970;  1 drivers
v0x55d0c52cd320_0 .net "w2", 0 0, L_0x55d0c5b72a50;  1 drivers
v0x55d0c52cb740_0 .net "w3", 0 0, L_0x55d0c5b72ac0;  1 drivers
v0x55d0c52c9b60_0 .net "w4", 0 0, L_0x55d0c5b72b80;  1 drivers
v0x55d0c52bf440_0 .net "w5", 0 0, L_0x55d0c5b72bf0;  1 drivers
S_0x55d0c53ba0b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53e32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b73220 .functor XOR 1, L_0x55d0c5b737f0, L_0x55d0c5b73920, C4<0>, C4<0>;
L_0x55d0c5b73290 .functor XOR 1, L_0x55d0c5b73220, L_0x55d0c5b73aa0, C4<0>, C4<0>;
L_0x55d0c5b73350 .functor AND 1, L_0x55d0c5b737f0, L_0x55d0c5b73920, C4<1>, C4<1>;
L_0x55d0c5b73460 .functor AND 1, L_0x55d0c5b737f0, L_0x55d0c5b73aa0, C4<1>, C4<1>;
L_0x55d0c5b73520 .functor AND 1, L_0x55d0c5b73920, L_0x55d0c5b73aa0, C4<1>, C4<1>;
L_0x55d0c5b73590 .functor OR 1, L_0x55d0c5b73350, L_0x55d0c5b73460, C4<0>, C4<0>;
L_0x55d0c5b736e0 .functor OR 1, L_0x55d0c5b73520, L_0x55d0c5b73590, C4<0>, C4<0>;
v0x55d0c52c4840_0 .net "a", 0 0, L_0x55d0c5b737f0;  1 drivers
v0x55d0c52c2c60_0 .net "b", 0 0, L_0x55d0c5b73920;  1 drivers
v0x55d0c52c1080_0 .net "ca", 0 0, L_0x55d0c5b736e0;  1 drivers
v0x55d0c52c1120_0 .net "cin", 0 0, L_0x55d0c5b73aa0;  1 drivers
v0x55d0c52b77c0_0 .net "sum", 0 0, L_0x55d0c5b73290;  1 drivers
v0x55d0c52bcbc0_0 .net "w1", 0 0, L_0x55d0c5b73220;  1 drivers
v0x55d0c52bafe0_0 .net "w2", 0 0, L_0x55d0c5b73350;  1 drivers
v0x55d0c52b9400_0 .net "w3", 0 0, L_0x55d0c5b73460;  1 drivers
v0x55d0c52ade80_0 .net "w4", 0 0, L_0x55d0c5b73520;  1 drivers
v0x55d0c52b3280_0 .net "w5", 0 0, L_0x55d0c5b73590;  1 drivers
S_0x55d0c53c1ec0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53e32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b73bd0 .functor XOR 1, L_0x55d0c5b74070, L_0x55d0c5b74230, C4<0>, C4<0>;
L_0x55d0c5b73c40 .functor XOR 1, L_0x55d0c5b73bd0, L_0x55d0c5b743f0, C4<0>, C4<0>;
L_0x55d0c5b73cb0 .functor AND 1, L_0x55d0c5b74070, L_0x55d0c5b74230, C4<1>, C4<1>;
L_0x55d0c5b73d20 .functor AND 1, L_0x55d0c5b74070, L_0x55d0c5b743f0, C4<1>, C4<1>;
L_0x55d0c5b73de0 .functor AND 1, L_0x55d0c5b74230, L_0x55d0c5b743f0, C4<1>, C4<1>;
L_0x55d0c5b73e50 .functor OR 1, L_0x55d0c5b73cb0, L_0x55d0c5b73d20, C4<0>, C4<0>;
L_0x55d0c5b73f60 .functor OR 1, L_0x55d0c5b73de0, L_0x55d0c5b73e50, C4<0>, C4<0>;
v0x55d0c52b16a0_0 .net "a", 0 0, L_0x55d0c5b74070;  1 drivers
v0x55d0c52afac0_0 .net "b", 0 0, L_0x55d0c5b74230;  1 drivers
v0x55d0c52a6200_0 .net "ca", 0 0, L_0x55d0c5b73f60;  1 drivers
v0x55d0c52a62a0_0 .net "cin", 0 0, L_0x55d0c5b743f0;  1 drivers
v0x55d0c52ab600_0 .net "sum", 0 0, L_0x55d0c5b73c40;  1 drivers
v0x55d0c52a9a20_0 .net "w1", 0 0, L_0x55d0c5b73bd0;  1 drivers
v0x55d0c52a7e40_0 .net "w2", 0 0, L_0x55d0c5b73cb0;  1 drivers
v0x55d0c529d720_0 .net "w3", 0 0, L_0x55d0c5b73d20;  1 drivers
v0x55d0c52a2b20_0 .net "w4", 0 0, L_0x55d0c5b73de0;  1 drivers
v0x55d0c52a0f40_0 .net "w5", 0 0, L_0x55d0c5b73e50;  1 drivers
S_0x55d0c53c15c0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c54076c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c51d8c00_0 .net "a", 7 0, L_0x55d0c5b7a4c0;  1 drivers
v0x55d0c51ce4e0_0 .net "b", 7 0, L_0x55d0c5b7a5b0;  1 drivers
v0x55d0c51d38e0_0 .net "ca", 7 0, L_0x55d0c5b7a330;  1 drivers
v0x55d0c51d1d00_0 .net "cin", 7 0, L_0x55d0c5b7a6a0;  1 drivers
v0x55d0c51d0120_0 .net "sum", 7 0, L_0x55d0c5b7a1f0;  1 drivers
L_0x55d0c5b77690 .part L_0x55d0c5b7a4c0, 0, 4;
L_0x55d0c5b77730 .part L_0x55d0c5b7a5b0, 0, 4;
L_0x55d0c5b777d0 .part L_0x55d0c5b7a6a0, 0, 4;
L_0x55d0c5b79f20 .part L_0x55d0c5b7a4c0, 4, 4;
L_0x55d0c5b7a010 .part L_0x55d0c5b7a5b0, 4, 4;
L_0x55d0c5b7a100 .part L_0x55d0c5b7a6a0, 4, 4;
L_0x55d0c5b7a1f0 .concat8 [ 4 4 0 0], L_0x55d0c5b77480, L_0x55d0c5b79d10;
L_0x55d0c5b7a330 .concat8 [ 4 4 0 0], L_0x55d0c5b77520, L_0x55d0c5b79db0;
S_0x55d0c53b1760 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c53c15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5239e40_0 .net "a", 3 0, L_0x55d0c5b77690;  1 drivers
v0x55d0c5238260_0 .net "b", 3 0, L_0x55d0c5b77730;  1 drivers
v0x55d0c5236680_0 .net "ca", 3 0, L_0x55d0c5b77520;  1 drivers
v0x55d0c522cdc0_0 .net "cin", 3 0, L_0x55d0c5b777d0;  1 drivers
v0x55d0c52321c0_0 .net "sum", 3 0, L_0x55d0c5b77480;  1 drivers
L_0x55d0c5b75510 .part L_0x55d0c5b77690, 0, 1;
L_0x55d0c5b75640 .part L_0x55d0c5b77730, 0, 1;
L_0x55d0c5b75770 .part L_0x55d0c5b777d0, 0, 1;
L_0x55d0c5b75d80 .part L_0x55d0c5b77690, 1, 1;
L_0x55d0c5b75eb0 .part L_0x55d0c5b77730, 1, 1;
L_0x55d0c5b75fe0 .part L_0x55d0c5b777d0, 1, 1;
L_0x55d0c5b76600 .part L_0x55d0c5b77690, 2, 1;
L_0x55d0c5b76730 .part L_0x55d0c5b77730, 2, 1;
L_0x55d0c5b768b0 .part L_0x55d0c5b777d0, 2, 1;
L_0x55d0c5b76ed0 .part L_0x55d0c5b77690, 3, 1;
L_0x55d0c5b77090 .part L_0x55d0c5b77730, 3, 1;
L_0x55d0c5b77250 .part L_0x55d0c5b777d0, 3, 1;
L_0x55d0c5b77480 .concat8 [ 1 1 1 1], L_0x55d0c5b74ff0, L_0x55d0c5b75910, L_0x55d0c5b76180, L_0x55d0c5b76a50;
L_0x55d0c5b77520 .concat8 [ 1 1 1 1], L_0x55d0c5b75400, L_0x55d0c5b75c70, L_0x55d0c5b764f0, L_0x55d0c5b76dc0;
S_0x55d0c53b0e60 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53b1760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b745b0 .functor XOR 1, L_0x55d0c5b75510, L_0x55d0c5b75640, C4<0>, C4<0>;
L_0x55d0c5b74ff0 .functor XOR 1, L_0x55d0c5b745b0, L_0x55d0c5b75770, C4<0>, C4<0>;
L_0x55d0c5b750b0 .functor AND 1, L_0x55d0c5b75510, L_0x55d0c5b75640, C4<1>, C4<1>;
L_0x55d0c5b751c0 .functor AND 1, L_0x55d0c5b75510, L_0x55d0c5b75770, C4<1>, C4<1>;
L_0x55d0c5b75280 .functor AND 1, L_0x55d0c5b75640, L_0x55d0c5b75770, C4<1>, C4<1>;
L_0x55d0c5b752f0 .functor OR 1, L_0x55d0c5b750b0, L_0x55d0c5b751c0, C4<0>, C4<0>;
L_0x55d0c5b75400 .functor OR 1, L_0x55d0c5b75280, L_0x55d0c5b752f0, C4<0>, C4<0>;
v0x55d0c5288ae0_0 .net "a", 0 0, L_0x55d0c5b75510;  1 drivers
v0x55d0c5286f00_0 .net "b", 0 0, L_0x55d0c5b75640;  1 drivers
v0x55d0c5285320_0 .net "ca", 0 0, L_0x55d0c5b75400;  1 drivers
v0x55d0c52853c0_0 .net "cin", 0 0, L_0x55d0c5b75770;  1 drivers
v0x55d0c527ac00_0 .net "sum", 0 0, L_0x55d0c5b74ff0;  1 drivers
v0x55d0c5280000_0 .net "w1", 0 0, L_0x55d0c5b745b0;  1 drivers
v0x55d0c527e420_0 .net "w2", 0 0, L_0x55d0c5b750b0;  1 drivers
v0x55d0c527c840_0 .net "w3", 0 0, L_0x55d0c5b751c0;  1 drivers
v0x55d0c5272f80_0 .net "w4", 0 0, L_0x55d0c5b75280;  1 drivers
v0x55d0c5278380_0 .net "w5", 0 0, L_0x55d0c5b752f0;  1 drivers
S_0x55d0c5397590 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53b1760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b758a0 .functor XOR 1, L_0x55d0c5b75d80, L_0x55d0c5b75eb0, C4<0>, C4<0>;
L_0x55d0c5b75910 .functor XOR 1, L_0x55d0c5b758a0, L_0x55d0c5b75fe0, C4<0>, C4<0>;
L_0x55d0c5b75980 .functor AND 1, L_0x55d0c5b75d80, L_0x55d0c5b75eb0, C4<1>, C4<1>;
L_0x55d0c5b759f0 .functor AND 1, L_0x55d0c5b75d80, L_0x55d0c5b75fe0, C4<1>, C4<1>;
L_0x55d0c5b75ab0 .functor AND 1, L_0x55d0c5b75eb0, L_0x55d0c5b75fe0, C4<1>, C4<1>;
L_0x55d0c5b75b20 .functor OR 1, L_0x55d0c5b75980, L_0x55d0c5b759f0, C4<0>, C4<0>;
L_0x55d0c5b75c70 .functor OR 1, L_0x55d0c5b75ab0, L_0x55d0c5b75b20, C4<0>, C4<0>;
v0x55d0c52767a0_0 .net "a", 0 0, L_0x55d0c5b75d80;  1 drivers
v0x55d0c5274bc0_0 .net "b", 0 0, L_0x55d0c5b75eb0;  1 drivers
v0x55d0c5269640_0 .net "ca", 0 0, L_0x55d0c5b75c70;  1 drivers
v0x55d0c52696e0_0 .net "cin", 0 0, L_0x55d0c5b75fe0;  1 drivers
v0x55d0c526ea40_0 .net "sum", 0 0, L_0x55d0c5b75910;  1 drivers
v0x55d0c526ce60_0 .net "w1", 0 0, L_0x55d0c5b758a0;  1 drivers
v0x55d0c526b280_0 .net "w2", 0 0, L_0x55d0c5b75980;  1 drivers
v0x55d0c52619c0_0 .net "w3", 0 0, L_0x55d0c5b759f0;  1 drivers
v0x55d0c5266dc0_0 .net "w4", 0 0, L_0x55d0c5b75ab0;  1 drivers
v0x55d0c52651e0_0 .net "w5", 0 0, L_0x55d0c5b75b20;  1 drivers
S_0x55d0c539f3a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53b1760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b76110 .functor XOR 1, L_0x55d0c5b76600, L_0x55d0c5b76730, C4<0>, C4<0>;
L_0x55d0c5b76180 .functor XOR 1, L_0x55d0c5b76110, L_0x55d0c5b768b0, C4<0>, C4<0>;
L_0x55d0c5b761f0 .functor AND 1, L_0x55d0c5b76600, L_0x55d0c5b76730, C4<1>, C4<1>;
L_0x55d0c5b762b0 .functor AND 1, L_0x55d0c5b76600, L_0x55d0c5b768b0, C4<1>, C4<1>;
L_0x55d0c5b76370 .functor AND 1, L_0x55d0c5b76730, L_0x55d0c5b768b0, C4<1>, C4<1>;
L_0x55d0c5b763e0 .functor OR 1, L_0x55d0c5b761f0, L_0x55d0c5b762b0, C4<0>, C4<0>;
L_0x55d0c5b764f0 .functor OR 1, L_0x55d0c5b76370, L_0x55d0c5b763e0, C4<0>, C4<0>;
v0x55d0c5263600_0 .net "a", 0 0, L_0x55d0c5b76600;  1 drivers
v0x55d0c5258ee0_0 .net "b", 0 0, L_0x55d0c5b76730;  1 drivers
v0x55d0c525e2e0_0 .net "ca", 0 0, L_0x55d0c5b764f0;  1 drivers
v0x55d0c525e380_0 .net "cin", 0 0, L_0x55d0c5b768b0;  1 drivers
v0x55d0c525c700_0 .net "sum", 0 0, L_0x55d0c5b76180;  1 drivers
v0x55d0c525ab20_0 .net "w1", 0 0, L_0x55d0c5b76110;  1 drivers
v0x55d0c5251260_0 .net "w2", 0 0, L_0x55d0c5b761f0;  1 drivers
v0x55d0c5256660_0 .net "w3", 0 0, L_0x55d0c5b762b0;  1 drivers
v0x55d0c5254a80_0 .net "w4", 0 0, L_0x55d0c5b76370;  1 drivers
v0x55d0c5252ea0_0 .net "w5", 0 0, L_0x55d0c5b763e0;  1 drivers
S_0x55d0c539eaa0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53b1760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b769e0 .functor XOR 1, L_0x55d0c5b76ed0, L_0x55d0c5b77090, C4<0>, C4<0>;
L_0x55d0c5b76a50 .functor XOR 1, L_0x55d0c5b769e0, L_0x55d0c5b77250, C4<0>, C4<0>;
L_0x55d0c5b76ac0 .functor AND 1, L_0x55d0c5b76ed0, L_0x55d0c5b77090, C4<1>, C4<1>;
L_0x55d0c5b76b80 .functor AND 1, L_0x55d0c5b76ed0, L_0x55d0c5b77250, C4<1>, C4<1>;
L_0x55d0c5b76c40 .functor AND 1, L_0x55d0c5b77090, L_0x55d0c5b77250, C4<1>, C4<1>;
L_0x55d0c5b76cb0 .functor OR 1, L_0x55d0c5b76ac0, L_0x55d0c5b76b80, C4<0>, C4<0>;
L_0x55d0c5b76dc0 .functor OR 1, L_0x55d0c5b76c40, L_0x55d0c5b76cb0, C4<0>, C4<0>;
v0x55d0c52451a0_0 .net "a", 0 0, L_0x55d0c5b76ed0;  1 drivers
v0x55d0c524a5a0_0 .net "b", 0 0, L_0x55d0c5b77090;  1 drivers
v0x55d0c52489c0_0 .net "ca", 0 0, L_0x55d0c5b76dc0;  1 drivers
v0x55d0c5248a60_0 .net "cin", 0 0, L_0x55d0c5b77250;  1 drivers
v0x55d0c5246de0_0 .net "sum", 0 0, L_0x55d0c5b76a50;  1 drivers
v0x55d0c523d520_0 .net "w1", 0 0, L_0x55d0c5b769e0;  1 drivers
v0x55d0c5242920_0 .net "w2", 0 0, L_0x55d0c5b76ac0;  1 drivers
v0x55d0c5240d40_0 .net "w3", 0 0, L_0x55d0c5b76b80;  1 drivers
v0x55d0c523f160_0 .net "w4", 0 0, L_0x55d0c5b76c40;  1 drivers
v0x55d0c5234a40_0 .net "w5", 0 0, L_0x55d0c5b76cb0;  1 drivers
S_0x55d0c538ec40 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c53c15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51e2460_0 .net "a", 3 0, L_0x55d0c5b79f20;  1 drivers
v0x55d0c51e0880_0 .net "b", 3 0, L_0x55d0c5b7a010;  1 drivers
v0x55d0c51d6fc0_0 .net "ca", 3 0, L_0x55d0c5b79db0;  1 drivers
v0x55d0c51dc3c0_0 .net "cin", 3 0, L_0x55d0c5b7a100;  1 drivers
v0x55d0c51da7e0_0 .net "sum", 3 0, L_0x55d0c5b79d10;  1 drivers
L_0x55d0c5b77d90 .part L_0x55d0c5b79f20, 0, 1;
L_0x55d0c5b77ec0 .part L_0x55d0c5b7a010, 0, 1;
L_0x55d0c5b77ff0 .part L_0x55d0c5b7a100, 0, 1;
L_0x55d0c5b785c0 .part L_0x55d0c5b79f20, 1, 1;
L_0x55d0c5b786f0 .part L_0x55d0c5b7a010, 1, 1;
L_0x55d0c5b78820 .part L_0x55d0c5b7a100, 1, 1;
L_0x55d0c5b78ee0 .part L_0x55d0c5b79f20, 2, 1;
L_0x55d0c5b79010 .part L_0x55d0c5b7a010, 2, 1;
L_0x55d0c5b79190 .part L_0x55d0c5b7a100, 2, 1;
L_0x55d0c5b79760 .part L_0x55d0c5b79f20, 3, 1;
L_0x55d0c5b79920 .part L_0x55d0c5b7a010, 3, 1;
L_0x55d0c5b79ae0 .part L_0x55d0c5b7a100, 3, 1;
L_0x55d0c5b79d10 .concat8 [ 1 1 1 1], L_0x55d0c5b77870, L_0x55d0c5b78190, L_0x55d0c5b789c0, L_0x55d0c5b79330;
L_0x55d0c5b79db0 .concat8 [ 1 1 1 1], L_0x55d0c5b77c80, L_0x55d0c5b784b0, L_0x55d0c5b78dd0, L_0x55d0c5b79650;
S_0x55d0c538e340 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c538ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b77410 .functor XOR 1, L_0x55d0c5b77d90, L_0x55d0c5b77ec0, C4<0>, C4<0>;
L_0x55d0c5b77870 .functor XOR 1, L_0x55d0c5b77410, L_0x55d0c5b77ff0, C4<0>, C4<0>;
L_0x55d0c5b77930 .functor AND 1, L_0x55d0c5b77d90, L_0x55d0c5b77ec0, C4<1>, C4<1>;
L_0x55d0c5b77a40 .functor AND 1, L_0x55d0c5b77d90, L_0x55d0c5b77ff0, C4<1>, C4<1>;
L_0x55d0c5b77b00 .functor AND 1, L_0x55d0c5b77ec0, L_0x55d0c5b77ff0, C4<1>, C4<1>;
L_0x55d0c5b77b70 .functor OR 1, L_0x55d0c5b77930, L_0x55d0c5b77a40, C4<0>, C4<0>;
L_0x55d0c5b77c80 .functor OR 1, L_0x55d0c5b77b00, L_0x55d0c5b77b70, C4<0>, C4<0>;
v0x55d0c52305e0_0 .net "a", 0 0, L_0x55d0c5b77d90;  1 drivers
v0x55d0c522ea00_0 .net "b", 0 0, L_0x55d0c5b77ec0;  1 drivers
v0x55d0c5223480_0 .net "ca", 0 0, L_0x55d0c5b77c80;  1 drivers
v0x55d0c5223520_0 .net "cin", 0 0, L_0x55d0c5b77ff0;  1 drivers
v0x55d0c5228880_0 .net "sum", 0 0, L_0x55d0c5b77870;  1 drivers
v0x55d0c5226ca0_0 .net "w1", 0 0, L_0x55d0c5b77410;  1 drivers
v0x55d0c52250c0_0 .net "w2", 0 0, L_0x55d0c5b77930;  1 drivers
v0x55d0c521b800_0 .net "w3", 0 0, L_0x55d0c5b77a40;  1 drivers
v0x55d0c5220c00_0 .net "w4", 0 0, L_0x55d0c5b77b00;  1 drivers
v0x55d0c521f020_0 .net "w5", 0 0, L_0x55d0c5b77b70;  1 drivers
S_0x55d0c5375870 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c538ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b78120 .functor XOR 1, L_0x55d0c5b785c0, L_0x55d0c5b786f0, C4<0>, C4<0>;
L_0x55d0c5b78190 .functor XOR 1, L_0x55d0c5b78120, L_0x55d0c5b78820, C4<0>, C4<0>;
L_0x55d0c5b78200 .functor AND 1, L_0x55d0c5b785c0, L_0x55d0c5b786f0, C4<1>, C4<1>;
L_0x55d0c5b78270 .functor AND 1, L_0x55d0c5b785c0, L_0x55d0c5b78820, C4<1>, C4<1>;
L_0x55d0c5b78330 .functor AND 1, L_0x55d0c5b786f0, L_0x55d0c5b78820, C4<1>, C4<1>;
L_0x55d0c5b783a0 .functor OR 1, L_0x55d0c5b78200, L_0x55d0c5b78270, C4<0>, C4<0>;
L_0x55d0c5b784b0 .functor OR 1, L_0x55d0c5b78330, L_0x55d0c5b783a0, C4<0>, C4<0>;
v0x55d0c521d440_0 .net "a", 0 0, L_0x55d0c5b785c0;  1 drivers
v0x55d0c5212d20_0 .net "b", 0 0, L_0x55d0c5b786f0;  1 drivers
v0x55d0c5218120_0 .net "ca", 0 0, L_0x55d0c5b784b0;  1 drivers
v0x55d0c52181c0_0 .net "cin", 0 0, L_0x55d0c5b78820;  1 drivers
v0x55d0c5216540_0 .net "sum", 0 0, L_0x55d0c5b78190;  1 drivers
v0x55d0c5214960_0 .net "w1", 0 0, L_0x55d0c5b78120;  1 drivers
v0x55d0c520b0a0_0 .net "w2", 0 0, L_0x55d0c5b78200;  1 drivers
v0x55d0c52104a0_0 .net "w3", 0 0, L_0x55d0c5b78270;  1 drivers
v0x55d0c520e8c0_0 .net "w4", 0 0, L_0x55d0c5b78330;  1 drivers
v0x55d0c520cce0_0 .net "w5", 0 0, L_0x55d0c5b783a0;  1 drivers
S_0x55d0c537d680 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c538ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b78950 .functor XOR 1, L_0x55d0c5b78ee0, L_0x55d0c5b79010, C4<0>, C4<0>;
L_0x55d0c5b789c0 .functor XOR 1, L_0x55d0c5b78950, L_0x55d0c5b79190, C4<0>, C4<0>;
L_0x55d0c5b78a80 .functor AND 1, L_0x55d0c5b78ee0, L_0x55d0c5b79010, C4<1>, C4<1>;
L_0x55d0c5b78b90 .functor AND 1, L_0x55d0c5b78ee0, L_0x55d0c5b79190, C4<1>, C4<1>;
L_0x55d0c5b78c50 .functor AND 1, L_0x55d0c5b79010, L_0x55d0c5b79190, C4<1>, C4<1>;
L_0x55d0c5b78cc0 .functor OR 1, L_0x55d0c5b78a80, L_0x55d0c5b78b90, C4<0>, C4<0>;
L_0x55d0c5b78dd0 .functor OR 1, L_0x55d0c5b78c50, L_0x55d0c5b78cc0, C4<0>, C4<0>;
v0x55d0c5200960_0 .net "a", 0 0, L_0x55d0c5b78ee0;  1 drivers
v0x55d0c5205d60_0 .net "b", 0 0, L_0x55d0c5b79010;  1 drivers
v0x55d0c5204180_0 .net "ca", 0 0, L_0x55d0c5b78dd0;  1 drivers
v0x55d0c5204220_0 .net "cin", 0 0, L_0x55d0c5b79190;  1 drivers
v0x55d0c52025a0_0 .net "sum", 0 0, L_0x55d0c5b789c0;  1 drivers
v0x55d0c51f8ce0_0 .net "w1", 0 0, L_0x55d0c5b78950;  1 drivers
v0x55d0c51fe0e0_0 .net "w2", 0 0, L_0x55d0c5b78a80;  1 drivers
v0x55d0c51fc500_0 .net "w3", 0 0, L_0x55d0c5b78b90;  1 drivers
v0x55d0c51fa920_0 .net "w4", 0 0, L_0x55d0c5b78c50;  1 drivers
v0x55d0c51f0200_0 .net "w5", 0 0, L_0x55d0c5b78cc0;  1 drivers
S_0x55d0c537cd80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c538ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b792c0 .functor XOR 1, L_0x55d0c5b79760, L_0x55d0c5b79920, C4<0>, C4<0>;
L_0x55d0c5b79330 .functor XOR 1, L_0x55d0c5b792c0, L_0x55d0c5b79ae0, C4<0>, C4<0>;
L_0x55d0c5b793a0 .functor AND 1, L_0x55d0c5b79760, L_0x55d0c5b79920, C4<1>, C4<1>;
L_0x55d0c5b79410 .functor AND 1, L_0x55d0c5b79760, L_0x55d0c5b79ae0, C4<1>, C4<1>;
L_0x55d0c5b794d0 .functor AND 1, L_0x55d0c5b79920, L_0x55d0c5b79ae0, C4<1>, C4<1>;
L_0x55d0c5b79540 .functor OR 1, L_0x55d0c5b793a0, L_0x55d0c5b79410, C4<0>, C4<0>;
L_0x55d0c5b79650 .functor OR 1, L_0x55d0c5b794d0, L_0x55d0c5b79540, C4<0>, C4<0>;
v0x55d0c51f5600_0 .net "a", 0 0, L_0x55d0c5b79760;  1 drivers
v0x55d0c51f3a20_0 .net "b", 0 0, L_0x55d0c5b79920;  1 drivers
v0x55d0c51f1e40_0 .net "ca", 0 0, L_0x55d0c5b79650;  1 drivers
v0x55d0c51f1ee0_0 .net "cin", 0 0, L_0x55d0c5b79ae0;  1 drivers
v0x55d0c51e8580_0 .net "sum", 0 0, L_0x55d0c5b79330;  1 drivers
v0x55d0c51ed980_0 .net "w1", 0 0, L_0x55d0c5b792c0;  1 drivers
v0x55d0c51ebda0_0 .net "w2", 0 0, L_0x55d0c5b793a0;  1 drivers
v0x55d0c51ea1c0_0 .net "w3", 0 0, L_0x55d0c5b79410;  1 drivers
v0x55d0c51dec40_0 .net "w4", 0 0, L_0x55d0c5b794d0;  1 drivers
v0x55d0c51e4040_0 .net "w5", 0 0, L_0x55d0c5b79540;  1 drivers
S_0x55d0c536cf20 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c5139d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4e97d30_0 .net "a", 31 0, L_0x55d0c5b92160;  1 drivers
v0x55d0c4e9d130_0 .net "b", 31 0, L_0x55d0c5b92250;  1 drivers
v0x55d0c4e9b550_0 .net "ca", 31 0, L_0x55d0c5b91fd0;  1 drivers
v0x55d0c4e99970_0 .net "cin", 31 0, L_0x55d0c5b92340;  1 drivers
v0x55d0c4e8e3f0_0 .net "sum", 31 0, L_0x55d0c5b91e90;  1 drivers
L_0x55d0c5b864a0 .part L_0x55d0c5b92160, 0, 16;
L_0x55d0c5b86540 .part L_0x55d0c5b92250, 0, 16;
L_0x55d0c5b865e0 .part L_0x55d0c5b92340, 0, 16;
L_0x55d0c5b91bc0 .part L_0x55d0c5b92160, 16, 16;
L_0x55d0c5b91cb0 .part L_0x55d0c5b92250, 16, 16;
L_0x55d0c5b91da0 .part L_0x55d0c5b92340, 16, 16;
L_0x55d0c5b91e90 .concat8 [ 16 16 0 0], L_0x55d0c5b861d0, L_0x55d0c5b918f0;
L_0x55d0c5b91fd0 .concat8 [ 16 16 0 0], L_0x55d0c5b86310, L_0x55d0c5b91a30;
S_0x55d0c536c620 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c536cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5036de0_0 .net "a", 15 0, L_0x55d0c5b864a0;  1 drivers
v0x55d0c503c1e0_0 .net "b", 15 0, L_0x55d0c5b86540;  1 drivers
v0x55d0c503a600_0 .net "ca", 15 0, L_0x55d0c5b86310;  1 drivers
v0x55d0c5038a20_0 .net "cin", 15 0, L_0x55d0c5b865e0;  1 drivers
v0x55d0c502e300_0 .net "sum", 15 0, L_0x55d0c5b861d0;  1 drivers
L_0x55d0c5b806c0 .part L_0x55d0c5b864a0, 0, 8;
L_0x55d0c5b80760 .part L_0x55d0c5b86540, 0, 8;
L_0x55d0c5b80800 .part L_0x55d0c5b865e0, 0, 8;
L_0x55d0c5b85f00 .part L_0x55d0c5b864a0, 8, 8;
L_0x55d0c5b85ff0 .part L_0x55d0c5b86540, 8, 8;
L_0x55d0c5b860e0 .part L_0x55d0c5b865e0, 8, 8;
L_0x55d0c5b861d0 .concat8 [ 8 8 0 0], L_0x55d0c5b803f0, L_0x55d0c5b85c30;
L_0x55d0c5b86310 .concat8 [ 8 8 0 0], L_0x55d0c5b80530, L_0x55d0c5b85d70;
S_0x55d0c5362cd0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c536c620;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c50fd480_0 .net "a", 7 0, L_0x55d0c5b806c0;  1 drivers
v0x55d0c5102880_0 .net "b", 7 0, L_0x55d0c5b80760;  1 drivers
v0x55d0c5100ca0_0 .net "ca", 7 0, L_0x55d0c5b80530;  1 drivers
v0x55d0c50ff0c0_0 .net "cin", 7 0, L_0x55d0c5b80800;  1 drivers
v0x55d0c50f5800_0 .net "sum", 7 0, L_0x55d0c5b803f0;  1 drivers
L_0x55d0c5b7d890 .part L_0x55d0c5b806c0, 0, 4;
L_0x55d0c5b7d930 .part L_0x55d0c5b80760, 0, 4;
L_0x55d0c5b7d9d0 .part L_0x55d0c5b80800, 0, 4;
L_0x55d0c5b80120 .part L_0x55d0c5b806c0, 4, 4;
L_0x55d0c5b80210 .part L_0x55d0c5b80760, 4, 4;
L_0x55d0c5b80300 .part L_0x55d0c5b80800, 4, 4;
L_0x55d0c5b803f0 .concat8 [ 4 4 0 0], L_0x55d0c5b7d680, L_0x55d0c5b7ff10;
L_0x55d0c5b80530 .concat8 [ 4 4 0 0], L_0x55d0c5b7d720, L_0x55d0c5b7ffb0;
S_0x55d0c5362a50 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5362cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51693f0_0 .net "a", 3 0, L_0x55d0c5b7d890;  1 drivers
v0x55d0c5167810_0 .net "b", 3 0, L_0x55d0c5b7d930;  1 drivers
v0x55d0c515df50_0 .net "ca", 3 0, L_0x55d0c5b7d720;  1 drivers
v0x55d0c5163350_0 .net "cin", 3 0, L_0x55d0c5b7d9d0;  1 drivers
v0x55d0c5161770_0 .net "sum", 3 0, L_0x55d0c5b7d680;  1 drivers
L_0x55d0c5b7b700 .part L_0x55d0c5b7d890, 0, 1;
L_0x55d0c5b7b830 .part L_0x55d0c5b7d930, 0, 1;
L_0x55d0c5b7b960 .part L_0x55d0c5b7d9d0, 0, 1;
L_0x55d0c5b7bf30 .part L_0x55d0c5b7d890, 1, 1;
L_0x55d0c5b7c060 .part L_0x55d0c5b7d930, 1, 1;
L_0x55d0c5b7c190 .part L_0x55d0c5b7d9d0, 1, 1;
L_0x55d0c5b7c850 .part L_0x55d0c5b7d890, 2, 1;
L_0x55d0c5b7c980 .part L_0x55d0c5b7d930, 2, 1;
L_0x55d0c5b7cb00 .part L_0x55d0c5b7d9d0, 2, 1;
L_0x55d0c5b7d0d0 .part L_0x55d0c5b7d890, 3, 1;
L_0x55d0c5b7d290 .part L_0x55d0c5b7d930, 3, 1;
L_0x55d0c5b7d450 .part L_0x55d0c5b7d9d0, 3, 1;
L_0x55d0c5b7d680 .concat8 [ 1 1 1 1], L_0x55d0c5b7b1e0, L_0x55d0c5b7bb00, L_0x55d0c5b7c330, L_0x55d0c5b7cca0;
L_0x55d0c5b7d720 .concat8 [ 1 1 1 1], L_0x55d0c5b7b5f0, L_0x55d0c5b7be20, L_0x55d0c5b7c740, L_0x55d0c5b7cfc0;
S_0x55d0c5350b00 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5362a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b79ca0 .functor XOR 1, L_0x55d0c5b7b700, L_0x55d0c5b7b830, C4<0>, C4<0>;
L_0x55d0c5b7b1e0 .functor XOR 1, L_0x55d0c5b79ca0, L_0x55d0c5b7b960, C4<0>, C4<0>;
L_0x55d0c5b7b2a0 .functor AND 1, L_0x55d0c5b7b700, L_0x55d0c5b7b830, C4<1>, C4<1>;
L_0x55d0c5b7b3b0 .functor AND 1, L_0x55d0c5b7b700, L_0x55d0c5b7b960, C4<1>, C4<1>;
L_0x55d0c5b7b470 .functor AND 1, L_0x55d0c5b7b830, L_0x55d0c5b7b960, C4<1>, C4<1>;
L_0x55d0c5b7b4e0 .functor OR 1, L_0x55d0c5b7b2a0, L_0x55d0c5b7b3b0, C4<0>, C4<0>;
L_0x55d0c5b7b5f0 .functor OR 1, L_0x55d0c5b7b470, L_0x55d0c5b7b4e0, C4<0>, C4<0>;
v0x55d0c51b6710_0 .net "a", 0 0, L_0x55d0c5b7b700;  1 drivers
v0x55d0c51b4b30_0 .net "b", 0 0, L_0x55d0c5b7b830;  1 drivers
v0x55d0c51aa410_0 .net "ca", 0 0, L_0x55d0c5b7b5f0;  1 drivers
v0x55d0c51aa4b0_0 .net "cin", 0 0, L_0x55d0c5b7b960;  1 drivers
v0x55d0c51af810_0 .net "sum", 0 0, L_0x55d0c5b7b1e0;  1 drivers
v0x55d0c51adc30_0 .net "w1", 0 0, L_0x55d0c5b79ca0;  1 drivers
v0x55d0c51ac050_0 .net "w2", 0 0, L_0x55d0c5b7b2a0;  1 drivers
v0x55d0c51a2790_0 .net "w3", 0 0, L_0x55d0c5b7b3b0;  1 drivers
v0x55d0c51a7b90_0 .net "w4", 0 0, L_0x55d0c5b7b470;  1 drivers
v0x55d0c51a5fb0_0 .net "w5", 0 0, L_0x55d0c5b7b4e0;  1 drivers
S_0x55d0c5358910 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5362a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b7ba90 .functor XOR 1, L_0x55d0c5b7bf30, L_0x55d0c5b7c060, C4<0>, C4<0>;
L_0x55d0c5b7bb00 .functor XOR 1, L_0x55d0c5b7ba90, L_0x55d0c5b7c190, C4<0>, C4<0>;
L_0x55d0c5b7bb70 .functor AND 1, L_0x55d0c5b7bf30, L_0x55d0c5b7c060, C4<1>, C4<1>;
L_0x55d0c5b7bbe0 .functor AND 1, L_0x55d0c5b7bf30, L_0x55d0c5b7c190, C4<1>, C4<1>;
L_0x55d0c5b7bca0 .functor AND 1, L_0x55d0c5b7c060, L_0x55d0c5b7c190, C4<1>, C4<1>;
L_0x55d0c5b7bd10 .functor OR 1, L_0x55d0c5b7bb70, L_0x55d0c5b7bbe0, C4<0>, C4<0>;
L_0x55d0c5b7be20 .functor OR 1, L_0x55d0c5b7bca0, L_0x55d0c5b7bd10, C4<0>, C4<0>;
v0x55d0c51a43d0_0 .net "a", 0 0, L_0x55d0c5b7bf30;  1 drivers
v0x55d0c5198e50_0 .net "b", 0 0, L_0x55d0c5b7c060;  1 drivers
v0x55d0c519e250_0 .net "ca", 0 0, L_0x55d0c5b7be20;  1 drivers
v0x55d0c519e2f0_0 .net "cin", 0 0, L_0x55d0c5b7c190;  1 drivers
v0x55d0c519c670_0 .net "sum", 0 0, L_0x55d0c5b7bb00;  1 drivers
v0x55d0c519aa90_0 .net "w1", 0 0, L_0x55d0c5b7ba90;  1 drivers
v0x55d0c51911d0_0 .net "w2", 0 0, L_0x55d0c5b7bb70;  1 drivers
v0x55d0c51965d0_0 .net "w3", 0 0, L_0x55d0c5b7bbe0;  1 drivers
v0x55d0c51949f0_0 .net "w4", 0 0, L_0x55d0c5b7bca0;  1 drivers
v0x55d0c5192e10_0 .net "w5", 0 0, L_0x55d0c5b7bd10;  1 drivers
S_0x55d0c5358010 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5362a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b7c2c0 .functor XOR 1, L_0x55d0c5b7c850, L_0x55d0c5b7c980, C4<0>, C4<0>;
L_0x55d0c5b7c330 .functor XOR 1, L_0x55d0c5b7c2c0, L_0x55d0c5b7cb00, C4<0>, C4<0>;
L_0x55d0c5b7c3f0 .functor AND 1, L_0x55d0c5b7c850, L_0x55d0c5b7c980, C4<1>, C4<1>;
L_0x55d0c5b7c500 .functor AND 1, L_0x55d0c5b7c850, L_0x55d0c5b7cb00, C4<1>, C4<1>;
L_0x55d0c5b7c5c0 .functor AND 1, L_0x55d0c5b7c980, L_0x55d0c5b7cb00, C4<1>, C4<1>;
L_0x55d0c5b7c630 .functor OR 1, L_0x55d0c5b7c3f0, L_0x55d0c5b7c500, C4<0>, C4<0>;
L_0x55d0c5b7c740 .functor OR 1, L_0x55d0c5b7c5c0, L_0x55d0c5b7c630, C4<0>, C4<0>;
v0x55d0c51886f0_0 .net "a", 0 0, L_0x55d0c5b7c850;  1 drivers
v0x55d0c518daf0_0 .net "b", 0 0, L_0x55d0c5b7c980;  1 drivers
v0x55d0c518bf10_0 .net "ca", 0 0, L_0x55d0c5b7c740;  1 drivers
v0x55d0c518bfb0_0 .net "cin", 0 0, L_0x55d0c5b7cb00;  1 drivers
v0x55d0c518a330_0 .net "sum", 0 0, L_0x55d0c5b7c330;  1 drivers
v0x55d0c5180a70_0 .net "w1", 0 0, L_0x55d0c5b7c2c0;  1 drivers
v0x55d0c5185e70_0 .net "w2", 0 0, L_0x55d0c5b7c3f0;  1 drivers
v0x55d0c5184290_0 .net "w3", 0 0, L_0x55d0c5b7c500;  1 drivers
v0x55d0c51826b0_0 .net "w4", 0 0, L_0x55d0c5b7c5c0;  1 drivers
v0x55d0c5176330_0 .net "w5", 0 0, L_0x55d0c5b7c630;  1 drivers
S_0x55d0c53481b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5362a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b7cc30 .functor XOR 1, L_0x55d0c5b7d0d0, L_0x55d0c5b7d290, C4<0>, C4<0>;
L_0x55d0c5b7cca0 .functor XOR 1, L_0x55d0c5b7cc30, L_0x55d0c5b7d450, C4<0>, C4<0>;
L_0x55d0c5b7cd10 .functor AND 1, L_0x55d0c5b7d0d0, L_0x55d0c5b7d290, C4<1>, C4<1>;
L_0x55d0c5b7cd80 .functor AND 1, L_0x55d0c5b7d0d0, L_0x55d0c5b7d450, C4<1>, C4<1>;
L_0x55d0c5b7ce40 .functor AND 1, L_0x55d0c5b7d290, L_0x55d0c5b7d450, C4<1>, C4<1>;
L_0x55d0c5b7ceb0 .functor OR 1, L_0x55d0c5b7cd10, L_0x55d0c5b7cd80, C4<0>, C4<0>;
L_0x55d0c5b7cfc0 .functor OR 1, L_0x55d0c5b7ce40, L_0x55d0c5b7ceb0, C4<0>, C4<0>;
v0x55d0c517b730_0 .net "a", 0 0, L_0x55d0c5b7d0d0;  1 drivers
v0x55d0c5179b50_0 .net "b", 0 0, L_0x55d0c5b7d290;  1 drivers
v0x55d0c5177f70_0 .net "ca", 0 0, L_0x55d0c5b7cfc0;  1 drivers
v0x55d0c5178010_0 .net "cin", 0 0, L_0x55d0c5b7d450;  1 drivers
v0x55d0c516e6b0_0 .net "sum", 0 0, L_0x55d0c5b7cca0;  1 drivers
v0x55d0c5173ab0_0 .net "w1", 0 0, L_0x55d0c5b7cc30;  1 drivers
v0x55d0c5171ed0_0 .net "w2", 0 0, L_0x55d0c5b7cd10;  1 drivers
v0x55d0c51702f0_0 .net "w3", 0 0, L_0x55d0c5b7cd80;  1 drivers
v0x55d0c5165bd0_0 .net "w4", 0 0, L_0x55d0c5b7ce40;  1 drivers
v0x55d0c516afd0_0 .net "w5", 0 0, L_0x55d0c5b7ceb0;  1 drivers
S_0x55d0c53478b0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5362cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c510f820_0 .net "a", 3 0, L_0x55d0c5b80120;  1 drivers
v0x55d0c5105f60_0 .net "b", 3 0, L_0x55d0c5b80210;  1 drivers
v0x55d0c510b360_0 .net "ca", 3 0, L_0x55d0c5b7ffb0;  1 drivers
v0x55d0c5109780_0 .net "cin", 3 0, L_0x55d0c5b80300;  1 drivers
v0x55d0c5107ba0_0 .net "sum", 3 0, L_0x55d0c5b7ff10;  1 drivers
L_0x55d0c5b7df90 .part L_0x55d0c5b80120, 0, 1;
L_0x55d0c5b7e0c0 .part L_0x55d0c5b80210, 0, 1;
L_0x55d0c5b7e1f0 .part L_0x55d0c5b80300, 0, 1;
L_0x55d0c5b7e7c0 .part L_0x55d0c5b80120, 1, 1;
L_0x55d0c5b7e8f0 .part L_0x55d0c5b80210, 1, 1;
L_0x55d0c5b7ea20 .part L_0x55d0c5b80300, 1, 1;
L_0x55d0c5b7f0e0 .part L_0x55d0c5b80120, 2, 1;
L_0x55d0c5b7f210 .part L_0x55d0c5b80210, 2, 1;
L_0x55d0c5b7f390 .part L_0x55d0c5b80300, 2, 1;
L_0x55d0c5b7f960 .part L_0x55d0c5b80120, 3, 1;
L_0x55d0c5b7fb20 .part L_0x55d0c5b80210, 3, 1;
L_0x55d0c5b7fce0 .part L_0x55d0c5b80300, 3, 1;
L_0x55d0c5b7ff10 .concat8 [ 1 1 1 1], L_0x55d0c5b7da70, L_0x55d0c5b7e390, L_0x55d0c5b7ebc0, L_0x55d0c5b7f530;
L_0x55d0c5b7ffb0 .concat8 [ 1 1 1 1], L_0x55d0c5b7de80, L_0x55d0c5b7e6b0, L_0x55d0c5b7efd0, L_0x55d0c5b7f850;
S_0x55d0c532ede0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53478b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b7d610 .functor XOR 1, L_0x55d0c5b7df90, L_0x55d0c5b7e0c0, C4<0>, C4<0>;
L_0x55d0c5b7da70 .functor XOR 1, L_0x55d0c5b7d610, L_0x55d0c5b7e1f0, C4<0>, C4<0>;
L_0x55d0c5b7db30 .functor AND 1, L_0x55d0c5b7df90, L_0x55d0c5b7e0c0, C4<1>, C4<1>;
L_0x55d0c5b7dc40 .functor AND 1, L_0x55d0c5b7df90, L_0x55d0c5b7e1f0, C4<1>, C4<1>;
L_0x55d0c5b7dd00 .functor AND 1, L_0x55d0c5b7e0c0, L_0x55d0c5b7e1f0, C4<1>, C4<1>;
L_0x55d0c5b7dd70 .functor OR 1, L_0x55d0c5b7db30, L_0x55d0c5b7dc40, C4<0>, C4<0>;
L_0x55d0c5b7de80 .functor OR 1, L_0x55d0c5b7dd00, L_0x55d0c5b7dd70, C4<0>, C4<0>;
v0x55d0c515fb90_0 .net "a", 0 0, L_0x55d0c5b7df90;  1 drivers
v0x55d0c5154610_0 .net "b", 0 0, L_0x55d0c5b7e0c0;  1 drivers
v0x55d0c5159a10_0 .net "ca", 0 0, L_0x55d0c5b7de80;  1 drivers
v0x55d0c5159ab0_0 .net "cin", 0 0, L_0x55d0c5b7e1f0;  1 drivers
v0x55d0c5157e30_0 .net "sum", 0 0, L_0x55d0c5b7da70;  1 drivers
v0x55d0c5156250_0 .net "w1", 0 0, L_0x55d0c5b7d610;  1 drivers
v0x55d0c514c990_0 .net "w2", 0 0, L_0x55d0c5b7db30;  1 drivers
v0x55d0c5151d90_0 .net "w3", 0 0, L_0x55d0c5b7dc40;  1 drivers
v0x55d0c51501b0_0 .net "w4", 0 0, L_0x55d0c5b7dd00;  1 drivers
v0x55d0c514e5d0_0 .net "w5", 0 0, L_0x55d0c5b7dd70;  1 drivers
S_0x55d0c5336bf0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53478b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b7e320 .functor XOR 1, L_0x55d0c5b7e7c0, L_0x55d0c5b7e8f0, C4<0>, C4<0>;
L_0x55d0c5b7e390 .functor XOR 1, L_0x55d0c5b7e320, L_0x55d0c5b7ea20, C4<0>, C4<0>;
L_0x55d0c5b7e400 .functor AND 1, L_0x55d0c5b7e7c0, L_0x55d0c5b7e8f0, C4<1>, C4<1>;
L_0x55d0c5b7e470 .functor AND 1, L_0x55d0c5b7e7c0, L_0x55d0c5b7ea20, C4<1>, C4<1>;
L_0x55d0c5b7e530 .functor AND 1, L_0x55d0c5b7e8f0, L_0x55d0c5b7ea20, C4<1>, C4<1>;
L_0x55d0c5b7e5a0 .functor OR 1, L_0x55d0c5b7e400, L_0x55d0c5b7e470, C4<0>, C4<0>;
L_0x55d0c5b7e6b0 .functor OR 1, L_0x55d0c5b7e530, L_0x55d0c5b7e5a0, C4<0>, C4<0>;
v0x55d0c5143eb0_0 .net "a", 0 0, L_0x55d0c5b7e7c0;  1 drivers
v0x55d0c51492b0_0 .net "b", 0 0, L_0x55d0c5b7e8f0;  1 drivers
v0x55d0c51476d0_0 .net "ca", 0 0, L_0x55d0c5b7e6b0;  1 drivers
v0x55d0c5147770_0 .net "cin", 0 0, L_0x55d0c5b7ea20;  1 drivers
v0x55d0c5145af0_0 .net "sum", 0 0, L_0x55d0c5b7e390;  1 drivers
v0x55d0c513c230_0 .net "w1", 0 0, L_0x55d0c5b7e320;  1 drivers
v0x55d0c5141630_0 .net "w2", 0 0, L_0x55d0c5b7e400;  1 drivers
v0x55d0c513fa50_0 .net "w3", 0 0, L_0x55d0c5b7e470;  1 drivers
v0x55d0c513de70_0 .net "w4", 0 0, L_0x55d0c5b7e530;  1 drivers
v0x55d0c512f900_0 .net "w5", 0 0, L_0x55d0c5b7e5a0;  1 drivers
S_0x55d0c53362f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53478b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b7eb50 .functor XOR 1, L_0x55d0c5b7f0e0, L_0x55d0c5b7f210, C4<0>, C4<0>;
L_0x55d0c5b7ebc0 .functor XOR 1, L_0x55d0c5b7eb50, L_0x55d0c5b7f390, C4<0>, C4<0>;
L_0x55d0c5b7ec80 .functor AND 1, L_0x55d0c5b7f0e0, L_0x55d0c5b7f210, C4<1>, C4<1>;
L_0x55d0c5b7ed90 .functor AND 1, L_0x55d0c5b7f0e0, L_0x55d0c5b7f390, C4<1>, C4<1>;
L_0x55d0c5b7ee50 .functor AND 1, L_0x55d0c5b7f210, L_0x55d0c5b7f390, C4<1>, C4<1>;
L_0x55d0c5b7eec0 .functor OR 1, L_0x55d0c5b7ec80, L_0x55d0c5b7ed90, C4<0>, C4<0>;
L_0x55d0c5b7efd0 .functor OR 1, L_0x55d0c5b7ee50, L_0x55d0c5b7eec0, C4<0>, C4<0>;
v0x55d0c5134d00_0 .net "a", 0 0, L_0x55d0c5b7f0e0;  1 drivers
v0x55d0c5133120_0 .net "b", 0 0, L_0x55d0c5b7f210;  1 drivers
v0x55d0c5131540_0 .net "ca", 0 0, L_0x55d0c5b7efd0;  1 drivers
v0x55d0c51315e0_0 .net "cin", 0 0, L_0x55d0c5b7f390;  1 drivers
v0x55d0c5127c80_0 .net "sum", 0 0, L_0x55d0c5b7ebc0;  1 drivers
v0x55d0c512d080_0 .net "w1", 0 0, L_0x55d0c5b7eb50;  1 drivers
v0x55d0c512b4a0_0 .net "w2", 0 0, L_0x55d0c5b7ec80;  1 drivers
v0x55d0c51298c0_0 .net "w3", 0 0, L_0x55d0c5b7ed90;  1 drivers
v0x55d0c511f1a0_0 .net "w4", 0 0, L_0x55d0c5b7ee50;  1 drivers
v0x55d0c51245a0_0 .net "w5", 0 0, L_0x55d0c5b7eec0;  1 drivers
S_0x55d0c5326490 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53478b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b7f4c0 .functor XOR 1, L_0x55d0c5b7f960, L_0x55d0c5b7fb20, C4<0>, C4<0>;
L_0x55d0c5b7f530 .functor XOR 1, L_0x55d0c5b7f4c0, L_0x55d0c5b7fce0, C4<0>, C4<0>;
L_0x55d0c5b7f5a0 .functor AND 1, L_0x55d0c5b7f960, L_0x55d0c5b7fb20, C4<1>, C4<1>;
L_0x55d0c5b7f610 .functor AND 1, L_0x55d0c5b7f960, L_0x55d0c5b7fce0, C4<1>, C4<1>;
L_0x55d0c5b7f6d0 .functor AND 1, L_0x55d0c5b7fb20, L_0x55d0c5b7fce0, C4<1>, C4<1>;
L_0x55d0c5b7f740 .functor OR 1, L_0x55d0c5b7f5a0, L_0x55d0c5b7f610, C4<0>, C4<0>;
L_0x55d0c5b7f850 .functor OR 1, L_0x55d0c5b7f6d0, L_0x55d0c5b7f740, C4<0>, C4<0>;
v0x55d0c51229c0_0 .net "a", 0 0, L_0x55d0c5b7f960;  1 drivers
v0x55d0c5120de0_0 .net "b", 0 0, L_0x55d0c5b7fb20;  1 drivers
v0x55d0c5117520_0 .net "ca", 0 0, L_0x55d0c5b7f850;  1 drivers
v0x55d0c51175c0_0 .net "cin", 0 0, L_0x55d0c5b7fce0;  1 drivers
v0x55d0c511c920_0 .net "sum", 0 0, L_0x55d0c5b7f530;  1 drivers
v0x55d0c511ad40_0 .net "w1", 0 0, L_0x55d0c5b7f4c0;  1 drivers
v0x55d0c5119160_0 .net "w2", 0 0, L_0x55d0c5b7f5a0;  1 drivers
v0x55d0c510dbe0_0 .net "w3", 0 0, L_0x55d0c5b7f610;  1 drivers
v0x55d0c5112fe0_0 .net "w4", 0 0, L_0x55d0c5b7f6d0;  1 drivers
v0x55d0c5111400_0 .net "w5", 0 0, L_0x55d0c5b7f740;  1 drivers
S_0x55d0c5325b90 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c536c620;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5049fe0_0 .net "a", 7 0, L_0x55d0c5b85f00;  1 drivers
v0x55d0c503ea60_0 .net "b", 7 0, L_0x55d0c5b85ff0;  1 drivers
v0x55d0c5043e60_0 .net "ca", 7 0, L_0x55d0c5b85d70;  1 drivers
v0x55d0c5042280_0 .net "cin", 7 0, L_0x55d0c5b860e0;  1 drivers
v0x55d0c50406a0_0 .net "sum", 7 0, L_0x55d0c5b85c30;  1 drivers
L_0x55d0c5b82f90 .part L_0x55d0c5b85f00, 0, 4;
L_0x55d0c5b83030 .part L_0x55d0c5b85ff0, 0, 4;
L_0x55d0c5b830d0 .part L_0x55d0c5b860e0, 0, 4;
L_0x55d0c5b85920 .part L_0x55d0c5b85f00, 4, 4;
L_0x55d0c5b85a10 .part L_0x55d0c5b85ff0, 4, 4;
L_0x55d0c5b85b00 .part L_0x55d0c5b860e0, 4, 4;
L_0x55d0c5b85c30 .concat8 [ 4 4 0 0], L_0x55d0c5b82d80, L_0x55d0c5b85710;
L_0x55d0c5b85d70 .concat8 [ 4 4 0 0], L_0x55d0c5b82e20, L_0x55d0c5b857b0;
S_0x55d0c530c2c0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5325b90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50aa3c0_0 .net "a", 3 0, L_0x55d0c5b82f90;  1 drivers
v0x55d0c50a87e0_0 .net "b", 3 0, L_0x55d0c5b83030;  1 drivers
v0x55d0c50a6c00_0 .net "ca", 3 0, L_0x55d0c5b82e20;  1 drivers
v0x55d0c509d340_0 .net "cin", 3 0, L_0x55d0c5b830d0;  1 drivers
v0x55d0c50a2740_0 .net "sum", 3 0, L_0x55d0c5b82d80;  1 drivers
L_0x55d0c5b80dc0 .part L_0x55d0c5b82f90, 0, 1;
L_0x55d0c5b80ef0 .part L_0x55d0c5b83030, 0, 1;
L_0x55d0c5b81020 .part L_0x55d0c5b830d0, 0, 1;
L_0x55d0c5b815f0 .part L_0x55d0c5b82f90, 1, 1;
L_0x55d0c5b81720 .part L_0x55d0c5b83030, 1, 1;
L_0x55d0c5b81850 .part L_0x55d0c5b830d0, 1, 1;
L_0x55d0c5b81f50 .part L_0x55d0c5b82f90, 2, 1;
L_0x55d0c5b82080 .part L_0x55d0c5b83030, 2, 1;
L_0x55d0c5b82200 .part L_0x55d0c5b830d0, 2, 1;
L_0x55d0c5b827d0 .part L_0x55d0c5b82f90, 3, 1;
L_0x55d0c5b82990 .part L_0x55d0c5b83030, 3, 1;
L_0x55d0c5b82b50 .part L_0x55d0c5b830d0, 3, 1;
L_0x55d0c5b82d80 .concat8 [ 1 1 1 1], L_0x55d0c5b808a0, L_0x55d0c5b811c0, L_0x55d0c5b819f0, L_0x55d0c5b823a0;
L_0x55d0c5b82e20 .concat8 [ 1 1 1 1], L_0x55d0c5b80cb0, L_0x55d0c5b814e0, L_0x55d0c5b81e40, L_0x55d0c5b826c0;
S_0x55d0c53140d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c530c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b7fea0 .functor XOR 1, L_0x55d0c5b80dc0, L_0x55d0c5b80ef0, C4<0>, C4<0>;
L_0x55d0c5b808a0 .functor XOR 1, L_0x55d0c5b7fea0, L_0x55d0c5b81020, C4<0>, C4<0>;
L_0x55d0c5b80960 .functor AND 1, L_0x55d0c5b80dc0, L_0x55d0c5b80ef0, C4<1>, C4<1>;
L_0x55d0c5b80a70 .functor AND 1, L_0x55d0c5b80dc0, L_0x55d0c5b81020, C4<1>, C4<1>;
L_0x55d0c5b80b30 .functor AND 1, L_0x55d0c5b80ef0, L_0x55d0c5b81020, C4<1>, C4<1>;
L_0x55d0c5b80ba0 .functor OR 1, L_0x55d0c5b80960, L_0x55d0c5b80a70, C4<0>, C4<0>;
L_0x55d0c5b80cb0 .functor OR 1, L_0x55d0c5b80b30, L_0x55d0c5b80ba0, C4<0>, C4<0>;
v0x55d0c50fac00_0 .net "a", 0 0, L_0x55d0c5b80dc0;  1 drivers
v0x55d0c50f9020_0 .net "b", 0 0, L_0x55d0c5b80ef0;  1 drivers
v0x55d0c50f7440_0 .net "ca", 0 0, L_0x55d0c5b80cb0;  1 drivers
v0x55d0c50f74e0_0 .net "cin", 0 0, L_0x55d0c5b81020;  1 drivers
v0x55d0c50eb0c0_0 .net "sum", 0 0, L_0x55d0c5b808a0;  1 drivers
v0x55d0c50f04c0_0 .net "w1", 0 0, L_0x55d0c5b7fea0;  1 drivers
v0x55d0c50ee8e0_0 .net "w2", 0 0, L_0x55d0c5b80960;  1 drivers
v0x55d0c50ecd00_0 .net "w3", 0 0, L_0x55d0c5b80a70;  1 drivers
v0x55d0c50e3440_0 .net "w4", 0 0, L_0x55d0c5b80b30;  1 drivers
v0x55d0c50e8840_0 .net "w5", 0 0, L_0x55d0c5b80ba0;  1 drivers
S_0x55d0c53137d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c530c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b81150 .functor XOR 1, L_0x55d0c5b815f0, L_0x55d0c5b81720, C4<0>, C4<0>;
L_0x55d0c5b811c0 .functor XOR 1, L_0x55d0c5b81150, L_0x55d0c5b81850, C4<0>, C4<0>;
L_0x55d0c5b81230 .functor AND 1, L_0x55d0c5b815f0, L_0x55d0c5b81720, C4<1>, C4<1>;
L_0x55d0c5b812a0 .functor AND 1, L_0x55d0c5b815f0, L_0x55d0c5b81850, C4<1>, C4<1>;
L_0x55d0c5b81360 .functor AND 1, L_0x55d0c5b81720, L_0x55d0c5b81850, C4<1>, C4<1>;
L_0x55d0c5b813d0 .functor OR 1, L_0x55d0c5b81230, L_0x55d0c5b812a0, C4<0>, C4<0>;
L_0x55d0c5b814e0 .functor OR 1, L_0x55d0c5b81360, L_0x55d0c5b813d0, C4<0>, C4<0>;
v0x55d0c50e6c60_0 .net "a", 0 0, L_0x55d0c5b815f0;  1 drivers
v0x55d0c50e5080_0 .net "b", 0 0, L_0x55d0c5b81720;  1 drivers
v0x55d0c50da960_0 .net "ca", 0 0, L_0x55d0c5b814e0;  1 drivers
v0x55d0c50daa00_0 .net "cin", 0 0, L_0x55d0c5b81850;  1 drivers
v0x55d0c50dfd60_0 .net "sum", 0 0, L_0x55d0c5b811c0;  1 drivers
v0x55d0c50de180_0 .net "w1", 0 0, L_0x55d0c5b81150;  1 drivers
v0x55d0c50dc5a0_0 .net "w2", 0 0, L_0x55d0c5b81230;  1 drivers
v0x55d0c50d2ce0_0 .net "w3", 0 0, L_0x55d0c5b812a0;  1 drivers
v0x55d0c50d80e0_0 .net "w4", 0 0, L_0x55d0c5b81360;  1 drivers
v0x55d0c50d6500_0 .net "w5", 0 0, L_0x55d0c5b813d0;  1 drivers
S_0x55d0c5303970 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c530c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b81980 .functor XOR 1, L_0x55d0c5b81f50, L_0x55d0c5b82080, C4<0>, C4<0>;
L_0x55d0c5b819f0 .functor XOR 1, L_0x55d0c5b81980, L_0x55d0c5b82200, C4<0>, C4<0>;
L_0x55d0c5b81ab0 .functor AND 1, L_0x55d0c5b81f50, L_0x55d0c5b82080, C4<1>, C4<1>;
L_0x55d0c5b81bc0 .functor AND 1, L_0x55d0c5b81f50, L_0x55d0c5b82200, C4<1>, C4<1>;
L_0x55d0c5b81c80 .functor AND 1, L_0x55d0c5b82080, L_0x55d0c5b82200, C4<1>, C4<1>;
L_0x55d0c5b81cf0 .functor OR 1, L_0x55d0c5b81ab0, L_0x55d0c5b81bc0, C4<0>, C4<0>;
L_0x55d0c5b81e40 .functor OR 1, L_0x55d0c5b81c80, L_0x55d0c5b81cf0, C4<0>, C4<0>;
v0x55d0c50d4920_0 .net "a", 0 0, L_0x55d0c5b81f50;  1 drivers
v0x55d0c50c93a0_0 .net "b", 0 0, L_0x55d0c5b82080;  1 drivers
v0x55d0c50ce7a0_0 .net "ca", 0 0, L_0x55d0c5b81e40;  1 drivers
v0x55d0c50ce840_0 .net "cin", 0 0, L_0x55d0c5b82200;  1 drivers
v0x55d0c50ccbc0_0 .net "sum", 0 0, L_0x55d0c5b819f0;  1 drivers
v0x55d0c50cafe0_0 .net "w1", 0 0, L_0x55d0c5b81980;  1 drivers
v0x55d0c50c1720_0 .net "w2", 0 0, L_0x55d0c5b81ab0;  1 drivers
v0x55d0c50c6b20_0 .net "w3", 0 0, L_0x55d0c5b81bc0;  1 drivers
v0x55d0c50c4f40_0 .net "w4", 0 0, L_0x55d0c5b81c80;  1 drivers
v0x55d0c50c3360_0 .net "w5", 0 0, L_0x55d0c5b81cf0;  1 drivers
S_0x55d0c5303070 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c530c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b82330 .functor XOR 1, L_0x55d0c5b827d0, L_0x55d0c5b82990, C4<0>, C4<0>;
L_0x55d0c5b823a0 .functor XOR 1, L_0x55d0c5b82330, L_0x55d0c5b82b50, C4<0>, C4<0>;
L_0x55d0c5b82410 .functor AND 1, L_0x55d0c5b827d0, L_0x55d0c5b82990, C4<1>, C4<1>;
L_0x55d0c5b82480 .functor AND 1, L_0x55d0c5b827d0, L_0x55d0c5b82b50, C4<1>, C4<1>;
L_0x55d0c5b82540 .functor AND 1, L_0x55d0c5b82990, L_0x55d0c5b82b50, C4<1>, C4<1>;
L_0x55d0c5b825b0 .functor OR 1, L_0x55d0c5b82410, L_0x55d0c5b82480, C4<0>, C4<0>;
L_0x55d0c5b826c0 .functor OR 1, L_0x55d0c5b82540, L_0x55d0c5b825b0, C4<0>, C4<0>;
v0x55d0c50b8c40_0 .net "a", 0 0, L_0x55d0c5b827d0;  1 drivers
v0x55d0c50be040_0 .net "b", 0 0, L_0x55d0c5b82990;  1 drivers
v0x55d0c50bc460_0 .net "ca", 0 0, L_0x55d0c5b826c0;  1 drivers
v0x55d0c50bc500_0 .net "cin", 0 0, L_0x55d0c5b82b50;  1 drivers
v0x55d0c50ba880_0 .net "sum", 0 0, L_0x55d0c5b823a0;  1 drivers
v0x55d0c50b0fc0_0 .net "w1", 0 0, L_0x55d0c5b82330;  1 drivers
v0x55d0c50b63c0_0 .net "w2", 0 0, L_0x55d0c5b82410;  1 drivers
v0x55d0c50b47e0_0 .net "w3", 0 0, L_0x55d0c5b82480;  1 drivers
v0x55d0c50b2c00_0 .net "w4", 0 0, L_0x55d0c5b82540;  1 drivers
v0x55d0c50a4fc0_0 .net "w5", 0 0, L_0x55d0c5b825b0;  1 drivers
S_0x55d0c52ea5a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5325b90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5053840_0 .net "a", 3 0, L_0x55d0c5b85920;  1 drivers
v0x55d0c5051c60_0 .net "b", 3 0, L_0x55d0c5b85a10;  1 drivers
v0x55d0c50483a0_0 .net "ca", 3 0, L_0x55d0c5b857b0;  1 drivers
v0x55d0c504d7a0_0 .net "cin", 3 0, L_0x55d0c5b85b00;  1 drivers
v0x55d0c504bbc0_0 .net "sum", 3 0, L_0x55d0c5b85710;  1 drivers
L_0x55d0c5b836d0 .part L_0x55d0c5b85920, 0, 1;
L_0x55d0c5b83800 .part L_0x55d0c5b85a10, 0, 1;
L_0x55d0c5b83930 .part L_0x55d0c5b85b00, 0, 1;
L_0x55d0c5b83f40 .part L_0x55d0c5b85920, 1, 1;
L_0x55d0c5b84070 .part L_0x55d0c5b85a10, 1, 1;
L_0x55d0c5b841a0 .part L_0x55d0c5b85b00, 1, 1;
L_0x55d0c5b848e0 .part L_0x55d0c5b85920, 2, 1;
L_0x55d0c5b84a10 .part L_0x55d0c5b85a10, 2, 1;
L_0x55d0c5b84b90 .part L_0x55d0c5b85b00, 2, 1;
L_0x55d0c5b85160 .part L_0x55d0c5b85920, 3, 1;
L_0x55d0c5b85320 .part L_0x55d0c5b85a10, 3, 1;
L_0x55d0c5b854e0 .part L_0x55d0c5b85b00, 3, 1;
L_0x55d0c5b85710 .concat8 [ 1 1 1 1], L_0x55d0c5b83170, L_0x55d0c5b83ad0, L_0x55d0c5b84380, L_0x55d0c5b84d30;
L_0x55d0c5b857b0 .concat8 [ 1 1 1 1], L_0x55d0c5b835c0, L_0x55d0c5b83e30, L_0x55d0c5b847d0, L_0x55d0c5b85050;
S_0x55d0c52f23b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c52ea5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b82d10 .functor XOR 1, L_0x55d0c5b836d0, L_0x55d0c5b83800, C4<0>, C4<0>;
L_0x55d0c5b83170 .functor XOR 1, L_0x55d0c5b82d10, L_0x55d0c5b83930, C4<0>, C4<0>;
L_0x55d0c5b83230 .functor AND 1, L_0x55d0c5b836d0, L_0x55d0c5b83800, C4<1>, C4<1>;
L_0x55d0c5b83340 .functor AND 1, L_0x55d0c5b836d0, L_0x55d0c5b83930, C4<1>, C4<1>;
L_0x55d0c5b83400 .functor AND 1, L_0x55d0c5b83800, L_0x55d0c5b83930, C4<1>, C4<1>;
L_0x55d0c5b83470 .functor OR 1, L_0x55d0c5b83230, L_0x55d0c5b83340, C4<0>, C4<0>;
L_0x55d0c5b835c0 .functor OR 1, L_0x55d0c5b83400, L_0x55d0c5b83470, C4<0>, C4<0>;
v0x55d0c50a0b60_0 .net "a", 0 0, L_0x55d0c5b836d0;  1 drivers
v0x55d0c509ef80_0 .net "b", 0 0, L_0x55d0c5b83800;  1 drivers
v0x55d0c5094860_0 .net "ca", 0 0, L_0x55d0c5b835c0;  1 drivers
v0x55d0c5094900_0 .net "cin", 0 0, L_0x55d0c5b83930;  1 drivers
v0x55d0c5099c60_0 .net "sum", 0 0, L_0x55d0c5b83170;  1 drivers
v0x55d0c5098080_0 .net "w1", 0 0, L_0x55d0c5b82d10;  1 drivers
v0x55d0c50964a0_0 .net "w2", 0 0, L_0x55d0c5b83230;  1 drivers
v0x55d0c508cbe0_0 .net "w3", 0 0, L_0x55d0c5b83340;  1 drivers
v0x55d0c5091fe0_0 .net "w4", 0 0, L_0x55d0c5b83400;  1 drivers
v0x55d0c5090400_0 .net "w5", 0 0, L_0x55d0c5b83470;  1 drivers
S_0x55d0c52f1ab0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c52ea5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b83a60 .functor XOR 1, L_0x55d0c5b83f40, L_0x55d0c5b84070, C4<0>, C4<0>;
L_0x55d0c5b83ad0 .functor XOR 1, L_0x55d0c5b83a60, L_0x55d0c5b841a0, C4<0>, C4<0>;
L_0x55d0c5b83b40 .functor AND 1, L_0x55d0c5b83f40, L_0x55d0c5b84070, C4<1>, C4<1>;
L_0x55d0c5b83bb0 .functor AND 1, L_0x55d0c5b83f40, L_0x55d0c5b841a0, C4<1>, C4<1>;
L_0x55d0c5b83c70 .functor AND 1, L_0x55d0c5b84070, L_0x55d0c5b841a0, C4<1>, C4<1>;
L_0x55d0c5b83ce0 .functor OR 1, L_0x55d0c5b83b40, L_0x55d0c5b83bb0, C4<0>, C4<0>;
L_0x55d0c5b83e30 .functor OR 1, L_0x55d0c5b83c70, L_0x55d0c5b83ce0, C4<0>, C4<0>;
v0x55d0c508e820_0 .net "a", 0 0, L_0x55d0c5b83f40;  1 drivers
v0x55d0c50832a0_0 .net "b", 0 0, L_0x55d0c5b84070;  1 drivers
v0x55d0c50886a0_0 .net "ca", 0 0, L_0x55d0c5b83e30;  1 drivers
v0x55d0c5088740_0 .net "cin", 0 0, L_0x55d0c5b841a0;  1 drivers
v0x55d0c5086ac0_0 .net "sum", 0 0, L_0x55d0c5b83ad0;  1 drivers
v0x55d0c5084ee0_0 .net "w1", 0 0, L_0x55d0c5b83a60;  1 drivers
v0x55d0c507b620_0 .net "w2", 0 0, L_0x55d0c5b83b40;  1 drivers
v0x55d0c5080a20_0 .net "w3", 0 0, L_0x55d0c5b83bb0;  1 drivers
v0x55d0c507ee40_0 .net "w4", 0 0, L_0x55d0c5b83c70;  1 drivers
v0x55d0c507d260_0 .net "w5", 0 0, L_0x55d0c5b83ce0;  1 drivers
S_0x55d0c52e1c50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c52ea5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b84310 .functor XOR 1, L_0x55d0c5b848e0, L_0x55d0c5b84a10, C4<0>, C4<0>;
L_0x55d0c5b84380 .functor XOR 1, L_0x55d0c5b84310, L_0x55d0c5b84b90, C4<0>, C4<0>;
L_0x55d0c5b84440 .functor AND 1, L_0x55d0c5b848e0, L_0x55d0c5b84a10, C4<1>, C4<1>;
L_0x55d0c5b84550 .functor AND 1, L_0x55d0c5b848e0, L_0x55d0c5b84b90, C4<1>, C4<1>;
L_0x55d0c5b84610 .functor AND 1, L_0x55d0c5b84a10, L_0x55d0c5b84b90, C4<1>, C4<1>;
L_0x55d0c5b84680 .functor OR 1, L_0x55d0c5b84440, L_0x55d0c5b84550, C4<0>, C4<0>;
L_0x55d0c5b847d0 .functor OR 1, L_0x55d0c5b84610, L_0x55d0c5b84680, C4<0>, C4<0>;
v0x55d0c5072b40_0 .net "a", 0 0, L_0x55d0c5b848e0;  1 drivers
v0x55d0c5077f40_0 .net "b", 0 0, L_0x55d0c5b84a10;  1 drivers
v0x55d0c5076360_0 .net "ca", 0 0, L_0x55d0c5b847d0;  1 drivers
v0x55d0c5076400_0 .net "cin", 0 0, L_0x55d0c5b84b90;  1 drivers
v0x55d0c5074780_0 .net "sum", 0 0, L_0x55d0c5b84380;  1 drivers
v0x55d0c506aec0_0 .net "w1", 0 0, L_0x55d0c5b84310;  1 drivers
v0x55d0c50702c0_0 .net "w2", 0 0, L_0x55d0c5b84440;  1 drivers
v0x55d0c506e6e0_0 .net "w3", 0 0, L_0x55d0c5b84550;  1 drivers
v0x55d0c506cb00_0 .net "w4", 0 0, L_0x55d0c5b84610;  1 drivers
v0x55d0c5060780_0 .net "w5", 0 0, L_0x55d0c5b84680;  1 drivers
S_0x55d0c52e1350 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c52ea5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b84cc0 .functor XOR 1, L_0x55d0c5b85160, L_0x55d0c5b85320, C4<0>, C4<0>;
L_0x55d0c5b84d30 .functor XOR 1, L_0x55d0c5b84cc0, L_0x55d0c5b854e0, C4<0>, C4<0>;
L_0x55d0c5b84da0 .functor AND 1, L_0x55d0c5b85160, L_0x55d0c5b85320, C4<1>, C4<1>;
L_0x55d0c5b84e10 .functor AND 1, L_0x55d0c5b85160, L_0x55d0c5b854e0, C4<1>, C4<1>;
L_0x55d0c5b84ed0 .functor AND 1, L_0x55d0c5b85320, L_0x55d0c5b854e0, C4<1>, C4<1>;
L_0x55d0c5b84f40 .functor OR 1, L_0x55d0c5b84da0, L_0x55d0c5b84e10, C4<0>, C4<0>;
L_0x55d0c5b85050 .functor OR 1, L_0x55d0c5b84ed0, L_0x55d0c5b84f40, C4<0>, C4<0>;
v0x55d0c5065b80_0 .net "a", 0 0, L_0x55d0c5b85160;  1 drivers
v0x55d0c5063fa0_0 .net "b", 0 0, L_0x55d0c5b85320;  1 drivers
v0x55d0c50623c0_0 .net "ca", 0 0, L_0x55d0c5b85050;  1 drivers
v0x55d0c5062460_0 .net "cin", 0 0, L_0x55d0c5b854e0;  1 drivers
v0x55d0c5058b00_0 .net "sum", 0 0, L_0x55d0c5b84d30;  1 drivers
v0x55d0c505df00_0 .net "w1", 0 0, L_0x55d0c5b84cc0;  1 drivers
v0x55d0c505c320_0 .net "w2", 0 0, L_0x55d0c5b84da0;  1 drivers
v0x55d0c505a740_0 .net "w3", 0 0, L_0x55d0c5b84e10;  1 drivers
v0x55d0c5050020_0 .net "w4", 0 0, L_0x55d0c5b84ed0;  1 drivers
v0x55d0c5055420_0 .net "w5", 0 0, L_0x55d0c5b84f40;  1 drivers
S_0x55d0c52d8390 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c536cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4eaa0d0_0 .net "a", 15 0, L_0x55d0c5b91bc0;  1 drivers
v0x55d0c4e9f9b0_0 .net "b", 15 0, L_0x55d0c5b91cb0;  1 drivers
v0x55d0c4ea4db0_0 .net "ca", 15 0, L_0x55d0c5b91a30;  1 drivers
v0x55d0c4ea31d0_0 .net "cin", 15 0, L_0x55d0c5b91da0;  1 drivers
v0x55d0c4ea15f0_0 .net "sum", 15 0, L_0x55d0c5b918f0;  1 drivers
L_0x55d0c5b8bd60 .part L_0x55d0c5b91bc0, 0, 8;
L_0x55d0c5b8be00 .part L_0x55d0c5b91cb0, 0, 8;
L_0x55d0c5b8bea0 .part L_0x55d0c5b91da0, 0, 8;
L_0x55d0c5b91620 .part L_0x55d0c5b91bc0, 8, 8;
L_0x55d0c5b91710 .part L_0x55d0c5b91cb0, 8, 8;
L_0x55d0c5b91800 .part L_0x55d0c5b91da0, 8, 8;
L_0x55d0c5b918f0 .concat8 [ 8 8 0 0], L_0x55d0c5b8ba90, L_0x55d0c5b91350;
L_0x55d0c5b91a30 .concat8 [ 8 8 0 0], L_0x55d0c5b8bbd0, L_0x55d0c5b91490;
S_0x55d0c52d8110 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c52d8390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4f70770_0 .net "a", 7 0, L_0x55d0c5b8bd60;  1 drivers
v0x55d0c4f66eb0_0 .net "b", 7 0, L_0x55d0c5b8be00;  1 drivers
v0x55d0c4f6c2b0_0 .net "ca", 7 0, L_0x55d0c5b8bbd0;  1 drivers
v0x55d0c4f6a6d0_0 .net "cin", 7 0, L_0x55d0c5b8bea0;  1 drivers
v0x55d0c4f68af0_0 .net "sum", 7 0, L_0x55d0c5b8ba90;  1 drivers
L_0x55d0c5b88df0 .part L_0x55d0c5b8bd60, 0, 4;
L_0x55d0c5b88e90 .part L_0x55d0c5b8be00, 0, 4;
L_0x55d0c5b88f30 .part L_0x55d0c5b8bea0, 0, 4;
L_0x55d0c5b8b780 .part L_0x55d0c5b8bd60, 4, 4;
L_0x55d0c5b8b870 .part L_0x55d0c5b8be00, 4, 4;
L_0x55d0c5b8b960 .part L_0x55d0c5b8bea0, 4, 4;
L_0x55d0c5b8ba90 .concat8 [ 4 4 0 0], L_0x55d0c5b88be0, L_0x55d0c5b8b570;
L_0x55d0c5b8bbd0 .concat8 [ 4 4 0 0], L_0x55d0c5b88c80, L_0x55d0c5b8b610;
S_0x55d0c52c61c0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c52d8110;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4fe58c0_0 .net "a", 3 0, L_0x55d0c5b88df0;  1 drivers
v0x55d0c4fe3ce0_0 .net "b", 3 0, L_0x55d0c5b88e90;  1 drivers
v0x55d0c4fe2100_0 .net "ca", 3 0, L_0x55d0c5b88c80;  1 drivers
v0x55d0c4fd5d80_0 .net "cin", 3 0, L_0x55d0c5b88f30;  1 drivers
v0x55d0c4fdb180_0 .net "sum", 3 0, L_0x55d0c5b88be0;  1 drivers
L_0x55d0c5b86ba0 .part L_0x55d0c5b88df0, 0, 1;
L_0x55d0c5b86cd0 .part L_0x55d0c5b88e90, 0, 1;
L_0x55d0c5b86e00 .part L_0x55d0c5b88f30, 0, 1;
L_0x55d0c5b87410 .part L_0x55d0c5b88df0, 1, 1;
L_0x55d0c5b87540 .part L_0x55d0c5b88e90, 1, 1;
L_0x55d0c5b87670 .part L_0x55d0c5b88f30, 1, 1;
L_0x55d0c5b87db0 .part L_0x55d0c5b88df0, 2, 1;
L_0x55d0c5b87ee0 .part L_0x55d0c5b88e90, 2, 1;
L_0x55d0c5b88060 .part L_0x55d0c5b88f30, 2, 1;
L_0x55d0c5b88630 .part L_0x55d0c5b88df0, 3, 1;
L_0x55d0c5b887f0 .part L_0x55d0c5b88e90, 3, 1;
L_0x55d0c5b889b0 .part L_0x55d0c5b88f30, 3, 1;
L_0x55d0c5b88be0 .concat8 [ 1 1 1 1], L_0x55d0c5b86680, L_0x55d0c5b86fa0, L_0x55d0c5b87850, L_0x55d0c5b88200;
L_0x55d0c5b88c80 .concat8 [ 1 1 1 1], L_0x55d0c5b86a90, L_0x55d0c5b87300, L_0x55d0c5b87ca0, L_0x55d0c5b88520;
S_0x55d0c52cdfd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c52c61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b856a0 .functor XOR 1, L_0x55d0c5b86ba0, L_0x55d0c5b86cd0, C4<0>, C4<0>;
L_0x55d0c5b86680 .functor XOR 1, L_0x55d0c5b856a0, L_0x55d0c5b86e00, C4<0>, C4<0>;
L_0x55d0c5b86740 .functor AND 1, L_0x55d0c5b86ba0, L_0x55d0c5b86cd0, C4<1>, C4<1>;
L_0x55d0c5b86850 .functor AND 1, L_0x55d0c5b86ba0, L_0x55d0c5b86e00, C4<1>, C4<1>;
L_0x55d0c5b86910 .functor AND 1, L_0x55d0c5b86cd0, L_0x55d0c5b86e00, C4<1>, C4<1>;
L_0x55d0c5b86980 .functor OR 1, L_0x55d0c5b86740, L_0x55d0c5b86850, C4<0>, C4<0>;
L_0x55d0c5b86a90 .functor OR 1, L_0x55d0c5b86910, L_0x55d0c5b86980, C4<0>, C4<0>;
v0x55d0c5033700_0 .net "a", 0 0, L_0x55d0c5b86ba0;  1 drivers
v0x55d0c5031b20_0 .net "b", 0 0, L_0x55d0c5b86cd0;  1 drivers
v0x55d0c502ff40_0 .net "ca", 0 0, L_0x55d0c5b86a90;  1 drivers
v0x55d0c502ffe0_0 .net "cin", 0 0, L_0x55d0c5b86e00;  1 drivers
v0x55d0c5026680_0 .net "sum", 0 0, L_0x55d0c5b86680;  1 drivers
v0x55d0c502ba80_0 .net "w1", 0 0, L_0x55d0c5b856a0;  1 drivers
v0x55d0c5029ea0_0 .net "w2", 0 0, L_0x55d0c5b86740;  1 drivers
v0x55d0c50282c0_0 .net "w3", 0 0, L_0x55d0c5b86850;  1 drivers
v0x55d0c501a5c0_0 .net "w4", 0 0, L_0x55d0c5b86910;  1 drivers
v0x55d0c501f9c0_0 .net "w5", 0 0, L_0x55d0c5b86980;  1 drivers
S_0x55d0c52cd6d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c52c61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b86f30 .functor XOR 1, L_0x55d0c5b87410, L_0x55d0c5b87540, C4<0>, C4<0>;
L_0x55d0c5b86fa0 .functor XOR 1, L_0x55d0c5b86f30, L_0x55d0c5b87670, C4<0>, C4<0>;
L_0x55d0c5b87010 .functor AND 1, L_0x55d0c5b87410, L_0x55d0c5b87540, C4<1>, C4<1>;
L_0x55d0c5b87080 .functor AND 1, L_0x55d0c5b87410, L_0x55d0c5b87670, C4<1>, C4<1>;
L_0x55d0c5b87140 .functor AND 1, L_0x55d0c5b87540, L_0x55d0c5b87670, C4<1>, C4<1>;
L_0x55d0c5b871b0 .functor OR 1, L_0x55d0c5b87010, L_0x55d0c5b87080, C4<0>, C4<0>;
L_0x55d0c5b87300 .functor OR 1, L_0x55d0c5b87140, L_0x55d0c5b871b0, C4<0>, C4<0>;
v0x55d0c501dde0_0 .net "a", 0 0, L_0x55d0c5b87410;  1 drivers
v0x55d0c501c200_0 .net "b", 0 0, L_0x55d0c5b87540;  1 drivers
v0x55d0c5012940_0 .net "ca", 0 0, L_0x55d0c5b87300;  1 drivers
v0x55d0c50129e0_0 .net "cin", 0 0, L_0x55d0c5b87670;  1 drivers
v0x55d0c5017d40_0 .net "sum", 0 0, L_0x55d0c5b86fa0;  1 drivers
v0x55d0c5016160_0 .net "w1", 0 0, L_0x55d0c5b86f30;  1 drivers
v0x55d0c5014580_0 .net "w2", 0 0, L_0x55d0c5b87010;  1 drivers
v0x55d0c5009e60_0 .net "w3", 0 0, L_0x55d0c5b87080;  1 drivers
v0x55d0c500f260_0 .net "w4", 0 0, L_0x55d0c5b87140;  1 drivers
v0x55d0c500d680_0 .net "w5", 0 0, L_0x55d0c5b871b0;  1 drivers
S_0x55d0c52bd870 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c52c61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b877e0 .functor XOR 1, L_0x55d0c5b87db0, L_0x55d0c5b87ee0, C4<0>, C4<0>;
L_0x55d0c5b87850 .functor XOR 1, L_0x55d0c5b877e0, L_0x55d0c5b88060, C4<0>, C4<0>;
L_0x55d0c5b87910 .functor AND 1, L_0x55d0c5b87db0, L_0x55d0c5b87ee0, C4<1>, C4<1>;
L_0x55d0c5b87a20 .functor AND 1, L_0x55d0c5b87db0, L_0x55d0c5b88060, C4<1>, C4<1>;
L_0x55d0c5b87ae0 .functor AND 1, L_0x55d0c5b87ee0, L_0x55d0c5b88060, C4<1>, C4<1>;
L_0x55d0c5b87b50 .functor OR 1, L_0x55d0c5b87910, L_0x55d0c5b87a20, C4<0>, C4<0>;
L_0x55d0c5b87ca0 .functor OR 1, L_0x55d0c5b87ae0, L_0x55d0c5b87b50, C4<0>, C4<0>;
v0x55d0c500baa0_0 .net "a", 0 0, L_0x55d0c5b87db0;  1 drivers
v0x55d0c50021e0_0 .net "b", 0 0, L_0x55d0c5b87ee0;  1 drivers
v0x55d0c50075e0_0 .net "ca", 0 0, L_0x55d0c5b87ca0;  1 drivers
v0x55d0c5007680_0 .net "cin", 0 0, L_0x55d0c5b88060;  1 drivers
v0x55d0c5005a00_0 .net "sum", 0 0, L_0x55d0c5b87850;  1 drivers
v0x55d0c5003e20_0 .net "w1", 0 0, L_0x55d0c5b877e0;  1 drivers
v0x55d0c4ff88a0_0 .net "w2", 0 0, L_0x55d0c5b87910;  1 drivers
v0x55d0c4ffdca0_0 .net "w3", 0 0, L_0x55d0c5b87a20;  1 drivers
v0x55d0c4ffc0c0_0 .net "w4", 0 0, L_0x55d0c5b87ae0;  1 drivers
v0x55d0c4ffa4e0_0 .net "w5", 0 0, L_0x55d0c5b87b50;  1 drivers
S_0x55d0c52bcf70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c52c61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b88190 .functor XOR 1, L_0x55d0c5b88630, L_0x55d0c5b887f0, C4<0>, C4<0>;
L_0x55d0c5b88200 .functor XOR 1, L_0x55d0c5b88190, L_0x55d0c5b889b0, C4<0>, C4<0>;
L_0x55d0c5b88270 .functor AND 1, L_0x55d0c5b88630, L_0x55d0c5b887f0, C4<1>, C4<1>;
L_0x55d0c5b882e0 .functor AND 1, L_0x55d0c5b88630, L_0x55d0c5b889b0, C4<1>, C4<1>;
L_0x55d0c5b883a0 .functor AND 1, L_0x55d0c5b887f0, L_0x55d0c5b889b0, C4<1>, C4<1>;
L_0x55d0c5b88410 .functor OR 1, L_0x55d0c5b88270, L_0x55d0c5b882e0, C4<0>, C4<0>;
L_0x55d0c5b88520 .functor OR 1, L_0x55d0c5b883a0, L_0x55d0c5b88410, C4<0>, C4<0>;
v0x55d0c4ff0c20_0 .net "a", 0 0, L_0x55d0c5b88630;  1 drivers
v0x55d0c4ff6020_0 .net "b", 0 0, L_0x55d0c5b887f0;  1 drivers
v0x55d0c4ff4440_0 .net "ca", 0 0, L_0x55d0c5b88520;  1 drivers
v0x55d0c4ff44e0_0 .net "cin", 0 0, L_0x55d0c5b889b0;  1 drivers
v0x55d0c4ff2860_0 .net "sum", 0 0, L_0x55d0c5b88200;  1 drivers
v0x55d0c4fe8140_0 .net "w1", 0 0, L_0x55d0c5b88190;  1 drivers
v0x55d0c4fed540_0 .net "w2", 0 0, L_0x55d0c5b88270;  1 drivers
v0x55d0c4feb960_0 .net "w3", 0 0, L_0x55d0c5b882e0;  1 drivers
v0x55d0c4fe9d80_0 .net "w4", 0 0, L_0x55d0c5b883a0;  1 drivers
v0x55d0c4fe04c0_0 .net "w5", 0 0, L_0x55d0c5b88410;  1 drivers
S_0x55d0c52a44a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c52d8110;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f7ae30_0 .net "a", 3 0, L_0x55d0c5b8b780;  1 drivers
v0x55d0c4f79250_0 .net "b", 3 0, L_0x55d0c5b8b870;  1 drivers
v0x55d0c4f6eb30_0 .net "ca", 3 0, L_0x55d0c5b8b610;  1 drivers
v0x55d0c4f73f30_0 .net "cin", 3 0, L_0x55d0c5b8b960;  1 drivers
v0x55d0c4f72350_0 .net "sum", 3 0, L_0x55d0c5b8b570;  1 drivers
L_0x55d0c5b89530 .part L_0x55d0c5b8b780, 0, 1;
L_0x55d0c5b89660 .part L_0x55d0c5b8b870, 0, 1;
L_0x55d0c5b89790 .part L_0x55d0c5b8b960, 0, 1;
L_0x55d0c5b89da0 .part L_0x55d0c5b8b780, 1, 1;
L_0x55d0c5b89ed0 .part L_0x55d0c5b8b870, 1, 1;
L_0x55d0c5b8a000 .part L_0x55d0c5b8b960, 1, 1;
L_0x55d0c5b8a740 .part L_0x55d0c5b8b780, 2, 1;
L_0x55d0c5b8a870 .part L_0x55d0c5b8b870, 2, 1;
L_0x55d0c5b8a9f0 .part L_0x55d0c5b8b960, 2, 1;
L_0x55d0c5b8afc0 .part L_0x55d0c5b8b780, 3, 1;
L_0x55d0c5b8b180 .part L_0x55d0c5b8b870, 3, 1;
L_0x55d0c5b8b340 .part L_0x55d0c5b8b960, 3, 1;
L_0x55d0c5b8b570 .concat8 [ 1 1 1 1], L_0x55d0c5b88fd0, L_0x55d0c5b89930, L_0x55d0c5b8a1e0, L_0x55d0c5b8ab90;
L_0x55d0c5b8b610 .concat8 [ 1 1 1 1], L_0x55d0c5b89420, L_0x55d0c5b89c90, L_0x55d0c5b8a630, L_0x55d0c5b8aeb0;
S_0x55d0c52ac2b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c52a44a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b88b70 .functor XOR 1, L_0x55d0c5b89530, L_0x55d0c5b89660, C4<0>, C4<0>;
L_0x55d0c5b88fd0 .functor XOR 1, L_0x55d0c5b88b70, L_0x55d0c5b89790, C4<0>, C4<0>;
L_0x55d0c5b89090 .functor AND 1, L_0x55d0c5b89530, L_0x55d0c5b89660, C4<1>, C4<1>;
L_0x55d0c5b891a0 .functor AND 1, L_0x55d0c5b89530, L_0x55d0c5b89790, C4<1>, C4<1>;
L_0x55d0c5b89260 .functor AND 1, L_0x55d0c5b89660, L_0x55d0c5b89790, C4<1>, C4<1>;
L_0x55d0c5b892d0 .functor OR 1, L_0x55d0c5b89090, L_0x55d0c5b891a0, C4<0>, C4<0>;
L_0x55d0c5b89420 .functor OR 1, L_0x55d0c5b89260, L_0x55d0c5b892d0, C4<0>, C4<0>;
v0x55d0c4fd95a0_0 .net "a", 0 0, L_0x55d0c5b89530;  1 drivers
v0x55d0c4fd79c0_0 .net "b", 0 0, L_0x55d0c5b89660;  1 drivers
v0x55d0c4fce100_0 .net "ca", 0 0, L_0x55d0c5b89420;  1 drivers
v0x55d0c4fce1a0_0 .net "cin", 0 0, L_0x55d0c5b89790;  1 drivers
v0x55d0c4fd3500_0 .net "sum", 0 0, L_0x55d0c5b88fd0;  1 drivers
v0x55d0c4fd1920_0 .net "w1", 0 0, L_0x55d0c5b88b70;  1 drivers
v0x55d0c4fcfd40_0 .net "w2", 0 0, L_0x55d0c5b89090;  1 drivers
v0x55d0c4fb5610_0 .net "w3", 0 0, L_0x55d0c5b891a0;  1 drivers
v0x55d0c4fcaa20_0 .net "w4", 0 0, L_0x55d0c5b89260;  1 drivers
v0x55d0c4fb8e30_0 .net "w5", 0 0, L_0x55d0c5b892d0;  1 drivers
S_0x55d0c52ab9b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c52a44a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b898c0 .functor XOR 1, L_0x55d0c5b89da0, L_0x55d0c5b89ed0, C4<0>, C4<0>;
L_0x55d0c5b89930 .functor XOR 1, L_0x55d0c5b898c0, L_0x55d0c5b8a000, C4<0>, C4<0>;
L_0x55d0c5b899a0 .functor AND 1, L_0x55d0c5b89da0, L_0x55d0c5b89ed0, C4<1>, C4<1>;
L_0x55d0c5b89a10 .functor AND 1, L_0x55d0c5b89da0, L_0x55d0c5b8a000, C4<1>, C4<1>;
L_0x55d0c5b89ad0 .functor AND 1, L_0x55d0c5b89ed0, L_0x55d0c5b8a000, C4<1>, C4<1>;
L_0x55d0c5b89b40 .functor OR 1, L_0x55d0c5b899a0, L_0x55d0c5b89a10, C4<0>, C4<0>;
L_0x55d0c5b89c90 .functor OR 1, L_0x55d0c5b89ad0, L_0x55d0c5b89b40, C4<0>, C4<0>;
v0x55d0c4fb7250_0 .net "a", 0 0, L_0x55d0c5b89da0;  1 drivers
v0x55d0c4fad990_0 .net "b", 0 0, L_0x55d0c5b89ed0;  1 drivers
v0x55d0c4fb2d90_0 .net "ca", 0 0, L_0x55d0c5b89c90;  1 drivers
v0x55d0c4fb2e30_0 .net "cin", 0 0, L_0x55d0c5b8a000;  1 drivers
v0x55d0c4fb11b0_0 .net "sum", 0 0, L_0x55d0c5b89930;  1 drivers
v0x55d0c4faf5d0_0 .net "w1", 0 0, L_0x55d0c5b898c0;  1 drivers
v0x55d0c4fa4050_0 .net "w2", 0 0, L_0x55d0c5b899a0;  1 drivers
v0x55d0c4fa9450_0 .net "w3", 0 0, L_0x55d0c5b89a10;  1 drivers
v0x55d0c4fa7870_0 .net "w4", 0 0, L_0x55d0c5b89ad0;  1 drivers
v0x55d0c4fa5c90_0 .net "w5", 0 0, L_0x55d0c5b89b40;  1 drivers
S_0x55d0c529bb50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c52a44a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b8a170 .functor XOR 1, L_0x55d0c5b8a740, L_0x55d0c5b8a870, C4<0>, C4<0>;
L_0x55d0c5b8a1e0 .functor XOR 1, L_0x55d0c5b8a170, L_0x55d0c5b8a9f0, C4<0>, C4<0>;
L_0x55d0c5b8a2a0 .functor AND 1, L_0x55d0c5b8a740, L_0x55d0c5b8a870, C4<1>, C4<1>;
L_0x55d0c5b8a3b0 .functor AND 1, L_0x55d0c5b8a740, L_0x55d0c5b8a9f0, C4<1>, C4<1>;
L_0x55d0c5b8a470 .functor AND 1, L_0x55d0c5b8a870, L_0x55d0c5b8a9f0, C4<1>, C4<1>;
L_0x55d0c5b8a4e0 .functor OR 1, L_0x55d0c5b8a2a0, L_0x55d0c5b8a3b0, C4<0>, C4<0>;
L_0x55d0c5b8a630 .functor OR 1, L_0x55d0c5b8a470, L_0x55d0c5b8a4e0, C4<0>, C4<0>;
v0x55d0c4f9c3d0_0 .net "a", 0 0, L_0x55d0c5b8a740;  1 drivers
v0x55d0c4fa17d0_0 .net "b", 0 0, L_0x55d0c5b8a870;  1 drivers
v0x55d0c4f9fbf0_0 .net "ca", 0 0, L_0x55d0c5b8a630;  1 drivers
v0x55d0c4f9fc90_0 .net "cin", 0 0, L_0x55d0c5b8a9f0;  1 drivers
v0x55d0c4f9e010_0 .net "sum", 0 0, L_0x55d0c5b8a1e0;  1 drivers
v0x55d0c4f938f0_0 .net "w1", 0 0, L_0x55d0c5b8a170;  1 drivers
v0x55d0c4f98cf0_0 .net "w2", 0 0, L_0x55d0c5b8a2a0;  1 drivers
v0x55d0c4f97110_0 .net "w3", 0 0, L_0x55d0c5b8a3b0;  1 drivers
v0x55d0c4f95530_0 .net "w4", 0 0, L_0x55d0c5b8a470;  1 drivers
v0x55d0c4f8bc70_0 .net "w5", 0 0, L_0x55d0c5b8a4e0;  1 drivers
S_0x55d0c529b250 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c52a44a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b8ab20 .functor XOR 1, L_0x55d0c5b8afc0, L_0x55d0c5b8b180, C4<0>, C4<0>;
L_0x55d0c5b8ab90 .functor XOR 1, L_0x55d0c5b8ab20, L_0x55d0c5b8b340, C4<0>, C4<0>;
L_0x55d0c5b8ac00 .functor AND 1, L_0x55d0c5b8afc0, L_0x55d0c5b8b180, C4<1>, C4<1>;
L_0x55d0c5b8ac70 .functor AND 1, L_0x55d0c5b8afc0, L_0x55d0c5b8b340, C4<1>, C4<1>;
L_0x55d0c5b8ad30 .functor AND 1, L_0x55d0c5b8b180, L_0x55d0c5b8b340, C4<1>, C4<1>;
L_0x55d0c5b8ada0 .functor OR 1, L_0x55d0c5b8ac00, L_0x55d0c5b8ac70, C4<0>, C4<0>;
L_0x55d0c5b8aeb0 .functor OR 1, L_0x55d0c5b8ad30, L_0x55d0c5b8ada0, C4<0>, C4<0>;
v0x55d0c4f91070_0 .net "a", 0 0, L_0x55d0c5b8afc0;  1 drivers
v0x55d0c4f8f490_0 .net "b", 0 0, L_0x55d0c5b8b180;  1 drivers
v0x55d0c4f8d8b0_0 .net "ca", 0 0, L_0x55d0c5b8aeb0;  1 drivers
v0x55d0c4f8d950_0 .net "cin", 0 0, L_0x55d0c5b8b340;  1 drivers
v0x55d0c4f7f290_0 .net "sum", 0 0, L_0x55d0c5b8ab90;  1 drivers
v0x55d0c4f84690_0 .net "w1", 0 0, L_0x55d0c5b8ab20;  1 drivers
v0x55d0c4f82ab0_0 .net "w2", 0 0, L_0x55d0c5b8ac00;  1 drivers
v0x55d0c4f80ed0_0 .net "w3", 0 0, L_0x55d0c5b8ac70;  1 drivers
v0x55d0c4f77610_0 .net "w4", 0 0, L_0x55d0c5b8ad30;  1 drivers
v0x55d0c4f7ca10_0 .net "w5", 0 0, L_0x55d0c5b8ada0;  1 drivers
S_0x55d0c5281980 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c52d8390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4eb3930_0 .net "a", 7 0, L_0x55d0c5b91620;  1 drivers
v0x55d0c4eb1d50_0 .net "b", 7 0, L_0x55d0c5b91710;  1 drivers
v0x55d0c4ea8490_0 .net "ca", 7 0, L_0x55d0c5b91490;  1 drivers
v0x55d0c4ead890_0 .net "cin", 7 0, L_0x55d0c5b91800;  1 drivers
v0x55d0c4eabcb0_0 .net "sum", 7 0, L_0x55d0c5b91350;  1 drivers
L_0x55d0c5b8e6b0 .part L_0x55d0c5b91620, 0, 4;
L_0x55d0c5b8e750 .part L_0x55d0c5b91710, 0, 4;
L_0x55d0c5b8e7f0 .part L_0x55d0c5b91800, 0, 4;
L_0x55d0c5b91040 .part L_0x55d0c5b91620, 4, 4;
L_0x55d0c5b91130 .part L_0x55d0c5b91710, 4, 4;
L_0x55d0c5b91220 .part L_0x55d0c5b91800, 4, 4;
L_0x55d0c5b91350 .concat8 [ 4 4 0 0], L_0x55d0c5b8e4a0, L_0x55d0c5b90e30;
L_0x55d0c5b91490 .concat8 [ 4 4 0 0], L_0x55d0c5b8e540, L_0x55d0c5b90ed0;
S_0x55d0c5289790 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5281980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f110b0_0 .net "a", 3 0, L_0x55d0c5b8e6b0;  1 drivers
v0x55d0c4f164b0_0 .net "b", 3 0, L_0x55d0c5b8e750;  1 drivers
v0x55d0c4f148d0_0 .net "ca", 3 0, L_0x55d0c5b8e540;  1 drivers
v0x55d0c4f12cf0_0 .net "cin", 3 0, L_0x55d0c5b8e7f0;  1 drivers
v0x55d0c4f085d0_0 .net "sum", 3 0, L_0x55d0c5b8e4a0;  1 drivers
L_0x55d0c5b8c460 .part L_0x55d0c5b8e6b0, 0, 1;
L_0x55d0c5b8c590 .part L_0x55d0c5b8e750, 0, 1;
L_0x55d0c5b8c6c0 .part L_0x55d0c5b8e7f0, 0, 1;
L_0x55d0c5b8ccd0 .part L_0x55d0c5b8e6b0, 1, 1;
L_0x55d0c5b8ce00 .part L_0x55d0c5b8e750, 1, 1;
L_0x55d0c5b8cf30 .part L_0x55d0c5b8e7f0, 1, 1;
L_0x55d0c5b8d670 .part L_0x55d0c5b8e6b0, 2, 1;
L_0x55d0c5b8d7a0 .part L_0x55d0c5b8e750, 2, 1;
L_0x55d0c5b8d920 .part L_0x55d0c5b8e7f0, 2, 1;
L_0x55d0c5b8def0 .part L_0x55d0c5b8e6b0, 3, 1;
L_0x55d0c5b8e0b0 .part L_0x55d0c5b8e750, 3, 1;
L_0x55d0c5b8e270 .part L_0x55d0c5b8e7f0, 3, 1;
L_0x55d0c5b8e4a0 .concat8 [ 1 1 1 1], L_0x55d0c5b8bf40, L_0x55d0c5b8c860, L_0x55d0c5b8d110, L_0x55d0c5b8dac0;
L_0x55d0c5b8e540 .concat8 [ 1 1 1 1], L_0x55d0c5b8c350, L_0x55d0c5b8cbc0, L_0x55d0c5b8d560, L_0x55d0c5b8dde0;
S_0x55d0c5288e90 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5289790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b8b500 .functor XOR 1, L_0x55d0c5b8c460, L_0x55d0c5b8c590, C4<0>, C4<0>;
L_0x55d0c5b8bf40 .functor XOR 1, L_0x55d0c5b8b500, L_0x55d0c5b8c6c0, C4<0>, C4<0>;
L_0x55d0c5b8c000 .functor AND 1, L_0x55d0c5b8c460, L_0x55d0c5b8c590, C4<1>, C4<1>;
L_0x55d0c5b8c110 .functor AND 1, L_0x55d0c5b8c460, L_0x55d0c5b8c6c0, C4<1>, C4<1>;
L_0x55d0c5b8c1d0 .functor AND 1, L_0x55d0c5b8c590, L_0x55d0c5b8c6c0, C4<1>, C4<1>;
L_0x55d0c5b8c240 .functor OR 1, L_0x55d0c5b8c000, L_0x55d0c5b8c110, C4<0>, C4<0>;
L_0x55d0c5b8c350 .functor OR 1, L_0x55d0c5b8c1d0, L_0x55d0c5b8c240, C4<0>, C4<0>;
v0x55d0c4f5d570_0 .net "a", 0 0, L_0x55d0c5b8c460;  1 drivers
v0x55d0c4f62970_0 .net "b", 0 0, L_0x55d0c5b8c590;  1 drivers
v0x55d0c4f60d90_0 .net "ca", 0 0, L_0x55d0c5b8c350;  1 drivers
v0x55d0c4f60e30_0 .net "cin", 0 0, L_0x55d0c5b8c6c0;  1 drivers
v0x55d0c4f5f1b0_0 .net "sum", 0 0, L_0x55d0c5b8bf40;  1 drivers
v0x55d0c4f558f0_0 .net "w1", 0 0, L_0x55d0c5b8b500;  1 drivers
v0x55d0c4f5acf0_0 .net "w2", 0 0, L_0x55d0c5b8c000;  1 drivers
v0x55d0c4f59110_0 .net "w3", 0 0, L_0x55d0c5b8c110;  1 drivers
v0x55d0c4f57530_0 .net "w4", 0 0, L_0x55d0c5b8c1d0;  1 drivers
v0x55d0c4f4ce10_0 .net "w5", 0 0, L_0x55d0c5b8c240;  1 drivers
S_0x55d0c5279030 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5289790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b8c7f0 .functor XOR 1, L_0x55d0c5b8ccd0, L_0x55d0c5b8ce00, C4<0>, C4<0>;
L_0x55d0c5b8c860 .functor XOR 1, L_0x55d0c5b8c7f0, L_0x55d0c5b8cf30, C4<0>, C4<0>;
L_0x55d0c5b8c8d0 .functor AND 1, L_0x55d0c5b8ccd0, L_0x55d0c5b8ce00, C4<1>, C4<1>;
L_0x55d0c5b8c940 .functor AND 1, L_0x55d0c5b8ccd0, L_0x55d0c5b8cf30, C4<1>, C4<1>;
L_0x55d0c5b8ca00 .functor AND 1, L_0x55d0c5b8ce00, L_0x55d0c5b8cf30, C4<1>, C4<1>;
L_0x55d0c5b8ca70 .functor OR 1, L_0x55d0c5b8c8d0, L_0x55d0c5b8c940, C4<0>, C4<0>;
L_0x55d0c5b8cbc0 .functor OR 1, L_0x55d0c5b8ca00, L_0x55d0c5b8ca70, C4<0>, C4<0>;
v0x55d0c4f52210_0 .net "a", 0 0, L_0x55d0c5b8ccd0;  1 drivers
v0x55d0c4f50630_0 .net "b", 0 0, L_0x55d0c5b8ce00;  1 drivers
v0x55d0c4f4ea50_0 .net "ca", 0 0, L_0x55d0c5b8cbc0;  1 drivers
v0x55d0c4f4eaf0_0 .net "cin", 0 0, L_0x55d0c5b8cf30;  1 drivers
v0x55d0c4f45190_0 .net "sum", 0 0, L_0x55d0c5b8c860;  1 drivers
v0x55d0c4f4a590_0 .net "w1", 0 0, L_0x55d0c5b8c7f0;  1 drivers
v0x55d0c4f489b0_0 .net "w2", 0 0, L_0x55d0c5b8c8d0;  1 drivers
v0x55d0c4f46dd0_0 .net "w3", 0 0, L_0x55d0c5b8c940;  1 drivers
v0x55d0c4f3aa50_0 .net "w4", 0 0, L_0x55d0c5b8ca00;  1 drivers
v0x55d0c4f3fe50_0 .net "w5", 0 0, L_0x55d0c5b8ca70;  1 drivers
S_0x55d0c5278730 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5289790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b8d0a0 .functor XOR 1, L_0x55d0c5b8d670, L_0x55d0c5b8d7a0, C4<0>, C4<0>;
L_0x55d0c5b8d110 .functor XOR 1, L_0x55d0c5b8d0a0, L_0x55d0c5b8d920, C4<0>, C4<0>;
L_0x55d0c5b8d1d0 .functor AND 1, L_0x55d0c5b8d670, L_0x55d0c5b8d7a0, C4<1>, C4<1>;
L_0x55d0c5b8d2e0 .functor AND 1, L_0x55d0c5b8d670, L_0x55d0c5b8d920, C4<1>, C4<1>;
L_0x55d0c5b8d3a0 .functor AND 1, L_0x55d0c5b8d7a0, L_0x55d0c5b8d920, C4<1>, C4<1>;
L_0x55d0c5b8d410 .functor OR 1, L_0x55d0c5b8d1d0, L_0x55d0c5b8d2e0, C4<0>, C4<0>;
L_0x55d0c5b8d560 .functor OR 1, L_0x55d0c5b8d3a0, L_0x55d0c5b8d410, C4<0>, C4<0>;
v0x55d0c4f3e270_0 .net "a", 0 0, L_0x55d0c5b8d670;  1 drivers
v0x55d0c4f3c690_0 .net "b", 0 0, L_0x55d0c5b8d7a0;  1 drivers
v0x55d0c4f32dd0_0 .net "ca", 0 0, L_0x55d0c5b8d560;  1 drivers
v0x55d0c4f32e70_0 .net "cin", 0 0, L_0x55d0c5b8d920;  1 drivers
v0x55d0c4f381d0_0 .net "sum", 0 0, L_0x55d0c5b8d110;  1 drivers
v0x55d0c4f365f0_0 .net "w1", 0 0, L_0x55d0c5b8d0a0;  1 drivers
v0x55d0c4f34a10_0 .net "w2", 0 0, L_0x55d0c5b8d1d0;  1 drivers
v0x55d0c4f2a2f0_0 .net "w3", 0 0, L_0x55d0c5b8d2e0;  1 drivers
v0x55d0c4f2f6f0_0 .net "w4", 0 0, L_0x55d0c5b8d3a0;  1 drivers
v0x55d0c4f2db10_0 .net "w5", 0 0, L_0x55d0c5b8d410;  1 drivers
S_0x55d0c525fc60 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5289790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b8da50 .functor XOR 1, L_0x55d0c5b8def0, L_0x55d0c5b8e0b0, C4<0>, C4<0>;
L_0x55d0c5b8dac0 .functor XOR 1, L_0x55d0c5b8da50, L_0x55d0c5b8e270, C4<0>, C4<0>;
L_0x55d0c5b8db30 .functor AND 1, L_0x55d0c5b8def0, L_0x55d0c5b8e0b0, C4<1>, C4<1>;
L_0x55d0c5b8dba0 .functor AND 1, L_0x55d0c5b8def0, L_0x55d0c5b8e270, C4<1>, C4<1>;
L_0x55d0c5b8dc60 .functor AND 1, L_0x55d0c5b8e0b0, L_0x55d0c5b8e270, C4<1>, C4<1>;
L_0x55d0c5b8dcd0 .functor OR 1, L_0x55d0c5b8db30, L_0x55d0c5b8dba0, C4<0>, C4<0>;
L_0x55d0c5b8dde0 .functor OR 1, L_0x55d0c5b8dc60, L_0x55d0c5b8dcd0, C4<0>, C4<0>;
v0x55d0c4f2bf30_0 .net "a", 0 0, L_0x55d0c5b8def0;  1 drivers
v0x55d0c4f22670_0 .net "b", 0 0, L_0x55d0c5b8e0b0;  1 drivers
v0x55d0c4f27a70_0 .net "ca", 0 0, L_0x55d0c5b8dde0;  1 drivers
v0x55d0c4f27b10_0 .net "cin", 0 0, L_0x55d0c5b8e270;  1 drivers
v0x55d0c4f25e90_0 .net "sum", 0 0, L_0x55d0c5b8dac0;  1 drivers
v0x55d0c4f242b0_0 .net "w1", 0 0, L_0x55d0c5b8da50;  1 drivers
v0x55d0c4f18d30_0 .net "w2", 0 0, L_0x55d0c5b8db30;  1 drivers
v0x55d0c4f1e130_0 .net "w3", 0 0, L_0x55d0c5b8dba0;  1 drivers
v0x55d0c4f1c550_0 .net "w4", 0 0, L_0x55d0c5b8dc60;  1 drivers
v0x55d0c4f1a970_0 .net "w5", 0 0, L_0x55d0c5b8dcd0;  1 drivers
S_0x55d0c5267a70 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5281980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4ebfc50_0 .net "a", 3 0, L_0x55d0c5b91040;  1 drivers
v0x55d0c4ebe070_0 .net "b", 3 0, L_0x55d0c5b91130;  1 drivers
v0x55d0c4ebc490_0 .net "ca", 3 0, L_0x55d0c5b90ed0;  1 drivers
v0x55d0c4eb0110_0 .net "cin", 3 0, L_0x55d0c5b91220;  1 drivers
v0x55d0c4eb5510_0 .net "sum", 3 0, L_0x55d0c5b90e30;  1 drivers
L_0x55d0c5b8edf0 .part L_0x55d0c5b91040, 0, 1;
L_0x55d0c5b8ef20 .part L_0x55d0c5b91130, 0, 1;
L_0x55d0c5b8f050 .part L_0x55d0c5b91220, 0, 1;
L_0x55d0c5b8f660 .part L_0x55d0c5b91040, 1, 1;
L_0x55d0c5b8f790 .part L_0x55d0c5b91130, 1, 1;
L_0x55d0c5b8f8c0 .part L_0x55d0c5b91220, 1, 1;
L_0x55d0c5b90000 .part L_0x55d0c5b91040, 2, 1;
L_0x55d0c5b90130 .part L_0x55d0c5b91130, 2, 1;
L_0x55d0c5b902b0 .part L_0x55d0c5b91220, 2, 1;
L_0x55d0c5b90880 .part L_0x55d0c5b91040, 3, 1;
L_0x55d0c5b90a40 .part L_0x55d0c5b91130, 3, 1;
L_0x55d0c5b90c00 .part L_0x55d0c5b91220, 3, 1;
L_0x55d0c5b90e30 .concat8 [ 1 1 1 1], L_0x55d0c5b8e890, L_0x55d0c5b8f1f0, L_0x55d0c5b8faa0, L_0x55d0c5b90450;
L_0x55d0c5b90ed0 .concat8 [ 1 1 1 1], L_0x55d0c5b8ece0, L_0x55d0c5b8f550, L_0x55d0c5b8fef0, L_0x55d0c5b90770;
S_0x55d0c5267170 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5267a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b8e430 .functor XOR 1, L_0x55d0c5b8edf0, L_0x55d0c5b8ef20, C4<0>, C4<0>;
L_0x55d0c5b8e890 .functor XOR 1, L_0x55d0c5b8e430, L_0x55d0c5b8f050, C4<0>, C4<0>;
L_0x55d0c5b8e950 .functor AND 1, L_0x55d0c5b8edf0, L_0x55d0c5b8ef20, C4<1>, C4<1>;
L_0x55d0c5b8ea60 .functor AND 1, L_0x55d0c5b8edf0, L_0x55d0c5b8f050, C4<1>, C4<1>;
L_0x55d0c5b8eb20 .functor AND 1, L_0x55d0c5b8ef20, L_0x55d0c5b8f050, C4<1>, C4<1>;
L_0x55d0c5b8eb90 .functor OR 1, L_0x55d0c5b8e950, L_0x55d0c5b8ea60, C4<0>, C4<0>;
L_0x55d0c5b8ece0 .functor OR 1, L_0x55d0c5b8eb20, L_0x55d0c5b8eb90, C4<0>, C4<0>;
v0x55d0c4f0d9d0_0 .net "a", 0 0, L_0x55d0c5b8edf0;  1 drivers
v0x55d0c4f0bdf0_0 .net "b", 0 0, L_0x55d0c5b8ef20;  1 drivers
v0x55d0c4f0a210_0 .net "ca", 0 0, L_0x55d0c5b8ece0;  1 drivers
v0x55d0c4f0a2b0_0 .net "cin", 0 0, L_0x55d0c5b8f050;  1 drivers
v0x55d0c4f00950_0 .net "sum", 0 0, L_0x55d0c5b8e890;  1 drivers
v0x55d0c4f05d50_0 .net "w1", 0 0, L_0x55d0c5b8e430;  1 drivers
v0x55d0c4f04170_0 .net "w2", 0 0, L_0x55d0c5b8e950;  1 drivers
v0x55d0c4f02590_0 .net "w3", 0 0, L_0x55d0c5b8ea60;  1 drivers
v0x55d0c4ef4950_0 .net "w4", 0 0, L_0x55d0c5b8eb20;  1 drivers
v0x55d0c4ef9d50_0 .net "w5", 0 0, L_0x55d0c5b8eb90;  1 drivers
S_0x55d0c5257310 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5267a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b8f180 .functor XOR 1, L_0x55d0c5b8f660, L_0x55d0c5b8f790, C4<0>, C4<0>;
L_0x55d0c5b8f1f0 .functor XOR 1, L_0x55d0c5b8f180, L_0x55d0c5b8f8c0, C4<0>, C4<0>;
L_0x55d0c5b8f260 .functor AND 1, L_0x55d0c5b8f660, L_0x55d0c5b8f790, C4<1>, C4<1>;
L_0x55d0c5b8f2d0 .functor AND 1, L_0x55d0c5b8f660, L_0x55d0c5b8f8c0, C4<1>, C4<1>;
L_0x55d0c5b8f390 .functor AND 1, L_0x55d0c5b8f790, L_0x55d0c5b8f8c0, C4<1>, C4<1>;
L_0x55d0c5b8f400 .functor OR 1, L_0x55d0c5b8f260, L_0x55d0c5b8f2d0, C4<0>, C4<0>;
L_0x55d0c5b8f550 .functor OR 1, L_0x55d0c5b8f390, L_0x55d0c5b8f400, C4<0>, C4<0>;
v0x55d0c4ef8170_0 .net "a", 0 0, L_0x55d0c5b8f660;  1 drivers
v0x55d0c4ef6590_0 .net "b", 0 0, L_0x55d0c5b8f790;  1 drivers
v0x55d0c4eeccd0_0 .net "ca", 0 0, L_0x55d0c5b8f550;  1 drivers
v0x55d0c4eecd70_0 .net "cin", 0 0, L_0x55d0c5b8f8c0;  1 drivers
v0x55d0c4ef20d0_0 .net "sum", 0 0, L_0x55d0c5b8f1f0;  1 drivers
v0x55d0c4ef04f0_0 .net "w1", 0 0, L_0x55d0c5b8f180;  1 drivers
v0x55d0c4eee910_0 .net "w2", 0 0, L_0x55d0c5b8f260;  1 drivers
v0x55d0c4ee41f0_0 .net "w3", 0 0, L_0x55d0c5b8f2d0;  1 drivers
v0x55d0c4ee95f0_0 .net "w4", 0 0, L_0x55d0c5b8f390;  1 drivers
v0x55d0c4ee7a10_0 .net "w5", 0 0, L_0x55d0c5b8f400;  1 drivers
S_0x55d0c5256a10 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5267a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b8fa30 .functor XOR 1, L_0x55d0c5b90000, L_0x55d0c5b90130, C4<0>, C4<0>;
L_0x55d0c5b8faa0 .functor XOR 1, L_0x55d0c5b8fa30, L_0x55d0c5b902b0, C4<0>, C4<0>;
L_0x55d0c5b8fb60 .functor AND 1, L_0x55d0c5b90000, L_0x55d0c5b90130, C4<1>, C4<1>;
L_0x55d0c5b8fc70 .functor AND 1, L_0x55d0c5b90000, L_0x55d0c5b902b0, C4<1>, C4<1>;
L_0x55d0c5b8fd30 .functor AND 1, L_0x55d0c5b90130, L_0x55d0c5b902b0, C4<1>, C4<1>;
L_0x55d0c5b8fda0 .functor OR 1, L_0x55d0c5b8fb60, L_0x55d0c5b8fc70, C4<0>, C4<0>;
L_0x55d0c5b8fef0 .functor OR 1, L_0x55d0c5b8fd30, L_0x55d0c5b8fda0, C4<0>, C4<0>;
v0x55d0c4ee5e30_0 .net "a", 0 0, L_0x55d0c5b90000;  1 drivers
v0x55d0c4edc570_0 .net "b", 0 0, L_0x55d0c5b90130;  1 drivers
v0x55d0c4ee1970_0 .net "ca", 0 0, L_0x55d0c5b8fef0;  1 drivers
v0x55d0c4ee1a10_0 .net "cin", 0 0, L_0x55d0c5b902b0;  1 drivers
v0x55d0c4edfd90_0 .net "sum", 0 0, L_0x55d0c5b8faa0;  1 drivers
v0x55d0c4ede1b0_0 .net "w1", 0 0, L_0x55d0c5b8fa30;  1 drivers
v0x55d0c4ed2c30_0 .net "w2", 0 0, L_0x55d0c5b8fb60;  1 drivers
v0x55d0c4ed8030_0 .net "w3", 0 0, L_0x55d0c5b8fc70;  1 drivers
v0x55d0c4ed6450_0 .net "w4", 0 0, L_0x55d0c5b8fd30;  1 drivers
v0x55d0c4ed4870_0 .net "w5", 0 0, L_0x55d0c5b8fda0;  1 drivers
S_0x55d0c524d990 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5267a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b903e0 .functor XOR 1, L_0x55d0c5b90880, L_0x55d0c5b90a40, C4<0>, C4<0>;
L_0x55d0c5b90450 .functor XOR 1, L_0x55d0c5b903e0, L_0x55d0c5b90c00, C4<0>, C4<0>;
L_0x55d0c5b904c0 .functor AND 1, L_0x55d0c5b90880, L_0x55d0c5b90a40, C4<1>, C4<1>;
L_0x55d0c5b90530 .functor AND 1, L_0x55d0c5b90880, L_0x55d0c5b90c00, C4<1>, C4<1>;
L_0x55d0c5b905f0 .functor AND 1, L_0x55d0c5b90a40, L_0x55d0c5b90c00, C4<1>, C4<1>;
L_0x55d0c5b90660 .functor OR 1, L_0x55d0c5b904c0, L_0x55d0c5b90530, C4<0>, C4<0>;
L_0x55d0c5b90770 .functor OR 1, L_0x55d0c5b905f0, L_0x55d0c5b90660, C4<0>, C4<0>;
v0x55d0c4ecafb0_0 .net "a", 0 0, L_0x55d0c5b90880;  1 drivers
v0x55d0c4ed03b0_0 .net "b", 0 0, L_0x55d0c5b90a40;  1 drivers
v0x55d0c4ece7d0_0 .net "ca", 0 0, L_0x55d0c5b90770;  1 drivers
v0x55d0c4ece870_0 .net "cin", 0 0, L_0x55d0c5b90c00;  1 drivers
v0x55d0c4eccbf0_0 .net "sum", 0 0, L_0x55d0c5b90450;  1 drivers
v0x55d0c4ec24d0_0 .net "w1", 0 0, L_0x55d0c5b903e0;  1 drivers
v0x55d0c4ec78d0_0 .net "w2", 0 0, L_0x55d0c5b904c0;  1 drivers
v0x55d0c4ec5cf0_0 .net "w3", 0 0, L_0x55d0c5b90530;  1 drivers
v0x55d0c4ec4110_0 .net "w4", 0 0, L_0x55d0c5b905f0;  1 drivers
v0x55d0c4eba850_0 .net "w5", 0 0, L_0x55d0c5b90660;  1 drivers
S_0x55d0c524d710 .scope module, "a_1" "SixtyfourBA" 4 9, 5 3 0, S_0x55d0c5139fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5570560_0 .net/2u *"_s2", 0 0, L_0x7f868395b0f0;  1 drivers
L_0x7f868395b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c556e980_0 .net/2u *"_s6", 0 0, L_0x7f868395b138;  1 drivers
v0x55d0c5563400_0 .net "a", 64 0, L_0x55d0c5bc0b50;  1 drivers
v0x55d0c5568800_0 .net "b", 64 0, L_0x55d0c5bc0c80;  1 drivers
v0x55d0c5566c20_0 .net "ca", 64 0, L_0x55d0c5bc0970;  1 drivers
v0x55d0c5565040_0 .net "cin", 64 0, L_0x55d0c5bc0d20;  1 drivers
v0x55d0c555b780_0 .net "sum", 64 0, L_0x55d0c5bc07e0;  1 drivers
L_0x55d0c5ba9640 .part L_0x55d0c5bc0b50, 0, 32;
L_0x55d0c5ba96e0 .part L_0x55d0c5bc0c80, 0, 32;
L_0x55d0c5ba9780 .part L_0x55d0c5bc0d20, 0, 32;
L_0x55d0c5bc0510 .part L_0x55d0c5bc0b50, 32, 32;
L_0x55d0c5bc0600 .part L_0x55d0c5bc0c80, 32, 32;
L_0x55d0c5bc06f0 .part L_0x55d0c5bc0d20, 32, 32;
L_0x55d0c5bc07e0 .concat8 [ 32 32 1 0], L_0x55d0c5ba9370, L_0x55d0c5bc0240, L_0x7f868395b138;
L_0x55d0c5bc0970 .concat8 [ 1 32 32 0], L_0x7f868395b0f0, L_0x55d0c5ba94b0, L_0x55d0c5bc0380;
S_0x55d0c524d4a0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c524d710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c589c9e0_0 .net "a", 31 0, L_0x55d0c5ba9640;  1 drivers
v0x55d0c589ae00_0 .net "b", 31 0, L_0x55d0c5ba96e0;  1 drivers
v0x55d0c588ea80_0 .net "ca", 31 0, L_0x55d0c5ba94b0;  1 drivers
v0x55d0c5893e80_0 .net "cin", 31 0, L_0x55d0c5ba9780;  1 drivers
v0x55d0c58922a0_0 .net "sum", 31 0, L_0x55d0c5ba9370;  1 drivers
L_0x55d0c5b9dd80 .part L_0x55d0c5ba9640, 0, 16;
L_0x55d0c5b9de20 .part L_0x55d0c5ba96e0, 0, 16;
L_0x55d0c5b9dec0 .part L_0x55d0c5ba9780, 0, 16;
L_0x55d0c5ba90a0 .part L_0x55d0c5ba9640, 16, 16;
L_0x55d0c5ba9190 .part L_0x55d0c5ba96e0, 16, 16;
L_0x55d0c5ba9280 .part L_0x55d0c5ba9780, 16, 16;
L_0x55d0c5ba9370 .concat8 [ 16 16 0 0], L_0x55d0c5b9dab0, L_0x55d0c5ba8dd0;
L_0x55d0c5ba94b0 .concat8 [ 16 16 0 0], L_0x55d0c5b9dbf0, L_0x55d0c5ba8f10;
S_0x55d0c523b7c0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c524d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4d0bed0_0 .net "a", 15 0, L_0x55d0c5b9dd80;  1 drivers
v0x55d0c4d0a2f0_0 .net "b", 15 0, L_0x55d0c5b9de20;  1 drivers
v0x55d0c4cffbd0_0 .net "ca", 15 0, L_0x55d0c5b9dbf0;  1 drivers
v0x55d0c4d04fd0_0 .net "cin", 15 0, L_0x55d0c5b9dec0;  1 drivers
v0x55d0c4d033f0_0 .net "sum", 15 0, L_0x55d0c5b9dab0;  1 drivers
L_0x55d0c5b98120 .part L_0x55d0c5b9dd80, 0, 8;
L_0x55d0c5b981c0 .part L_0x55d0c5b9de20, 0, 8;
L_0x55d0c5b98260 .part L_0x55d0c5b9dec0, 0, 8;
L_0x55d0c5b9d7e0 .part L_0x55d0c5b9dd80, 8, 8;
L_0x55d0c5b9d8d0 .part L_0x55d0c5b9de20, 8, 8;
L_0x55d0c5b9d9c0 .part L_0x55d0c5b9dec0, 8, 8;
L_0x55d0c5b9dab0 .concat8 [ 8 8 0 0], L_0x55d0c5b97e50, L_0x55d0c5b9d510;
L_0x55d0c5b9dbf0 .concat8 [ 8 8 0 0], L_0x55d0c5b97f90, L_0x55d0c5b9d650;
S_0x55d0c52435d0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c523b7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4dd2b80_0 .net "a", 7 0, L_0x55d0c5b98120;  1 drivers
v0x55d0c4dd0fa0_0 .net "b", 7 0, L_0x55d0c5b981c0;  1 drivers
v0x55d0c4dc76e0_0 .net "ca", 7 0, L_0x55d0c5b97f90;  1 drivers
v0x55d0c4dccae0_0 .net "cin", 7 0, L_0x55d0c5b98260;  1 drivers
v0x55d0c4dcaf00_0 .net "sum", 7 0, L_0x55d0c5b97e50;  1 drivers
L_0x55d0c5b95190 .part L_0x55d0c5b98120, 0, 4;
L_0x55d0c5b95230 .part L_0x55d0c5b981c0, 0, 4;
L_0x55d0c5b952d0 .part L_0x55d0c5b98260, 0, 4;
L_0x55d0c5b97b80 .part L_0x55d0c5b98120, 4, 4;
L_0x55d0c5b97c70 .part L_0x55d0c5b981c0, 4, 4;
L_0x55d0c5b97d60 .part L_0x55d0c5b98260, 4, 4;
L_0x55d0c5b97e50 .concat8 [ 4 4 0 0], L_0x55d0c5b94f80, L_0x55d0c5b97920;
L_0x55d0c5b97f90 .concat8 [ 4 4 0 0], L_0x55d0c5b95020, L_0x55d0c5b979c0;
S_0x55d0c5242cd0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c52435d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e2fe50_0 .net "a", 3 0, L_0x55d0c5b95190;  1 drivers
v0x55d0c4e35250_0 .net "b", 3 0, L_0x55d0c5b95230;  1 drivers
v0x55d0c4e33670_0 .net "ca", 3 0, L_0x55d0c5b95020;  1 drivers
v0x55d0c4e31a90_0 .net "cin", 3 0, L_0x55d0c5b952d0;  1 drivers
v0x55d0c4e25710_0 .net "sum", 3 0, L_0x55d0c5b94f80;  1 drivers
L_0x55d0c5b92f40 .part L_0x55d0c5b95190, 0, 1;
L_0x55d0c5b93070 .part L_0x55d0c5b95230, 0, 1;
L_0x55d0c5b931a0 .part L_0x55d0c5b952d0, 0, 1;
L_0x55d0c5b937b0 .part L_0x55d0c5b95190, 1, 1;
L_0x55d0c5b938e0 .part L_0x55d0c5b95230, 1, 1;
L_0x55d0c5b93a10 .part L_0x55d0c5b952d0, 1, 1;
L_0x55d0c5b94150 .part L_0x55d0c5b95190, 2, 1;
L_0x55d0c5b94280 .part L_0x55d0c5b95230, 2, 1;
L_0x55d0c5b94400 .part L_0x55d0c5b952d0, 2, 1;
L_0x55d0c5b949d0 .part L_0x55d0c5b95190, 3, 1;
L_0x55d0c5b94b90 .part L_0x55d0c5b95230, 3, 1;
L_0x55d0c5b94d50 .part L_0x55d0c5b952d0, 3, 1;
L_0x55d0c5b94f80 .concat8 [ 1 1 1 1], L_0x55d0c5b92a20, L_0x55d0c5b93340, L_0x55d0c5b93bf0, L_0x55d0c5b945a0;
L_0x55d0c5b95020 .concat8 [ 1 1 1 1], L_0x55d0c5b92e30, L_0x55d0c5b936a0, L_0x55d0c5b94040, L_0x55d0c5b948c0;
S_0x55d0c5232e70 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5242cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b90dc0 .functor XOR 1, L_0x55d0c5b92f40, L_0x55d0c5b93070, C4<0>, C4<0>;
L_0x55d0c5b92a20 .functor XOR 1, L_0x55d0c5b90dc0, L_0x55d0c5b931a0, C4<0>, C4<0>;
L_0x55d0c5b92ae0 .functor AND 1, L_0x55d0c5b92f40, L_0x55d0c5b93070, C4<1>, C4<1>;
L_0x55d0c5b92bf0 .functor AND 1, L_0x55d0c5b92f40, L_0x55d0c5b931a0, C4<1>, C4<1>;
L_0x55d0c5b92cb0 .functor AND 1, L_0x55d0c5b93070, L_0x55d0c5b931a0, C4<1>, C4<1>;
L_0x55d0c5b92d20 .functor OR 1, L_0x55d0c5b92ae0, L_0x55d0c5b92bf0, C4<0>, C4<0>;
L_0x55d0c5b92e30 .functor OR 1, L_0x55d0c5b92cb0, L_0x55d0c5b92d20, C4<0>, C4<0>;
v0x55d0c4e7dc90_0 .net "a", 0 0, L_0x55d0c5b92f40;  1 drivers
v0x55d0c4e83090_0 .net "b", 0 0, L_0x55d0c5b93070;  1 drivers
v0x55d0c4e814b0_0 .net "ca", 0 0, L_0x55d0c5b92e30;  1 drivers
v0x55d0c4e81550_0 .net "cin", 0 0, L_0x55d0c5b931a0;  1 drivers
v0x55d0c4e7f8d0_0 .net "sum", 0 0, L_0x55d0c5b92a20;  1 drivers
v0x55d0c4e76010_0 .net "w1", 0 0, L_0x55d0c5b90dc0;  1 drivers
v0x55d0c4e7b410_0 .net "w2", 0 0, L_0x55d0c5b92ae0;  1 drivers
v0x55d0c4e79830_0 .net "w3", 0 0, L_0x55d0c5b92bf0;  1 drivers
v0x55d0c4e77c50_0 .net "w4", 0 0, L_0x55d0c5b92cb0;  1 drivers
v0x55d0c4e69f50_0 .net "w5", 0 0, L_0x55d0c5b92d20;  1 drivers
S_0x55d0c5232570 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5242cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b932d0 .functor XOR 1, L_0x55d0c5b937b0, L_0x55d0c5b938e0, C4<0>, C4<0>;
L_0x55d0c5b93340 .functor XOR 1, L_0x55d0c5b932d0, L_0x55d0c5b93a10, C4<0>, C4<0>;
L_0x55d0c5b933b0 .functor AND 1, L_0x55d0c5b937b0, L_0x55d0c5b938e0, C4<1>, C4<1>;
L_0x55d0c5b93420 .functor AND 1, L_0x55d0c5b937b0, L_0x55d0c5b93a10, C4<1>, C4<1>;
L_0x55d0c5b934e0 .functor AND 1, L_0x55d0c5b938e0, L_0x55d0c5b93a10, C4<1>, C4<1>;
L_0x55d0c5b93550 .functor OR 1, L_0x55d0c5b933b0, L_0x55d0c5b93420, C4<0>, C4<0>;
L_0x55d0c5b936a0 .functor OR 1, L_0x55d0c5b934e0, L_0x55d0c5b93550, C4<0>, C4<0>;
v0x55d0c4e6f350_0 .net "a", 0 0, L_0x55d0c5b937b0;  1 drivers
v0x55d0c4e6d770_0 .net "b", 0 0, L_0x55d0c5b938e0;  1 drivers
v0x55d0c4e6bb90_0 .net "ca", 0 0, L_0x55d0c5b936a0;  1 drivers
v0x55d0c4e6bc30_0 .net "cin", 0 0, L_0x55d0c5b93a10;  1 drivers
v0x55d0c4e622d0_0 .net "sum", 0 0, L_0x55d0c5b93340;  1 drivers
v0x55d0c4e676d0_0 .net "w1", 0 0, L_0x55d0c5b932d0;  1 drivers
v0x55d0c4e65af0_0 .net "w2", 0 0, L_0x55d0c5b933b0;  1 drivers
v0x55d0c4e63f10_0 .net "w3", 0 0, L_0x55d0c5b93420;  1 drivers
v0x55d0c4e597f0_0 .net "w4", 0 0, L_0x55d0c5b934e0;  1 drivers
v0x55d0c4e5ebf0_0 .net "w5", 0 0, L_0x55d0c5b93550;  1 drivers
S_0x55d0c5219aa0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5242cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b93b80 .functor XOR 1, L_0x55d0c5b94150, L_0x55d0c5b94280, C4<0>, C4<0>;
L_0x55d0c5b93bf0 .functor XOR 1, L_0x55d0c5b93b80, L_0x55d0c5b94400, C4<0>, C4<0>;
L_0x55d0c5b93cb0 .functor AND 1, L_0x55d0c5b94150, L_0x55d0c5b94280, C4<1>, C4<1>;
L_0x55d0c5b93dc0 .functor AND 1, L_0x55d0c5b94150, L_0x55d0c5b94400, C4<1>, C4<1>;
L_0x55d0c5b93e80 .functor AND 1, L_0x55d0c5b94280, L_0x55d0c5b94400, C4<1>, C4<1>;
L_0x55d0c5b93ef0 .functor OR 1, L_0x55d0c5b93cb0, L_0x55d0c5b93dc0, C4<0>, C4<0>;
L_0x55d0c5b94040 .functor OR 1, L_0x55d0c5b93e80, L_0x55d0c5b93ef0, C4<0>, C4<0>;
v0x55d0c4e5d010_0 .net "a", 0 0, L_0x55d0c5b94150;  1 drivers
v0x55d0c4e5b430_0 .net "b", 0 0, L_0x55d0c5b94280;  1 drivers
v0x55d0c4e51b70_0 .net "ca", 0 0, L_0x55d0c5b94040;  1 drivers
v0x55d0c4e51c10_0 .net "cin", 0 0, L_0x55d0c5b94400;  1 drivers
v0x55d0c4e56f70_0 .net "sum", 0 0, L_0x55d0c5b93bf0;  1 drivers
v0x55d0c4e55390_0 .net "w1", 0 0, L_0x55d0c5b93b80;  1 drivers
v0x55d0c4e537b0_0 .net "w2", 0 0, L_0x55d0c5b93cb0;  1 drivers
v0x55d0c4e48230_0 .net "w3", 0 0, L_0x55d0c5b93dc0;  1 drivers
v0x55d0c4e4d630_0 .net "w4", 0 0, L_0x55d0c5b93e80;  1 drivers
v0x55d0c4e4ba50_0 .net "w5", 0 0, L_0x55d0c5b93ef0;  1 drivers
S_0x55d0c52218b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5242cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b94530 .functor XOR 1, L_0x55d0c5b949d0, L_0x55d0c5b94b90, C4<0>, C4<0>;
L_0x55d0c5b945a0 .functor XOR 1, L_0x55d0c5b94530, L_0x55d0c5b94d50, C4<0>, C4<0>;
L_0x55d0c5b94610 .functor AND 1, L_0x55d0c5b949d0, L_0x55d0c5b94b90, C4<1>, C4<1>;
L_0x55d0c5b94680 .functor AND 1, L_0x55d0c5b949d0, L_0x55d0c5b94d50, C4<1>, C4<1>;
L_0x55d0c5b94740 .functor AND 1, L_0x55d0c5b94b90, L_0x55d0c5b94d50, C4<1>, C4<1>;
L_0x55d0c5b947b0 .functor OR 1, L_0x55d0c5b94610, L_0x55d0c5b94680, C4<0>, C4<0>;
L_0x55d0c5b948c0 .functor OR 1, L_0x55d0c5b94740, L_0x55d0c5b947b0, C4<0>, C4<0>;
v0x55d0c4e49e70_0 .net "a", 0 0, L_0x55d0c5b949d0;  1 drivers
v0x55d0c4e405b0_0 .net "b", 0 0, L_0x55d0c5b94b90;  1 drivers
v0x55d0c4e459b0_0 .net "ca", 0 0, L_0x55d0c5b948c0;  1 drivers
v0x55d0c4e45a50_0 .net "cin", 0 0, L_0x55d0c5b94d50;  1 drivers
v0x55d0c4e43dd0_0 .net "sum", 0 0, L_0x55d0c5b945a0;  1 drivers
v0x55d0c4e421f0_0 .net "w1", 0 0, L_0x55d0c5b94530;  1 drivers
v0x55d0c4e37ad0_0 .net "w2", 0 0, L_0x55d0c5b94610;  1 drivers
v0x55d0c4e3ced0_0 .net "w3", 0 0, L_0x55d0c5b94680;  1 drivers
v0x55d0c4e3b2f0_0 .net "w4", 0 0, L_0x55d0c5b94740;  1 drivers
v0x55d0c4e39710_0 .net "w5", 0 0, L_0x55d0c5b947b0;  1 drivers
S_0x55d0c5220fb0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c52435d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4ddd240_0 .net "a", 3 0, L_0x55d0c5b97b80;  1 drivers
v0x55d0c4ddb660_0 .net "b", 3 0, L_0x55d0c5b97c70;  1 drivers
v0x55d0c4dd9a80_0 .net "ca", 3 0, L_0x55d0c5b979c0;  1 drivers
v0x55d0c4dcf360_0 .net "cin", 3 0, L_0x55d0c5b97d60;  1 drivers
v0x55d0c4dd4760_0 .net "sum", 3 0, L_0x55d0c5b97920;  1 drivers
L_0x55d0c5b958d0 .part L_0x55d0c5b97b80, 0, 1;
L_0x55d0c5b95a00 .part L_0x55d0c5b97c70, 0, 1;
L_0x55d0c5b95b30 .part L_0x55d0c5b97d60, 0, 1;
L_0x55d0c5b96140 .part L_0x55d0c5b97b80, 1, 1;
L_0x55d0c5b96270 .part L_0x55d0c5b97c70, 1, 1;
L_0x55d0c5b963a0 .part L_0x55d0c5b97d60, 1, 1;
L_0x55d0c5b96ae0 .part L_0x55d0c5b97b80, 2, 1;
L_0x55d0c5b96c10 .part L_0x55d0c5b97c70, 2, 1;
L_0x55d0c5b96d90 .part L_0x55d0c5b97d60, 2, 1;
L_0x55d0c5b97310 .part L_0x55d0c5b97b80, 3, 1;
L_0x55d0c5b97530 .part L_0x55d0c5b97c70, 3, 1;
L_0x55d0c5b976f0 .part L_0x55d0c5b97d60, 3, 1;
L_0x55d0c5b97920 .concat8 [ 1 1 1 1], L_0x55d0c5b95370, L_0x55d0c5b95cd0, L_0x55d0c5b96580, L_0x55d0c5b96f30;
L_0x55d0c5b979c0 .concat8 [ 1 1 1 1], L_0x55d0c5b957c0, L_0x55d0c5b96030, L_0x55d0c5b969d0, L_0x55d0c5b97200;
S_0x55d0c5211150 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5220fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b94f10 .functor XOR 1, L_0x55d0c5b958d0, L_0x55d0c5b95a00, C4<0>, C4<0>;
L_0x55d0c5b95370 .functor XOR 1, L_0x55d0c5b94f10, L_0x55d0c5b95b30, C4<0>, C4<0>;
L_0x55d0c5b95430 .functor AND 1, L_0x55d0c5b958d0, L_0x55d0c5b95a00, C4<1>, C4<1>;
L_0x55d0c5b95540 .functor AND 1, L_0x55d0c5b958d0, L_0x55d0c5b95b30, C4<1>, C4<1>;
L_0x55d0c5b95600 .functor AND 1, L_0x55d0c5b95a00, L_0x55d0c5b95b30, C4<1>, C4<1>;
L_0x55d0c5b95670 .functor OR 1, L_0x55d0c5b95430, L_0x55d0c5b95540, C4<0>, C4<0>;
L_0x55d0c5b957c0 .functor OR 1, L_0x55d0c5b95600, L_0x55d0c5b95670, C4<0>, C4<0>;
v0x55d0c4e2ab10_0 .net "a", 0 0, L_0x55d0c5b958d0;  1 drivers
v0x55d0c4e28f30_0 .net "b", 0 0, L_0x55d0c5b95a00;  1 drivers
v0x55d0c4e27350_0 .net "ca", 0 0, L_0x55d0c5b957c0;  1 drivers
v0x55d0c4e273f0_0 .net "cin", 0 0, L_0x55d0c5b95b30;  1 drivers
v0x55d0c4e1da90_0 .net "sum", 0 0, L_0x55d0c5b95370;  1 drivers
v0x55d0c4e22e90_0 .net "w1", 0 0, L_0x55d0c5b94f10;  1 drivers
v0x55d0c4e212b0_0 .net "w2", 0 0, L_0x55d0c5b95430;  1 drivers
v0x55d0c4e1f6d0_0 .net "w3", 0 0, L_0x55d0c5b95540;  1 drivers
v0x55d0c4e14fb0_0 .net "w4", 0 0, L_0x55d0c5b95600;  1 drivers
v0x55d0c4e1a3b0_0 .net "w5", 0 0, L_0x55d0c5b95670;  1 drivers
S_0x55d0c5210850 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5220fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b95c60 .functor XOR 1, L_0x55d0c5b96140, L_0x55d0c5b96270, C4<0>, C4<0>;
L_0x55d0c5b95cd0 .functor XOR 1, L_0x55d0c5b95c60, L_0x55d0c5b963a0, C4<0>, C4<0>;
L_0x55d0c5b95d40 .functor AND 1, L_0x55d0c5b96140, L_0x55d0c5b96270, C4<1>, C4<1>;
L_0x55d0c5b95db0 .functor AND 1, L_0x55d0c5b96140, L_0x55d0c5b963a0, C4<1>, C4<1>;
L_0x55d0c5b95e70 .functor AND 1, L_0x55d0c5b96270, L_0x55d0c5b963a0, C4<1>, C4<1>;
L_0x55d0c5b95ee0 .functor OR 1, L_0x55d0c5b95d40, L_0x55d0c5b95db0, C4<0>, C4<0>;
L_0x55d0c5b96030 .functor OR 1, L_0x55d0c5b95e70, L_0x55d0c5b95ee0, C4<0>, C4<0>;
v0x55d0c4e187d0_0 .net "a", 0 0, L_0x55d0c5b96140;  1 drivers
v0x55d0c4e16bf0_0 .net "b", 0 0, L_0x55d0c5b96270;  1 drivers
v0x55d0c4e0d330_0 .net "ca", 0 0, L_0x55d0c5b96030;  1 drivers
v0x55d0c4e0d3d0_0 .net "cin", 0 0, L_0x55d0c5b963a0;  1 drivers
v0x55d0c4e12730_0 .net "sum", 0 0, L_0x55d0c5b95cd0;  1 drivers
v0x55d0c4e10b50_0 .net "w1", 0 0, L_0x55d0c5b95c60;  1 drivers
v0x55d0c4e0ef70_0 .net "w2", 0 0, L_0x55d0c5b95d40;  1 drivers
v0x55d0c4e039f0_0 .net "w3", 0 0, L_0x55d0c5b95db0;  1 drivers
v0x55d0c4e08df0_0 .net "w4", 0 0, L_0x55d0c5b95e70;  1 drivers
v0x55d0c4e07210_0 .net "w5", 0 0, L_0x55d0c5b95ee0;  1 drivers
S_0x55d0c51f6f80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5220fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b96510 .functor XOR 1, L_0x55d0c5b96ae0, L_0x55d0c5b96c10, C4<0>, C4<0>;
L_0x55d0c5b96580 .functor XOR 1, L_0x55d0c5b96510, L_0x55d0c5b96d90, C4<0>, C4<0>;
L_0x55d0c5b96640 .functor AND 1, L_0x55d0c5b96ae0, L_0x55d0c5b96c10, C4<1>, C4<1>;
L_0x55d0c5b96750 .functor AND 1, L_0x55d0c5b96ae0, L_0x55d0c5b96d90, C4<1>, C4<1>;
L_0x55d0c5b96810 .functor AND 1, L_0x55d0c5b96c10, L_0x55d0c5b96d90, C4<1>, C4<1>;
L_0x55d0c5b96880 .functor OR 1, L_0x55d0c5b96640, L_0x55d0c5b96750, C4<0>, C4<0>;
L_0x55d0c5b969d0 .functor OR 1, L_0x55d0c5b96810, L_0x55d0c5b96880, C4<0>, C4<0>;
v0x55d0c4e05630_0 .net "a", 0 0, L_0x55d0c5b96ae0;  1 drivers
v0x55d0c4dfbd70_0 .net "b", 0 0, L_0x55d0c5b96c10;  1 drivers
v0x55d0c4e01170_0 .net "ca", 0 0, L_0x55d0c5b969d0;  1 drivers
v0x55d0c4e01210_0 .net "cin", 0 0, L_0x55d0c5b96d90;  1 drivers
v0x55d0c4dff590_0 .net "sum", 0 0, L_0x55d0c5b96580;  1 drivers
v0x55d0c4dfd9b0_0 .net "w1", 0 0, L_0x55d0c5b96510;  1 drivers
v0x55d0c4df3290_0 .net "w2", 0 0, L_0x55d0c5b96640;  1 drivers
v0x55d0c4df8690_0 .net "w3", 0 0, L_0x55d0c5b96750;  1 drivers
v0x55d0c4df6ab0_0 .net "w4", 0 0, L_0x55d0c5b96810;  1 drivers
v0x55d0c4df4ed0_0 .net "w5", 0 0, L_0x55d0c5b96880;  1 drivers
S_0x55d0c51fed90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5220fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b96ec0 .functor XOR 1, L_0x55d0c5b97310, L_0x55d0c5b97530, C4<0>, C4<0>;
L_0x55d0c5b96f30 .functor XOR 1, L_0x55d0c5b96ec0, L_0x55d0c5b976f0, C4<0>, C4<0>;
L_0x55d0c5b96fa0 .functor AND 1, L_0x55d0c5b97310, L_0x55d0c5b97530, C4<1>, C4<1>;
L_0x55d0c5b97010 .functor AND 1, L_0x55d0c5b97310, L_0x55d0c5b976f0, C4<1>, C4<1>;
L_0x55d0c5b97080 .functor AND 1, L_0x55d0c5b97530, L_0x55d0c5b976f0, C4<1>, C4<1>;
L_0x55d0c5b970f0 .functor OR 1, L_0x55d0c5b96fa0, L_0x55d0c5b97010, C4<0>, C4<0>;
L_0x55d0c5b97200 .functor OR 1, L_0x55d0c5b97080, L_0x55d0c5b970f0, C4<0>, C4<0>;
v0x55d0c4deb610_0 .net "a", 0 0, L_0x55d0c5b97310;  1 drivers
v0x55d0c4df0a10_0 .net "b", 0 0, L_0x55d0c5b97530;  1 drivers
v0x55d0c4deee30_0 .net "ca", 0 0, L_0x55d0c5b97200;  1 drivers
v0x55d0c4deeed0_0 .net "cin", 0 0, L_0x55d0c5b976f0;  1 drivers
v0x55d0c4ded250_0 .net "sum", 0 0, L_0x55d0c5b96f30;  1 drivers
v0x55d0c4ddfac0_0 .net "w1", 0 0, L_0x55d0c5b96ec0;  1 drivers
v0x55d0c4de4ec0_0 .net "w2", 0 0, L_0x55d0c5b96fa0;  1 drivers
v0x55d0c4de32e0_0 .net "w3", 0 0, L_0x55d0c5b97010;  1 drivers
v0x55d0c4de1700_0 .net "w4", 0 0, L_0x55d0c5b97080;  1 drivers
v0x55d0c4dd7e40_0 .net "w5", 0 0, L_0x55d0c5b970f0;  1 drivers
S_0x55d0c51fe490 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c523b7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4d15730_0 .net "a", 7 0, L_0x55d0c5b9d7e0;  1 drivers
v0x55d0c4d13b50_0 .net "b", 7 0, L_0x55d0c5b9d8d0;  1 drivers
v0x55d0c4d11f70_0 .net "ca", 7 0, L_0x55d0c5b9d650;  1 drivers
v0x55d0c4d086b0_0 .net "cin", 7 0, L_0x55d0c5b9d9c0;  1 drivers
v0x55d0c4d0dab0_0 .net "sum", 7 0, L_0x55d0c5b9d510;  1 drivers
L_0x55d0c5b9a9b0 .part L_0x55d0c5b9d7e0, 0, 4;
L_0x55d0c5b9aa50 .part L_0x55d0c5b9d8d0, 0, 4;
L_0x55d0c5b9aaf0 .part L_0x55d0c5b9d9c0, 0, 4;
L_0x55d0c5b9d240 .part L_0x55d0c5b9d7e0, 4, 4;
L_0x55d0c5b9d330 .part L_0x55d0c5b9d8d0, 4, 4;
L_0x55d0c5b9d420 .part L_0x55d0c5b9d9c0, 4, 4;
L_0x55d0c5b9d510 .concat8 [ 4 4 0 0], L_0x55d0c5b9a7a0, L_0x55d0c5b9d030;
L_0x55d0c5b9d650 .concat8 [ 4 4 0 0], L_0x55d0c5b9a840, L_0x55d0c5b9d0d0;
S_0x55d0c51ee630 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c51fe490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d7b1a0_0 .net "a", 3 0, L_0x55d0c5b9a9b0;  1 drivers
v0x55d0c4d718e0_0 .net "b", 3 0, L_0x55d0c5b9aa50;  1 drivers
v0x55d0c4d76ce0_0 .net "ca", 3 0, L_0x55d0c5b9a840;  1 drivers
v0x55d0c4d75100_0 .net "cin", 3 0, L_0x55d0c5b9aaf0;  1 drivers
v0x55d0c4d73520_0 .net "sum", 3 0, L_0x55d0c5b9a7a0;  1 drivers
L_0x55d0c5b98820 .part L_0x55d0c5b9a9b0, 0, 1;
L_0x55d0c5b98950 .part L_0x55d0c5b9aa50, 0, 1;
L_0x55d0c5b98a80 .part L_0x55d0c5b9aaf0, 0, 1;
L_0x55d0c5b99050 .part L_0x55d0c5b9a9b0, 1, 1;
L_0x55d0c5b99180 .part L_0x55d0c5b9aa50, 1, 1;
L_0x55d0c5b992b0 .part L_0x55d0c5b9aaf0, 1, 1;
L_0x55d0c5b99970 .part L_0x55d0c5b9a9b0, 2, 1;
L_0x55d0c5b99aa0 .part L_0x55d0c5b9aa50, 2, 1;
L_0x55d0c5b99c20 .part L_0x55d0c5b9aaf0, 2, 1;
L_0x55d0c5b9a1f0 .part L_0x55d0c5b9a9b0, 3, 1;
L_0x55d0c5b9a3b0 .part L_0x55d0c5b9aa50, 3, 1;
L_0x55d0c5b9a570 .part L_0x55d0c5b9aaf0, 3, 1;
L_0x55d0c5b9a7a0 .concat8 [ 1 1 1 1], L_0x55d0c5b98300, L_0x55d0c5b98c20, L_0x55d0c5b99450, L_0x55d0c5b99dc0;
L_0x55d0c5b9a840 .concat8 [ 1 1 1 1], L_0x55d0c5b98710, L_0x55d0c5b98f40, L_0x55d0c5b99860, L_0x55d0c5b9a0e0;
S_0x55d0c51edd30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c51ee630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b978b0 .functor XOR 1, L_0x55d0c5b98820, L_0x55d0c5b98950, C4<0>, C4<0>;
L_0x55d0c5b98300 .functor XOR 1, L_0x55d0c5b978b0, L_0x55d0c5b98a80, C4<0>, C4<0>;
L_0x55d0c5b983c0 .functor AND 1, L_0x55d0c5b98820, L_0x55d0c5b98950, C4<1>, C4<1>;
L_0x55d0c5b984d0 .functor AND 1, L_0x55d0c5b98820, L_0x55d0c5b98a80, C4<1>, C4<1>;
L_0x55d0c5b98590 .functor AND 1, L_0x55d0c5b98950, L_0x55d0c5b98a80, C4<1>, C4<1>;
L_0x55d0c5b98600 .functor OR 1, L_0x55d0c5b983c0, L_0x55d0c5b984d0, C4<0>, C4<0>;
L_0x55d0c5b98710 .functor OR 1, L_0x55d0c5b98590, L_0x55d0c5b98600, C4<0>, C4<0>;
v0x55d0c4dc9320_0 .net "a", 0 0, L_0x55d0c5b98820;  1 drivers
v0x55d0c4dbdda0_0 .net "b", 0 0, L_0x55d0c5b98950;  1 drivers
v0x55d0c4dc31a0_0 .net "ca", 0 0, L_0x55d0c5b98710;  1 drivers
v0x55d0c4dc3240_0 .net "cin", 0 0, L_0x55d0c5b98a80;  1 drivers
v0x55d0c4dc15c0_0 .net "sum", 0 0, L_0x55d0c5b98300;  1 drivers
v0x55d0c4dbf9e0_0 .net "w1", 0 0, L_0x55d0c5b978b0;  1 drivers
v0x55d0c4db6120_0 .net "w2", 0 0, L_0x55d0c5b983c0;  1 drivers
v0x55d0c4dbb520_0 .net "w3", 0 0, L_0x55d0c5b984d0;  1 drivers
v0x55d0c4db9940_0 .net "w4", 0 0, L_0x55d0c5b98590;  1 drivers
v0x55d0c4db7d60_0 .net "w5", 0 0, L_0x55d0c5b98600;  1 drivers
S_0x55d0c51d5260 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c51ee630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b98bb0 .functor XOR 1, L_0x55d0c5b99050, L_0x55d0c5b99180, C4<0>, C4<0>;
L_0x55d0c5b98c20 .functor XOR 1, L_0x55d0c5b98bb0, L_0x55d0c5b992b0, C4<0>, C4<0>;
L_0x55d0c5b98c90 .functor AND 1, L_0x55d0c5b99050, L_0x55d0c5b99180, C4<1>, C4<1>;
L_0x55d0c5b98d00 .functor AND 1, L_0x55d0c5b99050, L_0x55d0c5b992b0, C4<1>, C4<1>;
L_0x55d0c5b98dc0 .functor AND 1, L_0x55d0c5b99180, L_0x55d0c5b992b0, C4<1>, C4<1>;
L_0x55d0c5b98e30 .functor OR 1, L_0x55d0c5b98c90, L_0x55d0c5b98d00, C4<0>, C4<0>;
L_0x55d0c5b98f40 .functor OR 1, L_0x55d0c5b98dc0, L_0x55d0c5b98e30, C4<0>, C4<0>;
v0x55d0c4dad640_0 .net "a", 0 0, L_0x55d0c5b99050;  1 drivers
v0x55d0c4db2a40_0 .net "b", 0 0, L_0x55d0c5b99180;  1 drivers
v0x55d0c4db0e60_0 .net "ca", 0 0, L_0x55d0c5b98f40;  1 drivers
v0x55d0c4db0f00_0 .net "cin", 0 0, L_0x55d0c5b992b0;  1 drivers
v0x55d0c4daf280_0 .net "sum", 0 0, L_0x55d0c5b98c20;  1 drivers
v0x55d0c4da59c0_0 .net "w1", 0 0, L_0x55d0c5b98bb0;  1 drivers
v0x55d0c4daadc0_0 .net "w2", 0 0, L_0x55d0c5b98c90;  1 drivers
v0x55d0c4da91e0_0 .net "w3", 0 0, L_0x55d0c5b98d00;  1 drivers
v0x55d0c4da7600_0 .net "w4", 0 0, L_0x55d0c5b98dc0;  1 drivers
v0x55d0c4d9b280_0 .net "w5", 0 0, L_0x55d0c5b98e30;  1 drivers
S_0x55d0c51dd070 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c51ee630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b993e0 .functor XOR 1, L_0x55d0c5b99970, L_0x55d0c5b99aa0, C4<0>, C4<0>;
L_0x55d0c5b99450 .functor XOR 1, L_0x55d0c5b993e0, L_0x55d0c5b99c20, C4<0>, C4<0>;
L_0x55d0c5b99510 .functor AND 1, L_0x55d0c5b99970, L_0x55d0c5b99aa0, C4<1>, C4<1>;
L_0x55d0c5b99620 .functor AND 1, L_0x55d0c5b99970, L_0x55d0c5b99c20, C4<1>, C4<1>;
L_0x55d0c5b996e0 .functor AND 1, L_0x55d0c5b99aa0, L_0x55d0c5b99c20, C4<1>, C4<1>;
L_0x55d0c5b99750 .functor OR 1, L_0x55d0c5b99510, L_0x55d0c5b99620, C4<0>, C4<0>;
L_0x55d0c5b99860 .functor OR 1, L_0x55d0c5b996e0, L_0x55d0c5b99750, C4<0>, C4<0>;
v0x55d0c4da0680_0 .net "a", 0 0, L_0x55d0c5b99970;  1 drivers
v0x55d0c4d9eaa0_0 .net "b", 0 0, L_0x55d0c5b99aa0;  1 drivers
v0x55d0c4d9cec0_0 .net "ca", 0 0, L_0x55d0c5b99860;  1 drivers
v0x55d0c4d9cf60_0 .net "cin", 0 0, L_0x55d0c5b99c20;  1 drivers
v0x55d0c4d93600_0 .net "sum", 0 0, L_0x55d0c5b99450;  1 drivers
v0x55d0c4d98a00_0 .net "w1", 0 0, L_0x55d0c5b993e0;  1 drivers
v0x55d0c4d96e20_0 .net "w2", 0 0, L_0x55d0c5b99510;  1 drivers
v0x55d0c4d95240_0 .net "w3", 0 0, L_0x55d0c5b99620;  1 drivers
v0x55d0c4d8ab20_0 .net "w4", 0 0, L_0x55d0c5b996e0;  1 drivers
v0x55d0c4d8ff20_0 .net "w5", 0 0, L_0x55d0c5b99750;  1 drivers
S_0x55d0c51dc770 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c51ee630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b99d50 .functor XOR 1, L_0x55d0c5b9a1f0, L_0x55d0c5b9a3b0, C4<0>, C4<0>;
L_0x55d0c5b99dc0 .functor XOR 1, L_0x55d0c5b99d50, L_0x55d0c5b9a570, C4<0>, C4<0>;
L_0x55d0c5b99e30 .functor AND 1, L_0x55d0c5b9a1f0, L_0x55d0c5b9a3b0, C4<1>, C4<1>;
L_0x55d0c5b99ea0 .functor AND 1, L_0x55d0c5b9a1f0, L_0x55d0c5b9a570, C4<1>, C4<1>;
L_0x55d0c5b99f60 .functor AND 1, L_0x55d0c5b9a3b0, L_0x55d0c5b9a570, C4<1>, C4<1>;
L_0x55d0c5b99fd0 .functor OR 1, L_0x55d0c5b99e30, L_0x55d0c5b99ea0, C4<0>, C4<0>;
L_0x55d0c5b9a0e0 .functor OR 1, L_0x55d0c5b99f60, L_0x55d0c5b99fd0, C4<0>, C4<0>;
v0x55d0c4d8e340_0 .net "a", 0 0, L_0x55d0c5b9a1f0;  1 drivers
v0x55d0c4d8c760_0 .net "b", 0 0, L_0x55d0c5b9a3b0;  1 drivers
v0x55d0c4d82ea0_0 .net "ca", 0 0, L_0x55d0c5b9a0e0;  1 drivers
v0x55d0c4d82f40_0 .net "cin", 0 0, L_0x55d0c5b9a570;  1 drivers
v0x55d0c4d882a0_0 .net "sum", 0 0, L_0x55d0c5b99dc0;  1 drivers
v0x55d0c4d866c0_0 .net "w1", 0 0, L_0x55d0c5b99d50;  1 drivers
v0x55d0c4d84ae0_0 .net "w2", 0 0, L_0x55d0c5b99e30;  1 drivers
v0x55d0c4d79560_0 .net "w3", 0 0, L_0x55d0c5b99ea0;  1 drivers
v0x55d0c4d7e960_0 .net "w4", 0 0, L_0x55d0c5b99f60;  1 drivers
v0x55d0c4d7cd80_0 .net "w5", 0 0, L_0x55d0c5b99fd0;  1 drivers
S_0x55d0c51cc910 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c51fe490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d1aa70_0 .net "a", 3 0, L_0x55d0c5b9d240;  1 drivers
v0x55d0c4d1fe70_0 .net "b", 3 0, L_0x55d0c5b9d330;  1 drivers
v0x55d0c4d1e290_0 .net "ca", 3 0, L_0x55d0c5b9d0d0;  1 drivers
v0x55d0c4d1c6b0_0 .net "cin", 3 0, L_0x55d0c5b9d420;  1 drivers
v0x55d0c4d10330_0 .net "sum", 3 0, L_0x55d0c5b9d030;  1 drivers
L_0x55d0c5b9b0b0 .part L_0x55d0c5b9d240, 0, 1;
L_0x55d0c5b9b1e0 .part L_0x55d0c5b9d330, 0, 1;
L_0x55d0c5b9b310 .part L_0x55d0c5b9d420, 0, 1;
L_0x55d0c5b9b8e0 .part L_0x55d0c5b9d240, 1, 1;
L_0x55d0c5b9ba10 .part L_0x55d0c5b9d330, 1, 1;
L_0x55d0c5b9bb40 .part L_0x55d0c5b9d420, 1, 1;
L_0x55d0c5b9c200 .part L_0x55d0c5b9d240, 2, 1;
L_0x55d0c5b9c330 .part L_0x55d0c5b9d330, 2, 1;
L_0x55d0c5b9c4b0 .part L_0x55d0c5b9d420, 2, 1;
L_0x55d0c5b9ca80 .part L_0x55d0c5b9d240, 3, 1;
L_0x55d0c5b9cc40 .part L_0x55d0c5b9d330, 3, 1;
L_0x55d0c5b9ce00 .part L_0x55d0c5b9d420, 3, 1;
L_0x55d0c5b9d030 .concat8 [ 1 1 1 1], L_0x55d0c5b9ab90, L_0x55d0c5b9b4b0, L_0x55d0c5b9bce0, L_0x55d0c5b9c650;
L_0x55d0c5b9d0d0 .concat8 [ 1 1 1 1], L_0x55d0c5b9afa0, L_0x55d0c5b9b7d0, L_0x55d0c5b9c0f0, L_0x55d0c5b9c970;
S_0x55d0c51cc010 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c51cc910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b9a730 .functor XOR 1, L_0x55d0c5b9b0b0, L_0x55d0c5b9b1e0, C4<0>, C4<0>;
L_0x55d0c5b9ab90 .functor XOR 1, L_0x55d0c5b9a730, L_0x55d0c5b9b310, C4<0>, C4<0>;
L_0x55d0c5b9ac50 .functor AND 1, L_0x55d0c5b9b0b0, L_0x55d0c5b9b1e0, C4<1>, C4<1>;
L_0x55d0c5b9ad60 .functor AND 1, L_0x55d0c5b9b0b0, L_0x55d0c5b9b310, C4<1>, C4<1>;
L_0x55d0c5b9ae20 .functor AND 1, L_0x55d0c5b9b1e0, L_0x55d0c5b9b310, C4<1>, C4<1>;
L_0x55d0c5b9ae90 .functor OR 1, L_0x55d0c5b9ac50, L_0x55d0c5b9ad60, C4<0>, C4<0>;
L_0x55d0c5b9afa0 .functor OR 1, L_0x55d0c5b9ae20, L_0x55d0c5b9ae90, C4<0>, C4<0>;
v0x55d0c4d68e00_0 .net "a", 0 0, L_0x55d0c5b9b0b0;  1 drivers
v0x55d0c4d6e200_0 .net "b", 0 0, L_0x55d0c5b9b1e0;  1 drivers
v0x55d0c4d6c620_0 .net "ca", 0 0, L_0x55d0c5b9afa0;  1 drivers
v0x55d0c4d6c6c0_0 .net "cin", 0 0, L_0x55d0c5b9b310;  1 drivers
v0x55d0c4d6aa40_0 .net "sum", 0 0, L_0x55d0c5b9ab90;  1 drivers
v0x55d0c4d61180_0 .net "w1", 0 0, L_0x55d0c5b9a730;  1 drivers
v0x55d0c4d66580_0 .net "w2", 0 0, L_0x55d0c5b9ac50;  1 drivers
v0x55d0c4d649a0_0 .net "w3", 0 0, L_0x55d0c5b9ad60;  1 drivers
v0x55d0c4d62dc0_0 .net "w4", 0 0, L_0x55d0c5b9ae20;  1 drivers
v0x55d0c4d54b70_0 .net "w5", 0 0, L_0x55d0c5b9ae90;  1 drivers
S_0x55d0c51c3360 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c51cc910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b9b440 .functor XOR 1, L_0x55d0c5b9b8e0, L_0x55d0c5b9ba10, C4<0>, C4<0>;
L_0x55d0c5b9b4b0 .functor XOR 1, L_0x55d0c5b9b440, L_0x55d0c5b9bb40, C4<0>, C4<0>;
L_0x55d0c5b9b520 .functor AND 1, L_0x55d0c5b9b8e0, L_0x55d0c5b9ba10, C4<1>, C4<1>;
L_0x55d0c5b9b590 .functor AND 1, L_0x55d0c5b9b8e0, L_0x55d0c5b9bb40, C4<1>, C4<1>;
L_0x55d0c5b9b650 .functor AND 1, L_0x55d0c5b9ba10, L_0x55d0c5b9bb40, C4<1>, C4<1>;
L_0x55d0c5b9b6c0 .functor OR 1, L_0x55d0c5b9b520, L_0x55d0c5b9b590, C4<0>, C4<0>;
L_0x55d0c5b9b7d0 .functor OR 1, L_0x55d0c5b9b650, L_0x55d0c5b9b6c0, C4<0>, C4<0>;
v0x55d0c4d59f70_0 .net "a", 0 0, L_0x55d0c5b9b8e0;  1 drivers
v0x55d0c4d58390_0 .net "b", 0 0, L_0x55d0c5b9ba10;  1 drivers
v0x55d0c4d567b0_0 .net "ca", 0 0, L_0x55d0c5b9b7d0;  1 drivers
v0x55d0c4d56850_0 .net "cin", 0 0, L_0x55d0c5b9bb40;  1 drivers
v0x55d0c4d4cef0_0 .net "sum", 0 0, L_0x55d0c5b9b4b0;  1 drivers
v0x55d0c4d522f0_0 .net "w1", 0 0, L_0x55d0c5b9b440;  1 drivers
v0x55d0c4d50710_0 .net "w2", 0 0, L_0x55d0c5b9b520;  1 drivers
v0x55d0c4d4eb30_0 .net "w3", 0 0, L_0x55d0c5b9b590;  1 drivers
v0x55d0c4d44410_0 .net "w4", 0 0, L_0x55d0c5b9b650;  1 drivers
v0x55d0c4d49810_0 .net "w5", 0 0, L_0x55d0c5b9b6c0;  1 drivers
S_0x55d0c51c30e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c51cc910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b9bc70 .functor XOR 1, L_0x55d0c5b9c200, L_0x55d0c5b9c330, C4<0>, C4<0>;
L_0x55d0c5b9bce0 .functor XOR 1, L_0x55d0c5b9bc70, L_0x55d0c5b9c4b0, C4<0>, C4<0>;
L_0x55d0c5b9bda0 .functor AND 1, L_0x55d0c5b9c200, L_0x55d0c5b9c330, C4<1>, C4<1>;
L_0x55d0c5b9beb0 .functor AND 1, L_0x55d0c5b9c200, L_0x55d0c5b9c4b0, C4<1>, C4<1>;
L_0x55d0c5b9bf70 .functor AND 1, L_0x55d0c5b9c330, L_0x55d0c5b9c4b0, C4<1>, C4<1>;
L_0x55d0c5b9bfe0 .functor OR 1, L_0x55d0c5b9bda0, L_0x55d0c5b9beb0, C4<0>, C4<0>;
L_0x55d0c5b9c0f0 .functor OR 1, L_0x55d0c5b9bf70, L_0x55d0c5b9bfe0, C4<0>, C4<0>;
v0x55d0c4d47c30_0 .net "a", 0 0, L_0x55d0c5b9c200;  1 drivers
v0x55d0c4d46050_0 .net "b", 0 0, L_0x55d0c5b9c330;  1 drivers
v0x55d0c4d3c790_0 .net "ca", 0 0, L_0x55d0c5b9c0f0;  1 drivers
v0x55d0c4d3c830_0 .net "cin", 0 0, L_0x55d0c5b9c4b0;  1 drivers
v0x55d0c4d41b90_0 .net "sum", 0 0, L_0x55d0c5b9bce0;  1 drivers
v0x55d0c4d3ffb0_0 .net "w1", 0 0, L_0x55d0c5b9bc70;  1 drivers
v0x55d0c4d3e3d0_0 .net "w2", 0 0, L_0x55d0c5b9bda0;  1 drivers
v0x55d0c4d32e50_0 .net "w3", 0 0, L_0x55d0c5b9beb0;  1 drivers
v0x55d0c4d38250_0 .net "w4", 0 0, L_0x55d0c5b9bf70;  1 drivers
v0x55d0c4d36670_0 .net "w5", 0 0, L_0x55d0c5b9bfe0;  1 drivers
S_0x55d0c51b1190 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c51cc910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b9c5e0 .functor XOR 1, L_0x55d0c5b9ca80, L_0x55d0c5b9cc40, C4<0>, C4<0>;
L_0x55d0c5b9c650 .functor XOR 1, L_0x55d0c5b9c5e0, L_0x55d0c5b9ce00, C4<0>, C4<0>;
L_0x55d0c5b9c6c0 .functor AND 1, L_0x55d0c5b9ca80, L_0x55d0c5b9cc40, C4<1>, C4<1>;
L_0x55d0c5b9c730 .functor AND 1, L_0x55d0c5b9ca80, L_0x55d0c5b9ce00, C4<1>, C4<1>;
L_0x55d0c5b9c7f0 .functor AND 1, L_0x55d0c5b9cc40, L_0x55d0c5b9ce00, C4<1>, C4<1>;
L_0x55d0c5b9c860 .functor OR 1, L_0x55d0c5b9c6c0, L_0x55d0c5b9c730, C4<0>, C4<0>;
L_0x55d0c5b9c970 .functor OR 1, L_0x55d0c5b9c7f0, L_0x55d0c5b9c860, C4<0>, C4<0>;
v0x55d0c4d34a90_0 .net "a", 0 0, L_0x55d0c5b9ca80;  1 drivers
v0x55d0c4d2b1d0_0 .net "b", 0 0, L_0x55d0c5b9cc40;  1 drivers
v0x55d0c4d305d0_0 .net "ca", 0 0, L_0x55d0c5b9c970;  1 drivers
v0x55d0c4d30670_0 .net "cin", 0 0, L_0x55d0c5b9ce00;  1 drivers
v0x55d0c4d2e9f0_0 .net "sum", 0 0, L_0x55d0c5b9c650;  1 drivers
v0x55d0c4d2ce10_0 .net "w1", 0 0, L_0x55d0c5b9c5e0;  1 drivers
v0x55d0c4d226f0_0 .net "w2", 0 0, L_0x55d0c5b9c6c0;  1 drivers
v0x55d0c4d27af0_0 .net "w3", 0 0, L_0x55d0c5b9c730;  1 drivers
v0x55d0c4d25f10_0 .net "w4", 0 0, L_0x55d0c5b9c7f0;  1 drivers
v0x55d0c4d24330_0 .net "w5", 0 0, L_0x55d0c5b9c860;  1 drivers
S_0x55d0c51b8fa0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c524d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c58a6240_0 .net "a", 15 0, L_0x55d0c5ba90a0;  1 drivers
v0x55d0c58a4660_0 .net "b", 15 0, L_0x55d0c5ba9190;  1 drivers
v0x55d0c58a2a80_0 .net "ca", 15 0, L_0x55d0c5ba8f10;  1 drivers
v0x55d0c58991c0_0 .net "cin", 15 0, L_0x55d0c5ba9280;  1 drivers
v0x55d0c589e5c0_0 .net "sum", 15 0, L_0x55d0c5ba8dd0;  1 drivers
L_0x55d0c5ba3440 .part L_0x55d0c5ba90a0, 0, 8;
L_0x55d0c5ba34e0 .part L_0x55d0c5ba9190, 0, 8;
L_0x55d0c5ba3580 .part L_0x55d0c5ba9280, 0, 8;
L_0x55d0c5ba8b00 .part L_0x55d0c5ba90a0, 8, 8;
L_0x55d0c5ba8bf0 .part L_0x55d0c5ba9190, 8, 8;
L_0x55d0c5ba8ce0 .part L_0x55d0c5ba9280, 8, 8;
L_0x55d0c5ba8dd0 .concat8 [ 8 8 0 0], L_0x55d0c5ba3170, L_0x55d0c5ba8830;
L_0x55d0c5ba8f10 .concat8 [ 8 8 0 0], L_0x55d0c5ba32b0, L_0x55d0c5ba8970;
S_0x55d0c51b86a0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c51b8fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4c50cf0_0 .net "a", 7 0, L_0x55d0c5ba3440;  1 drivers
v0x55d0c4c4f110_0 .net "b", 7 0, L_0x55d0c5ba34e0;  1 drivers
v0x55d0c4c4d530_0 .net "ca", 7 0, L_0x55d0c5ba32b0;  1 drivers
v0x55d0c4c3f860_0 .net "cin", 7 0, L_0x55d0c5ba3580;  1 drivers
v0x55d0c4c44c60_0 .net "sum", 7 0, L_0x55d0c5ba3170;  1 drivers
L_0x55d0c5ba0610 .part L_0x55d0c5ba3440, 0, 4;
L_0x55d0c5ba06b0 .part L_0x55d0c5ba34e0, 0, 4;
L_0x55d0c5ba0750 .part L_0x55d0c5ba3580, 0, 4;
L_0x55d0c5ba2ea0 .part L_0x55d0c5ba3440, 4, 4;
L_0x55d0c5ba2f90 .part L_0x55d0c5ba34e0, 4, 4;
L_0x55d0c5ba3080 .part L_0x55d0c5ba3580, 4, 4;
L_0x55d0c5ba3170 .concat8 [ 4 4 0 0], L_0x55d0c5ba0400, L_0x55d0c5ba2c90;
L_0x55d0c5ba32b0 .concat8 [ 4 4 0 0], L_0x55d0c5ba04a0, L_0x55d0c5ba2d30;
S_0x55d0c51a8840 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c51b86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4cb3a90_0 .net "a", 3 0, L_0x55d0c5ba0610;  1 drivers
v0x55d0c4ca8510_0 .net "b", 3 0, L_0x55d0c5ba06b0;  1 drivers
v0x55d0c4cad910_0 .net "ca", 3 0, L_0x55d0c5ba04a0;  1 drivers
v0x55d0c4cabd30_0 .net "cin", 3 0, L_0x55d0c5ba0750;  1 drivers
v0x55d0c4caa150_0 .net "sum", 3 0, L_0x55d0c5ba0400;  1 drivers
L_0x55d0c5b9e480 .part L_0x55d0c5ba0610, 0, 1;
L_0x55d0c5b9e5b0 .part L_0x55d0c5ba06b0, 0, 1;
L_0x55d0c5b9e6e0 .part L_0x55d0c5ba0750, 0, 1;
L_0x55d0c5b9ecb0 .part L_0x55d0c5ba0610, 1, 1;
L_0x55d0c5b9ede0 .part L_0x55d0c5ba06b0, 1, 1;
L_0x55d0c5b9ef10 .part L_0x55d0c5ba0750, 1, 1;
L_0x55d0c5b9f5d0 .part L_0x55d0c5ba0610, 2, 1;
L_0x55d0c5b9f700 .part L_0x55d0c5ba06b0, 2, 1;
L_0x55d0c5b9f880 .part L_0x55d0c5ba0750, 2, 1;
L_0x55d0c5b9fe50 .part L_0x55d0c5ba0610, 3, 1;
L_0x55d0c5ba0010 .part L_0x55d0c5ba06b0, 3, 1;
L_0x55d0c5ba01d0 .part L_0x55d0c5ba0750, 3, 1;
L_0x55d0c5ba0400 .concat8 [ 1 1 1 1], L_0x55d0c5b9df60, L_0x55d0c5b9e880, L_0x55d0c5b9f0b0, L_0x55d0c5b9fa20;
L_0x55d0c5ba04a0 .concat8 [ 1 1 1 1], L_0x55d0c5b9e370, L_0x55d0c5b9eba0, L_0x55d0c5b9f4c0, L_0x55d0c5b9fd40;
S_0x55d0c51a7f40 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c51a8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b9cfc0 .functor XOR 1, L_0x55d0c5b9e480, L_0x55d0c5b9e5b0, C4<0>, C4<0>;
L_0x55d0c5b9df60 .functor XOR 1, L_0x55d0c5b9cfc0, L_0x55d0c5b9e6e0, C4<0>, C4<0>;
L_0x55d0c5b9e020 .functor AND 1, L_0x55d0c5b9e480, L_0x55d0c5b9e5b0, C4<1>, C4<1>;
L_0x55d0c5b9e130 .functor AND 1, L_0x55d0c5b9e480, L_0x55d0c5b9e6e0, C4<1>, C4<1>;
L_0x55d0c5b9e1f0 .functor AND 1, L_0x55d0c5b9e5b0, L_0x55d0c5b9e6e0, C4<1>, C4<1>;
L_0x55d0c5b9e260 .functor OR 1, L_0x55d0c5b9e020, L_0x55d0c5b9e130, C4<0>, C4<0>;
L_0x55d0c5b9e370 .functor OR 1, L_0x55d0c5b9e1f0, L_0x55d0c5b9e260, C4<0>, C4<0>;
v0x55d0c4d01810_0 .net "a", 0 0, L_0x55d0c5b9e480;  1 drivers
v0x55d0c4cf7f50_0 .net "b", 0 0, L_0x55d0c5b9e5b0;  1 drivers
v0x55d0c4cfd350_0 .net "ca", 0 0, L_0x55d0c5b9e370;  1 drivers
v0x55d0c4cfd3f0_0 .net "cin", 0 0, L_0x55d0c5b9e6e0;  1 drivers
v0x55d0c4cfb770_0 .net "sum", 0 0, L_0x55d0c5b9df60;  1 drivers
v0x55d0c4cf9b90_0 .net "w1", 0 0, L_0x55d0c5b9cfc0;  1 drivers
v0x55d0c4cee610_0 .net "w2", 0 0, L_0x55d0c5b9e020;  1 drivers
v0x55d0c4cf3a10_0 .net "w3", 0 0, L_0x55d0c5b9e130;  1 drivers
v0x55d0c4cf1e30_0 .net "w4", 0 0, L_0x55d0c5b9e1f0;  1 drivers
v0x55d0c4cf0250_0 .net "w5", 0 0, L_0x55d0c5b9e260;  1 drivers
S_0x55d0c518f470 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c51a8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b9e810 .functor XOR 1, L_0x55d0c5b9ecb0, L_0x55d0c5b9ede0, C4<0>, C4<0>;
L_0x55d0c5b9e880 .functor XOR 1, L_0x55d0c5b9e810, L_0x55d0c5b9ef10, C4<0>, C4<0>;
L_0x55d0c5b9e8f0 .functor AND 1, L_0x55d0c5b9ecb0, L_0x55d0c5b9ede0, C4<1>, C4<1>;
L_0x55d0c5b9e960 .functor AND 1, L_0x55d0c5b9ecb0, L_0x55d0c5b9ef10, C4<1>, C4<1>;
L_0x55d0c5b9ea20 .functor AND 1, L_0x55d0c5b9ede0, L_0x55d0c5b9ef10, C4<1>, C4<1>;
L_0x55d0c5b9ea90 .functor OR 1, L_0x55d0c5b9e8f0, L_0x55d0c5b9e960, C4<0>, C4<0>;
L_0x55d0c5b9eba0 .functor OR 1, L_0x55d0c5b9ea20, L_0x55d0c5b9ea90, C4<0>, C4<0>;
v0x55d0c4ce6990_0 .net "a", 0 0, L_0x55d0c5b9ecb0;  1 drivers
v0x55d0c4cebd90_0 .net "b", 0 0, L_0x55d0c5b9ede0;  1 drivers
v0x55d0c4cea1b0_0 .net "ca", 0 0, L_0x55d0c5b9eba0;  1 drivers
v0x55d0c4cea250_0 .net "cin", 0 0, L_0x55d0c5b9ef10;  1 drivers
v0x55d0c4ce85d0_0 .net "sum", 0 0, L_0x55d0c5b9e880;  1 drivers
v0x55d0c4cddeb0_0 .net "w1", 0 0, L_0x55d0c5b9e810;  1 drivers
v0x55d0c4ce32b0_0 .net "w2", 0 0, L_0x55d0c5b9e8f0;  1 drivers
v0x55d0c4ce16d0_0 .net "w3", 0 0, L_0x55d0c5b9e960;  1 drivers
v0x55d0c4cdfaf0_0 .net "w4", 0 0, L_0x55d0c5b9ea20;  1 drivers
v0x55d0c4cd6230_0 .net "w5", 0 0, L_0x55d0c5b9ea90;  1 drivers
S_0x55d0c5197280 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c51a8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b9f040 .functor XOR 1, L_0x55d0c5b9f5d0, L_0x55d0c5b9f700, C4<0>, C4<0>;
L_0x55d0c5b9f0b0 .functor XOR 1, L_0x55d0c5b9f040, L_0x55d0c5b9f880, C4<0>, C4<0>;
L_0x55d0c5b9f170 .functor AND 1, L_0x55d0c5b9f5d0, L_0x55d0c5b9f700, C4<1>, C4<1>;
L_0x55d0c5b9f280 .functor AND 1, L_0x55d0c5b9f5d0, L_0x55d0c5b9f880, C4<1>, C4<1>;
L_0x55d0c5b9f340 .functor AND 1, L_0x55d0c5b9f700, L_0x55d0c5b9f880, C4<1>, C4<1>;
L_0x55d0c5b9f3b0 .functor OR 1, L_0x55d0c5b9f170, L_0x55d0c5b9f280, C4<0>, C4<0>;
L_0x55d0c5b9f4c0 .functor OR 1, L_0x55d0c5b9f340, L_0x55d0c5b9f3b0, C4<0>, C4<0>;
v0x55d0c4cdb630_0 .net "a", 0 0, L_0x55d0c5b9f5d0;  1 drivers
v0x55d0c4cd9a50_0 .net "b", 0 0, L_0x55d0c5b9f700;  1 drivers
v0x55d0c4cd7e70_0 .net "ca", 0 0, L_0x55d0c5b9f4c0;  1 drivers
v0x55d0c4cd7f10_0 .net "cin", 0 0, L_0x55d0c5b9f880;  1 drivers
v0x55d0c4cca230_0 .net "sum", 0 0, L_0x55d0c5b9f0b0;  1 drivers
v0x55d0c4ccf630_0 .net "w1", 0 0, L_0x55d0c5b9f040;  1 drivers
v0x55d0c4ccda50_0 .net "w2", 0 0, L_0x55d0c5b9f170;  1 drivers
v0x55d0c4ccbe70_0 .net "w3", 0 0, L_0x55d0c5b9f280;  1 drivers
v0x55d0c4cc25b0_0 .net "w4", 0 0, L_0x55d0c5b9f340;  1 drivers
v0x55d0c4cc79b0_0 .net "w5", 0 0, L_0x55d0c5b9f3b0;  1 drivers
S_0x55d0c5196980 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c51a8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5b9f9b0 .functor XOR 1, L_0x55d0c5b9fe50, L_0x55d0c5ba0010, C4<0>, C4<0>;
L_0x55d0c5b9fa20 .functor XOR 1, L_0x55d0c5b9f9b0, L_0x55d0c5ba01d0, C4<0>, C4<0>;
L_0x55d0c5b9fa90 .functor AND 1, L_0x55d0c5b9fe50, L_0x55d0c5ba0010, C4<1>, C4<1>;
L_0x55d0c5b9fb00 .functor AND 1, L_0x55d0c5b9fe50, L_0x55d0c5ba01d0, C4<1>, C4<1>;
L_0x55d0c5b9fbc0 .functor AND 1, L_0x55d0c5ba0010, L_0x55d0c5ba01d0, C4<1>, C4<1>;
L_0x55d0c5b9fc30 .functor OR 1, L_0x55d0c5b9fa90, L_0x55d0c5b9fb00, C4<0>, C4<0>;
L_0x55d0c5b9fd40 .functor OR 1, L_0x55d0c5b9fbc0, L_0x55d0c5b9fc30, C4<0>, C4<0>;
v0x55d0c4cc5dd0_0 .net "a", 0 0, L_0x55d0c5b9fe50;  1 drivers
v0x55d0c4cc41f0_0 .net "b", 0 0, L_0x55d0c5ba0010;  1 drivers
v0x55d0c4cb9ad0_0 .net "ca", 0 0, L_0x55d0c5b9fd40;  1 drivers
v0x55d0c4cb9b70_0 .net "cin", 0 0, L_0x55d0c5ba01d0;  1 drivers
v0x55d0c4cbeed0_0 .net "sum", 0 0, L_0x55d0c5b9fa20;  1 drivers
v0x55d0c4cbd2f0_0 .net "w1", 0 0, L_0x55d0c5b9f9b0;  1 drivers
v0x55d0c4cbb710_0 .net "w2", 0 0, L_0x55d0c5b9fa90;  1 drivers
v0x55d0c4cb1e50_0 .net "w3", 0 0, L_0x55d0c5b9fb00;  1 drivers
v0x55d0c4cb7250_0 .net "w4", 0 0, L_0x55d0c5b9fbc0;  1 drivers
v0x55d0c4cb5670_0 .net "w5", 0 0, L_0x55d0c5b9fc30;  1 drivers
S_0x55d0c5186b20 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c51b86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c53570_0 .net "a", 3 0, L_0x55d0c5ba2ea0;  1 drivers
v0x55d0c4c58970_0 .net "b", 3 0, L_0x55d0c5ba2f90;  1 drivers
v0x55d0c4c56d90_0 .net "ca", 3 0, L_0x55d0c5ba2d30;  1 drivers
v0x55d0c4c551b0_0 .net "cin", 3 0, L_0x55d0c5ba3080;  1 drivers
v0x55d0c4c4b8f0_0 .net "sum", 3 0, L_0x55d0c5ba2c90;  1 drivers
L_0x55d0c5ba0d10 .part L_0x55d0c5ba2ea0, 0, 1;
L_0x55d0c5ba0e40 .part L_0x55d0c5ba2f90, 0, 1;
L_0x55d0c5ba0f70 .part L_0x55d0c5ba3080, 0, 1;
L_0x55d0c5ba1540 .part L_0x55d0c5ba2ea0, 1, 1;
L_0x55d0c5ba1670 .part L_0x55d0c5ba2f90, 1, 1;
L_0x55d0c5ba17a0 .part L_0x55d0c5ba3080, 1, 1;
L_0x55d0c5ba1e60 .part L_0x55d0c5ba2ea0, 2, 1;
L_0x55d0c5ba1f90 .part L_0x55d0c5ba2f90, 2, 1;
L_0x55d0c5ba2110 .part L_0x55d0c5ba3080, 2, 1;
L_0x55d0c5ba26e0 .part L_0x55d0c5ba2ea0, 3, 1;
L_0x55d0c5ba28a0 .part L_0x55d0c5ba2f90, 3, 1;
L_0x55d0c5ba2a60 .part L_0x55d0c5ba3080, 3, 1;
L_0x55d0c5ba2c90 .concat8 [ 1 1 1 1], L_0x55d0c5ba07f0, L_0x55d0c5ba1110, L_0x55d0c5ba1940, L_0x55d0c5ba22b0;
L_0x55d0c5ba2d30 .concat8 [ 1 1 1 1], L_0x55d0c5ba0c00, L_0x55d0c5ba1430, L_0x55d0c5ba1d50, L_0x55d0c5ba25d0;
S_0x55d0c5186220 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5186b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba0390 .functor XOR 1, L_0x55d0c5ba0d10, L_0x55d0c5ba0e40, C4<0>, C4<0>;
L_0x55d0c5ba07f0 .functor XOR 1, L_0x55d0c5ba0390, L_0x55d0c5ba0f70, C4<0>, C4<0>;
L_0x55d0c5ba08b0 .functor AND 1, L_0x55d0c5ba0d10, L_0x55d0c5ba0e40, C4<1>, C4<1>;
L_0x55d0c5ba09c0 .functor AND 1, L_0x55d0c5ba0d10, L_0x55d0c5ba0f70, C4<1>, C4<1>;
L_0x55d0c5ba0a80 .functor AND 1, L_0x55d0c5ba0e40, L_0x55d0c5ba0f70, C4<1>, C4<1>;
L_0x55d0c5ba0af0 .functor OR 1, L_0x55d0c5ba08b0, L_0x55d0c5ba09c0, C4<0>, C4<0>;
L_0x55d0c5ba0c00 .functor OR 1, L_0x55d0c5ba0a80, L_0x55d0c5ba0af0, C4<0>, C4<0>;
v0x55d0c4ca0890_0 .net "a", 0 0, L_0x55d0c5ba0d10;  1 drivers
v0x55d0c4ca5c90_0 .net "b", 0 0, L_0x55d0c5ba0e40;  1 drivers
v0x55d0c4ca40b0_0 .net "ca", 0 0, L_0x55d0c5ba0c00;  1 drivers
v0x55d0c4ca4150_0 .net "cin", 0 0, L_0x55d0c5ba0f70;  1 drivers
v0x55d0c4ca24d0_0 .net "sum", 0 0, L_0x55d0c5ba07f0;  1 drivers
v0x55d0c4c97db0_0 .net "w1", 0 0, L_0x55d0c5ba0390;  1 drivers
v0x55d0c4c9d1b0_0 .net "w2", 0 0, L_0x55d0c5ba08b0;  1 drivers
v0x55d0c4c9b5d0_0 .net "w3", 0 0, L_0x55d0c5ba09c0;  1 drivers
v0x55d0c4c999f0_0 .net "w4", 0 0, L_0x55d0c5ba0a80;  1 drivers
v0x55d0c4c90130_0 .net "w5", 0 0, L_0x55d0c5ba0af0;  1 drivers
S_0x55d0c516c950 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5186b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba10a0 .functor XOR 1, L_0x55d0c5ba1540, L_0x55d0c5ba1670, C4<0>, C4<0>;
L_0x55d0c5ba1110 .functor XOR 1, L_0x55d0c5ba10a0, L_0x55d0c5ba17a0, C4<0>, C4<0>;
L_0x55d0c5ba1180 .functor AND 1, L_0x55d0c5ba1540, L_0x55d0c5ba1670, C4<1>, C4<1>;
L_0x55d0c5ba11f0 .functor AND 1, L_0x55d0c5ba1540, L_0x55d0c5ba17a0, C4<1>, C4<1>;
L_0x55d0c5ba12b0 .functor AND 1, L_0x55d0c5ba1670, L_0x55d0c5ba17a0, C4<1>, C4<1>;
L_0x55d0c5ba1320 .functor OR 1, L_0x55d0c5ba1180, L_0x55d0c5ba11f0, C4<0>, C4<0>;
L_0x55d0c5ba1430 .functor OR 1, L_0x55d0c5ba12b0, L_0x55d0c5ba1320, C4<0>, C4<0>;
v0x55d0c4c95530_0 .net "a", 0 0, L_0x55d0c5ba1540;  1 drivers
v0x55d0c4c93950_0 .net "b", 0 0, L_0x55d0c5ba1670;  1 drivers
v0x55d0c4c91d70_0 .net "ca", 0 0, L_0x55d0c5ba1430;  1 drivers
v0x55d0c4c91e10_0 .net "cin", 0 0, L_0x55d0c5ba17a0;  1 drivers
v0x55d0c4c859f0_0 .net "sum", 0 0, L_0x55d0c5ba1110;  1 drivers
v0x55d0c4c8adf0_0 .net "w1", 0 0, L_0x55d0c5ba10a0;  1 drivers
v0x55d0c4c89210_0 .net "w2", 0 0, L_0x55d0c5ba1180;  1 drivers
v0x55d0c4c87630_0 .net "w3", 0 0, L_0x55d0c5ba11f0;  1 drivers
v0x55d0c4c7dd70_0 .net "w4", 0 0, L_0x55d0c5ba12b0;  1 drivers
v0x55d0c4c83170_0 .net "w5", 0 0, L_0x55d0c5ba1320;  1 drivers
S_0x55d0c5174760 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5186b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba18d0 .functor XOR 1, L_0x55d0c5ba1e60, L_0x55d0c5ba1f90, C4<0>, C4<0>;
L_0x55d0c5ba1940 .functor XOR 1, L_0x55d0c5ba18d0, L_0x55d0c5ba2110, C4<0>, C4<0>;
L_0x55d0c5ba1a00 .functor AND 1, L_0x55d0c5ba1e60, L_0x55d0c5ba1f90, C4<1>, C4<1>;
L_0x55d0c5ba1b10 .functor AND 1, L_0x55d0c5ba1e60, L_0x55d0c5ba2110, C4<1>, C4<1>;
L_0x55d0c5ba1bd0 .functor AND 1, L_0x55d0c5ba1f90, L_0x55d0c5ba2110, C4<1>, C4<1>;
L_0x55d0c5ba1c40 .functor OR 1, L_0x55d0c5ba1a00, L_0x55d0c5ba1b10, C4<0>, C4<0>;
L_0x55d0c5ba1d50 .functor OR 1, L_0x55d0c5ba1bd0, L_0x55d0c5ba1c40, C4<0>, C4<0>;
v0x55d0c4c81590_0 .net "a", 0 0, L_0x55d0c5ba1e60;  1 drivers
v0x55d0c4c7f9b0_0 .net "b", 0 0, L_0x55d0c5ba1f90;  1 drivers
v0x55d0c4c75290_0 .net "ca", 0 0, L_0x55d0c5ba1d50;  1 drivers
v0x55d0c4c75330_0 .net "cin", 0 0, L_0x55d0c5ba2110;  1 drivers
v0x55d0c4c7a690_0 .net "sum", 0 0, L_0x55d0c5ba1940;  1 drivers
v0x55d0c4c78ab0_0 .net "w1", 0 0, L_0x55d0c5ba18d0;  1 drivers
v0x55d0c4c76ed0_0 .net "w2", 0 0, L_0x55d0c5ba1a00;  1 drivers
v0x55d0c4c6d610_0 .net "w3", 0 0, L_0x55d0c5ba1b10;  1 drivers
v0x55d0c4c72a10_0 .net "w4", 0 0, L_0x55d0c5ba1bd0;  1 drivers
v0x55d0c4c70e30_0 .net "w5", 0 0, L_0x55d0c5ba1c40;  1 drivers
S_0x55d0c5173e60 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5186b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba2240 .functor XOR 1, L_0x55d0c5ba26e0, L_0x55d0c5ba28a0, C4<0>, C4<0>;
L_0x55d0c5ba22b0 .functor XOR 1, L_0x55d0c5ba2240, L_0x55d0c5ba2a60, C4<0>, C4<0>;
L_0x55d0c5ba2320 .functor AND 1, L_0x55d0c5ba26e0, L_0x55d0c5ba28a0, C4<1>, C4<1>;
L_0x55d0c5ba2390 .functor AND 1, L_0x55d0c5ba26e0, L_0x55d0c5ba2a60, C4<1>, C4<1>;
L_0x55d0c5ba2450 .functor AND 1, L_0x55d0c5ba28a0, L_0x55d0c5ba2a60, C4<1>, C4<1>;
L_0x55d0c5ba24c0 .functor OR 1, L_0x55d0c5ba2320, L_0x55d0c5ba2390, C4<0>, C4<0>;
L_0x55d0c5ba25d0 .functor OR 1, L_0x55d0c5ba2450, L_0x55d0c5ba24c0, C4<0>, C4<0>;
v0x55d0c4c6f250_0 .net "a", 0 0, L_0x55d0c5ba26e0;  1 drivers
v0x55d0c4c63cd0_0 .net "b", 0 0, L_0x55d0c5ba28a0;  1 drivers
v0x55d0c4c690d0_0 .net "ca", 0 0, L_0x55d0c5ba25d0;  1 drivers
v0x55d0c4c69170_0 .net "cin", 0 0, L_0x55d0c5ba2a60;  1 drivers
v0x55d0c4c674f0_0 .net "sum", 0 0, L_0x55d0c5ba22b0;  1 drivers
v0x55d0c4c65910_0 .net "w1", 0 0, L_0x55d0c5ba2240;  1 drivers
v0x55d0c4c5c050_0 .net "w2", 0 0, L_0x55d0c5ba2320;  1 drivers
v0x55d0c4c61450_0 .net "w3", 0 0, L_0x55d0c5ba2390;  1 drivers
v0x55d0c4c5f870_0 .net "w4", 0 0, L_0x55d0c5ba2450;  1 drivers
v0x55d0c4c5dc90_0 .net "w5", 0 0, L_0x55d0c5ba24c0;  1 drivers
S_0x55d0c5164000 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c51b8fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c58a9920_0 .net "a", 7 0, L_0x55d0c5ba8b00;  1 drivers
v0x55d0c58aed20_0 .net "b", 7 0, L_0x55d0c5ba8bf0;  1 drivers
v0x55d0c58ad140_0 .net "ca", 7 0, L_0x55d0c5ba8970;  1 drivers
v0x55d0c58ab560_0 .net "cin", 7 0, L_0x55d0c5ba8ce0;  1 drivers
v0x55d0c58a0e40_0 .net "sum", 7 0, L_0x55d0c5ba8830;  1 drivers
L_0x55d0c5ba5cd0 .part L_0x55d0c5ba8b00, 0, 4;
L_0x55d0c5ba5d70 .part L_0x55d0c5ba8bf0, 0, 4;
L_0x55d0c5ba5e10 .part L_0x55d0c5ba8ce0, 0, 4;
L_0x55d0c5ba8560 .part L_0x55d0c5ba8b00, 4, 4;
L_0x55d0c5ba8650 .part L_0x55d0c5ba8bf0, 4, 4;
L_0x55d0c5ba8740 .part L_0x55d0c5ba8ce0, 4, 4;
L_0x55d0c5ba8830 .concat8 [ 4 4 0 0], L_0x55d0c5ba5ac0, L_0x55d0c5ba8350;
L_0x55d0c5ba8970 .concat8 [ 4 4 0 0], L_0x55d0c5ba5b60, L_0x55d0c5ba83f0;
S_0x55d0c5163700 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5164000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4bf6bc0_0 .net "a", 3 0, L_0x55d0c5ba5cd0;  1 drivers
v0x55d0c4bf4fe0_0 .net "b", 3 0, L_0x55d0c5ba5d70;  1 drivers
v0x55d0c4bea8c0_0 .net "ca", 3 0, L_0x55d0c5ba5b60;  1 drivers
v0x55d0c4befcc0_0 .net "cin", 3 0, L_0x55d0c5ba5e10;  1 drivers
v0x55d0c4bee0e0_0 .net "sum", 3 0, L_0x55d0c5ba5ac0;  1 drivers
L_0x55d0c5ba3b40 .part L_0x55d0c5ba5cd0, 0, 1;
L_0x55d0c5ba3c70 .part L_0x55d0c5ba5d70, 0, 1;
L_0x55d0c5ba3da0 .part L_0x55d0c5ba5e10, 0, 1;
L_0x55d0c5ba4370 .part L_0x55d0c5ba5cd0, 1, 1;
L_0x55d0c5ba44a0 .part L_0x55d0c5ba5d70, 1, 1;
L_0x55d0c5ba45d0 .part L_0x55d0c5ba5e10, 1, 1;
L_0x55d0c5ba4c90 .part L_0x55d0c5ba5cd0, 2, 1;
L_0x55d0c5ba4dc0 .part L_0x55d0c5ba5d70, 2, 1;
L_0x55d0c5ba4f40 .part L_0x55d0c5ba5e10, 2, 1;
L_0x55d0c5ba5510 .part L_0x55d0c5ba5cd0, 3, 1;
L_0x55d0c5ba56d0 .part L_0x55d0c5ba5d70, 3, 1;
L_0x55d0c5ba5890 .part L_0x55d0c5ba5e10, 3, 1;
L_0x55d0c5ba5ac0 .concat8 [ 1 1 1 1], L_0x55d0c5ba3620, L_0x55d0c5ba3f40, L_0x55d0c5ba4770, L_0x55d0c5ba50e0;
L_0x55d0c5ba5b60 .concat8 [ 1 1 1 1], L_0x55d0c5ba3a30, L_0x55d0c5ba4260, L_0x55d0c5ba4b80, L_0x55d0c5ba5400;
S_0x55d0c514ac30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5163700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba2c20 .functor XOR 1, L_0x55d0c5ba3b40, L_0x55d0c5ba3c70, C4<0>, C4<0>;
L_0x55d0c5ba3620 .functor XOR 1, L_0x55d0c5ba2c20, L_0x55d0c5ba3da0, C4<0>, C4<0>;
L_0x55d0c5ba36e0 .functor AND 1, L_0x55d0c5ba3b40, L_0x55d0c5ba3c70, C4<1>, C4<1>;
L_0x55d0c5ba37f0 .functor AND 1, L_0x55d0c5ba3b40, L_0x55d0c5ba3da0, C4<1>, C4<1>;
L_0x55d0c5ba38b0 .functor AND 1, L_0x55d0c5ba3c70, L_0x55d0c5ba3da0, C4<1>, C4<1>;
L_0x55d0c5ba3920 .functor OR 1, L_0x55d0c5ba36e0, L_0x55d0c5ba37f0, C4<0>, C4<0>;
L_0x55d0c5ba3a30 .functor OR 1, L_0x55d0c5ba38b0, L_0x55d0c5ba3920, C4<0>, C4<0>;
v0x55d0c4c43080_0 .net "a", 0 0, L_0x55d0c5ba3b40;  1 drivers
v0x55d0c4c414a0_0 .net "b", 0 0, L_0x55d0c5ba3c70;  1 drivers
v0x55d0c4c37be0_0 .net "ca", 0 0, L_0x55d0c5ba3a30;  1 drivers
v0x55d0c4c37c80_0 .net "cin", 0 0, L_0x55d0c5ba3da0;  1 drivers
v0x55d0c4c3cfe0_0 .net "sum", 0 0, L_0x55d0c5ba3620;  1 drivers
v0x55d0c4c3b400_0 .net "w1", 0 0, L_0x55d0c5ba2c20;  1 drivers
v0x55d0c4c39820_0 .net "w2", 0 0, L_0x55d0c5ba36e0;  1 drivers
v0x55d0c4c2f100_0 .net "w3", 0 0, L_0x55d0c5ba37f0;  1 drivers
v0x55d0c4c34500_0 .net "w4", 0 0, L_0x55d0c5ba38b0;  1 drivers
v0x55d0c4c32920_0 .net "w5", 0 0, L_0x55d0c5ba3920;  1 drivers
S_0x55d0c5152a40 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5163700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba3ed0 .functor XOR 1, L_0x55d0c5ba4370, L_0x55d0c5ba44a0, C4<0>, C4<0>;
L_0x55d0c5ba3f40 .functor XOR 1, L_0x55d0c5ba3ed0, L_0x55d0c5ba45d0, C4<0>, C4<0>;
L_0x55d0c5ba3fb0 .functor AND 1, L_0x55d0c5ba4370, L_0x55d0c5ba44a0, C4<1>, C4<1>;
L_0x55d0c5ba4020 .functor AND 1, L_0x55d0c5ba4370, L_0x55d0c5ba45d0, C4<1>, C4<1>;
L_0x55d0c5ba40e0 .functor AND 1, L_0x55d0c5ba44a0, L_0x55d0c5ba45d0, C4<1>, C4<1>;
L_0x55d0c5ba4150 .functor OR 1, L_0x55d0c5ba3fb0, L_0x55d0c5ba4020, C4<0>, C4<0>;
L_0x55d0c5ba4260 .functor OR 1, L_0x55d0c5ba40e0, L_0x55d0c5ba4150, C4<0>, C4<0>;
v0x55d0c4c30d40_0 .net "a", 0 0, L_0x55d0c5ba4370;  1 drivers
v0x55d0c4c27480_0 .net "b", 0 0, L_0x55d0c5ba44a0;  1 drivers
v0x55d0c4c2c880_0 .net "ca", 0 0, L_0x55d0c5ba4260;  1 drivers
v0x55d0c4c2c920_0 .net "cin", 0 0, L_0x55d0c5ba45d0;  1 drivers
v0x55d0c4c2aca0_0 .net "sum", 0 0, L_0x55d0c5ba3f40;  1 drivers
v0x55d0c4c290c0_0 .net "w1", 0 0, L_0x55d0c5ba3ed0;  1 drivers
v0x55d0c4c1db40_0 .net "w2", 0 0, L_0x55d0c5ba3fb0;  1 drivers
v0x55d0c4c22f40_0 .net "w3", 0 0, L_0x55d0c5ba4020;  1 drivers
v0x55d0c4c21360_0 .net "w4", 0 0, L_0x55d0c5ba40e0;  1 drivers
v0x55d0c4c1f780_0 .net "w5", 0 0, L_0x55d0c5ba4150;  1 drivers
S_0x55d0c5152140 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5163700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba4700 .functor XOR 1, L_0x55d0c5ba4c90, L_0x55d0c5ba4dc0, C4<0>, C4<0>;
L_0x55d0c5ba4770 .functor XOR 1, L_0x55d0c5ba4700, L_0x55d0c5ba4f40, C4<0>, C4<0>;
L_0x55d0c5ba4830 .functor AND 1, L_0x55d0c5ba4c90, L_0x55d0c5ba4dc0, C4<1>, C4<1>;
L_0x55d0c5ba4940 .functor AND 1, L_0x55d0c5ba4c90, L_0x55d0c5ba4f40, C4<1>, C4<1>;
L_0x55d0c5ba4a00 .functor AND 1, L_0x55d0c5ba4dc0, L_0x55d0c5ba4f40, C4<1>, C4<1>;
L_0x55d0c5ba4a70 .functor OR 1, L_0x55d0c5ba4830, L_0x55d0c5ba4940, C4<0>, C4<0>;
L_0x55d0c5ba4b80 .functor OR 1, L_0x55d0c5ba4a00, L_0x55d0c5ba4a70, C4<0>, C4<0>;
v0x55d0c4c15ec0_0 .net "a", 0 0, L_0x55d0c5ba4c90;  1 drivers
v0x55d0c4c1b2c0_0 .net "b", 0 0, L_0x55d0c5ba4dc0;  1 drivers
v0x55d0c4c196e0_0 .net "ca", 0 0, L_0x55d0c5ba4b80;  1 drivers
v0x55d0c4c19780_0 .net "cin", 0 0, L_0x55d0c5ba4f40;  1 drivers
v0x55d0c4c17b00_0 .net "sum", 0 0, L_0x55d0c5ba4770;  1 drivers
v0x55d0c4c0d3e0_0 .net "w1", 0 0, L_0x55d0c5ba4700;  1 drivers
v0x55d0c4c127e0_0 .net "w2", 0 0, L_0x55d0c5ba4830;  1 drivers
v0x55d0c4c10c00_0 .net "w3", 0 0, L_0x55d0c5ba4940;  1 drivers
v0x55d0c4c0f020_0 .net "w4", 0 0, L_0x55d0c5ba4a00;  1 drivers
v0x55d0c4c05760_0 .net "w5", 0 0, L_0x55d0c5ba4a70;  1 drivers
S_0x55d0c51422e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5163700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba5070 .functor XOR 1, L_0x55d0c5ba5510, L_0x55d0c5ba56d0, C4<0>, C4<0>;
L_0x55d0c5ba50e0 .functor XOR 1, L_0x55d0c5ba5070, L_0x55d0c5ba5890, C4<0>, C4<0>;
L_0x55d0c5ba5150 .functor AND 1, L_0x55d0c5ba5510, L_0x55d0c5ba56d0, C4<1>, C4<1>;
L_0x55d0c5ba51c0 .functor AND 1, L_0x55d0c5ba5510, L_0x55d0c5ba5890, C4<1>, C4<1>;
L_0x55d0c5ba5280 .functor AND 1, L_0x55d0c5ba56d0, L_0x55d0c5ba5890, C4<1>, C4<1>;
L_0x55d0c5ba52f0 .functor OR 1, L_0x55d0c5ba5150, L_0x55d0c5ba51c0, C4<0>, C4<0>;
L_0x55d0c5ba5400 .functor OR 1, L_0x55d0c5ba5280, L_0x55d0c5ba52f0, C4<0>, C4<0>;
v0x55d0c4c0ab60_0 .net "a", 0 0, L_0x55d0c5ba5510;  1 drivers
v0x55d0c4c08f80_0 .net "b", 0 0, L_0x55d0c5ba56d0;  1 drivers
v0x55d0c4c073a0_0 .net "ca", 0 0, L_0x55d0c5ba5400;  1 drivers
v0x55d0c4c07440_0 .net "cin", 0 0, L_0x55d0c5ba5890;  1 drivers
v0x55d0c4bfb020_0 .net "sum", 0 0, L_0x55d0c5ba50e0;  1 drivers
v0x55d0c4c00420_0 .net "w1", 0 0, L_0x55d0c5ba5070;  1 drivers
v0x55d0c4bfe840_0 .net "w2", 0 0, L_0x55d0c5ba5150;  1 drivers
v0x55d0c4bfcc60_0 .net "w3", 0 0, L_0x55d0c5ba51c0;  1 drivers
v0x55d0c4bf33a0_0 .net "w4", 0 0, L_0x55d0c5ba5280;  1 drivers
v0x55d0c4bf87a0_0 .net "w5", 0 0, L_0x55d0c5ba52f0;  1 drivers
S_0x55d0c51419e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5164000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c58bcb20_0 .net "a", 3 0, L_0x55d0c5ba8560;  1 drivers
v0x55d0c58b15a0_0 .net "b", 3 0, L_0x55d0c5ba8650;  1 drivers
v0x55d0c58b69a0_0 .net "ca", 3 0, L_0x55d0c5ba83f0;  1 drivers
v0x55d0c58b4dc0_0 .net "cin", 3 0, L_0x55d0c5ba8740;  1 drivers
v0x55d0c58b31e0_0 .net "sum", 3 0, L_0x55d0c5ba8350;  1 drivers
L_0x55d0c5ba63d0 .part L_0x55d0c5ba8560, 0, 1;
L_0x55d0c5ba6500 .part L_0x55d0c5ba8650, 0, 1;
L_0x55d0c5ba6630 .part L_0x55d0c5ba8740, 0, 1;
L_0x55d0c5ba6c00 .part L_0x55d0c5ba8560, 1, 1;
L_0x55d0c5ba6d30 .part L_0x55d0c5ba8650, 1, 1;
L_0x55d0c5ba6e60 .part L_0x55d0c5ba8740, 1, 1;
L_0x55d0c5ba7520 .part L_0x55d0c5ba8560, 2, 1;
L_0x55d0c5ba7650 .part L_0x55d0c5ba8650, 2, 1;
L_0x55d0c5ba77d0 .part L_0x55d0c5ba8740, 2, 1;
L_0x55d0c5ba7da0 .part L_0x55d0c5ba8560, 3, 1;
L_0x55d0c5ba7f60 .part L_0x55d0c5ba8650, 3, 1;
L_0x55d0c5ba8120 .part L_0x55d0c5ba8740, 3, 1;
L_0x55d0c5ba8350 .concat8 [ 1 1 1 1], L_0x55d0c5ba5eb0, L_0x55d0c5ba67d0, L_0x55d0c5ba7000, L_0x55d0c5ba7970;
L_0x55d0c5ba83f0 .concat8 [ 1 1 1 1], L_0x55d0c5ba62c0, L_0x55d0c5ba6af0, L_0x55d0c5ba7410, L_0x55d0c5ba7c90;
S_0x55d0c51380f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c51419e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba5a50 .functor XOR 1, L_0x55d0c5ba63d0, L_0x55d0c5ba6500, C4<0>, C4<0>;
L_0x55d0c5ba5eb0 .functor XOR 1, L_0x55d0c5ba5a50, L_0x55d0c5ba6630, C4<0>, C4<0>;
L_0x55d0c5ba5f70 .functor AND 1, L_0x55d0c5ba63d0, L_0x55d0c5ba6500, C4<1>, C4<1>;
L_0x55d0c5ba6080 .functor AND 1, L_0x55d0c5ba63d0, L_0x55d0c5ba6630, C4<1>, C4<1>;
L_0x55d0c5ba6140 .functor AND 1, L_0x55d0c5ba6500, L_0x55d0c5ba6630, C4<1>, C4<1>;
L_0x55d0c5ba61b0 .functor OR 1, L_0x55d0c5ba5f70, L_0x55d0c5ba6080, C4<0>, C4<0>;
L_0x55d0c5ba62c0 .functor OR 1, L_0x55d0c5ba6140, L_0x55d0c5ba61b0, C4<0>, C4<0>;
v0x55d0c4bec500_0 .net "a", 0 0, L_0x55d0c5ba63d0;  1 drivers
v0x55d0c4be2c40_0 .net "b", 0 0, L_0x55d0c5ba6500;  1 drivers
v0x55d0c4be8040_0 .net "ca", 0 0, L_0x55d0c5ba62c0;  1 drivers
v0x55d0c4be80e0_0 .net "cin", 0 0, L_0x55d0c5ba6630;  1 drivers
v0x55d0c4be6460_0 .net "sum", 0 0, L_0x55d0c5ba5eb0;  1 drivers
v0x55d0c4be4880_0 .net "w1", 0 0, L_0x55d0c5ba5a50;  1 drivers
v0x55d0c4bd9300_0 .net "w2", 0 0, L_0x55d0c5ba5f70;  1 drivers
v0x55d0c4bde700_0 .net "w3", 0 0, L_0x55d0c5ba6080;  1 drivers
v0x55d0c4bdcb20_0 .net "w4", 0 0, L_0x55d0c5ba6140;  1 drivers
v0x55d0c4bdaf40_0 .net "w5", 0 0, L_0x55d0c5ba61b0;  1 drivers
S_0x55d0c5137e70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c51419e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba6760 .functor XOR 1, L_0x55d0c5ba6c00, L_0x55d0c5ba6d30, C4<0>, C4<0>;
L_0x55d0c5ba67d0 .functor XOR 1, L_0x55d0c5ba6760, L_0x55d0c5ba6e60, C4<0>, C4<0>;
L_0x55d0c5ba6840 .functor AND 1, L_0x55d0c5ba6c00, L_0x55d0c5ba6d30, C4<1>, C4<1>;
L_0x55d0c5ba68b0 .functor AND 1, L_0x55d0c5ba6c00, L_0x55d0c5ba6e60, C4<1>, C4<1>;
L_0x55d0c5ba6970 .functor AND 1, L_0x55d0c5ba6d30, L_0x55d0c5ba6e60, C4<1>, C4<1>;
L_0x55d0c5ba69e0 .functor OR 1, L_0x55d0c5ba6840, L_0x55d0c5ba68b0, C4<0>, C4<0>;
L_0x55d0c5ba6af0 .functor OR 1, L_0x55d0c5ba6970, L_0x55d0c5ba69e0, C4<0>, C4<0>;
v0x55d0c4bd1680_0 .net "a", 0 0, L_0x55d0c5ba6c00;  1 drivers
v0x55d0c4bd6a80_0 .net "b", 0 0, L_0x55d0c5ba6d30;  1 drivers
v0x55d0c4bd4ea0_0 .net "ca", 0 0, L_0x55d0c5ba6af0;  1 drivers
v0x55d0c4bd4f40_0 .net "cin", 0 0, L_0x55d0c5ba6e60;  1 drivers
v0x55d0c4bd32c0_0 .net "sum", 0 0, L_0x55d0c5ba67d0;  1 drivers
v0x55d0c4bc8ba0_0 .net "w1", 0 0, L_0x55d0c5ba6760;  1 drivers
v0x55d0c4bcdfa0_0 .net "w2", 0 0, L_0x55d0c5ba6840;  1 drivers
v0x55d0c4bcc3c0_0 .net "w3", 0 0, L_0x55d0c5ba68b0;  1 drivers
v0x55d0c4bca7e0_0 .net "w4", 0 0, L_0x55d0c5ba6970;  1 drivers
v0x55d0c4bc0f20_0 .net "w5", 0 0, L_0x55d0c5ba69e0;  1 drivers
S_0x55d0c5125f20 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c51419e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba6f90 .functor XOR 1, L_0x55d0c5ba7520, L_0x55d0c5ba7650, C4<0>, C4<0>;
L_0x55d0c5ba7000 .functor XOR 1, L_0x55d0c5ba6f90, L_0x55d0c5ba77d0, C4<0>, C4<0>;
L_0x55d0c5ba70c0 .functor AND 1, L_0x55d0c5ba7520, L_0x55d0c5ba7650, C4<1>, C4<1>;
L_0x55d0c5ba71d0 .functor AND 1, L_0x55d0c5ba7520, L_0x55d0c5ba77d0, C4<1>, C4<1>;
L_0x55d0c5ba7290 .functor AND 1, L_0x55d0c5ba7650, L_0x55d0c5ba77d0, C4<1>, C4<1>;
L_0x55d0c5ba7300 .functor OR 1, L_0x55d0c5ba70c0, L_0x55d0c5ba71d0, C4<0>, C4<0>;
L_0x55d0c5ba7410 .functor OR 1, L_0x55d0c5ba7290, L_0x55d0c5ba7300, C4<0>, C4<0>;
v0x55d0c4bc6320_0 .net "a", 0 0, L_0x55d0c5ba7520;  1 drivers
v0x55d0c4bc4740_0 .net "b", 0 0, L_0x55d0c5ba7650;  1 drivers
v0x55d0c4bc2b60_0 .net "ca", 0 0, L_0x55d0c5ba7410;  1 drivers
v0x55d0c4bc2c00_0 .net "cin", 0 0, L_0x55d0c5ba77d0;  1 drivers
v0x55d0c58d32c0_0 .net "sum", 0 0, L_0x55d0c5ba7000;  1 drivers
v0x55d0c58d86c0_0 .net "w1", 0 0, L_0x55d0c5ba6f90;  1 drivers
v0x55d0c58d6ae0_0 .net "w2", 0 0, L_0x55d0c5ba70c0;  1 drivers
v0x55d0c58d4f00_0 .net "w3", 0 0, L_0x55d0c5ba71d0;  1 drivers
v0x55d0c58cb640_0 .net "w4", 0 0, L_0x55d0c5ba7290;  1 drivers
v0x55d0c58d0a40_0 .net "w5", 0 0, L_0x55d0c5ba7300;  1 drivers
S_0x55d0c512dd30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c51419e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba7900 .functor XOR 1, L_0x55d0c5ba7da0, L_0x55d0c5ba7f60, C4<0>, C4<0>;
L_0x55d0c5ba7970 .functor XOR 1, L_0x55d0c5ba7900, L_0x55d0c5ba8120, C4<0>, C4<0>;
L_0x55d0c5ba79e0 .functor AND 1, L_0x55d0c5ba7da0, L_0x55d0c5ba7f60, C4<1>, C4<1>;
L_0x55d0c5ba7a50 .functor AND 1, L_0x55d0c5ba7da0, L_0x55d0c5ba8120, C4<1>, C4<1>;
L_0x55d0c5ba7b10 .functor AND 1, L_0x55d0c5ba7f60, L_0x55d0c5ba8120, C4<1>, C4<1>;
L_0x55d0c5ba7b80 .functor OR 1, L_0x55d0c5ba79e0, L_0x55d0c5ba7a50, C4<0>, C4<0>;
L_0x55d0c5ba7c90 .functor OR 1, L_0x55d0c5ba7b10, L_0x55d0c5ba7b80, C4<0>, C4<0>;
v0x55d0c58cee60_0 .net "a", 0 0, L_0x55d0c5ba7da0;  1 drivers
v0x55d0c58cd280_0 .net "b", 0 0, L_0x55d0c5ba7f60;  1 drivers
v0x55d0c58c2b60_0 .net "ca", 0 0, L_0x55d0c5ba7c90;  1 drivers
v0x55d0c58c2c00_0 .net "cin", 0 0, L_0x55d0c5ba8120;  1 drivers
v0x55d0c58c7f60_0 .net "sum", 0 0, L_0x55d0c5ba7970;  1 drivers
v0x55d0c58c6380_0 .net "w1", 0 0, L_0x55d0c5ba7900;  1 drivers
v0x55d0c58c47a0_0 .net "w2", 0 0, L_0x55d0c5ba79e0;  1 drivers
v0x55d0c58baee0_0 .net "w3", 0 0, L_0x55d0c5ba7a50;  1 drivers
v0x55d0c58c02e0_0 .net "w4", 0 0, L_0x55d0c5ba7b10;  1 drivers
v0x55d0c58be700_0 .net "w5", 0 0, L_0x55d0c5ba7b80;  1 drivers
S_0x55d0c512d430 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c524d710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5579dc0_0 .net "a", 31 0, L_0x55d0c5bc0510;  1 drivers
v0x55d0c55781e0_0 .net "b", 31 0, L_0x55d0c5bc0600;  1 drivers
v0x55d0c5576600_0 .net "ca", 31 0, L_0x55d0c5bc0380;  1 drivers
v0x55d0c556cd40_0 .net "cin", 31 0, L_0x55d0c5bc06f0;  1 drivers
v0x55d0c5572140_0 .net "sum", 31 0, L_0x55d0c5bc0240;  1 drivers
L_0x55d0c5bb4ba0 .part L_0x55d0c5bc0510, 0, 16;
L_0x55d0c5bb4c40 .part L_0x55d0c5bc0600, 0, 16;
L_0x55d0c5bb4ce0 .part L_0x55d0c5bc06f0, 0, 16;
L_0x55d0c5bbff70 .part L_0x55d0c5bc0510, 16, 16;
L_0x55d0c5bc0060 .part L_0x55d0c5bc0600, 16, 16;
L_0x55d0c5bc0150 .part L_0x55d0c5bc06f0, 16, 16;
L_0x55d0c5bc0240 .concat8 [ 16 16 0 0], L_0x55d0c5bb48d0, L_0x55d0c5bbfca0;
L_0x55d0c5bc0380 .concat8 [ 16 16 0 0], L_0x55d0c5bb4a10, L_0x55d0c5bbfde0;
S_0x55d0c511d5d0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c512d430;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c57083f0_0 .net "a", 15 0, L_0x55d0c5bb4ba0;  1 drivers
v0x55d0c5706810_0 .net "b", 15 0, L_0x55d0c5bb4c40;  1 drivers
v0x55d0c5704c30_0 .net "ca", 15 0, L_0x55d0c5bb4a10;  1 drivers
v0x55d0c56fb370_0 .net "cin", 15 0, L_0x55d0c5bb4ce0;  1 drivers
v0x55d0c5700770_0 .net "sum", 15 0, L_0x55d0c5bb48d0;  1 drivers
L_0x55d0c5baed40 .part L_0x55d0c5bb4ba0, 0, 8;
L_0x55d0c5baede0 .part L_0x55d0c5bb4c40, 0, 8;
L_0x55d0c5baee80 .part L_0x55d0c5bb4ce0, 0, 8;
L_0x55d0c5bb4600 .part L_0x55d0c5bb4ba0, 8, 8;
L_0x55d0c5bb46f0 .part L_0x55d0c5bb4c40, 8, 8;
L_0x55d0c5bb47e0 .part L_0x55d0c5bb4ce0, 8, 8;
L_0x55d0c5bb48d0 .concat8 [ 8 8 0 0], L_0x55d0c5baea70, L_0x55d0c5bb4330;
L_0x55d0c5bb4a10 .concat8 [ 8 8 0 0], L_0x55d0c5baebb0, L_0x55d0c5bb4470;
S_0x55d0c511ccd0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c511d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c57e09e0_0 .net "a", 7 0, L_0x55d0c5baed40;  1 drivers
v0x55d0c57dee00_0 .net "b", 7 0, L_0x55d0c5baede0;  1 drivers
v0x55d0c57dd220_0 .net "ca", 7 0, L_0x55d0c5baebb0;  1 drivers
v0x55d0c57d2b00_0 .net "cin", 7 0, L_0x55d0c5baee80;  1 drivers
v0x55d0c57d7f00_0 .net "sum", 7 0, L_0x55d0c5baea70;  1 drivers
L_0x55d0c5babed0 .part L_0x55d0c5baed40, 0, 4;
L_0x55d0c5babf70 .part L_0x55d0c5baede0, 0, 4;
L_0x55d0c5bac010 .part L_0x55d0c5baee80, 0, 4;
L_0x55d0c5bae760 .part L_0x55d0c5baed40, 4, 4;
L_0x55d0c5bae850 .part L_0x55d0c5baede0, 4, 4;
L_0x55d0c5bae940 .part L_0x55d0c5baee80, 4, 4;
L_0x55d0c5baea70 .concat8 [ 4 4 0 0], L_0x55d0c5babcc0, L_0x55d0c5bae550;
L_0x55d0c5baebb0 .concat8 [ 4 4 0 0], L_0x55d0c5babd60, L_0x55d0c5bae5f0;
S_0x55d0c5104200 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c511ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5843780_0 .net "a", 3 0, L_0x55d0c5babed0;  1 drivers
v0x55d0c5839060_0 .net "b", 3 0, L_0x55d0c5babf70;  1 drivers
v0x55d0c583e460_0 .net "ca", 3 0, L_0x55d0c5babd60;  1 drivers
v0x55d0c583c880_0 .net "cin", 3 0, L_0x55d0c5bac010;  1 drivers
v0x55d0c583aca0_0 .net "sum", 3 0, L_0x55d0c5babcc0;  1 drivers
L_0x55d0c5ba9d40 .part L_0x55d0c5babed0, 0, 1;
L_0x55d0c5ba9e70 .part L_0x55d0c5babf70, 0, 1;
L_0x55d0c5ba9fa0 .part L_0x55d0c5bac010, 0, 1;
L_0x55d0c5baa570 .part L_0x55d0c5babed0, 1, 1;
L_0x55d0c5baa6a0 .part L_0x55d0c5babf70, 1, 1;
L_0x55d0c5baa7d0 .part L_0x55d0c5bac010, 1, 1;
L_0x55d0c5baae90 .part L_0x55d0c5babed0, 2, 1;
L_0x55d0c5baafc0 .part L_0x55d0c5babf70, 2, 1;
L_0x55d0c5bab140 .part L_0x55d0c5bac010, 2, 1;
L_0x55d0c5bab710 .part L_0x55d0c5babed0, 3, 1;
L_0x55d0c5bab8d0 .part L_0x55d0c5babf70, 3, 1;
L_0x55d0c5baba90 .part L_0x55d0c5bac010, 3, 1;
L_0x55d0c5babcc0 .concat8 [ 1 1 1 1], L_0x55d0c5ba9820, L_0x55d0c5baa140, L_0x55d0c5baa970, L_0x55d0c5bab2e0;
L_0x55d0c5babd60 .concat8 [ 1 1 1 1], L_0x55d0c5ba9c30, L_0x55d0c5baa460, L_0x55d0c5baad80, L_0x55d0c5bab600;
S_0x55d0c510c010 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5104200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ba82e0 .functor XOR 1, L_0x55d0c5ba9d40, L_0x55d0c5ba9e70, C4<0>, C4<0>;
L_0x55d0c5ba9820 .functor XOR 1, L_0x55d0c5ba82e0, L_0x55d0c5ba9fa0, C4<0>, C4<0>;
L_0x55d0c5ba98e0 .functor AND 1, L_0x55d0c5ba9d40, L_0x55d0c5ba9e70, C4<1>, C4<1>;
L_0x55d0c5ba99f0 .functor AND 1, L_0x55d0c5ba9d40, L_0x55d0c5ba9fa0, C4<1>, C4<1>;
L_0x55d0c5ba9ab0 .functor AND 1, L_0x55d0c5ba9e70, L_0x55d0c5ba9fa0, C4<1>, C4<1>;
L_0x55d0c5ba9b20 .functor OR 1, L_0x55d0c5ba98e0, L_0x55d0c5ba99f0, C4<0>, C4<0>;
L_0x55d0c5ba9c30 .functor OR 1, L_0x55d0c5ba9ab0, L_0x55d0c5ba9b20, C4<0>, C4<0>;
v0x55d0c58906c0_0 .net "a", 0 0, L_0x55d0c5ba9d40;  1 drivers
v0x55d0c5886e00_0 .net "b", 0 0, L_0x55d0c5ba9e70;  1 drivers
v0x55d0c588c200_0 .net "ca", 0 0, L_0x55d0c5ba9c30;  1 drivers
v0x55d0c588c2a0_0 .net "cin", 0 0, L_0x55d0c5ba9fa0;  1 drivers
v0x55d0c588a620_0 .net "sum", 0 0, L_0x55d0c5ba9820;  1 drivers
v0x55d0c5888a40_0 .net "w1", 0 0, L_0x55d0c5ba82e0;  1 drivers
v0x55d0c587e320_0 .net "w2", 0 0, L_0x55d0c5ba98e0;  1 drivers
v0x55d0c5883720_0 .net "w3", 0 0, L_0x55d0c5ba99f0;  1 drivers
v0x55d0c5881b40_0 .net "w4", 0 0, L_0x55d0c5ba9ab0;  1 drivers
v0x55d0c587ff60_0 .net "w5", 0 0, L_0x55d0c5ba9b20;  1 drivers
S_0x55d0c510b710 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5104200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5baa0d0 .functor XOR 1, L_0x55d0c5baa570, L_0x55d0c5baa6a0, C4<0>, C4<0>;
L_0x55d0c5baa140 .functor XOR 1, L_0x55d0c5baa0d0, L_0x55d0c5baa7d0, C4<0>, C4<0>;
L_0x55d0c5baa1b0 .functor AND 1, L_0x55d0c5baa570, L_0x55d0c5baa6a0, C4<1>, C4<1>;
L_0x55d0c5baa220 .functor AND 1, L_0x55d0c5baa570, L_0x55d0c5baa7d0, C4<1>, C4<1>;
L_0x55d0c5baa2e0 .functor AND 1, L_0x55d0c5baa6a0, L_0x55d0c5baa7d0, C4<1>, C4<1>;
L_0x55d0c5baa350 .functor OR 1, L_0x55d0c5baa1b0, L_0x55d0c5baa220, C4<0>, C4<0>;
L_0x55d0c5baa460 .functor OR 1, L_0x55d0c5baa2e0, L_0x55d0c5baa350, C4<0>, C4<0>;
v0x55d0c58766a0_0 .net "a", 0 0, L_0x55d0c5baa570;  1 drivers
v0x55d0c587baa0_0 .net "b", 0 0, L_0x55d0c5baa6a0;  1 drivers
v0x55d0c5879ec0_0 .net "ca", 0 0, L_0x55d0c5baa460;  1 drivers
v0x55d0c5879f60_0 .net "cin", 0 0, L_0x55d0c5baa7d0;  1 drivers
v0x55d0c58782e0_0 .net "sum", 0 0, L_0x55d0c5baa140;  1 drivers
v0x55d0c586cd60_0 .net "w1", 0 0, L_0x55d0c5baa0d0;  1 drivers
v0x55d0c5872160_0 .net "w2", 0 0, L_0x55d0c5baa1b0;  1 drivers
v0x55d0c5870580_0 .net "w3", 0 0, L_0x55d0c5baa220;  1 drivers
v0x55d0c586e9a0_0 .net "w4", 0 0, L_0x55d0c5baa2e0;  1 drivers
v0x55d0c58650e0_0 .net "w5", 0 0, L_0x55d0c5baa350;  1 drivers
S_0x55d0c50fb8b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5104200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5baa900 .functor XOR 1, L_0x55d0c5baae90, L_0x55d0c5baafc0, C4<0>, C4<0>;
L_0x55d0c5baa970 .functor XOR 1, L_0x55d0c5baa900, L_0x55d0c5bab140, C4<0>, C4<0>;
L_0x55d0c5baaa30 .functor AND 1, L_0x55d0c5baae90, L_0x55d0c5baafc0, C4<1>, C4<1>;
L_0x55d0c5baab40 .functor AND 1, L_0x55d0c5baae90, L_0x55d0c5bab140, C4<1>, C4<1>;
L_0x55d0c5baac00 .functor AND 1, L_0x55d0c5baafc0, L_0x55d0c5bab140, C4<1>, C4<1>;
L_0x55d0c5baac70 .functor OR 1, L_0x55d0c5baaa30, L_0x55d0c5baab40, C4<0>, C4<0>;
L_0x55d0c5baad80 .functor OR 1, L_0x55d0c5baac00, L_0x55d0c5baac70, C4<0>, C4<0>;
v0x55d0c586a4e0_0 .net "a", 0 0, L_0x55d0c5baae90;  1 drivers
v0x55d0c5868900_0 .net "b", 0 0, L_0x55d0c5baafc0;  1 drivers
v0x55d0c5866d20_0 .net "ca", 0 0, L_0x55d0c5baad80;  1 drivers
v0x55d0c5866dc0_0 .net "cin", 0 0, L_0x55d0c5bab140;  1 drivers
v0x55d0c585c600_0 .net "sum", 0 0, L_0x55d0c5baa970;  1 drivers
v0x55d0c5861a00_0 .net "w1", 0 0, L_0x55d0c5baa900;  1 drivers
v0x55d0c585fe20_0 .net "w2", 0 0, L_0x55d0c5baaa30;  1 drivers
v0x55d0c585e240_0 .net "w3", 0 0, L_0x55d0c5baab40;  1 drivers
v0x55d0c5854980_0 .net "w4", 0 0, L_0x55d0c5baac00;  1 drivers
v0x55d0c5859d80_0 .net "w5", 0 0, L_0x55d0c5baac70;  1 drivers
S_0x55d0c50fafb0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5104200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bab270 .functor XOR 1, L_0x55d0c5bab710, L_0x55d0c5bab8d0, C4<0>, C4<0>;
L_0x55d0c5bab2e0 .functor XOR 1, L_0x55d0c5bab270, L_0x55d0c5baba90, C4<0>, C4<0>;
L_0x55d0c5bab350 .functor AND 1, L_0x55d0c5bab710, L_0x55d0c5bab8d0, C4<1>, C4<1>;
L_0x55d0c5bab3c0 .functor AND 1, L_0x55d0c5bab710, L_0x55d0c5baba90, C4<1>, C4<1>;
L_0x55d0c5bab480 .functor AND 1, L_0x55d0c5bab8d0, L_0x55d0c5baba90, C4<1>, C4<1>;
L_0x55d0c5bab4f0 .functor OR 1, L_0x55d0c5bab350, L_0x55d0c5bab3c0, C4<0>, C4<0>;
L_0x55d0c5bab600 .functor OR 1, L_0x55d0c5bab480, L_0x55d0c5bab4f0, C4<0>, C4<0>;
v0x55d0c58581a0_0 .net "a", 0 0, L_0x55d0c5bab710;  1 drivers
v0x55d0c58565c0_0 .net "b", 0 0, L_0x55d0c5bab8d0;  1 drivers
v0x55d0c58497c0_0 .net "ca", 0 0, L_0x55d0c5bab600;  1 drivers
v0x55d0c5849860_0 .net "cin", 0 0, L_0x55d0c5baba90;  1 drivers
v0x55d0c584ebc0_0 .net "sum", 0 0, L_0x55d0c5bab2e0;  1 drivers
v0x55d0c584cfe0_0 .net "w1", 0 0, L_0x55d0c5bab270;  1 drivers
v0x55d0c584b400_0 .net "w2", 0 0, L_0x55d0c5bab350;  1 drivers
v0x55d0c5841b40_0 .net "w3", 0 0, L_0x55d0c5bab3c0;  1 drivers
v0x55d0c5846f40_0 .net "w4", 0 0, L_0x55d0c5bab480;  1 drivers
v0x55d0c5845360_0 .net "w5", 0 0, L_0x55d0c5bab4f0;  1 drivers
S_0x55d0c50e16e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c511ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c57e3260_0 .net "a", 3 0, L_0x55d0c5bae760;  1 drivers
v0x55d0c57e8660_0 .net "b", 3 0, L_0x55d0c5bae850;  1 drivers
v0x55d0c57e6a80_0 .net "ca", 3 0, L_0x55d0c5bae5f0;  1 drivers
v0x55d0c57e4ea0_0 .net "cin", 3 0, L_0x55d0c5bae940;  1 drivers
v0x55d0c57db5e0_0 .net "sum", 3 0, L_0x55d0c5bae550;  1 drivers
L_0x55d0c5bac5d0 .part L_0x55d0c5bae760, 0, 1;
L_0x55d0c5bac700 .part L_0x55d0c5bae850, 0, 1;
L_0x55d0c5bac830 .part L_0x55d0c5bae940, 0, 1;
L_0x55d0c5bace00 .part L_0x55d0c5bae760, 1, 1;
L_0x55d0c5bacf30 .part L_0x55d0c5bae850, 1, 1;
L_0x55d0c5bad060 .part L_0x55d0c5bae940, 1, 1;
L_0x55d0c5bad720 .part L_0x55d0c5bae760, 2, 1;
L_0x55d0c5bad850 .part L_0x55d0c5bae850, 2, 1;
L_0x55d0c5bad9d0 .part L_0x55d0c5bae940, 2, 1;
L_0x55d0c5badfa0 .part L_0x55d0c5bae760, 3, 1;
L_0x55d0c5bae160 .part L_0x55d0c5bae850, 3, 1;
L_0x55d0c5bae320 .part L_0x55d0c5bae940, 3, 1;
L_0x55d0c5bae550 .concat8 [ 1 1 1 1], L_0x55d0c5bac0b0, L_0x55d0c5bac9d0, L_0x55d0c5bad200, L_0x55d0c5badb70;
L_0x55d0c5bae5f0 .concat8 [ 1 1 1 1], L_0x55d0c5bac4c0, L_0x55d0c5baccf0, L_0x55d0c5bad610, L_0x55d0c5bade90;
S_0x55d0c50e94f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50e16e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5babc50 .functor XOR 1, L_0x55d0c5bac5d0, L_0x55d0c5bac700, C4<0>, C4<0>;
L_0x55d0c5bac0b0 .functor XOR 1, L_0x55d0c5babc50, L_0x55d0c5bac830, C4<0>, C4<0>;
L_0x55d0c5bac170 .functor AND 1, L_0x55d0c5bac5d0, L_0x55d0c5bac700, C4<1>, C4<1>;
L_0x55d0c5bac280 .functor AND 1, L_0x55d0c5bac5d0, L_0x55d0c5bac830, C4<1>, C4<1>;
L_0x55d0c5bac340 .functor AND 1, L_0x55d0c5bac700, L_0x55d0c5bac830, C4<1>, C4<1>;
L_0x55d0c5bac3b0 .functor OR 1, L_0x55d0c5bac170, L_0x55d0c5bac280, C4<0>, C4<0>;
L_0x55d0c5bac4c0 .functor OR 1, L_0x55d0c5bac340, L_0x55d0c5bac3b0, C4<0>, C4<0>;
v0x55d0c58313e0_0 .net "a", 0 0, L_0x55d0c5bac5d0;  1 drivers
v0x55d0c58367e0_0 .net "b", 0 0, L_0x55d0c5bac700;  1 drivers
v0x55d0c5834c00_0 .net "ca", 0 0, L_0x55d0c5bac4c0;  1 drivers
v0x55d0c5834ca0_0 .net "cin", 0 0, L_0x55d0c5bac830;  1 drivers
v0x55d0c5833020_0 .net "sum", 0 0, L_0x55d0c5bac0b0;  1 drivers
v0x55d0c5827aa0_0 .net "w1", 0 0, L_0x55d0c5babc50;  1 drivers
v0x55d0c582cea0_0 .net "w2", 0 0, L_0x55d0c5bac170;  1 drivers
v0x55d0c582b2c0_0 .net "w3", 0 0, L_0x55d0c5bac280;  1 drivers
v0x55d0c58296e0_0 .net "w4", 0 0, L_0x55d0c5bac340;  1 drivers
v0x55d0c581fe20_0 .net "w5", 0 0, L_0x55d0c5bac3b0;  1 drivers
S_0x55d0c50e8bf0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50e16e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bac960 .functor XOR 1, L_0x55d0c5bace00, L_0x55d0c5bacf30, C4<0>, C4<0>;
L_0x55d0c5bac9d0 .functor XOR 1, L_0x55d0c5bac960, L_0x55d0c5bad060, C4<0>, C4<0>;
L_0x55d0c5baca40 .functor AND 1, L_0x55d0c5bace00, L_0x55d0c5bacf30, C4<1>, C4<1>;
L_0x55d0c5bacab0 .functor AND 1, L_0x55d0c5bace00, L_0x55d0c5bad060, C4<1>, C4<1>;
L_0x55d0c5bacb70 .functor AND 1, L_0x55d0c5bacf30, L_0x55d0c5bad060, C4<1>, C4<1>;
L_0x55d0c5bacbe0 .functor OR 1, L_0x55d0c5baca40, L_0x55d0c5bacab0, C4<0>, C4<0>;
L_0x55d0c5baccf0 .functor OR 1, L_0x55d0c5bacb70, L_0x55d0c5bacbe0, C4<0>, C4<0>;
v0x55d0c5825220_0 .net "a", 0 0, L_0x55d0c5bace00;  1 drivers
v0x55d0c5823640_0 .net "b", 0 0, L_0x55d0c5bacf30;  1 drivers
v0x55d0c5821a60_0 .net "ca", 0 0, L_0x55d0c5baccf0;  1 drivers
v0x55d0c5821b00_0 .net "cin", 0 0, L_0x55d0c5bad060;  1 drivers
v0x55d0c5817340_0 .net "sum", 0 0, L_0x55d0c5bac9d0;  1 drivers
v0x55d0c581c740_0 .net "w1", 0 0, L_0x55d0c5bac960;  1 drivers
v0x55d0c581ab60_0 .net "w2", 0 0, L_0x55d0c5baca40;  1 drivers
v0x55d0c5818f80_0 .net "w3", 0 0, L_0x55d0c5bacab0;  1 drivers
v0x55d0c580f6c0_0 .net "w4", 0 0, L_0x55d0c5bacb70;  1 drivers
v0x55d0c5814ac0_0 .net "w5", 0 0, L_0x55d0c5bacbe0;  1 drivers
S_0x55d0c50d8d90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50e16e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bad190 .functor XOR 1, L_0x55d0c5bad720, L_0x55d0c5bad850, C4<0>, C4<0>;
L_0x55d0c5bad200 .functor XOR 1, L_0x55d0c5bad190, L_0x55d0c5bad9d0, C4<0>, C4<0>;
L_0x55d0c5bad2c0 .functor AND 1, L_0x55d0c5bad720, L_0x55d0c5bad850, C4<1>, C4<1>;
L_0x55d0c5bad3d0 .functor AND 1, L_0x55d0c5bad720, L_0x55d0c5bad9d0, C4<1>, C4<1>;
L_0x55d0c5bad490 .functor AND 1, L_0x55d0c5bad850, L_0x55d0c5bad9d0, C4<1>, C4<1>;
L_0x55d0c5bad500 .functor OR 1, L_0x55d0c5bad2c0, L_0x55d0c5bad3d0, C4<0>, C4<0>;
L_0x55d0c5bad610 .functor OR 1, L_0x55d0c5bad490, L_0x55d0c5bad500, C4<0>, C4<0>;
v0x55d0c5812ee0_0 .net "a", 0 0, L_0x55d0c5bad720;  1 drivers
v0x55d0c5811300_0 .net "b", 0 0, L_0x55d0c5bad850;  1 drivers
v0x55d0c5804f80_0 .net "ca", 0 0, L_0x55d0c5bad610;  1 drivers
v0x55d0c5805020_0 .net "cin", 0 0, L_0x55d0c5bad9d0;  1 drivers
v0x55d0c580a380_0 .net "sum", 0 0, L_0x55d0c5bad200;  1 drivers
v0x55d0c58087a0_0 .net "w1", 0 0, L_0x55d0c5bad190;  1 drivers
v0x55d0c5806bc0_0 .net "w2", 0 0, L_0x55d0c5bad2c0;  1 drivers
v0x55d0c57fd300_0 .net "w3", 0 0, L_0x55d0c5bad3d0;  1 drivers
v0x55d0c5802700_0 .net "w4", 0 0, L_0x55d0c5bad490;  1 drivers
v0x55d0c5800b20_0 .net "w5", 0 0, L_0x55d0c5bad500;  1 drivers
S_0x55d0c50d8490 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50e16e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5badb00 .functor XOR 1, L_0x55d0c5badfa0, L_0x55d0c5bae160, C4<0>, C4<0>;
L_0x55d0c5badb70 .functor XOR 1, L_0x55d0c5badb00, L_0x55d0c5bae320, C4<0>, C4<0>;
L_0x55d0c5badbe0 .functor AND 1, L_0x55d0c5badfa0, L_0x55d0c5bae160, C4<1>, C4<1>;
L_0x55d0c5badc50 .functor AND 1, L_0x55d0c5badfa0, L_0x55d0c5bae320, C4<1>, C4<1>;
L_0x55d0c5badd10 .functor AND 1, L_0x55d0c5bae160, L_0x55d0c5bae320, C4<1>, C4<1>;
L_0x55d0c5badd80 .functor OR 1, L_0x55d0c5badbe0, L_0x55d0c5badc50, C4<0>, C4<0>;
L_0x55d0c5bade90 .functor OR 1, L_0x55d0c5badd10, L_0x55d0c5badd80, C4<0>, C4<0>;
v0x55d0c57fef40_0 .net "a", 0 0, L_0x55d0c5badfa0;  1 drivers
v0x55d0c57f4820_0 .net "b", 0 0, L_0x55d0c5bae160;  1 drivers
v0x55d0c57f9c20_0 .net "ca", 0 0, L_0x55d0c5bade90;  1 drivers
v0x55d0c57f9cc0_0 .net "cin", 0 0, L_0x55d0c5bae320;  1 drivers
v0x55d0c57f8040_0 .net "sum", 0 0, L_0x55d0c5badb70;  1 drivers
v0x55d0c57f6460_0 .net "w1", 0 0, L_0x55d0c5badb00;  1 drivers
v0x55d0c57ecba0_0 .net "w2", 0 0, L_0x55d0c5badbe0;  1 drivers
v0x55d0c57f1fa0_0 .net "w3", 0 0, L_0x55d0c5badc50;  1 drivers
v0x55d0c57f03c0_0 .net "w4", 0 0, L_0x55d0c5badd10;  1 drivers
v0x55d0c57ee7e0_0 .net "w5", 0 0, L_0x55d0c5badd80;  1 drivers
S_0x55d0c50bf9c0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c511d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c570c930_0 .net "a", 7 0, L_0x55d0c5bb4600;  1 drivers
v0x55d0c5711d30_0 .net "b", 7 0, L_0x55d0c5bb46f0;  1 drivers
v0x55d0c5710150_0 .net "ca", 7 0, L_0x55d0c5bb4470;  1 drivers
v0x55d0c570e570_0 .net "cin", 7 0, L_0x55d0c5bb47e0;  1 drivers
v0x55d0c5702ff0_0 .net "sum", 7 0, L_0x55d0c5bb4330;  1 drivers
L_0x55d0c5bb1690 .part L_0x55d0c5bb4600, 0, 4;
L_0x55d0c5bb1730 .part L_0x55d0c5bb46f0, 0, 4;
L_0x55d0c5bb17d0 .part L_0x55d0c5bb47e0, 0, 4;
L_0x55d0c5bb4020 .part L_0x55d0c5bb4600, 4, 4;
L_0x55d0c5bb4110 .part L_0x55d0c5bb46f0, 4, 4;
L_0x55d0c5bb4200 .part L_0x55d0c5bb47e0, 4, 4;
L_0x55d0c5bb4330 .concat8 [ 4 4 0 0], L_0x55d0c5bb1480, L_0x55d0c5bb3e10;
L_0x55d0c5bb4470 .concat8 [ 4 4 0 0], L_0x55d0c5bb1520, L_0x55d0c5bb3eb0;
S_0x55d0c50c77d0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c50bf9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5788bc0_0 .net "a", 3 0, L_0x55d0c5bb1690;  1 drivers
v0x55d0c5786fe0_0 .net "b", 3 0, L_0x55d0c5bb1730;  1 drivers
v0x55d0c577ac60_0 .net "ca", 3 0, L_0x55d0c5bb1520;  1 drivers
v0x55d0c5780060_0 .net "cin", 3 0, L_0x55d0c5bb17d0;  1 drivers
v0x55d0c577e480_0 .net "sum", 3 0, L_0x55d0c5bb1480;  1 drivers
L_0x55d0c5baf440 .part L_0x55d0c5bb1690, 0, 1;
L_0x55d0c5baf570 .part L_0x55d0c5bb1730, 0, 1;
L_0x55d0c5baf6a0 .part L_0x55d0c5bb17d0, 0, 1;
L_0x55d0c5bafcb0 .part L_0x55d0c5bb1690, 1, 1;
L_0x55d0c5bafde0 .part L_0x55d0c5bb1730, 1, 1;
L_0x55d0c5baff10 .part L_0x55d0c5bb17d0, 1, 1;
L_0x55d0c5bb0650 .part L_0x55d0c5bb1690, 2, 1;
L_0x55d0c5bb0780 .part L_0x55d0c5bb1730, 2, 1;
L_0x55d0c5bb0900 .part L_0x55d0c5bb17d0, 2, 1;
L_0x55d0c5bb0ed0 .part L_0x55d0c5bb1690, 3, 1;
L_0x55d0c5bb1090 .part L_0x55d0c5bb1730, 3, 1;
L_0x55d0c5bb1250 .part L_0x55d0c5bb17d0, 3, 1;
L_0x55d0c5bb1480 .concat8 [ 1 1 1 1], L_0x55d0c5baef20, L_0x55d0c5baf840, L_0x55d0c5bb00f0, L_0x55d0c5bb0aa0;
L_0x55d0c5bb1520 .concat8 [ 1 1 1 1], L_0x55d0c5baf330, L_0x55d0c5bafba0, L_0x55d0c5bb0540, L_0x55d0c5bb0dc0;
S_0x55d0c50c6ed0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50c77d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bae4e0 .functor XOR 1, L_0x55d0c5baf440, L_0x55d0c5baf570, C4<0>, C4<0>;
L_0x55d0c5baef20 .functor XOR 1, L_0x55d0c5bae4e0, L_0x55d0c5baf6a0, C4<0>, C4<0>;
L_0x55d0c5baefe0 .functor AND 1, L_0x55d0c5baf440, L_0x55d0c5baf570, C4<1>, C4<1>;
L_0x55d0c5baf0f0 .functor AND 1, L_0x55d0c5baf440, L_0x55d0c5baf6a0, C4<1>, C4<1>;
L_0x55d0c5baf1b0 .functor AND 1, L_0x55d0c5baf570, L_0x55d0c5baf6a0, C4<1>, C4<1>;
L_0x55d0c5baf220 .functor OR 1, L_0x55d0c5baefe0, L_0x55d0c5baf0f0, C4<0>, C4<0>;
L_0x55d0c5baf330 .functor OR 1, L_0x55d0c5baf1b0, L_0x55d0c5baf220, C4<0>, C4<0>;
v0x55d0c57d6320_0 .net "a", 0 0, L_0x55d0c5baf440;  1 drivers
v0x55d0c57d4740_0 .net "b", 0 0, L_0x55d0c5baf570;  1 drivers
v0x55d0c57cae80_0 .net "ca", 0 0, L_0x55d0c5baf330;  1 drivers
v0x55d0c57caf20_0 .net "cin", 0 0, L_0x55d0c5baf6a0;  1 drivers
v0x55d0c57d0280_0 .net "sum", 0 0, L_0x55d0c5baef20;  1 drivers
v0x55d0c57ce6a0_0 .net "w1", 0 0, L_0x55d0c5bae4e0;  1 drivers
v0x55d0c57ccac0_0 .net "w2", 0 0, L_0x55d0c5baefe0;  1 drivers
v0x55d0c57bf4a0_0 .net "w3", 0 0, L_0x55d0c5baf0f0;  1 drivers
v0x55d0c57c48a0_0 .net "w4", 0 0, L_0x55d0c5baf1b0;  1 drivers
v0x55d0c57c2cc0_0 .net "w5", 0 0, L_0x55d0c5baf220;  1 drivers
S_0x55d0c50b7070 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50c77d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5baf7d0 .functor XOR 1, L_0x55d0c5bafcb0, L_0x55d0c5bafde0, C4<0>, C4<0>;
L_0x55d0c5baf840 .functor XOR 1, L_0x55d0c5baf7d0, L_0x55d0c5baff10, C4<0>, C4<0>;
L_0x55d0c5baf8b0 .functor AND 1, L_0x55d0c5bafcb0, L_0x55d0c5bafde0, C4<1>, C4<1>;
L_0x55d0c5baf920 .functor AND 1, L_0x55d0c5bafcb0, L_0x55d0c5baff10, C4<1>, C4<1>;
L_0x55d0c5baf9e0 .functor AND 1, L_0x55d0c5bafde0, L_0x55d0c5baff10, C4<1>, C4<1>;
L_0x55d0c5bafa50 .functor OR 1, L_0x55d0c5baf8b0, L_0x55d0c5baf920, C4<0>, C4<0>;
L_0x55d0c5bafba0 .functor OR 1, L_0x55d0c5baf9e0, L_0x55d0c5bafa50, C4<0>, C4<0>;
v0x55d0c57c10e0_0 .net "a", 0 0, L_0x55d0c5bafcb0;  1 drivers
v0x55d0c57b7820_0 .net "b", 0 0, L_0x55d0c5bafde0;  1 drivers
v0x55d0c57bcc20_0 .net "ca", 0 0, L_0x55d0c5bafba0;  1 drivers
v0x55d0c57bccc0_0 .net "cin", 0 0, L_0x55d0c5baff10;  1 drivers
v0x55d0c57bb040_0 .net "sum", 0 0, L_0x55d0c5baf840;  1 drivers
v0x55d0c57b9460_0 .net "w1", 0 0, L_0x55d0c5baf7d0;  1 drivers
v0x55d0c57aed40_0 .net "w2", 0 0, L_0x55d0c5baf8b0;  1 drivers
v0x55d0c57b4140_0 .net "w3", 0 0, L_0x55d0c5baf920;  1 drivers
v0x55d0c57b2560_0 .net "w4", 0 0, L_0x55d0c5baf9e0;  1 drivers
v0x55d0c57b0980_0 .net "w5", 0 0, L_0x55d0c5bafa50;  1 drivers
S_0x55d0c50b6770 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50c77d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb0080 .functor XOR 1, L_0x55d0c5bb0650, L_0x55d0c5bb0780, C4<0>, C4<0>;
L_0x55d0c5bb00f0 .functor XOR 1, L_0x55d0c5bb0080, L_0x55d0c5bb0900, C4<0>, C4<0>;
L_0x55d0c5bb01b0 .functor AND 1, L_0x55d0c5bb0650, L_0x55d0c5bb0780, C4<1>, C4<1>;
L_0x55d0c5bb02c0 .functor AND 1, L_0x55d0c5bb0650, L_0x55d0c5bb0900, C4<1>, C4<1>;
L_0x55d0c5bb0380 .functor AND 1, L_0x55d0c5bb0780, L_0x55d0c5bb0900, C4<1>, C4<1>;
L_0x55d0c5bb03f0 .functor OR 1, L_0x55d0c5bb01b0, L_0x55d0c5bb02c0, C4<0>, C4<0>;
L_0x55d0c5bb0540 .functor OR 1, L_0x55d0c5bb0380, L_0x55d0c5bb03f0, C4<0>, C4<0>;
v0x55d0c57a70c0_0 .net "a", 0 0, L_0x55d0c5bb0650;  1 drivers
v0x55d0c57ac4c0_0 .net "b", 0 0, L_0x55d0c5bb0780;  1 drivers
v0x55d0c57aa8e0_0 .net "ca", 0 0, L_0x55d0c5bb0540;  1 drivers
v0x55d0c57aa980_0 .net "cin", 0 0, L_0x55d0c5bb0900;  1 drivers
v0x55d0c57a8d00_0 .net "sum", 0 0, L_0x55d0c5bb00f0;  1 drivers
v0x55d0c579d780_0 .net "w1", 0 0, L_0x55d0c5bb0080;  1 drivers
v0x55d0c57a2b80_0 .net "w2", 0 0, L_0x55d0c5bb01b0;  1 drivers
v0x55d0c57a0fa0_0 .net "w3", 0 0, L_0x55d0c5bb02c0;  1 drivers
v0x55d0c579f3c0_0 .net "w4", 0 0, L_0x55d0c5bb0380;  1 drivers
v0x55d0c5795b00_0 .net "w5", 0 0, L_0x55d0c5bb03f0;  1 drivers
S_0x55d0c50ad7b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50c77d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb0a30 .functor XOR 1, L_0x55d0c5bb0ed0, L_0x55d0c5bb1090, C4<0>, C4<0>;
L_0x55d0c5bb0aa0 .functor XOR 1, L_0x55d0c5bb0a30, L_0x55d0c5bb1250, C4<0>, C4<0>;
L_0x55d0c5bb0b10 .functor AND 1, L_0x55d0c5bb0ed0, L_0x55d0c5bb1090, C4<1>, C4<1>;
L_0x55d0c5bb0b80 .functor AND 1, L_0x55d0c5bb0ed0, L_0x55d0c5bb1250, C4<1>, C4<1>;
L_0x55d0c5bb0c40 .functor AND 1, L_0x55d0c5bb1090, L_0x55d0c5bb1250, C4<1>, C4<1>;
L_0x55d0c5bb0cb0 .functor OR 1, L_0x55d0c5bb0b10, L_0x55d0c5bb0b80, C4<0>, C4<0>;
L_0x55d0c5bb0dc0 .functor OR 1, L_0x55d0c5bb0c40, L_0x55d0c5bb0cb0, C4<0>, C4<0>;
v0x55d0c579af00_0 .net "a", 0 0, L_0x55d0c5bb0ed0;  1 drivers
v0x55d0c5799320_0 .net "b", 0 0, L_0x55d0c5bb1090;  1 drivers
v0x55d0c5797740_0 .net "ca", 0 0, L_0x55d0c5bb0dc0;  1 drivers
v0x55d0c57977e0_0 .net "cin", 0 0, L_0x55d0c5bb1250;  1 drivers
v0x55d0c578d020_0 .net "sum", 0 0, L_0x55d0c5bb0aa0;  1 drivers
v0x55d0c5792420_0 .net "w1", 0 0, L_0x55d0c5bb0a30;  1 drivers
v0x55d0c5790840_0 .net "w2", 0 0, L_0x55d0c5bb0b10;  1 drivers
v0x55d0c578ec60_0 .net "w3", 0 0, L_0x55d0c5bb0b80;  1 drivers
v0x55d0c57853a0_0 .net "w4", 0 0, L_0x55d0c5bb0c40;  1 drivers
v0x55d0c578a7a0_0 .net "w5", 0 0, L_0x55d0c5bb0cb0;  1 drivers
S_0x55d0c50ad530 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c50bf9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c571ecd0_0 .net "a", 3 0, L_0x55d0c5bb4020;  1 drivers
v0x55d0c57145b0_0 .net "b", 3 0, L_0x55d0c5bb4110;  1 drivers
v0x55d0c57199b0_0 .net "ca", 3 0, L_0x55d0c5bb3eb0;  1 drivers
v0x55d0c5717dd0_0 .net "cin", 3 0, L_0x55d0c5bb4200;  1 drivers
v0x55d0c57161f0_0 .net "sum", 3 0, L_0x55d0c5bb3e10;  1 drivers
L_0x55d0c5bb1dd0 .part L_0x55d0c5bb4020, 0, 1;
L_0x55d0c5bb1f00 .part L_0x55d0c5bb4110, 0, 1;
L_0x55d0c5bb2030 .part L_0x55d0c5bb4200, 0, 1;
L_0x55d0c5bb2640 .part L_0x55d0c5bb4020, 1, 1;
L_0x55d0c5bb2770 .part L_0x55d0c5bb4110, 1, 1;
L_0x55d0c5bb28a0 .part L_0x55d0c5bb4200, 1, 1;
L_0x55d0c5bb2fe0 .part L_0x55d0c5bb4020, 2, 1;
L_0x55d0c5bb3110 .part L_0x55d0c5bb4110, 2, 1;
L_0x55d0c5bb3290 .part L_0x55d0c5bb4200, 2, 1;
L_0x55d0c5bb3860 .part L_0x55d0c5bb4020, 3, 1;
L_0x55d0c5bb3a20 .part L_0x55d0c5bb4110, 3, 1;
L_0x55d0c5bb3be0 .part L_0x55d0c5bb4200, 3, 1;
L_0x55d0c5bb3e10 .concat8 [ 1 1 1 1], L_0x55d0c5bb1870, L_0x55d0c5bb21d0, L_0x55d0c5bb2a80, L_0x55d0c5bb3430;
L_0x55d0c5bb3eb0 .concat8 [ 1 1 1 1], L_0x55d0c5bb1cc0, L_0x55d0c5bb2530, L_0x55d0c5bb2ed0, L_0x55d0c5bb3750;
S_0x55d0c509b5e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50ad530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb1410 .functor XOR 1, L_0x55d0c5bb1dd0, L_0x55d0c5bb1f00, C4<0>, C4<0>;
L_0x55d0c5bb1870 .functor XOR 1, L_0x55d0c5bb1410, L_0x55d0c5bb2030, C4<0>, C4<0>;
L_0x55d0c5bb1930 .functor AND 1, L_0x55d0c5bb1dd0, L_0x55d0c5bb1f00, C4<1>, C4<1>;
L_0x55d0c5bb1a40 .functor AND 1, L_0x55d0c5bb1dd0, L_0x55d0c5bb2030, C4<1>, C4<1>;
L_0x55d0c5bb1b00 .functor AND 1, L_0x55d0c5bb1f00, L_0x55d0c5bb2030, C4<1>, C4<1>;
L_0x55d0c5bb1b70 .functor OR 1, L_0x55d0c5bb1930, L_0x55d0c5bb1a40, C4<0>, C4<0>;
L_0x55d0c5bb1cc0 .functor OR 1, L_0x55d0c5bb1b00, L_0x55d0c5bb1b70, C4<0>, C4<0>;
v0x55d0c577c8a0_0 .net "a", 0 0, L_0x55d0c5bb1dd0;  1 drivers
v0x55d0c5772fe0_0 .net "b", 0 0, L_0x55d0c5bb1f00;  1 drivers
v0x55d0c57783e0_0 .net "ca", 0 0, L_0x55d0c5bb1cc0;  1 drivers
v0x55d0c5778480_0 .net "cin", 0 0, L_0x55d0c5bb2030;  1 drivers
v0x55d0c5776800_0 .net "sum", 0 0, L_0x55d0c5bb1870;  1 drivers
v0x55d0c5774c20_0 .net "w1", 0 0, L_0x55d0c5bb1410;  1 drivers
v0x55d0c576a500_0 .net "w2", 0 0, L_0x55d0c5bb1930;  1 drivers
v0x55d0c576f900_0 .net "w3", 0 0, L_0x55d0c5bb1a40;  1 drivers
v0x55d0c576dd20_0 .net "w4", 0 0, L_0x55d0c5bb1b00;  1 drivers
v0x55d0c576c140_0 .net "w5", 0 0, L_0x55d0c5bb1b70;  1 drivers
S_0x55d0c50a33f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50ad530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb2160 .functor XOR 1, L_0x55d0c5bb2640, L_0x55d0c5bb2770, C4<0>, C4<0>;
L_0x55d0c5bb21d0 .functor XOR 1, L_0x55d0c5bb2160, L_0x55d0c5bb28a0, C4<0>, C4<0>;
L_0x55d0c5bb2240 .functor AND 1, L_0x55d0c5bb2640, L_0x55d0c5bb2770, C4<1>, C4<1>;
L_0x55d0c5bb22b0 .functor AND 1, L_0x55d0c5bb2640, L_0x55d0c5bb28a0, C4<1>, C4<1>;
L_0x55d0c5bb2370 .functor AND 1, L_0x55d0c5bb2770, L_0x55d0c5bb28a0, C4<1>, C4<1>;
L_0x55d0c5bb23e0 .functor OR 1, L_0x55d0c5bb2240, L_0x55d0c5bb22b0, C4<0>, C4<0>;
L_0x55d0c5bb2530 .functor OR 1, L_0x55d0c5bb2370, L_0x55d0c5bb23e0, C4<0>, C4<0>;
v0x55d0c5762880_0 .net "a", 0 0, L_0x55d0c5bb2640;  1 drivers
v0x55d0c5767c80_0 .net "b", 0 0, L_0x55d0c5bb2770;  1 drivers
v0x55d0c57660a0_0 .net "ca", 0 0, L_0x55d0c5bb2530;  1 drivers
v0x55d0c5766140_0 .net "cin", 0 0, L_0x55d0c5bb28a0;  1 drivers
v0x55d0c57644c0_0 .net "sum", 0 0, L_0x55d0c5bb21d0;  1 drivers
v0x55d0c5758f40_0 .net "w1", 0 0, L_0x55d0c5bb2160;  1 drivers
v0x55d0c575e340_0 .net "w2", 0 0, L_0x55d0c5bb2240;  1 drivers
v0x55d0c575c760_0 .net "w3", 0 0, L_0x55d0c5bb22b0;  1 drivers
v0x55d0c575ab80_0 .net "w4", 0 0, L_0x55d0c5bb2370;  1 drivers
v0x55d0c57512c0_0 .net "w5", 0 0, L_0x55d0c5bb23e0;  1 drivers
S_0x55d0c50a2af0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50ad530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb2a10 .functor XOR 1, L_0x55d0c5bb2fe0, L_0x55d0c5bb3110, C4<0>, C4<0>;
L_0x55d0c5bb2a80 .functor XOR 1, L_0x55d0c5bb2a10, L_0x55d0c5bb3290, C4<0>, C4<0>;
L_0x55d0c5bb2b40 .functor AND 1, L_0x55d0c5bb2fe0, L_0x55d0c5bb3110, C4<1>, C4<1>;
L_0x55d0c5bb2c50 .functor AND 1, L_0x55d0c5bb2fe0, L_0x55d0c5bb3290, C4<1>, C4<1>;
L_0x55d0c5bb2d10 .functor AND 1, L_0x55d0c5bb3110, L_0x55d0c5bb3290, C4<1>, C4<1>;
L_0x55d0c5bb2d80 .functor OR 1, L_0x55d0c5bb2b40, L_0x55d0c5bb2c50, C4<0>, C4<0>;
L_0x55d0c5bb2ed0 .functor OR 1, L_0x55d0c5bb2d10, L_0x55d0c5bb2d80, C4<0>, C4<0>;
v0x55d0c57566c0_0 .net "a", 0 0, L_0x55d0c5bb2fe0;  1 drivers
v0x55d0c5754ae0_0 .net "b", 0 0, L_0x55d0c5bb3110;  1 drivers
v0x55d0c5752f00_0 .net "ca", 0 0, L_0x55d0c5bb2ed0;  1 drivers
v0x55d0c5752fa0_0 .net "cin", 0 0, L_0x55d0c5bb3290;  1 drivers
v0x55d0c57487e0_0 .net "sum", 0 0, L_0x55d0c5bb2a80;  1 drivers
v0x55d0c574dbe0_0 .net "w1", 0 0, L_0x55d0c5bb2a10;  1 drivers
v0x55d0c574c000_0 .net "w2", 0 0, L_0x55d0c5bb2b40;  1 drivers
v0x55d0c574a420_0 .net "w3", 0 0, L_0x55d0c5bb2c50;  1 drivers
v0x55d0c5740b60_0 .net "w4", 0 0, L_0x55d0c5bb2d10;  1 drivers
v0x55d0c5745f60_0 .net "w5", 0 0, L_0x55d0c5bb2d80;  1 drivers
S_0x55d0c5092c90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50ad530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb33c0 .functor XOR 1, L_0x55d0c5bb3860, L_0x55d0c5bb3a20, C4<0>, C4<0>;
L_0x55d0c5bb3430 .functor XOR 1, L_0x55d0c5bb33c0, L_0x55d0c5bb3be0, C4<0>, C4<0>;
L_0x55d0c5bb34a0 .functor AND 1, L_0x55d0c5bb3860, L_0x55d0c5bb3a20, C4<1>, C4<1>;
L_0x55d0c5bb3510 .functor AND 1, L_0x55d0c5bb3860, L_0x55d0c5bb3be0, C4<1>, C4<1>;
L_0x55d0c5bb35d0 .functor AND 1, L_0x55d0c5bb3a20, L_0x55d0c5bb3be0, C4<1>, C4<1>;
L_0x55d0c5bb3640 .functor OR 1, L_0x55d0c5bb34a0, L_0x55d0c5bb3510, C4<0>, C4<0>;
L_0x55d0c5bb3750 .functor OR 1, L_0x55d0c5bb35d0, L_0x55d0c5bb3640, C4<0>, C4<0>;
v0x55d0c5744380_0 .net "a", 0 0, L_0x55d0c5bb3860;  1 drivers
v0x55d0c57427a0_0 .net "b", 0 0, L_0x55d0c5bb3a20;  1 drivers
v0x55d0c5724d10_0 .net "ca", 0 0, L_0x55d0c5bb3750;  1 drivers
v0x55d0c5724db0_0 .net "cin", 0 0, L_0x55d0c5bb3be0;  1 drivers
v0x55d0c573a120_0 .net "sum", 0 0, L_0x55d0c5bb3430;  1 drivers
v0x55d0c5738540_0 .net "w1", 0 0, L_0x55d0c5bb33c0;  1 drivers
v0x55d0c5736960_0 .net "w2", 0 0, L_0x55d0c5bb34a0;  1 drivers
v0x55d0c571d090_0 .net "w3", 0 0, L_0x55d0c5bb3510;  1 drivers
v0x55d0c5722490_0 .net "w4", 0 0, L_0x55d0c5bb35d0;  1 drivers
v0x55d0c57208b0_0 .net "w5", 0 0, L_0x55d0c5bb3640;  1 drivers
S_0x55d0c5092390 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c512d430;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c557d4a0_0 .net "a", 15 0, L_0x55d0c5bbff70;  1 drivers
v0x55d0c55828a0_0 .net "b", 15 0, L_0x55d0c5bc0060;  1 drivers
v0x55d0c5580cc0_0 .net "ca", 15 0, L_0x55d0c5bbfde0;  1 drivers
v0x55d0c557f0e0_0 .net "cin", 15 0, L_0x55d0c5bc0150;  1 drivers
v0x55d0c55749c0_0 .net "sum", 15 0, L_0x55d0c5bbfca0;  1 drivers
L_0x55d0c5bba310 .part L_0x55d0c5bbff70, 0, 8;
L_0x55d0c5bba3b0 .part L_0x55d0c5bc0060, 0, 8;
L_0x55d0c5bba450 .part L_0x55d0c5bc0150, 0, 8;
L_0x55d0c5bbf9d0 .part L_0x55d0c5bbff70, 8, 8;
L_0x55d0c5bbfac0 .part L_0x55d0c5bc0060, 8, 8;
L_0x55d0c5bbfbb0 .part L_0x55d0c5bc0150, 8, 8;
L_0x55d0c5bbfca0 .concat8 [ 8 8 0 0], L_0x55d0c5bba040, L_0x55d0c5bbf700;
L_0x55d0c5bbfde0 .concat8 [ 8 8 0 0], L_0x55d0c5bba180, L_0x55d0c5bbf840;
S_0x55d0c50798c0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5092390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c56453d0_0 .net "a", 7 0, L_0x55d0c5bba310;  1 drivers
v0x55d0c564a7d0_0 .net "b", 7 0, L_0x55d0c5bba3b0;  1 drivers
v0x55d0c5648bf0_0 .net "ca", 7 0, L_0x55d0c5bba180;  1 drivers
v0x55d0c5647010_0 .net "cin", 7 0, L_0x55d0c5bba450;  1 drivers
v0x55d0c563d750_0 .net "sum", 7 0, L_0x55d0c5bba040;  1 drivers
L_0x55d0c5bb74f0 .part L_0x55d0c5bba310, 0, 4;
L_0x55d0c5bb7590 .part L_0x55d0c5bba3b0, 0, 4;
L_0x55d0c5bb7630 .part L_0x55d0c5bba450, 0, 4;
L_0x55d0c5bb9d70 .part L_0x55d0c5bba310, 4, 4;
L_0x55d0c5bb9e60 .part L_0x55d0c5bba3b0, 4, 4;
L_0x55d0c5bb9f50 .part L_0x55d0c5bba450, 4, 4;
L_0x55d0c5bba040 .concat8 [ 4 4 0 0], L_0x55d0c5bb72e0, L_0x55d0c5bb9b60;
L_0x55d0c5bba180 .concat8 [ 4 4 0 0], L_0x55d0c5bb7380, L_0x55d0c5bb9c00;
S_0x55d0c50816d0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c50798c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c56b1870_0 .net "a", 3 0, L_0x55d0c5bb74f0;  1 drivers
v0x55d0c56afc90_0 .net "b", 3 0, L_0x55d0c5bb7590;  1 drivers
v0x55d0c56a63d0_0 .net "ca", 3 0, L_0x55d0c5bb7380;  1 drivers
v0x55d0c56ab7d0_0 .net "cin", 3 0, L_0x55d0c5bb7630;  1 drivers
v0x55d0c56a9bf0_0 .net "sum", 3 0, L_0x55d0c5bb72e0;  1 drivers
L_0x55d0c5bb52a0 .part L_0x55d0c5bb74f0, 0, 1;
L_0x55d0c5bb53d0 .part L_0x55d0c5bb7590, 0, 1;
L_0x55d0c5bb5500 .part L_0x55d0c5bb7630, 0, 1;
L_0x55d0c5bb5b10 .part L_0x55d0c5bb74f0, 1, 1;
L_0x55d0c5bb5c40 .part L_0x55d0c5bb7590, 1, 1;
L_0x55d0c5bb5d70 .part L_0x55d0c5bb7630, 1, 1;
L_0x55d0c5bb64b0 .part L_0x55d0c5bb74f0, 2, 1;
L_0x55d0c5bb65e0 .part L_0x55d0c5bb7590, 2, 1;
L_0x55d0c5bb6760 .part L_0x55d0c5bb7630, 2, 1;
L_0x55d0c5bb6d30 .part L_0x55d0c5bb74f0, 3, 1;
L_0x55d0c5bb6ef0 .part L_0x55d0c5bb7590, 3, 1;
L_0x55d0c5bb70b0 .part L_0x55d0c5bb7630, 3, 1;
L_0x55d0c5bb72e0 .concat8 [ 1 1 1 1], L_0x55d0c5bb4d80, L_0x55d0c5bb56a0, L_0x55d0c5bb5f50, L_0x55d0c5bb6900;
L_0x55d0c5bb7380 .concat8 [ 1 1 1 1], L_0x55d0c5bb5190, L_0x55d0c5bb5a00, L_0x55d0c5bb63a0, L_0x55d0c5bb6c20;
S_0x55d0c5080dd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50816d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb3da0 .functor XOR 1, L_0x55d0c5bb52a0, L_0x55d0c5bb53d0, C4<0>, C4<0>;
L_0x55d0c5bb4d80 .functor XOR 1, L_0x55d0c5bb3da0, L_0x55d0c5bb5500, C4<0>, C4<0>;
L_0x55d0c5bb4e40 .functor AND 1, L_0x55d0c5bb52a0, L_0x55d0c5bb53d0, C4<1>, C4<1>;
L_0x55d0c5bb4f50 .functor AND 1, L_0x55d0c5bb52a0, L_0x55d0c5bb5500, C4<1>, C4<1>;
L_0x55d0c5bb5010 .functor AND 1, L_0x55d0c5bb53d0, L_0x55d0c5bb5500, C4<1>, C4<1>;
L_0x55d0c5bb5080 .functor OR 1, L_0x55d0c5bb4e40, L_0x55d0c5bb4f50, C4<0>, C4<0>;
L_0x55d0c5bb5190 .functor OR 1, L_0x55d0c5bb5010, L_0x55d0c5bb5080, C4<0>, C4<0>;
v0x55d0c56feb90_0 .net "a", 0 0, L_0x55d0c5bb52a0;  1 drivers
v0x55d0c56fcfb0_0 .net "b", 0 0, L_0x55d0c5bb53d0;  1 drivers
v0x55d0c56f2890_0 .net "ca", 0 0, L_0x55d0c5bb5190;  1 drivers
v0x55d0c56f2930_0 .net "cin", 0 0, L_0x55d0c5bb5500;  1 drivers
v0x55d0c56f7c90_0 .net "sum", 0 0, L_0x55d0c5bb4d80;  1 drivers
v0x55d0c56f60b0_0 .net "w1", 0 0, L_0x55d0c5bb3da0;  1 drivers
v0x55d0c56f44d0_0 .net "w2", 0 0, L_0x55d0c5bb4e40;  1 drivers
v0x55d0c56eac10_0 .net "w3", 0 0, L_0x55d0c5bb4f50;  1 drivers
v0x55d0c56f0010_0 .net "w4", 0 0, L_0x55d0c5bb5010;  1 drivers
v0x55d0c56ee430_0 .net "w5", 0 0, L_0x55d0c5bb5080;  1 drivers
S_0x55d0c5070f70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50816d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb5630 .functor XOR 1, L_0x55d0c5bb5b10, L_0x55d0c5bb5c40, C4<0>, C4<0>;
L_0x55d0c5bb56a0 .functor XOR 1, L_0x55d0c5bb5630, L_0x55d0c5bb5d70, C4<0>, C4<0>;
L_0x55d0c5bb5710 .functor AND 1, L_0x55d0c5bb5b10, L_0x55d0c5bb5c40, C4<1>, C4<1>;
L_0x55d0c5bb5780 .functor AND 1, L_0x55d0c5bb5b10, L_0x55d0c5bb5d70, C4<1>, C4<1>;
L_0x55d0c5bb5840 .functor AND 1, L_0x55d0c5bb5c40, L_0x55d0c5bb5d70, C4<1>, C4<1>;
L_0x55d0c5bb58b0 .functor OR 1, L_0x55d0c5bb5710, L_0x55d0c5bb5780, C4<0>, C4<0>;
L_0x55d0c5bb5a00 .functor OR 1, L_0x55d0c5bb5840, L_0x55d0c5bb58b0, C4<0>, C4<0>;
v0x55d0c56ec850_0 .net "a", 0 0, L_0x55d0c5bb5b10;  1 drivers
v0x55d0c56e04d0_0 .net "b", 0 0, L_0x55d0c5bb5c40;  1 drivers
v0x55d0c56e58d0_0 .net "ca", 0 0, L_0x55d0c5bb5a00;  1 drivers
v0x55d0c56e5970_0 .net "cin", 0 0, L_0x55d0c5bb5d70;  1 drivers
v0x55d0c56e3cf0_0 .net "sum", 0 0, L_0x55d0c5bb56a0;  1 drivers
v0x55d0c56e2110_0 .net "w1", 0 0, L_0x55d0c5bb5630;  1 drivers
v0x55d0c56d8850_0 .net "w2", 0 0, L_0x55d0c5bb5710;  1 drivers
v0x55d0c56ddc50_0 .net "w3", 0 0, L_0x55d0c5bb5780;  1 drivers
v0x55d0c56dc070_0 .net "w4", 0 0, L_0x55d0c5bb5840;  1 drivers
v0x55d0c56da490_0 .net "w5", 0 0, L_0x55d0c5bb58b0;  1 drivers
S_0x55d0c5070670 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50816d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb5ee0 .functor XOR 1, L_0x55d0c5bb64b0, L_0x55d0c5bb65e0, C4<0>, C4<0>;
L_0x55d0c5bb5f50 .functor XOR 1, L_0x55d0c5bb5ee0, L_0x55d0c5bb6760, C4<0>, C4<0>;
L_0x55d0c5bb6010 .functor AND 1, L_0x55d0c5bb64b0, L_0x55d0c5bb65e0, C4<1>, C4<1>;
L_0x55d0c5bb6120 .functor AND 1, L_0x55d0c5bb64b0, L_0x55d0c5bb6760, C4<1>, C4<1>;
L_0x55d0c5bb61e0 .functor AND 1, L_0x55d0c5bb65e0, L_0x55d0c5bb6760, C4<1>, C4<1>;
L_0x55d0c5bb6250 .functor OR 1, L_0x55d0c5bb6010, L_0x55d0c5bb6120, C4<0>, C4<0>;
L_0x55d0c5bb63a0 .functor OR 1, L_0x55d0c5bb61e0, L_0x55d0c5bb6250, C4<0>, C4<0>;
v0x55d0c56cfd70_0 .net "a", 0 0, L_0x55d0c5bb64b0;  1 drivers
v0x55d0c56d5170_0 .net "b", 0 0, L_0x55d0c5bb65e0;  1 drivers
v0x55d0c56d3590_0 .net "ca", 0 0, L_0x55d0c5bb63a0;  1 drivers
v0x55d0c56d3630_0 .net "cin", 0 0, L_0x55d0c5bb6760;  1 drivers
v0x55d0c56d19b0_0 .net "sum", 0 0, L_0x55d0c5bb5f50;  1 drivers
v0x55d0c56c80f0_0 .net "w1", 0 0, L_0x55d0c5bb5ee0;  1 drivers
v0x55d0c56cd4f0_0 .net "w2", 0 0, L_0x55d0c5bb6010;  1 drivers
v0x55d0c56cb910_0 .net "w3", 0 0, L_0x55d0c5bb6120;  1 drivers
v0x55d0c56c9d30_0 .net "w4", 0 0, L_0x55d0c5bb61e0;  1 drivers
v0x55d0c56be7b0_0 .net "w5", 0 0, L_0x55d0c5bb6250;  1 drivers
S_0x55d0c5056da0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50816d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb6890 .functor XOR 1, L_0x55d0c5bb6d30, L_0x55d0c5bb6ef0, C4<0>, C4<0>;
L_0x55d0c5bb6900 .functor XOR 1, L_0x55d0c5bb6890, L_0x55d0c5bb70b0, C4<0>, C4<0>;
L_0x55d0c5bb6970 .functor AND 1, L_0x55d0c5bb6d30, L_0x55d0c5bb6ef0, C4<1>, C4<1>;
L_0x55d0c5bb69e0 .functor AND 1, L_0x55d0c5bb6d30, L_0x55d0c5bb70b0, C4<1>, C4<1>;
L_0x55d0c5bb6aa0 .functor AND 1, L_0x55d0c5bb6ef0, L_0x55d0c5bb70b0, C4<1>, C4<1>;
L_0x55d0c5bb6b10 .functor OR 1, L_0x55d0c5bb6970, L_0x55d0c5bb69e0, C4<0>, C4<0>;
L_0x55d0c5bb6c20 .functor OR 1, L_0x55d0c5bb6aa0, L_0x55d0c5bb6b10, C4<0>, C4<0>;
v0x55d0c56c3bb0_0 .net "a", 0 0, L_0x55d0c5bb6d30;  1 drivers
v0x55d0c56c1fd0_0 .net "b", 0 0, L_0x55d0c5bb6ef0;  1 drivers
v0x55d0c56c03f0_0 .net "ca", 0 0, L_0x55d0c5bb6c20;  1 drivers
v0x55d0c56c0490_0 .net "cin", 0 0, L_0x55d0c5bb70b0;  1 drivers
v0x55d0c56b6b30_0 .net "sum", 0 0, L_0x55d0c5bb6900;  1 drivers
v0x55d0c56bbf30_0 .net "w1", 0 0, L_0x55d0c5bb6890;  1 drivers
v0x55d0c56ba350_0 .net "w2", 0 0, L_0x55d0c5bb6970;  1 drivers
v0x55d0c56b8770_0 .net "w3", 0 0, L_0x55d0c5bb69e0;  1 drivers
v0x55d0c56ae050_0 .net "w4", 0 0, L_0x55d0c5bb6aa0;  1 drivers
v0x55d0c56b3450_0 .net "w5", 0 0, L_0x55d0c5bb6b10;  1 drivers
S_0x55d0c505ebb0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c50798c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5657770_0 .net "a", 3 0, L_0x55d0c5bb9d70;  1 drivers
v0x55d0c564deb0_0 .net "b", 3 0, L_0x55d0c5bb9e60;  1 drivers
v0x55d0c56532b0_0 .net "ca", 3 0, L_0x55d0c5bb9c00;  1 drivers
v0x55d0c56516d0_0 .net "cin", 3 0, L_0x55d0c5bb9f50;  1 drivers
v0x55d0c564faf0_0 .net "sum", 3 0, L_0x55d0c5bb9b60;  1 drivers
L_0x55d0c5bb7c30 .part L_0x55d0c5bb9d70, 0, 1;
L_0x55d0c5bb7d60 .part L_0x55d0c5bb9e60, 0, 1;
L_0x55d0c5bb7e90 .part L_0x55d0c5bb9f50, 0, 1;
L_0x55d0c5bb83c0 .part L_0x55d0c5bb9d70, 1, 1;
L_0x55d0c5bb84f0 .part L_0x55d0c5bb9e60, 1, 1;
L_0x55d0c5bb8620 .part L_0x55d0c5bb9f50, 1, 1;
L_0x55d0c5bb8d30 .part L_0x55d0c5bb9d70, 2, 1;
L_0x55d0c5bb8e60 .part L_0x55d0c5bb9e60, 2, 1;
L_0x55d0c5bb8fe0 .part L_0x55d0c5bb9f50, 2, 1;
L_0x55d0c5bb95b0 .part L_0x55d0c5bb9d70, 3, 1;
L_0x55d0c5bb9770 .part L_0x55d0c5bb9e60, 3, 1;
L_0x55d0c5bb9930 .part L_0x55d0c5bb9f50, 3, 1;
L_0x55d0c5bb9b60 .concat8 [ 1 1 1 1], L_0x55d0c5bb76d0, L_0x55d0c5bb8030, L_0x55d0c5bb8810, L_0x55d0c5bb9180;
L_0x55d0c5bb9c00 .concat8 [ 1 1 1 1], L_0x55d0c5bb7b20, L_0x55d0c5bb82b0, L_0x55d0c5bb8c20, L_0x55d0c5bb94a0;
S_0x55d0c505e2b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c505ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb7270 .functor XOR 1, L_0x55d0c5bb7c30, L_0x55d0c5bb7d60, C4<0>, C4<0>;
L_0x55d0c5bb76d0 .functor XOR 1, L_0x55d0c5bb7270, L_0x55d0c5bb7e90, C4<0>, C4<0>;
L_0x55d0c5bb7790 .functor AND 1, L_0x55d0c5bb7c30, L_0x55d0c5bb7d60, C4<1>, C4<1>;
L_0x55d0c5bb78a0 .functor AND 1, L_0x55d0c5bb7c30, L_0x55d0c5bb7e90, C4<1>, C4<1>;
L_0x55d0c5bb7960 .functor AND 1, L_0x55d0c5bb7d60, L_0x55d0c5bb7e90, C4<1>, C4<1>;
L_0x55d0c5bb79d0 .functor OR 1, L_0x55d0c5bb7790, L_0x55d0c5bb78a0, C4<0>, C4<0>;
L_0x55d0c5bb7b20 .functor OR 1, L_0x55d0c5bb7960, L_0x55d0c5bb79d0, C4<0>, C4<0>;
v0x55d0c56a8010_0 .net "a", 0 0, L_0x55d0c5bb7c30;  1 drivers
v0x55d0c569a370_0 .net "b", 0 0, L_0x55d0c5bb7d60;  1 drivers
v0x55d0c569f770_0 .net "ca", 0 0, L_0x55d0c5bb7b20;  1 drivers
v0x55d0c569f810_0 .net "cin", 0 0, L_0x55d0c5bb7e90;  1 drivers
v0x55d0c569db90_0 .net "sum", 0 0, L_0x55d0c5bb76d0;  1 drivers
v0x55d0c569bfb0_0 .net "w1", 0 0, L_0x55d0c5bb7270;  1 drivers
v0x55d0c56926f0_0 .net "w2", 0 0, L_0x55d0c5bb7790;  1 drivers
v0x55d0c5697af0_0 .net "w3", 0 0, L_0x55d0c5bb78a0;  1 drivers
v0x55d0c5695f10_0 .net "w4", 0 0, L_0x55d0c5bb7960;  1 drivers
v0x55d0c5694330_0 .net "w5", 0 0, L_0x55d0c5bb79d0;  1 drivers
S_0x55d0c504e450 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c505ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb7fc0 .functor XOR 1, L_0x55d0c5bb83c0, L_0x55d0c5bb84f0, C4<0>, C4<0>;
L_0x55d0c5bb8030 .functor XOR 1, L_0x55d0c5bb7fc0, L_0x55d0c5bb8620, C4<0>, C4<0>;
L_0x55d0c5bb80a0 .functor AND 1, L_0x55d0c5bb83c0, L_0x55d0c5bb84f0, C4<1>, C4<1>;
L_0x55d0c5bb8110 .functor AND 1, L_0x55d0c5bb83c0, L_0x55d0c5bb8620, C4<1>, C4<1>;
L_0x55d0c5bb8180 .functor AND 1, L_0x55d0c5bb84f0, L_0x55d0c5bb8620, C4<1>, C4<1>;
L_0x55d0c5bb81f0 .functor OR 1, L_0x55d0c5bb80a0, L_0x55d0c5bb8110, C4<0>, C4<0>;
L_0x55d0c5bb82b0 .functor OR 1, L_0x55d0c5bb8180, L_0x55d0c5bb81f0, C4<0>, C4<0>;
v0x55d0c5689c10_0 .net "a", 0 0, L_0x55d0c5bb83c0;  1 drivers
v0x55d0c568f010_0 .net "b", 0 0, L_0x55d0c5bb84f0;  1 drivers
v0x55d0c568d430_0 .net "ca", 0 0, L_0x55d0c5bb82b0;  1 drivers
v0x55d0c568d4d0_0 .net "cin", 0 0, L_0x55d0c5bb8620;  1 drivers
v0x55d0c568b850_0 .net "sum", 0 0, L_0x55d0c5bb8030;  1 drivers
v0x55d0c5681f90_0 .net "w1", 0 0, L_0x55d0c5bb7fc0;  1 drivers
v0x55d0c5687390_0 .net "w2", 0 0, L_0x55d0c5bb80a0;  1 drivers
v0x55d0c56857b0_0 .net "w3", 0 0, L_0x55d0c5bb8110;  1 drivers
v0x55d0c5683bd0_0 .net "w4", 0 0, L_0x55d0c5bb8180;  1 drivers
v0x55d0c5678650_0 .net "w5", 0 0, L_0x55d0c5bb81f0;  1 drivers
S_0x55d0c504db50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c505ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb87a0 .functor XOR 1, L_0x55d0c5bb8d30, L_0x55d0c5bb8e60, C4<0>, C4<0>;
L_0x55d0c5bb8810 .functor XOR 1, L_0x55d0c5bb87a0, L_0x55d0c5bb8fe0, C4<0>, C4<0>;
L_0x55d0c5bb88d0 .functor AND 1, L_0x55d0c5bb8d30, L_0x55d0c5bb8e60, C4<1>, C4<1>;
L_0x55d0c5bb89e0 .functor AND 1, L_0x55d0c5bb8d30, L_0x55d0c5bb8fe0, C4<1>, C4<1>;
L_0x55d0c5bb8aa0 .functor AND 1, L_0x55d0c5bb8e60, L_0x55d0c5bb8fe0, C4<1>, C4<1>;
L_0x55d0c5bb8b10 .functor OR 1, L_0x55d0c5bb88d0, L_0x55d0c5bb89e0, C4<0>, C4<0>;
L_0x55d0c5bb8c20 .functor OR 1, L_0x55d0c5bb8aa0, L_0x55d0c5bb8b10, C4<0>, C4<0>;
v0x55d0c567da50_0 .net "a", 0 0, L_0x55d0c5bb8d30;  1 drivers
v0x55d0c567be70_0 .net "b", 0 0, L_0x55d0c5bb8e60;  1 drivers
v0x55d0c567a290_0 .net "ca", 0 0, L_0x55d0c5bb8c20;  1 drivers
v0x55d0c567a330_0 .net "cin", 0 0, L_0x55d0c5bb8fe0;  1 drivers
v0x55d0c56709d0_0 .net "sum", 0 0, L_0x55d0c5bb8810;  1 drivers
v0x55d0c5675dd0_0 .net "w1", 0 0, L_0x55d0c5bb87a0;  1 drivers
v0x55d0c56741f0_0 .net "w2", 0 0, L_0x55d0c5bb88d0;  1 drivers
v0x55d0c5672610_0 .net "w3", 0 0, L_0x55d0c5bb89e0;  1 drivers
v0x55d0c5667ef0_0 .net "w4", 0 0, L_0x55d0c5bb8aa0;  1 drivers
v0x55d0c566d2f0_0 .net "w5", 0 0, L_0x55d0c5bb8b10;  1 drivers
S_0x55d0c5035080 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c505ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb9110 .functor XOR 1, L_0x55d0c5bb95b0, L_0x55d0c5bb9770, C4<0>, C4<0>;
L_0x55d0c5bb9180 .functor XOR 1, L_0x55d0c5bb9110, L_0x55d0c5bb9930, C4<0>, C4<0>;
L_0x55d0c5bb91f0 .functor AND 1, L_0x55d0c5bb95b0, L_0x55d0c5bb9770, C4<1>, C4<1>;
L_0x55d0c5bb9260 .functor AND 1, L_0x55d0c5bb95b0, L_0x55d0c5bb9930, C4<1>, C4<1>;
L_0x55d0c5bb9320 .functor AND 1, L_0x55d0c5bb9770, L_0x55d0c5bb9930, C4<1>, C4<1>;
L_0x55d0c5bb9390 .functor OR 1, L_0x55d0c5bb91f0, L_0x55d0c5bb9260, C4<0>, C4<0>;
L_0x55d0c5bb94a0 .functor OR 1, L_0x55d0c5bb9320, L_0x55d0c5bb9390, C4<0>, C4<0>;
v0x55d0c566b710_0 .net "a", 0 0, L_0x55d0c5bb95b0;  1 drivers
v0x55d0c5669b30_0 .net "b", 0 0, L_0x55d0c5bb9770;  1 drivers
v0x55d0c5660270_0 .net "ca", 0 0, L_0x55d0c5bb94a0;  1 drivers
v0x55d0c5660310_0 .net "cin", 0 0, L_0x55d0c5bb9930;  1 drivers
v0x55d0c5665670_0 .net "sum", 0 0, L_0x55d0c5bb9180;  1 drivers
v0x55d0c5663a90_0 .net "w1", 0 0, L_0x55d0c5bb9110;  1 drivers
v0x55d0c5661eb0_0 .net "w2", 0 0, L_0x55d0c5bb91f0;  1 drivers
v0x55d0c5655b30_0 .net "w3", 0 0, L_0x55d0c5bb9260;  1 drivers
v0x55d0c565af30_0 .net "w4", 0 0, L_0x55d0c5bb9320;  1 drivers
v0x55d0c5659350_0 .net "w5", 0 0, L_0x55d0c5bb9390;  1 drivers
S_0x55d0c503ce90 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5092390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5592d60_0 .net "a", 7 0, L_0x55d0c5bbf9d0;  1 drivers
v0x55d0c5585120_0 .net "b", 7 0, L_0x55d0c5bbfac0;  1 drivers
v0x55d0c558a520_0 .net "ca", 7 0, L_0x55d0c5bbf840;  1 drivers
v0x55d0c5588940_0 .net "cin", 7 0, L_0x55d0c5bbfbb0;  1 drivers
v0x55d0c5586d60_0 .net "sum", 7 0, L_0x55d0c5bbf700;  1 drivers
L_0x55d0c5bbcba0 .part L_0x55d0c5bbf9d0, 0, 4;
L_0x55d0c5bbcc40 .part L_0x55d0c5bbfac0, 0, 4;
L_0x55d0c5bbcce0 .part L_0x55d0c5bbfbb0, 0, 4;
L_0x55d0c5bbf430 .part L_0x55d0c5bbf9d0, 4, 4;
L_0x55d0c5bbf520 .part L_0x55d0c5bbfac0, 4, 4;
L_0x55d0c5bbf610 .part L_0x55d0c5bbfbb0, 4, 4;
L_0x55d0c5bbf700 .concat8 [ 4 4 0 0], L_0x55d0c5bbc990, L_0x55d0c5bbf220;
L_0x55d0c5bbf840 .concat8 [ 4 4 0 0], L_0x55d0c5bbca30, L_0x55d0c5bbf2c0;
S_0x55d0c503c590 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c503ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55f3140_0 .net "a", 3 0, L_0x55d0c5bbcba0;  1 drivers
v0x55d0c55f1560_0 .net "b", 3 0, L_0x55d0c5bbcc40;  1 drivers
v0x55d0c55ef980_0 .net "ca", 3 0, L_0x55d0c5bbca30;  1 drivers
v0x55d0c55e60c0_0 .net "cin", 3 0, L_0x55d0c5bbcce0;  1 drivers
v0x55d0c55eb4c0_0 .net "sum", 3 0, L_0x55d0c5bbc990;  1 drivers
L_0x55d0c5bbaa10 .part L_0x55d0c5bbcba0, 0, 1;
L_0x55d0c5bbab40 .part L_0x55d0c5bbcc40, 0, 1;
L_0x55d0c5bbac70 .part L_0x55d0c5bbcce0, 0, 1;
L_0x55d0c5bbb240 .part L_0x55d0c5bbcba0, 1, 1;
L_0x55d0c5bbb370 .part L_0x55d0c5bbcc40, 1, 1;
L_0x55d0c5bbb4a0 .part L_0x55d0c5bbcce0, 1, 1;
L_0x55d0c5bbbb60 .part L_0x55d0c5bbcba0, 2, 1;
L_0x55d0c5bbbc90 .part L_0x55d0c5bbcc40, 2, 1;
L_0x55d0c5bbbe10 .part L_0x55d0c5bbcce0, 2, 1;
L_0x55d0c5bbc3e0 .part L_0x55d0c5bbcba0, 3, 1;
L_0x55d0c5bbc5a0 .part L_0x55d0c5bbcc40, 3, 1;
L_0x55d0c5bbc760 .part L_0x55d0c5bbcce0, 3, 1;
L_0x55d0c5bbc990 .concat8 [ 1 1 1 1], L_0x55d0c5bba4f0, L_0x55d0c5bbae10, L_0x55d0c5bbb640, L_0x55d0c5bbbfb0;
L_0x55d0c5bbca30 .concat8 [ 1 1 1 1], L_0x55d0c5bba900, L_0x55d0c5bbb130, L_0x55d0c5bbba50, L_0x55d0c5bbc2d0;
S_0x55d0c502c730 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c503c590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bb9af0 .functor XOR 1, L_0x55d0c5bbaa10, L_0x55d0c5bbab40, C4<0>, C4<0>;
L_0x55d0c5bba4f0 .functor XOR 1, L_0x55d0c5bb9af0, L_0x55d0c5bbac70, C4<0>, C4<0>;
L_0x55d0c5bba5b0 .functor AND 1, L_0x55d0c5bbaa10, L_0x55d0c5bbab40, C4<1>, C4<1>;
L_0x55d0c5bba6c0 .functor AND 1, L_0x55d0c5bbaa10, L_0x55d0c5bbac70, C4<1>, C4<1>;
L_0x55d0c5bba780 .functor AND 1, L_0x55d0c5bbab40, L_0x55d0c5bbac70, C4<1>, C4<1>;
L_0x55d0c5bba7f0 .functor OR 1, L_0x55d0c5bba5b0, L_0x55d0c5bba6c0, C4<0>, C4<0>;
L_0x55d0c5bba900 .functor OR 1, L_0x55d0c5bba780, L_0x55d0c5bba7f0, C4<0>, C4<0>;
v0x55d0c5642b50_0 .net "a", 0 0, L_0x55d0c5bbaa10;  1 drivers
v0x55d0c5640f70_0 .net "b", 0 0, L_0x55d0c5bbab40;  1 drivers
v0x55d0c563f390_0 .net "ca", 0 0, L_0x55d0c5bba900;  1 drivers
v0x55d0c563f430_0 .net "cin", 0 0, L_0x55d0c5bbac70;  1 drivers
v0x55d0c5633e10_0 .net "sum", 0 0, L_0x55d0c5bba4f0;  1 drivers
v0x55d0c5639210_0 .net "w1", 0 0, L_0x55d0c5bb9af0;  1 drivers
v0x55d0c5637630_0 .net "w2", 0 0, L_0x55d0c5bba5b0;  1 drivers
v0x55d0c5635a50_0 .net "w3", 0 0, L_0x55d0c5bba6c0;  1 drivers
v0x55d0c562c190_0 .net "w4", 0 0, L_0x55d0c5bba780;  1 drivers
v0x55d0c5631590_0 .net "w5", 0 0, L_0x55d0c5bba7f0;  1 drivers
S_0x55d0c502be30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c503c590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bbada0 .functor XOR 1, L_0x55d0c5bbb240, L_0x55d0c5bbb370, C4<0>, C4<0>;
L_0x55d0c5bbae10 .functor XOR 1, L_0x55d0c5bbada0, L_0x55d0c5bbb4a0, C4<0>, C4<0>;
L_0x55d0c5bbae80 .functor AND 1, L_0x55d0c5bbb240, L_0x55d0c5bbb370, C4<1>, C4<1>;
L_0x55d0c5bbaef0 .functor AND 1, L_0x55d0c5bbb240, L_0x55d0c5bbb4a0, C4<1>, C4<1>;
L_0x55d0c5bbafb0 .functor AND 1, L_0x55d0c5bbb370, L_0x55d0c5bbb4a0, C4<1>, C4<1>;
L_0x55d0c5bbb020 .functor OR 1, L_0x55d0c5bbae80, L_0x55d0c5bbaef0, C4<0>, C4<0>;
L_0x55d0c5bbb130 .functor OR 1, L_0x55d0c5bbafb0, L_0x55d0c5bbb020, C4<0>, C4<0>;
v0x55d0c562f9b0_0 .net "a", 0 0, L_0x55d0c5bbb240;  1 drivers
v0x55d0c562ddd0_0 .net "b", 0 0, L_0x55d0c5bbb370;  1 drivers
v0x55d0c56236b0_0 .net "ca", 0 0, L_0x55d0c5bbb130;  1 drivers
v0x55d0c5623750_0 .net "cin", 0 0, L_0x55d0c5bbb4a0;  1 drivers
v0x55d0c5628ab0_0 .net "sum", 0 0, L_0x55d0c5bbae10;  1 drivers
v0x55d0c5626ed0_0 .net "w1", 0 0, L_0x55d0c5bbada0;  1 drivers
v0x55d0c56252f0_0 .net "w2", 0 0, L_0x55d0c5bbae80;  1 drivers
v0x55d0c561ba30_0 .net "w3", 0 0, L_0x55d0c5bbaef0;  1 drivers
v0x55d0c5620e30_0 .net "w4", 0 0, L_0x55d0c5bbafb0;  1 drivers
v0x55d0c561f250_0 .net "w5", 0 0, L_0x55d0c5bbb020;  1 drivers
S_0x55d0c5022db0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c503c590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bbb5d0 .functor XOR 1, L_0x55d0c5bbbb60, L_0x55d0c5bbbc90, C4<0>, C4<0>;
L_0x55d0c5bbb640 .functor XOR 1, L_0x55d0c5bbb5d0, L_0x55d0c5bbbe10, C4<0>, C4<0>;
L_0x55d0c5bbb700 .functor AND 1, L_0x55d0c5bbbb60, L_0x55d0c5bbbc90, C4<1>, C4<1>;
L_0x55d0c5bbb810 .functor AND 1, L_0x55d0c5bbbb60, L_0x55d0c5bbbe10, C4<1>, C4<1>;
L_0x55d0c5bbb8d0 .functor AND 1, L_0x55d0c5bbbc90, L_0x55d0c5bbbe10, C4<1>, C4<1>;
L_0x55d0c5bbb940 .functor OR 1, L_0x55d0c5bbb700, L_0x55d0c5bbb810, C4<0>, C4<0>;
L_0x55d0c5bbba50 .functor OR 1, L_0x55d0c5bbb8d0, L_0x55d0c5bbb940, C4<0>, C4<0>;
v0x55d0c561d670_0 .net "a", 0 0, L_0x55d0c5bbbb60;  1 drivers
v0x55d0c560fa60_0 .net "b", 0 0, L_0x55d0c5bbbc90;  1 drivers
v0x55d0c5614e60_0 .net "ca", 0 0, L_0x55d0c5bbba50;  1 drivers
v0x55d0c5614f00_0 .net "cin", 0 0, L_0x55d0c5bbbe10;  1 drivers
v0x55d0c5613280_0 .net "sum", 0 0, L_0x55d0c5bbb640;  1 drivers
v0x55d0c56116a0_0 .net "w1", 0 0, L_0x55d0c5bbb5d0;  1 drivers
v0x55d0c5607de0_0 .net "w2", 0 0, L_0x55d0c5bbb700;  1 drivers
v0x55d0c560d1e0_0 .net "w3", 0 0, L_0x55d0c5bbb810;  1 drivers
v0x55d0c560b600_0 .net "w4", 0 0, L_0x55d0c5bbb8d0;  1 drivers
v0x55d0c5609a20_0 .net "w5", 0 0, L_0x55d0c5bbb940;  1 drivers
S_0x55d0c5022b30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c503c590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bbbf40 .functor XOR 1, L_0x55d0c5bbc3e0, L_0x55d0c5bbc5a0, C4<0>, C4<0>;
L_0x55d0c5bbbfb0 .functor XOR 1, L_0x55d0c5bbbf40, L_0x55d0c5bbc760, C4<0>, C4<0>;
L_0x55d0c5bbc020 .functor AND 1, L_0x55d0c5bbc3e0, L_0x55d0c5bbc5a0, C4<1>, C4<1>;
L_0x55d0c5bbc090 .functor AND 1, L_0x55d0c5bbc3e0, L_0x55d0c5bbc760, C4<1>, C4<1>;
L_0x55d0c5bbc150 .functor AND 1, L_0x55d0c5bbc5a0, L_0x55d0c5bbc760, C4<1>, C4<1>;
L_0x55d0c5bbc1c0 .functor OR 1, L_0x55d0c5bbc020, L_0x55d0c5bbc090, C4<0>, C4<0>;
L_0x55d0c5bbc2d0 .functor OR 1, L_0x55d0c5bbc150, L_0x55d0c5bbc1c0, C4<0>, C4<0>;
v0x55d0c55ff300_0 .net "a", 0 0, L_0x55d0c5bbc3e0;  1 drivers
v0x55d0c5604700_0 .net "b", 0 0, L_0x55d0c5bbc5a0;  1 drivers
v0x55d0c5602b20_0 .net "ca", 0 0, L_0x55d0c5bbc2d0;  1 drivers
v0x55d0c5602bc0_0 .net "cin", 0 0, L_0x55d0c5bbc760;  1 drivers
v0x55d0c5600f40_0 .net "sum", 0 0, L_0x55d0c5bbbfb0;  1 drivers
v0x55d0c55f7680_0 .net "w1", 0 0, L_0x55d0c5bbbf40;  1 drivers
v0x55d0c55fca80_0 .net "w2", 0 0, L_0x55d0c5bbc020;  1 drivers
v0x55d0c55faea0_0 .net "w3", 0 0, L_0x55d0c5bbc090;  1 drivers
v0x55d0c55f92c0_0 .net "w4", 0 0, L_0x55d0c5bbc150;  1 drivers
v0x55d0c55edd40_0 .net "w5", 0 0, L_0x55d0c5bbc1c0;  1 drivers
S_0x55d0c50228c0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c503ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c559c5c0_0 .net "a", 3 0, L_0x55d0c5bbf430;  1 drivers
v0x55d0c559a9e0_0 .net "b", 3 0, L_0x55d0c5bbf520;  1 drivers
v0x55d0c5591120_0 .net "ca", 3 0, L_0x55d0c5bbf2c0;  1 drivers
v0x55d0c5596520_0 .net "cin", 3 0, L_0x55d0c5bbf610;  1 drivers
v0x55d0c5594940_0 .net "sum", 3 0, L_0x55d0c5bbf220;  1 drivers
L_0x55d0c5bbd2a0 .part L_0x55d0c5bbf430, 0, 1;
L_0x55d0c5bbd3d0 .part L_0x55d0c5bbf520, 0, 1;
L_0x55d0c5bbd500 .part L_0x55d0c5bbf610, 0, 1;
L_0x55d0c5bbdad0 .part L_0x55d0c5bbf430, 1, 1;
L_0x55d0c5bbdc00 .part L_0x55d0c5bbf520, 1, 1;
L_0x55d0c5bbdd30 .part L_0x55d0c5bbf610, 1, 1;
L_0x55d0c5bbe3f0 .part L_0x55d0c5bbf430, 2, 1;
L_0x55d0c5bbe520 .part L_0x55d0c5bbf520, 2, 1;
L_0x55d0c5bbe6a0 .part L_0x55d0c5bbf610, 2, 1;
L_0x55d0c5bbec70 .part L_0x55d0c5bbf430, 3, 1;
L_0x55d0c5bbee30 .part L_0x55d0c5bbf520, 3, 1;
L_0x55d0c5bbeff0 .part L_0x55d0c5bbf610, 3, 1;
L_0x55d0c5bbf220 .concat8 [ 1 1 1 1], L_0x55d0c5bbcd80, L_0x55d0c5bbd6a0, L_0x55d0c5bbded0, L_0x55d0c5bbe840;
L_0x55d0c5bbf2c0 .concat8 [ 1 1 1 1], L_0x55d0c5bbd190, L_0x55d0c5bbd9c0, L_0x55d0c5bbe2e0, L_0x55d0c5bbeb60;
S_0x55d0c5010be0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50228c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bbc920 .functor XOR 1, L_0x55d0c5bbd2a0, L_0x55d0c5bbd3d0, C4<0>, C4<0>;
L_0x55d0c5bbcd80 .functor XOR 1, L_0x55d0c5bbc920, L_0x55d0c5bbd500, C4<0>, C4<0>;
L_0x55d0c5bbce40 .functor AND 1, L_0x55d0c5bbd2a0, L_0x55d0c5bbd3d0, C4<1>, C4<1>;
L_0x55d0c5bbcf50 .functor AND 1, L_0x55d0c5bbd2a0, L_0x55d0c5bbd500, C4<1>, C4<1>;
L_0x55d0c5bbd010 .functor AND 1, L_0x55d0c5bbd3d0, L_0x55d0c5bbd500, C4<1>, C4<1>;
L_0x55d0c5bbd080 .functor OR 1, L_0x55d0c5bbce40, L_0x55d0c5bbcf50, C4<0>, C4<0>;
L_0x55d0c5bbd190 .functor OR 1, L_0x55d0c5bbd010, L_0x55d0c5bbd080, C4<0>, C4<0>;
v0x55d0c55e98e0_0 .net "a", 0 0, L_0x55d0c5bbd2a0;  1 drivers
v0x55d0c55e7d00_0 .net "b", 0 0, L_0x55d0c5bbd3d0;  1 drivers
v0x55d0c55dd5e0_0 .net "ca", 0 0, L_0x55d0c5bbd190;  1 drivers
v0x55d0c55dd680_0 .net "cin", 0 0, L_0x55d0c5bbd500;  1 drivers
v0x55d0c55e29e0_0 .net "sum", 0 0, L_0x55d0c5bbcd80;  1 drivers
v0x55d0c55e0e00_0 .net "w1", 0 0, L_0x55d0c5bbc920;  1 drivers
v0x55d0c55df220_0 .net "w2", 0 0, L_0x55d0c5bbce40;  1 drivers
v0x55d0c55d5960_0 .net "w3", 0 0, L_0x55d0c5bbcf50;  1 drivers
v0x55d0c55dad60_0 .net "w4", 0 0, L_0x55d0c5bbd010;  1 drivers
v0x55d0c55d9180_0 .net "w5", 0 0, L_0x55d0c5bbd080;  1 drivers
S_0x55d0c50189f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50228c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bbd630 .functor XOR 1, L_0x55d0c5bbdad0, L_0x55d0c5bbdc00, C4<0>, C4<0>;
L_0x55d0c5bbd6a0 .functor XOR 1, L_0x55d0c5bbd630, L_0x55d0c5bbdd30, C4<0>, C4<0>;
L_0x55d0c5bbd710 .functor AND 1, L_0x55d0c5bbdad0, L_0x55d0c5bbdc00, C4<1>, C4<1>;
L_0x55d0c5bbd780 .functor AND 1, L_0x55d0c5bbdad0, L_0x55d0c5bbdd30, C4<1>, C4<1>;
L_0x55d0c5bbd840 .functor AND 1, L_0x55d0c5bbdc00, L_0x55d0c5bbdd30, C4<1>, C4<1>;
L_0x55d0c5bbd8b0 .functor OR 1, L_0x55d0c5bbd710, L_0x55d0c5bbd780, C4<0>, C4<0>;
L_0x55d0c5bbd9c0 .functor OR 1, L_0x55d0c5bbd840, L_0x55d0c5bbd8b0, C4<0>, C4<0>;
v0x55d0c55d75a0_0 .net "a", 0 0, L_0x55d0c5bbdad0;  1 drivers
v0x55d0c55cb220_0 .net "b", 0 0, L_0x55d0c5bbdc00;  1 drivers
v0x55d0c55d0620_0 .net "ca", 0 0, L_0x55d0c5bbd9c0;  1 drivers
v0x55d0c55d06c0_0 .net "cin", 0 0, L_0x55d0c5bbdd30;  1 drivers
v0x55d0c55cea40_0 .net "sum", 0 0, L_0x55d0c5bbd6a0;  1 drivers
v0x55d0c55cce60_0 .net "w1", 0 0, L_0x55d0c5bbd630;  1 drivers
v0x55d0c55c35a0_0 .net "w2", 0 0, L_0x55d0c5bbd710;  1 drivers
v0x55d0c55c89a0_0 .net "w3", 0 0, L_0x55d0c5bbd780;  1 drivers
v0x55d0c55c6dc0_0 .net "w4", 0 0, L_0x55d0c5bbd840;  1 drivers
v0x55d0c55c51e0_0 .net "w5", 0 0, L_0x55d0c5bbd8b0;  1 drivers
S_0x55d0c50180f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50228c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bbde60 .functor XOR 1, L_0x55d0c5bbe3f0, L_0x55d0c5bbe520, C4<0>, C4<0>;
L_0x55d0c5bbded0 .functor XOR 1, L_0x55d0c5bbde60, L_0x55d0c5bbe6a0, C4<0>, C4<0>;
L_0x55d0c5bbdf90 .functor AND 1, L_0x55d0c5bbe3f0, L_0x55d0c5bbe520, C4<1>, C4<1>;
L_0x55d0c5bbe0a0 .functor AND 1, L_0x55d0c5bbe3f0, L_0x55d0c5bbe6a0, C4<1>, C4<1>;
L_0x55d0c5bbe160 .functor AND 1, L_0x55d0c5bbe520, L_0x55d0c5bbe6a0, C4<1>, C4<1>;
L_0x55d0c5bbe1d0 .functor OR 1, L_0x55d0c5bbdf90, L_0x55d0c5bbe0a0, C4<0>, C4<0>;
L_0x55d0c5bbe2e0 .functor OR 1, L_0x55d0c5bbe160, L_0x55d0c5bbe1d0, C4<0>, C4<0>;
v0x55d0c55baac0_0 .net "a", 0 0, L_0x55d0c5bbe3f0;  1 drivers
v0x55d0c55bfec0_0 .net "b", 0 0, L_0x55d0c5bbe520;  1 drivers
v0x55d0c55be2e0_0 .net "ca", 0 0, L_0x55d0c5bbe2e0;  1 drivers
v0x55d0c55be380_0 .net "cin", 0 0, L_0x55d0c5bbe6a0;  1 drivers
v0x55d0c55bc700_0 .net "sum", 0 0, L_0x55d0c5bbded0;  1 drivers
v0x55d0c55b2e40_0 .net "w1", 0 0, L_0x55d0c5bbde60;  1 drivers
v0x55d0c55b8240_0 .net "w2", 0 0, L_0x55d0c5bbdf90;  1 drivers
v0x55d0c55b6660_0 .net "w3", 0 0, L_0x55d0c5bbe0a0;  1 drivers
v0x55d0c55b4a80_0 .net "w4", 0 0, L_0x55d0c5bbe160;  1 drivers
v0x55d0c55a9500_0 .net "w5", 0 0, L_0x55d0c5bbe1d0;  1 drivers
S_0x55d0c5008290 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50228c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bbe7d0 .functor XOR 1, L_0x55d0c5bbec70, L_0x55d0c5bbee30, C4<0>, C4<0>;
L_0x55d0c5bbe840 .functor XOR 1, L_0x55d0c5bbe7d0, L_0x55d0c5bbeff0, C4<0>, C4<0>;
L_0x55d0c5bbe8b0 .functor AND 1, L_0x55d0c5bbec70, L_0x55d0c5bbee30, C4<1>, C4<1>;
L_0x55d0c5bbe920 .functor AND 1, L_0x55d0c5bbec70, L_0x55d0c5bbeff0, C4<1>, C4<1>;
L_0x55d0c5bbe9e0 .functor AND 1, L_0x55d0c5bbee30, L_0x55d0c5bbeff0, C4<1>, C4<1>;
L_0x55d0c5bbea50 .functor OR 1, L_0x55d0c5bbe8b0, L_0x55d0c5bbe920, C4<0>, C4<0>;
L_0x55d0c5bbeb60 .functor OR 1, L_0x55d0c5bbe9e0, L_0x55d0c5bbea50, C4<0>, C4<0>;
v0x55d0c55ae900_0 .net "a", 0 0, L_0x55d0c5bbec70;  1 drivers
v0x55d0c55acd20_0 .net "b", 0 0, L_0x55d0c5bbee30;  1 drivers
v0x55d0c55ab140_0 .net "ca", 0 0, L_0x55d0c5bbeb60;  1 drivers
v0x55d0c55ab1e0_0 .net "cin", 0 0, L_0x55d0c5bbeff0;  1 drivers
v0x55d0c55a1880_0 .net "sum", 0 0, L_0x55d0c5bbe840;  1 drivers
v0x55d0c55a6c80_0 .net "w1", 0 0, L_0x55d0c5bbe7d0;  1 drivers
v0x55d0c55a50a0_0 .net "w2", 0 0, L_0x55d0c5bbe8b0;  1 drivers
v0x55d0c55a34c0_0 .net "w3", 0 0, L_0x55d0c5bbe920;  1 drivers
v0x55d0c5598da0_0 .net "w4", 0 0, L_0x55d0c5bbe9e0;  1 drivers
v0x55d0c559e1a0_0 .net "w5", 0 0, L_0x55d0c5bbea50;  1 drivers
S_0x55d0c5007990 .scope module, "a_2" "SixtyfourBA" 4 10, 5 3 0, S_0x55d0c5139fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c53ecff0_0 .net/2u *"_s2", 0 0, L_0x7f868395b180;  1 drivers
L_0x7f868395b1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c53cb060_0 .net/2u *"_s6", 0 0, L_0x7f868395b1c8;  1 drivers
v0x55d0c53dc230_0 .net "a", 64 0, L_0x55d0c5beecd0;  1 drivers
v0x55d0c53dc2f0_0 .net "b", 64 0, L_0x55d0c5beed70;  1 drivers
v0x55d0c53dbba0_0 .net "ca", 64 0, L_0x55d0c5beeaf0;  1 drivers
v0x55d0c53ec9d0_0 .net "cin", 64 0, L_0x55d0c5beef70;  1 drivers
v0x55d0c53ec2d0_0 .net "sum", 64 0, L_0x55d0c5bee960;  1 drivers
L_0x55d0c5bd7a30 .part L_0x55d0c5beecd0, 0, 32;
L_0x55d0c5bd7ad0 .part L_0x55d0c5beed70, 0, 32;
L_0x55d0c5bd7b70 .part L_0x55d0c5beef70, 0, 32;
L_0x55d0c5bee690 .part L_0x55d0c5beecd0, 32, 32;
L_0x55d0c5bee780 .part L_0x55d0c5beed70, 32, 32;
L_0x55d0c5bee870 .part L_0x55d0c5beef70, 32, 32;
L_0x55d0c5bee960 .concat8 [ 32 32 1 0], L_0x55d0c5bd7760, L_0x55d0c5bee3c0, L_0x7f868395b1c8;
L_0x55d0c5beeaf0 .concat8 [ 1 32 32 0], L_0x7f868395b180, L_0x55d0c5bd78a0, L_0x55d0c5bee500;
S_0x55d0c4feeec0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c5007990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c499f550_0 .net "a", 31 0, L_0x55d0c5bd7a30;  1 drivers
v0x55d0c4995c90_0 .net "b", 31 0, L_0x55d0c5bd7ad0;  1 drivers
v0x55d0c499b090_0 .net "ca", 31 0, L_0x55d0c5bd78a0;  1 drivers
v0x55d0c49994b0_0 .net "cin", 31 0, L_0x55d0c5bd7b70;  1 drivers
v0x55d0c49978d0_0 .net "sum", 31 0, L_0x55d0c5bd7760;  1 drivers
L_0x55d0c5bcbeb0 .part L_0x55d0c5bd7a30, 0, 16;
L_0x55d0c5bcbf50 .part L_0x55d0c5bd7ad0, 0, 16;
L_0x55d0c5bcbff0 .part L_0x55d0c5bd7b70, 0, 16;
L_0x55d0c5bd7490 .part L_0x55d0c5bd7a30, 16, 16;
L_0x55d0c5bd7580 .part L_0x55d0c5bd7ad0, 16, 16;
L_0x55d0c5bd7670 .part L_0x55d0c5bd7b70, 16, 16;
L_0x55d0c5bd7760 .concat8 [ 16 16 0 0], L_0x55d0c5bcbbe0, L_0x55d0c5bd71c0;
L_0x55d0c5bd78a0 .concat8 [ 16 16 0 0], L_0x55d0c5bcbd20, L_0x55d0c5bd7300;
S_0x55d0c4ff6cd0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4feeec0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4b2bbd0_0 .net "a", 15 0, L_0x55d0c5bcbeb0;  1 drivers
v0x55d0c4b22310_0 .net "b", 15 0, L_0x55d0c5bcbf50;  1 drivers
v0x55d0c4b27710_0 .net "ca", 15 0, L_0x55d0c5bcbd20;  1 drivers
v0x55d0c4b25b30_0 .net "cin", 15 0, L_0x55d0c5bcbff0;  1 drivers
v0x55d0c4b23f50_0 .net "sum", 15 0, L_0x55d0c5bcbbe0;  1 drivers
L_0x55d0c5bc6250 .part L_0x55d0c5bcbeb0, 0, 8;
L_0x55d0c5bc62f0 .part L_0x55d0c5bcbf50, 0, 8;
L_0x55d0c5bc6390 .part L_0x55d0c5bcbff0, 0, 8;
L_0x55d0c5bcb910 .part L_0x55d0c5bcbeb0, 8, 8;
L_0x55d0c5bcba00 .part L_0x55d0c5bcbf50, 8, 8;
L_0x55d0c5bcbaf0 .part L_0x55d0c5bcbff0, 8, 8;
L_0x55d0c5bcbbe0 .concat8 [ 8 8 0 0], L_0x55d0c5bc5f80, L_0x55d0c5bcb640;
L_0x55d0c5bcbd20 .concat8 [ 8 8 0 0], L_0x55d0c5bc60c0, L_0x55d0c5bcb780;
S_0x55d0c4ff63d0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4ff6cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c54afea0_0 .net "a", 7 0, L_0x55d0c5bc6250;  1 drivers
v0x55d0c54a5780_0 .net "b", 7 0, L_0x55d0c5bc62f0;  1 drivers
v0x55d0c54aab80_0 .net "ca", 7 0, L_0x55d0c5bc60c0;  1 drivers
v0x55d0c54a8fa0_0 .net "cin", 7 0, L_0x55d0c5bc6390;  1 drivers
v0x55d0c54a73c0_0 .net "sum", 7 0, L_0x55d0c5bc5f80;  1 drivers
L_0x55d0c5bc3420 .part L_0x55d0c5bc6250, 0, 4;
L_0x55d0c5bc34c0 .part L_0x55d0c5bc62f0, 0, 4;
L_0x55d0c5bc3560 .part L_0x55d0c5bc6390, 0, 4;
L_0x55d0c5bc5cb0 .part L_0x55d0c5bc6250, 4, 4;
L_0x55d0c5bc5da0 .part L_0x55d0c5bc62f0, 4, 4;
L_0x55d0c5bc5e90 .part L_0x55d0c5bc6390, 4, 4;
L_0x55d0c5bc5f80 .concat8 [ 4 4 0 0], L_0x55d0c5bc3210, L_0x55d0c5bc5aa0;
L_0x55d0c5bc60c0 .concat8 [ 4 4 0 0], L_0x55d0c5bc32b0, L_0x55d0c5bc5b40;
S_0x55d0c4fe6570 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4ff63d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5513860_0 .net "a", 3 0, L_0x55d0c5bc3420;  1 drivers
v0x55d0c5511c80_0 .net "b", 3 0, L_0x55d0c5bc34c0;  1 drivers
v0x55d0c55100a0_0 .net "ca", 3 0, L_0x55d0c5bc32b0;  1 drivers
v0x55d0c55067e0_0 .net "cin", 3 0, L_0x55d0c5bc3560;  1 drivers
v0x55d0c550bbe0_0 .net "sum", 3 0, L_0x55d0c5bc3210;  1 drivers
L_0x55d0c5bc1290 .part L_0x55d0c5bc3420, 0, 1;
L_0x55d0c5bc13c0 .part L_0x55d0c5bc34c0, 0, 1;
L_0x55d0c5bc14f0 .part L_0x55d0c5bc3560, 0, 1;
L_0x55d0c5bc1ac0 .part L_0x55d0c5bc3420, 1, 1;
L_0x55d0c5bc1bf0 .part L_0x55d0c5bc34c0, 1, 1;
L_0x55d0c5bc1d20 .part L_0x55d0c5bc3560, 1, 1;
L_0x55d0c5bc23e0 .part L_0x55d0c5bc3420, 2, 1;
L_0x55d0c5bc2510 .part L_0x55d0c5bc34c0, 2, 1;
L_0x55d0c5bc2690 .part L_0x55d0c5bc3560, 2, 1;
L_0x55d0c5bc2c60 .part L_0x55d0c5bc3420, 3, 1;
L_0x55d0c5bc2e20 .part L_0x55d0c5bc34c0, 3, 1;
L_0x55d0c5bc2fe0 .part L_0x55d0c5bc3560, 3, 1;
L_0x55d0c5bc3210 .concat8 [ 1 1 1 1], L_0x55d0c5bc0dc0, L_0x55d0c5bc1690, L_0x55d0c5bc1ec0, L_0x55d0c5bc2830;
L_0x55d0c5bc32b0 .concat8 [ 1 1 1 1], L_0x55d0c5bc1180, L_0x55d0c5bc19b0, L_0x55d0c5bc22d0, L_0x55d0c5bc2b50;
S_0x55d0c4fe5c70 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4fe6570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bbf1b0 .functor XOR 1, L_0x55d0c5bc1290, L_0x55d0c5bc13c0, C4<0>, C4<0>;
L_0x55d0c5bc0dc0 .functor XOR 1, L_0x55d0c5bbf1b0, L_0x55d0c5bc14f0, C4<0>, C4<0>;
L_0x55d0c5bc0e30 .functor AND 1, L_0x55d0c5bc1290, L_0x55d0c5bc13c0, C4<1>, C4<1>;
L_0x55d0c5bc0f40 .functor AND 1, L_0x55d0c5bc1290, L_0x55d0c5bc14f0, C4<1>, C4<1>;
L_0x55d0c5bc1000 .functor AND 1, L_0x55d0c5bc13c0, L_0x55d0c5bc14f0, C4<1>, C4<1>;
L_0x55d0c5bc1070 .functor OR 1, L_0x55d0c5bc0e30, L_0x55d0c5bc0f40, C4<0>, C4<0>;
L_0x55d0c5bc1180 .functor OR 1, L_0x55d0c5bc1000, L_0x55d0c5bc1070, C4<0>, C4<0>;
v0x55d0c5560b80_0 .net "a", 0 0, L_0x55d0c5bc1290;  1 drivers
v0x55d0c555efa0_0 .net "b", 0 0, L_0x55d0c5bc13c0;  1 drivers
v0x55d0c555d3c0_0 .net "ca", 0 0, L_0x55d0c5bc1180;  1 drivers
v0x55d0c555d460_0 .net "cin", 0 0, L_0x55d0c5bc14f0;  1 drivers
v0x55d0c5552ca0_0 .net "sum", 0 0, L_0x55d0c5bc0dc0;  1 drivers
v0x55d0c55580a0_0 .net "w1", 0 0, L_0x55d0c5bbf1b0;  1 drivers
v0x55d0c55564c0_0 .net "w2", 0 0, L_0x55d0c5bc0e30;  1 drivers
v0x55d0c55548e0_0 .net "w3", 0 0, L_0x55d0c5bc0f40;  1 drivers
v0x55d0c554b020_0 .net "w4", 0 0, L_0x55d0c5bc1000;  1 drivers
v0x55d0c5550420_0 .net "w5", 0 0, L_0x55d0c5bc1070;  1 drivers
S_0x55d0c4fcc3a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4fe6570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc1620 .functor XOR 1, L_0x55d0c5bc1ac0, L_0x55d0c5bc1bf0, C4<0>, C4<0>;
L_0x55d0c5bc1690 .functor XOR 1, L_0x55d0c5bc1620, L_0x55d0c5bc1d20, C4<0>, C4<0>;
L_0x55d0c5bc1700 .functor AND 1, L_0x55d0c5bc1ac0, L_0x55d0c5bc1bf0, C4<1>, C4<1>;
L_0x55d0c5bc1770 .functor AND 1, L_0x55d0c5bc1ac0, L_0x55d0c5bc1d20, C4<1>, C4<1>;
L_0x55d0c5bc1830 .functor AND 1, L_0x55d0c5bc1bf0, L_0x55d0c5bc1d20, C4<1>, C4<1>;
L_0x55d0c5bc18a0 .functor OR 1, L_0x55d0c5bc1700, L_0x55d0c5bc1770, C4<0>, C4<0>;
L_0x55d0c5bc19b0 .functor OR 1, L_0x55d0c5bc1830, L_0x55d0c5bc18a0, C4<0>, C4<0>;
v0x55d0c554e840_0 .net "a", 0 0, L_0x55d0c5bc1ac0;  1 drivers
v0x55d0c554cc60_0 .net "b", 0 0, L_0x55d0c5bc1bf0;  1 drivers
v0x55d0c55408e0_0 .net "ca", 0 0, L_0x55d0c5bc19b0;  1 drivers
v0x55d0c5540980_0 .net "cin", 0 0, L_0x55d0c5bc1d20;  1 drivers
v0x55d0c5545ce0_0 .net "sum", 0 0, L_0x55d0c5bc1690;  1 drivers
v0x55d0c5544100_0 .net "w1", 0 0, L_0x55d0c5bc1620;  1 drivers
v0x55d0c5542520_0 .net "w2", 0 0, L_0x55d0c5bc1700;  1 drivers
v0x55d0c5538c60_0 .net "w3", 0 0, L_0x55d0c5bc1770;  1 drivers
v0x55d0c553e060_0 .net "w4", 0 0, L_0x55d0c5bc1830;  1 drivers
v0x55d0c553c480_0 .net "w5", 0 0, L_0x55d0c5bc18a0;  1 drivers
S_0x55d0c4fd41b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4fe6570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc1e50 .functor XOR 1, L_0x55d0c5bc23e0, L_0x55d0c5bc2510, C4<0>, C4<0>;
L_0x55d0c5bc1ec0 .functor XOR 1, L_0x55d0c5bc1e50, L_0x55d0c5bc2690, C4<0>, C4<0>;
L_0x55d0c5bc1f80 .functor AND 1, L_0x55d0c5bc23e0, L_0x55d0c5bc2510, C4<1>, C4<1>;
L_0x55d0c5bc2090 .functor AND 1, L_0x55d0c5bc23e0, L_0x55d0c5bc2690, C4<1>, C4<1>;
L_0x55d0c5bc2150 .functor AND 1, L_0x55d0c5bc2510, L_0x55d0c5bc2690, C4<1>, C4<1>;
L_0x55d0c5bc21c0 .functor OR 1, L_0x55d0c5bc1f80, L_0x55d0c5bc2090, C4<0>, C4<0>;
L_0x55d0c5bc22d0 .functor OR 1, L_0x55d0c5bc2150, L_0x55d0c5bc21c0, C4<0>, C4<0>;
v0x55d0c553a8a0_0 .net "a", 0 0, L_0x55d0c5bc23e0;  1 drivers
v0x55d0c5530180_0 .net "b", 0 0, L_0x55d0c5bc2510;  1 drivers
v0x55d0c5535580_0 .net "ca", 0 0, L_0x55d0c5bc22d0;  1 drivers
v0x55d0c5535620_0 .net "cin", 0 0, L_0x55d0c5bc2690;  1 drivers
v0x55d0c55339a0_0 .net "sum", 0 0, L_0x55d0c5bc1ec0;  1 drivers
v0x55d0c5531dc0_0 .net "w1", 0 0, L_0x55d0c5bc1e50;  1 drivers
v0x55d0c5528500_0 .net "w2", 0 0, L_0x55d0c5bc1f80;  1 drivers
v0x55d0c552d900_0 .net "w3", 0 0, L_0x55d0c5bc2090;  1 drivers
v0x55d0c552bd20_0 .net "w4", 0 0, L_0x55d0c5bc2150;  1 drivers
v0x55d0c552a140_0 .net "w5", 0 0, L_0x55d0c5bc21c0;  1 drivers
S_0x55d0c4fd38b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4fe6570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc27c0 .functor XOR 1, L_0x55d0c5bc2c60, L_0x55d0c5bc2e20, C4<0>, C4<0>;
L_0x55d0c5bc2830 .functor XOR 1, L_0x55d0c5bc27c0, L_0x55d0c5bc2fe0, C4<0>, C4<0>;
L_0x55d0c5bc28a0 .functor AND 1, L_0x55d0c5bc2c60, L_0x55d0c5bc2e20, C4<1>, C4<1>;
L_0x55d0c5bc2910 .functor AND 1, L_0x55d0c5bc2c60, L_0x55d0c5bc2fe0, C4<1>, C4<1>;
L_0x55d0c5bc29d0 .functor AND 1, L_0x55d0c5bc2e20, L_0x55d0c5bc2fe0, C4<1>, C4<1>;
L_0x55d0c5bc2a40 .functor OR 1, L_0x55d0c5bc28a0, L_0x55d0c5bc2910, C4<0>, C4<0>;
L_0x55d0c5bc2b50 .functor OR 1, L_0x55d0c5bc29d0, L_0x55d0c5bc2a40, C4<0>, C4<0>;
v0x55d0c551ebc0_0 .net "a", 0 0, L_0x55d0c5bc2c60;  1 drivers
v0x55d0c5523fc0_0 .net "b", 0 0, L_0x55d0c5bc2e20;  1 drivers
v0x55d0c55223e0_0 .net "ca", 0 0, L_0x55d0c5bc2b50;  1 drivers
v0x55d0c5522480_0 .net "cin", 0 0, L_0x55d0c5bc2fe0;  1 drivers
v0x55d0c5520800_0 .net "sum", 0 0, L_0x55d0c5bc2830;  1 drivers
v0x55d0c5516f40_0 .net "w1", 0 0, L_0x55d0c5bc27c0;  1 drivers
v0x55d0c551c340_0 .net "w2", 0 0, L_0x55d0c5bc28a0;  1 drivers
v0x55d0c551a760_0 .net "w3", 0 0, L_0x55d0c5bc2910;  1 drivers
v0x55d0c5518b80_0 .net "w4", 0 0, L_0x55d0c5bc29d0;  1 drivers
v0x55d0c550e460_0 .net "w5", 0 0, L_0x55d0c5bc2a40;  1 drivers
S_0x55d0c4fb3a40 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4ff63d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c54b9700_0 .net "a", 3 0, L_0x55d0c5bc5cb0;  1 drivers
v0x55d0c54b7b20_0 .net "b", 3 0, L_0x55d0c5bc5da0;  1 drivers
v0x55d0c54ae260_0 .net "ca", 3 0, L_0x55d0c5bc5b40;  1 drivers
v0x55d0c54b3660_0 .net "cin", 3 0, L_0x55d0c5bc5e90;  1 drivers
v0x55d0c54b1a80_0 .net "sum", 3 0, L_0x55d0c5bc5aa0;  1 drivers
L_0x55d0c5bc3b20 .part L_0x55d0c5bc5cb0, 0, 1;
L_0x55d0c5bc3c50 .part L_0x55d0c5bc5da0, 0, 1;
L_0x55d0c5bc3d80 .part L_0x55d0c5bc5e90, 0, 1;
L_0x55d0c5bc4350 .part L_0x55d0c5bc5cb0, 1, 1;
L_0x55d0c5bc4480 .part L_0x55d0c5bc5da0, 1, 1;
L_0x55d0c5bc45b0 .part L_0x55d0c5bc5e90, 1, 1;
L_0x55d0c5bc4c70 .part L_0x55d0c5bc5cb0, 2, 1;
L_0x55d0c5bc4da0 .part L_0x55d0c5bc5da0, 2, 1;
L_0x55d0c5bc4f20 .part L_0x55d0c5bc5e90, 2, 1;
L_0x55d0c5bc54f0 .part L_0x55d0c5bc5cb0, 3, 1;
L_0x55d0c5bc56b0 .part L_0x55d0c5bc5da0, 3, 1;
L_0x55d0c5bc5870 .part L_0x55d0c5bc5e90, 3, 1;
L_0x55d0c5bc5aa0 .concat8 [ 1 1 1 1], L_0x55d0c5bc3600, L_0x55d0c5bc3f20, L_0x55d0c5bc4750, L_0x55d0c5bc50c0;
L_0x55d0c5bc5b40 .concat8 [ 1 1 1 1], L_0x55d0c5bc3a10, L_0x55d0c5bc4240, L_0x55d0c5bc4b60, L_0x55d0c5bc53e0;
S_0x55d0c4fb3140 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4fb3a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc31a0 .functor XOR 1, L_0x55d0c5bc3b20, L_0x55d0c5bc3c50, C4<0>, C4<0>;
L_0x55d0c5bc3600 .functor XOR 1, L_0x55d0c5bc31a0, L_0x55d0c5bc3d80, C4<0>, C4<0>;
L_0x55d0c5bc36c0 .functor AND 1, L_0x55d0c5bc3b20, L_0x55d0c5bc3c50, C4<1>, C4<1>;
L_0x55d0c5bc37d0 .functor AND 1, L_0x55d0c5bc3b20, L_0x55d0c5bc3d80, C4<1>, C4<1>;
L_0x55d0c5bc3890 .functor AND 1, L_0x55d0c5bc3c50, L_0x55d0c5bc3d80, C4<1>, C4<1>;
L_0x55d0c5bc3900 .functor OR 1, L_0x55d0c5bc36c0, L_0x55d0c5bc37d0, C4<0>, C4<0>;
L_0x55d0c5bc3a10 .functor OR 1, L_0x55d0c5bc3890, L_0x55d0c5bc3900, C4<0>, C4<0>;
v0x55d0c550a000_0 .net "a", 0 0, L_0x55d0c5bc3b20;  1 drivers
v0x55d0c5508420_0 .net "b", 0 0, L_0x55d0c5bc3c50;  1 drivers
v0x55d0c54fa720_0 .net "ca", 0 0, L_0x55d0c5bc3a10;  1 drivers
v0x55d0c54fa7c0_0 .net "cin", 0 0, L_0x55d0c5bc3d80;  1 drivers
v0x55d0c54ffb20_0 .net "sum", 0 0, L_0x55d0c5bc3600;  1 drivers
v0x55d0c54fdf40_0 .net "w1", 0 0, L_0x55d0c5bc31a0;  1 drivers
v0x55d0c54fc360_0 .net "w2", 0 0, L_0x55d0c5bc36c0;  1 drivers
v0x55d0c54f2aa0_0 .net "w3", 0 0, L_0x55d0c5bc37d0;  1 drivers
v0x55d0c54f7ea0_0 .net "w4", 0 0, L_0x55d0c5bc3890;  1 drivers
v0x55d0c54f62c0_0 .net "w5", 0 0, L_0x55d0c5bc3900;  1 drivers
S_0x55d0c4f9a670 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4fb3a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc3eb0 .functor XOR 1, L_0x55d0c5bc4350, L_0x55d0c5bc4480, C4<0>, C4<0>;
L_0x55d0c5bc3f20 .functor XOR 1, L_0x55d0c5bc3eb0, L_0x55d0c5bc45b0, C4<0>, C4<0>;
L_0x55d0c5bc3f90 .functor AND 1, L_0x55d0c5bc4350, L_0x55d0c5bc4480, C4<1>, C4<1>;
L_0x55d0c5bc4000 .functor AND 1, L_0x55d0c5bc4350, L_0x55d0c5bc45b0, C4<1>, C4<1>;
L_0x55d0c5bc40c0 .functor AND 1, L_0x55d0c5bc4480, L_0x55d0c5bc45b0, C4<1>, C4<1>;
L_0x55d0c5bc4130 .functor OR 1, L_0x55d0c5bc3f90, L_0x55d0c5bc4000, C4<0>, C4<0>;
L_0x55d0c5bc4240 .functor OR 1, L_0x55d0c5bc40c0, L_0x55d0c5bc4130, C4<0>, C4<0>;
v0x55d0c54f46e0_0 .net "a", 0 0, L_0x55d0c5bc4350;  1 drivers
v0x55d0c54e9fc0_0 .net "b", 0 0, L_0x55d0c5bc4480;  1 drivers
v0x55d0c54ef3c0_0 .net "ca", 0 0, L_0x55d0c5bc4240;  1 drivers
v0x55d0c54ef460_0 .net "cin", 0 0, L_0x55d0c5bc45b0;  1 drivers
v0x55d0c54ed7e0_0 .net "sum", 0 0, L_0x55d0c5bc3f20;  1 drivers
v0x55d0c54ebc00_0 .net "w1", 0 0, L_0x55d0c5bc3eb0;  1 drivers
v0x55d0c54e2340_0 .net "w2", 0 0, L_0x55d0c5bc3f90;  1 drivers
v0x55d0c54e7740_0 .net "w3", 0 0, L_0x55d0c5bc4000;  1 drivers
v0x55d0c54e5b60_0 .net "w4", 0 0, L_0x55d0c5bc40c0;  1 drivers
v0x55d0c54e3f80_0 .net "w5", 0 0, L_0x55d0c5bc4130;  1 drivers
S_0x55d0c4fa2480 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4fb3a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc46e0 .functor XOR 1, L_0x55d0c5bc4c70, L_0x55d0c5bc4da0, C4<0>, C4<0>;
L_0x55d0c5bc4750 .functor XOR 1, L_0x55d0c5bc46e0, L_0x55d0c5bc4f20, C4<0>, C4<0>;
L_0x55d0c5bc4810 .functor AND 1, L_0x55d0c5bc4c70, L_0x55d0c5bc4da0, C4<1>, C4<1>;
L_0x55d0c5bc4920 .functor AND 1, L_0x55d0c5bc4c70, L_0x55d0c5bc4f20, C4<1>, C4<1>;
L_0x55d0c5bc49e0 .functor AND 1, L_0x55d0c5bc4da0, L_0x55d0c5bc4f20, C4<1>, C4<1>;
L_0x55d0c5bc4a50 .functor OR 1, L_0x55d0c5bc4810, L_0x55d0c5bc4920, C4<0>, C4<0>;
L_0x55d0c5bc4b60 .functor OR 1, L_0x55d0c5bc49e0, L_0x55d0c5bc4a50, C4<0>, C4<0>;
v0x55d0c54d8a00_0 .net "a", 0 0, L_0x55d0c5bc4c70;  1 drivers
v0x55d0c54dde00_0 .net "b", 0 0, L_0x55d0c5bc4da0;  1 drivers
v0x55d0c54dc220_0 .net "ca", 0 0, L_0x55d0c5bc4b60;  1 drivers
v0x55d0c54dc2c0_0 .net "cin", 0 0, L_0x55d0c5bc4f20;  1 drivers
v0x55d0c54da640_0 .net "sum", 0 0, L_0x55d0c5bc4750;  1 drivers
v0x55d0c54d0d80_0 .net "w1", 0 0, L_0x55d0c5bc46e0;  1 drivers
v0x55d0c54d6180_0 .net "w2", 0 0, L_0x55d0c5bc4810;  1 drivers
v0x55d0c54d45a0_0 .net "w3", 0 0, L_0x55d0c5bc4920;  1 drivers
v0x55d0c54d29c0_0 .net "w4", 0 0, L_0x55d0c5bc49e0;  1 drivers
v0x55d0c54c82a0_0 .net "w5", 0 0, L_0x55d0c5bc4a50;  1 drivers
S_0x55d0c4fa1b80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4fb3a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc5050 .functor XOR 1, L_0x55d0c5bc54f0, L_0x55d0c5bc56b0, C4<0>, C4<0>;
L_0x55d0c5bc50c0 .functor XOR 1, L_0x55d0c5bc5050, L_0x55d0c5bc5870, C4<0>, C4<0>;
L_0x55d0c5bc5130 .functor AND 1, L_0x55d0c5bc54f0, L_0x55d0c5bc56b0, C4<1>, C4<1>;
L_0x55d0c5bc51a0 .functor AND 1, L_0x55d0c5bc54f0, L_0x55d0c5bc5870, C4<1>, C4<1>;
L_0x55d0c5bc5260 .functor AND 1, L_0x55d0c5bc56b0, L_0x55d0c5bc5870, C4<1>, C4<1>;
L_0x55d0c5bc52d0 .functor OR 1, L_0x55d0c5bc5130, L_0x55d0c5bc51a0, C4<0>, C4<0>;
L_0x55d0c5bc53e0 .functor OR 1, L_0x55d0c5bc5260, L_0x55d0c5bc52d0, C4<0>, C4<0>;
v0x55d0c54cd6a0_0 .net "a", 0 0, L_0x55d0c5bc54f0;  1 drivers
v0x55d0c54cbac0_0 .net "b", 0 0, L_0x55d0c5bc56b0;  1 drivers
v0x55d0c54c9ee0_0 .net "ca", 0 0, L_0x55d0c5bc53e0;  1 drivers
v0x55d0c54c9f80_0 .net "cin", 0 0, L_0x55d0c5bc5870;  1 drivers
v0x55d0c54c0620_0 .net "sum", 0 0, L_0x55d0c5bc50c0;  1 drivers
v0x55d0c54c5a20_0 .net "w1", 0 0, L_0x55d0c5bc5050;  1 drivers
v0x55d0c54c3e40_0 .net "w2", 0 0, L_0x55d0c5bc5130;  1 drivers
v0x55d0c54c2260_0 .net "w3", 0 0, L_0x55d0c5bc51a0;  1 drivers
v0x55d0c54b5ee0_0 .net "w4", 0 0, L_0x55d0c5bc5260;  1 drivers
v0x55d0c54bb2e0_0 .net "w5", 0 0, L_0x55d0c5bc52d0;  1 drivers
S_0x55d0c4f91d20 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4ff6cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4b397b0_0 .net "a", 7 0, L_0x55d0c5bcb910;  1 drivers
v0x55d0c4b37bd0_0 .net "b", 7 0, L_0x55d0c5bcba00;  1 drivers
v0x55d0c4b29f90_0 .net "ca", 7 0, L_0x55d0c5bcb780;  1 drivers
v0x55d0c4b2f390_0 .net "cin", 7 0, L_0x55d0c5bcbaf0;  1 drivers
v0x55d0c4b2d7b0_0 .net "sum", 7 0, L_0x55d0c5bcb640;  1 drivers
L_0x55d0c5bc8ae0 .part L_0x55d0c5bcb910, 0, 4;
L_0x55d0c5bc8b80 .part L_0x55d0c5bcba00, 0, 4;
L_0x55d0c5bc8c20 .part L_0x55d0c5bcbaf0, 0, 4;
L_0x55d0c5bcb370 .part L_0x55d0c5bcb910, 4, 4;
L_0x55d0c5bcb460 .part L_0x55d0c5bcba00, 4, 4;
L_0x55d0c5bcb550 .part L_0x55d0c5bcbaf0, 4, 4;
L_0x55d0c5bcb640 .concat8 [ 4 4 0 0], L_0x55d0c5bc88d0, L_0x55d0c5bcb160;
L_0x55d0c5bcb780 .concat8 [ 4 4 0 0], L_0x55d0c5bc8970, L_0x55d0c5bcb200;
S_0x55d0c4f91420 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4f91d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b92bb0_0 .net "a", 3 0, L_0x55d0c5bc8ae0;  1 drivers
v0x55d0c4b97fb0_0 .net "b", 3 0, L_0x55d0c5bc8b80;  1 drivers
v0x55d0c4b963d0_0 .net "ca", 3 0, L_0x55d0c5bc8970;  1 drivers
v0x55d0c4b947f0_0 .net "cin", 3 0, L_0x55d0c5bc8c20;  1 drivers
v0x55d0c4b8af30_0 .net "sum", 3 0, L_0x55d0c5bc88d0;  1 drivers
L_0x55d0c5bc6950 .part L_0x55d0c5bc8ae0, 0, 1;
L_0x55d0c5bc6a80 .part L_0x55d0c5bc8b80, 0, 1;
L_0x55d0c5bc6bb0 .part L_0x55d0c5bc8c20, 0, 1;
L_0x55d0c5bc7180 .part L_0x55d0c5bc8ae0, 1, 1;
L_0x55d0c5bc72b0 .part L_0x55d0c5bc8b80, 1, 1;
L_0x55d0c5bc73e0 .part L_0x55d0c5bc8c20, 1, 1;
L_0x55d0c5bc7aa0 .part L_0x55d0c5bc8ae0, 2, 1;
L_0x55d0c5bc7bd0 .part L_0x55d0c5bc8b80, 2, 1;
L_0x55d0c5bc7d50 .part L_0x55d0c5bc8c20, 2, 1;
L_0x55d0c5bc8320 .part L_0x55d0c5bc8ae0, 3, 1;
L_0x55d0c5bc84e0 .part L_0x55d0c5bc8b80, 3, 1;
L_0x55d0c5bc86a0 .part L_0x55d0c5bc8c20, 3, 1;
L_0x55d0c5bc88d0 .concat8 [ 1 1 1 1], L_0x55d0c5bc6430, L_0x55d0c5bc6d50, L_0x55d0c5bc7580, L_0x55d0c5bc7ef0;
L_0x55d0c5bc8970 .concat8 [ 1 1 1 1], L_0x55d0c5bc6840, L_0x55d0c5bc7070, L_0x55d0c5bc7990, L_0x55d0c5bc8210;
S_0x55d0c4f87a80 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4f91420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc5a30 .functor XOR 1, L_0x55d0c5bc6950, L_0x55d0c5bc6a80, C4<0>, C4<0>;
L_0x55d0c5bc6430 .functor XOR 1, L_0x55d0c5bc5a30, L_0x55d0c5bc6bb0, C4<0>, C4<0>;
L_0x55d0c5bc64f0 .functor AND 1, L_0x55d0c5bc6950, L_0x55d0c5bc6a80, C4<1>, C4<1>;
L_0x55d0c5bc6600 .functor AND 1, L_0x55d0c5bc6950, L_0x55d0c5bc6bb0, C4<1>, C4<1>;
L_0x55d0c5bc66c0 .functor AND 1, L_0x55d0c5bc6a80, L_0x55d0c5bc6bb0, C4<1>, C4<1>;
L_0x55d0c5bc6730 .functor OR 1, L_0x55d0c5bc64f0, L_0x55d0c5bc6600, C4<0>, C4<0>;
L_0x55d0c5bc6840 .functor OR 1, L_0x55d0c5bc66c0, L_0x55d0c5bc6730, C4<0>, C4<0>;
v0x55d0c549db00_0 .net "a", 0 0, L_0x55d0c5bc6950;  1 drivers
v0x55d0c54a2f00_0 .net "b", 0 0, L_0x55d0c5bc6a80;  1 drivers
v0x55d0c54a1320_0 .net "ca", 0 0, L_0x55d0c5bc6840;  1 drivers
v0x55d0c54a13c0_0 .net "cin", 0 0, L_0x55d0c5bc6bb0;  1 drivers
v0x55d0c549f740_0 .net "sum", 0 0, L_0x55d0c5bc6430;  1 drivers
v0x55d0c54941c0_0 .net "w1", 0 0, L_0x55d0c5bc5a30;  1 drivers
v0x55d0c54995c0_0 .net "w2", 0 0, L_0x55d0c5bc64f0;  1 drivers
v0x55d0c54979e0_0 .net "w3", 0 0, L_0x55d0c5bc6600;  1 drivers
v0x55d0c5495e00_0 .net "w4", 0 0, L_0x55d0c5bc66c0;  1 drivers
v0x55d0c548c540_0 .net "w5", 0 0, L_0x55d0c5bc6730;  1 drivers
S_0x55d0c4f87800 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4f91420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc6ce0 .functor XOR 1, L_0x55d0c5bc7180, L_0x55d0c5bc72b0, C4<0>, C4<0>;
L_0x55d0c5bc6d50 .functor XOR 1, L_0x55d0c5bc6ce0, L_0x55d0c5bc73e0, C4<0>, C4<0>;
L_0x55d0c5bc6dc0 .functor AND 1, L_0x55d0c5bc7180, L_0x55d0c5bc72b0, C4<1>, C4<1>;
L_0x55d0c5bc6e30 .functor AND 1, L_0x55d0c5bc7180, L_0x55d0c5bc73e0, C4<1>, C4<1>;
L_0x55d0c5bc6ef0 .functor AND 1, L_0x55d0c5bc72b0, L_0x55d0c5bc73e0, C4<1>, C4<1>;
L_0x55d0c5bc6f60 .functor OR 1, L_0x55d0c5bc6dc0, L_0x55d0c5bc6e30, C4<0>, C4<0>;
L_0x55d0c5bc7070 .functor OR 1, L_0x55d0c5bc6ef0, L_0x55d0c5bc6f60, C4<0>, C4<0>;
v0x55d0c5491940_0 .net "a", 0 0, L_0x55d0c5bc7180;  1 drivers
v0x55d0c548fd60_0 .net "b", 0 0, L_0x55d0c5bc72b0;  1 drivers
v0x55d0c548e180_0 .net "ca", 0 0, L_0x55d0c5bc7070;  1 drivers
v0x55d0c548e220_0 .net "cin", 0 0, L_0x55d0c5bc73e0;  1 drivers
v0x55d0c5483a60_0 .net "sum", 0 0, L_0x55d0c5bc6d50;  1 drivers
v0x55d0c5488e60_0 .net "w1", 0 0, L_0x55d0c5bc6ce0;  1 drivers
v0x55d0c5487280_0 .net "w2", 0 0, L_0x55d0c5bc6dc0;  1 drivers
v0x55d0c54856a0_0 .net "w3", 0 0, L_0x55d0c5bc6e30;  1 drivers
v0x55d0c547bde0_0 .net "w4", 0 0, L_0x55d0c5bc6ef0;  1 drivers
v0x55d0c54811e0_0 .net "w5", 0 0, L_0x55d0c5bc6f60;  1 drivers
S_0x55d0c4f758b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4f91420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc7510 .functor XOR 1, L_0x55d0c5bc7aa0, L_0x55d0c5bc7bd0, C4<0>, C4<0>;
L_0x55d0c5bc7580 .functor XOR 1, L_0x55d0c5bc7510, L_0x55d0c5bc7d50, C4<0>, C4<0>;
L_0x55d0c5bc7640 .functor AND 1, L_0x55d0c5bc7aa0, L_0x55d0c5bc7bd0, C4<1>, C4<1>;
L_0x55d0c5bc7750 .functor AND 1, L_0x55d0c5bc7aa0, L_0x55d0c5bc7d50, C4<1>, C4<1>;
L_0x55d0c5bc7810 .functor AND 1, L_0x55d0c5bc7bd0, L_0x55d0c5bc7d50, C4<1>, C4<1>;
L_0x55d0c5bc7880 .functor OR 1, L_0x55d0c5bc7640, L_0x55d0c5bc7750, C4<0>, C4<0>;
L_0x55d0c5bc7990 .functor OR 1, L_0x55d0c5bc7810, L_0x55d0c5bc7880, C4<0>, C4<0>;
v0x55d0c547f600_0 .net "a", 0 0, L_0x55d0c5bc7aa0;  1 drivers
v0x55d0c547da20_0 .net "b", 0 0, L_0x55d0c5bc7bd0;  1 drivers
v0x55d0c4bb48d0_0 .net "ca", 0 0, L_0x55d0c5bc7990;  1 drivers
v0x55d0c4bb4970_0 .net "cin", 0 0, L_0x55d0c5bc7d50;  1 drivers
v0x55d0c4bb9cd0_0 .net "sum", 0 0, L_0x55d0c5bc7580;  1 drivers
v0x55d0c4bb80f0_0 .net "w1", 0 0, L_0x55d0c5bc7510;  1 drivers
v0x55d0c4bb6510_0 .net "w2", 0 0, L_0x55d0c5bc7640;  1 drivers
v0x55d0c4bacc50_0 .net "w3", 0 0, L_0x55d0c5bc7750;  1 drivers
v0x55d0c4bb2050_0 .net "w4", 0 0, L_0x55d0c5bc7810;  1 drivers
v0x55d0c4bb0470_0 .net "w5", 0 0, L_0x55d0c5bc7880;  1 drivers
S_0x55d0c4f7d6c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4f91420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc7e80 .functor XOR 1, L_0x55d0c5bc8320, L_0x55d0c5bc84e0, C4<0>, C4<0>;
L_0x55d0c5bc7ef0 .functor XOR 1, L_0x55d0c5bc7e80, L_0x55d0c5bc86a0, C4<0>, C4<0>;
L_0x55d0c5bc7f60 .functor AND 1, L_0x55d0c5bc8320, L_0x55d0c5bc84e0, C4<1>, C4<1>;
L_0x55d0c5bc7fd0 .functor AND 1, L_0x55d0c5bc8320, L_0x55d0c5bc86a0, C4<1>, C4<1>;
L_0x55d0c5bc8090 .functor AND 1, L_0x55d0c5bc84e0, L_0x55d0c5bc86a0, C4<1>, C4<1>;
L_0x55d0c5bc8100 .functor OR 1, L_0x55d0c5bc7f60, L_0x55d0c5bc7fd0, C4<0>, C4<0>;
L_0x55d0c5bc8210 .functor OR 1, L_0x55d0c5bc8090, L_0x55d0c5bc8100, C4<0>, C4<0>;
v0x55d0c4bae890_0 .net "a", 0 0, L_0x55d0c5bc8320;  1 drivers
v0x55d0c4ba4170_0 .net "b", 0 0, L_0x55d0c5bc84e0;  1 drivers
v0x55d0c4ba9570_0 .net "ca", 0 0, L_0x55d0c5bc8210;  1 drivers
v0x55d0c4ba9610_0 .net "cin", 0 0, L_0x55d0c5bc86a0;  1 drivers
v0x55d0c4ba7990_0 .net "sum", 0 0, L_0x55d0c5bc7ef0;  1 drivers
v0x55d0c4ba5db0_0 .net "w1", 0 0, L_0x55d0c5bc7e80;  1 drivers
v0x55d0c4b9c4f0_0 .net "w2", 0 0, L_0x55d0c5bc7f60;  1 drivers
v0x55d0c4ba18f0_0 .net "w3", 0 0, L_0x55d0c5bc7fd0;  1 drivers
v0x55d0c4b9fd10_0 .net "w4", 0 0, L_0x55d0c5bc8090;  1 drivers
v0x55d0c4b9e130_0 .net "w5", 0 0, L_0x55d0c5bc8100;  1 drivers
S_0x55d0c4f7cdc0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4f91d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b43010_0 .net "a", 3 0, L_0x55d0c5bcb370;  1 drivers
v0x55d0c4b41430_0 .net "b", 3 0, L_0x55d0c5bcb460;  1 drivers
v0x55d0c4b3f850_0 .net "ca", 3 0, L_0x55d0c5bcb200;  1 drivers
v0x55d0c4b35f90_0 .net "cin", 3 0, L_0x55d0c5bcb550;  1 drivers
v0x55d0c4b3b390_0 .net "sum", 3 0, L_0x55d0c5bcb160;  1 drivers
L_0x55d0c5bc91e0 .part L_0x55d0c5bcb370, 0, 1;
L_0x55d0c5bc9310 .part L_0x55d0c5bcb460, 0, 1;
L_0x55d0c5bc9440 .part L_0x55d0c5bcb550, 0, 1;
L_0x55d0c5bc9a10 .part L_0x55d0c5bcb370, 1, 1;
L_0x55d0c5bc9b40 .part L_0x55d0c5bcb460, 1, 1;
L_0x55d0c5bc9c70 .part L_0x55d0c5bcb550, 1, 1;
L_0x55d0c5bca330 .part L_0x55d0c5bcb370, 2, 1;
L_0x55d0c5bca460 .part L_0x55d0c5bcb460, 2, 1;
L_0x55d0c5bca5e0 .part L_0x55d0c5bcb550, 2, 1;
L_0x55d0c5bcabb0 .part L_0x55d0c5bcb370, 3, 1;
L_0x55d0c5bcad70 .part L_0x55d0c5bcb460, 3, 1;
L_0x55d0c5bcaf30 .part L_0x55d0c5bcb550, 3, 1;
L_0x55d0c5bcb160 .concat8 [ 1 1 1 1], L_0x55d0c5bc8cc0, L_0x55d0c5bc95e0, L_0x55d0c5bc9e10, L_0x55d0c5bca780;
L_0x55d0c5bcb200 .concat8 [ 1 1 1 1], L_0x55d0c5bc90d0, L_0x55d0c5bc9900, L_0x55d0c5bca220, L_0x55d0c5bcaaa0;
S_0x55d0c4f6cf60 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4f7cdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc8860 .functor XOR 1, L_0x55d0c5bc91e0, L_0x55d0c5bc9310, C4<0>, C4<0>;
L_0x55d0c5bc8cc0 .functor XOR 1, L_0x55d0c5bc8860, L_0x55d0c5bc9440, C4<0>, C4<0>;
L_0x55d0c5bc8d80 .functor AND 1, L_0x55d0c5bc91e0, L_0x55d0c5bc9310, C4<1>, C4<1>;
L_0x55d0c5bc8e90 .functor AND 1, L_0x55d0c5bc91e0, L_0x55d0c5bc9440, C4<1>, C4<1>;
L_0x55d0c5bc8f50 .functor AND 1, L_0x55d0c5bc9310, L_0x55d0c5bc9440, C4<1>, C4<1>;
L_0x55d0c5bc8fc0 .functor OR 1, L_0x55d0c5bc8d80, L_0x55d0c5bc8e90, C4<0>, C4<0>;
L_0x55d0c5bc90d0 .functor OR 1, L_0x55d0c5bc8f50, L_0x55d0c5bc8fc0, C4<0>, C4<0>;
v0x55d0c4b90330_0 .net "a", 0 0, L_0x55d0c5bc91e0;  1 drivers
v0x55d0c4b8e750_0 .net "b", 0 0, L_0x55d0c5bc9310;  1 drivers
v0x55d0c4b8cb70_0 .net "ca", 0 0, L_0x55d0c5bc90d0;  1 drivers
v0x55d0c4b8cc10_0 .net "cin", 0 0, L_0x55d0c5bc9440;  1 drivers
v0x55d0c4b82450_0 .net "sum", 0 0, L_0x55d0c5bc8cc0;  1 drivers
v0x55d0c4b87850_0 .net "w1", 0 0, L_0x55d0c5bc8860;  1 drivers
v0x55d0c4b85c70_0 .net "w2", 0 0, L_0x55d0c5bc8d80;  1 drivers
v0x55d0c4b84090_0 .net "w3", 0 0, L_0x55d0c5bc8e90;  1 drivers
v0x55d0c4b7a7d0_0 .net "w4", 0 0, L_0x55d0c5bc8f50;  1 drivers
v0x55d0c4b7fbd0_0 .net "w5", 0 0, L_0x55d0c5bc8fc0;  1 drivers
S_0x55d0c4f6c660 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4f7cdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc9570 .functor XOR 1, L_0x55d0c5bc9a10, L_0x55d0c5bc9b40, C4<0>, C4<0>;
L_0x55d0c5bc95e0 .functor XOR 1, L_0x55d0c5bc9570, L_0x55d0c5bc9c70, C4<0>, C4<0>;
L_0x55d0c5bc9650 .functor AND 1, L_0x55d0c5bc9a10, L_0x55d0c5bc9b40, C4<1>, C4<1>;
L_0x55d0c5bc96c0 .functor AND 1, L_0x55d0c5bc9a10, L_0x55d0c5bc9c70, C4<1>, C4<1>;
L_0x55d0c5bc9780 .functor AND 1, L_0x55d0c5bc9b40, L_0x55d0c5bc9c70, C4<1>, C4<1>;
L_0x55d0c5bc97f0 .functor OR 1, L_0x55d0c5bc9650, L_0x55d0c5bc96c0, C4<0>, C4<0>;
L_0x55d0c5bc9900 .functor OR 1, L_0x55d0c5bc9780, L_0x55d0c5bc97f0, C4<0>, C4<0>;
v0x55d0c4b7dff0_0 .net "a", 0 0, L_0x55d0c5bc9a10;  1 drivers
v0x55d0c4b7c410_0 .net "b", 0 0, L_0x55d0c5bc9b40;  1 drivers
v0x55d0c4b70090_0 .net "ca", 0 0, L_0x55d0c5bc9900;  1 drivers
v0x55d0c4b70130_0 .net "cin", 0 0, L_0x55d0c5bc9c70;  1 drivers
v0x55d0c4b75490_0 .net "sum", 0 0, L_0x55d0c5bc95e0;  1 drivers
v0x55d0c4b738b0_0 .net "w1", 0 0, L_0x55d0c5bc9570;  1 drivers
v0x55d0c4b71cd0_0 .net "w2", 0 0, L_0x55d0c5bc9650;  1 drivers
v0x55d0c4b68410_0 .net "w3", 0 0, L_0x55d0c5bc96c0;  1 drivers
v0x55d0c4b6d810_0 .net "w4", 0 0, L_0x55d0c5bc9780;  1 drivers
v0x55d0c4b6bc30_0 .net "w5", 0 0, L_0x55d0c5bc97f0;  1 drivers
S_0x55d0c4f53b90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4f7cdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bc9da0 .functor XOR 1, L_0x55d0c5bca330, L_0x55d0c5bca460, C4<0>, C4<0>;
L_0x55d0c5bc9e10 .functor XOR 1, L_0x55d0c5bc9da0, L_0x55d0c5bca5e0, C4<0>, C4<0>;
L_0x55d0c5bc9ed0 .functor AND 1, L_0x55d0c5bca330, L_0x55d0c5bca460, C4<1>, C4<1>;
L_0x55d0c5bc9fe0 .functor AND 1, L_0x55d0c5bca330, L_0x55d0c5bca5e0, C4<1>, C4<1>;
L_0x55d0c5bca0a0 .functor AND 1, L_0x55d0c5bca460, L_0x55d0c5bca5e0, C4<1>, C4<1>;
L_0x55d0c5bca110 .functor OR 1, L_0x55d0c5bc9ed0, L_0x55d0c5bc9fe0, C4<0>, C4<0>;
L_0x55d0c5bca220 .functor OR 1, L_0x55d0c5bca0a0, L_0x55d0c5bca110, C4<0>, C4<0>;
v0x55d0c4b6a050_0 .net "a", 0 0, L_0x55d0c5bca330;  1 drivers
v0x55d0c4b5f930_0 .net "b", 0 0, L_0x55d0c5bca460;  1 drivers
v0x55d0c4b64d30_0 .net "ca", 0 0, L_0x55d0c5bca220;  1 drivers
v0x55d0c4b64dd0_0 .net "cin", 0 0, L_0x55d0c5bca5e0;  1 drivers
v0x55d0c4b63150_0 .net "sum", 0 0, L_0x55d0c5bc9e10;  1 drivers
v0x55d0c4b61570_0 .net "w1", 0 0, L_0x55d0c5bc9da0;  1 drivers
v0x55d0c4b57cb0_0 .net "w2", 0 0, L_0x55d0c5bc9ed0;  1 drivers
v0x55d0c4b5d0b0_0 .net "w3", 0 0, L_0x55d0c5bc9fe0;  1 drivers
v0x55d0c4b5b4d0_0 .net "w4", 0 0, L_0x55d0c5bca0a0;  1 drivers
v0x55d0c4b598f0_0 .net "w5", 0 0, L_0x55d0c5bca110;  1 drivers
S_0x55d0c4f5b9a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4f7cdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bca710 .functor XOR 1, L_0x55d0c5bcabb0, L_0x55d0c5bcad70, C4<0>, C4<0>;
L_0x55d0c5bca780 .functor XOR 1, L_0x55d0c5bca710, L_0x55d0c5bcaf30, C4<0>, C4<0>;
L_0x55d0c5bca7f0 .functor AND 1, L_0x55d0c5bcabb0, L_0x55d0c5bcad70, C4<1>, C4<1>;
L_0x55d0c5bca860 .functor AND 1, L_0x55d0c5bcabb0, L_0x55d0c5bcaf30, C4<1>, C4<1>;
L_0x55d0c5bca920 .functor AND 1, L_0x55d0c5bcad70, L_0x55d0c5bcaf30, C4<1>, C4<1>;
L_0x55d0c5bca990 .functor OR 1, L_0x55d0c5bca7f0, L_0x55d0c5bca860, C4<0>, C4<0>;
L_0x55d0c5bcaaa0 .functor OR 1, L_0x55d0c5bca920, L_0x55d0c5bca990, C4<0>, C4<0>;
v0x55d0c4b4e370_0 .net "a", 0 0, L_0x55d0c5bcabb0;  1 drivers
v0x55d0c4b53770_0 .net "b", 0 0, L_0x55d0c5bcad70;  1 drivers
v0x55d0c4b51b90_0 .net "ca", 0 0, L_0x55d0c5bcaaa0;  1 drivers
v0x55d0c4b51c30_0 .net "cin", 0 0, L_0x55d0c5bcaf30;  1 drivers
v0x55d0c4b4ffb0_0 .net "sum", 0 0, L_0x55d0c5bca780;  1 drivers
v0x55d0c4b466f0_0 .net "w1", 0 0, L_0x55d0c5bca710;  1 drivers
v0x55d0c4b4baf0_0 .net "w2", 0 0, L_0x55d0c5bca7f0;  1 drivers
v0x55d0c4b49f10_0 .net "w3", 0 0, L_0x55d0c5bca860;  1 drivers
v0x55d0c4b48330_0 .net "w4", 0 0, L_0x55d0c5bca920;  1 drivers
v0x55d0c4b3dc10_0 .net "w5", 0 0, L_0x55d0c5bca990;  1 drivers
S_0x55d0c4f5b0a0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4feeec0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c49a9c10_0 .net "a", 15 0, L_0x55d0c5bd7490;  1 drivers
v0x55d0c49a8030_0 .net "b", 15 0, L_0x55d0c5bd7580;  1 drivers
v0x55d0c499d910_0 .net "ca", 15 0, L_0x55d0c5bd7300;  1 drivers
v0x55d0c49a2d10_0 .net "cin", 15 0, L_0x55d0c5bd7670;  1 drivers
v0x55d0c49a1130_0 .net "sum", 15 0, L_0x55d0c5bd71c0;  1 drivers
L_0x55d0c5bd1630 .part L_0x55d0c5bd7490, 0, 8;
L_0x55d0c5bd16d0 .part L_0x55d0c5bd7580, 0, 8;
L_0x55d0c5bd1770 .part L_0x55d0c5bd7670, 0, 8;
L_0x55d0c5bd6ef0 .part L_0x55d0c5bd7490, 8, 8;
L_0x55d0c5bd6fe0 .part L_0x55d0c5bd7580, 8, 8;
L_0x55d0c5bd70d0 .part L_0x55d0c5bd7670, 8, 8;
L_0x55d0c5bd71c0 .concat8 [ 8 8 0 0], L_0x55d0c5bd1360, L_0x55d0c5bd6c20;
L_0x55d0c5bd7300 .concat8 [ 8 8 0 0], L_0x55d0c5bd14a0, L_0x55d0c5bd6d60;
S_0x55d0c4f4b240 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4f5b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4a70960_0 .net "a", 7 0, L_0x55d0c5bd1630;  1 drivers
v0x55d0c4a6ed80_0 .net "b", 7 0, L_0x55d0c5bd16d0;  1 drivers
v0x55d0c4a654c0_0 .net "ca", 7 0, L_0x55d0c5bd14a0;  1 drivers
v0x55d0c4a6a8c0_0 .net "cin", 7 0, L_0x55d0c5bd1770;  1 drivers
v0x55d0c4a68ce0_0 .net "sum", 7 0, L_0x55d0c5bd1360;  1 drivers
L_0x55d0c5bce740 .part L_0x55d0c5bd1630, 0, 4;
L_0x55d0c5bce7e0 .part L_0x55d0c5bd16d0, 0, 4;
L_0x55d0c5bce880 .part L_0x55d0c5bd1770, 0, 4;
L_0x55d0c5bd1050 .part L_0x55d0c5bd1630, 4, 4;
L_0x55d0c5bd1140 .part L_0x55d0c5bd16d0, 4, 4;
L_0x55d0c5bd1230 .part L_0x55d0c5bd1770, 4, 4;
L_0x55d0c5bd1360 .concat8 [ 4 4 0 0], L_0x55d0c5bce530, L_0x55d0c5bd0e40;
L_0x55d0c5bd14a0 .concat8 [ 4 4 0 0], L_0x55d0c5bce5d0, L_0x55d0c5bd0ee0;
S_0x55d0c4f4a940 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4f4b240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4acd370_0 .net "a", 3 0, L_0x55d0c5bce740;  1 drivers
v0x55d0c4ad2770_0 .net "b", 3 0, L_0x55d0c5bce7e0;  1 drivers
v0x55d0c4ad0b90_0 .net "ca", 3 0, L_0x55d0c5bce5d0;  1 drivers
v0x55d0c4acefb0_0 .net "cin", 3 0, L_0x55d0c5bce880;  1 drivers
v0x55d0c4ac3a30_0 .net "sum", 3 0, L_0x55d0c5bce530;  1 drivers
L_0x55d0c5bcc5b0 .part L_0x55d0c5bce740, 0, 1;
L_0x55d0c5bcc6e0 .part L_0x55d0c5bce7e0, 0, 1;
L_0x55d0c5bcc810 .part L_0x55d0c5bce880, 0, 1;
L_0x55d0c5bccde0 .part L_0x55d0c5bce740, 1, 1;
L_0x55d0c5bccf10 .part L_0x55d0c5bce7e0, 1, 1;
L_0x55d0c5bcd040 .part L_0x55d0c5bce880, 1, 1;
L_0x55d0c5bcd700 .part L_0x55d0c5bce740, 2, 1;
L_0x55d0c5bcd830 .part L_0x55d0c5bce7e0, 2, 1;
L_0x55d0c5bcd9b0 .part L_0x55d0c5bce880, 2, 1;
L_0x55d0c5bcdf80 .part L_0x55d0c5bce740, 3, 1;
L_0x55d0c5bce140 .part L_0x55d0c5bce7e0, 3, 1;
L_0x55d0c5bce300 .part L_0x55d0c5bce880, 3, 1;
L_0x55d0c5bce530 .concat8 [ 1 1 1 1], L_0x55d0c5bcc090, L_0x55d0c5bcc9b0, L_0x55d0c5bcd1e0, L_0x55d0c5bcdb50;
L_0x55d0c5bce5d0 .concat8 [ 1 1 1 1], L_0x55d0c5bcc4a0, L_0x55d0c5bcccd0, L_0x55d0c5bcd5f0, L_0x55d0c5bcde70;
S_0x55d0c4f31070 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4f4a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bcb0f0 .functor XOR 1, L_0x55d0c5bcc5b0, L_0x55d0c5bcc6e0, C4<0>, C4<0>;
L_0x55d0c5bcc090 .functor XOR 1, L_0x55d0c5bcb0f0, L_0x55d0c5bcc810, C4<0>, C4<0>;
L_0x55d0c5bcc150 .functor AND 1, L_0x55d0c5bcc5b0, L_0x55d0c5bcc6e0, C4<1>, C4<1>;
L_0x55d0c5bcc260 .functor AND 1, L_0x55d0c5bcc5b0, L_0x55d0c5bcc810, C4<1>, C4<1>;
L_0x55d0c5bcc320 .functor AND 1, L_0x55d0c5bcc6e0, L_0x55d0c5bcc810, C4<1>, C4<1>;
L_0x55d0c5bcc390 .functor OR 1, L_0x55d0c5bcc150, L_0x55d0c5bcc260, C4<0>, C4<0>;
L_0x55d0c5bcc4a0 .functor OR 1, L_0x55d0c5bcc320, L_0x55d0c5bcc390, C4<0>, C4<0>;
v0x55d0c4b19830_0 .net "a", 0 0, L_0x55d0c5bcc5b0;  1 drivers
v0x55d0c4b1ec30_0 .net "b", 0 0, L_0x55d0c5bcc6e0;  1 drivers
v0x55d0c4b1d050_0 .net "ca", 0 0, L_0x55d0c5bcc4a0;  1 drivers
v0x55d0c4b1d0f0_0 .net "cin", 0 0, L_0x55d0c5bcc810;  1 drivers
v0x55d0c4b1b470_0 .net "sum", 0 0, L_0x55d0c5bcc090;  1 drivers
v0x55d0c4b11bb0_0 .net "w1", 0 0, L_0x55d0c5bcb0f0;  1 drivers
v0x55d0c4b16fb0_0 .net "w2", 0 0, L_0x55d0c5bcc150;  1 drivers
v0x55d0c4b153d0_0 .net "w3", 0 0, L_0x55d0c5bcc260;  1 drivers
v0x55d0c4b137f0_0 .net "w4", 0 0, L_0x55d0c5bcc320;  1 drivers
v0x55d0c4b08270_0 .net "w5", 0 0, L_0x55d0c5bcc390;  1 drivers
S_0x55d0c4f38e80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4f4a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bcc940 .functor XOR 1, L_0x55d0c5bccde0, L_0x55d0c5bccf10, C4<0>, C4<0>;
L_0x55d0c5bcc9b0 .functor XOR 1, L_0x55d0c5bcc940, L_0x55d0c5bcd040, C4<0>, C4<0>;
L_0x55d0c5bcca20 .functor AND 1, L_0x55d0c5bccde0, L_0x55d0c5bccf10, C4<1>, C4<1>;
L_0x55d0c5bcca90 .functor AND 1, L_0x55d0c5bccde0, L_0x55d0c5bcd040, C4<1>, C4<1>;
L_0x55d0c5bccb50 .functor AND 1, L_0x55d0c5bccf10, L_0x55d0c5bcd040, C4<1>, C4<1>;
L_0x55d0c5bccbc0 .functor OR 1, L_0x55d0c5bcca20, L_0x55d0c5bcca90, C4<0>, C4<0>;
L_0x55d0c5bcccd0 .functor OR 1, L_0x55d0c5bccb50, L_0x55d0c5bccbc0, C4<0>, C4<0>;
v0x55d0c4b0d670_0 .net "a", 0 0, L_0x55d0c5bccde0;  1 drivers
v0x55d0c4b0ba90_0 .net "b", 0 0, L_0x55d0c5bccf10;  1 drivers
v0x55d0c4b09eb0_0 .net "ca", 0 0, L_0x55d0c5bcccd0;  1 drivers
v0x55d0c4b09f50_0 .net "cin", 0 0, L_0x55d0c5bcd040;  1 drivers
v0x55d0c4b005f0_0 .net "sum", 0 0, L_0x55d0c5bcc9b0;  1 drivers
v0x55d0c4b059f0_0 .net "w1", 0 0, L_0x55d0c5bcc940;  1 drivers
v0x55d0c4b03e10_0 .net "w2", 0 0, L_0x55d0c5bcca20;  1 drivers
v0x55d0c4b02230_0 .net "w3", 0 0, L_0x55d0c5bcca90;  1 drivers
v0x55d0c4af7b10_0 .net "w4", 0 0, L_0x55d0c5bccb50;  1 drivers
v0x55d0c4afcf10_0 .net "w5", 0 0, L_0x55d0c5bccbc0;  1 drivers
S_0x55d0c4f38580 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4f4a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bcd170 .functor XOR 1, L_0x55d0c5bcd700, L_0x55d0c5bcd830, C4<0>, C4<0>;
L_0x55d0c5bcd1e0 .functor XOR 1, L_0x55d0c5bcd170, L_0x55d0c5bcd9b0, C4<0>, C4<0>;
L_0x55d0c5bcd2a0 .functor AND 1, L_0x55d0c5bcd700, L_0x55d0c5bcd830, C4<1>, C4<1>;
L_0x55d0c5bcd3b0 .functor AND 1, L_0x55d0c5bcd700, L_0x55d0c5bcd9b0, C4<1>, C4<1>;
L_0x55d0c5bcd470 .functor AND 1, L_0x55d0c5bcd830, L_0x55d0c5bcd9b0, C4<1>, C4<1>;
L_0x55d0c5bcd4e0 .functor OR 1, L_0x55d0c5bcd2a0, L_0x55d0c5bcd3b0, C4<0>, C4<0>;
L_0x55d0c5bcd5f0 .functor OR 1, L_0x55d0c5bcd470, L_0x55d0c5bcd4e0, C4<0>, C4<0>;
v0x55d0c4afb330_0 .net "a", 0 0, L_0x55d0c5bcd700;  1 drivers
v0x55d0c4af9750_0 .net "b", 0 0, L_0x55d0c5bcd830;  1 drivers
v0x55d0c4aefe90_0 .net "ca", 0 0, L_0x55d0c5bcd5f0;  1 drivers
v0x55d0c4aeff30_0 .net "cin", 0 0, L_0x55d0c5bcd9b0;  1 drivers
v0x55d0c4af5290_0 .net "sum", 0 0, L_0x55d0c5bcd1e0;  1 drivers
v0x55d0c4af36b0_0 .net "w1", 0 0, L_0x55d0c5bcd170;  1 drivers
v0x55d0c4af1ad0_0 .net "w2", 0 0, L_0x55d0c5bcd2a0;  1 drivers
v0x55d0c4ae5750_0 .net "w3", 0 0, L_0x55d0c5bcd3b0;  1 drivers
v0x55d0c4aeab50_0 .net "w4", 0 0, L_0x55d0c5bcd470;  1 drivers
v0x55d0c4ae8f70_0 .net "w5", 0 0, L_0x55d0c5bcd4e0;  1 drivers
S_0x55d0c4f28720 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4f4a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bcdae0 .functor XOR 1, L_0x55d0c5bcdf80, L_0x55d0c5bce140, C4<0>, C4<0>;
L_0x55d0c5bcdb50 .functor XOR 1, L_0x55d0c5bcdae0, L_0x55d0c5bce300, C4<0>, C4<0>;
L_0x55d0c5bcdbc0 .functor AND 1, L_0x55d0c5bcdf80, L_0x55d0c5bce140, C4<1>, C4<1>;
L_0x55d0c5bcdc30 .functor AND 1, L_0x55d0c5bcdf80, L_0x55d0c5bce300, C4<1>, C4<1>;
L_0x55d0c5bcdcf0 .functor AND 1, L_0x55d0c5bce140, L_0x55d0c5bce300, C4<1>, C4<1>;
L_0x55d0c5bcdd60 .functor OR 1, L_0x55d0c5bcdbc0, L_0x55d0c5bcdc30, C4<0>, C4<0>;
L_0x55d0c5bcde70 .functor OR 1, L_0x55d0c5bcdcf0, L_0x55d0c5bcdd60, C4<0>, C4<0>;
v0x55d0c4ae7390_0 .net "a", 0 0, L_0x55d0c5bcdf80;  1 drivers
v0x55d0c4addad0_0 .net "b", 0 0, L_0x55d0c5bce140;  1 drivers
v0x55d0c4ae2ed0_0 .net "ca", 0 0, L_0x55d0c5bcde70;  1 drivers
v0x55d0c4ae2f70_0 .net "cin", 0 0, L_0x55d0c5bce300;  1 drivers
v0x55d0c4ae12f0_0 .net "sum", 0 0, L_0x55d0c5bcdb50;  1 drivers
v0x55d0c4adf710_0 .net "w1", 0 0, L_0x55d0c5bcdae0;  1 drivers
v0x55d0c4ad4ff0_0 .net "w2", 0 0, L_0x55d0c5bcdbc0;  1 drivers
v0x55d0c4ada3f0_0 .net "w3", 0 0, L_0x55d0c5bcdc30;  1 drivers
v0x55d0c4ad8810_0 .net "w4", 0 0, L_0x55d0c5bcdcf0;  1 drivers
v0x55d0c4ad6c30_0 .net "w5", 0 0, L_0x55d0c5bcdd60;  1 drivers
S_0x55d0c4f27e20 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4f4b240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a7b020_0 .net "a", 3 0, L_0x55d0c5bd1050;  1 drivers
v0x55d0c4a79440_0 .net "b", 3 0, L_0x55d0c5bd1140;  1 drivers
v0x55d0c4a77860_0 .net "ca", 3 0, L_0x55d0c5bd0ee0;  1 drivers
v0x55d0c4a6d140_0 .net "cin", 3 0, L_0x55d0c5bd1230;  1 drivers
v0x55d0c4a72540_0 .net "sum", 3 0, L_0x55d0c5bd0e40;  1 drivers
L_0x55d0c5bcee40 .part L_0x55d0c5bd1050, 0, 1;
L_0x55d0c5bcef70 .part L_0x55d0c5bd1140, 0, 1;
L_0x55d0c5bcf0a0 .part L_0x55d0c5bd1230, 0, 1;
L_0x55d0c5bcf670 .part L_0x55d0c5bd1050, 1, 1;
L_0x55d0c5bcf7a0 .part L_0x55d0c5bd1140, 1, 1;
L_0x55d0c5bcf8d0 .part L_0x55d0c5bd1230, 1, 1;
L_0x55d0c5bd0010 .part L_0x55d0c5bd1050, 2, 1;
L_0x55d0c5bd0140 .part L_0x55d0c5bd1140, 2, 1;
L_0x55d0c5bd02c0 .part L_0x55d0c5bd1230, 2, 1;
L_0x55d0c5bd0890 .part L_0x55d0c5bd1050, 3, 1;
L_0x55d0c5bd0a50 .part L_0x55d0c5bd1140, 3, 1;
L_0x55d0c5bd0c10 .part L_0x55d0c5bd1230, 3, 1;
L_0x55d0c5bd0e40 .concat8 [ 1 1 1 1], L_0x55d0c5bce920, L_0x55d0c5bcf240, L_0x55d0c5bcfab0, L_0x55d0c5bd0460;
L_0x55d0c5bd0ee0 .concat8 [ 1 1 1 1], L_0x55d0c5bced30, L_0x55d0c5bcf560, L_0x55d0c5bcff00, L_0x55d0c5bd0780;
S_0x55d0c4f0f350 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4f27e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bce4c0 .functor XOR 1, L_0x55d0c5bcee40, L_0x55d0c5bcef70, C4<0>, C4<0>;
L_0x55d0c5bce920 .functor XOR 1, L_0x55d0c5bce4c0, L_0x55d0c5bcf0a0, C4<0>, C4<0>;
L_0x55d0c5bce9e0 .functor AND 1, L_0x55d0c5bcee40, L_0x55d0c5bcef70, C4<1>, C4<1>;
L_0x55d0c5bceaf0 .functor AND 1, L_0x55d0c5bcee40, L_0x55d0c5bcf0a0, C4<1>, C4<1>;
L_0x55d0c5bcebb0 .functor AND 1, L_0x55d0c5bcef70, L_0x55d0c5bcf0a0, C4<1>, C4<1>;
L_0x55d0c5bcec20 .functor OR 1, L_0x55d0c5bce9e0, L_0x55d0c5bceaf0, C4<0>, C4<0>;
L_0x55d0c5bced30 .functor OR 1, L_0x55d0c5bcebb0, L_0x55d0c5bcec20, C4<0>, C4<0>;
v0x55d0c4ac8e30_0 .net "a", 0 0, L_0x55d0c5bcee40;  1 drivers
v0x55d0c4ac7250_0 .net "b", 0 0, L_0x55d0c5bcef70;  1 drivers
v0x55d0c4ac5670_0 .net "ca", 0 0, L_0x55d0c5bced30;  1 drivers
v0x55d0c4ac5710_0 .net "cin", 0 0, L_0x55d0c5bcf0a0;  1 drivers
v0x55d0c4abbdb0_0 .net "sum", 0 0, L_0x55d0c5bce920;  1 drivers
v0x55d0c4ac11b0_0 .net "w1", 0 0, L_0x55d0c5bce4c0;  1 drivers
v0x55d0c4abf5d0_0 .net "w2", 0 0, L_0x55d0c5bce9e0;  1 drivers
v0x55d0c4abd9f0_0 .net "w3", 0 0, L_0x55d0c5bceaf0;  1 drivers
v0x55d0c4ab32d0_0 .net "w4", 0 0, L_0x55d0c5bcebb0;  1 drivers
v0x55d0c4ab86d0_0 .net "w5", 0 0, L_0x55d0c5bcec20;  1 drivers
S_0x55d0c4f17160 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4f27e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bcf1d0 .functor XOR 1, L_0x55d0c5bcf670, L_0x55d0c5bcf7a0, C4<0>, C4<0>;
L_0x55d0c5bcf240 .functor XOR 1, L_0x55d0c5bcf1d0, L_0x55d0c5bcf8d0, C4<0>, C4<0>;
L_0x55d0c5bcf2b0 .functor AND 1, L_0x55d0c5bcf670, L_0x55d0c5bcf7a0, C4<1>, C4<1>;
L_0x55d0c5bcf320 .functor AND 1, L_0x55d0c5bcf670, L_0x55d0c5bcf8d0, C4<1>, C4<1>;
L_0x55d0c5bcf3e0 .functor AND 1, L_0x55d0c5bcf7a0, L_0x55d0c5bcf8d0, C4<1>, C4<1>;
L_0x55d0c5bcf450 .functor OR 1, L_0x55d0c5bcf2b0, L_0x55d0c5bcf320, C4<0>, C4<0>;
L_0x55d0c5bcf560 .functor OR 1, L_0x55d0c5bcf3e0, L_0x55d0c5bcf450, C4<0>, C4<0>;
v0x55d0c4ab6af0_0 .net "a", 0 0, L_0x55d0c5bcf670;  1 drivers
v0x55d0c4ab4f10_0 .net "b", 0 0, L_0x55d0c5bcf7a0;  1 drivers
v0x55d0c4aab650_0 .net "ca", 0 0, L_0x55d0c5bcf560;  1 drivers
v0x55d0c4aab6f0_0 .net "cin", 0 0, L_0x55d0c5bcf8d0;  1 drivers
v0x55d0c4ab0a50_0 .net "sum", 0 0, L_0x55d0c5bcf240;  1 drivers
v0x55d0c4aaee70_0 .net "w1", 0 0, L_0x55d0c5bcf1d0;  1 drivers
v0x55d0c4aad290_0 .net "w2", 0 0, L_0x55d0c5bcf2b0;  1 drivers
v0x55d0c4a9f5c0_0 .net "w3", 0 0, L_0x55d0c5bcf320;  1 drivers
v0x55d0c4aa49c0_0 .net "w4", 0 0, L_0x55d0c5bcf3e0;  1 drivers
v0x55d0c4aa2de0_0 .net "w5", 0 0, L_0x55d0c5bcf450;  1 drivers
S_0x55d0c4f16860 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4f27e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bcfa40 .functor XOR 1, L_0x55d0c5bd0010, L_0x55d0c5bd0140, C4<0>, C4<0>;
L_0x55d0c5bcfab0 .functor XOR 1, L_0x55d0c5bcfa40, L_0x55d0c5bd02c0, C4<0>, C4<0>;
L_0x55d0c5bcfb70 .functor AND 1, L_0x55d0c5bd0010, L_0x55d0c5bd0140, C4<1>, C4<1>;
L_0x55d0c5bcfc80 .functor AND 1, L_0x55d0c5bd0010, L_0x55d0c5bd02c0, C4<1>, C4<1>;
L_0x55d0c5bcfd40 .functor AND 1, L_0x55d0c5bd0140, L_0x55d0c5bd02c0, C4<1>, C4<1>;
L_0x55d0c5bcfdb0 .functor OR 1, L_0x55d0c5bcfb70, L_0x55d0c5bcfc80, C4<0>, C4<0>;
L_0x55d0c5bcff00 .functor OR 1, L_0x55d0c5bcfd40, L_0x55d0c5bcfdb0, C4<0>, C4<0>;
v0x55d0c4aa1200_0 .net "a", 0 0, L_0x55d0c5bd0010;  1 drivers
v0x55d0c4a97940_0 .net "b", 0 0, L_0x55d0c5bd0140;  1 drivers
v0x55d0c4a9cd40_0 .net "ca", 0 0, L_0x55d0c5bcff00;  1 drivers
v0x55d0c4a9cde0_0 .net "cin", 0 0, L_0x55d0c5bd02c0;  1 drivers
v0x55d0c4a9b160_0 .net "sum", 0 0, L_0x55d0c5bcfab0;  1 drivers
v0x55d0c4a99580_0 .net "w1", 0 0, L_0x55d0c5bcfa40;  1 drivers
v0x55d0c4a8ee60_0 .net "w2", 0 0, L_0x55d0c5bcfb70;  1 drivers
v0x55d0c4a94260_0 .net "w3", 0 0, L_0x55d0c5bcfc80;  1 drivers
v0x55d0c4a92680_0 .net "w4", 0 0, L_0x55d0c5bcfd40;  1 drivers
v0x55d0c4a90aa0_0 .net "w5", 0 0, L_0x55d0c5bcfdb0;  1 drivers
S_0x55d0c4f06a00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4f27e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd03f0 .functor XOR 1, L_0x55d0c5bd0890, L_0x55d0c5bd0a50, C4<0>, C4<0>;
L_0x55d0c5bd0460 .functor XOR 1, L_0x55d0c5bd03f0, L_0x55d0c5bd0c10, C4<0>, C4<0>;
L_0x55d0c5bd04d0 .functor AND 1, L_0x55d0c5bd0890, L_0x55d0c5bd0a50, C4<1>, C4<1>;
L_0x55d0c5bd0540 .functor AND 1, L_0x55d0c5bd0890, L_0x55d0c5bd0c10, C4<1>, C4<1>;
L_0x55d0c5bd0600 .functor AND 1, L_0x55d0c5bd0a50, L_0x55d0c5bd0c10, C4<1>, C4<1>;
L_0x55d0c5bd0670 .functor OR 1, L_0x55d0c5bd04d0, L_0x55d0c5bd0540, C4<0>, C4<0>;
L_0x55d0c5bd0780 .functor OR 1, L_0x55d0c5bd0600, L_0x55d0c5bd0670, C4<0>, C4<0>;
v0x55d0c4a871e0_0 .net "a", 0 0, L_0x55d0c5bd0890;  1 drivers
v0x55d0c4a8c5e0_0 .net "b", 0 0, L_0x55d0c5bd0a50;  1 drivers
v0x55d0c4a8aa00_0 .net "ca", 0 0, L_0x55d0c5bd0780;  1 drivers
v0x55d0c4a8aaa0_0 .net "cin", 0 0, L_0x55d0c5bd0c10;  1 drivers
v0x55d0c4a88e20_0 .net "sum", 0 0, L_0x55d0c5bd0460;  1 drivers
v0x55d0c4a7d8a0_0 .net "w1", 0 0, L_0x55d0c5bd03f0;  1 drivers
v0x55d0c4a82ca0_0 .net "w2", 0 0, L_0x55d0c5bd04d0;  1 drivers
v0x55d0c4a810c0_0 .net "w3", 0 0, L_0x55d0c5bd0540;  1 drivers
v0x55d0c4a7f4e0_0 .net "w4", 0 0, L_0x55d0c5bd0600;  1 drivers
v0x55d0c4a75c20_0 .net "w5", 0 0, L_0x55d0c5bd0670;  1 drivers
S_0x55d0c4f06100 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4f5b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c49b3470_0 .net "a", 7 0, L_0x55d0c5bd6ef0;  1 drivers
v0x55d0c49b1890_0 .net "b", 7 0, L_0x55d0c5bd6fe0;  1 drivers
v0x55d0c49afcb0_0 .net "ca", 7 0, L_0x55d0c5bd6d60;  1 drivers
v0x55d0c49a63f0_0 .net "cin", 7 0, L_0x55d0c5bd70d0;  1 drivers
v0x55d0c49ab7f0_0 .net "sum", 7 0, L_0x55d0c5bd6c20;  1 drivers
L_0x55d0c5bd3f80 .part L_0x55d0c5bd6ef0, 0, 4;
L_0x55d0c5bd4020 .part L_0x55d0c5bd6fe0, 0, 4;
L_0x55d0c5bd40c0 .part L_0x55d0c5bd70d0, 0, 4;
L_0x55d0c5bd6910 .part L_0x55d0c5bd6ef0, 4, 4;
L_0x55d0c5bd6a00 .part L_0x55d0c5bd6fe0, 4, 4;
L_0x55d0c5bd6af0 .part L_0x55d0c5bd70d0, 4, 4;
L_0x55d0c5bd6c20 .concat8 [ 4 4 0 0], L_0x55d0c5bd3d70, L_0x55d0c5bd6700;
L_0x55d0c5bd6d60 .concat8 [ 4 4 0 0], L_0x55d0c5bd3e10, L_0x55d0c5bd67a0;
S_0x55d0c4efd140 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4f06100;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a16210_0 .net "a", 3 0, L_0x55d0c5bd3f80;  1 drivers
v0x55d0c4a0c950_0 .net "b", 3 0, L_0x55d0c5bd4020;  1 drivers
v0x55d0c4a11d50_0 .net "ca", 3 0, L_0x55d0c5bd3e10;  1 drivers
v0x55d0c4a10170_0 .net "cin", 3 0, L_0x55d0c5bd40c0;  1 drivers
v0x55d0c4a0e590_0 .net "sum", 3 0, L_0x55d0c5bd3d70;  1 drivers
L_0x55d0c5bd1d30 .part L_0x55d0c5bd3f80, 0, 1;
L_0x55d0c5bd1e60 .part L_0x55d0c5bd4020, 0, 1;
L_0x55d0c5bd1f90 .part L_0x55d0c5bd40c0, 0, 1;
L_0x55d0c5bd25a0 .part L_0x55d0c5bd3f80, 1, 1;
L_0x55d0c5bd26d0 .part L_0x55d0c5bd4020, 1, 1;
L_0x55d0c5bd2800 .part L_0x55d0c5bd40c0, 1, 1;
L_0x55d0c5bd2f40 .part L_0x55d0c5bd3f80, 2, 1;
L_0x55d0c5bd3070 .part L_0x55d0c5bd4020, 2, 1;
L_0x55d0c5bd31f0 .part L_0x55d0c5bd40c0, 2, 1;
L_0x55d0c5bd37c0 .part L_0x55d0c5bd3f80, 3, 1;
L_0x55d0c5bd3980 .part L_0x55d0c5bd4020, 3, 1;
L_0x55d0c5bd3b40 .part L_0x55d0c5bd40c0, 3, 1;
L_0x55d0c5bd3d70 .concat8 [ 1 1 1 1], L_0x55d0c5bd1810, L_0x55d0c5bd2130, L_0x55d0c5bd29e0, L_0x55d0c5bd3390;
L_0x55d0c5bd3e10 .concat8 [ 1 1 1 1], L_0x55d0c5bd1c20, L_0x55d0c5bd2490, L_0x55d0c5bd2e30, L_0x55d0c5bd36b0;
S_0x55d0c4efcec0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4efd140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd0dd0 .functor XOR 1, L_0x55d0c5bd1d30, L_0x55d0c5bd1e60, C4<0>, C4<0>;
L_0x55d0c5bd1810 .functor XOR 1, L_0x55d0c5bd0dd0, L_0x55d0c5bd1f90, C4<0>, C4<0>;
L_0x55d0c5bd18d0 .functor AND 1, L_0x55d0c5bd1d30, L_0x55d0c5bd1e60, C4<1>, C4<1>;
L_0x55d0c5bd19e0 .functor AND 1, L_0x55d0c5bd1d30, L_0x55d0c5bd1f90, C4<1>, C4<1>;
L_0x55d0c5bd1aa0 .functor AND 1, L_0x55d0c5bd1e60, L_0x55d0c5bd1f90, C4<1>, C4<1>;
L_0x55d0c5bd1b10 .functor OR 1, L_0x55d0c5bd18d0, L_0x55d0c5bd19e0, C4<0>, C4<0>;
L_0x55d0c5bd1c20 .functor OR 1, L_0x55d0c5bd1aa0, L_0x55d0c5bd1b10, C4<0>, C4<0>;
v0x55d0c4a67100_0 .net "a", 0 0, L_0x55d0c5bd1d30;  1 drivers
v0x55d0c4a5ad80_0 .net "b", 0 0, L_0x55d0c5bd1e60;  1 drivers
v0x55d0c4a60180_0 .net "ca", 0 0, L_0x55d0c5bd1c20;  1 drivers
v0x55d0c4a60220_0 .net "cin", 0 0, L_0x55d0c5bd1f90;  1 drivers
v0x55d0c4a5e5a0_0 .net "sum", 0 0, L_0x55d0c5bd1810;  1 drivers
v0x55d0c4a5c9c0_0 .net "w1", 0 0, L_0x55d0c5bd0dd0;  1 drivers
v0x55d0c4a53100_0 .net "w2", 0 0, L_0x55d0c5bd18d0;  1 drivers
v0x55d0c4a58500_0 .net "w3", 0 0, L_0x55d0c5bd19e0;  1 drivers
v0x55d0c4a56920_0 .net "w4", 0 0, L_0x55d0c5bd1aa0;  1 drivers
v0x55d0c4a54d40_0 .net "w5", 0 0, L_0x55d0c5bd1b10;  1 drivers
S_0x55d0c4eeaf70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4efd140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd20c0 .functor XOR 1, L_0x55d0c5bd25a0, L_0x55d0c5bd26d0, C4<0>, C4<0>;
L_0x55d0c5bd2130 .functor XOR 1, L_0x55d0c5bd20c0, L_0x55d0c5bd2800, C4<0>, C4<0>;
L_0x55d0c5bd21a0 .functor AND 1, L_0x55d0c5bd25a0, L_0x55d0c5bd26d0, C4<1>, C4<1>;
L_0x55d0c5bd2210 .functor AND 1, L_0x55d0c5bd25a0, L_0x55d0c5bd2800, C4<1>, C4<1>;
L_0x55d0c5bd22d0 .functor AND 1, L_0x55d0c5bd26d0, L_0x55d0c5bd2800, C4<1>, C4<1>;
L_0x55d0c5bd2340 .functor OR 1, L_0x55d0c5bd21a0, L_0x55d0c5bd2210, C4<0>, C4<0>;
L_0x55d0c5bd2490 .functor OR 1, L_0x55d0c5bd22d0, L_0x55d0c5bd2340, C4<0>, C4<0>;
v0x55d0c4a4a620_0 .net "a", 0 0, L_0x55d0c5bd25a0;  1 drivers
v0x55d0c4a4fa20_0 .net "b", 0 0, L_0x55d0c5bd26d0;  1 drivers
v0x55d0c4a4de40_0 .net "ca", 0 0, L_0x55d0c5bd2490;  1 drivers
v0x55d0c4a4dee0_0 .net "cin", 0 0, L_0x55d0c5bd2800;  1 drivers
v0x55d0c4a4c260_0 .net "sum", 0 0, L_0x55d0c5bd2130;  1 drivers
v0x55d0c4a429a0_0 .net "w1", 0 0, L_0x55d0c5bd20c0;  1 drivers
v0x55d0c4a47da0_0 .net "w2", 0 0, L_0x55d0c5bd21a0;  1 drivers
v0x55d0c4a461c0_0 .net "w3", 0 0, L_0x55d0c5bd2210;  1 drivers
v0x55d0c4a445e0_0 .net "w4", 0 0, L_0x55d0c5bd22d0;  1 drivers
v0x55d0c4a39060_0 .net "w5", 0 0, L_0x55d0c5bd2340;  1 drivers
S_0x55d0c4ef2d80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4efd140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd2970 .functor XOR 1, L_0x55d0c5bd2f40, L_0x55d0c5bd3070, C4<0>, C4<0>;
L_0x55d0c5bd29e0 .functor XOR 1, L_0x55d0c5bd2970, L_0x55d0c5bd31f0, C4<0>, C4<0>;
L_0x55d0c5bd2aa0 .functor AND 1, L_0x55d0c5bd2f40, L_0x55d0c5bd3070, C4<1>, C4<1>;
L_0x55d0c5bd2bb0 .functor AND 1, L_0x55d0c5bd2f40, L_0x55d0c5bd31f0, C4<1>, C4<1>;
L_0x55d0c5bd2c70 .functor AND 1, L_0x55d0c5bd3070, L_0x55d0c5bd31f0, C4<1>, C4<1>;
L_0x55d0c5bd2ce0 .functor OR 1, L_0x55d0c5bd2aa0, L_0x55d0c5bd2bb0, C4<0>, C4<0>;
L_0x55d0c5bd2e30 .functor OR 1, L_0x55d0c5bd2c70, L_0x55d0c5bd2ce0, C4<0>, C4<0>;
v0x55d0c4a3e460_0 .net "a", 0 0, L_0x55d0c5bd2f40;  1 drivers
v0x55d0c4a3c880_0 .net "b", 0 0, L_0x55d0c5bd3070;  1 drivers
v0x55d0c4a3aca0_0 .net "ca", 0 0, L_0x55d0c5bd2e30;  1 drivers
v0x55d0c4a3ad40_0 .net "cin", 0 0, L_0x55d0c5bd31f0;  1 drivers
v0x55d0c4a313e0_0 .net "sum", 0 0, L_0x55d0c5bd29e0;  1 drivers
v0x55d0c4a367e0_0 .net "w1", 0 0, L_0x55d0c5bd2970;  1 drivers
v0x55d0c4a34c00_0 .net "w2", 0 0, L_0x55d0c5bd2aa0;  1 drivers
v0x55d0c4a33020_0 .net "w3", 0 0, L_0x55d0c5bd2bb0;  1 drivers
v0x55d0c4a28900_0 .net "w4", 0 0, L_0x55d0c5bd2c70;  1 drivers
v0x55d0c4a2dd00_0 .net "w5", 0 0, L_0x55d0c5bd2ce0;  1 drivers
S_0x55d0c4ef2480 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4efd140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd3320 .functor XOR 1, L_0x55d0c5bd37c0, L_0x55d0c5bd3980, C4<0>, C4<0>;
L_0x55d0c5bd3390 .functor XOR 1, L_0x55d0c5bd3320, L_0x55d0c5bd3b40, C4<0>, C4<0>;
L_0x55d0c5bd3400 .functor AND 1, L_0x55d0c5bd37c0, L_0x55d0c5bd3980, C4<1>, C4<1>;
L_0x55d0c5bd3470 .functor AND 1, L_0x55d0c5bd37c0, L_0x55d0c5bd3b40, C4<1>, C4<1>;
L_0x55d0c5bd3530 .functor AND 1, L_0x55d0c5bd3980, L_0x55d0c5bd3b40, C4<1>, C4<1>;
L_0x55d0c5bd35a0 .functor OR 1, L_0x55d0c5bd3400, L_0x55d0c5bd3470, C4<0>, C4<0>;
L_0x55d0c5bd36b0 .functor OR 1, L_0x55d0c5bd3530, L_0x55d0c5bd35a0, C4<0>, C4<0>;
v0x55d0c4a2c120_0 .net "a", 0 0, L_0x55d0c5bd37c0;  1 drivers
v0x55d0c4a2a540_0 .net "b", 0 0, L_0x55d0c5bd3980;  1 drivers
v0x55d0c4a20c80_0 .net "ca", 0 0, L_0x55d0c5bd36b0;  1 drivers
v0x55d0c4a20d20_0 .net "cin", 0 0, L_0x55d0c5bd3b40;  1 drivers
v0x55d0c4a26080_0 .net "sum", 0 0, L_0x55d0c5bd3390;  1 drivers
v0x55d0c4a244a0_0 .net "w1", 0 0, L_0x55d0c5bd3320;  1 drivers
v0x55d0c4a228c0_0 .net "w2", 0 0, L_0x55d0c5bd3400;  1 drivers
v0x55d0c4a145d0_0 .net "w3", 0 0, L_0x55d0c5bd3470;  1 drivers
v0x55d0c4a199d0_0 .net "w4", 0 0, L_0x55d0c5bd3530;  1 drivers
v0x55d0c4a17df0_0 .net "w5", 0 0, L_0x55d0c5bd35a0;  1 drivers
S_0x55d0c4ee2620 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4f06100;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49b79b0_0 .net "a", 3 0, L_0x55d0c5bd6910;  1 drivers
v0x55d0c49bcdb0_0 .net "b", 3 0, L_0x55d0c5bd6a00;  1 drivers
v0x55d0c49bb1d0_0 .net "ca", 3 0, L_0x55d0c5bd67a0;  1 drivers
v0x55d0c49b95f0_0 .net "cin", 3 0, L_0x55d0c5bd6af0;  1 drivers
v0x55d0c49ae070_0 .net "sum", 3 0, L_0x55d0c5bd6700;  1 drivers
L_0x55d0c5bd46c0 .part L_0x55d0c5bd6910, 0, 1;
L_0x55d0c5bd47f0 .part L_0x55d0c5bd6a00, 0, 1;
L_0x55d0c5bd4920 .part L_0x55d0c5bd6af0, 0, 1;
L_0x55d0c5bd4f30 .part L_0x55d0c5bd6910, 1, 1;
L_0x55d0c5bd5060 .part L_0x55d0c5bd6a00, 1, 1;
L_0x55d0c5bd5190 .part L_0x55d0c5bd6af0, 1, 1;
L_0x55d0c5bd58d0 .part L_0x55d0c5bd6910, 2, 1;
L_0x55d0c5bd5a00 .part L_0x55d0c5bd6a00, 2, 1;
L_0x55d0c5bd5b80 .part L_0x55d0c5bd6af0, 2, 1;
L_0x55d0c5bd6150 .part L_0x55d0c5bd6910, 3, 1;
L_0x55d0c5bd6310 .part L_0x55d0c5bd6a00, 3, 1;
L_0x55d0c5bd64d0 .part L_0x55d0c5bd6af0, 3, 1;
L_0x55d0c5bd6700 .concat8 [ 1 1 1 1], L_0x55d0c5bd4160, L_0x55d0c5bd4ac0, L_0x55d0c5bd5370, L_0x55d0c5bd5d20;
L_0x55d0c5bd67a0 .concat8 [ 1 1 1 1], L_0x55d0c5bd45b0, L_0x55d0c5bd4e20, L_0x55d0c5bd57c0, L_0x55d0c5bd6040;
S_0x55d0c4ee1d20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4ee2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd3d00 .functor XOR 1, L_0x55d0c5bd46c0, L_0x55d0c5bd47f0, C4<0>, C4<0>;
L_0x55d0c5bd4160 .functor XOR 1, L_0x55d0c5bd3d00, L_0x55d0c5bd4920, C4<0>, C4<0>;
L_0x55d0c5bd4220 .functor AND 1, L_0x55d0c5bd46c0, L_0x55d0c5bd47f0, C4<1>, C4<1>;
L_0x55d0c5bd4330 .functor AND 1, L_0x55d0c5bd46c0, L_0x55d0c5bd4920, C4<1>, C4<1>;
L_0x55d0c5bd43f0 .functor AND 1, L_0x55d0c5bd47f0, L_0x55d0c5bd4920, C4<1>, C4<1>;
L_0x55d0c5bd4460 .functor OR 1, L_0x55d0c5bd4220, L_0x55d0c5bd4330, C4<0>, C4<0>;
L_0x55d0c5bd45b0 .functor OR 1, L_0x55d0c5bd43f0, L_0x55d0c5bd4460, C4<0>, C4<0>;
v0x55d0c4a03e70_0 .net "a", 0 0, L_0x55d0c5bd46c0;  1 drivers
v0x55d0c4a09270_0 .net "b", 0 0, L_0x55d0c5bd47f0;  1 drivers
v0x55d0c4a07690_0 .net "ca", 0 0, L_0x55d0c5bd45b0;  1 drivers
v0x55d0c4a07730_0 .net "cin", 0 0, L_0x55d0c5bd4920;  1 drivers
v0x55d0c4a05ab0_0 .net "sum", 0 0, L_0x55d0c5bd4160;  1 drivers
v0x55d0c49fc1f0_0 .net "w1", 0 0, L_0x55d0c5bd3d00;  1 drivers
v0x55d0c4a015f0_0 .net "w2", 0 0, L_0x55d0c5bd4220;  1 drivers
v0x55d0c49ffa10_0 .net "w3", 0 0, L_0x55d0c5bd4330;  1 drivers
v0x55d0c49fde30_0 .net "w4", 0 0, L_0x55d0c5bd43f0;  1 drivers
v0x55d0c49f28b0_0 .net "w5", 0 0, L_0x55d0c5bd4460;  1 drivers
S_0x55d0c4ec9250 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4ee2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd4a50 .functor XOR 1, L_0x55d0c5bd4f30, L_0x55d0c5bd5060, C4<0>, C4<0>;
L_0x55d0c5bd4ac0 .functor XOR 1, L_0x55d0c5bd4a50, L_0x55d0c5bd5190, C4<0>, C4<0>;
L_0x55d0c5bd4b30 .functor AND 1, L_0x55d0c5bd4f30, L_0x55d0c5bd5060, C4<1>, C4<1>;
L_0x55d0c5bd4ba0 .functor AND 1, L_0x55d0c5bd4f30, L_0x55d0c5bd5190, C4<1>, C4<1>;
L_0x55d0c5bd4c60 .functor AND 1, L_0x55d0c5bd5060, L_0x55d0c5bd5190, C4<1>, C4<1>;
L_0x55d0c5bd4cd0 .functor OR 1, L_0x55d0c5bd4b30, L_0x55d0c5bd4ba0, C4<0>, C4<0>;
L_0x55d0c5bd4e20 .functor OR 1, L_0x55d0c5bd4c60, L_0x55d0c5bd4cd0, C4<0>, C4<0>;
v0x55d0c49f7cb0_0 .net "a", 0 0, L_0x55d0c5bd4f30;  1 drivers
v0x55d0c49f60d0_0 .net "b", 0 0, L_0x55d0c5bd5060;  1 drivers
v0x55d0c49f44f0_0 .net "ca", 0 0, L_0x55d0c5bd4e20;  1 drivers
v0x55d0c49f4590_0 .net "cin", 0 0, L_0x55d0c5bd5190;  1 drivers
v0x55d0c49eac30_0 .net "sum", 0 0, L_0x55d0c5bd4ac0;  1 drivers
v0x55d0c49f0030_0 .net "w1", 0 0, L_0x55d0c5bd4a50;  1 drivers
v0x55d0c49ee450_0 .net "w2", 0 0, L_0x55d0c5bd4b30;  1 drivers
v0x55d0c49ec870_0 .net "w3", 0 0, L_0x55d0c5bd4ba0;  1 drivers
v0x55d0c49e2150_0 .net "w4", 0 0, L_0x55d0c5bd4c60;  1 drivers
v0x55d0c49e7550_0 .net "w5", 0 0, L_0x55d0c5bd4cd0;  1 drivers
S_0x55d0c4ed1060 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4ee2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd5300 .functor XOR 1, L_0x55d0c5bd58d0, L_0x55d0c5bd5a00, C4<0>, C4<0>;
L_0x55d0c5bd5370 .functor XOR 1, L_0x55d0c5bd5300, L_0x55d0c5bd5b80, C4<0>, C4<0>;
L_0x55d0c5bd5430 .functor AND 1, L_0x55d0c5bd58d0, L_0x55d0c5bd5a00, C4<1>, C4<1>;
L_0x55d0c5bd5540 .functor AND 1, L_0x55d0c5bd58d0, L_0x55d0c5bd5b80, C4<1>, C4<1>;
L_0x55d0c5bd5600 .functor AND 1, L_0x55d0c5bd5a00, L_0x55d0c5bd5b80, C4<1>, C4<1>;
L_0x55d0c5bd5670 .functor OR 1, L_0x55d0c5bd5430, L_0x55d0c5bd5540, C4<0>, C4<0>;
L_0x55d0c5bd57c0 .functor OR 1, L_0x55d0c5bd5600, L_0x55d0c5bd5670, C4<0>, C4<0>;
v0x55d0c49e5970_0 .net "a", 0 0, L_0x55d0c5bd58d0;  1 drivers
v0x55d0c49e3d90_0 .net "b", 0 0, L_0x55d0c5bd5a00;  1 drivers
v0x55d0c49da4d0_0 .net "ca", 0 0, L_0x55d0c5bd57c0;  1 drivers
v0x55d0c49da570_0 .net "cin", 0 0, L_0x55d0c5bd5b80;  1 drivers
v0x55d0c49df8d0_0 .net "sum", 0 0, L_0x55d0c5bd5370;  1 drivers
v0x55d0c49ddcf0_0 .net "w1", 0 0, L_0x55d0c5bd5300;  1 drivers
v0x55d0c49dc110_0 .net "w2", 0 0, L_0x55d0c5bd5430;  1 drivers
v0x55d0c49cfd90_0 .net "w3", 0 0, L_0x55d0c5bd5540;  1 drivers
v0x55d0c49d5190_0 .net "w4", 0 0, L_0x55d0c5bd5600;  1 drivers
v0x55d0c49d35b0_0 .net "w5", 0 0, L_0x55d0c5bd5670;  1 drivers
S_0x55d0c4ed0760 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4ee2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd5cb0 .functor XOR 1, L_0x55d0c5bd6150, L_0x55d0c5bd6310, C4<0>, C4<0>;
L_0x55d0c5bd5d20 .functor XOR 1, L_0x55d0c5bd5cb0, L_0x55d0c5bd64d0, C4<0>, C4<0>;
L_0x55d0c5bd5d90 .functor AND 1, L_0x55d0c5bd6150, L_0x55d0c5bd6310, C4<1>, C4<1>;
L_0x55d0c5bd5e00 .functor AND 1, L_0x55d0c5bd6150, L_0x55d0c5bd64d0, C4<1>, C4<1>;
L_0x55d0c5bd5ec0 .functor AND 1, L_0x55d0c5bd6310, L_0x55d0c5bd64d0, C4<1>, C4<1>;
L_0x55d0c5bd5f30 .functor OR 1, L_0x55d0c5bd5d90, L_0x55d0c5bd5e00, C4<0>, C4<0>;
L_0x55d0c5bd6040 .functor OR 1, L_0x55d0c5bd5ec0, L_0x55d0c5bd5f30, C4<0>, C4<0>;
v0x55d0c49d19d0_0 .net "a", 0 0, L_0x55d0c5bd6150;  1 drivers
v0x55d0c49c8110_0 .net "b", 0 0, L_0x55d0c5bd6310;  1 drivers
v0x55d0c49cd510_0 .net "ca", 0 0, L_0x55d0c5bd6040;  1 drivers
v0x55d0c49cd5b0_0 .net "cin", 0 0, L_0x55d0c5bd64d0;  1 drivers
v0x55d0c49cb930_0 .net "sum", 0 0, L_0x55d0c5bd5d20;  1 drivers
v0x55d0c49c9d50_0 .net "w1", 0 0, L_0x55d0c5bd5cb0;  1 drivers
v0x55d0c49bf630_0 .net "w2", 0 0, L_0x55d0c5bd5d90;  1 drivers
v0x55d0c49c4a30_0 .net "w3", 0 0, L_0x55d0c5bd5e00;  1 drivers
v0x55d0c49c2e50_0 .net "w4", 0 0, L_0x55d0c5bd5ec0;  1 drivers
v0x55d0c49c1270_0 .net "w5", 0 0, L_0x55d0c5bd5f30;  1 drivers
S_0x55d0c4ec0900 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c5007990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c53cb9e0_0 .net "a", 31 0, L_0x55d0c5bee690;  1 drivers
v0x55d0c53cb5b0_0 .net "b", 31 0, L_0x55d0c5bee780;  1 drivers
v0x55d0c53cb300_0 .net "ca", 31 0, L_0x55d0c5bee500;  1 drivers
v0x55d0c53cb3c0_0 .net "cin", 31 0, L_0x55d0c5bee870;  1 drivers
v0x55d0c53ed740_0 .net "sum", 31 0, L_0x55d0c5bee3c0;  1 drivers
L_0x55d0c5be2dd0 .part L_0x55d0c5bee690, 0, 16;
L_0x55d0c5be2e70 .part L_0x55d0c5bee780, 0, 16;
L_0x55d0c5be2f10 .part L_0x55d0c5bee870, 0, 16;
L_0x55d0c5bee0f0 .part L_0x55d0c5bee690, 16, 16;
L_0x55d0c5bee1e0 .part L_0x55d0c5bee780, 16, 16;
L_0x55d0c5bee2d0 .part L_0x55d0c5bee870, 16, 16;
L_0x55d0c5bee3c0 .concat8 [ 16 16 0 0], L_0x55d0c5be2b00, L_0x55d0c5bede20;
L_0x55d0c5bee500 .concat8 [ 16 16 0 0], L_0x55d0c5be2c40, L_0x55d0c5bedf60;
S_0x55d0c4ec0000 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4ec0900;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5466b70_0 .net "a", 15 0, L_0x55d0c5be2dd0;  1 drivers
v0x55d0c54664e0_0 .net "b", 15 0, L_0x55d0c5be2e70;  1 drivers
v0x55d0c5477310_0 .net "ca", 15 0, L_0x55d0c5be2c40;  1 drivers
v0x55d0c54773d0_0 .net "cin", 15 0, L_0x55d0c5be2f10;  1 drivers
v0x55d0c5476c10_0 .net "sum", 15 0, L_0x55d0c5be2b00;  1 drivers
L_0x55d0c5bdd170 .part L_0x55d0c5be2dd0, 0, 8;
L_0x55d0c5bdd210 .part L_0x55d0c5be2e70, 0, 8;
L_0x55d0c5bdd2b0 .part L_0x55d0c5be2f10, 0, 8;
L_0x55d0c5be2830 .part L_0x55d0c5be2dd0, 8, 8;
L_0x55d0c5be2920 .part L_0x55d0c5be2e70, 8, 8;
L_0x55d0c5be2a10 .part L_0x55d0c5be2f10, 8, 8;
L_0x55d0c5be2b00 .concat8 [ 8 8 0 0], L_0x55d0c5bdcea0, L_0x55d0c5be2560;
L_0x55d0c5be2c40 .concat8 [ 8 8 0 0], L_0x55d0c5bdcfe0, L_0x55d0c5be26a0;
S_0x55d0c4ea6730 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4ec0000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c48e0dc0_0 .net "a", 7 0, L_0x55d0c5bdd170;  1 drivers
v0x55d0c48df1e0_0 .net "b", 7 0, L_0x55d0c5bdd210;  1 drivers
v0x55d0c48d5920_0 .net "ca", 7 0, L_0x55d0c5bdcfe0;  1 drivers
v0x55d0c48dad20_0 .net "cin", 7 0, L_0x55d0c5bdd2b0;  1 drivers
v0x55d0c48d9140_0 .net "sum", 7 0, L_0x55d0c5bdcea0;  1 drivers
L_0x55d0c5bda340 .part L_0x55d0c5bdd170, 0, 4;
L_0x55d0c5bda3e0 .part L_0x55d0c5bdd210, 0, 4;
L_0x55d0c5bda480 .part L_0x55d0c5bdd2b0, 0, 4;
L_0x55d0c5bdcbd0 .part L_0x55d0c5bdd170, 4, 4;
L_0x55d0c5bdccc0 .part L_0x55d0c5bdd210, 4, 4;
L_0x55d0c5bdcdb0 .part L_0x55d0c5bdd2b0, 4, 4;
L_0x55d0c5bdcea0 .concat8 [ 4 4 0 0], L_0x55d0c5bda130, L_0x55d0c5bdc9c0;
L_0x55d0c5bdcfe0 .concat8 [ 4 4 0 0], L_0x55d0c5bda1d0, L_0x55d0c5bdca60;
S_0x55d0c4eae540 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4ea6730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c493d7d0_0 .net "a", 3 0, L_0x55d0c5bda340;  1 drivers
v0x55d0c4942bd0_0 .net "b", 3 0, L_0x55d0c5bda3e0;  1 drivers
v0x55d0c4940ff0_0 .net "ca", 3 0, L_0x55d0c5bda1d0;  1 drivers
v0x55d0c493f410_0 .net "cin", 3 0, L_0x55d0c5bda480;  1 drivers
v0x55d0c4934cf0_0 .net "sum", 3 0, L_0x55d0c5bda130;  1 drivers
L_0x55d0c5bd8130 .part L_0x55d0c5bda340, 0, 1;
L_0x55d0c5bd8260 .part L_0x55d0c5bda3e0, 0, 1;
L_0x55d0c5bd8390 .part L_0x55d0c5bda480, 0, 1;
L_0x55d0c5bd89a0 .part L_0x55d0c5bda340, 1, 1;
L_0x55d0c5bd8ad0 .part L_0x55d0c5bda3e0, 1, 1;
L_0x55d0c5bd8c00 .part L_0x55d0c5bda480, 1, 1;
L_0x55d0c5bd92b0 .part L_0x55d0c5bda340, 2, 1;
L_0x55d0c5bd93e0 .part L_0x55d0c5bda3e0, 2, 1;
L_0x55d0c5bd9560 .part L_0x55d0c5bda480, 2, 1;
L_0x55d0c5bd9b80 .part L_0x55d0c5bda340, 3, 1;
L_0x55d0c5bd9d40 .part L_0x55d0c5bda3e0, 3, 1;
L_0x55d0c5bd9f00 .part L_0x55d0c5bda480, 3, 1;
L_0x55d0c5bda130 .concat8 [ 1 1 1 1], L_0x55d0c5bd7c10, L_0x55d0c5bd8530, L_0x55d0c5bd8de0, L_0x55d0c5bd9700;
L_0x55d0c5bda1d0 .concat8 [ 1 1 1 1], L_0x55d0c5bd8020, L_0x55d0c5bd8890, L_0x55d0c5bd91a0, L_0x55d0c5bd9a70;
S_0x55d0c4eadc40 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4eae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd6690 .functor XOR 1, L_0x55d0c5bd8130, L_0x55d0c5bd8260, C4<0>, C4<0>;
L_0x55d0c5bd7c10 .functor XOR 1, L_0x55d0c5bd6690, L_0x55d0c5bd8390, C4<0>, C4<0>;
L_0x55d0c5bd7cd0 .functor AND 1, L_0x55d0c5bd8130, L_0x55d0c5bd8260, C4<1>, C4<1>;
L_0x55d0c5bd7de0 .functor AND 1, L_0x55d0c5bd8130, L_0x55d0c5bd8390, C4<1>, C4<1>;
L_0x55d0c5bd7ea0 .functor AND 1, L_0x55d0c5bd8260, L_0x55d0c5bd8390, C4<1>, C4<1>;
L_0x55d0c5bd7f10 .functor OR 1, L_0x55d0c5bd7cd0, L_0x55d0c5bd7de0, C4<0>, C4<0>;
L_0x55d0c5bd8020 .functor OR 1, L_0x55d0c5bd7ea0, L_0x55d0c5bd7f10, C4<0>, C4<0>;
v0x55d0c4989c90_0 .net "a", 0 0, L_0x55d0c5bd8130;  1 drivers
v0x55d0c498f090_0 .net "b", 0 0, L_0x55d0c5bd8260;  1 drivers
v0x55d0c498d4b0_0 .net "ca", 0 0, L_0x55d0c5bd8020;  1 drivers
v0x55d0c498d550_0 .net "cin", 0 0, L_0x55d0c5bd8390;  1 drivers
v0x55d0c498b8d0_0 .net "sum", 0 0, L_0x55d0c5bd7c10;  1 drivers
v0x55d0c4982010_0 .net "w1", 0 0, L_0x55d0c5bd6690;  1 drivers
v0x55d0c4987410_0 .net "w2", 0 0, L_0x55d0c5bd7cd0;  1 drivers
v0x55d0c4985830_0 .net "w3", 0 0, L_0x55d0c5bd7de0;  1 drivers
v0x55d0c4983c50_0 .net "w4", 0 0, L_0x55d0c5bd7ea0;  1 drivers
v0x55d0c4979530_0 .net "w5", 0 0, L_0x55d0c5bd7f10;  1 drivers
S_0x55d0c4e9dde0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4eae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd84c0 .functor XOR 1, L_0x55d0c5bd89a0, L_0x55d0c5bd8ad0, C4<0>, C4<0>;
L_0x55d0c5bd8530 .functor XOR 1, L_0x55d0c5bd84c0, L_0x55d0c5bd8c00, C4<0>, C4<0>;
L_0x55d0c5bd85a0 .functor AND 1, L_0x55d0c5bd89a0, L_0x55d0c5bd8ad0, C4<1>, C4<1>;
L_0x55d0c5bd8610 .functor AND 1, L_0x55d0c5bd89a0, L_0x55d0c5bd8c00, C4<1>, C4<1>;
L_0x55d0c5bd86d0 .functor AND 1, L_0x55d0c5bd8ad0, L_0x55d0c5bd8c00, C4<1>, C4<1>;
L_0x55d0c5bd8740 .functor OR 1, L_0x55d0c5bd85a0, L_0x55d0c5bd8610, C4<0>, C4<0>;
L_0x55d0c5bd8890 .functor OR 1, L_0x55d0c5bd86d0, L_0x55d0c5bd8740, C4<0>, C4<0>;
v0x55d0c497e930_0 .net "a", 0 0, L_0x55d0c5bd89a0;  1 drivers
v0x55d0c497cd50_0 .net "b", 0 0, L_0x55d0c5bd8ad0;  1 drivers
v0x55d0c497b170_0 .net "ca", 0 0, L_0x55d0c5bd8890;  1 drivers
v0x55d0c497b210_0 .net "cin", 0 0, L_0x55d0c5bd8c00;  1 drivers
v0x55d0c49718b0_0 .net "sum", 0 0, L_0x55d0c5bd8530;  1 drivers
v0x55d0c4976cb0_0 .net "w1", 0 0, L_0x55d0c5bd84c0;  1 drivers
v0x55d0c49750d0_0 .net "w2", 0 0, L_0x55d0c5bd85a0;  1 drivers
v0x55d0c49734f0_0 .net "w3", 0 0, L_0x55d0c5bd8610;  1 drivers
v0x55d0c4967f70_0 .net "w4", 0 0, L_0x55d0c5bd86d0;  1 drivers
v0x55d0c496d370_0 .net "w5", 0 0, L_0x55d0c5bd8740;  1 drivers
S_0x55d0c4e9d4e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4eae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd8d70 .functor XOR 1, L_0x55d0c5bd92b0, L_0x55d0c5bd93e0, C4<0>, C4<0>;
L_0x55d0c5bd8de0 .functor XOR 1, L_0x55d0c5bd8d70, L_0x55d0c5bd9560, C4<0>, C4<0>;
L_0x55d0c5bd8ea0 .functor AND 1, L_0x55d0c5bd92b0, L_0x55d0c5bd93e0, C4<1>, C4<1>;
L_0x55d0c5bd8fb0 .functor AND 1, L_0x55d0c5bd92b0, L_0x55d0c5bd9560, C4<1>, C4<1>;
L_0x55d0c5bd9020 .functor AND 1, L_0x55d0c5bd93e0, L_0x55d0c5bd9560, C4<1>, C4<1>;
L_0x55d0c5bd9090 .functor OR 1, L_0x55d0c5bd8ea0, L_0x55d0c5bd8fb0, C4<0>, C4<0>;
L_0x55d0c5bd91a0 .functor OR 1, L_0x55d0c5bd9020, L_0x55d0c5bd9090, C4<0>, C4<0>;
v0x55d0c496b790_0 .net "a", 0 0, L_0x55d0c5bd92b0;  1 drivers
v0x55d0c4969bb0_0 .net "b", 0 0, L_0x55d0c5bd93e0;  1 drivers
v0x55d0c49602f0_0 .net "ca", 0 0, L_0x55d0c5bd91a0;  1 drivers
v0x55d0c4960390_0 .net "cin", 0 0, L_0x55d0c5bd9560;  1 drivers
v0x55d0c49656f0_0 .net "sum", 0 0, L_0x55d0c5bd8de0;  1 drivers
v0x55d0c4963b10_0 .net "w1", 0 0, L_0x55d0c5bd8d70;  1 drivers
v0x55d0c4961f30_0 .net "w2", 0 0, L_0x55d0c5bd8ea0;  1 drivers
v0x55d0c4957810_0 .net "w3", 0 0, L_0x55d0c5bd8fb0;  1 drivers
v0x55d0c495cc10_0 .net "w4", 0 0, L_0x55d0c5bd9020;  1 drivers
v0x55d0c495b030_0 .net "w5", 0 0, L_0x55d0c5bd9090;  1 drivers
S_0x55d0c4e84a10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4eae540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bd9690 .functor XOR 1, L_0x55d0c5bd9b80, L_0x55d0c5bd9d40, C4<0>, C4<0>;
L_0x55d0c5bd9700 .functor XOR 1, L_0x55d0c5bd9690, L_0x55d0c5bd9f00, C4<0>, C4<0>;
L_0x55d0c5bd9770 .functor AND 1, L_0x55d0c5bd9b80, L_0x55d0c5bd9d40, C4<1>, C4<1>;
L_0x55d0c5bd9830 .functor AND 1, L_0x55d0c5bd9b80, L_0x55d0c5bd9f00, C4<1>, C4<1>;
L_0x55d0c5bd98f0 .functor AND 1, L_0x55d0c5bd9d40, L_0x55d0c5bd9f00, C4<1>, C4<1>;
L_0x55d0c5bd9960 .functor OR 1, L_0x55d0c5bd9770, L_0x55d0c5bd9830, C4<0>, C4<0>;
L_0x55d0c5bd9a70 .functor OR 1, L_0x55d0c5bd98f0, L_0x55d0c5bd9960, C4<0>, C4<0>;
v0x55d0c4959450_0 .net "a", 0 0, L_0x55d0c5bd9b80;  1 drivers
v0x55d0c494fb90_0 .net "b", 0 0, L_0x55d0c5bd9d40;  1 drivers
v0x55d0c4954f90_0 .net "ca", 0 0, L_0x55d0c5bd9a70;  1 drivers
v0x55d0c4955030_0 .net "cin", 0 0, L_0x55d0c5bd9f00;  1 drivers
v0x55d0c49533b0_0 .net "sum", 0 0, L_0x55d0c5bd9700;  1 drivers
v0x55d0c49517d0_0 .net "w1", 0 0, L_0x55d0c5bd9690;  1 drivers
v0x55d0c4945450_0 .net "w2", 0 0, L_0x55d0c5bd9770;  1 drivers
v0x55d0c494a850_0 .net "w3", 0 0, L_0x55d0c5bd9830;  1 drivers
v0x55d0c4948c70_0 .net "w4", 0 0, L_0x55d0c5bd98f0;  1 drivers
v0x55d0c4947090_0 .net "w5", 0 0, L_0x55d0c5bd9960;  1 drivers
S_0x55d0c4e8c820 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4ea6730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c48ec2e0_0 .net "a", 3 0, L_0x55d0c5bdcbd0;  1 drivers
v0x55d0c48ea700_0 .net "b", 3 0, L_0x55d0c5bdccc0;  1 drivers
v0x55d0c48e8b20_0 .net "ca", 3 0, L_0x55d0c5bdca60;  1 drivers
v0x55d0c48dd5a0_0 .net "cin", 3 0, L_0x55d0c5bdcdb0;  1 drivers
v0x55d0c48e29a0_0 .net "sum", 3 0, L_0x55d0c5bdc9c0;  1 drivers
L_0x55d0c5bdaa40 .part L_0x55d0c5bdcbd0, 0, 1;
L_0x55d0c5bdab70 .part L_0x55d0c5bdccc0, 0, 1;
L_0x55d0c5bdaca0 .part L_0x55d0c5bdcdb0, 0, 1;
L_0x55d0c5bdb270 .part L_0x55d0c5bdcbd0, 1, 1;
L_0x55d0c5bdb3a0 .part L_0x55d0c5bdccc0, 1, 1;
L_0x55d0c5bdb4d0 .part L_0x55d0c5bdcdb0, 1, 1;
L_0x55d0c5bdbb90 .part L_0x55d0c5bdcbd0, 2, 1;
L_0x55d0c5bdbcc0 .part L_0x55d0c5bdccc0, 2, 1;
L_0x55d0c5bdbe40 .part L_0x55d0c5bdcdb0, 2, 1;
L_0x55d0c5bdc410 .part L_0x55d0c5bdcbd0, 3, 1;
L_0x55d0c5bdc5d0 .part L_0x55d0c5bdccc0, 3, 1;
L_0x55d0c5bdc790 .part L_0x55d0c5bdcdb0, 3, 1;
L_0x55d0c5bdc9c0 .concat8 [ 1 1 1 1], L_0x55d0c5bda520, L_0x55d0c5bdae40, L_0x55d0c5bdb670, L_0x55d0c5bdbfe0;
L_0x55d0c5bdca60 .concat8 [ 1 1 1 1], L_0x55d0c5bda930, L_0x55d0c5bdb160, L_0x55d0c5bdba80, L_0x55d0c5bdc300;
S_0x55d0c4e8bf20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4e8c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bda0c0 .functor XOR 1, L_0x55d0c5bdaa40, L_0x55d0c5bdab70, C4<0>, C4<0>;
L_0x55d0c5bda520 .functor XOR 1, L_0x55d0c5bda0c0, L_0x55d0c5bdaca0, C4<0>, C4<0>;
L_0x55d0c5bda5e0 .functor AND 1, L_0x55d0c5bdaa40, L_0x55d0c5bdab70, C4<1>, C4<1>;
L_0x55d0c5bda6f0 .functor AND 1, L_0x55d0c5bdaa40, L_0x55d0c5bdaca0, C4<1>, C4<1>;
L_0x55d0c5bda7b0 .functor AND 1, L_0x55d0c5bdab70, L_0x55d0c5bdaca0, C4<1>, C4<1>;
L_0x55d0c5bda820 .functor OR 1, L_0x55d0c5bda5e0, L_0x55d0c5bda6f0, C4<0>, C4<0>;
L_0x55d0c5bda930 .functor OR 1, L_0x55d0c5bda7b0, L_0x55d0c5bda820, C4<0>, C4<0>;
v0x55d0c493a0f0_0 .net "a", 0 0, L_0x55d0c5bdaa40;  1 drivers
v0x55d0c4938510_0 .net "b", 0 0, L_0x55d0c5bdab70;  1 drivers
v0x55d0c4936930_0 .net "ca", 0 0, L_0x55d0c5bda930;  1 drivers
v0x55d0c49369d0_0 .net "cin", 0 0, L_0x55d0c5bdaca0;  1 drivers
v0x55d0c492d070_0 .net "sum", 0 0, L_0x55d0c5bda520;  1 drivers
v0x55d0c4932470_0 .net "w1", 0 0, L_0x55d0c5bda0c0;  1 drivers
v0x55d0c4930890_0 .net "w2", 0 0, L_0x55d0c5bda5e0;  1 drivers
v0x55d0c492ecb0_0 .net "w3", 0 0, L_0x55d0c5bda6f0;  1 drivers
v0x55d0c4923730_0 .net "w4", 0 0, L_0x55d0c5bda7b0;  1 drivers
v0x55d0c4928b30_0 .net "w5", 0 0, L_0x55d0c5bda820;  1 drivers
S_0x55d0c4e7c0c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4e8c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bdadd0 .functor XOR 1, L_0x55d0c5bdb270, L_0x55d0c5bdb3a0, C4<0>, C4<0>;
L_0x55d0c5bdae40 .functor XOR 1, L_0x55d0c5bdadd0, L_0x55d0c5bdb4d0, C4<0>, C4<0>;
L_0x55d0c5bdaeb0 .functor AND 1, L_0x55d0c5bdb270, L_0x55d0c5bdb3a0, C4<1>, C4<1>;
L_0x55d0c5bdaf20 .functor AND 1, L_0x55d0c5bdb270, L_0x55d0c5bdb4d0, C4<1>, C4<1>;
L_0x55d0c5bdafe0 .functor AND 1, L_0x55d0c5bdb3a0, L_0x55d0c5bdb4d0, C4<1>, C4<1>;
L_0x55d0c5bdb050 .functor OR 1, L_0x55d0c5bdaeb0, L_0x55d0c5bdaf20, C4<0>, C4<0>;
L_0x55d0c5bdb160 .functor OR 1, L_0x55d0c5bdafe0, L_0x55d0c5bdb050, C4<0>, C4<0>;
v0x55d0c4926f50_0 .net "a", 0 0, L_0x55d0c5bdb270;  1 drivers
v0x55d0c4925370_0 .net "b", 0 0, L_0x55d0c5bdb3a0;  1 drivers
v0x55d0c491bab0_0 .net "ca", 0 0, L_0x55d0c5bdb160;  1 drivers
v0x55d0c491bb50_0 .net "cin", 0 0, L_0x55d0c5bdb4d0;  1 drivers
v0x55d0c4920eb0_0 .net "sum", 0 0, L_0x55d0c5bdae40;  1 drivers
v0x55d0c491f2d0_0 .net "w1", 0 0, L_0x55d0c5bdadd0;  1 drivers
v0x55d0c491d6f0_0 .net "w2", 0 0, L_0x55d0c5bdaeb0;  1 drivers
v0x55d0c4912fd0_0 .net "w3", 0 0, L_0x55d0c5bdaf20;  1 drivers
v0x55d0c49183d0_0 .net "w4", 0 0, L_0x55d0c5bdafe0;  1 drivers
v0x55d0c49167f0_0 .net "w5", 0 0, L_0x55d0c5bdb050;  1 drivers
S_0x55d0c4e7b7c0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4e8c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bdb600 .functor XOR 1, L_0x55d0c5bdbb90, L_0x55d0c5bdbcc0, C4<0>, C4<0>;
L_0x55d0c5bdb670 .functor XOR 1, L_0x55d0c5bdb600, L_0x55d0c5bdbe40, C4<0>, C4<0>;
L_0x55d0c5bdb730 .functor AND 1, L_0x55d0c5bdbb90, L_0x55d0c5bdbcc0, C4<1>, C4<1>;
L_0x55d0c5bdb840 .functor AND 1, L_0x55d0c5bdbb90, L_0x55d0c5bdbe40, C4<1>, C4<1>;
L_0x55d0c5bdb900 .functor AND 1, L_0x55d0c5bdbcc0, L_0x55d0c5bdbe40, C4<1>, C4<1>;
L_0x55d0c5bdb970 .functor OR 1, L_0x55d0c5bdb730, L_0x55d0c5bdb840, C4<0>, C4<0>;
L_0x55d0c5bdba80 .functor OR 1, L_0x55d0c5bdb900, L_0x55d0c5bdb970, C4<0>, C4<0>;
v0x55d0c4914c10_0 .net "a", 0 0, L_0x55d0c5bdbb90;  1 drivers
v0x55d0c490b350_0 .net "b", 0 0, L_0x55d0c5bdbcc0;  1 drivers
v0x55d0c4910750_0 .net "ca", 0 0, L_0x55d0c5bdba80;  1 drivers
v0x55d0c49107f0_0 .net "cin", 0 0, L_0x55d0c5bdbe40;  1 drivers
v0x55d0c490eb70_0 .net "sum", 0 0, L_0x55d0c5bdb670;  1 drivers
v0x55d0c490cf90_0 .net "w1", 0 0, L_0x55d0c5bdb600;  1 drivers
v0x55d0c48ff2c0_0 .net "w2", 0 0, L_0x55d0c5bdb730;  1 drivers
v0x55d0c49046c0_0 .net "w3", 0 0, L_0x55d0c5bdb840;  1 drivers
v0x55d0c4902ae0_0 .net "w4", 0 0, L_0x55d0c5bdb900;  1 drivers
v0x55d0c4900f00_0 .net "w5", 0 0, L_0x55d0c5bdb970;  1 drivers
S_0x55d0c4e72740 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4e8c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bdbf70 .functor XOR 1, L_0x55d0c5bdc410, L_0x55d0c5bdc5d0, C4<0>, C4<0>;
L_0x55d0c5bdbfe0 .functor XOR 1, L_0x55d0c5bdbf70, L_0x55d0c5bdc790, C4<0>, C4<0>;
L_0x55d0c5bdc050 .functor AND 1, L_0x55d0c5bdc410, L_0x55d0c5bdc5d0, C4<1>, C4<1>;
L_0x55d0c5bdc0c0 .functor AND 1, L_0x55d0c5bdc410, L_0x55d0c5bdc790, C4<1>, C4<1>;
L_0x55d0c5bdc180 .functor AND 1, L_0x55d0c5bdc5d0, L_0x55d0c5bdc790, C4<1>, C4<1>;
L_0x55d0c5bdc1f0 .functor OR 1, L_0x55d0c5bdc050, L_0x55d0c5bdc0c0, C4<0>, C4<0>;
L_0x55d0c5bdc300 .functor OR 1, L_0x55d0c5bdc180, L_0x55d0c5bdc1f0, C4<0>, C4<0>;
v0x55d0c48f7640_0 .net "a", 0 0, L_0x55d0c5bdc410;  1 drivers
v0x55d0c48fca40_0 .net "b", 0 0, L_0x55d0c5bdc5d0;  1 drivers
v0x55d0c48fae60_0 .net "ca", 0 0, L_0x55d0c5bdc300;  1 drivers
v0x55d0c48faf00_0 .net "cin", 0 0, L_0x55d0c5bdc790;  1 drivers
v0x55d0c48f9280_0 .net "sum", 0 0, L_0x55d0c5bdbfe0;  1 drivers
v0x55d0c48eeb60_0 .net "w1", 0 0, L_0x55d0c5bdbf70;  1 drivers
v0x55d0c48f3f60_0 .net "w2", 0 0, L_0x55d0c5bdc050;  1 drivers
v0x55d0c48f2380_0 .net "w3", 0 0, L_0x55d0c5bdc0c0;  1 drivers
v0x55d0c48f07a0_0 .net "w4", 0 0, L_0x55d0c5bdc180;  1 drivers
v0x55d0c48e6ee0_0 .net "w5", 0 0, L_0x55d0c5bdc1f0;  1 drivers
S_0x55d0c4e724c0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4ec0000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5455c40_0 .net "a", 7 0, L_0x55d0c5be2830;  1 drivers
v0x55d0c5478080_0 .net "b", 7 0, L_0x55d0c5be2920;  1 drivers
v0x55d0c5477930_0 .net "ca", 7 0, L_0x55d0c5be26a0;  1 drivers
v0x55d0c54779f0_0 .net "cin", 7 0, L_0x55d0c5be2a10;  1 drivers
v0x55d0c54559a0_0 .net "sum", 7 0, L_0x55d0c5be2560;  1 drivers
L_0x55d0c5bdfa00 .part L_0x55d0c5be2830, 0, 4;
L_0x55d0c5bdfaa0 .part L_0x55d0c5be2920, 0, 4;
L_0x55d0c5bdfb40 .part L_0x55d0c5be2a10, 0, 4;
L_0x55d0c5be2290 .part L_0x55d0c5be2830, 4, 4;
L_0x55d0c5be2380 .part L_0x55d0c5be2920, 4, 4;
L_0x55d0c5be2470 .part L_0x55d0c5be2a10, 4, 4;
L_0x55d0c5be2560 .concat8 [ 4 4 0 0], L_0x55d0c5bdf7f0, L_0x55d0c5be2080;
L_0x55d0c5be26a0 .concat8 [ 4 4 0 0], L_0x55d0c5bdf890, L_0x55d0c5be2120;
S_0x55d0c4e72250 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4e724c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c488a240_0 .net "a", 3 0, L_0x55d0c5bdfa00;  1 drivers
v0x55d0c4880980_0 .net "b", 3 0, L_0x55d0c5bdfaa0;  1 drivers
v0x55d0c4885d80_0 .net "ca", 3 0, L_0x55d0c5bdf890;  1 drivers
v0x55d0c48841a0_0 .net "cin", 3 0, L_0x55d0c5bdfb40;  1 drivers
v0x55d0c5619ad0_0 .net "sum", 3 0, L_0x55d0c5bdf7f0;  1 drivers
L_0x55d0c5bdd870 .part L_0x55d0c5bdfa00, 0, 1;
L_0x55d0c5bdd9a0 .part L_0x55d0c5bdfaa0, 0, 1;
L_0x55d0c5bddad0 .part L_0x55d0c5bdfb40, 0, 1;
L_0x55d0c5bde0a0 .part L_0x55d0c5bdfa00, 1, 1;
L_0x55d0c5bde1d0 .part L_0x55d0c5bdfaa0, 1, 1;
L_0x55d0c5bde300 .part L_0x55d0c5bdfb40, 1, 1;
L_0x55d0c5bde9c0 .part L_0x55d0c5bdfa00, 2, 1;
L_0x55d0c5bdeaf0 .part L_0x55d0c5bdfaa0, 2, 1;
L_0x55d0c5bdec70 .part L_0x55d0c5bdfb40, 2, 1;
L_0x55d0c5bdf240 .part L_0x55d0c5bdfa00, 3, 1;
L_0x55d0c5bdf400 .part L_0x55d0c5bdfaa0, 3, 1;
L_0x55d0c5bdf5c0 .part L_0x55d0c5bdfb40, 3, 1;
L_0x55d0c5bdf7f0 .concat8 [ 1 1 1 1], L_0x55d0c5bdd350, L_0x55d0c5bddc70, L_0x55d0c5bde4a0, L_0x55d0c5bdee10;
L_0x55d0c5bdf890 .concat8 [ 1 1 1 1], L_0x55d0c5bdd760, L_0x55d0c5bddf90, L_0x55d0c5bde8b0, L_0x55d0c5bdf130;
S_0x55d0c4e60570 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4e72250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bdc950 .functor XOR 1, L_0x55d0c5bdd870, L_0x55d0c5bdd9a0, C4<0>, C4<0>;
L_0x55d0c5bdd350 .functor XOR 1, L_0x55d0c5bdc950, L_0x55d0c5bddad0, C4<0>, C4<0>;
L_0x55d0c5bdd410 .functor AND 1, L_0x55d0c5bdd870, L_0x55d0c5bdd9a0, C4<1>, C4<1>;
L_0x55d0c5bdd520 .functor AND 1, L_0x55d0c5bdd870, L_0x55d0c5bddad0, C4<1>, C4<1>;
L_0x55d0c5bdd5e0 .functor AND 1, L_0x55d0c5bdd9a0, L_0x55d0c5bddad0, C4<1>, C4<1>;
L_0x55d0c5bdd650 .functor OR 1, L_0x55d0c5bdd410, L_0x55d0c5bdd520, C4<0>, C4<0>;
L_0x55d0c5bdd760 .functor OR 1, L_0x55d0c5bdd5e0, L_0x55d0c5bdd650, C4<0>, C4<0>;
v0x55d0c48d7560_0 .net "a", 0 0, L_0x55d0c5bdd870;  1 drivers
v0x55d0c48cce40_0 .net "b", 0 0, L_0x55d0c5bdd9a0;  1 drivers
v0x55d0c48d2240_0 .net "ca", 0 0, L_0x55d0c5bdd760;  1 drivers
v0x55d0c48d22e0_0 .net "cin", 0 0, L_0x55d0c5bddad0;  1 drivers
v0x55d0c48d0660_0 .net "sum", 0 0, L_0x55d0c5bdd350;  1 drivers
v0x55d0c48cea80_0 .net "w1", 0 0, L_0x55d0c5bdc950;  1 drivers
v0x55d0c48c51c0_0 .net "w2", 0 0, L_0x55d0c5bdd410;  1 drivers
v0x55d0c48ca5c0_0 .net "w3", 0 0, L_0x55d0c5bdd520;  1 drivers
v0x55d0c48c89e0_0 .net "w4", 0 0, L_0x55d0c5bdd5e0;  1 drivers
v0x55d0c48c6e00_0 .net "w5", 0 0, L_0x55d0c5bdd650;  1 drivers
S_0x55d0c4e68380 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4e72250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bddc00 .functor XOR 1, L_0x55d0c5bde0a0, L_0x55d0c5bde1d0, C4<0>, C4<0>;
L_0x55d0c5bddc70 .functor XOR 1, L_0x55d0c5bddc00, L_0x55d0c5bde300, C4<0>, C4<0>;
L_0x55d0c5bddce0 .functor AND 1, L_0x55d0c5bde0a0, L_0x55d0c5bde1d0, C4<1>, C4<1>;
L_0x55d0c5bddd50 .functor AND 1, L_0x55d0c5bde0a0, L_0x55d0c5bde300, C4<1>, C4<1>;
L_0x55d0c5bdde10 .functor AND 1, L_0x55d0c5bde1d0, L_0x55d0c5bde300, C4<1>, C4<1>;
L_0x55d0c5bdde80 .functor OR 1, L_0x55d0c5bddce0, L_0x55d0c5bddd50, C4<0>, C4<0>;
L_0x55d0c5bddf90 .functor OR 1, L_0x55d0c5bdde10, L_0x55d0c5bdde80, C4<0>, C4<0>;
v0x55d0c48baa80_0 .net "a", 0 0, L_0x55d0c5bde0a0;  1 drivers
v0x55d0c48bfe80_0 .net "b", 0 0, L_0x55d0c5bde1d0;  1 drivers
v0x55d0c48be2a0_0 .net "ca", 0 0, L_0x55d0c5bddf90;  1 drivers
v0x55d0c48be340_0 .net "cin", 0 0, L_0x55d0c5bde300;  1 drivers
v0x55d0c48bc6c0_0 .net "sum", 0 0, L_0x55d0c5bddc70;  1 drivers
v0x55d0c48b2e00_0 .net "w1", 0 0, L_0x55d0c5bddc00;  1 drivers
v0x55d0c48b8200_0 .net "w2", 0 0, L_0x55d0c5bddce0;  1 drivers
v0x55d0c48b6620_0 .net "w3", 0 0, L_0x55d0c5bddd50;  1 drivers
v0x55d0c48b4a40_0 .net "w4", 0 0, L_0x55d0c5bdde10;  1 drivers
v0x55d0c48aa320_0 .net "w5", 0 0, L_0x55d0c5bdde80;  1 drivers
S_0x55d0c4e67a80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4e72250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bde430 .functor XOR 1, L_0x55d0c5bde9c0, L_0x55d0c5bdeaf0, C4<0>, C4<0>;
L_0x55d0c5bde4a0 .functor XOR 1, L_0x55d0c5bde430, L_0x55d0c5bdec70, C4<0>, C4<0>;
L_0x55d0c5bde560 .functor AND 1, L_0x55d0c5bde9c0, L_0x55d0c5bdeaf0, C4<1>, C4<1>;
L_0x55d0c5bde670 .functor AND 1, L_0x55d0c5bde9c0, L_0x55d0c5bdec70, C4<1>, C4<1>;
L_0x55d0c5bde730 .functor AND 1, L_0x55d0c5bdeaf0, L_0x55d0c5bdec70, C4<1>, C4<1>;
L_0x55d0c5bde7a0 .functor OR 1, L_0x55d0c5bde560, L_0x55d0c5bde670, C4<0>, C4<0>;
L_0x55d0c5bde8b0 .functor OR 1, L_0x55d0c5bde730, L_0x55d0c5bde7a0, C4<0>, C4<0>;
v0x55d0c48af720_0 .net "a", 0 0, L_0x55d0c5bde9c0;  1 drivers
v0x55d0c48adb40_0 .net "b", 0 0, L_0x55d0c5bdeaf0;  1 drivers
v0x55d0c48abf60_0 .net "ca", 0 0, L_0x55d0c5bde8b0;  1 drivers
v0x55d0c48ac000_0 .net "cin", 0 0, L_0x55d0c5bdec70;  1 drivers
v0x55d0c48a26a0_0 .net "sum", 0 0, L_0x55d0c5bde4a0;  1 drivers
v0x55d0c48a7aa0_0 .net "w1", 0 0, L_0x55d0c5bde430;  1 drivers
v0x55d0c48a5ec0_0 .net "w2", 0 0, L_0x55d0c5bde560;  1 drivers
v0x55d0c48a42e0_0 .net "w3", 0 0, L_0x55d0c5bde670;  1 drivers
v0x55d0c4898d60_0 .net "w4", 0 0, L_0x55d0c5bde730;  1 drivers
v0x55d0c489e160_0 .net "w5", 0 0, L_0x55d0c5bde7a0;  1 drivers
S_0x55d0c4e57c20 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4e72250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bdeda0 .functor XOR 1, L_0x55d0c5bdf240, L_0x55d0c5bdf400, C4<0>, C4<0>;
L_0x55d0c5bdee10 .functor XOR 1, L_0x55d0c5bdeda0, L_0x55d0c5bdf5c0, C4<0>, C4<0>;
L_0x55d0c5bdee80 .functor AND 1, L_0x55d0c5bdf240, L_0x55d0c5bdf400, C4<1>, C4<1>;
L_0x55d0c5bdeef0 .functor AND 1, L_0x55d0c5bdf240, L_0x55d0c5bdf5c0, C4<1>, C4<1>;
L_0x55d0c5bdefb0 .functor AND 1, L_0x55d0c5bdf400, L_0x55d0c5bdf5c0, C4<1>, C4<1>;
L_0x55d0c5bdf020 .functor OR 1, L_0x55d0c5bdee80, L_0x55d0c5bdeef0, C4<0>, C4<0>;
L_0x55d0c5bdf130 .functor OR 1, L_0x55d0c5bdefb0, L_0x55d0c5bdf020, C4<0>, C4<0>;
v0x55d0c489c580_0 .net "a", 0 0, L_0x55d0c5bdf240;  1 drivers
v0x55d0c489a9a0_0 .net "b", 0 0, L_0x55d0c5bdf400;  1 drivers
v0x55d0c48910e0_0 .net "ca", 0 0, L_0x55d0c5bdf130;  1 drivers
v0x55d0c4891180_0 .net "cin", 0 0, L_0x55d0c5bdf5c0;  1 drivers
v0x55d0c48964e0_0 .net "sum", 0 0, L_0x55d0c5bdee10;  1 drivers
v0x55d0c4894900_0 .net "w1", 0 0, L_0x55d0c5bdeda0;  1 drivers
v0x55d0c4892d20_0 .net "w2", 0 0, L_0x55d0c5bdee80;  1 drivers
v0x55d0c4888600_0 .net "w3", 0 0, L_0x55d0c5bdeef0;  1 drivers
v0x55d0c488da00_0 .net "w4", 0 0, L_0x55d0c5bdefb0;  1 drivers
v0x55d0c488be20_0 .net "w5", 0 0, L_0x55d0c5bdf020;  1 drivers
S_0x55d0c4e57320 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4e724c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5434140_0 .net "a", 3 0, L_0x55d0c5be2290;  1 drivers
v0x55d0c5433e90_0 .net "b", 3 0, L_0x55d0c5be2380;  1 drivers
v0x55d0c5456320_0 .net "ca", 3 0, L_0x55d0c5be2120;  1 drivers
v0x55d0c54563e0_0 .net "cin", 3 0, L_0x55d0c5be2470;  1 drivers
v0x55d0c5455ef0_0 .net "sum", 3 0, L_0x55d0c5be2080;  1 drivers
L_0x55d0c5be0100 .part L_0x55d0c5be2290, 0, 1;
L_0x55d0c5be0230 .part L_0x55d0c5be2380, 0, 1;
L_0x55d0c5be0360 .part L_0x55d0c5be2470, 0, 1;
L_0x55d0c5be0930 .part L_0x55d0c5be2290, 1, 1;
L_0x55d0c5be0a60 .part L_0x55d0c5be2380, 1, 1;
L_0x55d0c5be0b90 .part L_0x55d0c5be2470, 1, 1;
L_0x55d0c5be1250 .part L_0x55d0c5be2290, 2, 1;
L_0x55d0c5be1380 .part L_0x55d0c5be2380, 2, 1;
L_0x55d0c5be1500 .part L_0x55d0c5be2470, 2, 1;
L_0x55d0c5be1ad0 .part L_0x55d0c5be2290, 3, 1;
L_0x55d0c5be1c90 .part L_0x55d0c5be2380, 3, 1;
L_0x55d0c5be1e50 .part L_0x55d0c5be2470, 3, 1;
L_0x55d0c5be2080 .concat8 [ 1 1 1 1], L_0x55d0c5bdfbe0, L_0x55d0c5be0500, L_0x55d0c5be0d30, L_0x55d0c5be16a0;
L_0x55d0c5be2120 .concat8 [ 1 1 1 1], L_0x55d0c5bdfff0, L_0x55d0c5be0820, L_0x55d0c5be1140, L_0x55d0c5be19c0;
S_0x55d0c4e3e850 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4e57320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bdf780 .functor XOR 1, L_0x55d0c5be0100, L_0x55d0c5be0230, C4<0>, C4<0>;
L_0x55d0c5bdfbe0 .functor XOR 1, L_0x55d0c5bdf780, L_0x55d0c5be0360, C4<0>, C4<0>;
L_0x55d0c5bdfca0 .functor AND 1, L_0x55d0c5be0100, L_0x55d0c5be0230, C4<1>, C4<1>;
L_0x55d0c5bdfdb0 .functor AND 1, L_0x55d0c5be0100, L_0x55d0c5be0360, C4<1>, C4<1>;
L_0x55d0c5bdfe70 .functor AND 1, L_0x55d0c5be0230, L_0x55d0c5be0360, C4<1>, C4<1>;
L_0x55d0c5bdfee0 .functor OR 1, L_0x55d0c5bdfca0, L_0x55d0c5bdfdb0, C4<0>, C4<0>;
L_0x55d0c5bdfff0 .functor OR 1, L_0x55d0c5bdfe70, L_0x55d0c5bdfee0, C4<0>, C4<0>;
v0x55d0c5479d00_0 .net "a", 0 0, L_0x55d0c5be0100;  1 drivers
v0x55d0c4bbe880_0 .net "b", 0 0, L_0x55d0c5be0230;  1 drivers
v0x55d0c4bbe940_0 .net "ca", 0 0, L_0x55d0c5bdfff0;  1 drivers
v0x55d0c53ef2a0_0 .net "cin", 0 0, L_0x55d0c5be0360;  1 drivers
v0x55d0c53ef360_0 .net "sum", 0 0, L_0x55d0c5bdfbe0;  1 drivers
v0x55d0c53ef0b0_0 .net "w1", 0 0, L_0x55d0c5bdf780;  1 drivers
v0x55d0c53ef170_0 .net "w2", 0 0, L_0x55d0c5bdfca0;  1 drivers
v0x55d0c4a1eac0_0 .net "w3", 0 0, L_0x55d0c5bdfdb0;  1 drivers
v0x55d0c4a1eb80_0 .net "w4", 0 0, L_0x55d0c5bdfe70;  1 drivers
v0x55d0c5364d10_0 .net "w5", 0 0, L_0x55d0c5bdfee0;  1 drivers
S_0x55d0c4e46660 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4e57320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be0490 .functor XOR 1, L_0x55d0c5be0930, L_0x55d0c5be0a60, C4<0>, C4<0>;
L_0x55d0c5be0500 .functor XOR 1, L_0x55d0c5be0490, L_0x55d0c5be0b90, C4<0>, C4<0>;
L_0x55d0c5be0570 .functor AND 1, L_0x55d0c5be0930, L_0x55d0c5be0a60, C4<1>, C4<1>;
L_0x55d0c5be05e0 .functor AND 1, L_0x55d0c5be0930, L_0x55d0c5be0b90, C4<1>, C4<1>;
L_0x55d0c5be06a0 .functor AND 1, L_0x55d0c5be0a60, L_0x55d0c5be0b90, C4<1>, C4<1>;
L_0x55d0c5be0710 .functor OR 1, L_0x55d0c5be0570, L_0x55d0c5be05e0, C4<0>, C4<0>;
L_0x55d0c5be0820 .functor OR 1, L_0x55d0c5be06a0, L_0x55d0c5be0710, C4<0>, C4<0>;
v0x55d0c5364750_0 .net "a", 0 0, L_0x55d0c5be0930;  1 drivers
v0x55d0c5364500_0 .net "b", 0 0, L_0x55d0c5be0a60;  1 drivers
v0x55d0c53645c0_0 .net "ca", 0 0, L_0x55d0c5be0820;  1 drivers
v0x55d0c51c4780_0 .net "cin", 0 0, L_0x55d0c5be0b90;  1 drivers
v0x55d0c51c4840_0 .net "sum", 0 0, L_0x55d0c5be0500;  1 drivers
v0x55d0c5139920_0 .net "w1", 0 0, L_0x55d0c5be0490;  1 drivers
v0x55d0c51399e0_0 .net "w2", 0 0, L_0x55d0c5be0570;  1 drivers
v0x55d0c4a1e7d0_0 .net "w3", 0 0, L_0x55d0c5be05e0;  1 drivers
v0x55d0c4a1e890_0 .net "w4", 0 0, L_0x55d0c5be06a0;  1 drivers
v0x55d0c4f89ac0_0 .net "w5", 0 0, L_0x55d0c5be0710;  1 drivers
S_0x55d0c4e45d60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4e57320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be0cc0 .functor XOR 1, L_0x55d0c5be1250, L_0x55d0c5be1380, C4<0>, C4<0>;
L_0x55d0c5be0d30 .functor XOR 1, L_0x55d0c5be0cc0, L_0x55d0c5be1500, C4<0>, C4<0>;
L_0x55d0c5be0df0 .functor AND 1, L_0x55d0c5be1250, L_0x55d0c5be1380, C4<1>, C4<1>;
L_0x55d0c5be0f00 .functor AND 1, L_0x55d0c5be1250, L_0x55d0c5be1500, C4<1>, C4<1>;
L_0x55d0c5be0fc0 .functor AND 1, L_0x55d0c5be1380, L_0x55d0c5be1500, C4<1>, C4<1>;
L_0x55d0c5be1030 .functor OR 1, L_0x55d0c5be0df0, L_0x55d0c5be0f00, C4<0>, C4<0>;
L_0x55d0c5be1140 .functor OR 1, L_0x55d0c5be0fc0, L_0x55d0c5be1030, C4<0>, C4<0>;
v0x55d0c4f89500_0 .net "a", 0 0, L_0x55d0c5be1250;  1 drivers
v0x55d0c4f892b0_0 .net "b", 0 0, L_0x55d0c5be1380;  1 drivers
v0x55d0c4f89370_0 .net "ca", 0 0, L_0x55d0c5be1140;  1 drivers
v0x55d0c4de9640_0 .net "cin", 0 0, L_0x55d0c5be1500;  1 drivers
v0x55d0c4de9700_0 .net "sum", 0 0, L_0x55d0c5be0d30;  1 drivers
v0x55d0c4a1e580_0 .net "w1", 0 0, L_0x55d0c5be0cc0;  1 drivers
v0x55d0c4a1e640_0 .net "w2", 0 0, L_0x55d0c5be0df0;  1 drivers
v0x55d0c4d5eb20_0 .net "w3", 0 0, L_0x55d0c5be0f00;  1 drivers
v0x55d0c4d5ebe0_0 .net "w4", 0 0, L_0x55d0c5be0fc0;  1 drivers
v0x55d0c573e950_0 .net "w5", 0 0, L_0x55d0c5be1030;  1 drivers
S_0x55d0c4e35f00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4e57320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be1630 .functor XOR 1, L_0x55d0c5be1ad0, L_0x55d0c5be1c90, C4<0>, C4<0>;
L_0x55d0c5be16a0 .functor XOR 1, L_0x55d0c5be1630, L_0x55d0c5be1e50, C4<0>, C4<0>;
L_0x55d0c5be1710 .functor AND 1, L_0x55d0c5be1ad0, L_0x55d0c5be1c90, C4<1>, C4<1>;
L_0x55d0c5be1780 .functor AND 1, L_0x55d0c5be1ad0, L_0x55d0c5be1e50, C4<1>, C4<1>;
L_0x55d0c5be1840 .functor AND 1, L_0x55d0c5be1c90, L_0x55d0c5be1e50, C4<1>, C4<1>;
L_0x55d0c5be18b0 .functor OR 1, L_0x55d0c5be1710, L_0x55d0c5be1780, C4<0>, C4<0>;
L_0x55d0c5be19c0 .functor OR 1, L_0x55d0c5be1840, L_0x55d0c5be18b0, C4<0>, C4<0>;
v0x55d0c573e620_0 .net "a", 0 0, L_0x55d0c5be1ad0;  1 drivers
v0x55d0c56a3e90_0 .net "b", 0 0, L_0x55d0c5be1c90;  1 drivers
v0x55d0c56a3f50_0 .net "ca", 0 0, L_0x55d0c5be19c0;  1 drivers
v0x55d0c5433bf0_0 .net "cin", 0 0, L_0x55d0c5be1e50;  1 drivers
v0x55d0c5433cb0_0 .net "sum", 0 0, L_0x55d0c5be16a0;  1 drivers
v0x55d0c5478e10_0 .net "w1", 0 0, L_0x55d0c5be1630;  1 drivers
v0x55d0c5478ed0_0 .net "w2", 0 0, L_0x55d0c5be1710;  1 drivers
v0x55d0c5478b00_0 .net "w3", 0 0, L_0x55d0c5be1780;  1 drivers
v0x55d0c5478bc0_0 .net "w4", 0 0, L_0x55d0c5be1840;  1 drivers
v0x55d0c54345f0_0 .net "w5", 0 0, L_0x55d0c5be18b0;  1 drivers
S_0x55d0c4e35600 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4ec0900;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c53ee1c0_0 .net "a", 15 0, L_0x55d0c5bee0f0;  1 drivers
v0x55d0c53a9c00_0 .net "b", 15 0, L_0x55d0c5bee1e0;  1 drivers
v0x55d0c53a9800_0 .net "ca", 15 0, L_0x55d0c5bedf60;  1 drivers
v0x55d0c53a98c0_0 .net "cin", 15 0, L_0x55d0c5bee2d0;  1 drivers
v0x55d0c53a9550_0 .net "sum", 15 0, L_0x55d0c5bede20;  1 drivers
L_0x55d0c5be8490 .part L_0x55d0c5bee0f0, 0, 8;
L_0x55d0c5be8530 .part L_0x55d0c5bee1e0, 0, 8;
L_0x55d0c5be85d0 .part L_0x55d0c5bee2d0, 0, 8;
L_0x55d0c5bedb50 .part L_0x55d0c5bee0f0, 8, 8;
L_0x55d0c5bedc40 .part L_0x55d0c5bee1e0, 8, 8;
L_0x55d0c5bedd30 .part L_0x55d0c5bee2d0, 8, 8;
L_0x55d0c5bede20 .concat8 [ 8 8 0 0], L_0x55d0c5be81c0, L_0x55d0c5bed880;
L_0x55d0c5bedf60 .concat8 [ 8 8 0 0], L_0x55d0c5be8300, L_0x55d0c5bed9c0;
S_0x55d0c4e1bd30 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4e35600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5411400_0 .net "a", 7 0, L_0x55d0c5be8490;  1 drivers
v0x55d0c5433840_0 .net "b", 7 0, L_0x55d0c5be8530;  1 drivers
v0x55d0c54330f0_0 .net "ca", 7 0, L_0x55d0c5be8300;  1 drivers
v0x55d0c54331b0_0 .net "cin", 7 0, L_0x55d0c5be85d0;  1 drivers
v0x55d0c5411160_0 .net "sum", 7 0, L_0x55d0c5be81c0;  1 drivers
L_0x55d0c5be5660 .part L_0x55d0c5be8490, 0, 4;
L_0x55d0c5be5700 .part L_0x55d0c5be8530, 0, 4;
L_0x55d0c5be57a0 .part L_0x55d0c5be85d0, 0, 4;
L_0x55d0c5be7ef0 .part L_0x55d0c5be8490, 4, 4;
L_0x55d0c5be7fe0 .part L_0x55d0c5be8530, 4, 4;
L_0x55d0c5be80d0 .part L_0x55d0c5be85d0, 4, 4;
L_0x55d0c5be81c0 .concat8 [ 4 4 0 0], L_0x55d0c5be5450, L_0x55d0c5be7ce0;
L_0x55d0c5be8300 .concat8 [ 4 4 0 0], L_0x55d0c5be54f0, L_0x55d0c5be7d80;
S_0x55d0c4e23b40 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4e1bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5459bc0_0 .net "a", 3 0, L_0x55d0c5be5660;  1 drivers
v0x55d0c5444e50_0 .net "b", 3 0, L_0x55d0c5be5700;  1 drivers
v0x55d0c54447c0_0 .net "ca", 3 0, L_0x55d0c5be54f0;  1 drivers
v0x55d0c5444880_0 .net "cin", 3 0, L_0x55d0c5be57a0;  1 drivers
v0x55d0c54555f0_0 .net "sum", 3 0, L_0x55d0c5be5450;  1 drivers
L_0x55d0c5be34d0 .part L_0x55d0c5be5660, 0, 1;
L_0x55d0c5be3600 .part L_0x55d0c5be5700, 0, 1;
L_0x55d0c5be3730 .part L_0x55d0c5be57a0, 0, 1;
L_0x55d0c5be3d00 .part L_0x55d0c5be5660, 1, 1;
L_0x55d0c5be3e30 .part L_0x55d0c5be5700, 1, 1;
L_0x55d0c5be3f60 .part L_0x55d0c5be57a0, 1, 1;
L_0x55d0c5be4620 .part L_0x55d0c5be5660, 2, 1;
L_0x55d0c5be4750 .part L_0x55d0c5be5700, 2, 1;
L_0x55d0c5be48d0 .part L_0x55d0c5be57a0, 2, 1;
L_0x55d0c5be4ea0 .part L_0x55d0c5be5660, 3, 1;
L_0x55d0c5be5060 .part L_0x55d0c5be5700, 3, 1;
L_0x55d0c5be5220 .part L_0x55d0c5be57a0, 3, 1;
L_0x55d0c5be5450 .concat8 [ 1 1 1 1], L_0x55d0c5be2fb0, L_0x55d0c5be38d0, L_0x55d0c5be4100, L_0x55d0c5be4a70;
L_0x55d0c5be54f0 .concat8 [ 1 1 1 1], L_0x55d0c5be33c0, L_0x55d0c5be3bf0, L_0x55d0c5be4510, L_0x55d0c5be4d90;
S_0x55d0c4e23240 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4e23b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be2010 .functor XOR 1, L_0x55d0c5be34d0, L_0x55d0c5be3600, C4<0>, C4<0>;
L_0x55d0c5be2fb0 .functor XOR 1, L_0x55d0c5be2010, L_0x55d0c5be3730, C4<0>, C4<0>;
L_0x55d0c5be3070 .functor AND 1, L_0x55d0c5be34d0, L_0x55d0c5be3600, C4<1>, C4<1>;
L_0x55d0c5be3180 .functor AND 1, L_0x55d0c5be34d0, L_0x55d0c5be3730, C4<1>, C4<1>;
L_0x55d0c5be3240 .functor AND 1, L_0x55d0c5be3600, L_0x55d0c5be3730, C4<1>, C4<1>;
L_0x55d0c5be32b0 .functor OR 1, L_0x55d0c5be3070, L_0x55d0c5be3180, C4<0>, C4<0>;
L_0x55d0c5be33c0 .functor OR 1, L_0x55d0c5be3240, L_0x55d0c5be32b0, C4<0>, C4<0>;
v0x55d0c5466290_0 .net "a", 0 0, L_0x55d0c5be34d0;  1 drivers
v0x55d0c546e980_0 .net "b", 0 0, L_0x55d0c5be3600;  1 drivers
v0x55d0c546ea40_0 .net "ca", 0 0, L_0x55d0c5be33c0;  1 drivers
v0x55d0c546e2f0_0 .net "cin", 0 0, L_0x55d0c5be3730;  1 drivers
v0x55d0c546e3b0_0 .net "sum", 0 0, L_0x55d0c5be2fb0;  1 drivers
v0x55d0c5476640_0 .net "w1", 0 0, L_0x55d0c5be2010;  1 drivers
v0x55d0c5476700_0 .net "w2", 0 0, L_0x55d0c5be3070;  1 drivers
v0x55d0c5475f40_0 .net "w3", 0 0, L_0x55d0c5be3180;  1 drivers
v0x55d0c5476000_0 .net "w4", 0 0, L_0x55d0c5be3240;  1 drivers
v0x55d0c546e150_0 .net "w5", 0 0, L_0x55d0c5be32b0;  1 drivers
S_0x55d0c4e133e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4e23b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be3860 .functor XOR 1, L_0x55d0c5be3d00, L_0x55d0c5be3e30, C4<0>, C4<0>;
L_0x55d0c5be38d0 .functor XOR 1, L_0x55d0c5be3860, L_0x55d0c5be3f60, C4<0>, C4<0>;
L_0x55d0c5be3940 .functor AND 1, L_0x55d0c5be3d00, L_0x55d0c5be3e30, C4<1>, C4<1>;
L_0x55d0c5be39b0 .functor AND 1, L_0x55d0c5be3d00, L_0x55d0c5be3f60, C4<1>, C4<1>;
L_0x55d0c5be3a70 .functor AND 1, L_0x55d0c5be3e30, L_0x55d0c5be3f60, C4<1>, C4<1>;
L_0x55d0c5be3ae0 .functor OR 1, L_0x55d0c5be3940, L_0x55d0c5be39b0, C4<0>, C4<0>;
L_0x55d0c5be3bf0 .functor OR 1, L_0x55d0c5be3a70, L_0x55d0c5be3ae0, C4<0>, C4<0>;
v0x55d0c5470390_0 .net "a", 0 0, L_0x55d0c5be3d00;  1 drivers
v0x55d0c54758a0_0 .net "b", 0 0, L_0x55d0c5be3e30;  1 drivers
v0x55d0c5475960_0 .net "ca", 0 0, L_0x55d0c5be3bf0;  1 drivers
v0x55d0c5473b80_0 .net "cin", 0 0, L_0x55d0c5be3f60;  1 drivers
v0x55d0c5473c40_0 .net "sum", 0 0, L_0x55d0c5be38d0;  1 drivers
v0x55d0c5471fa0_0 .net "w1", 0 0, L_0x55d0c5be3860;  1 drivers
v0x55d0c5472060_0 .net "w2", 0 0, L_0x55d0c5be3940;  1 drivers
v0x55d0c5468710_0 .net "w3", 0 0, L_0x55d0c5be39b0;  1 drivers
v0x55d0c54687d0_0 .net "w4", 0 0, L_0x55d0c5be3a70;  1 drivers
v0x55d0c546bfb0_0 .net "w5", 0 0, L_0x55d0c5be3ae0;  1 drivers
S_0x55d0c4e12ae0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4e23b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be4090 .functor XOR 1, L_0x55d0c5be4620, L_0x55d0c5be4750, C4<0>, C4<0>;
L_0x55d0c5be4100 .functor XOR 1, L_0x55d0c5be4090, L_0x55d0c5be48d0, C4<0>, C4<0>;
L_0x55d0c5be41c0 .functor AND 1, L_0x55d0c5be4620, L_0x55d0c5be4750, C4<1>, C4<1>;
L_0x55d0c5be42d0 .functor AND 1, L_0x55d0c5be4620, L_0x55d0c5be48d0, C4<1>, C4<1>;
L_0x55d0c5be4390 .functor AND 1, L_0x55d0c5be4750, L_0x55d0c5be48d0, C4<1>, C4<1>;
L_0x55d0c5be4400 .functor OR 1, L_0x55d0c5be41c0, L_0x55d0c5be42d0, C4<0>, C4<0>;
L_0x55d0c5be4510 .functor OR 1, L_0x55d0c5be4390, L_0x55d0c5be4400, C4<0>, C4<0>;
v0x55d0c546a320_0 .net "a", 0 0, L_0x55d0c5be4620;  1 drivers
v0x55d0c545e220_0 .net "b", 0 0, L_0x55d0c5be4750;  1 drivers
v0x55d0c545e2e0_0 .net "ca", 0 0, L_0x55d0c5be4510;  1 drivers
v0x55d0c545db90_0 .net "cin", 0 0, L_0x55d0c5be48d0;  1 drivers
v0x55d0c545dc50_0 .net "sum", 0 0, L_0x55d0c5be4100;  1 drivers
v0x55d0c5465ee0_0 .net "w1", 0 0, L_0x55d0c5be4090;  1 drivers
v0x55d0c5465fa0_0 .net "w2", 0 0, L_0x55d0c5be41c0;  1 drivers
v0x55d0c54657e0_0 .net "w3", 0 0, L_0x55d0c5be42d0;  1 drivers
v0x55d0c54658a0_0 .net "w4", 0 0, L_0x55d0c5be4390;  1 drivers
v0x55d0c545d9f0_0 .net "w5", 0 0, L_0x55d0c5be4400;  1 drivers
S_0x55d0c4dfa010 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4e23b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be4a00 .functor XOR 1, L_0x55d0c5be4ea0, L_0x55d0c5be5060, C4<0>, C4<0>;
L_0x55d0c5be4a70 .functor XOR 1, L_0x55d0c5be4a00, L_0x55d0c5be5220, C4<0>, C4<0>;
L_0x55d0c5be4ae0 .functor AND 1, L_0x55d0c5be4ea0, L_0x55d0c5be5060, C4<1>, C4<1>;
L_0x55d0c5be4b50 .functor AND 1, L_0x55d0c5be4ea0, L_0x55d0c5be5220, C4<1>, C4<1>;
L_0x55d0c5be4c10 .functor AND 1, L_0x55d0c5be5060, L_0x55d0c5be5220, C4<1>, C4<1>;
L_0x55d0c5be4c80 .functor OR 1, L_0x55d0c5be4ae0, L_0x55d0c5be4b50, C4<0>, C4<0>;
L_0x55d0c5be4d90 .functor OR 1, L_0x55d0c5be4c10, L_0x55d0c5be4c80, C4<0>, C4<0>;
v0x55d0c545fc30_0 .net "a", 0 0, L_0x55d0c5be4ea0;  1 drivers
v0x55d0c5465140_0 .net "b", 0 0, L_0x55d0c5be5060;  1 drivers
v0x55d0c5465200_0 .net "ca", 0 0, L_0x55d0c5be4d90;  1 drivers
v0x55d0c5463420_0 .net "cin", 0 0, L_0x55d0c5be5220;  1 drivers
v0x55d0c54634e0_0 .net "sum", 0 0, L_0x55d0c5be4a70;  1 drivers
v0x55d0c5461840_0 .net "w1", 0 0, L_0x55d0c5be4a00;  1 drivers
v0x55d0c5461900_0 .net "w2", 0 0, L_0x55d0c5be4ae0;  1 drivers
v0x55d0c5457fb0_0 .net "w3", 0 0, L_0x55d0c5be4b50;  1 drivers
v0x55d0c5458070_0 .net "w4", 0 0, L_0x55d0c5be4c10;  1 drivers
v0x55d0c545b850_0 .net "w5", 0 0, L_0x55d0c5be4c80;  1 drivers
S_0x55d0c4e01e20 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4e1bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5439a80_0 .net "a", 3 0, L_0x55d0c5be7ef0;  1 drivers
v0x55d0c5437ea0_0 .net "b", 3 0, L_0x55d0c5be7fe0;  1 drivers
v0x55d0c5411ae0_0 .net "ca", 3 0, L_0x55d0c5be7d80;  1 drivers
v0x55d0c5411ba0_0 .net "cin", 3 0, L_0x55d0c5be80d0;  1 drivers
v0x55d0c54116b0_0 .net "sum", 3 0, L_0x55d0c5be7ce0;  1 drivers
L_0x55d0c5be5d60 .part L_0x55d0c5be7ef0, 0, 1;
L_0x55d0c5be5e90 .part L_0x55d0c5be7fe0, 0, 1;
L_0x55d0c5be5fc0 .part L_0x55d0c5be80d0, 0, 1;
L_0x55d0c5be6590 .part L_0x55d0c5be7ef0, 1, 1;
L_0x55d0c5be66c0 .part L_0x55d0c5be7fe0, 1, 1;
L_0x55d0c5be67f0 .part L_0x55d0c5be80d0, 1, 1;
L_0x55d0c5be6eb0 .part L_0x55d0c5be7ef0, 2, 1;
L_0x55d0c5be6fe0 .part L_0x55d0c5be7fe0, 2, 1;
L_0x55d0c5be7160 .part L_0x55d0c5be80d0, 2, 1;
L_0x55d0c5be7730 .part L_0x55d0c5be7ef0, 3, 1;
L_0x55d0c5be78f0 .part L_0x55d0c5be7fe0, 3, 1;
L_0x55d0c5be7ab0 .part L_0x55d0c5be80d0, 3, 1;
L_0x55d0c5be7ce0 .concat8 [ 1 1 1 1], L_0x55d0c5be5840, L_0x55d0c5be6160, L_0x55d0c5be6990, L_0x55d0c5be7300;
L_0x55d0c5be7d80 .concat8 [ 1 1 1 1], L_0x55d0c5be5c50, L_0x55d0c5be6480, L_0x55d0c5be6da0, L_0x55d0c5be7620;
S_0x55d0c4e01520 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4e01e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be53e0 .functor XOR 1, L_0x55d0c5be5d60, L_0x55d0c5be5e90, C4<0>, C4<0>;
L_0x55d0c5be5840 .functor XOR 1, L_0x55d0c5be53e0, L_0x55d0c5be5fc0, C4<0>, C4<0>;
L_0x55d0c5be5900 .functor AND 1, L_0x55d0c5be5d60, L_0x55d0c5be5e90, C4<1>, C4<1>;
L_0x55d0c5be5a10 .functor AND 1, L_0x55d0c5be5d60, L_0x55d0c5be5fc0, C4<1>, C4<1>;
L_0x55d0c5be5ad0 .functor AND 1, L_0x55d0c5be5e90, L_0x55d0c5be5fc0, C4<1>, C4<1>;
L_0x55d0c5be5b40 .functor OR 1, L_0x55d0c5be5900, L_0x55d0c5be5a10, C4<0>, C4<0>;
L_0x55d0c5be5c50 .functor OR 1, L_0x55d0c5be5ad0, L_0x55d0c5be5b40, C4<0>, C4<0>;
v0x55d0c5454ef0_0 .net "a", 0 0, L_0x55d0c5be5d60;  1 drivers
v0x55d0c5444570_0 .net "b", 0 0, L_0x55d0c5be5e90;  1 drivers
v0x55d0c5444630_0 .net "ca", 0 0, L_0x55d0c5be5c50;  1 drivers
v0x55d0c544cc60_0 .net "cin", 0 0, L_0x55d0c5be5fc0;  1 drivers
v0x55d0c544cd20_0 .net "sum", 0 0, L_0x55d0c5be5840;  1 drivers
v0x55d0c544c5d0_0 .net "w1", 0 0, L_0x55d0c5be53e0;  1 drivers
v0x55d0c544c690_0 .net "w2", 0 0, L_0x55d0c5be5900;  1 drivers
v0x55d0c5454920_0 .net "w3", 0 0, L_0x55d0c5be5a10;  1 drivers
v0x55d0c54549e0_0 .net "w4", 0 0, L_0x55d0c5be5ad0;  1 drivers
v0x55d0c54542d0_0 .net "w5", 0 0, L_0x55d0c5be5b40;  1 drivers
S_0x55d0c4df16c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4e01e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be60f0 .functor XOR 1, L_0x55d0c5be6590, L_0x55d0c5be66c0, C4<0>, C4<0>;
L_0x55d0c5be6160 .functor XOR 1, L_0x55d0c5be60f0, L_0x55d0c5be67f0, C4<0>, C4<0>;
L_0x55d0c5be61d0 .functor AND 1, L_0x55d0c5be6590, L_0x55d0c5be66c0, C4<1>, C4<1>;
L_0x55d0c5be6240 .functor AND 1, L_0x55d0c5be6590, L_0x55d0c5be67f0, C4<1>, C4<1>;
L_0x55d0c5be6300 .functor AND 1, L_0x55d0c5be66c0, L_0x55d0c5be67f0, C4<1>, C4<1>;
L_0x55d0c5be6370 .functor OR 1, L_0x55d0c5be61d0, L_0x55d0c5be6240, C4<0>, C4<0>;
L_0x55d0c5be6480 .functor OR 1, L_0x55d0c5be6300, L_0x55d0c5be6370, C4<0>, C4<0>;
v0x55d0c544c380_0 .net "a", 0 0, L_0x55d0c5be6590;  1 drivers
v0x55d0c544e670_0 .net "b", 0 0, L_0x55d0c5be66c0;  1 drivers
v0x55d0c544e730_0 .net "ca", 0 0, L_0x55d0c5be6480;  1 drivers
v0x55d0c5453b80_0 .net "cin", 0 0, L_0x55d0c5be67f0;  1 drivers
v0x55d0c5453c40_0 .net "sum", 0 0, L_0x55d0c5be6160;  1 drivers
v0x55d0c5451e60_0 .net "w1", 0 0, L_0x55d0c5be60f0;  1 drivers
v0x55d0c5451f20_0 .net "w2", 0 0, L_0x55d0c5be61d0;  1 drivers
v0x55d0c5450280_0 .net "w3", 0 0, L_0x55d0c5be6240;  1 drivers
v0x55d0c5450340_0 .net "w4", 0 0, L_0x55d0c5be6300;  1 drivers
v0x55d0c5446aa0_0 .net "w5", 0 0, L_0x55d0c5be6370;  1 drivers
S_0x55d0c4df0dc0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4e01e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be6920 .functor XOR 1, L_0x55d0c5be6eb0, L_0x55d0c5be6fe0, C4<0>, C4<0>;
L_0x55d0c5be6990 .functor XOR 1, L_0x55d0c5be6920, L_0x55d0c5be7160, C4<0>, C4<0>;
L_0x55d0c5be6a50 .functor AND 1, L_0x55d0c5be6eb0, L_0x55d0c5be6fe0, C4<1>, C4<1>;
L_0x55d0c5be6b60 .functor AND 1, L_0x55d0c5be6eb0, L_0x55d0c5be7160, C4<1>, C4<1>;
L_0x55d0c5be6c20 .functor AND 1, L_0x55d0c5be6fe0, L_0x55d0c5be7160, C4<1>, C4<1>;
L_0x55d0c5be6c90 .functor OR 1, L_0x55d0c5be6a50, L_0x55d0c5be6b60, C4<0>, C4<0>;
L_0x55d0c5be6da0 .functor OR 1, L_0x55d0c5be6c20, L_0x55d0c5be6c90, C4<0>, C4<0>;
v0x55d0c544a1e0_0 .net "a", 0 0, L_0x55d0c5be6eb0;  1 drivers
v0x55d0c5448600_0 .net "b", 0 0, L_0x55d0c5be6fe0;  1 drivers
v0x55d0c54486c0_0 .net "ca", 0 0, L_0x55d0c5be6da0;  1 drivers
v0x55d0c543c500_0 .net "cin", 0 0, L_0x55d0c5be7160;  1 drivers
v0x55d0c543c5c0_0 .net "sum", 0 0, L_0x55d0c5be6990;  1 drivers
v0x55d0c543be70_0 .net "w1", 0 0, L_0x55d0c5be6920;  1 drivers
v0x55d0c543bf30_0 .net "w2", 0 0, L_0x55d0c5be6a50;  1 drivers
v0x55d0c54441c0_0 .net "w3", 0 0, L_0x55d0c5be6b60;  1 drivers
v0x55d0c5444280_0 .net "w4", 0 0, L_0x55d0c5be6c20;  1 drivers
v0x55d0c5443b70_0 .net "w5", 0 0, L_0x55d0c5be6c90;  1 drivers
S_0x55d0c4de82b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4e01e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be7290 .functor XOR 1, L_0x55d0c5be7730, L_0x55d0c5be78f0, C4<0>, C4<0>;
L_0x55d0c5be7300 .functor XOR 1, L_0x55d0c5be7290, L_0x55d0c5be7ab0, C4<0>, C4<0>;
L_0x55d0c5be7370 .functor AND 1, L_0x55d0c5be7730, L_0x55d0c5be78f0, C4<1>, C4<1>;
L_0x55d0c5be73e0 .functor AND 1, L_0x55d0c5be7730, L_0x55d0c5be7ab0, C4<1>, C4<1>;
L_0x55d0c5be74a0 .functor AND 1, L_0x55d0c5be78f0, L_0x55d0c5be7ab0, C4<1>, C4<1>;
L_0x55d0c5be7510 .functor OR 1, L_0x55d0c5be7370, L_0x55d0c5be73e0, C4<0>, C4<0>;
L_0x55d0c5be7620 .functor OR 1, L_0x55d0c5be74a0, L_0x55d0c5be7510, C4<0>, C4<0>;
v0x55d0c543bc20_0 .net "a", 0 0, L_0x55d0c5be7730;  1 drivers
v0x55d0c543df10_0 .net "b", 0 0, L_0x55d0c5be78f0;  1 drivers
v0x55d0c543dfd0_0 .net "ca", 0 0, L_0x55d0c5be7620;  1 drivers
v0x55d0c5443420_0 .net "cin", 0 0, L_0x55d0c5be7ab0;  1 drivers
v0x55d0c54434e0_0 .net "sum", 0 0, L_0x55d0c5be7300;  1 drivers
v0x55d0c5441700_0 .net "w1", 0 0, L_0x55d0c5be7290;  1 drivers
v0x55d0c54417c0_0 .net "w2", 0 0, L_0x55d0c5be7370;  1 drivers
v0x55d0c543fb20_0 .net "w3", 0 0, L_0x55d0c5be73e0;  1 drivers
v0x55d0c543fbe0_0 .net "w4", 0 0, L_0x55d0c5be74a0;  1 drivers
v0x55d0c5436340_0 .net "w5", 0 0, L_0x55d0c5be7510;  1 drivers
S_0x55d0c4de8030 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4e35600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c53f5240_0 .net "a", 7 0, L_0x55d0c5bedb50;  1 drivers
v0x55d0c53f3660_0 .net "b", 7 0, L_0x55d0c5bedc40;  1 drivers
v0x55d0c53a92b0_0 .net "ca", 7 0, L_0x55d0c5bed9c0;  1 drivers
v0x55d0c53a9370_0 .net "cin", 7 0, L_0x55d0c5bedd30;  1 drivers
v0x55d0c53ee4d0_0 .net "sum", 7 0, L_0x55d0c5bed880;  1 drivers
L_0x55d0c5bead20 .part L_0x55d0c5bedb50, 0, 4;
L_0x55d0c5beadc0 .part L_0x55d0c5bedc40, 0, 4;
L_0x55d0c5beae60 .part L_0x55d0c5bedd30, 0, 4;
L_0x55d0c5bed5b0 .part L_0x55d0c5bedb50, 4, 4;
L_0x55d0c5bed6a0 .part L_0x55d0c5bedc40, 4, 4;
L_0x55d0c5bed790 .part L_0x55d0c5bedd30, 4, 4;
L_0x55d0c5bed880 .concat8 [ 4 4 0 0], L_0x55d0c5beab10, L_0x55d0c5bed3a0;
L_0x55d0c5bed9c0 .concat8 [ 4 4 0 0], L_0x55d0c5beabb0, L_0x55d0c5bed440;
S_0x55d0c4dd60e0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4de8030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c541ebe0_0 .net "a", 3 0, L_0x55d0c5bead20;  1 drivers
v0x55d0c541d000_0 .net "b", 3 0, L_0x55d0c5beadc0;  1 drivers
v0x55d0c5413770_0 .net "ca", 3 0, L_0x55d0c5beabb0;  1 drivers
v0x55d0c5413830_0 .net "cin", 3 0, L_0x55d0c5beae60;  1 drivers
v0x55d0c5416f60_0 .net "sum", 3 0, L_0x55d0c5beab10;  1 drivers
L_0x55d0c5be8b90 .part L_0x55d0c5bead20, 0, 1;
L_0x55d0c5be8cc0 .part L_0x55d0c5beadc0, 0, 1;
L_0x55d0c5be8df0 .part L_0x55d0c5beae60, 0, 1;
L_0x55d0c5be93c0 .part L_0x55d0c5bead20, 1, 1;
L_0x55d0c5be94f0 .part L_0x55d0c5beadc0, 1, 1;
L_0x55d0c5be9620 .part L_0x55d0c5beae60, 1, 1;
L_0x55d0c5be9ce0 .part L_0x55d0c5bead20, 2, 1;
L_0x55d0c5be9e10 .part L_0x55d0c5beadc0, 2, 1;
L_0x55d0c5be9f90 .part L_0x55d0c5beae60, 2, 1;
L_0x55d0c5bea560 .part L_0x55d0c5bead20, 3, 1;
L_0x55d0c5bea720 .part L_0x55d0c5beadc0, 3, 1;
L_0x55d0c5bea8e0 .part L_0x55d0c5beae60, 3, 1;
L_0x55d0c5beab10 .concat8 [ 1 1 1 1], L_0x55d0c5be8670, L_0x55d0c5be8f90, L_0x55d0c5be97c0, L_0x55d0c5bea130;
L_0x55d0c5beabb0 .concat8 [ 1 1 1 1], L_0x55d0c5be8a80, L_0x55d0c5be92b0, L_0x55d0c5be9bd0, L_0x55d0c5bea450;
S_0x55d0c4dddef0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4dd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be7c70 .functor XOR 1, L_0x55d0c5be8b90, L_0x55d0c5be8cc0, C4<0>, C4<0>;
L_0x55d0c5be8670 .functor XOR 1, L_0x55d0c5be7c70, L_0x55d0c5be8df0, C4<0>, C4<0>;
L_0x55d0c5be8730 .functor AND 1, L_0x55d0c5be8b90, L_0x55d0c5be8cc0, C4<1>, C4<1>;
L_0x55d0c5be8840 .functor AND 1, L_0x55d0c5be8b90, L_0x55d0c5be8df0, C4<1>, C4<1>;
L_0x55d0c5be8900 .functor AND 1, L_0x55d0c5be8cc0, L_0x55d0c5be8df0, C4<1>, C4<1>;
L_0x55d0c5be8970 .functor OR 1, L_0x55d0c5be8730, L_0x55d0c5be8840, C4<0>, C4<0>;
L_0x55d0c5be8a80 .functor OR 1, L_0x55d0c5be8900, L_0x55d0c5be8970, C4<0>, C4<0>;
v0x55d0c5422330_0 .net "a", 0 0, L_0x55d0c5be8b90;  1 drivers
v0x55d0c5421ca0_0 .net "b", 0 0, L_0x55d0c5be8cc0;  1 drivers
v0x55d0c5421d60_0 .net "ca", 0 0, L_0x55d0c5be8a80;  1 drivers
v0x55d0c5432ad0_0 .net "cin", 0 0, L_0x55d0c5be8df0;  1 drivers
v0x55d0c5432b90_0 .net "sum", 0 0, L_0x55d0c5be8670;  1 drivers
v0x55d0c54323d0_0 .net "w1", 0 0, L_0x55d0c5be7c70;  1 drivers
v0x55d0c5432490_0 .net "w2", 0 0, L_0x55d0c5be8730;  1 drivers
v0x55d0c5421a50_0 .net "w3", 0 0, L_0x55d0c5be8840;  1 drivers
v0x55d0c5421b10_0 .net "w4", 0 0, L_0x55d0c5be8900;  1 drivers
v0x55d0c542a1f0_0 .net "w5", 0 0, L_0x55d0c5be8970;  1 drivers
S_0x55d0c4ddd5f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4dd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be8f20 .functor XOR 1, L_0x55d0c5be93c0, L_0x55d0c5be94f0, C4<0>, C4<0>;
L_0x55d0c5be8f90 .functor XOR 1, L_0x55d0c5be8f20, L_0x55d0c5be9620, C4<0>, C4<0>;
L_0x55d0c5be9000 .functor AND 1, L_0x55d0c5be93c0, L_0x55d0c5be94f0, C4<1>, C4<1>;
L_0x55d0c5be9070 .functor AND 1, L_0x55d0c5be93c0, L_0x55d0c5be9620, C4<1>, C4<1>;
L_0x55d0c5be9130 .functor AND 1, L_0x55d0c5be94f0, L_0x55d0c5be9620, C4<1>, C4<1>;
L_0x55d0c5be91a0 .functor OR 1, L_0x55d0c5be9000, L_0x55d0c5be9070, C4<0>, C4<0>;
L_0x55d0c5be92b0 .functor OR 1, L_0x55d0c5be9130, L_0x55d0c5be91a0, C4<0>, C4<0>;
v0x55d0c5429ab0_0 .net "a", 0 0, L_0x55d0c5be93c0;  1 drivers
v0x55d0c5431e00_0 .net "b", 0 0, L_0x55d0c5be94f0;  1 drivers
v0x55d0c5431ec0_0 .net "ca", 0 0, L_0x55d0c5be92b0;  1 drivers
v0x55d0c5431700_0 .net "cin", 0 0, L_0x55d0c5be9620;  1 drivers
v0x55d0c54317c0_0 .net "sum", 0 0, L_0x55d0c5be8f90;  1 drivers
v0x55d0c5429860_0 .net "w1", 0 0, L_0x55d0c5be8f20;  1 drivers
v0x55d0c5429920_0 .net "w2", 0 0, L_0x55d0c5be9000;  1 drivers
v0x55d0c542bb50_0 .net "w3", 0 0, L_0x55d0c5be9070;  1 drivers
v0x55d0c542bc10_0 .net "w4", 0 0, L_0x55d0c5be9130;  1 drivers
v0x55d0c5431110_0 .net "w5", 0 0, L_0x55d0c5be91a0;  1 drivers
S_0x55d0c4dcd790 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4dd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5be9750 .functor XOR 1, L_0x55d0c5be9ce0, L_0x55d0c5be9e10, C4<0>, C4<0>;
L_0x55d0c5be97c0 .functor XOR 1, L_0x55d0c5be9750, L_0x55d0c5be9f90, C4<0>, C4<0>;
L_0x55d0c5be9880 .functor AND 1, L_0x55d0c5be9ce0, L_0x55d0c5be9e10, C4<1>, C4<1>;
L_0x55d0c5be9990 .functor AND 1, L_0x55d0c5be9ce0, L_0x55d0c5be9f90, C4<1>, C4<1>;
L_0x55d0c5be9a50 .functor AND 1, L_0x55d0c5be9e10, L_0x55d0c5be9f90, C4<1>, C4<1>;
L_0x55d0c5be9ac0 .functor OR 1, L_0x55d0c5be9880, L_0x55d0c5be9990, C4<0>, C4<0>;
L_0x55d0c5be9bd0 .functor OR 1, L_0x55d0c5be9a50, L_0x55d0c5be9ac0, C4<0>, C4<0>;
v0x55d0c542f340_0 .net "a", 0 0, L_0x55d0c5be9ce0;  1 drivers
v0x55d0c542d760_0 .net "b", 0 0, L_0x55d0c5be9e10;  1 drivers
v0x55d0c542d820_0 .net "ca", 0 0, L_0x55d0c5be9bd0;  1 drivers
v0x55d0c5423ed0_0 .net "cin", 0 0, L_0x55d0c5be9f90;  1 drivers
v0x55d0c5423f90_0 .net "sum", 0 0, L_0x55d0c5be97c0;  1 drivers
v0x55d0c54276c0_0 .net "w1", 0 0, L_0x55d0c5be9750;  1 drivers
v0x55d0c5427780_0 .net "w2", 0 0, L_0x55d0c5be9880;  1 drivers
v0x55d0c5425ae0_0 .net "w3", 0 0, L_0x55d0c5be9990;  1 drivers
v0x55d0c5425ba0_0 .net "w4", 0 0, L_0x55d0c5be9a50;  1 drivers
v0x55d0c5419a90_0 .net "w5", 0 0, L_0x55d0c5be9ac0;  1 drivers
S_0x55d0c4dcce90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4dd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bea0c0 .functor XOR 1, L_0x55d0c5bea560, L_0x55d0c5bea720, C4<0>, C4<0>;
L_0x55d0c5bea130 .functor XOR 1, L_0x55d0c5bea0c0, L_0x55d0c5bea8e0, C4<0>, C4<0>;
L_0x55d0c5bea1a0 .functor AND 1, L_0x55d0c5bea560, L_0x55d0c5bea720, C4<1>, C4<1>;
L_0x55d0c5bea210 .functor AND 1, L_0x55d0c5bea560, L_0x55d0c5bea8e0, C4<1>, C4<1>;
L_0x55d0c5bea2d0 .functor AND 1, L_0x55d0c5bea720, L_0x55d0c5bea8e0, C4<1>, C4<1>;
L_0x55d0c5bea340 .functor OR 1, L_0x55d0c5bea1a0, L_0x55d0c5bea210, C4<0>, C4<0>;
L_0x55d0c5bea450 .functor OR 1, L_0x55d0c5bea2d0, L_0x55d0c5bea340, C4<0>, C4<0>;
v0x55d0c5419350_0 .net "a", 0 0, L_0x55d0c5bea560;  1 drivers
v0x55d0c54216a0_0 .net "b", 0 0, L_0x55d0c5bea720;  1 drivers
v0x55d0c5421760_0 .net "ca", 0 0, L_0x55d0c5bea450;  1 drivers
v0x55d0c5420fa0_0 .net "cin", 0 0, L_0x55d0c5bea8e0;  1 drivers
v0x55d0c5421060_0 .net "sum", 0 0, L_0x55d0c5bea130;  1 drivers
v0x55d0c5419100_0 .net "w1", 0 0, L_0x55d0c5bea0c0;  1 drivers
v0x55d0c54191c0_0 .net "w2", 0 0, L_0x55d0c5bea1a0;  1 drivers
v0x55d0c541b3f0_0 .net "w3", 0 0, L_0x55d0c5bea210;  1 drivers
v0x55d0c541b4b0_0 .net "w4", 0 0, L_0x55d0c5bea2d0;  1 drivers
v0x55d0c54209b0_0 .net "w5", 0 0, L_0x55d0c5bea340;  1 drivers
S_0x55d0c4db43c0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4de8030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c53febe0_0 .net "a", 3 0, L_0x55d0c5bed5b0;  1 drivers
v0x55d0c53fcec0_0 .net "b", 3 0, L_0x55d0c5bed6a0;  1 drivers
v0x55d0c53fb2e0_0 .net "ca", 3 0, L_0x55d0c5bed440;  1 drivers
v0x55d0c53fb3a0_0 .net "cin", 3 0, L_0x55d0c5bed790;  1 drivers
v0x55d0c53f1a50_0 .net "sum", 3 0, L_0x55d0c5bed3a0;  1 drivers
L_0x55d0c5beb420 .part L_0x55d0c5bed5b0, 0, 1;
L_0x55d0c5beb550 .part L_0x55d0c5bed6a0, 0, 1;
L_0x55d0c5beb680 .part L_0x55d0c5bed790, 0, 1;
L_0x55d0c5bebc50 .part L_0x55d0c5bed5b0, 1, 1;
L_0x55d0c5bebd80 .part L_0x55d0c5bed6a0, 1, 1;
L_0x55d0c5bebeb0 .part L_0x55d0c5bed790, 1, 1;
L_0x55d0c5bec570 .part L_0x55d0c5bed5b0, 2, 1;
L_0x55d0c5bec6a0 .part L_0x55d0c5bed6a0, 2, 1;
L_0x55d0c5bec820 .part L_0x55d0c5bed790, 2, 1;
L_0x55d0c5becdf0 .part L_0x55d0c5bed5b0, 3, 1;
L_0x55d0c5becfb0 .part L_0x55d0c5bed6a0, 3, 1;
L_0x55d0c5bed170 .part L_0x55d0c5bed790, 3, 1;
L_0x55d0c5bed3a0 .concat8 [ 1 1 1 1], L_0x55d0c5beaf00, L_0x55d0c5beb820, L_0x55d0c5bec050, L_0x55d0c5bec9c0;
L_0x55d0c5bed440 .concat8 [ 1 1 1 1], L_0x55d0c5beb310, L_0x55d0c5bebb40, L_0x55d0c5bec460, L_0x55d0c5becce0;
S_0x55d0c4dbc1d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4db43c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5beaaa0 .functor XOR 1, L_0x55d0c5beb420, L_0x55d0c5beb550, C4<0>, C4<0>;
L_0x55d0c5beaf00 .functor XOR 1, L_0x55d0c5beaaa0, L_0x55d0c5beb680, C4<0>, C4<0>;
L_0x55d0c5beafc0 .functor AND 1, L_0x55d0c5beb420, L_0x55d0c5beb550, C4<1>, C4<1>;
L_0x55d0c5beb0d0 .functor AND 1, L_0x55d0c5beb420, L_0x55d0c5beb680, C4<1>, C4<1>;
L_0x55d0c5beb190 .functor AND 1, L_0x55d0c5beb550, L_0x55d0c5beb680, C4<1>, C4<1>;
L_0x55d0c5beb200 .functor OR 1, L_0x55d0c5beafc0, L_0x55d0c5beb0d0, C4<0>, C4<0>;
L_0x55d0c5beb310 .functor OR 1, L_0x55d0c5beb190, L_0x55d0c5beb200, C4<0>, C4<0>;
v0x55d0c5415380_0 .net "a", 0 0, L_0x55d0c5beb420;  1 drivers
v0x55d0c5400610_0 .net "b", 0 0, L_0x55d0c5beb550;  1 drivers
v0x55d0c54006d0_0 .net "ca", 0 0, L_0x55d0c5beb310;  1 drivers
v0x55d0c53fff80_0 .net "cin", 0 0, L_0x55d0c5beb680;  1 drivers
v0x55d0c5400040_0 .net "sum", 0 0, L_0x55d0c5beaf00;  1 drivers
v0x55d0c5410db0_0 .net "w1", 0 0, L_0x55d0c5beaaa0;  1 drivers
v0x55d0c5410e70_0 .net "w2", 0 0, L_0x55d0c5beafc0;  1 drivers
v0x55d0c54106b0_0 .net "w3", 0 0, L_0x55d0c5beb0d0;  1 drivers
v0x55d0c5410770_0 .net "w4", 0 0, L_0x55d0c5beb190;  1 drivers
v0x55d0c53ffde0_0 .net "w5", 0 0, L_0x55d0c5beb200;  1 drivers
S_0x55d0c4dbb8d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4db43c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5beb7b0 .functor XOR 1, L_0x55d0c5bebc50, L_0x55d0c5bebd80, C4<0>, C4<0>;
L_0x55d0c5beb820 .functor XOR 1, L_0x55d0c5beb7b0, L_0x55d0c5bebeb0, C4<0>, C4<0>;
L_0x55d0c5beb890 .functor AND 1, L_0x55d0c5bebc50, L_0x55d0c5bebd80, C4<1>, C4<1>;
L_0x55d0c5beb900 .functor AND 1, L_0x55d0c5bebc50, L_0x55d0c5bebeb0, C4<1>, C4<1>;
L_0x55d0c5beb9c0 .functor AND 1, L_0x55d0c5bebd80, L_0x55d0c5bebeb0, C4<1>, C4<1>;
L_0x55d0c5beba30 .functor OR 1, L_0x55d0c5beb890, L_0x55d0c5beb900, C4<0>, C4<0>;
L_0x55d0c5bebb40 .functor OR 1, L_0x55d0c5beb9c0, L_0x55d0c5beba30, C4<0>, C4<0>;
v0x55d0c5408420_0 .net "a", 0 0, L_0x55d0c5bebc50;  1 drivers
v0x55d0c5407d90_0 .net "b", 0 0, L_0x55d0c5bebd80;  1 drivers
v0x55d0c5407e50_0 .net "ca", 0 0, L_0x55d0c5bebb40;  1 drivers
v0x55d0c54100e0_0 .net "cin", 0 0, L_0x55d0c5bebeb0;  1 drivers
v0x55d0c54101a0_0 .net "sum", 0 0, L_0x55d0c5beb820;  1 drivers
v0x55d0c540f9e0_0 .net "w1", 0 0, L_0x55d0c5beb7b0;  1 drivers
v0x55d0c540faa0_0 .net "w2", 0 0, L_0x55d0c5beb890;  1 drivers
v0x55d0c5407b40_0 .net "w3", 0 0, L_0x55d0c5beb900;  1 drivers
v0x55d0c5407c00_0 .net "w4", 0 0, L_0x55d0c5beb9c0;  1 drivers
v0x55d0c5409ee0_0 .net "w5", 0 0, L_0x55d0c5beba30;  1 drivers
S_0x55d0c4daba70 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4db43c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bebfe0 .functor XOR 1, L_0x55d0c5bec570, L_0x55d0c5bec6a0, C4<0>, C4<0>;
L_0x55d0c5bec050 .functor XOR 1, L_0x55d0c5bebfe0, L_0x55d0c5bec820, C4<0>, C4<0>;
L_0x55d0c5bec110 .functor AND 1, L_0x55d0c5bec570, L_0x55d0c5bec6a0, C4<1>, C4<1>;
L_0x55d0c5bec220 .functor AND 1, L_0x55d0c5bec570, L_0x55d0c5bec820, C4<1>, C4<1>;
L_0x55d0c5bec2e0 .functor AND 1, L_0x55d0c5bec6a0, L_0x55d0c5bec820, C4<1>, C4<1>;
L_0x55d0c5bec350 .functor OR 1, L_0x55d0c5bec110, L_0x55d0c5bec220, C4<0>, C4<0>;
L_0x55d0c5bec460 .functor OR 1, L_0x55d0c5bec2e0, L_0x55d0c5bec350, C4<0>, C4<0>;
v0x55d0c540f340_0 .net "a", 0 0, L_0x55d0c5bec570;  1 drivers
v0x55d0c540d620_0 .net "b", 0 0, L_0x55d0c5bec6a0;  1 drivers
v0x55d0c540d6e0_0 .net "ca", 0 0, L_0x55d0c5bec460;  1 drivers
v0x55d0c540ba40_0 .net "cin", 0 0, L_0x55d0c5bec820;  1 drivers
v0x55d0c540bb00_0 .net "sum", 0 0, L_0x55d0c5bec050;  1 drivers
v0x55d0c54021b0_0 .net "w1", 0 0, L_0x55d0c5bebfe0;  1 drivers
v0x55d0c5402270_0 .net "w2", 0 0, L_0x55d0c5bec110;  1 drivers
v0x55d0c54059a0_0 .net "w3", 0 0, L_0x55d0c5bec220;  1 drivers
v0x55d0c5405a60_0 .net "w4", 0 0, L_0x55d0c5bec2e0;  1 drivers
v0x55d0c5403e70_0 .net "w5", 0 0, L_0x55d0c5bec350;  1 drivers
S_0x55d0c4dab170 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4db43c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bec950 .functor XOR 1, L_0x55d0c5becdf0, L_0x55d0c5becfb0, C4<0>, C4<0>;
L_0x55d0c5bec9c0 .functor XOR 1, L_0x55d0c5bec950, L_0x55d0c5bed170, C4<0>, C4<0>;
L_0x55d0c5beca30 .functor AND 1, L_0x55d0c5becdf0, L_0x55d0c5becfb0, C4<1>, C4<1>;
L_0x55d0c5becaa0 .functor AND 1, L_0x55d0c5becdf0, L_0x55d0c5bed170, C4<1>, C4<1>;
L_0x55d0c5becb60 .functor AND 1, L_0x55d0c5becfb0, L_0x55d0c5bed170, C4<1>, C4<1>;
L_0x55d0c5becbd0 .functor OR 1, L_0x55d0c5beca30, L_0x55d0c5becaa0, C4<0>, C4<0>;
L_0x55d0c5becce0 .functor OR 1, L_0x55d0c5becb60, L_0x55d0c5becbd0, C4<0>, C4<0>;
v0x55d0c53f7cc0_0 .net "a", 0 0, L_0x55d0c5becdf0;  1 drivers
v0x55d0c53f7630_0 .net "b", 0 0, L_0x55d0c5becfb0;  1 drivers
v0x55d0c53f76f0_0 .net "ca", 0 0, L_0x55d0c5becce0;  1 drivers
v0x55d0c53ff980_0 .net "cin", 0 0, L_0x55d0c5bed170;  1 drivers
v0x55d0c53ffa40_0 .net "sum", 0 0, L_0x55d0c5bec9c0;  1 drivers
v0x55d0c53ff280_0 .net "w1", 0 0, L_0x55d0c5bec950;  1 drivers
v0x55d0c53ff340_0 .net "w2", 0 0, L_0x55d0c5beca30;  1 drivers
v0x55d0c53f73e0_0 .net "w3", 0 0, L_0x55d0c5becaa0;  1 drivers
v0x55d0c53f74a0_0 .net "w4", 0 0, L_0x55d0c5becb60;  1 drivers
v0x55d0c53f9780_0 .net "w5", 0 0, L_0x55d0c5becbd0;  1 drivers
S_0x55d0c4d918a0 .scope module, "a_1" "triple_fa" 3 22, 4 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 585 "a"
v0x55d0c4d88d20_0 .net "a", 584 0, L_0x55d0c5c7b480;  1 drivers
v0x55d0c4d91070_0 .net "ca", 194 0, L_0x55d0c5c7b340;  1 drivers
v0x55d0c4d90970_0 .net "sum", 194 0, L_0x55d0c5c7b1b0;  1 drivers
L_0x55d0c5c1da50 .part L_0x55d0c5c7b480, 0, 65;
L_0x55d0c5c1daf0 .part L_0x55d0c5c7b480, 65, 65;
L_0x55d0c5c1dbe0 .part L_0x55d0c5c7b480, 130, 65;
L_0x55d0c5c4c360 .part L_0x55d0c5c7b480, 195, 65;
L_0x55d0c5c4c490 .part L_0x55d0c5c7b480, 260, 65;
L_0x55d0c5c4c530 .part L_0x55d0c5c7b480, 325, 65;
L_0x55d0c5c7ae70 .part L_0x55d0c5c7b480, 390, 65;
L_0x55d0c5c7af10 .part L_0x55d0c5c7b480, 455, 65;
L_0x55d0c5c7b110 .part L_0x55d0c5c7b480, 520, 65;
L_0x55d0c5c7b1b0 .concat8 [ 65 65 65 0], L_0x55d0c5c1d6e0, L_0x55d0c5c4bff0, L_0x55d0c5c7ab00;
L_0x55d0c5c7b340 .concat8 [ 65 65 65 0], L_0x55d0c5c1d870, L_0x55d0c5c4c180, L_0x55d0c5c7ac90;
S_0x55d0c4d996b0 .scope module, "a_0" "SixtyfourBA" 4 8, 5 3 0, S_0x55d0c4d918a0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c51e43f0_0 .net/2u *"_s2", 0 0, L_0x7f868395b210;  1 drivers
L_0x7f868395b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c51e26d0_0 .net/2u *"_s6", 0 0, L_0x7f868395b258;  1 drivers
v0x55d0c51e0af0_0 .net "a", 64 0, L_0x55d0c5c1da50;  1 drivers
v0x55d0c51e0bb0_0 .net "b", 64 0, L_0x55d0c5c1daf0;  1 drivers
v0x55d0c51d7260_0 .net "ca", 64 0, L_0x55d0c5c1d870;  1 drivers
v0x55d0c51daa50_0 .net "cin", 64 0, L_0x55d0c5c1dbe0;  1 drivers
v0x55d0c51d8e70_0 .net "sum", 64 0, L_0x55d0c5c1d6e0;  1 drivers
L_0x55d0c5c060b0 .part L_0x55d0c5c1da50, 0, 32;
L_0x55d0c5c06150 .part L_0x55d0c5c1daf0, 0, 32;
L_0x55d0c5c061f0 .part L_0x55d0c5c1dbe0, 0, 32;
L_0x55d0c5c1d410 .part L_0x55d0c5c1da50, 32, 32;
L_0x55d0c5c1d500 .part L_0x55d0c5c1daf0, 32, 32;
L_0x55d0c5c1d5f0 .part L_0x55d0c5c1dbe0, 32, 32;
L_0x55d0c5c1d6e0 .concat8 [ 32 32 1 0], L_0x55d0c5c05de0, L_0x55d0c5c1d140, L_0x7f868395b258;
L_0x55d0c5c1d870 .concat8 [ 1 32 32 0], L_0x7f868395b210, L_0x55d0c5c05f20, L_0x55d0c5c1d280;
S_0x55d0c4d98db0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4d996b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c52e8fd0_0 .net "a", 31 0, L_0x55d0c5c060b0;  1 drivers
v0x55d0c52e72b0_0 .net "b", 31 0, L_0x55d0c5c06150;  1 drivers
v0x55d0c52e56d0_0 .net "ca", 31 0, L_0x55d0c5c05f20;  1 drivers
v0x55d0c52e5790_0 .net "cin", 31 0, L_0x55d0c5c061f0;  1 drivers
v0x55d0c52dbe40_0 .net "sum", 31 0, L_0x55d0c5c05de0;  1 drivers
L_0x55d0c5bfa790 .part L_0x55d0c5c060b0, 0, 16;
L_0x55d0c5bfa830 .part L_0x55d0c5c06150, 0, 16;
L_0x55d0c5bfa8d0 .part L_0x55d0c5c061f0, 0, 16;
L_0x55d0c5c05b10 .part L_0x55d0c5c060b0, 16, 16;
L_0x55d0c5c05c00 .part L_0x55d0c5c06150, 16, 16;
L_0x55d0c5c05cf0 .part L_0x55d0c5c061f0, 16, 16;
L_0x55d0c5c05de0 .concat8 [ 16 16 0 0], L_0x55d0c5bfa4c0, L_0x55d0c5c05840;
L_0x55d0c5c05f20 .concat8 [ 16 16 0 0], L_0x55d0c5bfa600, L_0x55d0c5c05980;
S_0x55d0c4d88f50 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4d98db0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c531dfe0_0 .net "a", 15 0, L_0x55d0c5bfa790;  1 drivers
v0x55d0c5363200_0 .net "b", 15 0, L_0x55d0c5bfa830;  1 drivers
v0x55d0c5362ef0_0 .net "ca", 15 0, L_0x55d0c5bfa600;  1 drivers
v0x55d0c5362fb0_0 .net "cin", 15 0, L_0x55d0c5bfa8d0;  1 drivers
v0x55d0c531e930_0 .net "sum", 15 0, L_0x55d0c5bfa4c0;  1 drivers
L_0x55d0c5bf4980 .part L_0x55d0c5bfa790, 0, 8;
L_0x55d0c5bf4a20 .part L_0x55d0c5bfa830, 0, 8;
L_0x55d0c5bf4ac0 .part L_0x55d0c5bfa8d0, 0, 8;
L_0x55d0c5bfa1f0 .part L_0x55d0c5bfa790, 8, 8;
L_0x55d0c5bfa2e0 .part L_0x55d0c5bfa830, 8, 8;
L_0x55d0c5bfa3d0 .part L_0x55d0c5bfa8d0, 8, 8;
L_0x55d0c5bfa4c0 .concat8 [ 8 8 0 0], L_0x55d0c5bf46b0, L_0x55d0c5bf9f70;
L_0x55d0c5bfa600 .concat8 [ 8 8 0 0], L_0x55d0c5bf47f0, L_0x55d0c5bfa060;
S_0x55d0c4d88650 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4d88f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c53a87b0_0 .net "a", 7 0, L_0x55d0c5bf4980;  1 drivers
v0x55d0c5386820_0 .net "b", 7 0, L_0x55d0c5bf4a20;  1 drivers
v0x55d0c53979f0_0 .net "ca", 7 0, L_0x55d0c5bf47f0;  1 drivers
v0x55d0c5397ab0_0 .net "cin", 7 0, L_0x55d0c5bf4ac0;  1 drivers
v0x55d0c5397360_0 .net "sum", 7 0, L_0x55d0c5bf46b0;  1 drivers
L_0x55d0c5bf1a90 .part L_0x55d0c5bf4980, 0, 4;
L_0x55d0c5bf1b30 .part L_0x55d0c5bf4a20, 0, 4;
L_0x55d0c5bf1bd0 .part L_0x55d0c5bf4ac0, 0, 4;
L_0x55d0c5bf43a0 .part L_0x55d0c5bf4980, 4, 4;
L_0x55d0c5bf4490 .part L_0x55d0c5bf4a20, 4, 4;
L_0x55d0c5bf4580 .part L_0x55d0c5bf4ac0, 4, 4;
L_0x55d0c5bf46b0 .concat8 [ 4 4 0 0], L_0x55d0c5bf1880, L_0x55d0c5bf4190;
L_0x55d0c5bf47f0 .concat8 [ 4 4 0 0], L_0x55d0c5bf1920, L_0x55d0c5bf4230;
S_0x55d0c4d6fb80 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4d88650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c53b9e80_0 .net "a", 3 0, L_0x55d0c5bf1a90;  1 drivers
v0x55d0c53cacb0_0 .net "b", 3 0, L_0x55d0c5bf1b30;  1 drivers
v0x55d0c53ca5b0_0 .net "ca", 3 0, L_0x55d0c5bf1920;  1 drivers
v0x55d0c53ca670_0 .net "cin", 3 0, L_0x55d0c5bf1bd0;  1 drivers
v0x55d0c53b9c30_0 .net "sum", 3 0, L_0x55d0c5bf1880;  1 drivers
L_0x55d0c5bef8a0 .part L_0x55d0c5bf1a90, 0, 1;
L_0x55d0c5bef9d0 .part L_0x55d0c5bf1b30, 0, 1;
L_0x55d0c5befb00 .part L_0x55d0c5bf1bd0, 0, 1;
L_0x55d0c5bf00d0 .part L_0x55d0c5bf1a90, 1, 1;
L_0x55d0c5bf0200 .part L_0x55d0c5bf1b30, 1, 1;
L_0x55d0c5bf0330 .part L_0x55d0c5bf1bd0, 1, 1;
L_0x55d0c5bf09f0 .part L_0x55d0c5bf1a90, 2, 1;
L_0x55d0c5bf0b20 .part L_0x55d0c5bf1b30, 2, 1;
L_0x55d0c5bf0ca0 .part L_0x55d0c5bf1bd0, 2, 1;
L_0x55d0c5bf1270 .part L_0x55d0c5bf1a90, 3, 1;
L_0x55d0c5bf1490 .part L_0x55d0c5bf1b30, 3, 1;
L_0x55d0c5bf1650 .part L_0x55d0c5bf1bd0, 3, 1;
L_0x55d0c5bf1880 .concat8 [ 1 1 1 1], L_0x55d0c5bef3d0, L_0x55d0c5befca0, L_0x55d0c5bf04d0, L_0x55d0c5bf0e40;
L_0x55d0c5bf1920 .concat8 [ 1 1 1 1], L_0x55d0c5bef790, L_0x55d0c5beffc0, L_0x55d0c5bf08e0, L_0x55d0c5bf1160;
S_0x55d0c4d77990 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d6fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bed330 .functor XOR 1, L_0x55d0c5bef8a0, L_0x55d0c5bef9d0, C4<0>, C4<0>;
L_0x55d0c5bef3d0 .functor XOR 1, L_0x55d0c5bed330, L_0x55d0c5befb00, C4<0>, C4<0>;
L_0x55d0c5bef440 .functor AND 1, L_0x55d0c5bef8a0, L_0x55d0c5bef9d0, C4<1>, C4<1>;
L_0x55d0c5bef550 .functor AND 1, L_0x55d0c5bef8a0, L_0x55d0c5befb00, C4<1>, C4<1>;
L_0x55d0c5bef610 .functor AND 1, L_0x55d0c5bef9d0, L_0x55d0c5befb00, C4<1>, C4<1>;
L_0x55d0c5bef680 .functor OR 1, L_0x55d0c5bef440, L_0x55d0c5bef550, C4<0>, C4<0>;
L_0x55d0c5bef790 .functor OR 1, L_0x55d0c5bef610, L_0x55d0c5bef680, C4<0>, C4<0>;
v0x55d0c53e39b0_0 .net "a", 0 0, L_0x55d0c5bef8a0;  1 drivers
v0x55d0c53ebd00_0 .net "b", 0 0, L_0x55d0c5bef9d0;  1 drivers
v0x55d0c53ebdc0_0 .net "ca", 0 0, L_0x55d0c5bef790;  1 drivers
v0x55d0c53eb600_0 .net "cin", 0 0, L_0x55d0c5befb00;  1 drivers
v0x55d0c53eb6c0_0 .net "sum", 0 0, L_0x55d0c5bef3d0;  1 drivers
v0x55d0c53e3760_0 .net "w1", 0 0, L_0x55d0c5bed330;  1 drivers
v0x55d0c53e3820_0 .net "w2", 0 0, L_0x55d0c5bef440;  1 drivers
v0x55d0c53e5a50_0 .net "w3", 0 0, L_0x55d0c5bef550;  1 drivers
v0x55d0c53e5b10_0 .net "w4", 0 0, L_0x55d0c5bef610;  1 drivers
v0x55d0c53eb010_0 .net "w5", 0 0, L_0x55d0c5bef680;  1 drivers
S_0x55d0c4d77090 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d6fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5befc30 .functor XOR 1, L_0x55d0c5bf00d0, L_0x55d0c5bf0200, C4<0>, C4<0>;
L_0x55d0c5befca0 .functor XOR 1, L_0x55d0c5befc30, L_0x55d0c5bf0330, C4<0>, C4<0>;
L_0x55d0c5befd10 .functor AND 1, L_0x55d0c5bf00d0, L_0x55d0c5bf0200, C4<1>, C4<1>;
L_0x55d0c5befd80 .functor AND 1, L_0x55d0c5bf00d0, L_0x55d0c5bf0330, C4<1>, C4<1>;
L_0x55d0c5befe40 .functor AND 1, L_0x55d0c5bf0200, L_0x55d0c5bf0330, C4<1>, C4<1>;
L_0x55d0c5befeb0 .functor OR 1, L_0x55d0c5befd10, L_0x55d0c5befd80, C4<0>, C4<0>;
L_0x55d0c5beffc0 .functor OR 1, L_0x55d0c5befe40, L_0x55d0c5befeb0, C4<0>, C4<0>;
v0x55d0c53e9240_0 .net "a", 0 0, L_0x55d0c5bf00d0;  1 drivers
v0x55d0c53e7660_0 .net "b", 0 0, L_0x55d0c5bf0200;  1 drivers
v0x55d0c53e7720_0 .net "ca", 0 0, L_0x55d0c5beffc0;  1 drivers
v0x55d0c53dddd0_0 .net "cin", 0 0, L_0x55d0c5bf0330;  1 drivers
v0x55d0c53dde90_0 .net "sum", 0 0, L_0x55d0c5befca0;  1 drivers
v0x55d0c53e15c0_0 .net "w1", 0 0, L_0x55d0c5befc30;  1 drivers
v0x55d0c53e1680_0 .net "w2", 0 0, L_0x55d0c5befd10;  1 drivers
v0x55d0c53df9e0_0 .net "w3", 0 0, L_0x55d0c5befd80;  1 drivers
v0x55d0c53dfaa0_0 .net "w4", 0 0, L_0x55d0c5befe40;  1 drivers
v0x55d0c53d3990_0 .net "w5", 0 0, L_0x55d0c5befeb0;  1 drivers
S_0x55d0c4d67230 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d6fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf0460 .functor XOR 1, L_0x55d0c5bf09f0, L_0x55d0c5bf0b20, C4<0>, C4<0>;
L_0x55d0c5bf04d0 .functor XOR 1, L_0x55d0c5bf0460, L_0x55d0c5bf0ca0, C4<0>, C4<0>;
L_0x55d0c5bf0590 .functor AND 1, L_0x55d0c5bf09f0, L_0x55d0c5bf0b20, C4<1>, C4<1>;
L_0x55d0c5bf06a0 .functor AND 1, L_0x55d0c5bf09f0, L_0x55d0c5bf0ca0, C4<1>, C4<1>;
L_0x55d0c5bf0760 .functor AND 1, L_0x55d0c5bf0b20, L_0x55d0c5bf0ca0, C4<1>, C4<1>;
L_0x55d0c5bf07d0 .functor OR 1, L_0x55d0c5bf0590, L_0x55d0c5bf06a0, C4<0>, C4<0>;
L_0x55d0c5bf08e0 .functor OR 1, L_0x55d0c5bf0760, L_0x55d0c5bf07d0, C4<0>, C4<0>;
v0x55d0c53d3250_0 .net "a", 0 0, L_0x55d0c5bf09f0;  1 drivers
v0x55d0c53db5a0_0 .net "b", 0 0, L_0x55d0c5bf0b20;  1 drivers
v0x55d0c53db660_0 .net "ca", 0 0, L_0x55d0c5bf08e0;  1 drivers
v0x55d0c53daea0_0 .net "cin", 0 0, L_0x55d0c5bf0ca0;  1 drivers
v0x55d0c53daf60_0 .net "sum", 0 0, L_0x55d0c5bf04d0;  1 drivers
v0x55d0c53d3000_0 .net "w1", 0 0, L_0x55d0c5bf0460;  1 drivers
v0x55d0c53d30c0_0 .net "w2", 0 0, L_0x55d0c5bf0590;  1 drivers
v0x55d0c53d52f0_0 .net "w3", 0 0, L_0x55d0c5bf06a0;  1 drivers
v0x55d0c53d53b0_0 .net "w4", 0 0, L_0x55d0c5bf0760;  1 drivers
v0x55d0c53da8b0_0 .net "w5", 0 0, L_0x55d0c5bf07d0;  1 drivers
S_0x55d0c4d66930 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d6fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf0dd0 .functor XOR 1, L_0x55d0c5bf1270, L_0x55d0c5bf1490, C4<0>, C4<0>;
L_0x55d0c5bf0e40 .functor XOR 1, L_0x55d0c5bf0dd0, L_0x55d0c5bf1650, C4<0>, C4<0>;
L_0x55d0c5bf0eb0 .functor AND 1, L_0x55d0c5bf1270, L_0x55d0c5bf1490, C4<1>, C4<1>;
L_0x55d0c5bf0f20 .functor AND 1, L_0x55d0c5bf1270, L_0x55d0c5bf1650, C4<1>, C4<1>;
L_0x55d0c5bf0fe0 .functor AND 1, L_0x55d0c5bf1490, L_0x55d0c5bf1650, C4<1>, C4<1>;
L_0x55d0c5bf1050 .functor OR 1, L_0x55d0c5bf0eb0, L_0x55d0c5bf0f20, C4<0>, C4<0>;
L_0x55d0c5bf1160 .functor OR 1, L_0x55d0c5bf0fe0, L_0x55d0c5bf1050, C4<0>, C4<0>;
v0x55d0c53d8ae0_0 .net "a", 0 0, L_0x55d0c5bf1270;  1 drivers
v0x55d0c53d6f00_0 .net "b", 0 0, L_0x55d0c5bf1490;  1 drivers
v0x55d0c53d6fc0_0 .net "ca", 0 0, L_0x55d0c5bf1160;  1 drivers
v0x55d0c53cd670_0 .net "cin", 0 0, L_0x55d0c5bf1650;  1 drivers
v0x55d0c53cd730_0 .net "sum", 0 0, L_0x55d0c5bf0e40;  1 drivers
v0x55d0c53d0e60_0 .net "w1", 0 0, L_0x55d0c5bf0dd0;  1 drivers
v0x55d0c53d0f20_0 .net "w2", 0 0, L_0x55d0c5bf0eb0;  1 drivers
v0x55d0c53cf280_0 .net "w3", 0 0, L_0x55d0c5bf0f20;  1 drivers
v0x55d0c53cf340_0 .net "w4", 0 0, L_0x55d0c5bf0fe0;  1 drivers
v0x55d0c53ba5c0_0 .net "w5", 0 0, L_0x55d0c5bf1050;  1 drivers
S_0x55d0c4c49190 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4d88650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c53871a0_0 .net "a", 3 0, L_0x55d0c5bf43a0;  1 drivers
v0x55d0c5386d70_0 .net "b", 3 0, L_0x55d0c5bf4490;  1 drivers
v0x55d0c5386ac0_0 .net "ca", 3 0, L_0x55d0c5bf4230;  1 drivers
v0x55d0c5386b80_0 .net "cin", 3 0, L_0x55d0c5bf4580;  1 drivers
v0x55d0c53a8f00_0 .net "sum", 3 0, L_0x55d0c5bf4190;  1 drivers
L_0x55d0c5bf2190 .part L_0x55d0c5bf43a0, 0, 1;
L_0x55d0c5bf22c0 .part L_0x55d0c5bf4490, 0, 1;
L_0x55d0c5bf23f0 .part L_0x55d0c5bf4580, 0, 1;
L_0x55d0c5bf29c0 .part L_0x55d0c5bf43a0, 1, 1;
L_0x55d0c5bf2af0 .part L_0x55d0c5bf4490, 1, 1;
L_0x55d0c5bf2c20 .part L_0x55d0c5bf4580, 1, 1;
L_0x55d0c5bf3360 .part L_0x55d0c5bf43a0, 2, 1;
L_0x55d0c5bf3490 .part L_0x55d0c5bf4490, 2, 1;
L_0x55d0c5bf3610 .part L_0x55d0c5bf4580, 2, 1;
L_0x55d0c5bf3be0 .part L_0x55d0c5bf43a0, 3, 1;
L_0x55d0c5bf3da0 .part L_0x55d0c5bf4490, 3, 1;
L_0x55d0c5bf3f60 .part L_0x55d0c5bf4580, 3, 1;
L_0x55d0c5bf4190 .concat8 [ 1 1 1 1], L_0x55d0c5bf1c70, L_0x55d0c5bf2590, L_0x55d0c5bf2e00, L_0x55d0c5bf37b0;
L_0x55d0c5bf4230 .concat8 [ 1 1 1 1], L_0x55d0c5bf2080, L_0x55d0c5bf28b0, L_0x55d0c5bf3250, L_0x55d0c5bf3ad0;
S_0x55d0c4d5e4b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c49190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf1810 .functor XOR 1, L_0x55d0c5bf2190, L_0x55d0c5bf22c0, C4<0>, C4<0>;
L_0x55d0c5bf1c70 .functor XOR 1, L_0x55d0c5bf1810, L_0x55d0c5bf23f0, C4<0>, C4<0>;
L_0x55d0c5bf1d30 .functor AND 1, L_0x55d0c5bf2190, L_0x55d0c5bf22c0, C4<1>, C4<1>;
L_0x55d0c5bf1e40 .functor AND 1, L_0x55d0c5bf2190, L_0x55d0c5bf23f0, C4<1>, C4<1>;
L_0x55d0c5bf1f00 .functor AND 1, L_0x55d0c5bf22c0, L_0x55d0c5bf23f0, C4<1>, C4<1>;
L_0x55d0c5bf1f70 .functor OR 1, L_0x55d0c5bf1d30, L_0x55d0c5bf1e40, C4<0>, C4<0>;
L_0x55d0c5bf2080 .functor OR 1, L_0x55d0c5bf1f00, L_0x55d0c5bf1f70, C4<0>, C4<0>;
v0x55d0c53c2320_0 .net "a", 0 0, L_0x55d0c5bf2190;  1 drivers
v0x55d0c53c1c90_0 .net "b", 0 0, L_0x55d0c5bf22c0;  1 drivers
v0x55d0c53c1d50_0 .net "ca", 0 0, L_0x55d0c5bf2080;  1 drivers
v0x55d0c53c9fe0_0 .net "cin", 0 0, L_0x55d0c5bf23f0;  1 drivers
v0x55d0c53ca0a0_0 .net "sum", 0 0, L_0x55d0c5bf1c70;  1 drivers
v0x55d0c53c98e0_0 .net "w1", 0 0, L_0x55d0c5bf1810;  1 drivers
v0x55d0c53c99a0_0 .net "w2", 0 0, L_0x55d0c5bf1d30;  1 drivers
v0x55d0c53c1a40_0 .net "w3", 0 0, L_0x55d0c5bf1e40;  1 drivers
v0x55d0c53c1b00_0 .net "w4", 0 0, L_0x55d0c5bf1f00;  1 drivers
v0x55d0c53c3de0_0 .net "w5", 0 0, L_0x55d0c5bf1f70;  1 drivers
S_0x55d0c4d5d360 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c49190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf2520 .functor XOR 1, L_0x55d0c5bf29c0, L_0x55d0c5bf2af0, C4<0>, C4<0>;
L_0x55d0c5bf2590 .functor XOR 1, L_0x55d0c5bf2520, L_0x55d0c5bf2c20, C4<0>, C4<0>;
L_0x55d0c5bf2600 .functor AND 1, L_0x55d0c5bf29c0, L_0x55d0c5bf2af0, C4<1>, C4<1>;
L_0x55d0c5bf2670 .functor AND 1, L_0x55d0c5bf29c0, L_0x55d0c5bf2c20, C4<1>, C4<1>;
L_0x55d0c5bf2730 .functor AND 1, L_0x55d0c5bf2af0, L_0x55d0c5bf2c20, C4<1>, C4<1>;
L_0x55d0c5bf27a0 .functor OR 1, L_0x55d0c5bf2600, L_0x55d0c5bf2670, C4<0>, C4<0>;
L_0x55d0c5bf28b0 .functor OR 1, L_0x55d0c5bf2730, L_0x55d0c5bf27a0, C4<0>, C4<0>;
v0x55d0c53c9240_0 .net "a", 0 0, L_0x55d0c5bf29c0;  1 drivers
v0x55d0c53c7520_0 .net "b", 0 0, L_0x55d0c5bf2af0;  1 drivers
v0x55d0c53c75e0_0 .net "ca", 0 0, L_0x55d0c5bf28b0;  1 drivers
v0x55d0c53c5940_0 .net "cin", 0 0, L_0x55d0c5bf2c20;  1 drivers
v0x55d0c53c5a00_0 .net "sum", 0 0, L_0x55d0c5bf2590;  1 drivers
v0x55d0c53bc0b0_0 .net "w1", 0 0, L_0x55d0c5bf2520;  1 drivers
v0x55d0c53bc170_0 .net "w2", 0 0, L_0x55d0c5bf2600;  1 drivers
v0x55d0c53bf8a0_0 .net "w3", 0 0, L_0x55d0c5bf2670;  1 drivers
v0x55d0c53bf960_0 .net "w4", 0 0, L_0x55d0c5bf2730;  1 drivers
v0x55d0c53bdd70_0 .net "w5", 0 0, L_0x55d0c5bf27a0;  1 drivers
S_0x55d0c4d5d0e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c49190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf2d90 .functor XOR 1, L_0x55d0c5bf3360, L_0x55d0c5bf3490, C4<0>, C4<0>;
L_0x55d0c5bf2e00 .functor XOR 1, L_0x55d0c5bf2d90, L_0x55d0c5bf3610, C4<0>, C4<0>;
L_0x55d0c5bf2ec0 .functor AND 1, L_0x55d0c5bf3360, L_0x55d0c5bf3490, C4<1>, C4<1>;
L_0x55d0c5bf2fd0 .functor AND 1, L_0x55d0c5bf3360, L_0x55d0c5bf3610, C4<1>, C4<1>;
L_0x55d0c5bf3090 .functor AND 1, L_0x55d0c5bf3490, L_0x55d0c5bf3610, C4<1>, C4<1>;
L_0x55d0c5bf3100 .functor OR 1, L_0x55d0c5bf2ec0, L_0x55d0c5bf2fd0, C4<0>, C4<0>;
L_0x55d0c5bf3250 .functor OR 1, L_0x55d0c5bf3090, L_0x55d0c5bf3100, C4<0>, C4<0>;
v0x55d0c53b1bc0_0 .net "a", 0 0, L_0x55d0c5bf3360;  1 drivers
v0x55d0c53b1530_0 .net "b", 0 0, L_0x55d0c5bf3490;  1 drivers
v0x55d0c53b15f0_0 .net "ca", 0 0, L_0x55d0c5bf3250;  1 drivers
v0x55d0c53b9880_0 .net "cin", 0 0, L_0x55d0c5bf3610;  1 drivers
v0x55d0c53b9940_0 .net "sum", 0 0, L_0x55d0c5bf2e00;  1 drivers
v0x55d0c53b9180_0 .net "w1", 0 0, L_0x55d0c5bf2d90;  1 drivers
v0x55d0c53b9240_0 .net "w2", 0 0, L_0x55d0c5bf2ec0;  1 drivers
v0x55d0c53b12e0_0 .net "w3", 0 0, L_0x55d0c5bf2fd0;  1 drivers
v0x55d0c53b13a0_0 .net "w4", 0 0, L_0x55d0c5bf3090;  1 drivers
v0x55d0c53b3680_0 .net "w5", 0 0, L_0x55d0c5bf3100;  1 drivers
S_0x55d0c4d5ce70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c49190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf3740 .functor XOR 1, L_0x55d0c5bf3be0, L_0x55d0c5bf3da0, C4<0>, C4<0>;
L_0x55d0c5bf37b0 .functor XOR 1, L_0x55d0c5bf3740, L_0x55d0c5bf3f60, C4<0>, C4<0>;
L_0x55d0c5bf3820 .functor AND 1, L_0x55d0c5bf3be0, L_0x55d0c5bf3da0, C4<1>, C4<1>;
L_0x55d0c5bf3890 .functor AND 1, L_0x55d0c5bf3be0, L_0x55d0c5bf3f60, C4<1>, C4<1>;
L_0x55d0c5bf3950 .functor AND 1, L_0x55d0c5bf3da0, L_0x55d0c5bf3f60, C4<1>, C4<1>;
L_0x55d0c5bf39c0 .functor OR 1, L_0x55d0c5bf3820, L_0x55d0c5bf3890, C4<0>, C4<0>;
L_0x55d0c5bf3ad0 .functor OR 1, L_0x55d0c5bf3950, L_0x55d0c5bf39c0, C4<0>, C4<0>;
v0x55d0c53b8ae0_0 .net "a", 0 0, L_0x55d0c5bf3be0;  1 drivers
v0x55d0c53b6dc0_0 .net "b", 0 0, L_0x55d0c5bf3da0;  1 drivers
v0x55d0c53b6e80_0 .net "ca", 0 0, L_0x55d0c5bf3ad0;  1 drivers
v0x55d0c53b51e0_0 .net "cin", 0 0, L_0x55d0c5bf3f60;  1 drivers
v0x55d0c53b52a0_0 .net "sum", 0 0, L_0x55d0c5bf37b0;  1 drivers
v0x55d0c53ab950_0 .net "w1", 0 0, L_0x55d0c5bf3740;  1 drivers
v0x55d0c53aba10_0 .net "w2", 0 0, L_0x55d0c5bf3820;  1 drivers
v0x55d0c53af140_0 .net "w3", 0 0, L_0x55d0c5bf3890;  1 drivers
v0x55d0c53af200_0 .net "w4", 0 0, L_0x55d0c5bf3950;  1 drivers
v0x55d0c53ad610_0 .net "w5", 0 0, L_0x55d0c5bf39c0;  1 drivers
S_0x55d0c4d4b190 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4d88f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c524ed20_0 .net "a", 7 0, L_0x55d0c5bfa1f0;  1 drivers
v0x55d0c53640f0_0 .net "b", 7 0, L_0x55d0c5bfa2e0;  1 drivers
v0x55d0c52d9690_0 .net "ca", 7 0, L_0x55d0c5bfa060;  1 drivers
v0x55d0c52d9750_0 .net "cin", 7 0, L_0x55d0c5bfa3d0;  1 drivers
v0x55d0c52d94a0_0 .net "sum", 7 0, L_0x55d0c5bf9f70;  1 drivers
L_0x55d0c5bf72d0 .part L_0x55d0c5bfa1f0, 0, 4;
L_0x55d0c5bf7370 .part L_0x55d0c5bfa2e0, 0, 4;
L_0x55d0c5bf7410 .part L_0x55d0c5bfa3d0, 0, 4;
L_0x55d0c5bf9c60 .part L_0x55d0c5bfa1f0, 4, 4;
L_0x55d0c5bf9d50 .part L_0x55d0c5bfa2e0, 4, 4;
L_0x55d0c5bf9e40 .part L_0x55d0c5bfa3d0, 4, 4;
L_0x55d0c5bf9f70 .concat8 [ 4 4 0 0], L_0x55d0c5bf70c0, L_0x55d0c5bf9a50;
L_0x55d0c5bfa060 .concat8 [ 4 4 0 0], L_0x55d0c5bf7160, L_0x55d0c5bf9af0;
S_0x55d0c4d52fa0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4d4b190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5388e30_0 .net "a", 3 0, L_0x55d0c5bf72d0;  1 drivers
v0x55d0c538c620_0 .net "b", 3 0, L_0x55d0c5bf7370;  1 drivers
v0x55d0c538aa40_0 .net "ca", 3 0, L_0x55d0c5bf7160;  1 drivers
v0x55d0c538ab00_0 .net "cin", 3 0, L_0x55d0c5bf7410;  1 drivers
v0x55d0c5375cd0_0 .net "sum", 3 0, L_0x55d0c5bf70c0;  1 drivers
L_0x55d0c5bf5080 .part L_0x55d0c5bf72d0, 0, 1;
L_0x55d0c5bf51b0 .part L_0x55d0c5bf7370, 0, 1;
L_0x55d0c5bf52e0 .part L_0x55d0c5bf7410, 0, 1;
L_0x55d0c5bf58f0 .part L_0x55d0c5bf72d0, 1, 1;
L_0x55d0c5bf5a20 .part L_0x55d0c5bf7370, 1, 1;
L_0x55d0c5bf5b50 .part L_0x55d0c5bf7410, 1, 1;
L_0x55d0c5bf6290 .part L_0x55d0c5bf72d0, 2, 1;
L_0x55d0c5bf63c0 .part L_0x55d0c5bf7370, 2, 1;
L_0x55d0c5bf6540 .part L_0x55d0c5bf7410, 2, 1;
L_0x55d0c5bf6b10 .part L_0x55d0c5bf72d0, 3, 1;
L_0x55d0c5bf6cd0 .part L_0x55d0c5bf7370, 3, 1;
L_0x55d0c5bf6e90 .part L_0x55d0c5bf7410, 3, 1;
L_0x55d0c5bf70c0 .concat8 [ 1 1 1 1], L_0x55d0c5bf4b60, L_0x55d0c5bf5480, L_0x55d0c5bf5d30, L_0x55d0c5bf66e0;
L_0x55d0c5bf7160 .concat8 [ 1 1 1 1], L_0x55d0c5bf4f70, L_0x55d0c5bf57e0, L_0x55d0c5bf6180, L_0x55d0c5bf6a00;
S_0x55d0c4d526a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d52fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf4120 .functor XOR 1, L_0x55d0c5bf5080, L_0x55d0c5bf51b0, C4<0>, C4<0>;
L_0x55d0c5bf4b60 .functor XOR 1, L_0x55d0c5bf4120, L_0x55d0c5bf52e0, C4<0>, C4<0>;
L_0x55d0c5bf4c20 .functor AND 1, L_0x55d0c5bf5080, L_0x55d0c5bf51b0, C4<1>, C4<1>;
L_0x55d0c5bf4d30 .functor AND 1, L_0x55d0c5bf5080, L_0x55d0c5bf52e0, C4<1>, C4<1>;
L_0x55d0c5bf4df0 .functor AND 1, L_0x55d0c5bf51b0, L_0x55d0c5bf52e0, C4<1>, C4<1>;
L_0x55d0c5bf4e60 .functor OR 1, L_0x55d0c5bf4c20, L_0x55d0c5bf4d30, C4<0>, C4<0>;
L_0x55d0c5bf4f70 .functor OR 1, L_0x55d0c5bf4df0, L_0x55d0c5bf4e60, C4<0>, C4<0>;
v0x55d0c53a8190_0 .net "a", 0 0, L_0x55d0c5bf5080;  1 drivers
v0x55d0c53a7a90_0 .net "b", 0 0, L_0x55d0c5bf51b0;  1 drivers
v0x55d0c53a7b50_0 .net "ca", 0 0, L_0x55d0c5bf4f70;  1 drivers
v0x55d0c5397110_0 .net "cin", 0 0, L_0x55d0c5bf52e0;  1 drivers
v0x55d0c53971d0_0 .net "sum", 0 0, L_0x55d0c5bf4b60;  1 drivers
v0x55d0c539f800_0 .net "w1", 0 0, L_0x55d0c5bf4120;  1 drivers
v0x55d0c539f8c0_0 .net "w2", 0 0, L_0x55d0c5bf4c20;  1 drivers
v0x55d0c539f170_0 .net "w3", 0 0, L_0x55d0c5bf4d30;  1 drivers
v0x55d0c539f230_0 .net "w4", 0 0, L_0x55d0c5bf4df0;  1 drivers
v0x55d0c53a7570_0 .net "w5", 0 0, L_0x55d0c5bf4e60;  1 drivers
S_0x55d0c4d42840 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d52fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf5410 .functor XOR 1, L_0x55d0c5bf58f0, L_0x55d0c5bf5a20, C4<0>, C4<0>;
L_0x55d0c5bf5480 .functor XOR 1, L_0x55d0c5bf5410, L_0x55d0c5bf5b50, C4<0>, C4<0>;
L_0x55d0c5bf54f0 .functor AND 1, L_0x55d0c5bf58f0, L_0x55d0c5bf5a20, C4<1>, C4<1>;
L_0x55d0c5bf5560 .functor AND 1, L_0x55d0c5bf58f0, L_0x55d0c5bf5b50, C4<1>, C4<1>;
L_0x55d0c5bf5620 .functor AND 1, L_0x55d0c5bf5a20, L_0x55d0c5bf5b50, C4<1>, C4<1>;
L_0x55d0c5bf5690 .functor OR 1, L_0x55d0c5bf54f0, L_0x55d0c5bf5560, C4<0>, C4<0>;
L_0x55d0c5bf57e0 .functor OR 1, L_0x55d0c5bf5620, L_0x55d0c5bf5690, C4<0>, C4<0>;
v0x55d0c53a6dc0_0 .net "a", 0 0, L_0x55d0c5bf58f0;  1 drivers
v0x55d0c539ef20_0 .net "b", 0 0, L_0x55d0c5bf5a20;  1 drivers
v0x55d0c539efe0_0 .net "ca", 0 0, L_0x55d0c5bf57e0;  1 drivers
v0x55d0c53a1210_0 .net "cin", 0 0, L_0x55d0c5bf5b50;  1 drivers
v0x55d0c53a12d0_0 .net "sum", 0 0, L_0x55d0c5bf5480;  1 drivers
v0x55d0c53a6720_0 .net "w1", 0 0, L_0x55d0c5bf5410;  1 drivers
v0x55d0c53a67e0_0 .net "w2", 0 0, L_0x55d0c5bf54f0;  1 drivers
v0x55d0c53a4a00_0 .net "w3", 0 0, L_0x55d0c5bf5560;  1 drivers
v0x55d0c53a4ac0_0 .net "w4", 0 0, L_0x55d0c5bf5620;  1 drivers
v0x55d0c53a2ed0_0 .net "w5", 0 0, L_0x55d0c5bf5690;  1 drivers
S_0x55d0c4d41f40 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d52fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf5cc0 .functor XOR 1, L_0x55d0c5bf6290, L_0x55d0c5bf63c0, C4<0>, C4<0>;
L_0x55d0c5bf5d30 .functor XOR 1, L_0x55d0c5bf5cc0, L_0x55d0c5bf6540, C4<0>, C4<0>;
L_0x55d0c5bf5df0 .functor AND 1, L_0x55d0c5bf6290, L_0x55d0c5bf63c0, C4<1>, C4<1>;
L_0x55d0c5bf5f00 .functor AND 1, L_0x55d0c5bf6290, L_0x55d0c5bf6540, C4<1>, C4<1>;
L_0x55d0c5bf5fc0 .functor AND 1, L_0x55d0c5bf63c0, L_0x55d0c5bf6540, C4<1>, C4<1>;
L_0x55d0c5bf6030 .functor OR 1, L_0x55d0c5bf5df0, L_0x55d0c5bf5f00, C4<0>, C4<0>;
L_0x55d0c5bf6180 .functor OR 1, L_0x55d0c5bf5fc0, L_0x55d0c5bf6030, C4<0>, C4<0>;
v0x55d0c5399590_0 .net "a", 0 0, L_0x55d0c5bf6290;  1 drivers
v0x55d0c539cd80_0 .net "b", 0 0, L_0x55d0c5bf63c0;  1 drivers
v0x55d0c539ce40_0 .net "ca", 0 0, L_0x55d0c5bf6180;  1 drivers
v0x55d0c539b1a0_0 .net "cin", 0 0, L_0x55d0c5bf6540;  1 drivers
v0x55d0c539b260_0 .net "sum", 0 0, L_0x55d0c5bf5d30;  1 drivers
v0x55d0c538f0a0_0 .net "w1", 0 0, L_0x55d0c5bf5cc0;  1 drivers
v0x55d0c538f160_0 .net "w2", 0 0, L_0x55d0c5bf5df0;  1 drivers
v0x55d0c538ea10_0 .net "w3", 0 0, L_0x55d0c5bf5f00;  1 drivers
v0x55d0c538ead0_0 .net "w4", 0 0, L_0x55d0c5bf5fc0;  1 drivers
v0x55d0c5396e10_0 .net "w5", 0 0, L_0x55d0c5bf6030;  1 drivers
S_0x55d0c4d29470 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d52fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf6670 .functor XOR 1, L_0x55d0c5bf6b10, L_0x55d0c5bf6cd0, C4<0>, C4<0>;
L_0x55d0c5bf66e0 .functor XOR 1, L_0x55d0c5bf6670, L_0x55d0c5bf6e90, C4<0>, C4<0>;
L_0x55d0c5bf6750 .functor AND 1, L_0x55d0c5bf6b10, L_0x55d0c5bf6cd0, C4<1>, C4<1>;
L_0x55d0c5bf67c0 .functor AND 1, L_0x55d0c5bf6b10, L_0x55d0c5bf6e90, C4<1>, C4<1>;
L_0x55d0c5bf6880 .functor AND 1, L_0x55d0c5bf6cd0, L_0x55d0c5bf6e90, C4<1>, C4<1>;
L_0x55d0c5bf68f0 .functor OR 1, L_0x55d0c5bf6750, L_0x55d0c5bf67c0, C4<0>, C4<0>;
L_0x55d0c5bf6a00 .functor OR 1, L_0x55d0c5bf6880, L_0x55d0c5bf68f0, C4<0>, C4<0>;
v0x55d0c5396660_0 .net "a", 0 0, L_0x55d0c5bf6b10;  1 drivers
v0x55d0c538e7c0_0 .net "b", 0 0, L_0x55d0c5bf6cd0;  1 drivers
v0x55d0c538e880_0 .net "ca", 0 0, L_0x55d0c5bf6a00;  1 drivers
v0x55d0c5390ab0_0 .net "cin", 0 0, L_0x55d0c5bf6e90;  1 drivers
v0x55d0c5390b70_0 .net "sum", 0 0, L_0x55d0c5bf66e0;  1 drivers
v0x55d0c5395fc0_0 .net "w1", 0 0, L_0x55d0c5bf6670;  1 drivers
v0x55d0c5396080_0 .net "w2", 0 0, L_0x55d0c5bf6750;  1 drivers
v0x55d0c53942a0_0 .net "w3", 0 0, L_0x55d0c5bf67c0;  1 drivers
v0x55d0c5394360_0 .net "w4", 0 0, L_0x55d0c5bf6880;  1 drivers
v0x55d0c5392770_0 .net "w5", 0 0, L_0x55d0c5bf68f0;  1 drivers
S_0x55d0c4d31280 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4d4b190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c53709a0_0 .net "a", 3 0, L_0x55d0c5bf9c60;  1 drivers
v0x55d0c5367110_0 .net "b", 3 0, L_0x55d0c5bf9d50;  1 drivers
v0x55d0c536a900_0 .net "ca", 3 0, L_0x55d0c5bf9af0;  1 drivers
v0x55d0c536a9c0_0 .net "cin", 3 0, L_0x55d0c5bf9e40;  1 drivers
v0x55d0c5368d20_0 .net "sum", 3 0, L_0x55d0c5bf9a50;  1 drivers
L_0x55d0c5bf7a10 .part L_0x55d0c5bf9c60, 0, 1;
L_0x55d0c5bf7b40 .part L_0x55d0c5bf9d50, 0, 1;
L_0x55d0c5bf7c70 .part L_0x55d0c5bf9e40, 0, 1;
L_0x55d0c5bf8280 .part L_0x55d0c5bf9c60, 1, 1;
L_0x55d0c5bf83b0 .part L_0x55d0c5bf9d50, 1, 1;
L_0x55d0c5bf84e0 .part L_0x55d0c5bf9e40, 1, 1;
L_0x55d0c5bf8c20 .part L_0x55d0c5bf9c60, 2, 1;
L_0x55d0c5bf8d50 .part L_0x55d0c5bf9d50, 2, 1;
L_0x55d0c5bf8ed0 .part L_0x55d0c5bf9e40, 2, 1;
L_0x55d0c5bf94a0 .part L_0x55d0c5bf9c60, 3, 1;
L_0x55d0c5bf9660 .part L_0x55d0c5bf9d50, 3, 1;
L_0x55d0c5bf9820 .part L_0x55d0c5bf9e40, 3, 1;
L_0x55d0c5bf9a50 .concat8 [ 1 1 1 1], L_0x55d0c5bf74b0, L_0x55d0c5bf7e10, L_0x55d0c5bf86c0, L_0x55d0c5bf9070;
L_0x55d0c5bf9af0 .concat8 [ 1 1 1 1], L_0x55d0c5bf7900, L_0x55d0c5bf8170, L_0x55d0c5bf8b10, L_0x55d0c5bf9390;
S_0x55d0c4d30980 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d31280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf7050 .functor XOR 1, L_0x55d0c5bf7a10, L_0x55d0c5bf7b40, C4<0>, C4<0>;
L_0x55d0c5bf74b0 .functor XOR 1, L_0x55d0c5bf7050, L_0x55d0c5bf7c70, C4<0>, C4<0>;
L_0x55d0c5bf7570 .functor AND 1, L_0x55d0c5bf7a10, L_0x55d0c5bf7b40, C4<1>, C4<1>;
L_0x55d0c5bf7680 .functor AND 1, L_0x55d0c5bf7a10, L_0x55d0c5bf7c70, C4<1>, C4<1>;
L_0x55d0c5bf7740 .functor AND 1, L_0x55d0c5bf7b40, L_0x55d0c5bf7c70, C4<1>, C4<1>;
L_0x55d0c5bf77b0 .functor OR 1, L_0x55d0c5bf7570, L_0x55d0c5bf7680, C4<0>, C4<0>;
L_0x55d0c5bf7900 .functor OR 1, L_0x55d0c5bf7740, L_0x55d0c5bf77b0, C4<0>, C4<0>;
v0x55d0c5375640_0 .net "a", 0 0, L_0x55d0c5bf7a10;  1 drivers
v0x55d0c5386470_0 .net "b", 0 0, L_0x55d0c5bf7b40;  1 drivers
v0x55d0c5386530_0 .net "ca", 0 0, L_0x55d0c5bf7900;  1 drivers
v0x55d0c5385d70_0 .net "cin", 0 0, L_0x55d0c5bf7c70;  1 drivers
v0x55d0c5385e30_0 .net "sum", 0 0, L_0x55d0c5bf74b0;  1 drivers
v0x55d0c53753f0_0 .net "w1", 0 0, L_0x55d0c5bf7050;  1 drivers
v0x55d0c53754b0_0 .net "w2", 0 0, L_0x55d0c5bf7570;  1 drivers
v0x55d0c537dae0_0 .net "w3", 0 0, L_0x55d0c5bf7680;  1 drivers
v0x55d0c537dba0_0 .net "w4", 0 0, L_0x55d0c5bf7740;  1 drivers
v0x55d0c537d500_0 .net "w5", 0 0, L_0x55d0c5bf77b0;  1 drivers
S_0x55d0c4d20b20 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d31280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf7da0 .functor XOR 1, L_0x55d0c5bf8280, L_0x55d0c5bf83b0, C4<0>, C4<0>;
L_0x55d0c5bf7e10 .functor XOR 1, L_0x55d0c5bf7da0, L_0x55d0c5bf84e0, C4<0>, C4<0>;
L_0x55d0c5bf7e80 .functor AND 1, L_0x55d0c5bf8280, L_0x55d0c5bf83b0, C4<1>, C4<1>;
L_0x55d0c5bf7ef0 .functor AND 1, L_0x55d0c5bf8280, L_0x55d0c5bf84e0, C4<1>, C4<1>;
L_0x55d0c5bf7fb0 .functor AND 1, L_0x55d0c5bf83b0, L_0x55d0c5bf84e0, C4<1>, C4<1>;
L_0x55d0c5bf8020 .functor OR 1, L_0x55d0c5bf7e80, L_0x55d0c5bf7ef0, C4<0>, C4<0>;
L_0x55d0c5bf8170 .functor OR 1, L_0x55d0c5bf7fb0, L_0x55d0c5bf8020, C4<0>, C4<0>;
v0x55d0c53857a0_0 .net "a", 0 0, L_0x55d0c5bf8280;  1 drivers
v0x55d0c53850a0_0 .net "b", 0 0, L_0x55d0c5bf83b0;  1 drivers
v0x55d0c5385160_0 .net "ca", 0 0, L_0x55d0c5bf8170;  1 drivers
v0x55d0c537d200_0 .net "cin", 0 0, L_0x55d0c5bf84e0;  1 drivers
v0x55d0c537d2c0_0 .net "sum", 0 0, L_0x55d0c5bf7e10;  1 drivers
v0x55d0c537f4f0_0 .net "w1", 0 0, L_0x55d0c5bf7da0;  1 drivers
v0x55d0c537f5b0_0 .net "w2", 0 0, L_0x55d0c5bf7e80;  1 drivers
v0x55d0c5384a00_0 .net "w3", 0 0, L_0x55d0c5bf7ef0;  1 drivers
v0x55d0c5384ac0_0 .net "w4", 0 0, L_0x55d0c5bf7fb0;  1 drivers
v0x55d0c5382d90_0 .net "w5", 0 0, L_0x55d0c5bf8020;  1 drivers
S_0x55d0c4d20220 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d31280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf8650 .functor XOR 1, L_0x55d0c5bf8c20, L_0x55d0c5bf8d50, C4<0>, C4<0>;
L_0x55d0c5bf86c0 .functor XOR 1, L_0x55d0c5bf8650, L_0x55d0c5bf8ed0, C4<0>, C4<0>;
L_0x55d0c5bf8780 .functor AND 1, L_0x55d0c5bf8c20, L_0x55d0c5bf8d50, C4<1>, C4<1>;
L_0x55d0c5bf8890 .functor AND 1, L_0x55d0c5bf8c20, L_0x55d0c5bf8ed0, C4<1>, C4<1>;
L_0x55d0c5bf8950 .functor AND 1, L_0x55d0c5bf8d50, L_0x55d0c5bf8ed0, C4<1>, C4<1>;
L_0x55d0c5bf89c0 .functor OR 1, L_0x55d0c5bf8780, L_0x55d0c5bf8890, C4<0>, C4<0>;
L_0x55d0c5bf8b10 .functor OR 1, L_0x55d0c5bf8950, L_0x55d0c5bf89c0, C4<0>, C4<0>;
v0x55d0c5381100_0 .net "a", 0 0, L_0x55d0c5bf8c20;  1 drivers
v0x55d0c5377870_0 .net "b", 0 0, L_0x55d0c5bf8d50;  1 drivers
v0x55d0c5377930_0 .net "ca", 0 0, L_0x55d0c5bf8b10;  1 drivers
v0x55d0c537b060_0 .net "cin", 0 0, L_0x55d0c5bf8ed0;  1 drivers
v0x55d0c537b120_0 .net "sum", 0 0, L_0x55d0c5bf86c0;  1 drivers
v0x55d0c5379480_0 .net "w1", 0 0, L_0x55d0c5bf8650;  1 drivers
v0x55d0c5379540_0 .net "w2", 0 0, L_0x55d0c5bf8780;  1 drivers
v0x55d0c536d380_0 .net "w3", 0 0, L_0x55d0c5bf8890;  1 drivers
v0x55d0c536d440_0 .net "w4", 0 0, L_0x55d0c5bf8950;  1 drivers
v0x55d0c536cda0_0 .net "w5", 0 0, L_0x55d0c5bf89c0;  1 drivers
S_0x55d0c4d06950 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d31280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf9000 .functor XOR 1, L_0x55d0c5bf94a0, L_0x55d0c5bf9660, C4<0>, C4<0>;
L_0x55d0c5bf9070 .functor XOR 1, L_0x55d0c5bf9000, L_0x55d0c5bf9820, C4<0>, C4<0>;
L_0x55d0c5bf90e0 .functor AND 1, L_0x55d0c5bf94a0, L_0x55d0c5bf9660, C4<1>, C4<1>;
L_0x55d0c5bf9150 .functor AND 1, L_0x55d0c5bf94a0, L_0x55d0c5bf9820, C4<1>, C4<1>;
L_0x55d0c5bf9210 .functor AND 1, L_0x55d0c5bf9660, L_0x55d0c5bf9820, C4<1>, C4<1>;
L_0x55d0c5bf9280 .functor OR 1, L_0x55d0c5bf90e0, L_0x55d0c5bf9150, C4<0>, C4<0>;
L_0x55d0c5bf9390 .functor OR 1, L_0x55d0c5bf9210, L_0x55d0c5bf9280, C4<0>, C4<0>;
v0x55d0c5375040_0 .net "a", 0 0, L_0x55d0c5bf94a0;  1 drivers
v0x55d0c5374940_0 .net "b", 0 0, L_0x55d0c5bf9660;  1 drivers
v0x55d0c5374a00_0 .net "ca", 0 0, L_0x55d0c5bf9390;  1 drivers
v0x55d0c536caa0_0 .net "cin", 0 0, L_0x55d0c5bf9820;  1 drivers
v0x55d0c536cb60_0 .net "sum", 0 0, L_0x55d0c5bf9070;  1 drivers
v0x55d0c536ed90_0 .net "w1", 0 0, L_0x55d0c5bf9000;  1 drivers
v0x55d0c536ee50_0 .net "w2", 0 0, L_0x55d0c5bf90e0;  1 drivers
v0x55d0c53742a0_0 .net "w3", 0 0, L_0x55d0c5bf9150;  1 drivers
v0x55d0c5374360_0 .net "w4", 0 0, L_0x55d0c5bf9210;  1 drivers
v0x55d0c5372630_0 .net "w5", 0 0, L_0x55d0c5bf9280;  1 drivers
S_0x55d0c4d0e760 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4d98db0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c52e9d70_0 .net "a", 15 0, L_0x55d0c5c05b10;  1 drivers
v0x55d0c52e9670_0 .net "b", 15 0, L_0x55d0c5c05c00;  1 drivers
v0x55d0c52e17d0_0 .net "ca", 15 0, L_0x55d0c5c05980;  1 drivers
v0x55d0c52e1890_0 .net "cin", 15 0, L_0x55d0c5c05cf0;  1 drivers
v0x55d0c52e3ac0_0 .net "sum", 15 0, L_0x55d0c5c05840;  1 drivers
L_0x55d0c5bffeb0 .part L_0x55d0c5c05b10, 0, 8;
L_0x55d0c5bfff50 .part L_0x55d0c5c05c00, 0, 8;
L_0x55d0c5bffff0 .part L_0x55d0c5c05cf0, 0, 8;
L_0x55d0c5c05570 .part L_0x55d0c5c05b10, 8, 8;
L_0x55d0c5c05660 .part L_0x55d0c5c05c00, 8, 8;
L_0x55d0c5c05750 .part L_0x55d0c5c05cf0, 8, 8;
L_0x55d0c5c05840 .concat8 [ 8 8 0 0], L_0x55d0c5bffbe0, L_0x55d0c5c052a0;
L_0x55d0c5c05980 .concat8 [ 8 8 0 0], L_0x55d0c5bffd20, L_0x55d0c5c053e0;
S_0x55d0c4d0de60 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4d0e760;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c532e5b0_0 .net "a", 7 0, L_0x55d0c5bffeb0;  1 drivers
v0x55d0c532deb0_0 .net "b", 7 0, L_0x55d0c5bfff50;  1 drivers
v0x55d0c5326010_0 .net "ca", 7 0, L_0x55d0c5bffd20;  1 drivers
v0x55d0c53260d0_0 .net "cin", 7 0, L_0x55d0c5bffff0;  1 drivers
v0x55d0c5328300_0 .net "sum", 7 0, L_0x55d0c5bffbe0;  1 drivers
L_0x55d0c5bfd080 .part L_0x55d0c5bffeb0, 0, 4;
L_0x55d0c5bfd120 .part L_0x55d0c5bfff50, 0, 4;
L_0x55d0c5bfd1c0 .part L_0x55d0c5bffff0, 0, 4;
L_0x55d0c5bff910 .part L_0x55d0c5bffeb0, 4, 4;
L_0x55d0c5bffa00 .part L_0x55d0c5bfff50, 4, 4;
L_0x55d0c5bffaf0 .part L_0x55d0c5bffff0, 4, 4;
L_0x55d0c5bffbe0 .concat8 [ 4 4 0 0], L_0x55d0c5bfce70, L_0x55d0c5bff700;
L_0x55d0c5bffd20 .concat8 [ 4 4 0 0], L_0x55d0c5bfcf10, L_0x55d0c5bff7a0;
S_0x55d0c4cfe000 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4d0de60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5354710_0 .net "a", 3 0, L_0x55d0c5bfd080;  1 drivers
v0x55d0c5348610_0 .net "b", 3 0, L_0x55d0c5bfd120;  1 drivers
v0x55d0c5347f80_0 .net "ca", 3 0, L_0x55d0c5bfcf10;  1 drivers
v0x55d0c5348040_0 .net "cin", 3 0, L_0x55d0c5bfd1c0;  1 drivers
v0x55d0c53502d0_0 .net "sum", 3 0, L_0x55d0c5bfce70;  1 drivers
L_0x55d0c5bfae90 .part L_0x55d0c5bfd080, 0, 1;
L_0x55d0c5bfafc0 .part L_0x55d0c5bfd120, 0, 1;
L_0x55d0c5bfb0f0 .part L_0x55d0c5bfd1c0, 0, 1;
L_0x55d0c5bfb6c0 .part L_0x55d0c5bfd080, 1, 1;
L_0x55d0c5bfb7f0 .part L_0x55d0c5bfd120, 1, 1;
L_0x55d0c5bfb920 .part L_0x55d0c5bfd1c0, 1, 1;
L_0x55d0c5bfbfe0 .part L_0x55d0c5bfd080, 2, 1;
L_0x55d0c5bfc110 .part L_0x55d0c5bfd120, 2, 1;
L_0x55d0c5bfc290 .part L_0x55d0c5bfd1c0, 2, 1;
L_0x55d0c5bfc860 .part L_0x55d0c5bfd080, 3, 1;
L_0x55d0c5bfca80 .part L_0x55d0c5bfd120, 3, 1;
L_0x55d0c5bfcc40 .part L_0x55d0c5bfd1c0, 3, 1;
L_0x55d0c5bfce70 .concat8 [ 1 1 1 1], L_0x55d0c5bfa970, L_0x55d0c5bfb290, L_0x55d0c5bfbac0, L_0x55d0c5bfc430;
L_0x55d0c5bfcf10 .concat8 [ 1 1 1 1], L_0x55d0c5bfad80, L_0x55d0c5bfb5b0, L_0x55d0c5bfbed0, L_0x55d0c5bfc750;
S_0x55d0c4cfd700 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4cfe000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bf99e0 .functor XOR 1, L_0x55d0c5bfae90, L_0x55d0c5bfafc0, C4<0>, C4<0>;
L_0x55d0c5bfa970 .functor XOR 1, L_0x55d0c5bf99e0, L_0x55d0c5bfb0f0, C4<0>, C4<0>;
L_0x55d0c5bfaa30 .functor AND 1, L_0x55d0c5bfae90, L_0x55d0c5bfafc0, C4<1>, C4<1>;
L_0x55d0c5bfab40 .functor AND 1, L_0x55d0c5bfae90, L_0x55d0c5bfb0f0, C4<1>, C4<1>;
L_0x55d0c5bfac00 .functor AND 1, L_0x55d0c5bfafc0, L_0x55d0c5bfb0f0, C4<1>, C4<1>;
L_0x55d0c5bfac70 .functor OR 1, L_0x55d0c5bfaa30, L_0x55d0c5bfab40, C4<0>, C4<0>;
L_0x55d0c5bfad80 .functor OR 1, L_0x55d0c5bfac00, L_0x55d0c5bfac70, C4<0>, C4<0>;
v0x55d0c531e530_0 .net "a", 0 0, L_0x55d0c5bfae90;  1 drivers
v0x55d0c531e280_0 .net "b", 0 0, L_0x55d0c5bfafc0;  1 drivers
v0x55d0c531e340_0 .net "ca", 0 0, L_0x55d0c5bfad80;  1 drivers
v0x55d0c5340710_0 .net "cin", 0 0, L_0x55d0c5bfb0f0;  1 drivers
v0x55d0c53407d0_0 .net "sum", 0 0, L_0x55d0c5bfa970;  1 drivers
v0x55d0c53402e0_0 .net "w1", 0 0, L_0x55d0c5bf99e0;  1 drivers
v0x55d0c53403a0_0 .net "w2", 0 0, L_0x55d0c5bfaa30;  1 drivers
v0x55d0c5340030_0 .net "w3", 0 0, L_0x55d0c5bfab40;  1 drivers
v0x55d0c53400f0_0 .net "w4", 0 0, L_0x55d0c5bfac00;  1 drivers
v0x55d0c5362520_0 .net "w5", 0 0, L_0x55d0c5bfac70;  1 drivers
S_0x55d0c4ce4c30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4cfe000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bfb220 .functor XOR 1, L_0x55d0c5bfb6c0, L_0x55d0c5bfb7f0, C4<0>, C4<0>;
L_0x55d0c5bfb290 .functor XOR 1, L_0x55d0c5bfb220, L_0x55d0c5bfb920, C4<0>, C4<0>;
L_0x55d0c5bfb300 .functor AND 1, L_0x55d0c5bfb6c0, L_0x55d0c5bfb7f0, C4<1>, C4<1>;
L_0x55d0c5bfb370 .functor AND 1, L_0x55d0c5bfb6c0, L_0x55d0c5bfb920, C4<1>, C4<1>;
L_0x55d0c5bfb430 .functor AND 1, L_0x55d0c5bfb7f0, L_0x55d0c5bfb920, C4<1>, C4<1>;
L_0x55d0c5bfb4a0 .functor OR 1, L_0x55d0c5bfb300, L_0x55d0c5bfb370, C4<0>, C4<0>;
L_0x55d0c5bfb5b0 .functor OR 1, L_0x55d0c5bfb430, L_0x55d0c5bfb4a0, C4<0>, C4<0>;
v0x55d0c5361d20_0 .net "a", 0 0, L_0x55d0c5bfb6c0;  1 drivers
v0x55d0c533fd90_0 .net "b", 0 0, L_0x55d0c5bfb7f0;  1 drivers
v0x55d0c533fe50_0 .net "ca", 0 0, L_0x55d0c5bfb5b0;  1 drivers
v0x55d0c5350f60_0 .net "cin", 0 0, L_0x55d0c5bfb920;  1 drivers
v0x55d0c5351020_0 .net "sum", 0 0, L_0x55d0c5bfb290;  1 drivers
v0x55d0c53508d0_0 .net "w1", 0 0, L_0x55d0c5bfb220;  1 drivers
v0x55d0c5350990_0 .net "w2", 0 0, L_0x55d0c5bfb300;  1 drivers
v0x55d0c5361700_0 .net "w3", 0 0, L_0x55d0c5bfb370;  1 drivers
v0x55d0c53617c0_0 .net "w4", 0 0, L_0x55d0c5bfb430;  1 drivers
v0x55d0c53610b0_0 .net "w5", 0 0, L_0x55d0c5bfb4a0;  1 drivers
S_0x55d0c4ceca40 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4cfe000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bfba50 .functor XOR 1, L_0x55d0c5bfbfe0, L_0x55d0c5bfc110, C4<0>, C4<0>;
L_0x55d0c5bfbac0 .functor XOR 1, L_0x55d0c5bfba50, L_0x55d0c5bfc290, C4<0>, C4<0>;
L_0x55d0c5bfbb80 .functor AND 1, L_0x55d0c5bfbfe0, L_0x55d0c5bfc110, C4<1>, C4<1>;
L_0x55d0c5bfbc90 .functor AND 1, L_0x55d0c5bfbfe0, L_0x55d0c5bfc290, C4<1>, C4<1>;
L_0x55d0c5bfbd50 .functor AND 1, L_0x55d0c5bfc110, L_0x55d0c5bfc290, C4<1>, C4<1>;
L_0x55d0c5bfbdc0 .functor OR 1, L_0x55d0c5bfbb80, L_0x55d0c5bfbc90, C4<0>, C4<0>;
L_0x55d0c5bfbed0 .functor OR 1, L_0x55d0c5bfbd50, L_0x55d0c5bfbdc0, C4<0>, C4<0>;
v0x55d0c5350680_0 .net "a", 0 0, L_0x55d0c5bfbfe0;  1 drivers
v0x55d0c5358d70_0 .net "b", 0 0, L_0x55d0c5bfc110;  1 drivers
v0x55d0c5358e30_0 .net "ca", 0 0, L_0x55d0c5bfbed0;  1 drivers
v0x55d0c53586e0_0 .net "cin", 0 0, L_0x55d0c5bfc290;  1 drivers
v0x55d0c53587a0_0 .net "sum", 0 0, L_0x55d0c5bfbac0;  1 drivers
v0x55d0c5360a30_0 .net "w1", 0 0, L_0x55d0c5bfba50;  1 drivers
v0x55d0c5360af0_0 .net "w2", 0 0, L_0x55d0c5bfbb80;  1 drivers
v0x55d0c5360330_0 .net "w3", 0 0, L_0x55d0c5bfbc90;  1 drivers
v0x55d0c53603f0_0 .net "w4", 0 0, L_0x55d0c5bfbd50;  1 drivers
v0x55d0c5358540_0 .net "w5", 0 0, L_0x55d0c5bfbdc0;  1 drivers
S_0x55d0c4cec140 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4cfe000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bfc3c0 .functor XOR 1, L_0x55d0c5bfc860, L_0x55d0c5bfca80, C4<0>, C4<0>;
L_0x55d0c5bfc430 .functor XOR 1, L_0x55d0c5bfc3c0, L_0x55d0c5bfcc40, C4<0>, C4<0>;
L_0x55d0c5bfc4a0 .functor AND 1, L_0x55d0c5bfc860, L_0x55d0c5bfca80, C4<1>, C4<1>;
L_0x55d0c5bfc510 .functor AND 1, L_0x55d0c5bfc860, L_0x55d0c5bfcc40, C4<1>, C4<1>;
L_0x55d0c5bfc5d0 .functor AND 1, L_0x55d0c5bfca80, L_0x55d0c5bfcc40, C4<1>, C4<1>;
L_0x55d0c5bfc640 .functor OR 1, L_0x55d0c5bfc4a0, L_0x55d0c5bfc510, C4<0>, C4<0>;
L_0x55d0c5bfc750 .functor OR 1, L_0x55d0c5bfc5d0, L_0x55d0c5bfc640, C4<0>, C4<0>;
v0x55d0c535a780_0 .net "a", 0 0, L_0x55d0c5bfc860;  1 drivers
v0x55d0c535fc90_0 .net "b", 0 0, L_0x55d0c5bfca80;  1 drivers
v0x55d0c535fd50_0 .net "ca", 0 0, L_0x55d0c5bfc750;  1 drivers
v0x55d0c535df70_0 .net "cin", 0 0, L_0x55d0c5bfcc40;  1 drivers
v0x55d0c535e030_0 .net "sum", 0 0, L_0x55d0c5bfc430;  1 drivers
v0x55d0c535c390_0 .net "w1", 0 0, L_0x55d0c5bfc3c0;  1 drivers
v0x55d0c535c450_0 .net "w2", 0 0, L_0x55d0c5bfc4a0;  1 drivers
v0x55d0c5352b00_0 .net "w3", 0 0, L_0x55d0c5bfc510;  1 drivers
v0x55d0c5352bc0_0 .net "w4", 0 0, L_0x55d0c5bfc5d0;  1 drivers
v0x55d0c53563a0_0 .net "w5", 0 0, L_0x55d0c5bfc640;  1 drivers
S_0x55d0c4cdc2e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4d0de60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c53345d0_0 .net "a", 3 0, L_0x55d0c5bff910;  1 drivers
v0x55d0c53329f0_0 .net "b", 3 0, L_0x55d0c5bffa00;  1 drivers
v0x55d0c53268f0_0 .net "ca", 3 0, L_0x55d0c5bff7a0;  1 drivers
v0x55d0c53269b0_0 .net "cin", 3 0, L_0x55d0c5bffaf0;  1 drivers
v0x55d0c5326260_0 .net "sum", 3 0, L_0x55d0c5bff700;  1 drivers
L_0x55d0c5bfd780 .part L_0x55d0c5bff910, 0, 1;
L_0x55d0c5bfd8b0 .part L_0x55d0c5bffa00, 0, 1;
L_0x55d0c5bfd9e0 .part L_0x55d0c5bffaf0, 0, 1;
L_0x55d0c5bfdfb0 .part L_0x55d0c5bff910, 1, 1;
L_0x55d0c5bfe0e0 .part L_0x55d0c5bffa00, 1, 1;
L_0x55d0c5bfe210 .part L_0x55d0c5bffaf0, 1, 1;
L_0x55d0c5bfe8d0 .part L_0x55d0c5bff910, 2, 1;
L_0x55d0c5bfea00 .part L_0x55d0c5bffa00, 2, 1;
L_0x55d0c5bfeb80 .part L_0x55d0c5bffaf0, 2, 1;
L_0x55d0c5bff150 .part L_0x55d0c5bff910, 3, 1;
L_0x55d0c5bff310 .part L_0x55d0c5bffa00, 3, 1;
L_0x55d0c5bff4d0 .part L_0x55d0c5bffaf0, 3, 1;
L_0x55d0c5bff700 .concat8 [ 1 1 1 1], L_0x55d0c5bfd260, L_0x55d0c5bfdb80, L_0x55d0c5bfe3b0, L_0x55d0c5bfed20;
L_0x55d0c5bff7a0 .concat8 [ 1 1 1 1], L_0x55d0c5bfd670, L_0x55d0c5bfdea0, L_0x55d0c5bfe7c0, L_0x55d0c5bff040;
S_0x55d0c4cdb9e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4cdc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bfce00 .functor XOR 1, L_0x55d0c5bfd780, L_0x55d0c5bfd8b0, C4<0>, C4<0>;
L_0x55d0c5bfd260 .functor XOR 1, L_0x55d0c5bfce00, L_0x55d0c5bfd9e0, C4<0>, C4<0>;
L_0x55d0c5bfd320 .functor AND 1, L_0x55d0c5bfd780, L_0x55d0c5bfd8b0, C4<1>, C4<1>;
L_0x55d0c5bfd430 .functor AND 1, L_0x55d0c5bfd780, L_0x55d0c5bfd9e0, C4<1>, C4<1>;
L_0x55d0c5bfd4f0 .functor AND 1, L_0x55d0c5bfd8b0, L_0x55d0c5bfd9e0, C4<1>, C4<1>;
L_0x55d0c5bfd560 .functor OR 1, L_0x55d0c5bfd320, L_0x55d0c5bfd430, C4<0>, C4<0>;
L_0x55d0c5bfd670 .functor OR 1, L_0x55d0c5bfd4f0, L_0x55d0c5bfd560, C4<0>, C4<0>;
v0x55d0c534fbd0_0 .net "a", 0 0, L_0x55d0c5bfd780;  1 drivers
v0x55d0c5347d30_0 .net "b", 0 0, L_0x55d0c5bfd8b0;  1 drivers
v0x55d0c5347df0_0 .net "ca", 0 0, L_0x55d0c5bfd670;  1 drivers
v0x55d0c534a020_0 .net "cin", 0 0, L_0x55d0c5bfd9e0;  1 drivers
v0x55d0c534a0e0_0 .net "sum", 0 0, L_0x55d0c5bfd260;  1 drivers
v0x55d0c534f530_0 .net "w1", 0 0, L_0x55d0c5bfce00;  1 drivers
v0x55d0c534f5f0_0 .net "w2", 0 0, L_0x55d0c5bfd320;  1 drivers
v0x55d0c534d810_0 .net "w3", 0 0, L_0x55d0c5bfd430;  1 drivers
v0x55d0c534d8d0_0 .net "w4", 0 0, L_0x55d0c5bfd4f0;  1 drivers
v0x55d0c534bce0_0 .net "w5", 0 0, L_0x55d0c5bfd560;  1 drivers
S_0x55d0c4cd2a20 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4cdc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bfdb10 .functor XOR 1, L_0x55d0c5bfdfb0, L_0x55d0c5bfe0e0, C4<0>, C4<0>;
L_0x55d0c5bfdb80 .functor XOR 1, L_0x55d0c5bfdb10, L_0x55d0c5bfe210, C4<0>, C4<0>;
L_0x55d0c5bfdbf0 .functor AND 1, L_0x55d0c5bfdfb0, L_0x55d0c5bfe0e0, C4<1>, C4<1>;
L_0x55d0c5bfdc60 .functor AND 1, L_0x55d0c5bfdfb0, L_0x55d0c5bfe210, C4<1>, C4<1>;
L_0x55d0c5bfdd20 .functor AND 1, L_0x55d0c5bfe0e0, L_0x55d0c5bfe210, C4<1>, C4<1>;
L_0x55d0c5bfdd90 .functor OR 1, L_0x55d0c5bfdbf0, L_0x55d0c5bfdc60, C4<0>, C4<0>;
L_0x55d0c5bfdea0 .functor OR 1, L_0x55d0c5bfdd20, L_0x55d0c5bfdd90, C4<0>, C4<0>;
v0x55d0c53423a0_0 .net "a", 0 0, L_0x55d0c5bfdfb0;  1 drivers
v0x55d0c5345b90_0 .net "b", 0 0, L_0x55d0c5bfe0e0;  1 drivers
v0x55d0c5345c50_0 .net "ca", 0 0, L_0x55d0c5bfdea0;  1 drivers
v0x55d0c5343fb0_0 .net "cin", 0 0, L_0x55d0c5bfe210;  1 drivers
v0x55d0c5344070_0 .net "sum", 0 0, L_0x55d0c5bfdb80;  1 drivers
v0x55d0c532f240_0 .net "w1", 0 0, L_0x55d0c5bfdb10;  1 drivers
v0x55d0c532f300_0 .net "w2", 0 0, L_0x55d0c5bfdbf0;  1 drivers
v0x55d0c532ebb0_0 .net "w3", 0 0, L_0x55d0c5bfdc60;  1 drivers
v0x55d0c532ec70_0 .net "w4", 0 0, L_0x55d0c5bfdd20;  1 drivers
v0x55d0c533fa90_0 .net "w5", 0 0, L_0x55d0c5bfdd90;  1 drivers
S_0x55d0c4cd27a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4cdc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bfe340 .functor XOR 1, L_0x55d0c5bfe8d0, L_0x55d0c5bfea00, C4<0>, C4<0>;
L_0x55d0c5bfe3b0 .functor XOR 1, L_0x55d0c5bfe340, L_0x55d0c5bfeb80, C4<0>, C4<0>;
L_0x55d0c5bfe470 .functor AND 1, L_0x55d0c5bfe8d0, L_0x55d0c5bfea00, C4<1>, C4<1>;
L_0x55d0c5bfe580 .functor AND 1, L_0x55d0c5bfe8d0, L_0x55d0c5bfeb80, C4<1>, C4<1>;
L_0x55d0c5bfe640 .functor AND 1, L_0x55d0c5bfea00, L_0x55d0c5bfeb80, C4<1>, C4<1>;
L_0x55d0c5bfe6b0 .functor OR 1, L_0x55d0c5bfe470, L_0x55d0c5bfe580, C4<0>, C4<0>;
L_0x55d0c5bfe7c0 .functor OR 1, L_0x55d0c5bfe640, L_0x55d0c5bfe6b0, C4<0>, C4<0>;
v0x55d0c533f2e0_0 .net "a", 0 0, L_0x55d0c5bfe8d0;  1 drivers
v0x55d0c532e960_0 .net "b", 0 0, L_0x55d0c5bfea00;  1 drivers
v0x55d0c532ea20_0 .net "ca", 0 0, L_0x55d0c5bfe7c0;  1 drivers
v0x55d0c5337050_0 .net "cin", 0 0, L_0x55d0c5bfeb80;  1 drivers
v0x55d0c5337110_0 .net "sum", 0 0, L_0x55d0c5bfe3b0;  1 drivers
v0x55d0c53369c0_0 .net "w1", 0 0, L_0x55d0c5bfe340;  1 drivers
v0x55d0c5336a80_0 .net "w2", 0 0, L_0x55d0c5bfe470;  1 drivers
v0x55d0c533ed10_0 .net "w3", 0 0, L_0x55d0c5bfe580;  1 drivers
v0x55d0c533edd0_0 .net "w4", 0 0, L_0x55d0c5bfe640;  1 drivers
v0x55d0c533e6c0_0 .net "w5", 0 0, L_0x55d0c5bfe6b0;  1 drivers
S_0x55d0c4cc0850 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4cdc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bfecb0 .functor XOR 1, L_0x55d0c5bff150, L_0x55d0c5bff310, C4<0>, C4<0>;
L_0x55d0c5bfed20 .functor XOR 1, L_0x55d0c5bfecb0, L_0x55d0c5bff4d0, C4<0>, C4<0>;
L_0x55d0c5bfed90 .functor AND 1, L_0x55d0c5bff150, L_0x55d0c5bff310, C4<1>, C4<1>;
L_0x55d0c5bfee00 .functor AND 1, L_0x55d0c5bff150, L_0x55d0c5bff4d0, C4<1>, C4<1>;
L_0x55d0c5bfeec0 .functor AND 1, L_0x55d0c5bff310, L_0x55d0c5bff4d0, C4<1>, C4<1>;
L_0x55d0c5bfef30 .functor OR 1, L_0x55d0c5bfed90, L_0x55d0c5bfee00, C4<0>, C4<0>;
L_0x55d0c5bff040 .functor OR 1, L_0x55d0c5bfeec0, L_0x55d0c5bfef30, C4<0>, C4<0>;
v0x55d0c5336770_0 .net "a", 0 0, L_0x55d0c5bff150;  1 drivers
v0x55d0c5338a60_0 .net "b", 0 0, L_0x55d0c5bff310;  1 drivers
v0x55d0c5338b20_0 .net "ca", 0 0, L_0x55d0c5bff040;  1 drivers
v0x55d0c533df70_0 .net "cin", 0 0, L_0x55d0c5bff4d0;  1 drivers
v0x55d0c533e030_0 .net "sum", 0 0, L_0x55d0c5bfed20;  1 drivers
v0x55d0c533c250_0 .net "w1", 0 0, L_0x55d0c5bfecb0;  1 drivers
v0x55d0c533c310_0 .net "w2", 0 0, L_0x55d0c5bfed90;  1 drivers
v0x55d0c533a670_0 .net "w3", 0 0, L_0x55d0c5bfee00;  1 drivers
v0x55d0c533a730_0 .net "w4", 0 0, L_0x55d0c5bfeec0;  1 drivers
v0x55d0c5330e90_0 .net "w5", 0 0, L_0x55d0c5bfef30;  1 drivers
S_0x55d0c4cc8660 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4d0e760;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c52efd90_0 .net "a", 7 0, L_0x55d0c5c05570;  1 drivers
v0x55d0c52ee1b0_0 .net "b", 7 0, L_0x55d0c5c05660;  1 drivers
v0x55d0c52e20b0_0 .net "ca", 7 0, L_0x55d0c5c053e0;  1 drivers
v0x55d0c52e2170_0 .net "cin", 7 0, L_0x55d0c5c05750;  1 drivers
v0x55d0c52e1a20_0 .net "sum", 7 0, L_0x55d0c5c052a0;  1 drivers
L_0x55d0c5c02740 .part L_0x55d0c5c05570, 0, 4;
L_0x55d0c5c027e0 .part L_0x55d0c5c05660, 0, 4;
L_0x55d0c5c02880 .part L_0x55d0c5c05750, 0, 4;
L_0x55d0c5c04fd0 .part L_0x55d0c5c05570, 4, 4;
L_0x55d0c5c050c0 .part L_0x55d0c5c05660, 4, 4;
L_0x55d0c5c051b0 .part L_0x55d0c5c05750, 4, 4;
L_0x55d0c5c052a0 .concat8 [ 4 4 0 0], L_0x55d0c5c02530, L_0x55d0c5c04dc0;
L_0x55d0c5c053e0 .concat8 [ 4 4 0 0], L_0x55d0c5c025d0, L_0x55d0c5c04e60;
S_0x55d0c4cc7d60 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4cc8660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5319730_0 .net "a", 3 0, L_0x55d0c5c02740;  1 drivers
v0x55d0c5317b50_0 .net "b", 3 0, L_0x55d0c5c027e0;  1 drivers
v0x55d0c530e2c0_0 .net "ca", 3 0, L_0x55d0c5c025d0;  1 drivers
v0x55d0c530e380_0 .net "cin", 3 0, L_0x55d0c5c02880;  1 drivers
v0x55d0c5311ab0_0 .net "sum", 3 0, L_0x55d0c5c02530;  1 drivers
L_0x55d0c5c005b0 .part L_0x55d0c5c02740, 0, 1;
L_0x55d0c5c006e0 .part L_0x55d0c5c027e0, 0, 1;
L_0x55d0c5c00810 .part L_0x55d0c5c02880, 0, 1;
L_0x55d0c5c00de0 .part L_0x55d0c5c02740, 1, 1;
L_0x55d0c5c00f10 .part L_0x55d0c5c027e0, 1, 1;
L_0x55d0c5c01040 .part L_0x55d0c5c02880, 1, 1;
L_0x55d0c5c01700 .part L_0x55d0c5c02740, 2, 1;
L_0x55d0c5c01830 .part L_0x55d0c5c027e0, 2, 1;
L_0x55d0c5c019b0 .part L_0x55d0c5c02880, 2, 1;
L_0x55d0c5c01f80 .part L_0x55d0c5c02740, 3, 1;
L_0x55d0c5c02140 .part L_0x55d0c5c027e0, 3, 1;
L_0x55d0c5c02300 .part L_0x55d0c5c02880, 3, 1;
L_0x55d0c5c02530 .concat8 [ 1 1 1 1], L_0x55d0c5c00090, L_0x55d0c5c009b0, L_0x55d0c5c011e0, L_0x55d0c5c01b50;
L_0x55d0c5c025d0 .concat8 [ 1 1 1 1], L_0x55d0c5c004a0, L_0x55d0c5c00cd0, L_0x55d0c5c015f0, L_0x55d0c5c01e70;
S_0x55d0c4cb7f00 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4cc7d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5bff690 .functor XOR 1, L_0x55d0c5c005b0, L_0x55d0c5c006e0, C4<0>, C4<0>;
L_0x55d0c5c00090 .functor XOR 1, L_0x55d0c5bff690, L_0x55d0c5c00810, C4<0>, C4<0>;
L_0x55d0c5c00150 .functor AND 1, L_0x55d0c5c005b0, L_0x55d0c5c006e0, C4<1>, C4<1>;
L_0x55d0c5c00260 .functor AND 1, L_0x55d0c5c005b0, L_0x55d0c5c00810, C4<1>, C4<1>;
L_0x55d0c5c00320 .functor AND 1, L_0x55d0c5c006e0, L_0x55d0c5c00810, C4<1>, C4<1>;
L_0x55d0c5c00390 .functor OR 1, L_0x55d0c5c00150, L_0x55d0c5c00260, C4<0>, C4<0>;
L_0x55d0c5c004a0 .functor OR 1, L_0x55d0c5c00320, L_0x55d0c5c00390, C4<0>, C4<0>;
v0x55d0c532d810_0 .net "a", 0 0, L_0x55d0c5c005b0;  1 drivers
v0x55d0c532baf0_0 .net "b", 0 0, L_0x55d0c5c006e0;  1 drivers
v0x55d0c532bbb0_0 .net "ca", 0 0, L_0x55d0c5c004a0;  1 drivers
v0x55d0c5329f10_0 .net "cin", 0 0, L_0x55d0c5c00810;  1 drivers
v0x55d0c5329fd0_0 .net "sum", 0 0, L_0x55d0c5c00090;  1 drivers
v0x55d0c5320680_0 .net "w1", 0 0, L_0x55d0c5bff690;  1 drivers
v0x55d0c5320740_0 .net "w2", 0 0, L_0x55d0c5c00150;  1 drivers
v0x55d0c5323e70_0 .net "w3", 0 0, L_0x55d0c5c00260;  1 drivers
v0x55d0c5323f30_0 .net "w4", 0 0, L_0x55d0c5c00320;  1 drivers
v0x55d0c5322340_0 .net "w5", 0 0, L_0x55d0c5c00390;  1 drivers
S_0x55d0c4cb7600 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4cc7d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c00940 .functor XOR 1, L_0x55d0c5c00de0, L_0x55d0c5c00f10, C4<0>, C4<0>;
L_0x55d0c5c009b0 .functor XOR 1, L_0x55d0c5c00940, L_0x55d0c5c01040, C4<0>, C4<0>;
L_0x55d0c5c00a20 .functor AND 1, L_0x55d0c5c00de0, L_0x55d0c5c00f10, C4<1>, C4<1>;
L_0x55d0c5c00a90 .functor AND 1, L_0x55d0c5c00de0, L_0x55d0c5c01040, C4<1>, C4<1>;
L_0x55d0c5c00b50 .functor AND 1, L_0x55d0c5c00f10, L_0x55d0c5c01040, C4<1>, C4<1>;
L_0x55d0c5c00bc0 .functor OR 1, L_0x55d0c5c00a20, L_0x55d0c5c00a90, C4<0>, C4<0>;
L_0x55d0c5c00cd0 .functor OR 1, L_0x55d0c5c00b50, L_0x55d0c5c00bc0, C4<0>, C4<0>;
v0x55d0c52fbed0_0 .net "a", 0 0, L_0x55d0c5c00de0;  1 drivers
v0x55d0c52fbaa0_0 .net "b", 0 0, L_0x55d0c5c00f10;  1 drivers
v0x55d0c52fbb60_0 .net "ca", 0 0, L_0x55d0c5c00cd0;  1 drivers
v0x55d0c52fb7f0_0 .net "cin", 0 0, L_0x55d0c5c01040;  1 drivers
v0x55d0c52fb8b0_0 .net "sum", 0 0, L_0x55d0c5c009b0;  1 drivers
v0x55d0c531dc30_0 .net "w1", 0 0, L_0x55d0c5c00940;  1 drivers
v0x55d0c531dcf0_0 .net "w2", 0 0, L_0x55d0c5c00a20;  1 drivers
v0x55d0c531d4e0_0 .net "w3", 0 0, L_0x55d0c5c00a90;  1 drivers
v0x55d0c531d5a0_0 .net "w4", 0 0, L_0x55d0c5c00b50;  1 drivers
v0x55d0c52fb600_0 .net "w5", 0 0, L_0x55d0c5c00bc0;  1 drivers
S_0x55d0c4c9eb30 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4cc7d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c01170 .functor XOR 1, L_0x55d0c5c01700, L_0x55d0c5c01830, C4<0>, C4<0>;
L_0x55d0c5c011e0 .functor XOR 1, L_0x55d0c5c01170, L_0x55d0c5c019b0, C4<0>, C4<0>;
L_0x55d0c5c012a0 .functor AND 1, L_0x55d0c5c01700, L_0x55d0c5c01830, C4<1>, C4<1>;
L_0x55d0c5c013b0 .functor AND 1, L_0x55d0c5c01700, L_0x55d0c5c019b0, C4<1>, C4<1>;
L_0x55d0c5c01470 .functor AND 1, L_0x55d0c5c01830, L_0x55d0c5c019b0, C4<1>, C4<1>;
L_0x55d0c5c014e0 .functor OR 1, L_0x55d0c5c012a0, L_0x55d0c5c013b0, C4<0>, C4<0>;
L_0x55d0c5c015f0 .functor OR 1, L_0x55d0c5c01470, L_0x55d0c5c014e0, C4<0>, C4<0>;
v0x55d0c530c720_0 .net "a", 0 0, L_0x55d0c5c01700;  1 drivers
v0x55d0c530c090_0 .net "b", 0 0, L_0x55d0c5c01830;  1 drivers
v0x55d0c530c150_0 .net "ca", 0 0, L_0x55d0c5c015f0;  1 drivers
v0x55d0c531cec0_0 .net "cin", 0 0, L_0x55d0c5c019b0;  1 drivers
v0x55d0c531cf80_0 .net "sum", 0 0, L_0x55d0c5c011e0;  1 drivers
v0x55d0c531c7c0_0 .net "w1", 0 0, L_0x55d0c5c01170;  1 drivers
v0x55d0c531c880_0 .net "w2", 0 0, L_0x55d0c5c012a0;  1 drivers
v0x55d0c530be40_0 .net "w3", 0 0, L_0x55d0c5c013b0;  1 drivers
v0x55d0c530bf00_0 .net "w4", 0 0, L_0x55d0c5c01470;  1 drivers
v0x55d0c53145e0_0 .net "w5", 0 0, L_0x55d0c5c014e0;  1 drivers
S_0x55d0c4ca6940 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4cc7d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c01ae0 .functor XOR 1, L_0x55d0c5c01f80, L_0x55d0c5c02140, C4<0>, C4<0>;
L_0x55d0c5c01b50 .functor XOR 1, L_0x55d0c5c01ae0, L_0x55d0c5c02300, C4<0>, C4<0>;
L_0x55d0c5c01bc0 .functor AND 1, L_0x55d0c5c01f80, L_0x55d0c5c02140, C4<1>, C4<1>;
L_0x55d0c5c01c30 .functor AND 1, L_0x55d0c5c01f80, L_0x55d0c5c02300, C4<1>, C4<1>;
L_0x55d0c5c01cf0 .functor AND 1, L_0x55d0c5c02140, L_0x55d0c5c02300, C4<1>, C4<1>;
L_0x55d0c5c01d60 .functor OR 1, L_0x55d0c5c01bc0, L_0x55d0c5c01c30, C4<0>, C4<0>;
L_0x55d0c5c01e70 .functor OR 1, L_0x55d0c5c01cf0, L_0x55d0c5c01d60, C4<0>, C4<0>;
v0x55d0c5313ea0_0 .net "a", 0 0, L_0x55d0c5c01f80;  1 drivers
v0x55d0c531c1f0_0 .net "b", 0 0, L_0x55d0c5c02140;  1 drivers
v0x55d0c531c2b0_0 .net "ca", 0 0, L_0x55d0c5c01e70;  1 drivers
v0x55d0c531baf0_0 .net "cin", 0 0, L_0x55d0c5c02300;  1 drivers
v0x55d0c531bbb0_0 .net "sum", 0 0, L_0x55d0c5c01b50;  1 drivers
v0x55d0c5313c50_0 .net "w1", 0 0, L_0x55d0c5c01ae0;  1 drivers
v0x55d0c5313d10_0 .net "w2", 0 0, L_0x55d0c5c01bc0;  1 drivers
v0x55d0c5315f40_0 .net "w3", 0 0, L_0x55d0c5c01c30;  1 drivers
v0x55d0c5316000_0 .net "w4", 0 0, L_0x55d0c5c01cf0;  1 drivers
v0x55d0c531b500_0 .net "w5", 0 0, L_0x55d0c5c01d60;  1 drivers
S_0x55d0c4ca6040 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4cc8660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c52f9730_0 .net "a", 3 0, L_0x55d0c5c04fd0;  1 drivers
v0x55d0c52f7a10_0 .net "b", 3 0, L_0x55d0c5c050c0;  1 drivers
v0x55d0c52f5e30_0 .net "ca", 3 0, L_0x55d0c5c04e60;  1 drivers
v0x55d0c52f5ef0_0 .net "cin", 3 0, L_0x55d0c5c051b0;  1 drivers
v0x55d0c52ec5a0_0 .net "sum", 3 0, L_0x55d0c5c04dc0;  1 drivers
L_0x55d0c5c02e40 .part L_0x55d0c5c04fd0, 0, 1;
L_0x55d0c5c02f70 .part L_0x55d0c5c050c0, 0, 1;
L_0x55d0c5c030a0 .part L_0x55d0c5c051b0, 0, 1;
L_0x55d0c5c03670 .part L_0x55d0c5c04fd0, 1, 1;
L_0x55d0c5c037a0 .part L_0x55d0c5c050c0, 1, 1;
L_0x55d0c5c038d0 .part L_0x55d0c5c051b0, 1, 1;
L_0x55d0c5c03f90 .part L_0x55d0c5c04fd0, 2, 1;
L_0x55d0c5c040c0 .part L_0x55d0c5c050c0, 2, 1;
L_0x55d0c5c04240 .part L_0x55d0c5c051b0, 2, 1;
L_0x55d0c5c04810 .part L_0x55d0c5c04fd0, 3, 1;
L_0x55d0c5c049d0 .part L_0x55d0c5c050c0, 3, 1;
L_0x55d0c5c04b90 .part L_0x55d0c5c051b0, 3, 1;
L_0x55d0c5c04dc0 .concat8 [ 1 1 1 1], L_0x55d0c5c02920, L_0x55d0c5c03240, L_0x55d0c5c03a70, L_0x55d0c5c043e0;
L_0x55d0c5c04e60 .concat8 [ 1 1 1 1], L_0x55d0c5c02d30, L_0x55d0c5c03560, L_0x55d0c5c03e80, L_0x55d0c5c04700;
S_0x55d0c4c961e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4ca6040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c024c0 .functor XOR 1, L_0x55d0c5c02e40, L_0x55d0c5c02f70, C4<0>, C4<0>;
L_0x55d0c5c02920 .functor XOR 1, L_0x55d0c5c024c0, L_0x55d0c5c030a0, C4<0>, C4<0>;
L_0x55d0c5c029e0 .functor AND 1, L_0x55d0c5c02e40, L_0x55d0c5c02f70, C4<1>, C4<1>;
L_0x55d0c5c02af0 .functor AND 1, L_0x55d0c5c02e40, L_0x55d0c5c030a0, C4<1>, C4<1>;
L_0x55d0c5c02bb0 .functor AND 1, L_0x55d0c5c02f70, L_0x55d0c5c030a0, C4<1>, C4<1>;
L_0x55d0c5c02c20 .functor OR 1, L_0x55d0c5c029e0, L_0x55d0c5c02af0, C4<0>, C4<0>;
L_0x55d0c5c02d30 .functor OR 1, L_0x55d0c5c02bb0, L_0x55d0c5c02c20, C4<0>, C4<0>;
v0x55d0c530fed0_0 .net "a", 0 0, L_0x55d0c5c02e40;  1 drivers
v0x55d0c5303dd0_0 .net "b", 0 0, L_0x55d0c5c02f70;  1 drivers
v0x55d0c5303e90_0 .net "ca", 0 0, L_0x55d0c5c02d30;  1 drivers
v0x55d0c5303740_0 .net "cin", 0 0, L_0x55d0c5c030a0;  1 drivers
v0x55d0c5303800_0 .net "sum", 0 0, L_0x55d0c5c02920;  1 drivers
v0x55d0c530ba90_0 .net "w1", 0 0, L_0x55d0c5c024c0;  1 drivers
v0x55d0c530bb50_0 .net "w2", 0 0, L_0x55d0c5c029e0;  1 drivers
v0x55d0c530b390_0 .net "w3", 0 0, L_0x55d0c5c02af0;  1 drivers
v0x55d0c530b450_0 .net "w4", 0 0, L_0x55d0c5c02bb0;  1 drivers
v0x55d0c53035a0_0 .net "w5", 0 0, L_0x55d0c5c02c20;  1 drivers
S_0x55d0c4c958e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4ca6040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c031d0 .functor XOR 1, L_0x55d0c5c03670, L_0x55d0c5c037a0, C4<0>, C4<0>;
L_0x55d0c5c03240 .functor XOR 1, L_0x55d0c5c031d0, L_0x55d0c5c038d0, C4<0>, C4<0>;
L_0x55d0c5c032b0 .functor AND 1, L_0x55d0c5c03670, L_0x55d0c5c037a0, C4<1>, C4<1>;
L_0x55d0c5c03320 .functor AND 1, L_0x55d0c5c03670, L_0x55d0c5c038d0, C4<1>, C4<1>;
L_0x55d0c5c033e0 .functor AND 1, L_0x55d0c5c037a0, L_0x55d0c5c038d0, C4<1>, C4<1>;
L_0x55d0c5c03450 .functor OR 1, L_0x55d0c5c032b0, L_0x55d0c5c03320, C4<0>, C4<0>;
L_0x55d0c5c03560 .functor OR 1, L_0x55d0c5c033e0, L_0x55d0c5c03450, C4<0>, C4<0>;
v0x55d0c53057e0_0 .net "a", 0 0, L_0x55d0c5c03670;  1 drivers
v0x55d0c530acf0_0 .net "b", 0 0, L_0x55d0c5c037a0;  1 drivers
v0x55d0c530adb0_0 .net "ca", 0 0, L_0x55d0c5c03560;  1 drivers
v0x55d0c5308fd0_0 .net "cin", 0 0, L_0x55d0c5c038d0;  1 drivers
v0x55d0c5309090_0 .net "sum", 0 0, L_0x55d0c5c03240;  1 drivers
v0x55d0c53073f0_0 .net "w1", 0 0, L_0x55d0c5c031d0;  1 drivers
v0x55d0c53074b0_0 .net "w2", 0 0, L_0x55d0c5c032b0;  1 drivers
v0x55d0c52fdb60_0 .net "w3", 0 0, L_0x55d0c5c03320;  1 drivers
v0x55d0c52fdc20_0 .net "w4", 0 0, L_0x55d0c5c033e0;  1 drivers
v0x55d0c5301400_0 .net "w5", 0 0, L_0x55d0c5c03450;  1 drivers
S_0x55d0c4c7c010 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4ca6040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c03a00 .functor XOR 1, L_0x55d0c5c03f90, L_0x55d0c5c040c0, C4<0>, C4<0>;
L_0x55d0c5c03a70 .functor XOR 1, L_0x55d0c5c03a00, L_0x55d0c5c04240, C4<0>, C4<0>;
L_0x55d0c5c03b30 .functor AND 1, L_0x55d0c5c03f90, L_0x55d0c5c040c0, C4<1>, C4<1>;
L_0x55d0c5c03c40 .functor AND 1, L_0x55d0c5c03f90, L_0x55d0c5c04240, C4<1>, C4<1>;
L_0x55d0c5c03d00 .functor AND 1, L_0x55d0c5c040c0, L_0x55d0c5c04240, C4<1>, C4<1>;
L_0x55d0c5c03d70 .functor OR 1, L_0x55d0c5c03b30, L_0x55d0c5c03c40, C4<0>, C4<0>;
L_0x55d0c5c03e80 .functor OR 1, L_0x55d0c5c03d00, L_0x55d0c5c03d70, C4<0>, C4<0>;
v0x55d0c52ff770_0 .net "a", 0 0, L_0x55d0c5c03f90;  1 drivers
v0x55d0c52eaa00_0 .net "b", 0 0, L_0x55d0c5c040c0;  1 drivers
v0x55d0c52eaac0_0 .net "ca", 0 0, L_0x55d0c5c03e80;  1 drivers
v0x55d0c52ea370_0 .net "cin", 0 0, L_0x55d0c5c04240;  1 drivers
v0x55d0c52ea430_0 .net "sum", 0 0, L_0x55d0c5c03a70;  1 drivers
v0x55d0c52fb1a0_0 .net "w1", 0 0, L_0x55d0c5c03a00;  1 drivers
v0x55d0c52fb260_0 .net "w2", 0 0, L_0x55d0c5c03b30;  1 drivers
v0x55d0c52faaa0_0 .net "w3", 0 0, L_0x55d0c5c03c40;  1 drivers
v0x55d0c52fab60_0 .net "w4", 0 0, L_0x55d0c5c03d00;  1 drivers
v0x55d0c52ea1d0_0 .net "w5", 0 0, L_0x55d0c5c03d70;  1 drivers
S_0x55d0c4c83e20 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4ca6040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c04370 .functor XOR 1, L_0x55d0c5c04810, L_0x55d0c5c049d0, C4<0>, C4<0>;
L_0x55d0c5c043e0 .functor XOR 1, L_0x55d0c5c04370, L_0x55d0c5c04b90, C4<0>, C4<0>;
L_0x55d0c5c04450 .functor AND 1, L_0x55d0c5c04810, L_0x55d0c5c049d0, C4<1>, C4<1>;
L_0x55d0c5c044c0 .functor AND 1, L_0x55d0c5c04810, L_0x55d0c5c04b90, C4<1>, C4<1>;
L_0x55d0c5c04580 .functor AND 1, L_0x55d0c5c049d0, L_0x55d0c5c04b90, C4<1>, C4<1>;
L_0x55d0c5c045f0 .functor OR 1, L_0x55d0c5c04450, L_0x55d0c5c044c0, C4<0>, C4<0>;
L_0x55d0c5c04700 .functor OR 1, L_0x55d0c5c04580, L_0x55d0c5c045f0, C4<0>, C4<0>;
v0x55d0c52f2810_0 .net "a", 0 0, L_0x55d0c5c04810;  1 drivers
v0x55d0c52f2180_0 .net "b", 0 0, L_0x55d0c5c049d0;  1 drivers
v0x55d0c52f2240_0 .net "ca", 0 0, L_0x55d0c5c04700;  1 drivers
v0x55d0c52fa4d0_0 .net "cin", 0 0, L_0x55d0c5c04b90;  1 drivers
v0x55d0c52fa590_0 .net "sum", 0 0, L_0x55d0c5c043e0;  1 drivers
v0x55d0c52f9dd0_0 .net "w1", 0 0, L_0x55d0c5c04370;  1 drivers
v0x55d0c52f9e90_0 .net "w2", 0 0, L_0x55d0c5c04450;  1 drivers
v0x55d0c52f1f30_0 .net "w3", 0 0, L_0x55d0c5c044c0;  1 drivers
v0x55d0c52f1ff0_0 .net "w4", 0 0, L_0x55d0c5c04580;  1 drivers
v0x55d0c52f42d0_0 .net "w5", 0 0, L_0x55d0c5c045f0;  1 drivers
S_0x55d0c4c83520 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4d996b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c51e5190_0 .net "a", 31 0, L_0x55d0c5c1d410;  1 drivers
v0x55d0c51e4a90_0 .net "b", 31 0, L_0x55d0c5c1d500;  1 drivers
v0x55d0c51dcbf0_0 .net "ca", 31 0, L_0x55d0c5c1d280;  1 drivers
v0x55d0c51dccb0_0 .net "cin", 31 0, L_0x55d0c5c1d5f0;  1 drivers
v0x55d0c51deee0_0 .net "sum", 31 0, L_0x55d0c5c1d140;  1 drivers
L_0x55d0c5c117d0 .part L_0x55d0c5c1d410, 0, 16;
L_0x55d0c5c11870 .part L_0x55d0c5c1d500, 0, 16;
L_0x55d0c5c11910 .part L_0x55d0c5c1d5f0, 0, 16;
L_0x55d0c5c1ce70 .part L_0x55d0c5c1d410, 16, 16;
L_0x55d0c5c1cf60 .part L_0x55d0c5c1d500, 16, 16;
L_0x55d0c5c1d050 .part L_0x55d0c5c1d5f0, 16, 16;
L_0x55d0c5c1d140 .concat8 [ 16 16 0 0], L_0x55d0c5c11500, L_0x55d0c5c1cba0;
L_0x55d0c5c1d280 .concat8 [ 16 16 0 0], L_0x55d0c5c11640, L_0x55d0c5c1cce0;
S_0x55d0c4c736c0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4c83520;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c526b4f0_0 .net "a", 15 0, L_0x55d0c5c117d0;  1 drivers
v0x55d0c5261c60_0 .net "b", 15 0, L_0x55d0c5c11870;  1 drivers
v0x55d0c5265450_0 .net "ca", 15 0, L_0x55d0c5c11640;  1 drivers
v0x55d0c5265510_0 .net "cin", 15 0, L_0x55d0c5c11910;  1 drivers
v0x55d0c5263870_0 .net "sum", 15 0, L_0x55d0c5c11500;  1 drivers
L_0x55d0c5c0b970 .part L_0x55d0c5c117d0, 0, 8;
L_0x55d0c5c0ba10 .part L_0x55d0c5c11870, 0, 8;
L_0x55d0c5c0bab0 .part L_0x55d0c5c11910, 0, 8;
L_0x55d0c5c11230 .part L_0x55d0c5c117d0, 8, 8;
L_0x55d0c5c11320 .part L_0x55d0c5c11870, 8, 8;
L_0x55d0c5c11410 .part L_0x55d0c5c11910, 8, 8;
L_0x55d0c5c11500 .concat8 [ 8 8 0 0], L_0x55d0c5c0b6a0, L_0x55d0c5c10f60;
L_0x55d0c5c11640 .concat8 [ 8 8 0 0], L_0x55d0c5c0b7e0, L_0x55d0c5c110a0;
S_0x55d0c4c72dc0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4c736c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c52afd30_0 .net "a", 7 0, L_0x55d0c5c0b970;  1 drivers
v0x55d0c52a64a0_0 .net "b", 7 0, L_0x55d0c5c0ba10;  1 drivers
v0x55d0c52a9c90_0 .net "ca", 7 0, L_0x55d0c5c0b7e0;  1 drivers
v0x55d0c52a9d50_0 .net "cin", 7 0, L_0x55d0c5c0bab0;  1 drivers
v0x55d0c52a80b0_0 .net "sum", 7 0, L_0x55d0c5c0b6a0;  1 drivers
L_0x55d0c5c08a00 .part L_0x55d0c5c0b970, 0, 4;
L_0x55d0c5c08aa0 .part L_0x55d0c5c0ba10, 0, 4;
L_0x55d0c5c08b40 .part L_0x55d0c5c0bab0, 0, 4;
L_0x55d0c5c0b390 .part L_0x55d0c5c0b970, 4, 4;
L_0x55d0c5c0b480 .part L_0x55d0c5c0ba10, 4, 4;
L_0x55d0c5c0b570 .part L_0x55d0c5c0bab0, 4, 4;
L_0x55d0c5c0b6a0 .concat8 [ 4 4 0 0], L_0x55d0c5c087f0, L_0x55d0c5c0b180;
L_0x55d0c5c0b7e0 .concat8 [ 4 4 0 0], L_0x55d0c5c08890, L_0x55d0c5c0b220;
S_0x55d0c4c5a2f0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4c72dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c52cfe40_0 .net "a", 3 0, L_0x55d0c5c08a00;  1 drivers
v0x55d0c52d5350_0 .net "b", 3 0, L_0x55d0c5c08aa0;  1 drivers
v0x55d0c52d3630_0 .net "ca", 3 0, L_0x55d0c5c08890;  1 drivers
v0x55d0c52d36f0_0 .net "cin", 3 0, L_0x55d0c5c08b40;  1 drivers
v0x55d0c52d1a50_0 .net "sum", 3 0, L_0x55d0c5c087f0;  1 drivers
L_0x55d0c5c067b0 .part L_0x55d0c5c08a00, 0, 1;
L_0x55d0c5c068e0 .part L_0x55d0c5c08aa0, 0, 1;
L_0x55d0c5c06a10 .part L_0x55d0c5c08b40, 0, 1;
L_0x55d0c5c07020 .part L_0x55d0c5c08a00, 1, 1;
L_0x55d0c5c07150 .part L_0x55d0c5c08aa0, 1, 1;
L_0x55d0c5c07280 .part L_0x55d0c5c08b40, 1, 1;
L_0x55d0c5c079c0 .part L_0x55d0c5c08a00, 2, 1;
L_0x55d0c5c07af0 .part L_0x55d0c5c08aa0, 2, 1;
L_0x55d0c5c07c70 .part L_0x55d0c5c08b40, 2, 1;
L_0x55d0c5c08240 .part L_0x55d0c5c08a00, 3, 1;
L_0x55d0c5c08400 .part L_0x55d0c5c08aa0, 3, 1;
L_0x55d0c5c085c0 .part L_0x55d0c5c08b40, 3, 1;
L_0x55d0c5c087f0 .concat8 [ 1 1 1 1], L_0x55d0c5c06290, L_0x55d0c5c06bb0, L_0x55d0c5c07460, L_0x55d0c5c07e10;
L_0x55d0c5c08890 .concat8 [ 1 1 1 1], L_0x55d0c5c066a0, L_0x55d0c5c06f10, L_0x55d0c5c078b0, L_0x55d0c5c08130;
S_0x55d0c4c62100 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c5a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c04d50 .functor XOR 1, L_0x55d0c5c067b0, L_0x55d0c5c068e0, C4<0>, C4<0>;
L_0x55d0c5c06290 .functor XOR 1, L_0x55d0c5c04d50, L_0x55d0c5c06a10, C4<0>, C4<0>;
L_0x55d0c5c06350 .functor AND 1, L_0x55d0c5c067b0, L_0x55d0c5c068e0, C4<1>, C4<1>;
L_0x55d0c5c06460 .functor AND 1, L_0x55d0c5c067b0, L_0x55d0c5c06a10, C4<1>, C4<1>;
L_0x55d0c5c06520 .functor AND 1, L_0x55d0c5c068e0, L_0x55d0c5c06a10, C4<1>, C4<1>;
L_0x55d0c5c06590 .functor OR 1, L_0x55d0c5c06350, L_0x55d0c5c06460, C4<0>, C4<0>;
L_0x55d0c5c066a0 .functor OR 1, L_0x55d0c5c06520, L_0x55d0c5c06590, C4<0>, C4<0>;
v0x55d0c52df630_0 .net "a", 0 0, L_0x55d0c5c067b0;  1 drivers
v0x55d0c52dda50_0 .net "b", 0 0, L_0x55d0c5c068e0;  1 drivers
v0x55d0c52ddb10_0 .net "ca", 0 0, L_0x55d0c5c066a0;  1 drivers
v0x55d0c52936a0_0 .net "cin", 0 0, L_0x55d0c5c06a10;  1 drivers
v0x55d0c5293760_0 .net "sum", 0 0, L_0x55d0c5c06290;  1 drivers
v0x55d0c52d88c0_0 .net "w1", 0 0, L_0x55d0c5c04d50;  1 drivers
v0x55d0c52d8980_0 .net "w2", 0 0, L_0x55d0c5c06350;  1 drivers
v0x55d0c52d85b0_0 .net "w3", 0 0, L_0x55d0c5c06460;  1 drivers
v0x55d0c52d8670_0 .net "w4", 0 0, L_0x55d0c5c06520;  1 drivers
v0x55d0c52940a0_0 .net "w5", 0 0, L_0x55d0c5c06590;  1 drivers
S_0x55d0c4c61800 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c5a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c06b40 .functor XOR 1, L_0x55d0c5c07020, L_0x55d0c5c07150, C4<0>, C4<0>;
L_0x55d0c5c06bb0 .functor XOR 1, L_0x55d0c5c06b40, L_0x55d0c5c07280, C4<0>, C4<0>;
L_0x55d0c5c06c20 .functor AND 1, L_0x55d0c5c07020, L_0x55d0c5c07150, C4<1>, C4<1>;
L_0x55d0c5c06c90 .functor AND 1, L_0x55d0c5c07020, L_0x55d0c5c07280, C4<1>, C4<1>;
L_0x55d0c5c06d50 .functor AND 1, L_0x55d0c5c07150, L_0x55d0c5c07280, C4<1>, C4<1>;
L_0x55d0c5c06dc0 .functor OR 1, L_0x55d0c5c06c20, L_0x55d0c5c06c90, C4<0>, C4<0>;
L_0x55d0c5c06f10 .functor OR 1, L_0x55d0c5c06d50, L_0x55d0c5c06dc0, C4<0>, C4<0>;
v0x55d0c5293bf0_0 .net "a", 0 0, L_0x55d0c5c07020;  1 drivers
v0x55d0c5293940_0 .net "b", 0 0, L_0x55d0c5c07150;  1 drivers
v0x55d0c5293a00_0 .net "ca", 0 0, L_0x55d0c5c06f10;  1 drivers
v0x55d0c52b5dd0_0 .net "cin", 0 0, L_0x55d0c5c07280;  1 drivers
v0x55d0c52b5e90_0 .net "sum", 0 0, L_0x55d0c5c06bb0;  1 drivers
v0x55d0c52b59a0_0 .net "w1", 0 0, L_0x55d0c5c06b40;  1 drivers
v0x55d0c52b5a60_0 .net "w2", 0 0, L_0x55d0c5c06c20;  1 drivers
v0x55d0c52b56f0_0 .net "w3", 0 0, L_0x55d0c5c06c90;  1 drivers
v0x55d0c52b57b0_0 .net "w4", 0 0, L_0x55d0c5c06d50;  1 drivers
v0x55d0c52d7be0_0 .net "w5", 0 0, L_0x55d0c5c06dc0;  1 drivers
S_0x55d0c4c519a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c5a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c073f0 .functor XOR 1, L_0x55d0c5c079c0, L_0x55d0c5c07af0, C4<0>, C4<0>;
L_0x55d0c5c07460 .functor XOR 1, L_0x55d0c5c073f0, L_0x55d0c5c07c70, C4<0>, C4<0>;
L_0x55d0c5c07520 .functor AND 1, L_0x55d0c5c079c0, L_0x55d0c5c07af0, C4<1>, C4<1>;
L_0x55d0c5c07630 .functor AND 1, L_0x55d0c5c079c0, L_0x55d0c5c07c70, C4<1>, C4<1>;
L_0x55d0c5c076f0 .functor AND 1, L_0x55d0c5c07af0, L_0x55d0c5c07c70, C4<1>, C4<1>;
L_0x55d0c5c07760 .functor OR 1, L_0x55d0c5c07520, L_0x55d0c5c07630, C4<0>, C4<0>;
L_0x55d0c5c078b0 .functor OR 1, L_0x55d0c5c076f0, L_0x55d0c5c07760, C4<0>, C4<0>;
v0x55d0c52d73e0_0 .net "a", 0 0, L_0x55d0c5c079c0;  1 drivers
v0x55d0c52b5450_0 .net "b", 0 0, L_0x55d0c5c07af0;  1 drivers
v0x55d0c52b5510_0 .net "ca", 0 0, L_0x55d0c5c078b0;  1 drivers
v0x55d0c52c6620_0 .net "cin", 0 0, L_0x55d0c5c07c70;  1 drivers
v0x55d0c52c66e0_0 .net "sum", 0 0, L_0x55d0c5c07460;  1 drivers
v0x55d0c52c5f90_0 .net "w1", 0 0, L_0x55d0c5c073f0;  1 drivers
v0x55d0c52c6050_0 .net "w2", 0 0, L_0x55d0c5c07520;  1 drivers
v0x55d0c52d6dc0_0 .net "w3", 0 0, L_0x55d0c5c07630;  1 drivers
v0x55d0c52d6e80_0 .net "w4", 0 0, L_0x55d0c5c076f0;  1 drivers
v0x55d0c52d6770_0 .net "w5", 0 0, L_0x55d0c5c07760;  1 drivers
S_0x55d0c4c510a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c5a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c07da0 .functor XOR 1, L_0x55d0c5c08240, L_0x55d0c5c08400, C4<0>, C4<0>;
L_0x55d0c5c07e10 .functor XOR 1, L_0x55d0c5c07da0, L_0x55d0c5c085c0, C4<0>, C4<0>;
L_0x55d0c5c07e80 .functor AND 1, L_0x55d0c5c08240, L_0x55d0c5c08400, C4<1>, C4<1>;
L_0x55d0c5c07ef0 .functor AND 1, L_0x55d0c5c08240, L_0x55d0c5c085c0, C4<1>, C4<1>;
L_0x55d0c5c07fb0 .functor AND 1, L_0x55d0c5c08400, L_0x55d0c5c085c0, C4<1>, C4<1>;
L_0x55d0c5c08020 .functor OR 1, L_0x55d0c5c07e80, L_0x55d0c5c07ef0, C4<0>, C4<0>;
L_0x55d0c5c08130 .functor OR 1, L_0x55d0c5c07fb0, L_0x55d0c5c08020, C4<0>, C4<0>;
v0x55d0c52c5d40_0 .net "a", 0 0, L_0x55d0c5c08240;  1 drivers
v0x55d0c52ce430_0 .net "b", 0 0, L_0x55d0c5c08400;  1 drivers
v0x55d0c52ce4f0_0 .net "ca", 0 0, L_0x55d0c5c08130;  1 drivers
v0x55d0c52cdda0_0 .net "cin", 0 0, L_0x55d0c5c085c0;  1 drivers
v0x55d0c52cde60_0 .net "sum", 0 0, L_0x55d0c5c07e10;  1 drivers
v0x55d0c52d60f0_0 .net "w1", 0 0, L_0x55d0c5c07da0;  1 drivers
v0x55d0c52d61b0_0 .net "w2", 0 0, L_0x55d0c5c07e80;  1 drivers
v0x55d0c52d59f0_0 .net "w3", 0 0, L_0x55d0c5c07ef0;  1 drivers
v0x55d0c52d5ab0_0 .net "w4", 0 0, L_0x55d0c5c07fb0;  1 drivers
v0x55d0c52cdc00_0 .net "w5", 0 0, L_0x55d0c5c08020;  1 drivers
S_0x55d0c4c48050 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4c72dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c52abe30_0 .net "a", 3 0, L_0x55d0c5c0b390;  1 drivers
v0x55d0c52ae120_0 .net "b", 3 0, L_0x55d0c5c0b480;  1 drivers
v0x55d0c52b3630_0 .net "ca", 3 0, L_0x55d0c5c0b220;  1 drivers
v0x55d0c52b36f0_0 .net "cin", 3 0, L_0x55d0c5c0b570;  1 drivers
v0x55d0c52b1910_0 .net "sum", 3 0, L_0x55d0c5c0b180;  1 drivers
L_0x55d0c5c09140 .part L_0x55d0c5c0b390, 0, 1;
L_0x55d0c5c09270 .part L_0x55d0c5c0b480, 0, 1;
L_0x55d0c5c093a0 .part L_0x55d0c5c0b570, 0, 1;
L_0x55d0c5c099b0 .part L_0x55d0c5c0b390, 1, 1;
L_0x55d0c5c09ae0 .part L_0x55d0c5c0b480, 1, 1;
L_0x55d0c5c09c10 .part L_0x55d0c5c0b570, 1, 1;
L_0x55d0c5c0a350 .part L_0x55d0c5c0b390, 2, 1;
L_0x55d0c5c0a480 .part L_0x55d0c5c0b480, 2, 1;
L_0x55d0c5c0a600 .part L_0x55d0c5c0b570, 2, 1;
L_0x55d0c5c0abd0 .part L_0x55d0c5c0b390, 3, 1;
L_0x55d0c5c0ad90 .part L_0x55d0c5c0b480, 3, 1;
L_0x55d0c5c0af50 .part L_0x55d0c5c0b570, 3, 1;
L_0x55d0c5c0b180 .concat8 [ 1 1 1 1], L_0x55d0c5c08be0, L_0x55d0c5c09540, L_0x55d0c5c09df0, L_0x55d0c5c0a7a0;
L_0x55d0c5c0b220 .concat8 [ 1 1 1 1], L_0x55d0c5c09030, L_0x55d0c5c098a0, L_0x55d0c5c0a240, L_0x55d0c5c0aac0;
S_0x55d0c4c47dd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c48050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c08780 .functor XOR 1, L_0x55d0c5c09140, L_0x55d0c5c09270, C4<0>, C4<0>;
L_0x55d0c5c08be0 .functor XOR 1, L_0x55d0c5c08780, L_0x55d0c5c093a0, C4<0>, C4<0>;
L_0x55d0c5c08ca0 .functor AND 1, L_0x55d0c5c09140, L_0x55d0c5c09270, C4<1>, C4<1>;
L_0x55d0c5c08db0 .functor AND 1, L_0x55d0c5c09140, L_0x55d0c5c093a0, C4<1>, C4<1>;
L_0x55d0c5c08e70 .functor AND 1, L_0x55d0c5c09270, L_0x55d0c5c093a0, C4<1>, C4<1>;
L_0x55d0c5c08ee0 .functor OR 1, L_0x55d0c5c08ca0, L_0x55d0c5c08db0, C4<0>, C4<0>;
L_0x55d0c5c09030 .functor OR 1, L_0x55d0c5c08e70, L_0x55d0c5c08ee0, C4<0>, C4<0>;
v0x55d0c52c81c0_0 .net "a", 0 0, L_0x55d0c5c09140;  1 drivers
v0x55d0c52cb9b0_0 .net "b", 0 0, L_0x55d0c5c09270;  1 drivers
v0x55d0c52cba70_0 .net "ca", 0 0, L_0x55d0c5c09030;  1 drivers
v0x55d0c52c9dd0_0 .net "cin", 0 0, L_0x55d0c5c093a0;  1 drivers
v0x55d0c52c9e90_0 .net "sum", 0 0, L_0x55d0c5c08be0;  1 drivers
v0x55d0c52bdcd0_0 .net "w1", 0 0, L_0x55d0c5c08780;  1 drivers
v0x55d0c52bdd90_0 .net "w2", 0 0, L_0x55d0c5c08ca0;  1 drivers
v0x55d0c52bd640_0 .net "w3", 0 0, L_0x55d0c5c08db0;  1 drivers
v0x55d0c52bd700_0 .net "w4", 0 0, L_0x55d0c5c08e70;  1 drivers
v0x55d0c52c5a40_0 .net "w5", 0 0, L_0x55d0c5c08ee0;  1 drivers
S_0x55d0c4c47b60 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c48050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c094d0 .functor XOR 1, L_0x55d0c5c099b0, L_0x55d0c5c09ae0, C4<0>, C4<0>;
L_0x55d0c5c09540 .functor XOR 1, L_0x55d0c5c094d0, L_0x55d0c5c09c10, C4<0>, C4<0>;
L_0x55d0c5c095b0 .functor AND 1, L_0x55d0c5c099b0, L_0x55d0c5c09ae0, C4<1>, C4<1>;
L_0x55d0c5c09620 .functor AND 1, L_0x55d0c5c099b0, L_0x55d0c5c09c10, C4<1>, C4<1>;
L_0x55d0c5c096e0 .functor AND 1, L_0x55d0c5c09ae0, L_0x55d0c5c09c10, C4<1>, C4<1>;
L_0x55d0c5c09750 .functor OR 1, L_0x55d0c5c095b0, L_0x55d0c5c09620, C4<0>, C4<0>;
L_0x55d0c5c098a0 .functor OR 1, L_0x55d0c5c096e0, L_0x55d0c5c09750, C4<0>, C4<0>;
v0x55d0c52c5290_0 .net "a", 0 0, L_0x55d0c5c099b0;  1 drivers
v0x55d0c52bd3f0_0 .net "b", 0 0, L_0x55d0c5c09ae0;  1 drivers
v0x55d0c52bd4b0_0 .net "ca", 0 0, L_0x55d0c5c098a0;  1 drivers
v0x55d0c52bf6e0_0 .net "cin", 0 0, L_0x55d0c5c09c10;  1 drivers
v0x55d0c52bf7a0_0 .net "sum", 0 0, L_0x55d0c5c09540;  1 drivers
v0x55d0c52c4bf0_0 .net "w1", 0 0, L_0x55d0c5c094d0;  1 drivers
v0x55d0c52c4cb0_0 .net "w2", 0 0, L_0x55d0c5c095b0;  1 drivers
v0x55d0c52c2ed0_0 .net "w3", 0 0, L_0x55d0c5c09620;  1 drivers
v0x55d0c52c2f90_0 .net "w4", 0 0, L_0x55d0c5c096e0;  1 drivers
v0x55d0c52c13a0_0 .net "w5", 0 0, L_0x55d0c5c09750;  1 drivers
S_0x55d0c4c35e80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c48050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c09d80 .functor XOR 1, L_0x55d0c5c0a350, L_0x55d0c5c0a480, C4<0>, C4<0>;
L_0x55d0c5c09df0 .functor XOR 1, L_0x55d0c5c09d80, L_0x55d0c5c0a600, C4<0>, C4<0>;
L_0x55d0c5c09eb0 .functor AND 1, L_0x55d0c5c0a350, L_0x55d0c5c0a480, C4<1>, C4<1>;
L_0x55d0c5c09fc0 .functor AND 1, L_0x55d0c5c0a350, L_0x55d0c5c0a600, C4<1>, C4<1>;
L_0x55d0c5c0a080 .functor AND 1, L_0x55d0c5c0a480, L_0x55d0c5c0a600, C4<1>, C4<1>;
L_0x55d0c5c0a0f0 .functor OR 1, L_0x55d0c5c09eb0, L_0x55d0c5c09fc0, C4<0>, C4<0>;
L_0x55d0c5c0a240 .functor OR 1, L_0x55d0c5c0a080, L_0x55d0c5c0a0f0, C4<0>, C4<0>;
v0x55d0c52b7a60_0 .net "a", 0 0, L_0x55d0c5c0a350;  1 drivers
v0x55d0c52bb250_0 .net "b", 0 0, L_0x55d0c5c0a480;  1 drivers
v0x55d0c52bb310_0 .net "ca", 0 0, L_0x55d0c5c0a240;  1 drivers
v0x55d0c52b9670_0 .net "cin", 0 0, L_0x55d0c5c0a600;  1 drivers
v0x55d0c52b9730_0 .net "sum", 0 0, L_0x55d0c5c09df0;  1 drivers
v0x55d0c52a4900_0 .net "w1", 0 0, L_0x55d0c5c09d80;  1 drivers
v0x55d0c52a49c0_0 .net "w2", 0 0, L_0x55d0c5c09eb0;  1 drivers
v0x55d0c52a4270_0 .net "w3", 0 0, L_0x55d0c5c09fc0;  1 drivers
v0x55d0c52a4330_0 .net "w4", 0 0, L_0x55d0c5c0a080;  1 drivers
v0x55d0c52b5150_0 .net "w5", 0 0, L_0x55d0c5c0a0f0;  1 drivers
S_0x55d0c4c3dc90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c48050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c0a730 .functor XOR 1, L_0x55d0c5c0abd0, L_0x55d0c5c0ad90, C4<0>, C4<0>;
L_0x55d0c5c0a7a0 .functor XOR 1, L_0x55d0c5c0a730, L_0x55d0c5c0af50, C4<0>, C4<0>;
L_0x55d0c5c0a810 .functor AND 1, L_0x55d0c5c0abd0, L_0x55d0c5c0ad90, C4<1>, C4<1>;
L_0x55d0c5c0a880 .functor AND 1, L_0x55d0c5c0abd0, L_0x55d0c5c0af50, C4<1>, C4<1>;
L_0x55d0c5c0a940 .functor AND 1, L_0x55d0c5c0ad90, L_0x55d0c5c0af50, C4<1>, C4<1>;
L_0x55d0c5c0a9b0 .functor OR 1, L_0x55d0c5c0a810, L_0x55d0c5c0a880, C4<0>, C4<0>;
L_0x55d0c5c0aac0 .functor OR 1, L_0x55d0c5c0a940, L_0x55d0c5c0a9b0, C4<0>, C4<0>;
v0x55d0c52b49a0_0 .net "a", 0 0, L_0x55d0c5c0abd0;  1 drivers
v0x55d0c52a4020_0 .net "b", 0 0, L_0x55d0c5c0ad90;  1 drivers
v0x55d0c52a40e0_0 .net "ca", 0 0, L_0x55d0c5c0aac0;  1 drivers
v0x55d0c52ac710_0 .net "cin", 0 0, L_0x55d0c5c0af50;  1 drivers
v0x55d0c52ac7d0_0 .net "sum", 0 0, L_0x55d0c5c0a7a0;  1 drivers
v0x55d0c52ac080_0 .net "w1", 0 0, L_0x55d0c5c0a730;  1 drivers
v0x55d0c52ac140_0 .net "w2", 0 0, L_0x55d0c5c0a810;  1 drivers
v0x55d0c52b43d0_0 .net "w3", 0 0, L_0x55d0c5c0a880;  1 drivers
v0x55d0c52b4490_0 .net "w4", 0 0, L_0x55d0c5c0a940;  1 drivers
v0x55d0c52b3d80_0 .net "w5", 0 0, L_0x55d0c5c0a9b0;  1 drivers
S_0x55d0c4c3d390 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4c736c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c52675f0_0 .net "a", 7 0, L_0x55d0c5c11230;  1 drivers
v0x55d0c52698e0_0 .net "b", 7 0, L_0x55d0c5c11320;  1 drivers
v0x55d0c526edf0_0 .net "ca", 7 0, L_0x55d0c5c110a0;  1 drivers
v0x55d0c526eeb0_0 .net "cin", 7 0, L_0x55d0c5c11410;  1 drivers
v0x55d0c526d0d0_0 .net "sum", 7 0, L_0x55d0c5c10f60;  1 drivers
L_0x55d0c5c0e2c0 .part L_0x55d0c5c11230, 0, 4;
L_0x55d0c5c0e360 .part L_0x55d0c5c11320, 0, 4;
L_0x55d0c5c0e400 .part L_0x55d0c5c11410, 0, 4;
L_0x55d0c5c10c50 .part L_0x55d0c5c11230, 4, 4;
L_0x55d0c5c10d40 .part L_0x55d0c5c11320, 4, 4;
L_0x55d0c5c10e30 .part L_0x55d0c5c11410, 4, 4;
L_0x55d0c5c10f60 .concat8 [ 4 4 0 0], L_0x55d0c5c0e0b0, L_0x55d0c5c10a40;
L_0x55d0c5c110a0 .concat8 [ 4 4 0 0], L_0x55d0c5c0e150, L_0x55d0c5c10ae0;
S_0x55d0c4c2d530 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4c3d390;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5289560_0 .net "a", 3 0, L_0x55d0c5c0e2c0;  1 drivers
v0x55d0c52918b0_0 .net "b", 3 0, L_0x55d0c5c0e360;  1 drivers
v0x55d0c52911b0_0 .net "ca", 3 0, L_0x55d0c5c0e150;  1 drivers
v0x55d0c5291270_0 .net "cin", 3 0, L_0x55d0c5c0e400;  1 drivers
v0x55d0c5289310_0 .net "sum", 3 0, L_0x55d0c5c0e0b0;  1 drivers
L_0x55d0c5c0c070 .part L_0x55d0c5c0e2c0, 0, 1;
L_0x55d0c5c0c1a0 .part L_0x55d0c5c0e360, 0, 1;
L_0x55d0c5c0c2d0 .part L_0x55d0c5c0e400, 0, 1;
L_0x55d0c5c0c8e0 .part L_0x55d0c5c0e2c0, 1, 1;
L_0x55d0c5c0ca10 .part L_0x55d0c5c0e360, 1, 1;
L_0x55d0c5c0cb40 .part L_0x55d0c5c0e400, 1, 1;
L_0x55d0c5c0d280 .part L_0x55d0c5c0e2c0, 2, 1;
L_0x55d0c5c0d3b0 .part L_0x55d0c5c0e360, 2, 1;
L_0x55d0c5c0d530 .part L_0x55d0c5c0e400, 2, 1;
L_0x55d0c5c0db00 .part L_0x55d0c5c0e2c0, 3, 1;
L_0x55d0c5c0dcc0 .part L_0x55d0c5c0e360, 3, 1;
L_0x55d0c5c0de80 .part L_0x55d0c5c0e400, 3, 1;
L_0x55d0c5c0e0b0 .concat8 [ 1 1 1 1], L_0x55d0c5c0bb50, L_0x55d0c5c0c470, L_0x55d0c5c0cd20, L_0x55d0c5c0d6d0;
L_0x55d0c5c0e150 .concat8 [ 1 1 1 1], L_0x55d0c5c0bf60, L_0x55d0c5c0c7d0, L_0x55d0c5c0d170, L_0x55d0c5c0d9f0;
S_0x55d0c4c2cc30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c2d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c0b110 .functor XOR 1, L_0x55d0c5c0c070, L_0x55d0c5c0c1a0, C4<0>, C4<0>;
L_0x55d0c5c0bb50 .functor XOR 1, L_0x55d0c5c0b110, L_0x55d0c5c0c2d0, C4<0>, C4<0>;
L_0x55d0c5c0bc10 .functor AND 1, L_0x55d0c5c0c070, L_0x55d0c5c0c1a0, C4<1>, C4<1>;
L_0x55d0c5c0bd20 .functor AND 1, L_0x55d0c5c0c070, L_0x55d0c5c0c2d0, C4<1>, C4<1>;
L_0x55d0c5c0bde0 .functor AND 1, L_0x55d0c5c0c1a0, L_0x55d0c5c0c2d0, C4<1>, C4<1>;
L_0x55d0c5c0be50 .functor OR 1, L_0x55d0c5c0bc10, L_0x55d0c5c0bd20, C4<0>, C4<0>;
L_0x55d0c5c0bf60 .functor OR 1, L_0x55d0c5c0bde0, L_0x55d0c5c0be50, C4<0>, C4<0>;
v0x55d0c529bfb0_0 .net "a", 0 0, L_0x55d0c5c0c070;  1 drivers
v0x55d0c529b920_0 .net "b", 0 0, L_0x55d0c5c0c1a0;  1 drivers
v0x55d0c529b9e0_0 .net "ca", 0 0, L_0x55d0c5c0bf60;  1 drivers
v0x55d0c52a3c70_0 .net "cin", 0 0, L_0x55d0c5c0c2d0;  1 drivers
v0x55d0c52a3d30_0 .net "sum", 0 0, L_0x55d0c5c0bb50;  1 drivers
v0x55d0c52a3570_0 .net "w1", 0 0, L_0x55d0c5c0b110;  1 drivers
v0x55d0c52a3630_0 .net "w2", 0 0, L_0x55d0c5c0bc10;  1 drivers
v0x55d0c529b6d0_0 .net "w3", 0 0, L_0x55d0c5c0bd20;  1 drivers
v0x55d0c529b790_0 .net "w4", 0 0, L_0x55d0c5c0bde0;  1 drivers
v0x55d0c529da70_0 .net "w5", 0 0, L_0x55d0c5c0be50;  1 drivers
S_0x55d0c4c14160 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c2d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c0c400 .functor XOR 1, L_0x55d0c5c0c8e0, L_0x55d0c5c0ca10, C4<0>, C4<0>;
L_0x55d0c5c0c470 .functor XOR 1, L_0x55d0c5c0c400, L_0x55d0c5c0cb40, C4<0>, C4<0>;
L_0x55d0c5c0c4e0 .functor AND 1, L_0x55d0c5c0c8e0, L_0x55d0c5c0ca10, C4<1>, C4<1>;
L_0x55d0c5c0c550 .functor AND 1, L_0x55d0c5c0c8e0, L_0x55d0c5c0cb40, C4<1>, C4<1>;
L_0x55d0c5c0c610 .functor AND 1, L_0x55d0c5c0ca10, L_0x55d0c5c0cb40, C4<1>, C4<1>;
L_0x55d0c5c0c680 .functor OR 1, L_0x55d0c5c0c4e0, L_0x55d0c5c0c550, C4<0>, C4<0>;
L_0x55d0c5c0c7d0 .functor OR 1, L_0x55d0c5c0c610, L_0x55d0c5c0c680, C4<0>, C4<0>;
v0x55d0c52a2ed0_0 .net "a", 0 0, L_0x55d0c5c0c8e0;  1 drivers
v0x55d0c52a11b0_0 .net "b", 0 0, L_0x55d0c5c0ca10;  1 drivers
v0x55d0c52a1270_0 .net "ca", 0 0, L_0x55d0c5c0c7d0;  1 drivers
v0x55d0c529f5d0_0 .net "cin", 0 0, L_0x55d0c5c0cb40;  1 drivers
v0x55d0c529f690_0 .net "sum", 0 0, L_0x55d0c5c0c470;  1 drivers
v0x55d0c5295d40_0 .net "w1", 0 0, L_0x55d0c5c0c400;  1 drivers
v0x55d0c5295e00_0 .net "w2", 0 0, L_0x55d0c5c0c4e0;  1 drivers
v0x55d0c5299530_0 .net "w3", 0 0, L_0x55d0c5c0c550;  1 drivers
v0x55d0c52995f0_0 .net "w4", 0 0, L_0x55d0c5c0c610;  1 drivers
v0x55d0c5297a00_0 .net "w5", 0 0, L_0x55d0c5c0c680;  1 drivers
S_0x55d0c4c1bf70 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c2d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c0ccb0 .functor XOR 1, L_0x55d0c5c0d280, L_0x55d0c5c0d3b0, C4<0>, C4<0>;
L_0x55d0c5c0cd20 .functor XOR 1, L_0x55d0c5c0ccb0, L_0x55d0c5c0d530, C4<0>, C4<0>;
L_0x55d0c5c0cde0 .functor AND 1, L_0x55d0c5c0d280, L_0x55d0c5c0d3b0, C4<1>, C4<1>;
L_0x55d0c5c0cef0 .functor AND 1, L_0x55d0c5c0d280, L_0x55d0c5c0d530, C4<1>, C4<1>;
L_0x55d0c5c0cfb0 .functor AND 1, L_0x55d0c5c0d3b0, L_0x55d0c5c0d530, C4<1>, C4<1>;
L_0x55d0c5c0d020 .functor OR 1, L_0x55d0c5c0cde0, L_0x55d0c5c0cef0, C4<0>, C4<0>;
L_0x55d0c5c0d170 .functor OR 1, L_0x55d0c5c0cfb0, L_0x55d0c5c0d020, C4<0>, C4<0>;
v0x55d0c5271590_0 .net "a", 0 0, L_0x55d0c5c0d280;  1 drivers
v0x55d0c5271160_0 .net "b", 0 0, L_0x55d0c5c0d3b0;  1 drivers
v0x55d0c5271220_0 .net "ca", 0 0, L_0x55d0c5c0d170;  1 drivers
v0x55d0c5270eb0_0 .net "cin", 0 0, L_0x55d0c5c0d530;  1 drivers
v0x55d0c5270f70_0 .net "sum", 0 0, L_0x55d0c5c0cd20;  1 drivers
v0x55d0c52932f0_0 .net "w1", 0 0, L_0x55d0c5c0ccb0;  1 drivers
v0x55d0c52933b0_0 .net "w2", 0 0, L_0x55d0c5c0cde0;  1 drivers
v0x55d0c5292ba0_0 .net "w3", 0 0, L_0x55d0c5c0cef0;  1 drivers
v0x55d0c5292c60_0 .net "w4", 0 0, L_0x55d0c5c0cfb0;  1 drivers
v0x55d0c5270cc0_0 .net "w5", 0 0, L_0x55d0c5c0d020;  1 drivers
S_0x55d0c4c1b670 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c2d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c0d660 .functor XOR 1, L_0x55d0c5c0db00, L_0x55d0c5c0dcc0, C4<0>, C4<0>;
L_0x55d0c5c0d6d0 .functor XOR 1, L_0x55d0c5c0d660, L_0x55d0c5c0de80, C4<0>, C4<0>;
L_0x55d0c5c0d740 .functor AND 1, L_0x55d0c5c0db00, L_0x55d0c5c0dcc0, C4<1>, C4<1>;
L_0x55d0c5c0d7b0 .functor AND 1, L_0x55d0c5c0db00, L_0x55d0c5c0de80, C4<1>, C4<1>;
L_0x55d0c5c0d870 .functor AND 1, L_0x55d0c5c0dcc0, L_0x55d0c5c0de80, C4<1>, C4<1>;
L_0x55d0c5c0d8e0 .functor OR 1, L_0x55d0c5c0d740, L_0x55d0c5c0d7b0, C4<0>, C4<0>;
L_0x55d0c5c0d9f0 .functor OR 1, L_0x55d0c5c0d870, L_0x55d0c5c0d8e0, C4<0>, C4<0>;
v0x55d0c5281de0_0 .net "a", 0 0, L_0x55d0c5c0db00;  1 drivers
v0x55d0c5281750_0 .net "b", 0 0, L_0x55d0c5c0dcc0;  1 drivers
v0x55d0c5281810_0 .net "ca", 0 0, L_0x55d0c5c0d9f0;  1 drivers
v0x55d0c5292580_0 .net "cin", 0 0, L_0x55d0c5c0de80;  1 drivers
v0x55d0c5292640_0 .net "sum", 0 0, L_0x55d0c5c0d6d0;  1 drivers
v0x55d0c5291e80_0 .net "w1", 0 0, L_0x55d0c5c0d660;  1 drivers
v0x55d0c5291f40_0 .net "w2", 0 0, L_0x55d0c5c0d740;  1 drivers
v0x55d0c5281500_0 .net "w3", 0 0, L_0x55d0c5c0d7b0;  1 drivers
v0x55d0c52815c0_0 .net "w4", 0 0, L_0x55d0c5c0d870;  1 drivers
v0x55d0c5289ca0_0 .net "w5", 0 0, L_0x55d0c5c0d8e0;  1 drivers
S_0x55d0c4c0b810 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4c3d390;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5267ed0_0 .net "a", 3 0, L_0x55d0c5c10c50;  1 drivers
v0x55d0c5267840_0 .net "b", 3 0, L_0x55d0c5c10d40;  1 drivers
v0x55d0c526fb90_0 .net "ca", 3 0, L_0x55d0c5c10ae0;  1 drivers
v0x55d0c526fc50_0 .net "cin", 3 0, L_0x55d0c5c10e30;  1 drivers
v0x55d0c526f490_0 .net "sum", 3 0, L_0x55d0c5c10a40;  1 drivers
L_0x55d0c5c0ea00 .part L_0x55d0c5c10c50, 0, 1;
L_0x55d0c5c0eb30 .part L_0x55d0c5c10d40, 0, 1;
L_0x55d0c5c0ec60 .part L_0x55d0c5c10e30, 0, 1;
L_0x55d0c5c0f270 .part L_0x55d0c5c10c50, 1, 1;
L_0x55d0c5c0f3a0 .part L_0x55d0c5c10d40, 1, 1;
L_0x55d0c5c0f4d0 .part L_0x55d0c5c10e30, 1, 1;
L_0x55d0c5c0fc10 .part L_0x55d0c5c10c50, 2, 1;
L_0x55d0c5c0fd40 .part L_0x55d0c5c10d40, 2, 1;
L_0x55d0c5c0fec0 .part L_0x55d0c5c10e30, 2, 1;
L_0x55d0c5c10490 .part L_0x55d0c5c10c50, 3, 1;
L_0x55d0c5c10650 .part L_0x55d0c5c10d40, 3, 1;
L_0x55d0c5c10810 .part L_0x55d0c5c10e30, 3, 1;
L_0x55d0c5c10a40 .concat8 [ 1 1 1 1], L_0x55d0c5c0e4a0, L_0x55d0c5c0ee00, L_0x55d0c5c0f6b0, L_0x55d0c5c10060;
L_0x55d0c5c10ae0 .concat8 [ 1 1 1 1], L_0x55d0c5c0e8f0, L_0x55d0c5c0f160, L_0x55d0c5c0fb00, L_0x55d0c5c10380;
S_0x55d0c4c0af10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c0b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c0e040 .functor XOR 1, L_0x55d0c5c0ea00, L_0x55d0c5c0eb30, C4<0>, C4<0>;
L_0x55d0c5c0e4a0 .functor XOR 1, L_0x55d0c5c0e040, L_0x55d0c5c0ec60, C4<0>, C4<0>;
L_0x55d0c5c0e560 .functor AND 1, L_0x55d0c5c0ea00, L_0x55d0c5c0eb30, C4<1>, C4<1>;
L_0x55d0c5c0e670 .functor AND 1, L_0x55d0c5c0ea00, L_0x55d0c5c0ec60, C4<1>, C4<1>;
L_0x55d0c5c0e730 .functor AND 1, L_0x55d0c5c0eb30, L_0x55d0c5c0ec60, C4<1>, C4<1>;
L_0x55d0c5c0e7a0 .functor OR 1, L_0x55d0c5c0e560, L_0x55d0c5c0e670, C4<0>, C4<0>;
L_0x55d0c5c0e8f0 .functor OR 1, L_0x55d0c5c0e730, L_0x55d0c5c0e7a0, C4<0>, C4<0>;
v0x55d0c528b600_0 .net "a", 0 0, L_0x55d0c5c0ea00;  1 drivers
v0x55d0c5290b10_0 .net "b", 0 0, L_0x55d0c5c0eb30;  1 drivers
v0x55d0c5290bd0_0 .net "ca", 0 0, L_0x55d0c5c0e8f0;  1 drivers
v0x55d0c528edf0_0 .net "cin", 0 0, L_0x55d0c5c0ec60;  1 drivers
v0x55d0c528eeb0_0 .net "sum", 0 0, L_0x55d0c5c0e4a0;  1 drivers
v0x55d0c528d210_0 .net "w1", 0 0, L_0x55d0c5c0e040;  1 drivers
v0x55d0c528d2d0_0 .net "w2", 0 0, L_0x55d0c5c0e560;  1 drivers
v0x55d0c5283980_0 .net "w3", 0 0, L_0x55d0c5c0e670;  1 drivers
v0x55d0c5283a40_0 .net "w4", 0 0, L_0x55d0c5c0e730;  1 drivers
v0x55d0c5287220_0 .net "w5", 0 0, L_0x55d0c5c0e7a0;  1 drivers
S_0x55d0c4bf1640 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c0b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c0ed90 .functor XOR 1, L_0x55d0c5c0f270, L_0x55d0c5c0f3a0, C4<0>, C4<0>;
L_0x55d0c5c0ee00 .functor XOR 1, L_0x55d0c5c0ed90, L_0x55d0c5c0f4d0, C4<0>, C4<0>;
L_0x55d0c5c0ee70 .functor AND 1, L_0x55d0c5c0f270, L_0x55d0c5c0f3a0, C4<1>, C4<1>;
L_0x55d0c5c0eee0 .functor AND 1, L_0x55d0c5c0f270, L_0x55d0c5c0f4d0, C4<1>, C4<1>;
L_0x55d0c5c0efa0 .functor AND 1, L_0x55d0c5c0f3a0, L_0x55d0c5c0f4d0, C4<1>, C4<1>;
L_0x55d0c5c0f010 .functor OR 1, L_0x55d0c5c0ee70, L_0x55d0c5c0eee0, C4<0>, C4<0>;
L_0x55d0c5c0f160 .functor OR 1, L_0x55d0c5c0efa0, L_0x55d0c5c0f010, C4<0>, C4<0>;
v0x55d0c5285590_0 .net "a", 0 0, L_0x55d0c5c0f270;  1 drivers
v0x55d0c5279490_0 .net "b", 0 0, L_0x55d0c5c0f3a0;  1 drivers
v0x55d0c5279550_0 .net "ca", 0 0, L_0x55d0c5c0f160;  1 drivers
v0x55d0c5278e00_0 .net "cin", 0 0, L_0x55d0c5c0f4d0;  1 drivers
v0x55d0c5278ec0_0 .net "sum", 0 0, L_0x55d0c5c0ee00;  1 drivers
v0x55d0c5281150_0 .net "w1", 0 0, L_0x55d0c5c0ed90;  1 drivers
v0x55d0c5281210_0 .net "w2", 0 0, L_0x55d0c5c0ee70;  1 drivers
v0x55d0c5280a50_0 .net "w3", 0 0, L_0x55d0c5c0eee0;  1 drivers
v0x55d0c5280b10_0 .net "w4", 0 0, L_0x55d0c5c0efa0;  1 drivers
v0x55d0c5278c60_0 .net "w5", 0 0, L_0x55d0c5c0f010;  1 drivers
S_0x55d0c4bf9450 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c0b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c0f640 .functor XOR 1, L_0x55d0c5c0fc10, L_0x55d0c5c0fd40, C4<0>, C4<0>;
L_0x55d0c5c0f6b0 .functor XOR 1, L_0x55d0c5c0f640, L_0x55d0c5c0fec0, C4<0>, C4<0>;
L_0x55d0c5c0f770 .functor AND 1, L_0x55d0c5c0fc10, L_0x55d0c5c0fd40, C4<1>, C4<1>;
L_0x55d0c5c0f880 .functor AND 1, L_0x55d0c5c0fc10, L_0x55d0c5c0fec0, C4<1>, C4<1>;
L_0x55d0c5c0f940 .functor AND 1, L_0x55d0c5c0fd40, L_0x55d0c5c0fec0, C4<1>, C4<1>;
L_0x55d0c5c0f9b0 .functor OR 1, L_0x55d0c5c0f770, L_0x55d0c5c0f880, C4<0>, C4<0>;
L_0x55d0c5c0fb00 .functor OR 1, L_0x55d0c5c0f940, L_0x55d0c5c0f9b0, C4<0>, C4<0>;
v0x55d0c527aea0_0 .net "a", 0 0, L_0x55d0c5c0fc10;  1 drivers
v0x55d0c52803b0_0 .net "b", 0 0, L_0x55d0c5c0fd40;  1 drivers
v0x55d0c5280470_0 .net "ca", 0 0, L_0x55d0c5c0fb00;  1 drivers
v0x55d0c527e690_0 .net "cin", 0 0, L_0x55d0c5c0fec0;  1 drivers
v0x55d0c527e750_0 .net "sum", 0 0, L_0x55d0c5c0f6b0;  1 drivers
v0x55d0c527cab0_0 .net "w1", 0 0, L_0x55d0c5c0f640;  1 drivers
v0x55d0c527cb70_0 .net "w2", 0 0, L_0x55d0c5c0f770;  1 drivers
v0x55d0c5273220_0 .net "w3", 0 0, L_0x55d0c5c0f880;  1 drivers
v0x55d0c52732e0_0 .net "w4", 0 0, L_0x55d0c5c0f940;  1 drivers
v0x55d0c5276ac0_0 .net "w5", 0 0, L_0x55d0c5c0f9b0;  1 drivers
S_0x55d0c4bf8b50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c0b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c0fff0 .functor XOR 1, L_0x55d0c5c10490, L_0x55d0c5c10650, C4<0>, C4<0>;
L_0x55d0c5c10060 .functor XOR 1, L_0x55d0c5c0fff0, L_0x55d0c5c10810, C4<0>, C4<0>;
L_0x55d0c5c100d0 .functor AND 1, L_0x55d0c5c10490, L_0x55d0c5c10650, C4<1>, C4<1>;
L_0x55d0c5c10140 .functor AND 1, L_0x55d0c5c10490, L_0x55d0c5c10810, C4<1>, C4<1>;
L_0x55d0c5c10200 .functor AND 1, L_0x55d0c5c10650, L_0x55d0c5c10810, C4<1>, C4<1>;
L_0x55d0c5c10270 .functor OR 1, L_0x55d0c5c100d0, L_0x55d0c5c10140, C4<0>, C4<0>;
L_0x55d0c5c10380 .functor OR 1, L_0x55d0c5c10200, L_0x55d0c5c10270, C4<0>, C4<0>;
v0x55d0c5274e30_0 .net "a", 0 0, L_0x55d0c5c10490;  1 drivers
v0x55d0c52600c0_0 .net "b", 0 0, L_0x55d0c5c10650;  1 drivers
v0x55d0c5260180_0 .net "ca", 0 0, L_0x55d0c5c10380;  1 drivers
v0x55d0c525fa30_0 .net "cin", 0 0, L_0x55d0c5c10810;  1 drivers
v0x55d0c525faf0_0 .net "sum", 0 0, L_0x55d0c5c10060;  1 drivers
v0x55d0c5270860_0 .net "w1", 0 0, L_0x55d0c5c0fff0;  1 drivers
v0x55d0c5270920_0 .net "w2", 0 0, L_0x55d0c5c100d0;  1 drivers
v0x55d0c5270160_0 .net "w3", 0 0, L_0x55d0c5c10140;  1 drivers
v0x55d0c5270220_0 .net "w4", 0 0, L_0x55d0c5c10200;  1 drivers
v0x55d0c525f890_0 .net "w5", 0 0, L_0x55d0c5c10270;  1 drivers
S_0x55d0c4be8cf0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4c83520;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c51e5760_0 .net "a", 15 0, L_0x55d0c5c1ce70;  1 drivers
v0x55d0c51d4de0_0 .net "b", 15 0, L_0x55d0c5c1cf60;  1 drivers
v0x55d0c51dd4d0_0 .net "ca", 15 0, L_0x55d0c5c1cce0;  1 drivers
v0x55d0c51dd590_0 .net "cin", 15 0, L_0x55d0c5c1d050;  1 drivers
v0x55d0c51dce40_0 .net "sum", 15 0, L_0x55d0c5c1cba0;  1 drivers
L_0x55d0c5c17090 .part L_0x55d0c5c1ce70, 0, 8;
L_0x55d0c5c17130 .part L_0x55d0c5c1cf60, 0, 8;
L_0x55d0c5c171d0 .part L_0x55d0c5c1d050, 0, 8;
L_0x55d0c5c1c8d0 .part L_0x55d0c5c1ce70, 8, 8;
L_0x55d0c5c1c9c0 .part L_0x55d0c5c1cf60, 8, 8;
L_0x55d0c5c1cab0 .part L_0x55d0c5c1d050, 8, 8;
L_0x55d0c5c1cba0 .concat8 [ 8 8 0 0], L_0x55d0c5c16dc0, L_0x55d0c5c1c600;
L_0x55d0c5c1cce0 .concat8 [ 8 8 0 0], L_0x55d0c5c16f00, L_0x55d0c5c1c740;
S_0x55d0c4be83f0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4be8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5229fa0_0 .net "a", 7 0, L_0x55d0c5c17090;  1 drivers
v0x55d0c5219620_0 .net "b", 7 0, L_0x55d0c5c17130;  1 drivers
v0x55d0c5221d10_0 .net "ca", 7 0, L_0x55d0c5c16f00;  1 drivers
v0x55d0c5221dd0_0 .net "cin", 7 0, L_0x55d0c5c171d0;  1 drivers
v0x55d0c5221680_0 .net "sum", 7 0, L_0x55d0c5c16dc0;  1 drivers
L_0x55d0c5c14120 .part L_0x55d0c5c17090, 0, 4;
L_0x55d0c5c141c0 .part L_0x55d0c5c17130, 0, 4;
L_0x55d0c5c14260 .part L_0x55d0c5c171d0, 0, 4;
L_0x55d0c5c16ab0 .part L_0x55d0c5c17090, 4, 4;
L_0x55d0c5c16ba0 .part L_0x55d0c5c17130, 4, 4;
L_0x55d0c5c16c90 .part L_0x55d0c5c171d0, 4, 4;
L_0x55d0c5c16dc0 .concat8 [ 4 4 0 0], L_0x55d0c5c13f10, L_0x55d0c5c168a0;
L_0x55d0c5c16f00 .concat8 [ 4 4 0 0], L_0x55d0c5c13fb0, L_0x55d0c5c16940;
S_0x55d0c4bcf920 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4be83f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c523bc20_0 .net "a", 3 0, L_0x55d0c5c14120;  1 drivers
v0x55d0c523b590_0 .net "b", 3 0, L_0x55d0c5c141c0;  1 drivers
v0x55d0c524c3c0_0 .net "ca", 3 0, L_0x55d0c5c13fb0;  1 drivers
v0x55d0c524c480_0 .net "cin", 3 0, L_0x55d0c5c14260;  1 drivers
v0x55d0c524bcc0_0 .net "sum", 3 0, L_0x55d0c5c13f10;  1 drivers
L_0x55d0c5c11ed0 .part L_0x55d0c5c14120, 0, 1;
L_0x55d0c5c12000 .part L_0x55d0c5c141c0, 0, 1;
L_0x55d0c5c12130 .part L_0x55d0c5c14260, 0, 1;
L_0x55d0c5c12740 .part L_0x55d0c5c14120, 1, 1;
L_0x55d0c5c12870 .part L_0x55d0c5c141c0, 1, 1;
L_0x55d0c5c129a0 .part L_0x55d0c5c14260, 1, 1;
L_0x55d0c5c130e0 .part L_0x55d0c5c14120, 2, 1;
L_0x55d0c5c13210 .part L_0x55d0c5c141c0, 2, 1;
L_0x55d0c5c13390 .part L_0x55d0c5c14260, 2, 1;
L_0x55d0c5c13960 .part L_0x55d0c5c14120, 3, 1;
L_0x55d0c5c13b20 .part L_0x55d0c5c141c0, 3, 1;
L_0x55d0c5c13ce0 .part L_0x55d0c5c14260, 3, 1;
L_0x55d0c5c13f10 .concat8 [ 1 1 1 1], L_0x55d0c5c119b0, L_0x55d0c5c122d0, L_0x55d0c5c12b80, L_0x55d0c5c13530;
L_0x55d0c5c13fb0 .concat8 [ 1 1 1 1], L_0x55d0c5c11dc0, L_0x55d0c5c12630, L_0x55d0c5c12fd0, L_0x55d0c5c13850;
S_0x55d0c4bd7730 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4bcf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c109d0 .functor XOR 1, L_0x55d0c5c11ed0, L_0x55d0c5c12000, C4<0>, C4<0>;
L_0x55d0c5c119b0 .functor XOR 1, L_0x55d0c5c109d0, L_0x55d0c5c12130, C4<0>, C4<0>;
L_0x55d0c5c11a70 .functor AND 1, L_0x55d0c5c11ed0, L_0x55d0c5c12000, C4<1>, C4<1>;
L_0x55d0c5c11b80 .functor AND 1, L_0x55d0c5c11ed0, L_0x55d0c5c12130, C4<1>, C4<1>;
L_0x55d0c5c11c40 .functor AND 1, L_0x55d0c5c12000, L_0x55d0c5c12130, C4<1>, C4<1>;
L_0x55d0c5c11cb0 .functor OR 1, L_0x55d0c5c11a70, L_0x55d0c5c11b80, C4<0>, C4<0>;
L_0x55d0c5c11dc0 .functor OR 1, L_0x55d0c5c11c40, L_0x55d0c5c11cb0, C4<0>, C4<0>;
v0x55d0c5257770_0 .net "a", 0 0, L_0x55d0c5c11ed0;  1 drivers
v0x55d0c52570e0_0 .net "b", 0 0, L_0x55d0c5c12000;  1 drivers
v0x55d0c52571a0_0 .net "ca", 0 0, L_0x55d0c5c11dc0;  1 drivers
v0x55d0c525f430_0 .net "cin", 0 0, L_0x55d0c5c12130;  1 drivers
v0x55d0c525f4f0_0 .net "sum", 0 0, L_0x55d0c5c119b0;  1 drivers
v0x55d0c525ed30_0 .net "w1", 0 0, L_0x55d0c5c109d0;  1 drivers
v0x55d0c525edf0_0 .net "w2", 0 0, L_0x55d0c5c11a70;  1 drivers
v0x55d0c5256e90_0 .net "w3", 0 0, L_0x55d0c5c11b80;  1 drivers
v0x55d0c5256f50_0 .net "w4", 0 0, L_0x55d0c5c11c40;  1 drivers
v0x55d0c5259230_0 .net "w5", 0 0, L_0x55d0c5c11cb0;  1 drivers
S_0x55d0c4bd6e30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4bcf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c12260 .functor XOR 1, L_0x55d0c5c12740, L_0x55d0c5c12870, C4<0>, C4<0>;
L_0x55d0c5c122d0 .functor XOR 1, L_0x55d0c5c12260, L_0x55d0c5c129a0, C4<0>, C4<0>;
L_0x55d0c5c12340 .functor AND 1, L_0x55d0c5c12740, L_0x55d0c5c12870, C4<1>, C4<1>;
L_0x55d0c5c123b0 .functor AND 1, L_0x55d0c5c12740, L_0x55d0c5c129a0, C4<1>, C4<1>;
L_0x55d0c5c12470 .functor AND 1, L_0x55d0c5c12870, L_0x55d0c5c129a0, C4<1>, C4<1>;
L_0x55d0c5c124e0 .functor OR 1, L_0x55d0c5c12340, L_0x55d0c5c123b0, C4<0>, C4<0>;
L_0x55d0c5c12630 .functor OR 1, L_0x55d0c5c12470, L_0x55d0c5c124e0, C4<0>, C4<0>;
v0x55d0c525e690_0 .net "a", 0 0, L_0x55d0c5c12740;  1 drivers
v0x55d0c525c970_0 .net "b", 0 0, L_0x55d0c5c12870;  1 drivers
v0x55d0c525ca30_0 .net "ca", 0 0, L_0x55d0c5c12630;  1 drivers
v0x55d0c525ad90_0 .net "cin", 0 0, L_0x55d0c5c129a0;  1 drivers
v0x55d0c525ae50_0 .net "sum", 0 0, L_0x55d0c5c122d0;  1 drivers
v0x55d0c5251500_0 .net "w1", 0 0, L_0x55d0c5c12260;  1 drivers
v0x55d0c52515c0_0 .net "w2", 0 0, L_0x55d0c5c12340;  1 drivers
v0x55d0c5254cf0_0 .net "w3", 0 0, L_0x55d0c5c123b0;  1 drivers
v0x55d0c5254db0_0 .net "w4", 0 0, L_0x55d0c5c12470;  1 drivers
v0x55d0c52531c0_0 .net "w5", 0 0, L_0x55d0c5c124e0;  1 drivers
S_0x55d0c4bc6fd0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4bcf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c12b10 .functor XOR 1, L_0x55d0c5c130e0, L_0x55d0c5c13210, C4<0>, C4<0>;
L_0x55d0c5c12b80 .functor XOR 1, L_0x55d0c5c12b10, L_0x55d0c5c13390, C4<0>, C4<0>;
L_0x55d0c5c12c40 .functor AND 1, L_0x55d0c5c130e0, L_0x55d0c5c13210, C4<1>, C4<1>;
L_0x55d0c5c12d50 .functor AND 1, L_0x55d0c5c130e0, L_0x55d0c5c13390, C4<1>, C4<1>;
L_0x55d0c5c12e10 .functor AND 1, L_0x55d0c5c13210, L_0x55d0c5c13390, C4<1>, C4<1>;
L_0x55d0c5c12e80 .functor OR 1, L_0x55d0c5c12c40, L_0x55d0c5c12d50, C4<0>, C4<0>;
L_0x55d0c5c12fd0 .functor OR 1, L_0x55d0c5c12e10, L_0x55d0c5c12e80, C4<0>, C4<0>;
v0x55d0c5208ca0_0 .net "a", 0 0, L_0x55d0c5c130e0;  1 drivers
v0x55d0c524dec0_0 .net "b", 0 0, L_0x55d0c5c13210;  1 drivers
v0x55d0c524df80_0 .net "ca", 0 0, L_0x55d0c5c12fd0;  1 drivers
v0x55d0c524dbb0_0 .net "cin", 0 0, L_0x55d0c5c13390;  1 drivers
v0x55d0c524dc70_0 .net "sum", 0 0, L_0x55d0c5c12b80;  1 drivers
v0x55d0c52095f0_0 .net "w1", 0 0, L_0x55d0c5c12b10;  1 drivers
v0x55d0c52096b0_0 .net "w2", 0 0, L_0x55d0c5c12c40;  1 drivers
v0x55d0c52091f0_0 .net "w3", 0 0, L_0x55d0c5c12d50;  1 drivers
v0x55d0c52092b0_0 .net "w4", 0 0, L_0x55d0c5c12e10;  1 drivers
v0x55d0c5208ff0_0 .net "w5", 0 0, L_0x55d0c5c12e80;  1 drivers
S_0x55d0c4bc66d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4bcf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c134c0 .functor XOR 1, L_0x55d0c5c13960, L_0x55d0c5c13b20, C4<0>, C4<0>;
L_0x55d0c5c13530 .functor XOR 1, L_0x55d0c5c134c0, L_0x55d0c5c13ce0, C4<0>, C4<0>;
L_0x55d0c5c135a0 .functor AND 1, L_0x55d0c5c13960, L_0x55d0c5c13b20, C4<1>, C4<1>;
L_0x55d0c5c13610 .functor AND 1, L_0x55d0c5c13960, L_0x55d0c5c13ce0, C4<1>, C4<1>;
L_0x55d0c5c136d0 .functor AND 1, L_0x55d0c5c13b20, L_0x55d0c5c13ce0, C4<1>, C4<1>;
L_0x55d0c5c13740 .functor OR 1, L_0x55d0c5c135a0, L_0x55d0c5c13610, C4<0>, C4<0>;
L_0x55d0c5c13850 .functor OR 1, L_0x55d0c5c136d0, L_0x55d0c5c13740, C4<0>, C4<0>;
v0x55d0c522b3d0_0 .net "a", 0 0, L_0x55d0c5c13960;  1 drivers
v0x55d0c522afa0_0 .net "b", 0 0, L_0x55d0c5c13b20;  1 drivers
v0x55d0c522b060_0 .net "ca", 0 0, L_0x55d0c5c13850;  1 drivers
v0x55d0c522acf0_0 .net "cin", 0 0, L_0x55d0c5c13ce0;  1 drivers
v0x55d0c522adb0_0 .net "sum", 0 0, L_0x55d0c5c13530;  1 drivers
v0x55d0c524d130_0 .net "w1", 0 0, L_0x55d0c5c134c0;  1 drivers
v0x55d0c524d1f0_0 .net "w2", 0 0, L_0x55d0c5c135a0;  1 drivers
v0x55d0c524c9e0_0 .net "w3", 0 0, L_0x55d0c5c13610;  1 drivers
v0x55d0c524caa0_0 .net "w4", 0 0, L_0x55d0c5c136d0;  1 drivers
v0x55d0c522ab00_0 .net "w5", 0 0, L_0x55d0c5c13740;  1 drivers
S_0x55d0c5936700 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4be83f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c522ec70_0 .net "a", 3 0, L_0x55d0c5c16ab0;  1 drivers
v0x55d0c5219f00_0 .net "b", 3 0, L_0x55d0c5c16ba0;  1 drivers
v0x55d0c5219870_0 .net "ca", 3 0, L_0x55d0c5c16940;  1 drivers
v0x55d0c5219930_0 .net "cin", 3 0, L_0x55d0c5c16c90;  1 drivers
v0x55d0c522a6a0_0 .net "sum", 3 0, L_0x55d0c5c168a0;  1 drivers
L_0x55d0c5c14860 .part L_0x55d0c5c16ab0, 0, 1;
L_0x55d0c5c14990 .part L_0x55d0c5c16ba0, 0, 1;
L_0x55d0c5c14ac0 .part L_0x55d0c5c16c90, 0, 1;
L_0x55d0c5c150d0 .part L_0x55d0c5c16ab0, 1, 1;
L_0x55d0c5c15200 .part L_0x55d0c5c16ba0, 1, 1;
L_0x55d0c5c15330 .part L_0x55d0c5c16c90, 1, 1;
L_0x55d0c5c15a70 .part L_0x55d0c5c16ab0, 2, 1;
L_0x55d0c5c15ba0 .part L_0x55d0c5c16ba0, 2, 1;
L_0x55d0c5c15d20 .part L_0x55d0c5c16c90, 2, 1;
L_0x55d0c5c162f0 .part L_0x55d0c5c16ab0, 3, 1;
L_0x55d0c5c164b0 .part L_0x55d0c5c16ba0, 3, 1;
L_0x55d0c5c16670 .part L_0x55d0c5c16c90, 3, 1;
L_0x55d0c5c168a0 .concat8 [ 1 1 1 1], L_0x55d0c5c14300, L_0x55d0c5c14c60, L_0x55d0c5c15510, L_0x55d0c5c15ec0;
L_0x55d0c5c16940 .concat8 [ 1 1 1 1], L_0x55d0c5c14750, L_0x55d0c5c14fc0, L_0x55d0c5c15960, L_0x55d0c5c161e0;
S_0x55d0c5936480 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5936700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c13ea0 .functor XOR 1, L_0x55d0c5c14860, L_0x55d0c5c14990, C4<0>, C4<0>;
L_0x55d0c5c14300 .functor XOR 1, L_0x55d0c5c13ea0, L_0x55d0c5c14ac0, C4<0>, C4<0>;
L_0x55d0c5c143c0 .functor AND 1, L_0x55d0c5c14860, L_0x55d0c5c14990, C4<1>, C4<1>;
L_0x55d0c5c144d0 .functor AND 1, L_0x55d0c5c14860, L_0x55d0c5c14ac0, C4<1>, C4<1>;
L_0x55d0c5c14590 .functor AND 1, L_0x55d0c5c14990, L_0x55d0c5c14ac0, C4<1>, C4<1>;
L_0x55d0c5c14600 .functor OR 1, L_0x55d0c5c143c0, L_0x55d0c5c144d0, C4<0>, C4<0>;
L_0x55d0c5c14750 .functor OR 1, L_0x55d0c5c14590, L_0x55d0c5c14600, C4<0>, C4<0>;
v0x55d0c523b340_0 .net "a", 0 0, L_0x55d0c5c14860;  1 drivers
v0x55d0c5243a30_0 .net "b", 0 0, L_0x55d0c5c14990;  1 drivers
v0x55d0c5243af0_0 .net "ca", 0 0, L_0x55d0c5c14750;  1 drivers
v0x55d0c52433a0_0 .net "cin", 0 0, L_0x55d0c5c14ac0;  1 drivers
v0x55d0c5243460_0 .net "sum", 0 0, L_0x55d0c5c14300;  1 drivers
v0x55d0c524b6f0_0 .net "w1", 0 0, L_0x55d0c5c13ea0;  1 drivers
v0x55d0c524b7b0_0 .net "w2", 0 0, L_0x55d0c5c143c0;  1 drivers
v0x55d0c524aff0_0 .net "w3", 0 0, L_0x55d0c5c144d0;  1 drivers
v0x55d0c524b0b0_0 .net "w4", 0 0, L_0x55d0c5c14590;  1 drivers
v0x55d0c5243200_0 .net "w5", 0 0, L_0x55d0c5c14600;  1 drivers
S_0x55d0c592b280 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5936700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c14bf0 .functor XOR 1, L_0x55d0c5c150d0, L_0x55d0c5c15200, C4<0>, C4<0>;
L_0x55d0c5c14c60 .functor XOR 1, L_0x55d0c5c14bf0, L_0x55d0c5c15330, C4<0>, C4<0>;
L_0x55d0c5c14cd0 .functor AND 1, L_0x55d0c5c150d0, L_0x55d0c5c15200, C4<1>, C4<1>;
L_0x55d0c5c14d40 .functor AND 1, L_0x55d0c5c150d0, L_0x55d0c5c15330, C4<1>, C4<1>;
L_0x55d0c5c14e00 .functor AND 1, L_0x55d0c5c15200, L_0x55d0c5c15330, C4<1>, C4<1>;
L_0x55d0c5c14e70 .functor OR 1, L_0x55d0c5c14cd0, L_0x55d0c5c14d40, C4<0>, C4<0>;
L_0x55d0c5c14fc0 .functor OR 1, L_0x55d0c5c14e00, L_0x55d0c5c14e70, C4<0>, C4<0>;
v0x55d0c5245440_0 .net "a", 0 0, L_0x55d0c5c150d0;  1 drivers
v0x55d0c524a950_0 .net "b", 0 0, L_0x55d0c5c15200;  1 drivers
v0x55d0c524aa10_0 .net "ca", 0 0, L_0x55d0c5c14fc0;  1 drivers
v0x55d0c5248c30_0 .net "cin", 0 0, L_0x55d0c5c15330;  1 drivers
v0x55d0c5248cf0_0 .net "sum", 0 0, L_0x55d0c5c14c60;  1 drivers
v0x55d0c5247050_0 .net "w1", 0 0, L_0x55d0c5c14bf0;  1 drivers
v0x55d0c5247110_0 .net "w2", 0 0, L_0x55d0c5c14cd0;  1 drivers
v0x55d0c523d7c0_0 .net "w3", 0 0, L_0x55d0c5c14d40;  1 drivers
v0x55d0c523d880_0 .net "w4", 0 0, L_0x55d0c5c14e00;  1 drivers
v0x55d0c5241060_0 .net "w5", 0 0, L_0x55d0c5c14e70;  1 drivers
S_0x55d0c592b000 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5936700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c154a0 .functor XOR 1, L_0x55d0c5c15a70, L_0x55d0c5c15ba0, C4<0>, C4<0>;
L_0x55d0c5c15510 .functor XOR 1, L_0x55d0c5c154a0, L_0x55d0c5c15d20, C4<0>, C4<0>;
L_0x55d0c5c155d0 .functor AND 1, L_0x55d0c5c15a70, L_0x55d0c5c15ba0, C4<1>, C4<1>;
L_0x55d0c5c156e0 .functor AND 1, L_0x55d0c5c15a70, L_0x55d0c5c15d20, C4<1>, C4<1>;
L_0x55d0c5c157a0 .functor AND 1, L_0x55d0c5c15ba0, L_0x55d0c5c15d20, C4<1>, C4<1>;
L_0x55d0c5c15810 .functor OR 1, L_0x55d0c5c155d0, L_0x55d0c5c156e0, C4<0>, C4<0>;
L_0x55d0c5c15960 .functor OR 1, L_0x55d0c5c157a0, L_0x55d0c5c15810, C4<0>, C4<0>;
v0x55d0c523f3d0_0 .net "a", 0 0, L_0x55d0c5c15a70;  1 drivers
v0x55d0c52332d0_0 .net "b", 0 0, L_0x55d0c5c15ba0;  1 drivers
v0x55d0c5233390_0 .net "ca", 0 0, L_0x55d0c5c15960;  1 drivers
v0x55d0c5232c40_0 .net "cin", 0 0, L_0x55d0c5c15d20;  1 drivers
v0x55d0c5232d00_0 .net "sum", 0 0, L_0x55d0c5c15510;  1 drivers
v0x55d0c523af90_0 .net "w1", 0 0, L_0x55d0c5c154a0;  1 drivers
v0x55d0c523b050_0 .net "w2", 0 0, L_0x55d0c5c155d0;  1 drivers
v0x55d0c523a890_0 .net "w3", 0 0, L_0x55d0c5c156e0;  1 drivers
v0x55d0c523a950_0 .net "w4", 0 0, L_0x55d0c5c157a0;  1 drivers
v0x55d0c5232aa0_0 .net "w5", 0 0, L_0x55d0c5c15810;  1 drivers
S_0x55d0c591fe00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5936700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c15e50 .functor XOR 1, L_0x55d0c5c162f0, L_0x55d0c5c164b0, C4<0>, C4<0>;
L_0x55d0c5c15ec0 .functor XOR 1, L_0x55d0c5c15e50, L_0x55d0c5c16670, C4<0>, C4<0>;
L_0x55d0c5c15f30 .functor AND 1, L_0x55d0c5c162f0, L_0x55d0c5c164b0, C4<1>, C4<1>;
L_0x55d0c5c15fa0 .functor AND 1, L_0x55d0c5c162f0, L_0x55d0c5c16670, C4<1>, C4<1>;
L_0x55d0c5c16060 .functor AND 1, L_0x55d0c5c164b0, L_0x55d0c5c16670, C4<1>, C4<1>;
L_0x55d0c5c160d0 .functor OR 1, L_0x55d0c5c15f30, L_0x55d0c5c15fa0, C4<0>, C4<0>;
L_0x55d0c5c161e0 .functor OR 1, L_0x55d0c5c16060, L_0x55d0c5c160d0, C4<0>, C4<0>;
v0x55d0c5234ce0_0 .net "a", 0 0, L_0x55d0c5c162f0;  1 drivers
v0x55d0c523a1f0_0 .net "b", 0 0, L_0x55d0c5c164b0;  1 drivers
v0x55d0c523a2b0_0 .net "ca", 0 0, L_0x55d0c5c161e0;  1 drivers
v0x55d0c52384d0_0 .net "cin", 0 0, L_0x55d0c5c16670;  1 drivers
v0x55d0c5238590_0 .net "sum", 0 0, L_0x55d0c5c15ec0;  1 drivers
v0x55d0c52368f0_0 .net "w1", 0 0, L_0x55d0c5c15e50;  1 drivers
v0x55d0c52369b0_0 .net "w2", 0 0, L_0x55d0c5c15f30;  1 drivers
v0x55d0c522d060_0 .net "w3", 0 0, L_0x55d0c5c15fa0;  1 drivers
v0x55d0c522d120_0 .net "w4", 0 0, L_0x55d0c5c16060;  1 drivers
v0x55d0c5230900_0 .net "w5", 0 0, L_0x55d0c5c160d0;  1 drivers
S_0x55d0c591fb80 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4be8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c51ea430_0 .net "a", 7 0, L_0x55d0c5c1c8d0;  1 drivers
v0x55d0c51d56c0_0 .net "b", 7 0, L_0x55d0c5c1c9c0;  1 drivers
v0x55d0c51d5030_0 .net "ca", 7 0, L_0x55d0c5c1c740;  1 drivers
v0x55d0c51d50f0_0 .net "cin", 7 0, L_0x55d0c5c1cab0;  1 drivers
v0x55d0c51e5e60_0 .net "sum", 7 0, L_0x55d0c5c1c600;  1 drivers
L_0x55d0c5c199e0 .part L_0x55d0c5c1c8d0, 0, 4;
L_0x55d0c5c19a80 .part L_0x55d0c5c1c9c0, 0, 4;
L_0x55d0c5c19b20 .part L_0x55d0c5c1cab0, 0, 4;
L_0x55d0c5c1c330 .part L_0x55d0c5c1c8d0, 4, 4;
L_0x55d0c5c1c420 .part L_0x55d0c5c1c9c0, 4, 4;
L_0x55d0c5c1c510 .part L_0x55d0c5c1cab0, 4, 4;
L_0x55d0c5c1c600 .concat8 [ 4 4 0 0], L_0x55d0c5c197d0, L_0x55d0c5c1c120;
L_0x55d0c5c1c740 .concat8 [ 4 4 0 0], L_0x55d0c5c19870, L_0x55d0c5c1c1c0;
S_0x55d0c5914980 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c591fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51e64b0_0 .net "a", 3 0, L_0x55d0c5c199e0;  1 drivers
v0x55d0c52088f0_0 .net "b", 3 0, L_0x55d0c5c19a80;  1 drivers
v0x55d0c52081a0_0 .net "ca", 3 0, L_0x55d0c5c19870;  1 drivers
v0x55d0c5208260_0 .net "cin", 3 0, L_0x55d0c5c19b20;  1 drivers
v0x55d0c51e6210_0 .net "sum", 3 0, L_0x55d0c5c197d0;  1 drivers
L_0x55d0c5c17790 .part L_0x55d0c5c199e0, 0, 1;
L_0x55d0c5c178c0 .part L_0x55d0c5c19a80, 0, 1;
L_0x55d0c5c179f0 .part L_0x55d0c5c19b20, 0, 1;
L_0x55d0c5c18000 .part L_0x55d0c5c199e0, 1, 1;
L_0x55d0c5c18130 .part L_0x55d0c5c19a80, 1, 1;
L_0x55d0c5c18260 .part L_0x55d0c5c19b20, 1, 1;
L_0x55d0c5c189a0 .part L_0x55d0c5c199e0, 2, 1;
L_0x55d0c5c18ad0 .part L_0x55d0c5c19a80, 2, 1;
L_0x55d0c5c18c50 .part L_0x55d0c5c19b20, 2, 1;
L_0x55d0c5c19220 .part L_0x55d0c5c199e0, 3, 1;
L_0x55d0c5c193e0 .part L_0x55d0c5c19a80, 3, 1;
L_0x55d0c5c195a0 .part L_0x55d0c5c19b20, 3, 1;
L_0x55d0c5c197d0 .concat8 [ 1 1 1 1], L_0x55d0c5c17270, L_0x55d0c5c17b90, L_0x55d0c5c18440, L_0x55d0c5c18df0;
L_0x55d0c5c19870 .concat8 [ 1 1 1 1], L_0x55d0c5c17680, L_0x55d0c5c17ef0, L_0x55d0c5c18890, L_0x55d0c5c19110;
S_0x55d0c5914700 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5914980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c16830 .functor XOR 1, L_0x55d0c5c17790, L_0x55d0c5c178c0, C4<0>, C4<0>;
L_0x55d0c5c17270 .functor XOR 1, L_0x55d0c5c16830, L_0x55d0c5c179f0, C4<0>, C4<0>;
L_0x55d0c5c17330 .functor AND 1, L_0x55d0c5c17790, L_0x55d0c5c178c0, C4<1>, C4<1>;
L_0x55d0c5c17440 .functor AND 1, L_0x55d0c5c17790, L_0x55d0c5c179f0, C4<1>, C4<1>;
L_0x55d0c5c17500 .functor AND 1, L_0x55d0c5c178c0, L_0x55d0c5c179f0, C4<1>, C4<1>;
L_0x55d0c5c17570 .functor OR 1, L_0x55d0c5c17330, L_0x55d0c5c17440, C4<0>, C4<0>;
L_0x55d0c5c17680 .functor OR 1, L_0x55d0c5c17500, L_0x55d0c5c17570, C4<0>, C4<0>;
v0x55d0c52299d0_0 .net "a", 0 0, L_0x55d0c5c17790;  1 drivers
v0x55d0c52292d0_0 .net "b", 0 0, L_0x55d0c5c178c0;  1 drivers
v0x55d0c5229390_0 .net "ca", 0 0, L_0x55d0c5c17680;  1 drivers
v0x55d0c5221430_0 .net "cin", 0 0, L_0x55d0c5c179f0;  1 drivers
v0x55d0c52214f0_0 .net "sum", 0 0, L_0x55d0c5c17270;  1 drivers
v0x55d0c5223720_0 .net "w1", 0 0, L_0x55d0c5c16830;  1 drivers
v0x55d0c52237e0_0 .net "w2", 0 0, L_0x55d0c5c17330;  1 drivers
v0x55d0c5228c30_0 .net "w3", 0 0, L_0x55d0c5c17440;  1 drivers
v0x55d0c5228cf0_0 .net "w4", 0 0, L_0x55d0c5c17500;  1 drivers
v0x55d0c5226fc0_0 .net "w5", 0 0, L_0x55d0c5c17570;  1 drivers
S_0x55d0c58dbab0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5914980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c17b20 .functor XOR 1, L_0x55d0c5c18000, L_0x55d0c5c18130, C4<0>, C4<0>;
L_0x55d0c5c17b90 .functor XOR 1, L_0x55d0c5c17b20, L_0x55d0c5c18260, C4<0>, C4<0>;
L_0x55d0c5c17c00 .functor AND 1, L_0x55d0c5c18000, L_0x55d0c5c18130, C4<1>, C4<1>;
L_0x55d0c5c17c70 .functor AND 1, L_0x55d0c5c18000, L_0x55d0c5c18260, C4<1>, C4<1>;
L_0x55d0c5c17d30 .functor AND 1, L_0x55d0c5c18130, L_0x55d0c5c18260, C4<1>, C4<1>;
L_0x55d0c5c17da0 .functor OR 1, L_0x55d0c5c17c00, L_0x55d0c5c17c70, C4<0>, C4<0>;
L_0x55d0c5c17ef0 .functor OR 1, L_0x55d0c5c17d30, L_0x55d0c5c17da0, C4<0>, C4<0>;
v0x55d0c5225330_0 .net "a", 0 0, L_0x55d0c5c18000;  1 drivers
v0x55d0c521baa0_0 .net "b", 0 0, L_0x55d0c5c18130;  1 drivers
v0x55d0c521bb60_0 .net "ca", 0 0, L_0x55d0c5c17ef0;  1 drivers
v0x55d0c521f290_0 .net "cin", 0 0, L_0x55d0c5c18260;  1 drivers
v0x55d0c521f350_0 .net "sum", 0 0, L_0x55d0c5c17b90;  1 drivers
v0x55d0c521d6b0_0 .net "w1", 0 0, L_0x55d0c5c17b20;  1 drivers
v0x55d0c521d770_0 .net "w2", 0 0, L_0x55d0c5c17c00;  1 drivers
v0x55d0c52115b0_0 .net "w3", 0 0, L_0x55d0c5c17c70;  1 drivers
v0x55d0c5211670_0 .net "w4", 0 0, L_0x55d0c5c17d30;  1 drivers
v0x55d0c5210fd0_0 .net "w5", 0 0, L_0x55d0c5c17da0;  1 drivers
S_0x55d0c58db830 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5914980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c183d0 .functor XOR 1, L_0x55d0c5c189a0, L_0x55d0c5c18ad0, C4<0>, C4<0>;
L_0x55d0c5c18440 .functor XOR 1, L_0x55d0c5c183d0, L_0x55d0c5c18c50, C4<0>, C4<0>;
L_0x55d0c5c18500 .functor AND 1, L_0x55d0c5c189a0, L_0x55d0c5c18ad0, C4<1>, C4<1>;
L_0x55d0c5c18610 .functor AND 1, L_0x55d0c5c189a0, L_0x55d0c5c18c50, C4<1>, C4<1>;
L_0x55d0c5c186d0 .functor AND 1, L_0x55d0c5c18ad0, L_0x55d0c5c18c50, C4<1>, C4<1>;
L_0x55d0c5c18740 .functor OR 1, L_0x55d0c5c18500, L_0x55d0c5c18610, C4<0>, C4<0>;
L_0x55d0c5c18890 .functor OR 1, L_0x55d0c5c186d0, L_0x55d0c5c18740, C4<0>, C4<0>;
v0x55d0c5219270_0 .net "a", 0 0, L_0x55d0c5c189a0;  1 drivers
v0x55d0c5218b70_0 .net "b", 0 0, L_0x55d0c5c18ad0;  1 drivers
v0x55d0c5218c30_0 .net "ca", 0 0, L_0x55d0c5c18890;  1 drivers
v0x55d0c5210cd0_0 .net "cin", 0 0, L_0x55d0c5c18c50;  1 drivers
v0x55d0c5210d90_0 .net "sum", 0 0, L_0x55d0c5c18440;  1 drivers
v0x55d0c5212fc0_0 .net "w1", 0 0, L_0x55d0c5c183d0;  1 drivers
v0x55d0c5213080_0 .net "w2", 0 0, L_0x55d0c5c18500;  1 drivers
v0x55d0c52184d0_0 .net "w3", 0 0, L_0x55d0c5c18610;  1 drivers
v0x55d0c5218590_0 .net "w4", 0 0, L_0x55d0c5c186d0;  1 drivers
v0x55d0c5216860_0 .net "w5", 0 0, L_0x55d0c5c18740;  1 drivers
S_0x55d0c58db5c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5914980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c18d80 .functor XOR 1, L_0x55d0c5c19220, L_0x55d0c5c193e0, C4<0>, C4<0>;
L_0x55d0c5c18df0 .functor XOR 1, L_0x55d0c5c18d80, L_0x55d0c5c195a0, C4<0>, C4<0>;
L_0x55d0c5c18e60 .functor AND 1, L_0x55d0c5c19220, L_0x55d0c5c193e0, C4<1>, C4<1>;
L_0x55d0c5c18ed0 .functor AND 1, L_0x55d0c5c19220, L_0x55d0c5c195a0, C4<1>, C4<1>;
L_0x55d0c5c18f90 .functor AND 1, L_0x55d0c5c193e0, L_0x55d0c5c195a0, C4<1>, C4<1>;
L_0x55d0c5c19000 .functor OR 1, L_0x55d0c5c18e60, L_0x55d0c5c18ed0, C4<0>, C4<0>;
L_0x55d0c5c19110 .functor OR 1, L_0x55d0c5c18f90, L_0x55d0c5c19000, C4<0>, C4<0>;
v0x55d0c5214bd0_0 .net "a", 0 0, L_0x55d0c5c19220;  1 drivers
v0x55d0c520b340_0 .net "b", 0 0, L_0x55d0c5c193e0;  1 drivers
v0x55d0c520b400_0 .net "ca", 0 0, L_0x55d0c5c19110;  1 drivers
v0x55d0c520eb30_0 .net "cin", 0 0, L_0x55d0c5c195a0;  1 drivers
v0x55d0c520ebf0_0 .net "sum", 0 0, L_0x55d0c5c18df0;  1 drivers
v0x55d0c520cf50_0 .net "w1", 0 0, L_0x55d0c5c18d80;  1 drivers
v0x55d0c520d010_0 .net "w2", 0 0, L_0x55d0c5c18e60;  1 drivers
v0x55d0c51e6b90_0 .net "w3", 0 0, L_0x55d0c5c18ed0;  1 drivers
v0x55d0c51e6c50_0 .net "w4", 0 0, L_0x55d0c5c18f90;  1 drivers
v0x55d0c51e6810_0 .net "w5", 0 0, L_0x55d0c5c19000;  1 drivers
S_0x55d0c58c98e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c591fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51f3c90_0 .net "a", 3 0, L_0x55d0c5c1c330;  1 drivers
v0x55d0c51f20b0_0 .net "b", 3 0, L_0x55d0c5c1c420;  1 drivers
v0x55d0c51e8820_0 .net "ca", 3 0, L_0x55d0c5c1c1c0;  1 drivers
v0x55d0c51e88e0_0 .net "cin", 3 0, L_0x55d0c5c1c510;  1 drivers
v0x55d0c51ec010_0 .net "sum", 3 0, L_0x55d0c5c1c120;  1 drivers
L_0x55d0c5c1a120 .part L_0x55d0c5c1c330, 0, 1;
L_0x55d0c5c1a250 .part L_0x55d0c5c1c420, 0, 1;
L_0x55d0c5c1a380 .part L_0x55d0c5c1c510, 0, 1;
L_0x55d0c5c1a990 .part L_0x55d0c5c1c330, 1, 1;
L_0x55d0c5c1aac0 .part L_0x55d0c5c1c420, 1, 1;
L_0x55d0c5c1abf0 .part L_0x55d0c5c1c510, 1, 1;
L_0x55d0c5c1b2a0 .part L_0x55d0c5c1c330, 2, 1;
L_0x55d0c5c1b3d0 .part L_0x55d0c5c1c420, 2, 1;
L_0x55d0c5c1b550 .part L_0x55d0c5c1c510, 2, 1;
L_0x55d0c5c1bb70 .part L_0x55d0c5c1c330, 3, 1;
L_0x55d0c5c1bd30 .part L_0x55d0c5c1c420, 3, 1;
L_0x55d0c5c1bef0 .part L_0x55d0c5c1c510, 3, 1;
L_0x55d0c5c1c120 .concat8 [ 1 1 1 1], L_0x55d0c5c19bc0, L_0x55d0c5c1a520, L_0x55d0c5c1add0, L_0x55d0c5c1b6f0;
L_0x55d0c5c1c1c0 .concat8 [ 1 1 1 1], L_0x55d0c5c1a010, L_0x55d0c5c1a880, L_0x55d0c5c1b190, L_0x55d0c5c1ba60;
S_0x55d0c58d16f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c58c98e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c19760 .functor XOR 1, L_0x55d0c5c1a120, L_0x55d0c5c1a250, C4<0>, C4<0>;
L_0x55d0c5c19bc0 .functor XOR 1, L_0x55d0c5c19760, L_0x55d0c5c1a380, C4<0>, C4<0>;
L_0x55d0c5c19c80 .functor AND 1, L_0x55d0c5c1a120, L_0x55d0c5c1a250, C4<1>, C4<1>;
L_0x55d0c5c19d90 .functor AND 1, L_0x55d0c5c1a120, L_0x55d0c5c1a380, C4<1>, C4<1>;
L_0x55d0c5c19e50 .functor AND 1, L_0x55d0c5c1a250, L_0x55d0c5c1a380, C4<1>, C4<1>;
L_0x55d0c5c19ec0 .functor OR 1, L_0x55d0c5c19c80, L_0x55d0c5c19d90, C4<0>, C4<0>;
L_0x55d0c5c1a010 .functor OR 1, L_0x55d0c5c19e50, L_0x55d0c5c19ec0, C4<0>, C4<0>;
v0x55d0c51f73e0_0 .net "a", 0 0, L_0x55d0c5c1a120;  1 drivers
v0x55d0c51f6d50_0 .net "b", 0 0, L_0x55d0c5c1a250;  1 drivers
v0x55d0c51f6e10_0 .net "ca", 0 0, L_0x55d0c5c1a010;  1 drivers
v0x55d0c5207b80_0 .net "cin", 0 0, L_0x55d0c5c1a380;  1 drivers
v0x55d0c5207c40_0 .net "sum", 0 0, L_0x55d0c5c19bc0;  1 drivers
v0x55d0c5207480_0 .net "w1", 0 0, L_0x55d0c5c19760;  1 drivers
v0x55d0c5207540_0 .net "w2", 0 0, L_0x55d0c5c19c80;  1 drivers
v0x55d0c51f6b00_0 .net "w3", 0 0, L_0x55d0c5c19d90;  1 drivers
v0x55d0c51f6bc0_0 .net "w4", 0 0, L_0x55d0c5c19e50;  1 drivers
v0x55d0c51ff2a0_0 .net "w5", 0 0, L_0x55d0c5c19ec0;  1 drivers
S_0x55d0c58d0df0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c58c98e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c1a4b0 .functor XOR 1, L_0x55d0c5c1a990, L_0x55d0c5c1aac0, C4<0>, C4<0>;
L_0x55d0c5c1a520 .functor XOR 1, L_0x55d0c5c1a4b0, L_0x55d0c5c1abf0, C4<0>, C4<0>;
L_0x55d0c5c1a590 .functor AND 1, L_0x55d0c5c1a990, L_0x55d0c5c1aac0, C4<1>, C4<1>;
L_0x55d0c5c1a600 .functor AND 1, L_0x55d0c5c1a990, L_0x55d0c5c1abf0, C4<1>, C4<1>;
L_0x55d0c5c1a6c0 .functor AND 1, L_0x55d0c5c1aac0, L_0x55d0c5c1abf0, C4<1>, C4<1>;
L_0x55d0c5c1a730 .functor OR 1, L_0x55d0c5c1a590, L_0x55d0c5c1a600, C4<0>, C4<0>;
L_0x55d0c5c1a880 .functor OR 1, L_0x55d0c5c1a6c0, L_0x55d0c5c1a730, C4<0>, C4<0>;
v0x55d0c51feb60_0 .net "a", 0 0, L_0x55d0c5c1a990;  1 drivers
v0x55d0c5206eb0_0 .net "b", 0 0, L_0x55d0c5c1aac0;  1 drivers
v0x55d0c5206f70_0 .net "ca", 0 0, L_0x55d0c5c1a880;  1 drivers
v0x55d0c52067b0_0 .net "cin", 0 0, L_0x55d0c5c1abf0;  1 drivers
v0x55d0c5206870_0 .net "sum", 0 0, L_0x55d0c5c1a520;  1 drivers
v0x55d0c51fe910_0 .net "w1", 0 0, L_0x55d0c5c1a4b0;  1 drivers
v0x55d0c51fe9d0_0 .net "w2", 0 0, L_0x55d0c5c1a590;  1 drivers
v0x55d0c5200c00_0 .net "w3", 0 0, L_0x55d0c5c1a600;  1 drivers
v0x55d0c5200cc0_0 .net "w4", 0 0, L_0x55d0c5c1a6c0;  1 drivers
v0x55d0c52061c0_0 .net "w5", 0 0, L_0x55d0c5c1a730;  1 drivers
S_0x55d0c58c0f90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c58c98e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c1ad60 .functor XOR 1, L_0x55d0c5c1b2a0, L_0x55d0c5c1b3d0, C4<0>, C4<0>;
L_0x55d0c5c1add0 .functor XOR 1, L_0x55d0c5c1ad60, L_0x55d0c5c1b550, C4<0>, C4<0>;
L_0x55d0c5c1ae90 .functor AND 1, L_0x55d0c5c1b2a0, L_0x55d0c5c1b3d0, C4<1>, C4<1>;
L_0x55d0c5c1afa0 .functor AND 1, L_0x55d0c5c1b2a0, L_0x55d0c5c1b550, C4<1>, C4<1>;
L_0x55d0c5c1b010 .functor AND 1, L_0x55d0c5c1b3d0, L_0x55d0c5c1b550, C4<1>, C4<1>;
L_0x55d0c5c1b080 .functor OR 1, L_0x55d0c5c1ae90, L_0x55d0c5c1afa0, C4<0>, C4<0>;
L_0x55d0c5c1b190 .functor OR 1, L_0x55d0c5c1b010, L_0x55d0c5c1b080, C4<0>, C4<0>;
v0x55d0c52043f0_0 .net "a", 0 0, L_0x55d0c5c1b2a0;  1 drivers
v0x55d0c5202810_0 .net "b", 0 0, L_0x55d0c5c1b3d0;  1 drivers
v0x55d0c52028d0_0 .net "ca", 0 0, L_0x55d0c5c1b190;  1 drivers
v0x55d0c51f8f80_0 .net "cin", 0 0, L_0x55d0c5c1b550;  1 drivers
v0x55d0c51f9040_0 .net "sum", 0 0, L_0x55d0c5c1add0;  1 drivers
v0x55d0c51fc770_0 .net "w1", 0 0, L_0x55d0c5c1ad60;  1 drivers
v0x55d0c51fc830_0 .net "w2", 0 0, L_0x55d0c5c1ae90;  1 drivers
v0x55d0c51fab90_0 .net "w3", 0 0, L_0x55d0c5c1afa0;  1 drivers
v0x55d0c51fac50_0 .net "w4", 0 0, L_0x55d0c5c1b010;  1 drivers
v0x55d0c51eeb40_0 .net "w5", 0 0, L_0x55d0c5c1b080;  1 drivers
S_0x55d0c58c0690 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c58c98e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c1b680 .functor XOR 1, L_0x55d0c5c1bb70, L_0x55d0c5c1bd30, C4<0>, C4<0>;
L_0x55d0c5c1b6f0 .functor XOR 1, L_0x55d0c5c1b680, L_0x55d0c5c1bef0, C4<0>, C4<0>;
L_0x55d0c5c1b760 .functor AND 1, L_0x55d0c5c1bb70, L_0x55d0c5c1bd30, C4<1>, C4<1>;
L_0x55d0c5c1b820 .functor AND 1, L_0x55d0c5c1bb70, L_0x55d0c5c1bef0, C4<1>, C4<1>;
L_0x55d0c5c1b8e0 .functor AND 1, L_0x55d0c5c1bd30, L_0x55d0c5c1bef0, C4<1>, C4<1>;
L_0x55d0c5c1b950 .functor OR 1, L_0x55d0c5c1b760, L_0x55d0c5c1b820, C4<0>, C4<0>;
L_0x55d0c5c1ba60 .functor OR 1, L_0x55d0c5c1b8e0, L_0x55d0c5c1b950, C4<0>, C4<0>;
v0x55d0c51ee400_0 .net "a", 0 0, L_0x55d0c5c1bb70;  1 drivers
v0x55d0c51f6750_0 .net "b", 0 0, L_0x55d0c5c1bd30;  1 drivers
v0x55d0c51f6810_0 .net "ca", 0 0, L_0x55d0c5c1ba60;  1 drivers
v0x55d0c51f6050_0 .net "cin", 0 0, L_0x55d0c5c1bef0;  1 drivers
v0x55d0c51f6110_0 .net "sum", 0 0, L_0x55d0c5c1b6f0;  1 drivers
v0x55d0c51ee1b0_0 .net "w1", 0 0, L_0x55d0c5c1b680;  1 drivers
v0x55d0c51ee270_0 .net "w2", 0 0, L_0x55d0c5c1b760;  1 drivers
v0x55d0c51f04a0_0 .net "w3", 0 0, L_0x55d0c5c1b820;  1 drivers
v0x55d0c51f0560_0 .net "w4", 0 0, L_0x55d0c5c1b8e0;  1 drivers
v0x55d0c51f5a60_0 .net "w5", 0 0, L_0x55d0c5c1b950;  1 drivers
S_0x55d0c58a7bc0 .scope module, "a_1" "SixtyfourBA" 4 9, 5 3 0, S_0x55d0c4d918a0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4fdb530_0 .net/2u *"_s2", 0 0, L_0x7f868395b2a0;  1 drivers
L_0x7f868395b2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4fd9810_0 .net/2u *"_s6", 0 0, L_0x7f868395b2e8;  1 drivers
v0x55d0c4fd7c30_0 .net "a", 64 0, L_0x55d0c5c4c360;  1 drivers
v0x55d0c4fd7cf0_0 .net "b", 64 0, L_0x55d0c5c4c490;  1 drivers
v0x55d0c4fce3a0_0 .net "ca", 64 0, L_0x55d0c5c4c180;  1 drivers
v0x55d0c4fd1b90_0 .net "cin", 64 0, L_0x55d0c5c4c530;  1 drivers
v0x55d0c4fcffb0_0 .net "sum", 64 0, L_0x55d0c5c4bff0;  1 drivers
L_0x55d0c5c34c00 .part L_0x55d0c5c4c360, 0, 32;
L_0x55d0c5c34ca0 .part L_0x55d0c5c4c490, 0, 32;
L_0x55d0c5c34d40 .part L_0x55d0c5c4c530, 0, 32;
L_0x55d0c5c4bd20 .part L_0x55d0c5c4c360, 32, 32;
L_0x55d0c5c4be10 .part L_0x55d0c5c4c490, 32, 32;
L_0x55d0c5c4bf00 .part L_0x55d0c5c4c530, 32, 32;
L_0x55d0c5c4bff0 .concat8 [ 32 32 1 0], L_0x55d0c5c34930, L_0x55d0c5c4ba50, L_0x7f868395b2e8;
L_0x55d0c5c4c180 .concat8 [ 1 32 32 0], L_0x7f868395b2a0, L_0x55d0c5c34a70, L_0x55d0c5c4bb90;
S_0x55d0c58af9d0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c58a7bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c50dac00_0 .net "a", 31 0, L_0x55d0c5c34c00;  1 drivers
v0x55d0c50e0110_0 .net "b", 31 0, L_0x55d0c5c34ca0;  1 drivers
v0x55d0c50de3f0_0 .net "ca", 31 0, L_0x55d0c5c34a70;  1 drivers
v0x55d0c50de4b0_0 .net "cin", 31 0, L_0x55d0c5c34d40;  1 drivers
v0x55d0c50dc810_0 .net "sum", 31 0, L_0x55d0c5c34930;  1 drivers
L_0x55d0c5c28f40 .part L_0x55d0c5c34c00, 0, 16;
L_0x55d0c5c28fe0 .part L_0x55d0c5c34ca0, 0, 16;
L_0x55d0c5c29080 .part L_0x55d0c5c34d40, 0, 16;
L_0x55d0c5c34660 .part L_0x55d0c5c34c00, 16, 16;
L_0x55d0c5c34750 .part L_0x55d0c5c34ca0, 16, 16;
L_0x55d0c5c34840 .part L_0x55d0c5c34d40, 16, 16;
L_0x55d0c5c34930 .concat8 [ 16 16 0 0], L_0x55d0c5c28c70, L_0x55d0c5c34390;
L_0x55d0c5c34a70 .concat8 [ 16 16 0 0], L_0x55d0c5c28db0, L_0x55d0c5c344d0;
S_0x55d0c58af0d0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c58af9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c515b130_0 .net "a", 15 0, L_0x55d0c5c28f40;  1 drivers
v0x55d0c514a7b0_0 .net "b", 15 0, L_0x55d0c5c28fe0;  1 drivers
v0x55d0c5152ea0_0 .net "ca", 15 0, L_0x55d0c5c28db0;  1 drivers
v0x55d0c5152f60_0 .net "cin", 15 0, L_0x55d0c5c29080;  1 drivers
v0x55d0c5152810_0 .net "sum", 15 0, L_0x55d0c5c28c70;  1 drivers
L_0x55d0c5c23160 .part L_0x55d0c5c28f40, 0, 8;
L_0x55d0c5c23200 .part L_0x55d0c5c28fe0, 0, 8;
L_0x55d0c5c232a0 .part L_0x55d0c5c29080, 0, 8;
L_0x55d0c5c289a0 .part L_0x55d0c5c28f40, 8, 8;
L_0x55d0c5c28a90 .part L_0x55d0c5c28fe0, 8, 8;
L_0x55d0c5c28b80 .part L_0x55d0c5c29080, 8, 8;
L_0x55d0c5c28c70 .concat8 [ 8 8 0 0], L_0x55d0c5c22e90, L_0x55d0c5c286d0;
L_0x55d0c5c28db0 .concat8 [ 8 8 0 0], L_0x55d0c5c22fd0, L_0x55d0c5c28810;
S_0x55d0c589f270 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c58af0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c519f970_0 .net "a", 7 0, L_0x55d0c5c23160;  1 drivers
v0x55d0c518eff0_0 .net "b", 7 0, L_0x55d0c5c23200;  1 drivers
v0x55d0c51976e0_0 .net "ca", 7 0, L_0x55d0c5c22fd0;  1 drivers
v0x55d0c51977a0_0 .net "cin", 7 0, L_0x55d0c5c232a0;  1 drivers
v0x55d0c5197050_0 .net "sum", 7 0, L_0x55d0c5c22e90;  1 drivers
L_0x55d0c5c20330 .part L_0x55d0c5c23160, 0, 4;
L_0x55d0c5c203d0 .part L_0x55d0c5c23200, 0, 4;
L_0x55d0c5c20470 .part L_0x55d0c5c232a0, 0, 4;
L_0x55d0c5c22bc0 .part L_0x55d0c5c23160, 4, 4;
L_0x55d0c5c22cb0 .part L_0x55d0c5c23200, 4, 4;
L_0x55d0c5c22da0 .part L_0x55d0c5c232a0, 4, 4;
L_0x55d0c5c22e90 .concat8 [ 4 4 0 0], L_0x55d0c5c20120, L_0x55d0c5c229b0;
L_0x55d0c5c22fd0 .concat8 [ 4 4 0 0], L_0x55d0c5c201c0, L_0x55d0c5c22a50;
S_0x55d0c589e970 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c589f270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51b15f0_0 .net "a", 3 0, L_0x55d0c5c20330;  1 drivers
v0x55d0c51b0f60_0 .net "b", 3 0, L_0x55d0c5c203d0;  1 drivers
v0x55d0c51c1d90_0 .net "ca", 3 0, L_0x55d0c5c201c0;  1 drivers
v0x55d0c51c1e50_0 .net "cin", 3 0, L_0x55d0c5c20470;  1 drivers
v0x55d0c51c1690_0 .net "sum", 3 0, L_0x55d0c5c20120;  1 drivers
L_0x55d0c5c1e1a0 .part L_0x55d0c5c20330, 0, 1;
L_0x55d0c5c1e2d0 .part L_0x55d0c5c203d0, 0, 1;
L_0x55d0c5c1e400 .part L_0x55d0c5c20470, 0, 1;
L_0x55d0c5c1e9d0 .part L_0x55d0c5c20330, 1, 1;
L_0x55d0c5c1eb00 .part L_0x55d0c5c203d0, 1, 1;
L_0x55d0c5c1ec30 .part L_0x55d0c5c20470, 1, 1;
L_0x55d0c5c1f2f0 .part L_0x55d0c5c20330, 2, 1;
L_0x55d0c5c1f420 .part L_0x55d0c5c203d0, 2, 1;
L_0x55d0c5c1f5a0 .part L_0x55d0c5c20470, 2, 1;
L_0x55d0c5c1fb70 .part L_0x55d0c5c20330, 3, 1;
L_0x55d0c5c1fd30 .part L_0x55d0c5c203d0, 3, 1;
L_0x55d0c5c1fef0 .part L_0x55d0c5c20470, 3, 1;
L_0x55d0c5c20120 .concat8 [ 1 1 1 1], L_0x55d0c5c1dc80, L_0x55d0c5c1e5a0, L_0x55d0c5c1edd0, L_0x55d0c5c1f740;
L_0x55d0c5c201c0 .concat8 [ 1 1 1 1], L_0x55d0c5c1e090, L_0x55d0c5c1e8c0, L_0x55d0c5c1f1e0, L_0x55d0c5c1fa60;
S_0x55d0c58850a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c589e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c1c0b0 .functor XOR 1, L_0x55d0c5c1e1a0, L_0x55d0c5c1e2d0, C4<0>, C4<0>;
L_0x55d0c5c1dc80 .functor XOR 1, L_0x55d0c5c1c0b0, L_0x55d0c5c1e400, C4<0>, C4<0>;
L_0x55d0c5c1dd40 .functor AND 1, L_0x55d0c5c1e1a0, L_0x55d0c5c1e2d0, C4<1>, C4<1>;
L_0x55d0c5c1de50 .functor AND 1, L_0x55d0c5c1e1a0, L_0x55d0c5c1e400, C4<1>, C4<1>;
L_0x55d0c5c1df10 .functor AND 1, L_0x55d0c5c1e2d0, L_0x55d0c5c1e400, C4<1>, C4<1>;
L_0x55d0c5c1df80 .functor OR 1, L_0x55d0c5c1dd40, L_0x55d0c5c1de50, C4<0>, C4<0>;
L_0x55d0c5c1e090 .functor OR 1, L_0x55d0c5c1df10, L_0x55d0c5c1df80, C4<0>, C4<0>;
v0x55d0c51ccd70_0 .net "a", 0 0, L_0x55d0c5c1e1a0;  1 drivers
v0x55d0c51cc6e0_0 .net "b", 0 0, L_0x55d0c5c1e2d0;  1 drivers
v0x55d0c51cc7a0_0 .net "ca", 0 0, L_0x55d0c5c1e090;  1 drivers
v0x55d0c51d4a30_0 .net "cin", 0 0, L_0x55d0c5c1e400;  1 drivers
v0x55d0c51d4af0_0 .net "sum", 0 0, L_0x55d0c5c1dc80;  1 drivers
v0x55d0c51d4330_0 .net "w1", 0 0, L_0x55d0c5c1c0b0;  1 drivers
v0x55d0c51d43f0_0 .net "w2", 0 0, L_0x55d0c5c1dd40;  1 drivers
v0x55d0c51cc490_0 .net "w3", 0 0, L_0x55d0c5c1de50;  1 drivers
v0x55d0c51cc550_0 .net "w4", 0 0, L_0x55d0c5c1df10;  1 drivers
v0x55d0c51ce830_0 .net "w5", 0 0, L_0x55d0c5c1df80;  1 drivers
S_0x55d0c588ceb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c589e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c1e530 .functor XOR 1, L_0x55d0c5c1e9d0, L_0x55d0c5c1eb00, C4<0>, C4<0>;
L_0x55d0c5c1e5a0 .functor XOR 1, L_0x55d0c5c1e530, L_0x55d0c5c1ec30, C4<0>, C4<0>;
L_0x55d0c5c1e610 .functor AND 1, L_0x55d0c5c1e9d0, L_0x55d0c5c1eb00, C4<1>, C4<1>;
L_0x55d0c5c1e680 .functor AND 1, L_0x55d0c5c1e9d0, L_0x55d0c5c1ec30, C4<1>, C4<1>;
L_0x55d0c5c1e740 .functor AND 1, L_0x55d0c5c1eb00, L_0x55d0c5c1ec30, C4<1>, C4<1>;
L_0x55d0c5c1e7b0 .functor OR 1, L_0x55d0c5c1e610, L_0x55d0c5c1e680, C4<0>, C4<0>;
L_0x55d0c5c1e8c0 .functor OR 1, L_0x55d0c5c1e740, L_0x55d0c5c1e7b0, C4<0>, C4<0>;
v0x55d0c51d3c90_0 .net "a", 0 0, L_0x55d0c5c1e9d0;  1 drivers
v0x55d0c51d1f70_0 .net "b", 0 0, L_0x55d0c5c1eb00;  1 drivers
v0x55d0c51d2030_0 .net "ca", 0 0, L_0x55d0c5c1e8c0;  1 drivers
v0x55d0c51d0390_0 .net "cin", 0 0, L_0x55d0c5c1ec30;  1 drivers
v0x55d0c51d0450_0 .net "sum", 0 0, L_0x55d0c5c1e5a0;  1 drivers
v0x55d0c51c6b00_0 .net "w1", 0 0, L_0x55d0c5c1e530;  1 drivers
v0x55d0c51c6bc0_0 .net "w2", 0 0, L_0x55d0c5c1e610;  1 drivers
v0x55d0c51ca2f0_0 .net "w3", 0 0, L_0x55d0c5c1e680;  1 drivers
v0x55d0c51ca3b0_0 .net "w4", 0 0, L_0x55d0c5c1e740;  1 drivers
v0x55d0c51c87c0_0 .net "w5", 0 0, L_0x55d0c5c1e7b0;  1 drivers
S_0x55d0c588c5b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c589e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c1ed60 .functor XOR 1, L_0x55d0c5c1f2f0, L_0x55d0c5c1f420, C4<0>, C4<0>;
L_0x55d0c5c1edd0 .functor XOR 1, L_0x55d0c5c1ed60, L_0x55d0c5c1f5a0, C4<0>, C4<0>;
L_0x55d0c5c1ee90 .functor AND 1, L_0x55d0c5c1f2f0, L_0x55d0c5c1f420, C4<1>, C4<1>;
L_0x55d0c5c1efa0 .functor AND 1, L_0x55d0c5c1f2f0, L_0x55d0c5c1f5a0, C4<1>, C4<1>;
L_0x55d0c5c1f060 .functor AND 1, L_0x55d0c5c1f420, L_0x55d0c5c1f5a0, C4<1>, C4<1>;
L_0x55d0c5c1f0d0 .functor OR 1, L_0x55d0c5c1ee90, L_0x55d0c5c1efa0, C4<0>, C4<0>;
L_0x55d0c5c1f1e0 .functor OR 1, L_0x55d0c5c1f060, L_0x55d0c5c1f0d0, C4<0>, C4<0>;
v0x55d0c517e670_0 .net "a", 0 0, L_0x55d0c5c1f2f0;  1 drivers
v0x55d0c51c3890_0 .net "b", 0 0, L_0x55d0c5c1f420;  1 drivers
v0x55d0c51c3950_0 .net "ca", 0 0, L_0x55d0c5c1f1e0;  1 drivers
v0x55d0c51c3580_0 .net "cin", 0 0, L_0x55d0c5c1f5a0;  1 drivers
v0x55d0c51c3640_0 .net "sum", 0 0, L_0x55d0c5c1edd0;  1 drivers
v0x55d0c517efc0_0 .net "w1", 0 0, L_0x55d0c5c1ed60;  1 drivers
v0x55d0c517f080_0 .net "w2", 0 0, L_0x55d0c5c1ee90;  1 drivers
v0x55d0c517ebc0_0 .net "w3", 0 0, L_0x55d0c5c1efa0;  1 drivers
v0x55d0c517ec80_0 .net "w4", 0 0, L_0x55d0c5c1f060;  1 drivers
v0x55d0c517e9c0_0 .net "w5", 0 0, L_0x55d0c5c1f0d0;  1 drivers
S_0x55d0c587c750 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c589e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c1f6d0 .functor XOR 1, L_0x55d0c5c1fb70, L_0x55d0c5c1fd30, C4<0>, C4<0>;
L_0x55d0c5c1f740 .functor XOR 1, L_0x55d0c5c1f6d0, L_0x55d0c5c1fef0, C4<0>, C4<0>;
L_0x55d0c5c1f7b0 .functor AND 1, L_0x55d0c5c1fb70, L_0x55d0c5c1fd30, C4<1>, C4<1>;
L_0x55d0c5c1f820 .functor AND 1, L_0x55d0c5c1fb70, L_0x55d0c5c1fef0, C4<1>, C4<1>;
L_0x55d0c5c1f8e0 .functor AND 1, L_0x55d0c5c1fd30, L_0x55d0c5c1fef0, C4<1>, C4<1>;
L_0x55d0c5c1f950 .functor OR 1, L_0x55d0c5c1f7b0, L_0x55d0c5c1f820, C4<0>, C4<0>;
L_0x55d0c5c1fa60 .functor OR 1, L_0x55d0c5c1f8e0, L_0x55d0c5c1f950, C4<0>, C4<0>;
v0x55d0c51a0da0_0 .net "a", 0 0, L_0x55d0c5c1fb70;  1 drivers
v0x55d0c51a0970_0 .net "b", 0 0, L_0x55d0c5c1fd30;  1 drivers
v0x55d0c51a0a30_0 .net "ca", 0 0, L_0x55d0c5c1fa60;  1 drivers
v0x55d0c51a06c0_0 .net "cin", 0 0, L_0x55d0c5c1fef0;  1 drivers
v0x55d0c51a0780_0 .net "sum", 0 0, L_0x55d0c5c1f740;  1 drivers
v0x55d0c51c2b00_0 .net "w1", 0 0, L_0x55d0c5c1f6d0;  1 drivers
v0x55d0c51c2bc0_0 .net "w2", 0 0, L_0x55d0c5c1f7b0;  1 drivers
v0x55d0c51c23b0_0 .net "w3", 0 0, L_0x55d0c5c1f820;  1 drivers
v0x55d0c51c2470_0 .net "w4", 0 0, L_0x55d0c5c1f8e0;  1 drivers
v0x55d0c51a04d0_0 .net "w5", 0 0, L_0x55d0c5c1f950;  1 drivers
S_0x55d0c587be50 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c589f270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51a4640_0 .net "a", 3 0, L_0x55d0c5c22bc0;  1 drivers
v0x55d0c518f8d0_0 .net "b", 3 0, L_0x55d0c5c22cb0;  1 drivers
v0x55d0c518f240_0 .net "ca", 3 0, L_0x55d0c5c22a50;  1 drivers
v0x55d0c518f300_0 .net "cin", 3 0, L_0x55d0c5c22da0;  1 drivers
v0x55d0c51a0070_0 .net "sum", 3 0, L_0x55d0c5c229b0;  1 drivers
L_0x55d0c5c20a30 .part L_0x55d0c5c22bc0, 0, 1;
L_0x55d0c5c20b60 .part L_0x55d0c5c22cb0, 0, 1;
L_0x55d0c5c20c90 .part L_0x55d0c5c22da0, 0, 1;
L_0x55d0c5c21260 .part L_0x55d0c5c22bc0, 1, 1;
L_0x55d0c5c21390 .part L_0x55d0c5c22cb0, 1, 1;
L_0x55d0c5c214c0 .part L_0x55d0c5c22da0, 1, 1;
L_0x55d0c5c21b80 .part L_0x55d0c5c22bc0, 2, 1;
L_0x55d0c5c21cb0 .part L_0x55d0c5c22cb0, 2, 1;
L_0x55d0c5c21e30 .part L_0x55d0c5c22da0, 2, 1;
L_0x55d0c5c22400 .part L_0x55d0c5c22bc0, 3, 1;
L_0x55d0c5c225c0 .part L_0x55d0c5c22cb0, 3, 1;
L_0x55d0c5c22780 .part L_0x55d0c5c22da0, 3, 1;
L_0x55d0c5c229b0 .concat8 [ 1 1 1 1], L_0x55d0c5c20510, L_0x55d0c5c20e30, L_0x55d0c5c21660, L_0x55d0c5c21fd0;
L_0x55d0c5c22a50 .concat8 [ 1 1 1 1], L_0x55d0c5c20920, L_0x55d0c5c21150, L_0x55d0c5c21a70, L_0x55d0c5c222f0;
S_0x55d0c5863380 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c587be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c200b0 .functor XOR 1, L_0x55d0c5c20a30, L_0x55d0c5c20b60, C4<0>, C4<0>;
L_0x55d0c5c20510 .functor XOR 1, L_0x55d0c5c200b0, L_0x55d0c5c20c90, C4<0>, C4<0>;
L_0x55d0c5c205d0 .functor AND 1, L_0x55d0c5c20a30, L_0x55d0c5c20b60, C4<1>, C4<1>;
L_0x55d0c5c206e0 .functor AND 1, L_0x55d0c5c20a30, L_0x55d0c5c20c90, C4<1>, C4<1>;
L_0x55d0c5c207a0 .functor AND 1, L_0x55d0c5c20b60, L_0x55d0c5c20c90, C4<1>, C4<1>;
L_0x55d0c5c20810 .functor OR 1, L_0x55d0c5c205d0, L_0x55d0c5c206e0, C4<0>, C4<0>;
L_0x55d0c5c20920 .functor OR 1, L_0x55d0c5c207a0, L_0x55d0c5c20810, C4<0>, C4<0>;
v0x55d0c51b0d10_0 .net "a", 0 0, L_0x55d0c5c20a30;  1 drivers
v0x55d0c51b9400_0 .net "b", 0 0, L_0x55d0c5c20b60;  1 drivers
v0x55d0c51b94c0_0 .net "ca", 0 0, L_0x55d0c5c20920;  1 drivers
v0x55d0c51b8d70_0 .net "cin", 0 0, L_0x55d0c5c20c90;  1 drivers
v0x55d0c51b8e30_0 .net "sum", 0 0, L_0x55d0c5c20510;  1 drivers
v0x55d0c51c10c0_0 .net "w1", 0 0, L_0x55d0c5c200b0;  1 drivers
v0x55d0c51c1180_0 .net "w2", 0 0, L_0x55d0c5c205d0;  1 drivers
v0x55d0c51c09c0_0 .net "w3", 0 0, L_0x55d0c5c206e0;  1 drivers
v0x55d0c51c0a80_0 .net "w4", 0 0, L_0x55d0c5c207a0;  1 drivers
v0x55d0c51b8bd0_0 .net "w5", 0 0, L_0x55d0c5c20810;  1 drivers
S_0x55d0c586b190 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c587be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c20dc0 .functor XOR 1, L_0x55d0c5c21260, L_0x55d0c5c21390, C4<0>, C4<0>;
L_0x55d0c5c20e30 .functor XOR 1, L_0x55d0c5c20dc0, L_0x55d0c5c214c0, C4<0>, C4<0>;
L_0x55d0c5c20ea0 .functor AND 1, L_0x55d0c5c21260, L_0x55d0c5c21390, C4<1>, C4<1>;
L_0x55d0c5c20f10 .functor AND 1, L_0x55d0c5c21260, L_0x55d0c5c214c0, C4<1>, C4<1>;
L_0x55d0c5c20fd0 .functor AND 1, L_0x55d0c5c21390, L_0x55d0c5c214c0, C4<1>, C4<1>;
L_0x55d0c5c21040 .functor OR 1, L_0x55d0c5c20ea0, L_0x55d0c5c20f10, C4<0>, C4<0>;
L_0x55d0c5c21150 .functor OR 1, L_0x55d0c5c20fd0, L_0x55d0c5c21040, C4<0>, C4<0>;
v0x55d0c51bae10_0 .net "a", 0 0, L_0x55d0c5c21260;  1 drivers
v0x55d0c51c0320_0 .net "b", 0 0, L_0x55d0c5c21390;  1 drivers
v0x55d0c51c03e0_0 .net "ca", 0 0, L_0x55d0c5c21150;  1 drivers
v0x55d0c51be600_0 .net "cin", 0 0, L_0x55d0c5c214c0;  1 drivers
v0x55d0c51be6c0_0 .net "sum", 0 0, L_0x55d0c5c20e30;  1 drivers
v0x55d0c51bca20_0 .net "w1", 0 0, L_0x55d0c5c20dc0;  1 drivers
v0x55d0c51bcae0_0 .net "w2", 0 0, L_0x55d0c5c20ea0;  1 drivers
v0x55d0c51b3190_0 .net "w3", 0 0, L_0x55d0c5c20f10;  1 drivers
v0x55d0c51b3250_0 .net "w4", 0 0, L_0x55d0c5c20fd0;  1 drivers
v0x55d0c51b6a30_0 .net "w5", 0 0, L_0x55d0c5c21040;  1 drivers
S_0x55d0c586a890 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c587be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c215f0 .functor XOR 1, L_0x55d0c5c21b80, L_0x55d0c5c21cb0, C4<0>, C4<0>;
L_0x55d0c5c21660 .functor XOR 1, L_0x55d0c5c215f0, L_0x55d0c5c21e30, C4<0>, C4<0>;
L_0x55d0c5c21720 .functor AND 1, L_0x55d0c5c21b80, L_0x55d0c5c21cb0, C4<1>, C4<1>;
L_0x55d0c5c21830 .functor AND 1, L_0x55d0c5c21b80, L_0x55d0c5c21e30, C4<1>, C4<1>;
L_0x55d0c5c218f0 .functor AND 1, L_0x55d0c5c21cb0, L_0x55d0c5c21e30, C4<1>, C4<1>;
L_0x55d0c5c21960 .functor OR 1, L_0x55d0c5c21720, L_0x55d0c5c21830, C4<0>, C4<0>;
L_0x55d0c5c21a70 .functor OR 1, L_0x55d0c5c218f0, L_0x55d0c5c21960, C4<0>, C4<0>;
v0x55d0c51b4da0_0 .net "a", 0 0, L_0x55d0c5c21b80;  1 drivers
v0x55d0c51a8ca0_0 .net "b", 0 0, L_0x55d0c5c21cb0;  1 drivers
v0x55d0c51a8d60_0 .net "ca", 0 0, L_0x55d0c5c21a70;  1 drivers
v0x55d0c51a8610_0 .net "cin", 0 0, L_0x55d0c5c21e30;  1 drivers
v0x55d0c51a86d0_0 .net "sum", 0 0, L_0x55d0c5c21660;  1 drivers
v0x55d0c51b0960_0 .net "w1", 0 0, L_0x55d0c5c215f0;  1 drivers
v0x55d0c51b0a20_0 .net "w2", 0 0, L_0x55d0c5c21720;  1 drivers
v0x55d0c51b0260_0 .net "w3", 0 0, L_0x55d0c5c21830;  1 drivers
v0x55d0c51b0320_0 .net "w4", 0 0, L_0x55d0c5c218f0;  1 drivers
v0x55d0c51a8470_0 .net "w5", 0 0, L_0x55d0c5c21960;  1 drivers
S_0x55d0c585aa30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c587be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c21f60 .functor XOR 1, L_0x55d0c5c22400, L_0x55d0c5c225c0, C4<0>, C4<0>;
L_0x55d0c5c21fd0 .functor XOR 1, L_0x55d0c5c21f60, L_0x55d0c5c22780, C4<0>, C4<0>;
L_0x55d0c5c22040 .functor AND 1, L_0x55d0c5c22400, L_0x55d0c5c225c0, C4<1>, C4<1>;
L_0x55d0c5c220b0 .functor AND 1, L_0x55d0c5c22400, L_0x55d0c5c22780, C4<1>, C4<1>;
L_0x55d0c5c22170 .functor AND 1, L_0x55d0c5c225c0, L_0x55d0c5c22780, C4<1>, C4<1>;
L_0x55d0c5c221e0 .functor OR 1, L_0x55d0c5c22040, L_0x55d0c5c220b0, C4<0>, C4<0>;
L_0x55d0c5c222f0 .functor OR 1, L_0x55d0c5c22170, L_0x55d0c5c221e0, C4<0>, C4<0>;
v0x55d0c51aa6b0_0 .net "a", 0 0, L_0x55d0c5c22400;  1 drivers
v0x55d0c51afbc0_0 .net "b", 0 0, L_0x55d0c5c225c0;  1 drivers
v0x55d0c51afc80_0 .net "ca", 0 0, L_0x55d0c5c222f0;  1 drivers
v0x55d0c51adea0_0 .net "cin", 0 0, L_0x55d0c5c22780;  1 drivers
v0x55d0c51adf60_0 .net "sum", 0 0, L_0x55d0c5c21fd0;  1 drivers
v0x55d0c51ac2c0_0 .net "w1", 0 0, L_0x55d0c5c21f60;  1 drivers
v0x55d0c51ac380_0 .net "w2", 0 0, L_0x55d0c5c22040;  1 drivers
v0x55d0c51a2a30_0 .net "w3", 0 0, L_0x55d0c5c220b0;  1 drivers
v0x55d0c51a2af0_0 .net "w4", 0 0, L_0x55d0c5c22170;  1 drivers
v0x55d0c51a62d0_0 .net "w5", 0 0, L_0x55d0c5c221e0;  1 drivers
S_0x55d0c585a130 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c58af0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c515fe00_0 .net "a", 7 0, L_0x55d0c5c289a0;  1 drivers
v0x55d0c514b090_0 .net "b", 7 0, L_0x55d0c5c28a90;  1 drivers
v0x55d0c514aa00_0 .net "ca", 7 0, L_0x55d0c5c28810;  1 drivers
v0x55d0c514aac0_0 .net "cin", 7 0, L_0x55d0c5c28b80;  1 drivers
v0x55d0c515b830_0 .net "sum", 7 0, L_0x55d0c5c286d0;  1 drivers
L_0x55d0c5c25a30 .part L_0x55d0c5c289a0, 0, 4;
L_0x55d0c5c25ad0 .part L_0x55d0c5c28a90, 0, 4;
L_0x55d0c5c25b70 .part L_0x55d0c5c28b80, 0, 4;
L_0x55d0c5c283c0 .part L_0x55d0c5c289a0, 4, 4;
L_0x55d0c5c284b0 .part L_0x55d0c5c28a90, 4, 4;
L_0x55d0c5c285a0 .part L_0x55d0c5c28b80, 4, 4;
L_0x55d0c5c286d0 .concat8 [ 4 4 0 0], L_0x55d0c5c25820, L_0x55d0c5c281b0;
L_0x55d0c5c28810 .concat8 [ 4 4 0 0], L_0x55d0c5c258c0, L_0x55d0c5c28250;
S_0x55d0c5851fb0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c585a130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c515be80_0 .net "a", 3 0, L_0x55d0c5c25a30;  1 drivers
v0x55d0c517e2c0_0 .net "b", 3 0, L_0x55d0c5c25ad0;  1 drivers
v0x55d0c517db70_0 .net "ca", 3 0, L_0x55d0c5c258c0;  1 drivers
v0x55d0c517dc30_0 .net "cin", 3 0, L_0x55d0c5c25b70;  1 drivers
v0x55d0c515bbe0_0 .net "sum", 3 0, L_0x55d0c5c25820;  1 drivers
L_0x55d0c5c23860 .part L_0x55d0c5c25a30, 0, 1;
L_0x55d0c5c23990 .part L_0x55d0c5c25ad0, 0, 1;
L_0x55d0c5c23ac0 .part L_0x55d0c5c25b70, 0, 1;
L_0x55d0c5c24090 .part L_0x55d0c5c25a30, 1, 1;
L_0x55d0c5c241c0 .part L_0x55d0c5c25ad0, 1, 1;
L_0x55d0c5c242f0 .part L_0x55d0c5c25b70, 1, 1;
L_0x55d0c5c249f0 .part L_0x55d0c5c25a30, 2, 1;
L_0x55d0c5c24b20 .part L_0x55d0c5c25ad0, 2, 1;
L_0x55d0c5c24ca0 .part L_0x55d0c5c25b70, 2, 1;
L_0x55d0c5c25270 .part L_0x55d0c5c25a30, 3, 1;
L_0x55d0c5c25430 .part L_0x55d0c5c25ad0, 3, 1;
L_0x55d0c5c255f0 .part L_0x55d0c5c25b70, 3, 1;
L_0x55d0c5c25820 .concat8 [ 1 1 1 1], L_0x55d0c5c23340, L_0x55d0c5c23c60, L_0x55d0c5c24490, L_0x55d0c5c24e40;
L_0x55d0c5c258c0 .concat8 [ 1 1 1 1], L_0x55d0c5c23750, L_0x55d0c5c23f80, L_0x55d0c5c248e0, L_0x55d0c5c25160;
S_0x55d0c5851d30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5851fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c22940 .functor XOR 1, L_0x55d0c5c23860, L_0x55d0c5c23990, C4<0>, C4<0>;
L_0x55d0c5c23340 .functor XOR 1, L_0x55d0c5c22940, L_0x55d0c5c23ac0, C4<0>, C4<0>;
L_0x55d0c5c23400 .functor AND 1, L_0x55d0c5c23860, L_0x55d0c5c23990, C4<1>, C4<1>;
L_0x55d0c5c23510 .functor AND 1, L_0x55d0c5c23860, L_0x55d0c5c23ac0, C4<1>, C4<1>;
L_0x55d0c5c235d0 .functor AND 1, L_0x55d0c5c23990, L_0x55d0c5c23ac0, C4<1>, C4<1>;
L_0x55d0c5c23640 .functor OR 1, L_0x55d0c5c23400, L_0x55d0c5c23510, C4<0>, C4<0>;
L_0x55d0c5c23750 .functor OR 1, L_0x55d0c5c235d0, L_0x55d0c5c23640, C4<0>, C4<0>;
v0x55d0c519f3a0_0 .net "a", 0 0, L_0x55d0c5c23860;  1 drivers
v0x55d0c519eca0_0 .net "b", 0 0, L_0x55d0c5c23990;  1 drivers
v0x55d0c519ed60_0 .net "ca", 0 0, L_0x55d0c5c23750;  1 drivers
v0x55d0c5196e00_0 .net "cin", 0 0, L_0x55d0c5c23ac0;  1 drivers
v0x55d0c5196ec0_0 .net "sum", 0 0, L_0x55d0c5c23340;  1 drivers
v0x55d0c51990f0_0 .net "w1", 0 0, L_0x55d0c5c22940;  1 drivers
v0x55d0c51991b0_0 .net "w2", 0 0, L_0x55d0c5c23400;  1 drivers
v0x55d0c519e600_0 .net "w3", 0 0, L_0x55d0c5c23510;  1 drivers
v0x55d0c519e6c0_0 .net "w4", 0 0, L_0x55d0c5c235d0;  1 drivers
v0x55d0c519c990_0 .net "w5", 0 0, L_0x55d0c5c23640;  1 drivers
S_0x55d0c5851ac0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5851fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c23bf0 .functor XOR 1, L_0x55d0c5c24090, L_0x55d0c5c241c0, C4<0>, C4<0>;
L_0x55d0c5c23c60 .functor XOR 1, L_0x55d0c5c23bf0, L_0x55d0c5c242f0, C4<0>, C4<0>;
L_0x55d0c5c23cd0 .functor AND 1, L_0x55d0c5c24090, L_0x55d0c5c241c0, C4<1>, C4<1>;
L_0x55d0c5c23d40 .functor AND 1, L_0x55d0c5c24090, L_0x55d0c5c242f0, C4<1>, C4<1>;
L_0x55d0c5c23e00 .functor AND 1, L_0x55d0c5c241c0, L_0x55d0c5c242f0, C4<1>, C4<1>;
L_0x55d0c5c23e70 .functor OR 1, L_0x55d0c5c23cd0, L_0x55d0c5c23d40, C4<0>, C4<0>;
L_0x55d0c5c23f80 .functor OR 1, L_0x55d0c5c23e00, L_0x55d0c5c23e70, C4<0>, C4<0>;
v0x55d0c519ad00_0 .net "a", 0 0, L_0x55d0c5c24090;  1 drivers
v0x55d0c5191470_0 .net "b", 0 0, L_0x55d0c5c241c0;  1 drivers
v0x55d0c5191530_0 .net "ca", 0 0, L_0x55d0c5c23f80;  1 drivers
v0x55d0c5194c60_0 .net "cin", 0 0, L_0x55d0c5c242f0;  1 drivers
v0x55d0c5194d20_0 .net "sum", 0 0, L_0x55d0c5c23c60;  1 drivers
v0x55d0c5193080_0 .net "w1", 0 0, L_0x55d0c5c23bf0;  1 drivers
v0x55d0c5193140_0 .net "w2", 0 0, L_0x55d0c5c23cd0;  1 drivers
v0x55d0c5186f80_0 .net "w3", 0 0, L_0x55d0c5c23d40;  1 drivers
v0x55d0c5187040_0 .net "w4", 0 0, L_0x55d0c5c23e00;  1 drivers
v0x55d0c51869a0_0 .net "w5", 0 0, L_0x55d0c5c23e70;  1 drivers
S_0x55d0c583fde0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5851fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c24420 .functor XOR 1, L_0x55d0c5c249f0, L_0x55d0c5c24b20, C4<0>, C4<0>;
L_0x55d0c5c24490 .functor XOR 1, L_0x55d0c5c24420, L_0x55d0c5c24ca0, C4<0>, C4<0>;
L_0x55d0c5c24550 .functor AND 1, L_0x55d0c5c249f0, L_0x55d0c5c24b20, C4<1>, C4<1>;
L_0x55d0c5c24660 .functor AND 1, L_0x55d0c5c249f0, L_0x55d0c5c24ca0, C4<1>, C4<1>;
L_0x55d0c5c24720 .functor AND 1, L_0x55d0c5c24b20, L_0x55d0c5c24ca0, C4<1>, C4<1>;
L_0x55d0c5c24790 .functor OR 1, L_0x55d0c5c24550, L_0x55d0c5c24660, C4<0>, C4<0>;
L_0x55d0c5c248e0 .functor OR 1, L_0x55d0c5c24720, L_0x55d0c5c24790, C4<0>, C4<0>;
v0x55d0c518ec40_0 .net "a", 0 0, L_0x55d0c5c249f0;  1 drivers
v0x55d0c518e540_0 .net "b", 0 0, L_0x55d0c5c24b20;  1 drivers
v0x55d0c518e600_0 .net "ca", 0 0, L_0x55d0c5c248e0;  1 drivers
v0x55d0c51866a0_0 .net "cin", 0 0, L_0x55d0c5c24ca0;  1 drivers
v0x55d0c5186760_0 .net "sum", 0 0, L_0x55d0c5c24490;  1 drivers
v0x55d0c5188990_0 .net "w1", 0 0, L_0x55d0c5c24420;  1 drivers
v0x55d0c5188a50_0 .net "w2", 0 0, L_0x55d0c5c24550;  1 drivers
v0x55d0c518dea0_0 .net "w3", 0 0, L_0x55d0c5c24660;  1 drivers
v0x55d0c518df60_0 .net "w4", 0 0, L_0x55d0c5c24720;  1 drivers
v0x55d0c518c230_0 .net "w5", 0 0, L_0x55d0c5c24790;  1 drivers
S_0x55d0c5847bf0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5851fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c24dd0 .functor XOR 1, L_0x55d0c5c25270, L_0x55d0c5c25430, C4<0>, C4<0>;
L_0x55d0c5c24e40 .functor XOR 1, L_0x55d0c5c24dd0, L_0x55d0c5c255f0, C4<0>, C4<0>;
L_0x55d0c5c24eb0 .functor AND 1, L_0x55d0c5c25270, L_0x55d0c5c25430, C4<1>, C4<1>;
L_0x55d0c5c24f20 .functor AND 1, L_0x55d0c5c25270, L_0x55d0c5c255f0, C4<1>, C4<1>;
L_0x55d0c5c24fe0 .functor AND 1, L_0x55d0c5c25430, L_0x55d0c5c255f0, C4<1>, C4<1>;
L_0x55d0c5c25050 .functor OR 1, L_0x55d0c5c24eb0, L_0x55d0c5c24f20, C4<0>, C4<0>;
L_0x55d0c5c25160 .functor OR 1, L_0x55d0c5c24fe0, L_0x55d0c5c25050, C4<0>, C4<0>;
v0x55d0c518a5a0_0 .net "a", 0 0, L_0x55d0c5c25270;  1 drivers
v0x55d0c5180d10_0 .net "b", 0 0, L_0x55d0c5c25430;  1 drivers
v0x55d0c5180dd0_0 .net "ca", 0 0, L_0x55d0c5c25160;  1 drivers
v0x55d0c5184500_0 .net "cin", 0 0, L_0x55d0c5c255f0;  1 drivers
v0x55d0c51845c0_0 .net "sum", 0 0, L_0x55d0c5c24e40;  1 drivers
v0x55d0c5182920_0 .net "w1", 0 0, L_0x55d0c5c24dd0;  1 drivers
v0x55d0c51829e0_0 .net "w2", 0 0, L_0x55d0c5c24eb0;  1 drivers
v0x55d0c515c560_0 .net "w3", 0 0, L_0x55d0c5c24f20;  1 drivers
v0x55d0c515c620_0 .net "w4", 0 0, L_0x55d0c5c24fe0;  1 drivers
v0x55d0c515c1e0_0 .net "w5", 0 0, L_0x55d0c5c25050;  1 drivers
S_0x55d0c58472f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c585a130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5169660_0 .net "a", 3 0, L_0x55d0c5c283c0;  1 drivers
v0x55d0c5167a80_0 .net "b", 3 0, L_0x55d0c5c284b0;  1 drivers
v0x55d0c515e1f0_0 .net "ca", 3 0, L_0x55d0c5c28250;  1 drivers
v0x55d0c515e2b0_0 .net "cin", 3 0, L_0x55d0c5c285a0;  1 drivers
v0x55d0c51619e0_0 .net "sum", 3 0, L_0x55d0c5c281b0;  1 drivers
L_0x55d0c5c26170 .part L_0x55d0c5c283c0, 0, 1;
L_0x55d0c5c262a0 .part L_0x55d0c5c284b0, 0, 1;
L_0x55d0c5c263d0 .part L_0x55d0c5c285a0, 0, 1;
L_0x55d0c5c269e0 .part L_0x55d0c5c283c0, 1, 1;
L_0x55d0c5c26b10 .part L_0x55d0c5c284b0, 1, 1;
L_0x55d0c5c26c40 .part L_0x55d0c5c285a0, 1, 1;
L_0x55d0c5c27380 .part L_0x55d0c5c283c0, 2, 1;
L_0x55d0c5c274b0 .part L_0x55d0c5c284b0, 2, 1;
L_0x55d0c5c27630 .part L_0x55d0c5c285a0, 2, 1;
L_0x55d0c5c27c00 .part L_0x55d0c5c283c0, 3, 1;
L_0x55d0c5c27dc0 .part L_0x55d0c5c284b0, 3, 1;
L_0x55d0c5c27f80 .part L_0x55d0c5c285a0, 3, 1;
L_0x55d0c5c281b0 .concat8 [ 1 1 1 1], L_0x55d0c5c25c10, L_0x55d0c5c26570, L_0x55d0c5c26e20, L_0x55d0c5c277d0;
L_0x55d0c5c28250 .concat8 [ 1 1 1 1], L_0x55d0c5c26060, L_0x55d0c5c268d0, L_0x55d0c5c27270, L_0x55d0c5c27af0;
S_0x55d0c5837490 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c58472f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c257b0 .functor XOR 1, L_0x55d0c5c26170, L_0x55d0c5c262a0, C4<0>, C4<0>;
L_0x55d0c5c25c10 .functor XOR 1, L_0x55d0c5c257b0, L_0x55d0c5c263d0, C4<0>, C4<0>;
L_0x55d0c5c25cd0 .functor AND 1, L_0x55d0c5c26170, L_0x55d0c5c262a0, C4<1>, C4<1>;
L_0x55d0c5c25de0 .functor AND 1, L_0x55d0c5c26170, L_0x55d0c5c263d0, C4<1>, C4<1>;
L_0x55d0c5c25ea0 .functor AND 1, L_0x55d0c5c262a0, L_0x55d0c5c263d0, C4<1>, C4<1>;
L_0x55d0c5c25f10 .functor OR 1, L_0x55d0c5c25cd0, L_0x55d0c5c25de0, C4<0>, C4<0>;
L_0x55d0c5c26060 .functor OR 1, L_0x55d0c5c25ea0, L_0x55d0c5c25f10, C4<0>, C4<0>;
v0x55d0c516cdb0_0 .net "a", 0 0, L_0x55d0c5c26170;  1 drivers
v0x55d0c516c720_0 .net "b", 0 0, L_0x55d0c5c262a0;  1 drivers
v0x55d0c516c7e0_0 .net "ca", 0 0, L_0x55d0c5c26060;  1 drivers
v0x55d0c517d550_0 .net "cin", 0 0, L_0x55d0c5c263d0;  1 drivers
v0x55d0c517d610_0 .net "sum", 0 0, L_0x55d0c5c25c10;  1 drivers
v0x55d0c517ce50_0 .net "w1", 0 0, L_0x55d0c5c257b0;  1 drivers
v0x55d0c517cf10_0 .net "w2", 0 0, L_0x55d0c5c25cd0;  1 drivers
v0x55d0c516c4d0_0 .net "w3", 0 0, L_0x55d0c5c25de0;  1 drivers
v0x55d0c516c590_0 .net "w4", 0 0, L_0x55d0c5c25ea0;  1 drivers
v0x55d0c5174c70_0 .net "w5", 0 0, L_0x55d0c5c25f10;  1 drivers
S_0x55d0c5836b90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c58472f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c26500 .functor XOR 1, L_0x55d0c5c269e0, L_0x55d0c5c26b10, C4<0>, C4<0>;
L_0x55d0c5c26570 .functor XOR 1, L_0x55d0c5c26500, L_0x55d0c5c26c40, C4<0>, C4<0>;
L_0x55d0c5c265e0 .functor AND 1, L_0x55d0c5c269e0, L_0x55d0c5c26b10, C4<1>, C4<1>;
L_0x55d0c5c26650 .functor AND 1, L_0x55d0c5c269e0, L_0x55d0c5c26c40, C4<1>, C4<1>;
L_0x55d0c5c26710 .functor AND 1, L_0x55d0c5c26b10, L_0x55d0c5c26c40, C4<1>, C4<1>;
L_0x55d0c5c26780 .functor OR 1, L_0x55d0c5c265e0, L_0x55d0c5c26650, C4<0>, C4<0>;
L_0x55d0c5c268d0 .functor OR 1, L_0x55d0c5c26710, L_0x55d0c5c26780, C4<0>, C4<0>;
v0x55d0c5174530_0 .net "a", 0 0, L_0x55d0c5c269e0;  1 drivers
v0x55d0c517c880_0 .net "b", 0 0, L_0x55d0c5c26b10;  1 drivers
v0x55d0c517c940_0 .net "ca", 0 0, L_0x55d0c5c268d0;  1 drivers
v0x55d0c517c180_0 .net "cin", 0 0, L_0x55d0c5c26c40;  1 drivers
v0x55d0c517c240_0 .net "sum", 0 0, L_0x55d0c5c26570;  1 drivers
v0x55d0c51742e0_0 .net "w1", 0 0, L_0x55d0c5c26500;  1 drivers
v0x55d0c51743a0_0 .net "w2", 0 0, L_0x55d0c5c265e0;  1 drivers
v0x55d0c51765d0_0 .net "w3", 0 0, L_0x55d0c5c26650;  1 drivers
v0x55d0c5176690_0 .net "w4", 0 0, L_0x55d0c5c26710;  1 drivers
v0x55d0c517bb90_0 .net "w5", 0 0, L_0x55d0c5c26780;  1 drivers
S_0x55d0c581e0c0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c58472f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c26db0 .functor XOR 1, L_0x55d0c5c27380, L_0x55d0c5c274b0, C4<0>, C4<0>;
L_0x55d0c5c26e20 .functor XOR 1, L_0x55d0c5c26db0, L_0x55d0c5c27630, C4<0>, C4<0>;
L_0x55d0c5c26ee0 .functor AND 1, L_0x55d0c5c27380, L_0x55d0c5c274b0, C4<1>, C4<1>;
L_0x55d0c5c26ff0 .functor AND 1, L_0x55d0c5c27380, L_0x55d0c5c27630, C4<1>, C4<1>;
L_0x55d0c5c270b0 .functor AND 1, L_0x55d0c5c274b0, L_0x55d0c5c27630, C4<1>, C4<1>;
L_0x55d0c5c27120 .functor OR 1, L_0x55d0c5c26ee0, L_0x55d0c5c26ff0, C4<0>, C4<0>;
L_0x55d0c5c27270 .functor OR 1, L_0x55d0c5c270b0, L_0x55d0c5c27120, C4<0>, C4<0>;
v0x55d0c5179dc0_0 .net "a", 0 0, L_0x55d0c5c27380;  1 drivers
v0x55d0c51781e0_0 .net "b", 0 0, L_0x55d0c5c274b0;  1 drivers
v0x55d0c51782a0_0 .net "ca", 0 0, L_0x55d0c5c27270;  1 drivers
v0x55d0c516e950_0 .net "cin", 0 0, L_0x55d0c5c27630;  1 drivers
v0x55d0c516ea10_0 .net "sum", 0 0, L_0x55d0c5c26e20;  1 drivers
v0x55d0c5172140_0 .net "w1", 0 0, L_0x55d0c5c26db0;  1 drivers
v0x55d0c5172200_0 .net "w2", 0 0, L_0x55d0c5c26ee0;  1 drivers
v0x55d0c5170560_0 .net "w3", 0 0, L_0x55d0c5c26ff0;  1 drivers
v0x55d0c5170620_0 .net "w4", 0 0, L_0x55d0c5c270b0;  1 drivers
v0x55d0c5164510_0 .net "w5", 0 0, L_0x55d0c5c27120;  1 drivers
S_0x55d0c5825ed0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c58472f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c27760 .functor XOR 1, L_0x55d0c5c27c00, L_0x55d0c5c27dc0, C4<0>, C4<0>;
L_0x55d0c5c277d0 .functor XOR 1, L_0x55d0c5c27760, L_0x55d0c5c27f80, C4<0>, C4<0>;
L_0x55d0c5c27840 .functor AND 1, L_0x55d0c5c27c00, L_0x55d0c5c27dc0, C4<1>, C4<1>;
L_0x55d0c5c278b0 .functor AND 1, L_0x55d0c5c27c00, L_0x55d0c5c27f80, C4<1>, C4<1>;
L_0x55d0c5c27970 .functor AND 1, L_0x55d0c5c27dc0, L_0x55d0c5c27f80, C4<1>, C4<1>;
L_0x55d0c5c279e0 .functor OR 1, L_0x55d0c5c27840, L_0x55d0c5c278b0, C4<0>, C4<0>;
L_0x55d0c5c27af0 .functor OR 1, L_0x55d0c5c27970, L_0x55d0c5c279e0, C4<0>, C4<0>;
v0x55d0c5163dd0_0 .net "a", 0 0, L_0x55d0c5c27c00;  1 drivers
v0x55d0c516c120_0 .net "b", 0 0, L_0x55d0c5c27dc0;  1 drivers
v0x55d0c516c1e0_0 .net "ca", 0 0, L_0x55d0c5c27af0;  1 drivers
v0x55d0c516ba20_0 .net "cin", 0 0, L_0x55d0c5c27f80;  1 drivers
v0x55d0c516bae0_0 .net "sum", 0 0, L_0x55d0c5c277d0;  1 drivers
v0x55d0c5163b80_0 .net "w1", 0 0, L_0x55d0c5c27760;  1 drivers
v0x55d0c5163c40_0 .net "w2", 0 0, L_0x55d0c5c27840;  1 drivers
v0x55d0c5165e70_0 .net "w3", 0 0, L_0x55d0c5c278b0;  1 drivers
v0x55d0c5165f30_0 .net "w4", 0 0, L_0x55d0c5c27970;  1 drivers
v0x55d0c516b430_0 .net "w5", 0 0, L_0x55d0c5c279e0;  1 drivers
S_0x55d0c58255d0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c58af9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c50d8b60_0 .net "a", 15 0, L_0x55d0c5c34660;  1 drivers
v0x55d0c50e0eb0_0 .net "b", 15 0, L_0x55d0c5c34750;  1 drivers
v0x55d0c50e07b0_0 .net "ca", 15 0, L_0x55d0c5c344d0;  1 drivers
v0x55d0c50e0870_0 .net "cin", 15 0, L_0x55d0c5c34840;  1 drivers
v0x55d0c50d8910_0 .net "sum", 15 0, L_0x55d0c5c34390;  1 drivers
L_0x55d0c5c2e800 .part L_0x55d0c5c34660, 0, 8;
L_0x55d0c5c2e8a0 .part L_0x55d0c5c34750, 0, 8;
L_0x55d0c5c2e940 .part L_0x55d0c5c34840, 0, 8;
L_0x55d0c5c340c0 .part L_0x55d0c5c34660, 8, 8;
L_0x55d0c5c341b0 .part L_0x55d0c5c34750, 8, 8;
L_0x55d0c5c342a0 .part L_0x55d0c5c34840, 8, 8;
L_0x55d0c5c34390 .concat8 [ 8 8 0 0], L_0x55d0c5c2e530, L_0x55d0c5c33df0;
L_0x55d0c5c344d0 .concat8 [ 8 8 0 0], L_0x55d0c5c2e670, L_0x55d0c5c33f30;
S_0x55d0c5815770 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c58255d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c511d3a0_0 .net "a", 7 0, L_0x55d0c5c2e800;  1 drivers
v0x55d0c51256f0_0 .net "b", 7 0, L_0x55d0c5c2e8a0;  1 drivers
v0x55d0c5124ff0_0 .net "ca", 7 0, L_0x55d0c5c2e670;  1 drivers
v0x55d0c51250b0_0 .net "cin", 7 0, L_0x55d0c5c2e940;  1 drivers
v0x55d0c511d150_0 .net "sum", 7 0, L_0x55d0c5c2e530;  1 drivers
L_0x55d0c5c2b890 .part L_0x55d0c5c2e800, 0, 4;
L_0x55d0c5c2b930 .part L_0x55d0c5c2e8a0, 0, 4;
L_0x55d0c5c2b9d0 .part L_0x55d0c5c2e940, 0, 4;
L_0x55d0c5c2e220 .part L_0x55d0c5c2e800, 4, 4;
L_0x55d0c5c2e310 .part L_0x55d0c5c2e8a0, 4, 4;
L_0x55d0c5c2e400 .part L_0x55d0c5c2e940, 4, 4;
L_0x55d0c5c2e530 .concat8 [ 4 4 0 0], L_0x55d0c5c2b680, L_0x55d0c5c2e010;
L_0x55d0c5c2e670 .concat8 [ 4 4 0 0], L_0x55d0c5c2b720, L_0x55d0c5c2e0b0;
S_0x55d0c5814e70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5815770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50aeab0_0 .net "a", 3 0, L_0x55d0c5c2b890;  1 drivers
v0x55d0c50ae8c0_0 .net "b", 3 0, L_0x55d0c5c2b930;  1 drivers
v0x55d0c50f3400_0 .net "ca", 3 0, L_0x55d0c5c2b720;  1 drivers
v0x55d0c50f34c0_0 .net "cin", 3 0, L_0x55d0c5c2b9d0;  1 drivers
v0x55d0c5138620_0 .net "sum", 3 0, L_0x55d0c5c2b680;  1 drivers
L_0x55d0c5c29640 .part L_0x55d0c5c2b890, 0, 1;
L_0x55d0c5c29770 .part L_0x55d0c5c2b930, 0, 1;
L_0x55d0c5c298a0 .part L_0x55d0c5c2b9d0, 0, 1;
L_0x55d0c5c29eb0 .part L_0x55d0c5c2b890, 1, 1;
L_0x55d0c5c29fe0 .part L_0x55d0c5c2b930, 1, 1;
L_0x55d0c5c2a110 .part L_0x55d0c5c2b9d0, 1, 1;
L_0x55d0c5c2a850 .part L_0x55d0c5c2b890, 2, 1;
L_0x55d0c5c2a980 .part L_0x55d0c5c2b930, 2, 1;
L_0x55d0c5c2ab00 .part L_0x55d0c5c2b9d0, 2, 1;
L_0x55d0c5c2b0d0 .part L_0x55d0c5c2b890, 3, 1;
L_0x55d0c5c2b290 .part L_0x55d0c5c2b930, 3, 1;
L_0x55d0c5c2b450 .part L_0x55d0c5c2b9d0, 3, 1;
L_0x55d0c5c2b680 .concat8 [ 1 1 1 1], L_0x55d0c5c29120, L_0x55d0c5c29a40, L_0x55d0c5c2a2f0, L_0x55d0c5c2aca0;
L_0x55d0c5c2b720 .concat8 [ 1 1 1 1], L_0x55d0c5c29530, L_0x55d0c5c29da0, L_0x55d0c5c2a740, L_0x55d0c5c2afc0;
S_0x55d0c57fb5a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5814e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c28140 .functor XOR 1, L_0x55d0c5c29640, L_0x55d0c5c29770, C4<0>, C4<0>;
L_0x55d0c5c29120 .functor XOR 1, L_0x55d0c5c28140, L_0x55d0c5c298a0, C4<0>, C4<0>;
L_0x55d0c5c291e0 .functor AND 1, L_0x55d0c5c29640, L_0x55d0c5c29770, C4<1>, C4<1>;
L_0x55d0c5c292f0 .functor AND 1, L_0x55d0c5c29640, L_0x55d0c5c298a0, C4<1>, C4<1>;
L_0x55d0c5c293b0 .functor AND 1, L_0x55d0c5c29770, L_0x55d0c5c298a0, C4<1>, C4<1>;
L_0x55d0c5c29420 .functor OR 1, L_0x55d0c5c291e0, L_0x55d0c5c292f0, C4<0>, C4<0>;
L_0x55d0c5c29530 .functor OR 1, L_0x55d0c5c293b0, L_0x55d0c5c29420, C4<0>, C4<0>;
v0x55d0c515ab60_0 .net "a", 0 0, L_0x55d0c5c29640;  1 drivers
v0x55d0c515a460_0 .net "b", 0 0, L_0x55d0c5c29770;  1 drivers
v0x55d0c515a520_0 .net "ca", 0 0, L_0x55d0c5c29530;  1 drivers
v0x55d0c51525c0_0 .net "cin", 0 0, L_0x55d0c5c298a0;  1 drivers
v0x55d0c5152680_0 .net "sum", 0 0, L_0x55d0c5c29120;  1 drivers
v0x55d0c51548b0_0 .net "w1", 0 0, L_0x55d0c5c28140;  1 drivers
v0x55d0c5154970_0 .net "w2", 0 0, L_0x55d0c5c291e0;  1 drivers
v0x55d0c5159dc0_0 .net "w3", 0 0, L_0x55d0c5c292f0;  1 drivers
v0x55d0c5159e80_0 .net "w4", 0 0, L_0x55d0c5c293b0;  1 drivers
v0x55d0c5158150_0 .net "w5", 0 0, L_0x55d0c5c29420;  1 drivers
S_0x55d0c58033b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5814e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c299d0 .functor XOR 1, L_0x55d0c5c29eb0, L_0x55d0c5c29fe0, C4<0>, C4<0>;
L_0x55d0c5c29a40 .functor XOR 1, L_0x55d0c5c299d0, L_0x55d0c5c2a110, C4<0>, C4<0>;
L_0x55d0c5c29ab0 .functor AND 1, L_0x55d0c5c29eb0, L_0x55d0c5c29fe0, C4<1>, C4<1>;
L_0x55d0c5c29b20 .functor AND 1, L_0x55d0c5c29eb0, L_0x55d0c5c2a110, C4<1>, C4<1>;
L_0x55d0c5c29be0 .functor AND 1, L_0x55d0c5c29fe0, L_0x55d0c5c2a110, C4<1>, C4<1>;
L_0x55d0c5c29c50 .functor OR 1, L_0x55d0c5c29ab0, L_0x55d0c5c29b20, C4<0>, C4<0>;
L_0x55d0c5c29da0 .functor OR 1, L_0x55d0c5c29be0, L_0x55d0c5c29c50, C4<0>, C4<0>;
v0x55d0c51564c0_0 .net "a", 0 0, L_0x55d0c5c29eb0;  1 drivers
v0x55d0c514cc30_0 .net "b", 0 0, L_0x55d0c5c29fe0;  1 drivers
v0x55d0c514ccf0_0 .net "ca", 0 0, L_0x55d0c5c29da0;  1 drivers
v0x55d0c5150420_0 .net "cin", 0 0, L_0x55d0c5c2a110;  1 drivers
v0x55d0c51504e0_0 .net "sum", 0 0, L_0x55d0c5c29a40;  1 drivers
v0x55d0c514e840_0 .net "w1", 0 0, L_0x55d0c5c299d0;  1 drivers
v0x55d0c514e900_0 .net "w2", 0 0, L_0x55d0c5c29ab0;  1 drivers
v0x55d0c5142740_0 .net "w3", 0 0, L_0x55d0c5c29b20;  1 drivers
v0x55d0c5142800_0 .net "w4", 0 0, L_0x55d0c5c29be0;  1 drivers
v0x55d0c5142160_0 .net "w5", 0 0, L_0x55d0c5c29c50;  1 drivers
S_0x55d0c5802ab0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5814e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c2a280 .functor XOR 1, L_0x55d0c5c2a850, L_0x55d0c5c2a980, C4<0>, C4<0>;
L_0x55d0c5c2a2f0 .functor XOR 1, L_0x55d0c5c2a280, L_0x55d0c5c2ab00, C4<0>, C4<0>;
L_0x55d0c5c2a3b0 .functor AND 1, L_0x55d0c5c2a850, L_0x55d0c5c2a980, C4<1>, C4<1>;
L_0x55d0c5c2a4c0 .functor AND 1, L_0x55d0c5c2a850, L_0x55d0c5c2ab00, C4<1>, C4<1>;
L_0x55d0c5c2a580 .functor AND 1, L_0x55d0c5c2a980, L_0x55d0c5c2ab00, C4<1>, C4<1>;
L_0x55d0c5c2a5f0 .functor OR 1, L_0x55d0c5c2a3b0, L_0x55d0c5c2a4c0, C4<0>, C4<0>;
L_0x55d0c5c2a740 .functor OR 1, L_0x55d0c5c2a580, L_0x55d0c5c2a5f0, C4<0>, C4<0>;
v0x55d0c514a400_0 .net "a", 0 0, L_0x55d0c5c2a850;  1 drivers
v0x55d0c5149d00_0 .net "b", 0 0, L_0x55d0c5c2a980;  1 drivers
v0x55d0c5149dc0_0 .net "ca", 0 0, L_0x55d0c5c2a740;  1 drivers
v0x55d0c5141e60_0 .net "cin", 0 0, L_0x55d0c5c2ab00;  1 drivers
v0x55d0c5141f20_0 .net "sum", 0 0, L_0x55d0c5c2a2f0;  1 drivers
v0x55d0c5144150_0 .net "w1", 0 0, L_0x55d0c5c2a280;  1 drivers
v0x55d0c5144210_0 .net "w2", 0 0, L_0x55d0c5c2a3b0;  1 drivers
v0x55d0c5149660_0 .net "w3", 0 0, L_0x55d0c5c2a4c0;  1 drivers
v0x55d0c5149720_0 .net "w4", 0 0, L_0x55d0c5c2a580;  1 drivers
v0x55d0c51479f0_0 .net "w5", 0 0, L_0x55d0c5c2a5f0;  1 drivers
S_0x55d0c57f2c50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5814e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c2ac30 .functor XOR 1, L_0x55d0c5c2b0d0, L_0x55d0c5c2b290, C4<0>, C4<0>;
L_0x55d0c5c2aca0 .functor XOR 1, L_0x55d0c5c2ac30, L_0x55d0c5c2b450, C4<0>, C4<0>;
L_0x55d0c5c2ad10 .functor AND 1, L_0x55d0c5c2b0d0, L_0x55d0c5c2b290, C4<1>, C4<1>;
L_0x55d0c5c2ad80 .functor AND 1, L_0x55d0c5c2b0d0, L_0x55d0c5c2b450, C4<1>, C4<1>;
L_0x55d0c5c2ae40 .functor AND 1, L_0x55d0c5c2b290, L_0x55d0c5c2b450, C4<1>, C4<1>;
L_0x55d0c5c2aeb0 .functor OR 1, L_0x55d0c5c2ad10, L_0x55d0c5c2ad80, C4<0>, C4<0>;
L_0x55d0c5c2afc0 .functor OR 1, L_0x55d0c5c2ae40, L_0x55d0c5c2aeb0, C4<0>, C4<0>;
v0x55d0c5145d60_0 .net "a", 0 0, L_0x55d0c5c2b0d0;  1 drivers
v0x55d0c513c4d0_0 .net "b", 0 0, L_0x55d0c5c2b290;  1 drivers
v0x55d0c513c590_0 .net "ca", 0 0, L_0x55d0c5c2afc0;  1 drivers
v0x55d0c513fcc0_0 .net "cin", 0 0, L_0x55d0c5c2b450;  1 drivers
v0x55d0c513fd80_0 .net "sum", 0 0, L_0x55d0c5c2aca0;  1 drivers
v0x55d0c513e0e0_0 .net "w1", 0 0, L_0x55d0c5c2ac30;  1 drivers
v0x55d0c513e1a0_0 .net "w2", 0 0, L_0x55d0c5c2ad10;  1 drivers
v0x55d0c5024140_0 .net "w3", 0 0, L_0x55d0c5c2ad80;  1 drivers
v0x55d0c5024200_0 .net "w4", 0 0, L_0x55d0c5c2ae40;  1 drivers
v0x55d0c51395c0_0 .net "w5", 0 0, L_0x55d0c5c2aeb0;  1 drivers
S_0x55d0c57f2350 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5815770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5127f20_0 .net "a", 3 0, L_0x55d0c5c2e220;  1 drivers
v0x55d0c512b710_0 .net "b", 3 0, L_0x55d0c5c2e310;  1 drivers
v0x55d0c5129b30_0 .net "ca", 3 0, L_0x55d0c5c2e0b0;  1 drivers
v0x55d0c5129bf0_0 .net "cin", 3 0, L_0x55d0c5c2e400;  1 drivers
v0x55d0c511da30_0 .net "sum", 3 0, L_0x55d0c5c2e010;  1 drivers
L_0x55d0c5c2bfd0 .part L_0x55d0c5c2e220, 0, 1;
L_0x55d0c5c2c100 .part L_0x55d0c5c2e310, 0, 1;
L_0x55d0c5c2c230 .part L_0x55d0c5c2e400, 0, 1;
L_0x55d0c5c2c840 .part L_0x55d0c5c2e220, 1, 1;
L_0x55d0c5c2c970 .part L_0x55d0c5c2e310, 1, 1;
L_0x55d0c5c2caa0 .part L_0x55d0c5c2e400, 1, 1;
L_0x55d0c5c2d1e0 .part L_0x55d0c5c2e220, 2, 1;
L_0x55d0c5c2d310 .part L_0x55d0c5c2e310, 2, 1;
L_0x55d0c5c2d490 .part L_0x55d0c5c2e400, 2, 1;
L_0x55d0c5c2da60 .part L_0x55d0c5c2e220, 3, 1;
L_0x55d0c5c2dc20 .part L_0x55d0c5c2e310, 3, 1;
L_0x55d0c5c2dde0 .part L_0x55d0c5c2e400, 3, 1;
L_0x55d0c5c2e010 .concat8 [ 1 1 1 1], L_0x55d0c5c2ba70, L_0x55d0c5c2c3d0, L_0x55d0c5c2cc80, L_0x55d0c5c2d630;
L_0x55d0c5c2e0b0 .concat8 [ 1 1 1 1], L_0x55d0c5c2bec0, L_0x55d0c5c2c730, L_0x55d0c5c2d0d0, L_0x55d0c5c2d950;
S_0x55d0c57d9880 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c57f2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c2b610 .functor XOR 1, L_0x55d0c5c2bfd0, L_0x55d0c5c2c100, C4<0>, C4<0>;
L_0x55d0c5c2ba70 .functor XOR 1, L_0x55d0c5c2b610, L_0x55d0c5c2c230, C4<0>, C4<0>;
L_0x55d0c5c2bb30 .functor AND 1, L_0x55d0c5c2bfd0, L_0x55d0c5c2c100, C4<1>, C4<1>;
L_0x55d0c5c2bc40 .functor AND 1, L_0x55d0c5c2bfd0, L_0x55d0c5c2c230, C4<1>, C4<1>;
L_0x55d0c5c2bd00 .functor AND 1, L_0x55d0c5c2c100, L_0x55d0c5c2c230, C4<1>, C4<1>;
L_0x55d0c5c2bd70 .functor OR 1, L_0x55d0c5c2bb30, L_0x55d0c5c2bc40, C4<0>, C4<0>;
L_0x55d0c5c2bec0 .functor OR 1, L_0x55d0c5c2bd00, L_0x55d0c5c2bd70, C4<0>, C4<0>;
v0x55d0c5138310_0 .net "a", 0 0, L_0x55d0c5c2bfd0;  1 drivers
v0x55d0c50f3d50_0 .net "b", 0 0, L_0x55d0c5c2c100;  1 drivers
v0x55d0c50f3e10_0 .net "ca", 0 0, L_0x55d0c5c2bec0;  1 drivers
v0x55d0c50f3950_0 .net "cin", 0 0, L_0x55d0c5c2c230;  1 drivers
v0x55d0c50f3a10_0 .net "sum", 0 0, L_0x55d0c5c2ba70;  1 drivers
v0x55d0c50f36a0_0 .net "w1", 0 0, L_0x55d0c5c2b610;  1 drivers
v0x55d0c50f3760_0 .net "w2", 0 0, L_0x55d0c5c2bb30;  1 drivers
v0x55d0c5115b30_0 .net "w3", 0 0, L_0x55d0c5c2bc40;  1 drivers
v0x55d0c5115bf0_0 .net "w4", 0 0, L_0x55d0c5c2bd00;  1 drivers
v0x55d0c51157b0_0 .net "w5", 0 0, L_0x55d0c5c2bd70;  1 drivers
S_0x55d0c57e1690 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c57f2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c2c360 .functor XOR 1, L_0x55d0c5c2c840, L_0x55d0c5c2c970, C4<0>, C4<0>;
L_0x55d0c5c2c3d0 .functor XOR 1, L_0x55d0c5c2c360, L_0x55d0c5c2caa0, C4<0>, C4<0>;
L_0x55d0c5c2c440 .functor AND 1, L_0x55d0c5c2c840, L_0x55d0c5c2c970, C4<1>, C4<1>;
L_0x55d0c5c2c4b0 .functor AND 1, L_0x55d0c5c2c840, L_0x55d0c5c2caa0, C4<1>, C4<1>;
L_0x55d0c5c2c570 .functor AND 1, L_0x55d0c5c2c970, L_0x55d0c5c2caa0, C4<1>, C4<1>;
L_0x55d0c5c2c5e0 .functor OR 1, L_0x55d0c5c2c440, L_0x55d0c5c2c4b0, C4<0>, C4<0>;
L_0x55d0c5c2c730 .functor OR 1, L_0x55d0c5c2c570, L_0x55d0c5c2c5e0, C4<0>, C4<0>;
v0x55d0c5115450_0 .net "a", 0 0, L_0x55d0c5c2c840;  1 drivers
v0x55d0c5137890_0 .net "b", 0 0, L_0x55d0c5c2c970;  1 drivers
v0x55d0c5137950_0 .net "ca", 0 0, L_0x55d0c5c2c730;  1 drivers
v0x55d0c5137140_0 .net "cin", 0 0, L_0x55d0c5c2caa0;  1 drivers
v0x55d0c5137200_0 .net "sum", 0 0, L_0x55d0c5c2c3d0;  1 drivers
v0x55d0c51151b0_0 .net "w1", 0 0, L_0x55d0c5c2c360;  1 drivers
v0x55d0c5115270_0 .net "w2", 0 0, L_0x55d0c5c2c440;  1 drivers
v0x55d0c5126380_0 .net "w3", 0 0, L_0x55d0c5c2c4b0;  1 drivers
v0x55d0c5126440_0 .net "w4", 0 0, L_0x55d0c5c2c570;  1 drivers
v0x55d0c5125da0_0 .net "w5", 0 0, L_0x55d0c5c2c5e0;  1 drivers
S_0x55d0c57e0d90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c57f2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c2cc10 .functor XOR 1, L_0x55d0c5c2d1e0, L_0x55d0c5c2d310, C4<0>, C4<0>;
L_0x55d0c5c2cc80 .functor XOR 1, L_0x55d0c5c2cc10, L_0x55d0c5c2d490, C4<0>, C4<0>;
L_0x55d0c5c2cd40 .functor AND 1, L_0x55d0c5c2d1e0, L_0x55d0c5c2d310, C4<1>, C4<1>;
L_0x55d0c5c2ce50 .functor AND 1, L_0x55d0c5c2d1e0, L_0x55d0c5c2d490, C4<1>, C4<1>;
L_0x55d0c5c2cf10 .functor AND 1, L_0x55d0c5c2d310, L_0x55d0c5c2d490, C4<1>, C4<1>;
L_0x55d0c5c2cf80 .functor OR 1, L_0x55d0c5c2cd40, L_0x55d0c5c2ce50, C4<0>, C4<0>;
L_0x55d0c5c2d0d0 .functor OR 1, L_0x55d0c5c2cf10, L_0x55d0c5c2cf80, C4<0>, C4<0>;
v0x55d0c5136b20_0 .net "a", 0 0, L_0x55d0c5c2d1e0;  1 drivers
v0x55d0c5136420_0 .net "b", 0 0, L_0x55d0c5c2d310;  1 drivers
v0x55d0c51364e0_0 .net "ca", 0 0, L_0x55d0c5c2d0d0;  1 drivers
v0x55d0c5125aa0_0 .net "cin", 0 0, L_0x55d0c5c2d490;  1 drivers
v0x55d0c5125b60_0 .net "sum", 0 0, L_0x55d0c5c2cc80;  1 drivers
v0x55d0c512e190_0 .net "w1", 0 0, L_0x55d0c5c2cc10;  1 drivers
v0x55d0c512e250_0 .net "w2", 0 0, L_0x55d0c5c2cd40;  1 drivers
v0x55d0c512db00_0 .net "w3", 0 0, L_0x55d0c5c2ce50;  1 drivers
v0x55d0c512dbc0_0 .net "w4", 0 0, L_0x55d0c5c2cf10;  1 drivers
v0x55d0c5135f00_0 .net "w5", 0 0, L_0x55d0c5c2cf80;  1 drivers
S_0x55d0c57d0f30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c57f2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c2d5c0 .functor XOR 1, L_0x55d0c5c2da60, L_0x55d0c5c2dc20, C4<0>, C4<0>;
L_0x55d0c5c2d630 .functor XOR 1, L_0x55d0c5c2d5c0, L_0x55d0c5c2dde0, C4<0>, C4<0>;
L_0x55d0c5c2d6a0 .functor AND 1, L_0x55d0c5c2da60, L_0x55d0c5c2dc20, C4<1>, C4<1>;
L_0x55d0c5c2d710 .functor AND 1, L_0x55d0c5c2da60, L_0x55d0c5c2dde0, C4<1>, C4<1>;
L_0x55d0c5c2d7d0 .functor AND 1, L_0x55d0c5c2dc20, L_0x55d0c5c2dde0, C4<1>, C4<1>;
L_0x55d0c5c2d840 .functor OR 1, L_0x55d0c5c2d6a0, L_0x55d0c5c2d710, C4<0>, C4<0>;
L_0x55d0c5c2d950 .functor OR 1, L_0x55d0c5c2d7d0, L_0x55d0c5c2d840, C4<0>, C4<0>;
v0x55d0c5135750_0 .net "a", 0 0, L_0x55d0c5c2da60;  1 drivers
v0x55d0c512d8b0_0 .net "b", 0 0, L_0x55d0c5c2dc20;  1 drivers
v0x55d0c512d970_0 .net "ca", 0 0, L_0x55d0c5c2d950;  1 drivers
v0x55d0c512fba0_0 .net "cin", 0 0, L_0x55d0c5c2dde0;  1 drivers
v0x55d0c512fc60_0 .net "sum", 0 0, L_0x55d0c5c2d630;  1 drivers
v0x55d0c51350b0_0 .net "w1", 0 0, L_0x55d0c5c2d5c0;  1 drivers
v0x55d0c5135170_0 .net "w2", 0 0, L_0x55d0c5c2d6a0;  1 drivers
v0x55d0c5133390_0 .net "w3", 0 0, L_0x55d0c5c2d710;  1 drivers
v0x55d0c5133450_0 .net "w4", 0 0, L_0x55d0c5c2d7d0;  1 drivers
v0x55d0c5131860_0 .net "w5", 0 0, L_0x55d0c5c2d840;  1 drivers
S_0x55d0c57d0630 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c58255d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c50e36e0_0 .net "a", 7 0, L_0x55d0c5c340c0;  1 drivers
v0x55d0c50e6ed0_0 .net "b", 7 0, L_0x55d0c5c341b0;  1 drivers
v0x55d0c50e52f0_0 .net "ca", 7 0, L_0x55d0c5c33f30;  1 drivers
v0x55d0c50e53b0_0 .net "cin", 7 0, L_0x55d0c5c342a0;  1 drivers
v0x55d0c50d91f0_0 .net "sum", 7 0, L_0x55d0c5c33df0;  1 drivers
L_0x55d0c5c31150 .part L_0x55d0c5c340c0, 0, 4;
L_0x55d0c5c311f0 .part L_0x55d0c5c341b0, 0, 4;
L_0x55d0c5c31290 .part L_0x55d0c5c342a0, 0, 4;
L_0x55d0c5c33ae0 .part L_0x55d0c5c340c0, 4, 4;
L_0x55d0c5c33bd0 .part L_0x55d0c5c341b0, 4, 4;
L_0x55d0c5c33cc0 .part L_0x55d0c5c342a0, 4, 4;
L_0x55d0c5c33df0 .concat8 [ 4 4 0 0], L_0x55d0c5c30f40, L_0x55d0c5c338d0;
L_0x55d0c5c33f30 .concat8 [ 4 4 0 0], L_0x55d0c5c30fe0, L_0x55d0c5c33970;
S_0x55d0c57c7c90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c57d0630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50fbd10_0 .net "a", 3 0, L_0x55d0c5c31150;  1 drivers
v0x55d0c50fb680_0 .net "b", 3 0, L_0x55d0c5c311f0;  1 drivers
v0x55d0c51039d0_0 .net "ca", 3 0, L_0x55d0c5c30fe0;  1 drivers
v0x55d0c5103a90_0 .net "cin", 3 0, L_0x55d0c5c31290;  1 drivers
v0x55d0c51032d0_0 .net "sum", 3 0, L_0x55d0c5c30f40;  1 drivers
L_0x55d0c5c2ef00 .part L_0x55d0c5c31150, 0, 1;
L_0x55d0c5c2f030 .part L_0x55d0c5c311f0, 0, 1;
L_0x55d0c5c2f160 .part L_0x55d0c5c31290, 0, 1;
L_0x55d0c5c2f770 .part L_0x55d0c5c31150, 1, 1;
L_0x55d0c5c2f8a0 .part L_0x55d0c5c311f0, 1, 1;
L_0x55d0c5c2f9d0 .part L_0x55d0c5c31290, 1, 1;
L_0x55d0c5c30110 .part L_0x55d0c5c31150, 2, 1;
L_0x55d0c5c30240 .part L_0x55d0c5c311f0, 2, 1;
L_0x55d0c5c303c0 .part L_0x55d0c5c31290, 2, 1;
L_0x55d0c5c30990 .part L_0x55d0c5c31150, 3, 1;
L_0x55d0c5c30b50 .part L_0x55d0c5c311f0, 3, 1;
L_0x55d0c5c30d10 .part L_0x55d0c5c31290, 3, 1;
L_0x55d0c5c30f40 .concat8 [ 1 1 1 1], L_0x55d0c5c2e9e0, L_0x55d0c5c2f300, L_0x55d0c5c2fbb0, L_0x55d0c5c30560;
L_0x55d0c5c30fe0 .concat8 [ 1 1 1 1], L_0x55d0c5c2edf0, L_0x55d0c5c2f660, L_0x55d0c5c30000, L_0x55d0c5c30880;
S_0x55d0c57c7a10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c57c7c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c2dfa0 .functor XOR 1, L_0x55d0c5c2ef00, L_0x55d0c5c2f030, C4<0>, C4<0>;
L_0x55d0c5c2e9e0 .functor XOR 1, L_0x55d0c5c2dfa0, L_0x55d0c5c2f160, C4<0>, C4<0>;
L_0x55d0c5c2eaa0 .functor AND 1, L_0x55d0c5c2ef00, L_0x55d0c5c2f030, C4<1>, C4<1>;
L_0x55d0c5c2ebb0 .functor AND 1, L_0x55d0c5c2ef00, L_0x55d0c5c2f160, C4<1>, C4<1>;
L_0x55d0c5c2ec70 .functor AND 1, L_0x55d0c5c2f030, L_0x55d0c5c2f160, C4<1>, C4<1>;
L_0x55d0c5c2ece0 .functor OR 1, L_0x55d0c5c2eaa0, L_0x55d0c5c2ebb0, C4<0>, C4<0>;
L_0x55d0c5c2edf0 .functor OR 1, L_0x55d0c5c2ec70, L_0x55d0c5c2ece0, C4<0>, C4<0>;
v0x55d0c511f440_0 .net "a", 0 0, L_0x55d0c5c2ef00;  1 drivers
v0x55d0c5124950_0 .net "b", 0 0, L_0x55d0c5c2f030;  1 drivers
v0x55d0c5124a10_0 .net "ca", 0 0, L_0x55d0c5c2edf0;  1 drivers
v0x55d0c5122c30_0 .net "cin", 0 0, L_0x55d0c5c2f160;  1 drivers
v0x55d0c5122cf0_0 .net "sum", 0 0, L_0x55d0c5c2e9e0;  1 drivers
v0x55d0c5121050_0 .net "w1", 0 0, L_0x55d0c5c2dfa0;  1 drivers
v0x55d0c5121110_0 .net "w2", 0 0, L_0x55d0c5c2eaa0;  1 drivers
v0x55d0c51177c0_0 .net "w3", 0 0, L_0x55d0c5c2ebb0;  1 drivers
v0x55d0c5117880_0 .net "w4", 0 0, L_0x55d0c5c2ec70;  1 drivers
v0x55d0c511b060_0 .net "w5", 0 0, L_0x55d0c5c2ece0;  1 drivers
S_0x55d0c57b5ac0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c57c7c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c2f290 .functor XOR 1, L_0x55d0c5c2f770, L_0x55d0c5c2f8a0, C4<0>, C4<0>;
L_0x55d0c5c2f300 .functor XOR 1, L_0x55d0c5c2f290, L_0x55d0c5c2f9d0, C4<0>, C4<0>;
L_0x55d0c5c2f370 .functor AND 1, L_0x55d0c5c2f770, L_0x55d0c5c2f8a0, C4<1>, C4<1>;
L_0x55d0c5c2f3e0 .functor AND 1, L_0x55d0c5c2f770, L_0x55d0c5c2f9d0, C4<1>, C4<1>;
L_0x55d0c5c2f4a0 .functor AND 1, L_0x55d0c5c2f8a0, L_0x55d0c5c2f9d0, C4<1>, C4<1>;
L_0x55d0c5c2f510 .functor OR 1, L_0x55d0c5c2f370, L_0x55d0c5c2f3e0, C4<0>, C4<0>;
L_0x55d0c5c2f660 .functor OR 1, L_0x55d0c5c2f4a0, L_0x55d0c5c2f510, C4<0>, C4<0>;
v0x55d0c51193d0_0 .net "a", 0 0, L_0x55d0c5c2f770;  1 drivers
v0x55d0c5104660_0 .net "b", 0 0, L_0x55d0c5c2f8a0;  1 drivers
v0x55d0c5104720_0 .net "ca", 0 0, L_0x55d0c5c2f660;  1 drivers
v0x55d0c5103fd0_0 .net "cin", 0 0, L_0x55d0c5c2f9d0;  1 drivers
v0x55d0c5104090_0 .net "sum", 0 0, L_0x55d0c5c2f300;  1 drivers
v0x55d0c5114e00_0 .net "w1", 0 0, L_0x55d0c5c2f290;  1 drivers
v0x55d0c5114ec0_0 .net "w2", 0 0, L_0x55d0c5c2f370;  1 drivers
v0x55d0c5114700_0 .net "w3", 0 0, L_0x55d0c5c2f3e0;  1 drivers
v0x55d0c51147c0_0 .net "w4", 0 0, L_0x55d0c5c2f4a0;  1 drivers
v0x55d0c5103e30_0 .net "w5", 0 0, L_0x55d0c5c2f510;  1 drivers
S_0x55d0c57bd8d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c57c7c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c2fb40 .functor XOR 1, L_0x55d0c5c30110, L_0x55d0c5c30240, C4<0>, C4<0>;
L_0x55d0c5c2fbb0 .functor XOR 1, L_0x55d0c5c2fb40, L_0x55d0c5c303c0, C4<0>, C4<0>;
L_0x55d0c5c2fc70 .functor AND 1, L_0x55d0c5c30110, L_0x55d0c5c30240, C4<1>, C4<1>;
L_0x55d0c5c2fd80 .functor AND 1, L_0x55d0c5c30110, L_0x55d0c5c303c0, C4<1>, C4<1>;
L_0x55d0c5c2fe40 .functor AND 1, L_0x55d0c5c30240, L_0x55d0c5c303c0, C4<1>, C4<1>;
L_0x55d0c5c2feb0 .functor OR 1, L_0x55d0c5c2fc70, L_0x55d0c5c2fd80, C4<0>, C4<0>;
L_0x55d0c5c30000 .functor OR 1, L_0x55d0c5c2fe40, L_0x55d0c5c2feb0, C4<0>, C4<0>;
v0x55d0c510c470_0 .net "a", 0 0, L_0x55d0c5c30110;  1 drivers
v0x55d0c510bde0_0 .net "b", 0 0, L_0x55d0c5c30240;  1 drivers
v0x55d0c510bea0_0 .net "ca", 0 0, L_0x55d0c5c30000;  1 drivers
v0x55d0c5114130_0 .net "cin", 0 0, L_0x55d0c5c303c0;  1 drivers
v0x55d0c51141f0_0 .net "sum", 0 0, L_0x55d0c5c2fbb0;  1 drivers
v0x55d0c5113a30_0 .net "w1", 0 0, L_0x55d0c5c2fb40;  1 drivers
v0x55d0c5113af0_0 .net "w2", 0 0, L_0x55d0c5c2fc70;  1 drivers
v0x55d0c510bb90_0 .net "w3", 0 0, L_0x55d0c5c2fd80;  1 drivers
v0x55d0c510bc50_0 .net "w4", 0 0, L_0x55d0c5c2fe40;  1 drivers
v0x55d0c510df30_0 .net "w5", 0 0, L_0x55d0c5c2feb0;  1 drivers
S_0x55d0c57bcfd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c57c7c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c304f0 .functor XOR 1, L_0x55d0c5c30990, L_0x55d0c5c30b50, C4<0>, C4<0>;
L_0x55d0c5c30560 .functor XOR 1, L_0x55d0c5c304f0, L_0x55d0c5c30d10, C4<0>, C4<0>;
L_0x55d0c5c305d0 .functor AND 1, L_0x55d0c5c30990, L_0x55d0c5c30b50, C4<1>, C4<1>;
L_0x55d0c5c30640 .functor AND 1, L_0x55d0c5c30990, L_0x55d0c5c30d10, C4<1>, C4<1>;
L_0x55d0c5c30700 .functor AND 1, L_0x55d0c5c30b50, L_0x55d0c5c30d10, C4<1>, C4<1>;
L_0x55d0c5c30770 .functor OR 1, L_0x55d0c5c305d0, L_0x55d0c5c30640, C4<0>, C4<0>;
L_0x55d0c5c30880 .functor OR 1, L_0x55d0c5c30700, L_0x55d0c5c30770, C4<0>, C4<0>;
v0x55d0c5113390_0 .net "a", 0 0, L_0x55d0c5c30990;  1 drivers
v0x55d0c5111670_0 .net "b", 0 0, L_0x55d0c5c30b50;  1 drivers
v0x55d0c5111730_0 .net "ca", 0 0, L_0x55d0c5c30880;  1 drivers
v0x55d0c510fa90_0 .net "cin", 0 0, L_0x55d0c5c30d10;  1 drivers
v0x55d0c510fb50_0 .net "sum", 0 0, L_0x55d0c5c30560;  1 drivers
v0x55d0c5106200_0 .net "w1", 0 0, L_0x55d0c5c304f0;  1 drivers
v0x55d0c51062c0_0 .net "w2", 0 0, L_0x55d0c5c305d0;  1 drivers
v0x55d0c51099f0_0 .net "w3", 0 0, L_0x55d0c5c30640;  1 drivers
v0x55d0c5109ab0_0 .net "w4", 0 0, L_0x55d0c5c30700;  1 drivers
v0x55d0c5107ec0_0 .net "w5", 0 0, L_0x55d0c5c30770;  1 drivers
S_0x55d0c57ad170 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c57d0630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50eb360_0 .net "a", 3 0, L_0x55d0c5c33ae0;  1 drivers
v0x55d0c50f0870_0 .net "b", 3 0, L_0x55d0c5c33bd0;  1 drivers
v0x55d0c50eeb50_0 .net "ca", 3 0, L_0x55d0c5c33970;  1 drivers
v0x55d0c50eec10_0 .net "cin", 3 0, L_0x55d0c5c33cc0;  1 drivers
v0x55d0c50ecf70_0 .net "sum", 3 0, L_0x55d0c5c338d0;  1 drivers
L_0x55d0c5c31890 .part L_0x55d0c5c33ae0, 0, 1;
L_0x55d0c5c319c0 .part L_0x55d0c5c33bd0, 0, 1;
L_0x55d0c5c31af0 .part L_0x55d0c5c33cc0, 0, 1;
L_0x55d0c5c32100 .part L_0x55d0c5c33ae0, 1, 1;
L_0x55d0c5c32230 .part L_0x55d0c5c33bd0, 1, 1;
L_0x55d0c5c32360 .part L_0x55d0c5c33cc0, 1, 1;
L_0x55d0c5c32aa0 .part L_0x55d0c5c33ae0, 2, 1;
L_0x55d0c5c32bd0 .part L_0x55d0c5c33bd0, 2, 1;
L_0x55d0c5c32d50 .part L_0x55d0c5c33cc0, 2, 1;
L_0x55d0c5c33320 .part L_0x55d0c5c33ae0, 3, 1;
L_0x55d0c5c334e0 .part L_0x55d0c5c33bd0, 3, 1;
L_0x55d0c5c336a0 .part L_0x55d0c5c33cc0, 3, 1;
L_0x55d0c5c338d0 .concat8 [ 1 1 1 1], L_0x55d0c5c31330, L_0x55d0c5c31c90, L_0x55d0c5c32540, L_0x55d0c5c32ef0;
L_0x55d0c5c33970 .concat8 [ 1 1 1 1], L_0x55d0c5c31780, L_0x55d0c5c31ff0, L_0x55d0c5c32990, L_0x55d0c5c33210;
S_0x55d0c57ac870 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c57ad170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c30ed0 .functor XOR 1, L_0x55d0c5c31890, L_0x55d0c5c319c0, C4<0>, C4<0>;
L_0x55d0c5c31330 .functor XOR 1, L_0x55d0c5c30ed0, L_0x55d0c5c31af0, C4<0>, C4<0>;
L_0x55d0c5c313f0 .functor AND 1, L_0x55d0c5c31890, L_0x55d0c5c319c0, C4<1>, C4<1>;
L_0x55d0c5c31500 .functor AND 1, L_0x55d0c5c31890, L_0x55d0c5c31af0, C4<1>, C4<1>;
L_0x55d0c5c315c0 .functor AND 1, L_0x55d0c5c319c0, L_0x55d0c5c31af0, C4<1>, C4<1>;
L_0x55d0c5c31630 .functor OR 1, L_0x55d0c5c313f0, L_0x55d0c5c31500, C4<0>, C4<0>;
L_0x55d0c5c31780 .functor OR 1, L_0x55d0c5c315c0, L_0x55d0c5c31630, C4<0>, C4<0>;
v0x55d0c50fb430_0 .net "a", 0 0, L_0x55d0c5c31890;  1 drivers
v0x55d0c50fd720_0 .net "b", 0 0, L_0x55d0c5c319c0;  1 drivers
v0x55d0c50fd7e0_0 .net "ca", 0 0, L_0x55d0c5c31780;  1 drivers
v0x55d0c5102c30_0 .net "cin", 0 0, L_0x55d0c5c31af0;  1 drivers
v0x55d0c5102cf0_0 .net "sum", 0 0, L_0x55d0c5c31330;  1 drivers
v0x55d0c5100f10_0 .net "w1", 0 0, L_0x55d0c5c30ed0;  1 drivers
v0x55d0c5100fd0_0 .net "w2", 0 0, L_0x55d0c5c313f0;  1 drivers
v0x55d0c50ff330_0 .net "w3", 0 0, L_0x55d0c5c31500;  1 drivers
v0x55d0c50ff3f0_0 .net "w4", 0 0, L_0x55d0c5c315c0;  1 drivers
v0x55d0c50f5b50_0 .net "w5", 0 0, L_0x55d0c5c31630;  1 drivers
S_0x55d0c5793da0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c57ad170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c31c20 .functor XOR 1, L_0x55d0c5c32100, L_0x55d0c5c32230, C4<0>, C4<0>;
L_0x55d0c5c31c90 .functor XOR 1, L_0x55d0c5c31c20, L_0x55d0c5c32360, C4<0>, C4<0>;
L_0x55d0c5c31d00 .functor AND 1, L_0x55d0c5c32100, L_0x55d0c5c32230, C4<1>, C4<1>;
L_0x55d0c5c31d70 .functor AND 1, L_0x55d0c5c32100, L_0x55d0c5c32360, C4<1>, C4<1>;
L_0x55d0c5c31e30 .functor AND 1, L_0x55d0c5c32230, L_0x55d0c5c32360, C4<1>, C4<1>;
L_0x55d0c5c31ea0 .functor OR 1, L_0x55d0c5c31d00, L_0x55d0c5c31d70, C4<0>, C4<0>;
L_0x55d0c5c31ff0 .functor OR 1, L_0x55d0c5c31e30, L_0x55d0c5c31ea0, C4<0>, C4<0>;
v0x55d0c50f9290_0 .net "a", 0 0, L_0x55d0c5c32100;  1 drivers
v0x55d0c50f76b0_0 .net "b", 0 0, L_0x55d0c5c32230;  1 drivers
v0x55d0c50f7770_0 .net "ca", 0 0, L_0x55d0c5c31ff0;  1 drivers
v0x55d0c50d12f0_0 .net "cin", 0 0, L_0x55d0c5c32360;  1 drivers
v0x55d0c50d13b0_0 .net "sum", 0 0, L_0x55d0c5c31c90;  1 drivers
v0x55d0c50d0ec0_0 .net "w1", 0 0, L_0x55d0c5c31c20;  1 drivers
v0x55d0c50d0f80_0 .net "w2", 0 0, L_0x55d0c5c31d00;  1 drivers
v0x55d0c50d0c10_0 .net "w3", 0 0, L_0x55d0c5c31d70;  1 drivers
v0x55d0c50d0cd0_0 .net "w4", 0 0, L_0x55d0c5c31e30;  1 drivers
v0x55d0c50f3100_0 .net "w5", 0 0, L_0x55d0c5c31ea0;  1 drivers
S_0x55d0c579bbb0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c57ad170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c324d0 .functor XOR 1, L_0x55d0c5c32aa0, L_0x55d0c5c32bd0, C4<0>, C4<0>;
L_0x55d0c5c32540 .functor XOR 1, L_0x55d0c5c324d0, L_0x55d0c5c32d50, C4<0>, C4<0>;
L_0x55d0c5c32600 .functor AND 1, L_0x55d0c5c32aa0, L_0x55d0c5c32bd0, C4<1>, C4<1>;
L_0x55d0c5c32710 .functor AND 1, L_0x55d0c5c32aa0, L_0x55d0c5c32d50, C4<1>, C4<1>;
L_0x55d0c5c327d0 .functor AND 1, L_0x55d0c5c32bd0, L_0x55d0c5c32d50, C4<1>, C4<1>;
L_0x55d0c5c32840 .functor OR 1, L_0x55d0c5c32600, L_0x55d0c5c32710, C4<0>, C4<0>;
L_0x55d0c5c32990 .functor OR 1, L_0x55d0c5c327d0, L_0x55d0c5c32840, C4<0>, C4<0>;
v0x55d0c50f2900_0 .net "a", 0 0, L_0x55d0c5c32aa0;  1 drivers
v0x55d0c50d0970_0 .net "b", 0 0, L_0x55d0c5c32bd0;  1 drivers
v0x55d0c50d0a30_0 .net "ca", 0 0, L_0x55d0c5c32990;  1 drivers
v0x55d0c50e1b40_0 .net "cin", 0 0, L_0x55d0c5c32d50;  1 drivers
v0x55d0c50e1c00_0 .net "sum", 0 0, L_0x55d0c5c32540;  1 drivers
v0x55d0c50e14b0_0 .net "w1", 0 0, L_0x55d0c5c324d0;  1 drivers
v0x55d0c50e1570_0 .net "w2", 0 0, L_0x55d0c5c32600;  1 drivers
v0x55d0c50f22e0_0 .net "w3", 0 0, L_0x55d0c5c32710;  1 drivers
v0x55d0c50f23a0_0 .net "w4", 0 0, L_0x55d0c5c327d0;  1 drivers
v0x55d0c50f1c90_0 .net "w5", 0 0, L_0x55d0c5c32840;  1 drivers
S_0x55d0c579b2b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c57ad170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c32e80 .functor XOR 1, L_0x55d0c5c33320, L_0x55d0c5c334e0, C4<0>, C4<0>;
L_0x55d0c5c32ef0 .functor XOR 1, L_0x55d0c5c32e80, L_0x55d0c5c336a0, C4<0>, C4<0>;
L_0x55d0c5c32f60 .functor AND 1, L_0x55d0c5c33320, L_0x55d0c5c334e0, C4<1>, C4<1>;
L_0x55d0c5c32fd0 .functor AND 1, L_0x55d0c5c33320, L_0x55d0c5c336a0, C4<1>, C4<1>;
L_0x55d0c5c33090 .functor AND 1, L_0x55d0c5c334e0, L_0x55d0c5c336a0, C4<1>, C4<1>;
L_0x55d0c5c33100 .functor OR 1, L_0x55d0c5c32f60, L_0x55d0c5c32fd0, C4<0>, C4<0>;
L_0x55d0c5c33210 .functor OR 1, L_0x55d0c5c33090, L_0x55d0c5c33100, C4<0>, C4<0>;
v0x55d0c50e1260_0 .net "a", 0 0, L_0x55d0c5c33320;  1 drivers
v0x55d0c50e9950_0 .net "b", 0 0, L_0x55d0c5c334e0;  1 drivers
v0x55d0c50e9a10_0 .net "ca", 0 0, L_0x55d0c5c33210;  1 drivers
v0x55d0c50e92c0_0 .net "cin", 0 0, L_0x55d0c5c336a0;  1 drivers
v0x55d0c50e9380_0 .net "sum", 0 0, L_0x55d0c5c32ef0;  1 drivers
v0x55d0c50f1610_0 .net "w1", 0 0, L_0x55d0c5c32e80;  1 drivers
v0x55d0c50f16d0_0 .net "w2", 0 0, L_0x55d0c5c32f60;  1 drivers
v0x55d0c50f0f10_0 .net "w3", 0 0, L_0x55d0c5c32fd0;  1 drivers
v0x55d0c50f0fd0_0 .net "w4", 0 0, L_0x55d0c5c33090;  1 drivers
v0x55d0c50e9120_0 .net "w5", 0 0, L_0x55d0c5c33100;  1 drivers
S_0x55d0c578b450 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c58a7bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4fdc2d0_0 .net "a", 31 0, L_0x55d0c5c4bd20;  1 drivers
v0x55d0c4fdbbd0_0 .net "b", 31 0, L_0x55d0c5c4be10;  1 drivers
v0x55d0c4fd3d30_0 .net "ca", 31 0, L_0x55d0c5c4bb90;  1 drivers
v0x55d0c4fd3df0_0 .net "cin", 31 0, L_0x55d0c5c4bf00;  1 drivers
v0x55d0c4fd6020_0 .net "sum", 31 0, L_0x55d0c5c4ba50;  1 drivers
L_0x55d0c5c401e0 .part L_0x55d0c5c4bd20, 0, 16;
L_0x55d0c5c40280 .part L_0x55d0c5c4be10, 0, 16;
L_0x55d0c5c40320 .part L_0x55d0c5c4bf00, 0, 16;
L_0x55d0c5c4b780 .part L_0x55d0c5c4bd20, 16, 16;
L_0x55d0c5c4b870 .part L_0x55d0c5c4be10, 16, 16;
L_0x55d0c5c4b960 .part L_0x55d0c5c4bf00, 16, 16;
L_0x55d0c5c4ba50 .concat8 [ 16 16 0 0], L_0x55d0c5c3ff10, L_0x55d0c5c4b4b0;
L_0x55d0c5c4bb90 .concat8 [ 16 16 0 0], L_0x55d0c5c40050, L_0x55d0c5c4b5f0;
S_0x55d0c578ab50 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c578b450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5064210_0 .net "a", 15 0, L_0x55d0c5c401e0;  1 drivers
v0x55d0c5062630_0 .net "b", 15 0, L_0x55d0c5c40280;  1 drivers
v0x55d0c5058da0_0 .net "ca", 15 0, L_0x55d0c5c40050;  1 drivers
v0x55d0c5058e60_0 .net "cin", 15 0, L_0x55d0c5c40320;  1 drivers
v0x55d0c505c590_0 .net "sum", 15 0, L_0x55d0c5c3ff10;  1 drivers
L_0x55d0c5c3a4c0 .part L_0x55d0c5c401e0, 0, 8;
L_0x55d0c5c3a560 .part L_0x55d0c5c40280, 0, 8;
L_0x55d0c5c3a600 .part L_0x55d0c5c40320, 0, 8;
L_0x55d0c5c3fc40 .part L_0x55d0c5c401e0, 8, 8;
L_0x55d0c5c3fd30 .part L_0x55d0c5c40280, 8, 8;
L_0x55d0c5c3fe20 .part L_0x55d0c5c40320, 8, 8;
L_0x55d0c5c3ff10 .concat8 [ 8 8 0 0], L_0x55d0c5c3a1f0, L_0x55d0c5c3f970;
L_0x55d0c5c40050 .concat8 [ 8 8 0 0], L_0x55d0c5c3a330, L_0x55d0c5c3fab0;
S_0x55d0c5771280 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c578ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c50a8a50_0 .net "a", 7 0, L_0x55d0c5c3a4c0;  1 drivers
v0x55d0c50a6e70_0 .net "b", 7 0, L_0x55d0c5c3a560;  1 drivers
v0x55d0c509d5e0_0 .net "ca", 7 0, L_0x55d0c5c3a330;  1 drivers
v0x55d0c509d6a0_0 .net "cin", 7 0, L_0x55d0c5c3a600;  1 drivers
v0x55d0c50a0dd0_0 .net "sum", 7 0, L_0x55d0c5c3a1f0;  1 drivers
L_0x55d0c5c37550 .part L_0x55d0c5c3a4c0, 0, 4;
L_0x55d0c5c375f0 .part L_0x55d0c5c3a560, 0, 4;
L_0x55d0c5c37690 .part L_0x55d0c5c3a600, 0, 4;
L_0x55d0c5c39ee0 .part L_0x55d0c5c3a4c0, 4, 4;
L_0x55d0c5c39fd0 .part L_0x55d0c5c3a560, 4, 4;
L_0x55d0c5c3a0c0 .part L_0x55d0c5c3a600, 4, 4;
L_0x55d0c5c3a1f0 .concat8 [ 4 4 0 0], L_0x55d0c5c37340, L_0x55d0c5c39cd0;
L_0x55d0c5c3a330 .concat8 [ 4 4 0 0], L_0x55d0c5c373e0, L_0x55d0c5c39d70;
S_0x55d0c5779090 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5771280;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50b6bf0_0 .net "a", 3 0, L_0x55d0c5c37550;  1 drivers
v0x55d0c50b8ee0_0 .net "b", 3 0, L_0x55d0c5c375f0;  1 drivers
v0x55d0c50be3f0_0 .net "ca", 3 0, L_0x55d0c5c373e0;  1 drivers
v0x55d0c50be4b0_0 .net "cin", 3 0, L_0x55d0c5c37690;  1 drivers
v0x55d0c50bc6d0_0 .net "sum", 3 0, L_0x55d0c5c37340;  1 drivers
L_0x55d0c5c35300 .part L_0x55d0c5c37550, 0, 1;
L_0x55d0c5c35430 .part L_0x55d0c5c375f0, 0, 1;
L_0x55d0c5c35560 .part L_0x55d0c5c37690, 0, 1;
L_0x55d0c5c35b70 .part L_0x55d0c5c37550, 1, 1;
L_0x55d0c5c35ca0 .part L_0x55d0c5c375f0, 1, 1;
L_0x55d0c5c35dd0 .part L_0x55d0c5c37690, 1, 1;
L_0x55d0c5c36510 .part L_0x55d0c5c37550, 2, 1;
L_0x55d0c5c36640 .part L_0x55d0c5c375f0, 2, 1;
L_0x55d0c5c367c0 .part L_0x55d0c5c37690, 2, 1;
L_0x55d0c5c36d90 .part L_0x55d0c5c37550, 3, 1;
L_0x55d0c5c36f50 .part L_0x55d0c5c375f0, 3, 1;
L_0x55d0c5c37110 .part L_0x55d0c5c37690, 3, 1;
L_0x55d0c5c37340 .concat8 [ 1 1 1 1], L_0x55d0c5c34de0, L_0x55d0c5c35700, L_0x55d0c5c35fb0, L_0x55d0c5c36960;
L_0x55d0c5c373e0 .concat8 [ 1 1 1 1], L_0x55d0c5c351f0, L_0x55d0c5c35a60, L_0x55d0c5c36400, L_0x55d0c5c36c80;
S_0x55d0c5778790 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5779090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c33860 .functor XOR 1, L_0x55d0c5c35300, L_0x55d0c5c35430, C4<0>, C4<0>;
L_0x55d0c5c34de0 .functor XOR 1, L_0x55d0c5c33860, L_0x55d0c5c35560, C4<0>, C4<0>;
L_0x55d0c5c34ea0 .functor AND 1, L_0x55d0c5c35300, L_0x55d0c5c35430, C4<1>, C4<1>;
L_0x55d0c5c34fb0 .functor AND 1, L_0x55d0c5c35300, L_0x55d0c5c35560, C4<1>, C4<1>;
L_0x55d0c5c35070 .functor AND 1, L_0x55d0c5c35430, L_0x55d0c5c35560, C4<1>, C4<1>;
L_0x55d0c5c350e0 .functor OR 1, L_0x55d0c5c34ea0, L_0x55d0c5c34fb0, C4<0>, C4<0>;
L_0x55d0c5c351f0 .functor OR 1, L_0x55d0c5c35070, L_0x55d0c5c350e0, C4<0>, C4<0>;
v0x55d0c50d2f80_0 .net "a", 0 0, L_0x55d0c5c35300;  1 drivers
v0x55d0c50d6770_0 .net "b", 0 0, L_0x55d0c5c35430;  1 drivers
v0x55d0c50d6830_0 .net "ca", 0 0, L_0x55d0c5c351f0;  1 drivers
v0x55d0c50d4b90_0 .net "cin", 0 0, L_0x55d0c5c35560;  1 drivers
v0x55d0c50d4c50_0 .net "sum", 0 0, L_0x55d0c5c34de0;  1 drivers
v0x55d0c50bfe20_0 .net "w1", 0 0, L_0x55d0c5c33860;  1 drivers
v0x55d0c50bfee0_0 .net "w2", 0 0, L_0x55d0c5c34ea0;  1 drivers
v0x55d0c50bf790_0 .net "w3", 0 0, L_0x55d0c5c34fb0;  1 drivers
v0x55d0c50bf850_0 .net "w4", 0 0, L_0x55d0c5c35070;  1 drivers
v0x55d0c50d0670_0 .net "w5", 0 0, L_0x55d0c5c350e0;  1 drivers
S_0x55d0c5768930 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5779090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c35690 .functor XOR 1, L_0x55d0c5c35b70, L_0x55d0c5c35ca0, C4<0>, C4<0>;
L_0x55d0c5c35700 .functor XOR 1, L_0x55d0c5c35690, L_0x55d0c5c35dd0, C4<0>, C4<0>;
L_0x55d0c5c35770 .functor AND 1, L_0x55d0c5c35b70, L_0x55d0c5c35ca0, C4<1>, C4<1>;
L_0x55d0c5c357e0 .functor AND 1, L_0x55d0c5c35b70, L_0x55d0c5c35dd0, C4<1>, C4<1>;
L_0x55d0c5c358a0 .functor AND 1, L_0x55d0c5c35ca0, L_0x55d0c5c35dd0, C4<1>, C4<1>;
L_0x55d0c5c35910 .functor OR 1, L_0x55d0c5c35770, L_0x55d0c5c357e0, C4<0>, C4<0>;
L_0x55d0c5c35a60 .functor OR 1, L_0x55d0c5c358a0, L_0x55d0c5c35910, C4<0>, C4<0>;
v0x55d0c50cfec0_0 .net "a", 0 0, L_0x55d0c5c35b70;  1 drivers
v0x55d0c50bf540_0 .net "b", 0 0, L_0x55d0c5c35ca0;  1 drivers
v0x55d0c50bf600_0 .net "ca", 0 0, L_0x55d0c5c35a60;  1 drivers
v0x55d0c50c7c30_0 .net "cin", 0 0, L_0x55d0c5c35dd0;  1 drivers
v0x55d0c50c7cf0_0 .net "sum", 0 0, L_0x55d0c5c35700;  1 drivers
v0x55d0c50c75a0_0 .net "w1", 0 0, L_0x55d0c5c35690;  1 drivers
v0x55d0c50c7660_0 .net "w2", 0 0, L_0x55d0c5c35770;  1 drivers
v0x55d0c50cf8f0_0 .net "w3", 0 0, L_0x55d0c5c357e0;  1 drivers
v0x55d0c50cf9b0_0 .net "w4", 0 0, L_0x55d0c5c358a0;  1 drivers
v0x55d0c50cf2a0_0 .net "w5", 0 0, L_0x55d0c5c35910;  1 drivers
S_0x55d0c5768030 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5779090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c35f40 .functor XOR 1, L_0x55d0c5c36510, L_0x55d0c5c36640, C4<0>, C4<0>;
L_0x55d0c5c35fb0 .functor XOR 1, L_0x55d0c5c35f40, L_0x55d0c5c367c0, C4<0>, C4<0>;
L_0x55d0c5c36070 .functor AND 1, L_0x55d0c5c36510, L_0x55d0c5c36640, C4<1>, C4<1>;
L_0x55d0c5c36180 .functor AND 1, L_0x55d0c5c36510, L_0x55d0c5c367c0, C4<1>, C4<1>;
L_0x55d0c5c36240 .functor AND 1, L_0x55d0c5c36640, L_0x55d0c5c367c0, C4<1>, C4<1>;
L_0x55d0c5c362b0 .functor OR 1, L_0x55d0c5c36070, L_0x55d0c5c36180, C4<0>, C4<0>;
L_0x55d0c5c36400 .functor OR 1, L_0x55d0c5c36240, L_0x55d0c5c362b0, C4<0>, C4<0>;
v0x55d0c50c7350_0 .net "a", 0 0, L_0x55d0c5c36510;  1 drivers
v0x55d0c50c9640_0 .net "b", 0 0, L_0x55d0c5c36640;  1 drivers
v0x55d0c50c9700_0 .net "ca", 0 0, L_0x55d0c5c36400;  1 drivers
v0x55d0c50ceb50_0 .net "cin", 0 0, L_0x55d0c5c367c0;  1 drivers
v0x55d0c50cec10_0 .net "sum", 0 0, L_0x55d0c5c35fb0;  1 drivers
v0x55d0c50cce30_0 .net "w1", 0 0, L_0x55d0c5c35f40;  1 drivers
v0x55d0c50ccef0_0 .net "w2", 0 0, L_0x55d0c5c36070;  1 drivers
v0x55d0c50cb250_0 .net "w3", 0 0, L_0x55d0c5c36180;  1 drivers
v0x55d0c50cb310_0 .net "w4", 0 0, L_0x55d0c5c36240;  1 drivers
v0x55d0c50c1a70_0 .net "w5", 0 0, L_0x55d0c5c362b0;  1 drivers
S_0x55d0c574f560 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5779090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c368f0 .functor XOR 1, L_0x55d0c5c36d90, L_0x55d0c5c36f50, C4<0>, C4<0>;
L_0x55d0c5c36960 .functor XOR 1, L_0x55d0c5c368f0, L_0x55d0c5c37110, C4<0>, C4<0>;
L_0x55d0c5c369d0 .functor AND 1, L_0x55d0c5c36d90, L_0x55d0c5c36f50, C4<1>, C4<1>;
L_0x55d0c5c36a40 .functor AND 1, L_0x55d0c5c36d90, L_0x55d0c5c37110, C4<1>, C4<1>;
L_0x55d0c5c36b00 .functor AND 1, L_0x55d0c5c36f50, L_0x55d0c5c37110, C4<1>, C4<1>;
L_0x55d0c5c36b70 .functor OR 1, L_0x55d0c5c369d0, L_0x55d0c5c36a40, C4<0>, C4<0>;
L_0x55d0c5c36c80 .functor OR 1, L_0x55d0c5c36b00, L_0x55d0c5c36b70, C4<0>, C4<0>;
v0x55d0c50c51b0_0 .net "a", 0 0, L_0x55d0c5c36d90;  1 drivers
v0x55d0c50c35d0_0 .net "b", 0 0, L_0x55d0c5c36f50;  1 drivers
v0x55d0c50c3690_0 .net "ca", 0 0, L_0x55d0c5c36c80;  1 drivers
v0x55d0c50b74d0_0 .net "cin", 0 0, L_0x55d0c5c37110;  1 drivers
v0x55d0c50b7590_0 .net "sum", 0 0, L_0x55d0c5c36960;  1 drivers
v0x55d0c50b6e40_0 .net "w1", 0 0, L_0x55d0c5c368f0;  1 drivers
v0x55d0c50b6f00_0 .net "w2", 0 0, L_0x55d0c5c369d0;  1 drivers
v0x55d0c50bf190_0 .net "w3", 0 0, L_0x55d0c5c36a40;  1 drivers
v0x55d0c50bf250_0 .net "w4", 0 0, L_0x55d0c5c36b00;  1 drivers
v0x55d0c50beb40_0 .net "w5", 0 0, L_0x55d0c5c36b70;  1 drivers
S_0x55d0c5757370 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5771280;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50aae10_0 .net "a", 3 0, L_0x55d0c5c39ee0;  1 drivers
v0x55d0c50a2f70_0 .net "b", 3 0, L_0x55d0c5c39fd0;  1 drivers
v0x55d0c50a5260_0 .net "ca", 3 0, L_0x55d0c5c39d70;  1 drivers
v0x55d0c50a5320_0 .net "cin", 3 0, L_0x55d0c5c3a0c0;  1 drivers
v0x55d0c50aa770_0 .net "sum", 3 0, L_0x55d0c5c39cd0;  1 drivers
L_0x55d0c5c37c90 .part L_0x55d0c5c39ee0, 0, 1;
L_0x55d0c5c37dc0 .part L_0x55d0c5c39fd0, 0, 1;
L_0x55d0c5c37ef0 .part L_0x55d0c5c3a0c0, 0, 1;
L_0x55d0c5c38500 .part L_0x55d0c5c39ee0, 1, 1;
L_0x55d0c5c38630 .part L_0x55d0c5c39fd0, 1, 1;
L_0x55d0c5c38760 .part L_0x55d0c5c3a0c0, 1, 1;
L_0x55d0c5c38ea0 .part L_0x55d0c5c39ee0, 2, 1;
L_0x55d0c5c38fd0 .part L_0x55d0c5c39fd0, 2, 1;
L_0x55d0c5c39150 .part L_0x55d0c5c3a0c0, 2, 1;
L_0x55d0c5c39720 .part L_0x55d0c5c39ee0, 3, 1;
L_0x55d0c5c398e0 .part L_0x55d0c5c39fd0, 3, 1;
L_0x55d0c5c39aa0 .part L_0x55d0c5c3a0c0, 3, 1;
L_0x55d0c5c39cd0 .concat8 [ 1 1 1 1], L_0x55d0c5c37730, L_0x55d0c5c38090, L_0x55d0c5c38940, L_0x55d0c5c392f0;
L_0x55d0c5c39d70 .concat8 [ 1 1 1 1], L_0x55d0c5c37b80, L_0x55d0c5c383f0, L_0x55d0c5c38d90, L_0x55d0c5c39610;
S_0x55d0c5756a70 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5757370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c372d0 .functor XOR 1, L_0x55d0c5c37c90, L_0x55d0c5c37dc0, C4<0>, C4<0>;
L_0x55d0c5c37730 .functor XOR 1, L_0x55d0c5c372d0, L_0x55d0c5c37ef0, C4<0>, C4<0>;
L_0x55d0c5c377f0 .functor AND 1, L_0x55d0c5c37c90, L_0x55d0c5c37dc0, C4<1>, C4<1>;
L_0x55d0c5c37900 .functor AND 1, L_0x55d0c5c37c90, L_0x55d0c5c37ef0, C4<1>, C4<1>;
L_0x55d0c5c379c0 .functor AND 1, L_0x55d0c5c37dc0, L_0x55d0c5c37ef0, C4<1>, C4<1>;
L_0x55d0c5c37a30 .functor OR 1, L_0x55d0c5c377f0, L_0x55d0c5c37900, C4<0>, C4<0>;
L_0x55d0c5c37b80 .functor OR 1, L_0x55d0c5c379c0, L_0x55d0c5c37a30, C4<0>, C4<0>;
v0x55d0c50baaf0_0 .net "a", 0 0, L_0x55d0c5c37c90;  1 drivers
v0x55d0c50b1260_0 .net "b", 0 0, L_0x55d0c5c37dc0;  1 drivers
v0x55d0c50b1320_0 .net "ca", 0 0, L_0x55d0c5c37b80;  1 drivers
v0x55d0c50b4a50_0 .net "cin", 0 0, L_0x55d0c5c37ef0;  1 drivers
v0x55d0c50b4b10_0 .net "sum", 0 0, L_0x55d0c5c37730;  1 drivers
v0x55d0c50b2e70_0 .net "w1", 0 0, L_0x55d0c5c372d0;  1 drivers
v0x55d0c50b2f30_0 .net "w2", 0 0, L_0x55d0c5c377f0;  1 drivers
v0x55d0c5068ac0_0 .net "w3", 0 0, L_0x55d0c5c37900;  1 drivers
v0x55d0c5068b80_0 .net "w4", 0 0, L_0x55d0c5c379c0;  1 drivers
v0x55d0c50add90_0 .net "w5", 0 0, L_0x55d0c5c37a30;  1 drivers
S_0x55d0c5746c10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5757370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c38020 .functor XOR 1, L_0x55d0c5c38500, L_0x55d0c5c38630, C4<0>, C4<0>;
L_0x55d0c5c38090 .functor XOR 1, L_0x55d0c5c38020, L_0x55d0c5c38760, C4<0>, C4<0>;
L_0x55d0c5c38100 .functor AND 1, L_0x55d0c5c38500, L_0x55d0c5c38630, C4<1>, C4<1>;
L_0x55d0c5c38170 .functor AND 1, L_0x55d0c5c38500, L_0x55d0c5c38760, C4<1>, C4<1>;
L_0x55d0c5c38230 .functor AND 1, L_0x55d0c5c38630, L_0x55d0c5c38760, C4<1>, C4<1>;
L_0x55d0c5c382a0 .functor OR 1, L_0x55d0c5c38100, L_0x55d0c5c38170, C4<0>, C4<0>;
L_0x55d0c5c383f0 .functor OR 1, L_0x55d0c5c38230, L_0x55d0c5c382a0, C4<0>, C4<0>;
v0x55d0c50ad9d0_0 .net "a", 0 0, L_0x55d0c5c38500;  1 drivers
v0x55d0c5069410_0 .net "b", 0 0, L_0x55d0c5c38630;  1 drivers
v0x55d0c50694d0_0 .net "ca", 0 0, L_0x55d0c5c383f0;  1 drivers
v0x55d0c5069010_0 .net "cin", 0 0, L_0x55d0c5c38760;  1 drivers
v0x55d0c50690d0_0 .net "sum", 0 0, L_0x55d0c5c38090;  1 drivers
v0x55d0c5068d60_0 .net "w1", 0 0, L_0x55d0c5c38020;  1 drivers
v0x55d0c5068e20_0 .net "w2", 0 0, L_0x55d0c5c38100;  1 drivers
v0x55d0c508b1f0_0 .net "w3", 0 0, L_0x55d0c5c38170;  1 drivers
v0x55d0c508b2b0_0 .net "w4", 0 0, L_0x55d0c5c38230;  1 drivers
v0x55d0c508ae70_0 .net "w5", 0 0, L_0x55d0c5c382a0;  1 drivers
S_0x55d0c5746310 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5757370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c388d0 .functor XOR 1, L_0x55d0c5c38ea0, L_0x55d0c5c38fd0, C4<0>, C4<0>;
L_0x55d0c5c38940 .functor XOR 1, L_0x55d0c5c388d0, L_0x55d0c5c39150, C4<0>, C4<0>;
L_0x55d0c5c38a00 .functor AND 1, L_0x55d0c5c38ea0, L_0x55d0c5c38fd0, C4<1>, C4<1>;
L_0x55d0c5c38b10 .functor AND 1, L_0x55d0c5c38ea0, L_0x55d0c5c39150, C4<1>, C4<1>;
L_0x55d0c5c38bd0 .functor AND 1, L_0x55d0c5c38fd0, L_0x55d0c5c39150, C4<1>, C4<1>;
L_0x55d0c5c38c40 .functor OR 1, L_0x55d0c5c38a00, L_0x55d0c5c38b10, C4<0>, C4<0>;
L_0x55d0c5c38d90 .functor OR 1, L_0x55d0c5c38bd0, L_0x55d0c5c38c40, C4<0>, C4<0>;
v0x55d0c508ab10_0 .net "a", 0 0, L_0x55d0c5c38ea0;  1 drivers
v0x55d0c50acf50_0 .net "b", 0 0, L_0x55d0c5c38fd0;  1 drivers
v0x55d0c50ad010_0 .net "ca", 0 0, L_0x55d0c5c38d90;  1 drivers
v0x55d0c50ac800_0 .net "cin", 0 0, L_0x55d0c5c39150;  1 drivers
v0x55d0c50ac8c0_0 .net "sum", 0 0, L_0x55d0c5c38940;  1 drivers
v0x55d0c508a870_0 .net "w1", 0 0, L_0x55d0c5c388d0;  1 drivers
v0x55d0c508a930_0 .net "w2", 0 0, L_0x55d0c5c38a00;  1 drivers
v0x55d0c509ba40_0 .net "w3", 0 0, L_0x55d0c5c38b10;  1 drivers
v0x55d0c509bb00_0 .net "w4", 0 0, L_0x55d0c5c38bd0;  1 drivers
v0x55d0c509b460_0 .net "w5", 0 0, L_0x55d0c5c38c40;  1 drivers
S_0x55d0c573d510 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5757370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c39280 .functor XOR 1, L_0x55d0c5c39720, L_0x55d0c5c398e0, C4<0>, C4<0>;
L_0x55d0c5c392f0 .functor XOR 1, L_0x55d0c5c39280, L_0x55d0c5c39aa0, C4<0>, C4<0>;
L_0x55d0c5c39360 .functor AND 1, L_0x55d0c5c39720, L_0x55d0c5c398e0, C4<1>, C4<1>;
L_0x55d0c5c393d0 .functor AND 1, L_0x55d0c5c39720, L_0x55d0c5c39aa0, C4<1>, C4<1>;
L_0x55d0c5c39490 .functor AND 1, L_0x55d0c5c398e0, L_0x55d0c5c39aa0, C4<1>, C4<1>;
L_0x55d0c5c39500 .functor OR 1, L_0x55d0c5c39360, L_0x55d0c5c393d0, C4<0>, C4<0>;
L_0x55d0c5c39610 .functor OR 1, L_0x55d0c5c39490, L_0x55d0c5c39500, C4<0>, C4<0>;
v0x55d0c50ac1e0_0 .net "a", 0 0, L_0x55d0c5c39720;  1 drivers
v0x55d0c50abae0_0 .net "b", 0 0, L_0x55d0c5c398e0;  1 drivers
v0x55d0c50abba0_0 .net "ca", 0 0, L_0x55d0c5c39610;  1 drivers
v0x55d0c509b160_0 .net "cin", 0 0, L_0x55d0c5c39aa0;  1 drivers
v0x55d0c509b220_0 .net "sum", 0 0, L_0x55d0c5c392f0;  1 drivers
v0x55d0c50a3850_0 .net "w1", 0 0, L_0x55d0c5c39280;  1 drivers
v0x55d0c50a3910_0 .net "w2", 0 0, L_0x55d0c5c39360;  1 drivers
v0x55d0c50a31c0_0 .net "w3", 0 0, L_0x55d0c5c393d0;  1 drivers
v0x55d0c50a3280_0 .net "w4", 0 0, L_0x55d0c5c39490;  1 drivers
v0x55d0c50ab5c0_0 .net "w5", 0 0, L_0x55d0c5c39500;  1 drivers
S_0x55d0c573d290 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c578ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c50665d0_0 .net "a", 7 0, L_0x55d0c5c3fc40;  1 drivers
v0x55d0c505e730_0 .net "b", 7 0, L_0x55d0c5c3fd30;  1 drivers
v0x55d0c5060a20_0 .net "ca", 7 0, L_0x55d0c5c3fab0;  1 drivers
v0x55d0c5060ae0_0 .net "cin", 7 0, L_0x55d0c5c3fe20;  1 drivers
v0x55d0c5065f30_0 .net "sum", 7 0, L_0x55d0c5c3f970;  1 drivers
L_0x55d0c5c3ce10 .part L_0x55d0c5c3fc40, 0, 4;
L_0x55d0c5c3ceb0 .part L_0x55d0c5c3fd30, 0, 4;
L_0x55d0c5c3cf50 .part L_0x55d0c5c3fe20, 0, 4;
L_0x55d0c5c3f6a0 .part L_0x55d0c5c3fc40, 4, 4;
L_0x55d0c5c3f790 .part L_0x55d0c5c3fd30, 4, 4;
L_0x55d0c5c3f880 .part L_0x55d0c5c3fe20, 4, 4;
L_0x55d0c5c3f970 .concat8 [ 4 4 0 0], L_0x55d0c5c3cbb0, L_0x55d0c5c3f490;
L_0x55d0c5c3fab0 .concat8 [ 4 4 0 0], L_0x55d0c5c3cc50, L_0x55d0c5c3f530;
S_0x55d0c571b330 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c573d290;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5088a50_0 .net "a", 3 0, L_0x55d0c5c3ce10;  1 drivers
v0x55d0c5086d30_0 .net "b", 3 0, L_0x55d0c5c3ceb0;  1 drivers
v0x55d0c5085150_0 .net "ca", 3 0, L_0x55d0c5c3cc50;  1 drivers
v0x55d0c5085210_0 .net "cin", 3 0, L_0x55d0c5c3cf50;  1 drivers
v0x55d0c507b8c0_0 .net "sum", 3 0, L_0x55d0c5c3cbb0;  1 drivers
L_0x55d0c5c3abc0 .part L_0x55d0c5c3ce10, 0, 1;
L_0x55d0c5c3acf0 .part L_0x55d0c5c3ceb0, 0, 1;
L_0x55d0c5c3ae20 .part L_0x55d0c5c3cf50, 0, 1;
L_0x55d0c5c3b430 .part L_0x55d0c5c3ce10, 1, 1;
L_0x55d0c5c3b560 .part L_0x55d0c5c3ceb0, 1, 1;
L_0x55d0c5c3b690 .part L_0x55d0c5c3cf50, 1, 1;
L_0x55d0c5c3bdd0 .part L_0x55d0c5c3ce10, 2, 1;
L_0x55d0c5c3bf00 .part L_0x55d0c5c3ceb0, 2, 1;
L_0x55d0c5c3c030 .part L_0x55d0c5c3cf50, 2, 1;
L_0x55d0c5c3c600 .part L_0x55d0c5c3ce10, 3, 1;
L_0x55d0c5c3c7c0 .part L_0x55d0c5c3ceb0, 3, 1;
L_0x55d0c5c3c980 .part L_0x55d0c5c3cf50, 3, 1;
L_0x55d0c5c3cbb0 .concat8 [ 1 1 1 1], L_0x55d0c5c3a6a0, L_0x55d0c5c3afc0, L_0x55d0c5c3b870, L_0x55d0c5c3c1d0;
L_0x55d0c5c3cc50 .concat8 [ 1 1 1 1], L_0x55d0c5c3aab0, L_0x55d0c5c3b320, L_0x55d0c5c3bcc0, L_0x55d0c5c3c4f0;
S_0x55d0c5723140 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c571b330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c39c60 .functor XOR 1, L_0x55d0c5c3abc0, L_0x55d0c5c3acf0, C4<0>, C4<0>;
L_0x55d0c5c3a6a0 .functor XOR 1, L_0x55d0c5c39c60, L_0x55d0c5c3ae20, C4<0>, C4<0>;
L_0x55d0c5c3a760 .functor AND 1, L_0x55d0c5c3abc0, L_0x55d0c5c3acf0, C4<1>, C4<1>;
L_0x55d0c5c3a870 .functor AND 1, L_0x55d0c5c3abc0, L_0x55d0c5c3ae20, C4<1>, C4<1>;
L_0x55d0c5c3a930 .functor AND 1, L_0x55d0c5c3acf0, L_0x55d0c5c3ae20, C4<1>, C4<1>;
L_0x55d0c5c3a9a0 .functor OR 1, L_0x55d0c5c3a760, L_0x55d0c5c3a870, C4<0>, C4<0>;
L_0x55d0c5c3aab0 .functor OR 1, L_0x55d0c5c3a930, L_0x55d0c5c3a9a0, C4<0>, C4<0>;
v0x55d0c509f1f0_0 .net "a", 0 0, L_0x55d0c5c3abc0;  1 drivers
v0x55d0c50930f0_0 .net "b", 0 0, L_0x55d0c5c3acf0;  1 drivers
v0x55d0c50931b0_0 .net "ca", 0 0, L_0x55d0c5c3aab0;  1 drivers
v0x55d0c5092a60_0 .net "cin", 0 0, L_0x55d0c5c3ae20;  1 drivers
v0x55d0c5092b20_0 .net "sum", 0 0, L_0x55d0c5c3a6a0;  1 drivers
v0x55d0c509adb0_0 .net "w1", 0 0, L_0x55d0c5c39c60;  1 drivers
v0x55d0c509ae70_0 .net "w2", 0 0, L_0x55d0c5c3a760;  1 drivers
v0x55d0c509a6b0_0 .net "w3", 0 0, L_0x55d0c5c3a870;  1 drivers
v0x55d0c509a770_0 .net "w4", 0 0, L_0x55d0c5c3a930;  1 drivers
v0x55d0c50928c0_0 .net "w5", 0 0, L_0x55d0c5c3a9a0;  1 drivers
S_0x55d0c5722840 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c571b330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c3af50 .functor XOR 1, L_0x55d0c5c3b430, L_0x55d0c5c3b560, C4<0>, C4<0>;
L_0x55d0c5c3afc0 .functor XOR 1, L_0x55d0c5c3af50, L_0x55d0c5c3b690, C4<0>, C4<0>;
L_0x55d0c5c3b030 .functor AND 1, L_0x55d0c5c3b430, L_0x55d0c5c3b560, C4<1>, C4<1>;
L_0x55d0c5c3b0a0 .functor AND 1, L_0x55d0c5c3b430, L_0x55d0c5c3b690, C4<1>, C4<1>;
L_0x55d0c5c3b160 .functor AND 1, L_0x55d0c5c3b560, L_0x55d0c5c3b690, C4<1>, C4<1>;
L_0x55d0c5c3b1d0 .functor OR 1, L_0x55d0c5c3b030, L_0x55d0c5c3b0a0, C4<0>, C4<0>;
L_0x55d0c5c3b320 .functor OR 1, L_0x55d0c5c3b160, L_0x55d0c5c3b1d0, C4<0>, C4<0>;
v0x55d0c5094b00_0 .net "a", 0 0, L_0x55d0c5c3b430;  1 drivers
v0x55d0c509a010_0 .net "b", 0 0, L_0x55d0c5c3b560;  1 drivers
v0x55d0c509a0d0_0 .net "ca", 0 0, L_0x55d0c5c3b320;  1 drivers
v0x55d0c50982f0_0 .net "cin", 0 0, L_0x55d0c5c3b690;  1 drivers
v0x55d0c50983b0_0 .net "sum", 0 0, L_0x55d0c5c3afc0;  1 drivers
v0x55d0c5096710_0 .net "w1", 0 0, L_0x55d0c5c3af50;  1 drivers
v0x55d0c50967d0_0 .net "w2", 0 0, L_0x55d0c5c3b030;  1 drivers
v0x55d0c508ce80_0 .net "w3", 0 0, L_0x55d0c5c3b0a0;  1 drivers
v0x55d0c508cf40_0 .net "w4", 0 0, L_0x55d0c5c3b160;  1 drivers
v0x55d0c5090720_0 .net "w5", 0 0, L_0x55d0c5c3b1d0;  1 drivers
S_0x55d0c57129e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c571b330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c3b800 .functor XOR 1, L_0x55d0c5c3bdd0, L_0x55d0c5c3bf00, C4<0>, C4<0>;
L_0x55d0c5c3b870 .functor XOR 1, L_0x55d0c5c3b800, L_0x55d0c5c3c030, C4<0>, C4<0>;
L_0x55d0c5c3b930 .functor AND 1, L_0x55d0c5c3bdd0, L_0x55d0c5c3bf00, C4<1>, C4<1>;
L_0x55d0c5c3ba40 .functor AND 1, L_0x55d0c5c3bdd0, L_0x55d0c5c3c030, C4<1>, C4<1>;
L_0x55d0c5c3bb00 .functor AND 1, L_0x55d0c5c3bf00, L_0x55d0c5c3c030, C4<1>, C4<1>;
L_0x55d0c5c3bb70 .functor OR 1, L_0x55d0c5c3b930, L_0x55d0c5c3ba40, C4<0>, C4<0>;
L_0x55d0c5c3bcc0 .functor OR 1, L_0x55d0c5c3bb00, L_0x55d0c5c3bb70, C4<0>, C4<0>;
v0x55d0c508ea90_0 .net "a", 0 0, L_0x55d0c5c3bdd0;  1 drivers
v0x55d0c5079d20_0 .net "b", 0 0, L_0x55d0c5c3bf00;  1 drivers
v0x55d0c5079de0_0 .net "ca", 0 0, L_0x55d0c5c3bcc0;  1 drivers
v0x55d0c5079690_0 .net "cin", 0 0, L_0x55d0c5c3c030;  1 drivers
v0x55d0c5079750_0 .net "sum", 0 0, L_0x55d0c5c3b870;  1 drivers
v0x55d0c508a4c0_0 .net "w1", 0 0, L_0x55d0c5c3b800;  1 drivers
v0x55d0c508a580_0 .net "w2", 0 0, L_0x55d0c5c3b930;  1 drivers
v0x55d0c5089dc0_0 .net "w3", 0 0, L_0x55d0c5c3ba40;  1 drivers
v0x55d0c5089e80_0 .net "w4", 0 0, L_0x55d0c5c3bb00;  1 drivers
v0x55d0c50794f0_0 .net "w5", 0 0, L_0x55d0c5c3bb70;  1 drivers
S_0x55d0c57120e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c571b330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c3c160 .functor XOR 1, L_0x55d0c5c3c600, L_0x55d0c5c3c7c0, C4<0>, C4<0>;
L_0x55d0c5c3c1d0 .functor XOR 1, L_0x55d0c5c3c160, L_0x55d0c5c3c980, C4<0>, C4<0>;
L_0x55d0c5c3c240 .functor AND 1, L_0x55d0c5c3c600, L_0x55d0c5c3c7c0, C4<1>, C4<1>;
L_0x55d0c5c3c2b0 .functor AND 1, L_0x55d0c5c3c600, L_0x55d0c5c3c980, C4<1>, C4<1>;
L_0x55d0c5c3c370 .functor AND 1, L_0x55d0c5c3c7c0, L_0x55d0c5c3c980, C4<1>, C4<1>;
L_0x55d0c5c3c3e0 .functor OR 1, L_0x55d0c5c3c240, L_0x55d0c5c3c2b0, C4<0>, C4<0>;
L_0x55d0c5c3c4f0 .functor OR 1, L_0x55d0c5c3c370, L_0x55d0c5c3c3e0, C4<0>, C4<0>;
v0x55d0c5081b30_0 .net "a", 0 0, L_0x55d0c5c3c600;  1 drivers
v0x55d0c50814a0_0 .net "b", 0 0, L_0x55d0c5c3c7c0;  1 drivers
v0x55d0c5081560_0 .net "ca", 0 0, L_0x55d0c5c3c4f0;  1 drivers
v0x55d0c50897f0_0 .net "cin", 0 0, L_0x55d0c5c3c980;  1 drivers
v0x55d0c50898b0_0 .net "sum", 0 0, L_0x55d0c5c3c1d0;  1 drivers
v0x55d0c50890f0_0 .net "w1", 0 0, L_0x55d0c5c3c160;  1 drivers
v0x55d0c50891b0_0 .net "w2", 0 0, L_0x55d0c5c3c240;  1 drivers
v0x55d0c5081250_0 .net "w3", 0 0, L_0x55d0c5c3c2b0;  1 drivers
v0x55d0c5081310_0 .net "w4", 0 0, L_0x55d0c5c3c370;  1 drivers
v0x55d0c50835f0_0 .net "w5", 0 0, L_0x55d0c5c3c3e0;  1 drivers
S_0x55d0c56f9610 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c573d290;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5056920_0 .net "a", 3 0, L_0x55d0c5c3f6a0;  1 drivers
v0x55d0c505f010_0 .net "b", 3 0, L_0x55d0c5c3f790;  1 drivers
v0x55d0c505e980_0 .net "ca", 3 0, L_0x55d0c5c3f530;  1 drivers
v0x55d0c505ea40_0 .net "cin", 3 0, L_0x55d0c5c3f880;  1 drivers
v0x55d0c5066cd0_0 .net "sum", 3 0, L_0x55d0c5c3f490;  1 drivers
L_0x55d0c5c3d510 .part L_0x55d0c5c3f6a0, 0, 1;
L_0x55d0c5c3d640 .part L_0x55d0c5c3f790, 0, 1;
L_0x55d0c5c3d770 .part L_0x55d0c5c3f880, 0, 1;
L_0x55d0c5c3dd40 .part L_0x55d0c5c3f6a0, 1, 1;
L_0x55d0c5c3de70 .part L_0x55d0c5c3f790, 1, 1;
L_0x55d0c5c3dfa0 .part L_0x55d0c5c3f880, 1, 1;
L_0x55d0c5c3e660 .part L_0x55d0c5c3f6a0, 2, 1;
L_0x55d0c5c3e790 .part L_0x55d0c5c3f790, 2, 1;
L_0x55d0c5c3e910 .part L_0x55d0c5c3f880, 2, 1;
L_0x55d0c5c3eee0 .part L_0x55d0c5c3f6a0, 3, 1;
L_0x55d0c5c3f0a0 .part L_0x55d0c5c3f790, 3, 1;
L_0x55d0c5c3f260 .part L_0x55d0c5c3f880, 3, 1;
L_0x55d0c5c3f490 .concat8 [ 1 1 1 1], L_0x55d0c5c3cff0, L_0x55d0c5c3d910, L_0x55d0c5c3e140, L_0x55d0c5c3eab0;
L_0x55d0c5c3f530 .concat8 [ 1 1 1 1], L_0x55d0c5c3d400, L_0x55d0c5c3dc30, L_0x55d0c5c3e550, L_0x55d0c5c3edd0;
S_0x55d0c5701420 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c56f9610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c3cb40 .functor XOR 1, L_0x55d0c5c3d510, L_0x55d0c5c3d640, C4<0>, C4<0>;
L_0x55d0c5c3cff0 .functor XOR 1, L_0x55d0c5c3cb40, L_0x55d0c5c3d770, C4<0>, C4<0>;
L_0x55d0c5c3d0b0 .functor AND 1, L_0x55d0c5c3d510, L_0x55d0c5c3d640, C4<1>, C4<1>;
L_0x55d0c5c3d1c0 .functor AND 1, L_0x55d0c5c3d510, L_0x55d0c5c3d770, C4<1>, C4<1>;
L_0x55d0c5c3d280 .functor AND 1, L_0x55d0c5c3d640, L_0x55d0c5c3d770, C4<1>, C4<1>;
L_0x55d0c5c3d2f0 .functor OR 1, L_0x55d0c5c3d0b0, L_0x55d0c5c3d1c0, C4<0>, C4<0>;
L_0x55d0c5c3d400 .functor OR 1, L_0x55d0c5c3d280, L_0x55d0c5c3d2f0, C4<0>, C4<0>;
v0x55d0c507f0b0_0 .net "a", 0 0, L_0x55d0c5c3d510;  1 drivers
v0x55d0c507d4d0_0 .net "b", 0 0, L_0x55d0c5c3d640;  1 drivers
v0x55d0c507d590_0 .net "ca", 0 0, L_0x55d0c5c3d400;  1 drivers
v0x55d0c50713d0_0 .net "cin", 0 0, L_0x55d0c5c3d770;  1 drivers
v0x55d0c5071490_0 .net "sum", 0 0, L_0x55d0c5c3cff0;  1 drivers
v0x55d0c5070d40_0 .net "w1", 0 0, L_0x55d0c5c3cb40;  1 drivers
v0x55d0c5070e00_0 .net "w2", 0 0, L_0x55d0c5c3d0b0;  1 drivers
v0x55d0c5079090_0 .net "w3", 0 0, L_0x55d0c5c3d1c0;  1 drivers
v0x55d0c5079150_0 .net "w4", 0 0, L_0x55d0c5c3d280;  1 drivers
v0x55d0c5078a40_0 .net "w5", 0 0, L_0x55d0c5c3d2f0;  1 drivers
S_0x55d0c5700b20 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c56f9610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c3d8a0 .functor XOR 1, L_0x55d0c5c3dd40, L_0x55d0c5c3de70, C4<0>, C4<0>;
L_0x55d0c5c3d910 .functor XOR 1, L_0x55d0c5c3d8a0, L_0x55d0c5c3dfa0, C4<0>, C4<0>;
L_0x55d0c5c3d980 .functor AND 1, L_0x55d0c5c3dd40, L_0x55d0c5c3de70, C4<1>, C4<1>;
L_0x55d0c5c3d9f0 .functor AND 1, L_0x55d0c5c3dd40, L_0x55d0c5c3dfa0, C4<1>, C4<1>;
L_0x55d0c5c3dab0 .functor AND 1, L_0x55d0c5c3de70, L_0x55d0c5c3dfa0, C4<1>, C4<1>;
L_0x55d0c5c3db20 .functor OR 1, L_0x55d0c5c3d980, L_0x55d0c5c3d9f0, C4<0>, C4<0>;
L_0x55d0c5c3dc30 .functor OR 1, L_0x55d0c5c3dab0, L_0x55d0c5c3db20, C4<0>, C4<0>;
v0x55d0c5070af0_0 .net "a", 0 0, L_0x55d0c5c3dd40;  1 drivers
v0x55d0c5072de0_0 .net "b", 0 0, L_0x55d0c5c3de70;  1 drivers
v0x55d0c5072ea0_0 .net "ca", 0 0, L_0x55d0c5c3dc30;  1 drivers
v0x55d0c50782f0_0 .net "cin", 0 0, L_0x55d0c5c3dfa0;  1 drivers
v0x55d0c50783b0_0 .net "sum", 0 0, L_0x55d0c5c3d910;  1 drivers
v0x55d0c50765d0_0 .net "w1", 0 0, L_0x55d0c5c3d8a0;  1 drivers
v0x55d0c5076690_0 .net "w2", 0 0, L_0x55d0c5c3d980;  1 drivers
v0x55d0c50749f0_0 .net "w3", 0 0, L_0x55d0c5c3d9f0;  1 drivers
v0x55d0c5074ab0_0 .net "w4", 0 0, L_0x55d0c5c3dab0;  1 drivers
v0x55d0c506b210_0 .net "w5", 0 0, L_0x55d0c5c3db20;  1 drivers
S_0x55d0c56f0cc0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c56f9610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c3e0d0 .functor XOR 1, L_0x55d0c5c3e660, L_0x55d0c5c3e790, C4<0>, C4<0>;
L_0x55d0c5c3e140 .functor XOR 1, L_0x55d0c5c3e0d0, L_0x55d0c5c3e910, C4<0>, C4<0>;
L_0x55d0c5c3e200 .functor AND 1, L_0x55d0c5c3e660, L_0x55d0c5c3e790, C4<1>, C4<1>;
L_0x55d0c5c3e310 .functor AND 1, L_0x55d0c5c3e660, L_0x55d0c5c3e910, C4<1>, C4<1>;
L_0x55d0c5c3e3d0 .functor AND 1, L_0x55d0c5c3e790, L_0x55d0c5c3e910, C4<1>, C4<1>;
L_0x55d0c5c3e440 .functor OR 1, L_0x55d0c5c3e200, L_0x55d0c5c3e310, C4<0>, C4<0>;
L_0x55d0c5c3e550 .functor OR 1, L_0x55d0c5c3e3d0, L_0x55d0c5c3e440, C4<0>, C4<0>;
v0x55d0c506e950_0 .net "a", 0 0, L_0x55d0c5c3e660;  1 drivers
v0x55d0c506cd70_0 .net "b", 0 0, L_0x55d0c5c3e790;  1 drivers
v0x55d0c506ce30_0 .net "ca", 0 0, L_0x55d0c5c3e550;  1 drivers
v0x55d0c50469b0_0 .net "cin", 0 0, L_0x55d0c5c3e910;  1 drivers
v0x55d0c5046a70_0 .net "sum", 0 0, L_0x55d0c5c3e140;  1 drivers
v0x55d0c5046580_0 .net "w1", 0 0, L_0x55d0c5c3e0d0;  1 drivers
v0x55d0c5046640_0 .net "w2", 0 0, L_0x55d0c5c3e200;  1 drivers
v0x55d0c50462d0_0 .net "w3", 0 0, L_0x55d0c5c3e310;  1 drivers
v0x55d0c5046390_0 .net "w4", 0 0, L_0x55d0c5c3e3d0;  1 drivers
v0x55d0c50687c0_0 .net "w5", 0 0, L_0x55d0c5c3e440;  1 drivers
S_0x55d0c56f03c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c56f9610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c3ea40 .functor XOR 1, L_0x55d0c5c3eee0, L_0x55d0c5c3f0a0, C4<0>, C4<0>;
L_0x55d0c5c3eab0 .functor XOR 1, L_0x55d0c5c3ea40, L_0x55d0c5c3f260, C4<0>, C4<0>;
L_0x55d0c5c3eb20 .functor AND 1, L_0x55d0c5c3eee0, L_0x55d0c5c3f0a0, C4<1>, C4<1>;
L_0x55d0c5c3eb90 .functor AND 1, L_0x55d0c5c3eee0, L_0x55d0c5c3f260, C4<1>, C4<1>;
L_0x55d0c5c3ec50 .functor AND 1, L_0x55d0c5c3f0a0, L_0x55d0c5c3f260, C4<1>, C4<1>;
L_0x55d0c5c3ecc0 .functor OR 1, L_0x55d0c5c3eb20, L_0x55d0c5c3eb90, C4<0>, C4<0>;
L_0x55d0c5c3edd0 .functor OR 1, L_0x55d0c5c3ec50, L_0x55d0c5c3ecc0, C4<0>, C4<0>;
v0x55d0c5067fc0_0 .net "a", 0 0, L_0x55d0c5c3eee0;  1 drivers
v0x55d0c5046030_0 .net "b", 0 0, L_0x55d0c5c3f0a0;  1 drivers
v0x55d0c50460f0_0 .net "ca", 0 0, L_0x55d0c5c3edd0;  1 drivers
v0x55d0c5057200_0 .net "cin", 0 0, L_0x55d0c5c3f260;  1 drivers
v0x55d0c50572c0_0 .net "sum", 0 0, L_0x55d0c5c3eab0;  1 drivers
v0x55d0c5056b70_0 .net "w1", 0 0, L_0x55d0c5c3ea40;  1 drivers
v0x55d0c5056c30_0 .net "w2", 0 0, L_0x55d0c5c3eb20;  1 drivers
v0x55d0c50679a0_0 .net "w3", 0 0, L_0x55d0c5c3eb90;  1 drivers
v0x55d0c5067a60_0 .net "w4", 0 0, L_0x55d0c5c3ec50;  1 drivers
v0x55d0c5067350_0 .net "w5", 0 0, L_0x55d0c5c3ecc0;  1 drivers
S_0x55d0c56d6af0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c578b450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4fdc8a0_0 .net "a", 15 0, L_0x55d0c5c4b780;  1 drivers
v0x55d0c4fcbf20_0 .net "b", 15 0, L_0x55d0c5c4b870;  1 drivers
v0x55d0c4fd4610_0 .net "ca", 15 0, L_0x55d0c5c4b5f0;  1 drivers
v0x55d0c4fd46d0_0 .net "cin", 15 0, L_0x55d0c5c4b960;  1 drivers
v0x55d0c4fd3f80_0 .net "sum", 15 0, L_0x55d0c5c4b4b0;  1 drivers
L_0x55d0c5c45920 .part L_0x55d0c5c4b780, 0, 8;
L_0x55d0c5c459c0 .part L_0x55d0c5c4b870, 0, 8;
L_0x55d0c5c45a60 .part L_0x55d0c5c4b960, 0, 8;
L_0x55d0c5c4b1e0 .part L_0x55d0c5c4b780, 8, 8;
L_0x55d0c5c4b2d0 .part L_0x55d0c5c4b870, 8, 8;
L_0x55d0c5c4b3c0 .part L_0x55d0c5c4b960, 8, 8;
L_0x55d0c5c4b4b0 .concat8 [ 8 8 0 0], L_0x55d0c5c45650, L_0x55d0c5c4af10;
L_0x55d0c5c4b5f0 .concat8 [ 8 8 0 0], L_0x55d0c5c45790, L_0x55d0c5c4b050;
S_0x55d0c56de900 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c56d6af0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c50217e0_0 .net "a", 7 0, L_0x55d0c5c45920;  1 drivers
v0x55d0c50210e0_0 .net "b", 7 0, L_0x55d0c5c459c0;  1 drivers
v0x55d0c5010760_0 .net "ca", 7 0, L_0x55d0c5c45790;  1 drivers
v0x55d0c5010820_0 .net "cin", 7 0, L_0x55d0c5c45a60;  1 drivers
v0x55d0c5018e50_0 .net "sum", 7 0, L_0x55d0c5c45650;  1 drivers
L_0x55d0c5c42a70 .part L_0x55d0c5c45920, 0, 4;
L_0x55d0c5c42b10 .part L_0x55d0c5c459c0, 0, 4;
L_0x55d0c5c42bb0 .part L_0x55d0c5c45a60, 0, 4;
L_0x55d0c5c45340 .part L_0x55d0c5c45920, 4, 4;
L_0x55d0c5c45430 .part L_0x55d0c5c459c0, 4, 4;
L_0x55d0c5c45520 .part L_0x55d0c5c45a60, 4, 4;
L_0x55d0c5c45650 .concat8 [ 4 4 0 0], L_0x55d0c5c42860, L_0x55d0c5c45130;
L_0x55d0c5c45790 .concat8 [ 4 4 0 0], L_0x55d0c5c42900, L_0x55d0c5c451d0;
S_0x55d0c56de000 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c56de900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5044210_0 .net "a", 3 0, L_0x55d0c5c42a70;  1 drivers
v0x55d0c50424f0_0 .net "b", 3 0, L_0x55d0c5c42b10;  1 drivers
v0x55d0c5040910_0 .net "ca", 3 0, L_0x55d0c5c42900;  1 drivers
v0x55d0c50409d0_0 .net "cin", 3 0, L_0x55d0c5c42bb0;  1 drivers
v0x55d0c5037080_0 .net "sum", 3 0, L_0x55d0c5c42860;  1 drivers
L_0x55d0c5c408e0 .part L_0x55d0c5c42a70, 0, 1;
L_0x55d0c5c40a10 .part L_0x55d0c5c42b10, 0, 1;
L_0x55d0c5c40b40 .part L_0x55d0c5c42bb0, 0, 1;
L_0x55d0c5c41110 .part L_0x55d0c5c42a70, 1, 1;
L_0x55d0c5c41240 .part L_0x55d0c5c42b10, 1, 1;
L_0x55d0c5c41370 .part L_0x55d0c5c42bb0, 1, 1;
L_0x55d0c5c41a30 .part L_0x55d0c5c42a70, 2, 1;
L_0x55d0c5c41b60 .part L_0x55d0c5c42b10, 2, 1;
L_0x55d0c5c41ce0 .part L_0x55d0c5c42bb0, 2, 1;
L_0x55d0c5c422b0 .part L_0x55d0c5c42a70, 3, 1;
L_0x55d0c5c42470 .part L_0x55d0c5c42b10, 3, 1;
L_0x55d0c5c42630 .part L_0x55d0c5c42bb0, 3, 1;
L_0x55d0c5c42860 .concat8 [ 1 1 1 1], L_0x55d0c5c403c0, L_0x55d0c5c40ce0, L_0x55d0c5c41510, L_0x55d0c5c41e80;
L_0x55d0c5c42900 .concat8 [ 1 1 1 1], L_0x55d0c5c407d0, L_0x55d0c5c41000, L_0x55d0c5c41920, L_0x55d0c5c421a0;
S_0x55d0c56ce1a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c56de000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c3f420 .functor XOR 1, L_0x55d0c5c408e0, L_0x55d0c5c40a10, C4<0>, C4<0>;
L_0x55d0c5c403c0 .functor XOR 1, L_0x55d0c5c3f420, L_0x55d0c5c40b40, C4<0>, C4<0>;
L_0x55d0c5c40480 .functor AND 1, L_0x55d0c5c408e0, L_0x55d0c5c40a10, C4<1>, C4<1>;
L_0x55d0c5c40590 .functor AND 1, L_0x55d0c5c408e0, L_0x55d0c5c40b40, C4<1>, C4<1>;
L_0x55d0c5c40650 .functor AND 1, L_0x55d0c5c40a10, L_0x55d0c5c40b40, C4<1>, C4<1>;
L_0x55d0c5c406c0 .functor OR 1, L_0x55d0c5c40480, L_0x55d0c5c40590, C4<0>, C4<0>;
L_0x55d0c5c407d0 .functor OR 1, L_0x55d0c5c40650, L_0x55d0c5c406c0, C4<0>, C4<0>;
v0x55d0c505a9b0_0 .net "a", 0 0, L_0x55d0c5c408e0;  1 drivers
v0x55d0c504e8b0_0 .net "b", 0 0, L_0x55d0c5c40a10;  1 drivers
v0x55d0c504e970_0 .net "ca", 0 0, L_0x55d0c5c407d0;  1 drivers
v0x55d0c504e220_0 .net "cin", 0 0, L_0x55d0c5c40b40;  1 drivers
v0x55d0c504e2e0_0 .net "sum", 0 0, L_0x55d0c5c403c0;  1 drivers
v0x55d0c5056570_0 .net "w1", 0 0, L_0x55d0c5c3f420;  1 drivers
v0x55d0c5056630_0 .net "w2", 0 0, L_0x55d0c5c40480;  1 drivers
v0x55d0c5055e70_0 .net "w3", 0 0, L_0x55d0c5c40590;  1 drivers
v0x55d0c5055f30_0 .net "w4", 0 0, L_0x55d0c5c40650;  1 drivers
v0x55d0c504e080_0 .net "w5", 0 0, L_0x55d0c5c406c0;  1 drivers
S_0x55d0c56cd8a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c56de000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c40c70 .functor XOR 1, L_0x55d0c5c41110, L_0x55d0c5c41240, C4<0>, C4<0>;
L_0x55d0c5c40ce0 .functor XOR 1, L_0x55d0c5c40c70, L_0x55d0c5c41370, C4<0>, C4<0>;
L_0x55d0c5c40d50 .functor AND 1, L_0x55d0c5c41110, L_0x55d0c5c41240, C4<1>, C4<1>;
L_0x55d0c5c40dc0 .functor AND 1, L_0x55d0c5c41110, L_0x55d0c5c41370, C4<1>, C4<1>;
L_0x55d0c5c40e80 .functor AND 1, L_0x55d0c5c41240, L_0x55d0c5c41370, C4<1>, C4<1>;
L_0x55d0c5c40ef0 .functor OR 1, L_0x55d0c5c40d50, L_0x55d0c5c40dc0, C4<0>, C4<0>;
L_0x55d0c5c41000 .functor OR 1, L_0x55d0c5c40e80, L_0x55d0c5c40ef0, C4<0>, C4<0>;
v0x55d0c50502c0_0 .net "a", 0 0, L_0x55d0c5c41110;  1 drivers
v0x55d0c50557d0_0 .net "b", 0 0, L_0x55d0c5c41240;  1 drivers
v0x55d0c5055890_0 .net "ca", 0 0, L_0x55d0c5c41000;  1 drivers
v0x55d0c5053ab0_0 .net "cin", 0 0, L_0x55d0c5c41370;  1 drivers
v0x55d0c5053b70_0 .net "sum", 0 0, L_0x55d0c5c40ce0;  1 drivers
v0x55d0c5051ed0_0 .net "w1", 0 0, L_0x55d0c5c40c70;  1 drivers
v0x55d0c5051f90_0 .net "w2", 0 0, L_0x55d0c5c40d50;  1 drivers
v0x55d0c5048640_0 .net "w3", 0 0, L_0x55d0c5c40dc0;  1 drivers
v0x55d0c5048700_0 .net "w4", 0 0, L_0x55d0c5c40e80;  1 drivers
v0x55d0c504bee0_0 .net "w5", 0 0, L_0x55d0c5c40ef0;  1 drivers
S_0x55d0c56b4dd0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c56de000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c414a0 .functor XOR 1, L_0x55d0c5c41a30, L_0x55d0c5c41b60, C4<0>, C4<0>;
L_0x55d0c5c41510 .functor XOR 1, L_0x55d0c5c414a0, L_0x55d0c5c41ce0, C4<0>, C4<0>;
L_0x55d0c5c415d0 .functor AND 1, L_0x55d0c5c41a30, L_0x55d0c5c41b60, C4<1>, C4<1>;
L_0x55d0c5c416e0 .functor AND 1, L_0x55d0c5c41a30, L_0x55d0c5c41ce0, C4<1>, C4<1>;
L_0x55d0c5c417a0 .functor AND 1, L_0x55d0c5c41b60, L_0x55d0c5c41ce0, C4<1>, C4<1>;
L_0x55d0c5c41810 .functor OR 1, L_0x55d0c5c415d0, L_0x55d0c5c416e0, C4<0>, C4<0>;
L_0x55d0c5c41920 .functor OR 1, L_0x55d0c5c417a0, L_0x55d0c5c41810, C4<0>, C4<0>;
v0x55d0c504a250_0 .net "a", 0 0, L_0x55d0c5c41a30;  1 drivers
v0x55d0c50354e0_0 .net "b", 0 0, L_0x55d0c5c41b60;  1 drivers
v0x55d0c50355a0_0 .net "ca", 0 0, L_0x55d0c5c41920;  1 drivers
v0x55d0c5034e50_0 .net "cin", 0 0, L_0x55d0c5c41ce0;  1 drivers
v0x55d0c5034f10_0 .net "sum", 0 0, L_0x55d0c5c41510;  1 drivers
v0x55d0c5045c80_0 .net "w1", 0 0, L_0x55d0c5c414a0;  1 drivers
v0x55d0c5045d40_0 .net "w2", 0 0, L_0x55d0c5c415d0;  1 drivers
v0x55d0c5045580_0 .net "w3", 0 0, L_0x55d0c5c416e0;  1 drivers
v0x55d0c5045640_0 .net "w4", 0 0, L_0x55d0c5c417a0;  1 drivers
v0x55d0c5034cb0_0 .net "w5", 0 0, L_0x55d0c5c41810;  1 drivers
S_0x55d0c56bcbe0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c56de000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c41e10 .functor XOR 1, L_0x55d0c5c422b0, L_0x55d0c5c42470, C4<0>, C4<0>;
L_0x55d0c5c41e80 .functor XOR 1, L_0x55d0c5c41e10, L_0x55d0c5c42630, C4<0>, C4<0>;
L_0x55d0c5c41ef0 .functor AND 1, L_0x55d0c5c422b0, L_0x55d0c5c42470, C4<1>, C4<1>;
L_0x55d0c5c41f60 .functor AND 1, L_0x55d0c5c422b0, L_0x55d0c5c42630, C4<1>, C4<1>;
L_0x55d0c5c42020 .functor AND 1, L_0x55d0c5c42470, L_0x55d0c5c42630, C4<1>, C4<1>;
L_0x55d0c5c42090 .functor OR 1, L_0x55d0c5c41ef0, L_0x55d0c5c41f60, C4<0>, C4<0>;
L_0x55d0c5c421a0 .functor OR 1, L_0x55d0c5c42020, L_0x55d0c5c42090, C4<0>, C4<0>;
v0x55d0c503d2f0_0 .net "a", 0 0, L_0x55d0c5c422b0;  1 drivers
v0x55d0c503cc60_0 .net "b", 0 0, L_0x55d0c5c42470;  1 drivers
v0x55d0c503cd20_0 .net "ca", 0 0, L_0x55d0c5c421a0;  1 drivers
v0x55d0c5044fb0_0 .net "cin", 0 0, L_0x55d0c5c42630;  1 drivers
v0x55d0c5045070_0 .net "sum", 0 0, L_0x55d0c5c41e80;  1 drivers
v0x55d0c50448b0_0 .net "w1", 0 0, L_0x55d0c5c41e10;  1 drivers
v0x55d0c5044970_0 .net "w2", 0 0, L_0x55d0c5c41ef0;  1 drivers
v0x55d0c503ca10_0 .net "w3", 0 0, L_0x55d0c5c41f60;  1 drivers
v0x55d0c503cad0_0 .net "w4", 0 0, L_0x55d0c5c42020;  1 drivers
v0x55d0c503edb0_0 .net "w5", 0 0, L_0x55d0c5c42090;  1 drivers
S_0x55d0c56bc2e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c56de900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5021e00_0 .net "a", 3 0, L_0x55d0c5c45340;  1 drivers
v0x55d0c4fffe70_0 .net "b", 3 0, L_0x55d0c5c45430;  1 drivers
v0x55d0c5011040_0 .net "ca", 3 0, L_0x55d0c5c451d0;  1 drivers
v0x55d0c5011100_0 .net "cin", 3 0, L_0x55d0c5c45520;  1 drivers
v0x55d0c50109b0_0 .net "sum", 3 0, L_0x55d0c5c45130;  1 drivers
L_0x55d0c5c43170 .part L_0x55d0c5c45340, 0, 1;
L_0x55d0c5c432a0 .part L_0x55d0c5c45430, 0, 1;
L_0x55d0c5c433d0 .part L_0x55d0c5c45520, 0, 1;
L_0x55d0c5c439a0 .part L_0x55d0c5c45340, 1, 1;
L_0x55d0c5c43ad0 .part L_0x55d0c5c45430, 1, 1;
L_0x55d0c5c43c00 .part L_0x55d0c5c45520, 1, 1;
L_0x55d0c5c44300 .part L_0x55d0c5c45340, 2, 1;
L_0x55d0c5c44430 .part L_0x55d0c5c45430, 2, 1;
L_0x55d0c5c445b0 .part L_0x55d0c5c45520, 2, 1;
L_0x55d0c5c44b80 .part L_0x55d0c5c45340, 3, 1;
L_0x55d0c5c44d40 .part L_0x55d0c5c45430, 3, 1;
L_0x55d0c5c44f00 .part L_0x55d0c5c45520, 3, 1;
L_0x55d0c5c45130 .concat8 [ 1 1 1 1], L_0x55d0c5c42c50, L_0x55d0c5c43570, L_0x55d0c5c43da0, L_0x55d0c5c44750;
L_0x55d0c5c451d0 .concat8 [ 1 1 1 1], L_0x55d0c5c43060, L_0x55d0c5c43890, L_0x55d0c5c441f0, L_0x55d0c5c44a70;
S_0x55d0c56ac480 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c56bc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c427f0 .functor XOR 1, L_0x55d0c5c43170, L_0x55d0c5c432a0, C4<0>, C4<0>;
L_0x55d0c5c42c50 .functor XOR 1, L_0x55d0c5c427f0, L_0x55d0c5c433d0, C4<0>, C4<0>;
L_0x55d0c5c42d10 .functor AND 1, L_0x55d0c5c43170, L_0x55d0c5c432a0, C4<1>, C4<1>;
L_0x55d0c5c42e20 .functor AND 1, L_0x55d0c5c43170, L_0x55d0c5c433d0, C4<1>, C4<1>;
L_0x55d0c5c42ee0 .functor AND 1, L_0x55d0c5c432a0, L_0x55d0c5c433d0, C4<1>, C4<1>;
L_0x55d0c5c42f50 .functor OR 1, L_0x55d0c5c42d10, L_0x55d0c5c42e20, C4<0>, C4<0>;
L_0x55d0c5c43060 .functor OR 1, L_0x55d0c5c42ee0, L_0x55d0c5c42f50, C4<0>, C4<0>;
v0x55d0c503a870_0 .net "a", 0 0, L_0x55d0c5c43170;  1 drivers
v0x55d0c5038c90_0 .net "b", 0 0, L_0x55d0c5c432a0;  1 drivers
v0x55d0c5038d50_0 .net "ca", 0 0, L_0x55d0c5c43060;  1 drivers
v0x55d0c502cb90_0 .net "cin", 0 0, L_0x55d0c5c433d0;  1 drivers
v0x55d0c502cc50_0 .net "sum", 0 0, L_0x55d0c5c42c50;  1 drivers
v0x55d0c502c500_0 .net "w1", 0 0, L_0x55d0c5c427f0;  1 drivers
v0x55d0c502c5c0_0 .net "w2", 0 0, L_0x55d0c5c42d10;  1 drivers
v0x55d0c5034850_0 .net "w3", 0 0, L_0x55d0c5c42e20;  1 drivers
v0x55d0c5034910_0 .net "w4", 0 0, L_0x55d0c5c42ee0;  1 drivers
v0x55d0c5034200_0 .net "w5", 0 0, L_0x55d0c5c42f50;  1 drivers
S_0x55d0c56abb80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c56bc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c43500 .functor XOR 1, L_0x55d0c5c439a0, L_0x55d0c5c43ad0, C4<0>, C4<0>;
L_0x55d0c5c43570 .functor XOR 1, L_0x55d0c5c43500, L_0x55d0c5c43c00, C4<0>, C4<0>;
L_0x55d0c5c435e0 .functor AND 1, L_0x55d0c5c439a0, L_0x55d0c5c43ad0, C4<1>, C4<1>;
L_0x55d0c5c43650 .functor AND 1, L_0x55d0c5c439a0, L_0x55d0c5c43c00, C4<1>, C4<1>;
L_0x55d0c5c43710 .functor AND 1, L_0x55d0c5c43ad0, L_0x55d0c5c43c00, C4<1>, C4<1>;
L_0x55d0c5c43780 .functor OR 1, L_0x55d0c5c435e0, L_0x55d0c5c43650, C4<0>, C4<0>;
L_0x55d0c5c43890 .functor OR 1, L_0x55d0c5c43710, L_0x55d0c5c43780, C4<0>, C4<0>;
v0x55d0c502c2b0_0 .net "a", 0 0, L_0x55d0c5c439a0;  1 drivers
v0x55d0c502c370_0 .net "b", 0 0, L_0x55d0c5c43ad0;  1 drivers
v0x55d0c502e5a0_0 .net "ca", 0 0, L_0x55d0c5c43890;  1 drivers
v0x55d0c502e660_0 .net "cin", 0 0, L_0x55d0c5c43c00;  1 drivers
v0x55d0c5033ab0_0 .net "sum", 0 0, L_0x55d0c5c43570;  1 drivers
v0x55d0c5031d90_0 .net "w1", 0 0, L_0x55d0c5c43500;  1 drivers
v0x55d0c5031e50_0 .net "w2", 0 0, L_0x55d0c5c435e0;  1 drivers
v0x55d0c50301b0_0 .net "w3", 0 0, L_0x55d0c5c43650;  1 drivers
v0x55d0c5030270_0 .net "w4", 0 0, L_0x55d0c5c43710;  1 drivers
v0x55d0c50269d0_0 .net "w5", 0 0, L_0x55d0c5c43780;  1 drivers
S_0x55d0c56a2b60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c56bc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c43d30 .functor XOR 1, L_0x55d0c5c44300, L_0x55d0c5c44430, C4<0>, C4<0>;
L_0x55d0c5c43da0 .functor XOR 1, L_0x55d0c5c43d30, L_0x55d0c5c445b0, C4<0>, C4<0>;
L_0x55d0c5c43e60 .functor AND 1, L_0x55d0c5c44300, L_0x55d0c5c44430, C4<1>, C4<1>;
L_0x55d0c5c43f70 .functor AND 1, L_0x55d0c5c44300, L_0x55d0c5c445b0, C4<1>, C4<1>;
L_0x55d0c5c44030 .functor AND 1, L_0x55d0c5c44430, L_0x55d0c5c445b0, C4<1>, C4<1>;
L_0x55d0c5c440a0 .functor OR 1, L_0x55d0c5c43e60, L_0x55d0c5c43f70, C4<0>, C4<0>;
L_0x55d0c5c441f0 .functor OR 1, L_0x55d0c5c44030, L_0x55d0c5c440a0, C4<0>, C4<0>;
v0x55d0c502a110_0 .net "a", 0 0, L_0x55d0c5c44300;  1 drivers
v0x55d0c5028530_0 .net "b", 0 0, L_0x55d0c5c44430;  1 drivers
v0x55d0c50285f0_0 .net "ca", 0 0, L_0x55d0c5c441f0;  1 drivers
v0x55d0c4fde0c0_0 .net "cin", 0 0, L_0x55d0c5c445b0;  1 drivers
v0x55d0c4fde180_0 .net "sum", 0 0, L_0x55d0c5c43da0;  1 drivers
v0x55d0c50232e0_0 .net "w1", 0 0, L_0x55d0c5c43d30;  1 drivers
v0x55d0c50233a0_0 .net "w2", 0 0, L_0x55d0c5c43e60;  1 drivers
v0x55d0c5022fd0_0 .net "w3", 0 0, L_0x55d0c5c43f70;  1 drivers
v0x55d0c5023090_0 .net "w4", 0 0, L_0x55d0c5c44030;  1 drivers
v0x55d0c4fdeac0_0 .net "w5", 0 0, L_0x55d0c5c440a0;  1 drivers
S_0x55d0c56a28e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c56bc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c446e0 .functor XOR 1, L_0x55d0c5c44b80, L_0x55d0c5c44d40, C4<0>, C4<0>;
L_0x55d0c5c44750 .functor XOR 1, L_0x55d0c5c446e0, L_0x55d0c5c44f00, C4<0>, C4<0>;
L_0x55d0c5c447c0 .functor AND 1, L_0x55d0c5c44b80, L_0x55d0c5c44d40, C4<1>, C4<1>;
L_0x55d0c5c44830 .functor AND 1, L_0x55d0c5c44b80, L_0x55d0c5c44f00, C4<1>, C4<1>;
L_0x55d0c5c448f0 .functor AND 1, L_0x55d0c5c44d40, L_0x55d0c5c44f00, C4<1>, C4<1>;
L_0x55d0c5c44960 .functor OR 1, L_0x55d0c5c447c0, L_0x55d0c5c44830, C4<0>, C4<0>;
L_0x55d0c5c44a70 .functor OR 1, L_0x55d0c5c448f0, L_0x55d0c5c44960, C4<0>, C4<0>;
v0x55d0c4fde610_0 .net "a", 0 0, L_0x55d0c5c44b80;  1 drivers
v0x55d0c4fde360_0 .net "b", 0 0, L_0x55d0c5c44d40;  1 drivers
v0x55d0c4fde420_0 .net "ca", 0 0, L_0x55d0c5c44a70;  1 drivers
v0x55d0c50007f0_0 .net "cin", 0 0, L_0x55d0c5c44f00;  1 drivers
v0x55d0c50008b0_0 .net "sum", 0 0, L_0x55d0c5c44750;  1 drivers
v0x55d0c50003c0_0 .net "w1", 0 0, L_0x55d0c5c446e0;  1 drivers
v0x55d0c5000480_0 .net "w2", 0 0, L_0x55d0c5c447c0;  1 drivers
v0x55d0c5000110_0 .net "w3", 0 0, L_0x55d0c5c44830;  1 drivers
v0x55d0c50001d0_0 .net "w4", 0 0, L_0x55d0c5c448f0;  1 drivers
v0x55d0c5022600_0 .net "w5", 0 0, L_0x55d0c5c44960;  1 drivers
S_0x55d0c5690990 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c56d6af0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4fab620_0 .net "a", 7 0, L_0x55d0c5c4b1e0;  1 drivers
v0x55d0c4fcc800_0 .net "b", 7 0, L_0x55d0c5c4b2d0;  1 drivers
v0x55d0c4fcc170_0 .net "ca", 7 0, L_0x55d0c5c4b050;  1 drivers
v0x55d0c4fcc230_0 .net "cin", 7 0, L_0x55d0c5c4b3c0;  1 drivers
v0x55d0c4fdcfa0_0 .net "sum", 7 0, L_0x55d0c5c4af10;  1 drivers
L_0x55d0c5c48270 .part L_0x55d0c5c4b1e0, 0, 4;
L_0x55d0c5c48310 .part L_0x55d0c5c4b2d0, 0, 4;
L_0x55d0c5c483b0 .part L_0x55d0c5c4b3c0, 0, 4;
L_0x55d0c5c4ac00 .part L_0x55d0c5c4b1e0, 4, 4;
L_0x55d0c5c4acf0 .part L_0x55d0c5c4b2d0, 4, 4;
L_0x55d0c5c4ade0 .part L_0x55d0c5c4b3c0, 4, 4;
L_0x55d0c5c4af10 .concat8 [ 4 4 0 0], L_0x55d0c5c48060, L_0x55d0c5c4a9f0;
L_0x55d0c5c4b050 .concat8 [ 4 4 0 0], L_0x55d0c5c48100, L_0x55d0c5c4aa90;
S_0x55d0c56987a0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5690990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4feec90_0 .net "a", 3 0, L_0x55d0c5c48270;  1 drivers
v0x55d0c4fffac0_0 .net "b", 3 0, L_0x55d0c5c48310;  1 drivers
v0x55d0c4fff3c0_0 .net "ca", 3 0, L_0x55d0c5c48100;  1 drivers
v0x55d0c4fff480_0 .net "cin", 3 0, L_0x55d0c5c483b0;  1 drivers
v0x55d0c4feea40_0 .net "sum", 3 0, L_0x55d0c5c48060;  1 drivers
L_0x55d0c5c46020 .part L_0x55d0c5c48270, 0, 1;
L_0x55d0c5c46150 .part L_0x55d0c5c48310, 0, 1;
L_0x55d0c5c46280 .part L_0x55d0c5c483b0, 0, 1;
L_0x55d0c5c46890 .part L_0x55d0c5c48270, 1, 1;
L_0x55d0c5c469c0 .part L_0x55d0c5c48310, 1, 1;
L_0x55d0c5c46af0 .part L_0x55d0c5c483b0, 1, 1;
L_0x55d0c5c47230 .part L_0x55d0c5c48270, 2, 1;
L_0x55d0c5c47360 .part L_0x55d0c5c48310, 2, 1;
L_0x55d0c5c474e0 .part L_0x55d0c5c483b0, 2, 1;
L_0x55d0c5c47ab0 .part L_0x55d0c5c48270, 3, 1;
L_0x55d0c5c47c70 .part L_0x55d0c5c48310, 3, 1;
L_0x55d0c5c47e30 .part L_0x55d0c5c483b0, 3, 1;
L_0x55d0c5c48060 .concat8 [ 1 1 1 1], L_0x55d0c5c45b00, L_0x55d0c5c46420, L_0x55d0c5c46cd0, L_0x55d0c5c47680;
L_0x55d0c5c48100 .concat8 [ 1 1 1 1], L_0x55d0c5c45f10, L_0x55d0c5c46780, L_0x55d0c5c47120, L_0x55d0c5c479a0;
S_0x55d0c5697ea0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c56987a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c450c0 .functor XOR 1, L_0x55d0c5c46020, L_0x55d0c5c46150, C4<0>, C4<0>;
L_0x55d0c5c45b00 .functor XOR 1, L_0x55d0c5c450c0, L_0x55d0c5c46280, C4<0>, C4<0>;
L_0x55d0c5c45bc0 .functor AND 1, L_0x55d0c5c46020, L_0x55d0c5c46150, C4<1>, C4<1>;
L_0x55d0c5c45cd0 .functor AND 1, L_0x55d0c5c46020, L_0x55d0c5c46280, C4<1>, C4<1>;
L_0x55d0c5c45d90 .functor AND 1, L_0x55d0c5c46150, L_0x55d0c5c46280, C4<1>, C4<1>;
L_0x55d0c5c45e00 .functor OR 1, L_0x55d0c5c45bc0, L_0x55d0c5c45cd0, C4<0>, C4<0>;
L_0x55d0c5c45f10 .functor OR 1, L_0x55d0c5c45d90, L_0x55d0c5c45e00, C4<0>, C4<0>;
v0x55d0c50187c0_0 .net "a", 0 0, L_0x55d0c5c46020;  1 drivers
v0x55d0c5020b10_0 .net "b", 0 0, L_0x55d0c5c46150;  1 drivers
v0x55d0c5020bd0_0 .net "ca", 0 0, L_0x55d0c5c45f10;  1 drivers
v0x55d0c5020410_0 .net "cin", 0 0, L_0x55d0c5c46280;  1 drivers
v0x55d0c50204d0_0 .net "sum", 0 0, L_0x55d0c5c45b00;  1 drivers
v0x55d0c5018570_0 .net "w1", 0 0, L_0x55d0c5c450c0;  1 drivers
v0x55d0c5018630_0 .net "w2", 0 0, L_0x55d0c5c45bc0;  1 drivers
v0x55d0c501a860_0 .net "w3", 0 0, L_0x55d0c5c45cd0;  1 drivers
v0x55d0c501a920_0 .net "w4", 0 0, L_0x55d0c5c45d90;  1 drivers
v0x55d0c501fe20_0 .net "w5", 0 0, L_0x55d0c5c45e00;  1 drivers
S_0x55d0c5688040 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c56987a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c463b0 .functor XOR 1, L_0x55d0c5c46890, L_0x55d0c5c469c0, C4<0>, C4<0>;
L_0x55d0c5c46420 .functor XOR 1, L_0x55d0c5c463b0, L_0x55d0c5c46af0, C4<0>, C4<0>;
L_0x55d0c5c46490 .functor AND 1, L_0x55d0c5c46890, L_0x55d0c5c469c0, C4<1>, C4<1>;
L_0x55d0c5c46500 .functor AND 1, L_0x55d0c5c46890, L_0x55d0c5c46af0, C4<1>, C4<1>;
L_0x55d0c5c465c0 .functor AND 1, L_0x55d0c5c469c0, L_0x55d0c5c46af0, C4<1>, C4<1>;
L_0x55d0c5c46630 .functor OR 1, L_0x55d0c5c46490, L_0x55d0c5c46500, C4<0>, C4<0>;
L_0x55d0c5c46780 .functor OR 1, L_0x55d0c5c465c0, L_0x55d0c5c46630, C4<0>, C4<0>;
v0x55d0c501e050_0 .net "a", 0 0, L_0x55d0c5c46890;  1 drivers
v0x55d0c501e110_0 .net "b", 0 0, L_0x55d0c5c469c0;  1 drivers
v0x55d0c501c470_0 .net "ca", 0 0, L_0x55d0c5c46780;  1 drivers
v0x55d0c501c530_0 .net "cin", 0 0, L_0x55d0c5c46af0;  1 drivers
v0x55d0c5012be0_0 .net "sum", 0 0, L_0x55d0c5c46420;  1 drivers
v0x55d0c50163d0_0 .net "w1", 0 0, L_0x55d0c5c463b0;  1 drivers
v0x55d0c5016490_0 .net "w2", 0 0, L_0x55d0c5c46490;  1 drivers
v0x55d0c50147f0_0 .net "w3", 0 0, L_0x55d0c5c46500;  1 drivers
v0x55d0c50148b0_0 .net "w4", 0 0, L_0x55d0c5c465c0;  1 drivers
v0x55d0c50087a0_0 .net "w5", 0 0, L_0x55d0c5c46630;  1 drivers
S_0x55d0c5687740 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c56987a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c46c60 .functor XOR 1, L_0x55d0c5c47230, L_0x55d0c5c47360, C4<0>, C4<0>;
L_0x55d0c5c46cd0 .functor XOR 1, L_0x55d0c5c46c60, L_0x55d0c5c474e0, C4<0>, C4<0>;
L_0x55d0c5c46d90 .functor AND 1, L_0x55d0c5c47230, L_0x55d0c5c47360, C4<1>, C4<1>;
L_0x55d0c5c46ea0 .functor AND 1, L_0x55d0c5c47230, L_0x55d0c5c474e0, C4<1>, C4<1>;
L_0x55d0c5c46f60 .functor AND 1, L_0x55d0c5c47360, L_0x55d0c5c474e0, C4<1>, C4<1>;
L_0x55d0c5c46fd0 .functor OR 1, L_0x55d0c5c46d90, L_0x55d0c5c46ea0, C4<0>, C4<0>;
L_0x55d0c5c47120 .functor OR 1, L_0x55d0c5c46f60, L_0x55d0c5c46fd0, C4<0>, C4<0>;
v0x55d0c5008060_0 .net "a", 0 0, L_0x55d0c5c47230;  1 drivers
v0x55d0c50103b0_0 .net "b", 0 0, L_0x55d0c5c47360;  1 drivers
v0x55d0c5010470_0 .net "ca", 0 0, L_0x55d0c5c47120;  1 drivers
v0x55d0c500fcb0_0 .net "cin", 0 0, L_0x55d0c5c474e0;  1 drivers
v0x55d0c500fd70_0 .net "sum", 0 0, L_0x55d0c5c46cd0;  1 drivers
v0x55d0c5007e10_0 .net "w1", 0 0, L_0x55d0c5c46c60;  1 drivers
v0x55d0c5007ed0_0 .net "w2", 0 0, L_0x55d0c5c46d90;  1 drivers
v0x55d0c500a100_0 .net "w3", 0 0, L_0x55d0c5c46ea0;  1 drivers
v0x55d0c500a1c0_0 .net "w4", 0 0, L_0x55d0c5c46f60;  1 drivers
v0x55d0c500f6c0_0 .net "w5", 0 0, L_0x55d0c5c46fd0;  1 drivers
S_0x55d0c566ec70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c56987a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c47610 .functor XOR 1, L_0x55d0c5c47ab0, L_0x55d0c5c47c70, C4<0>, C4<0>;
L_0x55d0c5c47680 .functor XOR 1, L_0x55d0c5c47610, L_0x55d0c5c47e30, C4<0>, C4<0>;
L_0x55d0c5c476f0 .functor AND 1, L_0x55d0c5c47ab0, L_0x55d0c5c47c70, C4<1>, C4<1>;
L_0x55d0c5c47760 .functor AND 1, L_0x55d0c5c47ab0, L_0x55d0c5c47e30, C4<1>, C4<1>;
L_0x55d0c5c47820 .functor AND 1, L_0x55d0c5c47c70, L_0x55d0c5c47e30, C4<1>, C4<1>;
L_0x55d0c5c47890 .functor OR 1, L_0x55d0c5c476f0, L_0x55d0c5c47760, C4<0>, C4<0>;
L_0x55d0c5c479a0 .functor OR 1, L_0x55d0c5c47820, L_0x55d0c5c47890, C4<0>, C4<0>;
v0x55d0c500d8f0_0 .net "a", 0 0, L_0x55d0c5c47ab0;  1 drivers
v0x55d0c500bd10_0 .net "b", 0 0, L_0x55d0c5c47c70;  1 drivers
v0x55d0c500bdd0_0 .net "ca", 0 0, L_0x55d0c5c479a0;  1 drivers
v0x55d0c5002480_0 .net "cin", 0 0, L_0x55d0c5c47e30;  1 drivers
v0x55d0c5002540_0 .net "sum", 0 0, L_0x55d0c5c47680;  1 drivers
v0x55d0c5005c70_0 .net "w1", 0 0, L_0x55d0c5c47610;  1 drivers
v0x55d0c5005d30_0 .net "w2", 0 0, L_0x55d0c5c476f0;  1 drivers
v0x55d0c5004090_0 .net "w3", 0 0, L_0x55d0c5c47760;  1 drivers
v0x55d0c5004130_0 .net "w4", 0 0, L_0x55d0c5c47820;  1 drivers
v0x55d0c4fef3b0_0 .net "w5", 0 0, L_0x55d0c5c47890;  1 drivers
S_0x55d0c5676a80 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5690990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4fabfa0_0 .net "a", 3 0, L_0x55d0c5c4ac00;  1 drivers
v0x55d0c4fabb70_0 .net "b", 3 0, L_0x55d0c5c4acf0;  1 drivers
v0x55d0c4fab8c0_0 .net "ca", 3 0, L_0x55d0c5c4aa90;  1 drivers
v0x55d0c4fddd10_0 .net "cin", 3 0, L_0x55d0c5c4ade0;  1 drivers
v0x55d0c4fdd5c0_0 .net "sum", 3 0, L_0x55d0c5c4a9f0;  1 drivers
L_0x55d0c5c489b0 .part L_0x55d0c5c4ac00, 0, 1;
L_0x55d0c5c48ae0 .part L_0x55d0c5c4acf0, 0, 1;
L_0x55d0c5c48c10 .part L_0x55d0c5c4ade0, 0, 1;
L_0x55d0c5c49220 .part L_0x55d0c5c4ac00, 1, 1;
L_0x55d0c5c49350 .part L_0x55d0c5c4acf0, 1, 1;
L_0x55d0c5c49480 .part L_0x55d0c5c4ade0, 1, 1;
L_0x55d0c5c49bc0 .part L_0x55d0c5c4ac00, 2, 1;
L_0x55d0c5c49cf0 .part L_0x55d0c5c4acf0, 2, 1;
L_0x55d0c5c49e70 .part L_0x55d0c5c4ade0, 2, 1;
L_0x55d0c5c4a440 .part L_0x55d0c5c4ac00, 3, 1;
L_0x55d0c5c4a600 .part L_0x55d0c5c4acf0, 3, 1;
L_0x55d0c5c4a7c0 .part L_0x55d0c5c4ade0, 3, 1;
L_0x55d0c5c4a9f0 .concat8 [ 1 1 1 1], L_0x55d0c5c48450, L_0x55d0c5c48db0, L_0x55d0c5c49660, L_0x55d0c5c4a010;
L_0x55d0c5c4aa90 .concat8 [ 1 1 1 1], L_0x55d0c5c488a0, L_0x55d0c5c49110, L_0x55d0c5c49ab0, L_0x55d0c5c4a330;
S_0x55d0c5676180 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5676a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c47ff0 .functor XOR 1, L_0x55d0c5c489b0, L_0x55d0c5c48ae0, C4<0>, C4<0>;
L_0x55d0c5c48450 .functor XOR 1, L_0x55d0c5c47ff0, L_0x55d0c5c48c10, C4<0>, C4<0>;
L_0x55d0c5c48510 .functor AND 1, L_0x55d0c5c489b0, L_0x55d0c5c48ae0, C4<1>, C4<1>;
L_0x55d0c5c48620 .functor AND 1, L_0x55d0c5c489b0, L_0x55d0c5c48c10, C4<1>, C4<1>;
L_0x55d0c5c486e0 .functor AND 1, L_0x55d0c5c48ae0, L_0x55d0c5c48c10, C4<1>, C4<1>;
L_0x55d0c5c48750 .functor OR 1, L_0x55d0c5c48510, L_0x55d0c5c48620, C4<0>, C4<0>;
L_0x55d0c5c488a0 .functor OR 1, L_0x55d0c5c486e0, L_0x55d0c5c48750, C4<0>, C4<0>;
v0x55d0c4ff7130_0 .net "a", 0 0, L_0x55d0c5c489b0;  1 drivers
v0x55d0c4ff71f0_0 .net "b", 0 0, L_0x55d0c5c48ae0;  1 drivers
v0x55d0c4ff6aa0_0 .net "ca", 0 0, L_0x55d0c5c488a0;  1 drivers
v0x55d0c4ffedf0_0 .net "cin", 0 0, L_0x55d0c5c48c10;  1 drivers
v0x55d0c4ffee90_0 .net "sum", 0 0, L_0x55d0c5c48450;  1 drivers
v0x55d0c4ffe6f0_0 .net "w1", 0 0, L_0x55d0c5c47ff0;  1 drivers
v0x55d0c4ffe790_0 .net "w2", 0 0, L_0x55d0c5c48510;  1 drivers
v0x55d0c4ff6850_0 .net "w3", 0 0, L_0x55d0c5c48620;  1 drivers
v0x55d0c4ff6910_0 .net "w4", 0 0, L_0x55d0c5c486e0;  1 drivers
v0x55d0c4ff8b40_0 .net "w5", 0 0, L_0x55d0c5c48750;  1 drivers
S_0x55d0c5666320 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5676a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c48d40 .functor XOR 1, L_0x55d0c5c49220, L_0x55d0c5c49350, C4<0>, C4<0>;
L_0x55d0c5c48db0 .functor XOR 1, L_0x55d0c5c48d40, L_0x55d0c5c49480, C4<0>, C4<0>;
L_0x55d0c5c48e20 .functor AND 1, L_0x55d0c5c49220, L_0x55d0c5c49350, C4<1>, C4<1>;
L_0x55d0c5c48e90 .functor AND 1, L_0x55d0c5c49220, L_0x55d0c5c49480, C4<1>, C4<1>;
L_0x55d0c5c48f50 .functor AND 1, L_0x55d0c5c49350, L_0x55d0c5c49480, C4<1>, C4<1>;
L_0x55d0c5c48fc0 .functor OR 1, L_0x55d0c5c48e20, L_0x55d0c5c48e90, C4<0>, C4<0>;
L_0x55d0c5c49110 .functor OR 1, L_0x55d0c5c48f50, L_0x55d0c5c48fc0, C4<0>, C4<0>;
v0x55d0c4ffe050_0 .net "a", 0 0, L_0x55d0c5c49220;  1 drivers
v0x55d0c4ffe110_0 .net "b", 0 0, L_0x55d0c5c49350;  1 drivers
v0x55d0c4ffc330_0 .net "ca", 0 0, L_0x55d0c5c49110;  1 drivers
v0x55d0c4ffa750_0 .net "cin", 0 0, L_0x55d0c5c49480;  1 drivers
v0x55d0c4ffa7f0_0 .net "sum", 0 0, L_0x55d0c5c48db0;  1 drivers
v0x55d0c4ff0ec0_0 .net "w1", 0 0, L_0x55d0c5c48d40;  1 drivers
v0x55d0c4ff0f60_0 .net "w2", 0 0, L_0x55d0c5c48e20;  1 drivers
v0x55d0c4ff46b0_0 .net "w3", 0 0, L_0x55d0c5c48e90;  1 drivers
v0x55d0c4ff4770_0 .net "w4", 0 0, L_0x55d0c5c48f50;  1 drivers
v0x55d0c4ff2ad0_0 .net "w5", 0 0, L_0x55d0c5c48fc0;  1 drivers
S_0x55d0c5665a20 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5676a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c495f0 .functor XOR 1, L_0x55d0c5c49bc0, L_0x55d0c5c49cf0, C4<0>, C4<0>;
L_0x55d0c5c49660 .functor XOR 1, L_0x55d0c5c495f0, L_0x55d0c5c49e70, C4<0>, C4<0>;
L_0x55d0c5c49720 .functor AND 1, L_0x55d0c5c49bc0, L_0x55d0c5c49cf0, C4<1>, C4<1>;
L_0x55d0c5c49830 .functor AND 1, L_0x55d0c5c49bc0, L_0x55d0c5c49e70, C4<1>, C4<1>;
L_0x55d0c5c498f0 .functor AND 1, L_0x55d0c5c49cf0, L_0x55d0c5c49e70, C4<1>, C4<1>;
L_0x55d0c5c49960 .functor OR 1, L_0x55d0c5c49720, L_0x55d0c5c49830, C4<0>, C4<0>;
L_0x55d0c5c49ab0 .functor OR 1, L_0x55d0c5c498f0, L_0x55d0c5c49960, C4<0>, C4<0>;
v0x55d0c4fe69d0_0 .net "a", 0 0, L_0x55d0c5c49bc0;  1 drivers
v0x55d0c4fe6a70_0 .net "b", 0 0, L_0x55d0c5c49cf0;  1 drivers
v0x55d0c4fe6340_0 .net "ca", 0 0, L_0x55d0c5c49ab0;  1 drivers
v0x55d0c4fee690_0 .net "cin", 0 0, L_0x55d0c5c49e70;  1 drivers
v0x55d0c4fee750_0 .net "sum", 0 0, L_0x55d0c5c49660;  1 drivers
v0x55d0c4fedf90_0 .net "w1", 0 0, L_0x55d0c5c495f0;  1 drivers
v0x55d0c4fee050_0 .net "w2", 0 0, L_0x55d0c5c49720;  1 drivers
v0x55d0c4fe60f0_0 .net "w3", 0 0, L_0x55d0c5c49830;  1 drivers
v0x55d0c4fe6190_0 .net "w4", 0 0, L_0x55d0c5c498f0;  1 drivers
v0x55d0c4fe83e0_0 .net "w5", 0 0, L_0x55d0c5c49960;  1 drivers
S_0x55d0c564c150 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5676a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c49fa0 .functor XOR 1, L_0x55d0c5c4a440, L_0x55d0c5c4a600, C4<0>, C4<0>;
L_0x55d0c5c4a010 .functor XOR 1, L_0x55d0c5c49fa0, L_0x55d0c5c4a7c0, C4<0>, C4<0>;
L_0x55d0c5c4a080 .functor AND 1, L_0x55d0c5c4a440, L_0x55d0c5c4a600, C4<1>, C4<1>;
L_0x55d0c5c4a0f0 .functor AND 1, L_0x55d0c5c4a440, L_0x55d0c5c4a7c0, C4<1>, C4<1>;
L_0x55d0c5c4a1b0 .functor AND 1, L_0x55d0c5c4a600, L_0x55d0c5c4a7c0, C4<1>, C4<1>;
L_0x55d0c5c4a220 .functor OR 1, L_0x55d0c5c4a080, L_0x55d0c5c4a0f0, C4<0>, C4<0>;
L_0x55d0c5c4a330 .functor OR 1, L_0x55d0c5c4a1b0, L_0x55d0c5c4a220, C4<0>, C4<0>;
v0x55d0c4fed8f0_0 .net "a", 0 0, L_0x55d0c5c4a440;  1 drivers
v0x55d0c4febbd0_0 .net "b", 0 0, L_0x55d0c5c4a600;  1 drivers
v0x55d0c4febc90_0 .net "ca", 0 0, L_0x55d0c5c4a330;  1 drivers
v0x55d0c4fe9ff0_0 .net "cin", 0 0, L_0x55d0c5c4a7c0;  1 drivers
v0x55d0c4fea0b0_0 .net "sum", 0 0, L_0x55d0c5c4a010;  1 drivers
v0x55d0c4fe0760_0 .net "w1", 0 0, L_0x55d0c5c49fa0;  1 drivers
v0x55d0c4fe0820_0 .net "w2", 0 0, L_0x55d0c5c4a080;  1 drivers
v0x55d0c4fe3f50_0 .net "w3", 0 0, L_0x55d0c5c4a0f0;  1 drivers
v0x55d0c4fe3ff0_0 .net "w4", 0 0, L_0x55d0c5c4a1b0;  1 drivers
v0x55d0c4fe2400_0 .net "w5", 0 0, L_0x55d0c5c4a220;  1 drivers
S_0x55d0c5653f60 .scope module, "a_2" "SixtyfourBA" 4 10, 5 3 0, S_0x55d0c4d918a0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4da0a30_0 .net/2u *"_s2", 0 0, L_0x7f868395b330;  1 drivers
L_0x7f868395b378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4d9ed10_0 .net/2u *"_s6", 0 0, L_0x7f868395b378;  1 drivers
v0x55d0c4d9d130_0 .net "a", 64 0, L_0x55d0c5c7ae70;  1 drivers
v0x55d0c4d938a0_0 .net "b", 64 0, L_0x55d0c5c7af10;  1 drivers
v0x55d0c4d97090_0 .net "ca", 64 0, L_0x55d0c5c7ac90;  1 drivers
v0x55d0c4d954b0_0 .net "cin", 64 0, L_0x55d0c5c7b110;  1 drivers
v0x55d0c4d893b0_0 .net "sum", 64 0, L_0x55d0c5c7ab00;  1 drivers
L_0x55d0c5c63590 .part L_0x55d0c5c7ae70, 0, 32;
L_0x55d0c5c63630 .part L_0x55d0c5c7af10, 0, 32;
L_0x55d0c5c636d0 .part L_0x55d0c5c7b110, 0, 32;
L_0x55d0c5c7a830 .part L_0x55d0c5c7ae70, 32, 32;
L_0x55d0c5c7a920 .part L_0x55d0c5c7af10, 32, 32;
L_0x55d0c5c7aa10 .part L_0x55d0c5c7b110, 32, 32;
L_0x55d0c5c7ab00 .concat8 [ 32 32 1 0], L_0x55d0c5c632c0, L_0x55d0c5c7a560, L_0x7f868395b378;
L_0x55d0c5c7ac90 .concat8 [ 1 32 32 0], L_0x7f868395b330, L_0x55d0c5c63400, L_0x55d0c5c7a6a0;
S_0x55d0c5653660 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c5653f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4eb6660_0 .net "a", 31 0, L_0x55d0c5c63590;  1 drivers
v0x55d0c4eb5f60_0 .net "b", 31 0, L_0x55d0c5c63630;  1 drivers
v0x55d0c4eae0c0_0 .net "ca", 31 0, L_0x55d0c5c63400;  1 drivers
v0x55d0c4eb03b0_0 .net "cin", 31 0, L_0x55d0c5c636d0;  1 drivers
v0x55d0c4eb58c0_0 .net "sum", 31 0, L_0x55d0c5c632c0;  1 drivers
L_0x55d0c5c57b00 .part L_0x55d0c5c63590, 0, 16;
L_0x55d0c5c57ba0 .part L_0x55d0c5c63630, 0, 16;
L_0x55d0c5c57c40 .part L_0x55d0c5c636d0, 0, 16;
L_0x55d0c5c62ff0 .part L_0x55d0c5c63590, 16, 16;
L_0x55d0c5c630e0 .part L_0x55d0c5c63630, 16, 16;
L_0x55d0c5c631d0 .part L_0x55d0c5c636d0, 16, 16;
L_0x55d0c5c632c0 .concat8 [ 16 16 0 0], L_0x55d0c5c57830, L_0x55d0c5c62d20;
L_0x55d0c5c63400 .concat8 [ 16 16 0 0], L_0x55d0c5c57970, L_0x55d0c5c62e60;
S_0x55d0c5643800 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5653660;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4f392e0_0 .net "a", 15 0, L_0x55d0c5c57b00;  1 drivers
v0x55d0c4f38c50_0 .net "b", 15 0, L_0x55d0c5c57ba0;  1 drivers
v0x55d0c4f40fa0_0 .net "ca", 15 0, L_0x55d0c5c57970;  1 drivers
v0x55d0c4f408a0_0 .net "cin", 15 0, L_0x55d0c5c57c40;  1 drivers
v0x55d0c4f38a00_0 .net "sum", 15 0, L_0x55d0c5c57830;  1 drivers
L_0x55d0c5c51ca0 .part L_0x55d0c5c57b00, 0, 8;
L_0x55d0c5c51d40 .part L_0x55d0c5c57ba0, 0, 8;
L_0x55d0c5c51de0 .part L_0x55d0c5c57c40, 0, 8;
L_0x55d0c5c57560 .part L_0x55d0c5c57b00, 8, 8;
L_0x55d0c5c57650 .part L_0x55d0c5c57ba0, 8, 8;
L_0x55d0c5c57740 .part L_0x55d0c5c57c40, 8, 8;
L_0x55d0c5c57830 .concat8 [ 8 8 0 0], L_0x55d0c5c519d0, L_0x55d0c5c57290;
L_0x55d0c5c57970 .concat8 [ 8 8 0 0], L_0x55d0c5c51b10, L_0x55d0c5c573d0;
S_0x55d0c5642f00 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5643800;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4f75680_0 .net "a", 7 0, L_0x55d0c5c51ca0;  1 drivers
v0x55d0c4f864b0_0 .net "b", 7 0, L_0x55d0c5c51d40;  1 drivers
v0x55d0c4f85db0_0 .net "ca", 7 0, L_0x55d0c5c51b10;  1 drivers
v0x55d0c4f75430_0 .net "cin", 7 0, L_0x55d0c5c51de0;  1 drivers
v0x55d0c4f7db20_0 .net "sum", 7 0, L_0x55d0c5c519d0;  1 drivers
L_0x55d0c5c4ed30 .part L_0x55d0c5c51ca0, 0, 4;
L_0x55d0c5c4edd0 .part L_0x55d0c5c51d40, 0, 4;
L_0x55d0c5c4ee70 .part L_0x55d0c5c51de0, 0, 4;
L_0x55d0c5c516c0 .part L_0x55d0c5c51ca0, 4, 4;
L_0x55d0c5c517b0 .part L_0x55d0c5c51d40, 4, 4;
L_0x55d0c5c518a0 .part L_0x55d0c5c51de0, 4, 4;
L_0x55d0c5c519d0 .concat8 [ 4 4 0 0], L_0x55d0c5c4eb20, L_0x55d0c5c514b0;
L_0x55d0c5c51b10 .concat8 [ 4 4 0 0], L_0x55d0c5c4ebc0, L_0x55d0c5c51550;
S_0x55d0c562a430 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5642f00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4fa7ae0_0 .net "a", 3 0, L_0x55d0c5c4ed30;  1 drivers
v0x55d0c4fa5f00_0 .net "b", 3 0, L_0x55d0c5c4edd0;  1 drivers
v0x55d0c4f9c670_0 .net "ca", 3 0, L_0x55d0c5c4ebc0;  1 drivers
v0x55d0c4f9fe60_0 .net "cin", 3 0, L_0x55d0c5c4ee70;  1 drivers
v0x55d0c4f9e280_0 .net "sum", 3 0, L_0x55d0c5c4eb20;  1 drivers
L_0x55d0c5c4cae0 .part L_0x55d0c5c4ed30, 0, 1;
L_0x55d0c5c4cc10 .part L_0x55d0c5c4edd0, 0, 1;
L_0x55d0c5c4cd40 .part L_0x55d0c5c4ee70, 0, 1;
L_0x55d0c5c4d350 .part L_0x55d0c5c4ed30, 1, 1;
L_0x55d0c5c4d480 .part L_0x55d0c5c4edd0, 1, 1;
L_0x55d0c5c4d5b0 .part L_0x55d0c5c4ee70, 1, 1;
L_0x55d0c5c4dcf0 .part L_0x55d0c5c4ed30, 2, 1;
L_0x55d0c5c4de20 .part L_0x55d0c5c4edd0, 2, 1;
L_0x55d0c5c4dfa0 .part L_0x55d0c5c4ee70, 2, 1;
L_0x55d0c5c4e570 .part L_0x55d0c5c4ed30, 3, 1;
L_0x55d0c5c4e730 .part L_0x55d0c5c4edd0, 3, 1;
L_0x55d0c5c4e8f0 .part L_0x55d0c5c4ee70, 3, 1;
L_0x55d0c5c4eb20 .concat8 [ 1 1 1 1], L_0x55d0c5c4c5d0, L_0x55d0c5c4cee0, L_0x55d0c5c4d790, L_0x55d0c5c4e140;
L_0x55d0c5c4ebc0 .concat8 [ 1 1 1 1], L_0x55d0c5c4c9d0, L_0x55d0c5c4d240, L_0x55d0c5c4dbe0, L_0x55d0c5c4e460;
S_0x55d0c5632240 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c562a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c4a980 .functor XOR 1, L_0x55d0c5c4cae0, L_0x55d0c5c4cc10, C4<0>, C4<0>;
L_0x55d0c5c4c5d0 .functor XOR 1, L_0x55d0c5c4a980, L_0x55d0c5c4cd40, C4<0>, C4<0>;
L_0x55d0c5c4c640 .functor AND 1, L_0x55d0c5c4cae0, L_0x55d0c5c4cc10, C4<1>, C4<1>;
L_0x55d0c5c4c750 .functor AND 1, L_0x55d0c5c4cae0, L_0x55d0c5c4cd40, C4<1>, C4<1>;
L_0x55d0c5c4c810 .functor AND 1, L_0x55d0c5c4cc10, L_0x55d0c5c4cd40, C4<1>, C4<1>;
L_0x55d0c5c4c880 .functor OR 1, L_0x55d0c5c4c640, L_0x55d0c5c4c750, C4<0>, C4<0>;
L_0x55d0c5c4c9d0 .functor OR 1, L_0x55d0c5c4c810, L_0x55d0c5c4c880, C4<0>, C4<0>;
v0x55d0c4fb3ea0_0 .net "a", 0 0, L_0x55d0c5c4cae0;  1 drivers
v0x55d0c4fb3810_0 .net "b", 0 0, L_0x55d0c5c4cc10;  1 drivers
v0x55d0c4fb38d0_0 .net "ca", 0 0, L_0x55d0c5c4c9d0;  1 drivers
v0x55d0c4fcbb70_0 .net "cin", 0 0, L_0x55d0c5c4cd40;  1 drivers
v0x55d0c4fcbc30_0 .net "sum", 0 0, L_0x55d0c5c4c5d0;  1 drivers
v0x55d0c4fcb470_0 .net "w1", 0 0, L_0x55d0c5c4a980;  1 drivers
v0x55d0c4fcb530_0 .net "w2", 0 0, L_0x55d0c5c4c640;  1 drivers
v0x55d0c4fb35c0_0 .net "w3", 0 0, L_0x55d0c5c4c750;  1 drivers
v0x55d0c4fb3660_0 .net "w4", 0 0, L_0x55d0c5c4c810;  1 drivers
v0x55d0c4fb5940_0 .net "w5", 0 0, L_0x55d0c5c4c880;  1 drivers
S_0x55d0c5631940 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c562a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c4ce70 .functor XOR 1, L_0x55d0c5c4d350, L_0x55d0c5c4d480, C4<0>, C4<0>;
L_0x55d0c5c4cee0 .functor XOR 1, L_0x55d0c5c4ce70, L_0x55d0c5c4d5b0, C4<0>, C4<0>;
L_0x55d0c5c4cf50 .functor AND 1, L_0x55d0c5c4d350, L_0x55d0c5c4d480, C4<1>, C4<1>;
L_0x55d0c5c4cfc0 .functor AND 1, L_0x55d0c5c4d350, L_0x55d0c5c4d5b0, C4<1>, C4<1>;
L_0x55d0c5c4d080 .functor AND 1, L_0x55d0c5c4d480, L_0x55d0c5c4d5b0, C4<1>, C4<1>;
L_0x55d0c5c4d0f0 .functor OR 1, L_0x55d0c5c4cf50, L_0x55d0c5c4cfc0, C4<0>, C4<0>;
L_0x55d0c5c4d240 .functor OR 1, L_0x55d0c5c4d080, L_0x55d0c5c4d0f0, C4<0>, C4<0>;
v0x55d0c4fcadd0_0 .net "a", 0 0, L_0x55d0c5c4d350;  1 drivers
v0x55d0c4fcae90_0 .net "b", 0 0, L_0x55d0c5c4d480;  1 drivers
v0x55d0c4fb90a0_0 .net "ca", 0 0, L_0x55d0c5c4d240;  1 drivers
v0x55d0c4fb74c0_0 .net "cin", 0 0, L_0x55d0c5c4d5b0;  1 drivers
v0x55d0c4fb7560_0 .net "sum", 0 0, L_0x55d0c5c4cee0;  1 drivers
v0x55d0c4fadc30_0 .net "w1", 0 0, L_0x55d0c5c4ce70;  1 drivers
v0x55d0c4fadcd0_0 .net "w2", 0 0, L_0x55d0c5c4cf50;  1 drivers
v0x55d0c4fb1420_0 .net "w3", 0 0, L_0x55d0c5c4cfc0;  1 drivers
v0x55d0c4fb14e0_0 .net "w4", 0 0, L_0x55d0c5c4d080;  1 drivers
v0x55d0c4faf840_0 .net "w5", 0 0, L_0x55d0c5c4d0f0;  1 drivers
S_0x55d0c5621ae0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c562a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c4d720 .functor XOR 1, L_0x55d0c5c4dcf0, L_0x55d0c5c4de20, C4<0>, C4<0>;
L_0x55d0c5c4d790 .functor XOR 1, L_0x55d0c5c4d720, L_0x55d0c5c4dfa0, C4<0>, C4<0>;
L_0x55d0c5c4d850 .functor AND 1, L_0x55d0c5c4dcf0, L_0x55d0c5c4de20, C4<1>, C4<1>;
L_0x55d0c5c4d960 .functor AND 1, L_0x55d0c5c4dcf0, L_0x55d0c5c4dfa0, C4<1>, C4<1>;
L_0x55d0c5c4da20 .functor AND 1, L_0x55d0c5c4de20, L_0x55d0c5c4dfa0, C4<1>, C4<1>;
L_0x55d0c5c4da90 .functor OR 1, L_0x55d0c5c4d850, L_0x55d0c5c4d960, C4<0>, C4<0>;
L_0x55d0c5c4dbe0 .functor OR 1, L_0x55d0c5c4da20, L_0x55d0c5c4da90, C4<0>, C4<0>;
v0x55d0c4f9aad0_0 .net "a", 0 0, L_0x55d0c5c4dcf0;  1 drivers
v0x55d0c4f9ab70_0 .net "b", 0 0, L_0x55d0c5c4de20;  1 drivers
v0x55d0c4f9a440_0 .net "ca", 0 0, L_0x55d0c5c4dbe0;  1 drivers
v0x55d0c4fab270_0 .net "cin", 0 0, L_0x55d0c5c4dfa0;  1 drivers
v0x55d0c4fab330_0 .net "sum", 0 0, L_0x55d0c5c4d790;  1 drivers
v0x55d0c4faab70_0 .net "w1", 0 0, L_0x55d0c5c4d720;  1 drivers
v0x55d0c4faac30_0 .net "w2", 0 0, L_0x55d0c5c4d850;  1 drivers
v0x55d0c4f9a1f0_0 .net "w3", 0 0, L_0x55d0c5c4d960;  1 drivers
v0x55d0c4f9a290_0 .net "w4", 0 0, L_0x55d0c5c4da20;  1 drivers
v0x55d0c4fa28e0_0 .net "w5", 0 0, L_0x55d0c5c4da90;  1 drivers
S_0x55d0c56211e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c562a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c4e0d0 .functor XOR 1, L_0x55d0c5c4e570, L_0x55d0c5c4e730, C4<0>, C4<0>;
L_0x55d0c5c4e140 .functor XOR 1, L_0x55d0c5c4e0d0, L_0x55d0c5c4e8f0, C4<0>, C4<0>;
L_0x55d0c5c4e1b0 .functor AND 1, L_0x55d0c5c4e570, L_0x55d0c5c4e730, C4<1>, C4<1>;
L_0x55d0c5c4e220 .functor AND 1, L_0x55d0c5c4e570, L_0x55d0c5c4e8f0, C4<1>, C4<1>;
L_0x55d0c5c4e2e0 .functor AND 1, L_0x55d0c5c4e730, L_0x55d0c5c4e8f0, C4<1>, C4<1>;
L_0x55d0c5c4e350 .functor OR 1, L_0x55d0c5c4e1b0, L_0x55d0c5c4e220, C4<0>, C4<0>;
L_0x55d0c5c4e460 .functor OR 1, L_0x55d0c5c4e2e0, L_0x55d0c5c4e350, C4<0>, C4<0>;
v0x55d0c4fa2250_0 .net "a", 0 0, L_0x55d0c5c4e570;  1 drivers
v0x55d0c4faa5a0_0 .net "b", 0 0, L_0x55d0c5c4e730;  1 drivers
v0x55d0c4faa660_0 .net "ca", 0 0, L_0x55d0c5c4e460;  1 drivers
v0x55d0c4fa9ea0_0 .net "cin", 0 0, L_0x55d0c5c4e8f0;  1 drivers
v0x55d0c4fa9f60_0 .net "sum", 0 0, L_0x55d0c5c4e140;  1 drivers
v0x55d0c4fa2000_0 .net "w1", 0 0, L_0x55d0c5c4e0d0;  1 drivers
v0x55d0c4fa20c0_0 .net "w2", 0 0, L_0x55d0c5c4e1b0;  1 drivers
v0x55d0c4fa42f0_0 .net "w3", 0 0, L_0x55d0c5c4e220;  1 drivers
v0x55d0c4fa4390_0 .net "w4", 0 0, L_0x55d0c5c4e2e0;  1 drivers
v0x55d0c4fa9890_0 .net "w5", 0 0, L_0x55d0c5c4e350;  1 drivers
S_0x55d0c5618250 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5642f00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f64de0_0 .net "a", 3 0, L_0x55d0c5c516c0;  1 drivers
v0x55d0c4f87220_0 .net "b", 3 0, L_0x55d0c5c517b0;  1 drivers
v0x55d0c4f86ad0_0 .net "ca", 3 0, L_0x55d0c5c51550;  1 drivers
v0x55d0c4f64b40_0 .net "cin", 3 0, L_0x55d0c5c518a0;  1 drivers
v0x55d0c4f75d10_0 .net "sum", 3 0, L_0x55d0c5c514b0;  1 drivers
L_0x55d0c5c4f470 .part L_0x55d0c5c516c0, 0, 1;
L_0x55d0c5c4f5a0 .part L_0x55d0c5c517b0, 0, 1;
L_0x55d0c5c4f6d0 .part L_0x55d0c5c518a0, 0, 1;
L_0x55d0c5c4fce0 .part L_0x55d0c5c516c0, 1, 1;
L_0x55d0c5c4fe10 .part L_0x55d0c5c517b0, 1, 1;
L_0x55d0c5c4ff40 .part L_0x55d0c5c518a0, 1, 1;
L_0x55d0c5c50680 .part L_0x55d0c5c516c0, 2, 1;
L_0x55d0c5c507b0 .part L_0x55d0c5c517b0, 2, 1;
L_0x55d0c5c50930 .part L_0x55d0c5c518a0, 2, 1;
L_0x55d0c5c50f00 .part L_0x55d0c5c516c0, 3, 1;
L_0x55d0c5c510c0 .part L_0x55d0c5c517b0, 3, 1;
L_0x55d0c5c51280 .part L_0x55d0c5c518a0, 3, 1;
L_0x55d0c5c514b0 .concat8 [ 1 1 1 1], L_0x55d0c5c4ef10, L_0x55d0c5c4f870, L_0x55d0c5c50120, L_0x55d0c5c50ad0;
L_0x55d0c5c51550 .concat8 [ 1 1 1 1], L_0x55d0c5c4f360, L_0x55d0c5c4fbd0, L_0x55d0c5c50570, L_0x55d0c5c50df0;
S_0x55d0c5617fd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5618250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c4eab0 .functor XOR 1, L_0x55d0c5c4f470, L_0x55d0c5c4f5a0, C4<0>, C4<0>;
L_0x55d0c5c4ef10 .functor XOR 1, L_0x55d0c5c4eab0, L_0x55d0c5c4f6d0, C4<0>, C4<0>;
L_0x55d0c5c4efd0 .functor AND 1, L_0x55d0c5c4f470, L_0x55d0c5c4f5a0, C4<1>, C4<1>;
L_0x55d0c5c4f0e0 .functor AND 1, L_0x55d0c5c4f470, L_0x55d0c5c4f6d0, C4<1>, C4<1>;
L_0x55d0c5c4f1a0 .functor AND 1, L_0x55d0c5c4f5a0, L_0x55d0c5c4f6d0, C4<1>, C4<1>;
L_0x55d0c5c4f210 .functor OR 1, L_0x55d0c5c4efd0, L_0x55d0c5c4f0e0, C4<0>, C4<0>;
L_0x55d0c5c4f360 .functor OR 1, L_0x55d0c5c4f1a0, L_0x55d0c5c4f210, C4<0>, C4<0>;
v0x55d0c4f92180_0 .net "a", 0 0, L_0x55d0c5c4f470;  1 drivers
v0x55d0c4f92220_0 .net "b", 0 0, L_0x55d0c5c4f5a0;  1 drivers
v0x55d0c4f91af0_0 .net "ca", 0 0, L_0x55d0c5c4f360;  1 drivers
v0x55d0c4f99e40_0 .net "cin", 0 0, L_0x55d0c5c4f6d0;  1 drivers
v0x55d0c4f99f00_0 .net "sum", 0 0, L_0x55d0c5c4ef10;  1 drivers
v0x55d0c4f99740_0 .net "w1", 0 0, L_0x55d0c5c4eab0;  1 drivers
v0x55d0c4f99800_0 .net "w2", 0 0, L_0x55d0c5c4efd0;  1 drivers
v0x55d0c4f918a0_0 .net "w3", 0 0, L_0x55d0c5c4f0e0;  1 drivers
v0x55d0c4f91940_0 .net "w4", 0 0, L_0x55d0c5c4f1a0;  1 drivers
v0x55d0c4f93b90_0 .net "w5", 0 0, L_0x55d0c5c4f210;  1 drivers
S_0x55d0c5606080 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5618250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c4f800 .functor XOR 1, L_0x55d0c5c4fce0, L_0x55d0c5c4fe10, C4<0>, C4<0>;
L_0x55d0c5c4f870 .functor XOR 1, L_0x55d0c5c4f800, L_0x55d0c5c4ff40, C4<0>, C4<0>;
L_0x55d0c5c4f8e0 .functor AND 1, L_0x55d0c5c4fce0, L_0x55d0c5c4fe10, C4<1>, C4<1>;
L_0x55d0c5c4f950 .functor AND 1, L_0x55d0c5c4fce0, L_0x55d0c5c4ff40, C4<1>, C4<1>;
L_0x55d0c5c4fa10 .functor AND 1, L_0x55d0c5c4fe10, L_0x55d0c5c4ff40, C4<1>, C4<1>;
L_0x55d0c5c4fa80 .functor OR 1, L_0x55d0c5c4f8e0, L_0x55d0c5c4f950, C4<0>, C4<0>;
L_0x55d0c5c4fbd0 .functor OR 1, L_0x55d0c5c4fa10, L_0x55d0c5c4fa80, C4<0>, C4<0>;
v0x55d0c4f990a0_0 .net "a", 0 0, L_0x55d0c5c4fce0;  1 drivers
v0x55d0c4f99140_0 .net "b", 0 0, L_0x55d0c5c4fe10;  1 drivers
v0x55d0c4f97380_0 .net "ca", 0 0, L_0x55d0c5c4fbd0;  1 drivers
v0x55d0c4f957a0_0 .net "cin", 0 0, L_0x55d0c5c4ff40;  1 drivers
v0x55d0c4f95860_0 .net "sum", 0 0, L_0x55d0c5c4f870;  1 drivers
v0x55d0c4f8bf10_0 .net "w1", 0 0, L_0x55d0c5c4f800;  1 drivers
v0x55d0c4f8bfd0_0 .net "w2", 0 0, L_0x55d0c5c4f8e0;  1 drivers
v0x55d0c4f8f700_0 .net "w3", 0 0, L_0x55d0c5c4f950;  1 drivers
v0x55d0c4f8f7a0_0 .net "w4", 0 0, L_0x55d0c5c4fa10;  1 drivers
v0x55d0c4f8db20_0 .net "w5", 0 0, L_0x55d0c5c4fa80;  1 drivers
S_0x55d0c560de90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5618250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c500b0 .functor XOR 1, L_0x55d0c5c50680, L_0x55d0c5c507b0, C4<0>, C4<0>;
L_0x55d0c5c50120 .functor XOR 1, L_0x55d0c5c500b0, L_0x55d0c5c50930, C4<0>, C4<0>;
L_0x55d0c5c501e0 .functor AND 1, L_0x55d0c5c50680, L_0x55d0c5c507b0, C4<1>, C4<1>;
L_0x55d0c5c502f0 .functor AND 1, L_0x55d0c5c50680, L_0x55d0c5c50930, C4<1>, C4<1>;
L_0x55d0c5c503b0 .functor AND 1, L_0x55d0c5c507b0, L_0x55d0c5c50930, C4<1>, C4<1>;
L_0x55d0c5c50420 .functor OR 1, L_0x55d0c5c501e0, L_0x55d0c5c502f0, C4<0>, C4<0>;
L_0x55d0c5c50570 .functor OR 1, L_0x55d0c5c503b0, L_0x55d0c5c50420, C4<0>, C4<0>;
v0x55d0c4e73ad0_0 .net "a", 0 0, L_0x55d0c5c50680;  1 drivers
v0x55d0c4e73b90_0 .net "b", 0 0, L_0x55d0c5c507b0;  1 drivers
v0x55d0c4f88ea0_0 .net "ca", 0 0, L_0x55d0c5c50570;  1 drivers
v0x55d0c4efe440_0 .net "cin", 0 0, L_0x55d0c5c50930;  1 drivers
v0x55d0c4efe4e0_0 .net "sum", 0 0, L_0x55d0c5c50120;  1 drivers
v0x55d0c4efe250_0 .net "w1", 0 0, L_0x55d0c5c500b0;  1 drivers
v0x55d0c4efe2f0_0 .net "w2", 0 0, L_0x55d0c5c501e0;  1 drivers
v0x55d0c4f42d90_0 .net "w3", 0 0, L_0x55d0c5c502f0;  1 drivers
v0x55d0c4f42e50_0 .net "w4", 0 0, L_0x55d0c5c503b0;  1 drivers
v0x55d0c4f87fb0_0 .net "w5", 0 0, L_0x55d0c5c50420;  1 drivers
S_0x55d0c560d590 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5618250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c50a60 .functor XOR 1, L_0x55d0c5c50f00, L_0x55d0c5c510c0, C4<0>, C4<0>;
L_0x55d0c5c50ad0 .functor XOR 1, L_0x55d0c5c50a60, L_0x55d0c5c51280, C4<0>, C4<0>;
L_0x55d0c5c50b40 .functor AND 1, L_0x55d0c5c50f00, L_0x55d0c5c510c0, C4<1>, C4<1>;
L_0x55d0c5c50bb0 .functor AND 1, L_0x55d0c5c50f00, L_0x55d0c5c51280, C4<1>, C4<1>;
L_0x55d0c5c50c70 .functor AND 1, L_0x55d0c5c510c0, L_0x55d0c5c51280, C4<1>, C4<1>;
L_0x55d0c5c50ce0 .functor OR 1, L_0x55d0c5c50b40, L_0x55d0c5c50bb0, C4<0>, C4<0>;
L_0x55d0c5c50df0 .functor OR 1, L_0x55d0c5c50c70, L_0x55d0c5c50ce0, C4<0>, C4<0>;
v0x55d0c4f87ca0_0 .net "a", 0 0, L_0x55d0c5c50f00;  1 drivers
v0x55d0c4f87d60_0 .net "b", 0 0, L_0x55d0c5c510c0;  1 drivers
v0x55d0c4f436e0_0 .net "ca", 0 0, L_0x55d0c5c50df0;  1 drivers
v0x55d0c4f432e0_0 .net "cin", 0 0, L_0x55d0c5c51280;  1 drivers
v0x55d0c4f43380_0 .net "sum", 0 0, L_0x55d0c5c50ad0;  1 drivers
v0x55d0c4f43030_0 .net "w1", 0 0, L_0x55d0c5c50a60;  1 drivers
v0x55d0c4f430d0_0 .net "w2", 0 0, L_0x55d0c5c50b40;  1 drivers
v0x55d0c4f654c0_0 .net "w3", 0 0, L_0x55d0c5c50bb0;  1 drivers
v0x55d0c4f65580_0 .net "w4", 0 0, L_0x55d0c5c50c70;  1 drivers
v0x55d0c4f65090_0 .net "w5", 0 0, L_0x55d0c5c50ce0;  1 drivers
S_0x55d0c55fd730 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5643800;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4f314d0_0 .net "a", 7 0, L_0x55d0c5c57560;  1 drivers
v0x55d0c4f30e40_0 .net "b", 7 0, L_0x55d0c5c57650;  1 drivers
v0x55d0c4f41c70_0 .net "ca", 7 0, L_0x55d0c5c573d0;  1 drivers
v0x55d0c4f41570_0 .net "cin", 7 0, L_0x55d0c5c57740;  1 drivers
v0x55d0c4f30bf0_0 .net "sum", 7 0, L_0x55d0c5c57290;  1 drivers
L_0x55d0c5c545f0 .part L_0x55d0c5c57560, 0, 4;
L_0x55d0c5c54690 .part L_0x55d0c5c57650, 0, 4;
L_0x55d0c5c54730 .part L_0x55d0c5c57740, 0, 4;
L_0x55d0c5c56f80 .part L_0x55d0c5c57560, 4, 4;
L_0x55d0c5c57070 .part L_0x55d0c5c57650, 4, 4;
L_0x55d0c5c57160 .part L_0x55d0c5c57740, 4, 4;
L_0x55d0c5c57290 .concat8 [ 4 4 0 0], L_0x55d0c5c543e0, L_0x55d0c5c56d70;
L_0x55d0c5c573d0 .concat8 [ 4 4 0 0], L_0x55d0c5c54480, L_0x55d0c5c56e10;
S_0x55d0c55fce30 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c55fd730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f53960_0 .net "a", 3 0, L_0x55d0c5c545f0;  1 drivers
v0x55d0c4f64790_0 .net "b", 3 0, L_0x55d0c5c54690;  1 drivers
v0x55d0c4f64090_0 .net "ca", 3 0, L_0x55d0c5c54480;  1 drivers
v0x55d0c4f53710_0 .net "cin", 3 0, L_0x55d0c5c54730;  1 drivers
v0x55d0c4f5be00_0 .net "sum", 3 0, L_0x55d0c5c543e0;  1 drivers
L_0x55d0c5c523a0 .part L_0x55d0c5c545f0, 0, 1;
L_0x55d0c5c524d0 .part L_0x55d0c5c54690, 0, 1;
L_0x55d0c5c52600 .part L_0x55d0c5c54730, 0, 1;
L_0x55d0c5c52c10 .part L_0x55d0c5c545f0, 1, 1;
L_0x55d0c5c52d40 .part L_0x55d0c5c54690, 1, 1;
L_0x55d0c5c52e70 .part L_0x55d0c5c54730, 1, 1;
L_0x55d0c5c535b0 .part L_0x55d0c5c545f0, 2, 1;
L_0x55d0c5c536e0 .part L_0x55d0c5c54690, 2, 1;
L_0x55d0c5c53860 .part L_0x55d0c5c54730, 2, 1;
L_0x55d0c5c53e30 .part L_0x55d0c5c545f0, 3, 1;
L_0x55d0c5c53ff0 .part L_0x55d0c5c54690, 3, 1;
L_0x55d0c5c541b0 .part L_0x55d0c5c54730, 3, 1;
L_0x55d0c5c543e0 .concat8 [ 1 1 1 1], L_0x55d0c5c51e80, L_0x55d0c5c527a0, L_0x55d0c5c53050, L_0x55d0c5c53a00;
L_0x55d0c5c54480 .concat8 [ 1 1 1 1], L_0x55d0c5c52290, L_0x55d0c5c52b00, L_0x55d0c5c534a0, L_0x55d0c5c53d20;
S_0x55d0c55e4360 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c55fce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c51440 .functor XOR 1, L_0x55d0c5c523a0, L_0x55d0c5c524d0, C4<0>, C4<0>;
L_0x55d0c5c51e80 .functor XOR 1, L_0x55d0c5c51440, L_0x55d0c5c52600, C4<0>, C4<0>;
L_0x55d0c5c51f40 .functor AND 1, L_0x55d0c5c523a0, L_0x55d0c5c524d0, C4<1>, C4<1>;
L_0x55d0c5c52050 .functor AND 1, L_0x55d0c5c523a0, L_0x55d0c5c52600, C4<1>, C4<1>;
L_0x55d0c5c52110 .functor AND 1, L_0x55d0c5c524d0, L_0x55d0c5c52600, C4<1>, C4<1>;
L_0x55d0c5c52180 .functor OR 1, L_0x55d0c5c51f40, L_0x55d0c5c52050, C4<0>, C4<0>;
L_0x55d0c5c52290 .functor OR 1, L_0x55d0c5c52110, L_0x55d0c5c52180, C4<0>, C4<0>;
v0x55d0c4f7d490_0 .net "a", 0 0, L_0x55d0c5c523a0;  1 drivers
v0x55d0c4f7d550_0 .net "b", 0 0, L_0x55d0c5c524d0;  1 drivers
v0x55d0c4f857e0_0 .net "ca", 0 0, L_0x55d0c5c52290;  1 drivers
v0x55d0c4f850e0_0 .net "cin", 0 0, L_0x55d0c5c52600;  1 drivers
v0x55d0c4f85180_0 .net "sum", 0 0, L_0x55d0c5c51e80;  1 drivers
v0x55d0c4f7d240_0 .net "w1", 0 0, L_0x55d0c5c51440;  1 drivers
v0x55d0c4f7d2e0_0 .net "w2", 0 0, L_0x55d0c5c51f40;  1 drivers
v0x55d0c4f7f530_0 .net "w3", 0 0, L_0x55d0c5c52050;  1 drivers
v0x55d0c4f7f5f0_0 .net "w4", 0 0, L_0x55d0c5c52110;  1 drivers
v0x55d0c4f84a40_0 .net "w5", 0 0, L_0x55d0c5c52180;  1 drivers
S_0x55d0c55ec170 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c55fce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c52730 .functor XOR 1, L_0x55d0c5c52c10, L_0x55d0c5c52d40, C4<0>, C4<0>;
L_0x55d0c5c527a0 .functor XOR 1, L_0x55d0c5c52730, L_0x55d0c5c52e70, C4<0>, C4<0>;
L_0x55d0c5c52810 .functor AND 1, L_0x55d0c5c52c10, L_0x55d0c5c52d40, C4<1>, C4<1>;
L_0x55d0c5c52880 .functor AND 1, L_0x55d0c5c52c10, L_0x55d0c5c52e70, C4<1>, C4<1>;
L_0x55d0c5c52940 .functor AND 1, L_0x55d0c5c52d40, L_0x55d0c5c52e70, C4<1>, C4<1>;
L_0x55d0c5c529b0 .functor OR 1, L_0x55d0c5c52810, L_0x55d0c5c52880, C4<0>, C4<0>;
L_0x55d0c5c52b00 .functor OR 1, L_0x55d0c5c52940, L_0x55d0c5c529b0, C4<0>, C4<0>;
v0x55d0c4f82d20_0 .net "a", 0 0, L_0x55d0c5c52c10;  1 drivers
v0x55d0c4f82de0_0 .net "b", 0 0, L_0x55d0c5c52d40;  1 drivers
v0x55d0c4f81140_0 .net "ca", 0 0, L_0x55d0c5c52b00;  1 drivers
v0x55d0c4f778b0_0 .net "cin", 0 0, L_0x55d0c5c52e70;  1 drivers
v0x55d0c4f77950_0 .net "sum", 0 0, L_0x55d0c5c527a0;  1 drivers
v0x55d0c4f7b0a0_0 .net "w1", 0 0, L_0x55d0c5c52730;  1 drivers
v0x55d0c4f7b140_0 .net "w2", 0 0, L_0x55d0c5c52810;  1 drivers
v0x55d0c4f794c0_0 .net "w3", 0 0, L_0x55d0c5c52880;  1 drivers
v0x55d0c4f79580_0 .net "w4", 0 0, L_0x55d0c5c52940;  1 drivers
v0x55d0c4f6d3c0_0 .net "w5", 0 0, L_0x55d0c5c529b0;  1 drivers
S_0x55d0c55eb870 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c55fce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c52fe0 .functor XOR 1, L_0x55d0c5c535b0, L_0x55d0c5c536e0, C4<0>, C4<0>;
L_0x55d0c5c53050 .functor XOR 1, L_0x55d0c5c52fe0, L_0x55d0c5c53860, C4<0>, C4<0>;
L_0x55d0c5c53110 .functor AND 1, L_0x55d0c5c535b0, L_0x55d0c5c536e0, C4<1>, C4<1>;
L_0x55d0c5c53220 .functor AND 1, L_0x55d0c5c535b0, L_0x55d0c5c53860, C4<1>, C4<1>;
L_0x55d0c5c532e0 .functor AND 1, L_0x55d0c5c536e0, L_0x55d0c5c53860, C4<1>, C4<1>;
L_0x55d0c5c53350 .functor OR 1, L_0x55d0c5c53110, L_0x55d0c5c53220, C4<0>, C4<0>;
L_0x55d0c5c534a0 .functor OR 1, L_0x55d0c5c532e0, L_0x55d0c5c53350, C4<0>, C4<0>;
v0x55d0c4f6cd30_0 .net "a", 0 0, L_0x55d0c5c535b0;  1 drivers
v0x55d0c4f6cdd0_0 .net "b", 0 0, L_0x55d0c5c536e0;  1 drivers
v0x55d0c4f75080_0 .net "ca", 0 0, L_0x55d0c5c534a0;  1 drivers
v0x55d0c4f74980_0 .net "cin", 0 0, L_0x55d0c5c53860;  1 drivers
v0x55d0c4f74a40_0 .net "sum", 0 0, L_0x55d0c5c53050;  1 drivers
v0x55d0c4f6cae0_0 .net "w1", 0 0, L_0x55d0c5c52fe0;  1 drivers
v0x55d0c4f6cba0_0 .net "w2", 0 0, L_0x55d0c5c53110;  1 drivers
v0x55d0c4f6edd0_0 .net "w3", 0 0, L_0x55d0c5c53220;  1 drivers
v0x55d0c4f6ee70_0 .net "w4", 0 0, L_0x55d0c5c532e0;  1 drivers
v0x55d0c4f742e0_0 .net "w5", 0 0, L_0x55d0c5c53350;  1 drivers
S_0x55d0c55dba10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c55fce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c53990 .functor XOR 1, L_0x55d0c5c53e30, L_0x55d0c5c53ff0, C4<0>, C4<0>;
L_0x55d0c5c53a00 .functor XOR 1, L_0x55d0c5c53990, L_0x55d0c5c541b0, C4<0>, C4<0>;
L_0x55d0c5c53a70 .functor AND 1, L_0x55d0c5c53e30, L_0x55d0c5c53ff0, C4<1>, C4<1>;
L_0x55d0c5c53ae0 .functor AND 1, L_0x55d0c5c53e30, L_0x55d0c5c541b0, C4<1>, C4<1>;
L_0x55d0c5c53ba0 .functor AND 1, L_0x55d0c5c53ff0, L_0x55d0c5c541b0, C4<1>, C4<1>;
L_0x55d0c5c53c10 .functor OR 1, L_0x55d0c5c53a70, L_0x55d0c5c53ae0, C4<0>, C4<0>;
L_0x55d0c5c53d20 .functor OR 1, L_0x55d0c5c53ba0, L_0x55d0c5c53c10, C4<0>, C4<0>;
v0x55d0c4f725c0_0 .net "a", 0 0, L_0x55d0c5c53e30;  1 drivers
v0x55d0c4f709e0_0 .net "b", 0 0, L_0x55d0c5c53ff0;  1 drivers
v0x55d0c4f70aa0_0 .net "ca", 0 0, L_0x55d0c5c53d20;  1 drivers
v0x55d0c4f67150_0 .net "cin", 0 0, L_0x55d0c5c541b0;  1 drivers
v0x55d0c4f67210_0 .net "sum", 0 0, L_0x55d0c5c53a00;  1 drivers
v0x55d0c4f6a940_0 .net "w1", 0 0, L_0x55d0c5c53990;  1 drivers
v0x55d0c4f6aa00_0 .net "w2", 0 0, L_0x55d0c5c53a70;  1 drivers
v0x55d0c4f68d60_0 .net "w3", 0 0, L_0x55d0c5c53ae0;  1 drivers
v0x55d0c4f68e00_0 .net "w4", 0 0, L_0x55d0c5c53ba0;  1 drivers
v0x55d0c4f54080_0 .net "w5", 0 0, L_0x55d0c5c53c10;  1 drivers
S_0x55d0c55db110 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c55fd730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f20850_0 .net "a", 3 0, L_0x55d0c5c56f80;  1 drivers
v0x55d0c4f205a0_0 .net "b", 3 0, L_0x55d0c5c57070;  1 drivers
v0x55d0c4f429e0_0 .net "ca", 3 0, L_0x55d0c5c56e10;  1 drivers
v0x55d0c4f42290_0 .net "cin", 3 0, L_0x55d0c5c57160;  1 drivers
v0x55d0c4f20300_0 .net "sum", 3 0, L_0x55d0c5c56d70;  1 drivers
L_0x55d0c5c54d30 .part L_0x55d0c5c56f80, 0, 1;
L_0x55d0c5c54e60 .part L_0x55d0c5c57070, 0, 1;
L_0x55d0c5c54f90 .part L_0x55d0c5c57160, 0, 1;
L_0x55d0c5c555a0 .part L_0x55d0c5c56f80, 1, 1;
L_0x55d0c5c556d0 .part L_0x55d0c5c57070, 1, 1;
L_0x55d0c5c55800 .part L_0x55d0c5c57160, 1, 1;
L_0x55d0c5c55f40 .part L_0x55d0c5c56f80, 2, 1;
L_0x55d0c5c56070 .part L_0x55d0c5c57070, 2, 1;
L_0x55d0c5c561f0 .part L_0x55d0c5c57160, 2, 1;
L_0x55d0c5c567c0 .part L_0x55d0c5c56f80, 3, 1;
L_0x55d0c5c56980 .part L_0x55d0c5c57070, 3, 1;
L_0x55d0c5c56b40 .part L_0x55d0c5c57160, 3, 1;
L_0x55d0c5c56d70 .concat8 [ 1 1 1 1], L_0x55d0c5c547d0, L_0x55d0c5c55130, L_0x55d0c5c559e0, L_0x55d0c5c56390;
L_0x55d0c5c56e10 .concat8 [ 1 1 1 1], L_0x55d0c5c54c20, L_0x55d0c5c55490, L_0x55d0c5c55e30, L_0x55d0c5c566b0;
S_0x55d0c55c1840 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c55db110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c54370 .functor XOR 1, L_0x55d0c5c54d30, L_0x55d0c5c54e60, C4<0>, C4<0>;
L_0x55d0c5c547d0 .functor XOR 1, L_0x55d0c5c54370, L_0x55d0c5c54f90, C4<0>, C4<0>;
L_0x55d0c5c54890 .functor AND 1, L_0x55d0c5c54d30, L_0x55d0c5c54e60, C4<1>, C4<1>;
L_0x55d0c5c549a0 .functor AND 1, L_0x55d0c5c54d30, L_0x55d0c5c54f90, C4<1>, C4<1>;
L_0x55d0c5c54a60 .functor AND 1, L_0x55d0c5c54e60, L_0x55d0c5c54f90, C4<1>, C4<1>;
L_0x55d0c5c54ad0 .functor OR 1, L_0x55d0c5c54890, L_0x55d0c5c549a0, C4<0>, C4<0>;
L_0x55d0c5c54c20 .functor OR 1, L_0x55d0c5c54a60, L_0x55d0c5c54ad0, C4<0>, C4<0>;
v0x55d0c4f5b770_0 .net "a", 0 0, L_0x55d0c5c54d30;  1 drivers
v0x55d0c4f5b810_0 .net "b", 0 0, L_0x55d0c5c54e60;  1 drivers
v0x55d0c4f63ac0_0 .net "ca", 0 0, L_0x55d0c5c54c20;  1 drivers
v0x55d0c4f633c0_0 .net "cin", 0 0, L_0x55d0c5c54f90;  1 drivers
v0x55d0c4f63480_0 .net "sum", 0 0, L_0x55d0c5c547d0;  1 drivers
v0x55d0c4f5b520_0 .net "w1", 0 0, L_0x55d0c5c54370;  1 drivers
v0x55d0c4f5b5e0_0 .net "w2", 0 0, L_0x55d0c5c54890;  1 drivers
v0x55d0c4f5d810_0 .net "w3", 0 0, L_0x55d0c5c549a0;  1 drivers
v0x55d0c4f5d8b0_0 .net "w4", 0 0, L_0x55d0c5c54a60;  1 drivers
v0x55d0c4f62d20_0 .net "w5", 0 0, L_0x55d0c5c54ad0;  1 drivers
S_0x55d0c55c9650 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c55db110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c550c0 .functor XOR 1, L_0x55d0c5c555a0, L_0x55d0c5c556d0, C4<0>, C4<0>;
L_0x55d0c5c55130 .functor XOR 1, L_0x55d0c5c550c0, L_0x55d0c5c55800, C4<0>, C4<0>;
L_0x55d0c5c551a0 .functor AND 1, L_0x55d0c5c555a0, L_0x55d0c5c556d0, C4<1>, C4<1>;
L_0x55d0c5c55210 .functor AND 1, L_0x55d0c5c555a0, L_0x55d0c5c55800, C4<1>, C4<1>;
L_0x55d0c5c552d0 .functor AND 1, L_0x55d0c5c556d0, L_0x55d0c5c55800, C4<1>, C4<1>;
L_0x55d0c5c55340 .functor OR 1, L_0x55d0c5c551a0, L_0x55d0c5c55210, C4<0>, C4<0>;
L_0x55d0c5c55490 .functor OR 1, L_0x55d0c5c552d0, L_0x55d0c5c55340, C4<0>, C4<0>;
v0x55d0c4f61000_0 .net "a", 0 0, L_0x55d0c5c555a0;  1 drivers
v0x55d0c4f610a0_0 .net "b", 0 0, L_0x55d0c5c556d0;  1 drivers
v0x55d0c4f5f420_0 .net "ca", 0 0, L_0x55d0c5c55490;  1 drivers
v0x55d0c4f55b90_0 .net "cin", 0 0, L_0x55d0c5c55800;  1 drivers
v0x55d0c4f55c50_0 .net "sum", 0 0, L_0x55d0c5c55130;  1 drivers
v0x55d0c4f59380_0 .net "w1", 0 0, L_0x55d0c5c550c0;  1 drivers
v0x55d0c4f59440_0 .net "w2", 0 0, L_0x55d0c5c551a0;  1 drivers
v0x55d0c4f577a0_0 .net "w3", 0 0, L_0x55d0c5c55210;  1 drivers
v0x55d0c4f57840_0 .net "w4", 0 0, L_0x55d0c5c552d0;  1 drivers
v0x55d0c4f4b6a0_0 .net "w5", 0 0, L_0x55d0c5c55340;  1 drivers
S_0x55d0c55c8d50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c55db110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c55970 .functor XOR 1, L_0x55d0c5c55f40, L_0x55d0c5c56070, C4<0>, C4<0>;
L_0x55d0c5c559e0 .functor XOR 1, L_0x55d0c5c55970, L_0x55d0c5c561f0, C4<0>, C4<0>;
L_0x55d0c5c55aa0 .functor AND 1, L_0x55d0c5c55f40, L_0x55d0c5c56070, C4<1>, C4<1>;
L_0x55d0c5c55bb0 .functor AND 1, L_0x55d0c5c55f40, L_0x55d0c5c561f0, C4<1>, C4<1>;
L_0x55d0c5c55c70 .functor AND 1, L_0x55d0c5c56070, L_0x55d0c5c561f0, C4<1>, C4<1>;
L_0x55d0c5c55ce0 .functor OR 1, L_0x55d0c5c55aa0, L_0x55d0c5c55bb0, C4<0>, C4<0>;
L_0x55d0c5c55e30 .functor OR 1, L_0x55d0c5c55c70, L_0x55d0c5c55ce0, C4<0>, C4<0>;
v0x55d0c4f4b010_0 .net "a", 0 0, L_0x55d0c5c55f40;  1 drivers
v0x55d0c4f4b0d0_0 .net "b", 0 0, L_0x55d0c5c56070;  1 drivers
v0x55d0c4f53360_0 .net "ca", 0 0, L_0x55d0c5c55e30;  1 drivers
v0x55d0c4f52c60_0 .net "cin", 0 0, L_0x55d0c5c561f0;  1 drivers
v0x55d0c4f52d00_0 .net "sum", 0 0, L_0x55d0c5c559e0;  1 drivers
v0x55d0c4f4adc0_0 .net "w1", 0 0, L_0x55d0c5c55970;  1 drivers
v0x55d0c4f4ae60_0 .net "w2", 0 0, L_0x55d0c5c55aa0;  1 drivers
v0x55d0c4f4d0b0_0 .net "w3", 0 0, L_0x55d0c5c55bb0;  1 drivers
v0x55d0c4f4d170_0 .net "w4", 0 0, L_0x55d0c5c55c70;  1 drivers
v0x55d0c4f525c0_0 .net "w5", 0 0, L_0x55d0c5c55ce0;  1 drivers
S_0x55d0c55b8ef0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c55db110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c56320 .functor XOR 1, L_0x55d0c5c567c0, L_0x55d0c5c56980, C4<0>, C4<0>;
L_0x55d0c5c56390 .functor XOR 1, L_0x55d0c5c56320, L_0x55d0c5c56b40, C4<0>, C4<0>;
L_0x55d0c5c56400 .functor AND 1, L_0x55d0c5c567c0, L_0x55d0c5c56980, C4<1>, C4<1>;
L_0x55d0c5c56470 .functor AND 1, L_0x55d0c5c567c0, L_0x55d0c5c56b40, C4<1>, C4<1>;
L_0x55d0c5c56530 .functor AND 1, L_0x55d0c5c56980, L_0x55d0c5c56b40, C4<1>, C4<1>;
L_0x55d0c5c565a0 .functor OR 1, L_0x55d0c5c56400, L_0x55d0c5c56470, C4<0>, C4<0>;
L_0x55d0c5c566b0 .functor OR 1, L_0x55d0c5c56530, L_0x55d0c5c565a0, C4<0>, C4<0>;
v0x55d0c4f508a0_0 .net "a", 0 0, L_0x55d0c5c567c0;  1 drivers
v0x55d0c4f50960_0 .net "b", 0 0, L_0x55d0c5c56980;  1 drivers
v0x55d0c4f4ecc0_0 .net "ca", 0 0, L_0x55d0c5c566b0;  1 drivers
v0x55d0c4f45430_0 .net "cin", 0 0, L_0x55d0c5c56b40;  1 drivers
v0x55d0c4f454d0_0 .net "sum", 0 0, L_0x55d0c5c56390;  1 drivers
v0x55d0c4f48c20_0 .net "w1", 0 0, L_0x55d0c5c56320;  1 drivers
v0x55d0c4f48cc0_0 .net "w2", 0 0, L_0x55d0c5c56400;  1 drivers
v0x55d0c4f47040_0 .net "w3", 0 0, L_0x55d0c5c56470;  1 drivers
v0x55d0c4f47100_0 .net "w4", 0 0, L_0x55d0c5c56530;  1 drivers
v0x55d0c4f20c80_0 .net "w5", 0 0, L_0x55d0c5c565a0;  1 drivers
S_0x55d0c55b85f0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5653660;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4eb7330_0 .net "a", 15 0, L_0x55d0c5c62ff0;  1 drivers
v0x55d0c4eb6c30_0 .net "b", 15 0, L_0x55d0c5c630e0;  1 drivers
v0x55d0c4ea62b0_0 .net "ca", 15 0, L_0x55d0c5c62e60;  1 drivers
v0x55d0c4eae9a0_0 .net "cin", 15 0, L_0x55d0c5c631d0;  1 drivers
v0x55d0c4eae310_0 .net "sum", 15 0, L_0x55d0c5c62d20;  1 drivers
L_0x55d0c5c5d330 .part L_0x55d0c5c62ff0, 0, 8;
L_0x55d0c5c5d3d0 .part L_0x55d0c5c630e0, 0, 8;
L_0x55d0c5c5d470 .part L_0x55d0c5c631d0, 0, 8;
L_0x55d0c5c62a50 .part L_0x55d0c5c62ff0, 8, 8;
L_0x55d0c5c62b40 .part L_0x55d0c5c630e0, 8, 8;
L_0x55d0c5c62c30 .part L_0x55d0c5c631d0, 8, 8;
L_0x55d0c5c62d20 .concat8 [ 8 8 0 0], L_0x55d0c5c5d060, L_0x55d0c5c62780;
L_0x55d0c5c62e60 .concat8 [ 8 8 0 0], L_0x55d0c5c5d1a0, L_0x55d0c5c628c0;
S_0x55d0c559fb20 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c55b85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4efc190_0 .net "a", 7 0, L_0x55d0c5c5d330;  1 drivers
v0x55d0c4eda200_0 .net "b", 7 0, L_0x55d0c5c5d3d0;  1 drivers
v0x55d0c4eeb3d0_0 .net "ca", 7 0, L_0x55d0c5c5d1a0;  1 drivers
v0x55d0c4eead40_0 .net "cin", 7 0, L_0x55d0c5c5d470;  1 drivers
v0x55d0c4efbb70_0 .net "sum", 7 0, L_0x55d0c5c5d060;  1 drivers
L_0x55d0c5c5a450 .part L_0x55d0c5c5d330, 0, 4;
L_0x55d0c5c5a4f0 .part L_0x55d0c5c5d3d0, 0, 4;
L_0x55d0c5c5a590 .part L_0x55d0c5c5d470, 0, 4;
L_0x55d0c5c5cde0 .part L_0x55d0c5c5d330, 4, 4;
L_0x55d0c5c5ced0 .part L_0x55d0c5c5d3d0, 4, 4;
L_0x55d0c5c5cfc0 .part L_0x55d0c5c5d470, 4, 4;
L_0x55d0c5c5d060 .concat8 [ 4 4 0 0], L_0x55d0c5c5a240, L_0x55d0c5c5cbd0;
L_0x55d0c5c5d1a0 .concat8 [ 4 4 0 0], L_0x55d0c5c5a2e0, L_0x55d0c5c5cc70;
S_0x55d0c55a7930 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c559fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f175c0_0 .net "a", 3 0, L_0x55d0c5c5a450;  1 drivers
v0x55d0c4f16f30_0 .net "b", 3 0, L_0x55d0c5c5a4f0;  1 drivers
v0x55d0c4f1f280_0 .net "ca", 3 0, L_0x55d0c5c5a2e0;  1 drivers
v0x55d0c4f1eb80_0 .net "cin", 3 0, L_0x55d0c5c5a590;  1 drivers
v0x55d0c4f16ce0_0 .net "sum", 3 0, L_0x55d0c5c5a240;  1 drivers
L_0x55d0c5c58200 .part L_0x55d0c5c5a450, 0, 1;
L_0x55d0c5c58330 .part L_0x55d0c5c5a4f0, 0, 1;
L_0x55d0c5c58460 .part L_0x55d0c5c5a590, 0, 1;
L_0x55d0c5c58a70 .part L_0x55d0c5c5a450, 1, 1;
L_0x55d0c5c58ba0 .part L_0x55d0c5c5a4f0, 1, 1;
L_0x55d0c5c58cd0 .part L_0x55d0c5c5a590, 1, 1;
L_0x55d0c5c59410 .part L_0x55d0c5c5a450, 2, 1;
L_0x55d0c5c59540 .part L_0x55d0c5c5a4f0, 2, 1;
L_0x55d0c5c596c0 .part L_0x55d0c5c5a590, 2, 1;
L_0x55d0c5c59c90 .part L_0x55d0c5c5a450, 3, 1;
L_0x55d0c5c59e50 .part L_0x55d0c5c5a4f0, 3, 1;
L_0x55d0c5c5a010 .part L_0x55d0c5c5a590, 3, 1;
L_0x55d0c5c5a240 .concat8 [ 1 1 1 1], L_0x55d0c5c57ce0, L_0x55d0c5c58600, L_0x55d0c5c58eb0, L_0x55d0c5c59860;
L_0x55d0c5c5a2e0 .concat8 [ 1 1 1 1], L_0x55d0c5c580f0, L_0x55d0c5c58960, L_0x55d0c5c59300, L_0x55d0c5c59b80;
S_0x55d0c55a7030 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c55a7930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c56d00 .functor XOR 1, L_0x55d0c5c58200, L_0x55d0c5c58330, C4<0>, C4<0>;
L_0x55d0c5c57ce0 .functor XOR 1, L_0x55d0c5c56d00, L_0x55d0c5c58460, C4<0>, C4<0>;
L_0x55d0c5c57da0 .functor AND 1, L_0x55d0c5c58200, L_0x55d0c5c58330, C4<1>, C4<1>;
L_0x55d0c5c57eb0 .functor AND 1, L_0x55d0c5c58200, L_0x55d0c5c58460, C4<1>, C4<1>;
L_0x55d0c5c57f70 .functor AND 1, L_0x55d0c5c58330, L_0x55d0c5c58460, C4<1>, C4<1>;
L_0x55d0c5c57fe0 .functor OR 1, L_0x55d0c5c57da0, L_0x55d0c5c57eb0, C4<0>, C4<0>;
L_0x55d0c5c580f0 .functor OR 1, L_0x55d0c5c57f70, L_0x55d0c5c57fe0, C4<0>, C4<0>;
v0x55d0c4f3acf0_0 .net "a", 0 0, L_0x55d0c5c58200;  1 drivers
v0x55d0c4f3ad90_0 .net "b", 0 0, L_0x55d0c5c58330;  1 drivers
v0x55d0c4f40200_0 .net "ca", 0 0, L_0x55d0c5c580f0;  1 drivers
v0x55d0c4f3e4e0_0 .net "cin", 0 0, L_0x55d0c5c58460;  1 drivers
v0x55d0c4f3e5a0_0 .net "sum", 0 0, L_0x55d0c5c57ce0;  1 drivers
v0x55d0c4f3c900_0 .net "w1", 0 0, L_0x55d0c5c56d00;  1 drivers
v0x55d0c4f3c9c0_0 .net "w2", 0 0, L_0x55d0c5c57da0;  1 drivers
v0x55d0c4f33070_0 .net "w3", 0 0, L_0x55d0c5c57eb0;  1 drivers
v0x55d0c4f33110_0 .net "w4", 0 0, L_0x55d0c5c57f70;  1 drivers
v0x55d0c4f36860_0 .net "w5", 0 0, L_0x55d0c5c57fe0;  1 drivers
S_0x55d0c55971d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c55a7930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c58590 .functor XOR 1, L_0x55d0c5c58a70, L_0x55d0c5c58ba0, C4<0>, C4<0>;
L_0x55d0c5c58600 .functor XOR 1, L_0x55d0c5c58590, L_0x55d0c5c58cd0, C4<0>, C4<0>;
L_0x55d0c5c58670 .functor AND 1, L_0x55d0c5c58a70, L_0x55d0c5c58ba0, C4<1>, C4<1>;
L_0x55d0c5c586e0 .functor AND 1, L_0x55d0c5c58a70, L_0x55d0c5c58cd0, C4<1>, C4<1>;
L_0x55d0c5c587a0 .functor AND 1, L_0x55d0c5c58ba0, L_0x55d0c5c58cd0, C4<1>, C4<1>;
L_0x55d0c5c58810 .functor OR 1, L_0x55d0c5c58670, L_0x55d0c5c586e0, C4<0>, C4<0>;
L_0x55d0c5c58960 .functor OR 1, L_0x55d0c5c587a0, L_0x55d0c5c58810, C4<0>, C4<0>;
v0x55d0c4f34c80_0 .net "a", 0 0, L_0x55d0c5c58a70;  1 drivers
v0x55d0c4f34d20_0 .net "b", 0 0, L_0x55d0c5c58ba0;  1 drivers
v0x55d0c4f28b80_0 .net "ca", 0 0, L_0x55d0c5c58960;  1 drivers
v0x55d0c4f284f0_0 .net "cin", 0 0, L_0x55d0c5c58cd0;  1 drivers
v0x55d0c4f285b0_0 .net "sum", 0 0, L_0x55d0c5c58600;  1 drivers
v0x55d0c4f30840_0 .net "w1", 0 0, L_0x55d0c5c58590;  1 drivers
v0x55d0c4f30900_0 .net "w2", 0 0, L_0x55d0c5c58670;  1 drivers
v0x55d0c4f30140_0 .net "w3", 0 0, L_0x55d0c5c586e0;  1 drivers
v0x55d0c4f301e0_0 .net "w4", 0 0, L_0x55d0c5c587a0;  1 drivers
v0x55d0c4f282a0_0 .net "w5", 0 0, L_0x55d0c5c58810;  1 drivers
S_0x55d0c55968d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c55a7930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c58e40 .functor XOR 1, L_0x55d0c5c59410, L_0x55d0c5c59540, C4<0>, C4<0>;
L_0x55d0c5c58eb0 .functor XOR 1, L_0x55d0c5c58e40, L_0x55d0c5c596c0, C4<0>, C4<0>;
L_0x55d0c5c58f70 .functor AND 1, L_0x55d0c5c59410, L_0x55d0c5c59540, C4<1>, C4<1>;
L_0x55d0c5c59080 .functor AND 1, L_0x55d0c5c59410, L_0x55d0c5c596c0, C4<1>, C4<1>;
L_0x55d0c5c59140 .functor AND 1, L_0x55d0c5c59540, L_0x55d0c5c596c0, C4<1>, C4<1>;
L_0x55d0c5c591b0 .functor OR 1, L_0x55d0c5c58f70, L_0x55d0c5c59080, C4<0>, C4<0>;
L_0x55d0c5c59300 .functor OR 1, L_0x55d0c5c59140, L_0x55d0c5c591b0, C4<0>, C4<0>;
v0x55d0c4f2a590_0 .net "a", 0 0, L_0x55d0c5c59410;  1 drivers
v0x55d0c4f2a650_0 .net "b", 0 0, L_0x55d0c5c59540;  1 drivers
v0x55d0c4f2faa0_0 .net "ca", 0 0, L_0x55d0c5c59300;  1 drivers
v0x55d0c4f2dd80_0 .net "cin", 0 0, L_0x55d0c5c596c0;  1 drivers
v0x55d0c4f2de20_0 .net "sum", 0 0, L_0x55d0c5c58eb0;  1 drivers
v0x55d0c4f2c1a0_0 .net "w1", 0 0, L_0x55d0c5c58e40;  1 drivers
v0x55d0c4f2c240_0 .net "w2", 0 0, L_0x55d0c5c58f70;  1 drivers
v0x55d0c4f22910_0 .net "w3", 0 0, L_0x55d0c5c59080;  1 drivers
v0x55d0c4f229d0_0 .net "w4", 0 0, L_0x55d0c5c59140;  1 drivers
v0x55d0c4f26100_0 .net "w5", 0 0, L_0x55d0c5c591b0;  1 drivers
S_0x55d0c558d910 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c55a7930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c597f0 .functor XOR 1, L_0x55d0c5c59c90, L_0x55d0c5c59e50, C4<0>, C4<0>;
L_0x55d0c5c59860 .functor XOR 1, L_0x55d0c5c597f0, L_0x55d0c5c5a010, C4<0>, C4<0>;
L_0x55d0c5c598d0 .functor AND 1, L_0x55d0c5c59c90, L_0x55d0c5c59e50, C4<1>, C4<1>;
L_0x55d0c5c59940 .functor AND 1, L_0x55d0c5c59c90, L_0x55d0c5c5a010, C4<1>, C4<1>;
L_0x55d0c5c59a00 .functor AND 1, L_0x55d0c5c59e50, L_0x55d0c5c5a010, C4<1>, C4<1>;
L_0x55d0c5c59a70 .functor OR 1, L_0x55d0c5c598d0, L_0x55d0c5c59940, C4<0>, C4<0>;
L_0x55d0c5c59b80 .functor OR 1, L_0x55d0c5c59a00, L_0x55d0c5c59a70, C4<0>, C4<0>;
v0x55d0c4f24520_0 .net "a", 0 0, L_0x55d0c5c59c90;  1 drivers
v0x55d0c4f245e0_0 .net "b", 0 0, L_0x55d0c5c59e50;  1 drivers
v0x55d0c4f0f7b0_0 .net "ca", 0 0, L_0x55d0c5c59b80;  1 drivers
v0x55d0c4f0f120_0 .net "cin", 0 0, L_0x55d0c5c5a010;  1 drivers
v0x55d0c4f0f1c0_0 .net "sum", 0 0, L_0x55d0c5c59860;  1 drivers
v0x55d0c4f1ff50_0 .net "w1", 0 0, L_0x55d0c5c597f0;  1 drivers
v0x55d0c4f1fff0_0 .net "w2", 0 0, L_0x55d0c5c598d0;  1 drivers
v0x55d0c4f1f850_0 .net "w3", 0 0, L_0x55d0c5c59940;  1 drivers
v0x55d0c4f1f910_0 .net "w4", 0 0, L_0x55d0c5c59a00;  1 drivers
v0x55d0c4f0eed0_0 .net "w5", 0 0, L_0x55d0c5c59a70;  1 drivers
S_0x55d0c558d690 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c559fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4eb86f0_0 .net "a", 3 0, L_0x55d0c5c5cde0;  1 drivers
v0x55d0c4edab80_0 .net "b", 3 0, L_0x55d0c5c5ced0;  1 drivers
v0x55d0c4eda750_0 .net "ca", 3 0, L_0x55d0c5c5cc70;  1 drivers
v0x55d0c4eda4a0_0 .net "cin", 3 0, L_0x55d0c5c5cfc0;  1 drivers
v0x55d0c4efc8e0_0 .net "sum", 3 0, L_0x55d0c5c5cbd0;  1 drivers
L_0x55d0c5c5ab90 .part L_0x55d0c5c5cde0, 0, 1;
L_0x55d0c5c5acc0 .part L_0x55d0c5c5ced0, 0, 1;
L_0x55d0c5c5adf0 .part L_0x55d0c5c5cfc0, 0, 1;
L_0x55d0c5c5b400 .part L_0x55d0c5c5cde0, 1, 1;
L_0x55d0c5c5b530 .part L_0x55d0c5c5ced0, 1, 1;
L_0x55d0c5c5b660 .part L_0x55d0c5c5cfc0, 1, 1;
L_0x55d0c5c5bda0 .part L_0x55d0c5c5cde0, 2, 1;
L_0x55d0c5c5bed0 .part L_0x55d0c5c5ced0, 2, 1;
L_0x55d0c5c5c050 .part L_0x55d0c5c5cfc0, 2, 1;
L_0x55d0c5c5c620 .part L_0x55d0c5c5cde0, 3, 1;
L_0x55d0c5c5c7e0 .part L_0x55d0c5c5ced0, 3, 1;
L_0x55d0c5c5c9a0 .part L_0x55d0c5c5cfc0, 3, 1;
L_0x55d0c5c5cbd0 .concat8 [ 1 1 1 1], L_0x55d0c5c5a630, L_0x55d0c5c5af90, L_0x55d0c5c5b840, L_0x55d0c5c5c1f0;
L_0x55d0c5c5cc70 .concat8 [ 1 1 1 1], L_0x55d0c5c5aa80, L_0x55d0c5c5b2f0, L_0x55d0c5c5bc90, L_0x55d0c5c5c510;
S_0x55d0c557b740 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c558d690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c5a1d0 .functor XOR 1, L_0x55d0c5c5ab90, L_0x55d0c5c5acc0, C4<0>, C4<0>;
L_0x55d0c5c5a630 .functor XOR 1, L_0x55d0c5c5a1d0, L_0x55d0c5c5adf0, C4<0>, C4<0>;
L_0x55d0c5c5a6f0 .functor AND 1, L_0x55d0c5c5ab90, L_0x55d0c5c5acc0, C4<1>, C4<1>;
L_0x55d0c5c5a800 .functor AND 1, L_0x55d0c5c5ab90, L_0x55d0c5c5adf0, C4<1>, C4<1>;
L_0x55d0c5c5a8c0 .functor AND 1, L_0x55d0c5c5acc0, L_0x55d0c5c5adf0, C4<1>, C4<1>;
L_0x55d0c5c5a930 .functor OR 1, L_0x55d0c5c5a6f0, L_0x55d0c5c5a800, C4<0>, C4<0>;
L_0x55d0c5c5aa80 .functor OR 1, L_0x55d0c5c5a8c0, L_0x55d0c5c5a930, C4<0>, C4<0>;
v0x55d0c4f18fd0_0 .net "a", 0 0, L_0x55d0c5c5ab90;  1 drivers
v0x55d0c4f19070_0 .net "b", 0 0, L_0x55d0c5c5acc0;  1 drivers
v0x55d0c4f1e4e0_0 .net "ca", 0 0, L_0x55d0c5c5aa80;  1 drivers
v0x55d0c4f1c7c0_0 .net "cin", 0 0, L_0x55d0c5c5adf0;  1 drivers
v0x55d0c4f1c880_0 .net "sum", 0 0, L_0x55d0c5c5a630;  1 drivers
v0x55d0c4f1abe0_0 .net "w1", 0 0, L_0x55d0c5c5a1d0;  1 drivers
v0x55d0c4f1aca0_0 .net "w2", 0 0, L_0x55d0c5c5a6f0;  1 drivers
v0x55d0c4f11350_0 .net "w3", 0 0, L_0x55d0c5c5a800;  1 drivers
v0x55d0c4f113f0_0 .net "w4", 0 0, L_0x55d0c5c5a8c0;  1 drivers
v0x55d0c4f14b40_0 .net "w5", 0 0, L_0x55d0c5c5a930;  1 drivers
S_0x55d0c5583550 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c558d690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c5af20 .functor XOR 1, L_0x55d0c5c5b400, L_0x55d0c5c5b530, C4<0>, C4<0>;
L_0x55d0c5c5af90 .functor XOR 1, L_0x55d0c5c5af20, L_0x55d0c5c5b660, C4<0>, C4<0>;
L_0x55d0c5c5b000 .functor AND 1, L_0x55d0c5c5b400, L_0x55d0c5c5b530, C4<1>, C4<1>;
L_0x55d0c5c5b070 .functor AND 1, L_0x55d0c5c5b400, L_0x55d0c5c5b660, C4<1>, C4<1>;
L_0x55d0c5c5b130 .functor AND 1, L_0x55d0c5c5b530, L_0x55d0c5c5b660, C4<1>, C4<1>;
L_0x55d0c5c5b1a0 .functor OR 1, L_0x55d0c5c5b000, L_0x55d0c5c5b070, C4<0>, C4<0>;
L_0x55d0c5c5b2f0 .functor OR 1, L_0x55d0c5c5b130, L_0x55d0c5c5b1a0, C4<0>, C4<0>;
v0x55d0c4f12f60_0 .net "a", 0 0, L_0x55d0c5c5b400;  1 drivers
v0x55d0c4f13000_0 .net "b", 0 0, L_0x55d0c5c5b530;  1 drivers
v0x55d0c4f06e60_0 .net "ca", 0 0, L_0x55d0c5c5b2f0;  1 drivers
v0x55d0c4f067d0_0 .net "cin", 0 0, L_0x55d0c5c5b660;  1 drivers
v0x55d0c4f06890_0 .net "sum", 0 0, L_0x55d0c5c5af90;  1 drivers
v0x55d0c4f0eb20_0 .net "w1", 0 0, L_0x55d0c5c5af20;  1 drivers
v0x55d0c4f0ebe0_0 .net "w2", 0 0, L_0x55d0c5c5b000;  1 drivers
v0x55d0c4f0e420_0 .net "w3", 0 0, L_0x55d0c5c5b070;  1 drivers
v0x55d0c4f0e4c0_0 .net "w4", 0 0, L_0x55d0c5c5b130;  1 drivers
v0x55d0c4f06580_0 .net "w5", 0 0, L_0x55d0c5c5b1a0;  1 drivers
S_0x55d0c5582c50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c558d690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c5b7d0 .functor XOR 1, L_0x55d0c5c5bda0, L_0x55d0c5c5bed0, C4<0>, C4<0>;
L_0x55d0c5c5b840 .functor XOR 1, L_0x55d0c5c5b7d0, L_0x55d0c5c5c050, C4<0>, C4<0>;
L_0x55d0c5c5b900 .functor AND 1, L_0x55d0c5c5bda0, L_0x55d0c5c5bed0, C4<1>, C4<1>;
L_0x55d0c5c5ba10 .functor AND 1, L_0x55d0c5c5bda0, L_0x55d0c5c5c050, C4<1>, C4<1>;
L_0x55d0c5c5bad0 .functor AND 1, L_0x55d0c5c5bed0, L_0x55d0c5c5c050, C4<1>, C4<1>;
L_0x55d0c5c5bb40 .functor OR 1, L_0x55d0c5c5b900, L_0x55d0c5c5ba10, C4<0>, C4<0>;
L_0x55d0c5c5bc90 .functor OR 1, L_0x55d0c5c5bad0, L_0x55d0c5c5bb40, C4<0>, C4<0>;
v0x55d0c4f08870_0 .net "a", 0 0, L_0x55d0c5c5bda0;  1 drivers
v0x55d0c4f08930_0 .net "b", 0 0, L_0x55d0c5c5bed0;  1 drivers
v0x55d0c4f0dd80_0 .net "ca", 0 0, L_0x55d0c5c5bc90;  1 drivers
v0x55d0c4f0c060_0 .net "cin", 0 0, L_0x55d0c5c5c050;  1 drivers
v0x55d0c4f0c100_0 .net "sum", 0 0, L_0x55d0c5c5b840;  1 drivers
v0x55d0c4f0a480_0 .net "w1", 0 0, L_0x55d0c5c5b7d0;  1 drivers
v0x55d0c4f0a520_0 .net "w2", 0 0, L_0x55d0c5c5b900;  1 drivers
v0x55d0c4f00bf0_0 .net "w3", 0 0, L_0x55d0c5c5ba10;  1 drivers
v0x55d0c4f00cb0_0 .net "w4", 0 0, L_0x55d0c5c5bad0;  1 drivers
v0x55d0c4f043e0_0 .net "w5", 0 0, L_0x55d0c5c5bb40;  1 drivers
S_0x55d0c5572df0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c558d690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c5c180 .functor XOR 1, L_0x55d0c5c5c620, L_0x55d0c5c5c7e0, C4<0>, C4<0>;
L_0x55d0c5c5c1f0 .functor XOR 1, L_0x55d0c5c5c180, L_0x55d0c5c5c9a0, C4<0>, C4<0>;
L_0x55d0c5c5c260 .functor AND 1, L_0x55d0c5c5c620, L_0x55d0c5c5c7e0, C4<1>, C4<1>;
L_0x55d0c5c5c2d0 .functor AND 1, L_0x55d0c5c5c620, L_0x55d0c5c5c9a0, C4<1>, C4<1>;
L_0x55d0c5c5c390 .functor AND 1, L_0x55d0c5c5c7e0, L_0x55d0c5c5c9a0, C4<1>, C4<1>;
L_0x55d0c5c5c400 .functor OR 1, L_0x55d0c5c5c260, L_0x55d0c5c5c2d0, C4<0>, C4<0>;
L_0x55d0c5c5c510 .functor OR 1, L_0x55d0c5c5c390, L_0x55d0c5c5c400, C4<0>, C4<0>;
v0x55d0c4f02800_0 .net "a", 0 0, L_0x55d0c5c5c620;  1 drivers
v0x55d0c4f028c0_0 .net "b", 0 0, L_0x55d0c5c5c7e0;  1 drivers
v0x55d0c4eb8450_0 .net "ca", 0 0, L_0x55d0c5c5c510;  1 drivers
v0x55d0c4efd670_0 .net "cin", 0 0, L_0x55d0c5c5c9a0;  1 drivers
v0x55d0c4efd710_0 .net "sum", 0 0, L_0x55d0c5c5c1f0;  1 drivers
v0x55d0c4efd360_0 .net "w1", 0 0, L_0x55d0c5c5c180;  1 drivers
v0x55d0c4efd400_0 .net "w2", 0 0, L_0x55d0c5c5c260;  1 drivers
v0x55d0c4eb8da0_0 .net "w3", 0 0, L_0x55d0c5c5c2d0;  1 drivers
v0x55d0c4eb8e60_0 .net "w4", 0 0, L_0x55d0c5c5c390;  1 drivers
v0x55d0c4eb89a0_0 .net "w5", 0 0, L_0x55d0c5c5c400;  1 drivers
S_0x55d0c55724f0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c55b85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4eb80a0_0 .net "a", 7 0, L_0x55d0c5c62a50;  1 drivers
v0x55d0c4eb7950_0 .net "b", 7 0, L_0x55d0c5c62b40;  1 drivers
v0x55d0c4e959c0_0 .net "ca", 7 0, L_0x55d0c5c628c0;  1 drivers
v0x55d0c4ea6b90_0 .net "cin", 7 0, L_0x55d0c5c62c30;  1 drivers
v0x55d0c4ea6500_0 .net "sum", 7 0, L_0x55d0c5c62780;  1 drivers
L_0x55d0c5c5fc20 .part L_0x55d0c5c62a50, 0, 4;
L_0x55d0c5c5fcc0 .part L_0x55d0c5c62b40, 0, 4;
L_0x55d0c5c5fd60 .part L_0x55d0c5c62c30, 0, 4;
L_0x55d0c5c624b0 .part L_0x55d0c5c62a50, 4, 4;
L_0x55d0c5c625a0 .part L_0x55d0c5c62b40, 4, 4;
L_0x55d0c5c62690 .part L_0x55d0c5c62c30, 4, 4;
L_0x55d0c5c62780 .concat8 [ 4 4 0 0], L_0x55d0c5c5fa10, L_0x55d0c5c622a0;
L_0x55d0c5c628c0 .concat8 [ 4 4 0 0], L_0x55d0c5c5fab0, L_0x55d0c5c62340;
S_0x55d0c5559a20 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c55724f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4ee0000_0 .net "a", 3 0, L_0x55d0c5c5fc20;  1 drivers
v0x55d0c4ede420_0 .net "b", 3 0, L_0x55d0c5c5fcc0;  1 drivers
v0x55d0c4ec96b0_0 .net "ca", 3 0, L_0x55d0c5c5fab0;  1 drivers
v0x55d0c4ec9020_0 .net "cin", 3 0, L_0x55d0c5c5fd60;  1 drivers
v0x55d0c4ed9e50_0 .net "sum", 3 0, L_0x55d0c5c5fa10;  1 drivers
L_0x55d0c5c5da30 .part L_0x55d0c5c5fc20, 0, 1;
L_0x55d0c5c5db60 .part L_0x55d0c5c5fcc0, 0, 1;
L_0x55d0c5c5dc90 .part L_0x55d0c5c5fd60, 0, 1;
L_0x55d0c5c5e260 .part L_0x55d0c5c5fc20, 1, 1;
L_0x55d0c5c5e390 .part L_0x55d0c5c5fcc0, 1, 1;
L_0x55d0c5c5e4c0 .part L_0x55d0c5c5fd60, 1, 1;
L_0x55d0c5c5eb80 .part L_0x55d0c5c5fc20, 2, 1;
L_0x55d0c5c5ecb0 .part L_0x55d0c5c5fcc0, 2, 1;
L_0x55d0c5c5ee30 .part L_0x55d0c5c5fd60, 2, 1;
L_0x55d0c5c5f400 .part L_0x55d0c5c5fc20, 3, 1;
L_0x55d0c5c5f620 .part L_0x55d0c5c5fcc0, 3, 1;
L_0x55d0c5c5f7e0 .part L_0x55d0c5c5fd60, 3, 1;
L_0x55d0c5c5fa10 .concat8 [ 1 1 1 1], L_0x55d0c5c5d510, L_0x55d0c5c5de30, L_0x55d0c5c5e660, L_0x55d0c5c5efd0;
L_0x55d0c5c5fab0 .concat8 [ 1 1 1 1], L_0x55d0c5c5d920, L_0x55d0c5c5e150, L_0x55d0c5c5ea70, L_0x55d0c5c5f2f0;
S_0x55d0c5561830 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5559a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c5cb60 .functor XOR 1, L_0x55d0c5c5da30, L_0x55d0c5c5db60, C4<0>, C4<0>;
L_0x55d0c5c5d510 .functor XOR 1, L_0x55d0c5c5cb60, L_0x55d0c5c5dc90, C4<0>, C4<0>;
L_0x55d0c5c5d5d0 .functor AND 1, L_0x55d0c5c5da30, L_0x55d0c5c5db60, C4<1>, C4<1>;
L_0x55d0c5c5d6e0 .functor AND 1, L_0x55d0c5c5da30, L_0x55d0c5c5dc90, C4<1>, C4<1>;
L_0x55d0c5c5d7a0 .functor AND 1, L_0x55d0c5c5db60, L_0x55d0c5c5dc90, C4<1>, C4<1>;
L_0x55d0c5c5d810 .functor OR 1, L_0x55d0c5c5d5d0, L_0x55d0c5c5d6e0, C4<0>, C4<0>;
L_0x55d0c5c5d920 .functor OR 1, L_0x55d0c5c5d7a0, L_0x55d0c5c5d810, C4<0>, C4<0>;
v0x55d0c4efb470_0 .net "a", 0 0, L_0x55d0c5c5da30;  1 drivers
v0x55d0c4efb530_0 .net "b", 0 0, L_0x55d0c5c5db60;  1 drivers
v0x55d0c4eeaaf0_0 .net "ca", 0 0, L_0x55d0c5c5d920;  1 drivers
v0x55d0c4ef31e0_0 .net "cin", 0 0, L_0x55d0c5c5dc90;  1 drivers
v0x55d0c4ef3280_0 .net "sum", 0 0, L_0x55d0c5c5d510;  1 drivers
v0x55d0c4ef2b50_0 .net "w1", 0 0, L_0x55d0c5c5cb60;  1 drivers
v0x55d0c4ef2bf0_0 .net "w2", 0 0, L_0x55d0c5c5d5d0;  1 drivers
v0x55d0c4efaea0_0 .net "w3", 0 0, L_0x55d0c5c5d6e0;  1 drivers
v0x55d0c4efaf60_0 .net "w4", 0 0, L_0x55d0c5c5d7a0;  1 drivers
v0x55d0c4efa7a0_0 .net "w5", 0 0, L_0x55d0c5c5d810;  1 drivers
S_0x55d0c5560f30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5559a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c5ddc0 .functor XOR 1, L_0x55d0c5c5e260, L_0x55d0c5c5e390, C4<0>, C4<0>;
L_0x55d0c5c5de30 .functor XOR 1, L_0x55d0c5c5ddc0, L_0x55d0c5c5e4c0, C4<0>, C4<0>;
L_0x55d0c5c5dea0 .functor AND 1, L_0x55d0c5c5e260, L_0x55d0c5c5e390, C4<1>, C4<1>;
L_0x55d0c5c5df10 .functor AND 1, L_0x55d0c5c5e260, L_0x55d0c5c5e4c0, C4<1>, C4<1>;
L_0x55d0c5c5dfd0 .functor AND 1, L_0x55d0c5c5e390, L_0x55d0c5c5e4c0, C4<1>, C4<1>;
L_0x55d0c5c5e040 .functor OR 1, L_0x55d0c5c5dea0, L_0x55d0c5c5df10, C4<0>, C4<0>;
L_0x55d0c5c5e150 .functor OR 1, L_0x55d0c5c5dfd0, L_0x55d0c5c5e040, C4<0>, C4<0>;
v0x55d0c4ef2900_0 .net "a", 0 0, L_0x55d0c5c5e260;  1 drivers
v0x55d0c4ef29c0_0 .net "b", 0 0, L_0x55d0c5c5e390;  1 drivers
v0x55d0c4ef4bf0_0 .net "ca", 0 0, L_0x55d0c5c5e150;  1 drivers
v0x55d0c4efa100_0 .net "cin", 0 0, L_0x55d0c5c5e4c0;  1 drivers
v0x55d0c4efa1a0_0 .net "sum", 0 0, L_0x55d0c5c5de30;  1 drivers
v0x55d0c4ef83e0_0 .net "w1", 0 0, L_0x55d0c5c5ddc0;  1 drivers
v0x55d0c4ef8480_0 .net "w2", 0 0, L_0x55d0c5c5dea0;  1 drivers
v0x55d0c4ef6800_0 .net "w3", 0 0, L_0x55d0c5c5df10;  1 drivers
v0x55d0c4ef68c0_0 .net "w4", 0 0, L_0x55d0c5c5dfd0;  1 drivers
v0x55d0c4eecf70_0 .net "w5", 0 0, L_0x55d0c5c5e040;  1 drivers
S_0x55d0c55510d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5559a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c5e5f0 .functor XOR 1, L_0x55d0c5c5eb80, L_0x55d0c5c5ecb0, C4<0>, C4<0>;
L_0x55d0c5c5e660 .functor XOR 1, L_0x55d0c5c5e5f0, L_0x55d0c5c5ee30, C4<0>, C4<0>;
L_0x55d0c5c5e720 .functor AND 1, L_0x55d0c5c5eb80, L_0x55d0c5c5ecb0, C4<1>, C4<1>;
L_0x55d0c5c5e830 .functor AND 1, L_0x55d0c5c5eb80, L_0x55d0c5c5ee30, C4<1>, C4<1>;
L_0x55d0c5c5e8f0 .functor AND 1, L_0x55d0c5c5ecb0, L_0x55d0c5c5ee30, C4<1>, C4<1>;
L_0x55d0c5c5e960 .functor OR 1, L_0x55d0c5c5e720, L_0x55d0c5c5e830, C4<0>, C4<0>;
L_0x55d0c5c5ea70 .functor OR 1, L_0x55d0c5c5e8f0, L_0x55d0c5c5e960, C4<0>, C4<0>;
v0x55d0c4ef0760_0 .net "a", 0 0, L_0x55d0c5c5eb80;  1 drivers
v0x55d0c4ef0800_0 .net "b", 0 0, L_0x55d0c5c5ecb0;  1 drivers
v0x55d0c4eeeb80_0 .net "ca", 0 0, L_0x55d0c5c5ea70;  1 drivers
v0x55d0c4ee2a80_0 .net "cin", 0 0, L_0x55d0c5c5ee30;  1 drivers
v0x55d0c4ee2b40_0 .net "sum", 0 0, L_0x55d0c5c5e660;  1 drivers
v0x55d0c4ee23f0_0 .net "w1", 0 0, L_0x55d0c5c5e5f0;  1 drivers
v0x55d0c4ee24b0_0 .net "w2", 0 0, L_0x55d0c5c5e720;  1 drivers
v0x55d0c4eea740_0 .net "w3", 0 0, L_0x55d0c5c5e830;  1 drivers
v0x55d0c4eea7e0_0 .net "w4", 0 0, L_0x55d0c5c5e8f0;  1 drivers
v0x55d0c4eea040_0 .net "w5", 0 0, L_0x55d0c5c5e960;  1 drivers
S_0x55d0c55507d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5559a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c5ef60 .functor XOR 1, L_0x55d0c5c5f400, L_0x55d0c5c5f620, C4<0>, C4<0>;
L_0x55d0c5c5efd0 .functor XOR 1, L_0x55d0c5c5ef60, L_0x55d0c5c5f7e0, C4<0>, C4<0>;
L_0x55d0c5c5f040 .functor AND 1, L_0x55d0c5c5f400, L_0x55d0c5c5f620, C4<1>, C4<1>;
L_0x55d0c5c5f0b0 .functor AND 1, L_0x55d0c5c5f400, L_0x55d0c5c5f7e0, C4<1>, C4<1>;
L_0x55d0c5c5f170 .functor AND 1, L_0x55d0c5c5f620, L_0x55d0c5c5f7e0, C4<1>, C4<1>;
L_0x55d0c5c5f1e0 .functor OR 1, L_0x55d0c5c5f040, L_0x55d0c5c5f0b0, C4<0>, C4<0>;
L_0x55d0c5c5f2f0 .functor OR 1, L_0x55d0c5c5f170, L_0x55d0c5c5f1e0, C4<0>, C4<0>;
v0x55d0c4ee21a0_0 .net "a", 0 0, L_0x55d0c5c5f400;  1 drivers
v0x55d0c4ee4490_0 .net "b", 0 0, L_0x55d0c5c5f620;  1 drivers
v0x55d0c4ee4550_0 .net "ca", 0 0, L_0x55d0c5c5f2f0;  1 drivers
v0x55d0c4ee99a0_0 .net "cin", 0 0, L_0x55d0c5c5f7e0;  1 drivers
v0x55d0c4ee9a60_0 .net "sum", 0 0, L_0x55d0c5c5efd0;  1 drivers
v0x55d0c4ee7c80_0 .net "w1", 0 0, L_0x55d0c5c5ef60;  1 drivers
v0x55d0c4ee7d40_0 .net "w2", 0 0, L_0x55d0c5c5f040;  1 drivers
v0x55d0c4ee60a0_0 .net "w3", 0 0, L_0x55d0c5c5f0b0;  1 drivers
v0x55d0c4ee6140_0 .net "w4", 0 0, L_0x55d0c5c5f170;  1 drivers
v0x55d0c4edc8a0_0 .net "w5", 0 0, L_0x55d0c5c5f1e0;  1 drivers
S_0x55d0c5536f00 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c55724f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4ebe2e0_0 .net "a", 3 0, L_0x55d0c5c624b0;  1 drivers
v0x55d0c4ebc700_0 .net "b", 3 0, L_0x55d0c5c625a0;  1 drivers
v0x55d0c4e96340_0 .net "ca", 3 0, L_0x55d0c5c62340;  1 drivers
v0x55d0c4e95f10_0 .net "cin", 3 0, L_0x55d0c5c62690;  1 drivers
v0x55d0c4e95c60_0 .net "sum", 3 0, L_0x55d0c5c622a0;  1 drivers
L_0x55d0c5c60320 .part L_0x55d0c5c624b0, 0, 1;
L_0x55d0c5c60450 .part L_0x55d0c5c625a0, 0, 1;
L_0x55d0c5c60580 .part L_0x55d0c5c62690, 0, 1;
L_0x55d0c5c60b50 .part L_0x55d0c5c624b0, 1, 1;
L_0x55d0c5c60c80 .part L_0x55d0c5c625a0, 1, 1;
L_0x55d0c5c60db0 .part L_0x55d0c5c62690, 1, 1;
L_0x55d0c5c61470 .part L_0x55d0c5c624b0, 2, 1;
L_0x55d0c5c615a0 .part L_0x55d0c5c625a0, 2, 1;
L_0x55d0c5c61720 .part L_0x55d0c5c62690, 2, 1;
L_0x55d0c5c61cf0 .part L_0x55d0c5c624b0, 3, 1;
L_0x55d0c5c61eb0 .part L_0x55d0c5c625a0, 3, 1;
L_0x55d0c5c62070 .part L_0x55d0c5c62690, 3, 1;
L_0x55d0c5c622a0 .concat8 [ 1 1 1 1], L_0x55d0c5c5fe00, L_0x55d0c5c60720, L_0x55d0c5c60f50, L_0x55d0c5c618c0;
L_0x55d0c5c62340 .concat8 [ 1 1 1 1], L_0x55d0c5c60210, L_0x55d0c5c60a40, L_0x55d0c5c61360, L_0x55d0c5c61be0;
S_0x55d0c553ed10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5536f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c5f9a0 .functor XOR 1, L_0x55d0c5c60320, L_0x55d0c5c60450, C4<0>, C4<0>;
L_0x55d0c5c5fe00 .functor XOR 1, L_0x55d0c5c5f9a0, L_0x55d0c5c60580, C4<0>, C4<0>;
L_0x55d0c5c5fec0 .functor AND 1, L_0x55d0c5c60320, L_0x55d0c5c60450, C4<1>, C4<1>;
L_0x55d0c5c5ffd0 .functor AND 1, L_0x55d0c5c60320, L_0x55d0c5c60580, C4<1>, C4<1>;
L_0x55d0c5c60090 .functor AND 1, L_0x55d0c5c60450, L_0x55d0c5c60580, C4<1>, C4<1>;
L_0x55d0c5c60100 .functor OR 1, L_0x55d0c5c5fec0, L_0x55d0c5c5ffd0, C4<0>, C4<0>;
L_0x55d0c5c60210 .functor OR 1, L_0x55d0c5c60090, L_0x55d0c5c60100, C4<0>, C4<0>;
v0x55d0c4ed9750_0 .net "a", 0 0, L_0x55d0c5c60320;  1 drivers
v0x55d0c4ed97f0_0 .net "b", 0 0, L_0x55d0c5c60450;  1 drivers
v0x55d0c4ec8dd0_0 .net "ca", 0 0, L_0x55d0c5c60210;  1 drivers
v0x55d0c4ed14c0_0 .net "cin", 0 0, L_0x55d0c5c60580;  1 drivers
v0x55d0c4ed1580_0 .net "sum", 0 0, L_0x55d0c5c5fe00;  1 drivers
v0x55d0c4ed0e30_0 .net "w1", 0 0, L_0x55d0c5c5f9a0;  1 drivers
v0x55d0c4ed0ef0_0 .net "w2", 0 0, L_0x55d0c5c5fec0;  1 drivers
v0x55d0c4ed9180_0 .net "w3", 0 0, L_0x55d0c5c5ffd0;  1 drivers
v0x55d0c4ed9220_0 .net "w4", 0 0, L_0x55d0c5c60090;  1 drivers
v0x55d0c4ed8a80_0 .net "w5", 0 0, L_0x55d0c5c60100;  1 drivers
S_0x55d0c553e410 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5536f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c606b0 .functor XOR 1, L_0x55d0c5c60b50, L_0x55d0c5c60c80, C4<0>, C4<0>;
L_0x55d0c5c60720 .functor XOR 1, L_0x55d0c5c606b0, L_0x55d0c5c60db0, C4<0>, C4<0>;
L_0x55d0c5c60790 .functor AND 1, L_0x55d0c5c60b50, L_0x55d0c5c60c80, C4<1>, C4<1>;
L_0x55d0c5c60800 .functor AND 1, L_0x55d0c5c60b50, L_0x55d0c5c60db0, C4<1>, C4<1>;
L_0x55d0c5c608c0 .functor AND 1, L_0x55d0c5c60c80, L_0x55d0c5c60db0, C4<1>, C4<1>;
L_0x55d0c5c60930 .functor OR 1, L_0x55d0c5c60790, L_0x55d0c5c60800, C4<0>, C4<0>;
L_0x55d0c5c60a40 .functor OR 1, L_0x55d0c5c608c0, L_0x55d0c5c60930, C4<0>, C4<0>;
v0x55d0c4ed0be0_0 .net "a", 0 0, L_0x55d0c5c60b50;  1 drivers
v0x55d0c4ed0c80_0 .net "b", 0 0, L_0x55d0c5c60c80;  1 drivers
v0x55d0c4ed2ed0_0 .net "ca", 0 0, L_0x55d0c5c60a40;  1 drivers
v0x55d0c4ed83e0_0 .net "cin", 0 0, L_0x55d0c5c60db0;  1 drivers
v0x55d0c4ed84a0_0 .net "sum", 0 0, L_0x55d0c5c60720;  1 drivers
v0x55d0c4ed66c0_0 .net "w1", 0 0, L_0x55d0c5c606b0;  1 drivers
v0x55d0c4ed6780_0 .net "w2", 0 0, L_0x55d0c5c60790;  1 drivers
v0x55d0c4ed4ae0_0 .net "w3", 0 0, L_0x55d0c5c60800;  1 drivers
v0x55d0c4ed4b80_0 .net "w4", 0 0, L_0x55d0c5c608c0;  1 drivers
v0x55d0c4ecb250_0 .net "w5", 0 0, L_0x55d0c5c60930;  1 drivers
S_0x55d0c552e5b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5536f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c60ee0 .functor XOR 1, L_0x55d0c5c61470, L_0x55d0c5c615a0, C4<0>, C4<0>;
L_0x55d0c5c60f50 .functor XOR 1, L_0x55d0c5c60ee0, L_0x55d0c5c61720, C4<0>, C4<0>;
L_0x55d0c5c61010 .functor AND 1, L_0x55d0c5c61470, L_0x55d0c5c615a0, C4<1>, C4<1>;
L_0x55d0c5c61120 .functor AND 1, L_0x55d0c5c61470, L_0x55d0c5c61720, C4<1>, C4<1>;
L_0x55d0c5c611e0 .functor AND 1, L_0x55d0c5c615a0, L_0x55d0c5c61720, C4<1>, C4<1>;
L_0x55d0c5c61250 .functor OR 1, L_0x55d0c5c61010, L_0x55d0c5c61120, C4<0>, C4<0>;
L_0x55d0c5c61360 .functor OR 1, L_0x55d0c5c611e0, L_0x55d0c5c61250, C4<0>, C4<0>;
v0x55d0c4ecea40_0 .net "a", 0 0, L_0x55d0c5c61470;  1 drivers
v0x55d0c4eceb00_0 .net "b", 0 0, L_0x55d0c5c615a0;  1 drivers
v0x55d0c4ecce60_0 .net "ca", 0 0, L_0x55d0c5c61360;  1 drivers
v0x55d0c4ec0d60_0 .net "cin", 0 0, L_0x55d0c5c61720;  1 drivers
v0x55d0c4ec0e00_0 .net "sum", 0 0, L_0x55d0c5c60f50;  1 drivers
v0x55d0c4ec06d0_0 .net "w1", 0 0, L_0x55d0c5c60ee0;  1 drivers
v0x55d0c4ec0770_0 .net "w2", 0 0, L_0x55d0c5c61010;  1 drivers
v0x55d0c4ec8a20_0 .net "w3", 0 0, L_0x55d0c5c61120;  1 drivers
v0x55d0c4ec8ae0_0 .net "w4", 0 0, L_0x55d0c5c611e0;  1 drivers
v0x55d0c4ec8320_0 .net "w5", 0 0, L_0x55d0c5c61250;  1 drivers
S_0x55d0c552dcb0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5536f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c61850 .functor XOR 1, L_0x55d0c5c61cf0, L_0x55d0c5c61eb0, C4<0>, C4<0>;
L_0x55d0c5c618c0 .functor XOR 1, L_0x55d0c5c61850, L_0x55d0c5c62070, C4<0>, C4<0>;
L_0x55d0c5c61930 .functor AND 1, L_0x55d0c5c61cf0, L_0x55d0c5c61eb0, C4<1>, C4<1>;
L_0x55d0c5c619a0 .functor AND 1, L_0x55d0c5c61cf0, L_0x55d0c5c62070, C4<1>, C4<1>;
L_0x55d0c5c61a60 .functor AND 1, L_0x55d0c5c61eb0, L_0x55d0c5c62070, C4<1>, C4<1>;
L_0x55d0c5c61ad0 .functor OR 1, L_0x55d0c5c61930, L_0x55d0c5c619a0, C4<0>, C4<0>;
L_0x55d0c5c61be0 .functor OR 1, L_0x55d0c5c61a60, L_0x55d0c5c61ad0, C4<0>, C4<0>;
v0x55d0c4ec0480_0 .net "a", 0 0, L_0x55d0c5c61cf0;  1 drivers
v0x55d0c4ec0540_0 .net "b", 0 0, L_0x55d0c5c61eb0;  1 drivers
v0x55d0c4ec2770_0 .net "ca", 0 0, L_0x55d0c5c61be0;  1 drivers
v0x55d0c4ec7c80_0 .net "cin", 0 0, L_0x55d0c5c62070;  1 drivers
v0x55d0c4ec7d20_0 .net "sum", 0 0, L_0x55d0c5c618c0;  1 drivers
v0x55d0c4ec5f60_0 .net "w1", 0 0, L_0x55d0c5c61850;  1 drivers
v0x55d0c4ec6000_0 .net "w2", 0 0, L_0x55d0c5c61930;  1 drivers
v0x55d0c4ec4380_0 .net "w3", 0 0, L_0x55d0c5c619a0;  1 drivers
v0x55d0c4ec4440_0 .net "w4", 0 0, L_0x55d0c5c61a60;  1 drivers
v0x55d0c4ebaaf0_0 .net "w5", 0 0, L_0x55d0c5c61ad0;  1 drivers
S_0x55d0c55151e0 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c5653f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4d99480_0 .net "a", 31 0, L_0x55d0c5c7a830;  1 drivers
v0x55d0c4da17d0_0 .net "b", 31 0, L_0x55d0c5c7a920;  1 drivers
v0x55d0c4da10d0_0 .net "ca", 31 0, L_0x55d0c5c7a6a0;  1 drivers
v0x55d0c4d99230_0 .net "cin", 31 0, L_0x55d0c5c7aa10;  1 drivers
v0x55d0c4d9b520_0 .net "sum", 31 0, L_0x55d0c5c7a560;  1 drivers
L_0x55d0c5c6eb70 .part L_0x55d0c5c7a830, 0, 16;
L_0x55d0c5c6ec10 .part L_0x55d0c5c7a920, 0, 16;
L_0x55d0c5c6ecb0 .part L_0x55d0c5c7aa10, 0, 16;
L_0x55d0c5c7a290 .part L_0x55d0c5c7a830, 16, 16;
L_0x55d0c5c7a380 .part L_0x55d0c5c7a920, 16, 16;
L_0x55d0c5c7a470 .part L_0x55d0c5c7aa10, 16, 16;
L_0x55d0c5c7a560 .concat8 [ 16 16 0 0], L_0x55d0c5c6e8a0, L_0x55d0c5c79fc0;
L_0x55d0c5c7a6a0 .concat8 [ 16 16 0 0], L_0x55d0c5c6e9e0, L_0x55d0c5c7a100;
S_0x55d0c551cff0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c55151e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4e1b8b0_0 .net "a", 15 0, L_0x55d0c5c6eb70;  1 drivers
v0x55d0c4e23fa0_0 .net "b", 15 0, L_0x55d0c5c6ec10;  1 drivers
v0x55d0c4e23910_0 .net "ca", 15 0, L_0x55d0c5c6e9e0;  1 drivers
v0x55d0c4e2bc60_0 .net "cin", 15 0, L_0x55d0c5c6ecb0;  1 drivers
v0x55d0c4e2b560_0 .net "sum", 15 0, L_0x55d0c5c6e8a0;  1 drivers
L_0x55d0c5c68d10 .part L_0x55d0c5c6eb70, 0, 8;
L_0x55d0c5c68db0 .part L_0x55d0c5c6ec10, 0, 8;
L_0x55d0c5c68e50 .part L_0x55d0c5c6ecb0, 0, 8;
L_0x55d0c5c6e5d0 .part L_0x55d0c5c6eb70, 8, 8;
L_0x55d0c5c6e6c0 .part L_0x55d0c5c6ec10, 8, 8;
L_0x55d0c5c6e7b0 .part L_0x55d0c5c6ecb0, 8, 8;
L_0x55d0c5c6e8a0 .concat8 [ 8 8 0 0], L_0x55d0c5c68a40, L_0x55d0c5c6e300;
L_0x55d0c5c6e9e0 .concat8 [ 8 8 0 0], L_0x55d0c5c68b80, L_0x55d0c5c6e440;
S_0x55d0c551c6f0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c551cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4e609d0_0 .net "a", 7 0, L_0x55d0c5c68d10;  1 drivers
v0x55d0c4e60340_0 .net "b", 7 0, L_0x55d0c5c68db0;  1 drivers
v0x55d0c4e71170_0 .net "ca", 7 0, L_0x55d0c5c68b80;  1 drivers
v0x55d0c4e70a70_0 .net "cin", 7 0, L_0x55d0c5c68e50;  1 drivers
v0x55d0c4e600f0_0 .net "sum", 7 0, L_0x55d0c5c68a40;  1 drivers
L_0x55d0c5c65e20 .part L_0x55d0c5c68d10, 0, 4;
L_0x55d0c5c65ec0 .part L_0x55d0c5c68db0, 0, 4;
L_0x55d0c5c65f60 .part L_0x55d0c5c68e50, 0, 4;
L_0x55d0c5c68730 .part L_0x55d0c5c68d10, 4, 4;
L_0x55d0c5c68820 .part L_0x55d0c5c68db0, 4, 4;
L_0x55d0c5c68910 .part L_0x55d0c5c68e50, 4, 4;
L_0x55d0c5c68a40 .concat8 [ 4 4 0 0], L_0x55d0c5c65c10, L_0x55d0c5c68520;
L_0x55d0c5c68b80 .concat8 [ 4 4 0 0], L_0x55d0c5c65cb0, L_0x55d0c5c685c0;
S_0x55d0c550c890 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c551c6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e94940_0 .net "a", 3 0, L_0x55d0c5c65e20;  1 drivers
v0x55d0c4e94240_0 .net "b", 3 0, L_0x55d0c5c65ec0;  1 drivers
v0x55d0c4e8c3a0_0 .net "ca", 3 0, L_0x55d0c5c65cb0;  1 drivers
v0x55d0c4e8e690_0 .net "cin", 3 0, L_0x55d0c5c65f60;  1 drivers
v0x55d0c4e93ba0_0 .net "sum", 3 0, L_0x55d0c5c65c10;  1 drivers
L_0x55d0c5c63c90 .part L_0x55d0c5c65e20, 0, 1;
L_0x55d0c5c63dc0 .part L_0x55d0c5c65ec0, 0, 1;
L_0x55d0c5c63ef0 .part L_0x55d0c5c65f60, 0, 1;
L_0x55d0c5c644c0 .part L_0x55d0c5c65e20, 1, 1;
L_0x55d0c5c645f0 .part L_0x55d0c5c65ec0, 1, 1;
L_0x55d0c5c64720 .part L_0x55d0c5c65f60, 1, 1;
L_0x55d0c5c64de0 .part L_0x55d0c5c65e20, 2, 1;
L_0x55d0c5c64f10 .part L_0x55d0c5c65ec0, 2, 1;
L_0x55d0c5c65090 .part L_0x55d0c5c65f60, 2, 1;
L_0x55d0c5c65660 .part L_0x55d0c5c65e20, 3, 1;
L_0x55d0c5c65820 .part L_0x55d0c5c65ec0, 3, 1;
L_0x55d0c5c659e0 .part L_0x55d0c5c65f60, 3, 1;
L_0x55d0c5c65c10 .concat8 [ 1 1 1 1], L_0x55d0c5c63770, L_0x55d0c5c64090, L_0x55d0c5c648c0, L_0x55d0c5c65230;
L_0x55d0c5c65cb0 .concat8 [ 1 1 1 1], L_0x55d0c5c63b80, L_0x55d0c5c643b0, L_0x55d0c5c64cd0, L_0x55d0c5c65550;
S_0x55d0c550bf90 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c550c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c62230 .functor XOR 1, L_0x55d0c5c63c90, L_0x55d0c5c63dc0, C4<0>, C4<0>;
L_0x55d0c5c63770 .functor XOR 1, L_0x55d0c5c62230, L_0x55d0c5c63ef0, C4<0>, C4<0>;
L_0x55d0c5c63830 .functor AND 1, L_0x55d0c5c63c90, L_0x55d0c5c63dc0, C4<1>, C4<1>;
L_0x55d0c5c63940 .functor AND 1, L_0x55d0c5c63c90, L_0x55d0c5c63ef0, C4<1>, C4<1>;
L_0x55d0c5c63a00 .functor AND 1, L_0x55d0c5c63dc0, L_0x55d0c5c63ef0, C4<1>, C4<1>;
L_0x55d0c5c63a70 .functor OR 1, L_0x55d0c5c63830, L_0x55d0c5c63940, C4<0>, C4<0>;
L_0x55d0c5c63b80 .functor OR 1, L_0x55d0c5c63a00, L_0x55d0c5c63a70, C4<0>, C4<0>;
v0x55d0c4eb3ba0_0 .net "a", 0 0, L_0x55d0c5c63c90;  1 drivers
v0x55d0c4eb3c60_0 .net "b", 0 0, L_0x55d0c5c63dc0;  1 drivers
v0x55d0c4eb1fc0_0 .net "ca", 0 0, L_0x55d0c5c63b80;  1 drivers
v0x55d0c4ea8730_0 .net "cin", 0 0, L_0x55d0c5c63ef0;  1 drivers
v0x55d0c4ea87d0_0 .net "sum", 0 0, L_0x55d0c5c63770;  1 drivers
v0x55d0c4eabf20_0 .net "w1", 0 0, L_0x55d0c5c62230;  1 drivers
v0x55d0c4eabfc0_0 .net "w2", 0 0, L_0x55d0c5c63830;  1 drivers
v0x55d0c4eaa340_0 .net "w3", 0 0, L_0x55d0c5c63940;  1 drivers
v0x55d0c4eaa400_0 .net "w4", 0 0, L_0x55d0c5c63a00;  1 drivers
v0x55d0c4e9e240_0 .net "w5", 0 0, L_0x55d0c5c63a70;  1 drivers
S_0x55d0c5502f10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c550c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c64020 .functor XOR 1, L_0x55d0c5c644c0, L_0x55d0c5c645f0, C4<0>, C4<0>;
L_0x55d0c5c64090 .functor XOR 1, L_0x55d0c5c64020, L_0x55d0c5c64720, C4<0>, C4<0>;
L_0x55d0c5c64100 .functor AND 1, L_0x55d0c5c644c0, L_0x55d0c5c645f0, C4<1>, C4<1>;
L_0x55d0c5c64170 .functor AND 1, L_0x55d0c5c644c0, L_0x55d0c5c64720, C4<1>, C4<1>;
L_0x55d0c5c64230 .functor AND 1, L_0x55d0c5c645f0, L_0x55d0c5c64720, C4<1>, C4<1>;
L_0x55d0c5c642a0 .functor OR 1, L_0x55d0c5c64100, L_0x55d0c5c64170, C4<0>, C4<0>;
L_0x55d0c5c643b0 .functor OR 1, L_0x55d0c5c64230, L_0x55d0c5c642a0, C4<0>, C4<0>;
v0x55d0c4e9dbb0_0 .net "a", 0 0, L_0x55d0c5c644c0;  1 drivers
v0x55d0c4e9dc70_0 .net "b", 0 0, L_0x55d0c5c645f0;  1 drivers
v0x55d0c4ea5f00_0 .net "ca", 0 0, L_0x55d0c5c643b0;  1 drivers
v0x55d0c4ea5800_0 .net "cin", 0 0, L_0x55d0c5c64720;  1 drivers
v0x55d0c4ea58a0_0 .net "sum", 0 0, L_0x55d0c5c64090;  1 drivers
v0x55d0c4e9d960_0 .net "w1", 0 0, L_0x55d0c5c64020;  1 drivers
v0x55d0c4e9da00_0 .net "w2", 0 0, L_0x55d0c5c64100;  1 drivers
v0x55d0c4e9fc50_0 .net "w3", 0 0, L_0x55d0c5c64170;  1 drivers
v0x55d0c4e9fd10_0 .net "w4", 0 0, L_0x55d0c5c64230;  1 drivers
v0x55d0c4ea5160_0 .net "w5", 0 0, L_0x55d0c5c642a0;  1 drivers
S_0x55d0c5502c90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c550c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c64850 .functor XOR 1, L_0x55d0c5c64de0, L_0x55d0c5c64f10, C4<0>, C4<0>;
L_0x55d0c5c648c0 .functor XOR 1, L_0x55d0c5c64850, L_0x55d0c5c65090, C4<0>, C4<0>;
L_0x55d0c5c64980 .functor AND 1, L_0x55d0c5c64de0, L_0x55d0c5c64f10, C4<1>, C4<1>;
L_0x55d0c5c64a90 .functor AND 1, L_0x55d0c5c64de0, L_0x55d0c5c65090, C4<1>, C4<1>;
L_0x55d0c5c64b50 .functor AND 1, L_0x55d0c5c64f10, L_0x55d0c5c65090, C4<1>, C4<1>;
L_0x55d0c5c64bc0 .functor OR 1, L_0x55d0c5c64980, L_0x55d0c5c64a90, C4<0>, C4<0>;
L_0x55d0c5c64cd0 .functor OR 1, L_0x55d0c5c64b50, L_0x55d0c5c64bc0, C4<0>, C4<0>;
v0x55d0c4ea3440_0 .net "a", 0 0, L_0x55d0c5c64de0;  1 drivers
v0x55d0c4ea34e0_0 .net "b", 0 0, L_0x55d0c5c64f10;  1 drivers
v0x55d0c4ea1860_0 .net "ca", 0 0, L_0x55d0c5c64cd0;  1 drivers
v0x55d0c4e97fd0_0 .net "cin", 0 0, L_0x55d0c5c65090;  1 drivers
v0x55d0c4e98090_0 .net "sum", 0 0, L_0x55d0c5c648c0;  1 drivers
v0x55d0c4e9b7c0_0 .net "w1", 0 0, L_0x55d0c5c64850;  1 drivers
v0x55d0c4e9b880_0 .net "w2", 0 0, L_0x55d0c5c64980;  1 drivers
v0x55d0c4e99be0_0 .net "w3", 0 0, L_0x55d0c5c64a90;  1 drivers
v0x55d0c4e99c80_0 .net "w4", 0 0, L_0x55d0c5c64b50;  1 drivers
v0x55d0c4e84e70_0 .net "w5", 0 0, L_0x55d0c5c64bc0;  1 drivers
S_0x55d0c5502a20 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c550c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c651c0 .functor XOR 1, L_0x55d0c5c65660, L_0x55d0c5c65820, C4<0>, C4<0>;
L_0x55d0c5c65230 .functor XOR 1, L_0x55d0c5c651c0, L_0x55d0c5c659e0, C4<0>, C4<0>;
L_0x55d0c5c652a0 .functor AND 1, L_0x55d0c5c65660, L_0x55d0c5c65820, C4<1>, C4<1>;
L_0x55d0c5c65310 .functor AND 1, L_0x55d0c5c65660, L_0x55d0c5c659e0, C4<1>, C4<1>;
L_0x55d0c5c653d0 .functor AND 1, L_0x55d0c5c65820, L_0x55d0c5c659e0, C4<1>, C4<1>;
L_0x55d0c5c65440 .functor OR 1, L_0x55d0c5c652a0, L_0x55d0c5c65310, C4<0>, C4<0>;
L_0x55d0c5c65550 .functor OR 1, L_0x55d0c5c653d0, L_0x55d0c5c65440, C4<0>, C4<0>;
v0x55d0c4e847e0_0 .net "a", 0 0, L_0x55d0c5c65660;  1 drivers
v0x55d0c4e95610_0 .net "b", 0 0, L_0x55d0c5c65820;  1 drivers
v0x55d0c4e956d0_0 .net "ca", 0 0, L_0x55d0c5c65550;  1 drivers
v0x55d0c4e94f10_0 .net "cin", 0 0, L_0x55d0c5c659e0;  1 drivers
v0x55d0c4e94fd0_0 .net "sum", 0 0, L_0x55d0c5c65230;  1 drivers
v0x55d0c4e84590_0 .net "w1", 0 0, L_0x55d0c5c651c0;  1 drivers
v0x55d0c4e84650_0 .net "w2", 0 0, L_0x55d0c5c652a0;  1 drivers
v0x55d0c4e8cc80_0 .net "w3", 0 0, L_0x55d0c5c65310;  1 drivers
v0x55d0c4e8cd20_0 .net "w4", 0 0, L_0x55d0c5c653d0;  1 drivers
v0x55d0c4e8c680_0 .net "w5", 0 0, L_0x55d0c5c65440;  1 drivers
S_0x55d0c54f0d40 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c551c6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e4fd50_0 .net "a", 3 0, L_0x55d0c5c68730;  1 drivers
v0x55d0c4e4faa0_0 .net "b", 3 0, L_0x55d0c5c68820;  1 drivers
v0x55d0c4e71ee0_0 .net "ca", 3 0, L_0x55d0c5c685c0;  1 drivers
v0x55d0c4e71790_0 .net "cin", 3 0, L_0x55d0c5c68910;  1 drivers
v0x55d0c4e4f800_0 .net "sum", 3 0, L_0x55d0c5c68520;  1 drivers
L_0x55d0c5c66520 .part L_0x55d0c5c68730, 0, 1;
L_0x55d0c5c66650 .part L_0x55d0c5c68820, 0, 1;
L_0x55d0c5c66780 .part L_0x55d0c5c68910, 0, 1;
L_0x55d0c5c66d50 .part L_0x55d0c5c68730, 1, 1;
L_0x55d0c5c66e80 .part L_0x55d0c5c68820, 1, 1;
L_0x55d0c5c66fb0 .part L_0x55d0c5c68910, 1, 1;
L_0x55d0c5c676f0 .part L_0x55d0c5c68730, 2, 1;
L_0x55d0c5c67820 .part L_0x55d0c5c68820, 2, 1;
L_0x55d0c5c679a0 .part L_0x55d0c5c68910, 2, 1;
L_0x55d0c5c67f70 .part L_0x55d0c5c68730, 3, 1;
L_0x55d0c5c68130 .part L_0x55d0c5c68820, 3, 1;
L_0x55d0c5c682f0 .part L_0x55d0c5c68910, 3, 1;
L_0x55d0c5c68520 .concat8 [ 1 1 1 1], L_0x55d0c5c66000, L_0x55d0c5c66920, L_0x55d0c5c67190, L_0x55d0c5c67b40;
L_0x55d0c5c685c0 .concat8 [ 1 1 1 1], L_0x55d0c5c66410, L_0x55d0c5c66c40, L_0x55d0c5c675e0, L_0x55d0c5c67e60;
S_0x55d0c54f8b50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54f0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c65ba0 .functor XOR 1, L_0x55d0c5c66520, L_0x55d0c5c66650, C4<0>, C4<0>;
L_0x55d0c5c66000 .functor XOR 1, L_0x55d0c5c65ba0, L_0x55d0c5c66780, C4<0>, C4<0>;
L_0x55d0c5c660c0 .functor AND 1, L_0x55d0c5c66520, L_0x55d0c5c66650, C4<1>, C4<1>;
L_0x55d0c5c661d0 .functor AND 1, L_0x55d0c5c66520, L_0x55d0c5c66780, C4<1>, C4<1>;
L_0x55d0c5c66290 .functor AND 1, L_0x55d0c5c66650, L_0x55d0c5c66780, C4<1>, C4<1>;
L_0x55d0c5c66300 .functor OR 1, L_0x55d0c5c660c0, L_0x55d0c5c661d0, C4<0>, C4<0>;
L_0x55d0c5c66410 .functor OR 1, L_0x55d0c5c66290, L_0x55d0c5c66300, C4<0>, C4<0>;
v0x55d0c4e91e80_0 .net "a", 0 0, L_0x55d0c5c66520;  1 drivers
v0x55d0c4e91f20_0 .net "b", 0 0, L_0x55d0c5c66650;  1 drivers
v0x55d0c4e902a0_0 .net "ca", 0 0, L_0x55d0c5c66410;  1 drivers
v0x55d0c4e86a10_0 .net "cin", 0 0, L_0x55d0c5c66780;  1 drivers
v0x55d0c4e86ad0_0 .net "sum", 0 0, L_0x55d0c5c66000;  1 drivers
v0x55d0c4e8a200_0 .net "w1", 0 0, L_0x55d0c5c65ba0;  1 drivers
v0x55d0c4e8a2c0_0 .net "w2", 0 0, L_0x55d0c5c660c0;  1 drivers
v0x55d0c4e88620_0 .net "w3", 0 0, L_0x55d0c5c661d0;  1 drivers
v0x55d0c4e886c0_0 .net "w4", 0 0, L_0x55d0c5c66290;  1 drivers
v0x55d0c4e7c520_0 .net "w5", 0 0, L_0x55d0c5c66300;  1 drivers
S_0x55d0c54f8250 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54f0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c668b0 .functor XOR 1, L_0x55d0c5c66d50, L_0x55d0c5c66e80, C4<0>, C4<0>;
L_0x55d0c5c66920 .functor XOR 1, L_0x55d0c5c668b0, L_0x55d0c5c66fb0, C4<0>, C4<0>;
L_0x55d0c5c66990 .functor AND 1, L_0x55d0c5c66d50, L_0x55d0c5c66e80, C4<1>, C4<1>;
L_0x55d0c5c66a00 .functor AND 1, L_0x55d0c5c66d50, L_0x55d0c5c66fb0, C4<1>, C4<1>;
L_0x55d0c5c66ac0 .functor AND 1, L_0x55d0c5c66e80, L_0x55d0c5c66fb0, C4<1>, C4<1>;
L_0x55d0c5c66b30 .functor OR 1, L_0x55d0c5c66990, L_0x55d0c5c66a00, C4<0>, C4<0>;
L_0x55d0c5c66c40 .functor OR 1, L_0x55d0c5c66ac0, L_0x55d0c5c66b30, C4<0>, C4<0>;
v0x55d0c4e7be90_0 .net "a", 0 0, L_0x55d0c5c66d50;  1 drivers
v0x55d0c4e7bf30_0 .net "b", 0 0, L_0x55d0c5c66e80;  1 drivers
v0x55d0c4e841e0_0 .net "ca", 0 0, L_0x55d0c5c66c40;  1 drivers
v0x55d0c4e83ae0_0 .net "cin", 0 0, L_0x55d0c5c66fb0;  1 drivers
v0x55d0c4e83ba0_0 .net "sum", 0 0, L_0x55d0c5c66920;  1 drivers
v0x55d0c4e7bc40_0 .net "w1", 0 0, L_0x55d0c5c668b0;  1 drivers
v0x55d0c4e7bd00_0 .net "w2", 0 0, L_0x55d0c5c66990;  1 drivers
v0x55d0c4e7df30_0 .net "w3", 0 0, L_0x55d0c5c66a00;  1 drivers
v0x55d0c4e7dfd0_0 .net "w4", 0 0, L_0x55d0c5c66ac0;  1 drivers
v0x55d0c4e83440_0 .net "w5", 0 0, L_0x55d0c5c66b30;  1 drivers
S_0x55d0c54e83f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54f0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c67120 .functor XOR 1, L_0x55d0c5c676f0, L_0x55d0c5c67820, C4<0>, C4<0>;
L_0x55d0c5c67190 .functor XOR 1, L_0x55d0c5c67120, L_0x55d0c5c679a0, C4<0>, C4<0>;
L_0x55d0c5c67250 .functor AND 1, L_0x55d0c5c676f0, L_0x55d0c5c67820, C4<1>, C4<1>;
L_0x55d0c5c67360 .functor AND 1, L_0x55d0c5c676f0, L_0x55d0c5c679a0, C4<1>, C4<1>;
L_0x55d0c5c67420 .functor AND 1, L_0x55d0c5c67820, L_0x55d0c5c679a0, C4<1>, C4<1>;
L_0x55d0c5c67490 .functor OR 1, L_0x55d0c5c67250, L_0x55d0c5c67360, C4<0>, C4<0>;
L_0x55d0c5c675e0 .functor OR 1, L_0x55d0c5c67420, L_0x55d0c5c67490, C4<0>, C4<0>;
v0x55d0c4e81720_0 .net "a", 0 0, L_0x55d0c5c676f0;  1 drivers
v0x55d0c4e817e0_0 .net "b", 0 0, L_0x55d0c5c67820;  1 drivers
v0x55d0c4e7fb40_0 .net "ca", 0 0, L_0x55d0c5c675e0;  1 drivers
v0x55d0c4e762b0_0 .net "cin", 0 0, L_0x55d0c5c679a0;  1 drivers
v0x55d0c4e76350_0 .net "sum", 0 0, L_0x55d0c5c67190;  1 drivers
v0x55d0c4e79aa0_0 .net "w1", 0 0, L_0x55d0c5c67120;  1 drivers
v0x55d0c4e79b40_0 .net "w2", 0 0, L_0x55d0c5c67250;  1 drivers
v0x55d0c4e77ec0_0 .net "w3", 0 0, L_0x55d0c5c67360;  1 drivers
v0x55d0c4e77f80_0 .net "w4", 0 0, L_0x55d0c5c67420;  1 drivers
v0x55d0c4e2da50_0 .net "w5", 0 0, L_0x55d0c5c67490;  1 drivers
S_0x55d0c54e7af0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54f0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c67ad0 .functor XOR 1, L_0x55d0c5c67f70, L_0x55d0c5c68130, C4<0>, C4<0>;
L_0x55d0c5c67b40 .functor XOR 1, L_0x55d0c5c67ad0, L_0x55d0c5c682f0, C4<0>, C4<0>;
L_0x55d0c5c67bb0 .functor AND 1, L_0x55d0c5c67f70, L_0x55d0c5c68130, C4<1>, C4<1>;
L_0x55d0c5c67c20 .functor AND 1, L_0x55d0c5c67f70, L_0x55d0c5c682f0, C4<1>, C4<1>;
L_0x55d0c5c67ce0 .functor AND 1, L_0x55d0c5c68130, L_0x55d0c5c682f0, C4<1>, C4<1>;
L_0x55d0c5c67d50 .functor OR 1, L_0x55d0c5c67bb0, L_0x55d0c5c67c20, C4<0>, C4<0>;
L_0x55d0c5c67e60 .functor OR 1, L_0x55d0c5c67ce0, L_0x55d0c5c67d50, C4<0>, C4<0>;
v0x55d0c4e72c70_0 .net "a", 0 0, L_0x55d0c5c67f70;  1 drivers
v0x55d0c4e72d30_0 .net "b", 0 0, L_0x55d0c5c68130;  1 drivers
v0x55d0c4e72960_0 .net "ca", 0 0, L_0x55d0c5c67e60;  1 drivers
v0x55d0c4e2e3a0_0 .net "cin", 0 0, L_0x55d0c5c682f0;  1 drivers
v0x55d0c4e2e440_0 .net "sum", 0 0, L_0x55d0c5c67b40;  1 drivers
v0x55d0c4e2dfa0_0 .net "w1", 0 0, L_0x55d0c5c67ad0;  1 drivers
v0x55d0c4e2e040_0 .net "w2", 0 0, L_0x55d0c5c67bb0;  1 drivers
v0x55d0c4e2dcf0_0 .net "w3", 0 0, L_0x55d0c5c67c20;  1 drivers
v0x55d0c4e2ddb0_0 .net "w4", 0 0, L_0x55d0c5c67ce0;  1 drivers
v0x55d0c4e50180_0 .net "w5", 0 0, L_0x55d0c5c67d50;  1 drivers
S_0x55d0c54cf020 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c551cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4e0afc0_0 .net "a", 7 0, L_0x55d0c5c6e5d0;  1 drivers
v0x55d0c4e1c190_0 .net "b", 7 0, L_0x55d0c5c6e6c0;  1 drivers
v0x55d0c4e1bb00_0 .net "ca", 7 0, L_0x55d0c5c6e440;  1 drivers
v0x55d0c4e2c930_0 .net "cin", 7 0, L_0x55d0c5c6e7b0;  1 drivers
v0x55d0c4e2c230_0 .net "sum", 7 0, L_0x55d0c5c6e300;  1 drivers
L_0x55d0c5c6b660 .part L_0x55d0c5c6e5d0, 0, 4;
L_0x55d0c5c6b700 .part L_0x55d0c5c6e6c0, 0, 4;
L_0x55d0c5c6b7a0 .part L_0x55d0c5c6e7b0, 0, 4;
L_0x55d0c5c6dff0 .part L_0x55d0c5c6e5d0, 4, 4;
L_0x55d0c5c6e0e0 .part L_0x55d0c5c6e6c0, 4, 4;
L_0x55d0c5c6e1d0 .part L_0x55d0c5c6e7b0, 4, 4;
L_0x55d0c5c6e300 .concat8 [ 4 4 0 0], L_0x55d0c5c6b450, L_0x55d0c5c6dde0;
L_0x55d0c5c6e440 .concat8 [ 4 4 0 0], L_0x55d0c5c6b4f0, L_0x55d0c5c6de80;
S_0x55d0c54d6e30 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c54cf020;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e3ecb0_0 .net "a", 3 0, L_0x55d0c5c6b660;  1 drivers
v0x55d0c4e3e620_0 .net "b", 3 0, L_0x55d0c5c6b700;  1 drivers
v0x55d0c4e4f450_0 .net "ca", 3 0, L_0x55d0c5c6b4f0;  1 drivers
v0x55d0c4e4ed50_0 .net "cin", 3 0, L_0x55d0c5c6b7a0;  1 drivers
v0x55d0c4e3e3d0_0 .net "sum", 3 0, L_0x55d0c5c6b450;  1 drivers
L_0x55d0c5c69410 .part L_0x55d0c5c6b660, 0, 1;
L_0x55d0c5c69540 .part L_0x55d0c5c6b700, 0, 1;
L_0x55d0c5c69670 .part L_0x55d0c5c6b7a0, 0, 1;
L_0x55d0c5c69c80 .part L_0x55d0c5c6b660, 1, 1;
L_0x55d0c5c69db0 .part L_0x55d0c5c6b700, 1, 1;
L_0x55d0c5c69ee0 .part L_0x55d0c5c6b7a0, 1, 1;
L_0x55d0c5c6a620 .part L_0x55d0c5c6b660, 2, 1;
L_0x55d0c5c6a750 .part L_0x55d0c5c6b700, 2, 1;
L_0x55d0c5c6a8d0 .part L_0x55d0c5c6b7a0, 2, 1;
L_0x55d0c5c6aea0 .part L_0x55d0c5c6b660, 3, 1;
L_0x55d0c5c6b060 .part L_0x55d0c5c6b700, 3, 1;
L_0x55d0c5c6b220 .part L_0x55d0c5c6b7a0, 3, 1;
L_0x55d0c5c6b450 .concat8 [ 1 1 1 1], L_0x55d0c5c68ef0, L_0x55d0c5c69810, L_0x55d0c5c6a0c0, L_0x55d0c5c6aa70;
L_0x55d0c5c6b4f0 .concat8 [ 1 1 1 1], L_0x55d0c5c69300, L_0x55d0c5c69b70, L_0x55d0c5c6a510, L_0x55d0c5c6ad90;
S_0x55d0c54d6530 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54d6e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c684b0 .functor XOR 1, L_0x55d0c5c69410, L_0x55d0c5c69540, C4<0>, C4<0>;
L_0x55d0c5c68ef0 .functor XOR 1, L_0x55d0c5c684b0, L_0x55d0c5c69670, C4<0>, C4<0>;
L_0x55d0c5c68fb0 .functor AND 1, L_0x55d0c5c69410, L_0x55d0c5c69540, C4<1>, C4<1>;
L_0x55d0c5c690c0 .functor AND 1, L_0x55d0c5c69410, L_0x55d0c5c69670, C4<1>, C4<1>;
L_0x55d0c5c69180 .functor AND 1, L_0x55d0c5c69540, L_0x55d0c5c69670, C4<1>, C4<1>;
L_0x55d0c5c691f0 .functor OR 1, L_0x55d0c5c68fb0, L_0x55d0c5c690c0, C4<0>, C4<0>;
L_0x55d0c5c69300 .functor OR 1, L_0x55d0c5c69180, L_0x55d0c5c691f0, C4<0>, C4<0>;
v0x55d0c4e687e0_0 .net "a", 0 0, L_0x55d0c5c69410;  1 drivers
v0x55d0c4e688a0_0 .net "b", 0 0, L_0x55d0c5c69540;  1 drivers
v0x55d0c4e68150_0 .net "ca", 0 0, L_0x55d0c5c69300;  1 drivers
v0x55d0c4e704a0_0 .net "cin", 0 0, L_0x55d0c5c69670;  1 drivers
v0x55d0c4e70540_0 .net "sum", 0 0, L_0x55d0c5c68ef0;  1 drivers
v0x55d0c4e6fda0_0 .net "w1", 0 0, L_0x55d0c5c684b0;  1 drivers
v0x55d0c4e6fe40_0 .net "w2", 0 0, L_0x55d0c5c68fb0;  1 drivers
v0x55d0c4e67f00_0 .net "w3", 0 0, L_0x55d0c5c690c0;  1 drivers
v0x55d0c4e67fc0_0 .net "w4", 0 0, L_0x55d0c5c69180;  1 drivers
v0x55d0c4e6a1f0_0 .net "w5", 0 0, L_0x55d0c5c691f0;  1 drivers
S_0x55d0c54c66d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54d6e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c697a0 .functor XOR 1, L_0x55d0c5c69c80, L_0x55d0c5c69db0, C4<0>, C4<0>;
L_0x55d0c5c69810 .functor XOR 1, L_0x55d0c5c697a0, L_0x55d0c5c69ee0, C4<0>, C4<0>;
L_0x55d0c5c69880 .functor AND 1, L_0x55d0c5c69c80, L_0x55d0c5c69db0, C4<1>, C4<1>;
L_0x55d0c5c698f0 .functor AND 1, L_0x55d0c5c69c80, L_0x55d0c5c69ee0, C4<1>, C4<1>;
L_0x55d0c5c699b0 .functor AND 1, L_0x55d0c5c69db0, L_0x55d0c5c69ee0, C4<1>, C4<1>;
L_0x55d0c5c69a20 .functor OR 1, L_0x55d0c5c69880, L_0x55d0c5c698f0, C4<0>, C4<0>;
L_0x55d0c5c69b70 .functor OR 1, L_0x55d0c5c699b0, L_0x55d0c5c69a20, C4<0>, C4<0>;
v0x55d0c4e6f700_0 .net "a", 0 0, L_0x55d0c5c69c80;  1 drivers
v0x55d0c4e6f7c0_0 .net "b", 0 0, L_0x55d0c5c69db0;  1 drivers
v0x55d0c4e6d9e0_0 .net "ca", 0 0, L_0x55d0c5c69b70;  1 drivers
v0x55d0c4e6be00_0 .net "cin", 0 0, L_0x55d0c5c69ee0;  1 drivers
v0x55d0c4e6bea0_0 .net "sum", 0 0, L_0x55d0c5c69810;  1 drivers
v0x55d0c4e62570_0 .net "w1", 0 0, L_0x55d0c5c697a0;  1 drivers
v0x55d0c4e62610_0 .net "w2", 0 0, L_0x55d0c5c69880;  1 drivers
v0x55d0c4e65d60_0 .net "w3", 0 0, L_0x55d0c5c698f0;  1 drivers
v0x55d0c4e65e20_0 .net "w4", 0 0, L_0x55d0c5c699b0;  1 drivers
v0x55d0c4e64180_0 .net "w5", 0 0, L_0x55d0c5c69a20;  1 drivers
S_0x55d0c54c5dd0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54d6e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c6a050 .functor XOR 1, L_0x55d0c5c6a620, L_0x55d0c5c6a750, C4<0>, C4<0>;
L_0x55d0c5c6a0c0 .functor XOR 1, L_0x55d0c5c6a050, L_0x55d0c5c6a8d0, C4<0>, C4<0>;
L_0x55d0c5c6a180 .functor AND 1, L_0x55d0c5c6a620, L_0x55d0c5c6a750, C4<1>, C4<1>;
L_0x55d0c5c6a290 .functor AND 1, L_0x55d0c5c6a620, L_0x55d0c5c6a8d0, C4<1>, C4<1>;
L_0x55d0c5c6a350 .functor AND 1, L_0x55d0c5c6a750, L_0x55d0c5c6a8d0, C4<1>, C4<1>;
L_0x55d0c5c6a3c0 .functor OR 1, L_0x55d0c5c6a180, L_0x55d0c5c6a290, C4<0>, C4<0>;
L_0x55d0c5c6a510 .functor OR 1, L_0x55d0c5c6a350, L_0x55d0c5c6a3c0, C4<0>, C4<0>;
v0x55d0c4e58080_0 .net "a", 0 0, L_0x55d0c5c6a620;  1 drivers
v0x55d0c4e58120_0 .net "b", 0 0, L_0x55d0c5c6a750;  1 drivers
v0x55d0c4e579f0_0 .net "ca", 0 0, L_0x55d0c5c6a510;  1 drivers
v0x55d0c4e5fd40_0 .net "cin", 0 0, L_0x55d0c5c6a8d0;  1 drivers
v0x55d0c4e5fe00_0 .net "sum", 0 0, L_0x55d0c5c6a0c0;  1 drivers
v0x55d0c4e5f640_0 .net "w1", 0 0, L_0x55d0c5c6a050;  1 drivers
v0x55d0c4e5f700_0 .net "w2", 0 0, L_0x55d0c5c6a180;  1 drivers
v0x55d0c4e577a0_0 .net "w3", 0 0, L_0x55d0c5c6a290;  1 drivers
v0x55d0c4e57840_0 .net "w4", 0 0, L_0x55d0c5c6a350;  1 drivers
v0x55d0c4e59a90_0 .net "w5", 0 0, L_0x55d0c5c6a3c0;  1 drivers
S_0x55d0c54ac500 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54d6e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c6aa00 .functor XOR 1, L_0x55d0c5c6aea0, L_0x55d0c5c6b060, C4<0>, C4<0>;
L_0x55d0c5c6aa70 .functor XOR 1, L_0x55d0c5c6aa00, L_0x55d0c5c6b220, C4<0>, C4<0>;
L_0x55d0c5c6aae0 .functor AND 1, L_0x55d0c5c6aea0, L_0x55d0c5c6b060, C4<1>, C4<1>;
L_0x55d0c5c6ab50 .functor AND 1, L_0x55d0c5c6aea0, L_0x55d0c5c6b220, C4<1>, C4<1>;
L_0x55d0c5c6ac10 .functor AND 1, L_0x55d0c5c6b060, L_0x55d0c5c6b220, C4<1>, C4<1>;
L_0x55d0c5c6ac80 .functor OR 1, L_0x55d0c5c6aae0, L_0x55d0c5c6ab50, C4<0>, C4<0>;
L_0x55d0c5c6ad90 .functor OR 1, L_0x55d0c5c6ac10, L_0x55d0c5c6ac80, C4<0>, C4<0>;
v0x55d0c4e5efa0_0 .net "a", 0 0, L_0x55d0c5c6aea0;  1 drivers
v0x55d0c4e5d280_0 .net "b", 0 0, L_0x55d0c5c6b060;  1 drivers
v0x55d0c4e5d340_0 .net "ca", 0 0, L_0x55d0c5c6ad90;  1 drivers
v0x55d0c4e5b6a0_0 .net "cin", 0 0, L_0x55d0c5c6b220;  1 drivers
v0x55d0c4e5b760_0 .net "sum", 0 0, L_0x55d0c5c6aa70;  1 drivers
v0x55d0c4e51e10_0 .net "w1", 0 0, L_0x55d0c5c6aa00;  1 drivers
v0x55d0c4e51ed0_0 .net "w2", 0 0, L_0x55d0c5c6aae0;  1 drivers
v0x55d0c4e55600_0 .net "w3", 0 0, L_0x55d0c5c6ab50;  1 drivers
v0x55d0c4e556a0_0 .net "w4", 0 0, L_0x55d0c5c6ac10;  1 drivers
v0x55d0c4e53ab0_0 .net "w5", 0 0, L_0x55d0c5c6ac80;  1 drivers
S_0x55d0c54b4310 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c54cf020;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e0b940_0 .net "a", 3 0, L_0x55d0c5c6dff0;  1 drivers
v0x55d0c4e0b510_0 .net "b", 3 0, L_0x55d0c5c6e0e0;  1 drivers
v0x55d0c4e0b260_0 .net "ca", 3 0, L_0x55d0c5c6de80;  1 drivers
v0x55d0c4e2d6a0_0 .net "cin", 3 0, L_0x55d0c5c6e1d0;  1 drivers
v0x55d0c4e2cf50_0 .net "sum", 3 0, L_0x55d0c5c6dde0;  1 drivers
L_0x55d0c5c6bda0 .part L_0x55d0c5c6dff0, 0, 1;
L_0x55d0c5c6bed0 .part L_0x55d0c5c6e0e0, 0, 1;
L_0x55d0c5c6c000 .part L_0x55d0c5c6e1d0, 0, 1;
L_0x55d0c5c6c610 .part L_0x55d0c5c6dff0, 1, 1;
L_0x55d0c5c6c740 .part L_0x55d0c5c6e0e0, 1, 1;
L_0x55d0c5c6c870 .part L_0x55d0c5c6e1d0, 1, 1;
L_0x55d0c5c6cfb0 .part L_0x55d0c5c6dff0, 2, 1;
L_0x55d0c5c6d0e0 .part L_0x55d0c5c6e0e0, 2, 1;
L_0x55d0c5c6d260 .part L_0x55d0c5c6e1d0, 2, 1;
L_0x55d0c5c6d830 .part L_0x55d0c5c6dff0, 3, 1;
L_0x55d0c5c6d9f0 .part L_0x55d0c5c6e0e0, 3, 1;
L_0x55d0c5c6dbb0 .part L_0x55d0c5c6e1d0, 3, 1;
L_0x55d0c5c6dde0 .concat8 [ 1 1 1 1], L_0x55d0c5c6b840, L_0x55d0c5c6c1a0, L_0x55d0c5c6ca50, L_0x55d0c5c6d400;
L_0x55d0c5c6de80 .concat8 [ 1 1 1 1], L_0x55d0c5c6bc90, L_0x55d0c5c6c500, L_0x55d0c5c6cea0, L_0x55d0c5c6d720;
S_0x55d0c54b3a10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54b4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c6b3e0 .functor XOR 1, L_0x55d0c5c6bda0, L_0x55d0c5c6bed0, C4<0>, C4<0>;
L_0x55d0c5c6b840 .functor XOR 1, L_0x55d0c5c6b3e0, L_0x55d0c5c6c000, C4<0>, C4<0>;
L_0x55d0c5c6b900 .functor AND 1, L_0x55d0c5c6bda0, L_0x55d0c5c6bed0, C4<1>, C4<1>;
L_0x55d0c5c6ba10 .functor AND 1, L_0x55d0c5c6bda0, L_0x55d0c5c6c000, C4<1>, C4<1>;
L_0x55d0c5c6bad0 .functor AND 1, L_0x55d0c5c6bed0, L_0x55d0c5c6c000, C4<1>, C4<1>;
L_0x55d0c5c6bb40 .functor OR 1, L_0x55d0c5c6b900, L_0x55d0c5c6ba10, C4<0>, C4<0>;
L_0x55d0c5c6bc90 .functor OR 1, L_0x55d0c5c6bad0, L_0x55d0c5c6bb40, C4<0>, C4<0>;
v0x55d0c4e46ac0_0 .net "a", 0 0, L_0x55d0c5c6bda0;  1 drivers
v0x55d0c4e46b60_0 .net "b", 0 0, L_0x55d0c5c6bed0;  1 drivers
v0x55d0c4e46430_0 .net "ca", 0 0, L_0x55d0c5c6bc90;  1 drivers
v0x55d0c4e4e780_0 .net "cin", 0 0, L_0x55d0c5c6c000;  1 drivers
v0x55d0c4e4e840_0 .net "sum", 0 0, L_0x55d0c5c6b840;  1 drivers
v0x55d0c4e4e080_0 .net "w1", 0 0, L_0x55d0c5c6b3e0;  1 drivers
v0x55d0c4e4e140_0 .net "w2", 0 0, L_0x55d0c5c6b900;  1 drivers
v0x55d0c4e461e0_0 .net "w3", 0 0, L_0x55d0c5c6ba10;  1 drivers
v0x55d0c4e46280_0 .net "w4", 0 0, L_0x55d0c5c6bad0;  1 drivers
v0x55d0c4e484d0_0 .net "w5", 0 0, L_0x55d0c5c6bb40;  1 drivers
S_0x55d0c54a3bb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54b4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c6c130 .functor XOR 1, L_0x55d0c5c6c610, L_0x55d0c5c6c740, C4<0>, C4<0>;
L_0x55d0c5c6c1a0 .functor XOR 1, L_0x55d0c5c6c130, L_0x55d0c5c6c870, C4<0>, C4<0>;
L_0x55d0c5c6c210 .functor AND 1, L_0x55d0c5c6c610, L_0x55d0c5c6c740, C4<1>, C4<1>;
L_0x55d0c5c6c280 .functor AND 1, L_0x55d0c5c6c610, L_0x55d0c5c6c870, C4<1>, C4<1>;
L_0x55d0c5c6c340 .functor AND 1, L_0x55d0c5c6c740, L_0x55d0c5c6c870, C4<1>, C4<1>;
L_0x55d0c5c6c3b0 .functor OR 1, L_0x55d0c5c6c210, L_0x55d0c5c6c280, C4<0>, C4<0>;
L_0x55d0c5c6c500 .functor OR 1, L_0x55d0c5c6c340, L_0x55d0c5c6c3b0, C4<0>, C4<0>;
v0x55d0c4e4d9e0_0 .net "a", 0 0, L_0x55d0c5c6c610;  1 drivers
v0x55d0c4e4da80_0 .net "b", 0 0, L_0x55d0c5c6c740;  1 drivers
v0x55d0c4e4bcc0_0 .net "ca", 0 0, L_0x55d0c5c6c500;  1 drivers
v0x55d0c4e4a0e0_0 .net "cin", 0 0, L_0x55d0c5c6c870;  1 drivers
v0x55d0c4e4a1a0_0 .net "sum", 0 0, L_0x55d0c5c6c1a0;  1 drivers
v0x55d0c4e40850_0 .net "w1", 0 0, L_0x55d0c5c6c130;  1 drivers
v0x55d0c4e40910_0 .net "w2", 0 0, L_0x55d0c5c6c210;  1 drivers
v0x55d0c4e44040_0 .net "w3", 0 0, L_0x55d0c5c6c280;  1 drivers
v0x55d0c4e440e0_0 .net "w4", 0 0, L_0x55d0c5c6c340;  1 drivers
v0x55d0c4e42460_0 .net "w5", 0 0, L_0x55d0c5c6c3b0;  1 drivers
S_0x55d0c54a32b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54b4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c6c9e0 .functor XOR 1, L_0x55d0c5c6cfb0, L_0x55d0c5c6d0e0, C4<0>, C4<0>;
L_0x55d0c5c6ca50 .functor XOR 1, L_0x55d0c5c6c9e0, L_0x55d0c5c6d260, C4<0>, C4<0>;
L_0x55d0c5c6cb10 .functor AND 1, L_0x55d0c5c6cfb0, L_0x55d0c5c6d0e0, C4<1>, C4<1>;
L_0x55d0c5c6cc20 .functor AND 1, L_0x55d0c5c6cfb0, L_0x55d0c5c6d260, C4<1>, C4<1>;
L_0x55d0c5c6cce0 .functor AND 1, L_0x55d0c5c6d0e0, L_0x55d0c5c6d260, C4<1>, C4<1>;
L_0x55d0c5c6cd50 .functor OR 1, L_0x55d0c5c6cb10, L_0x55d0c5c6cc20, C4<0>, C4<0>;
L_0x55d0c5c6cea0 .functor OR 1, L_0x55d0c5c6cce0, L_0x55d0c5c6cd50, C4<0>, C4<0>;
v0x55d0c4e36360_0 .net "a", 0 0, L_0x55d0c5c6cfb0;  1 drivers
v0x55d0c4e36420_0 .net "b", 0 0, L_0x55d0c5c6d0e0;  1 drivers
v0x55d0c4e35cd0_0 .net "ca", 0 0, L_0x55d0c5c6cea0;  1 drivers
v0x55d0c4e3e020_0 .net "cin", 0 0, L_0x55d0c5c6d260;  1 drivers
v0x55d0c4e3e0c0_0 .net "sum", 0 0, L_0x55d0c5c6ca50;  1 drivers
v0x55d0c4e3d920_0 .net "w1", 0 0, L_0x55d0c5c6c9e0;  1 drivers
v0x55d0c4e3d9c0_0 .net "w2", 0 0, L_0x55d0c5c6cb10;  1 drivers
v0x55d0c4e35a80_0 .net "w3", 0 0, L_0x55d0c5c6cc20;  1 drivers
v0x55d0c4e35b40_0 .net "w4", 0 0, L_0x55d0c5c6cce0;  1 drivers
v0x55d0c4e37d70_0 .net "w5", 0 0, L_0x55d0c5c6cd50;  1 drivers
S_0x55d0c548a7e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54b4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c6d390 .functor XOR 1, L_0x55d0c5c6d830, L_0x55d0c5c6d9f0, C4<0>, C4<0>;
L_0x55d0c5c6d400 .functor XOR 1, L_0x55d0c5c6d390, L_0x55d0c5c6dbb0, C4<0>, C4<0>;
L_0x55d0c5c6d470 .functor AND 1, L_0x55d0c5c6d830, L_0x55d0c5c6d9f0, C4<1>, C4<1>;
L_0x55d0c5c6d4e0 .functor AND 1, L_0x55d0c5c6d830, L_0x55d0c5c6dbb0, C4<1>, C4<1>;
L_0x55d0c5c6d5a0 .functor AND 1, L_0x55d0c5c6d9f0, L_0x55d0c5c6dbb0, C4<1>, C4<1>;
L_0x55d0c5c6d610 .functor OR 1, L_0x55d0c5c6d470, L_0x55d0c5c6d4e0, C4<0>, C4<0>;
L_0x55d0c5c6d720 .functor OR 1, L_0x55d0c5c6d5a0, L_0x55d0c5c6d610, C4<0>, C4<0>;
v0x55d0c4e3d280_0 .net "a", 0 0, L_0x55d0c5c6d830;  1 drivers
v0x55d0c4e3d340_0 .net "b", 0 0, L_0x55d0c5c6d9f0;  1 drivers
v0x55d0c4e3b560_0 .net "ca", 0 0, L_0x55d0c5c6d720;  1 drivers
v0x55d0c4e39980_0 .net "cin", 0 0, L_0x55d0c5c6dbb0;  1 drivers
v0x55d0c4e39a20_0 .net "sum", 0 0, L_0x55d0c5c6d400;  1 drivers
v0x55d0c4e300f0_0 .net "w1", 0 0, L_0x55d0c5c6d390;  1 drivers
v0x55d0c4e30190_0 .net "w2", 0 0, L_0x55d0c5c6d470;  1 drivers
v0x55d0c4e338e0_0 .net "w3", 0 0, L_0x55d0c5c6d4e0;  1 drivers
v0x55d0c4e339a0_0 .net "w4", 0 0, L_0x55d0c5c6d5a0;  1 drivers
v0x55d0c4e31d00_0 .net "w5", 0 0, L_0x55d0c5c6d610;  1 drivers
S_0x55d0c54925f0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c55151e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4d91670_0 .net "a", 15 0, L_0x55d0c5c7a290;  1 drivers
v0x55d0c4da24a0_0 .net "b", 15 0, L_0x55d0c5c7a380;  1 drivers
v0x55d0c4da1da0_0 .net "ca", 15 0, L_0x55d0c5c7a100;  1 drivers
v0x55d0c4d91420_0 .net "cin", 15 0, L_0x55d0c5c7a470;  1 drivers
v0x55d0c4d99b10_0 .net "sum", 15 0, L_0x55d0c5c79fc0;  1 drivers
L_0x55d0c5c74430 .part L_0x55d0c5c7a290, 0, 8;
L_0x55d0c5c744d0 .part L_0x55d0c5c7a380, 0, 8;
L_0x55d0c5c74570 .part L_0x55d0c5c7a470, 0, 8;
L_0x55d0c5c79cf0 .part L_0x55d0c5c7a290, 8, 8;
L_0x55d0c5c79de0 .part L_0x55d0c5c7a380, 8, 8;
L_0x55d0c5c79ed0 .part L_0x55d0c5c7a470, 8, 8;
L_0x55d0c5c79fc0 .concat8 [ 8 8 0 0], L_0x55d0c5c74160, L_0x55d0c5c79a20;
L_0x55d0c5c7a100 .concat8 [ 8 8 0 0], L_0x55d0c5c742a0, L_0x55d0c5c79b60;
S_0x55d0c5491cf0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c54925f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4de7a50_0 .net "a", 7 0, L_0x55d0c5c74430;  1 drivers
v0x55d0c4de7300_0 .net "b", 7 0, L_0x55d0c5c744d0;  1 drivers
v0x55d0c4dc5370_0 .net "ca", 7 0, L_0x55d0c5c742a0;  1 drivers
v0x55d0c4dd6540_0 .net "cin", 7 0, L_0x55d0c5c74570;  1 drivers
v0x55d0c4dd5eb0_0 .net "sum", 7 0, L_0x55d0c5c74160;  1 drivers
L_0x55d0c5c714c0 .part L_0x55d0c5c74430, 0, 4;
L_0x55d0c5c71560 .part L_0x55d0c5c744d0, 0, 4;
L_0x55d0c5c71600 .part L_0x55d0c5c74570, 0, 4;
L_0x55d0c5c73e50 .part L_0x55d0c5c74430, 4, 4;
L_0x55d0c5c73f40 .part L_0x55d0c5c744d0, 4, 4;
L_0x55d0c5c74030 .part L_0x55d0c5c74570, 4, 4;
L_0x55d0c5c74160 .concat8 [ 4 4 0 0], L_0x55d0c5c712b0, L_0x55d0c5c73c40;
L_0x55d0c5c742a0 .concat8 [ 4 4 0 0], L_0x55d0c5c71350, L_0x55d0c5c73ce0;
S_0x55d0c5481e90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5491cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4df9b90_0 .net "a", 3 0, L_0x55d0c5c714c0;  1 drivers
v0x55d0c4e02280_0 .net "b", 3 0, L_0x55d0c5c71560;  1 drivers
v0x55d0c4e01bf0_0 .net "ca", 3 0, L_0x55d0c5c71350;  1 drivers
v0x55d0c4e09f40_0 .net "cin", 3 0, L_0x55d0c5c71600;  1 drivers
v0x55d0c4e09840_0 .net "sum", 3 0, L_0x55d0c5c712b0;  1 drivers
L_0x55d0c5c6f270 .part L_0x55d0c5c714c0, 0, 1;
L_0x55d0c5c6f3a0 .part L_0x55d0c5c71560, 0, 1;
L_0x55d0c5c6f4d0 .part L_0x55d0c5c71600, 0, 1;
L_0x55d0c5c6fae0 .part L_0x55d0c5c714c0, 1, 1;
L_0x55d0c5c6fc10 .part L_0x55d0c5c71560, 1, 1;
L_0x55d0c5c6fd40 .part L_0x55d0c5c71600, 1, 1;
L_0x55d0c5c70480 .part L_0x55d0c5c714c0, 2, 1;
L_0x55d0c5c705b0 .part L_0x55d0c5c71560, 2, 1;
L_0x55d0c5c70730 .part L_0x55d0c5c71600, 2, 1;
L_0x55d0c5c70d00 .part L_0x55d0c5c714c0, 3, 1;
L_0x55d0c5c70ec0 .part L_0x55d0c5c71560, 3, 1;
L_0x55d0c5c71080 .part L_0x55d0c5c71600, 3, 1;
L_0x55d0c5c712b0 .concat8 [ 1 1 1 1], L_0x55d0c5c6ed50, L_0x55d0c5c6f670, L_0x55d0c5c6ff20, L_0x55d0c5c708d0;
L_0x55d0c5c71350 .concat8 [ 1 1 1 1], L_0x55d0c5c6f160, L_0x55d0c5c6f9d0, L_0x55d0c5c70370, L_0x55d0c5c70bf0;
S_0x55d0c5481590 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5481e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c6dd70 .functor XOR 1, L_0x55d0c5c6f270, L_0x55d0c5c6f3a0, C4<0>, C4<0>;
L_0x55d0c5c6ed50 .functor XOR 1, L_0x55d0c5c6dd70, L_0x55d0c5c6f4d0, C4<0>, C4<0>;
L_0x55d0c5c6ee10 .functor AND 1, L_0x55d0c5c6f270, L_0x55d0c5c6f3a0, C4<1>, C4<1>;
L_0x55d0c5c6ef20 .functor AND 1, L_0x55d0c5c6f270, L_0x55d0c5c6f4d0, C4<1>, C4<1>;
L_0x55d0c5c6efe0 .functor AND 1, L_0x55d0c5c6f3a0, L_0x55d0c5c6f4d0, C4<1>, C4<1>;
L_0x55d0c5c6f050 .functor OR 1, L_0x55d0c5c6ee10, L_0x55d0c5c6ef20, C4<0>, C4<0>;
L_0x55d0c5c6f160 .functor OR 1, L_0x55d0c5c6efe0, L_0x55d0c5c6f050, C4<0>, C4<0>;
v0x55d0c4e236c0_0 .net "a", 0 0, L_0x55d0c5c6f270;  1 drivers
v0x55d0c4e23760_0 .net "b", 0 0, L_0x55d0c5c6f3a0;  1 drivers
v0x55d0c4e259b0_0 .net "ca", 0 0, L_0x55d0c5c6f160;  1 drivers
v0x55d0c4e2aec0_0 .net "cin", 0 0, L_0x55d0c5c6f4d0;  1 drivers
v0x55d0c4e2af80_0 .net "sum", 0 0, L_0x55d0c5c6ed50;  1 drivers
v0x55d0c4e291a0_0 .net "w1", 0 0, L_0x55d0c5c6dd70;  1 drivers
v0x55d0c4e29260_0 .net "w2", 0 0, L_0x55d0c5c6ee10;  1 drivers
v0x55d0c4e275c0_0 .net "w3", 0 0, L_0x55d0c5c6ef20;  1 drivers
v0x55d0c4e27660_0 .net "w4", 0 0, L_0x55d0c5c6efe0;  1 drivers
v0x55d0c4e1dd30_0 .net "w5", 0 0, L_0x55d0c5c6f050;  1 drivers
S_0x55d0c4aa8ef0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5481e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c6f600 .functor XOR 1, L_0x55d0c5c6fae0, L_0x55d0c5c6fc10, C4<0>, C4<0>;
L_0x55d0c5c6f670 .functor XOR 1, L_0x55d0c5c6f600, L_0x55d0c5c6fd40, C4<0>, C4<0>;
L_0x55d0c5c6f6e0 .functor AND 1, L_0x55d0c5c6fae0, L_0x55d0c5c6fc10, C4<1>, C4<1>;
L_0x55d0c5c6f750 .functor AND 1, L_0x55d0c5c6fae0, L_0x55d0c5c6fd40, C4<1>, C4<1>;
L_0x55d0c5c6f810 .functor AND 1, L_0x55d0c5c6fc10, L_0x55d0c5c6fd40, C4<1>, C4<1>;
L_0x55d0c5c6f880 .functor OR 1, L_0x55d0c5c6f6e0, L_0x55d0c5c6f750, C4<0>, C4<0>;
L_0x55d0c5c6f9d0 .functor OR 1, L_0x55d0c5c6f810, L_0x55d0c5c6f880, C4<0>, C4<0>;
v0x55d0c4e21520_0 .net "a", 0 0, L_0x55d0c5c6fae0;  1 drivers
v0x55d0c4e215c0_0 .net "b", 0 0, L_0x55d0c5c6fc10;  1 drivers
v0x55d0c4e1f940_0 .net "ca", 0 0, L_0x55d0c5c6f9d0;  1 drivers
v0x55d0c4e13840_0 .net "cin", 0 0, L_0x55d0c5c6fd40;  1 drivers
v0x55d0c4e13900_0 .net "sum", 0 0, L_0x55d0c5c6f670;  1 drivers
v0x55d0c4e131b0_0 .net "w1", 0 0, L_0x55d0c5c6f600;  1 drivers
v0x55d0c4e13270_0 .net "w2", 0 0, L_0x55d0c5c6f6e0;  1 drivers
v0x55d0c4e1b500_0 .net "w3", 0 0, L_0x55d0c5c6f750;  1 drivers
v0x55d0c4e1b5a0_0 .net "w4", 0 0, L_0x55d0c5c6f810;  1 drivers
v0x55d0c4e1ae00_0 .net "w5", 0 0, L_0x55d0c5c6f880;  1 drivers
S_0x55d0c4bbe210 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5481e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c6feb0 .functor XOR 1, L_0x55d0c5c70480, L_0x55d0c5c705b0, C4<0>, C4<0>;
L_0x55d0c5c6ff20 .functor XOR 1, L_0x55d0c5c6feb0, L_0x55d0c5c70730, C4<0>, C4<0>;
L_0x55d0c5c6ffe0 .functor AND 1, L_0x55d0c5c70480, L_0x55d0c5c705b0, C4<1>, C4<1>;
L_0x55d0c5c700f0 .functor AND 1, L_0x55d0c5c70480, L_0x55d0c5c70730, C4<1>, C4<1>;
L_0x55d0c5c701b0 .functor AND 1, L_0x55d0c5c705b0, L_0x55d0c5c70730, C4<1>, C4<1>;
L_0x55d0c5c70220 .functor OR 1, L_0x55d0c5c6ffe0, L_0x55d0c5c700f0, C4<0>, C4<0>;
L_0x55d0c5c70370 .functor OR 1, L_0x55d0c5c701b0, L_0x55d0c5c70220, C4<0>, C4<0>;
v0x55d0c4e12f60_0 .net "a", 0 0, L_0x55d0c5c70480;  1 drivers
v0x55d0c4e13020_0 .net "b", 0 0, L_0x55d0c5c705b0;  1 drivers
v0x55d0c4e15250_0 .net "ca", 0 0, L_0x55d0c5c70370;  1 drivers
v0x55d0c4e1a760_0 .net "cin", 0 0, L_0x55d0c5c70730;  1 drivers
v0x55d0c4e1a800_0 .net "sum", 0 0, L_0x55d0c5c6ff20;  1 drivers
v0x55d0c4e18a40_0 .net "w1", 0 0, L_0x55d0c5c6feb0;  1 drivers
v0x55d0c4e18ae0_0 .net "w2", 0 0, L_0x55d0c5c6ffe0;  1 drivers
v0x55d0c4e16e60_0 .net "w3", 0 0, L_0x55d0c5c700f0;  1 drivers
v0x55d0c4e16f20_0 .net "w4", 0 0, L_0x55d0c5c701b0;  1 drivers
v0x55d0c4e0d5d0_0 .net "w5", 0 0, L_0x55d0c5c70220;  1 drivers
S_0x55d0c4bbd0c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5481e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c70860 .functor XOR 1, L_0x55d0c5c70d00, L_0x55d0c5c70ec0, C4<0>, C4<0>;
L_0x55d0c5c708d0 .functor XOR 1, L_0x55d0c5c70860, L_0x55d0c5c71080, C4<0>, C4<0>;
L_0x55d0c5c70940 .functor AND 1, L_0x55d0c5c70d00, L_0x55d0c5c70ec0, C4<1>, C4<1>;
L_0x55d0c5c709b0 .functor AND 1, L_0x55d0c5c70d00, L_0x55d0c5c71080, C4<1>, C4<1>;
L_0x55d0c5c70a70 .functor AND 1, L_0x55d0c5c70ec0, L_0x55d0c5c71080, C4<1>, C4<1>;
L_0x55d0c5c70ae0 .functor OR 1, L_0x55d0c5c70940, L_0x55d0c5c709b0, C4<0>, C4<0>;
L_0x55d0c5c70bf0 .functor OR 1, L_0x55d0c5c70a70, L_0x55d0c5c70ae0, C4<0>, C4<0>;
v0x55d0c4e10dc0_0 .net "a", 0 0, L_0x55d0c5c70d00;  1 drivers
v0x55d0c4e10e80_0 .net "b", 0 0, L_0x55d0c5c70ec0;  1 drivers
v0x55d0c4e0f1e0_0 .net "ca", 0 0, L_0x55d0c5c70bf0;  1 drivers
v0x55d0c4dfa470_0 .net "cin", 0 0, L_0x55d0c5c71080;  1 drivers
v0x55d0c4dfa510_0 .net "sum", 0 0, L_0x55d0c5c708d0;  1 drivers
v0x55d0c4df9de0_0 .net "w1", 0 0, L_0x55d0c5c70860;  1 drivers
v0x55d0c4df9e80_0 .net "w2", 0 0, L_0x55d0c5c70940;  1 drivers
v0x55d0c4e0ac10_0 .net "w3", 0 0, L_0x55d0c5c709b0;  1 drivers
v0x55d0c4e0acd0_0 .net "w4", 0 0, L_0x55d0c5c70a70;  1 drivers
v0x55d0c4e0a510_0 .net "w5", 0 0, L_0x55d0c5c70ae0;  1 drivers
S_0x55d0c4bbce40 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5491cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4da3b10_0 .net "a", 3 0, L_0x55d0c5c73e50;  1 drivers
v0x55d0c4da3860_0 .net "b", 3 0, L_0x55d0c5c73f40;  1 drivers
v0x55d0c4dc5cf0_0 .net "ca", 3 0, L_0x55d0c5c73ce0;  1 drivers
v0x55d0c4dc58c0_0 .net "cin", 3 0, L_0x55d0c5c74030;  1 drivers
v0x55d0c4dc5610_0 .net "sum", 3 0, L_0x55d0c5c73c40;  1 drivers
L_0x55d0c5c71c00 .part L_0x55d0c5c73e50, 0, 1;
L_0x55d0c5c71d30 .part L_0x55d0c5c73f40, 0, 1;
L_0x55d0c5c71e60 .part L_0x55d0c5c74030, 0, 1;
L_0x55d0c5c72470 .part L_0x55d0c5c73e50, 1, 1;
L_0x55d0c5c725a0 .part L_0x55d0c5c73f40, 1, 1;
L_0x55d0c5c726d0 .part L_0x55d0c5c74030, 1, 1;
L_0x55d0c5c72e10 .part L_0x55d0c5c73e50, 2, 1;
L_0x55d0c5c72f40 .part L_0x55d0c5c73f40, 2, 1;
L_0x55d0c5c730c0 .part L_0x55d0c5c74030, 2, 1;
L_0x55d0c5c73690 .part L_0x55d0c5c73e50, 3, 1;
L_0x55d0c5c73850 .part L_0x55d0c5c73f40, 3, 1;
L_0x55d0c5c73a10 .part L_0x55d0c5c74030, 3, 1;
L_0x55d0c5c73c40 .concat8 [ 1 1 1 1], L_0x55d0c5c716a0, L_0x55d0c5c72000, L_0x55d0c5c728b0, L_0x55d0c5c73260;
L_0x55d0c5c73ce0 .concat8 [ 1 1 1 1], L_0x55d0c5c71af0, L_0x55d0c5c72360, L_0x55d0c5c72d00, L_0x55d0c5c73580;
S_0x55d0c4bbcbd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4bbce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c71240 .functor XOR 1, L_0x55d0c5c71c00, L_0x55d0c5c71d30, C4<0>, C4<0>;
L_0x55d0c5c716a0 .functor XOR 1, L_0x55d0c5c71240, L_0x55d0c5c71e60, C4<0>, C4<0>;
L_0x55d0c5c71760 .functor AND 1, L_0x55d0c5c71c00, L_0x55d0c5c71d30, C4<1>, C4<1>;
L_0x55d0c5c71870 .functor AND 1, L_0x55d0c5c71c00, L_0x55d0c5c71e60, C4<1>, C4<1>;
L_0x55d0c5c71930 .functor AND 1, L_0x55d0c5c71d30, L_0x55d0c5c71e60, C4<1>, C4<1>;
L_0x55d0c5c719a0 .functor OR 1, L_0x55d0c5c71760, L_0x55d0c5c71870, C4<0>, C4<0>;
L_0x55d0c5c71af0 .functor OR 1, L_0x55d0c5c71930, L_0x55d0c5c719a0, C4<0>, C4<0>;
v0x55d0c4e019a0_0 .net "a", 0 0, L_0x55d0c5c71c00;  1 drivers
v0x55d0c4e01a40_0 .net "b", 0 0, L_0x55d0c5c71d30;  1 drivers
v0x55d0c4e03c90_0 .net "ca", 0 0, L_0x55d0c5c71af0;  1 drivers
v0x55d0c4e091a0_0 .net "cin", 0 0, L_0x55d0c5c71e60;  1 drivers
v0x55d0c4e09260_0 .net "sum", 0 0, L_0x55d0c5c716a0;  1 drivers
v0x55d0c4e07480_0 .net "w1", 0 0, L_0x55d0c5c71240;  1 drivers
v0x55d0c4e07540_0 .net "w2", 0 0, L_0x55d0c5c71760;  1 drivers
v0x55d0c4e058a0_0 .net "w3", 0 0, L_0x55d0c5c71870;  1 drivers
v0x55d0c4e05940_0 .net "w4", 0 0, L_0x55d0c5c71930;  1 drivers
v0x55d0c4dfc010_0 .net "w5", 0 0, L_0x55d0c5c719a0;  1 drivers
S_0x55d0c4baaef0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4bbce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c71f90 .functor XOR 1, L_0x55d0c5c72470, L_0x55d0c5c725a0, C4<0>, C4<0>;
L_0x55d0c5c72000 .functor XOR 1, L_0x55d0c5c71f90, L_0x55d0c5c726d0, C4<0>, C4<0>;
L_0x55d0c5c72070 .functor AND 1, L_0x55d0c5c72470, L_0x55d0c5c725a0, C4<1>, C4<1>;
L_0x55d0c5c720e0 .functor AND 1, L_0x55d0c5c72470, L_0x55d0c5c726d0, C4<1>, C4<1>;
L_0x55d0c5c721a0 .functor AND 1, L_0x55d0c5c725a0, L_0x55d0c5c726d0, C4<1>, C4<1>;
L_0x55d0c5c72210 .functor OR 1, L_0x55d0c5c72070, L_0x55d0c5c720e0, C4<0>, C4<0>;
L_0x55d0c5c72360 .functor OR 1, L_0x55d0c5c721a0, L_0x55d0c5c72210, C4<0>, C4<0>;
v0x55d0c4dff800_0 .net "a", 0 0, L_0x55d0c5c72470;  1 drivers
v0x55d0c4dff8a0_0 .net "b", 0 0, L_0x55d0c5c725a0;  1 drivers
v0x55d0c4dfdc20_0 .net "ca", 0 0, L_0x55d0c5c72360;  1 drivers
v0x55d0c4df1b20_0 .net "cin", 0 0, L_0x55d0c5c726d0;  1 drivers
v0x55d0c4df1be0_0 .net "sum", 0 0, L_0x55d0c5c72000;  1 drivers
v0x55d0c4df1490_0 .net "w1", 0 0, L_0x55d0c5c71f90;  1 drivers
v0x55d0c4df1550_0 .net "w2", 0 0, L_0x55d0c5c72070;  1 drivers
v0x55d0c4df97e0_0 .net "w3", 0 0, L_0x55d0c5c720e0;  1 drivers
v0x55d0c4df9880_0 .net "w4", 0 0, L_0x55d0c5c721a0;  1 drivers
v0x55d0c4df90e0_0 .net "w5", 0 0, L_0x55d0c5c72210;  1 drivers
S_0x55d0c4bb2d00 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4bbce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c72840 .functor XOR 1, L_0x55d0c5c72e10, L_0x55d0c5c72f40, C4<0>, C4<0>;
L_0x55d0c5c728b0 .functor XOR 1, L_0x55d0c5c72840, L_0x55d0c5c730c0, C4<0>, C4<0>;
L_0x55d0c5c72970 .functor AND 1, L_0x55d0c5c72e10, L_0x55d0c5c72f40, C4<1>, C4<1>;
L_0x55d0c5c72a80 .functor AND 1, L_0x55d0c5c72e10, L_0x55d0c5c730c0, C4<1>, C4<1>;
L_0x55d0c5c72b40 .functor AND 1, L_0x55d0c5c72f40, L_0x55d0c5c730c0, C4<1>, C4<1>;
L_0x55d0c5c72bb0 .functor OR 1, L_0x55d0c5c72970, L_0x55d0c5c72a80, C4<0>, C4<0>;
L_0x55d0c5c72d00 .functor OR 1, L_0x55d0c5c72b40, L_0x55d0c5c72bb0, C4<0>, C4<0>;
v0x55d0c4df1240_0 .net "a", 0 0, L_0x55d0c5c72e10;  1 drivers
v0x55d0c4df1300_0 .net "b", 0 0, L_0x55d0c5c72f40;  1 drivers
v0x55d0c4df3530_0 .net "ca", 0 0, L_0x55d0c5c72d00;  1 drivers
v0x55d0c4df8a40_0 .net "cin", 0 0, L_0x55d0c5c730c0;  1 drivers
v0x55d0c4df8ae0_0 .net "sum", 0 0, L_0x55d0c5c728b0;  1 drivers
v0x55d0c4df6d20_0 .net "w1", 0 0, L_0x55d0c5c72840;  1 drivers
v0x55d0c4df6dc0_0 .net "w2", 0 0, L_0x55d0c5c72970;  1 drivers
v0x55d0c4df5140_0 .net "w3", 0 0, L_0x55d0c5c72a80;  1 drivers
v0x55d0c4df5200_0 .net "w4", 0 0, L_0x55d0c5c72b40;  1 drivers
v0x55d0c4deb8b0_0 .net "w5", 0 0, L_0x55d0c5c72bb0;  1 drivers
S_0x55d0c4bb2400 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4bbce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c731f0 .functor XOR 1, L_0x55d0c5c73690, L_0x55d0c5c73850, C4<0>, C4<0>;
L_0x55d0c5c73260 .functor XOR 1, L_0x55d0c5c731f0, L_0x55d0c5c73a10, C4<0>, C4<0>;
L_0x55d0c5c732d0 .functor AND 1, L_0x55d0c5c73690, L_0x55d0c5c73850, C4<1>, C4<1>;
L_0x55d0c5c73340 .functor AND 1, L_0x55d0c5c73690, L_0x55d0c5c73a10, C4<1>, C4<1>;
L_0x55d0c5c73400 .functor AND 1, L_0x55d0c5c73850, L_0x55d0c5c73a10, C4<1>, C4<1>;
L_0x55d0c5c73470 .functor OR 1, L_0x55d0c5c732d0, L_0x55d0c5c73340, C4<0>, C4<0>;
L_0x55d0c5c73580 .functor OR 1, L_0x55d0c5c73400, L_0x55d0c5c73470, C4<0>, C4<0>;
v0x55d0c4def0a0_0 .net "a", 0 0, L_0x55d0c5c73690;  1 drivers
v0x55d0c4def160_0 .net "b", 0 0, L_0x55d0c5c73850;  1 drivers
v0x55d0c4ded4c0_0 .net "ca", 0 0, L_0x55d0c5c73580;  1 drivers
v0x55d0c4da35c0_0 .net "cin", 0 0, L_0x55d0c5c73a10;  1 drivers
v0x55d0c4da3660_0 .net "sum", 0 0, L_0x55d0c5c73260;  1 drivers
v0x55d0c4de87e0_0 .net "w1", 0 0, L_0x55d0c5c731f0;  1 drivers
v0x55d0c4de8880_0 .net "w2", 0 0, L_0x55d0c5c732d0;  1 drivers
v0x55d0c4de84d0_0 .net "w3", 0 0, L_0x55d0c5c73340;  1 drivers
v0x55d0c4de8590_0 .net "w4", 0 0, L_0x55d0c5c73400;  1 drivers
v0x55d0c4da3f10_0 .net "w5", 0 0, L_0x55d0c5c73470;  1 drivers
S_0x55d0c4ba25a0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c54925f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4d80dd0_0 .net "a", 7 0, L_0x55d0c5c79cf0;  1 drivers
v0x55d0c4da3210_0 .net "b", 7 0, L_0x55d0c5c79de0;  1 drivers
v0x55d0c4da2ac0_0 .net "ca", 7 0, L_0x55d0c5c79b60;  1 drivers
v0x55d0c4d80b30_0 .net "cin", 7 0, L_0x55d0c5c79ed0;  1 drivers
v0x55d0c4d91d00_0 .net "sum", 7 0, L_0x55d0c5c79a20;  1 drivers
L_0x55d0c5c76d80 .part L_0x55d0c5c79cf0, 0, 4;
L_0x55d0c5c76e20 .part L_0x55d0c5c79de0, 0, 4;
L_0x55d0c5c76ec0 .part L_0x55d0c5c79ed0, 0, 4;
L_0x55d0c5c79710 .part L_0x55d0c5c79cf0, 4, 4;
L_0x55d0c5c79800 .part L_0x55d0c5c79de0, 4, 4;
L_0x55d0c5c798f0 .part L_0x55d0c5c79ed0, 4, 4;
L_0x55d0c5c79a20 .concat8 [ 4 4 0 0], L_0x55d0c5c76b70, L_0x55d0c5c79500;
L_0x55d0c5c79b60 .concat8 [ 4 4 0 0], L_0x55d0c5c76c10, L_0x55d0c5c795a0;
S_0x55d0c4ba1ca0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4ba25a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4dc7980_0 .net "a", 3 0, L_0x55d0c5c76d80;  1 drivers
v0x55d0c4dcb170_0 .net "b", 3 0, L_0x55d0c5c76e20;  1 drivers
v0x55d0c4dc9590_0 .net "ca", 3 0, L_0x55d0c5c76c10;  1 drivers
v0x55d0c4db4820_0 .net "cin", 3 0, L_0x55d0c5c76ec0;  1 drivers
v0x55d0c4db4190_0 .net "sum", 3 0, L_0x55d0c5c76b70;  1 drivers
L_0x55d0c5c74b30 .part L_0x55d0c5c76d80, 0, 1;
L_0x55d0c5c74c60 .part L_0x55d0c5c76e20, 0, 1;
L_0x55d0c5c74d90 .part L_0x55d0c5c76ec0, 0, 1;
L_0x55d0c5c753a0 .part L_0x55d0c5c76d80, 1, 1;
L_0x55d0c5c754d0 .part L_0x55d0c5c76e20, 1, 1;
L_0x55d0c5c75600 .part L_0x55d0c5c76ec0, 1, 1;
L_0x55d0c5c75d40 .part L_0x55d0c5c76d80, 2, 1;
L_0x55d0c5c75e70 .part L_0x55d0c5c76e20, 2, 1;
L_0x55d0c5c75ff0 .part L_0x55d0c5c76ec0, 2, 1;
L_0x55d0c5c765c0 .part L_0x55d0c5c76d80, 3, 1;
L_0x55d0c5c76780 .part L_0x55d0c5c76e20, 3, 1;
L_0x55d0c5c76940 .part L_0x55d0c5c76ec0, 3, 1;
L_0x55d0c5c76b70 .concat8 [ 1 1 1 1], L_0x55d0c5c74610, L_0x55d0c5c74f30, L_0x55d0c5c757e0, L_0x55d0c5c76190;
L_0x55d0c5c76c10 .concat8 [ 1 1 1 1], L_0x55d0c5c74a20, L_0x55d0c5c75290, L_0x55d0c5c75c30, L_0x55d0c5c764b0;
S_0x55d0c4b891d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4ba1ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c73bd0 .functor XOR 1, L_0x55d0c5c74b30, L_0x55d0c5c74c60, C4<0>, C4<0>;
L_0x55d0c5c74610 .functor XOR 1, L_0x55d0c5c73bd0, L_0x55d0c5c74d90, C4<0>, C4<0>;
L_0x55d0c5c746d0 .functor AND 1, L_0x55d0c5c74b30, L_0x55d0c5c74c60, C4<1>, C4<1>;
L_0x55d0c5c747e0 .functor AND 1, L_0x55d0c5c74b30, L_0x55d0c5c74d90, C4<1>, C4<1>;
L_0x55d0c5c748a0 .functor AND 1, L_0x55d0c5c74c60, L_0x55d0c5c74d90, C4<1>, C4<1>;
L_0x55d0c5c74910 .functor OR 1, L_0x55d0c5c746d0, L_0x55d0c5c747e0, C4<0>, C4<0>;
L_0x55d0c5c74a20 .functor OR 1, L_0x55d0c5c748a0, L_0x55d0c5c74910, C4<0>, C4<0>;
v0x55d0c4de6ce0_0 .net "a", 0 0, L_0x55d0c5c74b30;  1 drivers
v0x55d0c4de6da0_0 .net "b", 0 0, L_0x55d0c5c74c60;  1 drivers
v0x55d0c4de65e0_0 .net "ca", 0 0, L_0x55d0c5c74a20;  1 drivers
v0x55d0c4dd5c60_0 .net "cin", 0 0, L_0x55d0c5c74d90;  1 drivers
v0x55d0c4dd5d00_0 .net "sum", 0 0, L_0x55d0c5c74610;  1 drivers
v0x55d0c4dde350_0 .net "w1", 0 0, L_0x55d0c5c73bd0;  1 drivers
v0x55d0c4dde3f0_0 .net "w2", 0 0, L_0x55d0c5c746d0;  1 drivers
v0x55d0c4dddcc0_0 .net "w3", 0 0, L_0x55d0c5c747e0;  1 drivers
v0x55d0c4dddd80_0 .net "w4", 0 0, L_0x55d0c5c748a0;  1 drivers
v0x55d0c4de6010_0 .net "w5", 0 0, L_0x55d0c5c74910;  1 drivers
S_0x55d0c4b90fe0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4ba1ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c74ec0 .functor XOR 1, L_0x55d0c5c753a0, L_0x55d0c5c754d0, C4<0>, C4<0>;
L_0x55d0c5c74f30 .functor XOR 1, L_0x55d0c5c74ec0, L_0x55d0c5c75600, C4<0>, C4<0>;
L_0x55d0c5c74fa0 .functor AND 1, L_0x55d0c5c753a0, L_0x55d0c5c754d0, C4<1>, C4<1>;
L_0x55d0c5c75010 .functor AND 1, L_0x55d0c5c753a0, L_0x55d0c5c75600, C4<1>, C4<1>;
L_0x55d0c5c750d0 .functor AND 1, L_0x55d0c5c754d0, L_0x55d0c5c75600, C4<1>, C4<1>;
L_0x55d0c5c75140 .functor OR 1, L_0x55d0c5c74fa0, L_0x55d0c5c75010, C4<0>, C4<0>;
L_0x55d0c5c75290 .functor OR 1, L_0x55d0c5c750d0, L_0x55d0c5c75140, C4<0>, C4<0>;
v0x55d0c4de5910_0 .net "a", 0 0, L_0x55d0c5c753a0;  1 drivers
v0x55d0c4de59d0_0 .net "b", 0 0, L_0x55d0c5c754d0;  1 drivers
v0x55d0c4ddda70_0 .net "ca", 0 0, L_0x55d0c5c75290;  1 drivers
v0x55d0c4ddfd60_0 .net "cin", 0 0, L_0x55d0c5c75600;  1 drivers
v0x55d0c4ddfe00_0 .net "sum", 0 0, L_0x55d0c5c74f30;  1 drivers
v0x55d0c4de5270_0 .net "w1", 0 0, L_0x55d0c5c74ec0;  1 drivers
v0x55d0c4de5310_0 .net "w2", 0 0, L_0x55d0c5c74fa0;  1 drivers
v0x55d0c4de3550_0 .net "w3", 0 0, L_0x55d0c5c75010;  1 drivers
v0x55d0c4de3610_0 .net "w4", 0 0, L_0x55d0c5c750d0;  1 drivers
v0x55d0c4de1970_0 .net "w5", 0 0, L_0x55d0c5c75140;  1 drivers
S_0x55d0c4b906e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4ba1ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c75770 .functor XOR 1, L_0x55d0c5c75d40, L_0x55d0c5c75e70, C4<0>, C4<0>;
L_0x55d0c5c757e0 .functor XOR 1, L_0x55d0c5c75770, L_0x55d0c5c75ff0, C4<0>, C4<0>;
L_0x55d0c5c758a0 .functor AND 1, L_0x55d0c5c75d40, L_0x55d0c5c75e70, C4<1>, C4<1>;
L_0x55d0c5c759b0 .functor AND 1, L_0x55d0c5c75d40, L_0x55d0c5c75ff0, C4<1>, C4<1>;
L_0x55d0c5c75a70 .functor AND 1, L_0x55d0c5c75e70, L_0x55d0c5c75ff0, C4<1>, C4<1>;
L_0x55d0c5c75ae0 .functor OR 1, L_0x55d0c5c758a0, L_0x55d0c5c759b0, C4<0>, C4<0>;
L_0x55d0c5c75c30 .functor OR 1, L_0x55d0c5c75a70, L_0x55d0c5c75ae0, C4<0>, C4<0>;
v0x55d0c4dd80e0_0 .net "a", 0 0, L_0x55d0c5c75d40;  1 drivers
v0x55d0c4dd8180_0 .net "b", 0 0, L_0x55d0c5c75e70;  1 drivers
v0x55d0c4ddb8d0_0 .net "ca", 0 0, L_0x55d0c5c75c30;  1 drivers
v0x55d0c4dd9cf0_0 .net "cin", 0 0, L_0x55d0c5c75ff0;  1 drivers
v0x55d0c4dd9db0_0 .net "sum", 0 0, L_0x55d0c5c757e0;  1 drivers
v0x55d0c4dcdbf0_0 .net "w1", 0 0, L_0x55d0c5c75770;  1 drivers
v0x55d0c4dcdcb0_0 .net "w2", 0 0, L_0x55d0c5c758a0;  1 drivers
v0x55d0c4dcd560_0 .net "w3", 0 0, L_0x55d0c5c759b0;  1 drivers
v0x55d0c4dcd600_0 .net "w4", 0 0, L_0x55d0c5c75a70;  1 drivers
v0x55d0c4dd58b0_0 .net "w5", 0 0, L_0x55d0c5c75ae0;  1 drivers
S_0x55d0c4b80880 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4ba1ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c76120 .functor XOR 1, L_0x55d0c5c765c0, L_0x55d0c5c76780, C4<0>, C4<0>;
L_0x55d0c5c76190 .functor XOR 1, L_0x55d0c5c76120, L_0x55d0c5c76940, C4<0>, C4<0>;
L_0x55d0c5c76200 .functor AND 1, L_0x55d0c5c765c0, L_0x55d0c5c76780, C4<1>, C4<1>;
L_0x55d0c5c76270 .functor AND 1, L_0x55d0c5c765c0, L_0x55d0c5c76940, C4<1>, C4<1>;
L_0x55d0c5c76330 .functor AND 1, L_0x55d0c5c76780, L_0x55d0c5c76940, C4<1>, C4<1>;
L_0x55d0c5c763a0 .functor OR 1, L_0x55d0c5c76200, L_0x55d0c5c76270, C4<0>, C4<0>;
L_0x55d0c5c764b0 .functor OR 1, L_0x55d0c5c76330, L_0x55d0c5c763a0, C4<0>, C4<0>;
v0x55d0c4dd51b0_0 .net "a", 0 0, L_0x55d0c5c765c0;  1 drivers
v0x55d0c4dcd310_0 .net "b", 0 0, L_0x55d0c5c76780;  1 drivers
v0x55d0c4dcd3d0_0 .net "ca", 0 0, L_0x55d0c5c764b0;  1 drivers
v0x55d0c4dcf600_0 .net "cin", 0 0, L_0x55d0c5c76940;  1 drivers
v0x55d0c4dcf6c0_0 .net "sum", 0 0, L_0x55d0c5c76190;  1 drivers
v0x55d0c4dd4b10_0 .net "w1", 0 0, L_0x55d0c5c76120;  1 drivers
v0x55d0c4dd4bd0_0 .net "w2", 0 0, L_0x55d0c5c76200;  1 drivers
v0x55d0c4dd2df0_0 .net "w3", 0 0, L_0x55d0c5c76270;  1 drivers
v0x55d0c4dd2e90_0 .net "w4", 0 0, L_0x55d0c5c76330;  1 drivers
v0x55d0c4dd12a0_0 .net "w5", 0 0, L_0x55d0c5c763a0;  1 drivers
S_0x55d0c4b7ff80 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4ba25a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4da5c60_0 .net "a", 3 0, L_0x55d0c5c79710;  1 drivers
v0x55d0c4da9450_0 .net "b", 3 0, L_0x55d0c5c79800;  1 drivers
v0x55d0c4da7870_0 .net "ca", 3 0, L_0x55d0c5c795a0;  1 drivers
v0x55d0c4d814b0_0 .net "cin", 3 0, L_0x55d0c5c798f0;  1 drivers
v0x55d0c4d81080_0 .net "sum", 3 0, L_0x55d0c5c79500;  1 drivers
L_0x55d0c5c774c0 .part L_0x55d0c5c79710, 0, 1;
L_0x55d0c5c775f0 .part L_0x55d0c5c79800, 0, 1;
L_0x55d0c5c77720 .part L_0x55d0c5c798f0, 0, 1;
L_0x55d0c5c77d30 .part L_0x55d0c5c79710, 1, 1;
L_0x55d0c5c77e60 .part L_0x55d0c5c79800, 1, 1;
L_0x55d0c5c77f90 .part L_0x55d0c5c798f0, 1, 1;
L_0x55d0c5c786d0 .part L_0x55d0c5c79710, 2, 1;
L_0x55d0c5c78800 .part L_0x55d0c5c79800, 2, 1;
L_0x55d0c5c78980 .part L_0x55d0c5c798f0, 2, 1;
L_0x55d0c5c78f50 .part L_0x55d0c5c79710, 3, 1;
L_0x55d0c5c79110 .part L_0x55d0c5c79800, 3, 1;
L_0x55d0c5c792d0 .part L_0x55d0c5c798f0, 3, 1;
L_0x55d0c5c79500 .concat8 [ 1 1 1 1], L_0x55d0c5c76f60, L_0x55d0c5c778c0, L_0x55d0c5c78170, L_0x55d0c5c78b20;
L_0x55d0c5c795a0 .concat8 [ 1 1 1 1], L_0x55d0c5c773b0, L_0x55d0c5c77c20, L_0x55d0c5c785c0, L_0x55d0c5c78e40;
S_0x55d0c4b666b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4b7ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c76b00 .functor XOR 1, L_0x55d0c5c774c0, L_0x55d0c5c775f0, C4<0>, C4<0>;
L_0x55d0c5c76f60 .functor XOR 1, L_0x55d0c5c76b00, L_0x55d0c5c77720, C4<0>, C4<0>;
L_0x55d0c5c77020 .functor AND 1, L_0x55d0c5c774c0, L_0x55d0c5c775f0, C4<1>, C4<1>;
L_0x55d0c5c77130 .functor AND 1, L_0x55d0c5c774c0, L_0x55d0c5c77720, C4<1>, C4<1>;
L_0x55d0c5c771f0 .functor AND 1, L_0x55d0c5c775f0, L_0x55d0c5c77720, C4<1>, C4<1>;
L_0x55d0c5c77260 .functor OR 1, L_0x55d0c5c77020, L_0x55d0c5c77130, C4<0>, C4<0>;
L_0x55d0c5c773b0 .functor OR 1, L_0x55d0c5c771f0, L_0x55d0c5c77260, C4<0>, C4<0>;
v0x55d0c4dc4fc0_0 .net "a", 0 0, L_0x55d0c5c774c0;  1 drivers
v0x55d0c4dc5060_0 .net "b", 0 0, L_0x55d0c5c775f0;  1 drivers
v0x55d0c4dc48c0_0 .net "ca", 0 0, L_0x55d0c5c773b0;  1 drivers
v0x55d0c4db3f40_0 .net "cin", 0 0, L_0x55d0c5c77720;  1 drivers
v0x55d0c4db4000_0 .net "sum", 0 0, L_0x55d0c5c76f60;  1 drivers
v0x55d0c4dbc630_0 .net "w1", 0 0, L_0x55d0c5c76b00;  1 drivers
v0x55d0c4dbc6f0_0 .net "w2", 0 0, L_0x55d0c5c77020;  1 drivers
v0x55d0c4dbbfa0_0 .net "w3", 0 0, L_0x55d0c5c77130;  1 drivers
v0x55d0c4dbc040_0 .net "w4", 0 0, L_0x55d0c5c771f0;  1 drivers
v0x55d0c4dc42f0_0 .net "w5", 0 0, L_0x55d0c5c77260;  1 drivers
S_0x55d0c4b6e4c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4b7ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c77850 .functor XOR 1, L_0x55d0c5c77d30, L_0x55d0c5c77e60, C4<0>, C4<0>;
L_0x55d0c5c778c0 .functor XOR 1, L_0x55d0c5c77850, L_0x55d0c5c77f90, C4<0>, C4<0>;
L_0x55d0c5c77930 .functor AND 1, L_0x55d0c5c77d30, L_0x55d0c5c77e60, C4<1>, C4<1>;
L_0x55d0c5c779a0 .functor AND 1, L_0x55d0c5c77d30, L_0x55d0c5c77f90, C4<1>, C4<1>;
L_0x55d0c5c77a60 .functor AND 1, L_0x55d0c5c77e60, L_0x55d0c5c77f90, C4<1>, C4<1>;
L_0x55d0c5c77ad0 .functor OR 1, L_0x55d0c5c77930, L_0x55d0c5c779a0, C4<0>, C4<0>;
L_0x55d0c5c77c20 .functor OR 1, L_0x55d0c5c77a60, L_0x55d0c5c77ad0, C4<0>, C4<0>;
v0x55d0c4dc3bf0_0 .net "a", 0 0, L_0x55d0c5c77d30;  1 drivers
v0x55d0c4dc3c90_0 .net "b", 0 0, L_0x55d0c5c77e60;  1 drivers
v0x55d0c4dbbd50_0 .net "ca", 0 0, L_0x55d0c5c77c20;  1 drivers
v0x55d0c4dbe040_0 .net "cin", 0 0, L_0x55d0c5c77f90;  1 drivers
v0x55d0c4dbe100_0 .net "sum", 0 0, L_0x55d0c5c778c0;  1 drivers
v0x55d0c4dc3550_0 .net "w1", 0 0, L_0x55d0c5c77850;  1 drivers
v0x55d0c4dc3610_0 .net "w2", 0 0, L_0x55d0c5c77930;  1 drivers
v0x55d0c4dc1830_0 .net "w3", 0 0, L_0x55d0c5c779a0;  1 drivers
v0x55d0c4dc18d0_0 .net "w4", 0 0, L_0x55d0c5c77a60;  1 drivers
v0x55d0c4dbfc50_0 .net "w5", 0 0, L_0x55d0c5c77ad0;  1 drivers
S_0x55d0c4b6dbc0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4b7ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c78100 .functor XOR 1, L_0x55d0c5c786d0, L_0x55d0c5c78800, C4<0>, C4<0>;
L_0x55d0c5c78170 .functor XOR 1, L_0x55d0c5c78100, L_0x55d0c5c78980, C4<0>, C4<0>;
L_0x55d0c5c78230 .functor AND 1, L_0x55d0c5c786d0, L_0x55d0c5c78800, C4<1>, C4<1>;
L_0x55d0c5c78340 .functor AND 1, L_0x55d0c5c786d0, L_0x55d0c5c78980, C4<1>, C4<1>;
L_0x55d0c5c78400 .functor AND 1, L_0x55d0c5c78800, L_0x55d0c5c78980, C4<1>, C4<1>;
L_0x55d0c5c78470 .functor OR 1, L_0x55d0c5c78230, L_0x55d0c5c78340, C4<0>, C4<0>;
L_0x55d0c5c785c0 .functor OR 1, L_0x55d0c5c78400, L_0x55d0c5c78470, C4<0>, C4<0>;
v0x55d0c4db63c0_0 .net "a", 0 0, L_0x55d0c5c786d0;  1 drivers
v0x55d0c4db6480_0 .net "b", 0 0, L_0x55d0c5c78800;  1 drivers
v0x55d0c4db9bb0_0 .net "ca", 0 0, L_0x55d0c5c785c0;  1 drivers
v0x55d0c4db7fd0_0 .net "cin", 0 0, L_0x55d0c5c78980;  1 drivers
v0x55d0c4db8070_0 .net "sum", 0 0, L_0x55d0c5c78170;  1 drivers
v0x55d0c4dabed0_0 .net "w1", 0 0, L_0x55d0c5c78100;  1 drivers
v0x55d0c4dabf70_0 .net "w2", 0 0, L_0x55d0c5c78230;  1 drivers
v0x55d0c4dab840_0 .net "w3", 0 0, L_0x55d0c5c78340;  1 drivers
v0x55d0c4dab900_0 .net "w4", 0 0, L_0x55d0c5c78400;  1 drivers
v0x55d0c4db3b90_0 .net "w5", 0 0, L_0x55d0c5c78470;  1 drivers
S_0x55d0c4b5dd60 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4b7ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c78ab0 .functor XOR 1, L_0x55d0c5c78f50, L_0x55d0c5c79110, C4<0>, C4<0>;
L_0x55d0c5c78b20 .functor XOR 1, L_0x55d0c5c78ab0, L_0x55d0c5c792d0, C4<0>, C4<0>;
L_0x55d0c5c78b90 .functor AND 1, L_0x55d0c5c78f50, L_0x55d0c5c79110, C4<1>, C4<1>;
L_0x55d0c5c78c00 .functor AND 1, L_0x55d0c5c78f50, L_0x55d0c5c792d0, C4<1>, C4<1>;
L_0x55d0c5c78cc0 .functor AND 1, L_0x55d0c5c79110, L_0x55d0c5c792d0, C4<1>, C4<1>;
L_0x55d0c5c78d30 .functor OR 1, L_0x55d0c5c78b90, L_0x55d0c5c78c00, C4<0>, C4<0>;
L_0x55d0c5c78e40 .functor OR 1, L_0x55d0c5c78cc0, L_0x55d0c5c78d30, C4<0>, C4<0>;
v0x55d0c4db3490_0 .net "a", 0 0, L_0x55d0c5c78f50;  1 drivers
v0x55d0c4db3550_0 .net "b", 0 0, L_0x55d0c5c79110;  1 drivers
v0x55d0c4dab5f0_0 .net "ca", 0 0, L_0x55d0c5c78e40;  1 drivers
v0x55d0c4dad8e0_0 .net "cin", 0 0, L_0x55d0c5c792d0;  1 drivers
v0x55d0c4dad980_0 .net "sum", 0 0, L_0x55d0c5c78b20;  1 drivers
v0x55d0c4db2df0_0 .net "w1", 0 0, L_0x55d0c5c78ab0;  1 drivers
v0x55d0c4db2e90_0 .net "w2", 0 0, L_0x55d0c5c78b90;  1 drivers
v0x55d0c4db10d0_0 .net "w3", 0 0, L_0x55d0c5c78c00;  1 drivers
v0x55d0c4db1190_0 .net "w4", 0 0, L_0x55d0c5c78cc0;  1 drivers
v0x55d0c4daf4f0_0 .net "w5", 0 0, L_0x55d0c5c78d30;  1 drivers
S_0x55d0c4b5d460 .scope module, "a_10" "triple_fam" 3 51, 11 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55d0c4ba2a00_0 .net "c", 259 0, L_0x55d0c5ff2450;  1 drivers
v0x55d0c4ba2370_0 .net "ca", 194 0, L_0x55d0c5ff22c0;  alias, 1 drivers
v0x55d0c4baa6c0_0 .net "s", 324 0, L_0x55d0c5f66080;  alias, 1 drivers
v0x55d0c4ba9fc0_0 .net "sum", 194 0, L_0x55d0c5ff2130;  alias, 1 drivers
L_0x55d0c5f94c70 .part L_0x55d0c5f66080, 0, 65;
L_0x55d0c5f94d10 .part L_0x55d0c5f66080, 65, 65;
L_0x55d0c5f94e40 .part L_0x55d0c5ff2450, 0, 65;
L_0x55d0c5fc32d0 .part L_0x55d0c5ff2450, 65, 65;
L_0x55d0c5fc33c0 .part L_0x55d0c5f66080, 130, 65;
L_0x55d0c5fc3460 .part L_0x55d0c5ff2450, 130, 65;
L_0x55d0c5ff1e70 .part L_0x55d0c5f66080, 195, 65;
L_0x55d0c5ff1f10 .part L_0x55d0c5f66080, 260, 65;
L_0x55d0c5ff2000 .part L_0x55d0c5ff2450, 195, 65;
L_0x55d0c5ff2130 .concat8 [ 65 65 65 0], L_0x55d0c5f94900, L_0x55d0c5fc2f60, L_0x55d0c5ff1b00;
L_0x55d0c5ff22c0 .concat8 [ 65 65 65 0], L_0x55d0c5f94a90, L_0x55d0c5fc30f0, L_0x55d0c5ff1c90;
S_0x55d0c4b44990 .scope module, "a_0" "SixtyfourBA" 11 10, 5 3 0, S_0x55d0c4b5d460;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395bcc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c58d9110_0 .net/2u *"_s2", 0 0, L_0x7f868395bcc0;  1 drivers
L_0x7f868395bd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c58d1270_0 .net/2u *"_s6", 0 0, L_0x7f868395bd08;  1 drivers
v0x55d0c58d3560_0 .net "a", 64 0, L_0x55d0c5f94c70;  1 drivers
v0x55d0c58d8a70_0 .net "b", 64 0, L_0x55d0c5f94d10;  1 drivers
v0x55d0c58d6d50_0 .net "ca", 64 0, L_0x55d0c5f94a90;  1 drivers
v0x55d0c58d5170_0 .net "cin", 64 0, L_0x55d0c5f94e40;  1 drivers
v0x55d0c58cb8e0_0 .net "sum", 64 0, L_0x55d0c5f94900;  1 drivers
L_0x55d0c5f7d390 .part L_0x55d0c5f94c70, 0, 32;
L_0x55d0c5f7d430 .part L_0x55d0c5f94d10, 0, 32;
L_0x55d0c5f7d4d0 .part L_0x55d0c5f94e40, 0, 32;
L_0x55d0c5f94630 .part L_0x55d0c5f94c70, 32, 32;
L_0x55d0c5f94720 .part L_0x55d0c5f94d10, 32, 32;
L_0x55d0c5f94810 .part L_0x55d0c5f94e40, 32, 32;
L_0x55d0c5f94900 .concat8 [ 32 32 1 0], L_0x55d0c5f7d0c0, L_0x55d0c5f94360, L_0x7f868395bd08;
L_0x55d0c5f94a90 .concat8 [ 1 32 32 0], L_0x7f868395bcc0, L_0x55d0c5f7d200, L_0x55d0c5f944a0;
S_0x55d0c4b4c7a0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4b44990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4c89480_0 .net "a", 31 0, L_0x55d0c5f7d390;  1 drivers
v0x55d0c4c878a0_0 .net "b", 31 0, L_0x55d0c5f7d430;  1 drivers
v0x55d0c4c7e010_0 .net "ca", 31 0, L_0x55d0c5f7d200;  1 drivers
v0x55d0c4c81800_0 .net "cin", 31 0, L_0x55d0c5f7d4d0;  1 drivers
v0x55d0c4c7fc20_0 .net "sum", 31 0, L_0x55d0c5f7d0c0;  1 drivers
L_0x55d0c5f719c0 .part L_0x55d0c5f7d390, 0, 16;
L_0x55d0c5f71a60 .part L_0x55d0c5f7d430, 0, 16;
L_0x55d0c5f71b00 .part L_0x55d0c5f7d4d0, 0, 16;
L_0x55d0c5f7cdf0 .part L_0x55d0c5f7d390, 16, 16;
L_0x55d0c5f7cee0 .part L_0x55d0c5f7d430, 16, 16;
L_0x55d0c5f7cfd0 .part L_0x55d0c5f7d4d0, 16, 16;
L_0x55d0c5f7d0c0 .concat8 [ 16 16 0 0], L_0x55d0c5f716f0, L_0x55d0c5f7cb20;
L_0x55d0c5f7d200 .concat8 [ 16 16 0 0], L_0x55d0c5f71830, L_0x55d0c5f7cc60;
S_0x55d0c4b4bea0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4b4c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4d105d0_0 .net "a", 15 0, L_0x55d0c5f719c0;  1 drivers
v0x55d0c4d15ae0_0 .net "b", 15 0, L_0x55d0c5f71a60;  1 drivers
v0x55d0c4d13dc0_0 .net "ca", 15 0, L_0x55d0c5f71830;  1 drivers
v0x55d0c4d121e0_0 .net "cin", 15 0, L_0x55d0c5f71b00;  1 drivers
v0x55d0c4d08950_0 .net "sum", 15 0, L_0x55d0c5f716f0;  1 drivers
L_0x55d0c5f6bb60 .part L_0x55d0c5f719c0, 0, 8;
L_0x55d0c5f6bc00 .part L_0x55d0c5f71a60, 0, 8;
L_0x55d0c5f6bca0 .part L_0x55d0c5f71b00, 0, 8;
L_0x55d0c5f71420 .part L_0x55d0c5f719c0, 8, 8;
L_0x55d0c5f71510 .part L_0x55d0c5f71a60, 8, 8;
L_0x55d0c5f71600 .part L_0x55d0c5f71b00, 8, 8;
L_0x55d0c5f716f0 .concat8 [ 8 8 0 0], L_0x55d0c5f6b890, L_0x55d0c5f71150;
L_0x55d0c5f71830 .concat8 [ 8 8 0 0], L_0x55d0c5f6b9d0, L_0x55d0c5f71290;
S_0x55d0c4b3c040 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4b4bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4d52d70_0 .net "a", 7 0, L_0x55d0c5f6bb60;  1 drivers
v0x55d0c4d5b0c0_0 .net "b", 7 0, L_0x55d0c5f6bc00;  1 drivers
v0x55d0c4d5a9c0_0 .net "ca", 7 0, L_0x55d0c5f6b9d0;  1 drivers
v0x55d0c4d52b20_0 .net "cin", 7 0, L_0x55d0c5f6bca0;  1 drivers
v0x55d0c4d54e10_0 .net "sum", 7 0, L_0x55d0c5f6b890;  1 drivers
L_0x55d0c5f68bf0 .part L_0x55d0c5f6bb60, 0, 4;
L_0x55d0c5f68c90 .part L_0x55d0c5f6bc00, 0, 4;
L_0x55d0c5f68d30 .part L_0x55d0c5f6bca0, 0, 4;
L_0x55d0c5f6b580 .part L_0x55d0c5f6bb60, 4, 4;
L_0x55d0c5f6b670 .part L_0x55d0c5f6bc00, 4, 4;
L_0x55d0c5f6b760 .part L_0x55d0c5f6bca0, 4, 4;
L_0x55d0c5f6b890 .concat8 [ 4 4 0 0], L_0x55d0c5f689e0, L_0x55d0c5f6b370;
L_0x55d0c5f6b9d0 .concat8 [ 4 4 0 0], L_0x55d0c5f68a80, L_0x55d0c5f6b410;
S_0x55d0c4b3b740 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4b3c040;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d73790_0 .net "a", 3 0, L_0x55d0c5f68bf0;  1 drivers
v0x55d0c4d67690_0 .net "b", 3 0, L_0x55d0c5f68c90;  1 drivers
v0x55d0c4d67000_0 .net "ca", 3 0, L_0x55d0c5f68a80;  1 drivers
v0x55d0c4d6f350_0 .net "cin", 3 0, L_0x55d0c5f68d30;  1 drivers
v0x55d0c4d6ec50_0 .net "sum", 3 0, L_0x55d0c5f689e0;  1 drivers
L_0x55d0c5f669a0 .part L_0x55d0c5f68bf0, 0, 1;
L_0x55d0c5f66ad0 .part L_0x55d0c5f68c90, 0, 1;
L_0x55d0c5f66c00 .part L_0x55d0c5f68d30, 0, 1;
L_0x55d0c5f67210 .part L_0x55d0c5f68bf0, 1, 1;
L_0x55d0c5f67340 .part L_0x55d0c5f68c90, 1, 1;
L_0x55d0c5f67470 .part L_0x55d0c5f68d30, 1, 1;
L_0x55d0c5f67bb0 .part L_0x55d0c5f68bf0, 2, 1;
L_0x55d0c5f67ce0 .part L_0x55d0c5f68c90, 2, 1;
L_0x55d0c5f67e60 .part L_0x55d0c5f68d30, 2, 1;
L_0x55d0c5f68430 .part L_0x55d0c5f68bf0, 3, 1;
L_0x55d0c5f685f0 .part L_0x55d0c5f68c90, 3, 1;
L_0x55d0c5f687b0 .part L_0x55d0c5f68d30, 3, 1;
L_0x55d0c5f689e0 .concat8 [ 1 1 1 1], L_0x55d0c5f66480, L_0x55d0c5f66da0, L_0x55d0c5f67650, L_0x55d0c5f68000;
L_0x55d0c5f68a80 .concat8 [ 1 1 1 1], L_0x55d0c5f66890, L_0x55d0c5f67100, L_0x55d0c5f67aa0, L_0x55d0c5f68320;
S_0x55d0c4b32780 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4b3b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f64360 .functor XOR 1, L_0x55d0c5f669a0, L_0x55d0c5f66ad0, C4<0>, C4<0>;
L_0x55d0c5f66480 .functor XOR 1, L_0x55d0c5f64360, L_0x55d0c5f66c00, C4<0>, C4<0>;
L_0x55d0c5f66540 .functor AND 1, L_0x55d0c5f669a0, L_0x55d0c5f66ad0, C4<1>, C4<1>;
L_0x55d0c5f66650 .functor AND 1, L_0x55d0c5f669a0, L_0x55d0c5f66c00, C4<1>, C4<1>;
L_0x55d0c5f66710 .functor AND 1, L_0x55d0c5f66ad0, L_0x55d0c5f66c00, C4<1>, C4<1>;
L_0x55d0c5f66780 .functor OR 1, L_0x55d0c5f66540, L_0x55d0c5f66650, C4<0>, C4<0>;
L_0x55d0c5f66890 .functor OR 1, L_0x55d0c5f66710, L_0x55d0c5f66780, C4<0>, C4<0>;
v0x55d0c4d88ad0_0 .net "a", 0 0, L_0x55d0c5f669a0;  1 drivers
v0x55d0c4d88b90_0 .net "b", 0 0, L_0x55d0c5f66ad0;  1 drivers
v0x55d0c4d8adc0_0 .net "ca", 0 0, L_0x55d0c5f66890;  1 drivers
v0x55d0c4d902d0_0 .net "cin", 0 0, L_0x55d0c5f66c00;  1 drivers
v0x55d0c4d90370_0 .net "sum", 0 0, L_0x55d0c5f66480;  1 drivers
v0x55d0c4d8e5b0_0 .net "w1", 0 0, L_0x55d0c5f64360;  1 drivers
v0x55d0c4d8e650_0 .net "w2", 0 0, L_0x55d0c5f66540;  1 drivers
v0x55d0c4d8c9d0_0 .net "w3", 0 0, L_0x55d0c5f66650;  1 drivers
v0x55d0c4d8ca90_0 .net "w4", 0 0, L_0x55d0c5f66710;  1 drivers
v0x55d0c4d83140_0 .net "w5", 0 0, L_0x55d0c5f66780;  1 drivers
S_0x55d0c4b32500 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4b3b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f66d30 .functor XOR 1, L_0x55d0c5f67210, L_0x55d0c5f67340, C4<0>, C4<0>;
L_0x55d0c5f66da0 .functor XOR 1, L_0x55d0c5f66d30, L_0x55d0c5f67470, C4<0>, C4<0>;
L_0x55d0c5f66e10 .functor AND 1, L_0x55d0c5f67210, L_0x55d0c5f67340, C4<1>, C4<1>;
L_0x55d0c5f66e80 .functor AND 1, L_0x55d0c5f67210, L_0x55d0c5f67470, C4<1>, C4<1>;
L_0x55d0c5f66f40 .functor AND 1, L_0x55d0c5f67340, L_0x55d0c5f67470, C4<1>, C4<1>;
L_0x55d0c5f66fb0 .functor OR 1, L_0x55d0c5f66e10, L_0x55d0c5f66e80, C4<0>, C4<0>;
L_0x55d0c5f67100 .functor OR 1, L_0x55d0c5f66f40, L_0x55d0c5f66fb0, C4<0>, C4<0>;
v0x55d0c4d86930_0 .net "a", 0 0, L_0x55d0c5f67210;  1 drivers
v0x55d0c4d869f0_0 .net "b", 0 0, L_0x55d0c5f67340;  1 drivers
v0x55d0c4d84d50_0 .net "ca", 0 0, L_0x55d0c5f67100;  1 drivers
v0x55d0c4d6ffe0_0 .net "cin", 0 0, L_0x55d0c5f67470;  1 drivers
v0x55d0c4d70080_0 .net "sum", 0 0, L_0x55d0c5f66da0;  1 drivers
v0x55d0c4d6f950_0 .net "w1", 0 0, L_0x55d0c5f66d30;  1 drivers
v0x55d0c4d6f9f0_0 .net "w2", 0 0, L_0x55d0c5f66e10;  1 drivers
v0x55d0c4d80780_0 .net "w3", 0 0, L_0x55d0c5f66e80;  1 drivers
v0x55d0c4d80840_0 .net "w4", 0 0, L_0x55d0c5f66f40;  1 drivers
v0x55d0c4d80080_0 .net "w5", 0 0, L_0x55d0c5f66fb0;  1 drivers
S_0x55d0c4b205b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4b3b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f675e0 .functor XOR 1, L_0x55d0c5f67bb0, L_0x55d0c5f67ce0, C4<0>, C4<0>;
L_0x55d0c5f67650 .functor XOR 1, L_0x55d0c5f675e0, L_0x55d0c5f67e60, C4<0>, C4<0>;
L_0x55d0c5f67710 .functor AND 1, L_0x55d0c5f67bb0, L_0x55d0c5f67ce0, C4<1>, C4<1>;
L_0x55d0c5f67820 .functor AND 1, L_0x55d0c5f67bb0, L_0x55d0c5f67e60, C4<1>, C4<1>;
L_0x55d0c5f678e0 .functor AND 1, L_0x55d0c5f67ce0, L_0x55d0c5f67e60, C4<1>, C4<1>;
L_0x55d0c5f67950 .functor OR 1, L_0x55d0c5f67710, L_0x55d0c5f67820, C4<0>, C4<0>;
L_0x55d0c5f67aa0 .functor OR 1, L_0x55d0c5f678e0, L_0x55d0c5f67950, C4<0>, C4<0>;
v0x55d0c4d6f700_0 .net "a", 0 0, L_0x55d0c5f67bb0;  1 drivers
v0x55d0c4d6f7a0_0 .net "b", 0 0, L_0x55d0c5f67ce0;  1 drivers
v0x55d0c4d77df0_0 .net "ca", 0 0, L_0x55d0c5f67aa0;  1 drivers
v0x55d0c4d77760_0 .net "cin", 0 0, L_0x55d0c5f67e60;  1 drivers
v0x55d0c4d77820_0 .net "sum", 0 0, L_0x55d0c5f67650;  1 drivers
v0x55d0c4d7fab0_0 .net "w1", 0 0, L_0x55d0c5f675e0;  1 drivers
v0x55d0c4d7fb70_0 .net "w2", 0 0, L_0x55d0c5f67710;  1 drivers
v0x55d0c4d7f3b0_0 .net "w3", 0 0, L_0x55d0c5f67820;  1 drivers
v0x55d0c4d7f450_0 .net "w4", 0 0, L_0x55d0c5f678e0;  1 drivers
v0x55d0c4d77510_0 .net "w5", 0 0, L_0x55d0c5f67950;  1 drivers
S_0x55d0c4b283c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4b3b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f67f90 .functor XOR 1, L_0x55d0c5f68430, L_0x55d0c5f685f0, C4<0>, C4<0>;
L_0x55d0c5f68000 .functor XOR 1, L_0x55d0c5f67f90, L_0x55d0c5f687b0, C4<0>, C4<0>;
L_0x55d0c5f68070 .functor AND 1, L_0x55d0c5f68430, L_0x55d0c5f685f0, C4<1>, C4<1>;
L_0x55d0c5f680e0 .functor AND 1, L_0x55d0c5f68430, L_0x55d0c5f687b0, C4<1>, C4<1>;
L_0x55d0c5f681a0 .functor AND 1, L_0x55d0c5f685f0, L_0x55d0c5f687b0, C4<1>, C4<1>;
L_0x55d0c5f68210 .functor OR 1, L_0x55d0c5f68070, L_0x55d0c5f680e0, C4<0>, C4<0>;
L_0x55d0c5f68320 .functor OR 1, L_0x55d0c5f681a0, L_0x55d0c5f68210, C4<0>, C4<0>;
v0x55d0c4d79800_0 .net "a", 0 0, L_0x55d0c5f68430;  1 drivers
v0x55d0c4d7ed10_0 .net "b", 0 0, L_0x55d0c5f685f0;  1 drivers
v0x55d0c4d7edd0_0 .net "ca", 0 0, L_0x55d0c5f68320;  1 drivers
v0x55d0c4d7cff0_0 .net "cin", 0 0, L_0x55d0c5f687b0;  1 drivers
v0x55d0c4d7d0b0_0 .net "sum", 0 0, L_0x55d0c5f68000;  1 drivers
v0x55d0c4d7b410_0 .net "w1", 0 0, L_0x55d0c5f67f90;  1 drivers
v0x55d0c4d7b4d0_0 .net "w2", 0 0, L_0x55d0c5f68070;  1 drivers
v0x55d0c4d71b80_0 .net "w3", 0 0, L_0x55d0c5f680e0;  1 drivers
v0x55d0c4d71c20_0 .net "w4", 0 0, L_0x55d0c5f681a0;  1 drivers
v0x55d0c4d75400_0 .net "w5", 0 0, L_0x55d0c5f68210;  1 drivers
S_0x55d0c4b27ac0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4b3c040;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d4af60_0 .net "a", 3 0, L_0x55d0c5f6b580;  1 drivers
v0x55d0c4d5bd90_0 .net "b", 3 0, L_0x55d0c5f6b670;  1 drivers
v0x55d0c4d5b690_0 .net "ca", 3 0, L_0x55d0c5f6b410;  1 drivers
v0x55d0c4d4ad10_0 .net "cin", 3 0, L_0x55d0c5f6b760;  1 drivers
v0x55d0c4d53400_0 .net "sum", 3 0, L_0x55d0c5f6b370;  1 drivers
L_0x55d0c5f69330 .part L_0x55d0c5f6b580, 0, 1;
L_0x55d0c5f69460 .part L_0x55d0c5f6b670, 0, 1;
L_0x55d0c5f69590 .part L_0x55d0c5f6b760, 0, 1;
L_0x55d0c5f69ba0 .part L_0x55d0c5f6b580, 1, 1;
L_0x55d0c5f69cd0 .part L_0x55d0c5f6b670, 1, 1;
L_0x55d0c5f69e00 .part L_0x55d0c5f6b760, 1, 1;
L_0x55d0c5f6a540 .part L_0x55d0c5f6b580, 2, 1;
L_0x55d0c5f6a670 .part L_0x55d0c5f6b670, 2, 1;
L_0x55d0c5f6a7f0 .part L_0x55d0c5f6b760, 2, 1;
L_0x55d0c5f6adc0 .part L_0x55d0c5f6b580, 3, 1;
L_0x55d0c5f6af80 .part L_0x55d0c5f6b670, 3, 1;
L_0x55d0c5f6b140 .part L_0x55d0c5f6b760, 3, 1;
L_0x55d0c5f6b370 .concat8 [ 1 1 1 1], L_0x55d0c5f68dd0, L_0x55d0c5f69730, L_0x55d0c5f69fe0, L_0x55d0c5f6a990;
L_0x55d0c5f6b410 .concat8 [ 1 1 1 1], L_0x55d0c5f69220, L_0x55d0c5f69a90, L_0x55d0c5f6a430, L_0x55d0c5f6acb0;
S_0x55d0c4b17c60 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4b27ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f68970 .functor XOR 1, L_0x55d0c5f69330, L_0x55d0c5f69460, C4<0>, C4<0>;
L_0x55d0c5f68dd0 .functor XOR 1, L_0x55d0c5f68970, L_0x55d0c5f69590, C4<0>, C4<0>;
L_0x55d0c5f68e90 .functor AND 1, L_0x55d0c5f69330, L_0x55d0c5f69460, C4<1>, C4<1>;
L_0x55d0c5f68fa0 .functor AND 1, L_0x55d0c5f69330, L_0x55d0c5f69590, C4<1>, C4<1>;
L_0x55d0c5f69060 .functor AND 1, L_0x55d0c5f69460, L_0x55d0c5f69590, C4<1>, C4<1>;
L_0x55d0c5f690d0 .functor OR 1, L_0x55d0c5f68e90, L_0x55d0c5f68fa0, C4<0>, C4<0>;
L_0x55d0c5f69220 .functor OR 1, L_0x55d0c5f69060, L_0x55d0c5f690d0, C4<0>, C4<0>;
v0x55d0c4d66db0_0 .net "a", 0 0, L_0x55d0c5f69330;  1 drivers
v0x55d0c4d66e50_0 .net "b", 0 0, L_0x55d0c5f69460;  1 drivers
v0x55d0c4d690a0_0 .net "ca", 0 0, L_0x55d0c5f69220;  1 drivers
v0x55d0c4d6e5b0_0 .net "cin", 0 0, L_0x55d0c5f69590;  1 drivers
v0x55d0c4d6e670_0 .net "sum", 0 0, L_0x55d0c5f68dd0;  1 drivers
v0x55d0c4d6c890_0 .net "w1", 0 0, L_0x55d0c5f68970;  1 drivers
v0x55d0c4d6c950_0 .net "w2", 0 0, L_0x55d0c5f68e90;  1 drivers
v0x55d0c4d6acb0_0 .net "w3", 0 0, L_0x55d0c5f68fa0;  1 drivers
v0x55d0c4d6ad50_0 .net "w4", 0 0, L_0x55d0c5f69060;  1 drivers
v0x55d0c4d61420_0 .net "w5", 0 0, L_0x55d0c5f690d0;  1 drivers
S_0x55d0c4b17360 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4b27ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f696c0 .functor XOR 1, L_0x55d0c5f69ba0, L_0x55d0c5f69cd0, C4<0>, C4<0>;
L_0x55d0c5f69730 .functor XOR 1, L_0x55d0c5f696c0, L_0x55d0c5f69e00, C4<0>, C4<0>;
L_0x55d0c5f697a0 .functor AND 1, L_0x55d0c5f69ba0, L_0x55d0c5f69cd0, C4<1>, C4<1>;
L_0x55d0c5f69810 .functor AND 1, L_0x55d0c5f69ba0, L_0x55d0c5f69e00, C4<1>, C4<1>;
L_0x55d0c5f698d0 .functor AND 1, L_0x55d0c5f69cd0, L_0x55d0c5f69e00, C4<1>, C4<1>;
L_0x55d0c5f69940 .functor OR 1, L_0x55d0c5f697a0, L_0x55d0c5f69810, C4<0>, C4<0>;
L_0x55d0c5f69a90 .functor OR 1, L_0x55d0c5f698d0, L_0x55d0c5f69940, C4<0>, C4<0>;
v0x55d0c4d64c10_0 .net "a", 0 0, L_0x55d0c5f69ba0;  1 drivers
v0x55d0c4d64cb0_0 .net "b", 0 0, L_0x55d0c5f69cd0;  1 drivers
v0x55d0c4d63030_0 .net "ca", 0 0, L_0x55d0c5f69a90;  1 drivers
v0x55d0c4c493b0_0 .net "cin", 0 0, L_0x55d0c5f69e00;  1 drivers
v0x55d0c4c49470_0 .net "sum", 0 0, L_0x55d0c5f69730;  1 drivers
v0x55d0c4cd3d20_0 .net "w1", 0 0, L_0x55d0c5f696c0;  1 drivers
v0x55d0c4cd3de0_0 .net "w2", 0 0, L_0x55d0c5f697a0;  1 drivers
v0x55d0c4cd3b30_0 .net "w3", 0 0, L_0x55d0c5f69810;  1 drivers
v0x55d0c4cd3bd0_0 .net "w4", 0 0, L_0x55d0c5f698d0;  1 drivers
v0x55d0c4d18670_0 .net "w5", 0 0, L_0x55d0c5f69940;  1 drivers
S_0x55d0c4afe890 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4b27ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f69f70 .functor XOR 1, L_0x55d0c5f6a540, L_0x55d0c5f6a670, C4<0>, C4<0>;
L_0x55d0c5f69fe0 .functor XOR 1, L_0x55d0c5f69f70, L_0x55d0c5f6a7f0, C4<0>, C4<0>;
L_0x55d0c5f6a0a0 .functor AND 1, L_0x55d0c5f6a540, L_0x55d0c5f6a670, C4<1>, C4<1>;
L_0x55d0c5f6a1b0 .functor AND 1, L_0x55d0c5f6a540, L_0x55d0c5f6a7f0, C4<1>, C4<1>;
L_0x55d0c5f6a270 .functor AND 1, L_0x55d0c5f6a670, L_0x55d0c5f6a7f0, C4<1>, C4<1>;
L_0x55d0c5f6a2e0 .functor OR 1, L_0x55d0c5f6a0a0, L_0x55d0c5f6a1b0, C4<0>, C4<0>;
L_0x55d0c5f6a430 .functor OR 1, L_0x55d0c5f6a270, L_0x55d0c5f6a2e0, C4<0>, C4<0>;
v0x55d0c4d5d890_0 .net "a", 0 0, L_0x55d0c5f6a540;  1 drivers
v0x55d0c4d5d950_0 .net "b", 0 0, L_0x55d0c5f6a670;  1 drivers
v0x55d0c4d5d580_0 .net "ca", 0 0, L_0x55d0c5f6a430;  1 drivers
v0x55d0c4d18fc0_0 .net "cin", 0 0, L_0x55d0c5f6a7f0;  1 drivers
v0x55d0c4d19060_0 .net "sum", 0 0, L_0x55d0c5f69fe0;  1 drivers
v0x55d0c4d18bc0_0 .net "w1", 0 0, L_0x55d0c5f69f70;  1 drivers
v0x55d0c4d18c60_0 .net "w2", 0 0, L_0x55d0c5f6a0a0;  1 drivers
v0x55d0c4d18910_0 .net "w3", 0 0, L_0x55d0c5f6a1b0;  1 drivers
v0x55d0c4d189d0_0 .net "w4", 0 0, L_0x55d0c5f6a270;  1 drivers
v0x55d0c4d3ada0_0 .net "w5", 0 0, L_0x55d0c5f6a2e0;  1 drivers
S_0x55d0c4b066a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4b27ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f6a920 .functor XOR 1, L_0x55d0c5f6adc0, L_0x55d0c5f6af80, C4<0>, C4<0>;
L_0x55d0c5f6a990 .functor XOR 1, L_0x55d0c5f6a920, L_0x55d0c5f6b140, C4<0>, C4<0>;
L_0x55d0c5f6aa00 .functor AND 1, L_0x55d0c5f6adc0, L_0x55d0c5f6af80, C4<1>, C4<1>;
L_0x55d0c5f6aa70 .functor AND 1, L_0x55d0c5f6adc0, L_0x55d0c5f6b140, C4<1>, C4<1>;
L_0x55d0c5f6ab30 .functor AND 1, L_0x55d0c5f6af80, L_0x55d0c5f6b140, C4<1>, C4<1>;
L_0x55d0c5f6aba0 .functor OR 1, L_0x55d0c5f6aa00, L_0x55d0c5f6aa70, C4<0>, C4<0>;
L_0x55d0c5f6acb0 .functor OR 1, L_0x55d0c5f6ab30, L_0x55d0c5f6aba0, C4<0>, C4<0>;
v0x55d0c4d3a970_0 .net "a", 0 0, L_0x55d0c5f6adc0;  1 drivers
v0x55d0c4d3aa30_0 .net "b", 0 0, L_0x55d0c5f6af80;  1 drivers
v0x55d0c4d3a6c0_0 .net "ca", 0 0, L_0x55d0c5f6acb0;  1 drivers
v0x55d0c4d5cb00_0 .net "cin", 0 0, L_0x55d0c5f6b140;  1 drivers
v0x55d0c4d5cba0_0 .net "sum", 0 0, L_0x55d0c5f6a990;  1 drivers
v0x55d0c4d5c3b0_0 .net "w1", 0 0, L_0x55d0c5f6a920;  1 drivers
v0x55d0c4d5c450_0 .net "w2", 0 0, L_0x55d0c5f6aa00;  1 drivers
v0x55d0c4d3a420_0 .net "w3", 0 0, L_0x55d0c5f6aa70;  1 drivers
v0x55d0c4d3a4e0_0 .net "w4", 0 0, L_0x55d0c5f6ab30;  1 drivers
v0x55d0c4d4b5f0_0 .net "w5", 0 0, L_0x55d0c5f6aba0;  1 drivers
S_0x55d0c4b05da0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4b4bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4d0ebc0_0 .net "a", 7 0, L_0x55d0c5f71420;  1 drivers
v0x55d0c4d0e530_0 .net "b", 7 0, L_0x55d0c5f71510;  1 drivers
v0x55d0c4d16880_0 .net "ca", 7 0, L_0x55d0c5f71290;  1 drivers
v0x55d0c4d16180_0 .net "cin", 7 0, L_0x55d0c5f71600;  1 drivers
v0x55d0c4d0e2e0_0 .net "sum", 7 0, L_0x55d0c5f71150;  1 drivers
L_0x55d0c5f6e4b0 .part L_0x55d0c5f71420, 0, 4;
L_0x55d0c5f6e550 .part L_0x55d0c5f71510, 0, 4;
L_0x55d0c5f6e5f0 .part L_0x55d0c5f71600, 0, 4;
L_0x55d0c5f70e40 .part L_0x55d0c5f71420, 4, 4;
L_0x55d0c5f70f30 .part L_0x55d0c5f71510, 4, 4;
L_0x55d0c5f71020 .part L_0x55d0c5f71600, 4, 4;
L_0x55d0c5f71150 .concat8 [ 4 4 0 0], L_0x55d0c5f6e2a0, L_0x55d0c5f70c30;
L_0x55d0c5f71290 .concat8 [ 4 4 0 0], L_0x55d0c5f6e340, L_0x55d0c5f70cd0;
S_0x55d0c4af5f40 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4b05da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d31050_0 .net "a", 3 0, L_0x55d0c5f6e4b0;  1 drivers
v0x55d0c4d393a0_0 .net "b", 3 0, L_0x55d0c5f6e550;  1 drivers
v0x55d0c4d38ca0_0 .net "ca", 3 0, L_0x55d0c5f6e340;  1 drivers
v0x55d0c4d30e00_0 .net "cin", 3 0, L_0x55d0c5f6e5f0;  1 drivers
v0x55d0c4d330f0_0 .net "sum", 3 0, L_0x55d0c5f6e2a0;  1 drivers
L_0x55d0c5f6c260 .part L_0x55d0c5f6e4b0, 0, 1;
L_0x55d0c5f6c390 .part L_0x55d0c5f6e550, 0, 1;
L_0x55d0c5f6c4c0 .part L_0x55d0c5f6e5f0, 0, 1;
L_0x55d0c5f6cad0 .part L_0x55d0c5f6e4b0, 1, 1;
L_0x55d0c5f6cc00 .part L_0x55d0c5f6e550, 1, 1;
L_0x55d0c5f6cd30 .part L_0x55d0c5f6e5f0, 1, 1;
L_0x55d0c5f6d470 .part L_0x55d0c5f6e4b0, 2, 1;
L_0x55d0c5f6d5a0 .part L_0x55d0c5f6e550, 2, 1;
L_0x55d0c5f6d720 .part L_0x55d0c5f6e5f0, 2, 1;
L_0x55d0c5f6dcf0 .part L_0x55d0c5f6e4b0, 3, 1;
L_0x55d0c5f6deb0 .part L_0x55d0c5f6e550, 3, 1;
L_0x55d0c5f6e070 .part L_0x55d0c5f6e5f0, 3, 1;
L_0x55d0c5f6e2a0 .concat8 [ 1 1 1 1], L_0x55d0c5f6bd40, L_0x55d0c5f6c660, L_0x55d0c5f6cf10, L_0x55d0c5f6d8c0;
L_0x55d0c5f6e340 .concat8 [ 1 1 1 1], L_0x55d0c5f6c150, L_0x55d0c5f6c9c0, L_0x55d0c5f6d360, L_0x55d0c5f6dbe0;
S_0x55d0c4af5640 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4af5f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f6b300 .functor XOR 1, L_0x55d0c5f6c260, L_0x55d0c5f6c390, C4<0>, C4<0>;
L_0x55d0c5f6bd40 .functor XOR 1, L_0x55d0c5f6b300, L_0x55d0c5f6c4c0, C4<0>, C4<0>;
L_0x55d0c5f6be00 .functor AND 1, L_0x55d0c5f6c260, L_0x55d0c5f6c390, C4<1>, C4<1>;
L_0x55d0c5f6bf10 .functor AND 1, L_0x55d0c5f6c260, L_0x55d0c5f6c4c0, C4<1>, C4<1>;
L_0x55d0c5f6bfd0 .functor AND 1, L_0x55d0c5f6c390, L_0x55d0c5f6c4c0, C4<1>, C4<1>;
L_0x55d0c5f6c040 .functor OR 1, L_0x55d0c5f6be00, L_0x55d0c5f6bf10, C4<0>, C4<0>;
L_0x55d0c5f6c150 .functor OR 1, L_0x55d0c5f6bfd0, L_0x55d0c5f6c040, C4<0>, C4<0>;
v0x55d0c4d5a320_0 .net "a", 0 0, L_0x55d0c5f6c260;  1 drivers
v0x55d0c4d5a3e0_0 .net "b", 0 0, L_0x55d0c5f6c390;  1 drivers
v0x55d0c4d58600_0 .net "ca", 0 0, L_0x55d0c5f6c150;  1 drivers
v0x55d0c4d56a20_0 .net "cin", 0 0, L_0x55d0c5f6c4c0;  1 drivers
v0x55d0c4d56ac0_0 .net "sum", 0 0, L_0x55d0c5f6bd40;  1 drivers
v0x55d0c4d4d190_0 .net "w1", 0 0, L_0x55d0c5f6b300;  1 drivers
v0x55d0c4d4d230_0 .net "w2", 0 0, L_0x55d0c5f6be00;  1 drivers
v0x55d0c4d50980_0 .net "w3", 0 0, L_0x55d0c5f6bf10;  1 drivers
v0x55d0c4d50a40_0 .net "w4", 0 0, L_0x55d0c5f6bfd0;  1 drivers
v0x55d0c4d4eda0_0 .net "w5", 0 0, L_0x55d0c5f6c040;  1 drivers
S_0x55d0c4adbd70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4af5f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f6c5f0 .functor XOR 1, L_0x55d0c5f6cad0, L_0x55d0c5f6cc00, C4<0>, C4<0>;
L_0x55d0c5f6c660 .functor XOR 1, L_0x55d0c5f6c5f0, L_0x55d0c5f6cd30, C4<0>, C4<0>;
L_0x55d0c5f6c6d0 .functor AND 1, L_0x55d0c5f6cad0, L_0x55d0c5f6cc00, C4<1>, C4<1>;
L_0x55d0c5f6c740 .functor AND 1, L_0x55d0c5f6cad0, L_0x55d0c5f6cd30, C4<1>, C4<1>;
L_0x55d0c5f6c800 .functor AND 1, L_0x55d0c5f6cc00, L_0x55d0c5f6cd30, C4<1>, C4<1>;
L_0x55d0c5f6c870 .functor OR 1, L_0x55d0c5f6c6d0, L_0x55d0c5f6c740, C4<0>, C4<0>;
L_0x55d0c5f6c9c0 .functor OR 1, L_0x55d0c5f6c800, L_0x55d0c5f6c870, C4<0>, C4<0>;
v0x55d0c4d42ca0_0 .net "a", 0 0, L_0x55d0c5f6cad0;  1 drivers
v0x55d0c4d42d60_0 .net "b", 0 0, L_0x55d0c5f6cc00;  1 drivers
v0x55d0c4d42610_0 .net "ca", 0 0, L_0x55d0c5f6c9c0;  1 drivers
v0x55d0c4d4a960_0 .net "cin", 0 0, L_0x55d0c5f6cd30;  1 drivers
v0x55d0c4d4aa00_0 .net "sum", 0 0, L_0x55d0c5f6c660;  1 drivers
v0x55d0c4d4a260_0 .net "w1", 0 0, L_0x55d0c5f6c5f0;  1 drivers
v0x55d0c4d4a300_0 .net "w2", 0 0, L_0x55d0c5f6c6d0;  1 drivers
v0x55d0c4d423c0_0 .net "w3", 0 0, L_0x55d0c5f6c740;  1 drivers
v0x55d0c4d42480_0 .net "w4", 0 0, L_0x55d0c5f6c800;  1 drivers
v0x55d0c4d446b0_0 .net "w5", 0 0, L_0x55d0c5f6c870;  1 drivers
S_0x55d0c4ae3b80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4af5f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f6cea0 .functor XOR 1, L_0x55d0c5f6d470, L_0x55d0c5f6d5a0, C4<0>, C4<0>;
L_0x55d0c5f6cf10 .functor XOR 1, L_0x55d0c5f6cea0, L_0x55d0c5f6d720, C4<0>, C4<0>;
L_0x55d0c5f6cfd0 .functor AND 1, L_0x55d0c5f6d470, L_0x55d0c5f6d5a0, C4<1>, C4<1>;
L_0x55d0c5f6d0e0 .functor AND 1, L_0x55d0c5f6d470, L_0x55d0c5f6d720, C4<1>, C4<1>;
L_0x55d0c5f6d1a0 .functor AND 1, L_0x55d0c5f6d5a0, L_0x55d0c5f6d720, C4<1>, C4<1>;
L_0x55d0c5f6d210 .functor OR 1, L_0x55d0c5f6cfd0, L_0x55d0c5f6d0e0, C4<0>, C4<0>;
L_0x55d0c5f6d360 .functor OR 1, L_0x55d0c5f6d1a0, L_0x55d0c5f6d210, C4<0>, C4<0>;
v0x55d0c4d49bc0_0 .net "a", 0 0, L_0x55d0c5f6d470;  1 drivers
v0x55d0c4d49c60_0 .net "b", 0 0, L_0x55d0c5f6d5a0;  1 drivers
v0x55d0c4d47ea0_0 .net "ca", 0 0, L_0x55d0c5f6d360;  1 drivers
v0x55d0c4d462c0_0 .net "cin", 0 0, L_0x55d0c5f6d720;  1 drivers
v0x55d0c4d46380_0 .net "sum", 0 0, L_0x55d0c5f6cf10;  1 drivers
v0x55d0c4d3ca30_0 .net "w1", 0 0, L_0x55d0c5f6cea0;  1 drivers
v0x55d0c4d3caf0_0 .net "w2", 0 0, L_0x55d0c5f6cfd0;  1 drivers
v0x55d0c4d40220_0 .net "w3", 0 0, L_0x55d0c5f6d0e0;  1 drivers
v0x55d0c4d402c0_0 .net "w4", 0 0, L_0x55d0c5f6d1a0;  1 drivers
v0x55d0c4d3e640_0 .net "w5", 0 0, L_0x55d0c5f6d210;  1 drivers
S_0x55d0c4ae3280 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4af5f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f6d850 .functor XOR 1, L_0x55d0c5f6dcf0, L_0x55d0c5f6deb0, C4<0>, C4<0>;
L_0x55d0c5f6d8c0 .functor XOR 1, L_0x55d0c5f6d850, L_0x55d0c5f6e070, C4<0>, C4<0>;
L_0x55d0c5f6d930 .functor AND 1, L_0x55d0c5f6dcf0, L_0x55d0c5f6deb0, C4<1>, C4<1>;
L_0x55d0c5f6d9a0 .functor AND 1, L_0x55d0c5f6dcf0, L_0x55d0c5f6e070, C4<1>, C4<1>;
L_0x55d0c5f6da60 .functor AND 1, L_0x55d0c5f6deb0, L_0x55d0c5f6e070, C4<1>, C4<1>;
L_0x55d0c5f6dad0 .functor OR 1, L_0x55d0c5f6d930, L_0x55d0c5f6d9a0, C4<0>, C4<0>;
L_0x55d0c5f6dbe0 .functor OR 1, L_0x55d0c5f6da60, L_0x55d0c5f6dad0, C4<0>, C4<0>;
v0x55d0c4d298d0_0 .net "a", 0 0, L_0x55d0c5f6dcf0;  1 drivers
v0x55d0c4d29240_0 .net "b", 0 0, L_0x55d0c5f6deb0;  1 drivers
v0x55d0c4d29300_0 .net "ca", 0 0, L_0x55d0c5f6dbe0;  1 drivers
v0x55d0c4d3a070_0 .net "cin", 0 0, L_0x55d0c5f6e070;  1 drivers
v0x55d0c4d3a130_0 .net "sum", 0 0, L_0x55d0c5f6d8c0;  1 drivers
v0x55d0c4d39970_0 .net "w1", 0 0, L_0x55d0c5f6d850;  1 drivers
v0x55d0c4d39a30_0 .net "w2", 0 0, L_0x55d0c5f6d930;  1 drivers
v0x55d0c4d28ff0_0 .net "w3", 0 0, L_0x55d0c5f6d9a0;  1 drivers
v0x55d0c4d29090_0 .net "w4", 0 0, L_0x55d0c5f6da60;  1 drivers
v0x55d0c4d31770_0 .net "w5", 0 0, L_0x55d0c5f6dad0;  1 drivers
S_0x55d0c4ad3420 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4b05da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d06db0_0 .net "a", 3 0, L_0x55d0c5f70e40;  1 drivers
v0x55d0c4d06720_0 .net "b", 3 0, L_0x55d0c5f70f30;  1 drivers
v0x55d0c4d17550_0 .net "ca", 3 0, L_0x55d0c5f70cd0;  1 drivers
v0x55d0c4d16e50_0 .net "cin", 3 0, L_0x55d0c5f71020;  1 drivers
v0x55d0c4d064d0_0 .net "sum", 3 0, L_0x55d0c5f70c30;  1 drivers
L_0x55d0c5f6ebf0 .part L_0x55d0c5f70e40, 0, 1;
L_0x55d0c5f6ed20 .part L_0x55d0c5f70f30, 0, 1;
L_0x55d0c5f6ee50 .part L_0x55d0c5f71020, 0, 1;
L_0x55d0c5f6f460 .part L_0x55d0c5f70e40, 1, 1;
L_0x55d0c5f6f590 .part L_0x55d0c5f70f30, 1, 1;
L_0x55d0c5f6f6c0 .part L_0x55d0c5f71020, 1, 1;
L_0x55d0c5f6fe00 .part L_0x55d0c5f70e40, 2, 1;
L_0x55d0c5f6ff30 .part L_0x55d0c5f70f30, 2, 1;
L_0x55d0c5f700b0 .part L_0x55d0c5f71020, 2, 1;
L_0x55d0c5f70680 .part L_0x55d0c5f70e40, 3, 1;
L_0x55d0c5f70840 .part L_0x55d0c5f70f30, 3, 1;
L_0x55d0c5f70a00 .part L_0x55d0c5f71020, 3, 1;
L_0x55d0c5f70c30 .concat8 [ 1 1 1 1], L_0x55d0c5f6e690, L_0x55d0c5f6eff0, L_0x55d0c5f6f8a0, L_0x55d0c5f70250;
L_0x55d0c5f70cd0 .concat8 [ 1 1 1 1], L_0x55d0c5f6eae0, L_0x55d0c5f6f350, L_0x55d0c5f6fcf0, L_0x55d0c5f70570;
S_0x55d0c4ad2b20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4ad3420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f6e230 .functor XOR 1, L_0x55d0c5f6ebf0, L_0x55d0c5f6ed20, C4<0>, C4<0>;
L_0x55d0c5f6e690 .functor XOR 1, L_0x55d0c5f6e230, L_0x55d0c5f6ee50, C4<0>, C4<0>;
L_0x55d0c5f6e750 .functor AND 1, L_0x55d0c5f6ebf0, L_0x55d0c5f6ed20, C4<1>, C4<1>;
L_0x55d0c5f6e860 .functor AND 1, L_0x55d0c5f6ebf0, L_0x55d0c5f6ee50, C4<1>, C4<1>;
L_0x55d0c5f6e920 .functor AND 1, L_0x55d0c5f6ed20, L_0x55d0c5f6ee50, C4<1>, C4<1>;
L_0x55d0c5f6e990 .functor OR 1, L_0x55d0c5f6e750, L_0x55d0c5f6e860, C4<0>, C4<0>;
L_0x55d0c5f6eae0 .functor OR 1, L_0x55d0c5f6e920, L_0x55d0c5f6e990, C4<0>, C4<0>;
v0x55d0c4d38600_0 .net "a", 0 0, L_0x55d0c5f6ebf0;  1 drivers
v0x55d0c4d386a0_0 .net "b", 0 0, L_0x55d0c5f6ed20;  1 drivers
v0x55d0c4d368e0_0 .net "ca", 0 0, L_0x55d0c5f6eae0;  1 drivers
v0x55d0c4d34d00_0 .net "cin", 0 0, L_0x55d0c5f6ee50;  1 drivers
v0x55d0c4d34dc0_0 .net "sum", 0 0, L_0x55d0c5f6e690;  1 drivers
v0x55d0c4d2b470_0 .net "w1", 0 0, L_0x55d0c5f6e230;  1 drivers
v0x55d0c4d2b530_0 .net "w2", 0 0, L_0x55d0c5f6e750;  1 drivers
v0x55d0c4d2ec60_0 .net "w3", 0 0, L_0x55d0c5f6e860;  1 drivers
v0x55d0c4d2ed00_0 .net "w4", 0 0, L_0x55d0c5f6e920;  1 drivers
v0x55d0c4d2d080_0 .net "w5", 0 0, L_0x55d0c5f6e990;  1 drivers
S_0x55d0c4aba050 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4ad3420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f6ef80 .functor XOR 1, L_0x55d0c5f6f460, L_0x55d0c5f6f590, C4<0>, C4<0>;
L_0x55d0c5f6eff0 .functor XOR 1, L_0x55d0c5f6ef80, L_0x55d0c5f6f6c0, C4<0>, C4<0>;
L_0x55d0c5f6f060 .functor AND 1, L_0x55d0c5f6f460, L_0x55d0c5f6f590, C4<1>, C4<1>;
L_0x55d0c5f6f0d0 .functor AND 1, L_0x55d0c5f6f460, L_0x55d0c5f6f6c0, C4<1>, C4<1>;
L_0x55d0c5f6f190 .functor AND 1, L_0x55d0c5f6f590, L_0x55d0c5f6f6c0, C4<1>, C4<1>;
L_0x55d0c5f6f200 .functor OR 1, L_0x55d0c5f6f060, L_0x55d0c5f6f0d0, C4<0>, C4<0>;
L_0x55d0c5f6f350 .functor OR 1, L_0x55d0c5f6f190, L_0x55d0c5f6f200, C4<0>, C4<0>;
v0x55d0c4d20f80_0 .net "a", 0 0, L_0x55d0c5f6f460;  1 drivers
v0x55d0c4d21020_0 .net "b", 0 0, L_0x55d0c5f6f590;  1 drivers
v0x55d0c4d208f0_0 .net "ca", 0 0, L_0x55d0c5f6f350;  1 drivers
v0x55d0c4d28c40_0 .net "cin", 0 0, L_0x55d0c5f6f6c0;  1 drivers
v0x55d0c4d28d00_0 .net "sum", 0 0, L_0x55d0c5f6eff0;  1 drivers
v0x55d0c4d28540_0 .net "w1", 0 0, L_0x55d0c5f6ef80;  1 drivers
v0x55d0c4d28600_0 .net "w2", 0 0, L_0x55d0c5f6f060;  1 drivers
v0x55d0c4d206a0_0 .net "w3", 0 0, L_0x55d0c5f6f0d0;  1 drivers
v0x55d0c4d20740_0 .net "w4", 0 0, L_0x55d0c5f6f190;  1 drivers
v0x55d0c4d22990_0 .net "w5", 0 0, L_0x55d0c5f6f200;  1 drivers
S_0x55d0c4ac1e60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4ad3420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f6f830 .functor XOR 1, L_0x55d0c5f6fe00, L_0x55d0c5f6ff30, C4<0>, C4<0>;
L_0x55d0c5f6f8a0 .functor XOR 1, L_0x55d0c5f6f830, L_0x55d0c5f700b0, C4<0>, C4<0>;
L_0x55d0c5f6f960 .functor AND 1, L_0x55d0c5f6fe00, L_0x55d0c5f6ff30, C4<1>, C4<1>;
L_0x55d0c5f6fa70 .functor AND 1, L_0x55d0c5f6fe00, L_0x55d0c5f700b0, C4<1>, C4<1>;
L_0x55d0c5f6fb30 .functor AND 1, L_0x55d0c5f6ff30, L_0x55d0c5f700b0, C4<1>, C4<1>;
L_0x55d0c5f6fba0 .functor OR 1, L_0x55d0c5f6f960, L_0x55d0c5f6fa70, C4<0>, C4<0>;
L_0x55d0c5f6fcf0 .functor OR 1, L_0x55d0c5f6fb30, L_0x55d0c5f6fba0, C4<0>, C4<0>;
v0x55d0c4d27ea0_0 .net "a", 0 0, L_0x55d0c5f6fe00;  1 drivers
v0x55d0c4d27f60_0 .net "b", 0 0, L_0x55d0c5f6ff30;  1 drivers
v0x55d0c4d26180_0 .net "ca", 0 0, L_0x55d0c5f6fcf0;  1 drivers
v0x55d0c4d245a0_0 .net "cin", 0 0, L_0x55d0c5f700b0;  1 drivers
v0x55d0c4d24640_0 .net "sum", 0 0, L_0x55d0c5f6f8a0;  1 drivers
v0x55d0c4d1ad10_0 .net "w1", 0 0, L_0x55d0c5f6f830;  1 drivers
v0x55d0c4d1adb0_0 .net "w2", 0 0, L_0x55d0c5f6f960;  1 drivers
v0x55d0c4d1e500_0 .net "w3", 0 0, L_0x55d0c5f6fa70;  1 drivers
v0x55d0c4d1e5c0_0 .net "w4", 0 0, L_0x55d0c5f6fb30;  1 drivers
v0x55d0c4d1c920_0 .net "w5", 0 0, L_0x55d0c5f6fba0;  1 drivers
S_0x55d0c4ac1560 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4ad3420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f701e0 .functor XOR 1, L_0x55d0c5f70680, L_0x55d0c5f70840, C4<0>, C4<0>;
L_0x55d0c5f70250 .functor XOR 1, L_0x55d0c5f701e0, L_0x55d0c5f70a00, C4<0>, C4<0>;
L_0x55d0c5f702c0 .functor AND 1, L_0x55d0c5f70680, L_0x55d0c5f70840, C4<1>, C4<1>;
L_0x55d0c5f70330 .functor AND 1, L_0x55d0c5f70680, L_0x55d0c5f70a00, C4<1>, C4<1>;
L_0x55d0c5f703f0 .functor AND 1, L_0x55d0c5f70840, L_0x55d0c5f70a00, C4<1>, C4<1>;
L_0x55d0c5f70460 .functor OR 1, L_0x55d0c5f702c0, L_0x55d0c5f70330, C4<0>, C4<0>;
L_0x55d0c5f70570 .functor OR 1, L_0x55d0c5f703f0, L_0x55d0c5f70460, C4<0>, C4<0>;
v0x55d0c4cf6560_0 .net "a", 0 0, L_0x55d0c5f70680;  1 drivers
v0x55d0c4cf6620_0 .net "b", 0 0, L_0x55d0c5f70840;  1 drivers
v0x55d0c4cf6130_0 .net "ca", 0 0, L_0x55d0c5f70570;  1 drivers
v0x55d0c4cf5e80_0 .net "cin", 0 0, L_0x55d0c5f70a00;  1 drivers
v0x55d0c4cf5f20_0 .net "sum", 0 0, L_0x55d0c5f70250;  1 drivers
v0x55d0c4d182c0_0 .net "w1", 0 0, L_0x55d0c5f701e0;  1 drivers
v0x55d0c4d18360_0 .net "w2", 0 0, L_0x55d0c5f702c0;  1 drivers
v0x55d0c4d17b70_0 .net "w3", 0 0, L_0x55d0c5f70330;  1 drivers
v0x55d0c4d17c30_0 .net "w4", 0 0, L_0x55d0c5f703f0;  1 drivers
v0x55d0c4cf5be0_0 .net "w5", 0 0, L_0x55d0c5f70460;  1 drivers
S_0x55d0c4ab1700 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4b4c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4c8bf40_0 .net "a", 15 0, L_0x55d0c5f7cdf0;  1 drivers
v0x55d0c4c8b840_0 .net "b", 15 0, L_0x55d0c5f7cee0;  1 drivers
v0x55d0c4c839a0_0 .net "ca", 15 0, L_0x55d0c5f7cc60;  1 drivers
v0x55d0c4c85c90_0 .net "cin", 15 0, L_0x55d0c5f7cfd0;  1 drivers
v0x55d0c4c8b1a0_0 .net "sum", 15 0, L_0x55d0c5f7cb20;  1 drivers
L_0x55d0c5f77190 .part L_0x55d0c5f7cdf0, 0, 8;
L_0x55d0c5f77230 .part L_0x55d0c5f7cee0, 0, 8;
L_0x55d0c5f772d0 .part L_0x55d0c5f7cfd0, 0, 8;
L_0x55d0c5f7c850 .part L_0x55d0c5f7cdf0, 8, 8;
L_0x55d0c5f7c940 .part L_0x55d0c5f7cee0, 8, 8;
L_0x55d0c5f7ca30 .part L_0x55d0c5f7cfd0, 8, 8;
L_0x55d0c5f7cb20 .concat8 [ 8 8 0 0], L_0x55d0c5f76ec0, L_0x55d0c5f7c580;
L_0x55d0c5f7cc60 .concat8 [ 8 8 0 0], L_0x55d0c5f77000, L_0x55d0c5f7c6c0;
S_0x55d0c4ab0e00 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4ab1700;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4cd0d50_0 .net "a", 7 0, L_0x55d0c5f77190;  1 drivers
v0x55d0c4cc03d0_0 .net "b", 7 0, L_0x55d0c5f77230;  1 drivers
v0x55d0c4cc8ac0_0 .net "ca", 7 0, L_0x55d0c5f77000;  1 drivers
v0x55d0c4cc8430_0 .net "cin", 7 0, L_0x55d0c5f772d0;  1 drivers
v0x55d0c4cd0780_0 .net "sum", 7 0, L_0x55d0c5f76ec0;  1 drivers
L_0x55d0c5f74310 .part L_0x55d0c5f77190, 0, 4;
L_0x55d0c5f743b0 .part L_0x55d0c5f77230, 0, 4;
L_0x55d0c5f74450 .part L_0x55d0c5f772d0, 0, 4;
L_0x55d0c5f76bf0 .part L_0x55d0c5f77190, 4, 4;
L_0x55d0c5f76ce0 .part L_0x55d0c5f77230, 4, 4;
L_0x55d0c5f76dd0 .part L_0x55d0c5f772d0, 4, 4;
L_0x55d0c5f76ec0 .concat8 [ 4 4 0 0], L_0x55d0c5f74100, L_0x55d0c5f769e0;
L_0x55d0c5f77000 .concat8 [ 4 4 0 0], L_0x55d0c5f741a0, L_0x55d0c5f76a80;
S_0x55d0c4aa7db0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4ab0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4cee8b0_0 .net "a", 3 0, L_0x55d0c5f74310;  1 drivers
v0x55d0c4cf3dc0_0 .net "b", 3 0, L_0x55d0c5f743b0;  1 drivers
v0x55d0c4cf20a0_0 .net "ca", 3 0, L_0x55d0c5f741a0;  1 drivers
v0x55d0c4cf04c0_0 .net "cin", 3 0, L_0x55d0c5f74450;  1 drivers
v0x55d0c4ce6c30_0 .net "sum", 3 0, L_0x55d0c5f74100;  1 drivers
L_0x55d0c5f720c0 .part L_0x55d0c5f74310, 0, 1;
L_0x55d0c5f721f0 .part L_0x55d0c5f743b0, 0, 1;
L_0x55d0c5f72320 .part L_0x55d0c5f74450, 0, 1;
L_0x55d0c5f72930 .part L_0x55d0c5f74310, 1, 1;
L_0x55d0c5f72a60 .part L_0x55d0c5f743b0, 1, 1;
L_0x55d0c5f72b90 .part L_0x55d0c5f74450, 1, 1;
L_0x55d0c5f732d0 .part L_0x55d0c5f74310, 2, 1;
L_0x55d0c5f73400 .part L_0x55d0c5f743b0, 2, 1;
L_0x55d0c5f73580 .part L_0x55d0c5f74450, 2, 1;
L_0x55d0c5f73b50 .part L_0x55d0c5f74310, 3, 1;
L_0x55d0c5f73d10 .part L_0x55d0c5f743b0, 3, 1;
L_0x55d0c5f73ed0 .part L_0x55d0c5f74450, 3, 1;
L_0x55d0c5f74100 .concat8 [ 1 1 1 1], L_0x55d0c5f71ba0, L_0x55d0c5f724c0, L_0x55d0c5f72d70, L_0x55d0c5f73720;
L_0x55d0c5f741a0 .concat8 [ 1 1 1 1], L_0x55d0c5f71fb0, L_0x55d0c5f72820, L_0x55d0c5f731c0, L_0x55d0c5f73a40;
S_0x55d0c4aa7b30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4aa7db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f70bc0 .functor XOR 1, L_0x55d0c5f720c0, L_0x55d0c5f721f0, C4<0>, C4<0>;
L_0x55d0c5f71ba0 .functor XOR 1, L_0x55d0c5f70bc0, L_0x55d0c5f72320, C4<0>, C4<0>;
L_0x55d0c5f71c60 .functor AND 1, L_0x55d0c5f720c0, L_0x55d0c5f721f0, C4<1>, C4<1>;
L_0x55d0c5f71d70 .functor AND 1, L_0x55d0c5f720c0, L_0x55d0c5f72320, C4<1>, C4<1>;
L_0x55d0c5f71e30 .functor AND 1, L_0x55d0c5f721f0, L_0x55d0c5f72320, C4<1>, C4<1>;
L_0x55d0c5f71ea0 .functor OR 1, L_0x55d0c5f71c60, L_0x55d0c5f71d70, C4<0>, C4<0>;
L_0x55d0c5f71fb0 .functor OR 1, L_0x55d0c5f71e30, L_0x55d0c5f71ea0, C4<0>, C4<0>;
v0x55d0c4d0c140_0 .net "a", 0 0, L_0x55d0c5f720c0;  1 drivers
v0x55d0c4d0c1e0_0 .net "b", 0 0, L_0x55d0c5f721f0;  1 drivers
v0x55d0c4d0a560_0 .net "ca", 0 0, L_0x55d0c5f71fb0;  1 drivers
v0x55d0c4cfe460_0 .net "cin", 0 0, L_0x55d0c5f72320;  1 drivers
v0x55d0c4cfe520_0 .net "sum", 0 0, L_0x55d0c5f71ba0;  1 drivers
v0x55d0c4cfddd0_0 .net "w1", 0 0, L_0x55d0c5f70bc0;  1 drivers
v0x55d0c4cfde90_0 .net "w2", 0 0, L_0x55d0c5f71c60;  1 drivers
v0x55d0c4d06120_0 .net "w3", 0 0, L_0x55d0c5f71d70;  1 drivers
v0x55d0c4d061c0_0 .net "w4", 0 0, L_0x55d0c5f71e30;  1 drivers
v0x55d0c4d05a20_0 .net "w5", 0 0, L_0x55d0c5f71ea0;  1 drivers
S_0x55d0c4aa78c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4aa7db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f72450 .functor XOR 1, L_0x55d0c5f72930, L_0x55d0c5f72a60, C4<0>, C4<0>;
L_0x55d0c5f724c0 .functor XOR 1, L_0x55d0c5f72450, L_0x55d0c5f72b90, C4<0>, C4<0>;
L_0x55d0c5f72530 .functor AND 1, L_0x55d0c5f72930, L_0x55d0c5f72a60, C4<1>, C4<1>;
L_0x55d0c5f725a0 .functor AND 1, L_0x55d0c5f72930, L_0x55d0c5f72b90, C4<1>, C4<1>;
L_0x55d0c5f72660 .functor AND 1, L_0x55d0c5f72a60, L_0x55d0c5f72b90, C4<1>, C4<1>;
L_0x55d0c5f726d0 .functor OR 1, L_0x55d0c5f72530, L_0x55d0c5f725a0, C4<0>, C4<0>;
L_0x55d0c5f72820 .functor OR 1, L_0x55d0c5f72660, L_0x55d0c5f726d0, C4<0>, C4<0>;
v0x55d0c4cfdb80_0 .net "a", 0 0, L_0x55d0c5f72930;  1 drivers
v0x55d0c4cfdc20_0 .net "b", 0 0, L_0x55d0c5f72a60;  1 drivers
v0x55d0c4cffe70_0 .net "ca", 0 0, L_0x55d0c5f72820;  1 drivers
v0x55d0c4d05380_0 .net "cin", 0 0, L_0x55d0c5f72b90;  1 drivers
v0x55d0c4d05440_0 .net "sum", 0 0, L_0x55d0c5f724c0;  1 drivers
v0x55d0c4d03660_0 .net "w1", 0 0, L_0x55d0c5f72450;  1 drivers
v0x55d0c4d03720_0 .net "w2", 0 0, L_0x55d0c5f72530;  1 drivers
v0x55d0c4d01a80_0 .net "w3", 0 0, L_0x55d0c5f725a0;  1 drivers
v0x55d0c4d01b20_0 .net "w4", 0 0, L_0x55d0c5f72660;  1 drivers
v0x55d0c4cf81f0_0 .net "w5", 0 0, L_0x55d0c5f726d0;  1 drivers
S_0x55d0c4a95be0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4aa7db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f72d00 .functor XOR 1, L_0x55d0c5f732d0, L_0x55d0c5f73400, C4<0>, C4<0>;
L_0x55d0c5f72d70 .functor XOR 1, L_0x55d0c5f72d00, L_0x55d0c5f73580, C4<0>, C4<0>;
L_0x55d0c5f72e30 .functor AND 1, L_0x55d0c5f732d0, L_0x55d0c5f73400, C4<1>, C4<1>;
L_0x55d0c5f72f40 .functor AND 1, L_0x55d0c5f732d0, L_0x55d0c5f73580, C4<1>, C4<1>;
L_0x55d0c5f73000 .functor AND 1, L_0x55d0c5f73400, L_0x55d0c5f73580, C4<1>, C4<1>;
L_0x55d0c5f73070 .functor OR 1, L_0x55d0c5f72e30, L_0x55d0c5f72f40, C4<0>, C4<0>;
L_0x55d0c5f731c0 .functor OR 1, L_0x55d0c5f73000, L_0x55d0c5f73070, C4<0>, C4<0>;
v0x55d0c4cfb9e0_0 .net "a", 0 0, L_0x55d0c5f732d0;  1 drivers
v0x55d0c4cfbaa0_0 .net "b", 0 0, L_0x55d0c5f73400;  1 drivers
v0x55d0c4cf9e00_0 .net "ca", 0 0, L_0x55d0c5f731c0;  1 drivers
v0x55d0c4ce5090_0 .net "cin", 0 0, L_0x55d0c5f73580;  1 drivers
v0x55d0c4ce5130_0 .net "sum", 0 0, L_0x55d0c5f72d70;  1 drivers
v0x55d0c4ce4a00_0 .net "w1", 0 0, L_0x55d0c5f72d00;  1 drivers
v0x55d0c4ce4aa0_0 .net "w2", 0 0, L_0x55d0c5f72e30;  1 drivers
v0x55d0c4cf5830_0 .net "w3", 0 0, L_0x55d0c5f72f40;  1 drivers
v0x55d0c4cf58f0_0 .net "w4", 0 0, L_0x55d0c5f73000;  1 drivers
v0x55d0c4cf5130_0 .net "w5", 0 0, L_0x55d0c5f73070;  1 drivers
S_0x55d0c4a9d9f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4aa7db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f736b0 .functor XOR 1, L_0x55d0c5f73b50, L_0x55d0c5f73d10, C4<0>, C4<0>;
L_0x55d0c5f73720 .functor XOR 1, L_0x55d0c5f736b0, L_0x55d0c5f73ed0, C4<0>, C4<0>;
L_0x55d0c5f73790 .functor AND 1, L_0x55d0c5f73b50, L_0x55d0c5f73d10, C4<1>, C4<1>;
L_0x55d0c5f73800 .functor AND 1, L_0x55d0c5f73b50, L_0x55d0c5f73ed0, C4<1>, C4<1>;
L_0x55d0c5f738c0 .functor AND 1, L_0x55d0c5f73d10, L_0x55d0c5f73ed0, C4<1>, C4<1>;
L_0x55d0c5f73930 .functor OR 1, L_0x55d0c5f73790, L_0x55d0c5f73800, C4<0>, C4<0>;
L_0x55d0c5f73a40 .functor OR 1, L_0x55d0c5f738c0, L_0x55d0c5f73930, C4<0>, C4<0>;
v0x55d0c4ce47b0_0 .net "a", 0 0, L_0x55d0c5f73b50;  1 drivers
v0x55d0c4ce4870_0 .net "b", 0 0, L_0x55d0c5f73d10;  1 drivers
v0x55d0c4cecea0_0 .net "ca", 0 0, L_0x55d0c5f73a40;  1 drivers
v0x55d0c4cec810_0 .net "cin", 0 0, L_0x55d0c5f73ed0;  1 drivers
v0x55d0c4cec8b0_0 .net "sum", 0 0, L_0x55d0c5f73720;  1 drivers
v0x55d0c4cf4b60_0 .net "w1", 0 0, L_0x55d0c5f736b0;  1 drivers
v0x55d0c4cf4c00_0 .net "w2", 0 0, L_0x55d0c5f73790;  1 drivers
v0x55d0c4cf4460_0 .net "w3", 0 0, L_0x55d0c5f73800;  1 drivers
v0x55d0c4cf4520_0 .net "w4", 0 0, L_0x55d0c5f738c0;  1 drivers
v0x55d0c4cec5c0_0 .net "w5", 0 0, L_0x55d0c5f73930;  1 drivers
S_0x55d0c4a9d0f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4ab0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4cd1a70_0 .net "a", 3 0, L_0x55d0c5f76bf0;  1 drivers
v0x55d0c4cafae0_0 .net "b", 3 0, L_0x55d0c5f76ce0;  1 drivers
v0x55d0c4cc0cb0_0 .net "ca", 3 0, L_0x55d0c5f76a80;  1 drivers
v0x55d0c4cc0620_0 .net "cin", 3 0, L_0x55d0c5f76dd0;  1 drivers
v0x55d0c4cd1450_0 .net "sum", 3 0, L_0x55d0c5f769e0;  1 drivers
L_0x55d0c5f74a50 .part L_0x55d0c5f76bf0, 0, 1;
L_0x55d0c5f74b80 .part L_0x55d0c5f76ce0, 0, 1;
L_0x55d0c5f74cb0 .part L_0x55d0c5f76dd0, 0, 1;
L_0x55d0c5f75230 .part L_0x55d0c5f76bf0, 1, 1;
L_0x55d0c5f75360 .part L_0x55d0c5f76ce0, 1, 1;
L_0x55d0c5f75490 .part L_0x55d0c5f76dd0, 1, 1;
L_0x55d0c5f75b50 .part L_0x55d0c5f76bf0, 2, 1;
L_0x55d0c5f75c80 .part L_0x55d0c5f76ce0, 2, 1;
L_0x55d0c5f75e00 .part L_0x55d0c5f76dd0, 2, 1;
L_0x55d0c5f763d0 .part L_0x55d0c5f76bf0, 3, 1;
L_0x55d0c5f765f0 .part L_0x55d0c5f76ce0, 3, 1;
L_0x55d0c5f767b0 .part L_0x55d0c5f76dd0, 3, 1;
L_0x55d0c5f769e0 .concat8 [ 1 1 1 1], L_0x55d0c5f744f0, L_0x55d0c5f74e50, L_0x55d0c5f75630, L_0x55d0c5f75fa0;
L_0x55d0c5f76a80 .concat8 [ 1 1 1 1], L_0x55d0c5f74940, L_0x55d0c5f75120, L_0x55d0c5f75a40, L_0x55d0c5f762c0;
S_0x55d0c4a8d290 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a9d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f74090 .functor XOR 1, L_0x55d0c5f74a50, L_0x55d0c5f74b80, C4<0>, C4<0>;
L_0x55d0c5f744f0 .functor XOR 1, L_0x55d0c5f74090, L_0x55d0c5f74cb0, C4<0>, C4<0>;
L_0x55d0c5f745b0 .functor AND 1, L_0x55d0c5f74a50, L_0x55d0c5f74b80, C4<1>, C4<1>;
L_0x55d0c5f746c0 .functor AND 1, L_0x55d0c5f74a50, L_0x55d0c5f74cb0, C4<1>, C4<1>;
L_0x55d0c5f74780 .functor AND 1, L_0x55d0c5f74b80, L_0x55d0c5f74cb0, C4<1>, C4<1>;
L_0x55d0c5f747f0 .functor OR 1, L_0x55d0c5f745b0, L_0x55d0c5f746c0, C4<0>, C4<0>;
L_0x55d0c5f74940 .functor OR 1, L_0x55d0c5f74780, L_0x55d0c5f747f0, C4<0>, C4<0>;
v0x55d0c4cea420_0 .net "a", 0 0, L_0x55d0c5f74a50;  1 drivers
v0x55d0c4cea4c0_0 .net "b", 0 0, L_0x55d0c5f74b80;  1 drivers
v0x55d0c4ce8840_0 .net "ca", 0 0, L_0x55d0c5f74940;  1 drivers
v0x55d0c4cdc740_0 .net "cin", 0 0, L_0x55d0c5f74cb0;  1 drivers
v0x55d0c4cdc800_0 .net "sum", 0 0, L_0x55d0c5f744f0;  1 drivers
v0x55d0c4cdc0b0_0 .net "w1", 0 0, L_0x55d0c5f74090;  1 drivers
v0x55d0c4cdc170_0 .net "w2", 0 0, L_0x55d0c5f745b0;  1 drivers
v0x55d0c4ce4400_0 .net "w3", 0 0, L_0x55d0c5f746c0;  1 drivers
v0x55d0c4ce44a0_0 .net "w4", 0 0, L_0x55d0c5f74780;  1 drivers
v0x55d0c4ce3d00_0 .net "w5", 0 0, L_0x55d0c5f747f0;  1 drivers
S_0x55d0c4a8c990 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a9d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f74de0 .functor XOR 1, L_0x55d0c5f75230, L_0x55d0c5f75360, C4<0>, C4<0>;
L_0x55d0c5f74e50 .functor XOR 1, L_0x55d0c5f74de0, L_0x55d0c5f75490, C4<0>, C4<0>;
L_0x55d0c5f74ec0 .functor AND 1, L_0x55d0c5f75230, L_0x55d0c5f75360, C4<1>, C4<1>;
L_0x55d0c5f74f30 .functor AND 1, L_0x55d0c5f75230, L_0x55d0c5f75490, C4<1>, C4<1>;
L_0x55d0c5f74ff0 .functor AND 1, L_0x55d0c5f75360, L_0x55d0c5f75490, C4<1>, C4<1>;
L_0x55d0c5f75060 .functor OR 1, L_0x55d0c5f74ec0, L_0x55d0c5f74f30, C4<0>, C4<0>;
L_0x55d0c5f75120 .functor OR 1, L_0x55d0c5f74ff0, L_0x55d0c5f75060, C4<0>, C4<0>;
v0x55d0c4cdbe60_0 .net "a", 0 0, L_0x55d0c5f75230;  1 drivers
v0x55d0c4cdbf00_0 .net "b", 0 0, L_0x55d0c5f75360;  1 drivers
v0x55d0c4cde150_0 .net "ca", 0 0, L_0x55d0c5f75120;  1 drivers
v0x55d0c4ce3660_0 .net "cin", 0 0, L_0x55d0c5f75490;  1 drivers
v0x55d0c4ce3720_0 .net "sum", 0 0, L_0x55d0c5f74e50;  1 drivers
v0x55d0c4ce1940_0 .net "w1", 0 0, L_0x55d0c5f74de0;  1 drivers
v0x55d0c4ce1a00_0 .net "w2", 0 0, L_0x55d0c5f74ec0;  1 drivers
v0x55d0c4cdfd60_0 .net "w3", 0 0, L_0x55d0c5f74f30;  1 drivers
v0x55d0c4cdfe00_0 .net "w4", 0 0, L_0x55d0c5f74ff0;  1 drivers
v0x55d0c4cd64d0_0 .net "w5", 0 0, L_0x55d0c5f75060;  1 drivers
S_0x55d0c4a73ec0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a9d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f755c0 .functor XOR 1, L_0x55d0c5f75b50, L_0x55d0c5f75c80, C4<0>, C4<0>;
L_0x55d0c5f75630 .functor XOR 1, L_0x55d0c5f755c0, L_0x55d0c5f75e00, C4<0>, C4<0>;
L_0x55d0c5f756f0 .functor AND 1, L_0x55d0c5f75b50, L_0x55d0c5f75c80, C4<1>, C4<1>;
L_0x55d0c5f75800 .functor AND 1, L_0x55d0c5f75b50, L_0x55d0c5f75e00, C4<1>, C4<1>;
L_0x55d0c5f758c0 .functor AND 1, L_0x55d0c5f75c80, L_0x55d0c5f75e00, C4<1>, C4<1>;
L_0x55d0c5f75930 .functor OR 1, L_0x55d0c5f756f0, L_0x55d0c5f75800, C4<0>, C4<0>;
L_0x55d0c5f75a40 .functor OR 1, L_0x55d0c5f758c0, L_0x55d0c5f75930, C4<0>, C4<0>;
v0x55d0c4cd9cc0_0 .net "a", 0 0, L_0x55d0c5f75b50;  1 drivers
v0x55d0c4cd9d80_0 .net "b", 0 0, L_0x55d0c5f75c80;  1 drivers
v0x55d0c4cd80e0_0 .net "ca", 0 0, L_0x55d0c5f75a40;  1 drivers
v0x55d0c4c8dd30_0 .net "cin", 0 0, L_0x55d0c5f75e00;  1 drivers
v0x55d0c4c8ddd0_0 .net "sum", 0 0, L_0x55d0c5f75630;  1 drivers
v0x55d0c4cd2f50_0 .net "w1", 0 0, L_0x55d0c5f755c0;  1 drivers
v0x55d0c4cd2ff0_0 .net "w2", 0 0, L_0x55d0c5f756f0;  1 drivers
v0x55d0c4cd2c40_0 .net "w3", 0 0, L_0x55d0c5f75800;  1 drivers
v0x55d0c4cd2d00_0 .net "w4", 0 0, L_0x55d0c5f758c0;  1 drivers
v0x55d0c4c8e680_0 .net "w5", 0 0, L_0x55d0c5f75930;  1 drivers
S_0x55d0c4a7bcd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a9d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f75f30 .functor XOR 1, L_0x55d0c5f763d0, L_0x55d0c5f765f0, C4<0>, C4<0>;
L_0x55d0c5f75fa0 .functor XOR 1, L_0x55d0c5f75f30, L_0x55d0c5f767b0, C4<0>, C4<0>;
L_0x55d0c5f76010 .functor AND 1, L_0x55d0c5f763d0, L_0x55d0c5f765f0, C4<1>, C4<1>;
L_0x55d0c5f76080 .functor AND 1, L_0x55d0c5f763d0, L_0x55d0c5f767b0, C4<1>, C4<1>;
L_0x55d0c5f76140 .functor AND 1, L_0x55d0c5f765f0, L_0x55d0c5f767b0, C4<1>, C4<1>;
L_0x55d0c5f761b0 .functor OR 1, L_0x55d0c5f76010, L_0x55d0c5f76080, C4<0>, C4<0>;
L_0x55d0c5f762c0 .functor OR 1, L_0x55d0c5f76140, L_0x55d0c5f761b0, C4<0>, C4<0>;
v0x55d0c4c8e280_0 .net "a", 0 0, L_0x55d0c5f763d0;  1 drivers
v0x55d0c4c8e340_0 .net "b", 0 0, L_0x55d0c5f765f0;  1 drivers
v0x55d0c4c8dfd0_0 .net "ca", 0 0, L_0x55d0c5f762c0;  1 drivers
v0x55d0c4cb0460_0 .net "cin", 0 0, L_0x55d0c5f767b0;  1 drivers
v0x55d0c4cb0500_0 .net "sum", 0 0, L_0x55d0c5f75fa0;  1 drivers
v0x55d0c4cb0030_0 .net "w1", 0 0, L_0x55d0c5f75f30;  1 drivers
v0x55d0c4cb00d0_0 .net "w2", 0 0, L_0x55d0c5f76010;  1 drivers
v0x55d0c4cafd80_0 .net "w3", 0 0, L_0x55d0c5f76080;  1 drivers
v0x55d0c4cafe40_0 .net "w4", 0 0, L_0x55d0c5f76140;  1 drivers
v0x55d0c4cd21c0_0 .net "w5", 0 0, L_0x55d0c5f761b0;  1 drivers
S_0x55d0c4a7b3d0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4ab1700;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4c8cc10_0 .net "a", 7 0, L_0x55d0c5f7c850;  1 drivers
v0x55d0c4c8c510_0 .net "b", 7 0, L_0x55d0c5f7c940;  1 drivers
v0x55d0c4c7bb90_0 .net "ca", 7 0, L_0x55d0c5f7c6c0;  1 drivers
v0x55d0c4c84280_0 .net "cin", 7 0, L_0x55d0c5f7ca30;  1 drivers
v0x55d0c4c83bf0_0 .net "sum", 7 0, L_0x55d0c5f7c580;  1 drivers
L_0x55d0c5f79a20 .part L_0x55d0c5f7c850, 0, 4;
L_0x55d0c5f79ac0 .part L_0x55d0c5f7c940, 0, 4;
L_0x55d0c5f79b60 .part L_0x55d0c5f7ca30, 0, 4;
L_0x55d0c5f7c2b0 .part L_0x55d0c5f7c850, 4, 4;
L_0x55d0c5f7c3a0 .part L_0x55d0c5f7c940, 4, 4;
L_0x55d0c5f7c490 .part L_0x55d0c5f7ca30, 4, 4;
L_0x55d0c5f7c580 .concat8 [ 4 4 0 0], L_0x55d0c5f79810, L_0x55d0c5f7c0a0;
L_0x55d0c5f7c6c0 .concat8 [ 4 4 0 0], L_0x55d0c5f798b0, L_0x55d0c5f7c140;
S_0x55d0c4a6b570 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4a7b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4caf030_0 .net "a", 3 0, L_0x55d0c5f79a20;  1 drivers
v0x55d0c4c9e6b0_0 .net "b", 3 0, L_0x55d0c5f79ac0;  1 drivers
v0x55d0c4ca6da0_0 .net "ca", 3 0, L_0x55d0c5f798b0;  1 drivers
v0x55d0c4ca6710_0 .net "cin", 3 0, L_0x55d0c5f79b60;  1 drivers
v0x55d0c4caea60_0 .net "sum", 3 0, L_0x55d0c5f79810;  1 drivers
L_0x55d0c5f77890 .part L_0x55d0c5f79a20, 0, 1;
L_0x55d0c5f779c0 .part L_0x55d0c5f79ac0, 0, 1;
L_0x55d0c5f77af0 .part L_0x55d0c5f79b60, 0, 1;
L_0x55d0c5f780c0 .part L_0x55d0c5f79a20, 1, 1;
L_0x55d0c5f781f0 .part L_0x55d0c5f79ac0, 1, 1;
L_0x55d0c5f78320 .part L_0x55d0c5f79b60, 1, 1;
L_0x55d0c5f789e0 .part L_0x55d0c5f79a20, 2, 1;
L_0x55d0c5f78b10 .part L_0x55d0c5f79ac0, 2, 1;
L_0x55d0c5f78c90 .part L_0x55d0c5f79b60, 2, 1;
L_0x55d0c5f79260 .part L_0x55d0c5f79a20, 3, 1;
L_0x55d0c5f79420 .part L_0x55d0c5f79ac0, 3, 1;
L_0x55d0c5f795e0 .part L_0x55d0c5f79b60, 3, 1;
L_0x55d0c5f79810 .concat8 [ 1 1 1 1], L_0x55d0c5f77370, L_0x55d0c5f77c90, L_0x55d0c5f784c0, L_0x55d0c5f78e30;
L_0x55d0c5f798b0 .concat8 [ 1 1 1 1], L_0x55d0c5f77780, L_0x55d0c5f77fb0, L_0x55d0c5f788d0, L_0x55d0c5f79150;
S_0x55d0c4a6ac70 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a6b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f76970 .functor XOR 1, L_0x55d0c5f77890, L_0x55d0c5f779c0, C4<0>, C4<0>;
L_0x55d0c5f77370 .functor XOR 1, L_0x55d0c5f76970, L_0x55d0c5f77af0, C4<0>, C4<0>;
L_0x55d0c5f77430 .functor AND 1, L_0x55d0c5f77890, L_0x55d0c5f779c0, C4<1>, C4<1>;
L_0x55d0c5f77540 .functor AND 1, L_0x55d0c5f77890, L_0x55d0c5f77af0, C4<1>, C4<1>;
L_0x55d0c5f77600 .functor AND 1, L_0x55d0c5f779c0, L_0x55d0c5f77af0, C4<1>, C4<1>;
L_0x55d0c5f77670 .functor OR 1, L_0x55d0c5f77430, L_0x55d0c5f77540, C4<0>, C4<0>;
L_0x55d0c5f77780 .functor OR 1, L_0x55d0c5f77600, L_0x55d0c5f77670, C4<0>, C4<0>;
v0x55d0c4cd0080_0 .net "a", 0 0, L_0x55d0c5f77890;  1 drivers
v0x55d0c4cd0140_0 .net "b", 0 0, L_0x55d0c5f779c0;  1 drivers
v0x55d0c4cc81e0_0 .net "ca", 0 0, L_0x55d0c5f77780;  1 drivers
v0x55d0c4cca4d0_0 .net "cin", 0 0, L_0x55d0c5f77af0;  1 drivers
v0x55d0c4cca570_0 .net "sum", 0 0, L_0x55d0c5f77370;  1 drivers
v0x55d0c4ccf9e0_0 .net "w1", 0 0, L_0x55d0c5f76970;  1 drivers
v0x55d0c4ccfa80_0 .net "w2", 0 0, L_0x55d0c5f77430;  1 drivers
v0x55d0c4ccdcc0_0 .net "w3", 0 0, L_0x55d0c5f77540;  1 drivers
v0x55d0c4ccdd80_0 .net "w4", 0 0, L_0x55d0c5f77600;  1 drivers
v0x55d0c4ccc0e0_0 .net "w5", 0 0, L_0x55d0c5f77670;  1 drivers
S_0x55d0c4a513a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a6b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f77c20 .functor XOR 1, L_0x55d0c5f780c0, L_0x55d0c5f781f0, C4<0>, C4<0>;
L_0x55d0c5f77c90 .functor XOR 1, L_0x55d0c5f77c20, L_0x55d0c5f78320, C4<0>, C4<0>;
L_0x55d0c5f77d00 .functor AND 1, L_0x55d0c5f780c0, L_0x55d0c5f781f0, C4<1>, C4<1>;
L_0x55d0c5f77d70 .functor AND 1, L_0x55d0c5f780c0, L_0x55d0c5f78320, C4<1>, C4<1>;
L_0x55d0c5f77e30 .functor AND 1, L_0x55d0c5f781f0, L_0x55d0c5f78320, C4<1>, C4<1>;
L_0x55d0c5f77ea0 .functor OR 1, L_0x55d0c5f77d00, L_0x55d0c5f77d70, C4<0>, C4<0>;
L_0x55d0c5f77fb0 .functor OR 1, L_0x55d0c5f77e30, L_0x55d0c5f77ea0, C4<0>, C4<0>;
v0x55d0c4cc2850_0 .net "a", 0 0, L_0x55d0c5f780c0;  1 drivers
v0x55d0c4cc2910_0 .net "b", 0 0, L_0x55d0c5f781f0;  1 drivers
v0x55d0c4cc6040_0 .net "ca", 0 0, L_0x55d0c5f77fb0;  1 drivers
v0x55d0c4cc4460_0 .net "cin", 0 0, L_0x55d0c5f78320;  1 drivers
v0x55d0c4cc4500_0 .net "sum", 0 0, L_0x55d0c5f77c90;  1 drivers
v0x55d0c4cb8360_0 .net "w1", 0 0, L_0x55d0c5f77c20;  1 drivers
v0x55d0c4cb8400_0 .net "w2", 0 0, L_0x55d0c5f77d00;  1 drivers
v0x55d0c4cb7cd0_0 .net "w3", 0 0, L_0x55d0c5f77d70;  1 drivers
v0x55d0c4cb7d90_0 .net "w4", 0 0, L_0x55d0c5f77e30;  1 drivers
v0x55d0c4cc0020_0 .net "w5", 0 0, L_0x55d0c5f77ea0;  1 drivers
S_0x55d0c4a591b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a6b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f78450 .functor XOR 1, L_0x55d0c5f789e0, L_0x55d0c5f78b10, C4<0>, C4<0>;
L_0x55d0c5f784c0 .functor XOR 1, L_0x55d0c5f78450, L_0x55d0c5f78c90, C4<0>, C4<0>;
L_0x55d0c5f78580 .functor AND 1, L_0x55d0c5f789e0, L_0x55d0c5f78b10, C4<1>, C4<1>;
L_0x55d0c5f78690 .functor AND 1, L_0x55d0c5f789e0, L_0x55d0c5f78c90, C4<1>, C4<1>;
L_0x55d0c5f78750 .functor AND 1, L_0x55d0c5f78b10, L_0x55d0c5f78c90, C4<1>, C4<1>;
L_0x55d0c5f787c0 .functor OR 1, L_0x55d0c5f78580, L_0x55d0c5f78690, C4<0>, C4<0>;
L_0x55d0c5f788d0 .functor OR 1, L_0x55d0c5f78750, L_0x55d0c5f787c0, C4<0>, C4<0>;
v0x55d0c4cbf920_0 .net "a", 0 0, L_0x55d0c5f789e0;  1 drivers
v0x55d0c4cbf9c0_0 .net "b", 0 0, L_0x55d0c5f78b10;  1 drivers
v0x55d0c4cb7a80_0 .net "ca", 0 0, L_0x55d0c5f788d0;  1 drivers
v0x55d0c4cb9d70_0 .net "cin", 0 0, L_0x55d0c5f78c90;  1 drivers
v0x55d0c4cb9e30_0 .net "sum", 0 0, L_0x55d0c5f784c0;  1 drivers
v0x55d0c4cbf280_0 .net "w1", 0 0, L_0x55d0c5f78450;  1 drivers
v0x55d0c4cbf340_0 .net "w2", 0 0, L_0x55d0c5f78580;  1 drivers
v0x55d0c4cbd560_0 .net "w3", 0 0, L_0x55d0c5f78690;  1 drivers
v0x55d0c4cbd600_0 .net "w4", 0 0, L_0x55d0c5f78750;  1 drivers
v0x55d0c4cbb980_0 .net "w5", 0 0, L_0x55d0c5f787c0;  1 drivers
S_0x55d0c4a588b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a6b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f78dc0 .functor XOR 1, L_0x55d0c5f79260, L_0x55d0c5f79420, C4<0>, C4<0>;
L_0x55d0c5f78e30 .functor XOR 1, L_0x55d0c5f78dc0, L_0x55d0c5f795e0, C4<0>, C4<0>;
L_0x55d0c5f78ea0 .functor AND 1, L_0x55d0c5f79260, L_0x55d0c5f79420, C4<1>, C4<1>;
L_0x55d0c5f78f10 .functor AND 1, L_0x55d0c5f79260, L_0x55d0c5f795e0, C4<1>, C4<1>;
L_0x55d0c5f78fd0 .functor AND 1, L_0x55d0c5f79420, L_0x55d0c5f795e0, C4<1>, C4<1>;
L_0x55d0c5f79040 .functor OR 1, L_0x55d0c5f78ea0, L_0x55d0c5f78f10, C4<0>, C4<0>;
L_0x55d0c5f79150 .functor OR 1, L_0x55d0c5f78fd0, L_0x55d0c5f79040, C4<0>, C4<0>;
v0x55d0c4cb20f0_0 .net "a", 0 0, L_0x55d0c5f79260;  1 drivers
v0x55d0c4cb58e0_0 .net "b", 0 0, L_0x55d0c5f79420;  1 drivers
v0x55d0c4cb59a0_0 .net "ca", 0 0, L_0x55d0c5f79150;  1 drivers
v0x55d0c4cb3d00_0 .net "cin", 0 0, L_0x55d0c5f795e0;  1 drivers
v0x55d0c4cb3dc0_0 .net "sum", 0 0, L_0x55d0c5f78e30;  1 drivers
v0x55d0c4c9ef90_0 .net "w1", 0 0, L_0x55d0c5f78dc0;  1 drivers
v0x55d0c4c9f050_0 .net "w2", 0 0, L_0x55d0c5f78ea0;  1 drivers
v0x55d0c4c9e900_0 .net "w3", 0 0, L_0x55d0c5f78f10;  1 drivers
v0x55d0c4c9e9a0_0 .net "w4", 0 0, L_0x55d0c5f78fd0;  1 drivers
v0x55d0c4caf7c0_0 .net "w5", 0 0, L_0x55d0c5f79040;  1 drivers
S_0x55d0c4a48a50 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4a7b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c8d980_0 .net "a", 3 0, L_0x55d0c5f7c2b0;  1 drivers
v0x55d0c4c8d230_0 .net "b", 3 0, L_0x55d0c5f7c3a0;  1 drivers
v0x55d0c4c6b2a0_0 .net "ca", 3 0, L_0x55d0c5f7c140;  1 drivers
v0x55d0c4c7c470_0 .net "cin", 3 0, L_0x55d0c5f7c490;  1 drivers
v0x55d0c4c7bde0_0 .net "sum", 3 0, L_0x55d0c5f7c0a0;  1 drivers
L_0x55d0c5f7a120 .part L_0x55d0c5f7c2b0, 0, 1;
L_0x55d0c5f7a250 .part L_0x55d0c5f7c3a0, 0, 1;
L_0x55d0c5f7a380 .part L_0x55d0c5f7c490, 0, 1;
L_0x55d0c5f7a950 .part L_0x55d0c5f7c2b0, 1, 1;
L_0x55d0c5f7aa80 .part L_0x55d0c5f7c3a0, 1, 1;
L_0x55d0c5f7abb0 .part L_0x55d0c5f7c490, 1, 1;
L_0x55d0c5f7b270 .part L_0x55d0c5f7c2b0, 2, 1;
L_0x55d0c5f7b3a0 .part L_0x55d0c5f7c3a0, 2, 1;
L_0x55d0c5f7b520 .part L_0x55d0c5f7c490, 2, 1;
L_0x55d0c5f7baf0 .part L_0x55d0c5f7c2b0, 3, 1;
L_0x55d0c5f7bcb0 .part L_0x55d0c5f7c3a0, 3, 1;
L_0x55d0c5f7be70 .part L_0x55d0c5f7c490, 3, 1;
L_0x55d0c5f7c0a0 .concat8 [ 1 1 1 1], L_0x55d0c5f79c00, L_0x55d0c5f7a520, L_0x55d0c5f7ad50, L_0x55d0c5f7b6c0;
L_0x55d0c5f7c140 .concat8 [ 1 1 1 1], L_0x55d0c5f7a010, L_0x55d0c5f7a840, L_0x55d0c5f7b160, L_0x55d0c5f7b9e0;
S_0x55d0c4a48150 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a48a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f797a0 .functor XOR 1, L_0x55d0c5f7a120, L_0x55d0c5f7a250, C4<0>, C4<0>;
L_0x55d0c5f79c00 .functor XOR 1, L_0x55d0c5f797a0, L_0x55d0c5f7a380, C4<0>, C4<0>;
L_0x55d0c5f79cc0 .functor AND 1, L_0x55d0c5f7a120, L_0x55d0c5f7a250, C4<1>, C4<1>;
L_0x55d0c5f79dd0 .functor AND 1, L_0x55d0c5f7a120, L_0x55d0c5f7a380, C4<1>, C4<1>;
L_0x55d0c5f79e90 .functor AND 1, L_0x55d0c5f7a250, L_0x55d0c5f7a380, C4<1>, C4<1>;
L_0x55d0c5f79f00 .functor OR 1, L_0x55d0c5f79cc0, L_0x55d0c5f79dd0, C4<0>, C4<0>;
L_0x55d0c5f7a010 .functor OR 1, L_0x55d0c5f79e90, L_0x55d0c5f79f00, C4<0>, C4<0>;
v0x55d0c4cae360_0 .net "a", 0 0, L_0x55d0c5f7a120;  1 drivers
v0x55d0c4cae400_0 .net "b", 0 0, L_0x55d0c5f7a250;  1 drivers
v0x55d0c4ca64c0_0 .net "ca", 0 0, L_0x55d0c5f7a010;  1 drivers
v0x55d0c4ca87b0_0 .net "cin", 0 0, L_0x55d0c5f7a380;  1 drivers
v0x55d0c4ca8870_0 .net "sum", 0 0, L_0x55d0c5f79c00;  1 drivers
v0x55d0c4cadcc0_0 .net "w1", 0 0, L_0x55d0c5f797a0;  1 drivers
v0x55d0c4cadd80_0 .net "w2", 0 0, L_0x55d0c5f79cc0;  1 drivers
v0x55d0c4cabfa0_0 .net "w3", 0 0, L_0x55d0c5f79dd0;  1 drivers
v0x55d0c4cac040_0 .net "w4", 0 0, L_0x55d0c5f79e90;  1 drivers
v0x55d0c4caa3c0_0 .net "w5", 0 0, L_0x55d0c5f79f00;  1 drivers
S_0x55d0c4a2f680 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a48a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f7a4b0 .functor XOR 1, L_0x55d0c5f7a950, L_0x55d0c5f7aa80, C4<0>, C4<0>;
L_0x55d0c5f7a520 .functor XOR 1, L_0x55d0c5f7a4b0, L_0x55d0c5f7abb0, C4<0>, C4<0>;
L_0x55d0c5f7a590 .functor AND 1, L_0x55d0c5f7a950, L_0x55d0c5f7aa80, C4<1>, C4<1>;
L_0x55d0c5f7a600 .functor AND 1, L_0x55d0c5f7a950, L_0x55d0c5f7abb0, C4<1>, C4<1>;
L_0x55d0c5f7a6c0 .functor AND 1, L_0x55d0c5f7aa80, L_0x55d0c5f7abb0, C4<1>, C4<1>;
L_0x55d0c5f7a730 .functor OR 1, L_0x55d0c5f7a590, L_0x55d0c5f7a600, C4<0>, C4<0>;
L_0x55d0c5f7a840 .functor OR 1, L_0x55d0c5f7a6c0, L_0x55d0c5f7a730, C4<0>, C4<0>;
v0x55d0c4ca0b30_0 .net "a", 0 0, L_0x55d0c5f7a950;  1 drivers
v0x55d0c4ca0bd0_0 .net "b", 0 0, L_0x55d0c5f7aa80;  1 drivers
v0x55d0c4ca4320_0 .net "ca", 0 0, L_0x55d0c5f7a840;  1 drivers
v0x55d0c4ca2740_0 .net "cin", 0 0, L_0x55d0c5f7abb0;  1 drivers
v0x55d0c4ca27e0_0 .net "sum", 0 0, L_0x55d0c5f7a520;  1 drivers
v0x55d0c4c96640_0 .net "w1", 0 0, L_0x55d0c5f7a4b0;  1 drivers
v0x55d0c4c966e0_0 .net "w2", 0 0, L_0x55d0c5f7a590;  1 drivers
v0x55d0c4c95fb0_0 .net "w3", 0 0, L_0x55d0c5f7a600;  1 drivers
v0x55d0c4c96070_0 .net "w4", 0 0, L_0x55d0c5f7a6c0;  1 drivers
v0x55d0c4c9e300_0 .net "w5", 0 0, L_0x55d0c5f7a730;  1 drivers
S_0x55d0c4a37490 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a48a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f7ace0 .functor XOR 1, L_0x55d0c5f7b270, L_0x55d0c5f7b3a0, C4<0>, C4<0>;
L_0x55d0c5f7ad50 .functor XOR 1, L_0x55d0c5f7ace0, L_0x55d0c5f7b520, C4<0>, C4<0>;
L_0x55d0c5f7ae10 .functor AND 1, L_0x55d0c5f7b270, L_0x55d0c5f7b3a0, C4<1>, C4<1>;
L_0x55d0c5f7af20 .functor AND 1, L_0x55d0c5f7b270, L_0x55d0c5f7b520, C4<1>, C4<1>;
L_0x55d0c5f7afe0 .functor AND 1, L_0x55d0c5f7b3a0, L_0x55d0c5f7b520, C4<1>, C4<1>;
L_0x55d0c5f7b050 .functor OR 1, L_0x55d0c5f7ae10, L_0x55d0c5f7af20, C4<0>, C4<0>;
L_0x55d0c5f7b160 .functor OR 1, L_0x55d0c5f7afe0, L_0x55d0c5f7b050, C4<0>, C4<0>;
v0x55d0c4c9dc00_0 .net "a", 0 0, L_0x55d0c5f7b270;  1 drivers
v0x55d0c4c9dca0_0 .net "b", 0 0, L_0x55d0c5f7b3a0;  1 drivers
v0x55d0c4c95d60_0 .net "ca", 0 0, L_0x55d0c5f7b160;  1 drivers
v0x55d0c4c98050_0 .net "cin", 0 0, L_0x55d0c5f7b520;  1 drivers
v0x55d0c4c98110_0 .net "sum", 0 0, L_0x55d0c5f7ad50;  1 drivers
v0x55d0c4c9d560_0 .net "w1", 0 0, L_0x55d0c5f7ace0;  1 drivers
v0x55d0c4c9d600_0 .net "w2", 0 0, L_0x55d0c5f7ae10;  1 drivers
v0x55d0c4c9b840_0 .net "w3", 0 0, L_0x55d0c5f7af20;  1 drivers
v0x55d0c4c9b900_0 .net "w4", 0 0, L_0x55d0c5f7afe0;  1 drivers
v0x55d0c4c99c60_0 .net "w5", 0 0, L_0x55d0c5f7b050;  1 drivers
S_0x55d0c4a36b90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a48a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f7b650 .functor XOR 1, L_0x55d0c5f7baf0, L_0x55d0c5f7bcb0, C4<0>, C4<0>;
L_0x55d0c5f7b6c0 .functor XOR 1, L_0x55d0c5f7b650, L_0x55d0c5f7be70, C4<0>, C4<0>;
L_0x55d0c5f7b730 .functor AND 1, L_0x55d0c5f7baf0, L_0x55d0c5f7bcb0, C4<1>, C4<1>;
L_0x55d0c5f7b7a0 .functor AND 1, L_0x55d0c5f7baf0, L_0x55d0c5f7be70, C4<1>, C4<1>;
L_0x55d0c5f7b860 .functor AND 1, L_0x55d0c5f7bcb0, L_0x55d0c5f7be70, C4<1>, C4<1>;
L_0x55d0c5f7b8d0 .functor OR 1, L_0x55d0c5f7b730, L_0x55d0c5f7b7a0, C4<0>, C4<0>;
L_0x55d0c5f7b9e0 .functor OR 1, L_0x55d0c5f7b860, L_0x55d0c5f7b8d0, C4<0>, C4<0>;
v0x55d0c4c903d0_0 .net "a", 0 0, L_0x55d0c5f7baf0;  1 drivers
v0x55d0c4c90490_0 .net "b", 0 0, L_0x55d0c5f7bcb0;  1 drivers
v0x55d0c4c93bc0_0 .net "ca", 0 0, L_0x55d0c5f7b9e0;  1 drivers
v0x55d0c4c91fe0_0 .net "cin", 0 0, L_0x55d0c5f7be70;  1 drivers
v0x55d0c4c92080_0 .net "sum", 0 0, L_0x55d0c5f7b6c0;  1 drivers
v0x55d0c4c6bc20_0 .net "w1", 0 0, L_0x55d0c5f7b650;  1 drivers
v0x55d0c4c6bce0_0 .net "w2", 0 0, L_0x55d0c5f7b730;  1 drivers
v0x55d0c4c6b7f0_0 .net "w3", 0 0, L_0x55d0c5f7b7a0;  1 drivers
v0x55d0c4c6b890_0 .net "w4", 0 0, L_0x55d0c5f7b860;  1 drivers
v0x55d0c4c6b540_0 .net "w5", 0 0, L_0x55d0c5f7b8d0;  1 drivers
S_0x55d0c4a26d30 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4b44990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c58d9de0_0 .net "a", 31 0, L_0x55d0c5f94630;  1 drivers
v0x55d0c58c9460_0 .net "b", 31 0, L_0x55d0c5f94720;  1 drivers
v0x55d0c58d1b50_0 .net "ca", 31 0, L_0x55d0c5f944a0;  1 drivers
v0x55d0c58d14c0_0 .net "cin", 31 0, L_0x55d0c5f94810;  1 drivers
v0x55d0c58d9810_0 .net "sum", 31 0, L_0x55d0c5f94360;  1 drivers
L_0x55d0c5f88970 .part L_0x55d0c5f94630, 0, 16;
L_0x55d0c5f88a10 .part L_0x55d0c5f94720, 0, 16;
L_0x55d0c5f88ab0 .part L_0x55d0c5f94810, 0, 16;
L_0x55d0c5f94090 .part L_0x55d0c5f94630, 16, 16;
L_0x55d0c5f94180 .part L_0x55d0c5f94720, 16, 16;
L_0x55d0c5f94270 .part L_0x55d0c5f94810, 16, 16;
L_0x55d0c5f94360 .concat8 [ 16 16 0 0], L_0x55d0c5f886a0, L_0x55d0c5f93dc0;
L_0x55d0c5f944a0 .concat8 [ 16 16 0 0], L_0x55d0c5f887e0, L_0x55d0c5f93f00;
S_0x55d0c4a26430 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4a26d30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4bf8fd0_0 .net "a", 15 0, L_0x55d0c5f88970;  1 drivers
v0x55d0c4bfb2c0_0 .net "b", 15 0, L_0x55d0c5f88a10;  1 drivers
v0x55d0c4c007d0_0 .net "ca", 15 0, L_0x55d0c5f887e0;  1 drivers
v0x55d0c4bfeab0_0 .net "cin", 15 0, L_0x55d0c5f88ab0;  1 drivers
v0x55d0c4bfced0_0 .net "sum", 15 0, L_0x55d0c5f886a0;  1 drivers
L_0x55d0c5f82b10 .part L_0x55d0c5f88970, 0, 8;
L_0x55d0c5f82bb0 .part L_0x55d0c5f88a10, 0, 8;
L_0x55d0c5f82c50 .part L_0x55d0c5f88ab0, 0, 8;
L_0x55d0c5f883d0 .part L_0x55d0c5f88970, 8, 8;
L_0x55d0c5f884c0 .part L_0x55d0c5f88a10, 8, 8;
L_0x55d0c5f885b0 .part L_0x55d0c5f88ab0, 8, 8;
L_0x55d0c5f886a0 .concat8 [ 8 8 0 0], L_0x55d0c5f82840, L_0x55d0c5f88100;
L_0x55d0c5f887e0 .concat8 [ 8 8 0 0], L_0x55d0c5f82980, L_0x55d0c5f88240;
S_0x55d0c4908bf0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4a26430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4c3e0f0_0 .net "a", 7 0, L_0x55d0c5f82b10;  1 drivers
v0x55d0c4c3da60_0 .net "b", 7 0, L_0x55d0c5f82bb0;  1 drivers
v0x55d0c4c45db0_0 .net "ca", 7 0, L_0x55d0c5f82980;  1 drivers
v0x55d0c4c456b0_0 .net "cin", 7 0, L_0x55d0c5f82c50;  1 drivers
v0x55d0c4c3d810_0 .net "sum", 7 0, L_0x55d0c5f82840;  1 drivers
L_0x55d0c5f7fc20 .part L_0x55d0c5f82b10, 0, 4;
L_0x55d0c5f7fcc0 .part L_0x55d0c5f82bb0, 0, 4;
L_0x55d0c5f7fd60 .part L_0x55d0c5f82c50, 0, 4;
L_0x55d0c5f82530 .part L_0x55d0c5f82b10, 4, 4;
L_0x55d0c5f82620 .part L_0x55d0c5f82bb0, 4, 4;
L_0x55d0c5f82710 .part L_0x55d0c5f82c50, 4, 4;
L_0x55d0c5f82840 .concat8 [ 4 4 0 0], L_0x55d0c5f7fa10, L_0x55d0c5f82320;
L_0x55d0c5f82980 .concat8 [ 4 4 0 0], L_0x55d0c5f7fab0, L_0x55d0c5f823c0;
S_0x55d0c4a1df10 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4908bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c67760_0 .net "a", 3 0, L_0x55d0c5f7fc20;  1 drivers
v0x55d0c4c65b80_0 .net "b", 3 0, L_0x55d0c5f7fcc0;  1 drivers
v0x55d0c4c5c2f0_0 .net "ca", 3 0, L_0x55d0c5f7fab0;  1 drivers
v0x55d0c4c5fae0_0 .net "cin", 3 0, L_0x55d0c5f7fd60;  1 drivers
v0x55d0c4c5df00_0 .net "sum", 3 0, L_0x55d0c5f7fa10;  1 drivers
L_0x55d0c5f7da90 .part L_0x55d0c5f7fc20, 0, 1;
L_0x55d0c5f7dbc0 .part L_0x55d0c5f7fcc0, 0, 1;
L_0x55d0c5f7dcf0 .part L_0x55d0c5f7fd60, 0, 1;
L_0x55d0c5f7e2c0 .part L_0x55d0c5f7fc20, 1, 1;
L_0x55d0c5f7e3f0 .part L_0x55d0c5f7fcc0, 1, 1;
L_0x55d0c5f7e520 .part L_0x55d0c5f7fd60, 1, 1;
L_0x55d0c5f7ebe0 .part L_0x55d0c5f7fc20, 2, 1;
L_0x55d0c5f7ed10 .part L_0x55d0c5f7fcc0, 2, 1;
L_0x55d0c5f7ee90 .part L_0x55d0c5f7fd60, 2, 1;
L_0x55d0c5f7f460 .part L_0x55d0c5f7fc20, 3, 1;
L_0x55d0c5f7f620 .part L_0x55d0c5f7fcc0, 3, 1;
L_0x55d0c5f7f7e0 .part L_0x55d0c5f7fd60, 3, 1;
L_0x55d0c5f7fa10 .concat8 [ 1 1 1 1], L_0x55d0c5f7d570, L_0x55d0c5f7de90, L_0x55d0c5f7e6c0, L_0x55d0c5f7f030;
L_0x55d0c5f7fab0 .concat8 [ 1 1 1 1], L_0x55d0c5f7d980, L_0x55d0c5f7e1b0, L_0x55d0c5f7ead0, L_0x55d0c5f7f350;
S_0x55d0c4a1cdc0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a1df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f7c030 .functor XOR 1, L_0x55d0c5f7da90, L_0x55d0c5f7dbc0, C4<0>, C4<0>;
L_0x55d0c5f7d570 .functor XOR 1, L_0x55d0c5f7c030, L_0x55d0c5f7dcf0, C4<0>, C4<0>;
L_0x55d0c5f7d630 .functor AND 1, L_0x55d0c5f7da90, L_0x55d0c5f7dbc0, C4<1>, C4<1>;
L_0x55d0c5f7d740 .functor AND 1, L_0x55d0c5f7da90, L_0x55d0c5f7dcf0, C4<1>, C4<1>;
L_0x55d0c5f7d800 .functor AND 1, L_0x55d0c5f7dbc0, L_0x55d0c5f7dcf0, C4<1>, C4<1>;
L_0x55d0c5f7d870 .functor OR 1, L_0x55d0c5f7d630, L_0x55d0c5f7d740, C4<0>, C4<0>;
L_0x55d0c5f7d980 .functor OR 1, L_0x55d0c5f7d800, L_0x55d0c5f7d870, C4<0>, C4<0>;
v0x55d0c4c73b20_0 .net "a", 0 0, L_0x55d0c5f7da90;  1 drivers
v0x55d0c4c73490_0 .net "b", 0 0, L_0x55d0c5f7dbc0;  1 drivers
v0x55d0c4c73550_0 .net "ca", 0 0, L_0x55d0c5f7d980;  1 drivers
v0x55d0c4c7b7e0_0 .net "cin", 0 0, L_0x55d0c5f7dcf0;  1 drivers
v0x55d0c4c7b8a0_0 .net "sum", 0 0, L_0x55d0c5f7d570;  1 drivers
v0x55d0c4c7b0e0_0 .net "w1", 0 0, L_0x55d0c5f7c030;  1 drivers
v0x55d0c4c7b180_0 .net "w2", 0 0, L_0x55d0c5f7d630;  1 drivers
v0x55d0c4c73240_0 .net "w3", 0 0, L_0x55d0c5f7d740;  1 drivers
v0x55d0c4c73300_0 .net "w4", 0 0, L_0x55d0c5f7d800;  1 drivers
v0x55d0c4c755e0_0 .net "w5", 0 0, L_0x55d0c5f7d870;  1 drivers
S_0x55d0c4a1cb40 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a1df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f7de20 .functor XOR 1, L_0x55d0c5f7e2c0, L_0x55d0c5f7e3f0, C4<0>, C4<0>;
L_0x55d0c5f7de90 .functor XOR 1, L_0x55d0c5f7de20, L_0x55d0c5f7e520, C4<0>, C4<0>;
L_0x55d0c5f7df00 .functor AND 1, L_0x55d0c5f7e2c0, L_0x55d0c5f7e3f0, C4<1>, C4<1>;
L_0x55d0c5f7df70 .functor AND 1, L_0x55d0c5f7e2c0, L_0x55d0c5f7e520, C4<1>, C4<1>;
L_0x55d0c5f7e030 .functor AND 1, L_0x55d0c5f7e3f0, L_0x55d0c5f7e520, C4<1>, C4<1>;
L_0x55d0c5f7e0a0 .functor OR 1, L_0x55d0c5f7df00, L_0x55d0c5f7df70, C4<0>, C4<0>;
L_0x55d0c5f7e1b0 .functor OR 1, L_0x55d0c5f7e030, L_0x55d0c5f7e0a0, C4<0>, C4<0>;
v0x55d0c4c7aa40_0 .net "a", 0 0, L_0x55d0c5f7e2c0;  1 drivers
v0x55d0c4c7aae0_0 .net "b", 0 0, L_0x55d0c5f7e3f0;  1 drivers
v0x55d0c4c78d20_0 .net "ca", 0 0, L_0x55d0c5f7e1b0;  1 drivers
v0x55d0c4c77140_0 .net "cin", 0 0, L_0x55d0c5f7e520;  1 drivers
v0x55d0c4c77200_0 .net "sum", 0 0, L_0x55d0c5f7de90;  1 drivers
v0x55d0c4c6d8b0_0 .net "w1", 0 0, L_0x55d0c5f7de20;  1 drivers
v0x55d0c4c6d950_0 .net "w2", 0 0, L_0x55d0c5f7df00;  1 drivers
v0x55d0c4c710a0_0 .net "w3", 0 0, L_0x55d0c5f7df70;  1 drivers
v0x55d0c4c71160_0 .net "w4", 0 0, L_0x55d0c5f7e030;  1 drivers
v0x55d0c4c6f4c0_0 .net "w5", 0 0, L_0x55d0c5f7e0a0;  1 drivers
S_0x55d0c4a1c8d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a1df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f7e650 .functor XOR 1, L_0x55d0c5f7ebe0, L_0x55d0c5f7ed10, C4<0>, C4<0>;
L_0x55d0c5f7e6c0 .functor XOR 1, L_0x55d0c5f7e650, L_0x55d0c5f7ee90, C4<0>, C4<0>;
L_0x55d0c5f7e780 .functor AND 1, L_0x55d0c5f7ebe0, L_0x55d0c5f7ed10, C4<1>, C4<1>;
L_0x55d0c5f7e890 .functor AND 1, L_0x55d0c5f7ebe0, L_0x55d0c5f7ee90, C4<1>, C4<1>;
L_0x55d0c5f7e950 .functor AND 1, L_0x55d0c5f7ed10, L_0x55d0c5f7ee90, C4<1>, C4<1>;
L_0x55d0c5f7e9c0 .functor OR 1, L_0x55d0c5f7e780, L_0x55d0c5f7e890, C4<0>, C4<0>;
L_0x55d0c5f7ead0 .functor OR 1, L_0x55d0c5f7e950, L_0x55d0c5f7e9c0, C4<0>, C4<0>;
v0x55d0c4c5a750_0 .net "a", 0 0, L_0x55d0c5f7ebe0;  1 drivers
v0x55d0c4c5a7f0_0 .net "b", 0 0, L_0x55d0c5f7ed10;  1 drivers
v0x55d0c4c5a0c0_0 .net "ca", 0 0, L_0x55d0c5f7ead0;  1 drivers
v0x55d0c4c6aef0_0 .net "cin", 0 0, L_0x55d0c5f7ee90;  1 drivers
v0x55d0c4c6afb0_0 .net "sum", 0 0, L_0x55d0c5f7e6c0;  1 drivers
v0x55d0c4c6a7f0_0 .net "w1", 0 0, L_0x55d0c5f7e650;  1 drivers
v0x55d0c4c6a890_0 .net "w2", 0 0, L_0x55d0c5f7e780;  1 drivers
v0x55d0c4c59e70_0 .net "w3", 0 0, L_0x55d0c5f7e890;  1 drivers
v0x55d0c4c59f30_0 .net "w4", 0 0, L_0x55d0c5f7e950;  1 drivers
v0x55d0c4c62560_0 .net "w5", 0 0, L_0x55d0c5f7e9c0;  1 drivers
S_0x55d0c4a0abf0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a1df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f7efc0 .functor XOR 1, L_0x55d0c5f7f460, L_0x55d0c5f7f620, C4<0>, C4<0>;
L_0x55d0c5f7f030 .functor XOR 1, L_0x55d0c5f7efc0, L_0x55d0c5f7f7e0, C4<0>, C4<0>;
L_0x55d0c5f7f0a0 .functor AND 1, L_0x55d0c5f7f460, L_0x55d0c5f7f620, C4<1>, C4<1>;
L_0x55d0c5f7f110 .functor AND 1, L_0x55d0c5f7f460, L_0x55d0c5f7f7e0, C4<1>, C4<1>;
L_0x55d0c5f7f1d0 .functor AND 1, L_0x55d0c5f7f620, L_0x55d0c5f7f7e0, C4<1>, C4<1>;
L_0x55d0c5f7f240 .functor OR 1, L_0x55d0c5f7f0a0, L_0x55d0c5f7f110, C4<0>, C4<0>;
L_0x55d0c5f7f350 .functor OR 1, L_0x55d0c5f7f1d0, L_0x55d0c5f7f240, C4<0>, C4<0>;
v0x55d0c4c61ed0_0 .net "a", 0 0, L_0x55d0c5f7f460;  1 drivers
v0x55d0c4c61f90_0 .net "b", 0 0, L_0x55d0c5f7f620;  1 drivers
v0x55d0c4c6a220_0 .net "ca", 0 0, L_0x55d0c5f7f350;  1 drivers
v0x55d0c4c69b20_0 .net "cin", 0 0, L_0x55d0c5f7f7e0;  1 drivers
v0x55d0c4c69bc0_0 .net "sum", 0 0, L_0x55d0c5f7f030;  1 drivers
v0x55d0c4c61c80_0 .net "w1", 0 0, L_0x55d0c5f7efc0;  1 drivers
v0x55d0c4c61d40_0 .net "w2", 0 0, L_0x55d0c5f7f0a0;  1 drivers
v0x55d0c4c63f70_0 .net "w3", 0 0, L_0x55d0c5f7f110;  1 drivers
v0x55d0c4c64010_0 .net "w4", 0 0, L_0x55d0c5f7f1d0;  1 drivers
v0x55d0c4c69480_0 .net "w5", 0 0, L_0x55d0c5f7f240;  1 drivers
S_0x55d0c4a12a00 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4908bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c362e0_0 .net "a", 3 0, L_0x55d0c5f82530;  1 drivers
v0x55d0c4c35c50_0 .net "b", 3 0, L_0x55d0c5f82620;  1 drivers
v0x55d0c4c46a80_0 .net "ca", 3 0, L_0x55d0c5f823c0;  1 drivers
v0x55d0c4c46380_0 .net "cin", 3 0, L_0x55d0c5f82710;  1 drivers
v0x55d0c4c35a00_0 .net "sum", 3 0, L_0x55d0c5f82320;  1 drivers
L_0x55d0c5f80320 .part L_0x55d0c5f82530, 0, 1;
L_0x55d0c5f80450 .part L_0x55d0c5f82620, 0, 1;
L_0x55d0c5f80580 .part L_0x55d0c5f82710, 0, 1;
L_0x55d0c5f80b50 .part L_0x55d0c5f82530, 1, 1;
L_0x55d0c5f80c80 .part L_0x55d0c5f82620, 1, 1;
L_0x55d0c5f80db0 .part L_0x55d0c5f82710, 1, 1;
L_0x55d0c5f814f0 .part L_0x55d0c5f82530, 2, 1;
L_0x55d0c5f81620 .part L_0x55d0c5f82620, 2, 1;
L_0x55d0c5f817a0 .part L_0x55d0c5f82710, 2, 1;
L_0x55d0c5f81d70 .part L_0x55d0c5f82530, 3, 1;
L_0x55d0c5f81f30 .part L_0x55d0c5f82620, 3, 1;
L_0x55d0c5f820f0 .part L_0x55d0c5f82710, 3, 1;
L_0x55d0c5f82320 .concat8 [ 1 1 1 1], L_0x55d0c5f7fe00, L_0x55d0c5f80720, L_0x55d0c5f80f90, L_0x55d0c5f81940;
L_0x55d0c5f823c0 .concat8 [ 1 1 1 1], L_0x55d0c5f80210, L_0x55d0c5f80a40, L_0x55d0c5f813e0, L_0x55d0c5f81c60;
S_0x55d0c4a12100 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a12a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f7f9a0 .functor XOR 1, L_0x55d0c5f80320, L_0x55d0c5f80450, C4<0>, C4<0>;
L_0x55d0c5f7fe00 .functor XOR 1, L_0x55d0c5f7f9a0, L_0x55d0c5f80580, C4<0>, C4<0>;
L_0x55d0c5f7fec0 .functor AND 1, L_0x55d0c5f80320, L_0x55d0c5f80450, C4<1>, C4<1>;
L_0x55d0c5f7ffd0 .functor AND 1, L_0x55d0c5f80320, L_0x55d0c5f80580, C4<1>, C4<1>;
L_0x55d0c5f80090 .functor AND 1, L_0x55d0c5f80450, L_0x55d0c5f80580, C4<1>, C4<1>;
L_0x55d0c5f80100 .functor OR 1, L_0x55d0c5f7fec0, L_0x55d0c5f7ffd0, C4<0>, C4<0>;
L_0x55d0c5f80210 .functor OR 1, L_0x55d0c5f80090, L_0x55d0c5f80100, C4<0>, C4<0>;
v0x55d0c4c51e00_0 .net "a", 0 0, L_0x55d0c5f80320;  1 drivers
v0x55d0c4c51ec0_0 .net "b", 0 0, L_0x55d0c5f80450;  1 drivers
v0x55d0c4c51770_0 .net "ca", 0 0, L_0x55d0c5f80210;  1 drivers
v0x55d0c4c59ac0_0 .net "cin", 0 0, L_0x55d0c5f80580;  1 drivers
v0x55d0c4c59b60_0 .net "sum", 0 0, L_0x55d0c5f7fe00;  1 drivers
v0x55d0c4c593c0_0 .net "w1", 0 0, L_0x55d0c5f7f9a0;  1 drivers
v0x55d0c4c59480_0 .net "w2", 0 0, L_0x55d0c5f7fec0;  1 drivers
v0x55d0c4c51520_0 .net "w3", 0 0, L_0x55d0c5f7ffd0;  1 drivers
v0x55d0c4c515c0_0 .net "w4", 0 0, L_0x55d0c5f80090;  1 drivers
v0x55d0c4c53810_0 .net "w5", 0 0, L_0x55d0c5f80100;  1 drivers
S_0x55d0c4a022a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a12a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f806b0 .functor XOR 1, L_0x55d0c5f80b50, L_0x55d0c5f80c80, C4<0>, C4<0>;
L_0x55d0c5f80720 .functor XOR 1, L_0x55d0c5f806b0, L_0x55d0c5f80db0, C4<0>, C4<0>;
L_0x55d0c5f80790 .functor AND 1, L_0x55d0c5f80b50, L_0x55d0c5f80c80, C4<1>, C4<1>;
L_0x55d0c5f80800 .functor AND 1, L_0x55d0c5f80b50, L_0x55d0c5f80db0, C4<1>, C4<1>;
L_0x55d0c5f808c0 .functor AND 1, L_0x55d0c5f80c80, L_0x55d0c5f80db0, C4<1>, C4<1>;
L_0x55d0c5f80930 .functor OR 1, L_0x55d0c5f80790, L_0x55d0c5f80800, C4<0>, C4<0>;
L_0x55d0c5f80a40 .functor OR 1, L_0x55d0c5f808c0, L_0x55d0c5f80930, C4<0>, C4<0>;
v0x55d0c4c58d20_0 .net "a", 0 0, L_0x55d0c5f80b50;  1 drivers
v0x55d0c4c58dc0_0 .net "b", 0 0, L_0x55d0c5f80c80;  1 drivers
v0x55d0c4c57000_0 .net "ca", 0 0, L_0x55d0c5f80a40;  1 drivers
v0x55d0c4c55420_0 .net "cin", 0 0, L_0x55d0c5f80db0;  1 drivers
v0x55d0c4c554e0_0 .net "sum", 0 0, L_0x55d0c5f80720;  1 drivers
v0x55d0c4c4bb90_0 .net "w1", 0 0, L_0x55d0c5f806b0;  1 drivers
v0x55d0c4c4bc30_0 .net "w2", 0 0, L_0x55d0c5f80790;  1 drivers
v0x55d0c4c4f380_0 .net "w3", 0 0, L_0x55d0c5f80800;  1 drivers
v0x55d0c4c4f440_0 .net "w4", 0 0, L_0x55d0c5f808c0;  1 drivers
v0x55d0c4c4d7a0_0 .net "w5", 0 0, L_0x55d0c5f80930;  1 drivers
S_0x55d0c4a019a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a12a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f80f20 .functor XOR 1, L_0x55d0c5f814f0, L_0x55d0c5f81620, C4<0>, C4<0>;
L_0x55d0c5f80f90 .functor XOR 1, L_0x55d0c5f80f20, L_0x55d0c5f817a0, C4<0>, C4<0>;
L_0x55d0c5f81050 .functor AND 1, L_0x55d0c5f814f0, L_0x55d0c5f81620, C4<1>, C4<1>;
L_0x55d0c5f81160 .functor AND 1, L_0x55d0c5f814f0, L_0x55d0c5f817a0, C4<1>, C4<1>;
L_0x55d0c5f81220 .functor AND 1, L_0x55d0c5f81620, L_0x55d0c5f817a0, C4<1>, C4<1>;
L_0x55d0c5f81290 .functor OR 1, L_0x55d0c5f81050, L_0x55d0c5f81160, C4<0>, C4<0>;
L_0x55d0c5f813e0 .functor OR 1, L_0x55d0c5f81220, L_0x55d0c5f81290, C4<0>, C4<0>;
v0x55d0c4c03360_0 .net "a", 0 0, L_0x55d0c5f814f0;  1 drivers
v0x55d0c4c03400_0 .net "b", 0 0, L_0x55d0c5f81620;  1 drivers
v0x55d0c4c48580_0 .net "ca", 0 0, L_0x55d0c5f813e0;  1 drivers
v0x55d0c4c48270_0 .net "cin", 0 0, L_0x55d0c5f817a0;  1 drivers
v0x55d0c4c48330_0 .net "sum", 0 0, L_0x55d0c5f80f90;  1 drivers
v0x55d0c4c03cb0_0 .net "w1", 0 0, L_0x55d0c5f80f20;  1 drivers
v0x55d0c4c03d50_0 .net "w2", 0 0, L_0x55d0c5f81050;  1 drivers
v0x55d0c4c038b0_0 .net "w3", 0 0, L_0x55d0c5f81160;  1 drivers
v0x55d0c4c03970_0 .net "w4", 0 0, L_0x55d0c5f81220;  1 drivers
v0x55d0c4c03600_0 .net "w5", 0 0, L_0x55d0c5f81290;  1 drivers
S_0x55d0c49e8ed0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a12a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f818d0 .functor XOR 1, L_0x55d0c5f81d70, L_0x55d0c5f81f30, C4<0>, C4<0>;
L_0x55d0c5f81940 .functor XOR 1, L_0x55d0c5f818d0, L_0x55d0c5f820f0, C4<0>, C4<0>;
L_0x55d0c5f819b0 .functor AND 1, L_0x55d0c5f81d70, L_0x55d0c5f81f30, C4<1>, C4<1>;
L_0x55d0c5f81a20 .functor AND 1, L_0x55d0c5f81d70, L_0x55d0c5f820f0, C4<1>, C4<1>;
L_0x55d0c5f81ae0 .functor AND 1, L_0x55d0c5f81f30, L_0x55d0c5f820f0, C4<1>, C4<1>;
L_0x55d0c5f81b50 .functor OR 1, L_0x55d0c5f819b0, L_0x55d0c5f81a20, C4<0>, C4<0>;
L_0x55d0c5f81c60 .functor OR 1, L_0x55d0c5f81ae0, L_0x55d0c5f81b50, C4<0>, C4<0>;
v0x55d0c4c25a90_0 .net "a", 0 0, L_0x55d0c5f81d70;  1 drivers
v0x55d0c4c25b50_0 .net "b", 0 0, L_0x55d0c5f81f30;  1 drivers
v0x55d0c4c25660_0 .net "ca", 0 0, L_0x55d0c5f81c60;  1 drivers
v0x55d0c4c253b0_0 .net "cin", 0 0, L_0x55d0c5f820f0;  1 drivers
v0x55d0c4c25450_0 .net "sum", 0 0, L_0x55d0c5f81940;  1 drivers
v0x55d0c4c477f0_0 .net "w1", 0 0, L_0x55d0c5f818d0;  1 drivers
v0x55d0c4c478b0_0 .net "w2", 0 0, L_0x55d0c5f819b0;  1 drivers
v0x55d0c4c470a0_0 .net "w3", 0 0, L_0x55d0c5f81a20;  1 drivers
v0x55d0c4c47140_0 .net "w4", 0 0, L_0x55d0c5f81ae0;  1 drivers
v0x55d0c4c25110_0 .net "w5", 0 0, L_0x55d0c5f81b50;  1 drivers
S_0x55d0c49f0ce0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4a26430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4bf11c0_0 .net "a", 7 0, L_0x55d0c5f883d0;  1 drivers
v0x55d0c4bf98b0_0 .net "b", 7 0, L_0x55d0c5f884c0;  1 drivers
v0x55d0c4bf9220_0 .net "ca", 7 0, L_0x55d0c5f88240;  1 drivers
v0x55d0c4c01570_0 .net "cin", 7 0, L_0x55d0c5f885b0;  1 drivers
v0x55d0c4c00e70_0 .net "sum", 7 0, L_0x55d0c5f88100;  1 drivers
L_0x55d0c5f85460 .part L_0x55d0c5f883d0, 0, 4;
L_0x55d0c5f85500 .part L_0x55d0c5f884c0, 0, 4;
L_0x55d0c5f855a0 .part L_0x55d0c5f885b0, 0, 4;
L_0x55d0c5f87df0 .part L_0x55d0c5f883d0, 4, 4;
L_0x55d0c5f87ee0 .part L_0x55d0c5f884c0, 4, 4;
L_0x55d0c5f87fd0 .part L_0x55d0c5f885b0, 4, 4;
L_0x55d0c5f88100 .concat8 [ 4 4 0 0], L_0x55d0c5f85250, L_0x55d0c5f87be0;
L_0x55d0c5f88240 .concat8 [ 4 4 0 0], L_0x55d0c5f852f0, L_0x55d0c5f87c80;
S_0x55d0c49f03e0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c49f0ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c1c3d0_0 .net "a", 3 0, L_0x55d0c5f85460;  1 drivers
v0x55d0c4c1bd40_0 .net "b", 3 0, L_0x55d0c5f85500;  1 drivers
v0x55d0c4c24090_0 .net "ca", 3 0, L_0x55d0c5f852f0;  1 drivers
v0x55d0c4c23990_0 .net "cin", 3 0, L_0x55d0c5f855a0;  1 drivers
v0x55d0c4c1baf0_0 .net "sum", 3 0, L_0x55d0c5f85250;  1 drivers
L_0x55d0c5f83210 .part L_0x55d0c5f85460, 0, 1;
L_0x55d0c5f83340 .part L_0x55d0c5f85500, 0, 1;
L_0x55d0c5f83470 .part L_0x55d0c5f855a0, 0, 1;
L_0x55d0c5f83a80 .part L_0x55d0c5f85460, 1, 1;
L_0x55d0c5f83bb0 .part L_0x55d0c5f85500, 1, 1;
L_0x55d0c5f83ce0 .part L_0x55d0c5f855a0, 1, 1;
L_0x55d0c5f84420 .part L_0x55d0c5f85460, 2, 1;
L_0x55d0c5f84550 .part L_0x55d0c5f85500, 2, 1;
L_0x55d0c5f846d0 .part L_0x55d0c5f855a0, 2, 1;
L_0x55d0c5f84ca0 .part L_0x55d0c5f85460, 3, 1;
L_0x55d0c5f84e60 .part L_0x55d0c5f85500, 3, 1;
L_0x55d0c5f85020 .part L_0x55d0c5f855a0, 3, 1;
L_0x55d0c5f85250 .concat8 [ 1 1 1 1], L_0x55d0c5f82cf0, L_0x55d0c5f83610, L_0x55d0c5f83ec0, L_0x55d0c5f84870;
L_0x55d0c5f852f0 .concat8 [ 1 1 1 1], L_0x55d0c5f83100, L_0x55d0c5f83970, L_0x55d0c5f84310, L_0x55d0c5f84b90;
S_0x55d0c49e0580 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c49f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f822b0 .functor XOR 1, L_0x55d0c5f83210, L_0x55d0c5f83340, C4<0>, C4<0>;
L_0x55d0c5f82cf0 .functor XOR 1, L_0x55d0c5f822b0, L_0x55d0c5f83470, C4<0>, C4<0>;
L_0x55d0c5f82db0 .functor AND 1, L_0x55d0c5f83210, L_0x55d0c5f83340, C4<1>, C4<1>;
L_0x55d0c5f82ec0 .functor AND 1, L_0x55d0c5f83210, L_0x55d0c5f83470, C4<1>, C4<1>;
L_0x55d0c5f82f80 .functor AND 1, L_0x55d0c5f83340, L_0x55d0c5f83470, C4<1>, C4<1>;
L_0x55d0c5f82ff0 .functor OR 1, L_0x55d0c5f82db0, L_0x55d0c5f82ec0, C4<0>, C4<0>;
L_0x55d0c5f83100 .functor OR 1, L_0x55d0c5f82f80, L_0x55d0c5f82ff0, C4<0>, C4<0>;
v0x55d0c4c3fb00_0 .net "a", 0 0, L_0x55d0c5f83210;  1 drivers
v0x55d0c4c45010_0 .net "b", 0 0, L_0x55d0c5f83340;  1 drivers
v0x55d0c4c450d0_0 .net "ca", 0 0, L_0x55d0c5f83100;  1 drivers
v0x55d0c4c432f0_0 .net "cin", 0 0, L_0x55d0c5f83470;  1 drivers
v0x55d0c4c433b0_0 .net "sum", 0 0, L_0x55d0c5f82cf0;  1 drivers
v0x55d0c4c41710_0 .net "w1", 0 0, L_0x55d0c5f822b0;  1 drivers
v0x55d0c4c417b0_0 .net "w2", 0 0, L_0x55d0c5f82db0;  1 drivers
v0x55d0c4c37e80_0 .net "w3", 0 0, L_0x55d0c5f82ec0;  1 drivers
v0x55d0c4c37f40_0 .net "w4", 0 0, L_0x55d0c5f82f80;  1 drivers
v0x55d0c4c3b720_0 .net "w5", 0 0, L_0x55d0c5f82ff0;  1 drivers
S_0x55d0c49dfc80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c49f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f835a0 .functor XOR 1, L_0x55d0c5f83a80, L_0x55d0c5f83bb0, C4<0>, C4<0>;
L_0x55d0c5f83610 .functor XOR 1, L_0x55d0c5f835a0, L_0x55d0c5f83ce0, C4<0>, C4<0>;
L_0x55d0c5f83680 .functor AND 1, L_0x55d0c5f83a80, L_0x55d0c5f83bb0, C4<1>, C4<1>;
L_0x55d0c5f836f0 .functor AND 1, L_0x55d0c5f83a80, L_0x55d0c5f83ce0, C4<1>, C4<1>;
L_0x55d0c5f837b0 .functor AND 1, L_0x55d0c5f83bb0, L_0x55d0c5f83ce0, C4<1>, C4<1>;
L_0x55d0c5f83820 .functor OR 1, L_0x55d0c5f83680, L_0x55d0c5f836f0, C4<0>, C4<0>;
L_0x55d0c5f83970 .functor OR 1, L_0x55d0c5f837b0, L_0x55d0c5f83820, C4<0>, C4<0>;
v0x55d0c4c39a90_0 .net "a", 0 0, L_0x55d0c5f83a80;  1 drivers
v0x55d0c4c39b30_0 .net "b", 0 0, L_0x55d0c5f83bb0;  1 drivers
v0x55d0c4c2d990_0 .net "ca", 0 0, L_0x55d0c5f83970;  1 drivers
v0x55d0c4c2d300_0 .net "cin", 0 0, L_0x55d0c5f83ce0;  1 drivers
v0x55d0c4c2d3c0_0 .net "sum", 0 0, L_0x55d0c5f83610;  1 drivers
v0x55d0c4c35650_0 .net "w1", 0 0, L_0x55d0c5f835a0;  1 drivers
v0x55d0c4c356f0_0 .net "w2", 0 0, L_0x55d0c5f83680;  1 drivers
v0x55d0c4c34f50_0 .net "w3", 0 0, L_0x55d0c5f836f0;  1 drivers
v0x55d0c4c35010_0 .net "w4", 0 0, L_0x55d0c5f837b0;  1 drivers
v0x55d0c4c2d0b0_0 .net "w5", 0 0, L_0x55d0c5f83820;  1 drivers
S_0x55d0c49c63b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c49f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f83e50 .functor XOR 1, L_0x55d0c5f84420, L_0x55d0c5f84550, C4<0>, C4<0>;
L_0x55d0c5f83ec0 .functor XOR 1, L_0x55d0c5f83e50, L_0x55d0c5f846d0, C4<0>, C4<0>;
L_0x55d0c5f83f80 .functor AND 1, L_0x55d0c5f84420, L_0x55d0c5f84550, C4<1>, C4<1>;
L_0x55d0c5f84090 .functor AND 1, L_0x55d0c5f84420, L_0x55d0c5f846d0, C4<1>, C4<1>;
L_0x55d0c5f84150 .functor AND 1, L_0x55d0c5f84550, L_0x55d0c5f846d0, C4<1>, C4<1>;
L_0x55d0c5f841c0 .functor OR 1, L_0x55d0c5f83f80, L_0x55d0c5f84090, C4<0>, C4<0>;
L_0x55d0c5f84310 .functor OR 1, L_0x55d0c5f84150, L_0x55d0c5f841c0, C4<0>, C4<0>;
v0x55d0c4c2f3a0_0 .net "a", 0 0, L_0x55d0c5f84420;  1 drivers
v0x55d0c4c2f440_0 .net "b", 0 0, L_0x55d0c5f84550;  1 drivers
v0x55d0c4c348b0_0 .net "ca", 0 0, L_0x55d0c5f84310;  1 drivers
v0x55d0c4c32b90_0 .net "cin", 0 0, L_0x55d0c5f846d0;  1 drivers
v0x55d0c4c32c50_0 .net "sum", 0 0, L_0x55d0c5f83ec0;  1 drivers
v0x55d0c4c30fb0_0 .net "w1", 0 0, L_0x55d0c5f83e50;  1 drivers
v0x55d0c4c31050_0 .net "w2", 0 0, L_0x55d0c5f83f80;  1 drivers
v0x55d0c4c27720_0 .net "w3", 0 0, L_0x55d0c5f84090;  1 drivers
v0x55d0c4c277e0_0 .net "w4", 0 0, L_0x55d0c5f84150;  1 drivers
v0x55d0c4c2af10_0 .net "w5", 0 0, L_0x55d0c5f841c0;  1 drivers
S_0x55d0c49ce1c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c49f03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f84800 .functor XOR 1, L_0x55d0c5f84ca0, L_0x55d0c5f84e60, C4<0>, C4<0>;
L_0x55d0c5f84870 .functor XOR 1, L_0x55d0c5f84800, L_0x55d0c5f85020, C4<0>, C4<0>;
L_0x55d0c5f848e0 .functor AND 1, L_0x55d0c5f84ca0, L_0x55d0c5f84e60, C4<1>, C4<1>;
L_0x55d0c5f84950 .functor AND 1, L_0x55d0c5f84ca0, L_0x55d0c5f85020, C4<1>, C4<1>;
L_0x55d0c5f84a10 .functor AND 1, L_0x55d0c5f84e60, L_0x55d0c5f85020, C4<1>, C4<1>;
L_0x55d0c5f84a80 .functor OR 1, L_0x55d0c5f848e0, L_0x55d0c5f84950, C4<0>, C4<0>;
L_0x55d0c5f84b90 .functor OR 1, L_0x55d0c5f84a10, L_0x55d0c5f84a80, C4<0>, C4<0>;
v0x55d0c4c29330_0 .net "a", 0 0, L_0x55d0c5f84ca0;  1 drivers
v0x55d0c4c293f0_0 .net "b", 0 0, L_0x55d0c5f84e60;  1 drivers
v0x55d0c4c145c0_0 .net "ca", 0 0, L_0x55d0c5f84b90;  1 drivers
v0x55d0c4c13f30_0 .net "cin", 0 0, L_0x55d0c5f85020;  1 drivers
v0x55d0c4c13fd0_0 .net "sum", 0 0, L_0x55d0c5f84870;  1 drivers
v0x55d0c4c24d60_0 .net "w1", 0 0, L_0x55d0c5f84800;  1 drivers
v0x55d0c4c24e20_0 .net "w2", 0 0, L_0x55d0c5f848e0;  1 drivers
v0x55d0c4c24660_0 .net "w3", 0 0, L_0x55d0c5f84950;  1 drivers
v0x55d0c4c24700_0 .net "w4", 0 0, L_0x55d0c5f84a10;  1 drivers
v0x55d0c4c13ce0_0 .net "w5", 0 0, L_0x55d0c5f84a80;  1 drivers
S_0x55d0c49cd8c0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c49f0ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4be08d0_0 .net "a", 3 0, L_0x55d0c5f87df0;  1 drivers
v0x55d0c4bf1aa0_0 .net "b", 3 0, L_0x55d0c5f87ee0;  1 drivers
v0x55d0c4bf1410_0 .net "ca", 3 0, L_0x55d0c5f87c80;  1 drivers
v0x55d0c4c02240_0 .net "cin", 3 0, L_0x55d0c5f87fd0;  1 drivers
v0x55d0c4c01b40_0 .net "sum", 3 0, L_0x55d0c5f87be0;  1 drivers
L_0x55d0c5f85ba0 .part L_0x55d0c5f87df0, 0, 1;
L_0x55d0c5f85cd0 .part L_0x55d0c5f87ee0, 0, 1;
L_0x55d0c5f85e00 .part L_0x55d0c5f87fd0, 0, 1;
L_0x55d0c5f86410 .part L_0x55d0c5f87df0, 1, 1;
L_0x55d0c5f86540 .part L_0x55d0c5f87ee0, 1, 1;
L_0x55d0c5f86670 .part L_0x55d0c5f87fd0, 1, 1;
L_0x55d0c5f86db0 .part L_0x55d0c5f87df0, 2, 1;
L_0x55d0c5f86ee0 .part L_0x55d0c5f87ee0, 2, 1;
L_0x55d0c5f87060 .part L_0x55d0c5f87fd0, 2, 1;
L_0x55d0c5f87630 .part L_0x55d0c5f87df0, 3, 1;
L_0x55d0c5f877f0 .part L_0x55d0c5f87ee0, 3, 1;
L_0x55d0c5f879b0 .part L_0x55d0c5f87fd0, 3, 1;
L_0x55d0c5f87be0 .concat8 [ 1 1 1 1], L_0x55d0c5f85640, L_0x55d0c5f85fa0, L_0x55d0c5f86850, L_0x55d0c5f87200;
L_0x55d0c5f87c80 .concat8 [ 1 1 1 1], L_0x55d0c5f85a90, L_0x55d0c5f86300, L_0x55d0c5f86ca0, L_0x55d0c5f87520;
S_0x55d0c49bda60 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c49cd8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f851e0 .functor XOR 1, L_0x55d0c5f85ba0, L_0x55d0c5f85cd0, C4<0>, C4<0>;
L_0x55d0c5f85640 .functor XOR 1, L_0x55d0c5f851e0, L_0x55d0c5f85e00, C4<0>, C4<0>;
L_0x55d0c5f85700 .functor AND 1, L_0x55d0c5f85ba0, L_0x55d0c5f85cd0, C4<1>, C4<1>;
L_0x55d0c5f85810 .functor AND 1, L_0x55d0c5f85ba0, L_0x55d0c5f85e00, C4<1>, C4<1>;
L_0x55d0c5f858d0 .functor AND 1, L_0x55d0c5f85cd0, L_0x55d0c5f85e00, C4<1>, C4<1>;
L_0x55d0c5f85940 .functor OR 1, L_0x55d0c5f85700, L_0x55d0c5f85810, C4<0>, C4<0>;
L_0x55d0c5f85a90 .functor OR 1, L_0x55d0c5f858d0, L_0x55d0c5f85940, C4<0>, C4<0>;
v0x55d0c4c1dde0_0 .net "a", 0 0, L_0x55d0c5f85ba0;  1 drivers
v0x55d0c4c1dea0_0 .net "b", 0 0, L_0x55d0c5f85cd0;  1 drivers
v0x55d0c4c232f0_0 .net "ca", 0 0, L_0x55d0c5f85a90;  1 drivers
v0x55d0c4c215d0_0 .net "cin", 0 0, L_0x55d0c5f85e00;  1 drivers
v0x55d0c4c21670_0 .net "sum", 0 0, L_0x55d0c5f85640;  1 drivers
v0x55d0c4c1f9f0_0 .net "w1", 0 0, L_0x55d0c5f851e0;  1 drivers
v0x55d0c4c1fab0_0 .net "w2", 0 0, L_0x55d0c5f85700;  1 drivers
v0x55d0c4c16160_0 .net "w3", 0 0, L_0x55d0c5f85810;  1 drivers
v0x55d0c4c16200_0 .net "w4", 0 0, L_0x55d0c5f858d0;  1 drivers
v0x55d0c4c19950_0 .net "w5", 0 0, L_0x55d0c5f85940;  1 drivers
S_0x55d0c49bd160 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c49cd8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f85f30 .functor XOR 1, L_0x55d0c5f86410, L_0x55d0c5f86540, C4<0>, C4<0>;
L_0x55d0c5f85fa0 .functor XOR 1, L_0x55d0c5f85f30, L_0x55d0c5f86670, C4<0>, C4<0>;
L_0x55d0c5f86010 .functor AND 1, L_0x55d0c5f86410, L_0x55d0c5f86540, C4<1>, C4<1>;
L_0x55d0c5f86080 .functor AND 1, L_0x55d0c5f86410, L_0x55d0c5f86670, C4<1>, C4<1>;
L_0x55d0c5f86140 .functor AND 1, L_0x55d0c5f86540, L_0x55d0c5f86670, C4<1>, C4<1>;
L_0x55d0c5f861b0 .functor OR 1, L_0x55d0c5f86010, L_0x55d0c5f86080, C4<0>, C4<0>;
L_0x55d0c5f86300 .functor OR 1, L_0x55d0c5f86140, L_0x55d0c5f861b0, C4<0>, C4<0>;
v0x55d0c4c17d70_0 .net "a", 0 0, L_0x55d0c5f86410;  1 drivers
v0x55d0c4c17e10_0 .net "b", 0 0, L_0x55d0c5f86540;  1 drivers
v0x55d0c4c0bc70_0 .net "ca", 0 0, L_0x55d0c5f86300;  1 drivers
v0x55d0c4c0b5e0_0 .net "cin", 0 0, L_0x55d0c5f86670;  1 drivers
v0x55d0c4c0b6a0_0 .net "sum", 0 0, L_0x55d0c5f85fa0;  1 drivers
v0x55d0c4c13930_0 .net "w1", 0 0, L_0x55d0c5f85f30;  1 drivers
v0x55d0c4c139d0_0 .net "w2", 0 0, L_0x55d0c5f86010;  1 drivers
v0x55d0c4c13230_0 .net "w3", 0 0, L_0x55d0c5f86080;  1 drivers
v0x55d0c4c132f0_0 .net "w4", 0 0, L_0x55d0c5f86140;  1 drivers
v0x55d0c4c0b390_0 .net "w5", 0 0, L_0x55d0c5f861b0;  1 drivers
S_0x55d0c49a4690 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c49cd8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f867e0 .functor XOR 1, L_0x55d0c5f86db0, L_0x55d0c5f86ee0, C4<0>, C4<0>;
L_0x55d0c5f86850 .functor XOR 1, L_0x55d0c5f867e0, L_0x55d0c5f87060, C4<0>, C4<0>;
L_0x55d0c5f86910 .functor AND 1, L_0x55d0c5f86db0, L_0x55d0c5f86ee0, C4<1>, C4<1>;
L_0x55d0c5f86a20 .functor AND 1, L_0x55d0c5f86db0, L_0x55d0c5f87060, C4<1>, C4<1>;
L_0x55d0c5f86ae0 .functor AND 1, L_0x55d0c5f86ee0, L_0x55d0c5f87060, C4<1>, C4<1>;
L_0x55d0c5f86b50 .functor OR 1, L_0x55d0c5f86910, L_0x55d0c5f86a20, C4<0>, C4<0>;
L_0x55d0c5f86ca0 .functor OR 1, L_0x55d0c5f86ae0, L_0x55d0c5f86b50, C4<0>, C4<0>;
v0x55d0c4c0d680_0 .net "a", 0 0, L_0x55d0c5f86db0;  1 drivers
v0x55d0c4c0d720_0 .net "b", 0 0, L_0x55d0c5f86ee0;  1 drivers
v0x55d0c4c12b90_0 .net "ca", 0 0, L_0x55d0c5f86ca0;  1 drivers
v0x55d0c4c10e70_0 .net "cin", 0 0, L_0x55d0c5f87060;  1 drivers
v0x55d0c4c10f30_0 .net "sum", 0 0, L_0x55d0c5f86850;  1 drivers
v0x55d0c4c0f290_0 .net "w1", 0 0, L_0x55d0c5f867e0;  1 drivers
v0x55d0c4c0f330_0 .net "w2", 0 0, L_0x55d0c5f86910;  1 drivers
v0x55d0c4c05a00_0 .net "w3", 0 0, L_0x55d0c5f86a20;  1 drivers
v0x55d0c4c05ac0_0 .net "w4", 0 0, L_0x55d0c5f86ae0;  1 drivers
v0x55d0c4c091f0_0 .net "w5", 0 0, L_0x55d0c5f86b50;  1 drivers
S_0x55d0c49ac4a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c49cd8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f87190 .functor XOR 1, L_0x55d0c5f87630, L_0x55d0c5f877f0, C4<0>, C4<0>;
L_0x55d0c5f87200 .functor XOR 1, L_0x55d0c5f87190, L_0x55d0c5f879b0, C4<0>, C4<0>;
L_0x55d0c5f87270 .functor AND 1, L_0x55d0c5f87630, L_0x55d0c5f877f0, C4<1>, C4<1>;
L_0x55d0c5f872e0 .functor AND 1, L_0x55d0c5f87630, L_0x55d0c5f879b0, C4<1>, C4<1>;
L_0x55d0c5f873a0 .functor AND 1, L_0x55d0c5f877f0, L_0x55d0c5f879b0, C4<1>, C4<1>;
L_0x55d0c5f87410 .functor OR 1, L_0x55d0c5f87270, L_0x55d0c5f872e0, C4<0>, C4<0>;
L_0x55d0c5f87520 .functor OR 1, L_0x55d0c5f873a0, L_0x55d0c5f87410, C4<0>, C4<0>;
v0x55d0c4c07610_0 .net "a", 0 0, L_0x55d0c5f87630;  1 drivers
v0x55d0c4c076d0_0 .net "b", 0 0, L_0x55d0c5f877f0;  1 drivers
v0x55d0c4be1250_0 .net "ca", 0 0, L_0x55d0c5f87520;  1 drivers
v0x55d0c4be0e20_0 .net "cin", 0 0, L_0x55d0c5f879b0;  1 drivers
v0x55d0c4be0ec0_0 .net "sum", 0 0, L_0x55d0c5f87200;  1 drivers
v0x55d0c4be0b70_0 .net "w1", 0 0, L_0x55d0c5f87190;  1 drivers
v0x55d0c4be0c30_0 .net "w2", 0 0, L_0x55d0c5f87270;  1 drivers
v0x55d0c4c02fb0_0 .net "w3", 0 0, L_0x55d0c5f872e0;  1 drivers
v0x55d0c4c03050_0 .net "w4", 0 0, L_0x55d0c5f873a0;  1 drivers
v0x55d0c4c02860_0 .net "w5", 0 0, L_0x55d0c5f87410;  1 drivers
S_0x55d0c49abba0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4a26d30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c58dab00_0 .net "a", 15 0, L_0x55d0c5f94090;  1 drivers
v0x55d0c58b8b70_0 .net "b", 15 0, L_0x55d0c5f94180;  1 drivers
v0x55d0c58c9d40_0 .net "ca", 15 0, L_0x55d0c5f93f00;  1 drivers
v0x55d0c58c96b0_0 .net "cin", 15 0, L_0x55d0c5f94270;  1 drivers
v0x55d0c58da4e0_0 .net "sum", 15 0, L_0x55d0c5f93dc0;  1 drivers
L_0x55d0c5f8e230 .part L_0x55d0c5f94090, 0, 8;
L_0x55d0c5f8e2d0 .part L_0x55d0c5f94180, 0, 8;
L_0x55d0c5f8e370 .part L_0x55d0c5f94270, 0, 8;
L_0x55d0c5f93af0 .part L_0x55d0c5f94090, 8, 8;
L_0x55d0c5f93be0 .part L_0x55d0c5f94180, 8, 8;
L_0x55d0c5f93cd0 .part L_0x55d0c5f94270, 8, 8;
L_0x55d0c5f93dc0 .concat8 [ 8 8 0 0], L_0x55d0c5f8df60, L_0x55d0c5f93820;
L_0x55d0c5f93f00 .concat8 [ 8 8 0 0], L_0x55d0c5f8e0a0, L_0x55d0c5f93960;
S_0x55d0c499bd40 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c49abba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c592e9c0_0 .net "a", 7 0, L_0x55d0c5f8e230;  1 drivers
v0x55d0c592bd30_0 .net "b", 7 0, L_0x55d0c5f8e2d0;  1 drivers
v0x55d0c5921f40_0 .net "ca", 7 0, L_0x55d0c5f8e0a0;  1 drivers
v0x55d0c592a340_0 .net "cin", 7 0, L_0x55d0c5f8e370;  1 drivers
v0x55d0c5928d40_0 .net "sum", 7 0, L_0x55d0c5f8df60;  1 drivers
L_0x55d0c5f8b2c0 .part L_0x55d0c5f8e230, 0, 4;
L_0x55d0c5f8b360 .part L_0x55d0c5f8e2d0, 0, 4;
L_0x55d0c5f8b400 .part L_0x55d0c5f8e370, 0, 4;
L_0x55d0c5f8dc50 .part L_0x55d0c5f8e230, 4, 4;
L_0x55d0c5f8dd40 .part L_0x55d0c5f8e2d0, 4, 4;
L_0x55d0c5f8de30 .part L_0x55d0c5f8e370, 4, 4;
L_0x55d0c5f8df60 .concat8 [ 4 4 0 0], L_0x55d0c5f8b0b0, L_0x55d0c5f8da40;
L_0x55d0c5f8e0a0 .concat8 [ 4 4 0 0], L_0x55d0c5f8b150, L_0x55d0c5f8dae0;
S_0x55d0c499b440 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c499bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4bd72b0_0 .net "a", 3 0, L_0x55d0c5f8b2c0;  1 drivers
v0x55d0c4bd95a0_0 .net "b", 3 0, L_0x55d0c5f8b360;  1 drivers
v0x55d0c4bdeab0_0 .net "ca", 3 0, L_0x55d0c5f8b150;  1 drivers
v0x55d0c4bdcd90_0 .net "cin", 3 0, L_0x55d0c5f8b400;  1 drivers
v0x55d0c4bdb1b0_0 .net "sum", 3 0, L_0x55d0c5f8b0b0;  1 drivers
L_0x55d0c5f89070 .part L_0x55d0c5f8b2c0, 0, 1;
L_0x55d0c5f891a0 .part L_0x55d0c5f8b360, 0, 1;
L_0x55d0c5f892d0 .part L_0x55d0c5f8b400, 0, 1;
L_0x55d0c5f898e0 .part L_0x55d0c5f8b2c0, 1, 1;
L_0x55d0c5f89a10 .part L_0x55d0c5f8b360, 1, 1;
L_0x55d0c5f89b40 .part L_0x55d0c5f8b400, 1, 1;
L_0x55d0c5f8a280 .part L_0x55d0c5f8b2c0, 2, 1;
L_0x55d0c5f8a3b0 .part L_0x55d0c5f8b360, 2, 1;
L_0x55d0c5f8a530 .part L_0x55d0c5f8b400, 2, 1;
L_0x55d0c5f8ab00 .part L_0x55d0c5f8b2c0, 3, 1;
L_0x55d0c5f8acc0 .part L_0x55d0c5f8b360, 3, 1;
L_0x55d0c5f8ae80 .part L_0x55d0c5f8b400, 3, 1;
L_0x55d0c5f8b0b0 .concat8 [ 1 1 1 1], L_0x55d0c5f88b50, L_0x55d0c5f89470, L_0x55d0c5f89d20, L_0x55d0c5f8a6d0;
L_0x55d0c5f8b150 .concat8 [ 1 1 1 1], L_0x55d0c5f88f60, L_0x55d0c5f897d0, L_0x55d0c5f8a170, L_0x55d0c5f8a9f0;
S_0x55d0c4992480 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c499b440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f87b70 .functor XOR 1, L_0x55d0c5f89070, L_0x55d0c5f891a0, C4<0>, C4<0>;
L_0x55d0c5f88b50 .functor XOR 1, L_0x55d0c5f87b70, L_0x55d0c5f892d0, C4<0>, C4<0>;
L_0x55d0c5f88c10 .functor AND 1, L_0x55d0c5f89070, L_0x55d0c5f891a0, C4<1>, C4<1>;
L_0x55d0c5f88d20 .functor AND 1, L_0x55d0c5f89070, L_0x55d0c5f892d0, C4<1>, C4<1>;
L_0x55d0c5f88de0 .functor AND 1, L_0x55d0c5f891a0, L_0x55d0c5f892d0, C4<1>, C4<1>;
L_0x55d0c5f88e50 .functor OR 1, L_0x55d0c5f88c10, L_0x55d0c5f88d20, C4<0>, C4<0>;
L_0x55d0c5f88f60 .functor OR 1, L_0x55d0c5f88de0, L_0x55d0c5f88e50, C4<0>, C4<0>;
v0x55d0c4bf3640_0 .net "a", 0 0, L_0x55d0c5f89070;  1 drivers
v0x55d0c4bf3700_0 .net "b", 0 0, L_0x55d0c5f891a0;  1 drivers
v0x55d0c4bf6e30_0 .net "ca", 0 0, L_0x55d0c5f88f60;  1 drivers
v0x55d0c4bf5250_0 .net "cin", 0 0, L_0x55d0c5f892d0;  1 drivers
v0x55d0c4bf52f0_0 .net "sum", 0 0, L_0x55d0c5f88b50;  1 drivers
v0x55d0c4be9150_0 .net "w1", 0 0, L_0x55d0c5f87b70;  1 drivers
v0x55d0c4be9210_0 .net "w2", 0 0, L_0x55d0c5f88c10;  1 drivers
v0x55d0c4be8ac0_0 .net "w3", 0 0, L_0x55d0c5f88d20;  1 drivers
v0x55d0c4be8b60_0 .net "w4", 0 0, L_0x55d0c5f88de0;  1 drivers
v0x55d0c4bf0e10_0 .net "w5", 0 0, L_0x55d0c5f88e50;  1 drivers
S_0x55d0c4992200 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c499b440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f89400 .functor XOR 1, L_0x55d0c5f898e0, L_0x55d0c5f89a10, C4<0>, C4<0>;
L_0x55d0c5f89470 .functor XOR 1, L_0x55d0c5f89400, L_0x55d0c5f89b40, C4<0>, C4<0>;
L_0x55d0c5f894e0 .functor AND 1, L_0x55d0c5f898e0, L_0x55d0c5f89a10, C4<1>, C4<1>;
L_0x55d0c5f89550 .functor AND 1, L_0x55d0c5f898e0, L_0x55d0c5f89b40, C4<1>, C4<1>;
L_0x55d0c5f89610 .functor AND 1, L_0x55d0c5f89a10, L_0x55d0c5f89b40, C4<1>, C4<1>;
L_0x55d0c5f89680 .functor OR 1, L_0x55d0c5f894e0, L_0x55d0c5f89550, C4<0>, C4<0>;
L_0x55d0c5f897d0 .functor OR 1, L_0x55d0c5f89610, L_0x55d0c5f89680, C4<0>, C4<0>;
v0x55d0c4bf0710_0 .net "a", 0 0, L_0x55d0c5f898e0;  1 drivers
v0x55d0c4bf07b0_0 .net "b", 0 0, L_0x55d0c5f89a10;  1 drivers
v0x55d0c4be8870_0 .net "ca", 0 0, L_0x55d0c5f897d0;  1 drivers
v0x55d0c4beab60_0 .net "cin", 0 0, L_0x55d0c5f89b40;  1 drivers
v0x55d0c4beac20_0 .net "sum", 0 0, L_0x55d0c5f89470;  1 drivers
v0x55d0c4bf0070_0 .net "w1", 0 0, L_0x55d0c5f89400;  1 drivers
v0x55d0c4bf0110_0 .net "w2", 0 0, L_0x55d0c5f894e0;  1 drivers
v0x55d0c4bee350_0 .net "w3", 0 0, L_0x55d0c5f89550;  1 drivers
v0x55d0c4bee410_0 .net "w4", 0 0, L_0x55d0c5f89610;  1 drivers
v0x55d0c4bec770_0 .net "w5", 0 0, L_0x55d0c5f89680;  1 drivers
S_0x55d0c49802b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c499b440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f89cb0 .functor XOR 1, L_0x55d0c5f8a280, L_0x55d0c5f8a3b0, C4<0>, C4<0>;
L_0x55d0c5f89d20 .functor XOR 1, L_0x55d0c5f89cb0, L_0x55d0c5f8a530, C4<0>, C4<0>;
L_0x55d0c5f89de0 .functor AND 1, L_0x55d0c5f8a280, L_0x55d0c5f8a3b0, C4<1>, C4<1>;
L_0x55d0c5f89ef0 .functor AND 1, L_0x55d0c5f8a280, L_0x55d0c5f8a530, C4<1>, C4<1>;
L_0x55d0c5f89fb0 .functor AND 1, L_0x55d0c5f8a3b0, L_0x55d0c5f8a530, C4<1>, C4<1>;
L_0x55d0c5f8a020 .functor OR 1, L_0x55d0c5f89de0, L_0x55d0c5f89ef0, C4<0>, C4<0>;
L_0x55d0c5f8a170 .functor OR 1, L_0x55d0c5f89fb0, L_0x55d0c5f8a020, C4<0>, C4<0>;
v0x55d0c4be2ee0_0 .net "a", 0 0, L_0x55d0c5f8a280;  1 drivers
v0x55d0c4be2f80_0 .net "b", 0 0, L_0x55d0c5f8a3b0;  1 drivers
v0x55d0c4be66d0_0 .net "ca", 0 0, L_0x55d0c5f8a170;  1 drivers
v0x55d0c4be4af0_0 .net "cin", 0 0, L_0x55d0c5f8a530;  1 drivers
v0x55d0c4be4bb0_0 .net "sum", 0 0, L_0x55d0c5f89d20;  1 drivers
v0x55d0c4bcfd80_0 .net "w1", 0 0, L_0x55d0c5f89cb0;  1 drivers
v0x55d0c4bcfe20_0 .net "w2", 0 0, L_0x55d0c5f89de0;  1 drivers
v0x55d0c4bcf6f0_0 .net "w3", 0 0, L_0x55d0c5f89ef0;  1 drivers
v0x55d0c4bcf7b0_0 .net "w4", 0 0, L_0x55d0c5f89fb0;  1 drivers
v0x55d0c4be0520_0 .net "w5", 0 0, L_0x55d0c5f8a020;  1 drivers
S_0x55d0c49880c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c499b440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f8a660 .functor XOR 1, L_0x55d0c5f8ab00, L_0x55d0c5f8acc0, C4<0>, C4<0>;
L_0x55d0c5f8a6d0 .functor XOR 1, L_0x55d0c5f8a660, L_0x55d0c5f8ae80, C4<0>, C4<0>;
L_0x55d0c5f8a740 .functor AND 1, L_0x55d0c5f8ab00, L_0x55d0c5f8acc0, C4<1>, C4<1>;
L_0x55d0c5f8a7b0 .functor AND 1, L_0x55d0c5f8ab00, L_0x55d0c5f8ae80, C4<1>, C4<1>;
L_0x55d0c5f8a870 .functor AND 1, L_0x55d0c5f8acc0, L_0x55d0c5f8ae80, C4<1>, C4<1>;
L_0x55d0c5f8a8e0 .functor OR 1, L_0x55d0c5f8a740, L_0x55d0c5f8a7b0, C4<0>, C4<0>;
L_0x55d0c5f8a9f0 .functor OR 1, L_0x55d0c5f8a870, L_0x55d0c5f8a8e0, C4<0>, C4<0>;
v0x55d0c4bdfe20_0 .net "a", 0 0, L_0x55d0c5f8ab00;  1 drivers
v0x55d0c4bdfee0_0 .net "b", 0 0, L_0x55d0c5f8acc0;  1 drivers
v0x55d0c4bcf4a0_0 .net "ca", 0 0, L_0x55d0c5f8a9f0;  1 drivers
v0x55d0c4bd7b90_0 .net "cin", 0 0, L_0x55d0c5f8ae80;  1 drivers
v0x55d0c4bd7c30_0 .net "sum", 0 0, L_0x55d0c5f8a6d0;  1 drivers
v0x55d0c4bd7500_0 .net "w1", 0 0, L_0x55d0c5f8a660;  1 drivers
v0x55d0c4bd75c0_0 .net "w2", 0 0, L_0x55d0c5f8a740;  1 drivers
v0x55d0c4bdf850_0 .net "w3", 0 0, L_0x55d0c5f8a7b0;  1 drivers
v0x55d0c4bdf8f0_0 .net "w4", 0 0, L_0x55d0c5f8a870;  1 drivers
v0x55d0c4bdf150_0 .net "w5", 0 0, L_0x55d0c5f8a8e0;  1 drivers
S_0x55d0c49877c0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c499bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59357c0_0 .net "a", 3 0, L_0x55d0c5f8dc50;  1 drivers
v0x55d0c59341c0_0 .net "b", 3 0, L_0x55d0c5f8dd40;  1 drivers
v0x55d0c5932bc0_0 .net "ca", 3 0, L_0x55d0c5f8dae0;  1 drivers
v0x55d0c59315c0_0 .net "cin", 3 0, L_0x55d0c5f8de30;  1 drivers
v0x55d0c592ffc0_0 .net "sum", 3 0, L_0x55d0c5f8da40;  1 drivers
L_0x55d0c5f8ba00 .part L_0x55d0c5f8dc50, 0, 1;
L_0x55d0c5f8bb30 .part L_0x55d0c5f8dd40, 0, 1;
L_0x55d0c5f8bc60 .part L_0x55d0c5f8de30, 0, 1;
L_0x55d0c5f8c270 .part L_0x55d0c5f8dc50, 1, 1;
L_0x55d0c5f8c3a0 .part L_0x55d0c5f8dd40, 1, 1;
L_0x55d0c5f8c4d0 .part L_0x55d0c5f8de30, 1, 1;
L_0x55d0c5f8cc10 .part L_0x55d0c5f8dc50, 2, 1;
L_0x55d0c5f8cd40 .part L_0x55d0c5f8dd40, 2, 1;
L_0x55d0c5f8cec0 .part L_0x55d0c5f8de30, 2, 1;
L_0x55d0c5f8d490 .part L_0x55d0c5f8dc50, 3, 1;
L_0x55d0c5f8d650 .part L_0x55d0c5f8dd40, 3, 1;
L_0x55d0c5f8d810 .part L_0x55d0c5f8de30, 3, 1;
L_0x55d0c5f8da40 .concat8 [ 1 1 1 1], L_0x55d0c5f8b4a0, L_0x55d0c5f8be00, L_0x55d0c5f8c6b0, L_0x55d0c5f8d060;
L_0x55d0c5f8dae0 .concat8 [ 1 1 1 1], L_0x55d0c5f8b8f0, L_0x55d0c5f8c160, L_0x55d0c5f8cb00, L_0x55d0c5f8d380;
S_0x55d0c4977960 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c49877c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f8b040 .functor XOR 1, L_0x55d0c5f8ba00, L_0x55d0c5f8bb30, C4<0>, C4<0>;
L_0x55d0c5f8b4a0 .functor XOR 1, L_0x55d0c5f8b040, L_0x55d0c5f8bc60, C4<0>, C4<0>;
L_0x55d0c5f8b560 .functor AND 1, L_0x55d0c5f8ba00, L_0x55d0c5f8bb30, C4<1>, C4<1>;
L_0x55d0c5f8b670 .functor AND 1, L_0x55d0c5f8ba00, L_0x55d0c5f8bc60, C4<1>, C4<1>;
L_0x55d0c5f8b730 .functor AND 1, L_0x55d0c5f8bb30, L_0x55d0c5f8bc60, C4<1>, C4<1>;
L_0x55d0c5f8b7a0 .functor OR 1, L_0x55d0c5f8b560, L_0x55d0c5f8b670, C4<0>, C4<0>;
L_0x55d0c5f8b8f0 .functor OR 1, L_0x55d0c5f8b730, L_0x55d0c5f8b7a0, C4<0>, C4<0>;
v0x55d0c4bd1920_0 .net "a", 0 0, L_0x55d0c5f8ba00;  1 drivers
v0x55d0c4bd19e0_0 .net "b", 0 0, L_0x55d0c5f8bb30;  1 drivers
v0x55d0c4bd5110_0 .net "ca", 0 0, L_0x55d0c5f8b8f0;  1 drivers
v0x55d0c4bd3530_0 .net "cin", 0 0, L_0x55d0c5f8bc60;  1 drivers
v0x55d0c4bd35d0_0 .net "sum", 0 0, L_0x55d0c5f8b4a0;  1 drivers
v0x55d0c4bc7430_0 .net "w1", 0 0, L_0x55d0c5f8b040;  1 drivers
v0x55d0c4bc74f0_0 .net "w2", 0 0, L_0x55d0c5f8b560;  1 drivers
v0x55d0c4bc6da0_0 .net "w3", 0 0, L_0x55d0c5f8b670;  1 drivers
v0x55d0c4bc6e40_0 .net "w4", 0 0, L_0x55d0c5f8b730;  1 drivers
v0x55d0c4bcf0f0_0 .net "w5", 0 0, L_0x55d0c5f8b7a0;  1 drivers
S_0x55d0c4977060 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c49877c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f8bd90 .functor XOR 1, L_0x55d0c5f8c270, L_0x55d0c5f8c3a0, C4<0>, C4<0>;
L_0x55d0c5f8be00 .functor XOR 1, L_0x55d0c5f8bd90, L_0x55d0c5f8c4d0, C4<0>, C4<0>;
L_0x55d0c5f8be70 .functor AND 1, L_0x55d0c5f8c270, L_0x55d0c5f8c3a0, C4<1>, C4<1>;
L_0x55d0c5f8bee0 .functor AND 1, L_0x55d0c5f8c270, L_0x55d0c5f8c4d0, C4<1>, C4<1>;
L_0x55d0c5f8bfa0 .functor AND 1, L_0x55d0c5f8c3a0, L_0x55d0c5f8c4d0, C4<1>, C4<1>;
L_0x55d0c5f8c010 .functor OR 1, L_0x55d0c5f8be70, L_0x55d0c5f8bee0, C4<0>, C4<0>;
L_0x55d0c5f8c160 .functor OR 1, L_0x55d0c5f8bfa0, L_0x55d0c5f8c010, C4<0>, C4<0>;
v0x55d0c4bce9f0_0 .net "a", 0 0, L_0x55d0c5f8c270;  1 drivers
v0x55d0c4bcea90_0 .net "b", 0 0, L_0x55d0c5f8c3a0;  1 drivers
v0x55d0c4bc6b50_0 .net "ca", 0 0, L_0x55d0c5f8c160;  1 drivers
v0x55d0c4bc8e40_0 .net "cin", 0 0, L_0x55d0c5f8c4d0;  1 drivers
v0x55d0c4bc8f00_0 .net "sum", 0 0, L_0x55d0c5f8be00;  1 drivers
v0x55d0c4bce350_0 .net "w1", 0 0, L_0x55d0c5f8bd90;  1 drivers
v0x55d0c4bce3f0_0 .net "w2", 0 0, L_0x55d0c5f8be70;  1 drivers
v0x55d0c4bcc630_0 .net "w3", 0 0, L_0x55d0c5f8bee0;  1 drivers
v0x55d0c4bcc6f0_0 .net "w4", 0 0, L_0x55d0c5f8bfa0;  1 drivers
v0x55d0c4bcaa50_0 .net "w5", 0 0, L_0x55d0c5f8c010;  1 drivers
S_0x55d0c495e590 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c49877c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f8c640 .functor XOR 1, L_0x55d0c5f8cc10, L_0x55d0c5f8cd40, C4<0>, C4<0>;
L_0x55d0c5f8c6b0 .functor XOR 1, L_0x55d0c5f8c640, L_0x55d0c5f8cec0, C4<0>, C4<0>;
L_0x55d0c5f8c770 .functor AND 1, L_0x55d0c5f8cc10, L_0x55d0c5f8cd40, C4<1>, C4<1>;
L_0x55d0c5f8c880 .functor AND 1, L_0x55d0c5f8cc10, L_0x55d0c5f8cec0, C4<1>, C4<1>;
L_0x55d0c5f8c940 .functor AND 1, L_0x55d0c5f8cd40, L_0x55d0c5f8cec0, C4<1>, C4<1>;
L_0x55d0c5f8c9b0 .functor OR 1, L_0x55d0c5f8c770, L_0x55d0c5f8c880, C4<0>, C4<0>;
L_0x55d0c5f8cb00 .functor OR 1, L_0x55d0c5f8c940, L_0x55d0c5f8c9b0, C4<0>, C4<0>;
v0x55d0c4bc11c0_0 .net "a", 0 0, L_0x55d0c5f8cc10;  1 drivers
v0x55d0c4bc1260_0 .net "b", 0 0, L_0x55d0c5f8cd40;  1 drivers
v0x55d0c4bc49b0_0 .net "ca", 0 0, L_0x55d0c5f8cb00;  1 drivers
v0x55d0c4bc2dd0_0 .net "cin", 0 0, L_0x55d0c5f8cec0;  1 drivers
v0x55d0c4bc2e90_0 .net "sum", 0 0, L_0x55d0c5f8c6b0;  1 drivers
v0x55d0c58f29c0_0 .net "w1", 0 0, L_0x55d0c5f8c640;  1 drivers
v0x55d0c58f2a60_0 .net "w2", 0 0, L_0x55d0c5f8c770;  1 drivers
v0x55d0c58e7790_0 .net "w3", 0 0, L_0x55d0c5f8c880;  1 drivers
v0x55d0c58e7850_0 .net "w4", 0 0, L_0x55d0c5f8c940;  1 drivers
v0x55d0c58e74e0_0 .net "w5", 0 0, L_0x55d0c5f8c9b0;  1 drivers
S_0x55d0c49663a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c49877c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f8cff0 .functor XOR 1, L_0x55d0c5f8d490, L_0x55d0c5f8d650, C4<0>, C4<0>;
L_0x55d0c5f8d060 .functor XOR 1, L_0x55d0c5f8cff0, L_0x55d0c5f8d810, C4<0>, C4<0>;
L_0x55d0c5f8d0d0 .functor AND 1, L_0x55d0c5f8d490, L_0x55d0c5f8d650, C4<1>, C4<1>;
L_0x55d0c5f8d140 .functor AND 1, L_0x55d0c5f8d490, L_0x55d0c5f8d810, C4<1>, C4<1>;
L_0x55d0c5f8d200 .functor AND 1, L_0x55d0c5f8d650, L_0x55d0c5f8d810, C4<1>, C4<1>;
L_0x55d0c5f8d270 .functor OR 1, L_0x55d0c5f8d0d0, L_0x55d0c5f8d140, C4<0>, C4<0>;
L_0x55d0c5f8d380 .functor OR 1, L_0x55d0c5f8d200, L_0x55d0c5f8d270, C4<0>, C4<0>;
v0x55d0c5909540_0 .net "a", 0 0, L_0x55d0c5f8d490;  1 drivers
v0x55d0c5909600_0 .net "b", 0 0, L_0x55d0c5f8d650;  1 drivers
v0x55d0c59092c0_0 .net "ca", 0 0, L_0x55d0c5f8d380;  1 drivers
v0x55d0c58fe0c0_0 .net "cin", 0 0, L_0x55d0c5f8d810;  1 drivers
v0x55d0c58fe160_0 .net "sum", 0 0, L_0x55d0c5f8d060;  1 drivers
v0x55d0c58fde40_0 .net "w1", 0 0, L_0x55d0c5f8cff0;  1 drivers
v0x55d0c58fdf00_0 .net "w2", 0 0, L_0x55d0c5f8d0d0;  1 drivers
v0x55d0c58f2c40_0 .net "w3", 0 0, L_0x55d0c5f8d140;  1 drivers
v0x55d0c58f2ce0_0 .net "w4", 0 0, L_0x55d0c5f8d200;  1 drivers
v0x55d0c592d3c0_0 .net "w5", 0 0, L_0x55d0c5f8d270;  1 drivers
S_0x55d0c4965aa0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c49abba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5897060_0 .net "a", 7 0, L_0x55d0c5f93af0;  1 drivers
v0x55d0c58b94f0_0 .net "b", 7 0, L_0x55d0c5f93be0;  1 drivers
v0x55d0c58b90c0_0 .net "ca", 7 0, L_0x55d0c5f93960;  1 drivers
v0x55d0c58b8e10_0 .net "cin", 7 0, L_0x55d0c5f93cd0;  1 drivers
v0x55d0c58db250_0 .net "sum", 7 0, L_0x55d0c5f93820;  1 drivers
L_0x55d0c5f90b80 .part L_0x55d0c5f93af0, 0, 4;
L_0x55d0c5f90c20 .part L_0x55d0c5f93be0, 0, 4;
L_0x55d0c5f90cc0 .part L_0x55d0c5f93cd0, 0, 4;
L_0x55d0c5f93510 .part L_0x55d0c5f93af0, 4, 4;
L_0x55d0c5f93600 .part L_0x55d0c5f93be0, 4, 4;
L_0x55d0c5f936f0 .part L_0x55d0c5f93cd0, 4, 4;
L_0x55d0c5f93820 .concat8 [ 4 4 0 0], L_0x55d0c5f90970, L_0x55d0c5f93300;
L_0x55d0c5f93960 .concat8 [ 4 4 0 0], L_0x55d0c5f90a10, L_0x55d0c5f933a0;
S_0x55d0c4955c40 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4965aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59059c0_0 .net "a", 3 0, L_0x55d0c5f90b80;  1 drivers
v0x55d0c59043c0_0 .net "b", 3 0, L_0x55d0c5f90c20;  1 drivers
v0x55d0c5902dc0_0 .net "ca", 3 0, L_0x55d0c5f90a10;  1 drivers
v0x55d0c59017c0_0 .net "cin", 3 0, L_0x55d0c5f90cc0;  1 drivers
v0x55d0c58feb30_0 .net "sum", 3 0, L_0x55d0c5f90970;  1 drivers
L_0x55d0c5f8e930 .part L_0x55d0c5f90b80, 0, 1;
L_0x55d0c5f8ea60 .part L_0x55d0c5f90c20, 0, 1;
L_0x55d0c5f8eb90 .part L_0x55d0c5f90cc0, 0, 1;
L_0x55d0c5f8f1a0 .part L_0x55d0c5f90b80, 1, 1;
L_0x55d0c5f8f2d0 .part L_0x55d0c5f90c20, 1, 1;
L_0x55d0c5f8f400 .part L_0x55d0c5f90cc0, 1, 1;
L_0x55d0c5f8fb40 .part L_0x55d0c5f90b80, 2, 1;
L_0x55d0c5f8fc70 .part L_0x55d0c5f90c20, 2, 1;
L_0x55d0c5f8fdf0 .part L_0x55d0c5f90cc0, 2, 1;
L_0x55d0c5f903c0 .part L_0x55d0c5f90b80, 3, 1;
L_0x55d0c5f90580 .part L_0x55d0c5f90c20, 3, 1;
L_0x55d0c5f90740 .part L_0x55d0c5f90cc0, 3, 1;
L_0x55d0c5f90970 .concat8 [ 1 1 1 1], L_0x55d0c5f8e410, L_0x55d0c5f8ed30, L_0x55d0c5f8f5e0, L_0x55d0c5f8ff90;
L_0x55d0c5f90a10 .concat8 [ 1 1 1 1], L_0x55d0c5f8e820, L_0x55d0c5f8f090, L_0x55d0c5f8fa30, L_0x55d0c5f902b0;
S_0x55d0c4955340 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4955c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f8d9d0 .functor XOR 1, L_0x55d0c5f8e930, L_0x55d0c5f8ea60, C4<0>, C4<0>;
L_0x55d0c5f8e410 .functor XOR 1, L_0x55d0c5f8d9d0, L_0x55d0c5f8eb90, C4<0>, C4<0>;
L_0x55d0c5f8e4d0 .functor AND 1, L_0x55d0c5f8e930, L_0x55d0c5f8ea60, C4<1>, C4<1>;
L_0x55d0c5f8e5e0 .functor AND 1, L_0x55d0c5f8e930, L_0x55d0c5f8eb90, C4<1>, C4<1>;
L_0x55d0c5f8e6a0 .functor AND 1, L_0x55d0c5f8ea60, L_0x55d0c5f8eb90, C4<1>, C4<1>;
L_0x55d0c5f8e710 .functor OR 1, L_0x55d0c5f8e4d0, L_0x55d0c5f8e5e0, C4<0>, C4<0>;
L_0x55d0c5f8e820 .functor OR 1, L_0x55d0c5f8e6a0, L_0x55d0c5f8e710, C4<0>, C4<0>;
v0x55d0c5927740_0 .net "a", 0 0, L_0x55d0c5f8e930;  1 drivers
v0x55d0c5926140_0 .net "b", 0 0, L_0x55d0c5f8ea60;  1 drivers
v0x55d0c5926200_0 .net "ca", 0 0, L_0x55d0c5f8e820;  1 drivers
v0x55d0c5924b40_0 .net "cin", 0 0, L_0x55d0c5f8eb90;  1 drivers
v0x55d0c5924c00_0 .net "sum", 0 0, L_0x55d0c5f8e410;  1 drivers
v0x55d0c5923540_0 .net "w1", 0 0, L_0x55d0c5f8d9d0;  1 drivers
v0x55d0c59235e0_0 .net "w2", 0 0, L_0x55d0c5f8e4d0;  1 drivers
v0x55d0c59208b0_0 .net "w3", 0 0, L_0x55d0c5f8e5e0;  1 drivers
v0x55d0c5920970_0 .net "w4", 0 0, L_0x55d0c5f8e6a0;  1 drivers
v0x55d0c5916b70_0 .net "w5", 0 0, L_0x55d0c5f8e710;  1 drivers
S_0x55d0c493ba70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4955c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f8ecc0 .functor XOR 1, L_0x55d0c5f8f1a0, L_0x55d0c5f8f2d0, C4<0>, C4<0>;
L_0x55d0c5f8ed30 .functor XOR 1, L_0x55d0c5f8ecc0, L_0x55d0c5f8f400, C4<0>, C4<0>;
L_0x55d0c5f8eda0 .functor AND 1, L_0x55d0c5f8f1a0, L_0x55d0c5f8f2d0, C4<1>, C4<1>;
L_0x55d0c5f8ee10 .functor AND 1, L_0x55d0c5f8f1a0, L_0x55d0c5f8f400, C4<1>, C4<1>;
L_0x55d0c5f8eed0 .functor AND 1, L_0x55d0c5f8f2d0, L_0x55d0c5f8f400, C4<1>, C4<1>;
L_0x55d0c5f8ef40 .functor OR 1, L_0x55d0c5f8eda0, L_0x55d0c5f8ee10, C4<0>, C4<0>;
L_0x55d0c5f8f090 .functor OR 1, L_0x55d0c5f8eed0, L_0x55d0c5f8ef40, C4<0>, C4<0>;
v0x55d0c591eec0_0 .net "a", 0 0, L_0x55d0c5f8f1a0;  1 drivers
v0x55d0c591ef60_0 .net "b", 0 0, L_0x55d0c5f8f2d0;  1 drivers
v0x55d0c591d8c0_0 .net "ca", 0 0, L_0x55d0c5f8f090;  1 drivers
v0x55d0c591c2c0_0 .net "cin", 0 0, L_0x55d0c5f8f400;  1 drivers
v0x55d0c591c380_0 .net "sum", 0 0, L_0x55d0c5f8ed30;  1 drivers
v0x55d0c591acc0_0 .net "w1", 0 0, L_0x55d0c5f8ecc0;  1 drivers
v0x55d0c591ad60_0 .net "w2", 0 0, L_0x55d0c5f8eda0;  1 drivers
v0x55d0c59196c0_0 .net "w3", 0 0, L_0x55d0c5f8ee10;  1 drivers
v0x55d0c5919780_0 .net "w4", 0 0, L_0x55d0c5f8eed0;  1 drivers
v0x55d0c59180c0_0 .net "w5", 0 0, L_0x55d0c5f8ef40;  1 drivers
S_0x55d0c4943880 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4955c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f8f570 .functor XOR 1, L_0x55d0c5f8fb40, L_0x55d0c5f8fc70, C4<0>, C4<0>;
L_0x55d0c5f8f5e0 .functor XOR 1, L_0x55d0c5f8f570, L_0x55d0c5f8fdf0, C4<0>, C4<0>;
L_0x55d0c5f8f6a0 .functor AND 1, L_0x55d0c5f8fb40, L_0x55d0c5f8fc70, C4<1>, C4<1>;
L_0x55d0c5f8f7b0 .functor AND 1, L_0x55d0c5f8fb40, L_0x55d0c5f8fdf0, C4<1>, C4<1>;
L_0x55d0c5f8f870 .functor AND 1, L_0x55d0c5f8fc70, L_0x55d0c5f8fdf0, C4<1>, C4<1>;
L_0x55d0c5f8f8e0 .functor OR 1, L_0x55d0c5f8f6a0, L_0x55d0c5f8f7b0, C4<0>, C4<0>;
L_0x55d0c5f8fa30 .functor OR 1, L_0x55d0c5f8f870, L_0x55d0c5f8f8e0, C4<0>, C4<0>;
v0x55d0c5915430_0 .net "a", 0 0, L_0x55d0c5f8fb40;  1 drivers
v0x55d0c59154d0_0 .net "b", 0 0, L_0x55d0c5f8fc70;  1 drivers
v0x55d0c590b640_0 .net "ca", 0 0, L_0x55d0c5f8fa30;  1 drivers
v0x55d0c5913a40_0 .net "cin", 0 0, L_0x55d0c5f8fdf0;  1 drivers
v0x55d0c5913b00_0 .net "sum", 0 0, L_0x55d0c5f8f5e0;  1 drivers
v0x55d0c5912440_0 .net "w1", 0 0, L_0x55d0c5f8f570;  1 drivers
v0x55d0c59124e0_0 .net "w2", 0 0, L_0x55d0c5f8f6a0;  1 drivers
v0x55d0c5910e40_0 .net "w3", 0 0, L_0x55d0c5f8f7b0;  1 drivers
v0x55d0c5910f00_0 .net "w4", 0 0, L_0x55d0c5f8f870;  1 drivers
v0x55d0c590f840_0 .net "w5", 0 0, L_0x55d0c5f8f8e0;  1 drivers
S_0x55d0c4942f80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4955c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f8ff20 .functor XOR 1, L_0x55d0c5f903c0, L_0x55d0c5f90580, C4<0>, C4<0>;
L_0x55d0c5f8ff90 .functor XOR 1, L_0x55d0c5f8ff20, L_0x55d0c5f90740, C4<0>, C4<0>;
L_0x55d0c5f90000 .functor AND 1, L_0x55d0c5f903c0, L_0x55d0c5f90580, C4<1>, C4<1>;
L_0x55d0c5f90070 .functor AND 1, L_0x55d0c5f903c0, L_0x55d0c5f90740, C4<1>, C4<1>;
L_0x55d0c5f90130 .functor AND 1, L_0x55d0c5f90580, L_0x55d0c5f90740, C4<1>, C4<1>;
L_0x55d0c5f901a0 .functor OR 1, L_0x55d0c5f90000, L_0x55d0c5f90070, C4<0>, C4<0>;
L_0x55d0c5f902b0 .functor OR 1, L_0x55d0c5f90130, L_0x55d0c5f901a0, C4<0>, C4<0>;
v0x55d0c590e240_0 .net "a", 0 0, L_0x55d0c5f903c0;  1 drivers
v0x55d0c590e300_0 .net "b", 0 0, L_0x55d0c5f90580;  1 drivers
v0x55d0c590cc40_0 .net "ca", 0 0, L_0x55d0c5f902b0;  1 drivers
v0x55d0c5909fb0_0 .net "cin", 0 0, L_0x55d0c5f90740;  1 drivers
v0x55d0c590a050_0 .net "sum", 0 0, L_0x55d0c5f8ff90;  1 drivers
v0x55d0c59001c0_0 .net "w1", 0 0, L_0x55d0c5f8ff20;  1 drivers
v0x55d0c5900280_0 .net "w2", 0 0, L_0x55d0c5f90000;  1 drivers
v0x55d0c59085c0_0 .net "w3", 0 0, L_0x55d0c5f90070;  1 drivers
v0x55d0c5908660_0 .net "w4", 0 0, L_0x55d0c5f90130;  1 drivers
v0x55d0c5906fc0_0 .net "w5", 0 0, L_0x55d0c5f901a0;  1 drivers
S_0x55d0c4933120 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4965aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5896dc0_0 .net "a", 3 0, L_0x55d0c5f93510;  1 drivers
v0x55d0c58dbfe0_0 .net "b", 3 0, L_0x55d0c5f93600;  1 drivers
v0x55d0c58dbcd0_0 .net "ca", 3 0, L_0x55d0c5f933a0;  1 drivers
v0x55d0c5897710_0 .net "cin", 3 0, L_0x55d0c5f936f0;  1 drivers
v0x55d0c5897310_0 .net "sum", 3 0, L_0x55d0c5f93300;  1 drivers
L_0x55d0c5f912c0 .part L_0x55d0c5f93510, 0, 1;
L_0x55d0c5f913f0 .part L_0x55d0c5f93600, 0, 1;
L_0x55d0c5f91520 .part L_0x55d0c5f936f0, 0, 1;
L_0x55d0c5f91b30 .part L_0x55d0c5f93510, 1, 1;
L_0x55d0c5f91c60 .part L_0x55d0c5f93600, 1, 1;
L_0x55d0c5f91d90 .part L_0x55d0c5f936f0, 1, 1;
L_0x55d0c5f924d0 .part L_0x55d0c5f93510, 2, 1;
L_0x55d0c5f92600 .part L_0x55d0c5f93600, 2, 1;
L_0x55d0c5f92780 .part L_0x55d0c5f936f0, 2, 1;
L_0x55d0c5f92d50 .part L_0x55d0c5f93510, 3, 1;
L_0x55d0c5f92f10 .part L_0x55d0c5f93600, 3, 1;
L_0x55d0c5f930d0 .part L_0x55d0c5f936f0, 3, 1;
L_0x55d0c5f93300 .concat8 [ 1 1 1 1], L_0x55d0c5f90d60, L_0x55d0c5f916c0, L_0x55d0c5f91f70, L_0x55d0c5f92920;
L_0x55d0c5f933a0 .concat8 [ 1 1 1 1], L_0x55d0c5f911b0, L_0x55d0c5f91a20, L_0x55d0c5f923c0, L_0x55d0c5f92c40;
S_0x55d0c4932820 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4933120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f90900 .functor XOR 1, L_0x55d0c5f912c0, L_0x55d0c5f913f0, C4<0>, C4<0>;
L_0x55d0c5f90d60 .functor XOR 1, L_0x55d0c5f90900, L_0x55d0c5f91520, C4<0>, C4<0>;
L_0x55d0c5f90e20 .functor AND 1, L_0x55d0c5f912c0, L_0x55d0c5f913f0, C4<1>, C4<1>;
L_0x55d0c5f90f30 .functor AND 1, L_0x55d0c5f912c0, L_0x55d0c5f91520, C4<1>, C4<1>;
L_0x55d0c5f90ff0 .functor AND 1, L_0x55d0c5f913f0, L_0x55d0c5f91520, C4<1>, C4<1>;
L_0x55d0c5f91060 .functor OR 1, L_0x55d0c5f90e20, L_0x55d0c5f90f30, C4<0>, C4<0>;
L_0x55d0c5f911b0 .functor OR 1, L_0x55d0c5f90ff0, L_0x55d0c5f91060, C4<0>, C4<0>;
v0x55d0c58f4d40_0 .net "a", 0 0, L_0x55d0c5f912c0;  1 drivers
v0x55d0c58f4e00_0 .net "b", 0 0, L_0x55d0c5f913f0;  1 drivers
v0x55d0c58fd140_0 .net "ca", 0 0, L_0x55d0c5f911b0;  1 drivers
v0x55d0c58fbb40_0 .net "cin", 0 0, L_0x55d0c5f91520;  1 drivers
v0x55d0c58fbbe0_0 .net "sum", 0 0, L_0x55d0c5f90d60;  1 drivers
v0x55d0c58fa540_0 .net "w1", 0 0, L_0x55d0c5f90900;  1 drivers
v0x55d0c58fa600_0 .net "w2", 0 0, L_0x55d0c5f90e20;  1 drivers
v0x55d0c58f8f40_0 .net "w3", 0 0, L_0x55d0c5f90f30;  1 drivers
v0x55d0c58f8fe0_0 .net "w4", 0 0, L_0x55d0c5f90ff0;  1 drivers
v0x55d0c58f7940_0 .net "w5", 0 0, L_0x55d0c5f91060;  1 drivers
S_0x55d0c4919d50 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4933120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f91650 .functor XOR 1, L_0x55d0c5f91b30, L_0x55d0c5f91c60, C4<0>, C4<0>;
L_0x55d0c5f916c0 .functor XOR 1, L_0x55d0c5f91650, L_0x55d0c5f91d90, C4<0>, C4<0>;
L_0x55d0c5f91730 .functor AND 1, L_0x55d0c5f91b30, L_0x55d0c5f91c60, C4<1>, C4<1>;
L_0x55d0c5f917a0 .functor AND 1, L_0x55d0c5f91b30, L_0x55d0c5f91d90, C4<1>, C4<1>;
L_0x55d0c5f91860 .functor AND 1, L_0x55d0c5f91c60, L_0x55d0c5f91d90, C4<1>, C4<1>;
L_0x55d0c5f918d0 .functor OR 1, L_0x55d0c5f91730, L_0x55d0c5f917a0, C4<0>, C4<0>;
L_0x55d0c5f91a20 .functor OR 1, L_0x55d0c5f91860, L_0x55d0c5f918d0, C4<0>, C4<0>;
v0x55d0c58f6340_0 .net "a", 0 0, L_0x55d0c5f91b30;  1 drivers
v0x55d0c58f63e0_0 .net "b", 0 0, L_0x55d0c5f91c60;  1 drivers
v0x55d0c58f36b0_0 .net "ca", 0 0, L_0x55d0c5f91a20;  1 drivers
v0x55d0c58e98c0_0 .net "cin", 0 0, L_0x55d0c5f91d90;  1 drivers
v0x55d0c58e9980_0 .net "sum", 0 0, L_0x55d0c5f916c0;  1 drivers
v0x55d0c58f1cc0_0 .net "w1", 0 0, L_0x55d0c5f91650;  1 drivers
v0x55d0c58f1d60_0 .net "w2", 0 0, L_0x55d0c5f91730;  1 drivers
v0x55d0c58f06c0_0 .net "w3", 0 0, L_0x55d0c5f917a0;  1 drivers
v0x55d0c58f0780_0 .net "w4", 0 0, L_0x55d0c5f91860;  1 drivers
v0x55d0c58ef0c0_0 .net "w5", 0 0, L_0x55d0c5f918d0;  1 drivers
S_0x55d0c4921b60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4933120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f91f00 .functor XOR 1, L_0x55d0c5f924d0, L_0x55d0c5f92600, C4<0>, C4<0>;
L_0x55d0c5f91f70 .functor XOR 1, L_0x55d0c5f91f00, L_0x55d0c5f92780, C4<0>, C4<0>;
L_0x55d0c5f92030 .functor AND 1, L_0x55d0c5f924d0, L_0x55d0c5f92600, C4<1>, C4<1>;
L_0x55d0c5f92140 .functor AND 1, L_0x55d0c5f924d0, L_0x55d0c5f92780, C4<1>, C4<1>;
L_0x55d0c5f92200 .functor AND 1, L_0x55d0c5f92600, L_0x55d0c5f92780, C4<1>, C4<1>;
L_0x55d0c5f92270 .functor OR 1, L_0x55d0c5f92030, L_0x55d0c5f92140, C4<0>, C4<0>;
L_0x55d0c5f923c0 .functor OR 1, L_0x55d0c5f92200, L_0x55d0c5f92270, C4<0>, C4<0>;
v0x55d0c58edac0_0 .net "a", 0 0, L_0x55d0c5f924d0;  1 drivers
v0x55d0c58edb60_0 .net "b", 0 0, L_0x55d0c5f92600;  1 drivers
v0x55d0c58ec4c0_0 .net "ca", 0 0, L_0x55d0c5f923c0;  1 drivers
v0x55d0c58eaec0_0 .net "cin", 0 0, L_0x55d0c5f92780;  1 drivers
v0x55d0c58eaf80_0 .net "sum", 0 0, L_0x55d0c5f91f70;  1 drivers
v0x55d0c58e8230_0 .net "w1", 0 0, L_0x55d0c5f91f00;  1 drivers
v0x55d0c58e82d0_0 .net "w2", 0 0, L_0x55d0c5f92030;  1 drivers
v0x55d0c58de3b0_0 .net "w3", 0 0, L_0x55d0c5f92140;  1 drivers
v0x55d0c58de470_0 .net "w4", 0 0, L_0x55d0c5f92200;  1 drivers
v0x55d0c58e67b0_0 .net "w5", 0 0, L_0x55d0c5f92270;  1 drivers
S_0x55d0c4921260 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4933120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f928b0 .functor XOR 1, L_0x55d0c5f92d50, L_0x55d0c5f92f10, C4<0>, C4<0>;
L_0x55d0c5f92920 .functor XOR 1, L_0x55d0c5f928b0, L_0x55d0c5f930d0, C4<0>, C4<0>;
L_0x55d0c5f92990 .functor AND 1, L_0x55d0c5f92d50, L_0x55d0c5f92f10, C4<1>, C4<1>;
L_0x55d0c5f92a00 .functor AND 1, L_0x55d0c5f92d50, L_0x55d0c5f930d0, C4<1>, C4<1>;
L_0x55d0c5f92ac0 .functor AND 1, L_0x55d0c5f92f10, L_0x55d0c5f930d0, C4<1>, C4<1>;
L_0x55d0c5f92b30 .functor OR 1, L_0x55d0c5f92990, L_0x55d0c5f92a00, C4<0>, C4<0>;
L_0x55d0c5f92c40 .functor OR 1, L_0x55d0c5f92ac0, L_0x55d0c5f92b30, C4<0>, C4<0>;
v0x55d0c58e51b0_0 .net "a", 0 0, L_0x55d0c5f92d50;  1 drivers
v0x55d0c58e5270_0 .net "b", 0 0, L_0x55d0c5f92f10;  1 drivers
v0x55d0c58e3bb0_0 .net "ca", 0 0, L_0x55d0c5f92c40;  1 drivers
v0x55d0c58e25b0_0 .net "cin", 0 0, L_0x55d0c5f930d0;  1 drivers
v0x55d0c58e2650_0 .net "sum", 0 0, L_0x55d0c5f92920;  1 drivers
v0x55d0c58e0fb0_0 .net "w1", 0 0, L_0x55d0c5f928b0;  1 drivers
v0x55d0c58e1070_0 .net "w2", 0 0, L_0x55d0c5f92990;  1 drivers
v0x55d0c58df9b0_0 .net "w3", 0 0, L_0x55d0c5f92a00;  1 drivers
v0x55d0c58dfa50_0 .net "w4", 0 0, L_0x55d0c5f92ac0;  1 drivers
v0x55d0c58dce60_0 .net "w5", 0 0, L_0x55d0c5f92b30;  1 drivers
S_0x55d0c4911400 .scope module, "a_1" "SixtyfourBA" 11 11, 5 3 0, S_0x55d0c4b5d460;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395bd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c569c220_0 .net/2u *"_s2", 0 0, L_0x7f868395bd50;  1 drivers
L_0x7f868395bd98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5692990_0 .net/2u *"_s6", 0 0, L_0x7f868395bd98;  1 drivers
v0x55d0c5696180_0 .net "a", 64 0, L_0x55d0c5fc32d0;  1 drivers
v0x55d0c56945a0_0 .net "b", 64 0, L_0x55d0c5fc33c0;  1 drivers
v0x55d0c56884a0_0 .net "ca", 64 0, L_0x55d0c5fc30f0;  1 drivers
v0x55d0c5687e10_0 .net "cin", 64 0, L_0x55d0c5fc3460;  1 drivers
v0x55d0c5690160_0 .net "sum", 64 0, L_0x55d0c5fc2f60;  1 drivers
L_0x55d0c5fabc60 .part L_0x55d0c5fc32d0, 0, 32;
L_0x55d0c5fabd00 .part L_0x55d0c5fc33c0, 0, 32;
L_0x55d0c5fabda0 .part L_0x55d0c5fc3460, 0, 32;
L_0x55d0c5fc2c90 .part L_0x55d0c5fc32d0, 32, 32;
L_0x55d0c5fc2d80 .part L_0x55d0c5fc33c0, 32, 32;
L_0x55d0c5fc2e70 .part L_0x55d0c5fc3460, 32, 32;
L_0x55d0c5fc2f60 .concat8 [ 32 32 1 0], L_0x55d0c5fab990, L_0x55d0c5fc29c0, L_0x7f868395bd98;
L_0x55d0c5fc30f0 .concat8 [ 1 32 32 0], L_0x7f868395bd50, L_0x55d0c5fabad0, L_0x55d0c5fc2b00;
S_0x55d0c4910b00 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4911400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c57bd450_0 .net "a", 31 0, L_0x55d0c5fabc60;  1 drivers
v0x55d0c57bf740_0 .net "b", 31 0, L_0x55d0c5fabd00;  1 drivers
v0x55d0c57c4c50_0 .net "ca", 31 0, L_0x55d0c5fabad0;  1 drivers
v0x55d0c57c2f30_0 .net "cin", 31 0, L_0x55d0c5fabda0;  1 drivers
v0x55d0c57c1350_0 .net "sum", 31 0, L_0x55d0c5fab990;  1 drivers
L_0x55d0c5fa0060 .part L_0x55d0c5fabc60, 0, 16;
L_0x55d0c5fa0100 .part L_0x55d0c5fabd00, 0, 16;
L_0x55d0c5fa01a0 .part L_0x55d0c5fabda0, 0, 16;
L_0x55d0c5fab6c0 .part L_0x55d0c5fabc60, 16, 16;
L_0x55d0c5fab7b0 .part L_0x55d0c5fabd00, 16, 16;
L_0x55d0c5fab8a0 .part L_0x55d0c5fabda0, 16, 16;
L_0x55d0c5fab990 .concat8 [ 16 16 0 0], L_0x55d0c5f9fd90, L_0x55d0c5fab3f0;
L_0x55d0c5fabad0 .concat8 [ 16 16 0 0], L_0x55d0c5f9fed0, L_0x55d0c5fab530;
S_0x55d0c4907ab0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4910b00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c584fd10_0 .net "a", 15 0, L_0x55d0c5fa0060;  1 drivers
v0x55d0c584f610_0 .net "b", 15 0, L_0x55d0c5fa0100;  1 drivers
v0x55d0c5847770_0 .net "ca", 15 0, L_0x55d0c5f9fed0;  1 drivers
v0x55d0c5849a60_0 .net "cin", 15 0, L_0x55d0c5fa01a0;  1 drivers
v0x55d0c584ef70_0 .net "sum", 15 0, L_0x55d0c5f9fd90;  1 drivers
L_0x55d0c5f9a400 .part L_0x55d0c5fa0060, 0, 8;
L_0x55d0c5f9a4a0 .part L_0x55d0c5fa0100, 0, 8;
L_0x55d0c5f9a540 .part L_0x55d0c5fa01a0, 0, 8;
L_0x55d0c5f9fac0 .part L_0x55d0c5fa0060, 8, 8;
L_0x55d0c5f9fbb0 .part L_0x55d0c5fa0100, 8, 8;
L_0x55d0c5f9fca0 .part L_0x55d0c5fa01a0, 8, 8;
L_0x55d0c5f9fd90 .concat8 [ 8 8 0 0], L_0x55d0c5f9a130, L_0x55d0c5f9f7f0;
L_0x55d0c5f9fed0 .concat8 [ 8 8 0 0], L_0x55d0c5f9a270, L_0x55d0c5f9f930;
S_0x55d0c4907830 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4907ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c588ca30_0 .net "a", 7 0, L_0x55d0c5f9a400;  1 drivers
v0x55d0c588ed20_0 .net "b", 7 0, L_0x55d0c5f9a4a0;  1 drivers
v0x55d0c5894230_0 .net "ca", 7 0, L_0x55d0c5f9a270;  1 drivers
v0x55d0c5892510_0 .net "cin", 7 0, L_0x55d0c5f9a540;  1 drivers
v0x55d0c5890930_0 .net "sum", 7 0, L_0x55d0c5f9a130;  1 drivers
L_0x55d0c5f975d0 .part L_0x55d0c5f9a400, 0, 4;
L_0x55d0c5f97670 .part L_0x55d0c5f9a4a0, 0, 4;
L_0x55d0c5f97710 .part L_0x55d0c5f9a540, 0, 4;
L_0x55d0c5f99e60 .part L_0x55d0c5f9a400, 4, 4;
L_0x55d0c5f99f50 .part L_0x55d0c5f9a4a0, 4, 4;
L_0x55d0c5f9a040 .part L_0x55d0c5f9a540, 4, 4;
L_0x55d0c5f9a130 .concat8 [ 4 4 0 0], L_0x55d0c5f973c0, L_0x55d0c5f99c50;
L_0x55d0c5f9a270 .concat8 [ 4 4 0 0], L_0x55d0c5f97460, L_0x55d0c5f99cf0;
S_0x55d0c49075c0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4907830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c58b1840_0 .net "a", 3 0, L_0x55d0c5f975d0;  1 drivers
v0x55d0c58b6d50_0 .net "b", 3 0, L_0x55d0c5f97670;  1 drivers
v0x55d0c58b5030_0 .net "ca", 3 0, L_0x55d0c5f97460;  1 drivers
v0x55d0c58b3450_0 .net "cin", 3 0, L_0x55d0c5f97710;  1 drivers
v0x55d0c58a9bc0_0 .net "sum", 3 0, L_0x55d0c5f973c0;  1 drivers
L_0x55d0c5f953b0 .part L_0x55d0c5f975d0, 0, 1;
L_0x55d0c5f954e0 .part L_0x55d0c5f97670, 0, 1;
L_0x55d0c5f95610 .part L_0x55d0c5f97710, 0, 1;
L_0x55d0c5f95c20 .part L_0x55d0c5f975d0, 1, 1;
L_0x55d0c5f95d50 .part L_0x55d0c5f97670, 1, 1;
L_0x55d0c5f95e80 .part L_0x55d0c5f97710, 1, 1;
L_0x55d0c5f96530 .part L_0x55d0c5f975d0, 2, 1;
L_0x55d0c5f96660 .part L_0x55d0c5f97670, 2, 1;
L_0x55d0c5f967e0 .part L_0x55d0c5f97710, 2, 1;
L_0x55d0c5f96db0 .part L_0x55d0c5f975d0, 3, 1;
L_0x55d0c5f96fd0 .part L_0x55d0c5f97670, 3, 1;
L_0x55d0c5f97190 .part L_0x55d0c5f97710, 3, 1;
L_0x55d0c5f973c0 .concat8 [ 1 1 1 1], L_0x55d0c5f94ee0, L_0x55d0c5f957b0, L_0x55d0c5f96060, L_0x55d0c5f96980;
L_0x55d0c5f97460 .concat8 [ 1 1 1 1], L_0x55d0c5f952a0, L_0x55d0c5f95b10, L_0x55d0c5f96420, L_0x55d0c5f96ca0;
S_0x55d0c48f58e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c49075c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f93290 .functor XOR 1, L_0x55d0c5f953b0, L_0x55d0c5f954e0, C4<0>, C4<0>;
L_0x55d0c5f94ee0 .functor XOR 1, L_0x55d0c5f93290, L_0x55d0c5f95610, C4<0>, C4<0>;
L_0x55d0c5f94f50 .functor AND 1, L_0x55d0c5f953b0, L_0x55d0c5f954e0, C4<1>, C4<1>;
L_0x55d0c5f95060 .functor AND 1, L_0x55d0c5f953b0, L_0x55d0c5f95610, C4<1>, C4<1>;
L_0x55d0c5f95120 .functor AND 1, L_0x55d0c5f954e0, L_0x55d0c5f95610, C4<1>, C4<1>;
L_0x55d0c5f95190 .functor OR 1, L_0x55d0c5f94f50, L_0x55d0c5f95060, C4<0>, C4<0>;
L_0x55d0c5f952a0 .functor OR 1, L_0x55d0c5f95120, L_0x55d0c5f95190, C4<0>, C4<0>;
v0x55d0c58cf0d0_0 .net "a", 0 0, L_0x55d0c5f953b0;  1 drivers
v0x55d0c58cf190_0 .net "b", 0 0, L_0x55d0c5f954e0;  1 drivers
v0x55d0c58cd4f0_0 .net "ca", 0 0, L_0x55d0c5f952a0;  1 drivers
v0x55d0c58c13f0_0 .net "cin", 0 0, L_0x55d0c5f95610;  1 drivers
v0x55d0c58c1490_0 .net "sum", 0 0, L_0x55d0c5f94ee0;  1 drivers
v0x55d0c58c0d60_0 .net "w1", 0 0, L_0x55d0c5f93290;  1 drivers
v0x55d0c58c0e20_0 .net "w2", 0 0, L_0x55d0c5f94f50;  1 drivers
v0x55d0c58c90b0_0 .net "w3", 0 0, L_0x55d0c5f95060;  1 drivers
v0x55d0c58c9150_0 .net "w4", 0 0, L_0x55d0c5f95120;  1 drivers
v0x55d0c58c89b0_0 .net "w5", 0 0, L_0x55d0c5f95190;  1 drivers
S_0x55d0c48fd6f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c49075c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f95740 .functor XOR 1, L_0x55d0c5f95c20, L_0x55d0c5f95d50, C4<0>, C4<0>;
L_0x55d0c5f957b0 .functor XOR 1, L_0x55d0c5f95740, L_0x55d0c5f95e80, C4<0>, C4<0>;
L_0x55d0c5f95820 .functor AND 1, L_0x55d0c5f95c20, L_0x55d0c5f95d50, C4<1>, C4<1>;
L_0x55d0c5f95890 .functor AND 1, L_0x55d0c5f95c20, L_0x55d0c5f95e80, C4<1>, C4<1>;
L_0x55d0c5f95950 .functor AND 1, L_0x55d0c5f95d50, L_0x55d0c5f95e80, C4<1>, C4<1>;
L_0x55d0c5f959c0 .functor OR 1, L_0x55d0c5f95820, L_0x55d0c5f95890, C4<0>, C4<0>;
L_0x55d0c5f95b10 .functor OR 1, L_0x55d0c5f95950, L_0x55d0c5f959c0, C4<0>, C4<0>;
v0x55d0c58c0b10_0 .net "a", 0 0, L_0x55d0c5f95c20;  1 drivers
v0x55d0c58c0bb0_0 .net "b", 0 0, L_0x55d0c5f95d50;  1 drivers
v0x55d0c58c2e00_0 .net "ca", 0 0, L_0x55d0c5f95b10;  1 drivers
v0x55d0c58c8310_0 .net "cin", 0 0, L_0x55d0c5f95e80;  1 drivers
v0x55d0c58c83d0_0 .net "sum", 0 0, L_0x55d0c5f957b0;  1 drivers
v0x55d0c58c65f0_0 .net "w1", 0 0, L_0x55d0c5f95740;  1 drivers
v0x55d0c58c6690_0 .net "w2", 0 0, L_0x55d0c5f95820;  1 drivers
v0x55d0c58c4a10_0 .net "w3", 0 0, L_0x55d0c5f95890;  1 drivers
v0x55d0c58c4ad0_0 .net "w4", 0 0, L_0x55d0c5f95950;  1 drivers
v0x55d0c58bb180_0 .net "w5", 0 0, L_0x55d0c5f959c0;  1 drivers
S_0x55d0c48fcdf0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c49075c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f95ff0 .functor XOR 1, L_0x55d0c5f96530, L_0x55d0c5f96660, C4<0>, C4<0>;
L_0x55d0c5f96060 .functor XOR 1, L_0x55d0c5f95ff0, L_0x55d0c5f967e0, C4<0>, C4<0>;
L_0x55d0c5f960d0 .functor AND 1, L_0x55d0c5f96530, L_0x55d0c5f96660, C4<1>, C4<1>;
L_0x55d0c5f961e0 .functor AND 1, L_0x55d0c5f96530, L_0x55d0c5f967e0, C4<1>, C4<1>;
L_0x55d0c5f962a0 .functor AND 1, L_0x55d0c5f96660, L_0x55d0c5f967e0, C4<1>, C4<1>;
L_0x55d0c5f96310 .functor OR 1, L_0x55d0c5f960d0, L_0x55d0c5f961e0, C4<0>, C4<0>;
L_0x55d0c5f96420 .functor OR 1, L_0x55d0c5f962a0, L_0x55d0c5f96310, C4<0>, C4<0>;
v0x55d0c58be970_0 .net "a", 0 0, L_0x55d0c5f96530;  1 drivers
v0x55d0c58bea10_0 .net "b", 0 0, L_0x55d0c5f96660;  1 drivers
v0x55d0c58bcd90_0 .net "ca", 0 0, L_0x55d0c5f96420;  1 drivers
v0x55d0c58a8020_0 .net "cin", 0 0, L_0x55d0c5f967e0;  1 drivers
v0x55d0c58a80e0_0 .net "sum", 0 0, L_0x55d0c5f96060;  1 drivers
v0x55d0c58a7990_0 .net "w1", 0 0, L_0x55d0c5f95ff0;  1 drivers
v0x55d0c58a7a30_0 .net "w2", 0 0, L_0x55d0c5f960d0;  1 drivers
v0x55d0c58b87c0_0 .net "w3", 0 0, L_0x55d0c5f961e0;  1 drivers
v0x55d0c58b8880_0 .net "w4", 0 0, L_0x55d0c5f962a0;  1 drivers
v0x55d0c58b80c0_0 .net "w5", 0 0, L_0x55d0c5f96310;  1 drivers
S_0x55d0c48ecf90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c49075c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f96910 .functor XOR 1, L_0x55d0c5f96db0, L_0x55d0c5f96fd0, C4<0>, C4<0>;
L_0x55d0c5f96980 .functor XOR 1, L_0x55d0c5f96910, L_0x55d0c5f97190, C4<0>, C4<0>;
L_0x55d0c5f969f0 .functor AND 1, L_0x55d0c5f96db0, L_0x55d0c5f96fd0, C4<1>, C4<1>;
L_0x55d0c5f96a60 .functor AND 1, L_0x55d0c5f96db0, L_0x55d0c5f97190, C4<1>, C4<1>;
L_0x55d0c5f96b20 .functor AND 1, L_0x55d0c5f96fd0, L_0x55d0c5f97190, C4<1>, C4<1>;
L_0x55d0c5f96b90 .functor OR 1, L_0x55d0c5f969f0, L_0x55d0c5f96a60, C4<0>, C4<0>;
L_0x55d0c5f96ca0 .functor OR 1, L_0x55d0c5f96b20, L_0x55d0c5f96b90, C4<0>, C4<0>;
v0x55d0c58a7740_0 .net "a", 0 0, L_0x55d0c5f96db0;  1 drivers
v0x55d0c58a7800_0 .net "b", 0 0, L_0x55d0c5f96fd0;  1 drivers
v0x55d0c58afe30_0 .net "ca", 0 0, L_0x55d0c5f96ca0;  1 drivers
v0x55d0c58af7a0_0 .net "cin", 0 0, L_0x55d0c5f97190;  1 drivers
v0x55d0c58af840_0 .net "sum", 0 0, L_0x55d0c5f96980;  1 drivers
v0x55d0c58b7af0_0 .net "w1", 0 0, L_0x55d0c5f96910;  1 drivers
v0x55d0c58b7bb0_0 .net "w2", 0 0, L_0x55d0c5f969f0;  1 drivers
v0x55d0c58b73f0_0 .net "w3", 0 0, L_0x55d0c5f96a60;  1 drivers
v0x55d0c58b7490_0 .net "w4", 0 0, L_0x55d0c5f96b20;  1 drivers
v0x55d0c58af550_0 .net "w5", 0 0, L_0x55d0c5f96b90;  1 drivers
S_0x55d0c48ec690 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4907830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5884c20_0 .net "a", 3 0, L_0x55d0c5f99e60;  1 drivers
v0x55d0c588d310_0 .net "b", 3 0, L_0x55d0c5f99f50;  1 drivers
v0x55d0c588cc80_0 .net "ca", 3 0, L_0x55d0c5f99cf0;  1 drivers
v0x55d0c5894fd0_0 .net "cin", 3 0, L_0x55d0c5f9a040;  1 drivers
v0x55d0c58948d0_0 .net "sum", 3 0, L_0x55d0c5f99c50;  1 drivers
L_0x55d0c5f97cd0 .part L_0x55d0c5f99e60, 0, 1;
L_0x55d0c5f97e00 .part L_0x55d0c5f99f50, 0, 1;
L_0x55d0c5f97f30 .part L_0x55d0c5f9a040, 0, 1;
L_0x55d0c5f98500 .part L_0x55d0c5f99e60, 1, 1;
L_0x55d0c5f98630 .part L_0x55d0c5f99f50, 1, 1;
L_0x55d0c5f98760 .part L_0x55d0c5f9a040, 1, 1;
L_0x55d0c5f98e20 .part L_0x55d0c5f99e60, 2, 1;
L_0x55d0c5f98f50 .part L_0x55d0c5f99f50, 2, 1;
L_0x55d0c5f990d0 .part L_0x55d0c5f9a040, 2, 1;
L_0x55d0c5f996a0 .part L_0x55d0c5f99e60, 3, 1;
L_0x55d0c5f99860 .part L_0x55d0c5f99f50, 3, 1;
L_0x55d0c5f99a20 .part L_0x55d0c5f9a040, 3, 1;
L_0x55d0c5f99c50 .concat8 [ 1 1 1 1], L_0x55d0c5f977b0, L_0x55d0c5f980d0, L_0x55d0c5f98900, L_0x55d0c5f99270;
L_0x55d0c5f99cf0 .concat8 [ 1 1 1 1], L_0x55d0c5f97bc0, L_0x55d0c5f983f0, L_0x55d0c5f98d10, L_0x55d0c5f99590;
S_0x55d0c48d3bc0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c48ec690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f97350 .functor XOR 1, L_0x55d0c5f97cd0, L_0x55d0c5f97e00, C4<0>, C4<0>;
L_0x55d0c5f977b0 .functor XOR 1, L_0x55d0c5f97350, L_0x55d0c5f97f30, C4<0>, C4<0>;
L_0x55d0c5f97870 .functor AND 1, L_0x55d0c5f97cd0, L_0x55d0c5f97e00, C4<1>, C4<1>;
L_0x55d0c5f97980 .functor AND 1, L_0x55d0c5f97cd0, L_0x55d0c5f97f30, C4<1>, C4<1>;
L_0x55d0c5f97a40 .functor AND 1, L_0x55d0c5f97e00, L_0x55d0c5f97f30, C4<1>, C4<1>;
L_0x55d0c5f97ab0 .functor OR 1, L_0x55d0c5f97870, L_0x55d0c5f97980, C4<0>, C4<0>;
L_0x55d0c5f97bc0 .functor OR 1, L_0x55d0c5f97a40, L_0x55d0c5f97ab0, C4<0>, C4<0>;
v0x55d0c58ad3b0_0 .net "a", 0 0, L_0x55d0c5f97cd0;  1 drivers
v0x55d0c58ad470_0 .net "b", 0 0, L_0x55d0c5f97e00;  1 drivers
v0x55d0c58ab7d0_0 .net "ca", 0 0, L_0x55d0c5f97bc0;  1 drivers
v0x55d0c589f6d0_0 .net "cin", 0 0, L_0x55d0c5f97f30;  1 drivers
v0x55d0c589f770_0 .net "sum", 0 0, L_0x55d0c5f977b0;  1 drivers
v0x55d0c589f040_0 .net "w1", 0 0, L_0x55d0c5f97350;  1 drivers
v0x55d0c589f100_0 .net "w2", 0 0, L_0x55d0c5f97870;  1 drivers
v0x55d0c58a7390_0 .net "w3", 0 0, L_0x55d0c5f97980;  1 drivers
v0x55d0c58a7430_0 .net "w4", 0 0, L_0x55d0c5f97a40;  1 drivers
v0x55d0c58a6c90_0 .net "w5", 0 0, L_0x55d0c5f97ab0;  1 drivers
S_0x55d0c48db9d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c48ec690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f98060 .functor XOR 1, L_0x55d0c5f98500, L_0x55d0c5f98630, C4<0>, C4<0>;
L_0x55d0c5f980d0 .functor XOR 1, L_0x55d0c5f98060, L_0x55d0c5f98760, C4<0>, C4<0>;
L_0x55d0c5f98140 .functor AND 1, L_0x55d0c5f98500, L_0x55d0c5f98630, C4<1>, C4<1>;
L_0x55d0c5f981b0 .functor AND 1, L_0x55d0c5f98500, L_0x55d0c5f98760, C4<1>, C4<1>;
L_0x55d0c5f98270 .functor AND 1, L_0x55d0c5f98630, L_0x55d0c5f98760, C4<1>, C4<1>;
L_0x55d0c5f982e0 .functor OR 1, L_0x55d0c5f98140, L_0x55d0c5f981b0, C4<0>, C4<0>;
L_0x55d0c5f983f0 .functor OR 1, L_0x55d0c5f98270, L_0x55d0c5f982e0, C4<0>, C4<0>;
v0x55d0c589edf0_0 .net "a", 0 0, L_0x55d0c5f98500;  1 drivers
v0x55d0c589ee90_0 .net "b", 0 0, L_0x55d0c5f98630;  1 drivers
v0x55d0c58a10e0_0 .net "ca", 0 0, L_0x55d0c5f983f0;  1 drivers
v0x55d0c58a65f0_0 .net "cin", 0 0, L_0x55d0c5f98760;  1 drivers
v0x55d0c58a66b0_0 .net "sum", 0 0, L_0x55d0c5f980d0;  1 drivers
v0x55d0c58a48d0_0 .net "w1", 0 0, L_0x55d0c5f98060;  1 drivers
v0x55d0c58a4970_0 .net "w2", 0 0, L_0x55d0c5f98140;  1 drivers
v0x55d0c58a2cf0_0 .net "w3", 0 0, L_0x55d0c5f981b0;  1 drivers
v0x55d0c58a2db0_0 .net "w4", 0 0, L_0x55d0c5f98270;  1 drivers
v0x55d0c5899460_0 .net "w5", 0 0, L_0x55d0c5f982e0;  1 drivers
S_0x55d0c48db0d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c48ec690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f98890 .functor XOR 1, L_0x55d0c5f98e20, L_0x55d0c5f98f50, C4<0>, C4<0>;
L_0x55d0c5f98900 .functor XOR 1, L_0x55d0c5f98890, L_0x55d0c5f990d0, C4<0>, C4<0>;
L_0x55d0c5f989c0 .functor AND 1, L_0x55d0c5f98e20, L_0x55d0c5f98f50, C4<1>, C4<1>;
L_0x55d0c5f98ad0 .functor AND 1, L_0x55d0c5f98e20, L_0x55d0c5f990d0, C4<1>, C4<1>;
L_0x55d0c5f98b90 .functor AND 1, L_0x55d0c5f98f50, L_0x55d0c5f990d0, C4<1>, C4<1>;
L_0x55d0c5f98c00 .functor OR 1, L_0x55d0c5f989c0, L_0x55d0c5f98ad0, C4<0>, C4<0>;
L_0x55d0c5f98d10 .functor OR 1, L_0x55d0c5f98b90, L_0x55d0c5f98c00, C4<0>, C4<0>;
v0x55d0c589cc50_0 .net "a", 0 0, L_0x55d0c5f98e20;  1 drivers
v0x55d0c589ccf0_0 .net "b", 0 0, L_0x55d0c5f98f50;  1 drivers
v0x55d0c589b070_0 .net "ca", 0 0, L_0x55d0c5f98d10;  1 drivers
v0x55d0c5874cb0_0 .net "cin", 0 0, L_0x55d0c5f990d0;  1 drivers
v0x55d0c5874d70_0 .net "sum", 0 0, L_0x55d0c5f98900;  1 drivers
v0x55d0c5874880_0 .net "w1", 0 0, L_0x55d0c5f98890;  1 drivers
v0x55d0c5874920_0 .net "w2", 0 0, L_0x55d0c5f989c0;  1 drivers
v0x55d0c58745d0_0 .net "w3", 0 0, L_0x55d0c5f98ad0;  1 drivers
v0x55d0c5874690_0 .net "w4", 0 0, L_0x55d0c5f98b90;  1 drivers
v0x55d0c5896a10_0 .net "w5", 0 0, L_0x55d0c5f98c00;  1 drivers
S_0x55d0c48cb270 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c48ec690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f99200 .functor XOR 1, L_0x55d0c5f996a0, L_0x55d0c5f99860, C4<0>, C4<0>;
L_0x55d0c5f99270 .functor XOR 1, L_0x55d0c5f99200, L_0x55d0c5f99a20, C4<0>, C4<0>;
L_0x55d0c5f992e0 .functor AND 1, L_0x55d0c5f996a0, L_0x55d0c5f99860, C4<1>, C4<1>;
L_0x55d0c5f99350 .functor AND 1, L_0x55d0c5f996a0, L_0x55d0c5f99a20, C4<1>, C4<1>;
L_0x55d0c5f99410 .functor AND 1, L_0x55d0c5f99860, L_0x55d0c5f99a20, C4<1>, C4<1>;
L_0x55d0c5f99480 .functor OR 1, L_0x55d0c5f992e0, L_0x55d0c5f99350, C4<0>, C4<0>;
L_0x55d0c5f99590 .functor OR 1, L_0x55d0c5f99410, L_0x55d0c5f99480, C4<0>, C4<0>;
v0x55d0c58962c0_0 .net "a", 0 0, L_0x55d0c5f996a0;  1 drivers
v0x55d0c5896380_0 .net "b", 0 0, L_0x55d0c5f99860;  1 drivers
v0x55d0c5874330_0 .net "ca", 0 0, L_0x55d0c5f99590;  1 drivers
v0x55d0c5885500_0 .net "cin", 0 0, L_0x55d0c5f99a20;  1 drivers
v0x55d0c58855a0_0 .net "sum", 0 0, L_0x55d0c5f99270;  1 drivers
v0x55d0c5884e70_0 .net "w1", 0 0, L_0x55d0c5f99200;  1 drivers
v0x55d0c5884f30_0 .net "w2", 0 0, L_0x55d0c5f992e0;  1 drivers
v0x55d0c5895ca0_0 .net "w3", 0 0, L_0x55d0c5f99350;  1 drivers
v0x55d0c5895d40_0 .net "w4", 0 0, L_0x55d0c5f99410;  1 drivers
v0x55d0c58955a0_0 .net "w5", 0 0, L_0x55d0c5f99480;  1 drivers
S_0x55d0c48ca970 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4907ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c58509e0_0 .net "a", 7 0, L_0x55d0c5f9fac0;  1 drivers
v0x55d0c58502e0_0 .net "b", 7 0, L_0x55d0c5f9fbb0;  1 drivers
v0x55d0c583f960_0 .net "ca", 7 0, L_0x55d0c5f9f930;  1 drivers
v0x55d0c5848050_0 .net "cin", 7 0, L_0x55d0c5f9fca0;  1 drivers
v0x55d0c58479c0_0 .net "sum", 7 0, L_0x55d0c5f9f7f0;  1 drivers
L_0x55d0c5f9cc90 .part L_0x55d0c5f9fac0, 0, 4;
L_0x55d0c5f9cd30 .part L_0x55d0c5f9fbb0, 0, 4;
L_0x55d0c5f9cdd0 .part L_0x55d0c5f9fca0, 0, 4;
L_0x55d0c5f9f520 .part L_0x55d0c5f9fac0, 4, 4;
L_0x55d0c5f9f610 .part L_0x55d0c5f9fbb0, 4, 4;
L_0x55d0c5f9f700 .part L_0x55d0c5f9fca0, 4, 4;
L_0x55d0c5f9f7f0 .concat8 [ 4 4 0 0], L_0x55d0c5f9ca80, L_0x55d0c5f9f310;
L_0x55d0c5f9f930 .concat8 [ 4 4 0 0], L_0x55d0c5f9cb20, L_0x55d0c5f9f3b0;
S_0x55d0c48b10a0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c48ca970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c586ad10_0 .net "a", 3 0, L_0x55d0c5f9cc90;  1 drivers
v0x55d0c586d000_0 .net "b", 3 0, L_0x55d0c5f9cd30;  1 drivers
v0x55d0c5872510_0 .net "ca", 3 0, L_0x55d0c5f9cb20;  1 drivers
v0x55d0c58707f0_0 .net "cin", 3 0, L_0x55d0c5f9cdd0;  1 drivers
v0x55d0c586ec10_0 .net "sum", 3 0, L_0x55d0c5f9ca80;  1 drivers
L_0x55d0c5f9ab00 .part L_0x55d0c5f9cc90, 0, 1;
L_0x55d0c5f9ac30 .part L_0x55d0c5f9cd30, 0, 1;
L_0x55d0c5f9ad60 .part L_0x55d0c5f9cdd0, 0, 1;
L_0x55d0c5f9b330 .part L_0x55d0c5f9cc90, 1, 1;
L_0x55d0c5f9b460 .part L_0x55d0c5f9cd30, 1, 1;
L_0x55d0c5f9b590 .part L_0x55d0c5f9cdd0, 1, 1;
L_0x55d0c5f9bc50 .part L_0x55d0c5f9cc90, 2, 1;
L_0x55d0c5f9bd80 .part L_0x55d0c5f9cd30, 2, 1;
L_0x55d0c5f9bf00 .part L_0x55d0c5f9cdd0, 2, 1;
L_0x55d0c5f9c4d0 .part L_0x55d0c5f9cc90, 3, 1;
L_0x55d0c5f9c690 .part L_0x55d0c5f9cd30, 3, 1;
L_0x55d0c5f9c850 .part L_0x55d0c5f9cdd0, 3, 1;
L_0x55d0c5f9ca80 .concat8 [ 1 1 1 1], L_0x55d0c5f9a5e0, L_0x55d0c5f9af00, L_0x55d0c5f9b730, L_0x55d0c5f9c0a0;
L_0x55d0c5f9cb20 .concat8 [ 1 1 1 1], L_0x55d0c5f9a9f0, L_0x55d0c5f9b220, L_0x55d0c5f9bb40, L_0x55d0c5f9c3c0;
S_0x55d0c48b8eb0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c48b10a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f99be0 .functor XOR 1, L_0x55d0c5f9ab00, L_0x55d0c5f9ac30, C4<0>, C4<0>;
L_0x55d0c5f9a5e0 .functor XOR 1, L_0x55d0c5f99be0, L_0x55d0c5f9ad60, C4<0>, C4<0>;
L_0x55d0c5f9a6a0 .functor AND 1, L_0x55d0c5f9ab00, L_0x55d0c5f9ac30, C4<1>, C4<1>;
L_0x55d0c5f9a7b0 .functor AND 1, L_0x55d0c5f9ab00, L_0x55d0c5f9ad60, C4<1>, C4<1>;
L_0x55d0c5f9a870 .functor AND 1, L_0x55d0c5f9ac30, L_0x55d0c5f9ad60, C4<1>, C4<1>;
L_0x55d0c5f9a8e0 .functor OR 1, L_0x55d0c5f9a6a0, L_0x55d0c5f9a7b0, C4<0>, C4<0>;
L_0x55d0c5f9a9f0 .functor OR 1, L_0x55d0c5f9a870, L_0x55d0c5f9a8e0, C4<0>, C4<0>;
v0x55d0c58870a0_0 .net "a", 0 0, L_0x55d0c5f9ab00;  1 drivers
v0x55d0c588a890_0 .net "b", 0 0, L_0x55d0c5f9ac30;  1 drivers
v0x55d0c588a950_0 .net "ca", 0 0, L_0x55d0c5f9a9f0;  1 drivers
v0x55d0c5888cb0_0 .net "cin", 0 0, L_0x55d0c5f9ad60;  1 drivers
v0x55d0c5888d70_0 .net "sum", 0 0, L_0x55d0c5f9a5e0;  1 drivers
v0x55d0c587cbb0_0 .net "w1", 0 0, L_0x55d0c5f99be0;  1 drivers
v0x55d0c587cc50_0 .net "w2", 0 0, L_0x55d0c5f9a6a0;  1 drivers
v0x55d0c587c520_0 .net "w3", 0 0, L_0x55d0c5f9a7b0;  1 drivers
v0x55d0c587c5e0_0 .net "w4", 0 0, L_0x55d0c5f9a870;  1 drivers
v0x55d0c5884920_0 .net "w5", 0 0, L_0x55d0c5f9a8e0;  1 drivers
S_0x55d0c48b85b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c48b10a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f9ae90 .functor XOR 1, L_0x55d0c5f9b330, L_0x55d0c5f9b460, C4<0>, C4<0>;
L_0x55d0c5f9af00 .functor XOR 1, L_0x55d0c5f9ae90, L_0x55d0c5f9b590, C4<0>, C4<0>;
L_0x55d0c5f9af70 .functor AND 1, L_0x55d0c5f9b330, L_0x55d0c5f9b460, C4<1>, C4<1>;
L_0x55d0c5f9afe0 .functor AND 1, L_0x55d0c5f9b330, L_0x55d0c5f9b590, C4<1>, C4<1>;
L_0x55d0c5f9b0a0 .functor AND 1, L_0x55d0c5f9b460, L_0x55d0c5f9b590, C4<1>, C4<1>;
L_0x55d0c5f9b110 .functor OR 1, L_0x55d0c5f9af70, L_0x55d0c5f9afe0, C4<0>, C4<0>;
L_0x55d0c5f9b220 .functor OR 1, L_0x55d0c5f9b0a0, L_0x55d0c5f9b110, C4<0>, C4<0>;
v0x55d0c5884170_0 .net "a", 0 0, L_0x55d0c5f9b330;  1 drivers
v0x55d0c5884210_0 .net "b", 0 0, L_0x55d0c5f9b460;  1 drivers
v0x55d0c587c2d0_0 .net "ca", 0 0, L_0x55d0c5f9b220;  1 drivers
v0x55d0c587e5c0_0 .net "cin", 0 0, L_0x55d0c5f9b590;  1 drivers
v0x55d0c587e680_0 .net "sum", 0 0, L_0x55d0c5f9af00;  1 drivers
v0x55d0c5883ad0_0 .net "w1", 0 0, L_0x55d0c5f9ae90;  1 drivers
v0x55d0c5883b70_0 .net "w2", 0 0, L_0x55d0c5f9af70;  1 drivers
v0x55d0c5881db0_0 .net "w3", 0 0, L_0x55d0c5f9afe0;  1 drivers
v0x55d0c5881e70_0 .net "w4", 0 0, L_0x55d0c5f9b0a0;  1 drivers
v0x55d0c58801d0_0 .net "w5", 0 0, L_0x55d0c5f9b110;  1 drivers
S_0x55d0c48a8750 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c48b10a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f9b6c0 .functor XOR 1, L_0x55d0c5f9bc50, L_0x55d0c5f9bd80, C4<0>, C4<0>;
L_0x55d0c5f9b730 .functor XOR 1, L_0x55d0c5f9b6c0, L_0x55d0c5f9bf00, C4<0>, C4<0>;
L_0x55d0c5f9b7f0 .functor AND 1, L_0x55d0c5f9bc50, L_0x55d0c5f9bd80, C4<1>, C4<1>;
L_0x55d0c5f9b900 .functor AND 1, L_0x55d0c5f9bc50, L_0x55d0c5f9bf00, C4<1>, C4<1>;
L_0x55d0c5f9b9c0 .functor AND 1, L_0x55d0c5f9bd80, L_0x55d0c5f9bf00, C4<1>, C4<1>;
L_0x55d0c5f9ba30 .functor OR 1, L_0x55d0c5f9b7f0, L_0x55d0c5f9b900, C4<0>, C4<0>;
L_0x55d0c5f9bb40 .functor OR 1, L_0x55d0c5f9b9c0, L_0x55d0c5f9ba30, C4<0>, C4<0>;
v0x55d0c5876940_0 .net "a", 0 0, L_0x55d0c5f9bc50;  1 drivers
v0x55d0c58769e0_0 .net "b", 0 0, L_0x55d0c5f9bd80;  1 drivers
v0x55d0c587a130_0 .net "ca", 0 0, L_0x55d0c5f9bb40;  1 drivers
v0x55d0c5878550_0 .net "cin", 0 0, L_0x55d0c5f9bf00;  1 drivers
v0x55d0c5878610_0 .net "sum", 0 0, L_0x55d0c5f9b730;  1 drivers
v0x55d0c58637e0_0 .net "w1", 0 0, L_0x55d0c5f9b6c0;  1 drivers
v0x55d0c5863880_0 .net "w2", 0 0, L_0x55d0c5f9b7f0;  1 drivers
v0x55d0c5863150_0 .net "w3", 0 0, L_0x55d0c5f9b900;  1 drivers
v0x55d0c5863210_0 .net "w4", 0 0, L_0x55d0c5f9b9c0;  1 drivers
v0x55d0c5873f80_0 .net "w5", 0 0, L_0x55d0c5f9ba30;  1 drivers
S_0x55d0c48a7e50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c48b10a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f9c030 .functor XOR 1, L_0x55d0c5f9c4d0, L_0x55d0c5f9c690, C4<0>, C4<0>;
L_0x55d0c5f9c0a0 .functor XOR 1, L_0x55d0c5f9c030, L_0x55d0c5f9c850, C4<0>, C4<0>;
L_0x55d0c5f9c110 .functor AND 1, L_0x55d0c5f9c4d0, L_0x55d0c5f9c690, C4<1>, C4<1>;
L_0x55d0c5f9c180 .functor AND 1, L_0x55d0c5f9c4d0, L_0x55d0c5f9c850, C4<1>, C4<1>;
L_0x55d0c5f9c240 .functor AND 1, L_0x55d0c5f9c690, L_0x55d0c5f9c850, C4<1>, C4<1>;
L_0x55d0c5f9c2b0 .functor OR 1, L_0x55d0c5f9c110, L_0x55d0c5f9c180, C4<0>, C4<0>;
L_0x55d0c5f9c3c0 .functor OR 1, L_0x55d0c5f9c240, L_0x55d0c5f9c2b0, C4<0>, C4<0>;
v0x55d0c5873880_0 .net "a", 0 0, L_0x55d0c5f9c4d0;  1 drivers
v0x55d0c5873940_0 .net "b", 0 0, L_0x55d0c5f9c690;  1 drivers
v0x55d0c5862f00_0 .net "ca", 0 0, L_0x55d0c5f9c3c0;  1 drivers
v0x55d0c586b5f0_0 .net "cin", 0 0, L_0x55d0c5f9c850;  1 drivers
v0x55d0c586b690_0 .net "sum", 0 0, L_0x55d0c5f9c0a0;  1 drivers
v0x55d0c586af60_0 .net "w1", 0 0, L_0x55d0c5f9c030;  1 drivers
v0x55d0c586b020_0 .net "w2", 0 0, L_0x55d0c5f9c110;  1 drivers
v0x55d0c58732b0_0 .net "w3", 0 0, L_0x55d0c5f9c180;  1 drivers
v0x55d0c5873350_0 .net "w4", 0 0, L_0x55d0c5f9c240;  1 drivers
v0x55d0c5872bb0_0 .net "w5", 0 0, L_0x55d0c5f9c2b0;  1 drivers
S_0x55d0c488f380 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c48ca970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5851750_0 .net "a", 3 0, L_0x55d0c5f9f520;  1 drivers
v0x55d0c5851000_0 .net "b", 3 0, L_0x55d0c5f9f610;  1 drivers
v0x55d0c582f070_0 .net "ca", 3 0, L_0x55d0c5f9f3b0;  1 drivers
v0x55d0c5840240_0 .net "cin", 3 0, L_0x55d0c5f9f700;  1 drivers
v0x55d0c583fbb0_0 .net "sum", 3 0, L_0x55d0c5f9f310;  1 drivers
L_0x55d0c5f9d390 .part L_0x55d0c5f9f520, 0, 1;
L_0x55d0c5f9d4c0 .part L_0x55d0c5f9f610, 0, 1;
L_0x55d0c5f9d5f0 .part L_0x55d0c5f9f700, 0, 1;
L_0x55d0c5f9dbc0 .part L_0x55d0c5f9f520, 1, 1;
L_0x55d0c5f9dcf0 .part L_0x55d0c5f9f610, 1, 1;
L_0x55d0c5f9de20 .part L_0x55d0c5f9f700, 1, 1;
L_0x55d0c5f9e4e0 .part L_0x55d0c5f9f520, 2, 1;
L_0x55d0c5f9e610 .part L_0x55d0c5f9f610, 2, 1;
L_0x55d0c5f9e790 .part L_0x55d0c5f9f700, 2, 1;
L_0x55d0c5f9ed60 .part L_0x55d0c5f9f520, 3, 1;
L_0x55d0c5f9ef20 .part L_0x55d0c5f9f610, 3, 1;
L_0x55d0c5f9f0e0 .part L_0x55d0c5f9f700, 3, 1;
L_0x55d0c5f9f310 .concat8 [ 1 1 1 1], L_0x55d0c5f9ce70, L_0x55d0c5f9d790, L_0x55d0c5f9dfc0, L_0x55d0c5f9e930;
L_0x55d0c5f9f3b0 .concat8 [ 1 1 1 1], L_0x55d0c5f9d280, L_0x55d0c5f9dab0, L_0x55d0c5f9e3d0, L_0x55d0c5f9ec50;
S_0x55d0c4897190 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c488f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f9ca10 .functor XOR 1, L_0x55d0c5f9d390, L_0x55d0c5f9d4c0, C4<0>, C4<0>;
L_0x55d0c5f9ce70 .functor XOR 1, L_0x55d0c5f9ca10, L_0x55d0c5f9d5f0, C4<0>, C4<0>;
L_0x55d0c5f9cf30 .functor AND 1, L_0x55d0c5f9d390, L_0x55d0c5f9d4c0, C4<1>, C4<1>;
L_0x55d0c5f9d040 .functor AND 1, L_0x55d0c5f9d390, L_0x55d0c5f9d5f0, C4<1>, C4<1>;
L_0x55d0c5f9d100 .functor AND 1, L_0x55d0c5f9d4c0, L_0x55d0c5f9d5f0, C4<1>, C4<1>;
L_0x55d0c5f9d170 .functor OR 1, L_0x55d0c5f9cf30, L_0x55d0c5f9d040, C4<0>, C4<0>;
L_0x55d0c5f9d280 .functor OR 1, L_0x55d0c5f9d100, L_0x55d0c5f9d170, C4<0>, C4<0>;
v0x55d0c5865380_0 .net "a", 0 0, L_0x55d0c5f9d390;  1 drivers
v0x55d0c5865440_0 .net "b", 0 0, L_0x55d0c5f9d4c0;  1 drivers
v0x55d0c5868b70_0 .net "ca", 0 0, L_0x55d0c5f9d280;  1 drivers
v0x55d0c5866f90_0 .net "cin", 0 0, L_0x55d0c5f9d5f0;  1 drivers
v0x55d0c5867030_0 .net "sum", 0 0, L_0x55d0c5f9ce70;  1 drivers
v0x55d0c585ae90_0 .net "w1", 0 0, L_0x55d0c5f9ca10;  1 drivers
v0x55d0c585af50_0 .net "w2", 0 0, L_0x55d0c5f9cf30;  1 drivers
v0x55d0c585a800_0 .net "w3", 0 0, L_0x55d0c5f9d040;  1 drivers
v0x55d0c585a8a0_0 .net "w4", 0 0, L_0x55d0c5f9d100;  1 drivers
v0x55d0c5862b50_0 .net "w5", 0 0, L_0x55d0c5f9d170;  1 drivers
S_0x55d0c4896890 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c488f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f9d720 .functor XOR 1, L_0x55d0c5f9dbc0, L_0x55d0c5f9dcf0, C4<0>, C4<0>;
L_0x55d0c5f9d790 .functor XOR 1, L_0x55d0c5f9d720, L_0x55d0c5f9de20, C4<0>, C4<0>;
L_0x55d0c5f9d800 .functor AND 1, L_0x55d0c5f9dbc0, L_0x55d0c5f9dcf0, C4<1>, C4<1>;
L_0x55d0c5f9d870 .functor AND 1, L_0x55d0c5f9dbc0, L_0x55d0c5f9de20, C4<1>, C4<1>;
L_0x55d0c5f9d930 .functor AND 1, L_0x55d0c5f9dcf0, L_0x55d0c5f9de20, C4<1>, C4<1>;
L_0x55d0c5f9d9a0 .functor OR 1, L_0x55d0c5f9d800, L_0x55d0c5f9d870, C4<0>, C4<0>;
L_0x55d0c5f9dab0 .functor OR 1, L_0x55d0c5f9d930, L_0x55d0c5f9d9a0, C4<0>, C4<0>;
v0x55d0c5862450_0 .net "a", 0 0, L_0x55d0c5f9dbc0;  1 drivers
v0x55d0c58624f0_0 .net "b", 0 0, L_0x55d0c5f9dcf0;  1 drivers
v0x55d0c585a5b0_0 .net "ca", 0 0, L_0x55d0c5f9dab0;  1 drivers
v0x55d0c585c8a0_0 .net "cin", 0 0, L_0x55d0c5f9de20;  1 drivers
v0x55d0c585c960_0 .net "sum", 0 0, L_0x55d0c5f9d790;  1 drivers
v0x55d0c5861db0_0 .net "w1", 0 0, L_0x55d0c5f9d720;  1 drivers
v0x55d0c5861e70_0 .net "w2", 0 0, L_0x55d0c5f9d800;  1 drivers
v0x55d0c5860090_0 .net "w3", 0 0, L_0x55d0c5f9d870;  1 drivers
v0x55d0c5860130_0 .net "w4", 0 0, L_0x55d0c5f9d930;  1 drivers
v0x55d0c585e4b0_0 .net "w5", 0 0, L_0x55d0c5f9d9a0;  1 drivers
S_0x55d0c4886a30 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c488f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f9df50 .functor XOR 1, L_0x55d0c5f9e4e0, L_0x55d0c5f9e610, C4<0>, C4<0>;
L_0x55d0c5f9dfc0 .functor XOR 1, L_0x55d0c5f9df50, L_0x55d0c5f9e790, C4<0>, C4<0>;
L_0x55d0c5f9e080 .functor AND 1, L_0x55d0c5f9e4e0, L_0x55d0c5f9e610, C4<1>, C4<1>;
L_0x55d0c5f9e190 .functor AND 1, L_0x55d0c5f9e4e0, L_0x55d0c5f9e790, C4<1>, C4<1>;
L_0x55d0c5f9e250 .functor AND 1, L_0x55d0c5f9e610, L_0x55d0c5f9e790, C4<1>, C4<1>;
L_0x55d0c5f9e2c0 .functor OR 1, L_0x55d0c5f9e080, L_0x55d0c5f9e190, C4<0>, C4<0>;
L_0x55d0c5f9e3d0 .functor OR 1, L_0x55d0c5f9e250, L_0x55d0c5f9e2c0, C4<0>, C4<0>;
v0x55d0c5854c20_0 .net "a", 0 0, L_0x55d0c5f9e4e0;  1 drivers
v0x55d0c5854ce0_0 .net "b", 0 0, L_0x55d0c5f9e610;  1 drivers
v0x55d0c5858410_0 .net "ca", 0 0, L_0x55d0c5f9e3d0;  1 drivers
v0x55d0c5856830_0 .net "cin", 0 0, L_0x55d0c5f9e790;  1 drivers
v0x55d0c58568d0_0 .net "sum", 0 0, L_0x55d0c5f9dfc0;  1 drivers
v0x55d0c580d2c0_0 .net "w1", 0 0, L_0x55d0c5f9df50;  1 drivers
v0x55d0c580d360_0 .net "w2", 0 0, L_0x55d0c5f9e080;  1 drivers
v0x55d0c58524e0_0 .net "w3", 0 0, L_0x55d0c5f9e190;  1 drivers
v0x55d0c58525a0_0 .net "w4", 0 0, L_0x55d0c5f9e250;  1 drivers
v0x55d0c58521d0_0 .net "w5", 0 0, L_0x55d0c5f9e2c0;  1 drivers
S_0x55d0c4886130 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c488f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f9e8c0 .functor XOR 1, L_0x55d0c5f9ed60, L_0x55d0c5f9ef20, C4<0>, C4<0>;
L_0x55d0c5f9e930 .functor XOR 1, L_0x55d0c5f9e8c0, L_0x55d0c5f9f0e0, C4<0>, C4<0>;
L_0x55d0c5f9e9a0 .functor AND 1, L_0x55d0c5f9ed60, L_0x55d0c5f9ef20, C4<1>, C4<1>;
L_0x55d0c5f9ea10 .functor AND 1, L_0x55d0c5f9ed60, L_0x55d0c5f9f0e0, C4<1>, C4<1>;
L_0x55d0c5f9ead0 .functor AND 1, L_0x55d0c5f9ef20, L_0x55d0c5f9f0e0, C4<1>, C4<1>;
L_0x55d0c5f9eb40 .functor OR 1, L_0x55d0c5f9e9a0, L_0x55d0c5f9ea10, C4<0>, C4<0>;
L_0x55d0c5f9ec50 .functor OR 1, L_0x55d0c5f9ead0, L_0x55d0c5f9eb40, C4<0>, C4<0>;
v0x55d0c580dc10_0 .net "a", 0 0, L_0x55d0c5f9ed60;  1 drivers
v0x55d0c580dcd0_0 .net "b", 0 0, L_0x55d0c5f9ef20;  1 drivers
v0x55d0c580d810_0 .net "ca", 0 0, L_0x55d0c5f9ec50;  1 drivers
v0x55d0c580d560_0 .net "cin", 0 0, L_0x55d0c5f9f0e0;  1 drivers
v0x55d0c580d600_0 .net "sum", 0 0, L_0x55d0c5f9e930;  1 drivers
v0x55d0c582f9f0_0 .net "w1", 0 0, L_0x55d0c5f9e8c0;  1 drivers
v0x55d0c582fa90_0 .net "w2", 0 0, L_0x55d0c5f9e9a0;  1 drivers
v0x55d0c582f5c0_0 .net "w3", 0 0, L_0x55d0c5f9ea10;  1 drivers
v0x55d0c582f680_0 .net "w4", 0 0, L_0x55d0c5f9ead0;  1 drivers
v0x55d0c582f310_0 .net "w5", 0 0, L_0x55d0c5f9eb40;  1 drivers
S_0x55d0c4551250 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4910b00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c57b5640_0 .net "a", 15 0, L_0x55d0c5fab6c0;  1 drivers
v0x55d0c57bdd30_0 .net "b", 15 0, L_0x55d0c5fab7b0;  1 drivers
v0x55d0c57bd6a0_0 .net "ca", 15 0, L_0x55d0c5fab530;  1 drivers
v0x55d0c57c59f0_0 .net "cin", 15 0, L_0x55d0c5fab8a0;  1 drivers
v0x55d0c57c52f0_0 .net "sum", 15 0, L_0x55d0c5fab3f0;  1 drivers
L_0x55d0c5fa5860 .part L_0x55d0c5fab6c0, 0, 8;
L_0x55d0c5fa5900 .part L_0x55d0c5fab7b0, 0, 8;
L_0x55d0c5fa59a0 .part L_0x55d0c5fab8a0, 0, 8;
L_0x55d0c5fab120 .part L_0x55d0c5fab6c0, 8, 8;
L_0x55d0c5fab210 .part L_0x55d0c5fab7b0, 8, 8;
L_0x55d0c5fab300 .part L_0x55d0c5fab8a0, 8, 8;
L_0x55d0c5fab3f0 .concat8 [ 8 8 0 0], L_0x55d0c5fa5590, L_0x55d0c5faae50;
L_0x55d0c5fab530 .concat8 [ 8 8 0 0], L_0x55d0c5fa56d0, L_0x55d0c5faaf90;
S_0x55d0c4545a90 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4551250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5803180_0 .net "a", 7 0, L_0x55d0c5fa5860;  1 drivers
v0x55d0c580b4d0_0 .net "b", 7 0, L_0x55d0c5fa5900;  1 drivers
v0x55d0c580add0_0 .net "ca", 7 0, L_0x55d0c5fa56d0;  1 drivers
v0x55d0c5802f30_0 .net "cin", 7 0, L_0x55d0c5fa59a0;  1 drivers
v0x55d0c5805220_0 .net "sum", 7 0, L_0x55d0c5fa5590;  1 drivers
L_0x55d0c5fa28f0 .part L_0x55d0c5fa5860, 0, 4;
L_0x55d0c5fa2990 .part L_0x55d0c5fa5900, 0, 4;
L_0x55d0c5fa2a30 .part L_0x55d0c5fa59a0, 0, 4;
L_0x55d0c5fa5280 .part L_0x55d0c5fa5860, 4, 4;
L_0x55d0c5fa5370 .part L_0x55d0c5fa5900, 4, 4;
L_0x55d0c5fa5460 .part L_0x55d0c5fa59a0, 4, 4;
L_0x55d0c5fa5590 .concat8 [ 4 4 0 0], L_0x55d0c5fa26e0, L_0x55d0c5fa5070;
L_0x55d0c5fa56d0 .concat8 [ 4 4 0 0], L_0x55d0c5fa2780, L_0x55d0c5fa5110;
S_0x55d0c4539830 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4545a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c582dff0_0 .net "a", 3 0, L_0x55d0c5fa28f0;  1 drivers
v0x55d0c582d8f0_0 .net "b", 3 0, L_0x55d0c5fa2990;  1 drivers
v0x55d0c5825a50_0 .net "ca", 3 0, L_0x55d0c5fa2780;  1 drivers
v0x55d0c5827d40_0 .net "cin", 3 0, L_0x55d0c5fa2a30;  1 drivers
v0x55d0c582d250_0 .net "sum", 3 0, L_0x55d0c5fa26e0;  1 drivers
L_0x55d0c5fa0760 .part L_0x55d0c5fa28f0, 0, 1;
L_0x55d0c5fa0890 .part L_0x55d0c5fa2990, 0, 1;
L_0x55d0c5fa09c0 .part L_0x55d0c5fa2a30, 0, 1;
L_0x55d0c5fa0f90 .part L_0x55d0c5fa28f0, 1, 1;
L_0x55d0c5fa10c0 .part L_0x55d0c5fa2990, 1, 1;
L_0x55d0c5fa11f0 .part L_0x55d0c5fa2a30, 1, 1;
L_0x55d0c5fa18b0 .part L_0x55d0c5fa28f0, 2, 1;
L_0x55d0c5fa19e0 .part L_0x55d0c5fa2990, 2, 1;
L_0x55d0c5fa1b60 .part L_0x55d0c5fa2a30, 2, 1;
L_0x55d0c5fa2130 .part L_0x55d0c5fa28f0, 3, 1;
L_0x55d0c5fa22f0 .part L_0x55d0c5fa2990, 3, 1;
L_0x55d0c5fa24b0 .part L_0x55d0c5fa2a30, 3, 1;
L_0x55d0c5fa26e0 .concat8 [ 1 1 1 1], L_0x55d0c5fa0240, L_0x55d0c5fa0b60, L_0x55d0c5fa1390, L_0x55d0c5fa1d00;
L_0x55d0c5fa2780 .concat8 [ 1 1 1 1], L_0x55d0c5fa0650, L_0x55d0c5fa0e80, L_0x55d0c5fa17a0, L_0x55d0c5fa2020;
S_0x55d0c452e070 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4539830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f9f2a0 .functor XOR 1, L_0x55d0c5fa0760, L_0x55d0c5fa0890, C4<0>, C4<0>;
L_0x55d0c5fa0240 .functor XOR 1, L_0x55d0c5f9f2a0, L_0x55d0c5fa09c0, C4<0>, C4<0>;
L_0x55d0c5fa0300 .functor AND 1, L_0x55d0c5fa0760, L_0x55d0c5fa0890, C4<1>, C4<1>;
L_0x55d0c5fa0410 .functor AND 1, L_0x55d0c5fa0760, L_0x55d0c5fa09c0, C4<1>, C4<1>;
L_0x55d0c5fa04d0 .functor AND 1, L_0x55d0c5fa0890, L_0x55d0c5fa09c0, C4<1>, C4<1>;
L_0x55d0c5fa0540 .functor OR 1, L_0x55d0c5fa0300, L_0x55d0c5fa0410, C4<0>, C4<0>;
L_0x55d0c5fa0650 .functor OR 1, L_0x55d0c5fa04d0, L_0x55d0c5fa0540, C4<0>, C4<0>;
v0x55d0c584d250_0 .net "a", 0 0, L_0x55d0c5fa0760;  1 drivers
v0x55d0c584d2f0_0 .net "b", 0 0, L_0x55d0c5fa0890;  1 drivers
v0x55d0c584b670_0 .net "ca", 0 0, L_0x55d0c5fa0650;  1 drivers
v0x55d0c5841de0_0 .net "cin", 0 0, L_0x55d0c5fa09c0;  1 drivers
v0x55d0c5841ea0_0 .net "sum", 0 0, L_0x55d0c5fa0240;  1 drivers
v0x55d0c58455d0_0 .net "w1", 0 0, L_0x55d0c5f9f2a0;  1 drivers
v0x55d0c5845690_0 .net "w2", 0 0, L_0x55d0c5fa0300;  1 drivers
v0x55d0c58439f0_0 .net "w3", 0 0, L_0x55d0c5fa0410;  1 drivers
v0x55d0c5843a90_0 .net "w4", 0 0, L_0x55d0c5fa04d0;  1 drivers
v0x55d0c58378f0_0 .net "w5", 0 0, L_0x55d0c5fa0540;  1 drivers
S_0x55d0c4521370 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4539830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa0af0 .functor XOR 1, L_0x55d0c5fa0f90, L_0x55d0c5fa10c0, C4<0>, C4<0>;
L_0x55d0c5fa0b60 .functor XOR 1, L_0x55d0c5fa0af0, L_0x55d0c5fa11f0, C4<0>, C4<0>;
L_0x55d0c5fa0bd0 .functor AND 1, L_0x55d0c5fa0f90, L_0x55d0c5fa10c0, C4<1>, C4<1>;
L_0x55d0c5fa0c40 .functor AND 1, L_0x55d0c5fa0f90, L_0x55d0c5fa11f0, C4<1>, C4<1>;
L_0x55d0c5fa0d00 .functor AND 1, L_0x55d0c5fa10c0, L_0x55d0c5fa11f0, C4<1>, C4<1>;
L_0x55d0c5fa0d70 .functor OR 1, L_0x55d0c5fa0bd0, L_0x55d0c5fa0c40, C4<0>, C4<0>;
L_0x55d0c5fa0e80 .functor OR 1, L_0x55d0c5fa0d00, L_0x55d0c5fa0d70, C4<0>, C4<0>;
v0x55d0c5837260_0 .net "a", 0 0, L_0x55d0c5fa0f90;  1 drivers
v0x55d0c5837300_0 .net "b", 0 0, L_0x55d0c5fa10c0;  1 drivers
v0x55d0c583f5b0_0 .net "ca", 0 0, L_0x55d0c5fa0e80;  1 drivers
v0x55d0c583eeb0_0 .net "cin", 0 0, L_0x55d0c5fa11f0;  1 drivers
v0x55d0c583ef70_0 .net "sum", 0 0, L_0x55d0c5fa0b60;  1 drivers
v0x55d0c5837010_0 .net "w1", 0 0, L_0x55d0c5fa0af0;  1 drivers
v0x55d0c58370d0_0 .net "w2", 0 0, L_0x55d0c5fa0bd0;  1 drivers
v0x55d0c5839300_0 .net "w3", 0 0, L_0x55d0c5fa0c40;  1 drivers
v0x55d0c58393a0_0 .net "w4", 0 0, L_0x55d0c5fa0d00;  1 drivers
v0x55d0c583e810_0 .net "w5", 0 0, L_0x55d0c5fa0d70;  1 drivers
S_0x55d0c4515bb0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4539830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa1320 .functor XOR 1, L_0x55d0c5fa18b0, L_0x55d0c5fa19e0, C4<0>, C4<0>;
L_0x55d0c5fa1390 .functor XOR 1, L_0x55d0c5fa1320, L_0x55d0c5fa1b60, C4<0>, C4<0>;
L_0x55d0c5fa1450 .functor AND 1, L_0x55d0c5fa18b0, L_0x55d0c5fa19e0, C4<1>, C4<1>;
L_0x55d0c5fa1560 .functor AND 1, L_0x55d0c5fa18b0, L_0x55d0c5fa1b60, C4<1>, C4<1>;
L_0x55d0c5fa1620 .functor AND 1, L_0x55d0c5fa19e0, L_0x55d0c5fa1b60, C4<1>, C4<1>;
L_0x55d0c5fa1690 .functor OR 1, L_0x55d0c5fa1450, L_0x55d0c5fa1560, C4<0>, C4<0>;
L_0x55d0c5fa17a0 .functor OR 1, L_0x55d0c5fa1620, L_0x55d0c5fa1690, C4<0>, C4<0>;
v0x55d0c583caf0_0 .net "a", 0 0, L_0x55d0c5fa18b0;  1 drivers
v0x55d0c583cbb0_0 .net "b", 0 0, L_0x55d0c5fa19e0;  1 drivers
v0x55d0c583af10_0 .net "ca", 0 0, L_0x55d0c5fa17a0;  1 drivers
v0x55d0c5831680_0 .net "cin", 0 0, L_0x55d0c5fa1b60;  1 drivers
v0x55d0c5831720_0 .net "sum", 0 0, L_0x55d0c5fa1390;  1 drivers
v0x55d0c5834e70_0 .net "w1", 0 0, L_0x55d0c5fa1320;  1 drivers
v0x55d0c5834f10_0 .net "w2", 0 0, L_0x55d0c5fa1450;  1 drivers
v0x55d0c5833290_0 .net "w3", 0 0, L_0x55d0c5fa1560;  1 drivers
v0x55d0c5833350_0 .net "w4", 0 0, L_0x55d0c5fa1620;  1 drivers
v0x55d0c581e520_0 .net "w5", 0 0, L_0x55d0c5fa1690;  1 drivers
S_0x55d0c4509950 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4539830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa1c90 .functor XOR 1, L_0x55d0c5fa2130, L_0x55d0c5fa22f0, C4<0>, C4<0>;
L_0x55d0c5fa1d00 .functor XOR 1, L_0x55d0c5fa1c90, L_0x55d0c5fa24b0, C4<0>, C4<0>;
L_0x55d0c5fa1d70 .functor AND 1, L_0x55d0c5fa2130, L_0x55d0c5fa22f0, C4<1>, C4<1>;
L_0x55d0c5fa1de0 .functor AND 1, L_0x55d0c5fa2130, L_0x55d0c5fa24b0, C4<1>, C4<1>;
L_0x55d0c5fa1ea0 .functor AND 1, L_0x55d0c5fa22f0, L_0x55d0c5fa24b0, C4<1>, C4<1>;
L_0x55d0c5fa1f10 .functor OR 1, L_0x55d0c5fa1d70, L_0x55d0c5fa1de0, C4<0>, C4<0>;
L_0x55d0c5fa2020 .functor OR 1, L_0x55d0c5fa1ea0, L_0x55d0c5fa1f10, C4<0>, C4<0>;
v0x55d0c581de90_0 .net "a", 0 0, L_0x55d0c5fa2130;  1 drivers
v0x55d0c581df50_0 .net "b", 0 0, L_0x55d0c5fa22f0;  1 drivers
v0x55d0c582ecc0_0 .net "ca", 0 0, L_0x55d0c5fa2020;  1 drivers
v0x55d0c582e5c0_0 .net "cin", 0 0, L_0x55d0c5fa24b0;  1 drivers
v0x55d0c582e660_0 .net "sum", 0 0, L_0x55d0c5fa1d00;  1 drivers
v0x55d0c581dc40_0 .net "w1", 0 0, L_0x55d0c5fa1c90;  1 drivers
v0x55d0c581dce0_0 .net "w2", 0 0, L_0x55d0c5fa1d70;  1 drivers
v0x55d0c5826330_0 .net "w3", 0 0, L_0x55d0c5fa1de0;  1 drivers
v0x55d0c58263f0_0 .net "w4", 0 0, L_0x55d0c5fa1ea0;  1 drivers
v0x55d0c5825ca0_0 .net "w5", 0 0, L_0x55d0c5fa1f10;  1 drivers
S_0x55d0c44fe190 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4545a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c57fb370_0 .net "a", 3 0, L_0x55d0c5fa5280;  1 drivers
v0x55d0c580c1a0_0 .net "b", 3 0, L_0x55d0c5fa5370;  1 drivers
v0x55d0c580baa0_0 .net "ca", 3 0, L_0x55d0c5fa5110;  1 drivers
v0x55d0c57fb120_0 .net "cin", 3 0, L_0x55d0c5fa5460;  1 drivers
v0x55d0c5803810_0 .net "sum", 3 0, L_0x55d0c5fa5070;  1 drivers
L_0x55d0c5fa3030 .part L_0x55d0c5fa5280, 0, 1;
L_0x55d0c5fa3160 .part L_0x55d0c5fa5370, 0, 1;
L_0x55d0c5fa3290 .part L_0x55d0c5fa5460, 0, 1;
L_0x55d0c5fa38a0 .part L_0x55d0c5fa5280, 1, 1;
L_0x55d0c5fa39d0 .part L_0x55d0c5fa5370, 1, 1;
L_0x55d0c5fa3b00 .part L_0x55d0c5fa5460, 1, 1;
L_0x55d0c5fa4240 .part L_0x55d0c5fa5280, 2, 1;
L_0x55d0c5fa4370 .part L_0x55d0c5fa5370, 2, 1;
L_0x55d0c5fa44f0 .part L_0x55d0c5fa5460, 2, 1;
L_0x55d0c5fa4ac0 .part L_0x55d0c5fa5280, 3, 1;
L_0x55d0c5fa4c80 .part L_0x55d0c5fa5370, 3, 1;
L_0x55d0c5fa4e40 .part L_0x55d0c5fa5460, 3, 1;
L_0x55d0c5fa5070 .concat8 [ 1 1 1 1], L_0x55d0c5fa2ad0, L_0x55d0c5fa3430, L_0x55d0c5fa3ce0, L_0x55d0c5fa4690;
L_0x55d0c5fa5110 .concat8 [ 1 1 1 1], L_0x55d0c5fa2f20, L_0x55d0c5fa3790, L_0x55d0c5fa4130, L_0x55d0c5fa49b0;
S_0x55d0c44f09f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c44fe190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa2670 .functor XOR 1, L_0x55d0c5fa3030, L_0x55d0c5fa3160, C4<0>, C4<0>;
L_0x55d0c5fa2ad0 .functor XOR 1, L_0x55d0c5fa2670, L_0x55d0c5fa3290, C4<0>, C4<0>;
L_0x55d0c5fa2b90 .functor AND 1, L_0x55d0c5fa3030, L_0x55d0c5fa3160, C4<1>, C4<1>;
L_0x55d0c5fa2ca0 .functor AND 1, L_0x55d0c5fa3030, L_0x55d0c5fa3290, C4<1>, C4<1>;
L_0x55d0c5fa2d60 .functor AND 1, L_0x55d0c5fa3160, L_0x55d0c5fa3290, C4<1>, C4<1>;
L_0x55d0c5fa2dd0 .functor OR 1, L_0x55d0c5fa2b90, L_0x55d0c5fa2ca0, C4<0>, C4<0>;
L_0x55d0c5fa2f20 .functor OR 1, L_0x55d0c5fa2d60, L_0x55d0c5fa2dd0, C4<0>, C4<0>;
v0x55d0c582b530_0 .net "a", 0 0, L_0x55d0c5fa3030;  1 drivers
v0x55d0c582b5d0_0 .net "b", 0 0, L_0x55d0c5fa3160;  1 drivers
v0x55d0c5829950_0 .net "ca", 0 0, L_0x55d0c5fa2f20;  1 drivers
v0x55d0c58200c0_0 .net "cin", 0 0, L_0x55d0c5fa3290;  1 drivers
v0x55d0c5820180_0 .net "sum", 0 0, L_0x55d0c5fa2ad0;  1 drivers
v0x55d0c58238b0_0 .net "w1", 0 0, L_0x55d0c5fa2670;  1 drivers
v0x55d0c5823970_0 .net "w2", 0 0, L_0x55d0c5fa2b90;  1 drivers
v0x55d0c5821cd0_0 .net "w3", 0 0, L_0x55d0c5fa2ca0;  1 drivers
v0x55d0c5821d70_0 .net "w4", 0 0, L_0x55d0c5fa2d60;  1 drivers
v0x55d0c5815bd0_0 .net "w5", 0 0, L_0x55d0c5fa2dd0;  1 drivers
S_0x55d0c44e5230 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c44fe190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa33c0 .functor XOR 1, L_0x55d0c5fa38a0, L_0x55d0c5fa39d0, C4<0>, C4<0>;
L_0x55d0c5fa3430 .functor XOR 1, L_0x55d0c5fa33c0, L_0x55d0c5fa3b00, C4<0>, C4<0>;
L_0x55d0c5fa34a0 .functor AND 1, L_0x55d0c5fa38a0, L_0x55d0c5fa39d0, C4<1>, C4<1>;
L_0x55d0c5fa3510 .functor AND 1, L_0x55d0c5fa38a0, L_0x55d0c5fa3b00, C4<1>, C4<1>;
L_0x55d0c5fa35d0 .functor AND 1, L_0x55d0c5fa39d0, L_0x55d0c5fa3b00, C4<1>, C4<1>;
L_0x55d0c5fa3640 .functor OR 1, L_0x55d0c5fa34a0, L_0x55d0c5fa3510, C4<0>, C4<0>;
L_0x55d0c5fa3790 .functor OR 1, L_0x55d0c5fa35d0, L_0x55d0c5fa3640, C4<0>, C4<0>;
v0x55d0c5815540_0 .net "a", 0 0, L_0x55d0c5fa38a0;  1 drivers
v0x55d0c58155e0_0 .net "b", 0 0, L_0x55d0c5fa39d0;  1 drivers
v0x55d0c581d890_0 .net "ca", 0 0, L_0x55d0c5fa3790;  1 drivers
v0x55d0c581d190_0 .net "cin", 0 0, L_0x55d0c5fa3b00;  1 drivers
v0x55d0c581d250_0 .net "sum", 0 0, L_0x55d0c5fa3430;  1 drivers
v0x55d0c58152f0_0 .net "w1", 0 0, L_0x55d0c5fa33c0;  1 drivers
v0x55d0c58153b0_0 .net "w2", 0 0, L_0x55d0c5fa34a0;  1 drivers
v0x55d0c58175e0_0 .net "w3", 0 0, L_0x55d0c5fa3510;  1 drivers
v0x55d0c5817680_0 .net "w4", 0 0, L_0x55d0c5fa35d0;  1 drivers
v0x55d0c581caf0_0 .net "w5", 0 0, L_0x55d0c5fa3640;  1 drivers
S_0x55d0c44d8fd0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c44fe190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa3c70 .functor XOR 1, L_0x55d0c5fa4240, L_0x55d0c5fa4370, C4<0>, C4<0>;
L_0x55d0c5fa3ce0 .functor XOR 1, L_0x55d0c5fa3c70, L_0x55d0c5fa44f0, C4<0>, C4<0>;
L_0x55d0c5fa3da0 .functor AND 1, L_0x55d0c5fa4240, L_0x55d0c5fa4370, C4<1>, C4<1>;
L_0x55d0c5fa3eb0 .functor AND 1, L_0x55d0c5fa4240, L_0x55d0c5fa44f0, C4<1>, C4<1>;
L_0x55d0c5fa3f70 .functor AND 1, L_0x55d0c5fa4370, L_0x55d0c5fa44f0, C4<1>, C4<1>;
L_0x55d0c5fa3fe0 .functor OR 1, L_0x55d0c5fa3da0, L_0x55d0c5fa3eb0, C4<0>, C4<0>;
L_0x55d0c5fa4130 .functor OR 1, L_0x55d0c5fa3f70, L_0x55d0c5fa3fe0, C4<0>, C4<0>;
v0x55d0c581add0_0 .net "a", 0 0, L_0x55d0c5fa4240;  1 drivers
v0x55d0c581ae90_0 .net "b", 0 0, L_0x55d0c5fa4370;  1 drivers
v0x55d0c58191f0_0 .net "ca", 0 0, L_0x55d0c5fa4130;  1 drivers
v0x55d0c580f960_0 .net "cin", 0 0, L_0x55d0c5fa44f0;  1 drivers
v0x55d0c580fa00_0 .net "sum", 0 0, L_0x55d0c5fa3ce0;  1 drivers
v0x55d0c5813150_0 .net "w1", 0 0, L_0x55d0c5fa3c70;  1 drivers
v0x55d0c58131f0_0 .net "w2", 0 0, L_0x55d0c5fa3da0;  1 drivers
v0x55d0c5811570_0 .net "w3", 0 0, L_0x55d0c5fa3eb0;  1 drivers
v0x55d0c5811630_0 .net "w4", 0 0, L_0x55d0c5fa3f70;  1 drivers
v0x55d0c57eb1b0_0 .net "w5", 0 0, L_0x55d0c5fa3fe0;  1 drivers
S_0x55d0c44cd810 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c44fe190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa4620 .functor XOR 1, L_0x55d0c5fa4ac0, L_0x55d0c5fa4c80, C4<0>, C4<0>;
L_0x55d0c5fa4690 .functor XOR 1, L_0x55d0c5fa4620, L_0x55d0c5fa4e40, C4<0>, C4<0>;
L_0x55d0c5fa4700 .functor AND 1, L_0x55d0c5fa4ac0, L_0x55d0c5fa4c80, C4<1>, C4<1>;
L_0x55d0c5fa4770 .functor AND 1, L_0x55d0c5fa4ac0, L_0x55d0c5fa4e40, C4<1>, C4<1>;
L_0x55d0c5fa4830 .functor AND 1, L_0x55d0c5fa4c80, L_0x55d0c5fa4e40, C4<1>, C4<1>;
L_0x55d0c5fa48a0 .functor OR 1, L_0x55d0c5fa4700, L_0x55d0c5fa4770, C4<0>, C4<0>;
L_0x55d0c5fa49b0 .functor OR 1, L_0x55d0c5fa4830, L_0x55d0c5fa48a0, C4<0>, C4<0>;
v0x55d0c57ead80_0 .net "a", 0 0, L_0x55d0c5fa4ac0;  1 drivers
v0x55d0c57eae40_0 .net "b", 0 0, L_0x55d0c5fa4c80;  1 drivers
v0x55d0c57eaad0_0 .net "ca", 0 0, L_0x55d0c5fa49b0;  1 drivers
v0x55d0c580cf10_0 .net "cin", 0 0, L_0x55d0c5fa4e40;  1 drivers
v0x55d0c580cfb0_0 .net "sum", 0 0, L_0x55d0c5fa4690;  1 drivers
v0x55d0c580c7c0_0 .net "w1", 0 0, L_0x55d0c5fa4620;  1 drivers
v0x55d0c580c860_0 .net "w2", 0 0, L_0x55d0c5fa4700;  1 drivers
v0x55d0c57ea830_0 .net "w3", 0 0, L_0x55d0c5fa4770;  1 drivers
v0x55d0c57ea8f0_0 .net "w4", 0 0, L_0x55d0c5fa4830;  1 drivers
v0x55d0c57fba00_0 .net "w5", 0 0, L_0x55d0c5fa48a0;  1 drivers
S_0x55d0c44c0b10 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4551250;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c57a4d50_0 .net "a", 7 0, L_0x55d0c5fab120;  1 drivers
v0x55d0c57b5f20_0 .net "b", 7 0, L_0x55d0c5fab210;  1 drivers
v0x55d0c57b5890_0 .net "ca", 7 0, L_0x55d0c5faaf90;  1 drivers
v0x55d0c57c66c0_0 .net "cin", 7 0, L_0x55d0c5fab300;  1 drivers
v0x55d0c57c5fc0_0 .net "sum", 7 0, L_0x55d0c5faae50;  1 drivers
L_0x55d0c5fa81b0 .part L_0x55d0c5fab120, 0, 4;
L_0x55d0c5fa8250 .part L_0x55d0c5fab210, 0, 4;
L_0x55d0c5fa82f0 .part L_0x55d0c5fab300, 0, 4;
L_0x55d0c5faab40 .part L_0x55d0c5fab120, 4, 4;
L_0x55d0c5faac30 .part L_0x55d0c5fab210, 4, 4;
L_0x55d0c5faad20 .part L_0x55d0c5fab300, 4, 4;
L_0x55d0c5faae50 .concat8 [ 4 4 0 0], L_0x55d0c5fa7fa0, L_0x55d0c5faa930;
L_0x55d0c5faaf90 .concat8 [ 4 4 0 0], L_0x55d0c5fa8040, L_0x55d0c5faa9d0;
S_0x55d0c44b5350 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c44c0b10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c57e1460_0 .net "a", 3 0, L_0x55d0c5fa81b0;  1 drivers
v0x55d0c57e97b0_0 .net "b", 3 0, L_0x55d0c5fa8250;  1 drivers
v0x55d0c57e90b0_0 .net "ca", 3 0, L_0x55d0c5fa8040;  1 drivers
v0x55d0c57e1210_0 .net "cin", 3 0, L_0x55d0c5fa82f0;  1 drivers
v0x55d0c57e3500_0 .net "sum", 3 0, L_0x55d0c5fa7fa0;  1 drivers
L_0x55d0c5fa5f60 .part L_0x55d0c5fa81b0, 0, 1;
L_0x55d0c5fa6090 .part L_0x55d0c5fa8250, 0, 1;
L_0x55d0c5fa61c0 .part L_0x55d0c5fa82f0, 0, 1;
L_0x55d0c5fa67d0 .part L_0x55d0c5fa81b0, 1, 1;
L_0x55d0c5fa6900 .part L_0x55d0c5fa8250, 1, 1;
L_0x55d0c5fa6a30 .part L_0x55d0c5fa82f0, 1, 1;
L_0x55d0c5fa7170 .part L_0x55d0c5fa81b0, 2, 1;
L_0x55d0c5fa72a0 .part L_0x55d0c5fa8250, 2, 1;
L_0x55d0c5fa7420 .part L_0x55d0c5fa82f0, 2, 1;
L_0x55d0c5fa79f0 .part L_0x55d0c5fa81b0, 3, 1;
L_0x55d0c5fa7bb0 .part L_0x55d0c5fa8250, 3, 1;
L_0x55d0c5fa7d70 .part L_0x55d0c5fa82f0, 3, 1;
L_0x55d0c5fa7fa0 .concat8 [ 1 1 1 1], L_0x55d0c5fa5a40, L_0x55d0c5fa6360, L_0x55d0c5fa6c10, L_0x55d0c5fa75c0;
L_0x55d0c5fa8040 .concat8 [ 1 1 1 1], L_0x55d0c5fa5e50, L_0x55d0c5fa66c0, L_0x55d0c5fa7060, L_0x55d0c5fa78e0;
S_0x55d0c44a90f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c44b5350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa5000 .functor XOR 1, L_0x55d0c5fa5f60, L_0x55d0c5fa6090, C4<0>, C4<0>;
L_0x55d0c5fa5a40 .functor XOR 1, L_0x55d0c5fa5000, L_0x55d0c5fa61c0, C4<0>, C4<0>;
L_0x55d0c5fa5b00 .functor AND 1, L_0x55d0c5fa5f60, L_0x55d0c5fa6090, C4<1>, C4<1>;
L_0x55d0c5fa5c10 .functor AND 1, L_0x55d0c5fa5f60, L_0x55d0c5fa61c0, C4<1>, C4<1>;
L_0x55d0c5fa5cd0 .functor AND 1, L_0x55d0c5fa6090, L_0x55d0c5fa61c0, C4<1>, C4<1>;
L_0x55d0c5fa5d40 .functor OR 1, L_0x55d0c5fa5b00, L_0x55d0c5fa5c10, C4<0>, C4<0>;
L_0x55d0c5fa5e50 .functor OR 1, L_0x55d0c5fa5cd0, L_0x55d0c5fa5d40, C4<0>, C4<0>;
v0x55d0c580a730_0 .net "a", 0 0, L_0x55d0c5fa5f60;  1 drivers
v0x55d0c580a7f0_0 .net "b", 0 0, L_0x55d0c5fa6090;  1 drivers
v0x55d0c5808a10_0 .net "ca", 0 0, L_0x55d0c5fa5e50;  1 drivers
v0x55d0c5806e30_0 .net "cin", 0 0, L_0x55d0c5fa61c0;  1 drivers
v0x55d0c5806ed0_0 .net "sum", 0 0, L_0x55d0c5fa5a40;  1 drivers
v0x55d0c57fd5a0_0 .net "w1", 0 0, L_0x55d0c5fa5000;  1 drivers
v0x55d0c57fd640_0 .net "w2", 0 0, L_0x55d0c5fa5b00;  1 drivers
v0x55d0c5800d90_0 .net "w3", 0 0, L_0x55d0c5fa5c10;  1 drivers
v0x55d0c5800e50_0 .net "w4", 0 0, L_0x55d0c5fa5cd0;  1 drivers
v0x55d0c57ff1b0_0 .net "w5", 0 0, L_0x55d0c5fa5d40;  1 drivers
S_0x55d0c449d930 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c44b5350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa62f0 .functor XOR 1, L_0x55d0c5fa67d0, L_0x55d0c5fa6900, C4<0>, C4<0>;
L_0x55d0c5fa6360 .functor XOR 1, L_0x55d0c5fa62f0, L_0x55d0c5fa6a30, C4<0>, C4<0>;
L_0x55d0c5fa63d0 .functor AND 1, L_0x55d0c5fa67d0, L_0x55d0c5fa6900, C4<1>, C4<1>;
L_0x55d0c5fa6440 .functor AND 1, L_0x55d0c5fa67d0, L_0x55d0c5fa6a30, C4<1>, C4<1>;
L_0x55d0c5fa6500 .functor AND 1, L_0x55d0c5fa6900, L_0x55d0c5fa6a30, C4<1>, C4<1>;
L_0x55d0c5fa6570 .functor OR 1, L_0x55d0c5fa63d0, L_0x55d0c5fa6440, C4<0>, C4<0>;
L_0x55d0c5fa66c0 .functor OR 1, L_0x55d0c5fa6500, L_0x55d0c5fa6570, C4<0>, C4<0>;
v0x55d0c57f30b0_0 .net "a", 0 0, L_0x55d0c5fa67d0;  1 drivers
v0x55d0c57f3170_0 .net "b", 0 0, L_0x55d0c5fa6900;  1 drivers
v0x55d0c57f2a20_0 .net "ca", 0 0, L_0x55d0c5fa66c0;  1 drivers
v0x55d0c57fad70_0 .net "cin", 0 0, L_0x55d0c5fa6a30;  1 drivers
v0x55d0c57fae10_0 .net "sum", 0 0, L_0x55d0c5fa6360;  1 drivers
v0x55d0c57fa670_0 .net "w1", 0 0, L_0x55d0c5fa62f0;  1 drivers
v0x55d0c57fa710_0 .net "w2", 0 0, L_0x55d0c5fa63d0;  1 drivers
v0x55d0c57f27d0_0 .net "w3", 0 0, L_0x55d0c5fa6440;  1 drivers
v0x55d0c57f2890_0 .net "w4", 0 0, L_0x55d0c5fa6500;  1 drivers
v0x55d0c57f4ac0_0 .net "w5", 0 0, L_0x55d0c5fa6570;  1 drivers
S_0x55d0c44901b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c44b5350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa6ba0 .functor XOR 1, L_0x55d0c5fa7170, L_0x55d0c5fa72a0, C4<0>, C4<0>;
L_0x55d0c5fa6c10 .functor XOR 1, L_0x55d0c5fa6ba0, L_0x55d0c5fa7420, C4<0>, C4<0>;
L_0x55d0c5fa6cd0 .functor AND 1, L_0x55d0c5fa7170, L_0x55d0c5fa72a0, C4<1>, C4<1>;
L_0x55d0c5fa6de0 .functor AND 1, L_0x55d0c5fa7170, L_0x55d0c5fa7420, C4<1>, C4<1>;
L_0x55d0c5fa6ea0 .functor AND 1, L_0x55d0c5fa72a0, L_0x55d0c5fa7420, C4<1>, C4<1>;
L_0x55d0c5fa6f10 .functor OR 1, L_0x55d0c5fa6cd0, L_0x55d0c5fa6de0, C4<0>, C4<0>;
L_0x55d0c5fa7060 .functor OR 1, L_0x55d0c5fa6ea0, L_0x55d0c5fa6f10, C4<0>, C4<0>;
v0x55d0c57f9fd0_0 .net "a", 0 0, L_0x55d0c5fa7170;  1 drivers
v0x55d0c57fa070_0 .net "b", 0 0, L_0x55d0c5fa72a0;  1 drivers
v0x55d0c57f82b0_0 .net "ca", 0 0, L_0x55d0c5fa7060;  1 drivers
v0x55d0c57f66d0_0 .net "cin", 0 0, L_0x55d0c5fa7420;  1 drivers
v0x55d0c57f6790_0 .net "sum", 0 0, L_0x55d0c5fa6c10;  1 drivers
v0x55d0c57ece40_0 .net "w1", 0 0, L_0x55d0c5fa6ba0;  1 drivers
v0x55d0c57ecf00_0 .net "w2", 0 0, L_0x55d0c5fa6cd0;  1 drivers
v0x55d0c57f0630_0 .net "w3", 0 0, L_0x55d0c5fa6de0;  1 drivers
v0x55d0c57f06d0_0 .net "w4", 0 0, L_0x55d0c5fa6ea0;  1 drivers
v0x55d0c57eea50_0 .net "w5", 0 0, L_0x55d0c5fa6f10;  1 drivers
S_0x55d0c44849f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c44b5350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa7550 .functor XOR 1, L_0x55d0c5fa79f0, L_0x55d0c5fa7bb0, C4<0>, C4<0>;
L_0x55d0c5fa75c0 .functor XOR 1, L_0x55d0c5fa7550, L_0x55d0c5fa7d70, C4<0>, C4<0>;
L_0x55d0c5fa7630 .functor AND 1, L_0x55d0c5fa79f0, L_0x55d0c5fa7bb0, C4<1>, C4<1>;
L_0x55d0c5fa76a0 .functor AND 1, L_0x55d0c5fa79f0, L_0x55d0c5fa7d70, C4<1>, C4<1>;
L_0x55d0c5fa7760 .functor AND 1, L_0x55d0c5fa7bb0, L_0x55d0c5fa7d70, C4<1>, C4<1>;
L_0x55d0c5fa77d0 .functor OR 1, L_0x55d0c5fa7630, L_0x55d0c5fa76a0, C4<0>, C4<0>;
L_0x55d0c5fa78e0 .functor OR 1, L_0x55d0c5fa7760, L_0x55d0c5fa77d0, C4<0>, C4<0>;
v0x55d0c57d9ce0_0 .net "a", 0 0, L_0x55d0c5fa79f0;  1 drivers
v0x55d0c57d9650_0 .net "b", 0 0, L_0x55d0c5fa7bb0;  1 drivers
v0x55d0c57d9710_0 .net "ca", 0 0, L_0x55d0c5fa78e0;  1 drivers
v0x55d0c57ea480_0 .net "cin", 0 0, L_0x55d0c5fa7d70;  1 drivers
v0x55d0c57ea540_0 .net "sum", 0 0, L_0x55d0c5fa75c0;  1 drivers
v0x55d0c57e9d80_0 .net "w1", 0 0, L_0x55d0c5fa7550;  1 drivers
v0x55d0c57e9e40_0 .net "w2", 0 0, L_0x55d0c5fa7630;  1 drivers
v0x55d0c57d9400_0 .net "w3", 0 0, L_0x55d0c5fa76a0;  1 drivers
v0x55d0c57d94a0_0 .net "w4", 0 0, L_0x55d0c5fa7760;  1 drivers
v0x55d0c57e1b80_0 .net "w5", 0 0, L_0x55d0c5fa77d0;  1 drivers
S_0x55d0c4478790 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c44c0b10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c57a56d0_0 .net "a", 3 0, L_0x55d0c5faab40;  1 drivers
v0x55d0c57a52a0_0 .net "b", 3 0, L_0x55d0c5faac30;  1 drivers
v0x55d0c57a4ff0_0 .net "ca", 3 0, L_0x55d0c5faa9d0;  1 drivers
v0x55d0c57c7430_0 .net "cin", 3 0, L_0x55d0c5faad20;  1 drivers
v0x55d0c57c6ce0_0 .net "sum", 3 0, L_0x55d0c5faa930;  1 drivers
L_0x55d0c5fa88f0 .part L_0x55d0c5faab40, 0, 1;
L_0x55d0c5fa8a20 .part L_0x55d0c5faac30, 0, 1;
L_0x55d0c5fa8b50 .part L_0x55d0c5faad20, 0, 1;
L_0x55d0c5fa9160 .part L_0x55d0c5faab40, 1, 1;
L_0x55d0c5fa9290 .part L_0x55d0c5faac30, 1, 1;
L_0x55d0c5fa93c0 .part L_0x55d0c5faad20, 1, 1;
L_0x55d0c5fa9b00 .part L_0x55d0c5faab40, 2, 1;
L_0x55d0c5fa9c30 .part L_0x55d0c5faac30, 2, 1;
L_0x55d0c5fa9db0 .part L_0x55d0c5faad20, 2, 1;
L_0x55d0c5faa380 .part L_0x55d0c5faab40, 3, 1;
L_0x55d0c5faa540 .part L_0x55d0c5faac30, 3, 1;
L_0x55d0c5faa700 .part L_0x55d0c5faad20, 3, 1;
L_0x55d0c5faa930 .concat8 [ 1 1 1 1], L_0x55d0c5fa8390, L_0x55d0c5fa8cf0, L_0x55d0c5fa95a0, L_0x55d0c5fa9f50;
L_0x55d0c5faa9d0 .concat8 [ 1 1 1 1], L_0x55d0c5fa87e0, L_0x55d0c5fa9050, L_0x55d0c5fa99f0, L_0x55d0c5faa270;
S_0x55d0c446cfd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4478790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa7f30 .functor XOR 1, L_0x55d0c5fa88f0, L_0x55d0c5fa8a20, C4<0>, C4<0>;
L_0x55d0c5fa8390 .functor XOR 1, L_0x55d0c5fa7f30, L_0x55d0c5fa8b50, C4<0>, C4<0>;
L_0x55d0c5fa8450 .functor AND 1, L_0x55d0c5fa88f0, L_0x55d0c5fa8a20, C4<1>, C4<1>;
L_0x55d0c5fa8560 .functor AND 1, L_0x55d0c5fa88f0, L_0x55d0c5fa8b50, C4<1>, C4<1>;
L_0x55d0c5fa8620 .functor AND 1, L_0x55d0c5fa8a20, L_0x55d0c5fa8b50, C4<1>, C4<1>;
L_0x55d0c5fa8690 .functor OR 1, L_0x55d0c5fa8450, L_0x55d0c5fa8560, C4<0>, C4<0>;
L_0x55d0c5fa87e0 .functor OR 1, L_0x55d0c5fa8620, L_0x55d0c5fa8690, C4<0>, C4<0>;
v0x55d0c57e8a10_0 .net "a", 0 0, L_0x55d0c5fa88f0;  1 drivers
v0x55d0c57e8ab0_0 .net "b", 0 0, L_0x55d0c5fa8a20;  1 drivers
v0x55d0c57e6cf0_0 .net "ca", 0 0, L_0x55d0c5fa87e0;  1 drivers
v0x55d0c57e5110_0 .net "cin", 0 0, L_0x55d0c5fa8b50;  1 drivers
v0x55d0c57e51d0_0 .net "sum", 0 0, L_0x55d0c5fa8390;  1 drivers
v0x55d0c57db880_0 .net "w1", 0 0, L_0x55d0c5fa7f30;  1 drivers
v0x55d0c57db940_0 .net "w2", 0 0, L_0x55d0c5fa8450;  1 drivers
v0x55d0c57df070_0 .net "w3", 0 0, L_0x55d0c5fa8560;  1 drivers
v0x55d0c57df110_0 .net "w4", 0 0, L_0x55d0c5fa8620;  1 drivers
v0x55d0c57dd490_0 .net "w5", 0 0, L_0x55d0c5fa8690;  1 drivers
S_0x55d0c44602d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4478790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa8c80 .functor XOR 1, L_0x55d0c5fa9160, L_0x55d0c5fa9290, C4<0>, C4<0>;
L_0x55d0c5fa8cf0 .functor XOR 1, L_0x55d0c5fa8c80, L_0x55d0c5fa93c0, C4<0>, C4<0>;
L_0x55d0c5fa8d60 .functor AND 1, L_0x55d0c5fa9160, L_0x55d0c5fa9290, C4<1>, C4<1>;
L_0x55d0c5fa8dd0 .functor AND 1, L_0x55d0c5fa9160, L_0x55d0c5fa93c0, C4<1>, C4<1>;
L_0x55d0c5fa8e90 .functor AND 1, L_0x55d0c5fa9290, L_0x55d0c5fa93c0, C4<1>, C4<1>;
L_0x55d0c5fa8f00 .functor OR 1, L_0x55d0c5fa8d60, L_0x55d0c5fa8dd0, C4<0>, C4<0>;
L_0x55d0c5fa9050 .functor OR 1, L_0x55d0c5fa8e90, L_0x55d0c5fa8f00, C4<0>, C4<0>;
v0x55d0c57d1390_0 .net "a", 0 0, L_0x55d0c5fa9160;  1 drivers
v0x55d0c57d1430_0 .net "b", 0 0, L_0x55d0c5fa9290;  1 drivers
v0x55d0c57d0d00_0 .net "ca", 0 0, L_0x55d0c5fa9050;  1 drivers
v0x55d0c57d9050_0 .net "cin", 0 0, L_0x55d0c5fa93c0;  1 drivers
v0x55d0c57d9110_0 .net "sum", 0 0, L_0x55d0c5fa8cf0;  1 drivers
v0x55d0c57d8950_0 .net "w1", 0 0, L_0x55d0c5fa8c80;  1 drivers
v0x55d0c57d8a10_0 .net "w2", 0 0, L_0x55d0c5fa8d60;  1 drivers
v0x55d0c57d0ab0_0 .net "w3", 0 0, L_0x55d0c5fa8dd0;  1 drivers
v0x55d0c57d0b50_0 .net "w4", 0 0, L_0x55d0c5fa8e90;  1 drivers
v0x55d0c57d2da0_0 .net "w5", 0 0, L_0x55d0c5fa8f00;  1 drivers
S_0x55d0c4454b10 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4478790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa9530 .functor XOR 1, L_0x55d0c5fa9b00, L_0x55d0c5fa9c30, C4<0>, C4<0>;
L_0x55d0c5fa95a0 .functor XOR 1, L_0x55d0c5fa9530, L_0x55d0c5fa9db0, C4<0>, C4<0>;
L_0x55d0c5fa9660 .functor AND 1, L_0x55d0c5fa9b00, L_0x55d0c5fa9c30, C4<1>, C4<1>;
L_0x55d0c5fa9770 .functor AND 1, L_0x55d0c5fa9b00, L_0x55d0c5fa9db0, C4<1>, C4<1>;
L_0x55d0c5fa9830 .functor AND 1, L_0x55d0c5fa9c30, L_0x55d0c5fa9db0, C4<1>, C4<1>;
L_0x55d0c5fa98a0 .functor OR 1, L_0x55d0c5fa9660, L_0x55d0c5fa9770, C4<0>, C4<0>;
L_0x55d0c5fa99f0 .functor OR 1, L_0x55d0c5fa9830, L_0x55d0c5fa98a0, C4<0>, C4<0>;
v0x55d0c57d82b0_0 .net "a", 0 0, L_0x55d0c5fa9b00;  1 drivers
v0x55d0c57d8370_0 .net "b", 0 0, L_0x55d0c5fa9c30;  1 drivers
v0x55d0c57d6590_0 .net "ca", 0 0, L_0x55d0c5fa99f0;  1 drivers
v0x55d0c57d49b0_0 .net "cin", 0 0, L_0x55d0c5fa9db0;  1 drivers
v0x55d0c57d4a50_0 .net "sum", 0 0, L_0x55d0c5fa95a0;  1 drivers
v0x55d0c57cb120_0 .net "w1", 0 0, L_0x55d0c5fa9530;  1 drivers
v0x55d0c57cb1c0_0 .net "w2", 0 0, L_0x55d0c5fa9660;  1 drivers
v0x55d0c57ce910_0 .net "w3", 0 0, L_0x55d0c5fa9770;  1 drivers
v0x55d0c57ce9d0_0 .net "w4", 0 0, L_0x55d0c5fa9830;  1 drivers
v0x55d0c57ccd30_0 .net "w5", 0 0, L_0x55d0c5fa98a0;  1 drivers
S_0x55d0c44488b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4478790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fa9ee0 .functor XOR 1, L_0x55d0c5faa380, L_0x55d0c5faa540, C4<0>, C4<0>;
L_0x55d0c5fa9f50 .functor XOR 1, L_0x55d0c5fa9ee0, L_0x55d0c5faa700, C4<0>, C4<0>;
L_0x55d0c5fa9fc0 .functor AND 1, L_0x55d0c5faa380, L_0x55d0c5faa540, C4<1>, C4<1>;
L_0x55d0c5faa030 .functor AND 1, L_0x55d0c5faa380, L_0x55d0c5faa700, C4<1>, C4<1>;
L_0x55d0c5faa0f0 .functor AND 1, L_0x55d0c5faa540, L_0x55d0c5faa700, C4<1>, C4<1>;
L_0x55d0c5faa160 .functor OR 1, L_0x55d0c5fa9fc0, L_0x55d0c5faa030, C4<0>, C4<0>;
L_0x55d0c5faa270 .functor OR 1, L_0x55d0c5faa0f0, L_0x55d0c5faa160, C4<0>, C4<0>;
v0x55d0c5782fa0_0 .net "a", 0 0, L_0x55d0c5faa380;  1 drivers
v0x55d0c5783060_0 .net "b", 0 0, L_0x55d0c5faa540;  1 drivers
v0x55d0c57c81c0_0 .net "ca", 0 0, L_0x55d0c5faa270;  1 drivers
v0x55d0c57c7eb0_0 .net "cin", 0 0, L_0x55d0c5faa700;  1 drivers
v0x55d0c57c7f50_0 .net "sum", 0 0, L_0x55d0c5fa9f50;  1 drivers
v0x55d0c57838f0_0 .net "w1", 0 0, L_0x55d0c5fa9ee0;  1 drivers
v0x55d0c5783990_0 .net "w2", 0 0, L_0x55d0c5fa9fc0;  1 drivers
v0x55d0c57834f0_0 .net "w3", 0 0, L_0x55d0c5faa030;  1 drivers
v0x55d0c57835b0_0 .net "w4", 0 0, L_0x55d0c5faa0f0;  1 drivers
v0x55d0c5783240_0 .net "w5", 0 0, L_0x55d0c5faa160;  1 drivers
S_0x55d0c443d0f0 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4911400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c56a01c0_0 .net "a", 31 0, L_0x55d0c5fc2c90;  1 drivers
v0x55d0c5698320_0 .net "b", 31 0, L_0x55d0c5fc2d80;  1 drivers
v0x55d0c569a610_0 .net "ca", 31 0, L_0x55d0c5fc2b00;  1 drivers
v0x55d0c569fb20_0 .net "cin", 31 0, L_0x55d0c5fc2e70;  1 drivers
v0x55d0c569de00_0 .net "sum", 31 0, L_0x55d0c5fc29c0;  1 drivers
L_0x55d0c5fb7330 .part L_0x55d0c5fc2c90, 0, 16;
L_0x55d0c5fb73d0 .part L_0x55d0c5fc2d80, 0, 16;
L_0x55d0c5fb7470 .part L_0x55d0c5fc2e70, 0, 16;
L_0x55d0c5fc26f0 .part L_0x55d0c5fc2c90, 16, 16;
L_0x55d0c5fc27e0 .part L_0x55d0c5fc2d80, 16, 16;
L_0x55d0c5fc28d0 .part L_0x55d0c5fc2e70, 16, 16;
L_0x55d0c5fc29c0 .concat8 [ 16 16 0 0], L_0x55d0c5fb7060, L_0x55d0c5fc2420;
L_0x55d0c5fc2b00 .concat8 [ 16 16 0 0], L_0x55d0c5fb71a0, L_0x55d0c5fc2560;
S_0x55d0c442f950 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c443d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5722f10_0 .net "a", 15 0, L_0x55d0c5fb7330;  1 drivers
v0x55d0c573b270_0 .net "b", 15 0, L_0x55d0c5fb73d0;  1 drivers
v0x55d0c573ab70_0 .net "ca", 15 0, L_0x55d0c5fb71a0;  1 drivers
v0x55d0c5722cc0_0 .net "cin", 15 0, L_0x55d0c5fb7470;  1 drivers
v0x55d0c5724fb0_0 .net "sum", 15 0, L_0x55d0c5fb7060;  1 drivers
L_0x55d0c5fb1520 .part L_0x55d0c5fb7330, 0, 8;
L_0x55d0c5fb15c0 .part L_0x55d0c5fb73d0, 0, 8;
L_0x55d0c5fb1660 .part L_0x55d0c5fb7470, 0, 8;
L_0x55d0c5fb6de0 .part L_0x55d0c5fb7330, 8, 8;
L_0x55d0c5fb6ed0 .part L_0x55d0c5fb73d0, 8, 8;
L_0x55d0c5fb6fc0 .part L_0x55d0c5fb7470, 8, 8;
L_0x55d0c5fb7060 .concat8 [ 8 8 0 0], L_0x55d0c5fb1250, L_0x55d0c5fb6b10;
L_0x55d0c5fb71a0 .concat8 [ 8 8 0 0], L_0x55d0c5fb1390, L_0x55d0c5fb6c50;
S_0x55d0c4424190 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c442f950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5780ab0_0 .net "a", 7 0, L_0x55d0c5fb1520;  1 drivers
v0x55d0c5778c10_0 .net "b", 7 0, L_0x55d0c5fb15c0;  1 drivers
v0x55d0c577af00_0 .net "ca", 7 0, L_0x55d0c5fb1390;  1 drivers
v0x55d0c5780410_0 .net "cin", 7 0, L_0x55d0c5fb1660;  1 drivers
v0x55d0c577e6f0_0 .net "sum", 7 0, L_0x55d0c5fb1250;  1 drivers
L_0x55d0c5fae5b0 .part L_0x55d0c5fb1520, 0, 4;
L_0x55d0c5fae650 .part L_0x55d0c5fb15c0, 0, 4;
L_0x55d0c5fae6f0 .part L_0x55d0c5fb1660, 0, 4;
L_0x55d0c5fb0f40 .part L_0x55d0c5fb1520, 4, 4;
L_0x55d0c5fb1030 .part L_0x55d0c5fb15c0, 4, 4;
L_0x55d0c5fb1120 .part L_0x55d0c5fb1660, 4, 4;
L_0x55d0c5fb1250 .concat8 [ 4 4 0 0], L_0x55d0c5fae3a0, L_0x55d0c5fb0d30;
L_0x55d0c5fb1390 .concat8 [ 4 4 0 0], L_0x55d0c5fae440, L_0x55d0c5fb0dd0;
S_0x55d0c4417f30 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4424190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c579b730_0 .net "a", 3 0, L_0x55d0c5fae5b0;  1 drivers
v0x55d0c579da20_0 .net "b", 3 0, L_0x55d0c5fae650;  1 drivers
v0x55d0c57a2f30_0 .net "ca", 3 0, L_0x55d0c5fae440;  1 drivers
v0x55d0c57a1210_0 .net "cin", 3 0, L_0x55d0c5fae6f0;  1 drivers
v0x55d0c579f630_0 .net "sum", 3 0, L_0x55d0c5fae3a0;  1 drivers
L_0x55d0c5fac360 .part L_0x55d0c5fae5b0, 0, 1;
L_0x55d0c5fac490 .part L_0x55d0c5fae650, 0, 1;
L_0x55d0c5fac5c0 .part L_0x55d0c5fae6f0, 0, 1;
L_0x55d0c5facbd0 .part L_0x55d0c5fae5b0, 1, 1;
L_0x55d0c5facd00 .part L_0x55d0c5fae650, 1, 1;
L_0x55d0c5face30 .part L_0x55d0c5fae6f0, 1, 1;
L_0x55d0c5fad570 .part L_0x55d0c5fae5b0, 2, 1;
L_0x55d0c5fad6a0 .part L_0x55d0c5fae650, 2, 1;
L_0x55d0c5fad820 .part L_0x55d0c5fae6f0, 2, 1;
L_0x55d0c5faddf0 .part L_0x55d0c5fae5b0, 3, 1;
L_0x55d0c5fadfb0 .part L_0x55d0c5fae650, 3, 1;
L_0x55d0c5fae170 .part L_0x55d0c5fae6f0, 3, 1;
L_0x55d0c5fae3a0 .concat8 [ 1 1 1 1], L_0x55d0c5fabe40, L_0x55d0c5fac760, L_0x55d0c5fad010, L_0x55d0c5fad9c0;
L_0x55d0c5fae440 .concat8 [ 1 1 1 1], L_0x55d0c5fac250, L_0x55d0c5facac0, L_0x55d0c5fad460, L_0x55d0c5fadce0;
S_0x55d0c440c770 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4417f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5faa8c0 .functor XOR 1, L_0x55d0c5fac360, L_0x55d0c5fac490, C4<0>, C4<0>;
L_0x55d0c5fabe40 .functor XOR 1, L_0x55d0c5faa8c0, L_0x55d0c5fac5c0, C4<0>, C4<0>;
L_0x55d0c5fabf00 .functor AND 1, L_0x55d0c5fac360, L_0x55d0c5fac490, C4<1>, C4<1>;
L_0x55d0c5fac010 .functor AND 1, L_0x55d0c5fac360, L_0x55d0c5fac5c0, C4<1>, C4<1>;
L_0x55d0c5fac0d0 .functor AND 1, L_0x55d0c5fac490, L_0x55d0c5fac5c0, C4<1>, C4<1>;
L_0x55d0c5fac140 .functor OR 1, L_0x55d0c5fabf00, L_0x55d0c5fac010, C4<0>, C4<0>;
L_0x55d0c5fac250 .functor OR 1, L_0x55d0c5fac0d0, L_0x55d0c5fac140, C4<0>, C4<0>;
v0x55d0c57b7ac0_0 .net "a", 0 0, L_0x55d0c5fac360;  1 drivers
v0x55d0c57b7b80_0 .net "b", 0 0, L_0x55d0c5fac490;  1 drivers
v0x55d0c57bb2b0_0 .net "ca", 0 0, L_0x55d0c5fac250;  1 drivers
v0x55d0c57b96d0_0 .net "cin", 0 0, L_0x55d0c5fac5c0;  1 drivers
v0x55d0c57b9770_0 .net "sum", 0 0, L_0x55d0c5fabe40;  1 drivers
v0x55d0c57ad5d0_0 .net "w1", 0 0, L_0x55d0c5faa8c0;  1 drivers
v0x55d0c57ad670_0 .net "w2", 0 0, L_0x55d0c5fabf00;  1 drivers
v0x55d0c57acf40_0 .net "w3", 0 0, L_0x55d0c5fac010;  1 drivers
v0x55d0c57ad000_0 .net "w4", 0 0, L_0x55d0c5fac0d0;  1 drivers
v0x55d0c57b5290_0 .net "w5", 0 0, L_0x55d0c5fac140;  1 drivers
S_0x55d0c43ffa70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4417f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fac6f0 .functor XOR 1, L_0x55d0c5facbd0, L_0x55d0c5facd00, C4<0>, C4<0>;
L_0x55d0c5fac760 .functor XOR 1, L_0x55d0c5fac6f0, L_0x55d0c5face30, C4<0>, C4<0>;
L_0x55d0c5fac7d0 .functor AND 1, L_0x55d0c5facbd0, L_0x55d0c5facd00, C4<1>, C4<1>;
L_0x55d0c5fac840 .functor AND 1, L_0x55d0c5facbd0, L_0x55d0c5face30, C4<1>, C4<1>;
L_0x55d0c5fac900 .functor AND 1, L_0x55d0c5facd00, L_0x55d0c5face30, C4<1>, C4<1>;
L_0x55d0c5fac970 .functor OR 1, L_0x55d0c5fac7d0, L_0x55d0c5fac840, C4<0>, C4<0>;
L_0x55d0c5facac0 .functor OR 1, L_0x55d0c5fac900, L_0x55d0c5fac970, C4<0>, C4<0>;
v0x55d0c57b4b90_0 .net "a", 0 0, L_0x55d0c5facbd0;  1 drivers
v0x55d0c57b4c50_0 .net "b", 0 0, L_0x55d0c5facd00;  1 drivers
v0x55d0c57accf0_0 .net "ca", 0 0, L_0x55d0c5facac0;  1 drivers
v0x55d0c57aefe0_0 .net "cin", 0 0, L_0x55d0c5face30;  1 drivers
v0x55d0c57af080_0 .net "sum", 0 0, L_0x55d0c5fac760;  1 drivers
v0x55d0c57b44f0_0 .net "w1", 0 0, L_0x55d0c5fac6f0;  1 drivers
v0x55d0c57b4590_0 .net "w2", 0 0, L_0x55d0c5fac7d0;  1 drivers
v0x55d0c57b27d0_0 .net "w3", 0 0, L_0x55d0c5fac840;  1 drivers
v0x55d0c57b2890_0 .net "w4", 0 0, L_0x55d0c5fac900;  1 drivers
v0x55d0c57b0bf0_0 .net "w5", 0 0, L_0x55d0c5fac970;  1 drivers
S_0x55d0c43f42b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4417f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5facfa0 .functor XOR 1, L_0x55d0c5fad570, L_0x55d0c5fad6a0, C4<0>, C4<0>;
L_0x55d0c5fad010 .functor XOR 1, L_0x55d0c5facfa0, L_0x55d0c5fad820, C4<0>, C4<0>;
L_0x55d0c5fad0d0 .functor AND 1, L_0x55d0c5fad570, L_0x55d0c5fad6a0, C4<1>, C4<1>;
L_0x55d0c5fad1e0 .functor AND 1, L_0x55d0c5fad570, L_0x55d0c5fad820, C4<1>, C4<1>;
L_0x55d0c5fad2a0 .functor AND 1, L_0x55d0c5fad6a0, L_0x55d0c5fad820, C4<1>, C4<1>;
L_0x55d0c5fad310 .functor OR 1, L_0x55d0c5fad0d0, L_0x55d0c5fad1e0, C4<0>, C4<0>;
L_0x55d0c5fad460 .functor OR 1, L_0x55d0c5fad2a0, L_0x55d0c5fad310, C4<0>, C4<0>;
v0x55d0c57a7360_0 .net "a", 0 0, L_0x55d0c5fad570;  1 drivers
v0x55d0c57a7400_0 .net "b", 0 0, L_0x55d0c5fad6a0;  1 drivers
v0x55d0c57aab50_0 .net "ca", 0 0, L_0x55d0c5fad460;  1 drivers
v0x55d0c57a8f70_0 .net "cin", 0 0, L_0x55d0c5fad820;  1 drivers
v0x55d0c57a9030_0 .net "sum", 0 0, L_0x55d0c5fad010;  1 drivers
v0x55d0c5794200_0 .net "w1", 0 0, L_0x55d0c5facfa0;  1 drivers
v0x55d0c57942c0_0 .net "w2", 0 0, L_0x55d0c5fad0d0;  1 drivers
v0x55d0c5793b70_0 .net "w3", 0 0, L_0x55d0c5fad1e0;  1 drivers
v0x55d0c5793c10_0 .net "w4", 0 0, L_0x55d0c5fad2a0;  1 drivers
v0x55d0c57a49a0_0 .net "w5", 0 0, L_0x55d0c5fad310;  1 drivers
S_0x55d0c43e8050 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4417f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fad950 .functor XOR 1, L_0x55d0c5faddf0, L_0x55d0c5fadfb0, C4<0>, C4<0>;
L_0x55d0c5fad9c0 .functor XOR 1, L_0x55d0c5fad950, L_0x55d0c5fae170, C4<0>, C4<0>;
L_0x55d0c5fada30 .functor AND 1, L_0x55d0c5faddf0, L_0x55d0c5fadfb0, C4<1>, C4<1>;
L_0x55d0c5fadaa0 .functor AND 1, L_0x55d0c5faddf0, L_0x55d0c5fae170, C4<1>, C4<1>;
L_0x55d0c5fadb60 .functor AND 1, L_0x55d0c5fadfb0, L_0x55d0c5fae170, C4<1>, C4<1>;
L_0x55d0c5fadbd0 .functor OR 1, L_0x55d0c5fada30, L_0x55d0c5fadaa0, C4<0>, C4<0>;
L_0x55d0c5fadce0 .functor OR 1, L_0x55d0c5fadb60, L_0x55d0c5fadbd0, C4<0>, C4<0>;
v0x55d0c57a42a0_0 .net "a", 0 0, L_0x55d0c5faddf0;  1 drivers
v0x55d0c5793920_0 .net "b", 0 0, L_0x55d0c5fadfb0;  1 drivers
v0x55d0c57939e0_0 .net "ca", 0 0, L_0x55d0c5fadce0;  1 drivers
v0x55d0c579c010_0 .net "cin", 0 0, L_0x55d0c5fae170;  1 drivers
v0x55d0c579c0d0_0 .net "sum", 0 0, L_0x55d0c5fad9c0;  1 drivers
v0x55d0c579b980_0 .net "w1", 0 0, L_0x55d0c5fad950;  1 drivers
v0x55d0c579ba40_0 .net "w2", 0 0, L_0x55d0c5fada30;  1 drivers
v0x55d0c57a3cd0_0 .net "w3", 0 0, L_0x55d0c5fadaa0;  1 drivers
v0x55d0c57a3d70_0 .net "w4", 0 0, L_0x55d0c5fadb60;  1 drivers
v0x55d0c57a3660_0 .net "w5", 0 0, L_0x55d0c5fadbd0;  1 drivers
S_0x55d0c43dc890 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4424190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5781780_0 .net "a", 3 0, L_0x55d0c5fb0f40;  1 drivers
v0x55d0c5770e00_0 .net "b", 3 0, L_0x55d0c5fb1030;  1 drivers
v0x55d0c57794f0_0 .net "ca", 3 0, L_0x55d0c5fb0dd0;  1 drivers
v0x55d0c5778e60_0 .net "cin", 3 0, L_0x55d0c5fb1120;  1 drivers
v0x55d0c57811b0_0 .net "sum", 3 0, L_0x55d0c5fb0d30;  1 drivers
L_0x55d0c5faecf0 .part L_0x55d0c5fb0f40, 0, 1;
L_0x55d0c5faee20 .part L_0x55d0c5fb1030, 0, 1;
L_0x55d0c5faef50 .part L_0x55d0c5fb1120, 0, 1;
L_0x55d0c5faf560 .part L_0x55d0c5fb0f40, 1, 1;
L_0x55d0c5faf690 .part L_0x55d0c5fb1030, 1, 1;
L_0x55d0c5faf7c0 .part L_0x55d0c5fb1120, 1, 1;
L_0x55d0c5faff00 .part L_0x55d0c5fb0f40, 2, 1;
L_0x55d0c5fb0030 .part L_0x55d0c5fb1030, 2, 1;
L_0x55d0c5fb01b0 .part L_0x55d0c5fb1120, 2, 1;
L_0x55d0c5fb0780 .part L_0x55d0c5fb0f40, 3, 1;
L_0x55d0c5fb0940 .part L_0x55d0c5fb1030, 3, 1;
L_0x55d0c5fb0b00 .part L_0x55d0c5fb1120, 3, 1;
L_0x55d0c5fb0d30 .concat8 [ 1 1 1 1], L_0x55d0c5fae790, L_0x55d0c5faf0f0, L_0x55d0c5faf9a0, L_0x55d0c5fb0350;
L_0x55d0c5fb0dd0 .concat8 [ 1 1 1 1], L_0x55d0c5faebe0, L_0x55d0c5faf450, L_0x55d0c5fafdf0, L_0x55d0c5fb0670;
S_0x55d0c43cf0f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c43dc890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fae330 .functor XOR 1, L_0x55d0c5faecf0, L_0x55d0c5faee20, C4<0>, C4<0>;
L_0x55d0c5fae790 .functor XOR 1, L_0x55d0c5fae330, L_0x55d0c5faef50, C4<0>, C4<0>;
L_0x55d0c5fae850 .functor AND 1, L_0x55d0c5faecf0, L_0x55d0c5faee20, C4<1>, C4<1>;
L_0x55d0c5fae960 .functor AND 1, L_0x55d0c5faecf0, L_0x55d0c5faef50, C4<1>, C4<1>;
L_0x55d0c5faea20 .functor AND 1, L_0x55d0c5faee20, L_0x55d0c5faef50, C4<1>, C4<1>;
L_0x55d0c5faea90 .functor OR 1, L_0x55d0c5fae850, L_0x55d0c5fae960, C4<0>, C4<0>;
L_0x55d0c5faebe0 .functor OR 1, L_0x55d0c5faea20, L_0x55d0c5faea90, C4<0>, C4<0>;
v0x55d0c5795da0_0 .net "a", 0 0, L_0x55d0c5faecf0;  1 drivers
v0x55d0c5795e40_0 .net "b", 0 0, L_0x55d0c5faee20;  1 drivers
v0x55d0c5799590_0 .net "ca", 0 0, L_0x55d0c5faebe0;  1 drivers
v0x55d0c57979b0_0 .net "cin", 0 0, L_0x55d0c5faef50;  1 drivers
v0x55d0c5797a70_0 .net "sum", 0 0, L_0x55d0c5fae790;  1 drivers
v0x55d0c578b8b0_0 .net "w1", 0 0, L_0x55d0c5fae330;  1 drivers
v0x55d0c578b970_0 .net "w2", 0 0, L_0x55d0c5fae850;  1 drivers
v0x55d0c578b220_0 .net "w3", 0 0, L_0x55d0c5fae960;  1 drivers
v0x55d0c578b2c0_0 .net "w4", 0 0, L_0x55d0c5faea20;  1 drivers
v0x55d0c5793570_0 .net "w5", 0 0, L_0x55d0c5faea90;  1 drivers
S_0x55d0c43c3930 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c43dc890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5faf080 .functor XOR 1, L_0x55d0c5faf560, L_0x55d0c5faf690, C4<0>, C4<0>;
L_0x55d0c5faf0f0 .functor XOR 1, L_0x55d0c5faf080, L_0x55d0c5faf7c0, C4<0>, C4<0>;
L_0x55d0c5faf160 .functor AND 1, L_0x55d0c5faf560, L_0x55d0c5faf690, C4<1>, C4<1>;
L_0x55d0c5faf1d0 .functor AND 1, L_0x55d0c5faf560, L_0x55d0c5faf7c0, C4<1>, C4<1>;
L_0x55d0c5faf290 .functor AND 1, L_0x55d0c5faf690, L_0x55d0c5faf7c0, C4<1>, C4<1>;
L_0x55d0c5faf300 .functor OR 1, L_0x55d0c5faf160, L_0x55d0c5faf1d0, C4<0>, C4<0>;
L_0x55d0c5faf450 .functor OR 1, L_0x55d0c5faf290, L_0x55d0c5faf300, C4<0>, C4<0>;
v0x55d0c5792e70_0 .net "a", 0 0, L_0x55d0c5faf560;  1 drivers
v0x55d0c5792f10_0 .net "b", 0 0, L_0x55d0c5faf690;  1 drivers
v0x55d0c578afd0_0 .net "ca", 0 0, L_0x55d0c5faf450;  1 drivers
v0x55d0c578d2c0_0 .net "cin", 0 0, L_0x55d0c5faf7c0;  1 drivers
v0x55d0c578d380_0 .net "sum", 0 0, L_0x55d0c5faf0f0;  1 drivers
v0x55d0c57927d0_0 .net "w1", 0 0, L_0x55d0c5faf080;  1 drivers
v0x55d0c5792890_0 .net "w2", 0 0, L_0x55d0c5faf160;  1 drivers
v0x55d0c5790ab0_0 .net "w3", 0 0, L_0x55d0c5faf1d0;  1 drivers
v0x55d0c5790b50_0 .net "w4", 0 0, L_0x55d0c5faf290;  1 drivers
v0x55d0c578eed0_0 .net "w5", 0 0, L_0x55d0c5faf300;  1 drivers
S_0x55d0c43b76d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c43dc890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5faf930 .functor XOR 1, L_0x55d0c5faff00, L_0x55d0c5fb0030, C4<0>, C4<0>;
L_0x55d0c5faf9a0 .functor XOR 1, L_0x55d0c5faf930, L_0x55d0c5fb01b0, C4<0>, C4<0>;
L_0x55d0c5fafa60 .functor AND 1, L_0x55d0c5faff00, L_0x55d0c5fb0030, C4<1>, C4<1>;
L_0x55d0c5fafb70 .functor AND 1, L_0x55d0c5faff00, L_0x55d0c5fb01b0, C4<1>, C4<1>;
L_0x55d0c5fafc30 .functor AND 1, L_0x55d0c5fb0030, L_0x55d0c5fb01b0, C4<1>, C4<1>;
L_0x55d0c5fafca0 .functor OR 1, L_0x55d0c5fafa60, L_0x55d0c5fafb70, C4<0>, C4<0>;
L_0x55d0c5fafdf0 .functor OR 1, L_0x55d0c5fafc30, L_0x55d0c5fafca0, C4<0>, C4<0>;
v0x55d0c5785640_0 .net "a", 0 0, L_0x55d0c5faff00;  1 drivers
v0x55d0c5785700_0 .net "b", 0 0, L_0x55d0c5fb0030;  1 drivers
v0x55d0c5788e30_0 .net "ca", 0 0, L_0x55d0c5fafdf0;  1 drivers
v0x55d0c5787250_0 .net "cin", 0 0, L_0x55d0c5fb01b0;  1 drivers
v0x55d0c57872f0_0 .net "sum", 0 0, L_0x55d0c5faf9a0;  1 drivers
v0x55d0c5760e90_0 .net "w1", 0 0, L_0x55d0c5faf930;  1 drivers
v0x55d0c5760f30_0 .net "w2", 0 0, L_0x55d0c5fafa60;  1 drivers
v0x55d0c5760a60_0 .net "w3", 0 0, L_0x55d0c5fafb70;  1 drivers
v0x55d0c5760b20_0 .net "w4", 0 0, L_0x55d0c5fafc30;  1 drivers
v0x55d0c57607b0_0 .net "w5", 0 0, L_0x55d0c5fafca0;  1 drivers
S_0x55d0c43abf10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c43dc890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb02e0 .functor XOR 1, L_0x55d0c5fb0780, L_0x55d0c5fb0940, C4<0>, C4<0>;
L_0x55d0c5fb0350 .functor XOR 1, L_0x55d0c5fb02e0, L_0x55d0c5fb0b00, C4<0>, C4<0>;
L_0x55d0c5fb03c0 .functor AND 1, L_0x55d0c5fb0780, L_0x55d0c5fb0940, C4<1>, C4<1>;
L_0x55d0c5fb0430 .functor AND 1, L_0x55d0c5fb0780, L_0x55d0c5fb0b00, C4<1>, C4<1>;
L_0x55d0c5fb04f0 .functor AND 1, L_0x55d0c5fb0940, L_0x55d0c5fb0b00, C4<1>, C4<1>;
L_0x55d0c5fb0560 .functor OR 1, L_0x55d0c5fb03c0, L_0x55d0c5fb0430, C4<0>, C4<0>;
L_0x55d0c5fb0670 .functor OR 1, L_0x55d0c5fb04f0, L_0x55d0c5fb0560, C4<0>, C4<0>;
v0x55d0c5782bf0_0 .net "a", 0 0, L_0x55d0c5fb0780;  1 drivers
v0x55d0c5782cb0_0 .net "b", 0 0, L_0x55d0c5fb0940;  1 drivers
v0x55d0c57824a0_0 .net "ca", 0 0, L_0x55d0c5fb0670;  1 drivers
v0x55d0c5760510_0 .net "cin", 0 0, L_0x55d0c5fb0b00;  1 drivers
v0x55d0c57605b0_0 .net "sum", 0 0, L_0x55d0c5fb0350;  1 drivers
v0x55d0c57716e0_0 .net "w1", 0 0, L_0x55d0c5fb02e0;  1 drivers
v0x55d0c5771780_0 .net "w2", 0 0, L_0x55d0c5fb03c0;  1 drivers
v0x55d0c5771050_0 .net "w3", 0 0, L_0x55d0c5fb0430;  1 drivers
v0x55d0c5771110_0 .net "w4", 0 0, L_0x55d0c5fb04f0;  1 drivers
v0x55d0c5781e80_0 .net "w5", 0 0, L_0x55d0c5fb0560;  1 drivers
S_0x55d0c439f210 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c442f950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c571b100_0 .net "a", 7 0, L_0x55d0c5fb6de0;  1 drivers
v0x55d0c573bf40_0 .net "b", 7 0, L_0x55d0c5fb6ed0;  1 drivers
v0x55d0c573b840_0 .net "ca", 7 0, L_0x55d0c5fb6c50;  1 drivers
v0x55d0c571aeb0_0 .net "cin", 7 0, L_0x55d0c5fb6fc0;  1 drivers
v0x55d0c57235a0_0 .net "sum", 7 0, L_0x55d0c5fb6b10;  1 drivers
L_0x55d0c5fb3e70 .part L_0x55d0c5fb6de0, 0, 4;
L_0x55d0c5fb3f10 .part L_0x55d0c5fb6ed0, 0, 4;
L_0x55d0c5fb3fb0 .part L_0x55d0c5fb6fc0, 0, 4;
L_0x55d0c5fb6800 .part L_0x55d0c5fb6de0, 4, 4;
L_0x55d0c5fb68f0 .part L_0x55d0c5fb6ed0, 4, 4;
L_0x55d0c5fb69e0 .part L_0x55d0c5fb6fc0, 4, 4;
L_0x55d0c5fb6b10 .concat8 [ 4 4 0 0], L_0x55d0c5fb3c60, L_0x55d0c5fb65f0;
L_0x55d0c5fb6c50 .concat8 [ 4 4 0 0], L_0x55d0c5fb3d00, L_0x55d0c5fb6690;
S_0x55d0c4393a50 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c439f210;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c575ed90_0 .net "a", 3 0, L_0x55d0c5fb3e70;  1 drivers
v0x55d0c5756ef0_0 .net "b", 3 0, L_0x55d0c5fb3f10;  1 drivers
v0x55d0c57591e0_0 .net "ca", 3 0, L_0x55d0c5fb3d00;  1 drivers
v0x55d0c575e6f0_0 .net "cin", 3 0, L_0x55d0c5fb3fb0;  1 drivers
v0x55d0c575c9d0_0 .net "sum", 3 0, L_0x55d0c5fb3c60;  1 drivers
L_0x55d0c5fb1c20 .part L_0x55d0c5fb3e70, 0, 1;
L_0x55d0c5fb1d50 .part L_0x55d0c5fb3f10, 0, 1;
L_0x55d0c5fb1e80 .part L_0x55d0c5fb3fb0, 0, 1;
L_0x55d0c5fb2490 .part L_0x55d0c5fb3e70, 1, 1;
L_0x55d0c5fb25c0 .part L_0x55d0c5fb3f10, 1, 1;
L_0x55d0c5fb26f0 .part L_0x55d0c5fb3fb0, 1, 1;
L_0x55d0c5fb2e30 .part L_0x55d0c5fb3e70, 2, 1;
L_0x55d0c5fb2f60 .part L_0x55d0c5fb3f10, 2, 1;
L_0x55d0c5fb30e0 .part L_0x55d0c5fb3fb0, 2, 1;
L_0x55d0c5fb36b0 .part L_0x55d0c5fb3e70, 3, 1;
L_0x55d0c5fb3870 .part L_0x55d0c5fb3f10, 3, 1;
L_0x55d0c5fb3a30 .part L_0x55d0c5fb3fb0, 3, 1;
L_0x55d0c5fb3c60 .concat8 [ 1 1 1 1], L_0x55d0c5fb1700, L_0x55d0c5fb2020, L_0x55d0c5fb28d0, L_0x55d0c5fb3280;
L_0x55d0c5fb3d00 .concat8 [ 1 1 1 1], L_0x55d0c5fb1b10, L_0x55d0c5fb2380, L_0x55d0c5fb2d20, L_0x55d0c5fb35a0;
S_0x55d0c43877f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4393a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb0cc0 .functor XOR 1, L_0x55d0c5fb1c20, L_0x55d0c5fb1d50, C4<0>, C4<0>;
L_0x55d0c5fb1700 .functor XOR 1, L_0x55d0c5fb0cc0, L_0x55d0c5fb1e80, C4<0>, C4<0>;
L_0x55d0c5fb17c0 .functor AND 1, L_0x55d0c5fb1c20, L_0x55d0c5fb1d50, C4<1>, C4<1>;
L_0x55d0c5fb18d0 .functor AND 1, L_0x55d0c5fb1c20, L_0x55d0c5fb1e80, C4<1>, C4<1>;
L_0x55d0c5fb1990 .functor AND 1, L_0x55d0c5fb1d50, L_0x55d0c5fb1e80, C4<1>, C4<1>;
L_0x55d0c5fb1a00 .functor OR 1, L_0x55d0c5fb17c0, L_0x55d0c5fb18d0, C4<0>, C4<0>;
L_0x55d0c5fb1b10 .functor OR 1, L_0x55d0c5fb1990, L_0x55d0c5fb1a00, C4<0>, C4<0>;
v0x55d0c577cb10_0 .net "a", 0 0, L_0x55d0c5fb1c20;  1 drivers
v0x55d0c577cbd0_0 .net "b", 0 0, L_0x55d0c5fb1d50;  1 drivers
v0x55d0c5773280_0 .net "ca", 0 0, L_0x55d0c5fb1b10;  1 drivers
v0x55d0c5776a70_0 .net "cin", 0 0, L_0x55d0c5fb1e80;  1 drivers
v0x55d0c5776b10_0 .net "sum", 0 0, L_0x55d0c5fb1700;  1 drivers
v0x55d0c5774e90_0 .net "w1", 0 0, L_0x55d0c5fb0cc0;  1 drivers
v0x55d0c5774f30_0 .net "w2", 0 0, L_0x55d0c5fb17c0;  1 drivers
v0x55d0c5768d90_0 .net "w3", 0 0, L_0x55d0c5fb18d0;  1 drivers
v0x55d0c5768e50_0 .net "w4", 0 0, L_0x55d0c5fb1990;  1 drivers
v0x55d0c5768700_0 .net "w5", 0 0, L_0x55d0c5fb1a00;  1 drivers
S_0x55d0c437c030 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4393a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb1fb0 .functor XOR 1, L_0x55d0c5fb2490, L_0x55d0c5fb25c0, C4<0>, C4<0>;
L_0x55d0c5fb2020 .functor XOR 1, L_0x55d0c5fb1fb0, L_0x55d0c5fb26f0, C4<0>, C4<0>;
L_0x55d0c5fb2090 .functor AND 1, L_0x55d0c5fb2490, L_0x55d0c5fb25c0, C4<1>, C4<1>;
L_0x55d0c5fb2100 .functor AND 1, L_0x55d0c5fb2490, L_0x55d0c5fb26f0, C4<1>, C4<1>;
L_0x55d0c5fb21c0 .functor AND 1, L_0x55d0c5fb25c0, L_0x55d0c5fb26f0, C4<1>, C4<1>;
L_0x55d0c5fb2230 .functor OR 1, L_0x55d0c5fb2090, L_0x55d0c5fb2100, C4<0>, C4<0>;
L_0x55d0c5fb2380 .functor OR 1, L_0x55d0c5fb21c0, L_0x55d0c5fb2230, C4<0>, C4<0>;
v0x55d0c5770a50_0 .net "a", 0 0, L_0x55d0c5fb2490;  1 drivers
v0x55d0c5770b10_0 .net "b", 0 0, L_0x55d0c5fb25c0;  1 drivers
v0x55d0c5770350_0 .net "ca", 0 0, L_0x55d0c5fb2380;  1 drivers
v0x55d0c57684b0_0 .net "cin", 0 0, L_0x55d0c5fb26f0;  1 drivers
v0x55d0c5768550_0 .net "sum", 0 0, L_0x55d0c5fb2020;  1 drivers
v0x55d0c576a7a0_0 .net "w1", 0 0, L_0x55d0c5fb1fb0;  1 drivers
v0x55d0c576a840_0 .net "w2", 0 0, L_0x55d0c5fb2090;  1 drivers
v0x55d0c576fcb0_0 .net "w3", 0 0, L_0x55d0c5fb2100;  1 drivers
v0x55d0c576fd70_0 .net "w4", 0 0, L_0x55d0c5fb21c0;  1 drivers
v0x55d0c576df90_0 .net "w5", 0 0, L_0x55d0c5fb2230;  1 drivers
S_0x55d0c436df70 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4393a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb2860 .functor XOR 1, L_0x55d0c5fb2e30, L_0x55d0c5fb2f60, C4<0>, C4<0>;
L_0x55d0c5fb28d0 .functor XOR 1, L_0x55d0c5fb2860, L_0x55d0c5fb30e0, C4<0>, C4<0>;
L_0x55d0c5fb2990 .functor AND 1, L_0x55d0c5fb2e30, L_0x55d0c5fb2f60, C4<1>, C4<1>;
L_0x55d0c5fb2aa0 .functor AND 1, L_0x55d0c5fb2e30, L_0x55d0c5fb30e0, C4<1>, C4<1>;
L_0x55d0c5fb2b60 .functor AND 1, L_0x55d0c5fb2f60, L_0x55d0c5fb30e0, C4<1>, C4<1>;
L_0x55d0c5fb2bd0 .functor OR 1, L_0x55d0c5fb2990, L_0x55d0c5fb2aa0, C4<0>, C4<0>;
L_0x55d0c5fb2d20 .functor OR 1, L_0x55d0c5fb2b60, L_0x55d0c5fb2bd0, C4<0>, C4<0>;
v0x55d0c576c3b0_0 .net "a", 0 0, L_0x55d0c5fb2e30;  1 drivers
v0x55d0c576c450_0 .net "b", 0 0, L_0x55d0c5fb2f60;  1 drivers
v0x55d0c5762b20_0 .net "ca", 0 0, L_0x55d0c5fb2d20;  1 drivers
v0x55d0c5766310_0 .net "cin", 0 0, L_0x55d0c5fb30e0;  1 drivers
v0x55d0c57663d0_0 .net "sum", 0 0, L_0x55d0c5fb28d0;  1 drivers
v0x55d0c5764730_0 .net "w1", 0 0, L_0x55d0c5fb2860;  1 drivers
v0x55d0c57647f0_0 .net "w2", 0 0, L_0x55d0c5fb2990;  1 drivers
v0x55d0c574f9c0_0 .net "w3", 0 0, L_0x55d0c5fb2aa0;  1 drivers
v0x55d0c574fa60_0 .net "w4", 0 0, L_0x55d0c5fb2b60;  1 drivers
v0x55d0c574f330_0 .net "w5", 0 0, L_0x55d0c5fb2bd0;  1 drivers
S_0x55d0c43627b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4393a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb3210 .functor XOR 1, L_0x55d0c5fb36b0, L_0x55d0c5fb3870, C4<0>, C4<0>;
L_0x55d0c5fb3280 .functor XOR 1, L_0x55d0c5fb3210, L_0x55d0c5fb3a30, C4<0>, C4<0>;
L_0x55d0c5fb32f0 .functor AND 1, L_0x55d0c5fb36b0, L_0x55d0c5fb3870, C4<1>, C4<1>;
L_0x55d0c5fb3360 .functor AND 1, L_0x55d0c5fb36b0, L_0x55d0c5fb3a30, C4<1>, C4<1>;
L_0x55d0c5fb3420 .functor AND 1, L_0x55d0c5fb3870, L_0x55d0c5fb3a30, C4<1>, C4<1>;
L_0x55d0c5fb3490 .functor OR 1, L_0x55d0c5fb32f0, L_0x55d0c5fb3360, C4<0>, C4<0>;
L_0x55d0c5fb35a0 .functor OR 1, L_0x55d0c5fb3420, L_0x55d0c5fb3490, C4<0>, C4<0>;
v0x55d0c5760160_0 .net "a", 0 0, L_0x55d0c5fb36b0;  1 drivers
v0x55d0c575fa60_0 .net "b", 0 0, L_0x55d0c5fb3870;  1 drivers
v0x55d0c575fb20_0 .net "ca", 0 0, L_0x55d0c5fb35a0;  1 drivers
v0x55d0c574f0e0_0 .net "cin", 0 0, L_0x55d0c5fb3a30;  1 drivers
v0x55d0c574f1a0_0 .net "sum", 0 0, L_0x55d0c5fb3280;  1 drivers
v0x55d0c57577d0_0 .net "w1", 0 0, L_0x55d0c5fb3210;  1 drivers
v0x55d0c5757890_0 .net "w2", 0 0, L_0x55d0c5fb32f0;  1 drivers
v0x55d0c5757140_0 .net "w3", 0 0, L_0x55d0c5fb3360;  1 drivers
v0x55d0c57571e0_0 .net "w4", 0 0, L_0x55d0c5fb3420;  1 drivers
v0x55d0c575f520_0 .net "w5", 0 0, L_0x55d0c5fb3490;  1 drivers
S_0x55d0c4356550 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c439f210;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c570a860_0 .net "a", 3 0, L_0x55d0c5fb6800;  1 drivers
v0x55d0c573ccb0_0 .net "b", 3 0, L_0x55d0c5fb68f0;  1 drivers
v0x55d0c573c560_0 .net "ca", 3 0, L_0x55d0c5fb6690;  1 drivers
v0x55d0c570a5c0_0 .net "cin", 3 0, L_0x55d0c5fb69e0;  1 drivers
v0x55d0c571b790_0 .net "sum", 3 0, L_0x55d0c5fb65f0;  1 drivers
L_0x55d0c5fb45b0 .part L_0x55d0c5fb6800, 0, 1;
L_0x55d0c5fb46e0 .part L_0x55d0c5fb68f0, 0, 1;
L_0x55d0c5fb4810 .part L_0x55d0c5fb69e0, 0, 1;
L_0x55d0c5fb4e20 .part L_0x55d0c5fb6800, 1, 1;
L_0x55d0c5fb4f50 .part L_0x55d0c5fb68f0, 1, 1;
L_0x55d0c5fb5080 .part L_0x55d0c5fb69e0, 1, 1;
L_0x55d0c5fb57c0 .part L_0x55d0c5fb6800, 2, 1;
L_0x55d0c5fb58f0 .part L_0x55d0c5fb68f0, 2, 1;
L_0x55d0c5fb5a70 .part L_0x55d0c5fb69e0, 2, 1;
L_0x55d0c5fb6040 .part L_0x55d0c5fb6800, 3, 1;
L_0x55d0c5fb6200 .part L_0x55d0c5fb68f0, 3, 1;
L_0x55d0c5fb63c0 .part L_0x55d0c5fb69e0, 3, 1;
L_0x55d0c5fb65f0 .concat8 [ 1 1 1 1], L_0x55d0c5fb4050, L_0x55d0c5fb49b0, L_0x55d0c5fb5260, L_0x55d0c5fb5c10;
L_0x55d0c5fb6690 .concat8 [ 1 1 1 1], L_0x55d0c5fb44a0, L_0x55d0c5fb4d10, L_0x55d0c5fb56b0, L_0x55d0c5fb5f30;
S_0x55d0c434ad90 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4356550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb3bf0 .functor XOR 1, L_0x55d0c5fb45b0, L_0x55d0c5fb46e0, C4<0>, C4<0>;
L_0x55d0c5fb4050 .functor XOR 1, L_0x55d0c5fb3bf0, L_0x55d0c5fb4810, C4<0>, C4<0>;
L_0x55d0c5fb4110 .functor AND 1, L_0x55d0c5fb45b0, L_0x55d0c5fb46e0, C4<1>, C4<1>;
L_0x55d0c5fb4220 .functor AND 1, L_0x55d0c5fb45b0, L_0x55d0c5fb4810, C4<1>, C4<1>;
L_0x55d0c5fb42e0 .functor AND 1, L_0x55d0c5fb46e0, L_0x55d0c5fb4810, C4<1>, C4<1>;
L_0x55d0c5fb4350 .functor OR 1, L_0x55d0c5fb4110, L_0x55d0c5fb4220, C4<0>, C4<0>;
L_0x55d0c5fb44a0 .functor OR 1, L_0x55d0c5fb42e0, L_0x55d0c5fb4350, C4<0>, C4<0>;
v0x55d0c575adf0_0 .net "a", 0 0, L_0x55d0c5fb45b0;  1 drivers
v0x55d0c575ae90_0 .net "b", 0 0, L_0x55d0c5fb46e0;  1 drivers
v0x55d0c5751560_0 .net "ca", 0 0, L_0x55d0c5fb44a0;  1 drivers
v0x55d0c5754d50_0 .net "cin", 0 0, L_0x55d0c5fb4810;  1 drivers
v0x55d0c5754e10_0 .net "sum", 0 0, L_0x55d0c5fb4050;  1 drivers
v0x55d0c5753170_0 .net "w1", 0 0, L_0x55d0c5fb3bf0;  1 drivers
v0x55d0c5753230_0 .net "w2", 0 0, L_0x55d0c5fb4110;  1 drivers
v0x55d0c5747070_0 .net "w3", 0 0, L_0x55d0c5fb4220;  1 drivers
v0x55d0c5747110_0 .net "w4", 0 0, L_0x55d0c5fb42e0;  1 drivers
v0x55d0c57469e0_0 .net "w5", 0 0, L_0x55d0c5fb4350;  1 drivers
S_0x55d0c433e090 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4356550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb4940 .functor XOR 1, L_0x55d0c5fb4e20, L_0x55d0c5fb4f50, C4<0>, C4<0>;
L_0x55d0c5fb49b0 .functor XOR 1, L_0x55d0c5fb4940, L_0x55d0c5fb5080, C4<0>, C4<0>;
L_0x55d0c5fb4a20 .functor AND 1, L_0x55d0c5fb4e20, L_0x55d0c5fb4f50, C4<1>, C4<1>;
L_0x55d0c5fb4a90 .functor AND 1, L_0x55d0c5fb4e20, L_0x55d0c5fb5080, C4<1>, C4<1>;
L_0x55d0c5fb4b50 .functor AND 1, L_0x55d0c5fb4f50, L_0x55d0c5fb5080, C4<1>, C4<1>;
L_0x55d0c5fb4bc0 .functor OR 1, L_0x55d0c5fb4a20, L_0x55d0c5fb4a90, C4<0>, C4<0>;
L_0x55d0c5fb4d10 .functor OR 1, L_0x55d0c5fb4b50, L_0x55d0c5fb4bc0, C4<0>, C4<0>;
v0x55d0c574ed30_0 .net "a", 0 0, L_0x55d0c5fb4e20;  1 drivers
v0x55d0c574edd0_0 .net "b", 0 0, L_0x55d0c5fb4f50;  1 drivers
v0x55d0c574e630_0 .net "ca", 0 0, L_0x55d0c5fb4d10;  1 drivers
v0x55d0c5746790_0 .net "cin", 0 0, L_0x55d0c5fb5080;  1 drivers
v0x55d0c5746850_0 .net "sum", 0 0, L_0x55d0c5fb49b0;  1 drivers
v0x55d0c5748a80_0 .net "w1", 0 0, L_0x55d0c5fb4940;  1 drivers
v0x55d0c5748b40_0 .net "w2", 0 0, L_0x55d0c5fb4a20;  1 drivers
v0x55d0c574df90_0 .net "w3", 0 0, L_0x55d0c5fb4a90;  1 drivers
v0x55d0c574e030_0 .net "w4", 0 0, L_0x55d0c5fb4b50;  1 drivers
v0x55d0c574c270_0 .net "w5", 0 0, L_0x55d0c5fb4bc0;  1 drivers
S_0x55d0c43328d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4356550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb51f0 .functor XOR 1, L_0x55d0c5fb57c0, L_0x55d0c5fb58f0, C4<0>, C4<0>;
L_0x55d0c5fb5260 .functor XOR 1, L_0x55d0c5fb51f0, L_0x55d0c5fb5a70, C4<0>, C4<0>;
L_0x55d0c5fb5320 .functor AND 1, L_0x55d0c5fb57c0, L_0x55d0c5fb58f0, C4<1>, C4<1>;
L_0x55d0c5fb5430 .functor AND 1, L_0x55d0c5fb57c0, L_0x55d0c5fb5a70, C4<1>, C4<1>;
L_0x55d0c5fb54f0 .functor AND 1, L_0x55d0c5fb58f0, L_0x55d0c5fb5a70, C4<1>, C4<1>;
L_0x55d0c5fb5560 .functor OR 1, L_0x55d0c5fb5320, L_0x55d0c5fb5430, C4<0>, C4<0>;
L_0x55d0c5fb56b0 .functor OR 1, L_0x55d0c5fb54f0, L_0x55d0c5fb5560, C4<0>, C4<0>;
v0x55d0c574a690_0 .net "a", 0 0, L_0x55d0c5fb57c0;  1 drivers
v0x55d0c574a750_0 .net "b", 0 0, L_0x55d0c5fb58f0;  1 drivers
v0x55d0c5740e00_0 .net "ca", 0 0, L_0x55d0c5fb56b0;  1 drivers
v0x55d0c57445f0_0 .net "cin", 0 0, L_0x55d0c5fb5a70;  1 drivers
v0x55d0c5744690_0 .net "sum", 0 0, L_0x55d0c5fb5260;  1 drivers
v0x55d0c5742a10_0 .net "w1", 0 0, L_0x55d0c5fb51f0;  1 drivers
v0x55d0c5742ab0_0 .net "w2", 0 0, L_0x55d0c5fb5320;  1 drivers
v0x55d0c56e8810_0 .net "w3", 0 0, L_0x55d0c5fb5430;  1 drivers
v0x55d0c56e88d0_0 .net "w4", 0 0, L_0x55d0c5fb54f0;  1 drivers
v0x55d0c573da40_0 .net "w5", 0 0, L_0x55d0c5fb5560;  1 drivers
S_0x55d0c4326670 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4356550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb5ba0 .functor XOR 1, L_0x55d0c5fb6040, L_0x55d0c5fb6200, C4<0>, C4<0>;
L_0x55d0c5fb5c10 .functor XOR 1, L_0x55d0c5fb5ba0, L_0x55d0c5fb63c0, C4<0>, C4<0>;
L_0x55d0c5fb5c80 .functor AND 1, L_0x55d0c5fb6040, L_0x55d0c5fb6200, C4<1>, C4<1>;
L_0x55d0c5fb5cf0 .functor AND 1, L_0x55d0c5fb6040, L_0x55d0c5fb63c0, C4<1>, C4<1>;
L_0x55d0c5fb5db0 .functor AND 1, L_0x55d0c5fb6200, L_0x55d0c5fb63c0, C4<1>, C4<1>;
L_0x55d0c5fb5e20 .functor OR 1, L_0x55d0c5fb5c80, L_0x55d0c5fb5cf0, C4<0>, C4<0>;
L_0x55d0c5fb5f30 .functor OR 1, L_0x55d0c5fb5db0, L_0x55d0c5fb5e20, C4<0>, C4<0>;
v0x55d0c573d730_0 .net "a", 0 0, L_0x55d0c5fb6040;  1 drivers
v0x55d0c573d7f0_0 .net "b", 0 0, L_0x55d0c5fb6200;  1 drivers
v0x55d0c56e9160_0 .net "ca", 0 0, L_0x55d0c5fb5f30;  1 drivers
v0x55d0c56e8d60_0 .net "cin", 0 0, L_0x55d0c5fb63c0;  1 drivers
v0x55d0c56e8e00_0 .net "sum", 0 0, L_0x55d0c5fb5c10;  1 drivers
v0x55d0c56e8ab0_0 .net "w1", 0 0, L_0x55d0c5fb5ba0;  1 drivers
v0x55d0c56e8b50_0 .net "w2", 0 0, L_0x55d0c5fb5c80;  1 drivers
v0x55d0c570af40_0 .net "w3", 0 0, L_0x55d0c5fb5cf0;  1 drivers
v0x55d0c570b000_0 .net "w4", 0 0, L_0x55d0c5fb5db0;  1 drivers
v0x55d0c570ab10_0 .net "w5", 0 0, L_0x55d0c5fb5e20;  1 drivers
S_0x55d0c431aeb0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c443d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c56a0e90_0 .net "a", 15 0, L_0x55d0c5fc26f0;  1 drivers
v0x55d0c5690510_0 .net "b", 15 0, L_0x55d0c5fc27e0;  1 drivers
v0x55d0c5698c00_0 .net "ca", 15 0, L_0x55d0c5fc2560;  1 drivers
v0x55d0c5698570_0 .net "cin", 15 0, L_0x55d0c5fc28d0;  1 drivers
v0x55d0c56a08c0_0 .net "sum", 15 0, L_0x55d0c5fc2420;  1 drivers
L_0x55d0c5fbca50 .part L_0x55d0c5fc26f0, 0, 8;
L_0x55d0c5fbcaf0 .part L_0x55d0c5fc27e0, 0, 8;
L_0x55d0c5fbcb90 .part L_0x55d0c5fc28d0, 0, 8;
L_0x55d0c5fc2150 .part L_0x55d0c5fc26f0, 8, 8;
L_0x55d0c5fc2240 .part L_0x55d0c5fc27e0, 8, 8;
L_0x55d0c5fc2330 .part L_0x55d0c5fc28d0, 8, 8;
L_0x55d0c5fc2420 .concat8 [ 8 8 0 0], L_0x55d0c5fbc780, L_0x55d0c5fc1e80;
L_0x55d0c5fc2560 .concat8 [ 8 8 0 0], L_0x55d0c5fbc8c0, L_0x55d0c5fc1fc0;
S_0x55d0c430d730 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c431aeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c56ded60_0 .net "a", 7 0, L_0x55d0c5fbca50;  1 drivers
v0x55d0c56de6d0_0 .net "b", 7 0, L_0x55d0c5fbcaf0;  1 drivers
v0x55d0c56e6a20_0 .net "ca", 7 0, L_0x55d0c5fbc8c0;  1 drivers
v0x55d0c56e6320_0 .net "cin", 7 0, L_0x55d0c5fbcb90;  1 drivers
v0x55d0c56de480_0 .net "sum", 7 0, L_0x55d0c5fbc780;  1 drivers
L_0x55d0c5fb9c20 .part L_0x55d0c5fbca50, 0, 4;
L_0x55d0c5fb9cc0 .part L_0x55d0c5fbcaf0, 0, 4;
L_0x55d0c5fb9d60 .part L_0x55d0c5fbcb90, 0, 4;
L_0x55d0c5fbc4b0 .part L_0x55d0c5fbca50, 4, 4;
L_0x55d0c5fbc5a0 .part L_0x55d0c5fbcaf0, 4, 4;
L_0x55d0c5fbc690 .part L_0x55d0c5fbcb90, 4, 4;
L_0x55d0c5fbc780 .concat8 [ 4 4 0 0], L_0x55d0c5fb9a10, L_0x55d0c5fbc2a0;
L_0x55d0c5fbc8c0 .concat8 [ 4 4 0 0], L_0x55d0c5fb9ab0, L_0x55d0c5fbc340;
S_0x55d0c4301f70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c430d730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c57011f0_0 .net "a", 3 0, L_0x55d0c5fb9c20;  1 drivers
v0x55d0c5709540_0 .net "b", 3 0, L_0x55d0c5fb9cc0;  1 drivers
v0x55d0c5708e40_0 .net "ca", 3 0, L_0x55d0c5fb9ab0;  1 drivers
v0x55d0c5700fa0_0 .net "cin", 3 0, L_0x55d0c5fb9d60;  1 drivers
v0x55d0c5703290_0 .net "sum", 3 0, L_0x55d0c5fb9a10;  1 drivers
L_0x55d0c5fb7a30 .part L_0x55d0c5fb9c20, 0, 1;
L_0x55d0c5fb7b60 .part L_0x55d0c5fb9cc0, 0, 1;
L_0x55d0c5fb7c90 .part L_0x55d0c5fb9d60, 0, 1;
L_0x55d0c5fb8260 .part L_0x55d0c5fb9c20, 1, 1;
L_0x55d0c5fb8390 .part L_0x55d0c5fb9cc0, 1, 1;
L_0x55d0c5fb84c0 .part L_0x55d0c5fb9d60, 1, 1;
L_0x55d0c5fb8b80 .part L_0x55d0c5fb9c20, 2, 1;
L_0x55d0c5fb8cb0 .part L_0x55d0c5fb9cc0, 2, 1;
L_0x55d0c5fb8e30 .part L_0x55d0c5fb9d60, 2, 1;
L_0x55d0c5fb9400 .part L_0x55d0c5fb9c20, 3, 1;
L_0x55d0c5fb9620 .part L_0x55d0c5fb9cc0, 3, 1;
L_0x55d0c5fb97e0 .part L_0x55d0c5fb9d60, 3, 1;
L_0x55d0c5fb9a10 .concat8 [ 1 1 1 1], L_0x55d0c5fb7510, L_0x55d0c5fb7e30, L_0x55d0c5fb8660, L_0x55d0c5fb8fd0;
L_0x55d0c5fb9ab0 .concat8 [ 1 1 1 1], L_0x55d0c5fb7920, L_0x55d0c5fb8150, L_0x55d0c5fb8a70, L_0x55d0c5fb92f0;
S_0x55d0c42f5d10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4301f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb6580 .functor XOR 1, L_0x55d0c5fb7a30, L_0x55d0c5fb7b60, C4<0>, C4<0>;
L_0x55d0c5fb7510 .functor XOR 1, L_0x55d0c5fb6580, L_0x55d0c5fb7c90, C4<0>, C4<0>;
L_0x55d0c5fb75d0 .functor AND 1, L_0x55d0c5fb7a30, L_0x55d0c5fb7b60, C4<1>, C4<1>;
L_0x55d0c5fb76e0 .functor AND 1, L_0x55d0c5fb7a30, L_0x55d0c5fb7c90, C4<1>, C4<1>;
L_0x55d0c5fb77a0 .functor AND 1, L_0x55d0c5fb7b60, L_0x55d0c5fb7c90, C4<1>, C4<1>;
L_0x55d0c5fb7810 .functor OR 1, L_0x55d0c5fb75d0, L_0x55d0c5fb76e0, C4<0>, C4<0>;
L_0x55d0c5fb7920 .functor OR 1, L_0x55d0c5fb77a0, L_0x55d0c5fb7810, C4<0>, C4<0>;
v0x55d0c573a4d0_0 .net "a", 0 0, L_0x55d0c5fb7a30;  1 drivers
v0x55d0c573a570_0 .net "b", 0 0, L_0x55d0c5fb7b60;  1 drivers
v0x55d0c57387b0_0 .net "ca", 0 0, L_0x55d0c5fb7920;  1 drivers
v0x55d0c5736bd0_0 .net "cin", 0 0, L_0x55d0c5fb7c90;  1 drivers
v0x55d0c5736c90_0 .net "sum", 0 0, L_0x55d0c5fb7510;  1 drivers
v0x55d0c571d330_0 .net "w1", 0 0, L_0x55d0c5fb6580;  1 drivers
v0x55d0c571d3f0_0 .net "w2", 0 0, L_0x55d0c5fb75d0;  1 drivers
v0x55d0c5720b20_0 .net "w3", 0 0, L_0x55d0c5fb76e0;  1 drivers
v0x55d0c5720bc0_0 .net "w4", 0 0, L_0x55d0c5fb77a0;  1 drivers
v0x55d0c571ef40_0 .net "w5", 0 0, L_0x55d0c5fb7810;  1 drivers
S_0x55d0c42ea550 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4301f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb7dc0 .functor XOR 1, L_0x55d0c5fb8260, L_0x55d0c5fb8390, C4<0>, C4<0>;
L_0x55d0c5fb7e30 .functor XOR 1, L_0x55d0c5fb7dc0, L_0x55d0c5fb84c0, C4<0>, C4<0>;
L_0x55d0c5fb7ea0 .functor AND 1, L_0x55d0c5fb8260, L_0x55d0c5fb8390, C4<1>, C4<1>;
L_0x55d0c5fb7f10 .functor AND 1, L_0x55d0c5fb8260, L_0x55d0c5fb84c0, C4<1>, C4<1>;
L_0x55d0c5fb7fd0 .functor AND 1, L_0x55d0c5fb8390, L_0x55d0c5fb84c0, C4<1>, C4<1>;
L_0x55d0c5fb8040 .functor OR 1, L_0x55d0c5fb7ea0, L_0x55d0c5fb7f10, C4<0>, C4<0>;
L_0x55d0c5fb8150 .functor OR 1, L_0x55d0c5fb7fd0, L_0x55d0c5fb8040, C4<0>, C4<0>;
v0x55d0c5712e40_0 .net "a", 0 0, L_0x55d0c5fb8260;  1 drivers
v0x55d0c5712ee0_0 .net "b", 0 0, L_0x55d0c5fb8390;  1 drivers
v0x55d0c57127b0_0 .net "ca", 0 0, L_0x55d0c5fb8150;  1 drivers
v0x55d0c571ab00_0 .net "cin", 0 0, L_0x55d0c5fb84c0;  1 drivers
v0x55d0c571abc0_0 .net "sum", 0 0, L_0x55d0c5fb7e30;  1 drivers
v0x55d0c571a400_0 .net "w1", 0 0, L_0x55d0c5fb7dc0;  1 drivers
v0x55d0c571a4c0_0 .net "w2", 0 0, L_0x55d0c5fb7ea0;  1 drivers
v0x55d0c5712560_0 .net "w3", 0 0, L_0x55d0c5fb7f10;  1 drivers
v0x55d0c5712600_0 .net "w4", 0 0, L_0x55d0c5fb7fd0;  1 drivers
v0x55d0c5714850_0 .net "w5", 0 0, L_0x55d0c5fb8040;  1 drivers
S_0x55d0c42dd850 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4301f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb85f0 .functor XOR 1, L_0x55d0c5fb8b80, L_0x55d0c5fb8cb0, C4<0>, C4<0>;
L_0x55d0c5fb8660 .functor XOR 1, L_0x55d0c5fb85f0, L_0x55d0c5fb8e30, C4<0>, C4<0>;
L_0x55d0c5fb8720 .functor AND 1, L_0x55d0c5fb8b80, L_0x55d0c5fb8cb0, C4<1>, C4<1>;
L_0x55d0c5fb8830 .functor AND 1, L_0x55d0c5fb8b80, L_0x55d0c5fb8e30, C4<1>, C4<1>;
L_0x55d0c5fb88f0 .functor AND 1, L_0x55d0c5fb8cb0, L_0x55d0c5fb8e30, C4<1>, C4<1>;
L_0x55d0c5fb8960 .functor OR 1, L_0x55d0c5fb8720, L_0x55d0c5fb8830, C4<0>, C4<0>;
L_0x55d0c5fb8a70 .functor OR 1, L_0x55d0c5fb88f0, L_0x55d0c5fb8960, C4<0>, C4<0>;
v0x55d0c5719d60_0 .net "a", 0 0, L_0x55d0c5fb8b80;  1 drivers
v0x55d0c5719e20_0 .net "b", 0 0, L_0x55d0c5fb8cb0;  1 drivers
v0x55d0c5718040_0 .net "ca", 0 0, L_0x55d0c5fb8a70;  1 drivers
v0x55d0c5716460_0 .net "cin", 0 0, L_0x55d0c5fb8e30;  1 drivers
v0x55d0c5716500_0 .net "sum", 0 0, L_0x55d0c5fb8660;  1 drivers
v0x55d0c570cbd0_0 .net "w1", 0 0, L_0x55d0c5fb85f0;  1 drivers
v0x55d0c570cc70_0 .net "w2", 0 0, L_0x55d0c5fb8720;  1 drivers
v0x55d0c57103c0_0 .net "w3", 0 0, L_0x55d0c5fb8830;  1 drivers
v0x55d0c5710480_0 .net "w4", 0 0, L_0x55d0c5fb88f0;  1 drivers
v0x55d0c570e7e0_0 .net "w5", 0 0, L_0x55d0c5fb8960;  1 drivers
S_0x55d0c42d2090 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4301f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb8f60 .functor XOR 1, L_0x55d0c5fb9400, L_0x55d0c5fb9620, C4<0>, C4<0>;
L_0x55d0c5fb8fd0 .functor XOR 1, L_0x55d0c5fb8f60, L_0x55d0c5fb97e0, C4<0>, C4<0>;
L_0x55d0c5fb9040 .functor AND 1, L_0x55d0c5fb9400, L_0x55d0c5fb9620, C4<1>, C4<1>;
L_0x55d0c5fb90b0 .functor AND 1, L_0x55d0c5fb9400, L_0x55d0c5fb97e0, C4<1>, C4<1>;
L_0x55d0c5fb9170 .functor AND 1, L_0x55d0c5fb9620, L_0x55d0c5fb97e0, C4<1>, C4<1>;
L_0x55d0c5fb91e0 .functor OR 1, L_0x55d0c5fb9040, L_0x55d0c5fb90b0, C4<0>, C4<0>;
L_0x55d0c5fb92f0 .functor OR 1, L_0x55d0c5fb9170, L_0x55d0c5fb91e0, C4<0>, C4<0>;
v0x55d0c56f9a70_0 .net "a", 0 0, L_0x55d0c5fb9400;  1 drivers
v0x55d0c56f9b30_0 .net "b", 0 0, L_0x55d0c5fb9620;  1 drivers
v0x55d0c56f93e0_0 .net "ca", 0 0, L_0x55d0c5fb92f0;  1 drivers
v0x55d0c570a210_0 .net "cin", 0 0, L_0x55d0c5fb97e0;  1 drivers
v0x55d0c570a2b0_0 .net "sum", 0 0, L_0x55d0c5fb8fd0;  1 drivers
v0x55d0c5709b10_0 .net "w1", 0 0, L_0x55d0c5fb8f60;  1 drivers
v0x55d0c5709bb0_0 .net "w2", 0 0, L_0x55d0c5fb9040;  1 drivers
v0x55d0c56f9190_0 .net "w3", 0 0, L_0x55d0c5fb90b0;  1 drivers
v0x55d0c56f9250_0 .net "w4", 0 0, L_0x55d0c5fb9170;  1 drivers
v0x55d0c5701880_0 .net "w5", 0 0, L_0x55d0c5fb91e0;  1 drivers
S_0x55d0c42c5e30 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c430d730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c56d6f50_0 .net "a", 3 0, L_0x55d0c5fbc4b0;  1 drivers
v0x55d0c56d68c0_0 .net "b", 3 0, L_0x55d0c5fbc5a0;  1 drivers
v0x55d0c56e76f0_0 .net "ca", 3 0, L_0x55d0c5fbc340;  1 drivers
v0x55d0c56e6ff0_0 .net "cin", 3 0, L_0x55d0c5fbc690;  1 drivers
v0x55d0c56d6670_0 .net "sum", 3 0, L_0x55d0c5fbc2a0;  1 drivers
L_0x55d0c5fba320 .part L_0x55d0c5fbc4b0, 0, 1;
L_0x55d0c5fba450 .part L_0x55d0c5fbc5a0, 0, 1;
L_0x55d0c5fba580 .part L_0x55d0c5fbc690, 0, 1;
L_0x55d0c5fbab50 .part L_0x55d0c5fbc4b0, 1, 1;
L_0x55d0c5fbac80 .part L_0x55d0c5fbc5a0, 1, 1;
L_0x55d0c5fbadb0 .part L_0x55d0c5fbc690, 1, 1;
L_0x55d0c5fbb470 .part L_0x55d0c5fbc4b0, 2, 1;
L_0x55d0c5fbb5a0 .part L_0x55d0c5fbc5a0, 2, 1;
L_0x55d0c5fbb720 .part L_0x55d0c5fbc690, 2, 1;
L_0x55d0c5fbbcf0 .part L_0x55d0c5fbc4b0, 3, 1;
L_0x55d0c5fbbeb0 .part L_0x55d0c5fbc5a0, 3, 1;
L_0x55d0c5fbc070 .part L_0x55d0c5fbc690, 3, 1;
L_0x55d0c5fbc2a0 .concat8 [ 1 1 1 1], L_0x55d0c5fb9e00, L_0x55d0c5fba720, L_0x55d0c5fbaf50, L_0x55d0c5fbb8c0;
L_0x55d0c5fbc340 .concat8 [ 1 1 1 1], L_0x55d0c5fba210, L_0x55d0c5fbaa40, L_0x55d0c5fbb360, L_0x55d0c5fbbbe0;
S_0x55d0c42ba670 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c42c5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fb99a0 .functor XOR 1, L_0x55d0c5fba320, L_0x55d0c5fba450, C4<0>, C4<0>;
L_0x55d0c5fb9e00 .functor XOR 1, L_0x55d0c5fb99a0, L_0x55d0c5fba580, C4<0>, C4<0>;
L_0x55d0c5fb9ec0 .functor AND 1, L_0x55d0c5fba320, L_0x55d0c5fba450, C4<1>, C4<1>;
L_0x55d0c5fb9fd0 .functor AND 1, L_0x55d0c5fba320, L_0x55d0c5fba580, C4<1>, C4<1>;
L_0x55d0c5fba090 .functor AND 1, L_0x55d0c5fba450, L_0x55d0c5fba580, C4<1>, C4<1>;
L_0x55d0c5fba100 .functor OR 1, L_0x55d0c5fb9ec0, L_0x55d0c5fb9fd0, C4<0>, C4<0>;
L_0x55d0c5fba210 .functor OR 1, L_0x55d0c5fba090, L_0x55d0c5fba100, C4<0>, C4<0>;
v0x55d0c57087a0_0 .net "a", 0 0, L_0x55d0c5fba320;  1 drivers
v0x55d0c5708840_0 .net "b", 0 0, L_0x55d0c5fba450;  1 drivers
v0x55d0c5706a80_0 .net "ca", 0 0, L_0x55d0c5fba210;  1 drivers
v0x55d0c5704ea0_0 .net "cin", 0 0, L_0x55d0c5fba580;  1 drivers
v0x55d0c5704f60_0 .net "sum", 0 0, L_0x55d0c5fb9e00;  1 drivers
v0x55d0c56fb610_0 .net "w1", 0 0, L_0x55d0c5fb99a0;  1 drivers
v0x55d0c56fb6d0_0 .net "w2", 0 0, L_0x55d0c5fb9ec0;  1 drivers
v0x55d0c56fee00_0 .net "w3", 0 0, L_0x55d0c5fb9fd0;  1 drivers
v0x55d0c56feea0_0 .net "w4", 0 0, L_0x55d0c5fba090;  1 drivers
v0x55d0c56fd220_0 .net "w5", 0 0, L_0x55d0c5fba100;  1 drivers
S_0x55d0c42aced0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c42c5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fba6b0 .functor XOR 1, L_0x55d0c5fbab50, L_0x55d0c5fbac80, C4<0>, C4<0>;
L_0x55d0c5fba720 .functor XOR 1, L_0x55d0c5fba6b0, L_0x55d0c5fbadb0, C4<0>, C4<0>;
L_0x55d0c5fba790 .functor AND 1, L_0x55d0c5fbab50, L_0x55d0c5fbac80, C4<1>, C4<1>;
L_0x55d0c5fba800 .functor AND 1, L_0x55d0c5fbab50, L_0x55d0c5fbadb0, C4<1>, C4<1>;
L_0x55d0c5fba8c0 .functor AND 1, L_0x55d0c5fbac80, L_0x55d0c5fbadb0, C4<1>, C4<1>;
L_0x55d0c5fba930 .functor OR 1, L_0x55d0c5fba790, L_0x55d0c5fba800, C4<0>, C4<0>;
L_0x55d0c5fbaa40 .functor OR 1, L_0x55d0c5fba8c0, L_0x55d0c5fba930, C4<0>, C4<0>;
v0x55d0c56f1120_0 .net "a", 0 0, L_0x55d0c5fbab50;  1 drivers
v0x55d0c56f11c0_0 .net "b", 0 0, L_0x55d0c5fbac80;  1 drivers
v0x55d0c56f0a90_0 .net "ca", 0 0, L_0x55d0c5fbaa40;  1 drivers
v0x55d0c56f8de0_0 .net "cin", 0 0, L_0x55d0c5fbadb0;  1 drivers
v0x55d0c56f8ea0_0 .net "sum", 0 0, L_0x55d0c5fba720;  1 drivers
v0x55d0c56f86e0_0 .net "w1", 0 0, L_0x55d0c5fba6b0;  1 drivers
v0x55d0c56f87a0_0 .net "w2", 0 0, L_0x55d0c5fba790;  1 drivers
v0x55d0c56f0840_0 .net "w3", 0 0, L_0x55d0c5fba800;  1 drivers
v0x55d0c56f08e0_0 .net "w4", 0 0, L_0x55d0c5fba8c0;  1 drivers
v0x55d0c56f2b30_0 .net "w5", 0 0, L_0x55d0c5fba930;  1 drivers
S_0x55d0c42a1710 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c42c5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fbaee0 .functor XOR 1, L_0x55d0c5fbb470, L_0x55d0c5fbb5a0, C4<0>, C4<0>;
L_0x55d0c5fbaf50 .functor XOR 1, L_0x55d0c5fbaee0, L_0x55d0c5fbb720, C4<0>, C4<0>;
L_0x55d0c5fbb010 .functor AND 1, L_0x55d0c5fbb470, L_0x55d0c5fbb5a0, C4<1>, C4<1>;
L_0x55d0c5fbb120 .functor AND 1, L_0x55d0c5fbb470, L_0x55d0c5fbb720, C4<1>, C4<1>;
L_0x55d0c5fbb1e0 .functor AND 1, L_0x55d0c5fbb5a0, L_0x55d0c5fbb720, C4<1>, C4<1>;
L_0x55d0c5fbb250 .functor OR 1, L_0x55d0c5fbb010, L_0x55d0c5fbb120, C4<0>, C4<0>;
L_0x55d0c5fbb360 .functor OR 1, L_0x55d0c5fbb1e0, L_0x55d0c5fbb250, C4<0>, C4<0>;
v0x55d0c56f8040_0 .net "a", 0 0, L_0x55d0c5fbb470;  1 drivers
v0x55d0c56f8100_0 .net "b", 0 0, L_0x55d0c5fbb5a0;  1 drivers
v0x55d0c56f6320_0 .net "ca", 0 0, L_0x55d0c5fbb360;  1 drivers
v0x55d0c56f4740_0 .net "cin", 0 0, L_0x55d0c5fbb720;  1 drivers
v0x55d0c56f47e0_0 .net "sum", 0 0, L_0x55d0c5fbaf50;  1 drivers
v0x55d0c56eaeb0_0 .net "w1", 0 0, L_0x55d0c5fbaee0;  1 drivers
v0x55d0c56eaf50_0 .net "w2", 0 0, L_0x55d0c5fbb010;  1 drivers
v0x55d0c56ee6a0_0 .net "w3", 0 0, L_0x55d0c5fbb120;  1 drivers
v0x55d0c56ee760_0 .net "w4", 0 0, L_0x55d0c5fbb1e0;  1 drivers
v0x55d0c56ecac0_0 .net "w5", 0 0, L_0x55d0c5fbb250;  1 drivers
S_0x55d0c42954b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c42c5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fbb850 .functor XOR 1, L_0x55d0c5fbbcf0, L_0x55d0c5fbbeb0, C4<0>, C4<0>;
L_0x55d0c5fbb8c0 .functor XOR 1, L_0x55d0c5fbb850, L_0x55d0c5fbc070, C4<0>, C4<0>;
L_0x55d0c5fbb930 .functor AND 1, L_0x55d0c5fbbcf0, L_0x55d0c5fbbeb0, C4<1>, C4<1>;
L_0x55d0c5fbb9a0 .functor AND 1, L_0x55d0c5fbbcf0, L_0x55d0c5fbc070, C4<1>, C4<1>;
L_0x55d0c5fbba60 .functor AND 1, L_0x55d0c5fbbeb0, L_0x55d0c5fbc070, C4<1>, C4<1>;
L_0x55d0c5fbbad0 .functor OR 1, L_0x55d0c5fbb930, L_0x55d0c5fbb9a0, C4<0>, C4<0>;
L_0x55d0c5fbbbe0 .functor OR 1, L_0x55d0c5fbba60, L_0x55d0c5fbbad0, C4<0>, C4<0>;
v0x55d0c56c6700_0 .net "a", 0 0, L_0x55d0c5fbbcf0;  1 drivers
v0x55d0c56c67c0_0 .net "b", 0 0, L_0x55d0c5fbbeb0;  1 drivers
v0x55d0c56c62d0_0 .net "ca", 0 0, L_0x55d0c5fbbbe0;  1 drivers
v0x55d0c56c6020_0 .net "cin", 0 0, L_0x55d0c5fbc070;  1 drivers
v0x55d0c56c60c0_0 .net "sum", 0 0, L_0x55d0c5fbb8c0;  1 drivers
v0x55d0c56e8460_0 .net "w1", 0 0, L_0x55d0c5fbb850;  1 drivers
v0x55d0c56e8500_0 .net "w2", 0 0, L_0x55d0c5fbb930;  1 drivers
v0x55d0c56e7d10_0 .net "w3", 0 0, L_0x55d0c5fbb9a0;  1 drivers
v0x55d0c56e7dd0_0 .net "w4", 0 0, L_0x55d0c5fbba60;  1 drivers
v0x55d0c56c5d80_0 .net "w5", 0 0, L_0x55d0c5fbbad0;  1 drivers
S_0x55d0c4289cf0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c431aeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c56a1bb0_0 .net "a", 7 0, L_0x55d0c5fc2150;  1 drivers
v0x55d0c567fc20_0 .net "b", 7 0, L_0x55d0c5fc2240;  1 drivers
v0x55d0c5690df0_0 .net "ca", 7 0, L_0x55d0c5fc1fc0;  1 drivers
v0x55d0c5690760_0 .net "cin", 7 0, L_0x55d0c5fc2330;  1 drivers
v0x55d0c56a1590_0 .net "sum", 7 0, L_0x55d0c5fc1e80;  1 drivers
L_0x55d0c5fbf2e0 .part L_0x55d0c5fc2150, 0, 4;
L_0x55d0c5fbf380 .part L_0x55d0c5fc2240, 0, 4;
L_0x55d0c5fbf420 .part L_0x55d0c5fc2330, 0, 4;
L_0x55d0c5fc1b70 .part L_0x55d0c5fc2150, 4, 4;
L_0x55d0c5fc1c60 .part L_0x55d0c5fc2240, 4, 4;
L_0x55d0c5fc1d50 .part L_0x55d0c5fc2330, 4, 4;
L_0x55d0c5fc1e80 .concat8 [ 4 4 0 0], L_0x55d0c5fbf0d0, L_0x55d0c5fc1960;
L_0x55d0c5fc1fc0 .concat8 [ 4 4 0 0], L_0x55d0c5fbf170, L_0x55d0c5fc1a00;
S_0x55d0c427cff0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4289cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c56bd040_0 .net "a", 3 0, L_0x55d0c5fbf2e0;  1 drivers
v0x55d0c56bc9b0_0 .net "b", 3 0, L_0x55d0c5fbf380;  1 drivers
v0x55d0c56c4d00_0 .net "ca", 3 0, L_0x55d0c5fbf170;  1 drivers
v0x55d0c56c4600_0 .net "cin", 3 0, L_0x55d0c5fbf420;  1 drivers
v0x55d0c56bc760_0 .net "sum", 3 0, L_0x55d0c5fbf0d0;  1 drivers
L_0x55d0c5fbd150 .part L_0x55d0c5fbf2e0, 0, 1;
L_0x55d0c5fbd280 .part L_0x55d0c5fbf380, 0, 1;
L_0x55d0c5fbd3b0 .part L_0x55d0c5fbf420, 0, 1;
L_0x55d0c5fbd980 .part L_0x55d0c5fbf2e0, 1, 1;
L_0x55d0c5fbdab0 .part L_0x55d0c5fbf380, 1, 1;
L_0x55d0c5fbdbe0 .part L_0x55d0c5fbf420, 1, 1;
L_0x55d0c5fbe2a0 .part L_0x55d0c5fbf2e0, 2, 1;
L_0x55d0c5fbe3d0 .part L_0x55d0c5fbf380, 2, 1;
L_0x55d0c5fbe550 .part L_0x55d0c5fbf420, 2, 1;
L_0x55d0c5fbeb20 .part L_0x55d0c5fbf2e0, 3, 1;
L_0x55d0c5fbece0 .part L_0x55d0c5fbf380, 3, 1;
L_0x55d0c5fbeea0 .part L_0x55d0c5fbf420, 3, 1;
L_0x55d0c5fbf0d0 .concat8 [ 1 1 1 1], L_0x55d0c5fbcc30, L_0x55d0c5fbd550, L_0x55d0c5fbdd80, L_0x55d0c5fbe6f0;
L_0x55d0c5fbf170 .concat8 [ 1 1 1 1], L_0x55d0c5fbd040, L_0x55d0c5fbd870, L_0x55d0c5fbe190, L_0x55d0c5fbea10;
S_0x55d0c4271830 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c427cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fbc230 .functor XOR 1, L_0x55d0c5fbd150, L_0x55d0c5fbd280, C4<0>, C4<0>;
L_0x55d0c5fbcc30 .functor XOR 1, L_0x55d0c5fbc230, L_0x55d0c5fbd3b0, C4<0>, C4<0>;
L_0x55d0c5fbccf0 .functor AND 1, L_0x55d0c5fbd150, L_0x55d0c5fbd280, C4<1>, C4<1>;
L_0x55d0c5fbce00 .functor AND 1, L_0x55d0c5fbd150, L_0x55d0c5fbd3b0, C4<1>, C4<1>;
L_0x55d0c5fbcec0 .functor AND 1, L_0x55d0c5fbd280, L_0x55d0c5fbd3b0, C4<1>, C4<1>;
L_0x55d0c5fbcf30 .functor OR 1, L_0x55d0c5fbccf0, L_0x55d0c5fbce00, C4<0>, C4<0>;
L_0x55d0c5fbd040 .functor OR 1, L_0x55d0c5fbcec0, L_0x55d0c5fbcf30, C4<0>, C4<0>;
v0x55d0c56e0770_0 .net "a", 0 0, L_0x55d0c5fbd150;  1 drivers
v0x55d0c56e0830_0 .net "b", 0 0, L_0x55d0c5fbd280;  1 drivers
v0x55d0c56e5c80_0 .net "ca", 0 0, L_0x55d0c5fbd040;  1 drivers
v0x55d0c56e3f60_0 .net "cin", 0 0, L_0x55d0c5fbd3b0;  1 drivers
v0x55d0c56e4000_0 .net "sum", 0 0, L_0x55d0c5fbcc30;  1 drivers
v0x55d0c56e2380_0 .net "w1", 0 0, L_0x55d0c5fbc230;  1 drivers
v0x55d0c56e2420_0 .net "w2", 0 0, L_0x55d0c5fbccf0;  1 drivers
v0x55d0c56d8af0_0 .net "w3", 0 0, L_0x55d0c5fbce00;  1 drivers
v0x55d0c56d8bb0_0 .net "w4", 0 0, L_0x55d0c5fbcec0;  1 drivers
v0x55d0c56dc2e0_0 .net "w5", 0 0, L_0x55d0c5fbcf30;  1 drivers
S_0x55d0c42655d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c427cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fbd4e0 .functor XOR 1, L_0x55d0c5fbd980, L_0x55d0c5fbdab0, C4<0>, C4<0>;
L_0x55d0c5fbd550 .functor XOR 1, L_0x55d0c5fbd4e0, L_0x55d0c5fbdbe0, C4<0>, C4<0>;
L_0x55d0c5fbd5c0 .functor AND 1, L_0x55d0c5fbd980, L_0x55d0c5fbdab0, C4<1>, C4<1>;
L_0x55d0c5fbd630 .functor AND 1, L_0x55d0c5fbd980, L_0x55d0c5fbdbe0, C4<1>, C4<1>;
L_0x55d0c5fbd6f0 .functor AND 1, L_0x55d0c5fbdab0, L_0x55d0c5fbdbe0, C4<1>, C4<1>;
L_0x55d0c5fbd760 .functor OR 1, L_0x55d0c5fbd5c0, L_0x55d0c5fbd630, C4<0>, C4<0>;
L_0x55d0c5fbd870 .functor OR 1, L_0x55d0c5fbd6f0, L_0x55d0c5fbd760, C4<0>, C4<0>;
v0x55d0c56da700_0 .net "a", 0 0, L_0x55d0c5fbd980;  1 drivers
v0x55d0c56da7c0_0 .net "b", 0 0, L_0x55d0c5fbdab0;  1 drivers
v0x55d0c56ce600_0 .net "ca", 0 0, L_0x55d0c5fbd870;  1 drivers
v0x55d0c56cdf70_0 .net "cin", 0 0, L_0x55d0c5fbdbe0;  1 drivers
v0x55d0c56ce010_0 .net "sum", 0 0, L_0x55d0c5fbd550;  1 drivers
v0x55d0c56d62c0_0 .net "w1", 0 0, L_0x55d0c5fbd4e0;  1 drivers
v0x55d0c56d6360_0 .net "w2", 0 0, L_0x55d0c5fbd5c0;  1 drivers
v0x55d0c56d5bc0_0 .net "w3", 0 0, L_0x55d0c5fbd630;  1 drivers
v0x55d0c56d5c80_0 .net "w4", 0 0, L_0x55d0c5fbd6f0;  1 drivers
v0x55d0c56cdd20_0 .net "w5", 0 0, L_0x55d0c5fbd760;  1 drivers
S_0x55d0c4259e10 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c427cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fbdd10 .functor XOR 1, L_0x55d0c5fbe2a0, L_0x55d0c5fbe3d0, C4<0>, C4<0>;
L_0x55d0c5fbdd80 .functor XOR 1, L_0x55d0c5fbdd10, L_0x55d0c5fbe550, C4<0>, C4<0>;
L_0x55d0c5fbde40 .functor AND 1, L_0x55d0c5fbe2a0, L_0x55d0c5fbe3d0, C4<1>, C4<1>;
L_0x55d0c5fbdf50 .functor AND 1, L_0x55d0c5fbe2a0, L_0x55d0c5fbe550, C4<1>, C4<1>;
L_0x55d0c5fbe010 .functor AND 1, L_0x55d0c5fbe3d0, L_0x55d0c5fbe550, C4<1>, C4<1>;
L_0x55d0c5fbe080 .functor OR 1, L_0x55d0c5fbde40, L_0x55d0c5fbdf50, C4<0>, C4<0>;
L_0x55d0c5fbe190 .functor OR 1, L_0x55d0c5fbe010, L_0x55d0c5fbe080, C4<0>, C4<0>;
v0x55d0c56d0010_0 .net "a", 0 0, L_0x55d0c5fbe2a0;  1 drivers
v0x55d0c56d00b0_0 .net "b", 0 0, L_0x55d0c5fbe3d0;  1 drivers
v0x55d0c56d5520_0 .net "ca", 0 0, L_0x55d0c5fbe190;  1 drivers
v0x55d0c56d3800_0 .net "cin", 0 0, L_0x55d0c5fbe550;  1 drivers
v0x55d0c56d38c0_0 .net "sum", 0 0, L_0x55d0c5fbdd80;  1 drivers
v0x55d0c56d1c20_0 .net "w1", 0 0, L_0x55d0c5fbdd10;  1 drivers
v0x55d0c56d1ce0_0 .net "w2", 0 0, L_0x55d0c5fbde40;  1 drivers
v0x55d0c56c8390_0 .net "w3", 0 0, L_0x55d0c5fbdf50;  1 drivers
v0x55d0c56c8430_0 .net "w4", 0 0, L_0x55d0c5fbe010;  1 drivers
v0x55d0c56cbb80_0 .net "w5", 0 0, L_0x55d0c5fbe080;  1 drivers
S_0x55d0c424c670 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c427cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fbe680 .functor XOR 1, L_0x55d0c5fbeb20, L_0x55d0c5fbece0, C4<0>, C4<0>;
L_0x55d0c5fbe6f0 .functor XOR 1, L_0x55d0c5fbe680, L_0x55d0c5fbeea0, C4<0>, C4<0>;
L_0x55d0c5fbe760 .functor AND 1, L_0x55d0c5fbeb20, L_0x55d0c5fbece0, C4<1>, C4<1>;
L_0x55d0c5fbe7d0 .functor AND 1, L_0x55d0c5fbeb20, L_0x55d0c5fbeea0, C4<1>, C4<1>;
L_0x55d0c5fbe890 .functor AND 1, L_0x55d0c5fbece0, L_0x55d0c5fbeea0, C4<1>, C4<1>;
L_0x55d0c5fbe900 .functor OR 1, L_0x55d0c5fbe760, L_0x55d0c5fbe7d0, C4<0>, C4<0>;
L_0x55d0c5fbea10 .functor OR 1, L_0x55d0c5fbe890, L_0x55d0c5fbe900, C4<0>, C4<0>;
v0x55d0c56c9fa0_0 .net "a", 0 0, L_0x55d0c5fbeb20;  1 drivers
v0x55d0c56b5230_0 .net "b", 0 0, L_0x55d0c5fbece0;  1 drivers
v0x55d0c56b52f0_0 .net "ca", 0 0, L_0x55d0c5fbea10;  1 drivers
v0x55d0c56b4ba0_0 .net "cin", 0 0, L_0x55d0c5fbeea0;  1 drivers
v0x55d0c56b4c60_0 .net "sum", 0 0, L_0x55d0c5fbe6f0;  1 drivers
v0x55d0c56c59d0_0 .net "w1", 0 0, L_0x55d0c5fbe680;  1 drivers
v0x55d0c56c5a90_0 .net "w2", 0 0, L_0x55d0c5fbe760;  1 drivers
v0x55d0c56c52d0_0 .net "w3", 0 0, L_0x55d0c5fbe7d0;  1 drivers
v0x55d0c56c5370_0 .net "w4", 0 0, L_0x55d0c5fbe890;  1 drivers
v0x55d0c56b49e0_0 .net "w5", 0 0, L_0x55d0c5fbe900;  1 drivers
S_0x55d0c4240eb0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4289cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c565e110_0 .net "a", 3 0, L_0x55d0c5fc1b70;  1 drivers
v0x55d0c56805a0_0 .net "b", 3 0, L_0x55d0c5fc1c60;  1 drivers
v0x55d0c5680170_0 .net "ca", 3 0, L_0x55d0c5fc1a00;  1 drivers
v0x55d0c567fec0_0 .net "cin", 3 0, L_0x55d0c5fc1d50;  1 drivers
v0x55d0c56a2300_0 .net "sum", 3 0, L_0x55d0c5fc1960;  1 drivers
L_0x55d0c5fbf9e0 .part L_0x55d0c5fc1b70, 0, 1;
L_0x55d0c5fbfb10 .part L_0x55d0c5fc1c60, 0, 1;
L_0x55d0c5fbfc40 .part L_0x55d0c5fc1d50, 0, 1;
L_0x55d0c5fc0210 .part L_0x55d0c5fc1b70, 1, 1;
L_0x55d0c5fc0340 .part L_0x55d0c5fc1c60, 1, 1;
L_0x55d0c5fc0470 .part L_0x55d0c5fc1d50, 1, 1;
L_0x55d0c5fc0b30 .part L_0x55d0c5fc1b70, 2, 1;
L_0x55d0c5fc0c60 .part L_0x55d0c5fc1c60, 2, 1;
L_0x55d0c5fc0de0 .part L_0x55d0c5fc1d50, 2, 1;
L_0x55d0c5fc13b0 .part L_0x55d0c5fc1b70, 3, 1;
L_0x55d0c5fc1570 .part L_0x55d0c5fc1c60, 3, 1;
L_0x55d0c5fc1730 .part L_0x55d0c5fc1d50, 3, 1;
L_0x55d0c5fc1960 .concat8 [ 1 1 1 1], L_0x55d0c5fbf4c0, L_0x55d0c5fbfde0, L_0x55d0c5fc0610, L_0x55d0c5fc0f80;
L_0x55d0c5fc1a00 .concat8 [ 1 1 1 1], L_0x55d0c5fbf8d0, L_0x55d0c5fc0100, L_0x55d0c5fc0a20, L_0x55d0c5fc12a0;
S_0x55d0c4234c50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4240eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fbf060 .functor XOR 1, L_0x55d0c5fbf9e0, L_0x55d0c5fbfb10, C4<0>, C4<0>;
L_0x55d0c5fbf4c0 .functor XOR 1, L_0x55d0c5fbf060, L_0x55d0c5fbfc40, C4<0>, C4<0>;
L_0x55d0c5fbf580 .functor AND 1, L_0x55d0c5fbf9e0, L_0x55d0c5fbfb10, C4<1>, C4<1>;
L_0x55d0c5fbf690 .functor AND 1, L_0x55d0c5fbf9e0, L_0x55d0c5fbfc40, C4<1>, C4<1>;
L_0x55d0c5fbf750 .functor AND 1, L_0x55d0c5fbfb10, L_0x55d0c5fbfc40, C4<1>, C4<1>;
L_0x55d0c5fbf7c0 .functor OR 1, L_0x55d0c5fbf580, L_0x55d0c5fbf690, C4<0>, C4<0>;
L_0x55d0c5fbf8d0 .functor OR 1, L_0x55d0c5fbf750, L_0x55d0c5fbf7c0, C4<0>, C4<0>;
v0x55d0c56bea50_0 .net "a", 0 0, L_0x55d0c5fbf9e0;  1 drivers
v0x55d0c56beaf0_0 .net "b", 0 0, L_0x55d0c5fbfb10;  1 drivers
v0x55d0c56c3f60_0 .net "ca", 0 0, L_0x55d0c5fbf8d0;  1 drivers
v0x55d0c56c2240_0 .net "cin", 0 0, L_0x55d0c5fbfc40;  1 drivers
v0x55d0c56c2300_0 .net "sum", 0 0, L_0x55d0c5fbf4c0;  1 drivers
v0x55d0c56c0660_0 .net "w1", 0 0, L_0x55d0c5fbf060;  1 drivers
v0x55d0c56c0720_0 .net "w2", 0 0, L_0x55d0c5fbf580;  1 drivers
v0x55d0c56b6dd0_0 .net "w3", 0 0, L_0x55d0c5fbf690;  1 drivers
v0x55d0c56b6e70_0 .net "w4", 0 0, L_0x55d0c5fbf750;  1 drivers
v0x55d0c56ba5c0_0 .net "w5", 0 0, L_0x55d0c5fbf7c0;  1 drivers
S_0x55d0c4229490 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4240eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fbfd70 .functor XOR 1, L_0x55d0c5fc0210, L_0x55d0c5fc0340, C4<0>, C4<0>;
L_0x55d0c5fbfde0 .functor XOR 1, L_0x55d0c5fbfd70, L_0x55d0c5fc0470, C4<0>, C4<0>;
L_0x55d0c5fbfe50 .functor AND 1, L_0x55d0c5fc0210, L_0x55d0c5fc0340, C4<1>, C4<1>;
L_0x55d0c5fbfec0 .functor AND 1, L_0x55d0c5fc0210, L_0x55d0c5fc0470, C4<1>, C4<1>;
L_0x55d0c5fbff80 .functor AND 1, L_0x55d0c5fc0340, L_0x55d0c5fc0470, C4<1>, C4<1>;
L_0x55d0c5fbfff0 .functor OR 1, L_0x55d0c5fbfe50, L_0x55d0c5fbfec0, C4<0>, C4<0>;
L_0x55d0c5fc0100 .functor OR 1, L_0x55d0c5fbff80, L_0x55d0c5fbfff0, C4<0>, C4<0>;
v0x55d0c56b89e0_0 .net "a", 0 0, L_0x55d0c5fc0210;  1 drivers
v0x55d0c56b8a80_0 .net "b", 0 0, L_0x55d0c5fc0340;  1 drivers
v0x55d0c56ac8e0_0 .net "ca", 0 0, L_0x55d0c5fc0100;  1 drivers
v0x55d0c56ac250_0 .net "cin", 0 0, L_0x55d0c5fc0470;  1 drivers
v0x55d0c56ac310_0 .net "sum", 0 0, L_0x55d0c5fbfde0;  1 drivers
v0x55d0c56b45a0_0 .net "w1", 0 0, L_0x55d0c5fbfd70;  1 drivers
v0x55d0c56b4660_0 .net "w2", 0 0, L_0x55d0c5fbfe50;  1 drivers
v0x55d0c56b3ea0_0 .net "w3", 0 0, L_0x55d0c5fbfec0;  1 drivers
v0x55d0c56b3f40_0 .net "w4", 0 0, L_0x55d0c5fbff80;  1 drivers
v0x55d0c56ac000_0 .net "w5", 0 0, L_0x55d0c5fbfff0;  1 drivers
S_0x55d0c421c790 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4240eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc05a0 .functor XOR 1, L_0x55d0c5fc0b30, L_0x55d0c5fc0c60, C4<0>, C4<0>;
L_0x55d0c5fc0610 .functor XOR 1, L_0x55d0c5fc05a0, L_0x55d0c5fc0de0, C4<0>, C4<0>;
L_0x55d0c5fc06d0 .functor AND 1, L_0x55d0c5fc0b30, L_0x55d0c5fc0c60, C4<1>, C4<1>;
L_0x55d0c5fc07e0 .functor AND 1, L_0x55d0c5fc0b30, L_0x55d0c5fc0de0, C4<1>, C4<1>;
L_0x55d0c5fc08a0 .functor AND 1, L_0x55d0c5fc0c60, L_0x55d0c5fc0de0, C4<1>, C4<1>;
L_0x55d0c5fc0910 .functor OR 1, L_0x55d0c5fc06d0, L_0x55d0c5fc07e0, C4<0>, C4<0>;
L_0x55d0c5fc0a20 .functor OR 1, L_0x55d0c5fc08a0, L_0x55d0c5fc0910, C4<0>, C4<0>;
v0x55d0c56ae2f0_0 .net "a", 0 0, L_0x55d0c5fc0b30;  1 drivers
v0x55d0c56ae3b0_0 .net "b", 0 0, L_0x55d0c5fc0c60;  1 drivers
v0x55d0c56b3800_0 .net "ca", 0 0, L_0x55d0c5fc0a20;  1 drivers
v0x55d0c56b1ae0_0 .net "cin", 0 0, L_0x55d0c5fc0de0;  1 drivers
v0x55d0c56b1b80_0 .net "sum", 0 0, L_0x55d0c5fc0610;  1 drivers
v0x55d0c56aff00_0 .net "w1", 0 0, L_0x55d0c5fc05a0;  1 drivers
v0x55d0c56affa0_0 .net "w2", 0 0, L_0x55d0c5fc06d0;  1 drivers
v0x55d0c56a6670_0 .net "w3", 0 0, L_0x55d0c5fc07e0;  1 drivers
v0x55d0c56a6730_0 .net "w4", 0 0, L_0x55d0c5fc08a0;  1 drivers
v0x55d0c56a9e60_0 .net "w5", 0 0, L_0x55d0c5fc0910;  1 drivers
S_0x55d0c4210fd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4240eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc0f10 .functor XOR 1, L_0x55d0c5fc13b0, L_0x55d0c5fc1570, C4<0>, C4<0>;
L_0x55d0c5fc0f80 .functor XOR 1, L_0x55d0c5fc0f10, L_0x55d0c5fc1730, C4<0>, C4<0>;
L_0x55d0c5fc0ff0 .functor AND 1, L_0x55d0c5fc13b0, L_0x55d0c5fc1570, C4<1>, C4<1>;
L_0x55d0c5fc1060 .functor AND 1, L_0x55d0c5fc13b0, L_0x55d0c5fc1730, C4<1>, C4<1>;
L_0x55d0c5fc1120 .functor AND 1, L_0x55d0c5fc1570, L_0x55d0c5fc1730, C4<1>, C4<1>;
L_0x55d0c5fc1190 .functor OR 1, L_0x55d0c5fc0ff0, L_0x55d0c5fc1060, C4<0>, C4<0>;
L_0x55d0c5fc12a0 .functor OR 1, L_0x55d0c5fc1120, L_0x55d0c5fc1190, C4<0>, C4<0>;
v0x55d0c56a8280_0 .net "a", 0 0, L_0x55d0c5fc13b0;  1 drivers
v0x55d0c56a8340_0 .net "b", 0 0, L_0x55d0c5fc1570;  1 drivers
v0x55d0c565de70_0 .net "ca", 0 0, L_0x55d0c5fc12a0;  1 drivers
v0x55d0c56a3090_0 .net "cin", 0 0, L_0x55d0c5fc1730;  1 drivers
v0x55d0c56a3130_0 .net "sum", 0 0, L_0x55d0c5fc0f80;  1 drivers
v0x55d0c56a2d80_0 .net "w1", 0 0, L_0x55d0c5fc0f10;  1 drivers
v0x55d0c56a2e20_0 .net "w2", 0 0, L_0x55d0c5fc0ff0;  1 drivers
v0x55d0c565e7c0_0 .net "w3", 0 0, L_0x55d0c5fc1060;  1 drivers
v0x55d0c565e880_0 .net "w4", 0 0, L_0x55d0c5fc1120;  1 drivers
v0x55d0c565e3c0_0 .net "w5", 0 0, L_0x55d0c5fc1190;  1 drivers
S_0x55d0c4204d70 .scope module, "a_2" "SixtyfourBA" 11 12, 5 3 0, S_0x55d0c4b5d460;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395bde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4bb4b70_0 .net/2u *"_s2", 0 0, L_0x7f868395bde0;  1 drivers
L_0x7f868395be28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4bba080_0 .net/2u *"_s6", 0 0, L_0x7f868395be28;  1 drivers
v0x55d0c4bb8360_0 .net "a", 64 0, L_0x55d0c5ff1e70;  1 drivers
v0x55d0c4bb6780_0 .net "b", 64 0, L_0x55d0c5ff1f10;  1 drivers
v0x55d0c4bacef0_0 .net "ca", 64 0, L_0x55d0c5ff1c90;  1 drivers
v0x55d0c4bb06e0_0 .net "cin", 64 0, L_0x55d0c5ff2000;  1 drivers
v0x55d0c4baeb00_0 .net "sum", 64 0, L_0x55d0c5ff1b00;  1 drivers
L_0x55d0c5fda690 .part L_0x55d0c5ff1e70, 0, 32;
L_0x55d0c5fda730 .part L_0x55d0c5ff1f10, 0, 32;
L_0x55d0c5fda7d0 .part L_0x55d0c5ff2000, 0, 32;
L_0x55d0c5ff1830 .part L_0x55d0c5ff1e70, 32, 32;
L_0x55d0c5ff1920 .part L_0x55d0c5ff1f10, 32, 32;
L_0x55d0c5ff1a10 .part L_0x55d0c5ff2000, 32, 32;
L_0x55d0c5ff1b00 .concat8 [ 32 32 1 0], L_0x55d0c5fda3c0, L_0x55d0c5ff1560, L_0x7f868395be28;
L_0x55d0c5ff1c90 .concat8 [ 1 32 32 0], L_0x7f868395bde0, L_0x55d0c5fda500, L_0x55d0c5ff16a0;
S_0x55d0c41f95b0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4204d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c55830d0_0 .net "a", 31 0, L_0x55d0c5fda690;  1 drivers
v0x55d0c55853c0_0 .net "b", 31 0, L_0x55d0c5fda730;  1 drivers
v0x55d0c558a8d0_0 .net "ca", 31 0, L_0x55d0c5fda500;  1 drivers
v0x55d0c5588bb0_0 .net "cin", 31 0, L_0x55d0c5fda7d0;  1 drivers
v0x55d0c5586fd0_0 .net "sum", 31 0, L_0x55d0c5fda3c0;  1 drivers
L_0x55d0c5fcea80 .part L_0x55d0c5fda690, 0, 16;
L_0x55d0c5fceb20 .part L_0x55d0c5fda730, 0, 16;
L_0x55d0c5fcebc0 .part L_0x55d0c5fda7d0, 0, 16;
L_0x55d0c5fda0f0 .part L_0x55d0c5fda690, 16, 16;
L_0x55d0c5fda1e0 .part L_0x55d0c5fda730, 16, 16;
L_0x55d0c5fda2d0 .part L_0x55d0c5fda7d0, 16, 16;
L_0x55d0c5fda3c0 .concat8 [ 16 16 0 0], L_0x55d0c5fce7b0, L_0x55d0c5fd9e20;
L_0x55d0c5fda500 .concat8 [ 16 16 0 0], L_0x55d0c5fce8f0, L_0x55d0c5fd9f60;
S_0x55d0c41eb510 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c41f95b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5615fb0_0 .net "a", 15 0, L_0x55d0c5fcea80;  1 drivers
v0x55d0c56158b0_0 .net "b", 15 0, L_0x55d0c5fceb20;  1 drivers
v0x55d0c560da10_0 .net "ca", 15 0, L_0x55d0c5fce8f0;  1 drivers
v0x55d0c560fd00_0 .net "cin", 15 0, L_0x55d0c5fcebc0;  1 drivers
v0x55d0c5615210_0 .net "sum", 15 0, L_0x55d0c5fce7b0;  1 drivers
L_0x55d0c5fc8c20 .part L_0x55d0c5fcea80, 0, 8;
L_0x55d0c5fc8cc0 .part L_0x55d0c5fceb20, 0, 8;
L_0x55d0c5fc8d60 .part L_0x55d0c5fcebc0, 0, 8;
L_0x55d0c5fce4e0 .part L_0x55d0c5fcea80, 8, 8;
L_0x55d0c5fce5d0 .part L_0x55d0c5fceb20, 8, 8;
L_0x55d0c5fce6c0 .part L_0x55d0c5fcebc0, 8, 8;
L_0x55d0c5fce7b0 .concat8 [ 8 8 0 0], L_0x55d0c5fc8950, L_0x55d0c5fce210;
L_0x55d0c5fce8f0 .concat8 [ 8 8 0 0], L_0x55d0c5fc8a90, L_0x55d0c5fce350;
S_0x55d0c41dfd50 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c41eb510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c564e150_0 .net "a", 7 0, L_0x55d0c5fc8c20;  1 drivers
v0x55d0c5651940_0 .net "b", 7 0, L_0x55d0c5fc8cc0;  1 drivers
v0x55d0c564fd60_0 .net "ca", 7 0, L_0x55d0c5fc8a90;  1 drivers
v0x55d0c5643c60_0 .net "cin", 7 0, L_0x55d0c5fc8d60;  1 drivers
v0x55d0c56435d0_0 .net "sum", 7 0, L_0x55d0c5fc8950;  1 drivers
L_0x55d0c5fc5cb0 .part L_0x55d0c5fc8c20, 0, 4;
L_0x55d0c5fc5d50 .part L_0x55d0c5fc8cc0, 0, 4;
L_0x55d0c5fc5df0 .part L_0x55d0c5fc8d60, 0, 4;
L_0x55d0c5fc8640 .part L_0x55d0c5fc8c20, 4, 4;
L_0x55d0c5fc8730 .part L_0x55d0c5fc8cc0, 4, 4;
L_0x55d0c5fc8820 .part L_0x55d0c5fc8d60, 4, 4;
L_0x55d0c5fc8950 .concat8 [ 4 4 0 0], L_0x55d0c5fc5aa0, L_0x55d0c5fc8430;
L_0x55d0c5fc8a90 .concat8 [ 4 4 0 0], L_0x55d0c5fc5b40, L_0x55d0c5fc84d0;
S_0x55d0c41d3af0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c41dfd50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5674460_0 .net "a", 3 0, L_0x55d0c5fc5cb0;  1 drivers
v0x55d0c5672880_0 .net "b", 3 0, L_0x55d0c5fc5d50;  1 drivers
v0x55d0c5666780_0 .net "ca", 3 0, L_0x55d0c5fc5b40;  1 drivers
v0x55d0c56660f0_0 .net "cin", 3 0, L_0x55d0c5fc5df0;  1 drivers
v0x55d0c566e440_0 .net "sum", 3 0, L_0x55d0c5fc5aa0;  1 drivers
L_0x55d0c5fc3a60 .part L_0x55d0c5fc5cb0, 0, 1;
L_0x55d0c5fc3b90 .part L_0x55d0c5fc5d50, 0, 1;
L_0x55d0c5fc3cc0 .part L_0x55d0c5fc5df0, 0, 1;
L_0x55d0c5fc42d0 .part L_0x55d0c5fc5cb0, 1, 1;
L_0x55d0c5fc4400 .part L_0x55d0c5fc5d50, 1, 1;
L_0x55d0c5fc4530 .part L_0x55d0c5fc5df0, 1, 1;
L_0x55d0c5fc4c70 .part L_0x55d0c5fc5cb0, 2, 1;
L_0x55d0c5fc4da0 .part L_0x55d0c5fc5d50, 2, 1;
L_0x55d0c5fc4f20 .part L_0x55d0c5fc5df0, 2, 1;
L_0x55d0c5fc54f0 .part L_0x55d0c5fc5cb0, 3, 1;
L_0x55d0c5fc56b0 .part L_0x55d0c5fc5d50, 3, 1;
L_0x55d0c5fc5870 .part L_0x55d0c5fc5df0, 3, 1;
L_0x55d0c5fc5aa0 .concat8 [ 1 1 1 1], L_0x55d0c5fc3500, L_0x55d0c5fc3e60, L_0x55d0c5fc4710, L_0x55d0c5fc50c0;
L_0x55d0c5fc5b40 .concat8 [ 1 1 1 1], L_0x55d0c5fc3950, L_0x55d0c5fc41c0, L_0x55d0c5fc4b60, L_0x55d0c5fc53e0;
S_0x55d0c41c8330 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c41d3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc18f0 .functor XOR 1, L_0x55d0c5fc3a60, L_0x55d0c5fc3b90, C4<0>, C4<0>;
L_0x55d0c5fc3500 .functor XOR 1, L_0x55d0c5fc18f0, L_0x55d0c5fc3cc0, C4<0>, C4<0>;
L_0x55d0c5fc35c0 .functor AND 1, L_0x55d0c5fc3a60, L_0x55d0c5fc3b90, C4<1>, C4<1>;
L_0x55d0c5fc36d0 .functor AND 1, L_0x55d0c5fc3a60, L_0x55d0c5fc3cc0, C4<1>, C4<1>;
L_0x55d0c5fc3790 .functor AND 1, L_0x55d0c5fc3b90, L_0x55d0c5fc3cc0, C4<1>, C4<1>;
L_0x55d0c5fc3800 .functor OR 1, L_0x55d0c5fc35c0, L_0x55d0c5fc36d0, C4<0>, C4<0>;
L_0x55d0c5fc3950 .functor OR 1, L_0x55d0c5fc3790, L_0x55d0c5fc3800, C4<0>, C4<0>;
v0x55d0c568fa60_0 .net "a", 0 0, L_0x55d0c5fc3a60;  1 drivers
v0x55d0c568fb20_0 .net "b", 0 0, L_0x55d0c5fc3b90;  1 drivers
v0x55d0c5687bc0_0 .net "ca", 0 0, L_0x55d0c5fc3950;  1 drivers
v0x55d0c5689eb0_0 .net "cin", 0 0, L_0x55d0c5fc3cc0;  1 drivers
v0x55d0c5689f50_0 .net "sum", 0 0, L_0x55d0c5fc3500;  1 drivers
v0x55d0c568f3c0_0 .net "w1", 0 0, L_0x55d0c5fc18f0;  1 drivers
v0x55d0c568f460_0 .net "w2", 0 0, L_0x55d0c5fc35c0;  1 drivers
v0x55d0c568d6a0_0 .net "w3", 0 0, L_0x55d0c5fc36d0;  1 drivers
v0x55d0c568d760_0 .net "w4", 0 0, L_0x55d0c5fc3790;  1 drivers
v0x55d0c568bac0_0 .net "w5", 0 0, L_0x55d0c5fc3800;  1 drivers
S_0x55d0c41bb630 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c41d3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc3df0 .functor XOR 1, L_0x55d0c5fc42d0, L_0x55d0c5fc4400, C4<0>, C4<0>;
L_0x55d0c5fc3e60 .functor XOR 1, L_0x55d0c5fc3df0, L_0x55d0c5fc4530, C4<0>, C4<0>;
L_0x55d0c5fc3ed0 .functor AND 1, L_0x55d0c5fc42d0, L_0x55d0c5fc4400, C4<1>, C4<1>;
L_0x55d0c5fc3f40 .functor AND 1, L_0x55d0c5fc42d0, L_0x55d0c5fc4530, C4<1>, C4<1>;
L_0x55d0c5fc4000 .functor AND 1, L_0x55d0c5fc4400, L_0x55d0c5fc4530, C4<1>, C4<1>;
L_0x55d0c5fc4070 .functor OR 1, L_0x55d0c5fc3ed0, L_0x55d0c5fc3f40, C4<0>, C4<0>;
L_0x55d0c5fc41c0 .functor OR 1, L_0x55d0c5fc4000, L_0x55d0c5fc4070, C4<0>, C4<0>;
v0x55d0c5682230_0 .net "a", 0 0, L_0x55d0c5fc42d0;  1 drivers
v0x55d0c56822f0_0 .net "b", 0 0, L_0x55d0c5fc4400;  1 drivers
v0x55d0c5685a20_0 .net "ca", 0 0, L_0x55d0c5fc41c0;  1 drivers
v0x55d0c5683e40_0 .net "cin", 0 0, L_0x55d0c5fc4530;  1 drivers
v0x55d0c5683ee0_0 .net "sum", 0 0, L_0x55d0c5fc3e60;  1 drivers
v0x55d0c566f0d0_0 .net "w1", 0 0, L_0x55d0c5fc3df0;  1 drivers
v0x55d0c566f170_0 .net "w2", 0 0, L_0x55d0c5fc3ed0;  1 drivers
v0x55d0c566ea40_0 .net "w3", 0 0, L_0x55d0c5fc3f40;  1 drivers
v0x55d0c566eb00_0 .net "w4", 0 0, L_0x55d0c5fc4000;  1 drivers
v0x55d0c567f870_0 .net "w5", 0 0, L_0x55d0c5fc4070;  1 drivers
S_0x55d0c41afe70 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c41d3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc46a0 .functor XOR 1, L_0x55d0c5fc4c70, L_0x55d0c5fc4da0, C4<0>, C4<0>;
L_0x55d0c5fc4710 .functor XOR 1, L_0x55d0c5fc46a0, L_0x55d0c5fc4f20, C4<0>, C4<0>;
L_0x55d0c5fc47d0 .functor AND 1, L_0x55d0c5fc4c70, L_0x55d0c5fc4da0, C4<1>, C4<1>;
L_0x55d0c5fc48e0 .functor AND 1, L_0x55d0c5fc4c70, L_0x55d0c5fc4f20, C4<1>, C4<1>;
L_0x55d0c5fc49a0 .functor AND 1, L_0x55d0c5fc4da0, L_0x55d0c5fc4f20, C4<1>, C4<1>;
L_0x55d0c5fc4a10 .functor OR 1, L_0x55d0c5fc47d0, L_0x55d0c5fc48e0, C4<0>, C4<0>;
L_0x55d0c5fc4b60 .functor OR 1, L_0x55d0c5fc49a0, L_0x55d0c5fc4a10, C4<0>, C4<0>;
v0x55d0c567f170_0 .net "a", 0 0, L_0x55d0c5fc4c70;  1 drivers
v0x55d0c567f210_0 .net "b", 0 0, L_0x55d0c5fc4da0;  1 drivers
v0x55d0c566e7f0_0 .net "ca", 0 0, L_0x55d0c5fc4b60;  1 drivers
v0x55d0c5676ee0_0 .net "cin", 0 0, L_0x55d0c5fc4f20;  1 drivers
v0x55d0c5676fa0_0 .net "sum", 0 0, L_0x55d0c5fc4710;  1 drivers
v0x55d0c5676850_0 .net "w1", 0 0, L_0x55d0c5fc46a0;  1 drivers
v0x55d0c5676910_0 .net "w2", 0 0, L_0x55d0c5fc47d0;  1 drivers
v0x55d0c567eba0_0 .net "w3", 0 0, L_0x55d0c5fc48e0;  1 drivers
v0x55d0c567ec40_0 .net "w4", 0 0, L_0x55d0c5fc49a0;  1 drivers
v0x55d0c567e4a0_0 .net "w5", 0 0, L_0x55d0c5fc4a10;  1 drivers
S_0x55d0c41a3c10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c41d3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc5050 .functor XOR 1, L_0x55d0c5fc54f0, L_0x55d0c5fc56b0, C4<0>, C4<0>;
L_0x55d0c5fc50c0 .functor XOR 1, L_0x55d0c5fc5050, L_0x55d0c5fc5870, C4<0>, C4<0>;
L_0x55d0c5fc5130 .functor AND 1, L_0x55d0c5fc54f0, L_0x55d0c5fc56b0, C4<1>, C4<1>;
L_0x55d0c5fc51a0 .functor AND 1, L_0x55d0c5fc54f0, L_0x55d0c5fc5870, C4<1>, C4<1>;
L_0x55d0c5fc5260 .functor AND 1, L_0x55d0c5fc56b0, L_0x55d0c5fc5870, C4<1>, C4<1>;
L_0x55d0c5fc52d0 .functor OR 1, L_0x55d0c5fc5130, L_0x55d0c5fc51a0, C4<0>, C4<0>;
L_0x55d0c5fc53e0 .functor OR 1, L_0x55d0c5fc5260, L_0x55d0c5fc52d0, C4<0>, C4<0>;
v0x55d0c5676600_0 .net "a", 0 0, L_0x55d0c5fc54f0;  1 drivers
v0x55d0c56788f0_0 .net "b", 0 0, L_0x55d0c5fc56b0;  1 drivers
v0x55d0c56789b0_0 .net "ca", 0 0, L_0x55d0c5fc53e0;  1 drivers
v0x55d0c567de00_0 .net "cin", 0 0, L_0x55d0c5fc5870;  1 drivers
v0x55d0c567dec0_0 .net "sum", 0 0, L_0x55d0c5fc50c0;  1 drivers
v0x55d0c567c0e0_0 .net "w1", 0 0, L_0x55d0c5fc5050;  1 drivers
v0x55d0c567c1a0_0 .net "w2", 0 0, L_0x55d0c5fc5130;  1 drivers
v0x55d0c567a500_0 .net "w3", 0 0, L_0x55d0c5fc51a0;  1 drivers
v0x55d0c567a5a0_0 .net "w4", 0 0, L_0x55d0c5fc5260;  1 drivers
v0x55d0c5670d00_0 .net "w5", 0 0, L_0x55d0c5fc52d0;  1 drivers
S_0x55d0c4198450 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c41dfd50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5653ae0_0 .net "a", 3 0, L_0x55d0c5fc8640;  1 drivers
v0x55d0c5655dd0_0 .net "b", 3 0, L_0x55d0c5fc8730;  1 drivers
v0x55d0c565b2e0_0 .net "ca", 3 0, L_0x55d0c5fc84d0;  1 drivers
v0x55d0c56595c0_0 .net "cin", 3 0, L_0x55d0c5fc8820;  1 drivers
v0x55d0c56579e0_0 .net "sum", 3 0, L_0x55d0c5fc8430;  1 drivers
L_0x55d0c5fc63f0 .part L_0x55d0c5fc8640, 0, 1;
L_0x55d0c5fc6520 .part L_0x55d0c5fc8730, 0, 1;
L_0x55d0c5fc6650 .part L_0x55d0c5fc8820, 0, 1;
L_0x55d0c5fc6c60 .part L_0x55d0c5fc8640, 1, 1;
L_0x55d0c5fc6d90 .part L_0x55d0c5fc8730, 1, 1;
L_0x55d0c5fc6ec0 .part L_0x55d0c5fc8820, 1, 1;
L_0x55d0c5fc7600 .part L_0x55d0c5fc8640, 2, 1;
L_0x55d0c5fc7730 .part L_0x55d0c5fc8730, 2, 1;
L_0x55d0c5fc78b0 .part L_0x55d0c5fc8820, 2, 1;
L_0x55d0c5fc7e80 .part L_0x55d0c5fc8640, 3, 1;
L_0x55d0c5fc8040 .part L_0x55d0c5fc8730, 3, 1;
L_0x55d0c5fc8200 .part L_0x55d0c5fc8820, 3, 1;
L_0x55d0c5fc8430 .concat8 [ 1 1 1 1], L_0x55d0c5fc5e90, L_0x55d0c5fc67f0, L_0x55d0c5fc70a0, L_0x55d0c5fc7a50;
L_0x55d0c5fc84d0 .concat8 [ 1 1 1 1], L_0x55d0c5fc62e0, L_0x55d0c5fc6b50, L_0x55d0c5fc74f0, L_0x55d0c5fc7d70;
S_0x55d0c418acb0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4198450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc5a30 .functor XOR 1, L_0x55d0c5fc63f0, L_0x55d0c5fc6520, C4<0>, C4<0>;
L_0x55d0c5fc5e90 .functor XOR 1, L_0x55d0c5fc5a30, L_0x55d0c5fc6650, C4<0>, C4<0>;
L_0x55d0c5fc5f50 .functor AND 1, L_0x55d0c5fc63f0, L_0x55d0c5fc6520, C4<1>, C4<1>;
L_0x55d0c5fc6060 .functor AND 1, L_0x55d0c5fc63f0, L_0x55d0c5fc6650, C4<1>, C4<1>;
L_0x55d0c5fc6120 .functor AND 1, L_0x55d0c5fc6520, L_0x55d0c5fc6650, C4<1>, C4<1>;
L_0x55d0c5fc6190 .functor OR 1, L_0x55d0c5fc5f50, L_0x55d0c5fc6060, C4<0>, C4<0>;
L_0x55d0c5fc62e0 .functor OR 1, L_0x55d0c5fc6120, L_0x55d0c5fc6190, C4<0>, C4<0>;
v0x55d0c566dd40_0 .net "a", 0 0, L_0x55d0c5fc63f0;  1 drivers
v0x55d0c566dde0_0 .net "b", 0 0, L_0x55d0c5fc6520;  1 drivers
v0x55d0c5665ea0_0 .net "ca", 0 0, L_0x55d0c5fc62e0;  1 drivers
v0x55d0c5668190_0 .net "cin", 0 0, L_0x55d0c5fc6650;  1 drivers
v0x55d0c5668250_0 .net "sum", 0 0, L_0x55d0c5fc5e90;  1 drivers
v0x55d0c566d6a0_0 .net "w1", 0 0, L_0x55d0c5fc5a30;  1 drivers
v0x55d0c566d760_0 .net "w2", 0 0, L_0x55d0c5fc5f50;  1 drivers
v0x55d0c566b980_0 .net "w3", 0 0, L_0x55d0c5fc6060;  1 drivers
v0x55d0c566ba20_0 .net "w4", 0 0, L_0x55d0c5fc6120;  1 drivers
v0x55d0c5669da0_0 .net "w5", 0 0, L_0x55d0c5fc6190;  1 drivers
S_0x55d0c417f4f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4198450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc6780 .functor XOR 1, L_0x55d0c5fc6c60, L_0x55d0c5fc6d90, C4<0>, C4<0>;
L_0x55d0c5fc67f0 .functor XOR 1, L_0x55d0c5fc6780, L_0x55d0c5fc6ec0, C4<0>, C4<0>;
L_0x55d0c5fc6860 .functor AND 1, L_0x55d0c5fc6c60, L_0x55d0c5fc6d90, C4<1>, C4<1>;
L_0x55d0c5fc68d0 .functor AND 1, L_0x55d0c5fc6c60, L_0x55d0c5fc6ec0, C4<1>, C4<1>;
L_0x55d0c5fc6990 .functor AND 1, L_0x55d0c5fc6d90, L_0x55d0c5fc6ec0, C4<1>, C4<1>;
L_0x55d0c5fc6a00 .functor OR 1, L_0x55d0c5fc6860, L_0x55d0c5fc68d0, C4<0>, C4<0>;
L_0x55d0c5fc6b50 .functor OR 1, L_0x55d0c5fc6990, L_0x55d0c5fc6a00, C4<0>, C4<0>;
v0x55d0c5660510_0 .net "a", 0 0, L_0x55d0c5fc6c60;  1 drivers
v0x55d0c56605b0_0 .net "b", 0 0, L_0x55d0c5fc6d90;  1 drivers
v0x55d0c5663d00_0 .net "ca", 0 0, L_0x55d0c5fc6b50;  1 drivers
v0x55d0c5662120_0 .net "cin", 0 0, L_0x55d0c5fc6ec0;  1 drivers
v0x55d0c56621e0_0 .net "sum", 0 0, L_0x55d0c5fc67f0;  1 drivers
v0x55d0c563bd60_0 .net "w1", 0 0, L_0x55d0c5fc6780;  1 drivers
v0x55d0c563be20_0 .net "w2", 0 0, L_0x55d0c5fc6860;  1 drivers
v0x55d0c563b930_0 .net "w3", 0 0, L_0x55d0c5fc68d0;  1 drivers
v0x55d0c563b9d0_0 .net "w4", 0 0, L_0x55d0c5fc6990;  1 drivers
v0x55d0c563b680_0 .net "w5", 0 0, L_0x55d0c5fc6a00;  1 drivers
S_0x55d0c4173290 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4198450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc7030 .functor XOR 1, L_0x55d0c5fc7600, L_0x55d0c5fc7730, C4<0>, C4<0>;
L_0x55d0c5fc70a0 .functor XOR 1, L_0x55d0c5fc7030, L_0x55d0c5fc78b0, C4<0>, C4<0>;
L_0x55d0c5fc7160 .functor AND 1, L_0x55d0c5fc7600, L_0x55d0c5fc7730, C4<1>, C4<1>;
L_0x55d0c5fc7270 .functor AND 1, L_0x55d0c5fc7600, L_0x55d0c5fc78b0, C4<1>, C4<1>;
L_0x55d0c5fc7330 .functor AND 1, L_0x55d0c5fc7730, L_0x55d0c5fc78b0, C4<1>, C4<1>;
L_0x55d0c5fc73a0 .functor OR 1, L_0x55d0c5fc7160, L_0x55d0c5fc7270, C4<0>, C4<0>;
L_0x55d0c5fc74f0 .functor OR 1, L_0x55d0c5fc7330, L_0x55d0c5fc73a0, C4<0>, C4<0>;
v0x55d0c565dac0_0 .net "a", 0 0, L_0x55d0c5fc7600;  1 drivers
v0x55d0c565db80_0 .net "b", 0 0, L_0x55d0c5fc7730;  1 drivers
v0x55d0c565d370_0 .net "ca", 0 0, L_0x55d0c5fc74f0;  1 drivers
v0x55d0c563b3e0_0 .net "cin", 0 0, L_0x55d0c5fc78b0;  1 drivers
v0x55d0c563b480_0 .net "sum", 0 0, L_0x55d0c5fc70a0;  1 drivers
v0x55d0c564c5b0_0 .net "w1", 0 0, L_0x55d0c5fc7030;  1 drivers
v0x55d0c564c650_0 .net "w2", 0 0, L_0x55d0c5fc7160;  1 drivers
v0x55d0c564bf20_0 .net "w3", 0 0, L_0x55d0c5fc7270;  1 drivers
v0x55d0c564bfe0_0 .net "w4", 0 0, L_0x55d0c5fc7330;  1 drivers
v0x55d0c565cd50_0 .net "w5", 0 0, L_0x55d0c5fc73a0;  1 drivers
S_0x55d0c4167ad0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4198450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc79e0 .functor XOR 1, L_0x55d0c5fc7e80, L_0x55d0c5fc8040, C4<0>, C4<0>;
L_0x55d0c5fc7a50 .functor XOR 1, L_0x55d0c5fc79e0, L_0x55d0c5fc8200, C4<0>, C4<0>;
L_0x55d0c5fc7ac0 .functor AND 1, L_0x55d0c5fc7e80, L_0x55d0c5fc8040, C4<1>, C4<1>;
L_0x55d0c5fc7b30 .functor AND 1, L_0x55d0c5fc7e80, L_0x55d0c5fc8200, C4<1>, C4<1>;
L_0x55d0c5fc7bf0 .functor AND 1, L_0x55d0c5fc8040, L_0x55d0c5fc8200, C4<1>, C4<1>;
L_0x55d0c5fc7c60 .functor OR 1, L_0x55d0c5fc7ac0, L_0x55d0c5fc7b30, C4<0>, C4<0>;
L_0x55d0c5fc7d70 .functor OR 1, L_0x55d0c5fc7bf0, L_0x55d0c5fc7c60, C4<0>, C4<0>;
v0x55d0c565c650_0 .net "a", 0 0, L_0x55d0c5fc7e80;  1 drivers
v0x55d0c565c710_0 .net "b", 0 0, L_0x55d0c5fc8040;  1 drivers
v0x55d0c564bcd0_0 .net "ca", 0 0, L_0x55d0c5fc7d70;  1 drivers
v0x55d0c56543c0_0 .net "cin", 0 0, L_0x55d0c5fc8200;  1 drivers
v0x55d0c5654460_0 .net "sum", 0 0, L_0x55d0c5fc7a50;  1 drivers
v0x55d0c5653d30_0 .net "w1", 0 0, L_0x55d0c5fc79e0;  1 drivers
v0x55d0c5653dd0_0 .net "w2", 0 0, L_0x55d0c5fc7ac0;  1 drivers
v0x55d0c565c080_0 .net "w3", 0 0, L_0x55d0c5fc7b30;  1 drivers
v0x55d0c565c140_0 .net "w4", 0 0, L_0x55d0c5fc7bf0;  1 drivers
v0x55d0c565b980_0 .net "w5", 0 0, L_0x55d0c5fc7c60;  1 drivers
S_0x55d0c415add0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c41eb510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5616c80_0 .net "a", 7 0, L_0x55d0c5fce4e0;  1 drivers
v0x55d0c5616580_0 .net "b", 7 0, L_0x55d0c5fce5d0;  1 drivers
v0x55d0c5605c00_0 .net "ca", 7 0, L_0x55d0c5fce350;  1 drivers
v0x55d0c560e2f0_0 .net "cin", 7 0, L_0x55d0c5fce6c0;  1 drivers
v0x55d0c560dc60_0 .net "sum", 7 0, L_0x55d0c5fce210;  1 drivers
L_0x55d0c5fcb570 .part L_0x55d0c5fce4e0, 0, 4;
L_0x55d0c5fcb610 .part L_0x55d0c5fce5d0, 0, 4;
L_0x55d0c5fcb6b0 .part L_0x55d0c5fce6c0, 0, 4;
L_0x55d0c5fcdf00 .part L_0x55d0c5fce4e0, 4, 4;
L_0x55d0c5fcdff0 .part L_0x55d0c5fce5d0, 4, 4;
L_0x55d0c5fce0e0 .part L_0x55d0c5fce6c0, 4, 4;
L_0x55d0c5fce210 .concat8 [ 4 4 0 0], L_0x55d0c5fcb360, L_0x55d0c5fcdcf0;
L_0x55d0c5fce350 .concat8 [ 4 4 0 0], L_0x55d0c5fcb400, L_0x55d0c5fcdd90;
S_0x55d0c414f610 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c415add0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c562c430_0 .net "a", 3 0, L_0x55d0c5fcb570;  1 drivers
v0x55d0c562fc20_0 .net "b", 3 0, L_0x55d0c5fcb610;  1 drivers
v0x55d0c562e040_0 .net "ca", 3 0, L_0x55d0c5fcb400;  1 drivers
v0x55d0c5621f40_0 .net "cin", 3 0, L_0x55d0c5fcb6b0;  1 drivers
v0x55d0c56218b0_0 .net "sum", 3 0, L_0x55d0c5fcb360;  1 drivers
L_0x55d0c5fc9320 .part L_0x55d0c5fcb570, 0, 1;
L_0x55d0c5fc9450 .part L_0x55d0c5fcb610, 0, 1;
L_0x55d0c5fc9580 .part L_0x55d0c5fcb6b0, 0, 1;
L_0x55d0c5fc9b90 .part L_0x55d0c5fcb570, 1, 1;
L_0x55d0c5fc9cc0 .part L_0x55d0c5fcb610, 1, 1;
L_0x55d0c5fc9df0 .part L_0x55d0c5fcb6b0, 1, 1;
L_0x55d0c5fca530 .part L_0x55d0c5fcb570, 2, 1;
L_0x55d0c5fca660 .part L_0x55d0c5fcb610, 2, 1;
L_0x55d0c5fca7e0 .part L_0x55d0c5fcb6b0, 2, 1;
L_0x55d0c5fcadb0 .part L_0x55d0c5fcb570, 3, 1;
L_0x55d0c5fcaf70 .part L_0x55d0c5fcb610, 3, 1;
L_0x55d0c5fcb130 .part L_0x55d0c5fcb6b0, 3, 1;
L_0x55d0c5fcb360 .concat8 [ 1 1 1 1], L_0x55d0c5fc8e00, L_0x55d0c5fc9720, L_0x55d0c5fc9fd0, L_0x55d0c5fca980;
L_0x55d0c5fcb400 .concat8 [ 1 1 1 1], L_0x55d0c5fc9210, L_0x55d0c5fc9a80, L_0x55d0c5fca420, L_0x55d0c5fcaca0;
S_0x55d0c41433b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c414f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc83c0 .functor XOR 1, L_0x55d0c5fc9320, L_0x55d0c5fc9450, C4<0>, C4<0>;
L_0x55d0c5fc8e00 .functor XOR 1, L_0x55d0c5fc83c0, L_0x55d0c5fc9580, C4<0>, C4<0>;
L_0x55d0c5fc8ec0 .functor AND 1, L_0x55d0c5fc9320, L_0x55d0c5fc9450, C4<1>, C4<1>;
L_0x55d0c5fc8fd0 .functor AND 1, L_0x55d0c5fc9320, L_0x55d0c5fc9580, C4<1>, C4<1>;
L_0x55d0c5fc9090 .functor AND 1, L_0x55d0c5fc9450, L_0x55d0c5fc9580, C4<1>, C4<1>;
L_0x55d0c5fc9100 .functor OR 1, L_0x55d0c5fc8ec0, L_0x55d0c5fc8fd0, C4<0>, C4<0>;
L_0x55d0c5fc9210 .functor OR 1, L_0x55d0c5fc9090, L_0x55d0c5fc9100, C4<0>, C4<0>;
v0x55d0c564b920_0 .net "a", 0 0, L_0x55d0c5fc9320;  1 drivers
v0x55d0c564b9e0_0 .net "b", 0 0, L_0x55d0c5fc9450;  1 drivers
v0x55d0c564b220_0 .net "ca", 0 0, L_0x55d0c5fc9210;  1 drivers
v0x55d0c5643380_0 .net "cin", 0 0, L_0x55d0c5fc9580;  1 drivers
v0x55d0c5643420_0 .net "sum", 0 0, L_0x55d0c5fc8e00;  1 drivers
v0x55d0c5645670_0 .net "w1", 0 0, L_0x55d0c5fc83c0;  1 drivers
v0x55d0c5645710_0 .net "w2", 0 0, L_0x55d0c5fc8ec0;  1 drivers
v0x55d0c564ab80_0 .net "w3", 0 0, L_0x55d0c5fc8fd0;  1 drivers
v0x55d0c564ac40_0 .net "w4", 0 0, L_0x55d0c5fc9090;  1 drivers
v0x55d0c5648e60_0 .net "w5", 0 0, L_0x55d0c5fc9100;  1 drivers
S_0x55d0c4137bf0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c414f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc96b0 .functor XOR 1, L_0x55d0c5fc9b90, L_0x55d0c5fc9cc0, C4<0>, C4<0>;
L_0x55d0c5fc9720 .functor XOR 1, L_0x55d0c5fc96b0, L_0x55d0c5fc9df0, C4<0>, C4<0>;
L_0x55d0c5fc9790 .functor AND 1, L_0x55d0c5fc9b90, L_0x55d0c5fc9cc0, C4<1>, C4<1>;
L_0x55d0c5fc9800 .functor AND 1, L_0x55d0c5fc9b90, L_0x55d0c5fc9df0, C4<1>, C4<1>;
L_0x55d0c5fc98c0 .functor AND 1, L_0x55d0c5fc9cc0, L_0x55d0c5fc9df0, C4<1>, C4<1>;
L_0x55d0c5fc9930 .functor OR 1, L_0x55d0c5fc9790, L_0x55d0c5fc9800, C4<0>, C4<0>;
L_0x55d0c5fc9a80 .functor OR 1, L_0x55d0c5fc98c0, L_0x55d0c5fc9930, C4<0>, C4<0>;
v0x55d0c5647280_0 .net "a", 0 0, L_0x55d0c5fc9b90;  1 drivers
v0x55d0c5647340_0 .net "b", 0 0, L_0x55d0c5fc9cc0;  1 drivers
v0x55d0c563d9f0_0 .net "ca", 0 0, L_0x55d0c5fc9a80;  1 drivers
v0x55d0c56411e0_0 .net "cin", 0 0, L_0x55d0c5fc9df0;  1 drivers
v0x55d0c5641280_0 .net "sum", 0 0, L_0x55d0c5fc9720;  1 drivers
v0x55d0c563f600_0 .net "w1", 0 0, L_0x55d0c5fc96b0;  1 drivers
v0x55d0c563f6a0_0 .net "w2", 0 0, L_0x55d0c5fc9790;  1 drivers
v0x55d0c562a890_0 .net "w3", 0 0, L_0x55d0c5fc9800;  1 drivers
v0x55d0c562a950_0 .net "w4", 0 0, L_0x55d0c5fc98c0;  1 drivers
v0x55d0c562a200_0 .net "w5", 0 0, L_0x55d0c5fc9930;  1 drivers
S_0x55d0c412a450 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c414f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fc9f60 .functor XOR 1, L_0x55d0c5fca530, L_0x55d0c5fca660, C4<0>, C4<0>;
L_0x55d0c5fc9fd0 .functor XOR 1, L_0x55d0c5fc9f60, L_0x55d0c5fca7e0, C4<0>, C4<0>;
L_0x55d0c5fca090 .functor AND 1, L_0x55d0c5fca530, L_0x55d0c5fca660, C4<1>, C4<1>;
L_0x55d0c5fca1a0 .functor AND 1, L_0x55d0c5fca530, L_0x55d0c5fca7e0, C4<1>, C4<1>;
L_0x55d0c5fca260 .functor AND 1, L_0x55d0c5fca660, L_0x55d0c5fca7e0, C4<1>, C4<1>;
L_0x55d0c5fca2d0 .functor OR 1, L_0x55d0c5fca090, L_0x55d0c5fca1a0, C4<0>, C4<0>;
L_0x55d0c5fca420 .functor OR 1, L_0x55d0c5fca260, L_0x55d0c5fca2d0, C4<0>, C4<0>;
v0x55d0c563b030_0 .net "a", 0 0, L_0x55d0c5fca530;  1 drivers
v0x55d0c563b0d0_0 .net "b", 0 0, L_0x55d0c5fca660;  1 drivers
v0x55d0c563a930_0 .net "ca", 0 0, L_0x55d0c5fca420;  1 drivers
v0x55d0c5629fb0_0 .net "cin", 0 0, L_0x55d0c5fca7e0;  1 drivers
v0x55d0c562a070_0 .net "sum", 0 0, L_0x55d0c5fc9fd0;  1 drivers
v0x55d0c56326a0_0 .net "w1", 0 0, L_0x55d0c5fc9f60;  1 drivers
v0x55d0c5632760_0 .net "w2", 0 0, L_0x55d0c5fca090;  1 drivers
v0x55d0c5632010_0 .net "w3", 0 0, L_0x55d0c5fca1a0;  1 drivers
v0x55d0c56320b0_0 .net "w4", 0 0, L_0x55d0c5fca260;  1 drivers
v0x55d0c563a360_0 .net "w5", 0 0, L_0x55d0c5fca2d0;  1 drivers
S_0x55d0c411ec90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c414f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fca910 .functor XOR 1, L_0x55d0c5fcadb0, L_0x55d0c5fcaf70, C4<0>, C4<0>;
L_0x55d0c5fca980 .functor XOR 1, L_0x55d0c5fca910, L_0x55d0c5fcb130, C4<0>, C4<0>;
L_0x55d0c5fca9f0 .functor AND 1, L_0x55d0c5fcadb0, L_0x55d0c5fcaf70, C4<1>, C4<1>;
L_0x55d0c5fcaa60 .functor AND 1, L_0x55d0c5fcadb0, L_0x55d0c5fcb130, C4<1>, C4<1>;
L_0x55d0c5fcab20 .functor AND 1, L_0x55d0c5fcaf70, L_0x55d0c5fcb130, C4<1>, C4<1>;
L_0x55d0c5fcab90 .functor OR 1, L_0x55d0c5fca9f0, L_0x55d0c5fcaa60, C4<0>, C4<0>;
L_0x55d0c5fcaca0 .functor OR 1, L_0x55d0c5fcab20, L_0x55d0c5fcab90, C4<0>, C4<0>;
v0x55d0c5639c60_0 .net "a", 0 0, L_0x55d0c5fcadb0;  1 drivers
v0x55d0c5631dc0_0 .net "b", 0 0, L_0x55d0c5fcaf70;  1 drivers
v0x55d0c5631e80_0 .net "ca", 0 0, L_0x55d0c5fcaca0;  1 drivers
v0x55d0c56340b0_0 .net "cin", 0 0, L_0x55d0c5fcb130;  1 drivers
v0x55d0c5634170_0 .net "sum", 0 0, L_0x55d0c5fca980;  1 drivers
v0x55d0c56395c0_0 .net "w1", 0 0, L_0x55d0c5fca910;  1 drivers
v0x55d0c5639680_0 .net "w2", 0 0, L_0x55d0c5fca9f0;  1 drivers
v0x55d0c56378a0_0 .net "w3", 0 0, L_0x55d0c5fcaa60;  1 drivers
v0x55d0c5637940_0 .net "w4", 0 0, L_0x55d0c5fcab20;  1 drivers
v0x55d0c5635d50_0 .net "w5", 0 0, L_0x55d0c5fcab90;  1 drivers
S_0x55d0c4112a30 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c415add0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c56179f0_0 .net "a", 3 0, L_0x55d0c5fcdf00;  1 drivers
v0x55d0c56172a0_0 .net "b", 3 0, L_0x55d0c5fcdff0;  1 drivers
v0x55d0c55f5310_0 .net "ca", 3 0, L_0x55d0c5fcdd90;  1 drivers
v0x55d0c56064e0_0 .net "cin", 3 0, L_0x55d0c5fce0e0;  1 drivers
v0x55d0c5605e50_0 .net "sum", 3 0, L_0x55d0c5fcdcf0;  1 drivers
L_0x55d0c5fcbcb0 .part L_0x55d0c5fcdf00, 0, 1;
L_0x55d0c5fcbde0 .part L_0x55d0c5fcdff0, 0, 1;
L_0x55d0c5fcbf10 .part L_0x55d0c5fce0e0, 0, 1;
L_0x55d0c5fcc520 .part L_0x55d0c5fcdf00, 1, 1;
L_0x55d0c5fcc650 .part L_0x55d0c5fcdff0, 1, 1;
L_0x55d0c5fcc780 .part L_0x55d0c5fce0e0, 1, 1;
L_0x55d0c5fccec0 .part L_0x55d0c5fcdf00, 2, 1;
L_0x55d0c5fccff0 .part L_0x55d0c5fcdff0, 2, 1;
L_0x55d0c5fcd170 .part L_0x55d0c5fce0e0, 2, 1;
L_0x55d0c5fcd740 .part L_0x55d0c5fcdf00, 3, 1;
L_0x55d0c5fcd900 .part L_0x55d0c5fcdff0, 3, 1;
L_0x55d0c5fcdac0 .part L_0x55d0c5fce0e0, 3, 1;
L_0x55d0c5fcdcf0 .concat8 [ 1 1 1 1], L_0x55d0c5fcb750, L_0x55d0c5fcc0b0, L_0x55d0c5fcc960, L_0x55d0c5fcd310;
L_0x55d0c5fcdd90 .concat8 [ 1 1 1 1], L_0x55d0c5fcbba0, L_0x55d0c5fcc410, L_0x55d0c5fccdb0, L_0x55d0c5fcd630;
S_0x55d0c4107270 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4112a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fcb2f0 .functor XOR 1, L_0x55d0c5fcbcb0, L_0x55d0c5fcbde0, C4<0>, C4<0>;
L_0x55d0c5fcb750 .functor XOR 1, L_0x55d0c5fcb2f0, L_0x55d0c5fcbf10, C4<0>, C4<0>;
L_0x55d0c5fcb810 .functor AND 1, L_0x55d0c5fcbcb0, L_0x55d0c5fcbde0, C4<1>, C4<1>;
L_0x55d0c5fcb920 .functor AND 1, L_0x55d0c5fcbcb0, L_0x55d0c5fcbf10, C4<1>, C4<1>;
L_0x55d0c5fcb9e0 .functor AND 1, L_0x55d0c5fcbde0, L_0x55d0c5fcbf10, C4<1>, C4<1>;
L_0x55d0c5fcba50 .functor OR 1, L_0x55d0c5fcb810, L_0x55d0c5fcb920, C4<0>, C4<0>;
L_0x55d0c5fcbba0 .functor OR 1, L_0x55d0c5fcb9e0, L_0x55d0c5fcba50, C4<0>, C4<0>;
v0x55d0c5629c00_0 .net "a", 0 0, L_0x55d0c5fcbcb0;  1 drivers
v0x55d0c5629ca0_0 .net "b", 0 0, L_0x55d0c5fcbde0;  1 drivers
v0x55d0c5629500_0 .net "ca", 0 0, L_0x55d0c5fcbba0;  1 drivers
v0x55d0c5621660_0 .net "cin", 0 0, L_0x55d0c5fcbf10;  1 drivers
v0x55d0c5621720_0 .net "sum", 0 0, L_0x55d0c5fcb750;  1 drivers
v0x55d0c5623950_0 .net "w1", 0 0, L_0x55d0c5fcb2f0;  1 drivers
v0x55d0c5623a10_0 .net "w2", 0 0, L_0x55d0c5fcb810;  1 drivers
v0x55d0c5628e60_0 .net "w3", 0 0, L_0x55d0c5fcb920;  1 drivers
v0x55d0c5628f00_0 .net "w4", 0 0, L_0x55d0c5fcb9e0;  1 drivers
v0x55d0c5627140_0 .net "w5", 0 0, L_0x55d0c5fcba50;  1 drivers
S_0x55d0c40fa570 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4112a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fcc040 .functor XOR 1, L_0x55d0c5fcc520, L_0x55d0c5fcc650, C4<0>, C4<0>;
L_0x55d0c5fcc0b0 .functor XOR 1, L_0x55d0c5fcc040, L_0x55d0c5fcc780, C4<0>, C4<0>;
L_0x55d0c5fcc120 .functor AND 1, L_0x55d0c5fcc520, L_0x55d0c5fcc650, C4<1>, C4<1>;
L_0x55d0c5fcc190 .functor AND 1, L_0x55d0c5fcc520, L_0x55d0c5fcc780, C4<1>, C4<1>;
L_0x55d0c5fcc250 .functor AND 1, L_0x55d0c5fcc650, L_0x55d0c5fcc780, C4<1>, C4<1>;
L_0x55d0c5fcc2c0 .functor OR 1, L_0x55d0c5fcc120, L_0x55d0c5fcc190, C4<0>, C4<0>;
L_0x55d0c5fcc410 .functor OR 1, L_0x55d0c5fcc250, L_0x55d0c5fcc2c0, C4<0>, C4<0>;
v0x55d0c5625560_0 .net "a", 0 0, L_0x55d0c5fcc520;  1 drivers
v0x55d0c5625600_0 .net "b", 0 0, L_0x55d0c5fcc650;  1 drivers
v0x55d0c561bcd0_0 .net "ca", 0 0, L_0x55d0c5fcc410;  1 drivers
v0x55d0c561f4c0_0 .net "cin", 0 0, L_0x55d0c5fcc780;  1 drivers
v0x55d0c561f580_0 .net "sum", 0 0, L_0x55d0c5fcc0b0;  1 drivers
v0x55d0c561d8e0_0 .net "w1", 0 0, L_0x55d0c5fcc040;  1 drivers
v0x55d0c561d9a0_0 .net "w2", 0 0, L_0x55d0c5fcc120;  1 drivers
v0x55d0c55042a0_0 .net "w3", 0 0, L_0x55d0c5fcc190;  1 drivers
v0x55d0c5504340_0 .net "w4", 0 0, L_0x55d0c5fcc250;  1 drivers
v0x55d0c5619670_0 .net "w5", 0 0, L_0x55d0c5fcc2c0;  1 drivers
S_0x55d0c40eedb0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4112a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fcc8f0 .functor XOR 1, L_0x55d0c5fccec0, L_0x55d0c5fccff0, C4<0>, C4<0>;
L_0x55d0c5fcc960 .functor XOR 1, L_0x55d0c5fcc8f0, L_0x55d0c5fcd170, C4<0>, C4<0>;
L_0x55d0c5fcca20 .functor AND 1, L_0x55d0c5fccec0, L_0x55d0c5fccff0, C4<1>, C4<1>;
L_0x55d0c5fccb30 .functor AND 1, L_0x55d0c5fccec0, L_0x55d0c5fcd170, C4<1>, C4<1>;
L_0x55d0c5fccbf0 .functor AND 1, L_0x55d0c5fccff0, L_0x55d0c5fcd170, C4<1>, C4<1>;
L_0x55d0c5fccc60 .functor OR 1, L_0x55d0c5fcca20, L_0x55d0c5fccb30, C4<0>, C4<0>;
L_0x55d0c5fccdb0 .functor OR 1, L_0x55d0c5fccbf0, L_0x55d0c5fccc60, C4<0>, C4<0>;
v0x55d0c5619360_0 .net "a", 0 0, L_0x55d0c5fccec0;  1 drivers
v0x55d0c5619420_0 .net "b", 0 0, L_0x55d0c5fccff0;  1 drivers
v0x55d0c558ec10_0 .net "ca", 0 0, L_0x55d0c5fccdb0;  1 drivers
v0x55d0c558ea20_0 .net "cin", 0 0, L_0x55d0c5fcd170;  1 drivers
v0x55d0c558eac0_0 .net "sum", 0 0, L_0x55d0c5fcc960;  1 drivers
v0x55d0c55d3560_0 .net "w1", 0 0, L_0x55d0c5fcc8f0;  1 drivers
v0x55d0c55d3600_0 .net "w2", 0 0, L_0x55d0c5fcca20;  1 drivers
v0x55d0c5618780_0 .net "w3", 0 0, L_0x55d0c5fccb30;  1 drivers
v0x55d0c5618840_0 .net "w4", 0 0, L_0x55d0c5fccbf0;  1 drivers
v0x55d0c5618470_0 .net "w5", 0 0, L_0x55d0c5fccc60;  1 drivers
S_0x55d0c40e2b50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4112a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fcd2a0 .functor XOR 1, L_0x55d0c5fcd740, L_0x55d0c5fcd900, C4<0>, C4<0>;
L_0x55d0c5fcd310 .functor XOR 1, L_0x55d0c5fcd2a0, L_0x55d0c5fcdac0, C4<0>, C4<0>;
L_0x55d0c5fcd380 .functor AND 1, L_0x55d0c5fcd740, L_0x55d0c5fcd900, C4<1>, C4<1>;
L_0x55d0c5fcd3f0 .functor AND 1, L_0x55d0c5fcd740, L_0x55d0c5fcdac0, C4<1>, C4<1>;
L_0x55d0c5fcd4b0 .functor AND 1, L_0x55d0c5fcd900, L_0x55d0c5fcdac0, C4<1>, C4<1>;
L_0x55d0c5fcd520 .functor OR 1, L_0x55d0c5fcd380, L_0x55d0c5fcd3f0, C4<0>, C4<0>;
L_0x55d0c5fcd630 .functor OR 1, L_0x55d0c5fcd4b0, L_0x55d0c5fcd520, C4<0>, C4<0>;
v0x55d0c55d3eb0_0 .net "a", 0 0, L_0x55d0c5fcd740;  1 drivers
v0x55d0c55d3f70_0 .net "b", 0 0, L_0x55d0c5fcd900;  1 drivers
v0x55d0c55d3ab0_0 .net "ca", 0 0, L_0x55d0c5fcd630;  1 drivers
v0x55d0c55d3800_0 .net "cin", 0 0, L_0x55d0c5fcdac0;  1 drivers
v0x55d0c55d38a0_0 .net "sum", 0 0, L_0x55d0c5fcd310;  1 drivers
v0x55d0c55f5c90_0 .net "w1", 0 0, L_0x55d0c5fcd2a0;  1 drivers
v0x55d0c55f5d30_0 .net "w2", 0 0, L_0x55d0c5fcd380;  1 drivers
v0x55d0c55f5860_0 .net "w3", 0 0, L_0x55d0c5fcd3f0;  1 drivers
v0x55d0c55f5920_0 .net "w4", 0 0, L_0x55d0c5fcd4b0;  1 drivers
v0x55d0c55f55b0_0 .net "w5", 0 0, L_0x55d0c5fcd520;  1 drivers
S_0x55d0c40d7390 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c41f95b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c557b2c0_0 .net "a", 15 0, L_0x55d0c5fda0f0;  1 drivers
v0x55d0c55839b0_0 .net "b", 15 0, L_0x55d0c5fda1e0;  1 drivers
v0x55d0c5583320_0 .net "ca", 15 0, L_0x55d0c5fd9f60;  1 drivers
v0x55d0c558b670_0 .net "cin", 15 0, L_0x55d0c5fda2d0;  1 drivers
v0x55d0c558af70_0 .net "sum", 15 0, L_0x55d0c5fd9e20;  1 drivers
L_0x55d0c5fd4340 .part L_0x55d0c5fda0f0, 0, 8;
L_0x55d0c5fd43e0 .part L_0x55d0c5fda1e0, 0, 8;
L_0x55d0c5fd4480 .part L_0x55d0c5fda2d0, 0, 8;
L_0x55d0c5fd9b50 .part L_0x55d0c5fda0f0, 8, 8;
L_0x55d0c5fd9c40 .part L_0x55d0c5fda1e0, 8, 8;
L_0x55d0c5fd9d30 .part L_0x55d0c5fda2d0, 8, 8;
L_0x55d0c5fd9e20 .concat8 [ 8 8 0 0], L_0x55d0c5fd4070, L_0x55d0c5fd9880;
L_0x55d0c5fd9f60 .concat8 [ 8 8 0 0], L_0x55d0c5fd41b0, L_0x55d0c5fd99c0;
S_0x55d0c40c92d0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c40d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c55c9420_0 .net "a", 7 0, L_0x55d0c5fd4340;  1 drivers
v0x55d0c55d1770_0 .net "b", 7 0, L_0x55d0c5fd43e0;  1 drivers
v0x55d0c55d1070_0 .net "ca", 7 0, L_0x55d0c5fd41b0;  1 drivers
v0x55d0c55c91d0_0 .net "cin", 7 0, L_0x55d0c5fd4480;  1 drivers
v0x55d0c55cb4c0_0 .net "sum", 7 0, L_0x55d0c5fd4070;  1 drivers
L_0x55d0c5fd13d0 .part L_0x55d0c5fd4340, 0, 4;
L_0x55d0c5fd1470 .part L_0x55d0c5fd43e0, 0, 4;
L_0x55d0c5fd1510 .part L_0x55d0c5fd4480, 0, 4;
L_0x55d0c5fd3d60 .part L_0x55d0c5fd4340, 4, 4;
L_0x55d0c5fd3e50 .part L_0x55d0c5fd43e0, 4, 4;
L_0x55d0c5fd3f40 .part L_0x55d0c5fd4480, 4, 4;
L_0x55d0c5fd4070 .concat8 [ 4 4 0 0], L_0x55d0c5fd11c0, L_0x55d0c5fd3b50;
L_0x55d0c5fd41b0 .concat8 [ 4 4 0 0], L_0x55d0c5fd1260, L_0x55d0c5fd3bf0;
S_0x55d0c40bdb10 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c40c92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55f4290_0 .net "a", 3 0, L_0x55d0c5fd13d0;  1 drivers
v0x55d0c55f3b90_0 .net "b", 3 0, L_0x55d0c5fd1470;  1 drivers
v0x55d0c55ebcf0_0 .net "ca", 3 0, L_0x55d0c5fd1260;  1 drivers
v0x55d0c55edfe0_0 .net "cin", 3 0, L_0x55d0c5fd1510;  1 drivers
v0x55d0c55f34f0_0 .net "sum", 3 0, L_0x55d0c5fd11c0;  1 drivers
L_0x55d0c5fcf180 .part L_0x55d0c5fd13d0, 0, 1;
L_0x55d0c5fcf2b0 .part L_0x55d0c5fd1470, 0, 1;
L_0x55d0c5fcf3e0 .part L_0x55d0c5fd1510, 0, 1;
L_0x55d0c5fcf9f0 .part L_0x55d0c5fd13d0, 1, 1;
L_0x55d0c5fcfb20 .part L_0x55d0c5fd1470, 1, 1;
L_0x55d0c5fcfc50 .part L_0x55d0c5fd1510, 1, 1;
L_0x55d0c5fd0390 .part L_0x55d0c5fd13d0, 2, 1;
L_0x55d0c5fd04c0 .part L_0x55d0c5fd1470, 2, 1;
L_0x55d0c5fd0640 .part L_0x55d0c5fd1510, 2, 1;
L_0x55d0c5fd0c10 .part L_0x55d0c5fd13d0, 3, 1;
L_0x55d0c5fd0dd0 .part L_0x55d0c5fd1470, 3, 1;
L_0x55d0c5fd0f90 .part L_0x55d0c5fd1510, 3, 1;
L_0x55d0c5fd11c0 .concat8 [ 1 1 1 1], L_0x55d0c5fcec60, L_0x55d0c5fcf580, L_0x55d0c5fcfe30, L_0x55d0c5fd07e0;
L_0x55d0c5fd1260 .concat8 [ 1 1 1 1], L_0x55d0c5fcf070, L_0x55d0c5fcf8e0, L_0x55d0c5fd0280, L_0x55d0c5fd0b00;
S_0x55d0c40b18b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c40bdb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fcdc80 .functor XOR 1, L_0x55d0c5fcf180, L_0x55d0c5fcf2b0, C4<0>, C4<0>;
L_0x55d0c5fcec60 .functor XOR 1, L_0x55d0c5fcdc80, L_0x55d0c5fcf3e0, C4<0>, C4<0>;
L_0x55d0c5fced20 .functor AND 1, L_0x55d0c5fcf180, L_0x55d0c5fcf2b0, C4<1>, C4<1>;
L_0x55d0c5fcee30 .functor AND 1, L_0x55d0c5fcf180, L_0x55d0c5fcf3e0, C4<1>, C4<1>;
L_0x55d0c5fceef0 .functor AND 1, L_0x55d0c5fcf2b0, L_0x55d0c5fcf3e0, C4<1>, C4<1>;
L_0x55d0c5fcef60 .functor OR 1, L_0x55d0c5fced20, L_0x55d0c5fcee30, C4<0>, C4<0>;
L_0x55d0c5fcf070 .functor OR 1, L_0x55d0c5fceef0, L_0x55d0c5fcef60, C4<0>, C4<0>;
v0x55d0c56134f0_0 .net "a", 0 0, L_0x55d0c5fcf180;  1 drivers
v0x55d0c5613590_0 .net "b", 0 0, L_0x55d0c5fcf2b0;  1 drivers
v0x55d0c5611910_0 .net "ca", 0 0, L_0x55d0c5fcf070;  1 drivers
v0x55d0c5608080_0 .net "cin", 0 0, L_0x55d0c5fcf3e0;  1 drivers
v0x55d0c5608140_0 .net "sum", 0 0, L_0x55d0c5fcec60;  1 drivers
v0x55d0c560b870_0 .net "w1", 0 0, L_0x55d0c5fcdc80;  1 drivers
v0x55d0c560b930_0 .net "w2", 0 0, L_0x55d0c5fced20;  1 drivers
v0x55d0c5609c90_0 .net "w3", 0 0, L_0x55d0c5fcee30;  1 drivers
v0x55d0c5609d30_0 .net "w4", 0 0, L_0x55d0c5fceef0;  1 drivers
v0x55d0c55fdb90_0 .net "w5", 0 0, L_0x55d0c5fcef60;  1 drivers
S_0x55d0c40a60f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c40bdb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fcf510 .functor XOR 1, L_0x55d0c5fcf9f0, L_0x55d0c5fcfb20, C4<0>, C4<0>;
L_0x55d0c5fcf580 .functor XOR 1, L_0x55d0c5fcf510, L_0x55d0c5fcfc50, C4<0>, C4<0>;
L_0x55d0c5fcf5f0 .functor AND 1, L_0x55d0c5fcf9f0, L_0x55d0c5fcfb20, C4<1>, C4<1>;
L_0x55d0c5fcf660 .functor AND 1, L_0x55d0c5fcf9f0, L_0x55d0c5fcfc50, C4<1>, C4<1>;
L_0x55d0c5fcf720 .functor AND 1, L_0x55d0c5fcfb20, L_0x55d0c5fcfc50, C4<1>, C4<1>;
L_0x55d0c5fcf790 .functor OR 1, L_0x55d0c5fcf5f0, L_0x55d0c5fcf660, C4<0>, C4<0>;
L_0x55d0c5fcf8e0 .functor OR 1, L_0x55d0c5fcf720, L_0x55d0c5fcf790, C4<0>, C4<0>;
v0x55d0c55fd500_0 .net "a", 0 0, L_0x55d0c5fcf9f0;  1 drivers
v0x55d0c55fd5a0_0 .net "b", 0 0, L_0x55d0c5fcfb20;  1 drivers
v0x55d0c5605850_0 .net "ca", 0 0, L_0x55d0c5fcf8e0;  1 drivers
v0x55d0c5605150_0 .net "cin", 0 0, L_0x55d0c5fcfc50;  1 drivers
v0x55d0c5605210_0 .net "sum", 0 0, L_0x55d0c5fcf580;  1 drivers
v0x55d0c55fd2b0_0 .net "w1", 0 0, L_0x55d0c5fcf510;  1 drivers
v0x55d0c55fd370_0 .net "w2", 0 0, L_0x55d0c5fcf5f0;  1 drivers
v0x55d0c55ff5a0_0 .net "w3", 0 0, L_0x55d0c5fcf660;  1 drivers
v0x55d0c55ff640_0 .net "w4", 0 0, L_0x55d0c5fcf720;  1 drivers
v0x55d0c5604ab0_0 .net "w5", 0 0, L_0x55d0c5fcf790;  1 drivers
S_0x55d0c40993f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c40bdb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fcfdc0 .functor XOR 1, L_0x55d0c5fd0390, L_0x55d0c5fd04c0, C4<0>, C4<0>;
L_0x55d0c5fcfe30 .functor XOR 1, L_0x55d0c5fcfdc0, L_0x55d0c5fd0640, C4<0>, C4<0>;
L_0x55d0c5fcfef0 .functor AND 1, L_0x55d0c5fd0390, L_0x55d0c5fd04c0, C4<1>, C4<1>;
L_0x55d0c5fd0000 .functor AND 1, L_0x55d0c5fd0390, L_0x55d0c5fd0640, C4<1>, C4<1>;
L_0x55d0c5fd00c0 .functor AND 1, L_0x55d0c5fd04c0, L_0x55d0c5fd0640, C4<1>, C4<1>;
L_0x55d0c5fd0130 .functor OR 1, L_0x55d0c5fcfef0, L_0x55d0c5fd0000, C4<0>, C4<0>;
L_0x55d0c5fd0280 .functor OR 1, L_0x55d0c5fd00c0, L_0x55d0c5fd0130, C4<0>, C4<0>;
v0x55d0c5602d90_0 .net "a", 0 0, L_0x55d0c5fd0390;  1 drivers
v0x55d0c5602e50_0 .net "b", 0 0, L_0x55d0c5fd04c0;  1 drivers
v0x55d0c56011b0_0 .net "ca", 0 0, L_0x55d0c5fd0280;  1 drivers
v0x55d0c55f7920_0 .net "cin", 0 0, L_0x55d0c5fd0640;  1 drivers
v0x55d0c55f79c0_0 .net "sum", 0 0, L_0x55d0c5fcfe30;  1 drivers
v0x55d0c55fb110_0 .net "w1", 0 0, L_0x55d0c5fcfdc0;  1 drivers
v0x55d0c55fb1b0_0 .net "w2", 0 0, L_0x55d0c5fcfef0;  1 drivers
v0x55d0c55f9530_0 .net "w3", 0 0, L_0x55d0c5fd0000;  1 drivers
v0x55d0c55f95f0_0 .net "w4", 0 0, L_0x55d0c5fd00c0;  1 drivers
v0x55d0c55e47c0_0 .net "w5", 0 0, L_0x55d0c5fd0130;  1 drivers
S_0x55d0c408dc30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c40bdb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd0770 .functor XOR 1, L_0x55d0c5fd0c10, L_0x55d0c5fd0dd0, C4<0>, C4<0>;
L_0x55d0c5fd07e0 .functor XOR 1, L_0x55d0c5fd0770, L_0x55d0c5fd0f90, C4<0>, C4<0>;
L_0x55d0c5fd0850 .functor AND 1, L_0x55d0c5fd0c10, L_0x55d0c5fd0dd0, C4<1>, C4<1>;
L_0x55d0c5fd08c0 .functor AND 1, L_0x55d0c5fd0c10, L_0x55d0c5fd0f90, C4<1>, C4<1>;
L_0x55d0c5fd0980 .functor AND 1, L_0x55d0c5fd0dd0, L_0x55d0c5fd0f90, C4<1>, C4<1>;
L_0x55d0c5fd09f0 .functor OR 1, L_0x55d0c5fd0850, L_0x55d0c5fd08c0, C4<0>, C4<0>;
L_0x55d0c5fd0b00 .functor OR 1, L_0x55d0c5fd0980, L_0x55d0c5fd09f0, C4<0>, C4<0>;
v0x55d0c55e4130_0 .net "a", 0 0, L_0x55d0c5fd0c10;  1 drivers
v0x55d0c55e41f0_0 .net "b", 0 0, L_0x55d0c5fd0dd0;  1 drivers
v0x55d0c55f4f60_0 .net "ca", 0 0, L_0x55d0c5fd0b00;  1 drivers
v0x55d0c55f4860_0 .net "cin", 0 0, L_0x55d0c5fd0f90;  1 drivers
v0x55d0c55f4900_0 .net "sum", 0 0, L_0x55d0c5fd07e0;  1 drivers
v0x55d0c55e3ee0_0 .net "w1", 0 0, L_0x55d0c5fd0770;  1 drivers
v0x55d0c55e3f80_0 .net "w2", 0 0, L_0x55d0c5fd0850;  1 drivers
v0x55d0c55ec5d0_0 .net "w3", 0 0, L_0x55d0c5fd08c0;  1 drivers
v0x55d0c55ec690_0 .net "w4", 0 0, L_0x55d0c5fd0980;  1 drivers
v0x55d0c55ebf40_0 .net "w5", 0 0, L_0x55d0c5fd09f0;  1 drivers
S_0x55d0c40819d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c40c92d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55c1610_0 .net "a", 3 0, L_0x55d0c5fd3d60;  1 drivers
v0x55d0c55d2440_0 .net "b", 3 0, L_0x55d0c5fd3e50;  1 drivers
v0x55d0c55d1d40_0 .net "ca", 3 0, L_0x55d0c5fd3bf0;  1 drivers
v0x55d0c55c13c0_0 .net "cin", 3 0, L_0x55d0c5fd3f40;  1 drivers
v0x55d0c55c9ab0_0 .net "sum", 3 0, L_0x55d0c5fd3b50;  1 drivers
L_0x55d0c5fd1b10 .part L_0x55d0c5fd3d60, 0, 1;
L_0x55d0c5fd1c40 .part L_0x55d0c5fd3e50, 0, 1;
L_0x55d0c5fd1d70 .part L_0x55d0c5fd3f40, 0, 1;
L_0x55d0c5fd2380 .part L_0x55d0c5fd3d60, 1, 1;
L_0x55d0c5fd24b0 .part L_0x55d0c5fd3e50, 1, 1;
L_0x55d0c5fd25e0 .part L_0x55d0c5fd3f40, 1, 1;
L_0x55d0c5fd2d20 .part L_0x55d0c5fd3d60, 2, 1;
L_0x55d0c5fd2e50 .part L_0x55d0c5fd3e50, 2, 1;
L_0x55d0c5fd2fd0 .part L_0x55d0c5fd3f40, 2, 1;
L_0x55d0c5fd35a0 .part L_0x55d0c5fd3d60, 3, 1;
L_0x55d0c5fd3760 .part L_0x55d0c5fd3e50, 3, 1;
L_0x55d0c5fd3920 .part L_0x55d0c5fd3f40, 3, 1;
L_0x55d0c5fd3b50 .concat8 [ 1 1 1 1], L_0x55d0c5fd15b0, L_0x55d0c5fd1f10, L_0x55d0c5fd27c0, L_0x55d0c5fd3170;
L_0x55d0c5fd3bf0 .concat8 [ 1 1 1 1], L_0x55d0c5fd1a00, L_0x55d0c5fd2270, L_0x55d0c5fd2c10, L_0x55d0c5fd3490;
S_0x55d0c4076210 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c40819d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd1150 .functor XOR 1, L_0x55d0c5fd1b10, L_0x55d0c5fd1c40, C4<0>, C4<0>;
L_0x55d0c5fd15b0 .functor XOR 1, L_0x55d0c5fd1150, L_0x55d0c5fd1d70, C4<0>, C4<0>;
L_0x55d0c5fd1670 .functor AND 1, L_0x55d0c5fd1b10, L_0x55d0c5fd1c40, C4<1>, C4<1>;
L_0x55d0c5fd1780 .functor AND 1, L_0x55d0c5fd1b10, L_0x55d0c5fd1d70, C4<1>, C4<1>;
L_0x55d0c5fd1840 .functor AND 1, L_0x55d0c5fd1c40, L_0x55d0c5fd1d70, C4<1>, C4<1>;
L_0x55d0c5fd18b0 .functor OR 1, L_0x55d0c5fd1670, L_0x55d0c5fd1780, C4<0>, C4<0>;
L_0x55d0c5fd1a00 .functor OR 1, L_0x55d0c5fd1840, L_0x55d0c5fd18b0, C4<0>, C4<0>;
v0x55d0c55f17d0_0 .net "a", 0 0, L_0x55d0c5fd1b10;  1 drivers
v0x55d0c55f1870_0 .net "b", 0 0, L_0x55d0c5fd1c40;  1 drivers
v0x55d0c55efbf0_0 .net "ca", 0 0, L_0x55d0c5fd1a00;  1 drivers
v0x55d0c55e6360_0 .net "cin", 0 0, L_0x55d0c5fd1d70;  1 drivers
v0x55d0c55e6420_0 .net "sum", 0 0, L_0x55d0c5fd15b0;  1 drivers
v0x55d0c55e9b50_0 .net "w1", 0 0, L_0x55d0c5fd1150;  1 drivers
v0x55d0c55e9c10_0 .net "w2", 0 0, L_0x55d0c5fd1670;  1 drivers
v0x55d0c55e7f70_0 .net "w3", 0 0, L_0x55d0c5fd1780;  1 drivers
v0x55d0c55e8010_0 .net "w4", 0 0, L_0x55d0c5fd1840;  1 drivers
v0x55d0c55dbe70_0 .net "w5", 0 0, L_0x55d0c5fd18b0;  1 drivers
S_0x55d0c4068a90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c40819d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd1ea0 .functor XOR 1, L_0x55d0c5fd2380, L_0x55d0c5fd24b0, C4<0>, C4<0>;
L_0x55d0c5fd1f10 .functor XOR 1, L_0x55d0c5fd1ea0, L_0x55d0c5fd25e0, C4<0>, C4<0>;
L_0x55d0c5fd1f80 .functor AND 1, L_0x55d0c5fd2380, L_0x55d0c5fd24b0, C4<1>, C4<1>;
L_0x55d0c5fd1ff0 .functor AND 1, L_0x55d0c5fd2380, L_0x55d0c5fd25e0, C4<1>, C4<1>;
L_0x55d0c5fd20b0 .functor AND 1, L_0x55d0c5fd24b0, L_0x55d0c5fd25e0, C4<1>, C4<1>;
L_0x55d0c5fd2120 .functor OR 1, L_0x55d0c5fd1f80, L_0x55d0c5fd1ff0, C4<0>, C4<0>;
L_0x55d0c5fd2270 .functor OR 1, L_0x55d0c5fd20b0, L_0x55d0c5fd2120, C4<0>, C4<0>;
v0x55d0c55db7e0_0 .net "a", 0 0, L_0x55d0c5fd2380;  1 drivers
v0x55d0c55db880_0 .net "b", 0 0, L_0x55d0c5fd24b0;  1 drivers
v0x55d0c55e3b30_0 .net "ca", 0 0, L_0x55d0c5fd2270;  1 drivers
v0x55d0c55e3430_0 .net "cin", 0 0, L_0x55d0c5fd25e0;  1 drivers
v0x55d0c55e34f0_0 .net "sum", 0 0, L_0x55d0c5fd1f10;  1 drivers
v0x55d0c55db590_0 .net "w1", 0 0, L_0x55d0c5fd1ea0;  1 drivers
v0x55d0c55db650_0 .net "w2", 0 0, L_0x55d0c5fd1f80;  1 drivers
v0x55d0c55dd880_0 .net "w3", 0 0, L_0x55d0c5fd1ff0;  1 drivers
v0x55d0c55dd920_0 .net "w4", 0 0, L_0x55d0c5fd20b0;  1 drivers
v0x55d0c55e2d90_0 .net "w5", 0 0, L_0x55d0c5fd2120;  1 drivers
S_0x55d0c405d2d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c40819d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd2750 .functor XOR 1, L_0x55d0c5fd2d20, L_0x55d0c5fd2e50, C4<0>, C4<0>;
L_0x55d0c5fd27c0 .functor XOR 1, L_0x55d0c5fd2750, L_0x55d0c5fd2fd0, C4<0>, C4<0>;
L_0x55d0c5fd2880 .functor AND 1, L_0x55d0c5fd2d20, L_0x55d0c5fd2e50, C4<1>, C4<1>;
L_0x55d0c5fd2990 .functor AND 1, L_0x55d0c5fd2d20, L_0x55d0c5fd2fd0, C4<1>, C4<1>;
L_0x55d0c5fd2a50 .functor AND 1, L_0x55d0c5fd2e50, L_0x55d0c5fd2fd0, C4<1>, C4<1>;
L_0x55d0c5fd2ac0 .functor OR 1, L_0x55d0c5fd2880, L_0x55d0c5fd2990, C4<0>, C4<0>;
L_0x55d0c5fd2c10 .functor OR 1, L_0x55d0c5fd2a50, L_0x55d0c5fd2ac0, C4<0>, C4<0>;
v0x55d0c55e1070_0 .net "a", 0 0, L_0x55d0c5fd2d20;  1 drivers
v0x55d0c55e1130_0 .net "b", 0 0, L_0x55d0c5fd2e50;  1 drivers
v0x55d0c55df490_0 .net "ca", 0 0, L_0x55d0c5fd2c10;  1 drivers
v0x55d0c55d5c00_0 .net "cin", 0 0, L_0x55d0c5fd2fd0;  1 drivers
v0x55d0c55d5ca0_0 .net "sum", 0 0, L_0x55d0c5fd27c0;  1 drivers
v0x55d0c55d93f0_0 .net "w1", 0 0, L_0x55d0c5fd2750;  1 drivers
v0x55d0c55d9490_0 .net "w2", 0 0, L_0x55d0c5fd2880;  1 drivers
v0x55d0c55d7810_0 .net "w3", 0 0, L_0x55d0c5fd2990;  1 drivers
v0x55d0c55d78d0_0 .net "w4", 0 0, L_0x55d0c5fd2a50;  1 drivers
v0x55d0c55b1450_0 .net "w5", 0 0, L_0x55d0c5fd2ac0;  1 drivers
S_0x55d0c4051070 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c40819d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd3100 .functor XOR 1, L_0x55d0c5fd35a0, L_0x55d0c5fd3760, C4<0>, C4<0>;
L_0x55d0c5fd3170 .functor XOR 1, L_0x55d0c5fd3100, L_0x55d0c5fd3920, C4<0>, C4<0>;
L_0x55d0c5fd31e0 .functor AND 1, L_0x55d0c5fd35a0, L_0x55d0c5fd3760, C4<1>, C4<1>;
L_0x55d0c5fd3250 .functor AND 1, L_0x55d0c5fd35a0, L_0x55d0c5fd3920, C4<1>, C4<1>;
L_0x55d0c5fd3310 .functor AND 1, L_0x55d0c5fd3760, L_0x55d0c5fd3920, C4<1>, C4<1>;
L_0x55d0c5fd3380 .functor OR 1, L_0x55d0c5fd31e0, L_0x55d0c5fd3250, C4<0>, C4<0>;
L_0x55d0c5fd3490 .functor OR 1, L_0x55d0c5fd3310, L_0x55d0c5fd3380, C4<0>, C4<0>;
v0x55d0c55b1020_0 .net "a", 0 0, L_0x55d0c5fd35a0;  1 drivers
v0x55d0c55b10e0_0 .net "b", 0 0, L_0x55d0c5fd3760;  1 drivers
v0x55d0c55b0d70_0 .net "ca", 0 0, L_0x55d0c5fd3490;  1 drivers
v0x55d0c55d31b0_0 .net "cin", 0 0, L_0x55d0c5fd3920;  1 drivers
v0x55d0c55d3250_0 .net "sum", 0 0, L_0x55d0c5fd3170;  1 drivers
v0x55d0c55d2a60_0 .net "w1", 0 0, L_0x55d0c5fd3100;  1 drivers
v0x55d0c55d2b00_0 .net "w2", 0 0, L_0x55d0c5fd31e0;  1 drivers
v0x55d0c55b0ad0_0 .net "w3", 0 0, L_0x55d0c5fd3250;  1 drivers
v0x55d0c55b0b90_0 .net "w4", 0 0, L_0x55d0c5fd3310;  1 drivers
v0x55d0c55c1ca0_0 .net "w5", 0 0, L_0x55d0c5fd3380;  1 drivers
S_0x55d0c40458b0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c40d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c556a9d0_0 .net "a", 7 0, L_0x55d0c5fd9b50;  1 drivers
v0x55d0c557bba0_0 .net "b", 7 0, L_0x55d0c5fd9c40;  1 drivers
v0x55d0c557b510_0 .net "ca", 7 0, L_0x55d0c5fd99c0;  1 drivers
v0x55d0c558c340_0 .net "cin", 7 0, L_0x55d0c5fd9d30;  1 drivers
v0x55d0c558bc40_0 .net "sum", 7 0, L_0x55d0c5fd9880;  1 drivers
L_0x55d0c5fd6c90 .part L_0x55d0c5fd9b50, 0, 4;
L_0x55d0c5fd6d30 .part L_0x55d0c5fd9c40, 0, 4;
L_0x55d0c5fd6dd0 .part L_0x55d0c5fd9d30, 0, 4;
L_0x55d0c5fd95b0 .part L_0x55d0c5fd9b50, 4, 4;
L_0x55d0c5fd96a0 .part L_0x55d0c5fd9c40, 4, 4;
L_0x55d0c5fd9790 .part L_0x55d0c5fd9d30, 4, 4;
L_0x55d0c5fd9880 .concat8 [ 4 4 0 0], L_0x55d0c5fd6a80, L_0x55d0c5fd93a0;
L_0x55d0c5fd99c0 .concat8 [ 4 4 0 0], L_0x55d0c5fd6b20, L_0x55d0c5fd9440;
S_0x55d0c4038bb0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c40458b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55a7700_0 .net "a", 3 0, L_0x55d0c5fd6c90;  1 drivers
v0x55d0c55afa50_0 .net "b", 3 0, L_0x55d0c5fd6d30;  1 drivers
v0x55d0c55af350_0 .net "ca", 3 0, L_0x55d0c5fd6b20;  1 drivers
v0x55d0c55a74b0_0 .net "cin", 3 0, L_0x55d0c5fd6dd0;  1 drivers
v0x55d0c55a97a0_0 .net "sum", 3 0, L_0x55d0c5fd6a80;  1 drivers
L_0x55d0c5fd4a40 .part L_0x55d0c5fd6c90, 0, 1;
L_0x55d0c5fd4b70 .part L_0x55d0c5fd6d30, 0, 1;
L_0x55d0c5fd4ca0 .part L_0x55d0c5fd6dd0, 0, 1;
L_0x55d0c5fd52b0 .part L_0x55d0c5fd6c90, 1, 1;
L_0x55d0c5fd53e0 .part L_0x55d0c5fd6d30, 1, 1;
L_0x55d0c5fd5510 .part L_0x55d0c5fd6dd0, 1, 1;
L_0x55d0c5fd5c50 .part L_0x55d0c5fd6c90, 2, 1;
L_0x55d0c5fd5d80 .part L_0x55d0c5fd6d30, 2, 1;
L_0x55d0c5fd5f00 .part L_0x55d0c5fd6dd0, 2, 1;
L_0x55d0c5fd64d0 .part L_0x55d0c5fd6c90, 3, 1;
L_0x55d0c5fd6690 .part L_0x55d0c5fd6d30, 3, 1;
L_0x55d0c5fd6850 .part L_0x55d0c5fd6dd0, 3, 1;
L_0x55d0c5fd6a80 .concat8 [ 1 1 1 1], L_0x55d0c5fd4520, L_0x55d0c5fd4e40, L_0x55d0c5fd56f0, L_0x55d0c5fd60a0;
L_0x55d0c5fd6b20 .concat8 [ 1 1 1 1], L_0x55d0c5fd4930, L_0x55d0c5fd51a0, L_0x55d0c5fd5b40, L_0x55d0c5fd63c0;
S_0x55d0c402d3f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4038bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd3ae0 .functor XOR 1, L_0x55d0c5fd4a40, L_0x55d0c5fd4b70, C4<0>, C4<0>;
L_0x55d0c5fd4520 .functor XOR 1, L_0x55d0c5fd3ae0, L_0x55d0c5fd4ca0, C4<0>, C4<0>;
L_0x55d0c5fd45e0 .functor AND 1, L_0x55d0c5fd4a40, L_0x55d0c5fd4b70, C4<1>, C4<1>;
L_0x55d0c5fd46f0 .functor AND 1, L_0x55d0c5fd4a40, L_0x55d0c5fd4ca0, C4<1>, C4<1>;
L_0x55d0c5fd47b0 .functor AND 1, L_0x55d0c5fd4b70, L_0x55d0c5fd4ca0, C4<1>, C4<1>;
L_0x55d0c5fd4820 .functor OR 1, L_0x55d0c5fd45e0, L_0x55d0c5fd46f0, C4<0>, C4<0>;
L_0x55d0c5fd4930 .functor OR 1, L_0x55d0c5fd47b0, L_0x55d0c5fd4820, C4<0>, C4<0>;
v0x55d0c55d09d0_0 .net "a", 0 0, L_0x55d0c5fd4a40;  1 drivers
v0x55d0c55d0a90_0 .net "b", 0 0, L_0x55d0c5fd4b70;  1 drivers
v0x55d0c55cecb0_0 .net "ca", 0 0, L_0x55d0c5fd4930;  1 drivers
v0x55d0c55cd0d0_0 .net "cin", 0 0, L_0x55d0c5fd4ca0;  1 drivers
v0x55d0c55cd170_0 .net "sum", 0 0, L_0x55d0c5fd4520;  1 drivers
v0x55d0c55c3840_0 .net "w1", 0 0, L_0x55d0c5fd3ae0;  1 drivers
v0x55d0c55c38e0_0 .net "w2", 0 0, L_0x55d0c5fd45e0;  1 drivers
v0x55d0c55c7030_0 .net "w3", 0 0, L_0x55d0c5fd46f0;  1 drivers
v0x55d0c55c70f0_0 .net "w4", 0 0, L_0x55d0c5fd47b0;  1 drivers
v0x55d0c55c5450_0 .net "w5", 0 0, L_0x55d0c5fd4820;  1 drivers
S_0x55d0c4021190 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4038bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd4dd0 .functor XOR 1, L_0x55d0c5fd52b0, L_0x55d0c5fd53e0, C4<0>, C4<0>;
L_0x55d0c5fd4e40 .functor XOR 1, L_0x55d0c5fd4dd0, L_0x55d0c5fd5510, C4<0>, C4<0>;
L_0x55d0c5fd4eb0 .functor AND 1, L_0x55d0c5fd52b0, L_0x55d0c5fd53e0, C4<1>, C4<1>;
L_0x55d0c5fd4f20 .functor AND 1, L_0x55d0c5fd52b0, L_0x55d0c5fd5510, C4<1>, C4<1>;
L_0x55d0c5fd4fe0 .functor AND 1, L_0x55d0c5fd53e0, L_0x55d0c5fd5510, C4<1>, C4<1>;
L_0x55d0c5fd5050 .functor OR 1, L_0x55d0c5fd4eb0, L_0x55d0c5fd4f20, C4<0>, C4<0>;
L_0x55d0c5fd51a0 .functor OR 1, L_0x55d0c5fd4fe0, L_0x55d0c5fd5050, C4<0>, C4<0>;
v0x55d0c55b9350_0 .net "a", 0 0, L_0x55d0c5fd52b0;  1 drivers
v0x55d0c55b9410_0 .net "b", 0 0, L_0x55d0c5fd53e0;  1 drivers
v0x55d0c55b8cc0_0 .net "ca", 0 0, L_0x55d0c5fd51a0;  1 drivers
v0x55d0c55c1010_0 .net "cin", 0 0, L_0x55d0c5fd5510;  1 drivers
v0x55d0c55c10b0_0 .net "sum", 0 0, L_0x55d0c5fd4e40;  1 drivers
v0x55d0c55c0910_0 .net "w1", 0 0, L_0x55d0c5fd4dd0;  1 drivers
v0x55d0c55c09b0_0 .net "w2", 0 0, L_0x55d0c5fd4eb0;  1 drivers
v0x55d0c55b8a70_0 .net "w3", 0 0, L_0x55d0c5fd4f20;  1 drivers
v0x55d0c55b8b30_0 .net "w4", 0 0, L_0x55d0c5fd4fe0;  1 drivers
v0x55d0c55bad60_0 .net "w5", 0 0, L_0x55d0c5fd5050;  1 drivers
S_0x55d0c40159d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4038bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd5680 .functor XOR 1, L_0x55d0c5fd5c50, L_0x55d0c5fd5d80, C4<0>, C4<0>;
L_0x55d0c5fd56f0 .functor XOR 1, L_0x55d0c5fd5680, L_0x55d0c5fd5f00, C4<0>, C4<0>;
L_0x55d0c5fd57b0 .functor AND 1, L_0x55d0c5fd5c50, L_0x55d0c5fd5d80, C4<1>, C4<1>;
L_0x55d0c5fd58c0 .functor AND 1, L_0x55d0c5fd5c50, L_0x55d0c5fd5f00, C4<1>, C4<1>;
L_0x55d0c5fd5980 .functor AND 1, L_0x55d0c5fd5d80, L_0x55d0c5fd5f00, C4<1>, C4<1>;
L_0x55d0c5fd59f0 .functor OR 1, L_0x55d0c5fd57b0, L_0x55d0c5fd58c0, C4<0>, C4<0>;
L_0x55d0c5fd5b40 .functor OR 1, L_0x55d0c5fd5980, L_0x55d0c5fd59f0, C4<0>, C4<0>;
v0x55d0c55c0270_0 .net "a", 0 0, L_0x55d0c5fd5c50;  1 drivers
v0x55d0c55c0310_0 .net "b", 0 0, L_0x55d0c5fd5d80;  1 drivers
v0x55d0c55be550_0 .net "ca", 0 0, L_0x55d0c5fd5b40;  1 drivers
v0x55d0c55bc970_0 .net "cin", 0 0, L_0x55d0c5fd5f00;  1 drivers
v0x55d0c55bca30_0 .net "sum", 0 0, L_0x55d0c5fd56f0;  1 drivers
v0x55d0c55b30e0_0 .net "w1", 0 0, L_0x55d0c5fd5680;  1 drivers
v0x55d0c55b31a0_0 .net "w2", 0 0, L_0x55d0c5fd57b0;  1 drivers
v0x55d0c55b68d0_0 .net "w3", 0 0, L_0x55d0c5fd58c0;  1 drivers
v0x55d0c55b6970_0 .net "w4", 0 0, L_0x55d0c5fd5980;  1 drivers
v0x55d0c55b4cf0_0 .net "w5", 0 0, L_0x55d0c5fd59f0;  1 drivers
S_0x55d0c4008230 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4038bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd6030 .functor XOR 1, L_0x55d0c5fd64d0, L_0x55d0c5fd6690, C4<0>, C4<0>;
L_0x55d0c5fd60a0 .functor XOR 1, L_0x55d0c5fd6030, L_0x55d0c5fd6850, C4<0>, C4<0>;
L_0x55d0c5fd6110 .functor AND 1, L_0x55d0c5fd64d0, L_0x55d0c5fd6690, C4<1>, C4<1>;
L_0x55d0c5fd6180 .functor AND 1, L_0x55d0c5fd64d0, L_0x55d0c5fd6850, C4<1>, C4<1>;
L_0x55d0c5fd6240 .functor AND 1, L_0x55d0c5fd6690, L_0x55d0c5fd6850, C4<1>, C4<1>;
L_0x55d0c5fd62b0 .functor OR 1, L_0x55d0c5fd6110, L_0x55d0c5fd6180, C4<0>, C4<0>;
L_0x55d0c5fd63c0 .functor OR 1, L_0x55d0c5fd6240, L_0x55d0c5fd62b0, C4<0>, C4<0>;
v0x55d0c559ff80_0 .net "a", 0 0, L_0x55d0c5fd64d0;  1 drivers
v0x55d0c559f8f0_0 .net "b", 0 0, L_0x55d0c5fd6690;  1 drivers
v0x55d0c559f9b0_0 .net "ca", 0 0, L_0x55d0c5fd63c0;  1 drivers
v0x55d0c55b0720_0 .net "cin", 0 0, L_0x55d0c5fd6850;  1 drivers
v0x55d0c55b07e0_0 .net "sum", 0 0, L_0x55d0c5fd60a0;  1 drivers
v0x55d0c55b0020_0 .net "w1", 0 0, L_0x55d0c5fd6030;  1 drivers
v0x55d0c55b00e0_0 .net "w2", 0 0, L_0x55d0c5fd6110;  1 drivers
v0x55d0c559f6a0_0 .net "w3", 0 0, L_0x55d0c5fd6180;  1 drivers
v0x55d0c559f740_0 .net "w4", 0 0, L_0x55d0c5fd6240;  1 drivers
v0x55d0c55a7e20_0 .net "w5", 0 0, L_0x55d0c5fd62b0;  1 drivers
S_0x55d0c3ffca70 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c40458b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c556b350_0 .net "a", 3 0, L_0x55d0c5fd95b0;  1 drivers
v0x55d0c556af20_0 .net "b", 3 0, L_0x55d0c5fd96a0;  1 drivers
v0x55d0c556ac70_0 .net "ca", 3 0, L_0x55d0c5fd9440;  1 drivers
v0x55d0c558d0b0_0 .net "cin", 3 0, L_0x55d0c5fd9790;  1 drivers
v0x55d0c558c960_0 .net "sum", 3 0, L_0x55d0c5fd93a0;  1 drivers
L_0x55d0c5fd73d0 .part L_0x55d0c5fd95b0, 0, 1;
L_0x55d0c5fd7500 .part L_0x55d0c5fd96a0, 0, 1;
L_0x55d0c5fd7630 .part L_0x55d0c5fd9790, 0, 1;
L_0x55d0c5fd7c40 .part L_0x55d0c5fd95b0, 1, 1;
L_0x55d0c5fd7d70 .part L_0x55d0c5fd96a0, 1, 1;
L_0x55d0c5fd7ea0 .part L_0x55d0c5fd9790, 1, 1;
L_0x55d0c5fd8510 .part L_0x55d0c5fd95b0, 2, 1;
L_0x55d0c5fd8640 .part L_0x55d0c5fd96a0, 2, 1;
L_0x55d0c5fd87c0 .part L_0x55d0c5fd9790, 2, 1;
L_0x55d0c5fd8d90 .part L_0x55d0c5fd95b0, 3, 1;
L_0x55d0c5fd8fb0 .part L_0x55d0c5fd96a0, 3, 1;
L_0x55d0c5fd9170 .part L_0x55d0c5fd9790, 3, 1;
L_0x55d0c5fd93a0 .concat8 [ 1 1 1 1], L_0x55d0c5fd6e70, L_0x55d0c5fd77d0, L_0x55d0c5fd8040, L_0x55d0c5fd8960;
L_0x55d0c5fd9440 .concat8 [ 1 1 1 1], L_0x55d0c5fd72c0, L_0x55d0c5fd7b30, L_0x55d0c5fd8400, L_0x55d0c5fd8c80;
S_0x55d0c3ff0810 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c3ffca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd6a10 .functor XOR 1, L_0x55d0c5fd73d0, L_0x55d0c5fd7500, C4<0>, C4<0>;
L_0x55d0c5fd6e70 .functor XOR 1, L_0x55d0c5fd6a10, L_0x55d0c5fd7630, C4<0>, C4<0>;
L_0x55d0c5fd6f30 .functor AND 1, L_0x55d0c5fd73d0, L_0x55d0c5fd7500, C4<1>, C4<1>;
L_0x55d0c5fd7040 .functor AND 1, L_0x55d0c5fd73d0, L_0x55d0c5fd7630, C4<1>, C4<1>;
L_0x55d0c5fd7100 .functor AND 1, L_0x55d0c5fd7500, L_0x55d0c5fd7630, C4<1>, C4<1>;
L_0x55d0c5fd7170 .functor OR 1, L_0x55d0c5fd6f30, L_0x55d0c5fd7040, C4<0>, C4<0>;
L_0x55d0c5fd72c0 .functor OR 1, L_0x55d0c5fd7100, L_0x55d0c5fd7170, C4<0>, C4<0>;
v0x55d0c55aecb0_0 .net "a", 0 0, L_0x55d0c5fd73d0;  1 drivers
v0x55d0c55aed50_0 .net "b", 0 0, L_0x55d0c5fd7500;  1 drivers
v0x55d0c55acf90_0 .net "ca", 0 0, L_0x55d0c5fd72c0;  1 drivers
v0x55d0c55ab3b0_0 .net "cin", 0 0, L_0x55d0c5fd7630;  1 drivers
v0x55d0c55ab470_0 .net "sum", 0 0, L_0x55d0c5fd6e70;  1 drivers
v0x55d0c55a1b20_0 .net "w1", 0 0, L_0x55d0c5fd6a10;  1 drivers
v0x55d0c55a1be0_0 .net "w2", 0 0, L_0x55d0c5fd6f30;  1 drivers
v0x55d0c55a5310_0 .net "w3", 0 0, L_0x55d0c5fd7040;  1 drivers
v0x55d0c55a53b0_0 .net "w4", 0 0, L_0x55d0c5fd7100;  1 drivers
v0x55d0c55a3730_0 .net "w5", 0 0, L_0x55d0c5fd7170;  1 drivers
S_0x55d0c3fe5050 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c3ffca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd7760 .functor XOR 1, L_0x55d0c5fd7c40, L_0x55d0c5fd7d70, C4<0>, C4<0>;
L_0x55d0c5fd77d0 .functor XOR 1, L_0x55d0c5fd7760, L_0x55d0c5fd7ea0, C4<0>, C4<0>;
L_0x55d0c5fd7840 .functor AND 1, L_0x55d0c5fd7c40, L_0x55d0c5fd7d70, C4<1>, C4<1>;
L_0x55d0c5fd78b0 .functor AND 1, L_0x55d0c5fd7c40, L_0x55d0c5fd7ea0, C4<1>, C4<1>;
L_0x55d0c5fd7970 .functor AND 1, L_0x55d0c5fd7d70, L_0x55d0c5fd7ea0, C4<1>, C4<1>;
L_0x55d0c5fd79e0 .functor OR 1, L_0x55d0c5fd7840, L_0x55d0c5fd78b0, C4<0>, C4<0>;
L_0x55d0c5fd7b30 .functor OR 1, L_0x55d0c5fd7970, L_0x55d0c5fd79e0, C4<0>, C4<0>;
v0x55d0c5597630_0 .net "a", 0 0, L_0x55d0c5fd7c40;  1 drivers
v0x55d0c55976d0_0 .net "b", 0 0, L_0x55d0c5fd7d70;  1 drivers
v0x55d0c5596fa0_0 .net "ca", 0 0, L_0x55d0c5fd7b30;  1 drivers
v0x55d0c559f2f0_0 .net "cin", 0 0, L_0x55d0c5fd7ea0;  1 drivers
v0x55d0c559f3b0_0 .net "sum", 0 0, L_0x55d0c5fd77d0;  1 drivers
v0x55d0c559ebf0_0 .net "w1", 0 0, L_0x55d0c5fd7760;  1 drivers
v0x55d0c559ecb0_0 .net "w2", 0 0, L_0x55d0c5fd7840;  1 drivers
v0x55d0c5596d50_0 .net "w3", 0 0, L_0x55d0c5fd78b0;  1 drivers
v0x55d0c5596df0_0 .net "w4", 0 0, L_0x55d0c5fd7970;  1 drivers
v0x55d0c5599040_0 .net "w5", 0 0, L_0x55d0c5fd79e0;  1 drivers
S_0x55d0c3fd8350 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c3ffca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd7fd0 .functor XOR 1, L_0x55d0c5fd8510, L_0x55d0c5fd8640, C4<0>, C4<0>;
L_0x55d0c5fd8040 .functor XOR 1, L_0x55d0c5fd7fd0, L_0x55d0c5fd87c0, C4<0>, C4<0>;
L_0x55d0c5fd80b0 .functor AND 1, L_0x55d0c5fd8510, L_0x55d0c5fd8640, C4<1>, C4<1>;
L_0x55d0c5fd81c0 .functor AND 1, L_0x55d0c5fd8510, L_0x55d0c5fd87c0, C4<1>, C4<1>;
L_0x55d0c5fd8280 .functor AND 1, L_0x55d0c5fd8640, L_0x55d0c5fd87c0, C4<1>, C4<1>;
L_0x55d0c5fd82f0 .functor OR 1, L_0x55d0c5fd80b0, L_0x55d0c5fd81c0, C4<0>, C4<0>;
L_0x55d0c5fd8400 .functor OR 1, L_0x55d0c5fd8280, L_0x55d0c5fd82f0, C4<0>, C4<0>;
v0x55d0c559e550_0 .net "a", 0 0, L_0x55d0c5fd8510;  1 drivers
v0x55d0c559e610_0 .net "b", 0 0, L_0x55d0c5fd8640;  1 drivers
v0x55d0c559c830_0 .net "ca", 0 0, L_0x55d0c5fd8400;  1 drivers
v0x55d0c559ac50_0 .net "cin", 0 0, L_0x55d0c5fd87c0;  1 drivers
v0x55d0c559acf0_0 .net "sum", 0 0, L_0x55d0c5fd8040;  1 drivers
v0x55d0c55913c0_0 .net "w1", 0 0, L_0x55d0c5fd7fd0;  1 drivers
v0x55d0c5591460_0 .net "w2", 0 0, L_0x55d0c5fd80b0;  1 drivers
v0x55d0c5594bb0_0 .net "w3", 0 0, L_0x55d0c5fd81c0;  1 drivers
v0x55d0c5594c70_0 .net "w4", 0 0, L_0x55d0c5fd8280;  1 drivers
v0x55d0c5592fd0_0 .net "w5", 0 0, L_0x55d0c5fd82f0;  1 drivers
S_0x55d0c3fccb90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c3ffca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd88f0 .functor XOR 1, L_0x55d0c5fd8d90, L_0x55d0c5fd8fb0, C4<0>, C4<0>;
L_0x55d0c5fd8960 .functor XOR 1, L_0x55d0c5fd88f0, L_0x55d0c5fd9170, C4<0>, C4<0>;
L_0x55d0c5fd89d0 .functor AND 1, L_0x55d0c5fd8d90, L_0x55d0c5fd8fb0, C4<1>, C4<1>;
L_0x55d0c5fd8a40 .functor AND 1, L_0x55d0c5fd8d90, L_0x55d0c5fd9170, C4<1>, C4<1>;
L_0x55d0c5fd8b00 .functor AND 1, L_0x55d0c5fd8fb0, L_0x55d0c5fd9170, C4<1>, C4<1>;
L_0x55d0c5fd8b70 .functor OR 1, L_0x55d0c5fd89d0, L_0x55d0c5fd8a40, C4<0>, C4<0>;
L_0x55d0c5fd8c80 .functor OR 1, L_0x55d0c5fd8b00, L_0x55d0c5fd8b70, C4<0>, C4<0>;
v0x55d0c5548c20_0 .net "a", 0 0, L_0x55d0c5fd8d90;  1 drivers
v0x55d0c5548ce0_0 .net "b", 0 0, L_0x55d0c5fd8fb0;  1 drivers
v0x55d0c558de40_0 .net "ca", 0 0, L_0x55d0c5fd8c80;  1 drivers
v0x55d0c558db30_0 .net "cin", 0 0, L_0x55d0c5fd9170;  1 drivers
v0x55d0c558dbd0_0 .net "sum", 0 0, L_0x55d0c5fd8960;  1 drivers
v0x55d0c5549570_0 .net "w1", 0 0, L_0x55d0c5fd88f0;  1 drivers
v0x55d0c5549610_0 .net "w2", 0 0, L_0x55d0c5fd89d0;  1 drivers
v0x55d0c5549170_0 .net "w3", 0 0, L_0x55d0c5fd8a40;  1 drivers
v0x55d0c5549230_0 .net "w4", 0 0, L_0x55d0c5fd8b00;  1 drivers
v0x55d0c5548ec0_0 .net "w5", 0 0, L_0x55d0c5fd8b70;  1 drivers
S_0x55d0c3fc0930 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4204d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4bb3160_0 .net "a", 31 0, L_0x55d0c5ff1830;  1 drivers
v0x55d0c4bb2ad0_0 .net "b", 31 0, L_0x55d0c5ff1920;  1 drivers
v0x55d0c4bbae20_0 .net "ca", 31 0, L_0x55d0c5ff16a0;  1 drivers
v0x55d0c4bba720_0 .net "cin", 31 0, L_0x55d0c5ff1a10;  1 drivers
v0x55d0c4bb2880_0 .net "sum", 31 0, L_0x55d0c5ff1560;  1 drivers
L_0x55d0c5fe5b70 .part L_0x55d0c5ff1830, 0, 16;
L_0x55d0c5fe5c10 .part L_0x55d0c5ff1920, 0, 16;
L_0x55d0c5fe5cb0 .part L_0x55d0c5ff1a10, 0, 16;
L_0x55d0c5ff1290 .part L_0x55d0c5ff1830, 16, 16;
L_0x55d0c5ff1380 .part L_0x55d0c5ff1920, 16, 16;
L_0x55d0c5ff1470 .part L_0x55d0c5ff1a10, 16, 16;
L_0x55d0c5ff1560 .concat8 [ 16 16 0 0], L_0x55d0c5fe58a0, L_0x55d0c5ff0fc0;
L_0x55d0c5ff16a0 .concat8 [ 16 16 0 0], L_0x55d0c5fe59e0, L_0x55d0c5ff1100;
S_0x55d0c3fb5170 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c3fc0930;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c54f8920_0 .net "a", 15 0, L_0x55d0c5fe5b70;  1 drivers
v0x55d0c5500c70_0 .net "b", 15 0, L_0x55d0c5fe5c10;  1 drivers
v0x55d0c5500570_0 .net "ca", 15 0, L_0x55d0c5fe59e0;  1 drivers
v0x55d0c54f86d0_0 .net "cin", 15 0, L_0x55d0c5fe5cb0;  1 drivers
v0x55d0c54fa9c0_0 .net "sum", 15 0, L_0x55d0c5fe58a0;  1 drivers
L_0x55d0c5fdfd50 .part L_0x55d0c5fe5b70, 0, 8;
L_0x55d0c5fdfdf0 .part L_0x55d0c5fe5c10, 0, 8;
L_0x55d0c5fdfe90 .part L_0x55d0c5fe5cb0, 0, 8;
L_0x55d0c5fe55d0 .part L_0x55d0c5fe5b70, 8, 8;
L_0x55d0c5fe56c0 .part L_0x55d0c5fe5c10, 8, 8;
L_0x55d0c5fe57b0 .part L_0x55d0c5fe5cb0, 8, 8;
L_0x55d0c5fe58a0 .concat8 [ 8 8 0 0], L_0x55d0c5fdfa80, L_0x55d0c5fe5300;
L_0x55d0c5fe59e0 .concat8 [ 8 8 0 0], L_0x55d0c5fdfbc0, L_0x55d0c5fe5440;
S_0x55d0c3fa79d0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c3fb5170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5546730_0 .net "a", 7 0, L_0x55d0c5fdfd50;  1 drivers
v0x55d0c553e890_0 .net "b", 7 0, L_0x55d0c5fdfdf0;  1 drivers
v0x55d0c5540b80_0 .net "ca", 7 0, L_0x55d0c5fdfbc0;  1 drivers
v0x55d0c5546090_0 .net "cin", 7 0, L_0x55d0c5fdfe90;  1 drivers
v0x55d0c5544370_0 .net "sum", 7 0, L_0x55d0c5fdfa80;  1 drivers
L_0x55d0c5fdcf20 .part L_0x55d0c5fdfd50, 0, 4;
L_0x55d0c5fdcfc0 .part L_0x55d0c5fdfdf0, 0, 4;
L_0x55d0c5fdd060 .part L_0x55d0c5fdfe90, 0, 4;
L_0x55d0c5fdf7b0 .part L_0x55d0c5fdfd50, 4, 4;
L_0x55d0c5fdf8a0 .part L_0x55d0c5fdfdf0, 4, 4;
L_0x55d0c5fdf990 .part L_0x55d0c5fdfe90, 4, 4;
L_0x55d0c5fdfa80 .concat8 [ 4 4 0 0], L_0x55d0c5fdcd10, L_0x55d0c5fdf5a0;
L_0x55d0c5fdfbc0 .concat8 [ 4 4 0 0], L_0x55d0c5fdcdb0, L_0x55d0c5fdf640;
S_0x55d0c3f9c210 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c3fa79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55613b0_0 .net "a", 3 0, L_0x55d0c5fdcf20;  1 drivers
v0x55d0c55636a0_0 .net "b", 3 0, L_0x55d0c5fdcfc0;  1 drivers
v0x55d0c5568bb0_0 .net "ca", 3 0, L_0x55d0c5fdcdb0;  1 drivers
v0x55d0c5566e90_0 .net "cin", 3 0, L_0x55d0c5fdd060;  1 drivers
v0x55d0c55652b0_0 .net "sum", 3 0, L_0x55d0c5fdcd10;  1 drivers
L_0x55d0c5fdad90 .part L_0x55d0c5fdcf20, 0, 1;
L_0x55d0c5fdaec0 .part L_0x55d0c5fdcfc0, 0, 1;
L_0x55d0c5fdaff0 .part L_0x55d0c5fdd060, 0, 1;
L_0x55d0c5fdb5c0 .part L_0x55d0c5fdcf20, 1, 1;
L_0x55d0c5fdb6f0 .part L_0x55d0c5fdcfc0, 1, 1;
L_0x55d0c5fdb820 .part L_0x55d0c5fdd060, 1, 1;
L_0x55d0c5fdbee0 .part L_0x55d0c5fdcf20, 2, 1;
L_0x55d0c5fdc010 .part L_0x55d0c5fdcfc0, 2, 1;
L_0x55d0c5fdc190 .part L_0x55d0c5fdd060, 2, 1;
L_0x55d0c5fdc760 .part L_0x55d0c5fdcf20, 3, 1;
L_0x55d0c5fdc920 .part L_0x55d0c5fdcfc0, 3, 1;
L_0x55d0c5fdcae0 .part L_0x55d0c5fdd060, 3, 1;
L_0x55d0c5fdcd10 .concat8 [ 1 1 1 1], L_0x55d0c5fda870, L_0x55d0c5fdb190, L_0x55d0c5fdb9c0, L_0x55d0c5fdc330;
L_0x55d0c5fdcdb0 .concat8 [ 1 1 1 1], L_0x55d0c5fdac80, L_0x55d0c5fdb4b0, L_0x55d0c5fdbdd0, L_0x55d0c5fdc650;
S_0x55d0c3f8ffb0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c3f9c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fd9330 .functor XOR 1, L_0x55d0c5fdad90, L_0x55d0c5fdaec0, C4<0>, C4<0>;
L_0x55d0c5fda870 .functor XOR 1, L_0x55d0c5fd9330, L_0x55d0c5fdaff0, C4<0>, C4<0>;
L_0x55d0c5fda930 .functor AND 1, L_0x55d0c5fdad90, L_0x55d0c5fdaec0, C4<1>, C4<1>;
L_0x55d0c5fdaa40 .functor AND 1, L_0x55d0c5fdad90, L_0x55d0c5fdaff0, C4<1>, C4<1>;
L_0x55d0c5fdab00 .functor AND 1, L_0x55d0c5fdaec0, L_0x55d0c5fdaff0, C4<1>, C4<1>;
L_0x55d0c5fdab70 .functor OR 1, L_0x55d0c5fda930, L_0x55d0c5fdaa40, C4<0>, C4<0>;
L_0x55d0c5fdac80 .functor OR 1, L_0x55d0c5fdab00, L_0x55d0c5fdab70, C4<0>, C4<0>;
v0x55d0c557d740_0 .net "a", 0 0, L_0x55d0c5fdad90;  1 drivers
v0x55d0c557d800_0 .net "b", 0 0, L_0x55d0c5fdaec0;  1 drivers
v0x55d0c5580f30_0 .net "ca", 0 0, L_0x55d0c5fdac80;  1 drivers
v0x55d0c557f350_0 .net "cin", 0 0, L_0x55d0c5fdaff0;  1 drivers
v0x55d0c557f3f0_0 .net "sum", 0 0, L_0x55d0c5fda870;  1 drivers
v0x55d0c5573250_0 .net "w1", 0 0, L_0x55d0c5fd9330;  1 drivers
v0x55d0c55732f0_0 .net "w2", 0 0, L_0x55d0c5fda930;  1 drivers
v0x55d0c5572bc0_0 .net "w3", 0 0, L_0x55d0c5fdaa40;  1 drivers
v0x55d0c5572c80_0 .net "w4", 0 0, L_0x55d0c5fdab00;  1 drivers
v0x55d0c557af10_0 .net "w5", 0 0, L_0x55d0c5fdab70;  1 drivers
S_0x55d0c3f847f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c3f9c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fdb120 .functor XOR 1, L_0x55d0c5fdb5c0, L_0x55d0c5fdb6f0, C4<0>, C4<0>;
L_0x55d0c5fdb190 .functor XOR 1, L_0x55d0c5fdb120, L_0x55d0c5fdb820, C4<0>, C4<0>;
L_0x55d0c5fdb200 .functor AND 1, L_0x55d0c5fdb5c0, L_0x55d0c5fdb6f0, C4<1>, C4<1>;
L_0x55d0c5fdb270 .functor AND 1, L_0x55d0c5fdb5c0, L_0x55d0c5fdb820, C4<1>, C4<1>;
L_0x55d0c5fdb330 .functor AND 1, L_0x55d0c5fdb6f0, L_0x55d0c5fdb820, C4<1>, C4<1>;
L_0x55d0c5fdb3a0 .functor OR 1, L_0x55d0c5fdb200, L_0x55d0c5fdb270, C4<0>, C4<0>;
L_0x55d0c5fdb4b0 .functor OR 1, L_0x55d0c5fdb330, L_0x55d0c5fdb3a0, C4<0>, C4<0>;
v0x55d0c557a810_0 .net "a", 0 0, L_0x55d0c5fdb5c0;  1 drivers
v0x55d0c557a8d0_0 .net "b", 0 0, L_0x55d0c5fdb6f0;  1 drivers
v0x55d0c5572970_0 .net "ca", 0 0, L_0x55d0c5fdb4b0;  1 drivers
v0x55d0c5574c60_0 .net "cin", 0 0, L_0x55d0c5fdb820;  1 drivers
v0x55d0c5574d00_0 .net "sum", 0 0, L_0x55d0c5fdb190;  1 drivers
v0x55d0c557a170_0 .net "w1", 0 0, L_0x55d0c5fdb120;  1 drivers
v0x55d0c557a210_0 .net "w2", 0 0, L_0x55d0c5fdb200;  1 drivers
v0x55d0c5578450_0 .net "w3", 0 0, L_0x55d0c5fdb270;  1 drivers
v0x55d0c5578510_0 .net "w4", 0 0, L_0x55d0c5fdb330;  1 drivers
v0x55d0c5576870_0 .net "w5", 0 0, L_0x55d0c5fdb3a0;  1 drivers
S_0x55d0c3f77af0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c3f9c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fdb950 .functor XOR 1, L_0x55d0c5fdbee0, L_0x55d0c5fdc010, C4<0>, C4<0>;
L_0x55d0c5fdb9c0 .functor XOR 1, L_0x55d0c5fdb950, L_0x55d0c5fdc190, C4<0>, C4<0>;
L_0x55d0c5fdba80 .functor AND 1, L_0x55d0c5fdbee0, L_0x55d0c5fdc010, C4<1>, C4<1>;
L_0x55d0c5fdbb90 .functor AND 1, L_0x55d0c5fdbee0, L_0x55d0c5fdc190, C4<1>, C4<1>;
L_0x55d0c5fdbc50 .functor AND 1, L_0x55d0c5fdc010, L_0x55d0c5fdc190, C4<1>, C4<1>;
L_0x55d0c5fdbcc0 .functor OR 1, L_0x55d0c5fdba80, L_0x55d0c5fdbb90, C4<0>, C4<0>;
L_0x55d0c5fdbdd0 .functor OR 1, L_0x55d0c5fdbc50, L_0x55d0c5fdbcc0, C4<0>, C4<0>;
v0x55d0c556cfe0_0 .net "a", 0 0, L_0x55d0c5fdbee0;  1 drivers
v0x55d0c556d080_0 .net "b", 0 0, L_0x55d0c5fdc010;  1 drivers
v0x55d0c55707d0_0 .net "ca", 0 0, L_0x55d0c5fdbdd0;  1 drivers
v0x55d0c556ebf0_0 .net "cin", 0 0, L_0x55d0c5fdc190;  1 drivers
v0x55d0c556ecb0_0 .net "sum", 0 0, L_0x55d0c5fdb9c0;  1 drivers
v0x55d0c5559e80_0 .net "w1", 0 0, L_0x55d0c5fdb950;  1 drivers
v0x55d0c5559f40_0 .net "w2", 0 0, L_0x55d0c5fdba80;  1 drivers
v0x55d0c55597f0_0 .net "w3", 0 0, L_0x55d0c5fdbb90;  1 drivers
v0x55d0c5559890_0 .net "w4", 0 0, L_0x55d0c5fdbc50;  1 drivers
v0x55d0c556a620_0 .net "w5", 0 0, L_0x55d0c5fdbcc0;  1 drivers
S_0x55d0c3f6c330 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c3f9c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fdc2c0 .functor XOR 1, L_0x55d0c5fdc760, L_0x55d0c5fdc920, C4<0>, C4<0>;
L_0x55d0c5fdc330 .functor XOR 1, L_0x55d0c5fdc2c0, L_0x55d0c5fdcae0, C4<0>, C4<0>;
L_0x55d0c5fdc3a0 .functor AND 1, L_0x55d0c5fdc760, L_0x55d0c5fdc920, C4<1>, C4<1>;
L_0x55d0c5fdc410 .functor AND 1, L_0x55d0c5fdc760, L_0x55d0c5fdcae0, C4<1>, C4<1>;
L_0x55d0c5fdc4d0 .functor AND 1, L_0x55d0c5fdc920, L_0x55d0c5fdcae0, C4<1>, C4<1>;
L_0x55d0c5fdc540 .functor OR 1, L_0x55d0c5fdc3a0, L_0x55d0c5fdc410, C4<0>, C4<0>;
L_0x55d0c5fdc650 .functor OR 1, L_0x55d0c5fdc4d0, L_0x55d0c5fdc540, C4<0>, C4<0>;
v0x55d0c5569f20_0 .net "a", 0 0, L_0x55d0c5fdc760;  1 drivers
v0x55d0c55595a0_0 .net "b", 0 0, L_0x55d0c5fdc920;  1 drivers
v0x55d0c5559660_0 .net "ca", 0 0, L_0x55d0c5fdc650;  1 drivers
v0x55d0c5561c90_0 .net "cin", 0 0, L_0x55d0c5fdcae0;  1 drivers
v0x55d0c5561d50_0 .net "sum", 0 0, L_0x55d0c5fdc330;  1 drivers
v0x55d0c5561600_0 .net "w1", 0 0, L_0x55d0c5fdc2c0;  1 drivers
v0x55d0c55616c0_0 .net "w2", 0 0, L_0x55d0c5fdc3a0;  1 drivers
v0x55d0c5569950_0 .net "w3", 0 0, L_0x55d0c5fdc410;  1 drivers
v0x55d0c55699f0_0 .net "w4", 0 0, L_0x55d0c5fdc4d0;  1 drivers
v0x55d0c55692e0_0 .net "w5", 0 0, L_0x55d0c5fdc540;  1 drivers
S_0x55d0c3f600d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c3fa79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5547400_0 .net "a", 3 0, L_0x55d0c5fdf7b0;  1 drivers
v0x55d0c5536a80_0 .net "b", 3 0, L_0x55d0c5fdf8a0;  1 drivers
v0x55d0c553f170_0 .net "ca", 3 0, L_0x55d0c5fdf640;  1 drivers
v0x55d0c553eae0_0 .net "cin", 3 0, L_0x55d0c5fdf990;  1 drivers
v0x55d0c5546e30_0 .net "sum", 3 0, L_0x55d0c5fdf5a0;  1 drivers
L_0x55d0c5fdd620 .part L_0x55d0c5fdf7b0, 0, 1;
L_0x55d0c5fdd750 .part L_0x55d0c5fdf8a0, 0, 1;
L_0x55d0c5fdd880 .part L_0x55d0c5fdf990, 0, 1;
L_0x55d0c5fdde50 .part L_0x55d0c5fdf7b0, 1, 1;
L_0x55d0c5fddf80 .part L_0x55d0c5fdf8a0, 1, 1;
L_0x55d0c5fde0b0 .part L_0x55d0c5fdf990, 1, 1;
L_0x55d0c5fde770 .part L_0x55d0c5fdf7b0, 2, 1;
L_0x55d0c5fde8a0 .part L_0x55d0c5fdf8a0, 2, 1;
L_0x55d0c5fdea20 .part L_0x55d0c5fdf990, 2, 1;
L_0x55d0c5fdeff0 .part L_0x55d0c5fdf7b0, 3, 1;
L_0x55d0c5fdf1b0 .part L_0x55d0c5fdf8a0, 3, 1;
L_0x55d0c5fdf370 .part L_0x55d0c5fdf990, 3, 1;
L_0x55d0c5fdf5a0 .concat8 [ 1 1 1 1], L_0x55d0c5fdd100, L_0x55d0c5fdda20, L_0x55d0c5fde250, L_0x55d0c5fdebc0;
L_0x55d0c5fdf640 .concat8 [ 1 1 1 1], L_0x55d0c5fdd510, L_0x55d0c5fddd40, L_0x55d0c5fde660, L_0x55d0c5fdeee0;
S_0x55d0c3f54910 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c3f600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fdcca0 .functor XOR 1, L_0x55d0c5fdd620, L_0x55d0c5fdd750, C4<0>, C4<0>;
L_0x55d0c5fdd100 .functor XOR 1, L_0x55d0c5fdcca0, L_0x55d0c5fdd880, C4<0>, C4<0>;
L_0x55d0c5fdd1c0 .functor AND 1, L_0x55d0c5fdd620, L_0x55d0c5fdd750, C4<1>, C4<1>;
L_0x55d0c5fdd2d0 .functor AND 1, L_0x55d0c5fdd620, L_0x55d0c5fdd880, C4<1>, C4<1>;
L_0x55d0c5fdd390 .functor AND 1, L_0x55d0c5fdd750, L_0x55d0c5fdd880, C4<1>, C4<1>;
L_0x55d0c5fdd400 .functor OR 1, L_0x55d0c5fdd1c0, L_0x55d0c5fdd2d0, C4<0>, C4<0>;
L_0x55d0c5fdd510 .functor OR 1, L_0x55d0c5fdd390, L_0x55d0c5fdd400, C4<0>, C4<0>;
v0x55d0c555ba20_0 .net "a", 0 0, L_0x55d0c5fdd620;  1 drivers
v0x55d0c555bac0_0 .net "b", 0 0, L_0x55d0c5fdd750;  1 drivers
v0x55d0c555f210_0 .net "ca", 0 0, L_0x55d0c5fdd510;  1 drivers
v0x55d0c555d630_0 .net "cin", 0 0, L_0x55d0c5fdd880;  1 drivers
v0x55d0c555d6f0_0 .net "sum", 0 0, L_0x55d0c5fdd100;  1 drivers
v0x55d0c5551530_0 .net "w1", 0 0, L_0x55d0c5fdcca0;  1 drivers
v0x55d0c55515f0_0 .net "w2", 0 0, L_0x55d0c5fdd1c0;  1 drivers
v0x55d0c5550ea0_0 .net "w3", 0 0, L_0x55d0c5fdd2d0;  1 drivers
v0x55d0c5550f40_0 .net "w4", 0 0, L_0x55d0c5fdd390;  1 drivers
v0x55d0c55591f0_0 .net "w5", 0 0, L_0x55d0c5fdd400;  1 drivers
S_0x55d0c4855e50 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c3f600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fdd9b0 .functor XOR 1, L_0x55d0c5fdde50, L_0x55d0c5fddf80, C4<0>, C4<0>;
L_0x55d0c5fdda20 .functor XOR 1, L_0x55d0c5fdd9b0, L_0x55d0c5fde0b0, C4<0>, C4<0>;
L_0x55d0c5fdda90 .functor AND 1, L_0x55d0c5fdde50, L_0x55d0c5fddf80, C4<1>, C4<1>;
L_0x55d0c5fddb00 .functor AND 1, L_0x55d0c5fdde50, L_0x55d0c5fde0b0, C4<1>, C4<1>;
L_0x55d0c5fddbc0 .functor AND 1, L_0x55d0c5fddf80, L_0x55d0c5fde0b0, C4<1>, C4<1>;
L_0x55d0c5fddc30 .functor OR 1, L_0x55d0c5fdda90, L_0x55d0c5fddb00, C4<0>, C4<0>;
L_0x55d0c5fddd40 .functor OR 1, L_0x55d0c5fddbc0, L_0x55d0c5fddc30, C4<0>, C4<0>;
v0x55d0c5558af0_0 .net "a", 0 0, L_0x55d0c5fdde50;  1 drivers
v0x55d0c5558b90_0 .net "b", 0 0, L_0x55d0c5fddf80;  1 drivers
v0x55d0c5550c50_0 .net "ca", 0 0, L_0x55d0c5fddd40;  1 drivers
v0x55d0c5552f40_0 .net "cin", 0 0, L_0x55d0c5fde0b0;  1 drivers
v0x55d0c5553000_0 .net "sum", 0 0, L_0x55d0c5fdda20;  1 drivers
v0x55d0c5558450_0 .net "w1", 0 0, L_0x55d0c5fdd9b0;  1 drivers
v0x55d0c5558510_0 .net "w2", 0 0, L_0x55d0c5fdda90;  1 drivers
v0x55d0c5556730_0 .net "w3", 0 0, L_0x55d0c5fddb00;  1 drivers
v0x55d0c55567d0_0 .net "w4", 0 0, L_0x55d0c5fddbc0;  1 drivers
v0x55d0c5554b50_0 .net "w5", 0 0, L_0x55d0c5fddc30;  1 drivers
S_0x55d0c484a690 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c3f600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fde1e0 .functor XOR 1, L_0x55d0c5fde770, L_0x55d0c5fde8a0, C4<0>, C4<0>;
L_0x55d0c5fde250 .functor XOR 1, L_0x55d0c5fde1e0, L_0x55d0c5fdea20, C4<0>, C4<0>;
L_0x55d0c5fde310 .functor AND 1, L_0x55d0c5fde770, L_0x55d0c5fde8a0, C4<1>, C4<1>;
L_0x55d0c5fde420 .functor AND 1, L_0x55d0c5fde770, L_0x55d0c5fdea20, C4<1>, C4<1>;
L_0x55d0c5fde4e0 .functor AND 1, L_0x55d0c5fde8a0, L_0x55d0c5fdea20, C4<1>, C4<1>;
L_0x55d0c5fde550 .functor OR 1, L_0x55d0c5fde310, L_0x55d0c5fde420, C4<0>, C4<0>;
L_0x55d0c5fde660 .functor OR 1, L_0x55d0c5fde4e0, L_0x55d0c5fde550, C4<0>, C4<0>;
v0x55d0c554b2c0_0 .net "a", 0 0, L_0x55d0c5fde770;  1 drivers
v0x55d0c554b380_0 .net "b", 0 0, L_0x55d0c5fde8a0;  1 drivers
v0x55d0c554eab0_0 .net "ca", 0 0, L_0x55d0c5fde660;  1 drivers
v0x55d0c554ced0_0 .net "cin", 0 0, L_0x55d0c5fdea20;  1 drivers
v0x55d0c554cf70_0 .net "sum", 0 0, L_0x55d0c5fde250;  1 drivers
v0x55d0c5526b10_0 .net "w1", 0 0, L_0x55d0c5fde1e0;  1 drivers
v0x55d0c5526bb0_0 .net "w2", 0 0, L_0x55d0c5fde310;  1 drivers
v0x55d0c55266e0_0 .net "w3", 0 0, L_0x55d0c5fde420;  1 drivers
v0x55d0c55267a0_0 .net "w4", 0 0, L_0x55d0c5fde4e0;  1 drivers
v0x55d0c5526430_0 .net "w5", 0 0, L_0x55d0c5fde550;  1 drivers
S_0x55d0c483e430 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c3f600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fdeb50 .functor XOR 1, L_0x55d0c5fdeff0, L_0x55d0c5fdf1b0, C4<0>, C4<0>;
L_0x55d0c5fdebc0 .functor XOR 1, L_0x55d0c5fdeb50, L_0x55d0c5fdf370, C4<0>, C4<0>;
L_0x55d0c5fdec30 .functor AND 1, L_0x55d0c5fdeff0, L_0x55d0c5fdf1b0, C4<1>, C4<1>;
L_0x55d0c5fdeca0 .functor AND 1, L_0x55d0c5fdeff0, L_0x55d0c5fdf370, C4<1>, C4<1>;
L_0x55d0c5fded60 .functor AND 1, L_0x55d0c5fdf1b0, L_0x55d0c5fdf370, C4<1>, C4<1>;
L_0x55d0c5fdedd0 .functor OR 1, L_0x55d0c5fdec30, L_0x55d0c5fdeca0, C4<0>, C4<0>;
L_0x55d0c5fdeee0 .functor OR 1, L_0x55d0c5fded60, L_0x55d0c5fdedd0, C4<0>, C4<0>;
v0x55d0c5548870_0 .net "a", 0 0, L_0x55d0c5fdeff0;  1 drivers
v0x55d0c5548930_0 .net "b", 0 0, L_0x55d0c5fdf1b0;  1 drivers
v0x55d0c5548120_0 .net "ca", 0 0, L_0x55d0c5fdeee0;  1 drivers
v0x55d0c5526190_0 .net "cin", 0 0, L_0x55d0c5fdf370;  1 drivers
v0x55d0c5526230_0 .net "sum", 0 0, L_0x55d0c5fdebc0;  1 drivers
v0x55d0c5537360_0 .net "w1", 0 0, L_0x55d0c5fdeb50;  1 drivers
v0x55d0c5537400_0 .net "w2", 0 0, L_0x55d0c5fdec30;  1 drivers
v0x55d0c5536cd0_0 .net "w3", 0 0, L_0x55d0c5fdeca0;  1 drivers
v0x55d0c5536d90_0 .net "w4", 0 0, L_0x55d0c5fded60;  1 drivers
v0x55d0c5547b00_0 .net "w5", 0 0, L_0x55d0c5fdedd0;  1 drivers
S_0x55d0c4832c70 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c3fb5170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c54f0b10_0 .net "a", 7 0, L_0x55d0c5fe55d0;  1 drivers
v0x55d0c5501940_0 .net "b", 7 0, L_0x55d0c5fe56c0;  1 drivers
v0x55d0c5501240_0 .net "ca", 7 0, L_0x55d0c5fe5440;  1 drivers
v0x55d0c54f08c0_0 .net "cin", 7 0, L_0x55d0c5fe57b0;  1 drivers
v0x55d0c54f8fb0_0 .net "sum", 7 0, L_0x55d0c5fe5300;  1 drivers
L_0x55d0c5fe2660 .part L_0x55d0c5fe55d0, 0, 4;
L_0x55d0c5fe2700 .part L_0x55d0c5fe56c0, 0, 4;
L_0x55d0c5fe27a0 .part L_0x55d0c5fe57b0, 0, 4;
L_0x55d0c5fe4ff0 .part L_0x55d0c5fe55d0, 4, 4;
L_0x55d0c5fe50e0 .part L_0x55d0c5fe56c0, 4, 4;
L_0x55d0c5fe51d0 .part L_0x55d0c5fe57b0, 4, 4;
L_0x55d0c5fe5300 .concat8 [ 4 4 0 0], L_0x55d0c5fe2450, L_0x55d0c5fe4de0;
L_0x55d0c5fe5440 .concat8 [ 4 4 0 0], L_0x55d0c5fe24f0, L_0x55d0c5fe4e80;
S_0x55d0c4825f70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4832c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5524a10_0 .net "a", 3 0, L_0x55d0c5fe2660;  1 drivers
v0x55d0c551cb70_0 .net "b", 3 0, L_0x55d0c5fe2700;  1 drivers
v0x55d0c551ee60_0 .net "ca", 3 0, L_0x55d0c5fe24f0;  1 drivers
v0x55d0c5524370_0 .net "cin", 3 0, L_0x55d0c5fe27a0;  1 drivers
v0x55d0c5522650_0 .net "sum", 3 0, L_0x55d0c5fe2450;  1 drivers
L_0x55d0c5fe0450 .part L_0x55d0c5fe2660, 0, 1;
L_0x55d0c5fe0580 .part L_0x55d0c5fe2700, 0, 1;
L_0x55d0c5fe06b0 .part L_0x55d0c5fe27a0, 0, 1;
L_0x55d0c5fe0c80 .part L_0x55d0c5fe2660, 1, 1;
L_0x55d0c5fe0db0 .part L_0x55d0c5fe2700, 1, 1;
L_0x55d0c5fe0ee0 .part L_0x55d0c5fe27a0, 1, 1;
L_0x55d0c5fe1620 .part L_0x55d0c5fe2660, 2, 1;
L_0x55d0c5fe1750 .part L_0x55d0c5fe2700, 2, 1;
L_0x55d0c5fe18d0 .part L_0x55d0c5fe27a0, 2, 1;
L_0x55d0c5fe1ea0 .part L_0x55d0c5fe2660, 3, 1;
L_0x55d0c5fe2060 .part L_0x55d0c5fe2700, 3, 1;
L_0x55d0c5fe2220 .part L_0x55d0c5fe27a0, 3, 1;
L_0x55d0c5fe2450 .concat8 [ 1 1 1 1], L_0x55d0c5fdff30, L_0x55d0c5fe0850, L_0x55d0c5fe10c0, L_0x55d0c5fe1a70;
L_0x55d0c5fe24f0 .concat8 [ 1 1 1 1], L_0x55d0c5fe0340, L_0x55d0c5fe0b70, L_0x55d0c5fe1510, L_0x55d0c5fe1d90;
S_0x55d0c481a7b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4825f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fdf530 .functor XOR 1, L_0x55d0c5fe0450, L_0x55d0c5fe0580, C4<0>, C4<0>;
L_0x55d0c5fdff30 .functor XOR 1, L_0x55d0c5fdf530, L_0x55d0c5fe06b0, C4<0>, C4<0>;
L_0x55d0c5fdfff0 .functor AND 1, L_0x55d0c5fe0450, L_0x55d0c5fe0580, C4<1>, C4<1>;
L_0x55d0c5fe0100 .functor AND 1, L_0x55d0c5fe0450, L_0x55d0c5fe06b0, C4<1>, C4<1>;
L_0x55d0c5fe01c0 .functor AND 1, L_0x55d0c5fe0580, L_0x55d0c5fe06b0, C4<1>, C4<1>;
L_0x55d0c5fe0230 .functor OR 1, L_0x55d0c5fdfff0, L_0x55d0c5fe0100, C4<0>, C4<0>;
L_0x55d0c5fe0340 .functor OR 1, L_0x55d0c5fe01c0, L_0x55d0c5fe0230, C4<0>, C4<0>;
v0x55d0c5542790_0 .net "a", 0 0, L_0x55d0c5fe0450;  1 drivers
v0x55d0c5542850_0 .net "b", 0 0, L_0x55d0c5fe0580;  1 drivers
v0x55d0c5538f00_0 .net "ca", 0 0, L_0x55d0c5fe0340;  1 drivers
v0x55d0c553c6f0_0 .net "cin", 0 0, L_0x55d0c5fe06b0;  1 drivers
v0x55d0c553c790_0 .net "sum", 0 0, L_0x55d0c5fdff30;  1 drivers
v0x55d0c553ab10_0 .net "w1", 0 0, L_0x55d0c5fdf530;  1 drivers
v0x55d0c553abb0_0 .net "w2", 0 0, L_0x55d0c5fdfff0;  1 drivers
v0x55d0c552ea10_0 .net "w3", 0 0, L_0x55d0c5fe0100;  1 drivers
v0x55d0c552ead0_0 .net "w4", 0 0, L_0x55d0c5fe01c0;  1 drivers
v0x55d0c552e380_0 .net "w5", 0 0, L_0x55d0c5fe0230;  1 drivers
S_0x55d0c480e550 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4825f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe07e0 .functor XOR 1, L_0x55d0c5fe0c80, L_0x55d0c5fe0db0, C4<0>, C4<0>;
L_0x55d0c5fe0850 .functor XOR 1, L_0x55d0c5fe07e0, L_0x55d0c5fe0ee0, C4<0>, C4<0>;
L_0x55d0c5fe08c0 .functor AND 1, L_0x55d0c5fe0c80, L_0x55d0c5fe0db0, C4<1>, C4<1>;
L_0x55d0c5fe0930 .functor AND 1, L_0x55d0c5fe0c80, L_0x55d0c5fe0ee0, C4<1>, C4<1>;
L_0x55d0c5fe09f0 .functor AND 1, L_0x55d0c5fe0db0, L_0x55d0c5fe0ee0, C4<1>, C4<1>;
L_0x55d0c5fe0a60 .functor OR 1, L_0x55d0c5fe08c0, L_0x55d0c5fe0930, C4<0>, C4<0>;
L_0x55d0c5fe0b70 .functor OR 1, L_0x55d0c5fe09f0, L_0x55d0c5fe0a60, C4<0>, C4<0>;
v0x55d0c55366d0_0 .net "a", 0 0, L_0x55d0c5fe0c80;  1 drivers
v0x55d0c5536790_0 .net "b", 0 0, L_0x55d0c5fe0db0;  1 drivers
v0x55d0c5535fd0_0 .net "ca", 0 0, L_0x55d0c5fe0b70;  1 drivers
v0x55d0c552e130_0 .net "cin", 0 0, L_0x55d0c5fe0ee0;  1 drivers
v0x55d0c552e1d0_0 .net "sum", 0 0, L_0x55d0c5fe0850;  1 drivers
v0x55d0c5530420_0 .net "w1", 0 0, L_0x55d0c5fe07e0;  1 drivers
v0x55d0c55304c0_0 .net "w2", 0 0, L_0x55d0c5fe08c0;  1 drivers
v0x55d0c5535930_0 .net "w3", 0 0, L_0x55d0c5fe0930;  1 drivers
v0x55d0c55359f0_0 .net "w4", 0 0, L_0x55d0c5fe09f0;  1 drivers
v0x55d0c5533c10_0 .net "w5", 0 0, L_0x55d0c5fe0a60;  1 drivers
S_0x55d0c4802d90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4825f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe1050 .functor XOR 1, L_0x55d0c5fe1620, L_0x55d0c5fe1750, C4<0>, C4<0>;
L_0x55d0c5fe10c0 .functor XOR 1, L_0x55d0c5fe1050, L_0x55d0c5fe18d0, C4<0>, C4<0>;
L_0x55d0c5fe1180 .functor AND 1, L_0x55d0c5fe1620, L_0x55d0c5fe1750, C4<1>, C4<1>;
L_0x55d0c5fe1290 .functor AND 1, L_0x55d0c5fe1620, L_0x55d0c5fe18d0, C4<1>, C4<1>;
L_0x55d0c5fe1350 .functor AND 1, L_0x55d0c5fe1750, L_0x55d0c5fe18d0, C4<1>, C4<1>;
L_0x55d0c5fe13c0 .functor OR 1, L_0x55d0c5fe1180, L_0x55d0c5fe1290, C4<0>, C4<0>;
L_0x55d0c5fe1510 .functor OR 1, L_0x55d0c5fe1350, L_0x55d0c5fe13c0, C4<0>, C4<0>;
v0x55d0c5532030_0 .net "a", 0 0, L_0x55d0c5fe1620;  1 drivers
v0x55d0c55320d0_0 .net "b", 0 0, L_0x55d0c5fe1750;  1 drivers
v0x55d0c55287a0_0 .net "ca", 0 0, L_0x55d0c5fe1510;  1 drivers
v0x55d0c552bf90_0 .net "cin", 0 0, L_0x55d0c5fe18d0;  1 drivers
v0x55d0c552c050_0 .net "sum", 0 0, L_0x55d0c5fe10c0;  1 drivers
v0x55d0c552a3b0_0 .net "w1", 0 0, L_0x55d0c5fe1050;  1 drivers
v0x55d0c552a470_0 .net "w2", 0 0, L_0x55d0c5fe1180;  1 drivers
v0x55d0c5515640_0 .net "w3", 0 0, L_0x55d0c5fe1290;  1 drivers
v0x55d0c55156e0_0 .net "w4", 0 0, L_0x55d0c5fe1350;  1 drivers
v0x55d0c5514fb0_0 .net "w5", 0 0, L_0x55d0c5fe13c0;  1 drivers
S_0x55d0c47f55f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4825f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe1a00 .functor XOR 1, L_0x55d0c5fe1ea0, L_0x55d0c5fe2060, C4<0>, C4<0>;
L_0x55d0c5fe1a70 .functor XOR 1, L_0x55d0c5fe1a00, L_0x55d0c5fe2220, C4<0>, C4<0>;
L_0x55d0c5fe1ae0 .functor AND 1, L_0x55d0c5fe1ea0, L_0x55d0c5fe2060, C4<1>, C4<1>;
L_0x55d0c5fe1b50 .functor AND 1, L_0x55d0c5fe1ea0, L_0x55d0c5fe2220, C4<1>, C4<1>;
L_0x55d0c5fe1c10 .functor AND 1, L_0x55d0c5fe2060, L_0x55d0c5fe2220, C4<1>, C4<1>;
L_0x55d0c5fe1c80 .functor OR 1, L_0x55d0c5fe1ae0, L_0x55d0c5fe1b50, C4<0>, C4<0>;
L_0x55d0c5fe1d90 .functor OR 1, L_0x55d0c5fe1c10, L_0x55d0c5fe1c80, C4<0>, C4<0>;
v0x55d0c5525de0_0 .net "a", 0 0, L_0x55d0c5fe1ea0;  1 drivers
v0x55d0c55256e0_0 .net "b", 0 0, L_0x55d0c5fe2060;  1 drivers
v0x55d0c55257a0_0 .net "ca", 0 0, L_0x55d0c5fe1d90;  1 drivers
v0x55d0c5514d60_0 .net "cin", 0 0, L_0x55d0c5fe2220;  1 drivers
v0x55d0c5514e20_0 .net "sum", 0 0, L_0x55d0c5fe1a70;  1 drivers
v0x55d0c551d450_0 .net "w1", 0 0, L_0x55d0c5fe1a00;  1 drivers
v0x55d0c551d510_0 .net "w2", 0 0, L_0x55d0c5fe1ae0;  1 drivers
v0x55d0c551cdc0_0 .net "w3", 0 0, L_0x55d0c5fe1b50;  1 drivers
v0x55d0c551ce60_0 .net "w4", 0 0, L_0x55d0c5fe1c10;  1 drivers
v0x55d0c55251a0_0 .net "w5", 0 0, L_0x55d0c5fe1c80;  1 drivers
S_0x55d0c47e9e30 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4832c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c54e0270_0 .net "a", 3 0, L_0x55d0c5fe4ff0;  1 drivers
v0x55d0c55026b0_0 .net "b", 3 0, L_0x55d0c5fe50e0;  1 drivers
v0x55d0c5501f60_0 .net "ca", 3 0, L_0x55d0c5fe4e80;  1 drivers
v0x55d0c54dffd0_0 .net "cin", 3 0, L_0x55d0c5fe51d0;  1 drivers
v0x55d0c54f11a0_0 .net "sum", 3 0, L_0x55d0c5fe4de0;  1 drivers
L_0x55d0c5fe2da0 .part L_0x55d0c5fe4ff0, 0, 1;
L_0x55d0c5fe2ed0 .part L_0x55d0c5fe50e0, 0, 1;
L_0x55d0c5fe3000 .part L_0x55d0c5fe51d0, 0, 1;
L_0x55d0c5fe3610 .part L_0x55d0c5fe4ff0, 1, 1;
L_0x55d0c5fe3740 .part L_0x55d0c5fe50e0, 1, 1;
L_0x55d0c5fe3870 .part L_0x55d0c5fe51d0, 1, 1;
L_0x55d0c5fe3fb0 .part L_0x55d0c5fe4ff0, 2, 1;
L_0x55d0c5fe40e0 .part L_0x55d0c5fe50e0, 2, 1;
L_0x55d0c5fe4260 .part L_0x55d0c5fe51d0, 2, 1;
L_0x55d0c5fe4830 .part L_0x55d0c5fe4ff0, 3, 1;
L_0x55d0c5fe49f0 .part L_0x55d0c5fe50e0, 3, 1;
L_0x55d0c5fe4bb0 .part L_0x55d0c5fe51d0, 3, 1;
L_0x55d0c5fe4de0 .concat8 [ 1 1 1 1], L_0x55d0c5fe2840, L_0x55d0c5fe31a0, L_0x55d0c5fe3a50, L_0x55d0c5fe4400;
L_0x55d0c5fe4e80 .concat8 [ 1 1 1 1], L_0x55d0c5fe2c90, L_0x55d0c5fe3500, L_0x55d0c5fe3ea0, L_0x55d0c5fe4720;
S_0x55d0c47ddbd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c47e9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe23e0 .functor XOR 1, L_0x55d0c5fe2da0, L_0x55d0c5fe2ed0, C4<0>, C4<0>;
L_0x55d0c5fe2840 .functor XOR 1, L_0x55d0c5fe23e0, L_0x55d0c5fe3000, C4<0>, C4<0>;
L_0x55d0c5fe2900 .functor AND 1, L_0x55d0c5fe2da0, L_0x55d0c5fe2ed0, C4<1>, C4<1>;
L_0x55d0c5fe2a10 .functor AND 1, L_0x55d0c5fe2da0, L_0x55d0c5fe3000, C4<1>, C4<1>;
L_0x55d0c5fe2ad0 .functor AND 1, L_0x55d0c5fe2ed0, L_0x55d0c5fe3000, C4<1>, C4<1>;
L_0x55d0c5fe2b40 .functor OR 1, L_0x55d0c5fe2900, L_0x55d0c5fe2a10, C4<0>, C4<0>;
L_0x55d0c5fe2c90 .functor OR 1, L_0x55d0c5fe2ad0, L_0x55d0c5fe2b40, C4<0>, C4<0>;
v0x55d0c5520a70_0 .net "a", 0 0, L_0x55d0c5fe2da0;  1 drivers
v0x55d0c5520b10_0 .net "b", 0 0, L_0x55d0c5fe2ed0;  1 drivers
v0x55d0c55171e0_0 .net "ca", 0 0, L_0x55d0c5fe2c90;  1 drivers
v0x55d0c551a9d0_0 .net "cin", 0 0, L_0x55d0c5fe3000;  1 drivers
v0x55d0c551aa90_0 .net "sum", 0 0, L_0x55d0c5fe2840;  1 drivers
v0x55d0c5518df0_0 .net "w1", 0 0, L_0x55d0c5fe23e0;  1 drivers
v0x55d0c5518eb0_0 .net "w2", 0 0, L_0x55d0c5fe2900;  1 drivers
v0x55d0c550ccf0_0 .net "w3", 0 0, L_0x55d0c5fe2a10;  1 drivers
v0x55d0c550cd90_0 .net "w4", 0 0, L_0x55d0c5fe2ad0;  1 drivers
v0x55d0c550c660_0 .net "w5", 0 0, L_0x55d0c5fe2b40;  1 drivers
S_0x55d0c47d2410 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c47e9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe3130 .functor XOR 1, L_0x55d0c5fe3610, L_0x55d0c5fe3740, C4<0>, C4<0>;
L_0x55d0c5fe31a0 .functor XOR 1, L_0x55d0c5fe3130, L_0x55d0c5fe3870, C4<0>, C4<0>;
L_0x55d0c5fe3210 .functor AND 1, L_0x55d0c5fe3610, L_0x55d0c5fe3740, C4<1>, C4<1>;
L_0x55d0c5fe3280 .functor AND 1, L_0x55d0c5fe3610, L_0x55d0c5fe3870, C4<1>, C4<1>;
L_0x55d0c5fe3340 .functor AND 1, L_0x55d0c5fe3740, L_0x55d0c5fe3870, C4<1>, C4<1>;
L_0x55d0c5fe33b0 .functor OR 1, L_0x55d0c5fe3210, L_0x55d0c5fe3280, C4<0>, C4<0>;
L_0x55d0c5fe3500 .functor OR 1, L_0x55d0c5fe3340, L_0x55d0c5fe33b0, C4<0>, C4<0>;
v0x55d0c55149b0_0 .net "a", 0 0, L_0x55d0c5fe3610;  1 drivers
v0x55d0c5514a50_0 .net "b", 0 0, L_0x55d0c5fe3740;  1 drivers
v0x55d0c55142b0_0 .net "ca", 0 0, L_0x55d0c5fe3500;  1 drivers
v0x55d0c550c410_0 .net "cin", 0 0, L_0x55d0c5fe3870;  1 drivers
v0x55d0c550c4d0_0 .net "sum", 0 0, L_0x55d0c5fe31a0;  1 drivers
v0x55d0c550e700_0 .net "w1", 0 0, L_0x55d0c5fe3130;  1 drivers
v0x55d0c550e7c0_0 .net "w2", 0 0, L_0x55d0c5fe3210;  1 drivers
v0x55d0c5513c10_0 .net "w3", 0 0, L_0x55d0c5fe3280;  1 drivers
v0x55d0c5513cb0_0 .net "w4", 0 0, L_0x55d0c5fe3340;  1 drivers
v0x55d0c5511ef0_0 .net "w5", 0 0, L_0x55d0c5fe33b0;  1 drivers
S_0x55d0c47c5710 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c47e9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe39e0 .functor XOR 1, L_0x55d0c5fe3fb0, L_0x55d0c5fe40e0, C4<0>, C4<0>;
L_0x55d0c5fe3a50 .functor XOR 1, L_0x55d0c5fe39e0, L_0x55d0c5fe4260, C4<0>, C4<0>;
L_0x55d0c5fe3b10 .functor AND 1, L_0x55d0c5fe3fb0, L_0x55d0c5fe40e0, C4<1>, C4<1>;
L_0x55d0c5fe3c20 .functor AND 1, L_0x55d0c5fe3fb0, L_0x55d0c5fe4260, C4<1>, C4<1>;
L_0x55d0c5fe3ce0 .functor AND 1, L_0x55d0c5fe40e0, L_0x55d0c5fe4260, C4<1>, C4<1>;
L_0x55d0c5fe3d50 .functor OR 1, L_0x55d0c5fe3b10, L_0x55d0c5fe3c20, C4<0>, C4<0>;
L_0x55d0c5fe3ea0 .functor OR 1, L_0x55d0c5fe3ce0, L_0x55d0c5fe3d50, C4<0>, C4<0>;
v0x55d0c5510310_0 .net "a", 0 0, L_0x55d0c5fe3fb0;  1 drivers
v0x55d0c55103d0_0 .net "b", 0 0, L_0x55d0c5fe40e0;  1 drivers
v0x55d0c5506a80_0 .net "ca", 0 0, L_0x55d0c5fe3ea0;  1 drivers
v0x55d0c550a270_0 .net "cin", 0 0, L_0x55d0c5fe4260;  1 drivers
v0x55d0c550a310_0 .net "sum", 0 0, L_0x55d0c5fe3a50;  1 drivers
v0x55d0c5508690_0 .net "w1", 0 0, L_0x55d0c5fe39e0;  1 drivers
v0x55d0c5508730_0 .net "w2", 0 0, L_0x55d0c5fe3b10;  1 drivers
v0x55d0c54be220_0 .net "w3", 0 0, L_0x55d0c5fe3c20;  1 drivers
v0x55d0c54be2e0_0 .net "w4", 0 0, L_0x55d0c5fe3ce0;  1 drivers
v0x55d0c5503440_0 .net "w5", 0 0, L_0x55d0c5fe3d50;  1 drivers
S_0x55d0c47b9f50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c47e9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe4390 .functor XOR 1, L_0x55d0c5fe4830, L_0x55d0c5fe49f0, C4<0>, C4<0>;
L_0x55d0c5fe4400 .functor XOR 1, L_0x55d0c5fe4390, L_0x55d0c5fe4bb0, C4<0>, C4<0>;
L_0x55d0c5fe4470 .functor AND 1, L_0x55d0c5fe4830, L_0x55d0c5fe49f0, C4<1>, C4<1>;
L_0x55d0c5fe44e0 .functor AND 1, L_0x55d0c5fe4830, L_0x55d0c5fe4bb0, C4<1>, C4<1>;
L_0x55d0c5fe45a0 .functor AND 1, L_0x55d0c5fe49f0, L_0x55d0c5fe4bb0, C4<1>, C4<1>;
L_0x55d0c5fe4610 .functor OR 1, L_0x55d0c5fe4470, L_0x55d0c5fe44e0, C4<0>, C4<0>;
L_0x55d0c5fe4720 .functor OR 1, L_0x55d0c5fe45a0, L_0x55d0c5fe4610, C4<0>, C4<0>;
v0x55d0c5503130_0 .net "a", 0 0, L_0x55d0c5fe4830;  1 drivers
v0x55d0c55031f0_0 .net "b", 0 0, L_0x55d0c5fe49f0;  1 drivers
v0x55d0c54beb70_0 .net "ca", 0 0, L_0x55d0c5fe4720;  1 drivers
v0x55d0c54be770_0 .net "cin", 0 0, L_0x55d0c5fe4bb0;  1 drivers
v0x55d0c54be810_0 .net "sum", 0 0, L_0x55d0c5fe4400;  1 drivers
v0x55d0c54be4c0_0 .net "w1", 0 0, L_0x55d0c5fe4390;  1 drivers
v0x55d0c54be560_0 .net "w2", 0 0, L_0x55d0c5fe4470;  1 drivers
v0x55d0c54e0950_0 .net "w3", 0 0, L_0x55d0c5fe44e0;  1 drivers
v0x55d0c54e0a10_0 .net "w4", 0 0, L_0x55d0c5fe45a0;  1 drivers
v0x55d0c54e0520_0 .net "w5", 0 0, L_0x55d0c5fe4610;  1 drivers
S_0x55d0c47adcf0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c3fc0930;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4bab350_0 .net "a", 15 0, L_0x55d0c5ff1290;  1 drivers
v0x55d0c4baacc0_0 .net "b", 15 0, L_0x55d0c5ff1380;  1 drivers
v0x55d0c4bbbaf0_0 .net "ca", 15 0, L_0x55d0c5ff1100;  1 drivers
v0x55d0c4bbb3f0_0 .net "cin", 15 0, L_0x55d0c5ff1470;  1 drivers
v0x55d0c4baaa70_0 .net "sum", 15 0, L_0x55d0c5ff0fc0;  1 drivers
L_0x55d0c5feb430 .part L_0x55d0c5ff1290, 0, 8;
L_0x55d0c5feb4d0 .part L_0x55d0c5ff1380, 0, 8;
L_0x55d0c5feb570 .part L_0x55d0c5ff1470, 0, 8;
L_0x55d0c5ff0cf0 .part L_0x55d0c5ff1290, 8, 8;
L_0x55d0c5ff0de0 .part L_0x55d0c5ff1380, 8, 8;
L_0x55d0c5ff0ed0 .part L_0x55d0c5ff1470, 8, 8;
L_0x55d0c5ff0fc0 .concat8 [ 8 8 0 0], L_0x55d0c5feb160, L_0x55d0c5ff0a20;
L_0x55d0c5ff1100 .concat8 [ 8 8 0 0], L_0x55d0c5feb2a0, L_0x55d0c5ff0b60;
S_0x55d0c47a2530 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c47adcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c54b4770_0 .net "a", 7 0, L_0x55d0c5feb430;  1 drivers
v0x55d0c54b40e0_0 .net "b", 7 0, L_0x55d0c5feb4d0;  1 drivers
v0x55d0c54bc430_0 .net "ca", 7 0, L_0x55d0c5feb2a0;  1 drivers
v0x55d0c54bbd30_0 .net "cin", 7 0, L_0x55d0c5feb570;  1 drivers
v0x55d0c54b3e90_0 .net "sum", 7 0, L_0x55d0c5feb160;  1 drivers
L_0x55d0c5fe84c0 .part L_0x55d0c5feb430, 0, 4;
L_0x55d0c5fe8560 .part L_0x55d0c5feb4d0, 0, 4;
L_0x55d0c5fe8600 .part L_0x55d0c5feb570, 0, 4;
L_0x55d0c5feae50 .part L_0x55d0c5feb430, 4, 4;
L_0x55d0c5feaf40 .part L_0x55d0c5feb4d0, 4, 4;
L_0x55d0c5feb030 .part L_0x55d0c5feb570, 4, 4;
L_0x55d0c5feb160 .concat8 [ 4 4 0 0], L_0x55d0c5fe82b0, L_0x55d0c5feac40;
L_0x55d0c5feb2a0 .concat8 [ 4 4 0 0], L_0x55d0c5fe8350, L_0x55d0c5feace0;
S_0x55d0c4794d90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c47a2530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c54d6c00_0 .net "a", 3 0, L_0x55d0c5fe84c0;  1 drivers
v0x55d0c54def50_0 .net "b", 3 0, L_0x55d0c5fe8560;  1 drivers
v0x55d0c54de850_0 .net "ca", 3 0, L_0x55d0c5fe8350;  1 drivers
v0x55d0c54d69b0_0 .net "cin", 3 0, L_0x55d0c5fe8600;  1 drivers
v0x55d0c54d8ca0_0 .net "sum", 3 0, L_0x55d0c5fe82b0;  1 drivers
L_0x55d0c5fe6270 .part L_0x55d0c5fe84c0, 0, 1;
L_0x55d0c5fe63a0 .part L_0x55d0c5fe8560, 0, 1;
L_0x55d0c5fe64d0 .part L_0x55d0c5fe8600, 0, 1;
L_0x55d0c5fe6ae0 .part L_0x55d0c5fe84c0, 1, 1;
L_0x55d0c5fe6c10 .part L_0x55d0c5fe8560, 1, 1;
L_0x55d0c5fe6d40 .part L_0x55d0c5fe8600, 1, 1;
L_0x55d0c5fe7480 .part L_0x55d0c5fe84c0, 2, 1;
L_0x55d0c5fe75b0 .part L_0x55d0c5fe8560, 2, 1;
L_0x55d0c5fe7730 .part L_0x55d0c5fe8600, 2, 1;
L_0x55d0c5fe7d00 .part L_0x55d0c5fe84c0, 3, 1;
L_0x55d0c5fe7ec0 .part L_0x55d0c5fe8560, 3, 1;
L_0x55d0c5fe8080 .part L_0x55d0c5fe8600, 3, 1;
L_0x55d0c5fe82b0 .concat8 [ 1 1 1 1], L_0x55d0c5fe5d50, L_0x55d0c5fe6670, L_0x55d0c5fe6f20, L_0x55d0c5fe78d0;
L_0x55d0c5fe8350 .concat8 [ 1 1 1 1], L_0x55d0c5fe6160, L_0x55d0c5fe69d0, L_0x55d0c5fe7370, L_0x55d0c5fe7bf0;
S_0x55d0c47895d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4794d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe4d70 .functor XOR 1, L_0x55d0c5fe6270, L_0x55d0c5fe63a0, C4<0>, C4<0>;
L_0x55d0c5fe5d50 .functor XOR 1, L_0x55d0c5fe4d70, L_0x55d0c5fe64d0, C4<0>, C4<0>;
L_0x55d0c5fe5e10 .functor AND 1, L_0x55d0c5fe6270, L_0x55d0c5fe63a0, C4<1>, C4<1>;
L_0x55d0c5fe5f20 .functor AND 1, L_0x55d0c5fe6270, L_0x55d0c5fe64d0, C4<1>, C4<1>;
L_0x55d0c5fe5fe0 .functor AND 1, L_0x55d0c5fe63a0, L_0x55d0c5fe64d0, C4<1>, C4<1>;
L_0x55d0c5fe6050 .functor OR 1, L_0x55d0c5fe5e10, L_0x55d0c5fe5f20, C4<0>, C4<0>;
L_0x55d0c5fe6160 .functor OR 1, L_0x55d0c5fe5fe0, L_0x55d0c5fe6050, C4<0>, C4<0>;
v0x55d0c54ffed0_0 .net "a", 0 0, L_0x55d0c5fe6270;  1 drivers
v0x55d0c54fff70_0 .net "b", 0 0, L_0x55d0c5fe63a0;  1 drivers
v0x55d0c54fe1b0_0 .net "ca", 0 0, L_0x55d0c5fe6160;  1 drivers
v0x55d0c54fc5d0_0 .net "cin", 0 0, L_0x55d0c5fe64d0;  1 drivers
v0x55d0c54fc690_0 .net "sum", 0 0, L_0x55d0c5fe5d50;  1 drivers
v0x55d0c54f2d40_0 .net "w1", 0 0, L_0x55d0c5fe4d70;  1 drivers
v0x55d0c54f2e00_0 .net "w2", 0 0, L_0x55d0c5fe5e10;  1 drivers
v0x55d0c54f6530_0 .net "w3", 0 0, L_0x55d0c5fe5f20;  1 drivers
v0x55d0c54f65d0_0 .net "w4", 0 0, L_0x55d0c5fe5fe0;  1 drivers
v0x55d0c54f4950_0 .net "w5", 0 0, L_0x55d0c5fe6050;  1 drivers
S_0x55d0c477d370 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4794d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe6600 .functor XOR 1, L_0x55d0c5fe6ae0, L_0x55d0c5fe6c10, C4<0>, C4<0>;
L_0x55d0c5fe6670 .functor XOR 1, L_0x55d0c5fe6600, L_0x55d0c5fe6d40, C4<0>, C4<0>;
L_0x55d0c5fe66e0 .functor AND 1, L_0x55d0c5fe6ae0, L_0x55d0c5fe6c10, C4<1>, C4<1>;
L_0x55d0c5fe6750 .functor AND 1, L_0x55d0c5fe6ae0, L_0x55d0c5fe6d40, C4<1>, C4<1>;
L_0x55d0c5fe6810 .functor AND 1, L_0x55d0c5fe6c10, L_0x55d0c5fe6d40, C4<1>, C4<1>;
L_0x55d0c5fe6880 .functor OR 1, L_0x55d0c5fe66e0, L_0x55d0c5fe6750, C4<0>, C4<0>;
L_0x55d0c5fe69d0 .functor OR 1, L_0x55d0c5fe6810, L_0x55d0c5fe6880, C4<0>, C4<0>;
v0x55d0c54e8850_0 .net "a", 0 0, L_0x55d0c5fe6ae0;  1 drivers
v0x55d0c54e88f0_0 .net "b", 0 0, L_0x55d0c5fe6c10;  1 drivers
v0x55d0c54e81c0_0 .net "ca", 0 0, L_0x55d0c5fe69d0;  1 drivers
v0x55d0c54f0510_0 .net "cin", 0 0, L_0x55d0c5fe6d40;  1 drivers
v0x55d0c54f05d0_0 .net "sum", 0 0, L_0x55d0c5fe6670;  1 drivers
v0x55d0c54efe10_0 .net "w1", 0 0, L_0x55d0c5fe6600;  1 drivers
v0x55d0c54efed0_0 .net "w2", 0 0, L_0x55d0c5fe66e0;  1 drivers
v0x55d0c54e7f70_0 .net "w3", 0 0, L_0x55d0c5fe6750;  1 drivers
v0x55d0c54e8010_0 .net "w4", 0 0, L_0x55d0c5fe6810;  1 drivers
v0x55d0c54ea260_0 .net "w5", 0 0, L_0x55d0c5fe6880;  1 drivers
S_0x55d0c4771bb0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4794d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe6eb0 .functor XOR 1, L_0x55d0c5fe7480, L_0x55d0c5fe75b0, C4<0>, C4<0>;
L_0x55d0c5fe6f20 .functor XOR 1, L_0x55d0c5fe6eb0, L_0x55d0c5fe7730, C4<0>, C4<0>;
L_0x55d0c5fe6fe0 .functor AND 1, L_0x55d0c5fe7480, L_0x55d0c5fe75b0, C4<1>, C4<1>;
L_0x55d0c5fe70f0 .functor AND 1, L_0x55d0c5fe7480, L_0x55d0c5fe7730, C4<1>, C4<1>;
L_0x55d0c5fe71b0 .functor AND 1, L_0x55d0c5fe75b0, L_0x55d0c5fe7730, C4<1>, C4<1>;
L_0x55d0c5fe7220 .functor OR 1, L_0x55d0c5fe6fe0, L_0x55d0c5fe70f0, C4<0>, C4<0>;
L_0x55d0c5fe7370 .functor OR 1, L_0x55d0c5fe71b0, L_0x55d0c5fe7220, C4<0>, C4<0>;
v0x55d0c54ef770_0 .net "a", 0 0, L_0x55d0c5fe7480;  1 drivers
v0x55d0c54ef830_0 .net "b", 0 0, L_0x55d0c5fe75b0;  1 drivers
v0x55d0c54eda50_0 .net "ca", 0 0, L_0x55d0c5fe7370;  1 drivers
v0x55d0c54ebe70_0 .net "cin", 0 0, L_0x55d0c5fe7730;  1 drivers
v0x55d0c54ebf10_0 .net "sum", 0 0, L_0x55d0c5fe6f20;  1 drivers
v0x55d0c54e25e0_0 .net "w1", 0 0, L_0x55d0c5fe6eb0;  1 drivers
v0x55d0c54e2680_0 .net "w2", 0 0, L_0x55d0c5fe6fe0;  1 drivers
v0x55d0c54e5dd0_0 .net "w3", 0 0, L_0x55d0c5fe70f0;  1 drivers
v0x55d0c54e5e90_0 .net "w4", 0 0, L_0x55d0c5fe71b0;  1 drivers
v0x55d0c54e41f0_0 .net "w5", 0 0, L_0x55d0c5fe7220;  1 drivers
S_0x55d0c4764eb0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4794d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe7860 .functor XOR 1, L_0x55d0c5fe7d00, L_0x55d0c5fe7ec0, C4<0>, C4<0>;
L_0x55d0c5fe78d0 .functor XOR 1, L_0x55d0c5fe7860, L_0x55d0c5fe8080, C4<0>, C4<0>;
L_0x55d0c5fe7940 .functor AND 1, L_0x55d0c5fe7d00, L_0x55d0c5fe7ec0, C4<1>, C4<1>;
L_0x55d0c5fe79b0 .functor AND 1, L_0x55d0c5fe7d00, L_0x55d0c5fe8080, C4<1>, C4<1>;
L_0x55d0c5fe7a70 .functor AND 1, L_0x55d0c5fe7ec0, L_0x55d0c5fe8080, C4<1>, C4<1>;
L_0x55d0c5fe7ae0 .functor OR 1, L_0x55d0c5fe7940, L_0x55d0c5fe79b0, C4<0>, C4<0>;
L_0x55d0c5fe7bf0 .functor OR 1, L_0x55d0c5fe7a70, L_0x55d0c5fe7ae0, C4<0>, C4<0>;
v0x55d0c54cf480_0 .net "a", 0 0, L_0x55d0c5fe7d00;  1 drivers
v0x55d0c54cf540_0 .net "b", 0 0, L_0x55d0c5fe7ec0;  1 drivers
v0x55d0c54cedf0_0 .net "ca", 0 0, L_0x55d0c5fe7bf0;  1 drivers
v0x55d0c54dfc20_0 .net "cin", 0 0, L_0x55d0c5fe8080;  1 drivers
v0x55d0c54dfcc0_0 .net "sum", 0 0, L_0x55d0c5fe78d0;  1 drivers
v0x55d0c54df520_0 .net "w1", 0 0, L_0x55d0c5fe7860;  1 drivers
v0x55d0c54df5c0_0 .net "w2", 0 0, L_0x55d0c5fe7940;  1 drivers
v0x55d0c54ceba0_0 .net "w3", 0 0, L_0x55d0c5fe79b0;  1 drivers
v0x55d0c54cec60_0 .net "w4", 0 0, L_0x55d0c5fe7a70;  1 drivers
v0x55d0c54d7290_0 .net "w5", 0 0, L_0x55d0c5fe7ae0;  1 drivers
S_0x55d0c47596f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c47a2530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c54ac960_0 .net "a", 3 0, L_0x55d0c5feae50;  1 drivers
v0x55d0c54ac2d0_0 .net "b", 3 0, L_0x55d0c5feaf40;  1 drivers
v0x55d0c54bd100_0 .net "ca", 3 0, L_0x55d0c5feace0;  1 drivers
v0x55d0c54bca00_0 .net "cin", 3 0, L_0x55d0c5feb030;  1 drivers
v0x55d0c54ac080_0 .net "sum", 3 0, L_0x55d0c5feac40;  1 drivers
L_0x55d0c5fe8c00 .part L_0x55d0c5feae50, 0, 1;
L_0x55d0c5fe8d30 .part L_0x55d0c5feaf40, 0, 1;
L_0x55d0c5fe8e60 .part L_0x55d0c5feb030, 0, 1;
L_0x55d0c5fe9470 .part L_0x55d0c5feae50, 1, 1;
L_0x55d0c5fe95a0 .part L_0x55d0c5feaf40, 1, 1;
L_0x55d0c5fe96d0 .part L_0x55d0c5feb030, 1, 1;
L_0x55d0c5fe9e10 .part L_0x55d0c5feae50, 2, 1;
L_0x55d0c5fe9f40 .part L_0x55d0c5feaf40, 2, 1;
L_0x55d0c5fea0c0 .part L_0x55d0c5feb030, 2, 1;
L_0x55d0c5fea690 .part L_0x55d0c5feae50, 3, 1;
L_0x55d0c5fea850 .part L_0x55d0c5feaf40, 3, 1;
L_0x55d0c5feaa10 .part L_0x55d0c5feb030, 3, 1;
L_0x55d0c5feac40 .concat8 [ 1 1 1 1], L_0x55d0c5fe86a0, L_0x55d0c5fe9000, L_0x55d0c5fe98b0, L_0x55d0c5fea260;
L_0x55d0c5feace0 .concat8 [ 1 1 1 1], L_0x55d0c5fe8af0, L_0x55d0c5fe9360, L_0x55d0c5fe9d00, L_0x55d0c5fea580;
S_0x55d0c474d490 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c47596f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe8240 .functor XOR 1, L_0x55d0c5fe8c00, L_0x55d0c5fe8d30, C4<0>, C4<0>;
L_0x55d0c5fe86a0 .functor XOR 1, L_0x55d0c5fe8240, L_0x55d0c5fe8e60, C4<0>, C4<0>;
L_0x55d0c5fe8760 .functor AND 1, L_0x55d0c5fe8c00, L_0x55d0c5fe8d30, C4<1>, C4<1>;
L_0x55d0c5fe8870 .functor AND 1, L_0x55d0c5fe8c00, L_0x55d0c5fe8e60, C4<1>, C4<1>;
L_0x55d0c5fe8930 .functor AND 1, L_0x55d0c5fe8d30, L_0x55d0c5fe8e60, C4<1>, C4<1>;
L_0x55d0c5fe89a0 .functor OR 1, L_0x55d0c5fe8760, L_0x55d0c5fe8870, C4<0>, C4<0>;
L_0x55d0c5fe8af0 .functor OR 1, L_0x55d0c5fe8930, L_0x55d0c5fe89a0, C4<0>, C4<0>;
v0x55d0c54de1b0_0 .net "a", 0 0, L_0x55d0c5fe8c00;  1 drivers
v0x55d0c54de250_0 .net "b", 0 0, L_0x55d0c5fe8d30;  1 drivers
v0x55d0c54dc490_0 .net "ca", 0 0, L_0x55d0c5fe8af0;  1 drivers
v0x55d0c54da8b0_0 .net "cin", 0 0, L_0x55d0c5fe8e60;  1 drivers
v0x55d0c54da970_0 .net "sum", 0 0, L_0x55d0c5fe86a0;  1 drivers
v0x55d0c54d1020_0 .net "w1", 0 0, L_0x55d0c5fe8240;  1 drivers
v0x55d0c54d10e0_0 .net "w2", 0 0, L_0x55d0c5fe8760;  1 drivers
v0x55d0c54d4810_0 .net "w3", 0 0, L_0x55d0c5fe8870;  1 drivers
v0x55d0c54d48b0_0 .net "w4", 0 0, L_0x55d0c5fe8930;  1 drivers
v0x55d0c54d2c30_0 .net "w5", 0 0, L_0x55d0c5fe89a0;  1 drivers
S_0x55d0c4741cd0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c47596f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe8f90 .functor XOR 1, L_0x55d0c5fe9470, L_0x55d0c5fe95a0, C4<0>, C4<0>;
L_0x55d0c5fe9000 .functor XOR 1, L_0x55d0c5fe8f90, L_0x55d0c5fe96d0, C4<0>, C4<0>;
L_0x55d0c5fe9070 .functor AND 1, L_0x55d0c5fe9470, L_0x55d0c5fe95a0, C4<1>, C4<1>;
L_0x55d0c5fe90e0 .functor AND 1, L_0x55d0c5fe9470, L_0x55d0c5fe96d0, C4<1>, C4<1>;
L_0x55d0c5fe91a0 .functor AND 1, L_0x55d0c5fe95a0, L_0x55d0c5fe96d0, C4<1>, C4<1>;
L_0x55d0c5fe9210 .functor OR 1, L_0x55d0c5fe9070, L_0x55d0c5fe90e0, C4<0>, C4<0>;
L_0x55d0c5fe9360 .functor OR 1, L_0x55d0c5fe91a0, L_0x55d0c5fe9210, C4<0>, C4<0>;
v0x55d0c54c6b30_0 .net "a", 0 0, L_0x55d0c5fe9470;  1 drivers
v0x55d0c54c6bd0_0 .net "b", 0 0, L_0x55d0c5fe95a0;  1 drivers
v0x55d0c54c64a0_0 .net "ca", 0 0, L_0x55d0c5fe9360;  1 drivers
v0x55d0c54ce7f0_0 .net "cin", 0 0, L_0x55d0c5fe96d0;  1 drivers
v0x55d0c54ce8b0_0 .net "sum", 0 0, L_0x55d0c5fe9000;  1 drivers
v0x55d0c54ce0f0_0 .net "w1", 0 0, L_0x55d0c5fe8f90;  1 drivers
v0x55d0c54ce1b0_0 .net "w2", 0 0, L_0x55d0c5fe9070;  1 drivers
v0x55d0c54c6250_0 .net "w3", 0 0, L_0x55d0c5fe90e0;  1 drivers
v0x55d0c54c62f0_0 .net "w4", 0 0, L_0x55d0c5fe91a0;  1 drivers
v0x55d0c54c8540_0 .net "w5", 0 0, L_0x55d0c5fe9210;  1 drivers
S_0x55d0c4734530 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c47596f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fe9840 .functor XOR 1, L_0x55d0c5fe9e10, L_0x55d0c5fe9f40, C4<0>, C4<0>;
L_0x55d0c5fe98b0 .functor XOR 1, L_0x55d0c5fe9840, L_0x55d0c5fea0c0, C4<0>, C4<0>;
L_0x55d0c5fe9970 .functor AND 1, L_0x55d0c5fe9e10, L_0x55d0c5fe9f40, C4<1>, C4<1>;
L_0x55d0c5fe9a80 .functor AND 1, L_0x55d0c5fe9e10, L_0x55d0c5fea0c0, C4<1>, C4<1>;
L_0x55d0c5fe9b40 .functor AND 1, L_0x55d0c5fe9f40, L_0x55d0c5fea0c0, C4<1>, C4<1>;
L_0x55d0c5fe9bb0 .functor OR 1, L_0x55d0c5fe9970, L_0x55d0c5fe9a80, C4<0>, C4<0>;
L_0x55d0c5fe9d00 .functor OR 1, L_0x55d0c5fe9b40, L_0x55d0c5fe9bb0, C4<0>, C4<0>;
v0x55d0c54cda50_0 .net "a", 0 0, L_0x55d0c5fe9e10;  1 drivers
v0x55d0c54cdb10_0 .net "b", 0 0, L_0x55d0c5fe9f40;  1 drivers
v0x55d0c54cbd30_0 .net "ca", 0 0, L_0x55d0c5fe9d00;  1 drivers
v0x55d0c54ca150_0 .net "cin", 0 0, L_0x55d0c5fea0c0;  1 drivers
v0x55d0c54ca1f0_0 .net "sum", 0 0, L_0x55d0c5fe98b0;  1 drivers
v0x55d0c54c08c0_0 .net "w1", 0 0, L_0x55d0c5fe9840;  1 drivers
v0x55d0c54c0960_0 .net "w2", 0 0, L_0x55d0c5fe9970;  1 drivers
v0x55d0c54c40b0_0 .net "w3", 0 0, L_0x55d0c5fe9a80;  1 drivers
v0x55d0c54c4170_0 .net "w4", 0 0, L_0x55d0c5fe9b40;  1 drivers
v0x55d0c54c24d0_0 .net "w5", 0 0, L_0x55d0c5fe9bb0;  1 drivers
S_0x55d0c4728d70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c47596f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fea1f0 .functor XOR 1, L_0x55d0c5fea690, L_0x55d0c5fea850, C4<0>, C4<0>;
L_0x55d0c5fea260 .functor XOR 1, L_0x55d0c5fea1f0, L_0x55d0c5feaa10, C4<0>, C4<0>;
L_0x55d0c5fea2d0 .functor AND 1, L_0x55d0c5fea690, L_0x55d0c5fea850, C4<1>, C4<1>;
L_0x55d0c5fea340 .functor AND 1, L_0x55d0c5fea690, L_0x55d0c5feaa10, C4<1>, C4<1>;
L_0x55d0c5fea400 .functor AND 1, L_0x55d0c5fea850, L_0x55d0c5feaa10, C4<1>, C4<1>;
L_0x55d0c5fea470 .functor OR 1, L_0x55d0c5fea2d0, L_0x55d0c5fea340, C4<0>, C4<0>;
L_0x55d0c5fea580 .functor OR 1, L_0x55d0c5fea400, L_0x55d0c5fea470, C4<0>, C4<0>;
v0x55d0c549c110_0 .net "a", 0 0, L_0x55d0c5fea690;  1 drivers
v0x55d0c549c1d0_0 .net "b", 0 0, L_0x55d0c5fea850;  1 drivers
v0x55d0c549bce0_0 .net "ca", 0 0, L_0x55d0c5fea580;  1 drivers
v0x55d0c549ba30_0 .net "cin", 0 0, L_0x55d0c5feaa10;  1 drivers
v0x55d0c549bad0_0 .net "sum", 0 0, L_0x55d0c5fea260;  1 drivers
v0x55d0c54bde70_0 .net "w1", 0 0, L_0x55d0c5fea1f0;  1 drivers
v0x55d0c54bdf10_0 .net "w2", 0 0, L_0x55d0c5fea2d0;  1 drivers
v0x55d0c54bd720_0 .net "w3", 0 0, L_0x55d0c5fea340;  1 drivers
v0x55d0c54bd7e0_0 .net "w4", 0 0, L_0x55d0c5fea400;  1 drivers
v0x55d0c549b790_0 .net "w5", 0 0, L_0x55d0c5fea470;  1 drivers
S_0x55d0c471cb10 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c47adcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4b9a6d0_0 .net "a", 7 0, L_0x55d0c5ff0cf0;  1 drivers
v0x55d0c4b9a420_0 .net "b", 7 0, L_0x55d0c5ff0de0;  1 drivers
v0x55d0c4bbc860_0 .net "ca", 7 0, L_0x55d0c5ff0b60;  1 drivers
v0x55d0c4bbc110_0 .net "cin", 7 0, L_0x55d0c5ff0ed0;  1 drivers
v0x55d0c4b9a180_0 .net "sum", 7 0, L_0x55d0c5ff0a20;  1 drivers
L_0x55d0c5fedd80 .part L_0x55d0c5ff0cf0, 0, 4;
L_0x55d0c5fede20 .part L_0x55d0c5ff0de0, 0, 4;
L_0x55d0c5fedec0 .part L_0x55d0c5ff0ed0, 0, 4;
L_0x55d0c5ff0710 .part L_0x55d0c5ff0cf0, 4, 4;
L_0x55d0c5ff0800 .part L_0x55d0c5ff0de0, 4, 4;
L_0x55d0c5ff08f0 .part L_0x55d0c5ff0ed0, 4, 4;
L_0x55d0c5ff0a20 .concat8 [ 4 4 0 0], L_0x55d0c5fedb70, L_0x55d0c5ff0500;
L_0x55d0c5ff0b60 .concat8 [ 4 4 0 0], L_0x55d0c5fedc10, L_0x55d0c5ff05a0;
S_0x55d0c4711350 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c471cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5492a50_0 .net "a", 3 0, L_0x55d0c5fedd80;  1 drivers
v0x55d0c54923c0_0 .net "b", 3 0, L_0x55d0c5fede20;  1 drivers
v0x55d0c549a710_0 .net "ca", 3 0, L_0x55d0c5fedc10;  1 drivers
v0x55d0c549a010_0 .net "cin", 3 0, L_0x55d0c5fedec0;  1 drivers
v0x55d0c5492170_0 .net "sum", 3 0, L_0x55d0c5fedb70;  1 drivers
L_0x55d0c5febb30 .part L_0x55d0c5fedd80, 0, 1;
L_0x55d0c5febc60 .part L_0x55d0c5fede20, 0, 1;
L_0x55d0c5febd90 .part L_0x55d0c5fedec0, 0, 1;
L_0x55d0c5fec3a0 .part L_0x55d0c5fedd80, 1, 1;
L_0x55d0c5fec4d0 .part L_0x55d0c5fede20, 1, 1;
L_0x55d0c5fec600 .part L_0x55d0c5fedec0, 1, 1;
L_0x55d0c5fecd40 .part L_0x55d0c5fedd80, 2, 1;
L_0x55d0c5fece70 .part L_0x55d0c5fede20, 2, 1;
L_0x55d0c5fecff0 .part L_0x55d0c5fedec0, 2, 1;
L_0x55d0c5fed5c0 .part L_0x55d0c5fedd80, 3, 1;
L_0x55d0c5fed780 .part L_0x55d0c5fede20, 3, 1;
L_0x55d0c5fed940 .part L_0x55d0c5fedec0, 3, 1;
L_0x55d0c5fedb70 .concat8 [ 1 1 1 1], L_0x55d0c5feb610, L_0x55d0c5febf30, L_0x55d0c5fec7e0, L_0x55d0c5fed190;
L_0x55d0c5fedc10 .concat8 [ 1 1 1 1], L_0x55d0c5feba20, L_0x55d0c5fec290, L_0x55d0c5fecc30, L_0x55d0c5fed4b0;
S_0x55d0c4704650 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4711350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5feabd0 .functor XOR 1, L_0x55d0c5febb30, L_0x55d0c5febc60, C4<0>, C4<0>;
L_0x55d0c5feb610 .functor XOR 1, L_0x55d0c5feabd0, L_0x55d0c5febd90, C4<0>, C4<0>;
L_0x55d0c5feb6d0 .functor AND 1, L_0x55d0c5febb30, L_0x55d0c5febc60, C4<1>, C4<1>;
L_0x55d0c5feb7e0 .functor AND 1, L_0x55d0c5febb30, L_0x55d0c5febd90, C4<1>, C4<1>;
L_0x55d0c5feb8a0 .functor AND 1, L_0x55d0c5febc60, L_0x55d0c5febd90, C4<1>, C4<1>;
L_0x55d0c5feb910 .functor OR 1, L_0x55d0c5feb6d0, L_0x55d0c5feb7e0, C4<0>, C4<0>;
L_0x55d0c5feba20 .functor OR 1, L_0x55d0c5feb8a0, L_0x55d0c5feb910, C4<0>, C4<0>;
v0x55d0c54b6180_0 .net "a", 0 0, L_0x55d0c5febb30;  1 drivers
v0x55d0c54b6240_0 .net "b", 0 0, L_0x55d0c5febc60;  1 drivers
v0x55d0c54bb690_0 .net "ca", 0 0, L_0x55d0c5feba20;  1 drivers
v0x55d0c54b9970_0 .net "cin", 0 0, L_0x55d0c5febd90;  1 drivers
v0x55d0c54b9a10_0 .net "sum", 0 0, L_0x55d0c5feb610;  1 drivers
v0x55d0c54b7d90_0 .net "w1", 0 0, L_0x55d0c5feabd0;  1 drivers
v0x55d0c54b7e30_0 .net "w2", 0 0, L_0x55d0c5feb6d0;  1 drivers
v0x55d0c54ae500_0 .net "w3", 0 0, L_0x55d0c5feb7e0;  1 drivers
v0x55d0c54ae5c0_0 .net "w4", 0 0, L_0x55d0c5feb8a0;  1 drivers
v0x55d0c54b1cf0_0 .net "w5", 0 0, L_0x55d0c5feb910;  1 drivers
S_0x55d0c46f8e90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4711350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5febec0 .functor XOR 1, L_0x55d0c5fec3a0, L_0x55d0c5fec4d0, C4<0>, C4<0>;
L_0x55d0c5febf30 .functor XOR 1, L_0x55d0c5febec0, L_0x55d0c5fec600, C4<0>, C4<0>;
L_0x55d0c5febfa0 .functor AND 1, L_0x55d0c5fec3a0, L_0x55d0c5fec4d0, C4<1>, C4<1>;
L_0x55d0c5fec010 .functor AND 1, L_0x55d0c5fec3a0, L_0x55d0c5fec600, C4<1>, C4<1>;
L_0x55d0c5fec0d0 .functor AND 1, L_0x55d0c5fec4d0, L_0x55d0c5fec600, C4<1>, C4<1>;
L_0x55d0c5fec140 .functor OR 1, L_0x55d0c5febfa0, L_0x55d0c5fec010, C4<0>, C4<0>;
L_0x55d0c5fec290 .functor OR 1, L_0x55d0c5fec0d0, L_0x55d0c5fec140, C4<0>, C4<0>;
v0x55d0c54b0110_0 .net "a", 0 0, L_0x55d0c5fec3a0;  1 drivers
v0x55d0c54b01d0_0 .net "b", 0 0, L_0x55d0c5fec4d0;  1 drivers
v0x55d0c54a4010_0 .net "ca", 0 0, L_0x55d0c5fec290;  1 drivers
v0x55d0c54a3980_0 .net "cin", 0 0, L_0x55d0c5fec600;  1 drivers
v0x55d0c54a3a20_0 .net "sum", 0 0, L_0x55d0c5febf30;  1 drivers
v0x55d0c54abcd0_0 .net "w1", 0 0, L_0x55d0c5febec0;  1 drivers
v0x55d0c54abd70_0 .net "w2", 0 0, L_0x55d0c5febfa0;  1 drivers
v0x55d0c54ab5d0_0 .net "w3", 0 0, L_0x55d0c5fec010;  1 drivers
v0x55d0c54ab690_0 .net "w4", 0 0, L_0x55d0c5fec0d0;  1 drivers
v0x55d0c54a3730_0 .net "w5", 0 0, L_0x55d0c5fec140;  1 drivers
S_0x55d0c46ecc30 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4711350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fec770 .functor XOR 1, L_0x55d0c5fecd40, L_0x55d0c5fece70, C4<0>, C4<0>;
L_0x55d0c5fec7e0 .functor XOR 1, L_0x55d0c5fec770, L_0x55d0c5fecff0, C4<0>, C4<0>;
L_0x55d0c5fec8a0 .functor AND 1, L_0x55d0c5fecd40, L_0x55d0c5fece70, C4<1>, C4<1>;
L_0x55d0c5fec9b0 .functor AND 1, L_0x55d0c5fecd40, L_0x55d0c5fecff0, C4<1>, C4<1>;
L_0x55d0c5feca70 .functor AND 1, L_0x55d0c5fece70, L_0x55d0c5fecff0, C4<1>, C4<1>;
L_0x55d0c5fecae0 .functor OR 1, L_0x55d0c5fec8a0, L_0x55d0c5fec9b0, C4<0>, C4<0>;
L_0x55d0c5fecc30 .functor OR 1, L_0x55d0c5feca70, L_0x55d0c5fecae0, C4<0>, C4<0>;
v0x55d0c54a5a20_0 .net "a", 0 0, L_0x55d0c5fecd40;  1 drivers
v0x55d0c54a5ac0_0 .net "b", 0 0, L_0x55d0c5fece70;  1 drivers
v0x55d0c54aaf30_0 .net "ca", 0 0, L_0x55d0c5fecc30;  1 drivers
v0x55d0c54a9210_0 .net "cin", 0 0, L_0x55d0c5fecff0;  1 drivers
v0x55d0c54a92d0_0 .net "sum", 0 0, L_0x55d0c5fec7e0;  1 drivers
v0x55d0c54a7630_0 .net "w1", 0 0, L_0x55d0c5fec770;  1 drivers
v0x55d0c54a76f0_0 .net "w2", 0 0, L_0x55d0c5fec8a0;  1 drivers
v0x55d0c549dda0_0 .net "w3", 0 0, L_0x55d0c5fec9b0;  1 drivers
v0x55d0c549de40_0 .net "w4", 0 0, L_0x55d0c5feca70;  1 drivers
v0x55d0c54a1590_0 .net "w5", 0 0, L_0x55d0c5fecae0;  1 drivers
S_0x55d0c46e1470 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4711350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fed120 .functor XOR 1, L_0x55d0c5fed5c0, L_0x55d0c5fed780, C4<0>, C4<0>;
L_0x55d0c5fed190 .functor XOR 1, L_0x55d0c5fed120, L_0x55d0c5fed940, C4<0>, C4<0>;
L_0x55d0c5fed200 .functor AND 1, L_0x55d0c5fed5c0, L_0x55d0c5fed780, C4<1>, C4<1>;
L_0x55d0c5fed270 .functor AND 1, L_0x55d0c5fed5c0, L_0x55d0c5fed940, C4<1>, C4<1>;
L_0x55d0c5fed330 .functor AND 1, L_0x55d0c5fed780, L_0x55d0c5fed940, C4<1>, C4<1>;
L_0x55d0c5fed3a0 .functor OR 1, L_0x55d0c5fed200, L_0x55d0c5fed270, C4<0>, C4<0>;
L_0x55d0c5fed4b0 .functor OR 1, L_0x55d0c5fed330, L_0x55d0c5fed3a0, C4<0>, C4<0>;
v0x55d0c549f9b0_0 .net "a", 0 0, L_0x55d0c5fed5c0;  1 drivers
v0x55d0c548ac40_0 .net "b", 0 0, L_0x55d0c5fed780;  1 drivers
v0x55d0c548ad00_0 .net "ca", 0 0, L_0x55d0c5fed4b0;  1 drivers
v0x55d0c548a5b0_0 .net "cin", 0 0, L_0x55d0c5fed940;  1 drivers
v0x55d0c548a670_0 .net "sum", 0 0, L_0x55d0c5fed190;  1 drivers
v0x55d0c549b3e0_0 .net "w1", 0 0, L_0x55d0c5fed120;  1 drivers
v0x55d0c549b4a0_0 .net "w2", 0 0, L_0x55d0c5fed200;  1 drivers
v0x55d0c549ace0_0 .net "w3", 0 0, L_0x55d0c5fed270;  1 drivers
v0x55d0c549ad80_0 .net "w4", 0 0, L_0x55d0c5fed330;  1 drivers
v0x55d0c548a3f0_0 .net "w5", 0 0, L_0x55d0c5fed3a0;  1 drivers
S_0x55d0c46d3cd0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c471cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4bbd2e0_0 .net "a", 3 0, L_0x55d0c5ff0710;  1 drivers
v0x55d0c4b78d20_0 .net "b", 3 0, L_0x55d0c5ff0800;  1 drivers
v0x55d0c4b78920_0 .net "ca", 3 0, L_0x55d0c5ff05a0;  1 drivers
v0x55d0c4b78670_0 .net "cin", 3 0, L_0x55d0c5ff08f0;  1 drivers
v0x55d0c4b9ab00_0 .net "sum", 3 0, L_0x55d0c5ff0500;  1 drivers
L_0x55d0c5fee4c0 .part L_0x55d0c5ff0710, 0, 1;
L_0x55d0c5fee5f0 .part L_0x55d0c5ff0800, 0, 1;
L_0x55d0c5fee720 .part L_0x55d0c5ff08f0, 0, 1;
L_0x55d0c5feed30 .part L_0x55d0c5ff0710, 1, 1;
L_0x55d0c5feee60 .part L_0x55d0c5ff0800, 1, 1;
L_0x55d0c5feef90 .part L_0x55d0c5ff08f0, 1, 1;
L_0x55d0c5fef6d0 .part L_0x55d0c5ff0710, 2, 1;
L_0x55d0c5fef800 .part L_0x55d0c5ff0800, 2, 1;
L_0x55d0c5fef980 .part L_0x55d0c5ff08f0, 2, 1;
L_0x55d0c5feff50 .part L_0x55d0c5ff0710, 3, 1;
L_0x55d0c5ff0110 .part L_0x55d0c5ff0800, 3, 1;
L_0x55d0c5ff02d0 .part L_0x55d0c5ff08f0, 3, 1;
L_0x55d0c5ff0500 .concat8 [ 1 1 1 1], L_0x55d0c5fedf60, L_0x55d0c5fee8c0, L_0x55d0c5fef170, L_0x55d0c5fefb20;
L_0x55d0c5ff05a0 .concat8 [ 1 1 1 1], L_0x55d0c5fee3b0, L_0x55d0c5feec20, L_0x55d0c5fef5c0, L_0x55d0c5fefe40;
S_0x55d0c46c8510 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c46d3cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fedb00 .functor XOR 1, L_0x55d0c5fee4c0, L_0x55d0c5fee5f0, C4<0>, C4<0>;
L_0x55d0c5fedf60 .functor XOR 1, L_0x55d0c5fedb00, L_0x55d0c5fee720, C4<0>, C4<0>;
L_0x55d0c5fee020 .functor AND 1, L_0x55d0c5fee4c0, L_0x55d0c5fee5f0, C4<1>, C4<1>;
L_0x55d0c5fee130 .functor AND 1, L_0x55d0c5fee4c0, L_0x55d0c5fee720, C4<1>, C4<1>;
L_0x55d0c5fee1f0 .functor AND 1, L_0x55d0c5fee5f0, L_0x55d0c5fee720, C4<1>, C4<1>;
L_0x55d0c5fee260 .functor OR 1, L_0x55d0c5fee020, L_0x55d0c5fee130, C4<0>, C4<0>;
L_0x55d0c5fee3b0 .functor OR 1, L_0x55d0c5fee1f0, L_0x55d0c5fee260, C4<0>, C4<0>;
v0x55d0c5494460_0 .net "a", 0 0, L_0x55d0c5fee4c0;  1 drivers
v0x55d0c5494500_0 .net "b", 0 0, L_0x55d0c5fee5f0;  1 drivers
v0x55d0c5499970_0 .net "ca", 0 0, L_0x55d0c5fee3b0;  1 drivers
v0x55d0c5497c50_0 .net "cin", 0 0, L_0x55d0c5fee720;  1 drivers
v0x55d0c5497d10_0 .net "sum", 0 0, L_0x55d0c5fedf60;  1 drivers
v0x55d0c5496070_0 .net "w1", 0 0, L_0x55d0c5fedb00;  1 drivers
v0x55d0c5496130_0 .net "w2", 0 0, L_0x55d0c5fee020;  1 drivers
v0x55d0c548c7e0_0 .net "w3", 0 0, L_0x55d0c5fee130;  1 drivers
v0x55d0c548c880_0 .net "w4", 0 0, L_0x55d0c5fee1f0;  1 drivers
v0x55d0c548ffd0_0 .net "w5", 0 0, L_0x55d0c5fee260;  1 drivers
S_0x55d0c46bc2b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c46d3cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fee850 .functor XOR 1, L_0x55d0c5feed30, L_0x55d0c5feee60, C4<0>, C4<0>;
L_0x55d0c5fee8c0 .functor XOR 1, L_0x55d0c5fee850, L_0x55d0c5feef90, C4<0>, C4<0>;
L_0x55d0c5fee930 .functor AND 1, L_0x55d0c5feed30, L_0x55d0c5feee60, C4<1>, C4<1>;
L_0x55d0c5fee9a0 .functor AND 1, L_0x55d0c5feed30, L_0x55d0c5feef90, C4<1>, C4<1>;
L_0x55d0c5feea60 .functor AND 1, L_0x55d0c5feee60, L_0x55d0c5feef90, C4<1>, C4<1>;
L_0x55d0c5feead0 .functor OR 1, L_0x55d0c5fee930, L_0x55d0c5fee9a0, C4<0>, C4<0>;
L_0x55d0c5feec20 .functor OR 1, L_0x55d0c5feea60, L_0x55d0c5feead0, C4<0>, C4<0>;
v0x55d0c548e3f0_0 .net "a", 0 0, L_0x55d0c5feed30;  1 drivers
v0x55d0c548e490_0 .net "b", 0 0, L_0x55d0c5feee60;  1 drivers
v0x55d0c54822f0_0 .net "ca", 0 0, L_0x55d0c5feec20;  1 drivers
v0x55d0c5481c60_0 .net "cin", 0 0, L_0x55d0c5feef90;  1 drivers
v0x55d0c5481d20_0 .net "sum", 0 0, L_0x55d0c5fee8c0;  1 drivers
v0x55d0c5489fb0_0 .net "w1", 0 0, L_0x55d0c5fee850;  1 drivers
v0x55d0c548a070_0 .net "w2", 0 0, L_0x55d0c5fee930;  1 drivers
v0x55d0c54898b0_0 .net "w3", 0 0, L_0x55d0c5fee9a0;  1 drivers
v0x55d0c5489950_0 .net "w4", 0 0, L_0x55d0c5feea60;  1 drivers
v0x55d0c5481a10_0 .net "w5", 0 0, L_0x55d0c5feead0;  1 drivers
S_0x55d0c46b0af0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c46d3cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fef100 .functor XOR 1, L_0x55d0c5fef6d0, L_0x55d0c5fef800, C4<0>, C4<0>;
L_0x55d0c5fef170 .functor XOR 1, L_0x55d0c5fef100, L_0x55d0c5fef980, C4<0>, C4<0>;
L_0x55d0c5fef230 .functor AND 1, L_0x55d0c5fef6d0, L_0x55d0c5fef800, C4<1>, C4<1>;
L_0x55d0c5fef340 .functor AND 1, L_0x55d0c5fef6d0, L_0x55d0c5fef980, C4<1>, C4<1>;
L_0x55d0c5fef400 .functor AND 1, L_0x55d0c5fef800, L_0x55d0c5fef980, C4<1>, C4<1>;
L_0x55d0c5fef470 .functor OR 1, L_0x55d0c5fef230, L_0x55d0c5fef340, C4<0>, C4<0>;
L_0x55d0c5fef5c0 .functor OR 1, L_0x55d0c5fef400, L_0x55d0c5fef470, C4<0>, C4<0>;
v0x55d0c5483d00_0 .net "a", 0 0, L_0x55d0c5fef6d0;  1 drivers
v0x55d0c5483dc0_0 .net "b", 0 0, L_0x55d0c5fef800;  1 drivers
v0x55d0c5489210_0 .net "ca", 0 0, L_0x55d0c5fef5c0;  1 drivers
v0x55d0c54874f0_0 .net "cin", 0 0, L_0x55d0c5fef980;  1 drivers
v0x55d0c5487590_0 .net "sum", 0 0, L_0x55d0c5fef170;  1 drivers
v0x55d0c5485910_0 .net "w1", 0 0, L_0x55d0c5fef100;  1 drivers
v0x55d0c54859b0_0 .net "w2", 0 0, L_0x55d0c5fef230;  1 drivers
v0x55d0c547c080_0 .net "w3", 0 0, L_0x55d0c5fef340;  1 drivers
v0x55d0c547c140_0 .net "w4", 0 0, L_0x55d0c5fef400;  1 drivers
v0x55d0c547f870_0 .net "w5", 0 0, L_0x55d0c5fef470;  1 drivers
S_0x55d0c46a3df0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c46d3cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fefab0 .functor XOR 1, L_0x55d0c5feff50, L_0x55d0c5ff0110, C4<0>, C4<0>;
L_0x55d0c5fefb20 .functor XOR 1, L_0x55d0c5fefab0, L_0x55d0c5ff02d0, C4<0>, C4<0>;
L_0x55d0c5fefb90 .functor AND 1, L_0x55d0c5feff50, L_0x55d0c5ff0110, C4<1>, C4<1>;
L_0x55d0c5fefc00 .functor AND 1, L_0x55d0c5feff50, L_0x55d0c5ff02d0, C4<1>, C4<1>;
L_0x55d0c5fefcc0 .functor AND 1, L_0x55d0c5ff0110, L_0x55d0c5ff02d0, C4<1>, C4<1>;
L_0x55d0c5fefd30 .functor OR 1, L_0x55d0c5fefb90, L_0x55d0c5fefc00, C4<0>, C4<0>;
L_0x55d0c5fefe40 .functor OR 1, L_0x55d0c5fefcc0, L_0x55d0c5fefd30, C4<0>, C4<0>;
v0x55d0c547dc90_0 .net "a", 0 0, L_0x55d0c5feff50;  1 drivers
v0x55d0c547dd50_0 .net "b", 0 0, L_0x55d0c5ff0110;  1 drivers
v0x55d0c4aa9110_0 .net "ca", 0 0, L_0x55d0c5fefe40;  1 drivers
v0x55d0c4b33a80_0 .net "cin", 0 0, L_0x55d0c5ff02d0;  1 drivers
v0x55d0c4b33b20_0 .net "sum", 0 0, L_0x55d0c5fefb20;  1 drivers
v0x55d0c4b33890_0 .net "w1", 0 0, L_0x55d0c5fefab0;  1 drivers
v0x55d0c4b33930_0 .net "w2", 0 0, L_0x55d0c5fefb90;  1 drivers
v0x55d0c4b783d0_0 .net "w3", 0 0, L_0x55d0c5fefc00;  1 drivers
v0x55d0c4b78490_0 .net "w4", 0 0, L_0x55d0c5fefcc0;  1 drivers
v0x55d0c4bbd5f0_0 .net "w5", 0 0, L_0x55d0c5fefd30;  1 drivers
S_0x55d0c4698630 .scope module, "a_11" "SixtyfourBA" 3 57, 5 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395be70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c494d790_0 .net/2u *"_s2", 0 0, L_0x7f868395be70;  1 drivers
L_0x7f868395beb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c49929b0_0 .net/2u *"_s6", 0 0, L_0x7f868395beb8;  1 drivers
v0x55d0c49926a0_0 .net "a", 64 0, L_0x55d0c6020c50;  1 drivers
v0x55d0c4992760_0 .net "b", 64 0, L_0x55d0c6020cf0;  1 drivers
v0x55d0c494e0e0_0 .net "ca", 64 0, L_0x55d0c6020a70;  1 drivers
v0x55d0c494dce0_0 .net "cin", 64 0, L_0x55d0c6020f20;  1 drivers
v0x55d0c494da30_0 .net "sum", 64 0, L_0x55d0c60208e0;  1 drivers
L_0x55d0c6009460 .part L_0x55d0c6020c50, 0, 32;
L_0x55d0c6009500 .part L_0x55d0c6020cf0, 0, 32;
L_0x55d0c60095a0 .part L_0x55d0c6020f20, 0, 32;
L_0x55d0c6020610 .part L_0x55d0c6020c50, 32, 32;
L_0x55d0c6020700 .part L_0x55d0c6020cf0, 32, 32;
L_0x55d0c60207f0 .part L_0x55d0c6020f20, 32, 32;
L_0x55d0c60208e0 .concat8 [ 32 32 1 0], L_0x55d0c6009190, L_0x55d0c6020340, L_0x7f868395beb8;
L_0x55d0c6020a70 .concat8 [ 1 32 32 0], L_0x7f868395be70, L_0x55d0c60092d0, L_0x55d0c6020480;
S_0x55d0c468c3d0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4698630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4aa60e0_0 .net "a", 31 0, L_0x55d0c6009460;  1 drivers
v0x55d0c4a95760_0 .net "b", 31 0, L_0x55d0c6009500;  1 drivers
v0x55d0c4a9de50_0 .net "ca", 31 0, L_0x55d0c60092d0;  1 drivers
v0x55d0c4a9df10_0 .net "cin", 31 0, L_0x55d0c60095a0;  1 drivers
v0x55d0c4a9d7c0_0 .net "sum", 31 0, L_0x55d0c6009190;  1 drivers
L_0x55d0c5ffd9e0 .part L_0x55d0c6009460, 0, 16;
L_0x55d0c5ffda80 .part L_0x55d0c6009500, 0, 16;
L_0x55d0c5ffdb20 .part L_0x55d0c60095a0, 0, 16;
L_0x55d0c6008ec0 .part L_0x55d0c6009460, 16, 16;
L_0x55d0c6008fb0 .part L_0x55d0c6009500, 16, 16;
L_0x55d0c60090a0 .part L_0x55d0c60095a0, 16, 16;
L_0x55d0c6009190 .concat8 [ 16 16 0 0], L_0x55d0c5ffd710, L_0x55d0c6008bf0;
L_0x55d0c60092d0 .concat8 [ 16 16 0 0], L_0x55d0c5ffd850, L_0x55d0c6008d30;
S_0x55d0c4680c10 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c468c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4b2fde0_0 .net "a", 15 0, L_0x55d0c5ffd9e0;  1 drivers
v0x55d0c4b27f40_0 .net "b", 15 0, L_0x55d0c5ffda80;  1 drivers
v0x55d0c4b2a230_0 .net "ca", 15 0, L_0x55d0c5ffd850;  1 drivers
v0x55d0c4b2a2f0_0 .net "cin", 15 0, L_0x55d0c5ffdb20;  1 drivers
v0x55d0c4b2f740_0 .net "sum", 15 0, L_0x55d0c5ffd710;  1 drivers
L_0x55d0c5ff7d30 .part L_0x55d0c5ffd9e0, 0, 8;
L_0x55d0c5ff7dd0 .part L_0x55d0c5ffda80, 0, 8;
L_0x55d0c5ff7e70 .part L_0x55d0c5ffdb20, 0, 8;
L_0x55d0c5ffd440 .part L_0x55d0c5ffd9e0, 8, 8;
L_0x55d0c5ffd530 .part L_0x55d0c5ffda80, 8, 8;
L_0x55d0c5ffd620 .part L_0x55d0c5ffdb20, 8, 8;
L_0x55d0c5ffd710 .concat8 [ 8 8 0 0], L_0x55d0c5ff7a60, L_0x55d0c5ffd170;
L_0x55d0c5ffd850 .concat8 [ 8 8 0 0], L_0x55d0c5ff7ba0, L_0x55d0c5ffd2b0;
S_0x55d0c4673490 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4680c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4b71f40_0 .net "a", 7 0, L_0x55d0c5ff7d30;  1 drivers
v0x55d0c4b686b0_0 .net "b", 7 0, L_0x55d0c5ff7dd0;  1 drivers
v0x55d0c4b6bea0_0 .net "ca", 7 0, L_0x55d0c5ff7ba0;  1 drivers
v0x55d0c4b6bf60_0 .net "cin", 7 0, L_0x55d0c5ff7e70;  1 drivers
v0x55d0c4b6a2c0_0 .net "sum", 7 0, L_0x55d0c5ff7a60;  1 drivers
L_0x55d0c5ff4dc0 .part L_0x55d0c5ff7d30, 0, 4;
L_0x55d0c5ff4e60 .part L_0x55d0c5ff7dd0, 0, 4;
L_0x55d0c5ff4f00 .part L_0x55d0c5ff7e70, 0, 4;
L_0x55d0c5ff7750 .part L_0x55d0c5ff7d30, 4, 4;
L_0x55d0c5ff7840 .part L_0x55d0c5ff7dd0, 4, 4;
L_0x55d0c5ff7930 .part L_0x55d0c5ff7e70, 4, 4;
L_0x55d0c5ff7a60 .concat8 [ 4 4 0 0], L_0x55d0c5ff4bb0, L_0x55d0c5ff7540;
L_0x55d0c5ff7ba0 .concat8 [ 4 4 0 0], L_0x55d0c5ff4c50, L_0x55d0c5ff75e0;
S_0x55d0c4667cd0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4673490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b8cde0_0 .net "a", 3 0, L_0x55d0c5ff4dc0;  1 drivers
v0x55d0c4b80ce0_0 .net "b", 3 0, L_0x55d0c5ff4e60;  1 drivers
v0x55d0c4b80650_0 .net "ca", 3 0, L_0x55d0c5ff4c50;  1 drivers
v0x55d0c4b80710_0 .net "cin", 3 0, L_0x55d0c5ff4f00;  1 drivers
v0x55d0c4b889a0_0 .net "sum", 3 0, L_0x55d0c5ff4bb0;  1 drivers
L_0x55d0c5ff2b50 .part L_0x55d0c5ff4dc0, 0, 1;
L_0x55d0c5ff2c80 .part L_0x55d0c5ff4e60, 0, 1;
L_0x55d0c5ff2db0 .part L_0x55d0c5ff4f00, 0, 1;
L_0x55d0c5ff3380 .part L_0x55d0c5ff4dc0, 1, 1;
L_0x55d0c5ff34b0 .part L_0x55d0c5ff4e60, 1, 1;
L_0x55d0c5ff35e0 .part L_0x55d0c5ff4f00, 1, 1;
L_0x55d0c5ff3d20 .part L_0x55d0c5ff4dc0, 2, 1;
L_0x55d0c5ff3e50 .part L_0x55d0c5ff4e60, 2, 1;
L_0x55d0c5ff3fd0 .part L_0x55d0c5ff4f00, 2, 1;
L_0x55d0c5ff45a0 .part L_0x55d0c5ff4dc0, 3, 1;
L_0x55d0c5ff47c0 .part L_0x55d0c5ff4e60, 3, 1;
L_0x55d0c5ff4980 .part L_0x55d0c5ff4f00, 3, 1;
L_0x55d0c5ff4bb0 .concat8 [ 1 1 1 1], L_0x55d0c5ff2630, L_0x55d0c5ff2f50, L_0x55d0c5ff37c0, L_0x55d0c5ff4170;
L_0x55d0c5ff4c50 .concat8 [ 1 1 1 1], L_0x55d0c5ff2a40, L_0x55d0c5ff3270, L_0x55d0c5ff3c10, L_0x55d0c5ff4490;
S_0x55d0c465ba70 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4667cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff0490 .functor XOR 1, L_0x55d0c5ff2b50, L_0x55d0c5ff2c80, C4<0>, C4<0>;
L_0x55d0c5ff2630 .functor XOR 1, L_0x55d0c5ff0490, L_0x55d0c5ff2db0, C4<0>, C4<0>;
L_0x55d0c5ff26f0 .functor AND 1, L_0x55d0c5ff2b50, L_0x55d0c5ff2c80, C4<1>, C4<1>;
L_0x55d0c5ff2800 .functor AND 1, L_0x55d0c5ff2b50, L_0x55d0c5ff2db0, C4<1>, C4<1>;
L_0x55d0c5ff28c0 .functor AND 1, L_0x55d0c5ff2c80, L_0x55d0c5ff2db0, C4<1>, C4<1>;
L_0x55d0c5ff2930 .functor OR 1, L_0x55d0c5ff26f0, L_0x55d0c5ff2800, C4<0>, C4<0>;
L_0x55d0c5ff2a40 .functor OR 1, L_0x55d0c5ff28c0, L_0x55d0c5ff2930, C4<0>, C4<0>;
v0x55d0c4ba2120_0 .net "a", 0 0, L_0x55d0c5ff2b50;  1 drivers
v0x55d0c4ba4410_0 .net "b", 0 0, L_0x55d0c5ff2c80;  1 drivers
v0x55d0c4ba44d0_0 .net "ca", 0 0, L_0x55d0c5ff2a40;  1 drivers
v0x55d0c4ba9920_0 .net "cin", 0 0, L_0x55d0c5ff2db0;  1 drivers
v0x55d0c4ba99e0_0 .net "sum", 0 0, L_0x55d0c5ff2630;  1 drivers
v0x55d0c4ba7c00_0 .net "w1", 0 0, L_0x55d0c5ff0490;  1 drivers
v0x55d0c4ba7cc0_0 .net "w2", 0 0, L_0x55d0c5ff26f0;  1 drivers
v0x55d0c4ba6020_0 .net "w3", 0 0, L_0x55d0c5ff2800;  1 drivers
v0x55d0c4ba60c0_0 .net "w4", 0 0, L_0x55d0c5ff28c0;  1 drivers
v0x55d0c4b9c820_0 .net "w5", 0 0, L_0x55d0c5ff2930;  1 drivers
S_0x55d0c46502b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4667cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff2ee0 .functor XOR 1, L_0x55d0c5ff3380, L_0x55d0c5ff34b0, C4<0>, C4<0>;
L_0x55d0c5ff2f50 .functor XOR 1, L_0x55d0c5ff2ee0, L_0x55d0c5ff35e0, C4<0>, C4<0>;
L_0x55d0c5ff2fc0 .functor AND 1, L_0x55d0c5ff3380, L_0x55d0c5ff34b0, C4<1>, C4<1>;
L_0x55d0c5ff3030 .functor AND 1, L_0x55d0c5ff3380, L_0x55d0c5ff35e0, C4<1>, C4<1>;
L_0x55d0c5ff30f0 .functor AND 1, L_0x55d0c5ff34b0, L_0x55d0c5ff35e0, C4<1>, C4<1>;
L_0x55d0c5ff3160 .functor OR 1, L_0x55d0c5ff2fc0, L_0x55d0c5ff3030, C4<0>, C4<0>;
L_0x55d0c5ff3270 .functor OR 1, L_0x55d0c5ff30f0, L_0x55d0c5ff3160, C4<0>, C4<0>;
v0x55d0c4b9ff80_0 .net "a", 0 0, L_0x55d0c5ff3380;  1 drivers
v0x55d0c4ba0040_0 .net "b", 0 0, L_0x55d0c5ff34b0;  1 drivers
v0x55d0c4b9e3a0_0 .net "ca", 0 0, L_0x55d0c5ff3270;  1 drivers
v0x55d0c4b89630_0 .net "cin", 0 0, L_0x55d0c5ff35e0;  1 drivers
v0x55d0c4b896d0_0 .net "sum", 0 0, L_0x55d0c5ff2f50;  1 drivers
v0x55d0c4b88fa0_0 .net "w1", 0 0, L_0x55d0c5ff2ee0;  1 drivers
v0x55d0c4b89040_0 .net "w2", 0 0, L_0x55d0c5ff2fc0;  1 drivers
v0x55d0c4b99dd0_0 .net "w3", 0 0, L_0x55d0c5ff3030;  1 drivers
v0x55d0c4b99e90_0 .net "w4", 0 0, L_0x55d0c5ff30f0;  1 drivers
v0x55d0c4b996d0_0 .net "w5", 0 0, L_0x55d0c5ff3160;  1 drivers
S_0x55d0c46435b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4667cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff3750 .functor XOR 1, L_0x55d0c5ff3d20, L_0x55d0c5ff3e50, C4<0>, C4<0>;
L_0x55d0c5ff37c0 .functor XOR 1, L_0x55d0c5ff3750, L_0x55d0c5ff3fd0, C4<0>, C4<0>;
L_0x55d0c5ff3880 .functor AND 1, L_0x55d0c5ff3d20, L_0x55d0c5ff3e50, C4<1>, C4<1>;
L_0x55d0c5ff3990 .functor AND 1, L_0x55d0c5ff3d20, L_0x55d0c5ff3fd0, C4<1>, C4<1>;
L_0x55d0c5ff3a50 .functor AND 1, L_0x55d0c5ff3e50, L_0x55d0c5ff3fd0, C4<1>, C4<1>;
L_0x55d0c5ff3ac0 .functor OR 1, L_0x55d0c5ff3880, L_0x55d0c5ff3990, C4<0>, C4<0>;
L_0x55d0c5ff3c10 .functor OR 1, L_0x55d0c5ff3a50, L_0x55d0c5ff3ac0, C4<0>, C4<0>;
v0x55d0c4b88d50_0 .net "a", 0 0, L_0x55d0c5ff3d20;  1 drivers
v0x55d0c4b91440_0 .net "b", 0 0, L_0x55d0c5ff3e50;  1 drivers
v0x55d0c4b91500_0 .net "ca", 0 0, L_0x55d0c5ff3c10;  1 drivers
v0x55d0c4b90db0_0 .net "cin", 0 0, L_0x55d0c5ff3fd0;  1 drivers
v0x55d0c4b90e50_0 .net "sum", 0 0, L_0x55d0c5ff37c0;  1 drivers
v0x55d0c4b99100_0 .net "w1", 0 0, L_0x55d0c5ff3750;  1 drivers
v0x55d0c4b991a0_0 .net "w2", 0 0, L_0x55d0c5ff3880;  1 drivers
v0x55d0c4b98a00_0 .net "w3", 0 0, L_0x55d0c5ff3990;  1 drivers
v0x55d0c4b98ac0_0 .net "w4", 0 0, L_0x55d0c5ff3a50;  1 drivers
v0x55d0c4b90c10_0 .net "w5", 0 0, L_0x55d0c5ff3ac0;  1 drivers
S_0x55d0c4637df0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4667cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff4100 .functor XOR 1, L_0x55d0c5ff45a0, L_0x55d0c5ff47c0, C4<0>, C4<0>;
L_0x55d0c5ff4170 .functor XOR 1, L_0x55d0c5ff4100, L_0x55d0c5ff4980, C4<0>, C4<0>;
L_0x55d0c5ff41e0 .functor AND 1, L_0x55d0c5ff45a0, L_0x55d0c5ff47c0, C4<1>, C4<1>;
L_0x55d0c5ff4250 .functor AND 1, L_0x55d0c5ff45a0, L_0x55d0c5ff4980, C4<1>, C4<1>;
L_0x55d0c5ff4310 .functor AND 1, L_0x55d0c5ff47c0, L_0x55d0c5ff4980, C4<1>, C4<1>;
L_0x55d0c5ff4380 .functor OR 1, L_0x55d0c5ff41e0, L_0x55d0c5ff4250, C4<0>, C4<0>;
L_0x55d0c5ff4490 .functor OR 1, L_0x55d0c5ff4310, L_0x55d0c5ff4380, C4<0>, C4<0>;
v0x55d0c4b92e50_0 .net "a", 0 0, L_0x55d0c5ff45a0;  1 drivers
v0x55d0c4b98360_0 .net "b", 0 0, L_0x55d0c5ff47c0;  1 drivers
v0x55d0c4b98420_0 .net "ca", 0 0, L_0x55d0c5ff4490;  1 drivers
v0x55d0c4b96640_0 .net "cin", 0 0, L_0x55d0c5ff4980;  1 drivers
v0x55d0c4b96700_0 .net "sum", 0 0, L_0x55d0c5ff4170;  1 drivers
v0x55d0c4b94a60_0 .net "w1", 0 0, L_0x55d0c5ff4100;  1 drivers
v0x55d0c4b94b20_0 .net "w2", 0 0, L_0x55d0c5ff41e0;  1 drivers
v0x55d0c4b8b1d0_0 .net "w3", 0 0, L_0x55d0c5ff4250;  1 drivers
v0x55d0c4b8b270_0 .net "w4", 0 0, L_0x55d0c5ff4310;  1 drivers
v0x55d0c4b8ea50_0 .net "w5", 0 0, L_0x55d0c5ff4380;  1 drivers
S_0x55d0c462bb90 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4673490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b6e040_0 .net "a", 3 0, L_0x55d0c5ff7750;  1 drivers
v0x55d0c4b70330_0 .net "b", 3 0, L_0x55d0c5ff7840;  1 drivers
v0x55d0c4b75840_0 .net "ca", 3 0, L_0x55d0c5ff75e0;  1 drivers
v0x55d0c4b75900_0 .net "cin", 3 0, L_0x55d0c5ff7930;  1 drivers
v0x55d0c4b73b20_0 .net "sum", 3 0, L_0x55d0c5ff7540;  1 drivers
L_0x55d0c5ff5500 .part L_0x55d0c5ff7750, 0, 1;
L_0x55d0c5ff5630 .part L_0x55d0c5ff7840, 0, 1;
L_0x55d0c5ff5760 .part L_0x55d0c5ff7930, 0, 1;
L_0x55d0c5ff5d70 .part L_0x55d0c5ff7750, 1, 1;
L_0x55d0c5ff5ea0 .part L_0x55d0c5ff7840, 1, 1;
L_0x55d0c5ff5fd0 .part L_0x55d0c5ff7930, 1, 1;
L_0x55d0c5ff6710 .part L_0x55d0c5ff7750, 2, 1;
L_0x55d0c5ff6840 .part L_0x55d0c5ff7840, 2, 1;
L_0x55d0c5ff69c0 .part L_0x55d0c5ff7930, 2, 1;
L_0x55d0c5ff6f90 .part L_0x55d0c5ff7750, 3, 1;
L_0x55d0c5ff7150 .part L_0x55d0c5ff7840, 3, 1;
L_0x55d0c5ff7310 .part L_0x55d0c5ff7930, 3, 1;
L_0x55d0c5ff7540 .concat8 [ 1 1 1 1], L_0x55d0c5ff4fa0, L_0x55d0c5ff5900, L_0x55d0c5ff61b0, L_0x55d0c5ff6b60;
L_0x55d0c5ff75e0 .concat8 [ 1 1 1 1], L_0x55d0c5ff53f0, L_0x55d0c5ff5c60, L_0x55d0c5ff6600, L_0x55d0c5ff6e80;
S_0x55d0c46203d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c462bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff4b40 .functor XOR 1, L_0x55d0c5ff5500, L_0x55d0c5ff5630, C4<0>, C4<0>;
L_0x55d0c5ff4fa0 .functor XOR 1, L_0x55d0c5ff4b40, L_0x55d0c5ff5760, C4<0>, C4<0>;
L_0x55d0c5ff5060 .functor AND 1, L_0x55d0c5ff5500, L_0x55d0c5ff5630, C4<1>, C4<1>;
L_0x55d0c5ff5170 .functor AND 1, L_0x55d0c5ff5500, L_0x55d0c5ff5760, C4<1>, C4<1>;
L_0x55d0c5ff5230 .functor AND 1, L_0x55d0c5ff5630, L_0x55d0c5ff5760, C4<1>, C4<1>;
L_0x55d0c5ff52a0 .functor OR 1, L_0x55d0c5ff5060, L_0x55d0c5ff5170, C4<0>, C4<0>;
L_0x55d0c5ff53f0 .functor OR 1, L_0x55d0c5ff5230, L_0x55d0c5ff52a0, C4<0>, C4<0>;
v0x55d0c4b882a0_0 .net "a", 0 0, L_0x55d0c5ff5500;  1 drivers
v0x55d0c4b88340_0 .net "b", 0 0, L_0x55d0c5ff5630;  1 drivers
v0x55d0c4b80400_0 .net "ca", 0 0, L_0x55d0c5ff53f0;  1 drivers
v0x55d0c4b826f0_0 .net "cin", 0 0, L_0x55d0c5ff5760;  1 drivers
v0x55d0c4b827b0_0 .net "sum", 0 0, L_0x55d0c5ff4fa0;  1 drivers
v0x55d0c4b87c00_0 .net "w1", 0 0, L_0x55d0c5ff4b40;  1 drivers
v0x55d0c4b87cc0_0 .net "w2", 0 0, L_0x55d0c5ff5060;  1 drivers
v0x55d0c4b85ee0_0 .net "w3", 0 0, L_0x55d0c5ff5170;  1 drivers
v0x55d0c4b85f80_0 .net "w4", 0 0, L_0x55d0c5ff5230;  1 drivers
v0x55d0c4b84300_0 .net "w5", 0 0, L_0x55d0c5ff52a0;  1 drivers
S_0x55d0c4612c30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c462bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff5890 .functor XOR 1, L_0x55d0c5ff5d70, L_0x55d0c5ff5ea0, C4<0>, C4<0>;
L_0x55d0c5ff5900 .functor XOR 1, L_0x55d0c5ff5890, L_0x55d0c5ff5fd0, C4<0>, C4<0>;
L_0x55d0c5ff5970 .functor AND 1, L_0x55d0c5ff5d70, L_0x55d0c5ff5ea0, C4<1>, C4<1>;
L_0x55d0c5ff59e0 .functor AND 1, L_0x55d0c5ff5d70, L_0x55d0c5ff5fd0, C4<1>, C4<1>;
L_0x55d0c5ff5aa0 .functor AND 1, L_0x55d0c5ff5ea0, L_0x55d0c5ff5fd0, C4<1>, C4<1>;
L_0x55d0c5ff5b10 .functor OR 1, L_0x55d0c5ff5970, L_0x55d0c5ff59e0, C4<0>, C4<0>;
L_0x55d0c5ff5c60 .functor OR 1, L_0x55d0c5ff5aa0, L_0x55d0c5ff5b10, C4<0>, C4<0>;
v0x55d0c4b7aa70_0 .net "a", 0 0, L_0x55d0c5ff5d70;  1 drivers
v0x55d0c4b7ab30_0 .net "b", 0 0, L_0x55d0c5ff5ea0;  1 drivers
v0x55d0c4b7e260_0 .net "ca", 0 0, L_0x55d0c5ff5c60;  1 drivers
v0x55d0c4b7e300_0 .net "cin", 0 0, L_0x55d0c5ff5fd0;  1 drivers
v0x55d0c4b7c680_0 .net "sum", 0 0, L_0x55d0c5ff5900;  1 drivers
v0x55d0c4b562c0_0 .net "w1", 0 0, L_0x55d0c5ff5890;  1 drivers
v0x55d0c4b56380_0 .net "w2", 0 0, L_0x55d0c5ff5970;  1 drivers
v0x55d0c4b55e90_0 .net "w3", 0 0, L_0x55d0c5ff59e0;  1 drivers
v0x55d0c4b55f50_0 .net "w4", 0 0, L_0x55d0c5ff5aa0;  1 drivers
v0x55d0c4b55c90_0 .net "w5", 0 0, L_0x55d0c5ff5b10;  1 drivers
S_0x55d0c4607470 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c462bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff6140 .functor XOR 1, L_0x55d0c5ff6710, L_0x55d0c5ff6840, C4<0>, C4<0>;
L_0x55d0c5ff61b0 .functor XOR 1, L_0x55d0c5ff6140, L_0x55d0c5ff69c0, C4<0>, C4<0>;
L_0x55d0c5ff6270 .functor AND 1, L_0x55d0c5ff6710, L_0x55d0c5ff6840, C4<1>, C4<1>;
L_0x55d0c5ff6380 .functor AND 1, L_0x55d0c5ff6710, L_0x55d0c5ff69c0, C4<1>, C4<1>;
L_0x55d0c5ff6440 .functor AND 1, L_0x55d0c5ff6840, L_0x55d0c5ff69c0, C4<1>, C4<1>;
L_0x55d0c5ff64b0 .functor OR 1, L_0x55d0c5ff6270, L_0x55d0c5ff6380, C4<0>, C4<0>;
L_0x55d0c5ff6600 .functor OR 1, L_0x55d0c5ff6440, L_0x55d0c5ff64b0, C4<0>, C4<0>;
v0x55d0c4b78020_0 .net "a", 0 0, L_0x55d0c5ff6710;  1 drivers
v0x55d0c4b780e0_0 .net "b", 0 0, L_0x55d0c5ff6840;  1 drivers
v0x55d0c4b778d0_0 .net "ca", 0 0, L_0x55d0c5ff6600;  1 drivers
v0x55d0c4b55940_0 .net "cin", 0 0, L_0x55d0c5ff69c0;  1 drivers
v0x55d0c4b55a00_0 .net "sum", 0 0, L_0x55d0c5ff61b0;  1 drivers
v0x55d0c4b66b10_0 .net "w1", 0 0, L_0x55d0c5ff6140;  1 drivers
v0x55d0c4b66bd0_0 .net "w2", 0 0, L_0x55d0c5ff6270;  1 drivers
v0x55d0c4b66480_0 .net "w3", 0 0, L_0x55d0c5ff6380;  1 drivers
v0x55d0c4b66540_0 .net "w4", 0 0, L_0x55d0c5ff6440;  1 drivers
v0x55d0c4b772b0_0 .net "w5", 0 0, L_0x55d0c5ff64b0;  1 drivers
S_0x55d0c45fb210 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c462bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff6af0 .functor XOR 1, L_0x55d0c5ff6f90, L_0x55d0c5ff7150, C4<0>, C4<0>;
L_0x55d0c5ff6b60 .functor XOR 1, L_0x55d0c5ff6af0, L_0x55d0c5ff7310, C4<0>, C4<0>;
L_0x55d0c5ff6bd0 .functor AND 1, L_0x55d0c5ff6f90, L_0x55d0c5ff7150, C4<1>, C4<1>;
L_0x55d0c5ff6c40 .functor AND 1, L_0x55d0c5ff6f90, L_0x55d0c5ff7310, C4<1>, C4<1>;
L_0x55d0c5ff6d00 .functor AND 1, L_0x55d0c5ff7150, L_0x55d0c5ff7310, C4<1>, C4<1>;
L_0x55d0c5ff6d70 .functor OR 1, L_0x55d0c5ff6bd0, L_0x55d0c5ff6c40, C4<0>, C4<0>;
L_0x55d0c5ff6e80 .functor OR 1, L_0x55d0c5ff6d00, L_0x55d0c5ff6d70, C4<0>, C4<0>;
v0x55d0c4b76bb0_0 .net "a", 0 0, L_0x55d0c5ff6f90;  1 drivers
v0x55d0c4b66230_0 .net "b", 0 0, L_0x55d0c5ff7150;  1 drivers
v0x55d0c4b662f0_0 .net "ca", 0 0, L_0x55d0c5ff6e80;  1 drivers
v0x55d0c4b6e920_0 .net "cin", 0 0, L_0x55d0c5ff7310;  1 drivers
v0x55d0c4b6e9e0_0 .net "sum", 0 0, L_0x55d0c5ff6b60;  1 drivers
v0x55d0c4b6e290_0 .net "w1", 0 0, L_0x55d0c5ff6af0;  1 drivers
v0x55d0c4b6e350_0 .net "w2", 0 0, L_0x55d0c5ff6bd0;  1 drivers
v0x55d0c4b765e0_0 .net "w3", 0 0, L_0x55d0c5ff6c40;  1 drivers
v0x55d0c4b76680_0 .net "w4", 0 0, L_0x55d0c5ff6d00;  1 drivers
v0x55d0c4b75f70_0 .net "w5", 0 0, L_0x55d0c5ff6d70;  1 drivers
S_0x55d0c45efa50 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4680c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4b30ab0_0 .net "a", 7 0, L_0x55d0c5ffd440;  1 drivers
v0x55d0c4b20130_0 .net "b", 7 0, L_0x55d0c5ffd530;  1 drivers
v0x55d0c4b28820_0 .net "ca", 7 0, L_0x55d0c5ffd2b0;  1 drivers
v0x55d0c4b28190_0 .net "cin", 7 0, L_0x55d0c5ffd620;  1 drivers
v0x55d0c4b304e0_0 .net "sum", 7 0, L_0x55d0c5ffd170;  1 drivers
L_0x55d0c5ffa610 .part L_0x55d0c5ffd440, 0, 4;
L_0x55d0c5ffa6b0 .part L_0x55d0c5ffd530, 0, 4;
L_0x55d0c5ffa750 .part L_0x55d0c5ffd620, 0, 4;
L_0x55d0c5ffcea0 .part L_0x55d0c5ffd440, 4, 4;
L_0x55d0c5ffcf90 .part L_0x55d0c5ffd530, 4, 4;
L_0x55d0c5ffd080 .part L_0x55d0c5ffd620, 4, 4;
L_0x55d0c5ffd170 .concat8 [ 4 4 0 0], L_0x55d0c5ffa400, L_0x55d0c5ffcc90;
L_0x55d0c5ffd2b0 .concat8 [ 4 4 0 0], L_0x55d0c5ffa4a0, L_0x55d0c5ffcd30;
S_0x55d0c45e2d50 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c45efa50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b51e00_0 .net "a", 3 0, L_0x55d0c5ffa610;  1 drivers
v0x55d0c4b50220_0 .net "b", 3 0, L_0x55d0c5ffa6b0;  1 drivers
v0x55d0c4b46990_0 .net "ca", 3 0, L_0x55d0c5ffa4a0;  1 drivers
v0x55d0c4b46a50_0 .net "cin", 3 0, L_0x55d0c5ffa750;  1 drivers
v0x55d0c4b4a180_0 .net "sum", 3 0, L_0x55d0c5ffa400;  1 drivers
L_0x55d0c5ff8430 .part L_0x55d0c5ffa610, 0, 1;
L_0x55d0c5ff8560 .part L_0x55d0c5ffa6b0, 0, 1;
L_0x55d0c5ff8690 .part L_0x55d0c5ffa750, 0, 1;
L_0x55d0c5ff8ca0 .part L_0x55d0c5ffa610, 1, 1;
L_0x55d0c5ff8dd0 .part L_0x55d0c5ffa6b0, 1, 1;
L_0x55d0c5ff8f00 .part L_0x55d0c5ffa750, 1, 1;
L_0x55d0c5ff9570 .part L_0x55d0c5ffa610, 2, 1;
L_0x55d0c5ff96a0 .part L_0x55d0c5ffa6b0, 2, 1;
L_0x55d0c5ff9820 .part L_0x55d0c5ffa750, 2, 1;
L_0x55d0c5ff9df0 .part L_0x55d0c5ffa610, 3, 1;
L_0x55d0c5ffa010 .part L_0x55d0c5ffa6b0, 3, 1;
L_0x55d0c5ffa1d0 .part L_0x55d0c5ffa750, 3, 1;
L_0x55d0c5ffa400 .concat8 [ 1 1 1 1], L_0x55d0c5ff7f10, L_0x55d0c5ff8830, L_0x55d0c5ff90a0, L_0x55d0c5ff99c0;
L_0x55d0c5ffa4a0 .concat8 [ 1 1 1 1], L_0x55d0c5ff8320, L_0x55d0c5ff8b90, L_0x55d0c5ff9460, L_0x55d0c5ff9ce0;
S_0x55d0c45d7590 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c45e2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff74d0 .functor XOR 1, L_0x55d0c5ff8430, L_0x55d0c5ff8560, C4<0>, C4<0>;
L_0x55d0c5ff7f10 .functor XOR 1, L_0x55d0c5ff74d0, L_0x55d0c5ff8690, C4<0>, C4<0>;
L_0x55d0c5ff7fd0 .functor AND 1, L_0x55d0c5ff8430, L_0x55d0c5ff8560, C4<1>, C4<1>;
L_0x55d0c5ff80e0 .functor AND 1, L_0x55d0c5ff8430, L_0x55d0c5ff8690, C4<1>, C4<1>;
L_0x55d0c5ff81a0 .functor AND 1, L_0x55d0c5ff8560, L_0x55d0c5ff8690, C4<1>, C4<1>;
L_0x55d0c5ff8210 .functor OR 1, L_0x55d0c5ff7fd0, L_0x55d0c5ff80e0, C4<0>, C4<0>;
L_0x55d0c5ff8320 .functor OR 1, L_0x55d0c5ff81a0, L_0x55d0c5ff8210, C4<0>, C4<0>;
v0x55d0c4b5e1c0_0 .net "a", 0 0, L_0x55d0c5ff8430;  1 drivers
v0x55d0c4b5e280_0 .net "b", 0 0, L_0x55d0c5ff8560;  1 drivers
v0x55d0c4b5db30_0 .net "ca", 0 0, L_0x55d0c5ff8320;  1 drivers
v0x55d0c4b65e80_0 .net "cin", 0 0, L_0x55d0c5ff8690;  1 drivers
v0x55d0c4b65f20_0 .net "sum", 0 0, L_0x55d0c5ff7f10;  1 drivers
v0x55d0c4b65780_0 .net "w1", 0 0, L_0x55d0c5ff74d0;  1 drivers
v0x55d0c4b65820_0 .net "w2", 0 0, L_0x55d0c5ff7fd0;  1 drivers
v0x55d0c4b5d8e0_0 .net "w3", 0 0, L_0x55d0c5ff80e0;  1 drivers
v0x55d0c4b5d9a0_0 .net "w4", 0 0, L_0x55d0c5ff81a0;  1 drivers
v0x55d0c4b5fbd0_0 .net "w5", 0 0, L_0x55d0c5ff8210;  1 drivers
S_0x55d0c45cb330 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c45e2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff87c0 .functor XOR 1, L_0x55d0c5ff8ca0, L_0x55d0c5ff8dd0, C4<0>, C4<0>;
L_0x55d0c5ff8830 .functor XOR 1, L_0x55d0c5ff87c0, L_0x55d0c5ff8f00, C4<0>, C4<0>;
L_0x55d0c5ff88a0 .functor AND 1, L_0x55d0c5ff8ca0, L_0x55d0c5ff8dd0, C4<1>, C4<1>;
L_0x55d0c5ff8910 .functor AND 1, L_0x55d0c5ff8ca0, L_0x55d0c5ff8f00, C4<1>, C4<1>;
L_0x55d0c5ff89d0 .functor AND 1, L_0x55d0c5ff8dd0, L_0x55d0c5ff8f00, C4<1>, C4<1>;
L_0x55d0c5ff8a40 .functor OR 1, L_0x55d0c5ff88a0, L_0x55d0c5ff8910, C4<0>, C4<0>;
L_0x55d0c5ff8b90 .functor OR 1, L_0x55d0c5ff89d0, L_0x55d0c5ff8a40, C4<0>, C4<0>;
v0x55d0c4b650e0_0 .net "a", 0 0, L_0x55d0c5ff8ca0;  1 drivers
v0x55d0c4b651a0_0 .net "b", 0 0, L_0x55d0c5ff8dd0;  1 drivers
v0x55d0c4b633c0_0 .net "ca", 0 0, L_0x55d0c5ff8b90;  1 drivers
v0x55d0c4b617e0_0 .net "cin", 0 0, L_0x55d0c5ff8f00;  1 drivers
v0x55d0c4b618a0_0 .net "sum", 0 0, L_0x55d0c5ff8830;  1 drivers
v0x55d0c4b57f50_0 .net "w1", 0 0, L_0x55d0c5ff87c0;  1 drivers
v0x55d0c4b58010_0 .net "w2", 0 0, L_0x55d0c5ff88a0;  1 drivers
v0x55d0c4b5b740_0 .net "w3", 0 0, L_0x55d0c5ff8910;  1 drivers
v0x55d0c4b5b800_0 .net "w4", 0 0, L_0x55d0c5ff89d0;  1 drivers
v0x55d0c4b59c10_0 .net "w5", 0 0, L_0x55d0c5ff8a40;  1 drivers
S_0x55d0c45bfb70 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c45e2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff9030 .functor XOR 1, L_0x55d0c5ff9570, L_0x55d0c5ff96a0, C4<0>, C4<0>;
L_0x55d0c5ff90a0 .functor XOR 1, L_0x55d0c5ff9030, L_0x55d0c5ff9820, C4<0>, C4<0>;
L_0x55d0c5ff9110 .functor AND 1, L_0x55d0c5ff9570, L_0x55d0c5ff96a0, C4<1>, C4<1>;
L_0x55d0c5ff9220 .functor AND 1, L_0x55d0c5ff9570, L_0x55d0c5ff9820, C4<1>, C4<1>;
L_0x55d0c5ff92e0 .functor AND 1, L_0x55d0c5ff96a0, L_0x55d0c5ff9820, C4<1>, C4<1>;
L_0x55d0c5ff9350 .functor OR 1, L_0x55d0c5ff9110, L_0x55d0c5ff9220, C4<0>, C4<0>;
L_0x55d0c5ff9460 .functor OR 1, L_0x55d0c5ff92e0, L_0x55d0c5ff9350, C4<0>, C4<0>;
v0x55d0c4b44df0_0 .net "a", 0 0, L_0x55d0c5ff9570;  1 drivers
v0x55d0c4b44eb0_0 .net "b", 0 0, L_0x55d0c5ff96a0;  1 drivers
v0x55d0c4b44760_0 .net "ca", 0 0, L_0x55d0c5ff9460;  1 drivers
v0x55d0c4b44800_0 .net "cin", 0 0, L_0x55d0c5ff9820;  1 drivers
v0x55d0c4b55590_0 .net "sum", 0 0, L_0x55d0c5ff90a0;  1 drivers
v0x55d0c4b54e90_0 .net "w1", 0 0, L_0x55d0c5ff9030;  1 drivers
v0x55d0c4b54f50_0 .net "w2", 0 0, L_0x55d0c5ff9110;  1 drivers
v0x55d0c4b44510_0 .net "w3", 0 0, L_0x55d0c5ff9220;  1 drivers
v0x55d0c4b445d0_0 .net "w4", 0 0, L_0x55d0c5ff92e0;  1 drivers
v0x55d0c4b4ccb0_0 .net "w5", 0 0, L_0x55d0c5ff9350;  1 drivers
S_0x55d0c45b23d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c45e2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ff9950 .functor XOR 1, L_0x55d0c5ff9df0, L_0x55d0c5ffa010, C4<0>, C4<0>;
L_0x55d0c5ff99c0 .functor XOR 1, L_0x55d0c5ff9950, L_0x55d0c5ffa1d0, C4<0>, C4<0>;
L_0x55d0c5ff9a30 .functor AND 1, L_0x55d0c5ff9df0, L_0x55d0c5ffa010, C4<1>, C4<1>;
L_0x55d0c5ff9aa0 .functor AND 1, L_0x55d0c5ff9df0, L_0x55d0c5ffa1d0, C4<1>, C4<1>;
L_0x55d0c5ff9b60 .functor AND 1, L_0x55d0c5ffa010, L_0x55d0c5ffa1d0, C4<1>, C4<1>;
L_0x55d0c5ff9bd0 .functor OR 1, L_0x55d0c5ff9a30, L_0x55d0c5ff9aa0, C4<0>, C4<0>;
L_0x55d0c5ff9ce0 .functor OR 1, L_0x55d0c5ff9b60, L_0x55d0c5ff9bd0, C4<0>, C4<0>;
v0x55d0c4b4c570_0 .net "a", 0 0, L_0x55d0c5ff9df0;  1 drivers
v0x55d0c4b548c0_0 .net "b", 0 0, L_0x55d0c5ffa010;  1 drivers
v0x55d0c4b54980_0 .net "ca", 0 0, L_0x55d0c5ff9ce0;  1 drivers
v0x55d0c4b541c0_0 .net "cin", 0 0, L_0x55d0c5ffa1d0;  1 drivers
v0x55d0c4b54280_0 .net "sum", 0 0, L_0x55d0c5ff99c0;  1 drivers
v0x55d0c4b4c320_0 .net "w1", 0 0, L_0x55d0c5ff9950;  1 drivers
v0x55d0c4b4c3e0_0 .net "w2", 0 0, L_0x55d0c5ff9a30;  1 drivers
v0x55d0c4b4e610_0 .net "w3", 0 0, L_0x55d0c5ff9aa0;  1 drivers
v0x55d0c4b4e6d0_0 .net "w4", 0 0, L_0x55d0c5ff9b60;  1 drivers
v0x55d0c4b53bd0_0 .net "w5", 0 0, L_0x55d0c5ff9bd0;  1 drivers
S_0x55d0c45a6c10 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c45efa50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b0f840_0 .net "a", 3 0, L_0x55d0c5ffcea0;  1 drivers
v0x55d0c4b20a10_0 .net "b", 3 0, L_0x55d0c5ffcf90;  1 drivers
v0x55d0c4b20380_0 .net "ca", 3 0, L_0x55d0c5ffcd30;  1 drivers
v0x55d0c4b20440_0 .net "cin", 3 0, L_0x55d0c5ffd080;  1 drivers
v0x55d0c4b311b0_0 .net "sum", 3 0, L_0x55d0c5ffcc90;  1 drivers
L_0x55d0c5ffad10 .part L_0x55d0c5ffcea0, 0, 1;
L_0x55d0c5ffae40 .part L_0x55d0c5ffcf90, 0, 1;
L_0x55d0c5ffaf70 .part L_0x55d0c5ffd080, 0, 1;
L_0x55d0c5ffb540 .part L_0x55d0c5ffcea0, 1, 1;
L_0x55d0c5ffb670 .part L_0x55d0c5ffcf90, 1, 1;
L_0x55d0c5ffb7a0 .part L_0x55d0c5ffd080, 1, 1;
L_0x55d0c5ffbe60 .part L_0x55d0c5ffcea0, 2, 1;
L_0x55d0c5ffbf90 .part L_0x55d0c5ffcf90, 2, 1;
L_0x55d0c5ffc110 .part L_0x55d0c5ffd080, 2, 1;
L_0x55d0c5ffc6e0 .part L_0x55d0c5ffcea0, 3, 1;
L_0x55d0c5ffc8a0 .part L_0x55d0c5ffcf90, 3, 1;
L_0x55d0c5ffca60 .part L_0x55d0c5ffd080, 3, 1;
L_0x55d0c5ffcc90 .concat8 [ 1 1 1 1], L_0x55d0c5ffa7f0, L_0x55d0c5ffb110, L_0x55d0c5ffb940, L_0x55d0c5ffc2b0;
L_0x55d0c5ffcd30 .concat8 [ 1 1 1 1], L_0x55d0c5ffac00, L_0x55d0c5ffb430, L_0x55d0c5ffbd50, L_0x55d0c5ffc5d0;
S_0x55d0c459a9b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c45a6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ffa390 .functor XOR 1, L_0x55d0c5ffad10, L_0x55d0c5ffae40, C4<0>, C4<0>;
L_0x55d0c5ffa7f0 .functor XOR 1, L_0x55d0c5ffa390, L_0x55d0c5ffaf70, C4<0>, C4<0>;
L_0x55d0c5ffa8b0 .functor AND 1, L_0x55d0c5ffad10, L_0x55d0c5ffae40, C4<1>, C4<1>;
L_0x55d0c5ffa9c0 .functor AND 1, L_0x55d0c5ffad10, L_0x55d0c5ffaf70, C4<1>, C4<1>;
L_0x55d0c5ffaa80 .functor AND 1, L_0x55d0c5ffae40, L_0x55d0c5ffaf70, C4<1>, C4<1>;
L_0x55d0c5ffaaf0 .functor OR 1, L_0x55d0c5ffa8b0, L_0x55d0c5ffa9c0, C4<0>, C4<0>;
L_0x55d0c5ffac00 .functor OR 1, L_0x55d0c5ffaa80, L_0x55d0c5ffaaf0, C4<0>, C4<0>;
v0x55d0c4b485a0_0 .net "a", 0 0, L_0x55d0c5ffad10;  1 drivers
v0x55d0c4b48660_0 .net "b", 0 0, L_0x55d0c5ffae40;  1 drivers
v0x55d0c4b3c4a0_0 .net "ca", 0 0, L_0x55d0c5ffac00;  1 drivers
v0x55d0c4b3be10_0 .net "cin", 0 0, L_0x55d0c5ffaf70;  1 drivers
v0x55d0c4b3beb0_0 .net "sum", 0 0, L_0x55d0c5ffa7f0;  1 drivers
v0x55d0c4b44160_0 .net "w1", 0 0, L_0x55d0c5ffa390;  1 drivers
v0x55d0c4b44200_0 .net "w2", 0 0, L_0x55d0c5ffa8b0;  1 drivers
v0x55d0c4b43a60_0 .net "w3", 0 0, L_0x55d0c5ffa9c0;  1 drivers
v0x55d0c4b43b20_0 .net "w4", 0 0, L_0x55d0c5ffaa80;  1 drivers
v0x55d0c4b3bbc0_0 .net "w5", 0 0, L_0x55d0c5ffaaf0;  1 drivers
S_0x55d0c458f1f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c45a6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ffb0a0 .functor XOR 1, L_0x55d0c5ffb540, L_0x55d0c5ffb670, C4<0>, C4<0>;
L_0x55d0c5ffb110 .functor XOR 1, L_0x55d0c5ffb0a0, L_0x55d0c5ffb7a0, C4<0>, C4<0>;
L_0x55d0c5ffb180 .functor AND 1, L_0x55d0c5ffb540, L_0x55d0c5ffb670, C4<1>, C4<1>;
L_0x55d0c5ffb1f0 .functor AND 1, L_0x55d0c5ffb540, L_0x55d0c5ffb7a0, C4<1>, C4<1>;
L_0x55d0c5ffb2b0 .functor AND 1, L_0x55d0c5ffb670, L_0x55d0c5ffb7a0, C4<1>, C4<1>;
L_0x55d0c5ffb320 .functor OR 1, L_0x55d0c5ffb180, L_0x55d0c5ffb1f0, C4<0>, C4<0>;
L_0x55d0c5ffb430 .functor OR 1, L_0x55d0c5ffb2b0, L_0x55d0c5ffb320, C4<0>, C4<0>;
v0x55d0c4b3deb0_0 .net "a", 0 0, L_0x55d0c5ffb540;  1 drivers
v0x55d0c4b3df70_0 .net "b", 0 0, L_0x55d0c5ffb670;  1 drivers
v0x55d0c4b433c0_0 .net "ca", 0 0, L_0x55d0c5ffb430;  1 drivers
v0x55d0c4b416a0_0 .net "cin", 0 0, L_0x55d0c5ffb7a0;  1 drivers
v0x55d0c4b41760_0 .net "sum", 0 0, L_0x55d0c5ffb110;  1 drivers
v0x55d0c4b3fac0_0 .net "w1", 0 0, L_0x55d0c5ffb0a0;  1 drivers
v0x55d0c4b3fb80_0 .net "w2", 0 0, L_0x55d0c5ffb180;  1 drivers
v0x55d0c4b36230_0 .net "w3", 0 0, L_0x55d0c5ffb1f0;  1 drivers
v0x55d0c4b362f0_0 .net "w4", 0 0, L_0x55d0c5ffb2b0;  1 drivers
v0x55d0c4b39ad0_0 .net "w5", 0 0, L_0x55d0c5ffb320;  1 drivers
S_0x55d0c45824f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c45a6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ffb8d0 .functor XOR 1, L_0x55d0c5ffbe60, L_0x55d0c5ffbf90, C4<0>, C4<0>;
L_0x55d0c5ffb940 .functor XOR 1, L_0x55d0c5ffb8d0, L_0x55d0c5ffc110, C4<0>, C4<0>;
L_0x55d0c5ffba00 .functor AND 1, L_0x55d0c5ffbe60, L_0x55d0c5ffbf90, C4<1>, C4<1>;
L_0x55d0c5ffbb10 .functor AND 1, L_0x55d0c5ffbe60, L_0x55d0c5ffc110, C4<1>, C4<1>;
L_0x55d0c5ffbbd0 .functor AND 1, L_0x55d0c5ffbf90, L_0x55d0c5ffc110, C4<1>, C4<1>;
L_0x55d0c5ffbc40 .functor OR 1, L_0x55d0c5ffba00, L_0x55d0c5ffbb10, C4<0>, C4<0>;
L_0x55d0c5ffbd50 .functor OR 1, L_0x55d0c5ffbbd0, L_0x55d0c5ffbc40, C4<0>, C4<0>;
v0x55d0c4b37e40_0 .net "a", 0 0, L_0x55d0c5ffbe60;  1 drivers
v0x55d0c4b37f00_0 .net "b", 0 0, L_0x55d0c5ffbf90;  1 drivers
v0x55d0c4aeda90_0 .net "ca", 0 0, L_0x55d0c5ffbd50;  1 drivers
v0x55d0c4aedb30_0 .net "cin", 0 0, L_0x55d0c5ffc110;  1 drivers
v0x55d0c4b32cb0_0 .net "sum", 0 0, L_0x55d0c5ffb940;  1 drivers
v0x55d0c4b329a0_0 .net "w1", 0 0, L_0x55d0c5ffb8d0;  1 drivers
v0x55d0c4b32a60_0 .net "w2", 0 0, L_0x55d0c5ffba00;  1 drivers
v0x55d0c4aee3e0_0 .net "w3", 0 0, L_0x55d0c5ffbb10;  1 drivers
v0x55d0c4aee4a0_0 .net "w4", 0 0, L_0x55d0c5ffbbd0;  1 drivers
v0x55d0c4aee090_0 .net "w5", 0 0, L_0x55d0c5ffbc40;  1 drivers
S_0x55d0c4576d30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c45a6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ffc240 .functor XOR 1, L_0x55d0c5ffc6e0, L_0x55d0c5ffc8a0, C4<0>, C4<0>;
L_0x55d0c5ffc2b0 .functor XOR 1, L_0x55d0c5ffc240, L_0x55d0c5ffca60, C4<0>, C4<0>;
L_0x55d0c5ffc320 .functor AND 1, L_0x55d0c5ffc6e0, L_0x55d0c5ffc8a0, C4<1>, C4<1>;
L_0x55d0c5ffc390 .functor AND 1, L_0x55d0c5ffc6e0, L_0x55d0c5ffca60, C4<1>, C4<1>;
L_0x55d0c5ffc450 .functor AND 1, L_0x55d0c5ffc8a0, L_0x55d0c5ffca60, C4<1>, C4<1>;
L_0x55d0c5ffc4c0 .functor OR 1, L_0x55d0c5ffc320, L_0x55d0c5ffc390, C4<0>, C4<0>;
L_0x55d0c5ffc5d0 .functor OR 1, L_0x55d0c5ffc450, L_0x55d0c5ffc4c0, C4<0>, C4<0>;
v0x55d0c4aedd30_0 .net "a", 0 0, L_0x55d0c5ffc6e0;  1 drivers
v0x55d0c4b101c0_0 .net "b", 0 0, L_0x55d0c5ffc8a0;  1 drivers
v0x55d0c4b10280_0 .net "ca", 0 0, L_0x55d0c5ffc5d0;  1 drivers
v0x55d0c4b0fd90_0 .net "cin", 0 0, L_0x55d0c5ffca60;  1 drivers
v0x55d0c4b0fe50_0 .net "sum", 0 0, L_0x55d0c5ffc2b0;  1 drivers
v0x55d0c4b0fae0_0 .net "w1", 0 0, L_0x55d0c5ffc240;  1 drivers
v0x55d0c4b0fba0_0 .net "w2", 0 0, L_0x55d0c5ffc320;  1 drivers
v0x55d0c4b31f20_0 .net "w3", 0 0, L_0x55d0c5ffc390;  1 drivers
v0x55d0c4b31fe0_0 .net "w4", 0 0, L_0x55d0c5ffc450;  1 drivers
v0x55d0c4b31880_0 .net "w5", 0 0, L_0x55d0c5ffc4c0;  1 drivers
S_0x55d0c456aad0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c468c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4a84e70_0 .net "a", 15 0, L_0x55d0c6008ec0;  1 drivers
v0x55d0c4a96040_0 .net "b", 15 0, L_0x55d0c6008fb0;  1 drivers
v0x55d0c4a959b0_0 .net "ca", 15 0, L_0x55d0c6008d30;  1 drivers
v0x55d0c4a95a70_0 .net "cin", 15 0, L_0x55d0c60090a0;  1 drivers
v0x55d0c4aa67e0_0 .net "sum", 15 0, L_0x55d0c6008bf0;  1 drivers
L_0x55d0c60030a0 .part L_0x55d0c6008ec0, 0, 8;
L_0x55d0c6003140 .part L_0x55d0c6008fb0, 0, 8;
L_0x55d0c60031e0 .part L_0x55d0c60090a0, 0, 8;
L_0x55d0c6008920 .part L_0x55d0c6008ec0, 8, 8;
L_0x55d0c6008a10 .part L_0x55d0c6008fb0, 8, 8;
L_0x55d0c6008b00 .part L_0x55d0c60090a0, 8, 8;
L_0x55d0c6008bf0 .concat8 [ 8 8 0 0], L_0x55d0c6002dd0, L_0x55d0c6008650;
L_0x55d0c6008d30 .concat8 [ 8 8 0 0], L_0x55d0c6002f10, L_0x55d0c6008790;
S_0x55d0c455f310 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c456aad0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4adb8f0_0 .net "a", 7 0, L_0x55d0c60030a0;  1 drivers
v0x55d0c4ae3fe0_0 .net "b", 7 0, L_0x55d0c6003140;  1 drivers
v0x55d0c4ae3950_0 .net "ca", 7 0, L_0x55d0c6002f10;  1 drivers
v0x55d0c4ae3a10_0 .net "cin", 7 0, L_0x55d0c60031e0;  1 drivers
v0x55d0c4aebca0_0 .net "sum", 7 0, L_0x55d0c6002dd0;  1 drivers
L_0x55d0c6000270 .part L_0x55d0c60030a0, 0, 4;
L_0x55d0c6000310 .part L_0x55d0c6003140, 0, 4;
L_0x55d0c60003b0 .part L_0x55d0c60031e0, 0, 4;
L_0x55d0c6002b00 .part L_0x55d0c60030a0, 4, 4;
L_0x55d0c6002bf0 .part L_0x55d0c6003140, 4, 4;
L_0x55d0c6002ce0 .part L_0x55d0c60031e0, 4, 4;
L_0x55d0c6002dd0 .concat8 [ 4 4 0 0], L_0x55d0c6000060, L_0x55d0c60028f0;
L_0x55d0c6002f10 .concat8 [ 4 4 0 0], L_0x55d0c6000100, L_0x55d0c6002990;
S_0x55d0c3f46ab0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c455f310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b0e7c0_0 .net "a", 3 0, L_0x55d0c6000270;  1 drivers
v0x55d0c4b0e0c0_0 .net "b", 3 0, L_0x55d0c6000310;  1 drivers
v0x55d0c4b06220_0 .net "ca", 3 0, L_0x55d0c6000100;  1 drivers
v0x55d0c4b062e0_0 .net "cin", 3 0, L_0x55d0c60003b0;  1 drivers
v0x55d0c4b08510_0 .net "sum", 3 0, L_0x55d0c6000060;  1 drivers
L_0x55d0c5ffe0e0 .part L_0x55d0c6000270, 0, 1;
L_0x55d0c5ffe210 .part L_0x55d0c6000310, 0, 1;
L_0x55d0c5ffe340 .part L_0x55d0c60003b0, 0, 1;
L_0x55d0c5ffe910 .part L_0x55d0c6000270, 1, 1;
L_0x55d0c5ffea40 .part L_0x55d0c6000310, 1, 1;
L_0x55d0c5ffeb70 .part L_0x55d0c60003b0, 1, 1;
L_0x55d0c5fff230 .part L_0x55d0c6000270, 2, 1;
L_0x55d0c5fff360 .part L_0x55d0c6000310, 2, 1;
L_0x55d0c5fff4e0 .part L_0x55d0c60003b0, 2, 1;
L_0x55d0c5fffab0 .part L_0x55d0c6000270, 3, 1;
L_0x55d0c5fffc70 .part L_0x55d0c6000310, 3, 1;
L_0x55d0c5fffe30 .part L_0x55d0c60003b0, 3, 1;
L_0x55d0c6000060 .concat8 [ 1 1 1 1], L_0x55d0c5ffdbc0, L_0x55d0c5ffe4e0, L_0x55d0c5ffed10, L_0x55d0c5fff680;
L_0x55d0c6000100 .concat8 [ 1 1 1 1], L_0x55d0c5ffdfd0, L_0x55d0c5ffe800, L_0x55d0c5fff120, L_0x55d0c5fff9a0;
S_0x55d0c3f3b2f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c3f46ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ffcc20 .functor XOR 1, L_0x55d0c5ffe0e0, L_0x55d0c5ffe210, C4<0>, C4<0>;
L_0x55d0c5ffdbc0 .functor XOR 1, L_0x55d0c5ffcc20, L_0x55d0c5ffe340, C4<0>, C4<0>;
L_0x55d0c5ffdc80 .functor AND 1, L_0x55d0c5ffe0e0, L_0x55d0c5ffe210, C4<1>, C4<1>;
L_0x55d0c5ffdd90 .functor AND 1, L_0x55d0c5ffe0e0, L_0x55d0c5ffe340, C4<1>, C4<1>;
L_0x55d0c5ffde50 .functor AND 1, L_0x55d0c5ffe210, L_0x55d0c5ffe340, C4<1>, C4<1>;
L_0x55d0c5ffdec0 .functor OR 1, L_0x55d0c5ffdc80, L_0x55d0c5ffdd90, C4<0>, C4<0>;
L_0x55d0c5ffdfd0 .functor OR 1, L_0x55d0c5ffde50, L_0x55d0c5ffdec0, C4<0>, C4<0>;
v0x55d0c4b2da20_0 .net "a", 0 0, L_0x55d0c5ffe0e0;  1 drivers
v0x55d0c4b2dae0_0 .net "b", 0 0, L_0x55d0c5ffe210;  1 drivers
v0x55d0c4b2be40_0 .net "ca", 0 0, L_0x55d0c5ffdfd0;  1 drivers
v0x55d0c4b225b0_0 .net "cin", 0 0, L_0x55d0c5ffe340;  1 drivers
v0x55d0c4b22670_0 .net "sum", 0 0, L_0x55d0c5ffdbc0;  1 drivers
v0x55d0c4b25da0_0 .net "w1", 0 0, L_0x55d0c5ffcc20;  1 drivers
v0x55d0c4b25e60_0 .net "w2", 0 0, L_0x55d0c5ffdc80;  1 drivers
v0x55d0c4b241c0_0 .net "w3", 0 0, L_0x55d0c5ffdd90;  1 drivers
v0x55d0c4b24280_0 .net "w4", 0 0, L_0x55d0c5ffde50;  1 drivers
v0x55d0c4b180c0_0 .net "w5", 0 0, L_0x55d0c5ffdec0;  1 drivers
S_0x55d0c3f2f090 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c3f46ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ffe470 .functor XOR 1, L_0x55d0c5ffe910, L_0x55d0c5ffea40, C4<0>, C4<0>;
L_0x55d0c5ffe4e0 .functor XOR 1, L_0x55d0c5ffe470, L_0x55d0c5ffeb70, C4<0>, C4<0>;
L_0x55d0c5ffe550 .functor AND 1, L_0x55d0c5ffe910, L_0x55d0c5ffea40, C4<1>, C4<1>;
L_0x55d0c5ffe5c0 .functor AND 1, L_0x55d0c5ffe910, L_0x55d0c5ffeb70, C4<1>, C4<1>;
L_0x55d0c5ffe680 .functor AND 1, L_0x55d0c5ffea40, L_0x55d0c5ffeb70, C4<1>, C4<1>;
L_0x55d0c5ffe6f0 .functor OR 1, L_0x55d0c5ffe550, L_0x55d0c5ffe5c0, C4<0>, C4<0>;
L_0x55d0c5ffe800 .functor OR 1, L_0x55d0c5ffe680, L_0x55d0c5ffe6f0, C4<0>, C4<0>;
v0x55d0c4b17a30_0 .net "a", 0 0, L_0x55d0c5ffe910;  1 drivers
v0x55d0c4b17ad0_0 .net "b", 0 0, L_0x55d0c5ffea40;  1 drivers
v0x55d0c4b1fd80_0 .net "ca", 0 0, L_0x55d0c5ffe800;  1 drivers
v0x55d0c4b1f680_0 .net "cin", 0 0, L_0x55d0c5ffeb70;  1 drivers
v0x55d0c4b1f740_0 .net "sum", 0 0, L_0x55d0c5ffe4e0;  1 drivers
v0x55d0c4b177e0_0 .net "w1", 0 0, L_0x55d0c5ffe470;  1 drivers
v0x55d0c4b178a0_0 .net "w2", 0 0, L_0x55d0c5ffe550;  1 drivers
v0x55d0c4b19ad0_0 .net "w3", 0 0, L_0x55d0c5ffe5c0;  1 drivers
v0x55d0c4b19b90_0 .net "w4", 0 0, L_0x55d0c5ffe680;  1 drivers
v0x55d0c4b1efe0_0 .net "w5", 0 0, L_0x55d0c5ffe6f0;  1 drivers
S_0x55d0c3f238d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c3f46ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ffeca0 .functor XOR 1, L_0x55d0c5fff230, L_0x55d0c5fff360, C4<0>, C4<0>;
L_0x55d0c5ffed10 .functor XOR 1, L_0x55d0c5ffeca0, L_0x55d0c5fff4e0, C4<0>, C4<0>;
L_0x55d0c5ffedd0 .functor AND 1, L_0x55d0c5fff230, L_0x55d0c5fff360, C4<1>, C4<1>;
L_0x55d0c5ffeee0 .functor AND 1, L_0x55d0c5fff230, L_0x55d0c5fff4e0, C4<1>, C4<1>;
L_0x55d0c5ffefa0 .functor AND 1, L_0x55d0c5fff360, L_0x55d0c5fff4e0, C4<1>, C4<1>;
L_0x55d0c5fff010 .functor OR 1, L_0x55d0c5ffedd0, L_0x55d0c5ffeee0, C4<0>, C4<0>;
L_0x55d0c5fff120 .functor OR 1, L_0x55d0c5ffefa0, L_0x55d0c5fff010, C4<0>, C4<0>;
v0x55d0c4b1d2c0_0 .net "a", 0 0, L_0x55d0c5fff230;  1 drivers
v0x55d0c4b1d360_0 .net "b", 0 0, L_0x55d0c5fff360;  1 drivers
v0x55d0c4b1b6e0_0 .net "ca", 0 0, L_0x55d0c5fff120;  1 drivers
v0x55d0c4b11e50_0 .net "cin", 0 0, L_0x55d0c5fff4e0;  1 drivers
v0x55d0c4b11f10_0 .net "sum", 0 0, L_0x55d0c5ffed10;  1 drivers
v0x55d0c4b15640_0 .net "w1", 0 0, L_0x55d0c5ffeca0;  1 drivers
v0x55d0c4b15700_0 .net "w2", 0 0, L_0x55d0c5ffedd0;  1 drivers
v0x55d0c4b13a60_0 .net "w3", 0 0, L_0x55d0c5ffeee0;  1 drivers
v0x55d0c4b13b00_0 .net "w4", 0 0, L_0x55d0c5ffefa0;  1 drivers
v0x55d0c4afecf0_0 .net "w5", 0 0, L_0x55d0c5fff010;  1 drivers
S_0x55d0c3f16bd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c3f46ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fff610 .functor XOR 1, L_0x55d0c5fffab0, L_0x55d0c5fffc70, C4<0>, C4<0>;
L_0x55d0c5fff680 .functor XOR 1, L_0x55d0c5fff610, L_0x55d0c5fffe30, C4<0>, C4<0>;
L_0x55d0c5fff6f0 .functor AND 1, L_0x55d0c5fffab0, L_0x55d0c5fffc70, C4<1>, C4<1>;
L_0x55d0c5fff760 .functor AND 1, L_0x55d0c5fffab0, L_0x55d0c5fffe30, C4<1>, C4<1>;
L_0x55d0c5fff820 .functor AND 1, L_0x55d0c5fffc70, L_0x55d0c5fffe30, C4<1>, C4<1>;
L_0x55d0c5fff890 .functor OR 1, L_0x55d0c5fff6f0, L_0x55d0c5fff760, C4<0>, C4<0>;
L_0x55d0c5fff9a0 .functor OR 1, L_0x55d0c5fff820, L_0x55d0c5fff890, C4<0>, C4<0>;
v0x55d0c4afe660_0 .net "a", 0 0, L_0x55d0c5fffab0;  1 drivers
v0x55d0c4b0f490_0 .net "b", 0 0, L_0x55d0c5fffc70;  1 drivers
v0x55d0c4b0f550_0 .net "ca", 0 0, L_0x55d0c5fff9a0;  1 drivers
v0x55d0c4b0ed90_0 .net "cin", 0 0, L_0x55d0c5fffe30;  1 drivers
v0x55d0c4b0ee50_0 .net "sum", 0 0, L_0x55d0c5fff680;  1 drivers
v0x55d0c4afe410_0 .net "w1", 0 0, L_0x55d0c5fff610;  1 drivers
v0x55d0c4afe4d0_0 .net "w2", 0 0, L_0x55d0c5fff6f0;  1 drivers
v0x55d0c4b06b00_0 .net "w3", 0 0, L_0x55d0c5fff760;  1 drivers
v0x55d0c4b06ba0_0 .net "w4", 0 0, L_0x55d0c5fff820;  1 drivers
v0x55d0c4b06500_0 .net "w5", 0 0, L_0x55d0c5fff890;  1 drivers
S_0x55d0c3f0b410 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c455f310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4adc1d0_0 .net "a", 3 0, L_0x55d0c6002b00;  1 drivers
v0x55d0c4adbb40_0 .net "b", 3 0, L_0x55d0c6002bf0;  1 drivers
v0x55d0c4aec970_0 .net "ca", 3 0, L_0x55d0c6002990;  1 drivers
v0x55d0c4aeca30_0 .net "cin", 3 0, L_0x55d0c6002ce0;  1 drivers
v0x55d0c4aec270_0 .net "sum", 3 0, L_0x55d0c60028f0;  1 drivers
L_0x55d0c6000970 .part L_0x55d0c6002b00, 0, 1;
L_0x55d0c6000aa0 .part L_0x55d0c6002bf0, 0, 1;
L_0x55d0c6000bd0 .part L_0x55d0c6002ce0, 0, 1;
L_0x55d0c60011a0 .part L_0x55d0c6002b00, 1, 1;
L_0x55d0c60012d0 .part L_0x55d0c6002bf0, 1, 1;
L_0x55d0c6001400 .part L_0x55d0c6002ce0, 1, 1;
L_0x55d0c6001ac0 .part L_0x55d0c6002b00, 2, 1;
L_0x55d0c6001bf0 .part L_0x55d0c6002bf0, 2, 1;
L_0x55d0c6001d70 .part L_0x55d0c6002ce0, 2, 1;
L_0x55d0c6002340 .part L_0x55d0c6002b00, 3, 1;
L_0x55d0c6002500 .part L_0x55d0c6002bf0, 3, 1;
L_0x55d0c60026c0 .part L_0x55d0c6002ce0, 3, 1;
L_0x55d0c60028f0 .concat8 [ 1 1 1 1], L_0x55d0c6000450, L_0x55d0c6000d70, L_0x55d0c60015a0, L_0x55d0c6001f10;
L_0x55d0c6002990 .concat8 [ 1 1 1 1], L_0x55d0c6000860, L_0x55d0c6001090, L_0x55d0c60019b0, L_0x55d0c6002230;
S_0x55d0c3eff1b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c3f0b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5fffff0 .functor XOR 1, L_0x55d0c6000970, L_0x55d0c6000aa0, C4<0>, C4<0>;
L_0x55d0c6000450 .functor XOR 1, L_0x55d0c5fffff0, L_0x55d0c6000bd0, C4<0>, C4<0>;
L_0x55d0c6000510 .functor AND 1, L_0x55d0c6000970, L_0x55d0c6000aa0, C4<1>, C4<1>;
L_0x55d0c6000620 .functor AND 1, L_0x55d0c6000970, L_0x55d0c6000bd0, C4<1>, C4<1>;
L_0x55d0c60006e0 .functor AND 1, L_0x55d0c6000aa0, L_0x55d0c6000bd0, C4<1>, C4<1>;
L_0x55d0c6000750 .functor OR 1, L_0x55d0c6000510, L_0x55d0c6000620, C4<0>, C4<0>;
L_0x55d0c6000860 .functor OR 1, L_0x55d0c60006e0, L_0x55d0c6000750, C4<0>, C4<0>;
v0x55d0c4b0da20_0 .net "a", 0 0, L_0x55d0c6000970;  1 drivers
v0x55d0c4b0dac0_0 .net "b", 0 0, L_0x55d0c6000aa0;  1 drivers
v0x55d0c4b0bd00_0 .net "ca", 0 0, L_0x55d0c6000860;  1 drivers
v0x55d0c4b0a120_0 .net "cin", 0 0, L_0x55d0c6000bd0;  1 drivers
v0x55d0c4b0a1e0_0 .net "sum", 0 0, L_0x55d0c6000450;  1 drivers
v0x55d0c4b00890_0 .net "w1", 0 0, L_0x55d0c5fffff0;  1 drivers
v0x55d0c4b00950_0 .net "w2", 0 0, L_0x55d0c6000510;  1 drivers
v0x55d0c4b04080_0 .net "w3", 0 0, L_0x55d0c6000620;  1 drivers
v0x55d0c4b04120_0 .net "w4", 0 0, L_0x55d0c60006e0;  1 drivers
v0x55d0c4b024a0_0 .net "w5", 0 0, L_0x55d0c6000750;  1 drivers
S_0x55d0c3ef39f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c3f0b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6000d00 .functor XOR 1, L_0x55d0c60011a0, L_0x55d0c60012d0, C4<0>, C4<0>;
L_0x55d0c6000d70 .functor XOR 1, L_0x55d0c6000d00, L_0x55d0c6001400, C4<0>, C4<0>;
L_0x55d0c6000de0 .functor AND 1, L_0x55d0c60011a0, L_0x55d0c60012d0, C4<1>, C4<1>;
L_0x55d0c6000e50 .functor AND 1, L_0x55d0c60011a0, L_0x55d0c6001400, C4<1>, C4<1>;
L_0x55d0c6000f10 .functor AND 1, L_0x55d0c60012d0, L_0x55d0c6001400, C4<1>, C4<1>;
L_0x55d0c6000f80 .functor OR 1, L_0x55d0c6000de0, L_0x55d0c6000e50, C4<0>, C4<0>;
L_0x55d0c6001090 .functor OR 1, L_0x55d0c6000f10, L_0x55d0c6000f80, C4<0>, C4<0>;
v0x55d0c4af63a0_0 .net "a", 0 0, L_0x55d0c60011a0;  1 drivers
v0x55d0c4af6460_0 .net "b", 0 0, L_0x55d0c60012d0;  1 drivers
v0x55d0c4af5d10_0 .net "ca", 0 0, L_0x55d0c6001090;  1 drivers
v0x55d0c4af5db0_0 .net "cin", 0 0, L_0x55d0c6001400;  1 drivers
v0x55d0c4afe060_0 .net "sum", 0 0, L_0x55d0c6000d70;  1 drivers
v0x55d0c4afd960_0 .net "w1", 0 0, L_0x55d0c6000d00;  1 drivers
v0x55d0c4afda20_0 .net "w2", 0 0, L_0x55d0c6000de0;  1 drivers
v0x55d0c4af5ac0_0 .net "w3", 0 0, L_0x55d0c6000e50;  1 drivers
v0x55d0c4af5b80_0 .net "w4", 0 0, L_0x55d0c6000f10;  1 drivers
v0x55d0c4af7e60_0 .net "w5", 0 0, L_0x55d0c6000f80;  1 drivers
S_0x55d0c3ee6250 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c3f0b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6001530 .functor XOR 1, L_0x55d0c6001ac0, L_0x55d0c6001bf0, C4<0>, C4<0>;
L_0x55d0c60015a0 .functor XOR 1, L_0x55d0c6001530, L_0x55d0c6001d70, C4<0>, C4<0>;
L_0x55d0c6001660 .functor AND 1, L_0x55d0c6001ac0, L_0x55d0c6001bf0, C4<1>, C4<1>;
L_0x55d0c6001770 .functor AND 1, L_0x55d0c6001ac0, L_0x55d0c6001d70, C4<1>, C4<1>;
L_0x55d0c6001830 .functor AND 1, L_0x55d0c6001bf0, L_0x55d0c6001d70, C4<1>, C4<1>;
L_0x55d0c60018a0 .functor OR 1, L_0x55d0c6001660, L_0x55d0c6001770, C4<0>, C4<0>;
L_0x55d0c60019b0 .functor OR 1, L_0x55d0c6001830, L_0x55d0c60018a0, C4<0>, C4<0>;
v0x55d0c4afd2c0_0 .net "a", 0 0, L_0x55d0c6001ac0;  1 drivers
v0x55d0c4afd380_0 .net "b", 0 0, L_0x55d0c6001bf0;  1 drivers
v0x55d0c4afb5a0_0 .net "ca", 0 0, L_0x55d0c60019b0;  1 drivers
v0x55d0c4af99c0_0 .net "cin", 0 0, L_0x55d0c6001d70;  1 drivers
v0x55d0c4af9a80_0 .net "sum", 0 0, L_0x55d0c60015a0;  1 drivers
v0x55d0c4af0130_0 .net "w1", 0 0, L_0x55d0c6001530;  1 drivers
v0x55d0c4af01f0_0 .net "w2", 0 0, L_0x55d0c6001660;  1 drivers
v0x55d0c4af3920_0 .net "w3", 0 0, L_0x55d0c6001770;  1 drivers
v0x55d0c4af39e0_0 .net "w4", 0 0, L_0x55d0c6001830;  1 drivers
v0x55d0c4af1d40_0 .net "w5", 0 0, L_0x55d0c60018a0;  1 drivers
S_0x55d0c3edaa90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c3f0b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6001ea0 .functor XOR 1, L_0x55d0c6002340, L_0x55d0c6002500, C4<0>, C4<0>;
L_0x55d0c6001f10 .functor XOR 1, L_0x55d0c6001ea0, L_0x55d0c60026c0, C4<0>, C4<0>;
L_0x55d0c6001f80 .functor AND 1, L_0x55d0c6002340, L_0x55d0c6002500, C4<1>, C4<1>;
L_0x55d0c6001ff0 .functor AND 1, L_0x55d0c6002340, L_0x55d0c60026c0, C4<1>, C4<1>;
L_0x55d0c60020b0 .functor AND 1, L_0x55d0c6002500, L_0x55d0c60026c0, C4<1>, C4<1>;
L_0x55d0c6002120 .functor OR 1, L_0x55d0c6001f80, L_0x55d0c6001ff0, C4<0>, C4<0>;
L_0x55d0c6002230 .functor OR 1, L_0x55d0c60020b0, L_0x55d0c6002120, C4<0>, C4<0>;
v0x55d0c4acb980_0 .net "a", 0 0, L_0x55d0c6002340;  1 drivers
v0x55d0c4acb550_0 .net "b", 0 0, L_0x55d0c6002500;  1 drivers
v0x55d0c4acb610_0 .net "ca", 0 0, L_0x55d0c6002230;  1 drivers
v0x55d0c4acb2a0_0 .net "cin", 0 0, L_0x55d0c60026c0;  1 drivers
v0x55d0c4acb360_0 .net "sum", 0 0, L_0x55d0c6001f10;  1 drivers
v0x55d0c4aed6e0_0 .net "w1", 0 0, L_0x55d0c6001ea0;  1 drivers
v0x55d0c4aed7a0_0 .net "w2", 0 0, L_0x55d0c6001f80;  1 drivers
v0x55d0c4aecf90_0 .net "w3", 0 0, L_0x55d0c6001ff0;  1 drivers
v0x55d0c4aed030_0 .net "w4", 0 0, L_0x55d0c60020b0;  1 drivers
v0x55d0c4acb090_0 .net "w5", 0 0, L_0x55d0c6002120;  1 drivers
S_0x55d0c3ece830 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c456aad0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4a857f0_0 .net "a", 7 0, L_0x55d0c6008920;  1 drivers
v0x55d0c4a853c0_0 .net "b", 7 0, L_0x55d0c6008a10;  1 drivers
v0x55d0c4a85110_0 .net "ca", 7 0, L_0x55d0c6008790;  1 drivers
v0x55d0c4aa7550_0 .net "cin", 7 0, L_0x55d0c6008b00;  1 drivers
v0x55d0c4aa6e00_0 .net "sum", 7 0, L_0x55d0c6008650;  1 drivers
L_0x55d0c60059b0 .part L_0x55d0c6008920, 0, 4;
L_0x55d0c6005a50 .part L_0x55d0c6008a10, 0, 4;
L_0x55d0c6005af0 .part L_0x55d0c6008b00, 0, 4;
L_0x55d0c6008340 .part L_0x55d0c6008920, 4, 4;
L_0x55d0c6008430 .part L_0x55d0c6008a10, 4, 4;
L_0x55d0c6008520 .part L_0x55d0c6008b00, 4, 4;
L_0x55d0c6008650 .concat8 [ 4 4 0 0], L_0x55d0c60057a0, L_0x55d0c6008130;
L_0x55d0c6008790 .concat8 [ 4 4 0 0], L_0x55d0c6005840, L_0x55d0c60081d0;
S_0x55d0c3ec3070 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c3ece830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4aca550_0 .net "a", 3 0, L_0x55d0c60059b0;  1 drivers
v0x55d0c4ab9bd0_0 .net "b", 3 0, L_0x55d0c6005a50;  1 drivers
v0x55d0c4ac22c0_0 .net "ca", 3 0, L_0x55d0c6005840;  1 drivers
v0x55d0c4ac2380_0 .net "cin", 3 0, L_0x55d0c6005af0;  1 drivers
v0x55d0c4ac1c30_0 .net "sum", 3 0, L_0x55d0c60057a0;  1 drivers
L_0x55d0c60037a0 .part L_0x55d0c60059b0, 0, 1;
L_0x55d0c60038d0 .part L_0x55d0c6005a50, 0, 1;
L_0x55d0c6003a00 .part L_0x55d0c6005af0, 0, 1;
L_0x55d0c6003fd0 .part L_0x55d0c60059b0, 1, 1;
L_0x55d0c6004100 .part L_0x55d0c6005a50, 1, 1;
L_0x55d0c6004230 .part L_0x55d0c6005af0, 1, 1;
L_0x55d0c6004970 .part L_0x55d0c60059b0, 2, 1;
L_0x55d0c6004aa0 .part L_0x55d0c6005a50, 2, 1;
L_0x55d0c6004c20 .part L_0x55d0c6005af0, 2, 1;
L_0x55d0c60051f0 .part L_0x55d0c60059b0, 3, 1;
L_0x55d0c60053b0 .part L_0x55d0c6005a50, 3, 1;
L_0x55d0c6005570 .part L_0x55d0c6005af0, 3, 1;
L_0x55d0c60057a0 .concat8 [ 1 1 1 1], L_0x55d0c6003280, L_0x55d0c6003ba0, L_0x55d0c6004410, L_0x55d0c6004dc0;
L_0x55d0c6005840 .concat8 [ 1 1 1 1], L_0x55d0c6003690, L_0x55d0c6003ec0, L_0x55d0c6004860, L_0x55d0c60050e0;
S_0x55d0c3eb6370 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c3ec3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6002880 .functor XOR 1, L_0x55d0c60037a0, L_0x55d0c60038d0, C4<0>, C4<0>;
L_0x55d0c6003280 .functor XOR 1, L_0x55d0c6002880, L_0x55d0c6003a00, C4<0>, C4<0>;
L_0x55d0c6003340 .functor AND 1, L_0x55d0c60037a0, L_0x55d0c60038d0, C4<1>, C4<1>;
L_0x55d0c6003450 .functor AND 1, L_0x55d0c60037a0, L_0x55d0c6003a00, C4<1>, C4<1>;
L_0x55d0c6003510 .functor AND 1, L_0x55d0c60038d0, L_0x55d0c6003a00, C4<1>, C4<1>;
L_0x55d0c6003580 .functor OR 1, L_0x55d0c6003340, L_0x55d0c6003450, C4<0>, C4<0>;
L_0x55d0c6003690 .functor OR 1, L_0x55d0c6003510, L_0x55d0c6003580, C4<0>, C4<0>;
v0x55d0c4aeb5a0_0 .net "a", 0 0, L_0x55d0c60037a0;  1 drivers
v0x55d0c4aeb660_0 .net "b", 0 0, L_0x55d0c60038d0;  1 drivers
v0x55d0c4ae3700_0 .net "ca", 0 0, L_0x55d0c6003690;  1 drivers
v0x55d0c4ae59f0_0 .net "cin", 0 0, L_0x55d0c6003a00;  1 drivers
v0x55d0c4ae5a90_0 .net "sum", 0 0, L_0x55d0c6003280;  1 drivers
v0x55d0c4aeaf00_0 .net "w1", 0 0, L_0x55d0c6002880;  1 drivers
v0x55d0c4aeafa0_0 .net "w2", 0 0, L_0x55d0c6003340;  1 drivers
v0x55d0c4ae91e0_0 .net "w3", 0 0, L_0x55d0c6003450;  1 drivers
v0x55d0c4ae92a0_0 .net "w4", 0 0, L_0x55d0c6003510;  1 drivers
v0x55d0c4ae7600_0 .net "w5", 0 0, L_0x55d0c6003580;  1 drivers
S_0x55d0c3eaabb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c3ec3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6003b30 .functor XOR 1, L_0x55d0c6003fd0, L_0x55d0c6004100, C4<0>, C4<0>;
L_0x55d0c6003ba0 .functor XOR 1, L_0x55d0c6003b30, L_0x55d0c6004230, C4<0>, C4<0>;
L_0x55d0c6003c10 .functor AND 1, L_0x55d0c6003fd0, L_0x55d0c6004100, C4<1>, C4<1>;
L_0x55d0c6003c80 .functor AND 1, L_0x55d0c6003fd0, L_0x55d0c6004230, C4<1>, C4<1>;
L_0x55d0c6003d40 .functor AND 1, L_0x55d0c6004100, L_0x55d0c6004230, C4<1>, C4<1>;
L_0x55d0c6003db0 .functor OR 1, L_0x55d0c6003c10, L_0x55d0c6003c80, C4<0>, C4<0>;
L_0x55d0c6003ec0 .functor OR 1, L_0x55d0c6003d40, L_0x55d0c6003db0, C4<0>, C4<0>;
v0x55d0c4addd70_0 .net "a", 0 0, L_0x55d0c6003fd0;  1 drivers
v0x55d0c4adde30_0 .net "b", 0 0, L_0x55d0c6004100;  1 drivers
v0x55d0c4ae1560_0 .net "ca", 0 0, L_0x55d0c6003ec0;  1 drivers
v0x55d0c4adf980_0 .net "cin", 0 0, L_0x55d0c6004230;  1 drivers
v0x55d0c4adfa40_0 .net "sum", 0 0, L_0x55d0c6003ba0;  1 drivers
v0x55d0c4ad3880_0 .net "w1", 0 0, L_0x55d0c6003b30;  1 drivers
v0x55d0c4ad3940_0 .net "w2", 0 0, L_0x55d0c6003c10;  1 drivers
v0x55d0c4ad31f0_0 .net "w3", 0 0, L_0x55d0c6003c80;  1 drivers
v0x55d0c4ad32b0_0 .net "w4", 0 0, L_0x55d0c6003d40;  1 drivers
v0x55d0c4adb5f0_0 .net "w5", 0 0, L_0x55d0c6003db0;  1 drivers
S_0x55d0c3e9e950 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c3ec3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60043a0 .functor XOR 1, L_0x55d0c6004970, L_0x55d0c6004aa0, C4<0>, C4<0>;
L_0x55d0c6004410 .functor XOR 1, L_0x55d0c60043a0, L_0x55d0c6004c20, C4<0>, C4<0>;
L_0x55d0c60044d0 .functor AND 1, L_0x55d0c6004970, L_0x55d0c6004aa0, C4<1>, C4<1>;
L_0x55d0c60045e0 .functor AND 1, L_0x55d0c6004970, L_0x55d0c6004c20, C4<1>, C4<1>;
L_0x55d0c60046a0 .functor AND 1, L_0x55d0c6004aa0, L_0x55d0c6004c20, C4<1>, C4<1>;
L_0x55d0c6004710 .functor OR 1, L_0x55d0c60044d0, L_0x55d0c60045e0, C4<0>, C4<0>;
L_0x55d0c6004860 .functor OR 1, L_0x55d0c60046a0, L_0x55d0c6004710, C4<0>, C4<0>;
v0x55d0c4adae40_0 .net "a", 0 0, L_0x55d0c6004970;  1 drivers
v0x55d0c4adaf00_0 .net "b", 0 0, L_0x55d0c6004aa0;  1 drivers
v0x55d0c4ad2fa0_0 .net "ca", 0 0, L_0x55d0c6004860;  1 drivers
v0x55d0c4ad3040_0 .net "cin", 0 0, L_0x55d0c6004c20;  1 drivers
v0x55d0c4ad5290_0 .net "sum", 0 0, L_0x55d0c6004410;  1 drivers
v0x55d0c4ada7a0_0 .net "w1", 0 0, L_0x55d0c60043a0;  1 drivers
v0x55d0c4ada860_0 .net "w2", 0 0, L_0x55d0c60044d0;  1 drivers
v0x55d0c4ad8a80_0 .net "w3", 0 0, L_0x55d0c60045e0;  1 drivers
v0x55d0c4ad8b40_0 .net "w4", 0 0, L_0x55d0c60046a0;  1 drivers
v0x55d0c4ad6f50_0 .net "w5", 0 0, L_0x55d0c6004710;  1 drivers
S_0x55d0c3e93190 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c3ec3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6004d50 .functor XOR 1, L_0x55d0c60051f0, L_0x55d0c60053b0, C4<0>, C4<0>;
L_0x55d0c6004dc0 .functor XOR 1, L_0x55d0c6004d50, L_0x55d0c6005570, C4<0>, C4<0>;
L_0x55d0c6004e30 .functor AND 1, L_0x55d0c60051f0, L_0x55d0c60053b0, C4<1>, C4<1>;
L_0x55d0c6004ea0 .functor AND 1, L_0x55d0c60051f0, L_0x55d0c6005570, C4<1>, C4<1>;
L_0x55d0c6004f60 .functor AND 1, L_0x55d0c60053b0, L_0x55d0c6005570, C4<1>, C4<1>;
L_0x55d0c6004fd0 .functor OR 1, L_0x55d0c6004e30, L_0x55d0c6004ea0, C4<0>, C4<0>;
L_0x55d0c60050e0 .functor OR 1, L_0x55d0c6004f60, L_0x55d0c6004fd0, C4<0>, C4<0>;
v0x55d0c4acd610_0 .net "a", 0 0, L_0x55d0c60051f0;  1 drivers
v0x55d0c4ad0e00_0 .net "b", 0 0, L_0x55d0c60053b0;  1 drivers
v0x55d0c4ad0ec0_0 .net "ca", 0 0, L_0x55d0c60050e0;  1 drivers
v0x55d0c4acf220_0 .net "cin", 0 0, L_0x55d0c6005570;  1 drivers
v0x55d0c4acf2e0_0 .net "sum", 0 0, L_0x55d0c6004dc0;  1 drivers
v0x55d0c4aba4b0_0 .net "w1", 0 0, L_0x55d0c6004d50;  1 drivers
v0x55d0c4aba570_0 .net "w2", 0 0, L_0x55d0c6004e30;  1 drivers
v0x55d0c4ab9e20_0 .net "w3", 0 0, L_0x55d0c6004ea0;  1 drivers
v0x55d0c4ab9ee0_0 .net "w4", 0 0, L_0x55d0c6004f60;  1 drivers
v0x55d0c4acad00_0 .net "w5", 0 0, L_0x55d0c6004fd0;  1 drivers
S_0x55d0c3e859f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c3ece830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4aa7fd0_0 .net "a", 3 0, L_0x55d0c6008340;  1 drivers
v0x55d0c4a63a10_0 .net "b", 3 0, L_0x55d0c6008430;  1 drivers
v0x55d0c4a63610_0 .net "ca", 3 0, L_0x55d0c60081d0;  1 drivers
v0x55d0c4a636d0_0 .net "cin", 3 0, L_0x55d0c6008520;  1 drivers
v0x55d0c4a63360_0 .net "sum", 3 0, L_0x55d0c6008130;  1 drivers
L_0x55d0c60060f0 .part L_0x55d0c6008340, 0, 1;
L_0x55d0c6006220 .part L_0x55d0c6008430, 0, 1;
L_0x55d0c6006350 .part L_0x55d0c6008520, 0, 1;
L_0x55d0c6006960 .part L_0x55d0c6008340, 1, 1;
L_0x55d0c6006a90 .part L_0x55d0c6008430, 1, 1;
L_0x55d0c6006bc0 .part L_0x55d0c6008520, 1, 1;
L_0x55d0c6007300 .part L_0x55d0c6008340, 2, 1;
L_0x55d0c6007430 .part L_0x55d0c6008430, 2, 1;
L_0x55d0c60075b0 .part L_0x55d0c6008520, 2, 1;
L_0x55d0c6007b80 .part L_0x55d0c6008340, 3, 1;
L_0x55d0c6007d40 .part L_0x55d0c6008430, 3, 1;
L_0x55d0c6007f00 .part L_0x55d0c6008520, 3, 1;
L_0x55d0c6008130 .concat8 [ 1 1 1 1], L_0x55d0c6005b90, L_0x55d0c60064f0, L_0x55d0c6006da0, L_0x55d0c6007750;
L_0x55d0c60081d0 .concat8 [ 1 1 1 1], L_0x55d0c6005fe0, L_0x55d0c6006850, L_0x55d0c60071f0, L_0x55d0c6007a70;
S_0x55d0c3e7a230 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c3e859f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6005730 .functor XOR 1, L_0x55d0c60060f0, L_0x55d0c6006220, C4<0>, C4<0>;
L_0x55d0c6005b90 .functor XOR 1, L_0x55d0c6005730, L_0x55d0c6006350, C4<0>, C4<0>;
L_0x55d0c6005c50 .functor AND 1, L_0x55d0c60060f0, L_0x55d0c6006220, C4<1>, C4<1>;
L_0x55d0c6005d60 .functor AND 1, L_0x55d0c60060f0, L_0x55d0c6006350, C4<1>, C4<1>;
L_0x55d0c6005e20 .functor AND 1, L_0x55d0c6006220, L_0x55d0c6006350, C4<1>, C4<1>;
L_0x55d0c6005e90 .functor OR 1, L_0x55d0c6005c50, L_0x55d0c6005d60, C4<0>, C4<0>;
L_0x55d0c6005fe0 .functor OR 1, L_0x55d0c6005e20, L_0x55d0c6005e90, C4<0>, C4<0>;
v0x55d0c4ac9f80_0 .net "a", 0 0, L_0x55d0c60060f0;  1 drivers
v0x55d0c4aca040_0 .net "b", 0 0, L_0x55d0c6006220;  1 drivers
v0x55d0c4ac9880_0 .net "ca", 0 0, L_0x55d0c6005fe0;  1 drivers
v0x55d0c4ac19e0_0 .net "cin", 0 0, L_0x55d0c6006350;  1 drivers
v0x55d0c4ac1a80_0 .net "sum", 0 0, L_0x55d0c6005b90;  1 drivers
v0x55d0c4ac3cd0_0 .net "w1", 0 0, L_0x55d0c6005730;  1 drivers
v0x55d0c4ac3d70_0 .net "w2", 0 0, L_0x55d0c6005c50;  1 drivers
v0x55d0c4ac91e0_0 .net "w3", 0 0, L_0x55d0c6005d60;  1 drivers
v0x55d0c4ac92a0_0 .net "w4", 0 0, L_0x55d0c6005e20;  1 drivers
v0x55d0c4ac74c0_0 .net "w5", 0 0, L_0x55d0c6005e90;  1 drivers
S_0x55d0c3e6dfd0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c3e859f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6006480 .functor XOR 1, L_0x55d0c6006960, L_0x55d0c6006a90, C4<0>, C4<0>;
L_0x55d0c60064f0 .functor XOR 1, L_0x55d0c6006480, L_0x55d0c6006bc0, C4<0>, C4<0>;
L_0x55d0c6006560 .functor AND 1, L_0x55d0c6006960, L_0x55d0c6006a90, C4<1>, C4<1>;
L_0x55d0c60065d0 .functor AND 1, L_0x55d0c6006960, L_0x55d0c6006bc0, C4<1>, C4<1>;
L_0x55d0c6006690 .functor AND 1, L_0x55d0c6006a90, L_0x55d0c6006bc0, C4<1>, C4<1>;
L_0x55d0c6006700 .functor OR 1, L_0x55d0c6006560, L_0x55d0c60065d0, C4<0>, C4<0>;
L_0x55d0c6006850 .functor OR 1, L_0x55d0c6006690, L_0x55d0c6006700, C4<0>, C4<0>;
v0x55d0c4ac58e0_0 .net "a", 0 0, L_0x55d0c6006960;  1 drivers
v0x55d0c4ac59a0_0 .net "b", 0 0, L_0x55d0c6006a90;  1 drivers
v0x55d0c4abc050_0 .net "ca", 0 0, L_0x55d0c6006850;  1 drivers
v0x55d0c4abf840_0 .net "cin", 0 0, L_0x55d0c6006bc0;  1 drivers
v0x55d0c4abf900_0 .net "sum", 0 0, L_0x55d0c60064f0;  1 drivers
v0x55d0c4abdc60_0 .net "w1", 0 0, L_0x55d0c6006480;  1 drivers
v0x55d0c4abdd20_0 .net "w2", 0 0, L_0x55d0c6006560;  1 drivers
v0x55d0c4ab1b60_0 .net "w3", 0 0, L_0x55d0c60065d0;  1 drivers
v0x55d0c4ab1c20_0 .net "w4", 0 0, L_0x55d0c6006690;  1 drivers
v0x55d0c4ab1580_0 .net "w5", 0 0, L_0x55d0c6006700;  1 drivers
S_0x55d0c3e62810 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c3e859f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6006d30 .functor XOR 1, L_0x55d0c6007300, L_0x55d0c6007430, C4<0>, C4<0>;
L_0x55d0c6006da0 .functor XOR 1, L_0x55d0c6006d30, L_0x55d0c60075b0, C4<0>, C4<0>;
L_0x55d0c6006e60 .functor AND 1, L_0x55d0c6007300, L_0x55d0c6007430, C4<1>, C4<1>;
L_0x55d0c6006f70 .functor AND 1, L_0x55d0c6007300, L_0x55d0c60075b0, C4<1>, C4<1>;
L_0x55d0c6007030 .functor AND 1, L_0x55d0c6007430, L_0x55d0c60075b0, C4<1>, C4<1>;
L_0x55d0c60070a0 .functor OR 1, L_0x55d0c6006e60, L_0x55d0c6006f70, C4<0>, C4<0>;
L_0x55d0c60071f0 .functor OR 1, L_0x55d0c6007030, L_0x55d0c60070a0, C4<0>, C4<0>;
v0x55d0c4ab9820_0 .net "a", 0 0, L_0x55d0c6007300;  1 drivers
v0x55d0c4ab98e0_0 .net "b", 0 0, L_0x55d0c6007430;  1 drivers
v0x55d0c4ab9120_0 .net "ca", 0 0, L_0x55d0c60071f0;  1 drivers
v0x55d0c4ab91c0_0 .net "cin", 0 0, L_0x55d0c60075b0;  1 drivers
v0x55d0c4ab1280_0 .net "sum", 0 0, L_0x55d0c6006da0;  1 drivers
v0x55d0c4ab3570_0 .net "w1", 0 0, L_0x55d0c6006d30;  1 drivers
v0x55d0c4ab3630_0 .net "w2", 0 0, L_0x55d0c6006e60;  1 drivers
v0x55d0c4ab8a80_0 .net "w3", 0 0, L_0x55d0c6006f70;  1 drivers
v0x55d0c4ab8b40_0 .net "w4", 0 0, L_0x55d0c6007030;  1 drivers
v0x55d0c4ab6e10_0 .net "w5", 0 0, L_0x55d0c60070a0;  1 drivers
S_0x55d0c3e55b10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c3e859f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60076e0 .functor XOR 1, L_0x55d0c6007b80, L_0x55d0c6007d40, C4<0>, C4<0>;
L_0x55d0c6007750 .functor XOR 1, L_0x55d0c60076e0, L_0x55d0c6007f00, C4<0>, C4<0>;
L_0x55d0c60077c0 .functor AND 1, L_0x55d0c6007b80, L_0x55d0c6007d40, C4<1>, C4<1>;
L_0x55d0c6007830 .functor AND 1, L_0x55d0c6007b80, L_0x55d0c6007f00, C4<1>, C4<1>;
L_0x55d0c60078f0 .functor AND 1, L_0x55d0c6007d40, L_0x55d0c6007f00, C4<1>, C4<1>;
L_0x55d0c6007960 .functor OR 1, L_0x55d0c60077c0, L_0x55d0c6007830, C4<0>, C4<0>;
L_0x55d0c6007a70 .functor OR 1, L_0x55d0c60078f0, L_0x55d0c6007960, C4<0>, C4<0>;
v0x55d0c4ab5180_0 .net "a", 0 0, L_0x55d0c6007b80;  1 drivers
v0x55d0c4aab8f0_0 .net "b", 0 0, L_0x55d0c6007d40;  1 drivers
v0x55d0c4aab9b0_0 .net "ca", 0 0, L_0x55d0c6007a70;  1 drivers
v0x55d0c4aaf0e0_0 .net "cin", 0 0, L_0x55d0c6007f00;  1 drivers
v0x55d0c4aaf1a0_0 .net "sum", 0 0, L_0x55d0c6007750;  1 drivers
v0x55d0c4aad500_0 .net "w1", 0 0, L_0x55d0c60076e0;  1 drivers
v0x55d0c4aad5c0_0 .net "w2", 0 0, L_0x55d0c60077c0;  1 drivers
v0x55d0c4a630c0_0 .net "w3", 0 0, L_0x55d0c6007830;  1 drivers
v0x55d0c4a63180_0 .net "w4", 0 0, L_0x55d0c60078f0;  1 drivers
v0x55d0c4aa8390_0 .net "w5", 0 0, L_0x55d0c6007960;  1 drivers
S_0x55d0c3e4a350 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4698630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c499f7c0_0 .net "a", 31 0, L_0x55d0c6020610;  1 drivers
v0x55d0c4995f30_0 .net "b", 31 0, L_0x55d0c6020700;  1 drivers
v0x55d0c4999720_0 .net "ca", 31 0, L_0x55d0c6020480;  1 drivers
v0x55d0c49997e0_0 .net "cin", 31 0, L_0x55d0c60207f0;  1 drivers
v0x55d0c4997b40_0 .net "sum", 31 0, L_0x55d0c6020340;  1 drivers
L_0x55d0c6014b80 .part L_0x55d0c6020610, 0, 16;
L_0x55d0c6014c20 .part L_0x55d0c6020700, 0, 16;
L_0x55d0c6014cc0 .part L_0x55d0c60207f0, 0, 16;
L_0x55d0c6020070 .part L_0x55d0c6020610, 16, 16;
L_0x55d0c6020160 .part L_0x55d0c6020700, 16, 16;
L_0x55d0c6020250 .part L_0x55d0c60207f0, 16, 16;
L_0x55d0c6020340 .concat8 [ 16 16 0 0], L_0x55d0c60148b0, L_0x55d0c601fda0;
L_0x55d0c6020480 .concat8 [ 16 16 0 0], L_0x55d0c60149f0, L_0x55d0c601fee0;
S_0x55d0c3e3e0f0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c3e4a350;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4a1cfe0_0 .net "a", 15 0, L_0x55d0c6014b80;  1 drivers
v0x55d0c49d8a20_0 .net "b", 15 0, L_0x55d0c6014c20;  1 drivers
v0x55d0c49d8620_0 .net "ca", 15 0, L_0x55d0c60149f0;  1 drivers
v0x55d0c49d86e0_0 .net "cin", 15 0, L_0x55d0c6014cc0;  1 drivers
v0x55d0c49d8370_0 .net "sum", 15 0, L_0x55d0c60148b0;  1 drivers
L_0x55d0c600ed20 .part L_0x55d0c6014b80, 0, 8;
L_0x55d0c600edc0 .part L_0x55d0c6014c20, 0, 8;
L_0x55d0c600ee60 .part L_0x55d0c6014cc0, 0, 8;
L_0x55d0c60145e0 .part L_0x55d0c6014b80, 8, 8;
L_0x55d0c60146d0 .part L_0x55d0c6014c20, 8, 8;
L_0x55d0c60147c0 .part L_0x55d0c6014cc0, 8, 8;
L_0x55d0c60148b0 .concat8 [ 8 8 0 0], L_0x55d0c600ea50, L_0x55d0c6014310;
L_0x55d0c60149f0 .concat8 [ 8 8 0 0], L_0x55d0c600eb90, L_0x55d0c6014450;
S_0x55d0c3e32930 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c3e3e0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4a40630_0 .net "a", 7 0, L_0x55d0c600ed20;  1 drivers
v0x55d0c4a51800_0 .net "b", 7 0, L_0x55d0c600edc0;  1 drivers
v0x55d0c4a51170_0 .net "ca", 7 0, L_0x55d0c600eb90;  1 drivers
v0x55d0c4a61fa0_0 .net "cin", 7 0, L_0x55d0c600ee60;  1 drivers
v0x55d0c4a618a0_0 .net "sum", 7 0, L_0x55d0c600ea50;  1 drivers
L_0x55d0c600bdb0 .part L_0x55d0c600ed20, 0, 4;
L_0x55d0c600be50 .part L_0x55d0c600edc0, 0, 4;
L_0x55d0c600bef0 .part L_0x55d0c600ee60, 0, 4;
L_0x55d0c600e740 .part L_0x55d0c600ed20, 4, 4;
L_0x55d0c600e830 .part L_0x55d0c600edc0, 4, 4;
L_0x55d0c600e920 .part L_0x55d0c600ee60, 4, 4;
L_0x55d0c600ea50 .concat8 [ 4 4 0 0], L_0x55d0c600bba0, L_0x55d0c600e530;
L_0x55d0c600eb90 .concat8 [ 4 4 0 0], L_0x55d0c600bc40, L_0x55d0c600e5d0;
S_0x55d0c3e24ad0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c3e32930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a84ac0_0 .net "a", 3 0, L_0x55d0c600bdb0;  1 drivers
v0x55d0c4a843c0_0 .net "b", 3 0, L_0x55d0c600be50;  1 drivers
v0x55d0c4a73a40_0 .net "ca", 3 0, L_0x55d0c600bc40;  1 drivers
v0x55d0c4a73b00_0 .net "cin", 3 0, L_0x55d0c600bef0;  1 drivers
v0x55d0c4a7c130_0 .net "sum", 3 0, L_0x55d0c600bba0;  1 drivers
L_0x55d0c6009b60 .part L_0x55d0c600bdb0, 0, 1;
L_0x55d0c6009c90 .part L_0x55d0c600be50, 0, 1;
L_0x55d0c6009dc0 .part L_0x55d0c600bef0, 0, 1;
L_0x55d0c600a3d0 .part L_0x55d0c600bdb0, 1, 1;
L_0x55d0c600a500 .part L_0x55d0c600be50, 1, 1;
L_0x55d0c600a630 .part L_0x55d0c600bef0, 1, 1;
L_0x55d0c600ad70 .part L_0x55d0c600bdb0, 2, 1;
L_0x55d0c600aea0 .part L_0x55d0c600be50, 2, 1;
L_0x55d0c600b020 .part L_0x55d0c600bef0, 2, 1;
L_0x55d0c600b5f0 .part L_0x55d0c600bdb0, 3, 1;
L_0x55d0c600b7b0 .part L_0x55d0c600be50, 3, 1;
L_0x55d0c600b970 .part L_0x55d0c600bef0, 3, 1;
L_0x55d0c600bba0 .concat8 [ 1 1 1 1], L_0x55d0c6009640, L_0x55d0c6009f60, L_0x55d0c600a810, L_0x55d0c600b1c0;
L_0x55d0c600bc40 .concat8 [ 1 1 1 1], L_0x55d0c6009a50, L_0x55d0c600a2c0, L_0x55d0c600ac60, L_0x55d0c600b4e0;
S_0x55d0c3e19310 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c3e24ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60080c0 .functor XOR 1, L_0x55d0c6009b60, L_0x55d0c6009c90, C4<0>, C4<0>;
L_0x55d0c6009640 .functor XOR 1, L_0x55d0c60080c0, L_0x55d0c6009dc0, C4<0>, C4<0>;
L_0x55d0c6009700 .functor AND 1, L_0x55d0c6009b60, L_0x55d0c6009c90, C4<1>, C4<1>;
L_0x55d0c6009810 .functor AND 1, L_0x55d0c6009b60, L_0x55d0c6009dc0, C4<1>, C4<1>;
L_0x55d0c60098d0 .functor AND 1, L_0x55d0c6009c90, L_0x55d0c6009dc0, C4<1>, C4<1>;
L_0x55d0c6009940 .functor OR 1, L_0x55d0c6009700, L_0x55d0c6009810, C4<0>, C4<0>;
L_0x55d0c6009a50 .functor OR 1, L_0x55d0c60098d0, L_0x55d0c6009940, C4<0>, C4<0>;
v0x55d0c4aa5b10_0 .net "a", 0 0, L_0x55d0c6009b60;  1 drivers
v0x55d0c4aa5bd0_0 .net "b", 0 0, L_0x55d0c6009c90;  1 drivers
v0x55d0c4aa5410_0 .net "ca", 0 0, L_0x55d0c6009a50;  1 drivers
v0x55d0c4a9d570_0 .net "cin", 0 0, L_0x55d0c6009dc0;  1 drivers
v0x55d0c4a9d610_0 .net "sum", 0 0, L_0x55d0c6009640;  1 drivers
v0x55d0c4a9f860_0 .net "w1", 0 0, L_0x55d0c60080c0;  1 drivers
v0x55d0c4a9f900_0 .net "w2", 0 0, L_0x55d0c6009700;  1 drivers
v0x55d0c4aa4d70_0 .net "w3", 0 0, L_0x55d0c6009810;  1 drivers
v0x55d0c4aa4e30_0 .net "w4", 0 0, L_0x55d0c60098d0;  1 drivers
v0x55d0c4aa3050_0 .net "w5", 0 0, L_0x55d0c6009940;  1 drivers
S_0x55d0c3e0d0b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c3e24ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6009ef0 .functor XOR 1, L_0x55d0c600a3d0, L_0x55d0c600a500, C4<0>, C4<0>;
L_0x55d0c6009f60 .functor XOR 1, L_0x55d0c6009ef0, L_0x55d0c600a630, C4<0>, C4<0>;
L_0x55d0c6009fd0 .functor AND 1, L_0x55d0c600a3d0, L_0x55d0c600a500, C4<1>, C4<1>;
L_0x55d0c600a040 .functor AND 1, L_0x55d0c600a3d0, L_0x55d0c600a630, C4<1>, C4<1>;
L_0x55d0c600a100 .functor AND 1, L_0x55d0c600a500, L_0x55d0c600a630, C4<1>, C4<1>;
L_0x55d0c600a170 .functor OR 1, L_0x55d0c6009fd0, L_0x55d0c600a040, C4<0>, C4<0>;
L_0x55d0c600a2c0 .functor OR 1, L_0x55d0c600a100, L_0x55d0c600a170, C4<0>, C4<0>;
v0x55d0c4aa1470_0 .net "a", 0 0, L_0x55d0c600a3d0;  1 drivers
v0x55d0c4aa1530_0 .net "b", 0 0, L_0x55d0c600a500;  1 drivers
v0x55d0c4a97be0_0 .net "ca", 0 0, L_0x55d0c600a2c0;  1 drivers
v0x55d0c4a9b3d0_0 .net "cin", 0 0, L_0x55d0c600a630;  1 drivers
v0x55d0c4a9b490_0 .net "sum", 0 0, L_0x55d0c6009f60;  1 drivers
v0x55d0c4a997f0_0 .net "w1", 0 0, L_0x55d0c6009ef0;  1 drivers
v0x55d0c4a998b0_0 .net "w2", 0 0, L_0x55d0c6009fd0;  1 drivers
v0x55d0c4a8d6f0_0 .net "w3", 0 0, L_0x55d0c600a040;  1 drivers
v0x55d0c4a8d7b0_0 .net "w4", 0 0, L_0x55d0c600a100;  1 drivers
v0x55d0c4a8d110_0 .net "w5", 0 0, L_0x55d0c600a170;  1 drivers
S_0x55d0c3e01a10 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c3e24ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c600a7a0 .functor XOR 1, L_0x55d0c600ad70, L_0x55d0c600aea0, C4<0>, C4<0>;
L_0x55d0c600a810 .functor XOR 1, L_0x55d0c600a7a0, L_0x55d0c600b020, C4<0>, C4<0>;
L_0x55d0c600a8d0 .functor AND 1, L_0x55d0c600ad70, L_0x55d0c600aea0, C4<1>, C4<1>;
L_0x55d0c600a9e0 .functor AND 1, L_0x55d0c600ad70, L_0x55d0c600b020, C4<1>, C4<1>;
L_0x55d0c600aaa0 .functor AND 1, L_0x55d0c600aea0, L_0x55d0c600b020, C4<1>, C4<1>;
L_0x55d0c600ab10 .functor OR 1, L_0x55d0c600a8d0, L_0x55d0c600a9e0, C4<0>, C4<0>;
L_0x55d0c600ac60 .functor OR 1, L_0x55d0c600aaa0, L_0x55d0c600ab10, C4<0>, C4<0>;
v0x55d0c4a953b0_0 .net "a", 0 0, L_0x55d0c600ad70;  1 drivers
v0x55d0c4a95470_0 .net "b", 0 0, L_0x55d0c600aea0;  1 drivers
v0x55d0c4a94cb0_0 .net "ca", 0 0, L_0x55d0c600ac60;  1 drivers
v0x55d0c4a94d50_0 .net "cin", 0 0, L_0x55d0c600b020;  1 drivers
v0x55d0c4a8ce10_0 .net "sum", 0 0, L_0x55d0c600a810;  1 drivers
v0x55d0c4a8f100_0 .net "w1", 0 0, L_0x55d0c600a7a0;  1 drivers
v0x55d0c4a8f1c0_0 .net "w2", 0 0, L_0x55d0c600a8d0;  1 drivers
v0x55d0c4a94610_0 .net "w3", 0 0, L_0x55d0c600a9e0;  1 drivers
v0x55d0c4a946d0_0 .net "w4", 0 0, L_0x55d0c600aaa0;  1 drivers
v0x55d0c4a929a0_0 .net "w5", 0 0, L_0x55d0c600ab10;  1 drivers
S_0x55d0c3df4d10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c3e24ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c600b150 .functor XOR 1, L_0x55d0c600b5f0, L_0x55d0c600b7b0, C4<0>, C4<0>;
L_0x55d0c600b1c0 .functor XOR 1, L_0x55d0c600b150, L_0x55d0c600b970, C4<0>, C4<0>;
L_0x55d0c600b230 .functor AND 1, L_0x55d0c600b5f0, L_0x55d0c600b7b0, C4<1>, C4<1>;
L_0x55d0c600b2a0 .functor AND 1, L_0x55d0c600b5f0, L_0x55d0c600b970, C4<1>, C4<1>;
L_0x55d0c600b360 .functor AND 1, L_0x55d0c600b7b0, L_0x55d0c600b970, C4<1>, C4<1>;
L_0x55d0c600b3d0 .functor OR 1, L_0x55d0c600b230, L_0x55d0c600b2a0, C4<0>, C4<0>;
L_0x55d0c600b4e0 .functor OR 1, L_0x55d0c600b360, L_0x55d0c600b3d0, C4<0>, C4<0>;
v0x55d0c4a90d10_0 .net "a", 0 0, L_0x55d0c600b5f0;  1 drivers
v0x55d0c4a87480_0 .net "b", 0 0, L_0x55d0c600b7b0;  1 drivers
v0x55d0c4a87540_0 .net "ca", 0 0, L_0x55d0c600b4e0;  1 drivers
v0x55d0c4a8ac70_0 .net "cin", 0 0, L_0x55d0c600b970;  1 drivers
v0x55d0c4a8ad30_0 .net "sum", 0 0, L_0x55d0c600b1c0;  1 drivers
v0x55d0c4a89090_0 .net "w1", 0 0, L_0x55d0c600b150;  1 drivers
v0x55d0c4a89150_0 .net "w2", 0 0, L_0x55d0c600b230;  1 drivers
v0x55d0c4a74320_0 .net "w3", 0 0, L_0x55d0c600b2a0;  1 drivers
v0x55d0c4a743e0_0 .net "w4", 0 0, L_0x55d0c600b360;  1 drivers
v0x55d0c4a73d40_0 .net "w5", 0 0, L_0x55d0c600b3d0;  1 drivers
S_0x55d0c3de9550 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c3e32930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a40b80_0 .net "a", 3 0, L_0x55d0c600e740;  1 drivers
v0x55d0c4a408d0_0 .net "b", 3 0, L_0x55d0c600e830;  1 drivers
v0x55d0c4a62d10_0 .net "ca", 3 0, L_0x55d0c600e5d0;  1 drivers
v0x55d0c4a62dd0_0 .net "cin", 3 0, L_0x55d0c600e920;  1 drivers
v0x55d0c4a625c0_0 .net "sum", 3 0, L_0x55d0c600e530;  1 drivers
L_0x55d0c600c4f0 .part L_0x55d0c600e740, 0, 1;
L_0x55d0c600c620 .part L_0x55d0c600e830, 0, 1;
L_0x55d0c600c750 .part L_0x55d0c600e920, 0, 1;
L_0x55d0c600cd60 .part L_0x55d0c600e740, 1, 1;
L_0x55d0c600ce90 .part L_0x55d0c600e830, 1, 1;
L_0x55d0c600cfc0 .part L_0x55d0c600e920, 1, 1;
L_0x55d0c600d700 .part L_0x55d0c600e740, 2, 1;
L_0x55d0c600d830 .part L_0x55d0c600e830, 2, 1;
L_0x55d0c600d9b0 .part L_0x55d0c600e920, 2, 1;
L_0x55d0c600df80 .part L_0x55d0c600e740, 3, 1;
L_0x55d0c600e140 .part L_0x55d0c600e830, 3, 1;
L_0x55d0c600e300 .part L_0x55d0c600e920, 3, 1;
L_0x55d0c600e530 .concat8 [ 1 1 1 1], L_0x55d0c600bf90, L_0x55d0c600c8f0, L_0x55d0c600d1a0, L_0x55d0c600db50;
L_0x55d0c600e5d0 .concat8 [ 1 1 1 1], L_0x55d0c600c3e0, L_0x55d0c600cc50, L_0x55d0c600d5f0, L_0x55d0c600de70;
S_0x55d0c3ddd4c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c3de9550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c600bb30 .functor XOR 1, L_0x55d0c600c4f0, L_0x55d0c600c620, C4<0>, C4<0>;
L_0x55d0c600bf90 .functor XOR 1, L_0x55d0c600bb30, L_0x55d0c600c750, C4<0>, C4<0>;
L_0x55d0c600c050 .functor AND 1, L_0x55d0c600c4f0, L_0x55d0c600c620, C4<1>, C4<1>;
L_0x55d0c600c160 .functor AND 1, L_0x55d0c600c4f0, L_0x55d0c600c750, C4<1>, C4<1>;
L_0x55d0c600c220 .functor AND 1, L_0x55d0c600c620, L_0x55d0c600c750, C4<1>, C4<1>;
L_0x55d0c600c290 .functor OR 1, L_0x55d0c600c050, L_0x55d0c600c160, C4<0>, C4<0>;
L_0x55d0c600c3e0 .functor OR 1, L_0x55d0c600c220, L_0x55d0c600c290, C4<0>, C4<0>;
v0x55d0c4a7baa0_0 .net "a", 0 0, L_0x55d0c600c4f0;  1 drivers
v0x55d0c4a7bb60_0 .net "b", 0 0, L_0x55d0c600c620;  1 drivers
v0x55d0c4a83df0_0 .net "ca", 0 0, L_0x55d0c600c3e0;  1 drivers
v0x55d0c4a836f0_0 .net "cin", 0 0, L_0x55d0c600c750;  1 drivers
v0x55d0c4a83790_0 .net "sum", 0 0, L_0x55d0c600bf90;  1 drivers
v0x55d0c4a7b850_0 .net "w1", 0 0, L_0x55d0c600bb30;  1 drivers
v0x55d0c4a7b8f0_0 .net "w2", 0 0, L_0x55d0c600c050;  1 drivers
v0x55d0c4a7db40_0 .net "w3", 0 0, L_0x55d0c600c160;  1 drivers
v0x55d0c4a7dc00_0 .net "w4", 0 0, L_0x55d0c600c220;  1 drivers
v0x55d0c4a83050_0 .net "w5", 0 0, L_0x55d0c600c290;  1 drivers
S_0x55d0c3dd1d00 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c3de9550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c600c880 .functor XOR 1, L_0x55d0c600cd60, L_0x55d0c600ce90, C4<0>, C4<0>;
L_0x55d0c600c8f0 .functor XOR 1, L_0x55d0c600c880, L_0x55d0c600cfc0, C4<0>, C4<0>;
L_0x55d0c600c960 .functor AND 1, L_0x55d0c600cd60, L_0x55d0c600ce90, C4<1>, C4<1>;
L_0x55d0c600c9d0 .functor AND 1, L_0x55d0c600cd60, L_0x55d0c600cfc0, C4<1>, C4<1>;
L_0x55d0c600ca90 .functor AND 1, L_0x55d0c600ce90, L_0x55d0c600cfc0, C4<1>, C4<1>;
L_0x55d0c600cb00 .functor OR 1, L_0x55d0c600c960, L_0x55d0c600c9d0, C4<0>, C4<0>;
L_0x55d0c600cc50 .functor OR 1, L_0x55d0c600ca90, L_0x55d0c600cb00, C4<0>, C4<0>;
v0x55d0c4a81330_0 .net "a", 0 0, L_0x55d0c600cd60;  1 drivers
v0x55d0c4a813f0_0 .net "b", 0 0, L_0x55d0c600ce90;  1 drivers
v0x55d0c4a7f750_0 .net "ca", 0 0, L_0x55d0c600cc50;  1 drivers
v0x55d0c4a75ec0_0 .net "cin", 0 0, L_0x55d0c600cfc0;  1 drivers
v0x55d0c4a75f80_0 .net "sum", 0 0, L_0x55d0c600c8f0;  1 drivers
v0x55d0c4a796b0_0 .net "w1", 0 0, L_0x55d0c600c880;  1 drivers
v0x55d0c4a79770_0 .net "w2", 0 0, L_0x55d0c600c960;  1 drivers
v0x55d0c4a77ad0_0 .net "w3", 0 0, L_0x55d0c600c9d0;  1 drivers
v0x55d0c4a77b90_0 .net "w4", 0 0, L_0x55d0c600ca90;  1 drivers
v0x55d0c4a6ba80_0 .net "w5", 0 0, L_0x55d0c600cb00;  1 drivers
S_0x55d0c3dc4620 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c3de9550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c600d130 .functor XOR 1, L_0x55d0c600d700, L_0x55d0c600d830, C4<0>, C4<0>;
L_0x55d0c600d1a0 .functor XOR 1, L_0x55d0c600d130, L_0x55d0c600d9b0, C4<0>, C4<0>;
L_0x55d0c600d260 .functor AND 1, L_0x55d0c600d700, L_0x55d0c600d830, C4<1>, C4<1>;
L_0x55d0c600d370 .functor AND 1, L_0x55d0c600d700, L_0x55d0c600d9b0, C4<1>, C4<1>;
L_0x55d0c600d430 .functor AND 1, L_0x55d0c600d830, L_0x55d0c600d9b0, C4<1>, C4<1>;
L_0x55d0c600d4a0 .functor OR 1, L_0x55d0c600d260, L_0x55d0c600d370, C4<0>, C4<0>;
L_0x55d0c600d5f0 .functor OR 1, L_0x55d0c600d430, L_0x55d0c600d4a0, C4<0>, C4<0>;
v0x55d0c4a6b340_0 .net "a", 0 0, L_0x55d0c600d700;  1 drivers
v0x55d0c4a6b400_0 .net "b", 0 0, L_0x55d0c600d830;  1 drivers
v0x55d0c4a73690_0 .net "ca", 0 0, L_0x55d0c600d5f0;  1 drivers
v0x55d0c4a73730_0 .net "cin", 0 0, L_0x55d0c600d9b0;  1 drivers
v0x55d0c4a72f90_0 .net "sum", 0 0, L_0x55d0c600d1a0;  1 drivers
v0x55d0c4a6b0f0_0 .net "w1", 0 0, L_0x55d0c600d130;  1 drivers
v0x55d0c4a6b1b0_0 .net "w2", 0 0, L_0x55d0c600d260;  1 drivers
v0x55d0c4a6d3e0_0 .net "w3", 0 0, L_0x55d0c600d370;  1 drivers
v0x55d0c4a6d4a0_0 .net "w4", 0 0, L_0x55d0c600d430;  1 drivers
v0x55d0c4a729a0_0 .net "w5", 0 0, L_0x55d0c600d4a0;  1 drivers
S_0x55d0c3dba750 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c3de9550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c600dae0 .functor XOR 1, L_0x55d0c600df80, L_0x55d0c600e140, C4<0>, C4<0>;
L_0x55d0c600db50 .functor XOR 1, L_0x55d0c600dae0, L_0x55d0c600e300, C4<0>, C4<0>;
L_0x55d0c600dbc0 .functor AND 1, L_0x55d0c600df80, L_0x55d0c600e140, C4<1>, C4<1>;
L_0x55d0c600dc30 .functor AND 1, L_0x55d0c600df80, L_0x55d0c600e300, C4<1>, C4<1>;
L_0x55d0c600dcf0 .functor AND 1, L_0x55d0c600e140, L_0x55d0c600e300, C4<1>, C4<1>;
L_0x55d0c600dd60 .functor OR 1, L_0x55d0c600dbc0, L_0x55d0c600dc30, C4<0>, C4<0>;
L_0x55d0c600de70 .functor OR 1, L_0x55d0c600dcf0, L_0x55d0c600dd60, C4<0>, C4<0>;
v0x55d0c4a70bd0_0 .net "a", 0 0, L_0x55d0c600df80;  1 drivers
v0x55d0c4a6eff0_0 .net "b", 0 0, L_0x55d0c600e140;  1 drivers
v0x55d0c4a6f0b0_0 .net "ca", 0 0, L_0x55d0c600de70;  1 drivers
v0x55d0c4a65760_0 .net "cin", 0 0, L_0x55d0c600e300;  1 drivers
v0x55d0c4a65820_0 .net "sum", 0 0, L_0x55d0c600db50;  1 drivers
v0x55d0c4a68f50_0 .net "w1", 0 0, L_0x55d0c600dae0;  1 drivers
v0x55d0c4a69010_0 .net "w2", 0 0, L_0x55d0c600dbc0;  1 drivers
v0x55d0c4a67370_0 .net "w3", 0 0, L_0x55d0c600dc30;  1 drivers
v0x55d0c4a67430_0 .net "w4", 0 0, L_0x55d0c600dcf0;  1 drivers
v0x55d0c4a41060_0 .net "w5", 0 0, L_0x55d0c600dd60;  1 drivers
S_0x55d0c3daf690 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c3e3e0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4993780_0 .net "a", 7 0, L_0x55d0c60145e0;  1 drivers
v0x55d0c4993590_0 .net "b", 7 0, L_0x55d0c60146d0;  1 drivers
v0x55d0c49d80d0_0 .net "ca", 7 0, L_0x55d0c6014450;  1 drivers
v0x55d0c49d8190_0 .net "cin", 7 0, L_0x55d0c60147c0;  1 drivers
v0x55d0c4a1d2f0_0 .net "sum", 7 0, L_0x55d0c6014310;  1 drivers
L_0x55d0c6011670 .part L_0x55d0c60145e0, 0, 4;
L_0x55d0c6011710 .part L_0x55d0c60146d0, 0, 4;
L_0x55d0c60117b0 .part L_0x55d0c60147c0, 0, 4;
L_0x55d0c6014000 .part L_0x55d0c60145e0, 4, 4;
L_0x55d0c60140f0 .part L_0x55d0c60146d0, 4, 4;
L_0x55d0c60141e0 .part L_0x55d0c60147c0, 4, 4;
L_0x55d0c6014310 .concat8 [ 4 4 0 0], L_0x55d0c6011460, L_0x55d0c6013df0;
L_0x55d0c6014450 .concat8 [ 4 4 0 0], L_0x55d0c6011500, L_0x55d0c6013e90;
S_0x55d0c3da4e90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c3daf690;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a46430_0 .net "a", 3 0, L_0x55d0c6011670;  1 drivers
v0x55d0c4a44850_0 .net "b", 3 0, L_0x55d0c6011710;  1 drivers
v0x55d0c4a2fae0_0 .net "ca", 3 0, L_0x55d0c6011500;  1 drivers
v0x55d0c4a2fba0_0 .net "cin", 3 0, L_0x55d0c60117b0;  1 drivers
v0x55d0c4a2f450_0 .net "sum", 3 0, L_0x55d0c6011460;  1 drivers
L_0x55d0c600f420 .part L_0x55d0c6011670, 0, 1;
L_0x55d0c600f550 .part L_0x55d0c6011710, 0, 1;
L_0x55d0c600f680 .part L_0x55d0c60117b0, 0, 1;
L_0x55d0c600fc90 .part L_0x55d0c6011670, 1, 1;
L_0x55d0c600fdc0 .part L_0x55d0c6011710, 1, 1;
L_0x55d0c600fef0 .part L_0x55d0c60117b0, 1, 1;
L_0x55d0c6010630 .part L_0x55d0c6011670, 2, 1;
L_0x55d0c6010760 .part L_0x55d0c6011710, 2, 1;
L_0x55d0c60108e0 .part L_0x55d0c60117b0, 2, 1;
L_0x55d0c6010eb0 .part L_0x55d0c6011670, 3, 1;
L_0x55d0c6011070 .part L_0x55d0c6011710, 3, 1;
L_0x55d0c6011230 .part L_0x55d0c60117b0, 3, 1;
L_0x55d0c6011460 .concat8 [ 1 1 1 1], L_0x55d0c600ef00, L_0x55d0c600f820, L_0x55d0c60100d0, L_0x55d0c6010a80;
L_0x55d0c6011500 .concat8 [ 1 1 1 1], L_0x55d0c600f310, L_0x55d0c600fb80, L_0x55d0c6010520, L_0x55d0c6010da0;
S_0x55d0c3d9b490 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c3da4e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c600e4c0 .functor XOR 1, L_0x55d0c600f420, L_0x55d0c600f550, C4<0>, C4<0>;
L_0x55d0c600ef00 .functor XOR 1, L_0x55d0c600e4c0, L_0x55d0c600f680, C4<0>, C4<0>;
L_0x55d0c600efc0 .functor AND 1, L_0x55d0c600f420, L_0x55d0c600f550, C4<1>, C4<1>;
L_0x55d0c600f0d0 .functor AND 1, L_0x55d0c600f420, L_0x55d0c600f680, C4<1>, C4<1>;
L_0x55d0c600f190 .functor AND 1, L_0x55d0c600f550, L_0x55d0c600f680, C4<1>, C4<1>;
L_0x55d0c600f200 .functor OR 1, L_0x55d0c600efc0, L_0x55d0c600f0d0, C4<0>, C4<0>;
L_0x55d0c600f310 .functor OR 1, L_0x55d0c600f190, L_0x55d0c600f200, C4<0>, C4<0>;
v0x55d0c4a50f20_0 .net "a", 0 0, L_0x55d0c600f420;  1 drivers
v0x55d0c4a50fc0_0 .net "b", 0 0, L_0x55d0c600f550;  1 drivers
v0x55d0c4a59610_0 .net "ca", 0 0, L_0x55d0c600f310;  1 drivers
v0x55d0c4a58f80_0 .net "cin", 0 0, L_0x55d0c600f680;  1 drivers
v0x55d0c4a59040_0 .net "sum", 0 0, L_0x55d0c600ef00;  1 drivers
v0x55d0c4a612d0_0 .net "w1", 0 0, L_0x55d0c600e4c0;  1 drivers
v0x55d0c4a61390_0 .net "w2", 0 0, L_0x55d0c600efc0;  1 drivers
v0x55d0c4a60bd0_0 .net "w3", 0 0, L_0x55d0c600f0d0;  1 drivers
v0x55d0c4a60c90_0 .net "w4", 0 0, L_0x55d0c600f190;  1 drivers
v0x55d0c4a58d30_0 .net "w5", 0 0, L_0x55d0c600f200;  1 drivers
S_0x55d0c3d90c90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c3da4e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c600f7b0 .functor XOR 1, L_0x55d0c600fc90, L_0x55d0c600fdc0, C4<0>, C4<0>;
L_0x55d0c600f820 .functor XOR 1, L_0x55d0c600f7b0, L_0x55d0c600fef0, C4<0>, C4<0>;
L_0x55d0c600f890 .functor AND 1, L_0x55d0c600fc90, L_0x55d0c600fdc0, C4<1>, C4<1>;
L_0x55d0c600f900 .functor AND 1, L_0x55d0c600fc90, L_0x55d0c600fef0, C4<1>, C4<1>;
L_0x55d0c600f9c0 .functor AND 1, L_0x55d0c600fdc0, L_0x55d0c600fef0, C4<1>, C4<1>;
L_0x55d0c600fa30 .functor OR 1, L_0x55d0c600f890, L_0x55d0c600f900, C4<0>, C4<0>;
L_0x55d0c600fb80 .functor OR 1, L_0x55d0c600f9c0, L_0x55d0c600fa30, C4<0>, C4<0>;
v0x55d0c4a5b020_0 .net "a", 0 0, L_0x55d0c600fc90;  1 drivers
v0x55d0c4a5b0e0_0 .net "b", 0 0, L_0x55d0c600fdc0;  1 drivers
v0x55d0c4a60530_0 .net "ca", 0 0, L_0x55d0c600fb80;  1 drivers
v0x55d0c4a5e810_0 .net "cin", 0 0, L_0x55d0c600fef0;  1 drivers
v0x55d0c4a5e8b0_0 .net "sum", 0 0, L_0x55d0c600f820;  1 drivers
v0x55d0c4a5cc30_0 .net "w1", 0 0, L_0x55d0c600f7b0;  1 drivers
v0x55d0c4a5ccd0_0 .net "w2", 0 0, L_0x55d0c600f890;  1 drivers
v0x55d0c4a533a0_0 .net "w3", 0 0, L_0x55d0c600f900;  1 drivers
v0x55d0c4a53460_0 .net "w4", 0 0, L_0x55d0c600f9c0;  1 drivers
v0x55d0c4a56b90_0 .net "w5", 0 0, L_0x55d0c600fa30;  1 drivers
S_0x55d0c56a33d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c3da4e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6010060 .functor XOR 1, L_0x55d0c6010630, L_0x55d0c6010760, C4<0>, C4<0>;
L_0x55d0c60100d0 .functor XOR 1, L_0x55d0c6010060, L_0x55d0c60108e0, C4<0>, C4<0>;
L_0x55d0c6010190 .functor AND 1, L_0x55d0c6010630, L_0x55d0c6010760, C4<1>, C4<1>;
L_0x55d0c60102a0 .functor AND 1, L_0x55d0c6010630, L_0x55d0c60108e0, C4<1>, C4<1>;
L_0x55d0c6010360 .functor AND 1, L_0x55d0c6010760, L_0x55d0c60108e0, C4<1>, C4<1>;
L_0x55d0c60103d0 .functor OR 1, L_0x55d0c6010190, L_0x55d0c60102a0, C4<0>, C4<0>;
L_0x55d0c6010520 .functor OR 1, L_0x55d0c6010360, L_0x55d0c60103d0, C4<0>, C4<0>;
v0x55d0c4a54fb0_0 .net "a", 0 0, L_0x55d0c6010630;  1 drivers
v0x55d0c4a55050_0 .net "b", 0 0, L_0x55d0c6010760;  1 drivers
v0x55d0c4a48eb0_0 .net "ca", 0 0, L_0x55d0c6010520;  1 drivers
v0x55d0c4a48820_0 .net "cin", 0 0, L_0x55d0c60108e0;  1 drivers
v0x55d0c4a488c0_0 .net "sum", 0 0, L_0x55d0c60100d0;  1 drivers
v0x55d0c4a50b70_0 .net "w1", 0 0, L_0x55d0c6010060;  1 drivers
v0x55d0c4a50c10_0 .net "w2", 0 0, L_0x55d0c6010190;  1 drivers
v0x55d0c4a50470_0 .net "w3", 0 0, L_0x55d0c60102a0;  1 drivers
v0x55d0c4a50530_0 .net "w4", 0 0, L_0x55d0c6010360;  1 drivers
v0x55d0c4a485d0_0 .net "w5", 0 0, L_0x55d0c60103d0;  1 drivers
S_0x55d0c51c3f00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c3da4e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6010a10 .functor XOR 1, L_0x55d0c6010eb0, L_0x55d0c6011070, C4<0>, C4<0>;
L_0x55d0c6010a80 .functor XOR 1, L_0x55d0c6010a10, L_0x55d0c6011230, C4<0>, C4<0>;
L_0x55d0c6010af0 .functor AND 1, L_0x55d0c6010eb0, L_0x55d0c6011070, C4<1>, C4<1>;
L_0x55d0c6010b60 .functor AND 1, L_0x55d0c6010eb0, L_0x55d0c6011230, C4<1>, C4<1>;
L_0x55d0c6010c20 .functor AND 1, L_0x55d0c6011070, L_0x55d0c6011230, C4<1>, C4<1>;
L_0x55d0c6010c90 .functor OR 1, L_0x55d0c6010af0, L_0x55d0c6010b60, C4<0>, C4<0>;
L_0x55d0c6010da0 .functor OR 1, L_0x55d0c6010c20, L_0x55d0c6010c90, C4<0>, C4<0>;
v0x55d0c4a48690_0 .net "a", 0 0, L_0x55d0c6010eb0;  1 drivers
v0x55d0c4a4a8c0_0 .net "b", 0 0, L_0x55d0c6011070;  1 drivers
v0x55d0c4a4a980_0 .net "ca", 0 0, L_0x55d0c6010da0;  1 drivers
v0x55d0c4a4fdd0_0 .net "cin", 0 0, L_0x55d0c6011230;  1 drivers
v0x55d0c4a4fe90_0 .net "sum", 0 0, L_0x55d0c6010a80;  1 drivers
v0x55d0c4a4e0b0_0 .net "w1", 0 0, L_0x55d0c6010a10;  1 drivers
v0x55d0c4a4e170_0 .net "w2", 0 0, L_0x55d0c6010af0;  1 drivers
v0x55d0c4a4c4d0_0 .net "w3", 0 0, L_0x55d0c6010b60;  1 drivers
v0x55d0c4a4c590_0 .net "w4", 0 0, L_0x55d0c6010c20;  1 drivers
v0x55d0c4a42cf0_0 .net "w5", 0 0, L_0x55d0c6010c90;  1 drivers
S_0x55d0c4a1e1e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c3daf690;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a20f20_0 .net "a", 3 0, L_0x55d0c6014000;  1 drivers
v0x55d0c4a24710_0 .net "b", 3 0, L_0x55d0c60140f0;  1 drivers
v0x55d0c4a22b30_0 .net "ca", 3 0, L_0x55d0c6013e90;  1 drivers
v0x55d0c4a22bf0_0 .net "cin", 3 0, L_0x55d0c60141e0;  1 drivers
v0x55d0c4908e10_0 .net "sum", 3 0, L_0x55d0c6013df0;  1 drivers
L_0x55d0c6011db0 .part L_0x55d0c6014000, 0, 1;
L_0x55d0c6011ee0 .part L_0x55d0c60140f0, 0, 1;
L_0x55d0c6012010 .part L_0x55d0c60141e0, 0, 1;
L_0x55d0c6012620 .part L_0x55d0c6014000, 1, 1;
L_0x55d0c6012750 .part L_0x55d0c60140f0, 1, 1;
L_0x55d0c6012880 .part L_0x55d0c60141e0, 1, 1;
L_0x55d0c6012fc0 .part L_0x55d0c6014000, 2, 1;
L_0x55d0c60130f0 .part L_0x55d0c60140f0, 2, 1;
L_0x55d0c6013270 .part L_0x55d0c60141e0, 2, 1;
L_0x55d0c6013840 .part L_0x55d0c6014000, 3, 1;
L_0x55d0c6013a00 .part L_0x55d0c60140f0, 3, 1;
L_0x55d0c6013bc0 .part L_0x55d0c60141e0, 3, 1;
L_0x55d0c6013df0 .concat8 [ 1 1 1 1], L_0x55d0c6011850, L_0x55d0c60121b0, L_0x55d0c6012a60, L_0x55d0c6013410;
L_0x55d0c6013e90 .concat8 [ 1 1 1 1], L_0x55d0c6011ca0, L_0x55d0c6012510, L_0x55d0c6012eb0, L_0x55d0c6013730;
S_0x55d0c4de8e50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a1e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60113f0 .functor XOR 1, L_0x55d0c6011db0, L_0x55d0c6011ee0, C4<0>, C4<0>;
L_0x55d0c6011850 .functor XOR 1, L_0x55d0c60113f0, L_0x55d0c6012010, C4<0>, C4<0>;
L_0x55d0c6011910 .functor AND 1, L_0x55d0c6011db0, L_0x55d0c6011ee0, C4<1>, C4<1>;
L_0x55d0c6011a20 .functor AND 1, L_0x55d0c6011db0, L_0x55d0c6012010, C4<1>, C4<1>;
L_0x55d0c6011ae0 .functor AND 1, L_0x55d0c6011ee0, L_0x55d0c6012010, C4<1>, C4<1>;
L_0x55d0c6011b50 .functor OR 1, L_0x55d0c6011910, L_0x55d0c6011a20, C4<0>, C4<0>;
L_0x55d0c6011ca0 .functor OR 1, L_0x55d0c6011ae0, L_0x55d0c6011b50, C4<0>, C4<0>;
v0x55d0c4a40280_0 .net "a", 0 0, L_0x55d0c6011db0;  1 drivers
v0x55d0c4a40320_0 .net "b", 0 0, L_0x55d0c6011ee0;  1 drivers
v0x55d0c4a3fb80_0 .net "ca", 0 0, L_0x55d0c6011ca0;  1 drivers
v0x55d0c4a2f200_0 .net "cin", 0 0, L_0x55d0c6012010;  1 drivers
v0x55d0c4a2f2a0_0 .net "sum", 0 0, L_0x55d0c6011850;  1 drivers
v0x55d0c4a378f0_0 .net "w1", 0 0, L_0x55d0c60113f0;  1 drivers
v0x55d0c4a37990_0 .net "w2", 0 0, L_0x55d0c6011910;  1 drivers
v0x55d0c4a37260_0 .net "w3", 0 0, L_0x55d0c6011a20;  1 drivers
v0x55d0c4a37320_0 .net "w4", 0 0, L_0x55d0c6011ae0;  1 drivers
v0x55d0c4a3f5b0_0 .net "w5", 0 0, L_0x55d0c6011b50;  1 drivers
S_0x55d0c4d5f000 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a1e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6012140 .functor XOR 1, L_0x55d0c6012620, L_0x55d0c6012750, C4<0>, C4<0>;
L_0x55d0c60121b0 .functor XOR 1, L_0x55d0c6012140, L_0x55d0c6012880, C4<0>, C4<0>;
L_0x55d0c6012220 .functor AND 1, L_0x55d0c6012620, L_0x55d0c6012750, C4<1>, C4<1>;
L_0x55d0c6012290 .functor AND 1, L_0x55d0c6012620, L_0x55d0c6012880, C4<1>, C4<1>;
L_0x55d0c6012350 .functor AND 1, L_0x55d0c6012750, L_0x55d0c6012880, C4<1>, C4<1>;
L_0x55d0c60123c0 .functor OR 1, L_0x55d0c6012220, L_0x55d0c6012290, C4<0>, C4<0>;
L_0x55d0c6012510 .functor OR 1, L_0x55d0c6012350, L_0x55d0c60123c0, C4<0>, C4<0>;
v0x55d0c4a3eeb0_0 .net "a", 0 0, L_0x55d0c6012620;  1 drivers
v0x55d0c4a3ef50_0 .net "b", 0 0, L_0x55d0c6012750;  1 drivers
v0x55d0c4a37010_0 .net "ca", 0 0, L_0x55d0c6012510;  1 drivers
v0x55d0c4a39300_0 .net "cin", 0 0, L_0x55d0c6012880;  1 drivers
v0x55d0c4a393c0_0 .net "sum", 0 0, L_0x55d0c60121b0;  1 drivers
v0x55d0c4a3e810_0 .net "w1", 0 0, L_0x55d0c6012140;  1 drivers
v0x55d0c4a3e8d0_0 .net "w2", 0 0, L_0x55d0c6012220;  1 drivers
v0x55d0c4a3caf0_0 .net "w3", 0 0, L_0x55d0c6012290;  1 drivers
v0x55d0c4a3cbb0_0 .net "w4", 0 0, L_0x55d0c6012350;  1 drivers
v0x55d0c4a3af10_0 .net "w5", 0 0, L_0x55d0c60123c0;  1 drivers
S_0x55d0c4bbed60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a1e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60129f0 .functor XOR 1, L_0x55d0c6012fc0, L_0x55d0c60130f0, C4<0>, C4<0>;
L_0x55d0c6012a60 .functor XOR 1, L_0x55d0c60129f0, L_0x55d0c6013270, C4<0>, C4<0>;
L_0x55d0c6012b20 .functor AND 1, L_0x55d0c6012fc0, L_0x55d0c60130f0, C4<1>, C4<1>;
L_0x55d0c6012c30 .functor AND 1, L_0x55d0c6012fc0, L_0x55d0c6013270, C4<1>, C4<1>;
L_0x55d0c6012cf0 .functor AND 1, L_0x55d0c60130f0, L_0x55d0c6013270, C4<1>, C4<1>;
L_0x55d0c6012d60 .functor OR 1, L_0x55d0c6012b20, L_0x55d0c6012c30, C4<0>, C4<0>;
L_0x55d0c6012eb0 .functor OR 1, L_0x55d0c6012cf0, L_0x55d0c6012d60, C4<0>, C4<0>;
v0x55d0c4a31680_0 .net "a", 0 0, L_0x55d0c6012fc0;  1 drivers
v0x55d0c4a31720_0 .net "b", 0 0, L_0x55d0c60130f0;  1 drivers
v0x55d0c4a34e70_0 .net "ca", 0 0, L_0x55d0c6012eb0;  1 drivers
v0x55d0c4a33290_0 .net "cin", 0 0, L_0x55d0c6013270;  1 drivers
v0x55d0c4a33330_0 .net "sum", 0 0, L_0x55d0c6012a60;  1 drivers
v0x55d0c4a27190_0 .net "w1", 0 0, L_0x55d0c60129f0;  1 drivers
v0x55d0c4a27230_0 .net "w2", 0 0, L_0x55d0c6012b20;  1 drivers
v0x55d0c4a26b00_0 .net "w3", 0 0, L_0x55d0c6012c30;  1 drivers
v0x55d0c4a26bc0_0 .net "w4", 0 0, L_0x55d0c6012cf0;  1 drivers
v0x55d0c4a2ee50_0 .net "w5", 0 0, L_0x55d0c6012d60;  1 drivers
S_0x55d0c57c8af0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a1e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60133a0 .functor XOR 1, L_0x55d0c6013840, L_0x55d0c6013a00, C4<0>, C4<0>;
L_0x55d0c6013410 .functor XOR 1, L_0x55d0c60133a0, L_0x55d0c6013bc0, C4<0>, C4<0>;
L_0x55d0c6013480 .functor AND 1, L_0x55d0c6013840, L_0x55d0c6013a00, C4<1>, C4<1>;
L_0x55d0c60134f0 .functor AND 1, L_0x55d0c6013840, L_0x55d0c6013bc0, C4<1>, C4<1>;
L_0x55d0c60135b0 .functor AND 1, L_0x55d0c6013a00, L_0x55d0c6013bc0, C4<1>, C4<1>;
L_0x55d0c6013620 .functor OR 1, L_0x55d0c6013480, L_0x55d0c60134f0, C4<0>, C4<0>;
L_0x55d0c6013730 .functor OR 1, L_0x55d0c60135b0, L_0x55d0c6013620, C4<0>, C4<0>;
v0x55d0c4a2e750_0 .net "a", 0 0, L_0x55d0c6013840;  1 drivers
v0x55d0c4a2e7f0_0 .net "b", 0 0, L_0x55d0c6013a00;  1 drivers
v0x55d0c4a268b0_0 .net "ca", 0 0, L_0x55d0c6013730;  1 drivers
v0x55d0c4a28ba0_0 .net "cin", 0 0, L_0x55d0c6013bc0;  1 drivers
v0x55d0c4a28c60_0 .net "sum", 0 0, L_0x55d0c6013410;  1 drivers
v0x55d0c4a2e0b0_0 .net "w1", 0 0, L_0x55d0c60133a0;  1 drivers
v0x55d0c4a2e170_0 .net "w2", 0 0, L_0x55d0c6013480;  1 drivers
v0x55d0c4a2c390_0 .net "w3", 0 0, L_0x55d0c60134f0;  1 drivers
v0x55d0c4a2c450_0 .net "w4", 0 0, L_0x55d0c60135b0;  1 drivers
v0x55d0c4a2a7b0_0 .net "w5", 0 0, L_0x55d0c6013620;  1 drivers
S_0x55d0c57c8500 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c3e4a350;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c499b8c0_0 .net "a", 15 0, L_0x55d0c6020070;  1 drivers
v0x55d0c499dbb0_0 .net "b", 15 0, L_0x55d0c6020160;  1 drivers
v0x55d0c49a30c0_0 .net "ca", 15 0, L_0x55d0c601fee0;  1 drivers
v0x55d0c49a3180_0 .net "cin", 15 0, L_0x55d0c6020250;  1 drivers
v0x55d0c49a13a0_0 .net "sum", 15 0, L_0x55d0c601fda0;  1 drivers
L_0x55d0c601a3b0 .part L_0x55d0c6020070, 0, 8;
L_0x55d0c601a450 .part L_0x55d0c6020160, 0, 8;
L_0x55d0c601a4f0 .part L_0x55d0c6020250, 0, 8;
L_0x55d0c601fad0 .part L_0x55d0c6020070, 8, 8;
L_0x55d0c601fbc0 .part L_0x55d0c6020160, 8, 8;
L_0x55d0c601fcb0 .part L_0x55d0c6020250, 8, 8;
L_0x55d0c601fda0 .concat8 [ 8 8 0 0], L_0x55d0c601a0e0, L_0x55d0c601f800;
L_0x55d0c601fee0 .concat8 [ 8 8 0 0], L_0x55d0c601a220, L_0x55d0c601f940;
S_0x55d0c546fdf0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c57c8500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c49e0100_0 .net "a", 7 0, L_0x55d0c601a3b0;  1 drivers
v0x55d0c49e23f0_0 .net "b", 7 0, L_0x55d0c601a450;  1 drivers
v0x55d0c49e7900_0 .net "ca", 7 0, L_0x55d0c601a220;  1 drivers
v0x55d0c49e79c0_0 .net "cin", 7 0, L_0x55d0c601a4f0;  1 drivers
v0x55d0c49e5be0_0 .net "sum", 7 0, L_0x55d0c601a0e0;  1 drivers
L_0x55d0c60174d0 .part L_0x55d0c601a3b0, 0, 4;
L_0x55d0c6017570 .part L_0x55d0c601a450, 0, 4;
L_0x55d0c6017610 .part L_0x55d0c601a4f0, 0, 4;
L_0x55d0c6019e60 .part L_0x55d0c601a3b0, 4, 4;
L_0x55d0c6019f50 .part L_0x55d0c601a450, 4, 4;
L_0x55d0c6019ff0 .part L_0x55d0c601a4f0, 4, 4;
L_0x55d0c601a0e0 .concat8 [ 4 4 0 0], L_0x55d0c60172c0, L_0x55d0c6019c50;
L_0x55d0c601a220 .concat8 [ 4 4 0 0], L_0x55d0c6017360, L_0x55d0c6019cf0;
S_0x55d0c5474e30 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c546fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a02070_0 .net "a", 3 0, L_0x55d0c60174d0;  1 drivers
v0x55d0c4a0a3c0_0 .net "b", 3 0, L_0x55d0c6017570;  1 drivers
v0x55d0c4a09cc0_0 .net "ca", 3 0, L_0x55d0c6017360;  1 drivers
v0x55d0c4a09d80_0 .net "cin", 3 0, L_0x55d0c6017610;  1 drivers
v0x55d0c4a01e20_0 .net "sum", 3 0, L_0x55d0c60172c0;  1 drivers
L_0x55d0c6015280 .part L_0x55d0c60174d0, 0, 1;
L_0x55d0c60153b0 .part L_0x55d0c6017570, 0, 1;
L_0x55d0c60154e0 .part L_0x55d0c6017610, 0, 1;
L_0x55d0c6015af0 .part L_0x55d0c60174d0, 1, 1;
L_0x55d0c6015c20 .part L_0x55d0c6017570, 1, 1;
L_0x55d0c6015d50 .part L_0x55d0c6017610, 1, 1;
L_0x55d0c6016490 .part L_0x55d0c60174d0, 2, 1;
L_0x55d0c60165c0 .part L_0x55d0c6017570, 2, 1;
L_0x55d0c6016740 .part L_0x55d0c6017610, 2, 1;
L_0x55d0c6016d10 .part L_0x55d0c60174d0, 3, 1;
L_0x55d0c6016ed0 .part L_0x55d0c6017570, 3, 1;
L_0x55d0c6017090 .part L_0x55d0c6017610, 3, 1;
L_0x55d0c60172c0 .concat8 [ 1 1 1 1], L_0x55d0c6014d60, L_0x55d0c6015680, L_0x55d0c6015f30, L_0x55d0c60168e0;
L_0x55d0c6017360 .concat8 [ 1 1 1 1], L_0x55d0c6015170, L_0x55d0c60159e0, L_0x55d0c6016380, L_0x55d0c6016c00;
S_0x55d0c5474a50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5474e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6013d80 .functor XOR 1, L_0x55d0c6015280, L_0x55d0c60153b0, C4<0>, C4<0>;
L_0x55d0c6014d60 .functor XOR 1, L_0x55d0c6013d80, L_0x55d0c60154e0, C4<0>, C4<0>;
L_0x55d0c6014e20 .functor AND 1, L_0x55d0c6015280, L_0x55d0c60153b0, C4<1>, C4<1>;
L_0x55d0c6014f30 .functor AND 1, L_0x55d0c6015280, L_0x55d0c60154e0, C4<1>, C4<1>;
L_0x55d0c6014ff0 .functor AND 1, L_0x55d0c60153b0, L_0x55d0c60154e0, C4<1>, C4<1>;
L_0x55d0c6015060 .functor OR 1, L_0x55d0c6014e20, L_0x55d0c6014f30, C4<0>, C4<0>;
L_0x55d0c6015170 .functor OR 1, L_0x55d0c6014ff0, L_0x55d0c6015060, C4<0>, C4<0>;
v0x55d0c49fa800_0 .net "a", 0 0, L_0x55d0c6015280;  1 drivers
v0x55d0c49fa8a0_0 .net "b", 0 0, L_0x55d0c60153b0;  1 drivers
v0x55d0c49fa3d0_0 .net "ca", 0 0, L_0x55d0c6015170;  1 drivers
v0x55d0c49fa120_0 .net "cin", 0 0, L_0x55d0c60154e0;  1 drivers
v0x55d0c49fa1c0_0 .net "sum", 0 0, L_0x55d0c6014d60;  1 drivers
v0x55d0c4a1c560_0 .net "w1", 0 0, L_0x55d0c6013d80;  1 drivers
v0x55d0c4a1c600_0 .net "w2", 0 0, L_0x55d0c6014e20;  1 drivers
v0x55d0c4a1be10_0 .net "w3", 0 0, L_0x55d0c6014f30;  1 drivers
v0x55d0c4a1beb0_0 .net "w4", 0 0, L_0x55d0c6014ff0;  1 drivers
v0x55d0c49f9e80_0 .net "w5", 0 0, L_0x55d0c6015060;  1 drivers
S_0x55d0c546f9d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5474e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6015610 .functor XOR 1, L_0x55d0c6015af0, L_0x55d0c6015c20, C4<0>, C4<0>;
L_0x55d0c6015680 .functor XOR 1, L_0x55d0c6015610, L_0x55d0c6015d50, C4<0>, C4<0>;
L_0x55d0c60156f0 .functor AND 1, L_0x55d0c6015af0, L_0x55d0c6015c20, C4<1>, C4<1>;
L_0x55d0c6015760 .functor AND 1, L_0x55d0c6015af0, L_0x55d0c6015d50, C4<1>, C4<1>;
L_0x55d0c6015820 .functor AND 1, L_0x55d0c6015c20, L_0x55d0c6015d50, C4<1>, C4<1>;
L_0x55d0c6015890 .functor OR 1, L_0x55d0c60156f0, L_0x55d0c6015760, C4<0>, C4<0>;
L_0x55d0c60159e0 .functor OR 1, L_0x55d0c6015820, L_0x55d0c6015890, C4<0>, C4<0>;
v0x55d0c4a0b050_0 .net "a", 0 0, L_0x55d0c6015af0;  1 drivers
v0x55d0c4a0b0f0_0 .net "b", 0 0, L_0x55d0c6015c20;  1 drivers
v0x55d0c4a0a9c0_0 .net "ca", 0 0, L_0x55d0c60159e0;  1 drivers
v0x55d0c4a1b7f0_0 .net "cin", 0 0, L_0x55d0c6015d50;  1 drivers
v0x55d0c4a1b8b0_0 .net "sum", 0 0, L_0x55d0c6015680;  1 drivers
v0x55d0c4a1b0f0_0 .net "w1", 0 0, L_0x55d0c6015610;  1 drivers
v0x55d0c4a1b1b0_0 .net "w2", 0 0, L_0x55d0c60156f0;  1 drivers
v0x55d0c4a0a770_0 .net "w3", 0 0, L_0x55d0c6015760;  1 drivers
v0x55d0c4a0a810_0 .net "w4", 0 0, L_0x55d0c6015820;  1 drivers
v0x55d0c4a12e60_0 .net "w5", 0 0, L_0x55d0c6015890;  1 drivers
S_0x55d0c5473250 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5474e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6015ec0 .functor XOR 1, L_0x55d0c6016490, L_0x55d0c60165c0, C4<0>, C4<0>;
L_0x55d0c6015f30 .functor XOR 1, L_0x55d0c6015ec0, L_0x55d0c6016740, C4<0>, C4<0>;
L_0x55d0c6015ff0 .functor AND 1, L_0x55d0c6016490, L_0x55d0c60165c0, C4<1>, C4<1>;
L_0x55d0c6016100 .functor AND 1, L_0x55d0c6016490, L_0x55d0c6016740, C4<1>, C4<1>;
L_0x55d0c60161c0 .functor AND 1, L_0x55d0c60165c0, L_0x55d0c6016740, C4<1>, C4<1>;
L_0x55d0c6016230 .functor OR 1, L_0x55d0c6015ff0, L_0x55d0c6016100, C4<0>, C4<0>;
L_0x55d0c6016380 .functor OR 1, L_0x55d0c60161c0, L_0x55d0c6016230, C4<0>, C4<0>;
v0x55d0c4a127d0_0 .net "a", 0 0, L_0x55d0c6016490;  1 drivers
v0x55d0c4a12870_0 .net "b", 0 0, L_0x55d0c60165c0;  1 drivers
v0x55d0c4a1ab20_0 .net "ca", 0 0, L_0x55d0c6016380;  1 drivers
v0x55d0c4a1a420_0 .net "cin", 0 0, L_0x55d0c6016740;  1 drivers
v0x55d0c4a1a4e0_0 .net "sum", 0 0, L_0x55d0c6015f30;  1 drivers
v0x55d0c4a12580_0 .net "w1", 0 0, L_0x55d0c6015ec0;  1 drivers
v0x55d0c4a12640_0 .net "w2", 0 0, L_0x55d0c6015ff0;  1 drivers
v0x55d0c4a14870_0 .net "w3", 0 0, L_0x55d0c6016100;  1 drivers
v0x55d0c4a14910_0 .net "w4", 0 0, L_0x55d0c60161c0;  1 drivers
v0x55d0c4a19d80_0 .net "w5", 0 0, L_0x55d0c6016230;  1 drivers
S_0x55d0c5472e70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5474e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6016870 .functor XOR 1, L_0x55d0c6016d10, L_0x55d0c6016ed0, C4<0>, C4<0>;
L_0x55d0c60168e0 .functor XOR 1, L_0x55d0c6016870, L_0x55d0c6017090, C4<0>, C4<0>;
L_0x55d0c6016950 .functor AND 1, L_0x55d0c6016d10, L_0x55d0c6016ed0, C4<1>, C4<1>;
L_0x55d0c60169c0 .functor AND 1, L_0x55d0c6016d10, L_0x55d0c6017090, C4<1>, C4<1>;
L_0x55d0c6016a80 .functor AND 1, L_0x55d0c6016ed0, L_0x55d0c6017090, C4<1>, C4<1>;
L_0x55d0c6016af0 .functor OR 1, L_0x55d0c6016950, L_0x55d0c60169c0, C4<0>, C4<0>;
L_0x55d0c6016c00 .functor OR 1, L_0x55d0c6016a80, L_0x55d0c6016af0, C4<0>, C4<0>;
v0x55d0c4a18060_0 .net "a", 0 0, L_0x55d0c6016d10;  1 drivers
v0x55d0c4a18120_0 .net "b", 0 0, L_0x55d0c6016ed0;  1 drivers
v0x55d0c4a16480_0 .net "ca", 0 0, L_0x55d0c6016c00;  1 drivers
v0x55d0c4a0cbf0_0 .net "cin", 0 0, L_0x55d0c6017090;  1 drivers
v0x55d0c4a0ccb0_0 .net "sum", 0 0, L_0x55d0c60168e0;  1 drivers
v0x55d0c4a103e0_0 .net "w1", 0 0, L_0x55d0c6016870;  1 drivers
v0x55d0c4a104a0_0 .net "w2", 0 0, L_0x55d0c6016950;  1 drivers
v0x55d0c4a0e800_0 .net "w3", 0 0, L_0x55d0c60169c0;  1 drivers
v0x55d0c4a0e8c0_0 .net "w4", 0 0, L_0x55d0c6016a80;  1 drivers
v0x55d0c4a02700_0 .net "w5", 0 0, L_0x55d0c6016af0;  1 drivers
S_0x55d0c5471670 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c546fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49e09e0_0 .net "a", 3 0, L_0x55d0c6019e60;  1 drivers
v0x55d0c49e0350_0 .net "b", 3 0, L_0x55d0c6019f50;  1 drivers
v0x55d0c49e86a0_0 .net "ca", 3 0, L_0x55d0c6019cf0;  1 drivers
v0x55d0c49e8760_0 .net "cin", 3 0, L_0x55d0c6019ff0;  1 drivers
v0x55d0c49e7fa0_0 .net "sum", 3 0, L_0x55d0c6019c50;  1 drivers
L_0x55d0c6017c10 .part L_0x55d0c6019e60, 0, 1;
L_0x55d0c6017d40 .part L_0x55d0c6019f50, 0, 1;
L_0x55d0c6017e70 .part L_0x55d0c6019ff0, 0, 1;
L_0x55d0c6018480 .part L_0x55d0c6019e60, 1, 1;
L_0x55d0c60185b0 .part L_0x55d0c6019f50, 1, 1;
L_0x55d0c60186e0 .part L_0x55d0c6019ff0, 1, 1;
L_0x55d0c6018e20 .part L_0x55d0c6019e60, 2, 1;
L_0x55d0c6018f50 .part L_0x55d0c6019f50, 2, 1;
L_0x55d0c60190d0 .part L_0x55d0c6019ff0, 2, 1;
L_0x55d0c60196a0 .part L_0x55d0c6019e60, 3, 1;
L_0x55d0c6019860 .part L_0x55d0c6019f50, 3, 1;
L_0x55d0c6019a20 .part L_0x55d0c6019ff0, 3, 1;
L_0x55d0c6019c50 .concat8 [ 1 1 1 1], L_0x55d0c60176b0, L_0x55d0c6018010, L_0x55d0c60188c0, L_0x55d0c6019270;
L_0x55d0c6019cf0 .concat8 [ 1 1 1 1], L_0x55d0c6017b00, L_0x55d0c6018370, L_0x55d0c6018d10, L_0x55d0c6019590;
S_0x55d0c5471290 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5471670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6017250 .functor XOR 1, L_0x55d0c6017c10, L_0x55d0c6017d40, C4<0>, C4<0>;
L_0x55d0c60176b0 .functor XOR 1, L_0x55d0c6017250, L_0x55d0c6017e70, C4<0>, C4<0>;
L_0x55d0c6017770 .functor AND 1, L_0x55d0c6017c10, L_0x55d0c6017d40, C4<1>, C4<1>;
L_0x55d0c6017880 .functor AND 1, L_0x55d0c6017c10, L_0x55d0c6017e70, C4<1>, C4<1>;
L_0x55d0c6017940 .functor AND 1, L_0x55d0c6017d40, L_0x55d0c6017e70, C4<1>, C4<1>;
L_0x55d0c60179b0 .functor OR 1, L_0x55d0c6017770, L_0x55d0c6017880, C4<0>, C4<0>;
L_0x55d0c6017b00 .functor OR 1, L_0x55d0c6017940, L_0x55d0c60179b0, C4<0>, C4<0>;
v0x55d0c4a04110_0 .net "a", 0 0, L_0x55d0c6017c10;  1 drivers
v0x55d0c4a041b0_0 .net "b", 0 0, L_0x55d0c6017d40;  1 drivers
v0x55d0c4a09620_0 .net "ca", 0 0, L_0x55d0c6017b00;  1 drivers
v0x55d0c4a07900_0 .net "cin", 0 0, L_0x55d0c6017e70;  1 drivers
v0x55d0c4a079a0_0 .net "sum", 0 0, L_0x55d0c60176b0;  1 drivers
v0x55d0c4a05d20_0 .net "w1", 0 0, L_0x55d0c6017250;  1 drivers
v0x55d0c4a05dc0_0 .net "w2", 0 0, L_0x55d0c6017770;  1 drivers
v0x55d0c49fc490_0 .net "w3", 0 0, L_0x55d0c6017880;  1 drivers
v0x55d0c49fc550_0 .net "w4", 0 0, L_0x55d0c6017940;  1 drivers
v0x55d0c49ffc80_0 .net "w5", 0 0, L_0x55d0c60179b0;  1 drivers
S_0x55d0c546f650 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5471670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6017fa0 .functor XOR 1, L_0x55d0c6018480, L_0x55d0c60185b0, C4<0>, C4<0>;
L_0x55d0c6018010 .functor XOR 1, L_0x55d0c6017fa0, L_0x55d0c60186e0, C4<0>, C4<0>;
L_0x55d0c6018080 .functor AND 1, L_0x55d0c6018480, L_0x55d0c60185b0, C4<1>, C4<1>;
L_0x55d0c60180f0 .functor AND 1, L_0x55d0c6018480, L_0x55d0c60186e0, C4<1>, C4<1>;
L_0x55d0c60181b0 .functor AND 1, L_0x55d0c60185b0, L_0x55d0c60186e0, C4<1>, C4<1>;
L_0x55d0c6018220 .functor OR 1, L_0x55d0c6018080, L_0x55d0c60180f0, C4<0>, C4<0>;
L_0x55d0c6018370 .functor OR 1, L_0x55d0c60181b0, L_0x55d0c6018220, C4<0>, C4<0>;
v0x55d0c49fe0a0_0 .net "a", 0 0, L_0x55d0c6018480;  1 drivers
v0x55d0c49fe140_0 .net "b", 0 0, L_0x55d0c60185b0;  1 drivers
v0x55d0c49e9330_0 .net "ca", 0 0, L_0x55d0c6018370;  1 drivers
v0x55d0c49e8ca0_0 .net "cin", 0 0, L_0x55d0c60186e0;  1 drivers
v0x55d0c49e8d60_0 .net "sum", 0 0, L_0x55d0c6018010;  1 drivers
v0x55d0c49f9ad0_0 .net "w1", 0 0, L_0x55d0c6017fa0;  1 drivers
v0x55d0c49f9b90_0 .net "w2", 0 0, L_0x55d0c6018080;  1 drivers
v0x55d0c49f93d0_0 .net "w3", 0 0, L_0x55d0c60180f0;  1 drivers
v0x55d0c49f9490_0 .net "w4", 0 0, L_0x55d0c60181b0;  1 drivers
v0x55d0c49e8a50_0 .net "w5", 0 0, L_0x55d0c6018220;  1 drivers
S_0x55d0c5468170 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5471670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6018850 .functor XOR 1, L_0x55d0c6018e20, L_0x55d0c6018f50, C4<0>, C4<0>;
L_0x55d0c60188c0 .functor XOR 1, L_0x55d0c6018850, L_0x55d0c60190d0, C4<0>, C4<0>;
L_0x55d0c6018980 .functor AND 1, L_0x55d0c6018e20, L_0x55d0c6018f50, C4<1>, C4<1>;
L_0x55d0c6018a90 .functor AND 1, L_0x55d0c6018e20, L_0x55d0c60190d0, C4<1>, C4<1>;
L_0x55d0c6018b50 .functor AND 1, L_0x55d0c6018f50, L_0x55d0c60190d0, C4<1>, C4<1>;
L_0x55d0c6018bc0 .functor OR 1, L_0x55d0c6018980, L_0x55d0c6018a90, C4<0>, C4<0>;
L_0x55d0c6018d10 .functor OR 1, L_0x55d0c6018b50, L_0x55d0c6018bc0, C4<0>, C4<0>;
v0x55d0c49f1140_0 .net "a", 0 0, L_0x55d0c6018e20;  1 drivers
v0x55d0c49f11e0_0 .net "b", 0 0, L_0x55d0c6018f50;  1 drivers
v0x55d0c49f0ab0_0 .net "ca", 0 0, L_0x55d0c6018d10;  1 drivers
v0x55d0c49f8e00_0 .net "cin", 0 0, L_0x55d0c60190d0;  1 drivers
v0x55d0c49f8ea0_0 .net "sum", 0 0, L_0x55d0c60188c0;  1 drivers
v0x55d0c49f8700_0 .net "w1", 0 0, L_0x55d0c6018850;  1 drivers
v0x55d0c49f87a0_0 .net "w2", 0 0, L_0x55d0c6018980;  1 drivers
v0x55d0c49f0860_0 .net "w3", 0 0, L_0x55d0c6018a90;  1 drivers
v0x55d0c49f0920_0 .net "w4", 0 0, L_0x55d0c6018b50;  1 drivers
v0x55d0c49f2b50_0 .net "w5", 0 0, L_0x55d0c6018bc0;  1 drivers
S_0x55d0c546d1b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5471670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6019200 .functor XOR 1, L_0x55d0c60196a0, L_0x55d0c6019860, C4<0>, C4<0>;
L_0x55d0c6019270 .functor XOR 1, L_0x55d0c6019200, L_0x55d0c6019a20, C4<0>, C4<0>;
L_0x55d0c60192e0 .functor AND 1, L_0x55d0c60196a0, L_0x55d0c6019860, C4<1>, C4<1>;
L_0x55d0c6019350 .functor AND 1, L_0x55d0c60196a0, L_0x55d0c6019a20, C4<1>, C4<1>;
L_0x55d0c6019410 .functor AND 1, L_0x55d0c6019860, L_0x55d0c6019a20, C4<1>, C4<1>;
L_0x55d0c6019480 .functor OR 1, L_0x55d0c60192e0, L_0x55d0c6019350, C4<0>, C4<0>;
L_0x55d0c6019590 .functor OR 1, L_0x55d0c6019410, L_0x55d0c6019480, C4<0>, C4<0>;
v0x55d0c49f8060_0 .net "a", 0 0, L_0x55d0c60196a0;  1 drivers
v0x55d0c49f8100_0 .net "b", 0 0, L_0x55d0c6019860;  1 drivers
v0x55d0c49f6340_0 .net "ca", 0 0, L_0x55d0c6019590;  1 drivers
v0x55d0c49f4760_0 .net "cin", 0 0, L_0x55d0c6019a20;  1 drivers
v0x55d0c49f4820_0 .net "sum", 0 0, L_0x55d0c6019270;  1 drivers
v0x55d0c49eaed0_0 .net "w1", 0 0, L_0x55d0c6019200;  1 drivers
v0x55d0c49eaf90_0 .net "w2", 0 0, L_0x55d0c60192e0;  1 drivers
v0x55d0c49ee6c0_0 .net "w3", 0 0, L_0x55d0c6019350;  1 drivers
v0x55d0c49ee780_0 .net "w4", 0 0, L_0x55d0c6019410;  1 drivers
v0x55d0c49ecae0_0 .net "w5", 0 0, L_0x55d0c6019480;  1 drivers
S_0x55d0c546cdd0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c57c8500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c499c1a0_0 .net "a", 7 0, L_0x55d0c601fad0;  1 drivers
v0x55d0c499bb10_0 .net "b", 7 0, L_0x55d0c601fbc0;  1 drivers
v0x55d0c49a3e60_0 .net "ca", 7 0, L_0x55d0c601f940;  1 drivers
v0x55d0c49a3f20_0 .net "cin", 7 0, L_0x55d0c601fcb0;  1 drivers
v0x55d0c49a3760_0 .net "sum", 7 0, L_0x55d0c601f800;  1 drivers
L_0x55d0c601cca0 .part L_0x55d0c601fad0, 0, 4;
L_0x55d0c601cd40 .part L_0x55d0c601fbc0, 0, 4;
L_0x55d0c601cde0 .part L_0x55d0c601fcb0, 0, 4;
L_0x55d0c601f530 .part L_0x55d0c601fad0, 4, 4;
L_0x55d0c601f620 .part L_0x55d0c601fbc0, 4, 4;
L_0x55d0c601f710 .part L_0x55d0c601fcb0, 4, 4;
L_0x55d0c601f800 .concat8 [ 4 4 0 0], L_0x55d0c601ca90, L_0x55d0c601f320;
L_0x55d0c601f940 .concat8 [ 4 4 0 0], L_0x55d0c601cb30, L_0x55d0c601f3c0;
S_0x55d0c5467d50 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c546cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49c83b0_0 .net "a", 3 0, L_0x55d0c601cca0;  1 drivers
v0x55d0c49cbba0_0 .net "b", 3 0, L_0x55d0c601cd40;  1 drivers
v0x55d0c49c9fc0_0 .net "ca", 3 0, L_0x55d0c601cb30;  1 drivers
v0x55d0c49ca080_0 .net "cin", 3 0, L_0x55d0c601cde0;  1 drivers
v0x55d0c49bdec0_0 .net "sum", 3 0, L_0x55d0c601ca90;  1 drivers
L_0x55d0c601aab0 .part L_0x55d0c601cca0, 0, 1;
L_0x55d0c601abe0 .part L_0x55d0c601cd40, 0, 1;
L_0x55d0c601ad10 .part L_0x55d0c601cde0, 0, 1;
L_0x55d0c601b2e0 .part L_0x55d0c601cca0, 1, 1;
L_0x55d0c601b410 .part L_0x55d0c601cd40, 1, 1;
L_0x55d0c601b540 .part L_0x55d0c601cde0, 1, 1;
L_0x55d0c601bc00 .part L_0x55d0c601cca0, 2, 1;
L_0x55d0c601bd30 .part L_0x55d0c601cd40, 2, 1;
L_0x55d0c601beb0 .part L_0x55d0c601cde0, 2, 1;
L_0x55d0c601c480 .part L_0x55d0c601cca0, 3, 1;
L_0x55d0c601c6a0 .part L_0x55d0c601cd40, 3, 1;
L_0x55d0c601c860 .part L_0x55d0c601cde0, 3, 1;
L_0x55d0c601ca90 .concat8 [ 1 1 1 1], L_0x55d0c601a590, L_0x55d0c601aeb0, L_0x55d0c601b6e0, L_0x55d0c601c050;
L_0x55d0c601cb30 .concat8 [ 1 1 1 1], L_0x55d0c601a9a0, L_0x55d0c601b1d0, L_0x55d0c601baf0, L_0x55d0c601c370;
S_0x55d0c546b5d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5467d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6019be0 .functor XOR 1, L_0x55d0c601aab0, L_0x55d0c601abe0, C4<0>, C4<0>;
L_0x55d0c601a590 .functor XOR 1, L_0x55d0c6019be0, L_0x55d0c601ad10, C4<0>, C4<0>;
L_0x55d0c601a650 .functor AND 1, L_0x55d0c601aab0, L_0x55d0c601abe0, C4<1>, C4<1>;
L_0x55d0c601a760 .functor AND 1, L_0x55d0c601aab0, L_0x55d0c601ad10, C4<1>, C4<1>;
L_0x55d0c601a820 .functor AND 1, L_0x55d0c601abe0, L_0x55d0c601ad10, C4<1>, C4<1>;
L_0x55d0c601a890 .functor OR 1, L_0x55d0c601a650, L_0x55d0c601a760, C4<0>, C4<0>;
L_0x55d0c601a9a0 .functor OR 1, L_0x55d0c601a820, L_0x55d0c601a890, C4<0>, C4<0>;
v0x55d0c49e4000_0 .net "a", 0 0, L_0x55d0c601aab0;  1 drivers
v0x55d0c49e40a0_0 .net "b", 0 0, L_0x55d0c601abe0;  1 drivers
v0x55d0c49da770_0 .net "ca", 0 0, L_0x55d0c601a9a0;  1 drivers
v0x55d0c49ddf60_0 .net "cin", 0 0, L_0x55d0c601ad10;  1 drivers
v0x55d0c49de000_0 .net "sum", 0 0, L_0x55d0c601a590;  1 drivers
v0x55d0c49dc380_0 .net "w1", 0 0, L_0x55d0c6019be0;  1 drivers
v0x55d0c49dc420_0 .net "w2", 0 0, L_0x55d0c601a650;  1 drivers
v0x55d0c49b5fc0_0 .net "w3", 0 0, L_0x55d0c601a760;  1 drivers
v0x55d0c49b6060_0 .net "w4", 0 0, L_0x55d0c601a820;  1 drivers
v0x55d0c49b5b90_0 .net "w5", 0 0, L_0x55d0c601a890;  1 drivers
S_0x55d0c546b1f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5467d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c601ae40 .functor XOR 1, L_0x55d0c601b2e0, L_0x55d0c601b410, C4<0>, C4<0>;
L_0x55d0c601aeb0 .functor XOR 1, L_0x55d0c601ae40, L_0x55d0c601b540, C4<0>, C4<0>;
L_0x55d0c601af20 .functor AND 1, L_0x55d0c601b2e0, L_0x55d0c601b410, C4<1>, C4<1>;
L_0x55d0c601af90 .functor AND 1, L_0x55d0c601b2e0, L_0x55d0c601b540, C4<1>, C4<1>;
L_0x55d0c601b050 .functor AND 1, L_0x55d0c601b410, L_0x55d0c601b540, C4<1>, C4<1>;
L_0x55d0c601b0c0 .functor OR 1, L_0x55d0c601af20, L_0x55d0c601af90, C4<0>, C4<0>;
L_0x55d0c601b1d0 .functor OR 1, L_0x55d0c601b050, L_0x55d0c601b0c0, C4<0>, C4<0>;
v0x55d0c49b58e0_0 .net "a", 0 0, L_0x55d0c601b2e0;  1 drivers
v0x55d0c49b59a0_0 .net "b", 0 0, L_0x55d0c601b410;  1 drivers
v0x55d0c49d7d20_0 .net "ca", 0 0, L_0x55d0c601b1d0;  1 drivers
v0x55d0c49d75d0_0 .net "cin", 0 0, L_0x55d0c601b540;  1 drivers
v0x55d0c49d7670_0 .net "sum", 0 0, L_0x55d0c601aeb0;  1 drivers
v0x55d0c49b5640_0 .net "w1", 0 0, L_0x55d0c601ae40;  1 drivers
v0x55d0c49b56e0_0 .net "w2", 0 0, L_0x55d0c601af20;  1 drivers
v0x55d0c49c6810_0 .net "w3", 0 0, L_0x55d0c601af90;  1 drivers
v0x55d0c49c68d0_0 .net "w4", 0 0, L_0x55d0c601b050;  1 drivers
v0x55d0c49c6180_0 .net "w5", 0 0, L_0x55d0c601b0c0;  1 drivers
S_0x55d0c54699f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5467d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c601b670 .functor XOR 1, L_0x55d0c601bc00, L_0x55d0c601bd30, C4<0>, C4<0>;
L_0x55d0c601b6e0 .functor XOR 1, L_0x55d0c601b670, L_0x55d0c601beb0, C4<0>, C4<0>;
L_0x55d0c601b7a0 .functor AND 1, L_0x55d0c601bc00, L_0x55d0c601bd30, C4<1>, C4<1>;
L_0x55d0c601b8b0 .functor AND 1, L_0x55d0c601bc00, L_0x55d0c601beb0, C4<1>, C4<1>;
L_0x55d0c601b970 .functor AND 1, L_0x55d0c601bd30, L_0x55d0c601beb0, C4<1>, C4<1>;
L_0x55d0c601b9e0 .functor OR 1, L_0x55d0c601b7a0, L_0x55d0c601b8b0, C4<0>, C4<0>;
L_0x55d0c601baf0 .functor OR 1, L_0x55d0c601b970, L_0x55d0c601b9e0, C4<0>, C4<0>;
v0x55d0c49d6fb0_0 .net "a", 0 0, L_0x55d0c601bc00;  1 drivers
v0x55d0c49d7050_0 .net "b", 0 0, L_0x55d0c601bd30;  1 drivers
v0x55d0c49d68b0_0 .net "ca", 0 0, L_0x55d0c601baf0;  1 drivers
v0x55d0c49c5f30_0 .net "cin", 0 0, L_0x55d0c601beb0;  1 drivers
v0x55d0c49c5fd0_0 .net "sum", 0 0, L_0x55d0c601b6e0;  1 drivers
v0x55d0c49ce620_0 .net "w1", 0 0, L_0x55d0c601b670;  1 drivers
v0x55d0c49ce6c0_0 .net "w2", 0 0, L_0x55d0c601b7a0;  1 drivers
v0x55d0c49cdf90_0 .net "w3", 0 0, L_0x55d0c601b8b0;  1 drivers
v0x55d0c49ce050_0 .net "w4", 0 0, L_0x55d0c601b970;  1 drivers
v0x55d0c49d62e0_0 .net "w5", 0 0, L_0x55d0c601b9e0;  1 drivers
S_0x55d0c5469610 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5467d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c601bfe0 .functor XOR 1, L_0x55d0c601c480, L_0x55d0c601c6a0, C4<0>, C4<0>;
L_0x55d0c601c050 .functor XOR 1, L_0x55d0c601bfe0, L_0x55d0c601c860, C4<0>, C4<0>;
L_0x55d0c601c0c0 .functor AND 1, L_0x55d0c601c480, L_0x55d0c601c6a0, C4<1>, C4<1>;
L_0x55d0c601c130 .functor AND 1, L_0x55d0c601c480, L_0x55d0c601c860, C4<1>, C4<1>;
L_0x55d0c601c1f0 .functor AND 1, L_0x55d0c601c6a0, L_0x55d0c601c860, C4<1>, C4<1>;
L_0x55d0c601c260 .functor OR 1, L_0x55d0c601c0c0, L_0x55d0c601c130, C4<0>, C4<0>;
L_0x55d0c601c370 .functor OR 1, L_0x55d0c601c1f0, L_0x55d0c601c260, C4<0>, C4<0>;
v0x55d0c49d5be0_0 .net "a", 0 0, L_0x55d0c601c480;  1 drivers
v0x55d0c49d5ca0_0 .net "b", 0 0, L_0x55d0c601c6a0;  1 drivers
v0x55d0c49cdd40_0 .net "ca", 0 0, L_0x55d0c601c370;  1 drivers
v0x55d0c49cdde0_0 .net "cin", 0 0, L_0x55d0c601c860;  1 drivers
v0x55d0c49d0030_0 .net "sum", 0 0, L_0x55d0c601c050;  1 drivers
v0x55d0c49d5540_0 .net "w1", 0 0, L_0x55d0c601bfe0;  1 drivers
v0x55d0c49d5600_0 .net "w2", 0 0, L_0x55d0c601c0c0;  1 drivers
v0x55d0c49d3820_0 .net "w3", 0 0, L_0x55d0c601c130;  1 drivers
v0x55d0c49d38e0_0 .net "w4", 0 0, L_0x55d0c601c1f0;  1 drivers
v0x55d0c49d1cf0_0 .net "w5", 0 0, L_0x55d0c601c260;  1 drivers
S_0x55d0c54679d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c546cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49aff20_0 .net "a", 3 0, L_0x55d0c601f530;  1 drivers
v0x55d0c49a6690_0 .net "b", 3 0, L_0x55d0c601f620;  1 drivers
v0x55d0c49a9e80_0 .net "ca", 3 0, L_0x55d0c601f3c0;  1 drivers
v0x55d0c49a9f40_0 .net "cin", 3 0, L_0x55d0c601f710;  1 drivers
v0x55d0c49a82a0_0 .net "sum", 3 0, L_0x55d0c601f320;  1 drivers
L_0x55d0c601d3a0 .part L_0x55d0c601f530, 0, 1;
L_0x55d0c601d4d0 .part L_0x55d0c601f620, 0, 1;
L_0x55d0c601d600 .part L_0x55d0c601f710, 0, 1;
L_0x55d0c601dbd0 .part L_0x55d0c601f530, 1, 1;
L_0x55d0c601dd00 .part L_0x55d0c601f620, 1, 1;
L_0x55d0c601de30 .part L_0x55d0c601f710, 1, 1;
L_0x55d0c601e4f0 .part L_0x55d0c601f530, 2, 1;
L_0x55d0c601e620 .part L_0x55d0c601f620, 2, 1;
L_0x55d0c601e7a0 .part L_0x55d0c601f710, 2, 1;
L_0x55d0c601ed70 .part L_0x55d0c601f530, 3, 1;
L_0x55d0c601ef30 .part L_0x55d0c601f620, 3, 1;
L_0x55d0c601f0f0 .part L_0x55d0c601f710, 3, 1;
L_0x55d0c601f320 .concat8 [ 1 1 1 1], L_0x55d0c601ce80, L_0x55d0c601d7a0, L_0x55d0c601dfd0, L_0x55d0c601e940;
L_0x55d0c601f3c0 .concat8 [ 1 1 1 1], L_0x55d0c601d290, L_0x55d0c601dac0, L_0x55d0c601e3e0, L_0x55d0c601ec60;
S_0x55d0c5465a10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54679d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c601ca20 .functor XOR 1, L_0x55d0c601d3a0, L_0x55d0c601d4d0, C4<0>, C4<0>;
L_0x55d0c601ce80 .functor XOR 1, L_0x55d0c601ca20, L_0x55d0c601d600, C4<0>, C4<0>;
L_0x55d0c601cf40 .functor AND 1, L_0x55d0c601d3a0, L_0x55d0c601d4d0, C4<1>, C4<1>;
L_0x55d0c601d050 .functor AND 1, L_0x55d0c601d3a0, L_0x55d0c601d600, C4<1>, C4<1>;
L_0x55d0c601d110 .functor AND 1, L_0x55d0c601d4d0, L_0x55d0c601d600, C4<1>, C4<1>;
L_0x55d0c601d180 .functor OR 1, L_0x55d0c601cf40, L_0x55d0c601d050, C4<0>, C4<0>;
L_0x55d0c601d290 .functor OR 1, L_0x55d0c601d110, L_0x55d0c601d180, C4<0>, C4<0>;
v0x55d0c49bd830_0 .net "a", 0 0, L_0x55d0c601d3a0;  1 drivers
v0x55d0c49bd8d0_0 .net "b", 0 0, L_0x55d0c601d4d0;  1 drivers
v0x55d0c49c5b80_0 .net "ca", 0 0, L_0x55d0c601d290;  1 drivers
v0x55d0c49c5480_0 .net "cin", 0 0, L_0x55d0c601d600;  1 drivers
v0x55d0c49c5520_0 .net "sum", 0 0, L_0x55d0c601ce80;  1 drivers
v0x55d0c49bd5e0_0 .net "w1", 0 0, L_0x55d0c601ca20;  1 drivers
v0x55d0c49bd680_0 .net "w2", 0 0, L_0x55d0c601cf40;  1 drivers
v0x55d0c49bf8d0_0 .net "w3", 0 0, L_0x55d0c601d050;  1 drivers
v0x55d0c49bf970_0 .net "w4", 0 0, L_0x55d0c601d110;  1 drivers
v0x55d0c49c4de0_0 .net "w5", 0 0, L_0x55d0c601d180;  1 drivers
S_0x55d0c545f690 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54679d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c601d730 .functor XOR 1, L_0x55d0c601dbd0, L_0x55d0c601dd00, C4<0>, C4<0>;
L_0x55d0c601d7a0 .functor XOR 1, L_0x55d0c601d730, L_0x55d0c601de30, C4<0>, C4<0>;
L_0x55d0c601d810 .functor AND 1, L_0x55d0c601dbd0, L_0x55d0c601dd00, C4<1>, C4<1>;
L_0x55d0c601d880 .functor AND 1, L_0x55d0c601dbd0, L_0x55d0c601de30, C4<1>, C4<1>;
L_0x55d0c601d940 .functor AND 1, L_0x55d0c601dd00, L_0x55d0c601de30, C4<1>, C4<1>;
L_0x55d0c601d9b0 .functor OR 1, L_0x55d0c601d810, L_0x55d0c601d880, C4<0>, C4<0>;
L_0x55d0c601dac0 .functor OR 1, L_0x55d0c601d940, L_0x55d0c601d9b0, C4<0>, C4<0>;
v0x55d0c49c30c0_0 .net "a", 0 0, L_0x55d0c601dbd0;  1 drivers
v0x55d0c49c3180_0 .net "b", 0 0, L_0x55d0c601dd00;  1 drivers
v0x55d0c49c14e0_0 .net "ca", 0 0, L_0x55d0c601dac0;  1 drivers
v0x55d0c49b7c50_0 .net "cin", 0 0, L_0x55d0c601de30;  1 drivers
v0x55d0c49b7cf0_0 .net "sum", 0 0, L_0x55d0c601d7a0;  1 drivers
v0x55d0c49bb440_0 .net "w1", 0 0, L_0x55d0c601d730;  1 drivers
v0x55d0c49bb4e0_0 .net "w2", 0 0, L_0x55d0c601d810;  1 drivers
v0x55d0c49b9860_0 .net "w3", 0 0, L_0x55d0c601d880;  1 drivers
v0x55d0c49b9920_0 .net "w4", 0 0, L_0x55d0c601d940;  1 drivers
v0x55d0c49a4af0_0 .net "w5", 0 0, L_0x55d0c601d9b0;  1 drivers
S_0x55d0c54646d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54679d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c601df60 .functor XOR 1, L_0x55d0c601e4f0, L_0x55d0c601e620, C4<0>, C4<0>;
L_0x55d0c601dfd0 .functor XOR 1, L_0x55d0c601df60, L_0x55d0c601e7a0, C4<0>, C4<0>;
L_0x55d0c601e090 .functor AND 1, L_0x55d0c601e4f0, L_0x55d0c601e620, C4<1>, C4<1>;
L_0x55d0c601e1a0 .functor AND 1, L_0x55d0c601e4f0, L_0x55d0c601e7a0, C4<1>, C4<1>;
L_0x55d0c601e260 .functor AND 1, L_0x55d0c601e620, L_0x55d0c601e7a0, C4<1>, C4<1>;
L_0x55d0c601e2d0 .functor OR 1, L_0x55d0c601e090, L_0x55d0c601e1a0, C4<0>, C4<0>;
L_0x55d0c601e3e0 .functor OR 1, L_0x55d0c601e260, L_0x55d0c601e2d0, C4<0>, C4<0>;
v0x55d0c49a4460_0 .net "a", 0 0, L_0x55d0c601e4f0;  1 drivers
v0x55d0c49a4500_0 .net "b", 0 0, L_0x55d0c601e620;  1 drivers
v0x55d0c49b5290_0 .net "ca", 0 0, L_0x55d0c601e3e0;  1 drivers
v0x55d0c49b4b90_0 .net "cin", 0 0, L_0x55d0c601e7a0;  1 drivers
v0x55d0c49b4c30_0 .net "sum", 0 0, L_0x55d0c601dfd0;  1 drivers
v0x55d0c49a4210_0 .net "w1", 0 0, L_0x55d0c601df60;  1 drivers
v0x55d0c49a42b0_0 .net "w2", 0 0, L_0x55d0c601e090;  1 drivers
v0x55d0c49ac900_0 .net "w3", 0 0, L_0x55d0c601e1a0;  1 drivers
v0x55d0c49ac9c0_0 .net "w4", 0 0, L_0x55d0c601e260;  1 drivers
v0x55d0c49ac270_0 .net "w5", 0 0, L_0x55d0c601e2d0;  1 drivers
S_0x55d0c54642f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54679d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c601e8d0 .functor XOR 1, L_0x55d0c601ed70, L_0x55d0c601ef30, C4<0>, C4<0>;
L_0x55d0c601e940 .functor XOR 1, L_0x55d0c601e8d0, L_0x55d0c601f0f0, C4<0>, C4<0>;
L_0x55d0c601e9b0 .functor AND 1, L_0x55d0c601ed70, L_0x55d0c601ef30, C4<1>, C4<1>;
L_0x55d0c601ea20 .functor AND 1, L_0x55d0c601ed70, L_0x55d0c601f0f0, C4<1>, C4<1>;
L_0x55d0c601eae0 .functor AND 1, L_0x55d0c601ef30, L_0x55d0c601f0f0, C4<1>, C4<1>;
L_0x55d0c601eb50 .functor OR 1, L_0x55d0c601e9b0, L_0x55d0c601ea20, C4<0>, C4<0>;
L_0x55d0c601ec60 .functor OR 1, L_0x55d0c601eae0, L_0x55d0c601eb50, C4<0>, C4<0>;
v0x55d0c49b45c0_0 .net "a", 0 0, L_0x55d0c601ed70;  1 drivers
v0x55d0c49b4680_0 .net "b", 0 0, L_0x55d0c601ef30;  1 drivers
v0x55d0c49b3ec0_0 .net "ca", 0 0, L_0x55d0c601ec60;  1 drivers
v0x55d0c49b3f60_0 .net "cin", 0 0, L_0x55d0c601f0f0;  1 drivers
v0x55d0c49ac020_0 .net "sum", 0 0, L_0x55d0c601e940;  1 drivers
v0x55d0c49ae310_0 .net "w1", 0 0, L_0x55d0c601e8d0;  1 drivers
v0x55d0c49ae3d0_0 .net "w2", 0 0, L_0x55d0c601e9b0;  1 drivers
v0x55d0c49b3820_0 .net "w3", 0 0, L_0x55d0c601ea20;  1 drivers
v0x55d0c49b38e0_0 .net "w4", 0 0, L_0x55d0c601eae0;  1 drivers
v0x55d0c49b1bb0_0 .net "w5", 0 0, L_0x55d0c601eb50;  1 drivers
S_0x55d0c545f270 .scope module, "a_12" "SixtyfourBA" 3 58, 5 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395bf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4ec94b0_0 .net/2u *"_s2", 0 0, L_0x7f868395bf00;  1 drivers
L_0x7f868395bf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4ed9b50_0 .net/2u *"_s6", 0 0, L_0x7f868395bf48;  1 drivers
v0x55d0c4ed12c0_0 .net "a", 64 0, L_0x55d0c604f8e0;  1 drivers
v0x55d0c4ed1380_0 .net "b", 64 0, L_0x55d0c604fa90;  1 drivers
v0x55d0c4ec0b60_0 .net "ca", 64 0, L_0x55d0c604f700;  1 drivers
v0x55d0c4ec8720_0 .net "cin", 64 0, L_0x55d0c604fbc0;  1 drivers
v0x55d0c4e96140_0 .net "sum", 64 0, L_0x55d0c604f570;  1 drivers
L_0x55d0c60380f0 .part L_0x55d0c604f8e0, 0, 32;
L_0x55d0c6038190 .part L_0x55d0c604fa90, 0, 32;
L_0x55d0c6038230 .part L_0x55d0c604fbc0, 0, 32;
L_0x55d0c604f2a0 .part L_0x55d0c604f8e0, 32, 32;
L_0x55d0c604f390 .part L_0x55d0c604fa90, 32, 32;
L_0x55d0c604f480 .part L_0x55d0c604fbc0, 32, 32;
L_0x55d0c604f570 .concat8 [ 32 32 1 0], L_0x55d0c6037e20, L_0x55d0c604efd0, L_0x7f868395bf48;
L_0x55d0c604f700 .concat8 [ 1 32 32 0], L_0x7f868395bf00, L_0x55d0c6037f60, L_0x55d0c604f110;
S_0x55d0c5462af0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c545f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4894b70_0 .net "a", 31 0, L_0x55d0c60380f0;  1 drivers
v0x55d0c4892f90_0 .net "b", 31 0, L_0x55d0c6038190;  1 drivers
v0x55d0c4886e90_0 .net "ca", 31 0, L_0x55d0c6037f60;  1 drivers
v0x55d0c4886f50_0 .net "cin", 31 0, L_0x55d0c6038230;  1 drivers
v0x55d0c4886800_0 .net "sum", 31 0, L_0x55d0c6037e20;  1 drivers
L_0x55d0c602c430 .part L_0x55d0c60380f0, 0, 16;
L_0x55d0c602c4d0 .part L_0x55d0c6038190, 0, 16;
L_0x55d0c602c570 .part L_0x55d0c6038230, 0, 16;
L_0x55d0c6037b50 .part L_0x55d0c60380f0, 16, 16;
L_0x55d0c6037c40 .part L_0x55d0c6038190, 16, 16;
L_0x55d0c6037d30 .part L_0x55d0c6038230, 16, 16;
L_0x55d0c6037e20 .concat8 [ 16 16 0 0], L_0x55d0c602c160, L_0x55d0c6037880;
L_0x55d0c6037f60 .concat8 [ 16 16 0 0], L_0x55d0c602c2a0, L_0x55d0c60379c0;
S_0x55d0c5462710 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5462af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4910f80_0 .net "a", 15 0, L_0x55d0c602c430;  1 drivers
v0x55d0c4913270_0 .net "b", 15 0, L_0x55d0c602c4d0;  1 drivers
v0x55d0c4918780_0 .net "ca", 15 0, L_0x55d0c602c2a0;  1 drivers
v0x55d0c4918840_0 .net "cin", 15 0, L_0x55d0c602c570;  1 drivers
v0x55d0c4916a60_0 .net "sum", 15 0, L_0x55d0c602c160;  1 drivers
L_0x55d0c60265d0 .part L_0x55d0c602c430, 0, 8;
L_0x55d0c6026670 .part L_0x55d0c602c4d0, 0, 8;
L_0x55d0c6026710 .part L_0x55d0c602c570, 0, 8;
L_0x55d0c602be90 .part L_0x55d0c602c430, 8, 8;
L_0x55d0c602bf80 .part L_0x55d0c602c4d0, 8, 8;
L_0x55d0c602c070 .part L_0x55d0c602c570, 8, 8;
L_0x55d0c602c160 .concat8 [ 8 8 0 0], L_0x55d0c6026300, L_0x55d0c602bbc0;
L_0x55d0c602c2a0 .concat8 [ 8 8 0 0], L_0x55d0c6026440, L_0x55d0c602bd00;
S_0x55d0c5460f10 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5462710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c49557c0_0 .net "a", 7 0, L_0x55d0c60265d0;  1 drivers
v0x55d0c4957ab0_0 .net "b", 7 0, L_0x55d0c6026670;  1 drivers
v0x55d0c495cfc0_0 .net "ca", 7 0, L_0x55d0c6026440;  1 drivers
v0x55d0c495d080_0 .net "cin", 7 0, L_0x55d0c6026710;  1 drivers
v0x55d0c495b2a0_0 .net "sum", 7 0, L_0x55d0c6026300;  1 drivers
L_0x55d0c6023660 .part L_0x55d0c60265d0, 0, 4;
L_0x55d0c6023700 .part L_0x55d0c6026670, 0, 4;
L_0x55d0c60237a0 .part L_0x55d0c6026710, 0, 4;
L_0x55d0c6025ff0 .part L_0x55d0c60265d0, 4, 4;
L_0x55d0c60260e0 .part L_0x55d0c6026670, 4, 4;
L_0x55d0c60261d0 .part L_0x55d0c6026710, 4, 4;
L_0x55d0c6026300 .concat8 [ 4 4 0 0], L_0x55d0c6023450, L_0x55d0c6025de0;
L_0x55d0c6026440 .concat8 [ 4 4 0 0], L_0x55d0c60234f0, L_0x55d0c6025e80;
S_0x55d0c5460b30 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5460f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4977730_0 .net "a", 3 0, L_0x55d0c6023660;  1 drivers
v0x55d0c497fa80_0 .net "b", 3 0, L_0x55d0c6023700;  1 drivers
v0x55d0c497f380_0 .net "ca", 3 0, L_0x55d0c60234f0;  1 drivers
v0x55d0c497f440_0 .net "cin", 3 0, L_0x55d0c60237a0;  1 drivers
v0x55d0c49774e0_0 .net "sum", 3 0, L_0x55d0c6023450;  1 drivers
L_0x55d0c6021490 .part L_0x55d0c6023660, 0, 1;
L_0x55d0c60215c0 .part L_0x55d0c6023700, 0, 1;
L_0x55d0c60216f0 .part L_0x55d0c60237a0, 0, 1;
L_0x55d0c6021cc0 .part L_0x55d0c6023660, 1, 1;
L_0x55d0c6021df0 .part L_0x55d0c6023700, 1, 1;
L_0x55d0c6021f20 .part L_0x55d0c60237a0, 1, 1;
L_0x55d0c6022620 .part L_0x55d0c6023660, 2, 1;
L_0x55d0c6022750 .part L_0x55d0c6023700, 2, 1;
L_0x55d0c60228d0 .part L_0x55d0c60237a0, 2, 1;
L_0x55d0c6022ea0 .part L_0x55d0c6023660, 3, 1;
L_0x55d0c6023060 .part L_0x55d0c6023700, 3, 1;
L_0x55d0c6023220 .part L_0x55d0c60237a0, 3, 1;
L_0x55d0c6023450 .concat8 [ 1 1 1 1], L_0x55d0c6020fc0, L_0x55d0c6021890, L_0x55d0c60220c0, L_0x55d0c6022a70;
L_0x55d0c60234f0 .concat8 [ 1 1 1 1], L_0x55d0c6021380, L_0x55d0c6021bb0, L_0x55d0c6022510, L_0x55d0c6022d90;
S_0x55d0c545eef0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5460b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c601f2b0 .functor XOR 1, L_0x55d0c6021490, L_0x55d0c60215c0, C4<0>, C4<0>;
L_0x55d0c6020fc0 .functor XOR 1, L_0x55d0c601f2b0, L_0x55d0c60216f0, C4<0>, C4<0>;
L_0x55d0c6021030 .functor AND 1, L_0x55d0c6021490, L_0x55d0c60215c0, C4<1>, C4<1>;
L_0x55d0c6021140 .functor AND 1, L_0x55d0c6021490, L_0x55d0c60216f0, C4<1>, C4<1>;
L_0x55d0c6021200 .functor AND 1, L_0x55d0c60215c0, L_0x55d0c60216f0, C4<1>, C4<1>;
L_0x55d0c6021270 .functor OR 1, L_0x55d0c6021030, L_0x55d0c6021140, C4<0>, C4<0>;
L_0x55d0c6021380 .functor OR 1, L_0x55d0c6021200, L_0x55d0c6021270, C4<0>, C4<0>;
v0x55d0c496fec0_0 .net "a", 0 0, L_0x55d0c6021490;  1 drivers
v0x55d0c496ff60_0 .net "b", 0 0, L_0x55d0c60215c0;  1 drivers
v0x55d0c496fa90_0 .net "ca", 0 0, L_0x55d0c6021380;  1 drivers
v0x55d0c496f7e0_0 .net "cin", 0 0, L_0x55d0c60216f0;  1 drivers
v0x55d0c496f880_0 .net "sum", 0 0, L_0x55d0c6020fc0;  1 drivers
v0x55d0c4991c20_0 .net "w1", 0 0, L_0x55d0c601f2b0;  1 drivers
v0x55d0c4991cc0_0 .net "w2", 0 0, L_0x55d0c6021030;  1 drivers
v0x55d0c49914d0_0 .net "w3", 0 0, L_0x55d0c6021140;  1 drivers
v0x55d0c4991570_0 .net "w4", 0 0, L_0x55d0c6021200;  1 drivers
v0x55d0c496f540_0 .net "w5", 0 0, L_0x55d0c6021270;  1 drivers
S_0x55d0c5457a10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5460b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6021820 .functor XOR 1, L_0x55d0c6021cc0, L_0x55d0c6021df0, C4<0>, C4<0>;
L_0x55d0c6021890 .functor XOR 1, L_0x55d0c6021820, L_0x55d0c6021f20, C4<0>, C4<0>;
L_0x55d0c6021900 .functor AND 1, L_0x55d0c6021cc0, L_0x55d0c6021df0, C4<1>, C4<1>;
L_0x55d0c6021970 .functor AND 1, L_0x55d0c6021cc0, L_0x55d0c6021f20, C4<1>, C4<1>;
L_0x55d0c6021a30 .functor AND 1, L_0x55d0c6021df0, L_0x55d0c6021f20, C4<1>, C4<1>;
L_0x55d0c6021aa0 .functor OR 1, L_0x55d0c6021900, L_0x55d0c6021970, C4<0>, C4<0>;
L_0x55d0c6021bb0 .functor OR 1, L_0x55d0c6021a30, L_0x55d0c6021aa0, C4<0>, C4<0>;
v0x55d0c4980710_0 .net "a", 0 0, L_0x55d0c6021cc0;  1 drivers
v0x55d0c49807d0_0 .net "b", 0 0, L_0x55d0c6021df0;  1 drivers
v0x55d0c4980080_0 .net "ca", 0 0, L_0x55d0c6021bb0;  1 drivers
v0x55d0c4990eb0_0 .net "cin", 0 0, L_0x55d0c6021f20;  1 drivers
v0x55d0c4990f50_0 .net "sum", 0 0, L_0x55d0c6021890;  1 drivers
v0x55d0c49907b0_0 .net "w1", 0 0, L_0x55d0c6021820;  1 drivers
v0x55d0c4990850_0 .net "w2", 0 0, L_0x55d0c6021900;  1 drivers
v0x55d0c497fe30_0 .net "w3", 0 0, L_0x55d0c6021970;  1 drivers
v0x55d0c497fef0_0 .net "w4", 0 0, L_0x55d0c6021a30;  1 drivers
v0x55d0c4988520_0 .net "w5", 0 0, L_0x55d0c6021aa0;  1 drivers
S_0x55d0c545ca50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5460b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6022050 .functor XOR 1, L_0x55d0c6022620, L_0x55d0c6022750, C4<0>, C4<0>;
L_0x55d0c60220c0 .functor XOR 1, L_0x55d0c6022050, L_0x55d0c60228d0, C4<0>, C4<0>;
L_0x55d0c6022180 .functor AND 1, L_0x55d0c6022620, L_0x55d0c6022750, C4<1>, C4<1>;
L_0x55d0c6022290 .functor AND 1, L_0x55d0c6022620, L_0x55d0c60228d0, C4<1>, C4<1>;
L_0x55d0c6022350 .functor AND 1, L_0x55d0c6022750, L_0x55d0c60228d0, C4<1>, C4<1>;
L_0x55d0c60223c0 .functor OR 1, L_0x55d0c6022180, L_0x55d0c6022290, C4<0>, C4<0>;
L_0x55d0c6022510 .functor OR 1, L_0x55d0c6022350, L_0x55d0c60223c0, C4<0>, C4<0>;
v0x55d0c4987e90_0 .net "a", 0 0, L_0x55d0c6022620;  1 drivers
v0x55d0c4987f30_0 .net "b", 0 0, L_0x55d0c6022750;  1 drivers
v0x55d0c49901e0_0 .net "ca", 0 0, L_0x55d0c6022510;  1 drivers
v0x55d0c498fae0_0 .net "cin", 0 0, L_0x55d0c60228d0;  1 drivers
v0x55d0c498fb80_0 .net "sum", 0 0, L_0x55d0c60220c0;  1 drivers
v0x55d0c4987c40_0 .net "w1", 0 0, L_0x55d0c6022050;  1 drivers
v0x55d0c4987ce0_0 .net "w2", 0 0, L_0x55d0c6022180;  1 drivers
v0x55d0c4989f30_0 .net "w3", 0 0, L_0x55d0c6022290;  1 drivers
v0x55d0c4989ff0_0 .net "w4", 0 0, L_0x55d0c6022350;  1 drivers
v0x55d0c498f440_0 .net "w5", 0 0, L_0x55d0c60223c0;  1 drivers
S_0x55d0c545c670 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5460b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6022a00 .functor XOR 1, L_0x55d0c6022ea0, L_0x55d0c6023060, C4<0>, C4<0>;
L_0x55d0c6022a70 .functor XOR 1, L_0x55d0c6022a00, L_0x55d0c6023220, C4<0>, C4<0>;
L_0x55d0c6022ae0 .functor AND 1, L_0x55d0c6022ea0, L_0x55d0c6023060, C4<1>, C4<1>;
L_0x55d0c6022b50 .functor AND 1, L_0x55d0c6022ea0, L_0x55d0c6023220, C4<1>, C4<1>;
L_0x55d0c6022c10 .functor AND 1, L_0x55d0c6023060, L_0x55d0c6023220, C4<1>, C4<1>;
L_0x55d0c6022c80 .functor OR 1, L_0x55d0c6022ae0, L_0x55d0c6022b50, C4<0>, C4<0>;
L_0x55d0c6022d90 .functor OR 1, L_0x55d0c6022c10, L_0x55d0c6022c80, C4<0>, C4<0>;
v0x55d0c498d720_0 .net "a", 0 0, L_0x55d0c6022ea0;  1 drivers
v0x55d0c498d7e0_0 .net "b", 0 0, L_0x55d0c6023060;  1 drivers
v0x55d0c498bb40_0 .net "ca", 0 0, L_0x55d0c6022d90;  1 drivers
v0x55d0c498bbe0_0 .net "cin", 0 0, L_0x55d0c6023220;  1 drivers
v0x55d0c49822b0_0 .net "sum", 0 0, L_0x55d0c6022a70;  1 drivers
v0x55d0c4985aa0_0 .net "w1", 0 0, L_0x55d0c6022a00;  1 drivers
v0x55d0c4985b60_0 .net "w2", 0 0, L_0x55d0c6022ae0;  1 drivers
v0x55d0c4983ec0_0 .net "w3", 0 0, L_0x55d0c6022b50;  1 drivers
v0x55d0c4983f80_0 .net "w4", 0 0, L_0x55d0c6022c10;  1 drivers
v0x55d0c4977e70_0 .net "w5", 0 0, L_0x55d0c6022c80;  1 drivers
S_0x55d0c54575f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5460f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49560a0_0 .net "a", 3 0, L_0x55d0c6025ff0;  1 drivers
v0x55d0c4955a10_0 .net "b", 3 0, L_0x55d0c60260e0;  1 drivers
v0x55d0c495dd60_0 .net "ca", 3 0, L_0x55d0c6025e80;  1 drivers
v0x55d0c495de20_0 .net "cin", 3 0, L_0x55d0c60261d0;  1 drivers
v0x55d0c495d660_0 .net "sum", 3 0, L_0x55d0c6025de0;  1 drivers
L_0x55d0c6023da0 .part L_0x55d0c6025ff0, 0, 1;
L_0x55d0c6023ed0 .part L_0x55d0c60260e0, 0, 1;
L_0x55d0c6024000 .part L_0x55d0c60261d0, 0, 1;
L_0x55d0c6024610 .part L_0x55d0c6025ff0, 1, 1;
L_0x55d0c6024740 .part L_0x55d0c60260e0, 1, 1;
L_0x55d0c6024870 .part L_0x55d0c60261d0, 1, 1;
L_0x55d0c6024fb0 .part L_0x55d0c6025ff0, 2, 1;
L_0x55d0c60250e0 .part L_0x55d0c60260e0, 2, 1;
L_0x55d0c6025260 .part L_0x55d0c60261d0, 2, 1;
L_0x55d0c6025830 .part L_0x55d0c6025ff0, 3, 1;
L_0x55d0c60259f0 .part L_0x55d0c60260e0, 3, 1;
L_0x55d0c6025bb0 .part L_0x55d0c60261d0, 3, 1;
L_0x55d0c6025de0 .concat8 [ 1 1 1 1], L_0x55d0c6023840, L_0x55d0c60241a0, L_0x55d0c6024a50, L_0x55d0c6025400;
L_0x55d0c6025e80 .concat8 [ 1 1 1 1], L_0x55d0c6023c90, L_0x55d0c6024500, L_0x55d0c6024ea0, L_0x55d0c6025720;
S_0x55d0c545ae70 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54575f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60233e0 .functor XOR 1, L_0x55d0c6023da0, L_0x55d0c6023ed0, C4<0>, C4<0>;
L_0x55d0c6023840 .functor XOR 1, L_0x55d0c60233e0, L_0x55d0c6024000, C4<0>, C4<0>;
L_0x55d0c6023900 .functor AND 1, L_0x55d0c6023da0, L_0x55d0c6023ed0, C4<1>, C4<1>;
L_0x55d0c6023a10 .functor AND 1, L_0x55d0c6023da0, L_0x55d0c6024000, C4<1>, C4<1>;
L_0x55d0c6023ad0 .functor AND 1, L_0x55d0c6023ed0, L_0x55d0c6024000, C4<1>, C4<1>;
L_0x55d0c6023b40 .functor OR 1, L_0x55d0c6023900, L_0x55d0c6023a10, C4<0>, C4<0>;
L_0x55d0c6023c90 .functor OR 1, L_0x55d0c6023ad0, L_0x55d0c6023b40, C4<0>, C4<0>;
v0x55d0c49797d0_0 .net "a", 0 0, L_0x55d0c6023da0;  1 drivers
v0x55d0c4979870_0 .net "b", 0 0, L_0x55d0c6023ed0;  1 drivers
v0x55d0c497ece0_0 .net "ca", 0 0, L_0x55d0c6023c90;  1 drivers
v0x55d0c497cfc0_0 .net "cin", 0 0, L_0x55d0c6024000;  1 drivers
v0x55d0c497d060_0 .net "sum", 0 0, L_0x55d0c6023840;  1 drivers
v0x55d0c497b3e0_0 .net "w1", 0 0, L_0x55d0c60233e0;  1 drivers
v0x55d0c497b480_0 .net "w2", 0 0, L_0x55d0c6023900;  1 drivers
v0x55d0c4971b50_0 .net "w3", 0 0, L_0x55d0c6023a10;  1 drivers
v0x55d0c4971bf0_0 .net "w4", 0 0, L_0x55d0c6023ad0;  1 drivers
v0x55d0c4975340_0 .net "w5", 0 0, L_0x55d0c6023b40;  1 drivers
S_0x55d0c545aa90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54575f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6024130 .functor XOR 1, L_0x55d0c6024610, L_0x55d0c6024740, C4<0>, C4<0>;
L_0x55d0c60241a0 .functor XOR 1, L_0x55d0c6024130, L_0x55d0c6024870, C4<0>, C4<0>;
L_0x55d0c6024210 .functor AND 1, L_0x55d0c6024610, L_0x55d0c6024740, C4<1>, C4<1>;
L_0x55d0c6024280 .functor AND 1, L_0x55d0c6024610, L_0x55d0c6024870, C4<1>, C4<1>;
L_0x55d0c6024340 .functor AND 1, L_0x55d0c6024740, L_0x55d0c6024870, C4<1>, C4<1>;
L_0x55d0c60243b0 .functor OR 1, L_0x55d0c6024210, L_0x55d0c6024280, C4<0>, C4<0>;
L_0x55d0c6024500 .functor OR 1, L_0x55d0c6024340, L_0x55d0c60243b0, C4<0>, C4<0>;
v0x55d0c4973760_0 .net "a", 0 0, L_0x55d0c6024610;  1 drivers
v0x55d0c4973820_0 .net "b", 0 0, L_0x55d0c6024740;  1 drivers
v0x55d0c495e9f0_0 .net "ca", 0 0, L_0x55d0c6024500;  1 drivers
v0x55d0c495e360_0 .net "cin", 0 0, L_0x55d0c6024870;  1 drivers
v0x55d0c495e400_0 .net "sum", 0 0, L_0x55d0c60241a0;  1 drivers
v0x55d0c496f190_0 .net "w1", 0 0, L_0x55d0c6024130;  1 drivers
v0x55d0c496f230_0 .net "w2", 0 0, L_0x55d0c6024210;  1 drivers
v0x55d0c496ea90_0 .net "w3", 0 0, L_0x55d0c6024280;  1 drivers
v0x55d0c496eb50_0 .net "w4", 0 0, L_0x55d0c6024340;  1 drivers
v0x55d0c495e110_0 .net "w5", 0 0, L_0x55d0c60243b0;  1 drivers
S_0x55d0c5459290 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54575f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60249e0 .functor XOR 1, L_0x55d0c6024fb0, L_0x55d0c60250e0, C4<0>, C4<0>;
L_0x55d0c6024a50 .functor XOR 1, L_0x55d0c60249e0, L_0x55d0c6025260, C4<0>, C4<0>;
L_0x55d0c6024b10 .functor AND 1, L_0x55d0c6024fb0, L_0x55d0c60250e0, C4<1>, C4<1>;
L_0x55d0c6024c20 .functor AND 1, L_0x55d0c6024fb0, L_0x55d0c6025260, C4<1>, C4<1>;
L_0x55d0c6024ce0 .functor AND 1, L_0x55d0c60250e0, L_0x55d0c6025260, C4<1>, C4<1>;
L_0x55d0c6024d50 .functor OR 1, L_0x55d0c6024b10, L_0x55d0c6024c20, C4<0>, C4<0>;
L_0x55d0c6024ea0 .functor OR 1, L_0x55d0c6024ce0, L_0x55d0c6024d50, C4<0>, C4<0>;
v0x55d0c4966800_0 .net "a", 0 0, L_0x55d0c6024fb0;  1 drivers
v0x55d0c49668a0_0 .net "b", 0 0, L_0x55d0c60250e0;  1 drivers
v0x55d0c4966170_0 .net "ca", 0 0, L_0x55d0c6024ea0;  1 drivers
v0x55d0c496e4c0_0 .net "cin", 0 0, L_0x55d0c6025260;  1 drivers
v0x55d0c496e560_0 .net "sum", 0 0, L_0x55d0c6024a50;  1 drivers
v0x55d0c496ddc0_0 .net "w1", 0 0, L_0x55d0c60249e0;  1 drivers
v0x55d0c496de60_0 .net "w2", 0 0, L_0x55d0c6024b10;  1 drivers
v0x55d0c4965f20_0 .net "w3", 0 0, L_0x55d0c6024c20;  1 drivers
v0x55d0c4965fe0_0 .net "w4", 0 0, L_0x55d0c6024ce0;  1 drivers
v0x55d0c4968210_0 .net "w5", 0 0, L_0x55d0c6024d50;  1 drivers
S_0x55d0c5458eb0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54575f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6025390 .functor XOR 1, L_0x55d0c6025830, L_0x55d0c60259f0, C4<0>, C4<0>;
L_0x55d0c6025400 .functor XOR 1, L_0x55d0c6025390, L_0x55d0c6025bb0, C4<0>, C4<0>;
L_0x55d0c6025470 .functor AND 1, L_0x55d0c6025830, L_0x55d0c60259f0, C4<1>, C4<1>;
L_0x55d0c60254e0 .functor AND 1, L_0x55d0c6025830, L_0x55d0c6025bb0, C4<1>, C4<1>;
L_0x55d0c60255a0 .functor AND 1, L_0x55d0c60259f0, L_0x55d0c6025bb0, C4<1>, C4<1>;
L_0x55d0c6025610 .functor OR 1, L_0x55d0c6025470, L_0x55d0c60254e0, C4<0>, C4<0>;
L_0x55d0c6025720 .functor OR 1, L_0x55d0c60255a0, L_0x55d0c6025610, C4<0>, C4<0>;
v0x55d0c496d720_0 .net "a", 0 0, L_0x55d0c6025830;  1 drivers
v0x55d0c496d7e0_0 .net "b", 0 0, L_0x55d0c60259f0;  1 drivers
v0x55d0c496ba00_0 .net "ca", 0 0, L_0x55d0c6025720;  1 drivers
v0x55d0c496baa0_0 .net "cin", 0 0, L_0x55d0c6025bb0;  1 drivers
v0x55d0c4969e20_0 .net "sum", 0 0, L_0x55d0c6025400;  1 drivers
v0x55d0c4960590_0 .net "w1", 0 0, L_0x55d0c6025390;  1 drivers
v0x55d0c4960650_0 .net "w2", 0 0, L_0x55d0c6025470;  1 drivers
v0x55d0c4963d80_0 .net "w3", 0 0, L_0x55d0c60254e0;  1 drivers
v0x55d0c4963e40_0 .net "w4", 0 0, L_0x55d0c60255a0;  1 drivers
v0x55d0c4962250_0 .net "w5", 0 0, L_0x55d0c6025610;  1 drivers
S_0x55d0c5457270 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5462710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4911860_0 .net "a", 7 0, L_0x55d0c602be90;  1 drivers
v0x55d0c49111d0_0 .net "b", 7 0, L_0x55d0c602bf80;  1 drivers
v0x55d0c4919520_0 .net "ca", 7 0, L_0x55d0c602bd00;  1 drivers
v0x55d0c49195e0_0 .net "cin", 7 0, L_0x55d0c602c070;  1 drivers
v0x55d0c4918e20_0 .net "sum", 7 0, L_0x55d0c602bbc0;  1 drivers
L_0x55d0c6028f20 .part L_0x55d0c602be90, 0, 4;
L_0x55d0c6028fc0 .part L_0x55d0c602bf80, 0, 4;
L_0x55d0c6029060 .part L_0x55d0c602c070, 0, 4;
L_0x55d0c602b8b0 .part L_0x55d0c602be90, 4, 4;
L_0x55d0c602b9a0 .part L_0x55d0c602bf80, 4, 4;
L_0x55d0c602ba90 .part L_0x55d0c602c070, 4, 4;
L_0x55d0c602bbc0 .concat8 [ 4 4 0 0], L_0x55d0c6028d10, L_0x55d0c602b6a0;
L_0x55d0c602bd00 .concat8 [ 4 4 0 0], L_0x55d0c6028db0, L_0x55d0c602b740;
S_0x55d0c5455120 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5457270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c493da70_0 .net "a", 3 0, L_0x55d0c6028f20;  1 drivers
v0x55d0c4941260_0 .net "b", 3 0, L_0x55d0c6028fc0;  1 drivers
v0x55d0c493f680_0 .net "ca", 3 0, L_0x55d0c6028db0;  1 drivers
v0x55d0c493f740_0 .net "cin", 3 0, L_0x55d0c6029060;  1 drivers
v0x55d0c4933580_0 .net "sum", 3 0, L_0x55d0c6028d10;  1 drivers
L_0x55d0c6026cd0 .part L_0x55d0c6028f20, 0, 1;
L_0x55d0c6026e00 .part L_0x55d0c6028fc0, 0, 1;
L_0x55d0c6026f30 .part L_0x55d0c6029060, 0, 1;
L_0x55d0c6027540 .part L_0x55d0c6028f20, 1, 1;
L_0x55d0c6027670 .part L_0x55d0c6028fc0, 1, 1;
L_0x55d0c60277a0 .part L_0x55d0c6029060, 1, 1;
L_0x55d0c6027ee0 .part L_0x55d0c6028f20, 2, 1;
L_0x55d0c6028010 .part L_0x55d0c6028fc0, 2, 1;
L_0x55d0c6028190 .part L_0x55d0c6029060, 2, 1;
L_0x55d0c6028760 .part L_0x55d0c6028f20, 3, 1;
L_0x55d0c6028920 .part L_0x55d0c6028fc0, 3, 1;
L_0x55d0c6028ae0 .part L_0x55d0c6029060, 3, 1;
L_0x55d0c6028d10 .concat8 [ 1 1 1 1], L_0x55d0c60267b0, L_0x55d0c60270d0, L_0x55d0c6027980, L_0x55d0c6028330;
L_0x55d0c6028db0 .concat8 [ 1 1 1 1], L_0x55d0c6026bc0, L_0x55d0c6027430, L_0x55d0c6027dd0, L_0x55d0c6028650;
S_0x55d0c544e0d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5455120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6025d70 .functor XOR 1, L_0x55d0c6026cd0, L_0x55d0c6026e00, C4<0>, C4<0>;
L_0x55d0c60267b0 .functor XOR 1, L_0x55d0c6025d70, L_0x55d0c6026f30, C4<0>, C4<0>;
L_0x55d0c6026870 .functor AND 1, L_0x55d0c6026cd0, L_0x55d0c6026e00, C4<1>, C4<1>;
L_0x55d0c6026980 .functor AND 1, L_0x55d0c6026cd0, L_0x55d0c6026f30, C4<1>, C4<1>;
L_0x55d0c6026a40 .functor AND 1, L_0x55d0c6026e00, L_0x55d0c6026f30, C4<1>, C4<1>;
L_0x55d0c6026ab0 .functor OR 1, L_0x55d0c6026870, L_0x55d0c6026980, C4<0>, C4<0>;
L_0x55d0c6026bc0 .functor OR 1, L_0x55d0c6026a40, L_0x55d0c6026ab0, C4<0>, C4<0>;
v0x55d0c49596c0_0 .net "a", 0 0, L_0x55d0c6026cd0;  1 drivers
v0x55d0c4959760_0 .net "b", 0 0, L_0x55d0c6026e00;  1 drivers
v0x55d0c494fe30_0 .net "ca", 0 0, L_0x55d0c6026bc0;  1 drivers
v0x55d0c4953620_0 .net "cin", 0 0, L_0x55d0c6026f30;  1 drivers
v0x55d0c49536c0_0 .net "sum", 0 0, L_0x55d0c60267b0;  1 drivers
v0x55d0c4951a40_0 .net "w1", 0 0, L_0x55d0c6025d70;  1 drivers
v0x55d0c4951ae0_0 .net "w2", 0 0, L_0x55d0c6026870;  1 drivers
v0x55d0c492b680_0 .net "w3", 0 0, L_0x55d0c6026980;  1 drivers
v0x55d0c492b720_0 .net "w4", 0 0, L_0x55d0c6026a40;  1 drivers
v0x55d0c492b250_0 .net "w5", 0 0, L_0x55d0c6026ab0;  1 drivers
S_0x55d0c5453110 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5455120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6027060 .functor XOR 1, L_0x55d0c6027540, L_0x55d0c6027670, C4<0>, C4<0>;
L_0x55d0c60270d0 .functor XOR 1, L_0x55d0c6027060, L_0x55d0c60277a0, C4<0>, C4<0>;
L_0x55d0c6027140 .functor AND 1, L_0x55d0c6027540, L_0x55d0c6027670, C4<1>, C4<1>;
L_0x55d0c60271b0 .functor AND 1, L_0x55d0c6027540, L_0x55d0c60277a0, C4<1>, C4<1>;
L_0x55d0c6027270 .functor AND 1, L_0x55d0c6027670, L_0x55d0c60277a0, C4<1>, C4<1>;
L_0x55d0c60272e0 .functor OR 1, L_0x55d0c6027140, L_0x55d0c60271b0, C4<0>, C4<0>;
L_0x55d0c6027430 .functor OR 1, L_0x55d0c6027270, L_0x55d0c60272e0, C4<0>, C4<0>;
v0x55d0c492afa0_0 .net "a", 0 0, L_0x55d0c6027540;  1 drivers
v0x55d0c492b060_0 .net "b", 0 0, L_0x55d0c6027670;  1 drivers
v0x55d0c494d3e0_0 .net "ca", 0 0, L_0x55d0c6027430;  1 drivers
v0x55d0c494cc90_0 .net "cin", 0 0, L_0x55d0c60277a0;  1 drivers
v0x55d0c494cd30_0 .net "sum", 0 0, L_0x55d0c60270d0;  1 drivers
v0x55d0c492ad00_0 .net "w1", 0 0, L_0x55d0c6027060;  1 drivers
v0x55d0c492ada0_0 .net "w2", 0 0, L_0x55d0c6027140;  1 drivers
v0x55d0c493bed0_0 .net "w3", 0 0, L_0x55d0c60271b0;  1 drivers
v0x55d0c493bf90_0 .net "w4", 0 0, L_0x55d0c6027270;  1 drivers
v0x55d0c493b840_0 .net "w5", 0 0, L_0x55d0c60272e0;  1 drivers
S_0x55d0c5452d30 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5455120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6027910 .functor XOR 1, L_0x55d0c6027ee0, L_0x55d0c6028010, C4<0>, C4<0>;
L_0x55d0c6027980 .functor XOR 1, L_0x55d0c6027910, L_0x55d0c6028190, C4<0>, C4<0>;
L_0x55d0c6027a40 .functor AND 1, L_0x55d0c6027ee0, L_0x55d0c6028010, C4<1>, C4<1>;
L_0x55d0c6027b50 .functor AND 1, L_0x55d0c6027ee0, L_0x55d0c6028190, C4<1>, C4<1>;
L_0x55d0c6027c10 .functor AND 1, L_0x55d0c6028010, L_0x55d0c6028190, C4<1>, C4<1>;
L_0x55d0c6027c80 .functor OR 1, L_0x55d0c6027a40, L_0x55d0c6027b50, C4<0>, C4<0>;
L_0x55d0c6027dd0 .functor OR 1, L_0x55d0c6027c10, L_0x55d0c6027c80, C4<0>, C4<0>;
v0x55d0c494c670_0 .net "a", 0 0, L_0x55d0c6027ee0;  1 drivers
v0x55d0c494c710_0 .net "b", 0 0, L_0x55d0c6028010;  1 drivers
v0x55d0c494bf70_0 .net "ca", 0 0, L_0x55d0c6027dd0;  1 drivers
v0x55d0c493b5f0_0 .net "cin", 0 0, L_0x55d0c6028190;  1 drivers
v0x55d0c493b690_0 .net "sum", 0 0, L_0x55d0c6027980;  1 drivers
v0x55d0c4943ce0_0 .net "w1", 0 0, L_0x55d0c6027910;  1 drivers
v0x55d0c4943d80_0 .net "w2", 0 0, L_0x55d0c6027a40;  1 drivers
v0x55d0c4943650_0 .net "w3", 0 0, L_0x55d0c6027b50;  1 drivers
v0x55d0c4943710_0 .net "w4", 0 0, L_0x55d0c6027c10;  1 drivers
v0x55d0c494b9a0_0 .net "w5", 0 0, L_0x55d0c6027c80;  1 drivers
S_0x55d0c544dcb0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5455120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60282c0 .functor XOR 1, L_0x55d0c6028760, L_0x55d0c6028920, C4<0>, C4<0>;
L_0x55d0c6028330 .functor XOR 1, L_0x55d0c60282c0, L_0x55d0c6028ae0, C4<0>, C4<0>;
L_0x55d0c60283a0 .functor AND 1, L_0x55d0c6028760, L_0x55d0c6028920, C4<1>, C4<1>;
L_0x55d0c6028410 .functor AND 1, L_0x55d0c6028760, L_0x55d0c6028ae0, C4<1>, C4<1>;
L_0x55d0c60284d0 .functor AND 1, L_0x55d0c6028920, L_0x55d0c6028ae0, C4<1>, C4<1>;
L_0x55d0c6028540 .functor OR 1, L_0x55d0c60283a0, L_0x55d0c6028410, C4<0>, C4<0>;
L_0x55d0c6028650 .functor OR 1, L_0x55d0c60284d0, L_0x55d0c6028540, C4<0>, C4<0>;
v0x55d0c494b2a0_0 .net "a", 0 0, L_0x55d0c6028760;  1 drivers
v0x55d0c494b360_0 .net "b", 0 0, L_0x55d0c6028920;  1 drivers
v0x55d0c4943400_0 .net "ca", 0 0, L_0x55d0c6028650;  1 drivers
v0x55d0c49434a0_0 .net "cin", 0 0, L_0x55d0c6028ae0;  1 drivers
v0x55d0c49456f0_0 .net "sum", 0 0, L_0x55d0c6028330;  1 drivers
v0x55d0c494ac00_0 .net "w1", 0 0, L_0x55d0c60282c0;  1 drivers
v0x55d0c494acc0_0 .net "w2", 0 0, L_0x55d0c60283a0;  1 drivers
v0x55d0c4948ee0_0 .net "w3", 0 0, L_0x55d0c6028410;  1 drivers
v0x55d0c4948fa0_0 .net "w4", 0 0, L_0x55d0c60284d0;  1 drivers
v0x55d0c49473b0_0 .net "w5", 0 0, L_0x55d0c6028540;  1 drivers
S_0x55d0c5451530 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5457270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49255e0_0 .net "a", 3 0, L_0x55d0c602b8b0;  1 drivers
v0x55d0c491bd50_0 .net "b", 3 0, L_0x55d0c602b9a0;  1 drivers
v0x55d0c491f540_0 .net "ca", 3 0, L_0x55d0c602b740;  1 drivers
v0x55d0c491f600_0 .net "cin", 3 0, L_0x55d0c602ba90;  1 drivers
v0x55d0c491d960_0 .net "sum", 3 0, L_0x55d0c602b6a0;  1 drivers
L_0x55d0c6029660 .part L_0x55d0c602b8b0, 0, 1;
L_0x55d0c6029790 .part L_0x55d0c602b9a0, 0, 1;
L_0x55d0c60298c0 .part L_0x55d0c602ba90, 0, 1;
L_0x55d0c6029ed0 .part L_0x55d0c602b8b0, 1, 1;
L_0x55d0c602a000 .part L_0x55d0c602b9a0, 1, 1;
L_0x55d0c602a130 .part L_0x55d0c602ba90, 1, 1;
L_0x55d0c602a870 .part L_0x55d0c602b8b0, 2, 1;
L_0x55d0c602a9a0 .part L_0x55d0c602b9a0, 2, 1;
L_0x55d0c602ab20 .part L_0x55d0c602ba90, 2, 1;
L_0x55d0c602b0f0 .part L_0x55d0c602b8b0, 3, 1;
L_0x55d0c602b2b0 .part L_0x55d0c602b9a0, 3, 1;
L_0x55d0c602b470 .part L_0x55d0c602ba90, 3, 1;
L_0x55d0c602b6a0 .concat8 [ 1 1 1 1], L_0x55d0c6029100, L_0x55d0c6029a60, L_0x55d0c602a310, L_0x55d0c602acc0;
L_0x55d0c602b740 .concat8 [ 1 1 1 1], L_0x55d0c6029550, L_0x55d0c6029dc0, L_0x55d0c602a760, L_0x55d0c602afe0;
S_0x55d0c5451150 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5451530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6028ca0 .functor XOR 1, L_0x55d0c6029660, L_0x55d0c6029790, C4<0>, C4<0>;
L_0x55d0c6029100 .functor XOR 1, L_0x55d0c6028ca0, L_0x55d0c60298c0, C4<0>, C4<0>;
L_0x55d0c60291c0 .functor AND 1, L_0x55d0c6029660, L_0x55d0c6029790, C4<1>, C4<1>;
L_0x55d0c60292d0 .functor AND 1, L_0x55d0c6029660, L_0x55d0c60298c0, C4<1>, C4<1>;
L_0x55d0c6029390 .functor AND 1, L_0x55d0c6029790, L_0x55d0c60298c0, C4<1>, C4<1>;
L_0x55d0c6029400 .functor OR 1, L_0x55d0c60291c0, L_0x55d0c60292d0, C4<0>, C4<0>;
L_0x55d0c6029550 .functor OR 1, L_0x55d0c6029390, L_0x55d0c6029400, C4<0>, C4<0>;
v0x55d0c4932ef0_0 .net "a", 0 0, L_0x55d0c6029660;  1 drivers
v0x55d0c4932f90_0 .net "b", 0 0, L_0x55d0c6029790;  1 drivers
v0x55d0c493b240_0 .net "ca", 0 0, L_0x55d0c6029550;  1 drivers
v0x55d0c493ab40_0 .net "cin", 0 0, L_0x55d0c60298c0;  1 drivers
v0x55d0c493abe0_0 .net "sum", 0 0, L_0x55d0c6029100;  1 drivers
v0x55d0c4932ca0_0 .net "w1", 0 0, L_0x55d0c6028ca0;  1 drivers
v0x55d0c4932d40_0 .net "w2", 0 0, L_0x55d0c60291c0;  1 drivers
v0x55d0c4934f90_0 .net "w3", 0 0, L_0x55d0c60292d0;  1 drivers
v0x55d0c4935030_0 .net "w4", 0 0, L_0x55d0c6029390;  1 drivers
v0x55d0c493a4a0_0 .net "w5", 0 0, L_0x55d0c6029400;  1 drivers
S_0x55d0c544f950 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5451530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60299f0 .functor XOR 1, L_0x55d0c6029ed0, L_0x55d0c602a000, C4<0>, C4<0>;
L_0x55d0c6029a60 .functor XOR 1, L_0x55d0c60299f0, L_0x55d0c602a130, C4<0>, C4<0>;
L_0x55d0c6029ad0 .functor AND 1, L_0x55d0c6029ed0, L_0x55d0c602a000, C4<1>, C4<1>;
L_0x55d0c6029b40 .functor AND 1, L_0x55d0c6029ed0, L_0x55d0c602a130, C4<1>, C4<1>;
L_0x55d0c6029c00 .functor AND 1, L_0x55d0c602a000, L_0x55d0c602a130, C4<1>, C4<1>;
L_0x55d0c6029c70 .functor OR 1, L_0x55d0c6029ad0, L_0x55d0c6029b40, C4<0>, C4<0>;
L_0x55d0c6029dc0 .functor OR 1, L_0x55d0c6029c00, L_0x55d0c6029c70, C4<0>, C4<0>;
v0x55d0c4938780_0 .net "a", 0 0, L_0x55d0c6029ed0;  1 drivers
v0x55d0c4938840_0 .net "b", 0 0, L_0x55d0c602a000;  1 drivers
v0x55d0c4936ba0_0 .net "ca", 0 0, L_0x55d0c6029dc0;  1 drivers
v0x55d0c492d310_0 .net "cin", 0 0, L_0x55d0c602a130;  1 drivers
v0x55d0c492d3b0_0 .net "sum", 0 0, L_0x55d0c6029a60;  1 drivers
v0x55d0c4930b00_0 .net "w1", 0 0, L_0x55d0c60299f0;  1 drivers
v0x55d0c4930ba0_0 .net "w2", 0 0, L_0x55d0c6029ad0;  1 drivers
v0x55d0c492ef20_0 .net "w3", 0 0, L_0x55d0c6029b40;  1 drivers
v0x55d0c492efe0_0 .net "w4", 0 0, L_0x55d0c6029c00;  1 drivers
v0x55d0c491a1b0_0 .net "w5", 0 0, L_0x55d0c6029c70;  1 drivers
S_0x55d0c544f570 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5451530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c602a2a0 .functor XOR 1, L_0x55d0c602a870, L_0x55d0c602a9a0, C4<0>, C4<0>;
L_0x55d0c602a310 .functor XOR 1, L_0x55d0c602a2a0, L_0x55d0c602ab20, C4<0>, C4<0>;
L_0x55d0c602a3d0 .functor AND 1, L_0x55d0c602a870, L_0x55d0c602a9a0, C4<1>, C4<1>;
L_0x55d0c602a4e0 .functor AND 1, L_0x55d0c602a870, L_0x55d0c602ab20, C4<1>, C4<1>;
L_0x55d0c602a5a0 .functor AND 1, L_0x55d0c602a9a0, L_0x55d0c602ab20, C4<1>, C4<1>;
L_0x55d0c602a610 .functor OR 1, L_0x55d0c602a3d0, L_0x55d0c602a4e0, C4<0>, C4<0>;
L_0x55d0c602a760 .functor OR 1, L_0x55d0c602a5a0, L_0x55d0c602a610, C4<0>, C4<0>;
v0x55d0c4919b20_0 .net "a", 0 0, L_0x55d0c602a870;  1 drivers
v0x55d0c4919bc0_0 .net "b", 0 0, L_0x55d0c602a9a0;  1 drivers
v0x55d0c492a950_0 .net "ca", 0 0, L_0x55d0c602a760;  1 drivers
v0x55d0c492a250_0 .net "cin", 0 0, L_0x55d0c602ab20;  1 drivers
v0x55d0c492a2f0_0 .net "sum", 0 0, L_0x55d0c602a310;  1 drivers
v0x55d0c49198d0_0 .net "w1", 0 0, L_0x55d0c602a2a0;  1 drivers
v0x55d0c4919970_0 .net "w2", 0 0, L_0x55d0c602a3d0;  1 drivers
v0x55d0c4921fc0_0 .net "w3", 0 0, L_0x55d0c602a4e0;  1 drivers
v0x55d0c4922080_0 .net "w4", 0 0, L_0x55d0c602a5a0;  1 drivers
v0x55d0c4921930_0 .net "w5", 0 0, L_0x55d0c602a610;  1 drivers
S_0x55d0c544d930 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5451530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c602ac50 .functor XOR 1, L_0x55d0c602b0f0, L_0x55d0c602b2b0, C4<0>, C4<0>;
L_0x55d0c602acc0 .functor XOR 1, L_0x55d0c602ac50, L_0x55d0c602b470, C4<0>, C4<0>;
L_0x55d0c602ad30 .functor AND 1, L_0x55d0c602b0f0, L_0x55d0c602b2b0, C4<1>, C4<1>;
L_0x55d0c602ada0 .functor AND 1, L_0x55d0c602b0f0, L_0x55d0c602b470, C4<1>, C4<1>;
L_0x55d0c602ae60 .functor AND 1, L_0x55d0c602b2b0, L_0x55d0c602b470, C4<1>, C4<1>;
L_0x55d0c602aed0 .functor OR 1, L_0x55d0c602ad30, L_0x55d0c602ada0, C4<0>, C4<0>;
L_0x55d0c602afe0 .functor OR 1, L_0x55d0c602ae60, L_0x55d0c602aed0, C4<0>, C4<0>;
v0x55d0c4929c80_0 .net "a", 0 0, L_0x55d0c602b0f0;  1 drivers
v0x55d0c4929d40_0 .net "b", 0 0, L_0x55d0c602b2b0;  1 drivers
v0x55d0c4929580_0 .net "ca", 0 0, L_0x55d0c602afe0;  1 drivers
v0x55d0c4929620_0 .net "cin", 0 0, L_0x55d0c602b470;  1 drivers
v0x55d0c49216e0_0 .net "sum", 0 0, L_0x55d0c602acc0;  1 drivers
v0x55d0c49239d0_0 .net "w1", 0 0, L_0x55d0c602ac50;  1 drivers
v0x55d0c4923a90_0 .net "w2", 0 0, L_0x55d0c602ad30;  1 drivers
v0x55d0c4928ee0_0 .net "w3", 0 0, L_0x55d0c602ada0;  1 drivers
v0x55d0c4928fa0_0 .net "w4", 0 0, L_0x55d0c602ae60;  1 drivers
v0x55d0c4927270_0 .net "w5", 0 0, L_0x55d0c602aed0;  1 drivers
S_0x55d0c5446450 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5462af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c489e510_0 .net "a", 15 0, L_0x55d0c6037b50;  1 drivers
v0x55d0c489c7f0_0 .net "b", 15 0, L_0x55d0c6037c40;  1 drivers
v0x55d0c489ac10_0 .net "ca", 15 0, L_0x55d0c60379c0;  1 drivers
v0x55d0c489acd0_0 .net "cin", 15 0, L_0x55d0c6037d30;  1 drivers
v0x55d0c4891380_0 .net "sum", 15 0, L_0x55d0c6037880;  1 drivers
L_0x55d0c6031cf0 .part L_0x55d0c6037b50, 0, 8;
L_0x55d0c6031d90 .part L_0x55d0c6037c40, 0, 8;
L_0x55d0c6031e30 .part L_0x55d0c6037d30, 0, 8;
L_0x55d0c60375b0 .part L_0x55d0c6037b50, 8, 8;
L_0x55d0c60376a0 .part L_0x55d0c6037c40, 8, 8;
L_0x55d0c6037790 .part L_0x55d0c6037d30, 8, 8;
L_0x55d0c6037880 .concat8 [ 8 8 0 0], L_0x55d0c6031a20, L_0x55d0c60372e0;
L_0x55d0c60379c0 .concat8 [ 8 8 0 0], L_0x55d0c6031b60, L_0x55d0c6037420;
S_0x55d0c544b490 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5446450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c48e2d50_0 .net "a", 7 0, L_0x55d0c6031cf0;  1 drivers
v0x55d0c48e1030_0 .net "b", 7 0, L_0x55d0c6031d90;  1 drivers
v0x55d0c48df450_0 .net "ca", 7 0, L_0x55d0c6031b60;  1 drivers
v0x55d0c48df510_0 .net "cin", 7 0, L_0x55d0c6031e30;  1 drivers
v0x55d0c48d5bc0_0 .net "sum", 7 0, L_0x55d0c6031a20;  1 drivers
L_0x55d0c602ed80 .part L_0x55d0c6031cf0, 0, 4;
L_0x55d0c602ee20 .part L_0x55d0c6031d90, 0, 4;
L_0x55d0c602eec0 .part L_0x55d0c6031e30, 0, 4;
L_0x55d0c6031710 .part L_0x55d0c6031cf0, 4, 4;
L_0x55d0c6031800 .part L_0x55d0c6031d90, 4, 4;
L_0x55d0c60318f0 .part L_0x55d0c6031e30, 4, 4;
L_0x55d0c6031a20 .concat8 [ 4 4 0 0], L_0x55d0c602eb70, L_0x55d0c6031500;
L_0x55d0c6031b60 .concat8 [ 4 4 0 0], L_0x55d0c602ec10, L_0x55d0c60315a0;
S_0x55d0c544b0b0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c544b490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4905110_0 .net "a", 3 0, L_0x55d0c602ed80;  1 drivers
v0x55d0c48fd270_0 .net "b", 3 0, L_0x55d0c602ee20;  1 drivers
v0x55d0c48ff560_0 .net "ca", 3 0, L_0x55d0c602ec10;  1 drivers
v0x55d0c48ff620_0 .net "cin", 3 0, L_0x55d0c602eec0;  1 drivers
v0x55d0c4904a70_0 .net "sum", 3 0, L_0x55d0c602eb70;  1 drivers
L_0x55d0c602cb30 .part L_0x55d0c602ed80, 0, 1;
L_0x55d0c602cc60 .part L_0x55d0c602ee20, 0, 1;
L_0x55d0c602cd90 .part L_0x55d0c602eec0, 0, 1;
L_0x55d0c602d3a0 .part L_0x55d0c602ed80, 1, 1;
L_0x55d0c602d4d0 .part L_0x55d0c602ee20, 1, 1;
L_0x55d0c602d600 .part L_0x55d0c602eec0, 1, 1;
L_0x55d0c602dd40 .part L_0x55d0c602ed80, 2, 1;
L_0x55d0c602de70 .part L_0x55d0c602ee20, 2, 1;
L_0x55d0c602dff0 .part L_0x55d0c602eec0, 2, 1;
L_0x55d0c602e5c0 .part L_0x55d0c602ed80, 3, 1;
L_0x55d0c602e780 .part L_0x55d0c602ee20, 3, 1;
L_0x55d0c602e940 .part L_0x55d0c602eec0, 3, 1;
L_0x55d0c602eb70 .concat8 [ 1 1 1 1], L_0x55d0c602c610, L_0x55d0c602cf30, L_0x55d0c602d7e0, L_0x55d0c602e190;
L_0x55d0c602ec10 .concat8 [ 1 1 1 1], L_0x55d0c602ca20, L_0x55d0c602d290, L_0x55d0c602dc30, L_0x55d0c602e4b0;
S_0x55d0c5446030 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c544b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c602b630 .functor XOR 1, L_0x55d0c602cb30, L_0x55d0c602cc60, C4<0>, C4<0>;
L_0x55d0c602c610 .functor XOR 1, L_0x55d0c602b630, L_0x55d0c602cd90, C4<0>, C4<0>;
L_0x55d0c602c6d0 .functor AND 1, L_0x55d0c602cb30, L_0x55d0c602cc60, C4<1>, C4<1>;
L_0x55d0c602c7e0 .functor AND 1, L_0x55d0c602cb30, L_0x55d0c602cd90, C4<1>, C4<1>;
L_0x55d0c602c8a0 .functor AND 1, L_0x55d0c602cc60, L_0x55d0c602cd90, C4<1>, C4<1>;
L_0x55d0c602c910 .functor OR 1, L_0x55d0c602c6d0, L_0x55d0c602c7e0, C4<0>, C4<0>;
L_0x55d0c602ca20 .functor OR 1, L_0x55d0c602c8a0, L_0x55d0c602c910, C4<0>, C4<0>;
v0x55d0c4914e80_0 .net "a", 0 0, L_0x55d0c602cb30;  1 drivers
v0x55d0c4914f20_0 .net "b", 0 0, L_0x55d0c602cc60;  1 drivers
v0x55d0c490b5f0_0 .net "ca", 0 0, L_0x55d0c602ca20;  1 drivers
v0x55d0c490ede0_0 .net "cin", 0 0, L_0x55d0c602cd90;  1 drivers
v0x55d0c490ee80_0 .net "sum", 0 0, L_0x55d0c602c610;  1 drivers
v0x55d0c490d200_0 .net "w1", 0 0, L_0x55d0c602b630;  1 drivers
v0x55d0c490d2a0_0 .net "w2", 0 0, L_0x55d0c602c6d0;  1 drivers
v0x55d0c48c2dc0_0 .net "w3", 0 0, L_0x55d0c602c7e0;  1 drivers
v0x55d0c48c2e60_0 .net "w4", 0 0, L_0x55d0c602c8a0;  1 drivers
v0x55d0c4907fe0_0 .net "w5", 0 0, L_0x55d0c602c910;  1 drivers
S_0x55d0c54498b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c544b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c602cec0 .functor XOR 1, L_0x55d0c602d3a0, L_0x55d0c602d4d0, C4<0>, C4<0>;
L_0x55d0c602cf30 .functor XOR 1, L_0x55d0c602cec0, L_0x55d0c602d600, C4<0>, C4<0>;
L_0x55d0c602cfa0 .functor AND 1, L_0x55d0c602d3a0, L_0x55d0c602d4d0, C4<1>, C4<1>;
L_0x55d0c602d010 .functor AND 1, L_0x55d0c602d3a0, L_0x55d0c602d600, C4<1>, C4<1>;
L_0x55d0c602d0d0 .functor AND 1, L_0x55d0c602d4d0, L_0x55d0c602d600, C4<1>, C4<1>;
L_0x55d0c602d140 .functor OR 1, L_0x55d0c602cfa0, L_0x55d0c602d010, C4<0>, C4<0>;
L_0x55d0c602d290 .functor OR 1, L_0x55d0c602d0d0, L_0x55d0c602d140, C4<0>, C4<0>;
v0x55d0c4907cd0_0 .net "a", 0 0, L_0x55d0c602d3a0;  1 drivers
v0x55d0c4907d70_0 .net "b", 0 0, L_0x55d0c602d4d0;  1 drivers
v0x55d0c48c3710_0 .net "ca", 0 0, L_0x55d0c602d290;  1 drivers
v0x55d0c48c3310_0 .net "cin", 0 0, L_0x55d0c602d600;  1 drivers
v0x55d0c48c33d0_0 .net "sum", 0 0, L_0x55d0c602cf30;  1 drivers
v0x55d0c48c3060_0 .net "w1", 0 0, L_0x55d0c602cec0;  1 drivers
v0x55d0c48c3120_0 .net "w2", 0 0, L_0x55d0c602cfa0;  1 drivers
v0x55d0c48e54f0_0 .net "w3", 0 0, L_0x55d0c602d010;  1 drivers
v0x55d0c48e5590_0 .net "w4", 0 0, L_0x55d0c602d0d0;  1 drivers
v0x55d0c48e50c0_0 .net "w5", 0 0, L_0x55d0c602d140;  1 drivers
S_0x55d0c54494d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c544b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c602d770 .functor XOR 1, L_0x55d0c602dd40, L_0x55d0c602de70, C4<0>, C4<0>;
L_0x55d0c602d7e0 .functor XOR 1, L_0x55d0c602d770, L_0x55d0c602dff0, C4<0>, C4<0>;
L_0x55d0c602d8a0 .functor AND 1, L_0x55d0c602dd40, L_0x55d0c602de70, C4<1>, C4<1>;
L_0x55d0c602d9b0 .functor AND 1, L_0x55d0c602dd40, L_0x55d0c602dff0, C4<1>, C4<1>;
L_0x55d0c602da70 .functor AND 1, L_0x55d0c602de70, L_0x55d0c602dff0, C4<1>, C4<1>;
L_0x55d0c602dae0 .functor OR 1, L_0x55d0c602d8a0, L_0x55d0c602d9b0, C4<0>, C4<0>;
L_0x55d0c602dc30 .functor OR 1, L_0x55d0c602da70, L_0x55d0c602dae0, C4<0>, C4<0>;
v0x55d0c48e4e10_0 .net "a", 0 0, L_0x55d0c602dd40;  1 drivers
v0x55d0c48e4eb0_0 .net "b", 0 0, L_0x55d0c602de70;  1 drivers
v0x55d0c4907250_0 .net "ca", 0 0, L_0x55d0c602dc30;  1 drivers
v0x55d0c4906b00_0 .net "cin", 0 0, L_0x55d0c602dff0;  1 drivers
v0x55d0c4906bc0_0 .net "sum", 0 0, L_0x55d0c602d7e0;  1 drivers
v0x55d0c48e4b70_0 .net "w1", 0 0, L_0x55d0c602d770;  1 drivers
v0x55d0c48e4c30_0 .net "w2", 0 0, L_0x55d0c602d8a0;  1 drivers
v0x55d0c48f5d40_0 .net "w3", 0 0, L_0x55d0c602d9b0;  1 drivers
v0x55d0c48f5de0_0 .net "w4", 0 0, L_0x55d0c602da70;  1 drivers
v0x55d0c48f56b0_0 .net "w5", 0 0, L_0x55d0c602dae0;  1 drivers
S_0x55d0c5447cd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c544b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c602e120 .functor XOR 1, L_0x55d0c602e5c0, L_0x55d0c602e780, C4<0>, C4<0>;
L_0x55d0c602e190 .functor XOR 1, L_0x55d0c602e120, L_0x55d0c602e940, C4<0>, C4<0>;
L_0x55d0c602e200 .functor AND 1, L_0x55d0c602e5c0, L_0x55d0c602e780, C4<1>, C4<1>;
L_0x55d0c602e270 .functor AND 1, L_0x55d0c602e5c0, L_0x55d0c602e940, C4<1>, C4<1>;
L_0x55d0c602e330 .functor AND 1, L_0x55d0c602e780, L_0x55d0c602e940, C4<1>, C4<1>;
L_0x55d0c602e3a0 .functor OR 1, L_0x55d0c602e200, L_0x55d0c602e270, C4<0>, C4<0>;
L_0x55d0c602e4b0 .functor OR 1, L_0x55d0c602e330, L_0x55d0c602e3a0, C4<0>, C4<0>;
v0x55d0c49064e0_0 .net "a", 0 0, L_0x55d0c602e5c0;  1 drivers
v0x55d0c49065a0_0 .net "b", 0 0, L_0x55d0c602e780;  1 drivers
v0x55d0c4905de0_0 .net "ca", 0 0, L_0x55d0c602e4b0;  1 drivers
v0x55d0c48f5460_0 .net "cin", 0 0, L_0x55d0c602e940;  1 drivers
v0x55d0c48f5520_0 .net "sum", 0 0, L_0x55d0c602e190;  1 drivers
v0x55d0c48fdb50_0 .net "w1", 0 0, L_0x55d0c602e120;  1 drivers
v0x55d0c48fdc10_0 .net "w2", 0 0, L_0x55d0c602e200;  1 drivers
v0x55d0c48fd4c0_0 .net "w3", 0 0, L_0x55d0c602e270;  1 drivers
v0x55d0c48fd580_0 .net "w4", 0 0, L_0x55d0c602e330;  1 drivers
v0x55d0c4905810_0 .net "w5", 0 0, L_0x55d0c602e3a0;  1 drivers
S_0x55d0c54478f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c544b490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c48e3af0_0 .net "a", 3 0, L_0x55d0c6031710;  1 drivers
v0x55d0c48e33f0_0 .net "b", 3 0, L_0x55d0c6031800;  1 drivers
v0x55d0c48db550_0 .net "ca", 3 0, L_0x55d0c60315a0;  1 drivers
v0x55d0c48db610_0 .net "cin", 3 0, L_0x55d0c60318f0;  1 drivers
v0x55d0c48dd840_0 .net "sum", 3 0, L_0x55d0c6031500;  1 drivers
L_0x55d0c602f4c0 .part L_0x55d0c6031710, 0, 1;
L_0x55d0c602f5f0 .part L_0x55d0c6031800, 0, 1;
L_0x55d0c602f720 .part L_0x55d0c60318f0, 0, 1;
L_0x55d0c602fd30 .part L_0x55d0c6031710, 1, 1;
L_0x55d0c602fe60 .part L_0x55d0c6031800, 1, 1;
L_0x55d0c602ff90 .part L_0x55d0c60318f0, 1, 1;
L_0x55d0c60306d0 .part L_0x55d0c6031710, 2, 1;
L_0x55d0c6030800 .part L_0x55d0c6031800, 2, 1;
L_0x55d0c6030980 .part L_0x55d0c60318f0, 2, 1;
L_0x55d0c6030f50 .part L_0x55d0c6031710, 3, 1;
L_0x55d0c6031110 .part L_0x55d0c6031800, 3, 1;
L_0x55d0c60312d0 .part L_0x55d0c60318f0, 3, 1;
L_0x55d0c6031500 .concat8 [ 1 1 1 1], L_0x55d0c602ef60, L_0x55d0c602f8c0, L_0x55d0c6030170, L_0x55d0c6030b20;
L_0x55d0c60315a0 .concat8 [ 1 1 1 1], L_0x55d0c602f3b0, L_0x55d0c602fc20, L_0x55d0c60305c0, L_0x55d0c6030e40;
S_0x55d0c5445cb0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54478f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c602eb00 .functor XOR 1, L_0x55d0c602f4c0, L_0x55d0c602f5f0, C4<0>, C4<0>;
L_0x55d0c602ef60 .functor XOR 1, L_0x55d0c602eb00, L_0x55d0c602f720, C4<0>, C4<0>;
L_0x55d0c602f020 .functor AND 1, L_0x55d0c602f4c0, L_0x55d0c602f5f0, C4<1>, C4<1>;
L_0x55d0c602f130 .functor AND 1, L_0x55d0c602f4c0, L_0x55d0c602f720, C4<1>, C4<1>;
L_0x55d0c602f1f0 .functor AND 1, L_0x55d0c602f5f0, L_0x55d0c602f720, C4<1>, C4<1>;
L_0x55d0c602f260 .functor OR 1, L_0x55d0c602f020, L_0x55d0c602f130, C4<0>, C4<0>;
L_0x55d0c602f3b0 .functor OR 1, L_0x55d0c602f1f0, L_0x55d0c602f260, C4<0>, C4<0>;
v0x55d0c4902d50_0 .net "a", 0 0, L_0x55d0c602f4c0;  1 drivers
v0x55d0c4902df0_0 .net "b", 0 0, L_0x55d0c602f5f0;  1 drivers
v0x55d0c4901170_0 .net "ca", 0 0, L_0x55d0c602f3b0;  1 drivers
v0x55d0c48f78e0_0 .net "cin", 0 0, L_0x55d0c602f720;  1 drivers
v0x55d0c48f7980_0 .net "sum", 0 0, L_0x55d0c602ef60;  1 drivers
v0x55d0c48fb0d0_0 .net "w1", 0 0, L_0x55d0c602eb00;  1 drivers
v0x55d0c48fb170_0 .net "w2", 0 0, L_0x55d0c602f020;  1 drivers
v0x55d0c48f94f0_0 .net "w3", 0 0, L_0x55d0c602f130;  1 drivers
v0x55d0c48f95b0_0 .net "w4", 0 0, L_0x55d0c602f1f0;  1 drivers
v0x55d0c48ed3f0_0 .net "w5", 0 0, L_0x55d0c602f260;  1 drivers
S_0x55d0c5443cf0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54478f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c602f850 .functor XOR 1, L_0x55d0c602fd30, L_0x55d0c602fe60, C4<0>, C4<0>;
L_0x55d0c602f8c0 .functor XOR 1, L_0x55d0c602f850, L_0x55d0c602ff90, C4<0>, C4<0>;
L_0x55d0c602f930 .functor AND 1, L_0x55d0c602fd30, L_0x55d0c602fe60, C4<1>, C4<1>;
L_0x55d0c602f9a0 .functor AND 1, L_0x55d0c602fd30, L_0x55d0c602ff90, C4<1>, C4<1>;
L_0x55d0c602fa60 .functor AND 1, L_0x55d0c602fe60, L_0x55d0c602ff90, C4<1>, C4<1>;
L_0x55d0c602fad0 .functor OR 1, L_0x55d0c602f930, L_0x55d0c602f9a0, C4<0>, C4<0>;
L_0x55d0c602fc20 .functor OR 1, L_0x55d0c602fa60, L_0x55d0c602fad0, C4<0>, C4<0>;
v0x55d0c48ecd60_0 .net "a", 0 0, L_0x55d0c602fd30;  1 drivers
v0x55d0c48ece00_0 .net "b", 0 0, L_0x55d0c602fe60;  1 drivers
v0x55d0c48f50b0_0 .net "ca", 0 0, L_0x55d0c602fc20;  1 drivers
v0x55d0c48f49b0_0 .net "cin", 0 0, L_0x55d0c602ff90;  1 drivers
v0x55d0c48f4a70_0 .net "sum", 0 0, L_0x55d0c602f8c0;  1 drivers
v0x55d0c48ecb10_0 .net "w1", 0 0, L_0x55d0c602f850;  1 drivers
v0x55d0c48ecbd0_0 .net "w2", 0 0, L_0x55d0c602f930;  1 drivers
v0x55d0c48eee00_0 .net "w3", 0 0, L_0x55d0c602f9a0;  1 drivers
v0x55d0c48eeec0_0 .net "w4", 0 0, L_0x55d0c602fa60;  1 drivers
v0x55d0c48f4310_0 .net "w5", 0 0, L_0x55d0c602fad0;  1 drivers
S_0x55d0c543d970 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54478f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6030100 .functor XOR 1, L_0x55d0c60306d0, L_0x55d0c6030800, C4<0>, C4<0>;
L_0x55d0c6030170 .functor XOR 1, L_0x55d0c6030100, L_0x55d0c6030980, C4<0>, C4<0>;
L_0x55d0c6030230 .functor AND 1, L_0x55d0c60306d0, L_0x55d0c6030800, C4<1>, C4<1>;
L_0x55d0c6030340 .functor AND 1, L_0x55d0c60306d0, L_0x55d0c6030980, C4<1>, C4<1>;
L_0x55d0c6030400 .functor AND 1, L_0x55d0c6030800, L_0x55d0c6030980, C4<1>, C4<1>;
L_0x55d0c6030470 .functor OR 1, L_0x55d0c6030230, L_0x55d0c6030340, C4<0>, C4<0>;
L_0x55d0c60305c0 .functor OR 1, L_0x55d0c6030400, L_0x55d0c6030470, C4<0>, C4<0>;
v0x55d0c48f25f0_0 .net "a", 0 0, L_0x55d0c60306d0;  1 drivers
v0x55d0c48f2690_0 .net "b", 0 0, L_0x55d0c6030800;  1 drivers
v0x55d0c48f0a10_0 .net "ca", 0 0, L_0x55d0c60305c0;  1 drivers
v0x55d0c48e7180_0 .net "cin", 0 0, L_0x55d0c6030980;  1 drivers
v0x55d0c48e7220_0 .net "sum", 0 0, L_0x55d0c6030170;  1 drivers
v0x55d0c48ea970_0 .net "w1", 0 0, L_0x55d0c6030100;  1 drivers
v0x55d0c48eaa10_0 .net "w2", 0 0, L_0x55d0c6030230;  1 drivers
v0x55d0c48e8d90_0 .net "w3", 0 0, L_0x55d0c6030340;  1 drivers
v0x55d0c48e8e50_0 .net "w4", 0 0, L_0x55d0c6030400;  1 drivers
v0x55d0c48d4020_0 .net "w5", 0 0, L_0x55d0c6030470;  1 drivers
S_0x55d0c54429b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54478f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6030ab0 .functor XOR 1, L_0x55d0c6030f50, L_0x55d0c6031110, C4<0>, C4<0>;
L_0x55d0c6030b20 .functor XOR 1, L_0x55d0c6030ab0, L_0x55d0c60312d0, C4<0>, C4<0>;
L_0x55d0c6030b90 .functor AND 1, L_0x55d0c6030f50, L_0x55d0c6031110, C4<1>, C4<1>;
L_0x55d0c6030c00 .functor AND 1, L_0x55d0c6030f50, L_0x55d0c60312d0, C4<1>, C4<1>;
L_0x55d0c6030cc0 .functor AND 1, L_0x55d0c6031110, L_0x55d0c60312d0, C4<1>, C4<1>;
L_0x55d0c6030d30 .functor OR 1, L_0x55d0c6030b90, L_0x55d0c6030c00, C4<0>, C4<0>;
L_0x55d0c6030e40 .functor OR 1, L_0x55d0c6030cc0, L_0x55d0c6030d30, C4<0>, C4<0>;
v0x55d0c48d3990_0 .net "a", 0 0, L_0x55d0c6030f50;  1 drivers
v0x55d0c48d3a30_0 .net "b", 0 0, L_0x55d0c6031110;  1 drivers
v0x55d0c48e47c0_0 .net "ca", 0 0, L_0x55d0c6030e40;  1 drivers
v0x55d0c48e40c0_0 .net "cin", 0 0, L_0x55d0c60312d0;  1 drivers
v0x55d0c48e4180_0 .net "sum", 0 0, L_0x55d0c6030b20;  1 drivers
v0x55d0c48d3740_0 .net "w1", 0 0, L_0x55d0c6030ab0;  1 drivers
v0x55d0c48d3800_0 .net "w2", 0 0, L_0x55d0c6030b90;  1 drivers
v0x55d0c48dbe30_0 .net "w3", 0 0, L_0x55d0c6030c00;  1 drivers
v0x55d0c48dbef0_0 .net "w4", 0 0, L_0x55d0c6030cc0;  1 drivers
v0x55d0c48db7a0_0 .net "w5", 0 0, L_0x55d0c6030d30;  1 drivers
S_0x55d0c54425d0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5446450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c489f2b0_0 .net "a", 7 0, L_0x55d0c60375b0;  1 drivers
v0x55d0c489ebb0_0 .net "b", 7 0, L_0x55d0c60376a0;  1 drivers
v0x55d0c4896d10_0 .net "ca", 7 0, L_0x55d0c6037420;  1 drivers
v0x55d0c4896dd0_0 .net "cin", 7 0, L_0x55d0c6037790;  1 drivers
v0x55d0c4899000_0 .net "sum", 7 0, L_0x55d0c60372e0;  1 drivers
L_0x55d0c6034640 .part L_0x55d0c60375b0, 0, 4;
L_0x55d0c60346e0 .part L_0x55d0c60376a0, 0, 4;
L_0x55d0c6034780 .part L_0x55d0c6037790, 0, 4;
L_0x55d0c6036fd0 .part L_0x55d0c60375b0, 4, 4;
L_0x55d0c60370c0 .part L_0x55d0c60376a0, 4, 4;
L_0x55d0c60371b0 .part L_0x55d0c6037790, 4, 4;
L_0x55d0c60372e0 .concat8 [ 4 4 0 0], L_0x55d0c6034430, L_0x55d0c6036dc0;
L_0x55d0c6037420 .concat8 [ 4 4 0 0], L_0x55d0c60344d0, L_0x55d0c6036e60;
S_0x55d0c543d550 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c54425d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c48b0c20_0 .net "a", 3 0, L_0x55d0c6034640;  1 drivers
v0x55d0c48b9310_0 .net "b", 3 0, L_0x55d0c60346e0;  1 drivers
v0x55d0c48b8c80_0 .net "ca", 3 0, L_0x55d0c60344d0;  1 drivers
v0x55d0c48b8d40_0 .net "cin", 3 0, L_0x55d0c6034780;  1 drivers
v0x55d0c48c0fd0_0 .net "sum", 3 0, L_0x55d0c6034430;  1 drivers
L_0x55d0c60323f0 .part L_0x55d0c6034640, 0, 1;
L_0x55d0c6032520 .part L_0x55d0c60346e0, 0, 1;
L_0x55d0c6032650 .part L_0x55d0c6034780, 0, 1;
L_0x55d0c6032c60 .part L_0x55d0c6034640, 1, 1;
L_0x55d0c6032d90 .part L_0x55d0c60346e0, 1, 1;
L_0x55d0c6032ec0 .part L_0x55d0c6034780, 1, 1;
L_0x55d0c6033600 .part L_0x55d0c6034640, 2, 1;
L_0x55d0c6033730 .part L_0x55d0c60346e0, 2, 1;
L_0x55d0c60338b0 .part L_0x55d0c6034780, 2, 1;
L_0x55d0c6033e80 .part L_0x55d0c6034640, 3, 1;
L_0x55d0c6034040 .part L_0x55d0c60346e0, 3, 1;
L_0x55d0c6034200 .part L_0x55d0c6034780, 3, 1;
L_0x55d0c6034430 .concat8 [ 1 1 1 1], L_0x55d0c6031ed0, L_0x55d0c60327f0, L_0x55d0c60330a0, L_0x55d0c6033a50;
L_0x55d0c60344d0 .concat8 [ 1 1 1 1], L_0x55d0c60322e0, L_0x55d0c6032b50, L_0x55d0c60334f0, L_0x55d0c6033d70;
S_0x55d0c5440dd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c543d550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6031490 .functor XOR 1, L_0x55d0c60323f0, L_0x55d0c6032520, C4<0>, C4<0>;
L_0x55d0c6031ed0 .functor XOR 1, L_0x55d0c6031490, L_0x55d0c6032650, C4<0>, C4<0>;
L_0x55d0c6031f90 .functor AND 1, L_0x55d0c60323f0, L_0x55d0c6032520, C4<1>, C4<1>;
L_0x55d0c60320a0 .functor AND 1, L_0x55d0c60323f0, L_0x55d0c6032650, C4<1>, C4<1>;
L_0x55d0c6032160 .functor AND 1, L_0x55d0c6032520, L_0x55d0c6032650, C4<1>, C4<1>;
L_0x55d0c60321d0 .functor OR 1, L_0x55d0c6031f90, L_0x55d0c60320a0, C4<0>, C4<0>;
L_0x55d0c60322e0 .functor OR 1, L_0x55d0c6032160, L_0x55d0c60321d0, C4<0>, C4<0>;
v0x55d0c48d93b0_0 .net "a", 0 0, L_0x55d0c60323f0;  1 drivers
v0x55d0c48d9450_0 .net "b", 0 0, L_0x55d0c6032520;  1 drivers
v0x55d0c48d77d0_0 .net "ca", 0 0, L_0x55d0c60322e0;  1 drivers
v0x55d0c48cb6d0_0 .net "cin", 0 0, L_0x55d0c6032650;  1 drivers
v0x55d0c48cb770_0 .net "sum", 0 0, L_0x55d0c6031ed0;  1 drivers
v0x55d0c48cb040_0 .net "w1", 0 0, L_0x55d0c6031490;  1 drivers
v0x55d0c48cb0e0_0 .net "w2", 0 0, L_0x55d0c6031f90;  1 drivers
v0x55d0c48d3390_0 .net "w3", 0 0, L_0x55d0c60320a0;  1 drivers
v0x55d0c48d3430_0 .net "w4", 0 0, L_0x55d0c6032160;  1 drivers
v0x55d0c48d2c90_0 .net "w5", 0 0, L_0x55d0c60321d0;  1 drivers
S_0x55d0c54409f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c543d550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6032780 .functor XOR 1, L_0x55d0c6032c60, L_0x55d0c6032d90, C4<0>, C4<0>;
L_0x55d0c60327f0 .functor XOR 1, L_0x55d0c6032780, L_0x55d0c6032ec0, C4<0>, C4<0>;
L_0x55d0c6032860 .functor AND 1, L_0x55d0c6032c60, L_0x55d0c6032d90, C4<1>, C4<1>;
L_0x55d0c60328d0 .functor AND 1, L_0x55d0c6032c60, L_0x55d0c6032ec0, C4<1>, C4<1>;
L_0x55d0c6032990 .functor AND 1, L_0x55d0c6032d90, L_0x55d0c6032ec0, C4<1>, C4<1>;
L_0x55d0c6032a00 .functor OR 1, L_0x55d0c6032860, L_0x55d0c60328d0, C4<0>, C4<0>;
L_0x55d0c6032b50 .functor OR 1, L_0x55d0c6032990, L_0x55d0c6032a00, C4<0>, C4<0>;
v0x55d0c48cadf0_0 .net "a", 0 0, L_0x55d0c6032c60;  1 drivers
v0x55d0c48caeb0_0 .net "b", 0 0, L_0x55d0c6032d90;  1 drivers
v0x55d0c48cd0e0_0 .net "ca", 0 0, L_0x55d0c6032b50;  1 drivers
v0x55d0c48d25f0_0 .net "cin", 0 0, L_0x55d0c6032ec0;  1 drivers
v0x55d0c48d2690_0 .net "sum", 0 0, L_0x55d0c60327f0;  1 drivers
v0x55d0c48d08d0_0 .net "w1", 0 0, L_0x55d0c6032780;  1 drivers
v0x55d0c48d0970_0 .net "w2", 0 0, L_0x55d0c6032860;  1 drivers
v0x55d0c48cecf0_0 .net "w3", 0 0, L_0x55d0c60328d0;  1 drivers
v0x55d0c48cedb0_0 .net "w4", 0 0, L_0x55d0c6032990;  1 drivers
v0x55d0c48c5460_0 .net "w5", 0 0, L_0x55d0c6032a00;  1 drivers
S_0x55d0c543f1f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c543d550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6033030 .functor XOR 1, L_0x55d0c6033600, L_0x55d0c6033730, C4<0>, C4<0>;
L_0x55d0c60330a0 .functor XOR 1, L_0x55d0c6033030, L_0x55d0c60338b0, C4<0>, C4<0>;
L_0x55d0c6033160 .functor AND 1, L_0x55d0c6033600, L_0x55d0c6033730, C4<1>, C4<1>;
L_0x55d0c6033270 .functor AND 1, L_0x55d0c6033600, L_0x55d0c60338b0, C4<1>, C4<1>;
L_0x55d0c6033330 .functor AND 1, L_0x55d0c6033730, L_0x55d0c60338b0, C4<1>, C4<1>;
L_0x55d0c60333a0 .functor OR 1, L_0x55d0c6033160, L_0x55d0c6033270, C4<0>, C4<0>;
L_0x55d0c60334f0 .functor OR 1, L_0x55d0c6033330, L_0x55d0c60333a0, C4<0>, C4<0>;
v0x55d0c48c8c50_0 .net "a", 0 0, L_0x55d0c6033600;  1 drivers
v0x55d0c48c8cf0_0 .net "b", 0 0, L_0x55d0c6033730;  1 drivers
v0x55d0c48c7070_0 .net "ca", 0 0, L_0x55d0c60334f0;  1 drivers
v0x55d0c48a0cb0_0 .net "cin", 0 0, L_0x55d0c60338b0;  1 drivers
v0x55d0c48a0d50_0 .net "sum", 0 0, L_0x55d0c60330a0;  1 drivers
v0x55d0c48a0880_0 .net "w1", 0 0, L_0x55d0c6033030;  1 drivers
v0x55d0c48a0920_0 .net "w2", 0 0, L_0x55d0c6033160;  1 drivers
v0x55d0c48a05d0_0 .net "w3", 0 0, L_0x55d0c6033270;  1 drivers
v0x55d0c48a0690_0 .net "w4", 0 0, L_0x55d0c6033330;  1 drivers
v0x55d0c48c2a10_0 .net "w5", 0 0, L_0x55d0c60333a0;  1 drivers
S_0x55d0c543ee10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c543d550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60339e0 .functor XOR 1, L_0x55d0c6033e80, L_0x55d0c6034040, C4<0>, C4<0>;
L_0x55d0c6033a50 .functor XOR 1, L_0x55d0c60339e0, L_0x55d0c6034200, C4<0>, C4<0>;
L_0x55d0c6033ac0 .functor AND 1, L_0x55d0c6033e80, L_0x55d0c6034040, C4<1>, C4<1>;
L_0x55d0c6033b30 .functor AND 1, L_0x55d0c6033e80, L_0x55d0c6034200, C4<1>, C4<1>;
L_0x55d0c6033bf0 .functor AND 1, L_0x55d0c6034040, L_0x55d0c6034200, C4<1>, C4<1>;
L_0x55d0c6033c60 .functor OR 1, L_0x55d0c6033ac0, L_0x55d0c6033b30, C4<0>, C4<0>;
L_0x55d0c6033d70 .functor OR 1, L_0x55d0c6033bf0, L_0x55d0c6033c60, C4<0>, C4<0>;
v0x55d0c48c22c0_0 .net "a", 0 0, L_0x55d0c6033e80;  1 drivers
v0x55d0c48c2380_0 .net "b", 0 0, L_0x55d0c6034040;  1 drivers
v0x55d0c48a0330_0 .net "ca", 0 0, L_0x55d0c6033d70;  1 drivers
v0x55d0c48a03d0_0 .net "cin", 0 0, L_0x55d0c6034200;  1 drivers
v0x55d0c48b1500_0 .net "sum", 0 0, L_0x55d0c6033a50;  1 drivers
v0x55d0c48b0e70_0 .net "w1", 0 0, L_0x55d0c60339e0;  1 drivers
v0x55d0c48b0f30_0 .net "w2", 0 0, L_0x55d0c6033ac0;  1 drivers
v0x55d0c48c1ca0_0 .net "w3", 0 0, L_0x55d0c6033b30;  1 drivers
v0x55d0c48c1d60_0 .net "w4", 0 0, L_0x55d0c6033bf0;  1 drivers
v0x55d0c48c1650_0 .net "w5", 0 0, L_0x55d0c6033c60;  1 drivers
S_0x55d0c543d1d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c54425d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c489f880_0 .net "a", 3 0, L_0x55d0c6036fd0;  1 drivers
v0x55d0c488ef00_0 .net "b", 3 0, L_0x55d0c60370c0;  1 drivers
v0x55d0c48975f0_0 .net "ca", 3 0, L_0x55d0c6036e60;  1 drivers
v0x55d0c48976b0_0 .net "cin", 3 0, L_0x55d0c60371b0;  1 drivers
v0x55d0c4896f60_0 .net "sum", 3 0, L_0x55d0c6036dc0;  1 drivers
L_0x55d0c6034d80 .part L_0x55d0c6036fd0, 0, 1;
L_0x55d0c6034eb0 .part L_0x55d0c60370c0, 0, 1;
L_0x55d0c6034fe0 .part L_0x55d0c60371b0, 0, 1;
L_0x55d0c60355f0 .part L_0x55d0c6036fd0, 1, 1;
L_0x55d0c6035720 .part L_0x55d0c60370c0, 1, 1;
L_0x55d0c6035850 .part L_0x55d0c60371b0, 1, 1;
L_0x55d0c6035f90 .part L_0x55d0c6036fd0, 2, 1;
L_0x55d0c60360c0 .part L_0x55d0c60370c0, 2, 1;
L_0x55d0c6036240 .part L_0x55d0c60371b0, 2, 1;
L_0x55d0c6036810 .part L_0x55d0c6036fd0, 3, 1;
L_0x55d0c60369d0 .part L_0x55d0c60370c0, 3, 1;
L_0x55d0c6036b90 .part L_0x55d0c60371b0, 3, 1;
L_0x55d0c6036dc0 .concat8 [ 1 1 1 1], L_0x55d0c6034820, L_0x55d0c6035180, L_0x55d0c6035a30, L_0x55d0c60363e0;
L_0x55d0c6036e60 .concat8 [ 1 1 1 1], L_0x55d0c6034c70, L_0x55d0c60354e0, L_0x55d0c6035e80, L_0x55d0c6036700;
S_0x55d0c5435cf0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c543d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60343c0 .functor XOR 1, L_0x55d0c6034d80, L_0x55d0c6034eb0, C4<0>, C4<0>;
L_0x55d0c6034820 .functor XOR 1, L_0x55d0c60343c0, L_0x55d0c6034fe0, C4<0>, C4<0>;
L_0x55d0c60348e0 .functor AND 1, L_0x55d0c6034d80, L_0x55d0c6034eb0, C4<1>, C4<1>;
L_0x55d0c60349f0 .functor AND 1, L_0x55d0c6034d80, L_0x55d0c6034fe0, C4<1>, C4<1>;
L_0x55d0c6034ab0 .functor AND 1, L_0x55d0c6034eb0, L_0x55d0c6034fe0, C4<1>, C4<1>;
L_0x55d0c6034b20 .functor OR 1, L_0x55d0c60348e0, L_0x55d0c60349f0, C4<0>, C4<0>;
L_0x55d0c6034c70 .functor OR 1, L_0x55d0c6034ab0, L_0x55d0c6034b20, C4<0>, C4<0>;
v0x55d0c48c08d0_0 .net "a", 0 0, L_0x55d0c6034d80;  1 drivers
v0x55d0c48c0970_0 .net "b", 0 0, L_0x55d0c6034eb0;  1 drivers
v0x55d0c48b8a30_0 .net "ca", 0 0, L_0x55d0c6034c70;  1 drivers
v0x55d0c48bad20_0 .net "cin", 0 0, L_0x55d0c6034fe0;  1 drivers
v0x55d0c48badc0_0 .net "sum", 0 0, L_0x55d0c6034820;  1 drivers
v0x55d0c48c0230_0 .net "w1", 0 0, L_0x55d0c60343c0;  1 drivers
v0x55d0c48c02d0_0 .net "w2", 0 0, L_0x55d0c60348e0;  1 drivers
v0x55d0c48be510_0 .net "w3", 0 0, L_0x55d0c60349f0;  1 drivers
v0x55d0c48be5b0_0 .net "w4", 0 0, L_0x55d0c6034ab0;  1 drivers
v0x55d0c48bc930_0 .net "w5", 0 0, L_0x55d0c6034b20;  1 drivers
S_0x55d0c543ad30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c543d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6035110 .functor XOR 1, L_0x55d0c60355f0, L_0x55d0c6035720, C4<0>, C4<0>;
L_0x55d0c6035180 .functor XOR 1, L_0x55d0c6035110, L_0x55d0c6035850, C4<0>, C4<0>;
L_0x55d0c60351f0 .functor AND 1, L_0x55d0c60355f0, L_0x55d0c6035720, C4<1>, C4<1>;
L_0x55d0c6035260 .functor AND 1, L_0x55d0c60355f0, L_0x55d0c6035850, C4<1>, C4<1>;
L_0x55d0c6035320 .functor AND 1, L_0x55d0c6035720, L_0x55d0c6035850, C4<1>, C4<1>;
L_0x55d0c6035390 .functor OR 1, L_0x55d0c60351f0, L_0x55d0c6035260, C4<0>, C4<0>;
L_0x55d0c60354e0 .functor OR 1, L_0x55d0c6035320, L_0x55d0c6035390, C4<0>, C4<0>;
v0x55d0c48b30a0_0 .net "a", 0 0, L_0x55d0c60355f0;  1 drivers
v0x55d0c48b3160_0 .net "b", 0 0, L_0x55d0c6035720;  1 drivers
v0x55d0c48b6890_0 .net "ca", 0 0, L_0x55d0c60354e0;  1 drivers
v0x55d0c48b4cb0_0 .net "cin", 0 0, L_0x55d0c6035850;  1 drivers
v0x55d0c48b4d50_0 .net "sum", 0 0, L_0x55d0c6035180;  1 drivers
v0x55d0c48a8bb0_0 .net "w1", 0 0, L_0x55d0c6035110;  1 drivers
v0x55d0c48a8c50_0 .net "w2", 0 0, L_0x55d0c60351f0;  1 drivers
v0x55d0c48a8520_0 .net "w3", 0 0, L_0x55d0c6035260;  1 drivers
v0x55d0c48a85e0_0 .net "w4", 0 0, L_0x55d0c6035320;  1 drivers
v0x55d0c48b0870_0 .net "w5", 0 0, L_0x55d0c6035390;  1 drivers
S_0x55d0c543a950 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c543d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60359c0 .functor XOR 1, L_0x55d0c6035f90, L_0x55d0c60360c0, C4<0>, C4<0>;
L_0x55d0c6035a30 .functor XOR 1, L_0x55d0c60359c0, L_0x55d0c6036240, C4<0>, C4<0>;
L_0x55d0c6035af0 .functor AND 1, L_0x55d0c6035f90, L_0x55d0c60360c0, C4<1>, C4<1>;
L_0x55d0c6035c00 .functor AND 1, L_0x55d0c6035f90, L_0x55d0c6036240, C4<1>, C4<1>;
L_0x55d0c6035cc0 .functor AND 1, L_0x55d0c60360c0, L_0x55d0c6036240, C4<1>, C4<1>;
L_0x55d0c6035d30 .functor OR 1, L_0x55d0c6035af0, L_0x55d0c6035c00, C4<0>, C4<0>;
L_0x55d0c6035e80 .functor OR 1, L_0x55d0c6035cc0, L_0x55d0c6035d30, C4<0>, C4<0>;
v0x55d0c48b0170_0 .net "a", 0 0, L_0x55d0c6035f90;  1 drivers
v0x55d0c48b0210_0 .net "b", 0 0, L_0x55d0c60360c0;  1 drivers
v0x55d0c48a82d0_0 .net "ca", 0 0, L_0x55d0c6035e80;  1 drivers
v0x55d0c48aa5c0_0 .net "cin", 0 0, L_0x55d0c6036240;  1 drivers
v0x55d0c48aa660_0 .net "sum", 0 0, L_0x55d0c6035a30;  1 drivers
v0x55d0c48afad0_0 .net "w1", 0 0, L_0x55d0c60359c0;  1 drivers
v0x55d0c48afb70_0 .net "w2", 0 0, L_0x55d0c6035af0;  1 drivers
v0x55d0c48addb0_0 .net "w3", 0 0, L_0x55d0c6035c00;  1 drivers
v0x55d0c48ade70_0 .net "w4", 0 0, L_0x55d0c6035cc0;  1 drivers
v0x55d0c48ac1d0_0 .net "w5", 0 0, L_0x55d0c6035d30;  1 drivers
S_0x55d0c54358d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c543d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6036370 .functor XOR 1, L_0x55d0c6036810, L_0x55d0c60369d0, C4<0>, C4<0>;
L_0x55d0c60363e0 .functor XOR 1, L_0x55d0c6036370, L_0x55d0c6036b90, C4<0>, C4<0>;
L_0x55d0c6036450 .functor AND 1, L_0x55d0c6036810, L_0x55d0c60369d0, C4<1>, C4<1>;
L_0x55d0c60364c0 .functor AND 1, L_0x55d0c6036810, L_0x55d0c6036b90, C4<1>, C4<1>;
L_0x55d0c6036580 .functor AND 1, L_0x55d0c60369d0, L_0x55d0c6036b90, C4<1>, C4<1>;
L_0x55d0c60365f0 .functor OR 1, L_0x55d0c6036450, L_0x55d0c60364c0, C4<0>, C4<0>;
L_0x55d0c6036700 .functor OR 1, L_0x55d0c6036580, L_0x55d0c60365f0, C4<0>, C4<0>;
v0x55d0c48a2940_0 .net "a", 0 0, L_0x55d0c6036810;  1 drivers
v0x55d0c48a2a00_0 .net "b", 0 0, L_0x55d0c60369d0;  1 drivers
v0x55d0c48a6130_0 .net "ca", 0 0, L_0x55d0c6036700;  1 drivers
v0x55d0c48a61d0_0 .net "cin", 0 0, L_0x55d0c6036b90;  1 drivers
v0x55d0c48a4550_0 .net "sum", 0 0, L_0x55d0c60363e0;  1 drivers
v0x55d0c488f7e0_0 .net "w1", 0 0, L_0x55d0c6036370;  1 drivers
v0x55d0c488f8a0_0 .net "w2", 0 0, L_0x55d0c6036450;  1 drivers
v0x55d0c488f150_0 .net "w3", 0 0, L_0x55d0c60364c0;  1 drivers
v0x55d0c488f210_0 .net "w4", 0 0, L_0x55d0c6036580;  1 drivers
v0x55d0c48a0030_0 .net "w5", 0 0, L_0x55d0c60365f0;  1 drivers
S_0x55d0c5439150 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c545f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4eeb1d0_0 .net "a", 31 0, L_0x55d0c604f2a0;  1 drivers
v0x55d0c4ef2fe0_0 .net "b", 31 0, L_0x55d0c604f390;  1 drivers
v0x55d0c4ee2880_0 .net "ca", 31 0, L_0x55d0c604f110;  1 drivers
v0x55d0c4ee2940_0 .net "cin", 31 0, L_0x55d0c604f480;  1 drivers
v0x55d0c4eea440_0 .net "sum", 31 0, L_0x55d0c604efd0;  1 drivers
L_0x55d0c60435e0 .part L_0x55d0c604f2a0, 0, 16;
L_0x55d0c6043680 .part L_0x55d0c604f390, 0, 16;
L_0x55d0c6043720 .part L_0x55d0c604f480, 0, 16;
L_0x55d0c604ed00 .part L_0x55d0c604f2a0, 16, 16;
L_0x55d0c604edf0 .part L_0x55d0c604f390, 16, 16;
L_0x55d0c604eee0 .part L_0x55d0c604f480, 16, 16;
L_0x55d0c604efd0 .concat8 [ 16 16 0 0], L_0x55d0c6043310, L_0x55d0c604ea30;
L_0x55d0c604f110 .concat8 [ 16 16 0 0], L_0x55d0c6043450, L_0x55d0c604eb70;
S_0x55d0c5438d70 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5439150;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c52113b0_0 .net "a", 15 0, L_0x55d0c60435e0;  1 drivers
v0x55d0c5218f70_0 .net "b", 15 0, L_0x55d0c6043680;  1 drivers
v0x55d0c51e6990_0 .net "ca", 15 0, L_0x55d0c6043450;  1 drivers
v0x55d0c51e6a50_0 .net "cin", 15 0, L_0x55d0c6043720;  1 drivers
v0x55d0c52085f0_0 .net "sum", 15 0, L_0x55d0c6043310;  1 drivers
L_0x55d0c603d880 .part L_0x55d0c60435e0, 0, 8;
L_0x55d0c603d920 .part L_0x55d0c6043680, 0, 8;
L_0x55d0c603d9c0 .part L_0x55d0c6043720, 0, 8;
L_0x55d0c6043040 .part L_0x55d0c60435e0, 8, 8;
L_0x55d0c6043130 .part L_0x55d0c6043680, 8, 8;
L_0x55d0c6043220 .part L_0x55d0c6043720, 8, 8;
L_0x55d0c6043310 .concat8 [ 8 8 0 0], L_0x55d0c603d5b0, L_0x55d0c6042d70;
L_0x55d0c6043450 .concat8 [ 8 8 0 0], L_0x55d0c603d6f0, L_0x55d0c6042eb0;
S_0x55d0c5437570 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5438d70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c53a8c00_0 .net "a", 7 0, L_0x55d0c603d880;  1 drivers
v0x55d0c53977f0_0 .net "b", 7 0, L_0x55d0c603d920;  1 drivers
v0x55d0c539f600_0 .net "ca", 7 0, L_0x55d0c603d6f0;  1 drivers
v0x55d0c539f6c0_0 .net "cin", 7 0, L_0x55d0c603d9c0;  1 drivers
v0x55d0c538eea0_0 .net "sum", 7 0, L_0x55d0c603d5b0;  1 drivers
L_0x55d0c603aa40 .part L_0x55d0c603d880, 0, 4;
L_0x55d0c603aae0 .part L_0x55d0c603d920, 0, 4;
L_0x55d0c603ab80 .part L_0x55d0c603d9c0, 0, 4;
L_0x55d0c603d2e0 .part L_0x55d0c603d880, 4, 4;
L_0x55d0c603d3d0 .part L_0x55d0c603d920, 4, 4;
L_0x55d0c603d4c0 .part L_0x55d0c603d9c0, 4, 4;
L_0x55d0c603d5b0 .concat8 [ 4 4 0 0], L_0x55d0c603a830, L_0x55d0c603d0d0;
L_0x55d0c603d6f0 .concat8 [ 4 4 0 0], L_0x55d0c603a8d0, L_0x55d0c603d170;
S_0x55d0c5437190 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5437570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5466970_0 .net "a", 3 0, L_0x55d0c603aa40;  1 drivers
v0x55d0c546e780_0 .net "b", 3 0, L_0x55d0c603aae0;  1 drivers
v0x55d0c545e020_0 .net "ca", 3 0, L_0x55d0c603a8d0;  1 drivers
v0x55d0c545e0e0_0 .net "cin", 3 0, L_0x55d0c603ab80;  1 drivers
v0x55d0c5465be0_0 .net "sum", 3 0, L_0x55d0c603a830;  1 drivers
L_0x55d0c60387f0 .part L_0x55d0c603aa40, 0, 1;
L_0x55d0c6038920 .part L_0x55d0c603aae0, 0, 1;
L_0x55d0c6038a50 .part L_0x55d0c603ab80, 0, 1;
L_0x55d0c6039060 .part L_0x55d0c603aa40, 1, 1;
L_0x55d0c6039190 .part L_0x55d0c603aae0, 1, 1;
L_0x55d0c60392c0 .part L_0x55d0c603ab80, 1, 1;
L_0x55d0c6039a00 .part L_0x55d0c603aa40, 2, 1;
L_0x55d0c6039b30 .part L_0x55d0c603aae0, 2, 1;
L_0x55d0c6039cb0 .part L_0x55d0c603ab80, 2, 1;
L_0x55d0c603a280 .part L_0x55d0c603aa40, 3, 1;
L_0x55d0c603a440 .part L_0x55d0c603aae0, 3, 1;
L_0x55d0c603a600 .part L_0x55d0c603ab80, 3, 1;
L_0x55d0c603a830 .concat8 [ 1 1 1 1], L_0x55d0c60382d0, L_0x55d0c6038bf0, L_0x55d0c60394a0, L_0x55d0c6039e50;
L_0x55d0c603a8d0 .concat8 [ 1 1 1 1], L_0x55d0c60386e0, L_0x55d0c6038f50, L_0x55d0c60398f0, L_0x55d0c603a170;
S_0x55d0c5435550 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5437190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6036d50 .functor XOR 1, L_0x55d0c60387f0, L_0x55d0c6038920, C4<0>, C4<0>;
L_0x55d0c60382d0 .functor XOR 1, L_0x55d0c6036d50, L_0x55d0c6038a50, C4<0>, C4<0>;
L_0x55d0c6038390 .functor AND 1, L_0x55d0c60387f0, L_0x55d0c6038920, C4<1>, C4<1>;
L_0x55d0c60384a0 .functor AND 1, L_0x55d0c60387f0, L_0x55d0c6038a50, C4<1>, C4<1>;
L_0x55d0c6038560 .functor AND 1, L_0x55d0c6038920, L_0x55d0c6038a50, C4<1>, C4<1>;
L_0x55d0c60385d0 .functor OR 1, L_0x55d0c6038390, L_0x55d0c60384a0, C4<0>, C4<0>;
L_0x55d0c60386e0 .functor OR 1, L_0x55d0c6038560, L_0x55d0c60385d0, C4<0>, C4<0>;
v0x55d0c488eb50_0 .net "a", 0 0, L_0x55d0c60387f0;  1 drivers
v0x55d0c488ebf0_0 .net "b", 0 0, L_0x55d0c6038920;  1 drivers
v0x55d0c488e450_0 .net "ca", 0 0, L_0x55d0c60386e0;  1 drivers
v0x55d0c48865b0_0 .net "cin", 0 0, L_0x55d0c6038a50;  1 drivers
v0x55d0c4886650_0 .net "sum", 0 0, L_0x55d0c60382d0;  1 drivers
v0x55d0c48888a0_0 .net "w1", 0 0, L_0x55d0c6036d50;  1 drivers
v0x55d0c4888940_0 .net "w2", 0 0, L_0x55d0c6038390;  1 drivers
v0x55d0c488ddb0_0 .net "w3", 0 0, L_0x55d0c60384a0;  1 drivers
v0x55d0c488de50_0 .net "w4", 0 0, L_0x55d0c6038560;  1 drivers
v0x55d0c488c090_0 .net "w5", 0 0, L_0x55d0c60385d0;  1 drivers
S_0x55d0c5433370 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5437190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6038b80 .functor XOR 1, L_0x55d0c6039060, L_0x55d0c6039190, C4<0>, C4<0>;
L_0x55d0c6038bf0 .functor XOR 1, L_0x55d0c6038b80, L_0x55d0c60392c0, C4<0>, C4<0>;
L_0x55d0c6038c60 .functor AND 1, L_0x55d0c6039060, L_0x55d0c6039190, C4<1>, C4<1>;
L_0x55d0c6038cd0 .functor AND 1, L_0x55d0c6039060, L_0x55d0c60392c0, C4<1>, C4<1>;
L_0x55d0c6038d90 .functor AND 1, L_0x55d0c6039190, L_0x55d0c60392c0, C4<1>, C4<1>;
L_0x55d0c6038e00 .functor OR 1, L_0x55d0c6038c60, L_0x55d0c6038cd0, C4<0>, C4<0>;
L_0x55d0c6038f50 .functor OR 1, L_0x55d0c6038d90, L_0x55d0c6038e00, C4<0>, C4<0>;
v0x55d0c488a4b0_0 .net "a", 0 0, L_0x55d0c6039060;  1 drivers
v0x55d0c488a570_0 .net "b", 0 0, L_0x55d0c6039190;  1 drivers
v0x55d0c4880c20_0 .net "ca", 0 0, L_0x55d0c6038f50;  1 drivers
v0x55d0c4884410_0 .net "cin", 0 0, L_0x55d0c60392c0;  1 drivers
v0x55d0c48844d0_0 .net "sum", 0 0, L_0x55d0c6038bf0;  1 drivers
v0x55d0c593d3d0_0 .net "w1", 0 0, L_0x55d0c6038b80;  1 drivers
v0x55d0c593d490_0 .net "w2", 0 0, L_0x55d0c6038c60;  1 drivers
v0x55d0c58f27f0_0 .net "w3", 0 0, L_0x55d0c6038cd0;  1 drivers
v0x55d0c58f28b0_0 .net "w4", 0 0, L_0x55d0c6038d90;  1 drivers
v0x55d0c59362f0_0 .net "w5", 0 0, L_0x55d0c6038e00;  1 drivers
S_0x55d0c542b5b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5437190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6039430 .functor XOR 1, L_0x55d0c6039a00, L_0x55d0c6039b30, C4<0>, C4<0>;
L_0x55d0c60394a0 .functor XOR 1, L_0x55d0c6039430, L_0x55d0c6039cb0, C4<0>, C4<0>;
L_0x55d0c6039560 .functor AND 1, L_0x55d0c6039a00, L_0x55d0c6039b30, C4<1>, C4<1>;
L_0x55d0c6039670 .functor AND 1, L_0x55d0c6039a00, L_0x55d0c6039cb0, C4<1>, C4<1>;
L_0x55d0c6039730 .functor AND 1, L_0x55d0c6039b30, L_0x55d0c6039cb0, C4<1>, C4<1>;
L_0x55d0c60397a0 .functor OR 1, L_0x55d0c6039560, L_0x55d0c6039670, C4<0>, C4<0>;
L_0x55d0c60398f0 .functor OR 1, L_0x55d0c6039730, L_0x55d0c60397a0, C4<0>, C4<0>;
v0x55d0c592ae70_0 .net "a", 0 0, L_0x55d0c6039a00;  1 drivers
v0x55d0c592af10_0 .net "b", 0 0, L_0x55d0c6039b30;  1 drivers
v0x55d0c591f9f0_0 .net "ca", 0 0, L_0x55d0c60398f0;  1 drivers
v0x55d0c5914570_0 .net "cin", 0 0, L_0x55d0c6039cb0;  1 drivers
v0x55d0c5914630_0 .net "sum", 0 0, L_0x55d0c60394a0;  1 drivers
v0x55d0c59090f0_0 .net "w1", 0 0, L_0x55d0c6039430;  1 drivers
v0x55d0c59091b0_0 .net "w2", 0 0, L_0x55d0c6039560;  1 drivers
v0x55d0c58fdc70_0 .net "w3", 0 0, L_0x55d0c6039670;  1 drivers
v0x55d0c58fdd30_0 .net "w4", 0 0, L_0x55d0c6039730;  1 drivers
v0x55d0c3d5d780_0 .net "w5", 0 0, L_0x55d0c60397a0;  1 drivers
S_0x55d0c54305f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5437190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6039de0 .functor XOR 1, L_0x55d0c603a280, L_0x55d0c603a440, C4<0>, C4<0>;
L_0x55d0c6039e50 .functor XOR 1, L_0x55d0c6039de0, L_0x55d0c603a600, C4<0>, C4<0>;
L_0x55d0c6039ec0 .functor AND 1, L_0x55d0c603a280, L_0x55d0c603a440, C4<1>, C4<1>;
L_0x55d0c6039f30 .functor AND 1, L_0x55d0c603a280, L_0x55d0c603a600, C4<1>, C4<1>;
L_0x55d0c6039ff0 .functor AND 1, L_0x55d0c603a440, L_0x55d0c603a600, C4<1>, C4<1>;
L_0x55d0c603a060 .functor OR 1, L_0x55d0c6039ec0, L_0x55d0c6039f30, C4<0>, C4<0>;
L_0x55d0c603a170 .functor OR 1, L_0x55d0c6039ff0, L_0x55d0c603a060, C4<0>, C4<0>;
v0x55d0c3d55380_0 .net "a", 0 0, L_0x55d0c603a280;  1 drivers
v0x55d0c3d55420_0 .net "b", 0 0, L_0x55d0c603a440;  1 drivers
v0x55d0c3d4c8a0_0 .net "ca", 0 0, L_0x55d0c603a170;  1 drivers
v0x55d0c3d444a0_0 .net "cin", 0 0, L_0x55d0c603a600;  1 drivers
v0x55d0c3d44560_0 .net "sum", 0 0, L_0x55d0c6039e50;  1 drivers
v0x55d0c56a3c90_0 .net "w1", 0 0, L_0x55d0c6039de0;  1 drivers
v0x55d0c56a3d50_0 .net "w2", 0 0, L_0x55d0c6039ec0;  1 drivers
v0x55d0c5434340_0 .net "w3", 0 0, L_0x55d0c6039f30;  1 drivers
v0x55d0c54343e0_0 .net "w4", 0 0, L_0x55d0c6039ff0;  1 drivers
v0x55d0c5456120_0 .net "w5", 0 0, L_0x55d0c603a060;  1 drivers
S_0x55d0c5430210 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5437570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c53c2120_0 .net "a", 3 0, L_0x55d0c603d2e0;  1 drivers
v0x55d0c53b19c0_0 .net "b", 3 0, L_0x55d0c603d3d0;  1 drivers
v0x55d0c53b9580_0 .net "ca", 3 0, L_0x55d0c603d170;  1 drivers
v0x55d0c53b9640_0 .net "cin", 3 0, L_0x55d0c603d4c0;  1 drivers
v0x55d0c5386fa0_0 .net "sum", 3 0, L_0x55d0c603d0d0;  1 drivers
L_0x55d0c603b0f0 .part L_0x55d0c603d2e0, 0, 1;
L_0x55d0c603b220 .part L_0x55d0c603d3d0, 0, 1;
L_0x55d0c603b350 .part L_0x55d0c603d4c0, 0, 1;
L_0x55d0c603b920 .part L_0x55d0c603d2e0, 1, 1;
L_0x55d0c603ba50 .part L_0x55d0c603d3d0, 1, 1;
L_0x55d0c603bb80 .part L_0x55d0c603d4c0, 1, 1;
L_0x55d0c603c240 .part L_0x55d0c603d2e0, 2, 1;
L_0x55d0c603c370 .part L_0x55d0c603d3d0, 2, 1;
L_0x55d0c603c4f0 .part L_0x55d0c603d4c0, 2, 1;
L_0x55d0c603cac0 .part L_0x55d0c603d2e0, 3, 1;
L_0x55d0c603cce0 .part L_0x55d0c603d3d0, 3, 1;
L_0x55d0c603cea0 .part L_0x55d0c603d4c0, 3, 1;
L_0x55d0c603d0d0 .concat8 [ 1 1 1 1], L_0x55d0c603ac20, L_0x55d0c603b4f0, L_0x55d0c603bd20, L_0x55d0c603c690;
L_0x55d0c603d170 .concat8 [ 1 1 1 1], L_0x55d0c603afe0, L_0x55d0c603b810, L_0x55d0c603c130, L_0x55d0c603c9b0;
S_0x55d0c542b190 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5430210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c603a7c0 .functor XOR 1, L_0x55d0c603b0f0, L_0x55d0c603b220, C4<0>, C4<0>;
L_0x55d0c603ac20 .functor XOR 1, L_0x55d0c603a7c0, L_0x55d0c603b350, C4<0>, C4<0>;
L_0x55d0c603ace0 .functor AND 1, L_0x55d0c603b0f0, L_0x55d0c603b220, C4<1>, C4<1>;
L_0x55d0c603adf0 .functor AND 1, L_0x55d0c603b0f0, L_0x55d0c603b350, C4<1>, C4<1>;
L_0x55d0c603aeb0 .functor AND 1, L_0x55d0c603b220, L_0x55d0c603b350, C4<1>, C4<1>;
L_0x55d0c603af20 .functor OR 1, L_0x55d0c603ace0, L_0x55d0c603adf0, C4<0>, C4<0>;
L_0x55d0c603afe0 .functor OR 1, L_0x55d0c603aeb0, L_0x55d0c603af20, C4<0>, C4<0>;
v0x55d0c5444c50_0 .net "a", 0 0, L_0x55d0c603b0f0;  1 drivers
v0x55d0c5444cf0_0 .net "b", 0 0, L_0x55d0c603b220;  1 drivers
v0x55d0c54552f0_0 .net "ca", 0 0, L_0x55d0c603afe0;  1 drivers
v0x55d0c5455390_0 .net "cin", 0 0, L_0x55d0c603b350;  1 drivers
v0x55d0c544ca60_0 .net "sum", 0 0, L_0x55d0c603ac20;  1 drivers
v0x55d0c543c300_0 .net "w1", 0 0, L_0x55d0c603a7c0;  1 drivers
v0x55d0c543c3c0_0 .net "w2", 0 0, L_0x55d0c603ace0;  1 drivers
v0x55d0c5443ec0_0 .net "w3", 0 0, L_0x55d0c603adf0;  1 drivers
v0x55d0c5443f60_0 .net "w4", 0 0, L_0x55d0c603aeb0;  1 drivers
v0x55d0c54118e0_0 .net "w5", 0 0, L_0x55d0c603af20;  1 drivers
S_0x55d0c542ea10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5430210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c603b480 .functor XOR 1, L_0x55d0c603b920, L_0x55d0c603ba50, C4<0>, C4<0>;
L_0x55d0c603b4f0 .functor XOR 1, L_0x55d0c603b480, L_0x55d0c603bb80, C4<0>, C4<0>;
L_0x55d0c603b560 .functor AND 1, L_0x55d0c603b920, L_0x55d0c603ba50, C4<1>, C4<1>;
L_0x55d0c603b5d0 .functor AND 1, L_0x55d0c603b920, L_0x55d0c603bb80, C4<1>, C4<1>;
L_0x55d0c603b690 .functor AND 1, L_0x55d0c603ba50, L_0x55d0c603bb80, C4<1>, C4<1>;
L_0x55d0c603b700 .functor OR 1, L_0x55d0c603b560, L_0x55d0c603b5d0, C4<0>, C4<0>;
L_0x55d0c603b810 .functor OR 1, L_0x55d0c603b690, L_0x55d0c603b700, C4<0>, C4<0>;
v0x55d0c5433540_0 .net "a", 0 0, L_0x55d0c603b920;  1 drivers
v0x55d0c5433600_0 .net "b", 0 0, L_0x55d0c603ba50;  1 drivers
v0x55d0c5422130_0 .net "ca", 0 0, L_0x55d0c603b810;  1 drivers
v0x55d0c5422200_0 .net "cin", 0 0, L_0x55d0c603bb80;  1 drivers
v0x55d0c5429f40_0 .net "sum", 0 0, L_0x55d0c603b4f0;  1 drivers
v0x55d0c54197e0_0 .net "w1", 0 0, L_0x55d0c603b480;  1 drivers
v0x55d0c54198a0_0 .net "w2", 0 0, L_0x55d0c603b560;  1 drivers
v0x55d0c54213a0_0 .net "w3", 0 0, L_0x55d0c603b5d0;  1 drivers
v0x55d0c5421460_0 .net "w4", 0 0, L_0x55d0c603b690;  1 drivers
v0x55d0c54004c0_0 .net "w5", 0 0, L_0x55d0c603b700;  1 drivers
S_0x55d0c542e630 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5430210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c603bcb0 .functor XOR 1, L_0x55d0c603c240, L_0x55d0c603c370, C4<0>, C4<0>;
L_0x55d0c603bd20 .functor XOR 1, L_0x55d0c603bcb0, L_0x55d0c603c4f0, C4<0>, C4<0>;
L_0x55d0c603bde0 .functor AND 1, L_0x55d0c603c240, L_0x55d0c603c370, C4<1>, C4<1>;
L_0x55d0c603bef0 .functor AND 1, L_0x55d0c603c240, L_0x55d0c603c4f0, C4<1>, C4<1>;
L_0x55d0c603bfb0 .functor AND 1, L_0x55d0c603c370, L_0x55d0c603c4f0, C4<1>, C4<1>;
L_0x55d0c603c020 .functor OR 1, L_0x55d0c603bde0, L_0x55d0c603bef0, C4<0>, C4<0>;
L_0x55d0c603c130 .functor OR 1, L_0x55d0c603bfb0, L_0x55d0c603c020, C4<0>, C4<0>;
v0x55d0c5410ab0_0 .net "a", 0 0, L_0x55d0c603c240;  1 drivers
v0x55d0c5410b50_0 .net "b", 0 0, L_0x55d0c603c370;  1 drivers
v0x55d0c5408220_0 .net "ca", 0 0, L_0x55d0c603c130;  1 drivers
v0x55d0c53f7ac0_0 .net "cin", 0 0, L_0x55d0c603c4f0;  1 drivers
v0x55d0c53f7b80_0 .net "sum", 0 0, L_0x55d0c603bd20;  1 drivers
v0x55d0c53ff680_0 .net "w1", 0 0, L_0x55d0c603bcb0;  1 drivers
v0x55d0c53ff740_0 .net "w2", 0 0, L_0x55d0c603bde0;  1 drivers
v0x55d0c53a9a00_0 .net "w3", 0 0, L_0x55d0c603bef0;  1 drivers
v0x55d0c53a9aa0_0 .net "w4", 0 0, L_0x55d0c603bfb0;  1 drivers
v0x55d0c53cb890_0 .net "w5", 0 0, L_0x55d0c603c020;  1 drivers
S_0x55d0c542ce30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5430210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c603c620 .functor XOR 1, L_0x55d0c603cac0, L_0x55d0c603cce0, C4<0>, C4<0>;
L_0x55d0c603c690 .functor XOR 1, L_0x55d0c603c620, L_0x55d0c603cea0, C4<0>, C4<0>;
L_0x55d0c603c700 .functor AND 1, L_0x55d0c603cac0, L_0x55d0c603cce0, C4<1>, C4<1>;
L_0x55d0c603c770 .functor AND 1, L_0x55d0c603cac0, L_0x55d0c603cea0, C4<1>, C4<1>;
L_0x55d0c603c830 .functor AND 1, L_0x55d0c603cce0, L_0x55d0c603cea0, C4<1>, C4<1>;
L_0x55d0c603c8a0 .functor OR 1, L_0x55d0c603c700, L_0x55d0c603c770, C4<0>, C4<0>;
L_0x55d0c603c9b0 .functor OR 1, L_0x55d0c603c830, L_0x55d0c603c8a0, C4<0>, C4<0>;
v0x55d0c53dc030_0 .net "a", 0 0, L_0x55d0c603cac0;  1 drivers
v0x55d0c53dc0f0_0 .net "b", 0 0, L_0x55d0c603cce0;  1 drivers
v0x55d0c53e3e40_0 .net "ca", 0 0, L_0x55d0c603c9b0;  1 drivers
v0x55d0c53e3ee0_0 .net "cin", 0 0, L_0x55d0c603cea0;  1 drivers
v0x55d0c53d36e0_0 .net "sum", 0 0, L_0x55d0c603c690;  1 drivers
v0x55d0c53db2a0_0 .net "w1", 0 0, L_0x55d0c603c620;  1 drivers
v0x55d0c53db360_0 .net "w2", 0 0, L_0x55d0c603c700;  1 drivers
v0x55d0c53ba310_0 .net "w3", 0 0, L_0x55d0c603c770;  1 drivers
v0x55d0c53ba3d0_0 .net "w4", 0 0, L_0x55d0c603c830;  1 drivers
v0x55d0c53caa60_0 .net "w5", 0 0, L_0x55d0c603c8a0;  1 drivers
S_0x55d0c542ca50 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5438d70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c523ac90_0 .net "a", 7 0, L_0x55d0c6043040;  1 drivers
v0x55d0c5219d00_0 .net "b", 7 0, L_0x55d0c6043130;  1 drivers
v0x55d0c522a3a0_0 .net "ca", 7 0, L_0x55d0c6042eb0;  1 drivers
v0x55d0c522a460_0 .net "cin", 7 0, L_0x55d0c6043220;  1 drivers
v0x55d0c5221b10_0 .net "sum", 7 0, L_0x55d0c6042d70;  1 drivers
L_0x55d0c6040110 .part L_0x55d0c6043040, 0, 4;
L_0x55d0c60401b0 .part L_0x55d0c6043130, 0, 4;
L_0x55d0c6040250 .part L_0x55d0c6043220, 0, 4;
L_0x55d0c6042a60 .part L_0x55d0c6043040, 4, 4;
L_0x55d0c6042b50 .part L_0x55d0c6043130, 4, 4;
L_0x55d0c6042c40 .part L_0x55d0c6043220, 4, 4;
L_0x55d0c6042d70 .concat8 [ 4 4 0 0], L_0x55d0c603ff00, L_0x55d0c6042850;
L_0x55d0c6042eb0 .concat8 [ 4 4 0 0], L_0x55d0c603ffa0, L_0x55d0c60428f0;
S_0x55d0c542ae10 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c542ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c52ea800_0 .net "a", 3 0, L_0x55d0c6040110;  1 drivers
v0x55d0c52faea0_0 .net "b", 3 0, L_0x55d0c60401b0;  1 drivers
v0x55d0c52f2610_0 .net "ca", 3 0, L_0x55d0c603ffa0;  1 drivers
v0x55d0c52f26d0_0 .net "cin", 3 0, L_0x55d0c6040250;  1 drivers
v0x55d0c52e1eb0_0 .net "sum", 3 0, L_0x55d0c603ff00;  1 drivers
L_0x55d0c603df80 .part L_0x55d0c6040110, 0, 1;
L_0x55d0c603e0b0 .part L_0x55d0c60401b0, 0, 1;
L_0x55d0c603e1e0 .part L_0x55d0c6040250, 0, 1;
L_0x55d0c603e7b0 .part L_0x55d0c6040110, 1, 1;
L_0x55d0c603e8e0 .part L_0x55d0c60401b0, 1, 1;
L_0x55d0c603ea10 .part L_0x55d0c6040250, 1, 1;
L_0x55d0c603f0d0 .part L_0x55d0c6040110, 2, 1;
L_0x55d0c603f200 .part L_0x55d0c60401b0, 2, 1;
L_0x55d0c603f380 .part L_0x55d0c6040250, 2, 1;
L_0x55d0c603f950 .part L_0x55d0c6040110, 3, 1;
L_0x55d0c603fb10 .part L_0x55d0c60401b0, 3, 1;
L_0x55d0c603fcd0 .part L_0x55d0c6040250, 3, 1;
L_0x55d0c603ff00 .concat8 [ 1 1 1 1], L_0x55d0c603da60, L_0x55d0c603e380, L_0x55d0c603ebb0, L_0x55d0c603f520;
L_0x55d0c603ffa0 .concat8 [ 1 1 1 1], L_0x55d0c603de70, L_0x55d0c603e6a0, L_0x55d0c603efc0, L_0x55d0c603f840;
S_0x55d0c5423930 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c542ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c603d060 .functor XOR 1, L_0x55d0c603df80, L_0x55d0c603e0b0, C4<0>, C4<0>;
L_0x55d0c603da60 .functor XOR 1, L_0x55d0c603d060, L_0x55d0c603e1e0, C4<0>, C4<0>;
L_0x55d0c603db20 .functor AND 1, L_0x55d0c603df80, L_0x55d0c603e0b0, C4<1>, C4<1>;
L_0x55d0c603dc30 .functor AND 1, L_0x55d0c603df80, L_0x55d0c603e1e0, C4<1>, C4<1>;
L_0x55d0c603dcf0 .functor AND 1, L_0x55d0c603e0b0, L_0x55d0c603e1e0, C4<1>, C4<1>;
L_0x55d0c603dd60 .functor OR 1, L_0x55d0c603db20, L_0x55d0c603dc30, C4<0>, C4<0>;
L_0x55d0c603de70 .functor OR 1, L_0x55d0c603dcf0, L_0x55d0c603dd60, C4<0>, C4<0>;
v0x55d0c5396a60_0 .net "a", 0 0, L_0x55d0c603df80;  1 drivers
v0x55d0c5396b00_0 .net "b", 0 0, L_0x55d0c603e0b0;  1 drivers
v0x55d0c5375ad0_0 .net "ca", 0 0, L_0x55d0c603de70;  1 drivers
v0x55d0c5375b70_0 .net "cin", 0 0, L_0x55d0c603e1e0;  1 drivers
v0x55d0c5386170_0 .net "sum", 0 0, L_0x55d0c603da60;  1 drivers
v0x55d0c537d8e0_0 .net "w1", 0 0, L_0x55d0c603d060;  1 drivers
v0x55d0c537d9a0_0 .net "w2", 0 0, L_0x55d0c603db20;  1 drivers
v0x55d0c536d180_0 .net "w3", 0 0, L_0x55d0c603dc30;  1 drivers
v0x55d0c536d220_0 .net "w4", 0 0, L_0x55d0c603dcf0;  1 drivers
v0x55d0c5374d40_0 .net "w5", 0 0, L_0x55d0c603dd60;  1 drivers
S_0x55d0c5428970 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c542ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c603e310 .functor XOR 1, L_0x55d0c603e7b0, L_0x55d0c603e8e0, C4<0>, C4<0>;
L_0x55d0c603e380 .functor XOR 1, L_0x55d0c603e310, L_0x55d0c603ea10, C4<0>, C4<0>;
L_0x55d0c603e3f0 .functor AND 1, L_0x55d0c603e7b0, L_0x55d0c603e8e0, C4<1>, C4<1>;
L_0x55d0c603e460 .functor AND 1, L_0x55d0c603e7b0, L_0x55d0c603ea10, C4<1>, C4<1>;
L_0x55d0c603e520 .functor AND 1, L_0x55d0c603e8e0, L_0x55d0c603ea10, C4<1>, C4<1>;
L_0x55d0c603e590 .functor OR 1, L_0x55d0c603e3f0, L_0x55d0c603e460, C4<0>, C4<0>;
L_0x55d0c603e6a0 .functor OR 1, L_0x55d0c603e520, L_0x55d0c603e590, C4<0>, C4<0>;
v0x55d0c524eb20_0 .net "a", 0 0, L_0x55d0c603e7b0;  1 drivers
v0x55d0c524ebe0_0 .net "b", 0 0, L_0x55d0c603e8e0;  1 drivers
v0x55d0c531e730_0 .net "ca", 0 0, L_0x55d0c603e6a0;  1 drivers
v0x55d0c531e800_0 .net "cin", 0 0, L_0x55d0c603ea10;  1 drivers
v0x55d0c5340510_0 .net "sum", 0 0, L_0x55d0c603e380;  1 drivers
v0x55d0c5350d60_0 .net "w1", 0 0, L_0x55d0c603e310;  1 drivers
v0x55d0c5350e20_0 .net "w2", 0 0, L_0x55d0c603e3f0;  1 drivers
v0x55d0c5358b70_0 .net "w3", 0 0, L_0x55d0c603e460;  1 drivers
v0x55d0c5358c30_0 .net "w4", 0 0, L_0x55d0c603e520;  1 drivers
v0x55d0c5348410_0 .net "w5", 0 0, L_0x55d0c603e590;  1 drivers
S_0x55d0c5428590 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c542ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c603eb40 .functor XOR 1, L_0x55d0c603f0d0, L_0x55d0c603f200, C4<0>, C4<0>;
L_0x55d0c603ebb0 .functor XOR 1, L_0x55d0c603eb40, L_0x55d0c603f380, C4<0>, C4<0>;
L_0x55d0c603ec70 .functor AND 1, L_0x55d0c603f0d0, L_0x55d0c603f200, C4<1>, C4<1>;
L_0x55d0c603ed80 .functor AND 1, L_0x55d0c603f0d0, L_0x55d0c603f380, C4<1>, C4<1>;
L_0x55d0c603ee40 .functor AND 1, L_0x55d0c603f200, L_0x55d0c603f380, C4<1>, C4<1>;
L_0x55d0c603eeb0 .functor OR 1, L_0x55d0c603ec70, L_0x55d0c603ed80, C4<0>, C4<0>;
L_0x55d0c603efc0 .functor OR 1, L_0x55d0c603ee40, L_0x55d0c603eeb0, C4<0>, C4<0>;
v0x55d0c534ffd0_0 .net "a", 0 0, L_0x55d0c603f0d0;  1 drivers
v0x55d0c5350070_0 .net "b", 0 0, L_0x55d0c603f200;  1 drivers
v0x55d0c532f040_0 .net "ca", 0 0, L_0x55d0c603efc0;  1 drivers
v0x55d0c533f6e0_0 .net "cin", 0 0, L_0x55d0c603f380;  1 drivers
v0x55d0c533f7a0_0 .net "sum", 0 0, L_0x55d0c603ebb0;  1 drivers
v0x55d0c5336e50_0 .net "w1", 0 0, L_0x55d0c603eb40;  1 drivers
v0x55d0c5336f10_0 .net "w2", 0 0, L_0x55d0c603ec70;  1 drivers
v0x55d0c53266f0_0 .net "w3", 0 0, L_0x55d0c603ed80;  1 drivers
v0x55d0c53267b0_0 .net "w4", 0 0, L_0x55d0c603ee40;  1 drivers
v0x55d0c532e360_0 .net "w5", 0 0, L_0x55d0c603eeb0;  1 drivers
S_0x55d0c5423510 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c542ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c603f4b0 .functor XOR 1, L_0x55d0c603f950, L_0x55d0c603fb10, C4<0>, C4<0>;
L_0x55d0c603f520 .functor XOR 1, L_0x55d0c603f4b0, L_0x55d0c603fcd0, C4<0>, C4<0>;
L_0x55d0c603f590 .functor AND 1, L_0x55d0c603f950, L_0x55d0c603fb10, C4<1>, C4<1>;
L_0x55d0c603f600 .functor AND 1, L_0x55d0c603f950, L_0x55d0c603fcd0, C4<1>, C4<1>;
L_0x55d0c603f6c0 .functor AND 1, L_0x55d0c603fb10, L_0x55d0c603fcd0, C4<1>, C4<1>;
L_0x55d0c603f730 .functor OR 1, L_0x55d0c603f590, L_0x55d0c603f600, C4<0>, C4<0>;
L_0x55d0c603f840 .functor OR 1, L_0x55d0c603f6c0, L_0x55d0c603f730, C4<0>, C4<0>;
v0x55d0c52fbcd0_0 .net "a", 0 0, L_0x55d0c603f950;  1 drivers
v0x55d0c52fbd90_0 .net "b", 0 0, L_0x55d0c603fb10;  1 drivers
v0x55d0c531d930_0 .net "ca", 0 0, L_0x55d0c603f840;  1 drivers
v0x55d0c531d9d0_0 .net "cin", 0 0, L_0x55d0c603fcd0;  1 drivers
v0x55d0c530c520_0 .net "sum", 0 0, L_0x55d0c603f520;  1 drivers
v0x55d0c530c5e0_0 .net "w1", 0 0, L_0x55d0c603f4b0;  1 drivers
v0x55d0c5314330_0 .net "w2", 0 0, L_0x55d0c603f590;  1 drivers
v0x55d0c53143f0_0 .net "w3", 0 0, L_0x55d0c603f600;  1 drivers
v0x55d0c5303bd0_0 .net "w4", 0 0, L_0x55d0c603f6c0;  1 drivers
v0x55d0c530b790_0 .net "w5", 0 0, L_0x55d0c603f730;  1 drivers
S_0x55d0c5426d90 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c542ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c522b1d0_0 .net "a", 3 0, L_0x55d0c6042a60;  1 drivers
v0x55d0c523ba20_0 .net "b", 3 0, L_0x55d0c6042b50;  1 drivers
v0x55d0c5243830_0 .net "ca", 3 0, L_0x55d0c60428f0;  1 drivers
v0x55d0c52438f0_0 .net "cin", 3 0, L_0x55d0c6042c40;  1 drivers
v0x55d0c52330d0_0 .net "sum", 3 0, L_0x55d0c6042850;  1 drivers
L_0x55d0c6040810 .part L_0x55d0c6042a60, 0, 1;
L_0x55d0c6040940 .part L_0x55d0c6042b50, 0, 1;
L_0x55d0c6040a70 .part L_0x55d0c6042c40, 0, 1;
L_0x55d0c6041080 .part L_0x55d0c6042a60, 1, 1;
L_0x55d0c60411b0 .part L_0x55d0c6042b50, 1, 1;
L_0x55d0c60412e0 .part L_0x55d0c6042c40, 1, 1;
L_0x55d0c6041a20 .part L_0x55d0c6042a60, 2, 1;
L_0x55d0c6041b50 .part L_0x55d0c6042b50, 2, 1;
L_0x55d0c6041cd0 .part L_0x55d0c6042c40, 2, 1;
L_0x55d0c60422a0 .part L_0x55d0c6042a60, 3, 1;
L_0x55d0c6042460 .part L_0x55d0c6042b50, 3, 1;
L_0x55d0c6042620 .part L_0x55d0c6042c40, 3, 1;
L_0x55d0c6042850 .concat8 [ 1 1 1 1], L_0x55d0c60402f0, L_0x55d0c6040c10, L_0x55d0c60414c0, L_0x55d0c6041e70;
L_0x55d0c60428f0 .concat8 [ 1 1 1 1], L_0x55d0c6040700, L_0x55d0c6040f70, L_0x55d0c6041910, L_0x55d0c6042190;
S_0x55d0c54269b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5426d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c603fe90 .functor XOR 1, L_0x55d0c6040810, L_0x55d0c6040940, C4<0>, C4<0>;
L_0x55d0c60402f0 .functor XOR 1, L_0x55d0c603fe90, L_0x55d0c6040a70, C4<0>, C4<0>;
L_0x55d0c60403b0 .functor AND 1, L_0x55d0c6040810, L_0x55d0c6040940, C4<1>, C4<1>;
L_0x55d0c60404c0 .functor AND 1, L_0x55d0c6040810, L_0x55d0c6040a70, C4<1>, C4<1>;
L_0x55d0c6040580 .functor AND 1, L_0x55d0c6040940, L_0x55d0c6040a70, C4<1>, C4<1>;
L_0x55d0c60405f0 .functor OR 1, L_0x55d0c60403b0, L_0x55d0c60404c0, C4<0>, C4<0>;
L_0x55d0c6040700 .functor OR 1, L_0x55d0c6040580, L_0x55d0c60405f0, C4<0>, C4<0>;
v0x55d0c52e9a70_0 .net "a", 0 0, L_0x55d0c6040810;  1 drivers
v0x55d0c52e9b10_0 .net "b", 0 0, L_0x55d0c6040940;  1 drivers
v0x55d0c5293df0_0 .net "ca", 0 0, L_0x55d0c6040700;  1 drivers
v0x55d0c52b5bd0_0 .net "cin", 0 0, L_0x55d0c6040a70;  1 drivers
v0x55d0c52b5c90_0 .net "sum", 0 0, L_0x55d0c60402f0;  1 drivers
v0x55d0c52c6420_0 .net "w1", 0 0, L_0x55d0c603fe90;  1 drivers
v0x55d0c52c64e0_0 .net "w2", 0 0, L_0x55d0c60403b0;  1 drivers
v0x55d0c52ce230_0 .net "w3", 0 0, L_0x55d0c60404c0;  1 drivers
v0x55d0c52ce2f0_0 .net "w4", 0 0, L_0x55d0c6040580;  1 drivers
v0x55d0c52bdad0_0 .net "w5", 0 0, L_0x55d0c60405f0;  1 drivers
S_0x55d0c54251b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5426d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6040ba0 .functor XOR 1, L_0x55d0c6041080, L_0x55d0c60411b0, C4<0>, C4<0>;
L_0x55d0c6040c10 .functor XOR 1, L_0x55d0c6040ba0, L_0x55d0c60412e0, C4<0>, C4<0>;
L_0x55d0c6040c80 .functor AND 1, L_0x55d0c6041080, L_0x55d0c60411b0, C4<1>, C4<1>;
L_0x55d0c6040cf0 .functor AND 1, L_0x55d0c6041080, L_0x55d0c60412e0, C4<1>, C4<1>;
L_0x55d0c6040db0 .functor AND 1, L_0x55d0c60411b0, L_0x55d0c60412e0, C4<1>, C4<1>;
L_0x55d0c6040e20 .functor OR 1, L_0x55d0c6040c80, L_0x55d0c6040cf0, C4<0>, C4<0>;
L_0x55d0c6040f70 .functor OR 1, L_0x55d0c6040db0, L_0x55d0c6040e20, C4<0>, C4<0>;
v0x55d0c52c5690_0 .net "a", 0 0, L_0x55d0c6041080;  1 drivers
v0x55d0c52c5750_0 .net "b", 0 0, L_0x55d0c60411b0;  1 drivers
v0x55d0c52a4700_0 .net "ca", 0 0, L_0x55d0c6040f70;  1 drivers
v0x55d0c52b4da0_0 .net "cin", 0 0, L_0x55d0c60412e0;  1 drivers
v0x55d0c52b4e60_0 .net "sum", 0 0, L_0x55d0c6040c10;  1 drivers
v0x55d0c52ac510_0 .net "w1", 0 0, L_0x55d0c6040ba0;  1 drivers
v0x55d0c52ac5d0_0 .net "w2", 0 0, L_0x55d0c6040c80;  1 drivers
v0x55d0c529bdb0_0 .net "w3", 0 0, L_0x55d0c6040cf0;  1 drivers
v0x55d0c529be70_0 .net "w4", 0 0, L_0x55d0c6040db0;  1 drivers
v0x55d0c52a3a20_0 .net "w5", 0 0, L_0x55d0c6040e20;  1 drivers
S_0x55d0c5424dd0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5426d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6041450 .functor XOR 1, L_0x55d0c6041a20, L_0x55d0c6041b50, C4<0>, C4<0>;
L_0x55d0c60414c0 .functor XOR 1, L_0x55d0c6041450, L_0x55d0c6041cd0, C4<0>, C4<0>;
L_0x55d0c6041580 .functor AND 1, L_0x55d0c6041a20, L_0x55d0c6041b50, C4<1>, C4<1>;
L_0x55d0c6041690 .functor AND 1, L_0x55d0c6041a20, L_0x55d0c6041cd0, C4<1>, C4<1>;
L_0x55d0c6041750 .functor AND 1, L_0x55d0c6041b50, L_0x55d0c6041cd0, C4<1>, C4<1>;
L_0x55d0c60417c0 .functor OR 1, L_0x55d0c6041580, L_0x55d0c6041690, C4<0>, C4<0>;
L_0x55d0c6041910 .functor OR 1, L_0x55d0c6041750, L_0x55d0c60417c0, C4<0>, C4<0>;
v0x55d0c5271390_0 .net "a", 0 0, L_0x55d0c6041a20;  1 drivers
v0x55d0c5271430_0 .net "b", 0 0, L_0x55d0c6041b50;  1 drivers
v0x55d0c5292ff0_0 .net "ca", 0 0, L_0x55d0c6041910;  1 drivers
v0x55d0c5281be0_0 .net "cin", 0 0, L_0x55d0c6041cd0;  1 drivers
v0x55d0c5281ca0_0 .net "sum", 0 0, L_0x55d0c60414c0;  1 drivers
v0x55d0c52899f0_0 .net "w1", 0 0, L_0x55d0c6041450;  1 drivers
v0x55d0c5289ab0_0 .net "w2", 0 0, L_0x55d0c6041580;  1 drivers
v0x55d0c5279290_0 .net "w3", 0 0, L_0x55d0c6041690;  1 drivers
v0x55d0c5279350_0 .net "w4", 0 0, L_0x55d0c6041750;  1 drivers
v0x55d0c5280f00_0 .net "w5", 0 0, L_0x55d0c60417c0;  1 drivers
S_0x55d0c5423190 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5426d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6041e00 .functor XOR 1, L_0x55d0c60422a0, L_0x55d0c6042460, C4<0>, C4<0>;
L_0x55d0c6041e70 .functor XOR 1, L_0x55d0c6041e00, L_0x55d0c6042620, C4<0>, C4<0>;
L_0x55d0c6041ee0 .functor AND 1, L_0x55d0c60422a0, L_0x55d0c6042460, C4<1>, C4<1>;
L_0x55d0c6041f50 .functor AND 1, L_0x55d0c60422a0, L_0x55d0c6042620, C4<1>, C4<1>;
L_0x55d0c6042010 .functor AND 1, L_0x55d0c6042460, L_0x55d0c6042620, C4<1>, C4<1>;
L_0x55d0c6042080 .functor OR 1, L_0x55d0c6041ee0, L_0x55d0c6041f50, C4<0>, C4<0>;
L_0x55d0c6042190 .functor OR 1, L_0x55d0c6042010, L_0x55d0c6042080, C4<0>, C4<0>;
v0x55d0c525fec0_0 .net "a", 0 0, L_0x55d0c60422a0;  1 drivers
v0x55d0c525ff80_0 .net "b", 0 0, L_0x55d0c6042460;  1 drivers
v0x55d0c5270560_0 .net "ca", 0 0, L_0x55d0c6042190;  1 drivers
v0x55d0c5270600_0 .net "cin", 0 0, L_0x55d0c6042620;  1 drivers
v0x55d0c5267cd0_0 .net "sum", 0 0, L_0x55d0c6041e70;  1 drivers
v0x55d0c5267d90_0 .net "w1", 0 0, L_0x55d0c6041e00;  1 drivers
v0x55d0c5257570_0 .net "w2", 0 0, L_0x55d0c6041ee0;  1 drivers
v0x55d0c5257630_0 .net "w3", 0 0, L_0x55d0c6041f50;  1 drivers
v0x55d0c525f130_0 .net "w4", 0 0, L_0x55d0c6042010;  1 drivers
v0x55d0c52093f0_0 .net "w5", 0 0, L_0x55d0c6042080;  1 drivers
S_0x55d0c54211d0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5439150;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4f06c60_0 .net "a", 15 0, L_0x55d0c604ed00;  1 drivers
v0x55d0c4f0e820_0 .net "b", 15 0, L_0x55d0c604edf0;  1 drivers
v0x55d0c4eb8ba0_0 .net "ca", 15 0, L_0x55d0c604eb70;  1 drivers
v0x55d0c4eb8c60_0 .net "cin", 15 0, L_0x55d0c604eee0;  1 drivers
v0x55d0c4eda980_0 .net "sum", 15 0, L_0x55d0c604ea30;  1 drivers
L_0x55d0c6048ea0 .part L_0x55d0c604ed00, 0, 8;
L_0x55d0c6048f40 .part L_0x55d0c604edf0, 0, 8;
L_0x55d0c6048fe0 .part L_0x55d0c604eee0, 0, 8;
L_0x55d0c604e760 .part L_0x55d0c604ed00, 8, 8;
L_0x55d0c604e850 .part L_0x55d0c604edf0, 8, 8;
L_0x55d0c604e940 .part L_0x55d0c604eee0, 8, 8;
L_0x55d0c604ea30 .concat8 [ 8 8 0 0], L_0x55d0c6048bd0, L_0x55d0c604e490;
L_0x55d0c604eb70 .concat8 [ 8 8 0 0], L_0x55d0c6048d10, L_0x55d0c604e5d0;
S_0x55d0c541ae50 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c54211d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c508aff0_0 .net "a", 7 0, L_0x55d0c6048ea0;  1 drivers
v0x55d0c509b840_0 .net "b", 7 0, L_0x55d0c6048f40;  1 drivers
v0x55d0c50a3650_0 .net "ca", 7 0, L_0x55d0c6048d10;  1 drivers
v0x55d0c50a3710_0 .net "cin", 7 0, L_0x55d0c6048fe0;  1 drivers
v0x55d0c5092ef0_0 .net "sum", 7 0, L_0x55d0c6048bd0;  1 drivers
L_0x55d0c6045f30 .part L_0x55d0c6048ea0, 0, 4;
L_0x55d0c6045fd0 .part L_0x55d0c6048f40, 0, 4;
L_0x55d0c6046070 .part L_0x55d0c6048fe0, 0, 4;
L_0x55d0c60488c0 .part L_0x55d0c6048ea0, 4, 4;
L_0x55d0c60489b0 .part L_0x55d0c6048f40, 4, 4;
L_0x55d0c6048aa0 .part L_0x55d0c6048fe0, 4, 4;
L_0x55d0c6048bd0 .concat8 [ 4 4 0 0], L_0x55d0c6045d20, L_0x55d0c60486b0;
L_0x55d0c6048d10 .concat8 [ 4 4 0 0], L_0x55d0c6045dc0, L_0x55d0c6048750;
S_0x55d0c541fe90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c541ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51749c0_0 .net "a", 3 0, L_0x55d0c6045f30;  1 drivers
v0x55d0c5164260_0 .net "b", 3 0, L_0x55d0c6045fd0;  1 drivers
v0x55d0c516be20_0 .net "ca", 3 0, L_0x55d0c6045dc0;  1 drivers
v0x55d0c516bee0_0 .net "cin", 3 0, L_0x55d0c6046070;  1 drivers
v0x55d0c514ae90_0 .net "sum", 3 0, L_0x55d0c6045d20;  1 drivers
L_0x55d0c6043ce0 .part L_0x55d0c6045f30, 0, 1;
L_0x55d0c6043e10 .part L_0x55d0c6045fd0, 0, 1;
L_0x55d0c6043f40 .part L_0x55d0c6046070, 0, 1;
L_0x55d0c6044550 .part L_0x55d0c6045f30, 1, 1;
L_0x55d0c6044680 .part L_0x55d0c6045fd0, 1, 1;
L_0x55d0c60447b0 .part L_0x55d0c6046070, 1, 1;
L_0x55d0c6044ef0 .part L_0x55d0c6045f30, 2, 1;
L_0x55d0c6045020 .part L_0x55d0c6045fd0, 2, 1;
L_0x55d0c60451a0 .part L_0x55d0c6046070, 2, 1;
L_0x55d0c6045770 .part L_0x55d0c6045f30, 3, 1;
L_0x55d0c6045930 .part L_0x55d0c6045fd0, 3, 1;
L_0x55d0c6045af0 .part L_0x55d0c6046070, 3, 1;
L_0x55d0c6045d20 .concat8 [ 1 1 1 1], L_0x55d0c60437c0, L_0x55d0c60440e0, L_0x55d0c6044990, L_0x55d0c6045340;
L_0x55d0c6045dc0 .concat8 [ 1 1 1 1], L_0x55d0c6043bd0, L_0x55d0c6044440, L_0x55d0c6044de0, L_0x55d0c6045660;
S_0x55d0c541fab0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c541fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60427e0 .functor XOR 1, L_0x55d0c6043ce0, L_0x55d0c6043e10, C4<0>, C4<0>;
L_0x55d0c60437c0 .functor XOR 1, L_0x55d0c60427e0, L_0x55d0c6043f40, C4<0>, C4<0>;
L_0x55d0c6043880 .functor AND 1, L_0x55d0c6043ce0, L_0x55d0c6043e10, C4<1>, C4<1>;
L_0x55d0c6043990 .functor AND 1, L_0x55d0c6043ce0, L_0x55d0c6043f40, C4<1>, C4<1>;
L_0x55d0c6043a50 .functor AND 1, L_0x55d0c6043e10, L_0x55d0c6043f40, C4<1>, C4<1>;
L_0x55d0c6043ac0 .functor OR 1, L_0x55d0c6043880, L_0x55d0c6043990, C4<0>, C4<0>;
L_0x55d0c6043bd0 .functor OR 1, L_0x55d0c6043a50, L_0x55d0c6043ac0, C4<0>, C4<0>;
v0x55d0c51f71e0_0 .net "a", 0 0, L_0x55d0c6043ce0;  1 drivers
v0x55d0c51f7280_0 .net "b", 0 0, L_0x55d0c6043e10;  1 drivers
v0x55d0c51feff0_0 .net "ca", 0 0, L_0x55d0c6043bd0;  1 drivers
v0x55d0c51ff090_0 .net "cin", 0 0, L_0x55d0c6043f40;  1 drivers
v0x55d0c51ee890_0 .net "sum", 0 0, L_0x55d0c60437c0;  1 drivers
v0x55d0c51f6450_0 .net "w1", 0 0, L_0x55d0c60427e0;  1 drivers
v0x55d0c51f6510_0 .net "w2", 0 0, L_0x55d0c6043880;  1 drivers
v0x55d0c51d54c0_0 .net "w3", 0 0, L_0x55d0c6043990;  1 drivers
v0x55d0c51d5580_0 .net "w4", 0 0, L_0x55d0c6043a50;  1 drivers
v0x55d0c51e5b60_0 .net "w5", 0 0, L_0x55d0c6043ac0;  1 drivers
S_0x55d0c541aa30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c541fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6044070 .functor XOR 1, L_0x55d0c6044550, L_0x55d0c6044680, C4<0>, C4<0>;
L_0x55d0c60440e0 .functor XOR 1, L_0x55d0c6044070, L_0x55d0c60447b0, C4<0>, C4<0>;
L_0x55d0c6044150 .functor AND 1, L_0x55d0c6044550, L_0x55d0c6044680, C4<1>, C4<1>;
L_0x55d0c60441c0 .functor AND 1, L_0x55d0c6044550, L_0x55d0c60447b0, C4<1>, C4<1>;
L_0x55d0c6044280 .functor AND 1, L_0x55d0c6044680, L_0x55d0c60447b0, C4<1>, C4<1>;
L_0x55d0c60442f0 .functor OR 1, L_0x55d0c6044150, L_0x55d0c60441c0, C4<0>, C4<0>;
L_0x55d0c6044440 .functor OR 1, L_0x55d0c6044280, L_0x55d0c60442f0, C4<0>, C4<0>;
v0x55d0c51dd2d0_0 .net "a", 0 0, L_0x55d0c6044550;  1 drivers
v0x55d0c51dd370_0 .net "b", 0 0, L_0x55d0c6044680;  1 drivers
v0x55d0c51ccb70_0 .net "ca", 0 0, L_0x55d0c6044440;  1 drivers
v0x55d0c51d4730_0 .net "cin", 0 0, L_0x55d0c60447b0;  1 drivers
v0x55d0c51d47f0_0 .net "sum", 0 0, L_0x55d0c60440e0;  1 drivers
v0x55d0c517edc0_0 .net "w1", 0 0, L_0x55d0c6044070;  1 drivers
v0x55d0c517ee80_0 .net "w2", 0 0, L_0x55d0c6044150;  1 drivers
v0x55d0c51a0ba0_0 .net "w3", 0 0, L_0x55d0c60441c0;  1 drivers
v0x55d0c51a0c60_0 .net "w4", 0 0, L_0x55d0c6044280;  1 drivers
v0x55d0c51b13f0_0 .net "w5", 0 0, L_0x55d0c60442f0;  1 drivers
S_0x55d0c541e2b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c541fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6044920 .functor XOR 1, L_0x55d0c6044ef0, L_0x55d0c6045020, C4<0>, C4<0>;
L_0x55d0c6044990 .functor XOR 1, L_0x55d0c6044920, L_0x55d0c60451a0, C4<0>, C4<0>;
L_0x55d0c6044a50 .functor AND 1, L_0x55d0c6044ef0, L_0x55d0c6045020, C4<1>, C4<1>;
L_0x55d0c6044b60 .functor AND 1, L_0x55d0c6044ef0, L_0x55d0c60451a0, C4<1>, C4<1>;
L_0x55d0c6044c20 .functor AND 1, L_0x55d0c6045020, L_0x55d0c60451a0, C4<1>, C4<1>;
L_0x55d0c6044c90 .functor OR 1, L_0x55d0c6044a50, L_0x55d0c6044b60, C4<0>, C4<0>;
L_0x55d0c6044de0 .functor OR 1, L_0x55d0c6044c20, L_0x55d0c6044c90, C4<0>, C4<0>;
v0x55d0c51b9200_0 .net "a", 0 0, L_0x55d0c6044ef0;  1 drivers
v0x55d0c51b92a0_0 .net "b", 0 0, L_0x55d0c6045020;  1 drivers
v0x55d0c51a8aa0_0 .net "ca", 0 0, L_0x55d0c6044de0;  1 drivers
v0x55d0c51a8b60_0 .net "cin", 0 0, L_0x55d0c60451a0;  1 drivers
v0x55d0c51b0660_0 .net "sum", 0 0, L_0x55d0c6044990;  1 drivers
v0x55d0c51b0720_0 .net "w1", 0 0, L_0x55d0c6044920;  1 drivers
v0x55d0c518f6d0_0 .net "w2", 0 0, L_0x55d0c6044a50;  1 drivers
v0x55d0c518f790_0 .net "w3", 0 0, L_0x55d0c6044b60;  1 drivers
v0x55d0c519fd70_0 .net "w4", 0 0, L_0x55d0c6044c20;  1 drivers
v0x55d0c519fe30_0 .net "w5", 0 0, L_0x55d0c6044c90;  1 drivers
S_0x55d0c541ded0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c541fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60452d0 .functor XOR 1, L_0x55d0c6045770, L_0x55d0c6045930, C4<0>, C4<0>;
L_0x55d0c6045340 .functor XOR 1, L_0x55d0c60452d0, L_0x55d0c6045af0, C4<0>, C4<0>;
L_0x55d0c60453b0 .functor AND 1, L_0x55d0c6045770, L_0x55d0c6045930, C4<1>, C4<1>;
L_0x55d0c6045420 .functor AND 1, L_0x55d0c6045770, L_0x55d0c6045af0, C4<1>, C4<1>;
L_0x55d0c60454e0 .functor AND 1, L_0x55d0c6045930, L_0x55d0c6045af0, C4<1>, C4<1>;
L_0x55d0c6045550 .functor OR 1, L_0x55d0c60453b0, L_0x55d0c6045420, C4<0>, C4<0>;
L_0x55d0c6045660 .functor OR 1, L_0x55d0c60454e0, L_0x55d0c6045550, C4<0>, C4<0>;
v0x55d0c51974e0_0 .net "a", 0 0, L_0x55d0c6045770;  1 drivers
v0x55d0c51975a0_0 .net "b", 0 0, L_0x55d0c6045930;  1 drivers
v0x55d0c5186d80_0 .net "ca", 0 0, L_0x55d0c6045660;  1 drivers
v0x55d0c5186e40_0 .net "cin", 0 0, L_0x55d0c6045af0;  1 drivers
v0x55d0c518e940_0 .net "sum", 0 0, L_0x55d0c6045340;  1 drivers
v0x55d0c518ea00_0 .net "w1", 0 0, L_0x55d0c60452d0;  1 drivers
v0x55d0c515c360_0 .net "w2", 0 0, L_0x55d0c60453b0;  1 drivers
v0x55d0c515c420_0 .net "w3", 0 0, L_0x55d0c6045420;  1 drivers
v0x55d0c517dfc0_0 .net "w4", 0 0, L_0x55d0c60454e0;  1 drivers
v0x55d0c516cbb0_0 .net "w5", 0 0, L_0x55d0c6045550;  1 drivers
S_0x55d0c541c6d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c541ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50c7a30_0 .net "a", 3 0, L_0x55d0c60488c0;  1 drivers
v0x55d0c50b72d0_0 .net "b", 3 0, L_0x55d0c60489b0;  1 drivers
v0x55d0c50bee90_0 .net "ca", 3 0, L_0x55d0c6048750;  1 drivers
v0x55d0c50bef50_0 .net "cin", 3 0, L_0x55d0c6048aa0;  1 drivers
v0x55d0c5069210_0 .net "sum", 3 0, L_0x55d0c60486b0;  1 drivers
L_0x55d0c6046670 .part L_0x55d0c60488c0, 0, 1;
L_0x55d0c60467a0 .part L_0x55d0c60489b0, 0, 1;
L_0x55d0c60468d0 .part L_0x55d0c6048aa0, 0, 1;
L_0x55d0c6046ee0 .part L_0x55d0c60488c0, 1, 1;
L_0x55d0c6047010 .part L_0x55d0c60489b0, 1, 1;
L_0x55d0c6047140 .part L_0x55d0c6048aa0, 1, 1;
L_0x55d0c6047880 .part L_0x55d0c60488c0, 2, 1;
L_0x55d0c60479b0 .part L_0x55d0c60489b0, 2, 1;
L_0x55d0c6047b30 .part L_0x55d0c6048aa0, 2, 1;
L_0x55d0c6048100 .part L_0x55d0c60488c0, 3, 1;
L_0x55d0c60482c0 .part L_0x55d0c60489b0, 3, 1;
L_0x55d0c6048480 .part L_0x55d0c6048aa0, 3, 1;
L_0x55d0c60486b0 .concat8 [ 1 1 1 1], L_0x55d0c6046110, L_0x55d0c6046a70, L_0x55d0c6047320, L_0x55d0c6047cd0;
L_0x55d0c6048750 .concat8 [ 1 1 1 1], L_0x55d0c6046560, L_0x55d0c6046dd0, L_0x55d0c6047770, L_0x55d0c6047ff0;
S_0x55d0c541c2f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c541c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6045cb0 .functor XOR 1, L_0x55d0c6046670, L_0x55d0c60467a0, C4<0>, C4<0>;
L_0x55d0c6046110 .functor XOR 1, L_0x55d0c6045cb0, L_0x55d0c60468d0, C4<0>, C4<0>;
L_0x55d0c60461d0 .functor AND 1, L_0x55d0c6046670, L_0x55d0c60467a0, C4<1>, C4<1>;
L_0x55d0c60462e0 .functor AND 1, L_0x55d0c6046670, L_0x55d0c60468d0, C4<1>, C4<1>;
L_0x55d0c60463a0 .functor AND 1, L_0x55d0c60467a0, L_0x55d0c60468d0, C4<1>, C4<1>;
L_0x55d0c6046410 .functor OR 1, L_0x55d0c60461d0, L_0x55d0c60462e0, C4<0>, C4<0>;
L_0x55d0c6046560 .functor OR 1, L_0x55d0c60463a0, L_0x55d0c6046410, C4<0>, C4<0>;
v0x55d0c515b530_0 .net "a", 0 0, L_0x55d0c6046670;  1 drivers
v0x55d0c515b5d0_0 .net "b", 0 0, L_0x55d0c60467a0;  1 drivers
v0x55d0c5152ca0_0 .net "ca", 0 0, L_0x55d0c6046560;  1 drivers
v0x55d0c5142540_0 .net "cin", 0 0, L_0x55d0c60468d0;  1 drivers
v0x55d0c5142600_0 .net "sum", 0 0, L_0x55d0c6046110;  1 drivers
v0x55d0c514a100_0 .net "w1", 0 0, L_0x55d0c6045cb0;  1 drivers
v0x55d0c514a1c0_0 .net "w2", 0 0, L_0x55d0c60461d0;  1 drivers
v0x55d0c5023f40_0 .net "w3", 0 0, L_0x55d0c60462e0;  1 drivers
v0x55d0c5024000_0 .net "w4", 0 0, L_0x55d0c60463a0;  1 drivers
v0x55d0c50f3b50_0 .net "w5", 0 0, L_0x55d0c6046410;  1 drivers
S_0x55d0c541a6b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c541c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6046a00 .functor XOR 1, L_0x55d0c6046ee0, L_0x55d0c6047010, C4<0>, C4<0>;
L_0x55d0c6046a70 .functor XOR 1, L_0x55d0c6046a00, L_0x55d0c6047140, C4<0>, C4<0>;
L_0x55d0c6046ae0 .functor AND 1, L_0x55d0c6046ee0, L_0x55d0c6047010, C4<1>, C4<1>;
L_0x55d0c6046b50 .functor AND 1, L_0x55d0c6046ee0, L_0x55d0c6047140, C4<1>, C4<1>;
L_0x55d0c6046c10 .functor AND 1, L_0x55d0c6047010, L_0x55d0c6047140, C4<1>, C4<1>;
L_0x55d0c6046c80 .functor OR 1, L_0x55d0c6046ae0, L_0x55d0c6046b50, C4<0>, C4<0>;
L_0x55d0c6046dd0 .functor OR 1, L_0x55d0c6046c10, L_0x55d0c6046c80, C4<0>, C4<0>;
v0x55d0c5115930_0 .net "a", 0 0, L_0x55d0c6046ee0;  1 drivers
v0x55d0c51159f0_0 .net "b", 0 0, L_0x55d0c6047010;  1 drivers
v0x55d0c5126180_0 .net "ca", 0 0, L_0x55d0c6046dd0;  1 drivers
v0x55d0c5126240_0 .net "cin", 0 0, L_0x55d0c6047140;  1 drivers
v0x55d0c512df90_0 .net "sum", 0 0, L_0x55d0c6046a70;  1 drivers
v0x55d0c512e050_0 .net "w1", 0 0, L_0x55d0c6046a00;  1 drivers
v0x55d0c511d830_0 .net "w2", 0 0, L_0x55d0c6046ae0;  1 drivers
v0x55d0c511d8f0_0 .net "w3", 0 0, L_0x55d0c6046b50;  1 drivers
v0x55d0c51253f0_0 .net "w4", 0 0, L_0x55d0c6046c10;  1 drivers
v0x55d0c5104460_0 .net "w5", 0 0, L_0x55d0c6046c80;  1 drivers
S_0x55d0c54131d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c541c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60472b0 .functor XOR 1, L_0x55d0c6047880, L_0x55d0c60479b0, C4<0>, C4<0>;
L_0x55d0c6047320 .functor XOR 1, L_0x55d0c60472b0, L_0x55d0c6047b30, C4<0>, C4<0>;
L_0x55d0c60473e0 .functor AND 1, L_0x55d0c6047880, L_0x55d0c60479b0, C4<1>, C4<1>;
L_0x55d0c60474f0 .functor AND 1, L_0x55d0c6047880, L_0x55d0c6047b30, C4<1>, C4<1>;
L_0x55d0c60475b0 .functor AND 1, L_0x55d0c60479b0, L_0x55d0c6047b30, C4<1>, C4<1>;
L_0x55d0c6047620 .functor OR 1, L_0x55d0c60473e0, L_0x55d0c60474f0, C4<0>, C4<0>;
L_0x55d0c6047770 .functor OR 1, L_0x55d0c60475b0, L_0x55d0c6047620, C4<0>, C4<0>;
v0x55d0c5114b00_0 .net "a", 0 0, L_0x55d0c6047880;  1 drivers
v0x55d0c5114ba0_0 .net "b", 0 0, L_0x55d0c60479b0;  1 drivers
v0x55d0c510c270_0 .net "ca", 0 0, L_0x55d0c6047770;  1 drivers
v0x55d0c50fbb10_0 .net "cin", 0 0, L_0x55d0c6047b30;  1 drivers
v0x55d0c50fbbd0_0 .net "sum", 0 0, L_0x55d0c6047320;  1 drivers
v0x55d0c51036d0_0 .net "w1", 0 0, L_0x55d0c60472b0;  1 drivers
v0x55d0c5103790_0 .net "w2", 0 0, L_0x55d0c60473e0;  1 drivers
v0x55d0c50d10f0_0 .net "w3", 0 0, L_0x55d0c60474f0;  1 drivers
v0x55d0c50d1190_0 .net "w4", 0 0, L_0x55d0c60475b0;  1 drivers
v0x55d0c50f2e00_0 .net "w5", 0 0, L_0x55d0c6047620;  1 drivers
S_0x55d0c5418210 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c541c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6047c60 .functor XOR 1, L_0x55d0c6048100, L_0x55d0c60482c0, C4<0>, C4<0>;
L_0x55d0c6047cd0 .functor XOR 1, L_0x55d0c6047c60, L_0x55d0c6048480, C4<0>, C4<0>;
L_0x55d0c6047d40 .functor AND 1, L_0x55d0c6048100, L_0x55d0c60482c0, C4<1>, C4<1>;
L_0x55d0c6047db0 .functor AND 1, L_0x55d0c6048100, L_0x55d0c6048480, C4<1>, C4<1>;
L_0x55d0c6047e70 .functor AND 1, L_0x55d0c60482c0, L_0x55d0c6048480, C4<1>, C4<1>;
L_0x55d0c6047ee0 .functor OR 1, L_0x55d0c6047d40, L_0x55d0c6047db0, C4<0>, C4<0>;
L_0x55d0c6047ff0 .functor OR 1, L_0x55d0c6047e70, L_0x55d0c6047ee0, C4<0>, C4<0>;
v0x55d0c50e1940_0 .net "a", 0 0, L_0x55d0c6048100;  1 drivers
v0x55d0c50e1a00_0 .net "b", 0 0, L_0x55d0c60482c0;  1 drivers
v0x55d0c50e9750_0 .net "ca", 0 0, L_0x55d0c6047ff0;  1 drivers
v0x55d0c50e97f0_0 .net "cin", 0 0, L_0x55d0c6048480;  1 drivers
v0x55d0c50d8ff0_0 .net "sum", 0 0, L_0x55d0c6047cd0;  1 drivers
v0x55d0c50e0bb0_0 .net "w1", 0 0, L_0x55d0c6047c60;  1 drivers
v0x55d0c50e0c70_0 .net "w2", 0 0, L_0x55d0c6047d40;  1 drivers
v0x55d0c50bfc20_0 .net "w3", 0 0, L_0x55d0c6047db0;  1 drivers
v0x55d0c50bfce0_0 .net "w4", 0 0, L_0x55d0c6047e70;  1 drivers
v0x55d0c50d0370_0 .net "w5", 0 0, L_0x55d0c6047ee0;  1 drivers
S_0x55d0c5417e30 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c54211d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4f30540_0 .net "a", 7 0, L_0x55d0c604e760;  1 drivers
v0x55d0c4f0f5b0_0 .net "b", 7 0, L_0x55d0c604e850;  1 drivers
v0x55d0c4f1fc50_0 .net "ca", 7 0, L_0x55d0c604e5d0;  1 drivers
v0x55d0c4f1fd10_0 .net "cin", 7 0, L_0x55d0c604e940;  1 drivers
v0x55d0c4f173c0_0 .net "sum", 7 0, L_0x55d0c604e490;  1 drivers
L_0x55d0c604b7f0 .part L_0x55d0c604e760, 0, 4;
L_0x55d0c604b890 .part L_0x55d0c604e850, 0, 4;
L_0x55d0c604b930 .part L_0x55d0c604e940, 0, 4;
L_0x55d0c604e180 .part L_0x55d0c604e760, 4, 4;
L_0x55d0c604e270 .part L_0x55d0c604e850, 4, 4;
L_0x55d0c604e360 .part L_0x55d0c604e940, 4, 4;
L_0x55d0c604e490 .concat8 [ 4 4 0 0], L_0x55d0c604b5e0, L_0x55d0c604df70;
L_0x55d0c604e5d0 .concat8 [ 4 4 0 0], L_0x55d0c604b680, L_0x55d0c604e010;
S_0x55d0c5412db0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5417e30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4fff7c0_0 .net "a", 3 0, L_0x55d0c604b7f0;  1 drivers
v0x55d0c4ff6f30_0 .net "b", 3 0, L_0x55d0c604b890;  1 drivers
v0x55d0c4fe67d0_0 .net "ca", 3 0, L_0x55d0c604b680;  1 drivers
v0x55d0c4fe6890_0 .net "cin", 3 0, L_0x55d0c604b930;  1 drivers
v0x55d0c4fee390_0 .net "sum", 3 0, L_0x55d0c604b5e0;  1 drivers
L_0x55d0c60495a0 .part L_0x55d0c604b7f0, 0, 1;
L_0x55d0c60496d0 .part L_0x55d0c604b890, 0, 1;
L_0x55d0c6049800 .part L_0x55d0c604b930, 0, 1;
L_0x55d0c6049e10 .part L_0x55d0c604b7f0, 1, 1;
L_0x55d0c6049f40 .part L_0x55d0c604b890, 1, 1;
L_0x55d0c604a070 .part L_0x55d0c604b930, 1, 1;
L_0x55d0c604a7b0 .part L_0x55d0c604b7f0, 2, 1;
L_0x55d0c604a8e0 .part L_0x55d0c604b890, 2, 1;
L_0x55d0c604aa60 .part L_0x55d0c604b930, 2, 1;
L_0x55d0c604b030 .part L_0x55d0c604b7f0, 3, 1;
L_0x55d0c604b1f0 .part L_0x55d0c604b890, 3, 1;
L_0x55d0c604b3b0 .part L_0x55d0c604b930, 3, 1;
L_0x55d0c604b5e0 .concat8 [ 1 1 1 1], L_0x55d0c6049080, L_0x55d0c60499a0, L_0x55d0c604a250, L_0x55d0c604ac00;
L_0x55d0c604b680 .concat8 [ 1 1 1 1], L_0x55d0c6049490, L_0x55d0c6049d00, L_0x55d0c604a6a0, L_0x55d0c604af20;
S_0x55d0c5416630 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5412db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6048640 .functor XOR 1, L_0x55d0c60495a0, L_0x55d0c60496d0, C4<0>, C4<0>;
L_0x55d0c6049080 .functor XOR 1, L_0x55d0c6048640, L_0x55d0c6049800, C4<0>, C4<0>;
L_0x55d0c6049140 .functor AND 1, L_0x55d0c60495a0, L_0x55d0c60496d0, C4<1>, C4<1>;
L_0x55d0c6049250 .functor AND 1, L_0x55d0c60495a0, L_0x55d0c6049800, C4<1>, C4<1>;
L_0x55d0c6049310 .functor AND 1, L_0x55d0c60496d0, L_0x55d0c6049800, C4<1>, C4<1>;
L_0x55d0c6049380 .functor OR 1, L_0x55d0c6049140, L_0x55d0c6049250, C4<0>, C4<0>;
L_0x55d0c6049490 .functor OR 1, L_0x55d0c6049310, L_0x55d0c6049380, C4<0>, C4<0>;
v0x55d0c509aab0_0 .net "a", 0 0, L_0x55d0c60495a0;  1 drivers
v0x55d0c509ab50_0 .net "b", 0 0, L_0x55d0c60496d0;  1 drivers
v0x55d0c5079b20_0 .net "ca", 0 0, L_0x55d0c6049490;  1 drivers
v0x55d0c5079bc0_0 .net "cin", 0 0, L_0x55d0c6049800;  1 drivers
v0x55d0c508a1c0_0 .net "sum", 0 0, L_0x55d0c6049080;  1 drivers
v0x55d0c5081930_0 .net "w1", 0 0, L_0x55d0c6048640;  1 drivers
v0x55d0c50819f0_0 .net "w2", 0 0, L_0x55d0c6049140;  1 drivers
v0x55d0c50711d0_0 .net "w3", 0 0, L_0x55d0c6049250;  1 drivers
v0x55d0c5071290_0 .net "w4", 0 0, L_0x55d0c6049310;  1 drivers
v0x55d0c5078d90_0 .net "w5", 0 0, L_0x55d0c6049380;  1 drivers
S_0x55d0c5416250 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5412db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6049930 .functor XOR 1, L_0x55d0c6049e10, L_0x55d0c6049f40, C4<0>, C4<0>;
L_0x55d0c60499a0 .functor XOR 1, L_0x55d0c6049930, L_0x55d0c604a070, C4<0>, C4<0>;
L_0x55d0c6049a10 .functor AND 1, L_0x55d0c6049e10, L_0x55d0c6049f40, C4<1>, C4<1>;
L_0x55d0c6049a80 .functor AND 1, L_0x55d0c6049e10, L_0x55d0c604a070, C4<1>, C4<1>;
L_0x55d0c6049b40 .functor AND 1, L_0x55d0c6049f40, L_0x55d0c604a070, C4<1>, C4<1>;
L_0x55d0c6049bb0 .functor OR 1, L_0x55d0c6049a10, L_0x55d0c6049a80, C4<0>, C4<0>;
L_0x55d0c6049d00 .functor OR 1, L_0x55d0c6049b40, L_0x55d0c6049bb0, C4<0>, C4<0>;
v0x55d0c50467b0_0 .net "a", 0 0, L_0x55d0c6049e10;  1 drivers
v0x55d0c5046870_0 .net "b", 0 0, L_0x55d0c6049f40;  1 drivers
v0x55d0c5068410_0 .net "ca", 0 0, L_0x55d0c6049d00;  1 drivers
v0x55d0c50684e0_0 .net "cin", 0 0, L_0x55d0c604a070;  1 drivers
v0x55d0c5057000_0 .net "sum", 0 0, L_0x55d0c60499a0;  1 drivers
v0x55d0c505ee10_0 .net "w1", 0 0, L_0x55d0c6049930;  1 drivers
v0x55d0c505eed0_0 .net "w2", 0 0, L_0x55d0c6049a10;  1 drivers
v0x55d0c504e6b0_0 .net "w3", 0 0, L_0x55d0c6049a80;  1 drivers
v0x55d0c504e770_0 .net "w4", 0 0, L_0x55d0c6049b40;  1 drivers
v0x55d0c5056270_0 .net "w5", 0 0, L_0x55d0c6049bb0;  1 drivers
S_0x55d0c5414a50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5412db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c604a1e0 .functor XOR 1, L_0x55d0c604a7b0, L_0x55d0c604a8e0, C4<0>, C4<0>;
L_0x55d0c604a250 .functor XOR 1, L_0x55d0c604a1e0, L_0x55d0c604aa60, C4<0>, C4<0>;
L_0x55d0c604a310 .functor AND 1, L_0x55d0c604a7b0, L_0x55d0c604a8e0, C4<1>, C4<1>;
L_0x55d0c604a420 .functor AND 1, L_0x55d0c604a7b0, L_0x55d0c604aa60, C4<1>, C4<1>;
L_0x55d0c604a4e0 .functor AND 1, L_0x55d0c604a8e0, L_0x55d0c604aa60, C4<1>, C4<1>;
L_0x55d0c604a550 .functor OR 1, L_0x55d0c604a310, L_0x55d0c604a420, C4<0>, C4<0>;
L_0x55d0c604a6a0 .functor OR 1, L_0x55d0c604a4e0, L_0x55d0c604a550, C4<0>, C4<0>;
v0x55d0c50352e0_0 .net "a", 0 0, L_0x55d0c604a7b0;  1 drivers
v0x55d0c5035380_0 .net "b", 0 0, L_0x55d0c604a8e0;  1 drivers
v0x55d0c5045980_0 .net "ca", 0 0, L_0x55d0c604a6a0;  1 drivers
v0x55d0c503d0f0_0 .net "cin", 0 0, L_0x55d0c604aa60;  1 drivers
v0x55d0c503d1b0_0 .net "sum", 0 0, L_0x55d0c604a250;  1 drivers
v0x55d0c502c990_0 .net "w1", 0 0, L_0x55d0c604a1e0;  1 drivers
v0x55d0c502ca50_0 .net "w2", 0 0, L_0x55d0c604a310;  1 drivers
v0x55d0c5034550_0 .net "w3", 0 0, L_0x55d0c604a420;  1 drivers
v0x55d0c5034610_0 .net "w4", 0 0, L_0x55d0c604a4e0;  1 drivers
v0x55d0c4fde8c0_0 .net "w5", 0 0, L_0x55d0c604a550;  1 drivers
S_0x55d0c5414670 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5412db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c604ab90 .functor XOR 1, L_0x55d0c604b030, L_0x55d0c604b1f0, C4<0>, C4<0>;
L_0x55d0c604ac00 .functor XOR 1, L_0x55d0c604ab90, L_0x55d0c604b3b0, C4<0>, C4<0>;
L_0x55d0c604ac70 .functor AND 1, L_0x55d0c604b030, L_0x55d0c604b1f0, C4<1>, C4<1>;
L_0x55d0c604ace0 .functor AND 1, L_0x55d0c604b030, L_0x55d0c604b3b0, C4<1>, C4<1>;
L_0x55d0c604ada0 .functor AND 1, L_0x55d0c604b1f0, L_0x55d0c604b3b0, C4<1>, C4<1>;
L_0x55d0c604ae10 .functor OR 1, L_0x55d0c604ac70, L_0x55d0c604ace0, C4<0>, C4<0>;
L_0x55d0c604af20 .functor OR 1, L_0x55d0c604ada0, L_0x55d0c604ae10, C4<0>, C4<0>;
v0x55d0c50005f0_0 .net "a", 0 0, L_0x55d0c604b030;  1 drivers
v0x55d0c50006b0_0 .net "b", 0 0, L_0x55d0c604b1f0;  1 drivers
v0x55d0c5010e40_0 .net "ca", 0 0, L_0x55d0c604af20;  1 drivers
v0x55d0c5010f10_0 .net "cin", 0 0, L_0x55d0c604b3b0;  1 drivers
v0x55d0c5018c50_0 .net "sum", 0 0, L_0x55d0c604ac00;  1 drivers
v0x55d0c50084f0_0 .net "w1", 0 0, L_0x55d0c604ab90;  1 drivers
v0x55d0c50085b0_0 .net "w2", 0 0, L_0x55d0c604ac70;  1 drivers
v0x55d0c50100b0_0 .net "w3", 0 0, L_0x55d0c604ace0;  1 drivers
v0x55d0c5010170_0 .net "w4", 0 0, L_0x55d0c604ada0;  1 drivers
v0x55d0c4fef1d0_0 .net "w5", 0 0, L_0x55d0c604ae10;  1 drivers
S_0x55d0c5412a30 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5417e30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f426e0_0 .net "a", 3 0, L_0x55d0c604e180;  1 drivers
v0x55d0c4f312d0_0 .net "b", 3 0, L_0x55d0c604e270;  1 drivers
v0x55d0c4f390e0_0 .net "ca", 3 0, L_0x55d0c604e010;  1 drivers
v0x55d0c4f391a0_0 .net "cin", 3 0, L_0x55d0c604e360;  1 drivers
v0x55d0c4f28980_0 .net "sum", 3 0, L_0x55d0c604df70;  1 drivers
L_0x55d0c604bf30 .part L_0x55d0c604e180, 0, 1;
L_0x55d0c604c060 .part L_0x55d0c604e270, 0, 1;
L_0x55d0c604c190 .part L_0x55d0c604e360, 0, 1;
L_0x55d0c604c7a0 .part L_0x55d0c604e180, 1, 1;
L_0x55d0c604c8d0 .part L_0x55d0c604e270, 1, 1;
L_0x55d0c604ca00 .part L_0x55d0c604e360, 1, 1;
L_0x55d0c604d140 .part L_0x55d0c604e180, 2, 1;
L_0x55d0c604d270 .part L_0x55d0c604e270, 2, 1;
L_0x55d0c604d3f0 .part L_0x55d0c604e360, 2, 1;
L_0x55d0c604d9c0 .part L_0x55d0c604e180, 3, 1;
L_0x55d0c604db80 .part L_0x55d0c604e270, 3, 1;
L_0x55d0c604dd40 .part L_0x55d0c604e360, 3, 1;
L_0x55d0c604df70 .concat8 [ 1 1 1 1], L_0x55d0c604b9d0, L_0x55d0c604c330, L_0x55d0c604cbe0, L_0x55d0c604d590;
L_0x55d0c604e010 .concat8 [ 1 1 1 1], L_0x55d0c604be20, L_0x55d0c604c690, L_0x55d0c604d030, L_0x55d0c604d8b0;
S_0x55d0c54108e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5412a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c604b570 .functor XOR 1, L_0x55d0c604bf30, L_0x55d0c604c060, C4<0>, C4<0>;
L_0x55d0c604b9d0 .functor XOR 1, L_0x55d0c604b570, L_0x55d0c604c190, C4<0>, C4<0>;
L_0x55d0c604ba90 .functor AND 1, L_0x55d0c604bf30, L_0x55d0c604c060, C4<1>, C4<1>;
L_0x55d0c604bba0 .functor AND 1, L_0x55d0c604bf30, L_0x55d0c604c190, C4<1>, C4<1>;
L_0x55d0c604bc60 .functor AND 1, L_0x55d0c604c060, L_0x55d0c604c190, C4<1>, C4<1>;
L_0x55d0c604bcd0 .functor OR 1, L_0x55d0c604ba90, L_0x55d0c604bba0, C4<0>, C4<0>;
L_0x55d0c604be20 .functor OR 1, L_0x55d0c604bc60, L_0x55d0c604bcd0, C4<0>, C4<0>;
v0x55d0c4fabda0_0 .net "a", 0 0, L_0x55d0c604bf30;  1 drivers
v0x55d0c4fabe40_0 .net "b", 0 0, L_0x55d0c604c060;  1 drivers
v0x55d0c4fdda10_0 .net "ca", 0 0, L_0x55d0c604be20;  1 drivers
v0x55d0c4fddab0_0 .net "cin", 0 0, L_0x55d0c604c190;  1 drivers
v0x55d0c4fcc600_0 .net "sum", 0 0, L_0x55d0c604b9d0;  1 drivers
v0x55d0c4fd4410_0 .net "w1", 0 0, L_0x55d0c604b570;  1 drivers
v0x55d0c4fd44d0_0 .net "w2", 0 0, L_0x55d0c604ba90;  1 drivers
v0x55d0c4fb3ca0_0 .net "w3", 0 0, L_0x55d0c604bba0;  1 drivers
v0x55d0c4fb3d60_0 .net "w4", 0 0, L_0x55d0c604bc60;  1 drivers
v0x55d0c4fcb870_0 .net "w5", 0 0, L_0x55d0c604bcd0;  1 drivers
S_0x55d0c5409890 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5412a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c604c2c0 .functor XOR 1, L_0x55d0c604c7a0, L_0x55d0c604c8d0, C4<0>, C4<0>;
L_0x55d0c604c330 .functor XOR 1, L_0x55d0c604c2c0, L_0x55d0c604ca00, C4<0>, C4<0>;
L_0x55d0c604c3a0 .functor AND 1, L_0x55d0c604c7a0, L_0x55d0c604c8d0, C4<1>, C4<1>;
L_0x55d0c604c410 .functor AND 1, L_0x55d0c604c7a0, L_0x55d0c604ca00, C4<1>, C4<1>;
L_0x55d0c604c4d0 .functor AND 1, L_0x55d0c604c8d0, L_0x55d0c604ca00, C4<1>, C4<1>;
L_0x55d0c604c540 .functor OR 1, L_0x55d0c604c3a0, L_0x55d0c604c410, C4<0>, C4<0>;
L_0x55d0c604c690 .functor OR 1, L_0x55d0c604c4d0, L_0x55d0c604c540, C4<0>, C4<0>;
v0x55d0c4f9a8d0_0 .net "a", 0 0, L_0x55d0c604c7a0;  1 drivers
v0x55d0c4f9a990_0 .net "b", 0 0, L_0x55d0c604c8d0;  1 drivers
v0x55d0c4faaf70_0 .net "ca", 0 0, L_0x55d0c604c690;  1 drivers
v0x55d0c4fa26e0_0 .net "cin", 0 0, L_0x55d0c604ca00;  1 drivers
v0x55d0c4fa27a0_0 .net "sum", 0 0, L_0x55d0c604c330;  1 drivers
v0x55d0c4f91f80_0 .net "w1", 0 0, L_0x55d0c604c2c0;  1 drivers
v0x55d0c4f92040_0 .net "w2", 0 0, L_0x55d0c604c3a0;  1 drivers
v0x55d0c4f99b40_0 .net "w3", 0 0, L_0x55d0c604c410;  1 drivers
v0x55d0c4f99c00_0 .net "w4", 0 0, L_0x55d0c604c4d0;  1 drivers
v0x55d0c4e73980_0 .net "w5", 0 0, L_0x55d0c604c540;  1 drivers
S_0x55d0c540e8d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5412a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c604cb70 .functor XOR 1, L_0x55d0c604d140, L_0x55d0c604d270, C4<0>, C4<0>;
L_0x55d0c604cbe0 .functor XOR 1, L_0x55d0c604cb70, L_0x55d0c604d3f0, C4<0>, C4<0>;
L_0x55d0c604cca0 .functor AND 1, L_0x55d0c604d140, L_0x55d0c604d270, C4<1>, C4<1>;
L_0x55d0c604cdb0 .functor AND 1, L_0x55d0c604d140, L_0x55d0c604d3f0, C4<1>, C4<1>;
L_0x55d0c604ce70 .functor AND 1, L_0x55d0c604d270, L_0x55d0c604d3f0, C4<1>, C4<1>;
L_0x55d0c604cee0 .functor OR 1, L_0x55d0c604cca0, L_0x55d0c604cdb0, C4<0>, C4<0>;
L_0x55d0c604d030 .functor OR 1, L_0x55d0c604ce70, L_0x55d0c604cee0, C4<0>, C4<0>;
v0x55d0c4f434e0_0 .net "a", 0 0, L_0x55d0c604d140;  1 drivers
v0x55d0c4f43580_0 .net "b", 0 0, L_0x55d0c604d270;  1 drivers
v0x55d0c4f652c0_0 .net "ca", 0 0, L_0x55d0c604d030;  1 drivers
v0x55d0c4f75b10_0 .net "cin", 0 0, L_0x55d0c604d3f0;  1 drivers
v0x55d0c4f75bd0_0 .net "sum", 0 0, L_0x55d0c604cbe0;  1 drivers
v0x55d0c4f7d920_0 .net "w1", 0 0, L_0x55d0c604cb70;  1 drivers
v0x55d0c4f7d9e0_0 .net "w2", 0 0, L_0x55d0c604cca0;  1 drivers
v0x55d0c4f6d1c0_0 .net "w3", 0 0, L_0x55d0c604cdb0;  1 drivers
v0x55d0c4f6d280_0 .net "w4", 0 0, L_0x55d0c604ce70;  1 drivers
v0x55d0c4f74e30_0 .net "w5", 0 0, L_0x55d0c604cee0;  1 drivers
S_0x55d0c540e4f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5412a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c604d520 .functor XOR 1, L_0x55d0c604d9c0, L_0x55d0c604db80, C4<0>, C4<0>;
L_0x55d0c604d590 .functor XOR 1, L_0x55d0c604d520, L_0x55d0c604dd40, C4<0>, C4<0>;
L_0x55d0c604d600 .functor AND 1, L_0x55d0c604d9c0, L_0x55d0c604db80, C4<1>, C4<1>;
L_0x55d0c604d670 .functor AND 1, L_0x55d0c604d9c0, L_0x55d0c604dd40, C4<1>, C4<1>;
L_0x55d0c604d730 .functor AND 1, L_0x55d0c604db80, L_0x55d0c604dd40, C4<1>, C4<1>;
L_0x55d0c604d7a0 .functor OR 1, L_0x55d0c604d600, L_0x55d0c604d670, C4<0>, C4<0>;
L_0x55d0c604d8b0 .functor OR 1, L_0x55d0c604d730, L_0x55d0c604d7a0, C4<0>, C4<0>;
v0x55d0c4f53df0_0 .net "a", 0 0, L_0x55d0c604d9c0;  1 drivers
v0x55d0c4f53eb0_0 .net "b", 0 0, L_0x55d0c604db80;  1 drivers
v0x55d0c4f64490_0 .net "ca", 0 0, L_0x55d0c604d8b0;  1 drivers
v0x55d0c4f64530_0 .net "cin", 0 0, L_0x55d0c604dd40;  1 drivers
v0x55d0c4f5bc00_0 .net "sum", 0 0, L_0x55d0c604d590;  1 drivers
v0x55d0c4f5bcc0_0 .net "w1", 0 0, L_0x55d0c604d520;  1 drivers
v0x55d0c4f4b4a0_0 .net "w2", 0 0, L_0x55d0c604d600;  1 drivers
v0x55d0c4f4b560_0 .net "w3", 0 0, L_0x55d0c604d670;  1 drivers
v0x55d0c4f53060_0 .net "w4", 0 0, L_0x55d0c604d730;  1 drivers
v0x55d0c4f20a80_0 .net "w5", 0 0, L_0x55d0c604d7a0;  1 drivers
S_0x55d0c5409470 .scope module, "a_13" "SixtyfourBA" 3 64, 5 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395bf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c537bf30_0 .net/2u *"_s2", 0 0, L_0x7f868395bf90;  1 drivers
L_0x7f868395bfd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c537c030_0 .net/2u *"_s6", 0 0, L_0x7f868395bfd8;  1 drivers
v0x55d0c5376eb0_0 .net "a", 64 0, L_0x55d0c607ebf0;  1 drivers
v0x55d0c5376f70_0 .net "b", 64 0, L_0x55d0c607ece0;  1 drivers
v0x55d0c537a730_0 .net "ca", 64 0, L_0x55d0c607ea10;  alias, 1 drivers
v0x55d0c537a350_0 .net "cin", 64 0, L_0x55d0c607eec0;  1 drivers
v0x55d0c537a430_0 .net "sum", 64 0, L_0x55d0c607e880;  alias, 1 drivers
L_0x55d0c60671d0 .part L_0x55d0c607ebf0, 0, 32;
L_0x55d0c6067270 .part L_0x55d0c607ece0, 0, 32;
L_0x55d0c6067310 .part L_0x55d0c607eec0, 0, 32;
L_0x55d0c607e5b0 .part L_0x55d0c607ebf0, 32, 32;
L_0x55d0c607e6a0 .part L_0x55d0c607ece0, 32, 32;
L_0x55d0c607e790 .part L_0x55d0c607eec0, 32, 32;
L_0x55d0c607e880 .concat8 [ 32 32 1 0], L_0x55d0c6066f00, L_0x55d0c607e2e0, L_0x7f868395bfd8;
L_0x55d0c607ea10 .concat8 [ 1 32 32 0], L_0x7f868395bf90, L_0x55d0c6067040, L_0x55d0c607e420;
S_0x55d0c540ccf0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c5409470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c55c1aa0_0 .net "a", 31 0, L_0x55d0c60671d0;  1 drivers
v0x55d0c55c98b0_0 .net "b", 31 0, L_0x55d0c6067270;  1 drivers
v0x55d0c55b9150_0 .net "ca", 31 0, L_0x55d0c6067040;  1 drivers
v0x55d0c55b9210_0 .net "cin", 31 0, L_0x55d0c6067310;  1 drivers
v0x55d0c55c0d10_0 .net "sum", 31 0, L_0x55d0c6066f00;  1 drivers
L_0x55d0c605b560 .part L_0x55d0c60671d0, 0, 16;
L_0x55d0c605b600 .part L_0x55d0c6067270, 0, 16;
L_0x55d0c605b6a0 .part L_0x55d0c6067310, 0, 16;
L_0x55d0c6066c30 .part L_0x55d0c60671d0, 16, 16;
L_0x55d0c6066d20 .part L_0x55d0c6067270, 16, 16;
L_0x55d0c6066e10 .part L_0x55d0c6067310, 16, 16;
L_0x55d0c6066f00 .concat8 [ 16 16 0 0], L_0x55d0c605b290, L_0x55d0c6066960;
L_0x55d0c6067040 .concat8 [ 16 16 0 0], L_0x55d0c605b3d0, L_0x55d0c6066aa0;
S_0x55d0c540c910 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c540ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4bd7990_0 .net "a", 15 0, L_0x55d0c605b560;  1 drivers
v0x55d0c4bc7230_0 .net "b", 15 0, L_0x55d0c605b600;  1 drivers
v0x55d0c4bcedf0_0 .net "ca", 15 0, L_0x55d0c605b3d0;  1 drivers
v0x55d0c4bceeb0_0 .net "cin", 15 0, L_0x55d0c605b6a0;  1 drivers
v0x55d0c5897510_0 .net "sum", 15 0, L_0x55d0c605b290;  1 drivers
L_0x55d0c6055700 .part L_0x55d0c605b560, 0, 8;
L_0x55d0c60557a0 .part L_0x55d0c605b600, 0, 8;
L_0x55d0c6055840 .part L_0x55d0c605b6a0, 0, 8;
L_0x55d0c605afc0 .part L_0x55d0c605b560, 8, 8;
L_0x55d0c605b0b0 .part L_0x55d0c605b600, 8, 8;
L_0x55d0c605b1a0 .part L_0x55d0c605b6a0, 8, 8;
L_0x55d0c605b290 .concat8 [ 8 8 0 0], L_0x55d0c6055430, L_0x55d0c605acf0;
L_0x55d0c605b3d0 .concat8 [ 8 8 0 0], L_0x55d0c6055570, L_0x55d0c605ae30;
S_0x55d0c540b110 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c540c910;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4d6f050_0 .net "a", 7 0, L_0x55d0c6055700;  1 drivers
v0x55d0c4d18dc0_0 .net "b", 7 0, L_0x55d0c60557a0;  1 drivers
v0x55d0c4d3aba0_0 .net "ca", 7 0, L_0x55d0c6055570;  1 drivers
v0x55d0c4d3ac60_0 .net "cin", 7 0, L_0x55d0c6055840;  1 drivers
v0x55d0c4d4b3f0_0 .net "sum", 7 0, L_0x55d0c6055430;  1 drivers
L_0x55d0c6052790 .part L_0x55d0c6055700, 0, 4;
L_0x55d0c6052830 .part L_0x55d0c60557a0, 0, 4;
L_0x55d0c60528d0 .part L_0x55d0c6055840, 0, 4;
L_0x55d0c6055120 .part L_0x55d0c6055700, 4, 4;
L_0x55d0c6055210 .part L_0x55d0c60557a0, 4, 4;
L_0x55d0c6055300 .part L_0x55d0c6055840, 4, 4;
L_0x55d0c6055430 .concat8 [ 4 4 0 0], L_0x55d0c6052580, L_0x55d0c6054f10;
L_0x55d0c6055570 .concat8 [ 4 4 0 0], L_0x55d0c6052620, L_0x55d0c6054fb0;
S_0x55d0c540ad30 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c540b110;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e2d3a0_0 .net "a", 3 0, L_0x55d0c6052790;  1 drivers
v0x55d0c4e1bf90_0 .net "b", 3 0, L_0x55d0c6052830;  1 drivers
v0x55d0c4e23da0_0 .net "ca", 3 0, L_0x55d0c6052620;  1 drivers
v0x55d0c4e23e60_0 .net "cin", 3 0, L_0x55d0c60528d0;  1 drivers
v0x55d0c4e13640_0 .net "sum", 3 0, L_0x55d0c6052580;  1 drivers
L_0x55d0c60504f0 .part L_0x55d0c6052790, 0, 1;
L_0x55d0c6050620 .part L_0x55d0c6052830, 0, 1;
L_0x55d0c6050750 .part L_0x55d0c60528d0, 0, 1;
L_0x55d0c6050db0 .part L_0x55d0c6052790, 1, 1;
L_0x55d0c6050ee0 .part L_0x55d0c6052830, 1, 1;
L_0x55d0c6051010 .part L_0x55d0c60528d0, 1, 1;
L_0x55d0c6051750 .part L_0x55d0c6052790, 2, 1;
L_0x55d0c6051880 .part L_0x55d0c6052830, 2, 1;
L_0x55d0c6051a00 .part L_0x55d0c60528d0, 2, 1;
L_0x55d0c6051fd0 .part L_0x55d0c6052790, 3, 1;
L_0x55d0c6052190 .part L_0x55d0c6052830, 3, 1;
L_0x55d0c6052350 .part L_0x55d0c60528d0, 3, 1;
L_0x55d0c6052580 .concat8 [ 1 1 1 1], L_0x55d0c604fc60, L_0x55d0c60508f0, L_0x55d0c60511f0, L_0x55d0c6051ba0;
L_0x55d0c6052620 .concat8 [ 1 1 1 1], L_0x55d0c60503e0, L_0x55d0c6050ca0, L_0x55d0c6051640, L_0x55d0c6051ec0;
S_0x55d0c54090f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c540ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c604df00 .functor XOR 1, L_0x55d0c60504f0, L_0x55d0c6050620, C4<0>, C4<0>;
L_0x55d0c604fc60 .functor XOR 1, L_0x55d0c604df00, L_0x55d0c6050750, C4<0>, C4<0>;
L_0x55d0c60500e0 .functor AND 1, L_0x55d0c60504f0, L_0x55d0c6050620, C4<1>, C4<1>;
L_0x55d0c60501a0 .functor AND 1, L_0x55d0c60504f0, L_0x55d0c6050750, C4<1>, C4<1>;
L_0x55d0c6050260 .functor AND 1, L_0x55d0c6050620, L_0x55d0c6050750, C4<1>, C4<1>;
L_0x55d0c60502d0 .functor OR 1, L_0x55d0c60500e0, L_0x55d0c60501a0, C4<0>, C4<0>;
L_0x55d0c60503e0 .functor OR 1, L_0x55d0c6050260, L_0x55d0c60502d0, C4<0>, C4<0>;
v0x55d0c4eb7da0_0 .net "a", 0 0, L_0x55d0c60504f0;  1 drivers
v0x55d0c4eb7e40_0 .net "b", 0 0, L_0x55d0c6050620;  1 drivers
v0x55d0c4ea6990_0 .net "ca", 0 0, L_0x55d0c60503e0;  1 drivers
v0x55d0c4ea6a30_0 .net "cin", 0 0, L_0x55d0c6050750;  1 drivers
v0x55d0c4eae7a0_0 .net "sum", 0 0, L_0x55d0c604fc60;  1 drivers
v0x55d0c4e9e040_0 .net "w1", 0 0, L_0x55d0c604df00;  1 drivers
v0x55d0c4e9e0e0_0 .net "w2", 0 0, L_0x55d0c60500e0;  1 drivers
v0x55d0c4ea5c00_0 .net "w3", 0 0, L_0x55d0c60501a0;  1 drivers
v0x55d0c4ea5ca0_0 .net "w4", 0 0, L_0x55d0c6050260;  1 drivers
v0x55d0c4e84c70_0 .net "w5", 0 0, L_0x55d0c60502d0;  1 drivers
S_0x55d0c5401c10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c540ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6050880 .functor XOR 1, L_0x55d0c6050db0, L_0x55d0c6050ee0, C4<0>, C4<0>;
L_0x55d0c60508f0 .functor XOR 1, L_0x55d0c6050880, L_0x55d0c6051010, C4<0>, C4<0>;
L_0x55d0c6050960 .functor AND 1, L_0x55d0c6050db0, L_0x55d0c6050ee0, C4<1>, C4<1>;
L_0x55d0c6050a20 .functor AND 1, L_0x55d0c6050db0, L_0x55d0c6051010, C4<1>, C4<1>;
L_0x55d0c6050ae0 .functor AND 1, L_0x55d0c6050ee0, L_0x55d0c6051010, C4<1>, C4<1>;
L_0x55d0c6050b50 .functor OR 1, L_0x55d0c6050960, L_0x55d0c6050a20, C4<0>, C4<0>;
L_0x55d0c6050ca0 .functor OR 1, L_0x55d0c6050ae0, L_0x55d0c6050b50, C4<0>, C4<0>;
v0x55d0c4e95310_0 .net "a", 0 0, L_0x55d0c6050db0;  1 drivers
v0x55d0c4e953d0_0 .net "b", 0 0, L_0x55d0c6050ee0;  1 drivers
v0x55d0c4e8ca80_0 .net "ca", 0 0, L_0x55d0c6050ca0;  1 drivers
v0x55d0c4e8cb40_0 .net "cin", 0 0, L_0x55d0c6051010;  1 drivers
v0x55d0c4e7c320_0 .net "sum", 0 0, L_0x55d0c60508f0;  1 drivers
v0x55d0c4e83ee0_0 .net "w1", 0 0, L_0x55d0c6050880;  1 drivers
v0x55d0c4e83fa0_0 .net "w2", 0 0, L_0x55d0c6050960;  1 drivers
v0x55d0c4e2e1a0_0 .net "w3", 0 0, L_0x55d0c6050a20;  1 drivers
v0x55d0c4e2e260_0 .net "w4", 0 0, L_0x55d0c6050ae0;  1 drivers
v0x55d0c4e4ff80_0 .net "w5", 0 0, L_0x55d0c6050b50;  1 drivers
S_0x55d0c5406c50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c540ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6051180 .functor XOR 1, L_0x55d0c6051750, L_0x55d0c6051880, C4<0>, C4<0>;
L_0x55d0c60511f0 .functor XOR 1, L_0x55d0c6051180, L_0x55d0c6051a00, C4<0>, C4<0>;
L_0x55d0c60512b0 .functor AND 1, L_0x55d0c6051750, L_0x55d0c6051880, C4<1>, C4<1>;
L_0x55d0c60513c0 .functor AND 1, L_0x55d0c6051750, L_0x55d0c6051a00, C4<1>, C4<1>;
L_0x55d0c6051480 .functor AND 1, L_0x55d0c6051880, L_0x55d0c6051a00, C4<1>, C4<1>;
L_0x55d0c60514f0 .functor OR 1, L_0x55d0c60512b0, L_0x55d0c60513c0, C4<0>, C4<0>;
L_0x55d0c6051640 .functor OR 1, L_0x55d0c6051480, L_0x55d0c60514f0, C4<0>, C4<0>;
v0x55d0c4e607d0_0 .net "a", 0 0, L_0x55d0c6051750;  1 drivers
v0x55d0c4e60870_0 .net "b", 0 0, L_0x55d0c6051880;  1 drivers
v0x55d0c4e685e0_0 .net "ca", 0 0, L_0x55d0c6051640;  1 drivers
v0x55d0c4e686a0_0 .net "cin", 0 0, L_0x55d0c6051a00;  1 drivers
v0x55d0c4e57e80_0 .net "sum", 0 0, L_0x55d0c60511f0;  1 drivers
v0x55d0c4e57f40_0 .net "w1", 0 0, L_0x55d0c6051180;  1 drivers
v0x55d0c4e5fa40_0 .net "w2", 0 0, L_0x55d0c60512b0;  1 drivers
v0x55d0c4e5fb00_0 .net "w3", 0 0, L_0x55d0c60513c0;  1 drivers
v0x55d0c4e3eab0_0 .net "w4", 0 0, L_0x55d0c6051480;  1 drivers
v0x55d0c4e3eb70_0 .net "w5", 0 0, L_0x55d0c60514f0;  1 drivers
S_0x55d0c5406870 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c540ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6051b30 .functor XOR 1, L_0x55d0c6051fd0, L_0x55d0c6052190, C4<0>, C4<0>;
L_0x55d0c6051ba0 .functor XOR 1, L_0x55d0c6051b30, L_0x55d0c6052350, C4<0>, C4<0>;
L_0x55d0c6051c10 .functor AND 1, L_0x55d0c6051fd0, L_0x55d0c6052190, C4<1>, C4<1>;
L_0x55d0c6051c80 .functor AND 1, L_0x55d0c6051fd0, L_0x55d0c6052350, C4<1>, C4<1>;
L_0x55d0c6051d40 .functor AND 1, L_0x55d0c6052190, L_0x55d0c6052350, C4<1>, C4<1>;
L_0x55d0c6051db0 .functor OR 1, L_0x55d0c6051c10, L_0x55d0c6051c80, C4<0>, C4<0>;
L_0x55d0c6051ec0 .functor OR 1, L_0x55d0c6051d40, L_0x55d0c6051db0, C4<0>, C4<0>;
v0x55d0c4e4f150_0 .net "a", 0 0, L_0x55d0c6051fd0;  1 drivers
v0x55d0c4e4f210_0 .net "b", 0 0, L_0x55d0c6052190;  1 drivers
v0x55d0c4e468c0_0 .net "ca", 0 0, L_0x55d0c6051ec0;  1 drivers
v0x55d0c4e46980_0 .net "cin", 0 0, L_0x55d0c6052350;  1 drivers
v0x55d0c4e36160_0 .net "sum", 0 0, L_0x55d0c6051ba0;  1 drivers
v0x55d0c4e36220_0 .net "w1", 0 0, L_0x55d0c6051b30;  1 drivers
v0x55d0c4e3dd20_0 .net "w2", 0 0, L_0x55d0c6051c10;  1 drivers
v0x55d0c4e3dde0_0 .net "w3", 0 0, L_0x55d0c6051c80;  1 drivers
v0x55d0c4e0b740_0 .net "w4", 0 0, L_0x55d0c6051d40;  1 drivers
v0x55d0c4e0b800_0 .net "w5", 0 0, L_0x55d0c6051db0;  1 drivers
S_0x55d0c54017f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c540b110;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d6fde0_0 .net "a", 3 0, L_0x55d0c6055120;  1 drivers
v0x55d0c4d80480_0 .net "b", 3 0, L_0x55d0c6055210;  1 drivers
v0x55d0c4d77bf0_0 .net "ca", 3 0, L_0x55d0c6054fb0;  1 drivers
v0x55d0c4d77cb0_0 .net "cin", 3 0, L_0x55d0c6055300;  1 drivers
v0x55d0c4d67490_0 .net "sum", 3 0, L_0x55d0c6054f10;  1 drivers
L_0x55d0c6052ed0 .part L_0x55d0c6055120, 0, 1;
L_0x55d0c6053000 .part L_0x55d0c6055210, 0, 1;
L_0x55d0c6053130 .part L_0x55d0c6055300, 0, 1;
L_0x55d0c6053740 .part L_0x55d0c6055120, 1, 1;
L_0x55d0c6053870 .part L_0x55d0c6055210, 1, 1;
L_0x55d0c60539a0 .part L_0x55d0c6055300, 1, 1;
L_0x55d0c60540e0 .part L_0x55d0c6055120, 2, 1;
L_0x55d0c6054210 .part L_0x55d0c6055210, 2, 1;
L_0x55d0c6054390 .part L_0x55d0c6055300, 2, 1;
L_0x55d0c6054960 .part L_0x55d0c6055120, 3, 1;
L_0x55d0c6054b20 .part L_0x55d0c6055210, 3, 1;
L_0x55d0c6054ce0 .part L_0x55d0c6055300, 3, 1;
L_0x55d0c6054f10 .concat8 [ 1 1 1 1], L_0x55d0c6052970, L_0x55d0c60532d0, L_0x55d0c6053b80, L_0x55d0c6054530;
L_0x55d0c6054fb0 .concat8 [ 1 1 1 1], L_0x55d0c6052dc0, L_0x55d0c6053630, L_0x55d0c6053fd0, L_0x55d0c6054850;
S_0x55d0c5405070 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54017f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6052510 .functor XOR 1, L_0x55d0c6052ed0, L_0x55d0c6053000, C4<0>, C4<0>;
L_0x55d0c6052970 .functor XOR 1, L_0x55d0c6052510, L_0x55d0c6053130, C4<0>, C4<0>;
L_0x55d0c6052a30 .functor AND 1, L_0x55d0c6052ed0, L_0x55d0c6053000, C4<1>, C4<1>;
L_0x55d0c6052b40 .functor AND 1, L_0x55d0c6052ed0, L_0x55d0c6053130, C4<1>, C4<1>;
L_0x55d0c6052c00 .functor AND 1, L_0x55d0c6053000, L_0x55d0c6053130, C4<1>, C4<1>;
L_0x55d0c6052c70 .functor OR 1, L_0x55d0c6052a30, L_0x55d0c6052b40, C4<0>, C4<0>;
L_0x55d0c6052dc0 .functor OR 1, L_0x55d0c6052c00, L_0x55d0c6052c70, C4<0>, C4<0>;
v0x55d0c4e1b200_0 .net "a", 0 0, L_0x55d0c6052ed0;  1 drivers
v0x55d0c4e1b2a0_0 .net "b", 0 0, L_0x55d0c6053000;  1 drivers
v0x55d0c4dfa270_0 .net "ca", 0 0, L_0x55d0c6052dc0;  1 drivers
v0x55d0c4dfa310_0 .net "cin", 0 0, L_0x55d0c6053130;  1 drivers
v0x55d0c4e0a910_0 .net "sum", 0 0, L_0x55d0c6052970;  1 drivers
v0x55d0c4e02080_0 .net "w1", 0 0, L_0x55d0c6052510;  1 drivers
v0x55d0c4e02140_0 .net "w2", 0 0, L_0x55d0c6052a30;  1 drivers
v0x55d0c4df1920_0 .net "w3", 0 0, L_0x55d0c6052b40;  1 drivers
v0x55d0c4df19e0_0 .net "w4", 0 0, L_0x55d0c6052c00;  1 drivers
v0x55d0c4df94e0_0 .net "w5", 0 0, L_0x55d0c6052c70;  1 drivers
S_0x55d0c5404c90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54017f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6053260 .functor XOR 1, L_0x55d0c6053740, L_0x55d0c6053870, C4<0>, C4<0>;
L_0x55d0c60532d0 .functor XOR 1, L_0x55d0c6053260, L_0x55d0c60539a0, C4<0>, C4<0>;
L_0x55d0c6053340 .functor AND 1, L_0x55d0c6053740, L_0x55d0c6053870, C4<1>, C4<1>;
L_0x55d0c60533b0 .functor AND 1, L_0x55d0c6053740, L_0x55d0c60539a0, C4<1>, C4<1>;
L_0x55d0c6053470 .functor AND 1, L_0x55d0c6053870, L_0x55d0c60539a0, C4<1>, C4<1>;
L_0x55d0c60534e0 .functor OR 1, L_0x55d0c6053340, L_0x55d0c60533b0, C4<0>, C4<0>;
L_0x55d0c6053630 .functor OR 1, L_0x55d0c6053470, L_0x55d0c60534e0, C4<0>, C4<0>;
v0x55d0c4da3d10_0 .net "a", 0 0, L_0x55d0c6053740;  1 drivers
v0x55d0c4da3dd0_0 .net "b", 0 0, L_0x55d0c6053870;  1 drivers
v0x55d0c4dc5af0_0 .net "ca", 0 0, L_0x55d0c6053630;  1 drivers
v0x55d0c4dd6340_0 .net "cin", 0 0, L_0x55d0c60539a0;  1 drivers
v0x55d0c4dd6400_0 .net "sum", 0 0, L_0x55d0c60532d0;  1 drivers
v0x55d0c4dde150_0 .net "w1", 0 0, L_0x55d0c6053260;  1 drivers
v0x55d0c4dde210_0 .net "w2", 0 0, L_0x55d0c6053340;  1 drivers
v0x55d0c4dcd9f0_0 .net "w3", 0 0, L_0x55d0c60533b0;  1 drivers
v0x55d0c4dcdab0_0 .net "w4", 0 0, L_0x55d0c6053470;  1 drivers
v0x55d0c4dd55b0_0 .net "w5", 0 0, L_0x55d0c60534e0;  1 drivers
S_0x55d0c5403490 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54017f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6053b10 .functor XOR 1, L_0x55d0c60540e0, L_0x55d0c6054210, C4<0>, C4<0>;
L_0x55d0c6053b80 .functor XOR 1, L_0x55d0c6053b10, L_0x55d0c6054390, C4<0>, C4<0>;
L_0x55d0c6053c40 .functor AND 1, L_0x55d0c60540e0, L_0x55d0c6054210, C4<1>, C4<1>;
L_0x55d0c6053d50 .functor AND 1, L_0x55d0c60540e0, L_0x55d0c6054390, C4<1>, C4<1>;
L_0x55d0c6053e10 .functor AND 1, L_0x55d0c6054210, L_0x55d0c6054390, C4<1>, C4<1>;
L_0x55d0c6053e80 .functor OR 1, L_0x55d0c6053c40, L_0x55d0c6053d50, C4<0>, C4<0>;
L_0x55d0c6053fd0 .functor OR 1, L_0x55d0c6053e10, L_0x55d0c6053e80, C4<0>, C4<0>;
v0x55d0c4db4620_0 .net "a", 0 0, L_0x55d0c60540e0;  1 drivers
v0x55d0c4db46c0_0 .net "b", 0 0, L_0x55d0c6054210;  1 drivers
v0x55d0c4dc4cc0_0 .net "ca", 0 0, L_0x55d0c6053fd0;  1 drivers
v0x55d0c4dc4d80_0 .net "cin", 0 0, L_0x55d0c6054390;  1 drivers
v0x55d0c4dbc430_0 .net "sum", 0 0, L_0x55d0c6053b80;  1 drivers
v0x55d0c4dbc4f0_0 .net "w1", 0 0, L_0x55d0c6053b10;  1 drivers
v0x55d0c4dabcd0_0 .net "w2", 0 0, L_0x55d0c6053c40;  1 drivers
v0x55d0c4dabd90_0 .net "w3", 0 0, L_0x55d0c6053d50;  1 drivers
v0x55d0c4db3890_0 .net "w4", 0 0, L_0x55d0c6053e10;  1 drivers
v0x55d0c4db3950_0 .net "w5", 0 0, L_0x55d0c6053e80;  1 drivers
S_0x55d0c54030b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54017f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60544c0 .functor XOR 1, L_0x55d0c6054960, L_0x55d0c6054b20, C4<0>, C4<0>;
L_0x55d0c6054530 .functor XOR 1, L_0x55d0c60544c0, L_0x55d0c6054ce0, C4<0>, C4<0>;
L_0x55d0c60545a0 .functor AND 1, L_0x55d0c6054960, L_0x55d0c6054b20, C4<1>, C4<1>;
L_0x55d0c6054610 .functor AND 1, L_0x55d0c6054960, L_0x55d0c6054ce0, C4<1>, C4<1>;
L_0x55d0c60546d0 .functor AND 1, L_0x55d0c6054b20, L_0x55d0c6054ce0, C4<1>, C4<1>;
L_0x55d0c6054740 .functor OR 1, L_0x55d0c60545a0, L_0x55d0c6054610, C4<0>, C4<0>;
L_0x55d0c6054850 .functor OR 1, L_0x55d0c60546d0, L_0x55d0c6054740, C4<0>, C4<0>;
v0x55d0c4d812b0_0 .net "a", 0 0, L_0x55d0c6054960;  1 drivers
v0x55d0c4d81370_0 .net "b", 0 0, L_0x55d0c6054b20;  1 drivers
v0x55d0c4da2f10_0 .net "ca", 0 0, L_0x55d0c6054850;  1 drivers
v0x55d0c4da2fd0_0 .net "cin", 0 0, L_0x55d0c6054ce0;  1 drivers
v0x55d0c4d91b00_0 .net "sum", 0 0, L_0x55d0c6054530;  1 drivers
v0x55d0c4d91bc0_0 .net "w1", 0 0, L_0x55d0c60544c0;  1 drivers
v0x55d0c4d99910_0 .net "w2", 0 0, L_0x55d0c60545a0;  1 drivers
v0x55d0c4d999d0_0 .net "w3", 0 0, L_0x55d0c6054610;  1 drivers
v0x55d0c4d891b0_0 .net "w4", 0 0, L_0x55d0c60546d0;  1 drivers
v0x55d0c4d90d70_0 .net "w5", 0 0, L_0x55d0c6054740;  1 drivers
S_0x55d0c5401470 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c540c910;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4be8f50_0 .net "a", 7 0, L_0x55d0c605afc0;  1 drivers
v0x55d0c4bf0b10_0 .net "b", 7 0, L_0x55d0c605b0b0;  1 drivers
v0x55d0c4bcfb80_0 .net "ca", 7 0, L_0x55d0c605ae30;  1 drivers
v0x55d0c4bcfc40_0 .net "cin", 7 0, L_0x55d0c605b1a0;  1 drivers
v0x55d0c4be0220_0 .net "sum", 7 0, L_0x55d0c605acf0;  1 drivers
L_0x55d0c6058050 .part L_0x55d0c605afc0, 0, 4;
L_0x55d0c60580f0 .part L_0x55d0c605b0b0, 0, 4;
L_0x55d0c6058190 .part L_0x55d0c605b1a0, 0, 4;
L_0x55d0c605a9e0 .part L_0x55d0c605afc0, 4, 4;
L_0x55d0c605aad0 .part L_0x55d0c605b0b0, 4, 4;
L_0x55d0c605abc0 .part L_0x55d0c605b1a0, 4, 4;
L_0x55d0c605acf0 .concat8 [ 4 4 0 0], L_0x55d0c6057e40, L_0x55d0c605a7d0;
L_0x55d0c605ae30 .concat8 [ 4 4 0 0], L_0x55d0c6057ee0, L_0x55d0c605a870;
S_0x55d0c53ff4b0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5401470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4cbfd20_0 .net "a", 3 0, L_0x55d0c6058050;  1 drivers
v0x55d0c4c9ed90_0 .net "b", 3 0, L_0x55d0c60580f0;  1 drivers
v0x55d0c4caf430_0 .net "ca", 3 0, L_0x55d0c6057ee0;  1 drivers
v0x55d0c4caf4f0_0 .net "cin", 3 0, L_0x55d0c6058190;  1 drivers
v0x55d0c4ca6ba0_0 .net "sum", 3 0, L_0x55d0c6057e40;  1 drivers
L_0x55d0c6055e00 .part L_0x55d0c6058050, 0, 1;
L_0x55d0c6055f30 .part L_0x55d0c60580f0, 0, 1;
L_0x55d0c6056060 .part L_0x55d0c6058190, 0, 1;
L_0x55d0c6056670 .part L_0x55d0c6058050, 1, 1;
L_0x55d0c60567a0 .part L_0x55d0c60580f0, 1, 1;
L_0x55d0c60568d0 .part L_0x55d0c6058190, 1, 1;
L_0x55d0c6057010 .part L_0x55d0c6058050, 2, 1;
L_0x55d0c6057140 .part L_0x55d0c60580f0, 2, 1;
L_0x55d0c60572c0 .part L_0x55d0c6058190, 2, 1;
L_0x55d0c6057890 .part L_0x55d0c6058050, 3, 1;
L_0x55d0c6057a50 .part L_0x55d0c60580f0, 3, 1;
L_0x55d0c6057c10 .part L_0x55d0c6058190, 3, 1;
L_0x55d0c6057e40 .concat8 [ 1 1 1 1], L_0x55d0c60558e0, L_0x55d0c6056200, L_0x55d0c6056ab0, L_0x55d0c6057460;
L_0x55d0c6057ee0 .concat8 [ 1 1 1 1], L_0x55d0c6055cf0, L_0x55d0c6056560, L_0x55d0c6056f00, L_0x55d0c6057780;
S_0x55d0c53f9130 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53ff4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6054ea0 .functor XOR 1, L_0x55d0c6055e00, L_0x55d0c6055f30, C4<0>, C4<0>;
L_0x55d0c60558e0 .functor XOR 1, L_0x55d0c6054ea0, L_0x55d0c6056060, C4<0>, C4<0>;
L_0x55d0c60559a0 .functor AND 1, L_0x55d0c6055e00, L_0x55d0c6055f30, C4<1>, C4<1>;
L_0x55d0c6055ab0 .functor AND 1, L_0x55d0c6055e00, L_0x55d0c6056060, C4<1>, C4<1>;
L_0x55d0c6055b70 .functor AND 1, L_0x55d0c6055f30, L_0x55d0c6056060, C4<1>, C4<1>;
L_0x55d0c6055be0 .functor OR 1, L_0x55d0c60559a0, L_0x55d0c6055ab0, C4<0>, C4<0>;
L_0x55d0c6055cf0 .functor OR 1, L_0x55d0c6055b70, L_0x55d0c6055be0, C4<0>, C4<0>;
v0x55d0c4d53200_0 .net "a", 0 0, L_0x55d0c6055e00;  1 drivers
v0x55d0c4d532a0_0 .net "b", 0 0, L_0x55d0c6055f30;  1 drivers
v0x55d0c4d42aa0_0 .net "ca", 0 0, L_0x55d0c6055cf0;  1 drivers
v0x55d0c4d42b40_0 .net "cin", 0 0, L_0x55d0c6056060;  1 drivers
v0x55d0c4d4a660_0 .net "sum", 0 0, L_0x55d0c60558e0;  1 drivers
v0x55d0c4d296d0_0 .net "w1", 0 0, L_0x55d0c6054ea0;  1 drivers
v0x55d0c4d29790_0 .net "w2", 0 0, L_0x55d0c60559a0;  1 drivers
v0x55d0c4d39d70_0 .net "w3", 0 0, L_0x55d0c6055ab0;  1 drivers
v0x55d0c4d39e30_0 .net "w4", 0 0, L_0x55d0c6055b70;  1 drivers
v0x55d0c4d314e0_0 .net "w5", 0 0, L_0x55d0c6055be0;  1 drivers
S_0x55d0c53fe170 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53ff4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6056190 .functor XOR 1, L_0x55d0c6056670, L_0x55d0c60567a0, C4<0>, C4<0>;
L_0x55d0c6056200 .functor XOR 1, L_0x55d0c6056190, L_0x55d0c60568d0, C4<0>, C4<0>;
L_0x55d0c6056270 .functor AND 1, L_0x55d0c6056670, L_0x55d0c60567a0, C4<1>, C4<1>;
L_0x55d0c60562e0 .functor AND 1, L_0x55d0c6056670, L_0x55d0c60568d0, C4<1>, C4<1>;
L_0x55d0c60563a0 .functor AND 1, L_0x55d0c60567a0, L_0x55d0c60568d0, C4<1>, C4<1>;
L_0x55d0c6056410 .functor OR 1, L_0x55d0c6056270, L_0x55d0c60562e0, C4<0>, C4<0>;
L_0x55d0c6056560 .functor OR 1, L_0x55d0c60563a0, L_0x55d0c6056410, C4<0>, C4<0>;
v0x55d0c4d20d80_0 .net "a", 0 0, L_0x55d0c6056670;  1 drivers
v0x55d0c4d20e40_0 .net "b", 0 0, L_0x55d0c60567a0;  1 drivers
v0x55d0c4d28940_0 .net "ca", 0 0, L_0x55d0c6056560;  1 drivers
v0x55d0c4cf6360_0 .net "cin", 0 0, L_0x55d0c60568d0;  1 drivers
v0x55d0c4cf6420_0 .net "sum", 0 0, L_0x55d0c6056200;  1 drivers
v0x55d0c4d17fc0_0 .net "w1", 0 0, L_0x55d0c6056190;  1 drivers
v0x55d0c4d18080_0 .net "w2", 0 0, L_0x55d0c6056270;  1 drivers
v0x55d0c4d06bb0_0 .net "w3", 0 0, L_0x55d0c60562e0;  1 drivers
v0x55d0c4d06c70_0 .net "w4", 0 0, L_0x55d0c60563a0;  1 drivers
v0x55d0c4d0e9c0_0 .net "w5", 0 0, L_0x55d0c6056410;  1 drivers
S_0x55d0c53fdd90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53ff4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6056a40 .functor XOR 1, L_0x55d0c6057010, L_0x55d0c6057140, C4<0>, C4<0>;
L_0x55d0c6056ab0 .functor XOR 1, L_0x55d0c6056a40, L_0x55d0c60572c0, C4<0>, C4<0>;
L_0x55d0c6056b70 .functor AND 1, L_0x55d0c6057010, L_0x55d0c6057140, C4<1>, C4<1>;
L_0x55d0c6056c80 .functor AND 1, L_0x55d0c6057010, L_0x55d0c60572c0, C4<1>, C4<1>;
L_0x55d0c6056d40 .functor AND 1, L_0x55d0c6057140, L_0x55d0c60572c0, C4<1>, C4<1>;
L_0x55d0c6056db0 .functor OR 1, L_0x55d0c6056b70, L_0x55d0c6056c80, C4<0>, C4<0>;
L_0x55d0c6056f00 .functor OR 1, L_0x55d0c6056d40, L_0x55d0c6056db0, C4<0>, C4<0>;
v0x55d0c4cfe260_0 .net "a", 0 0, L_0x55d0c6057010;  1 drivers
v0x55d0c4cfe300_0 .net "b", 0 0, L_0x55d0c6057140;  1 drivers
v0x55d0c4d05e20_0 .net "ca", 0 0, L_0x55d0c6056f00;  1 drivers
v0x55d0c4d05ec0_0 .net "cin", 0 0, L_0x55d0c60572c0;  1 drivers
v0x55d0c4ce4e90_0 .net "sum", 0 0, L_0x55d0c6056ab0;  1 drivers
v0x55d0c4cf5530_0 .net "w1", 0 0, L_0x55d0c6056a40;  1 drivers
v0x55d0c4cf55f0_0 .net "w2", 0 0, L_0x55d0c6056b70;  1 drivers
v0x55d0c4cecca0_0 .net "w3", 0 0, L_0x55d0c6056c80;  1 drivers
v0x55d0c4cecd60_0 .net "w4", 0 0, L_0x55d0c6056d40;  1 drivers
v0x55d0c4cdc5f0_0 .net "w5", 0 0, L_0x55d0c6056db0;  1 drivers
S_0x55d0c53f8d10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53ff4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60573f0 .functor XOR 1, L_0x55d0c6057890, L_0x55d0c6057a50, C4<0>, C4<0>;
L_0x55d0c6057460 .functor XOR 1, L_0x55d0c60573f0, L_0x55d0c6057c10, C4<0>, C4<0>;
L_0x55d0c60574d0 .functor AND 1, L_0x55d0c6057890, L_0x55d0c6057a50, C4<1>, C4<1>;
L_0x55d0c6057540 .functor AND 1, L_0x55d0c6057890, L_0x55d0c6057c10, C4<1>, C4<1>;
L_0x55d0c6057600 .functor AND 1, L_0x55d0c6057a50, L_0x55d0c6057c10, C4<1>, C4<1>;
L_0x55d0c6057670 .functor OR 1, L_0x55d0c60574d0, L_0x55d0c6057540, C4<0>, C4<0>;
L_0x55d0c6057780 .functor OR 1, L_0x55d0c6057600, L_0x55d0c6057670, C4<0>, C4<0>;
v0x55d0c4ce4100_0 .net "a", 0 0, L_0x55d0c6057890;  1 drivers
v0x55d0c4ce41c0_0 .net "b", 0 0, L_0x55d0c6057a50;  1 drivers
v0x55d0c4c8e480_0 .net "ca", 0 0, L_0x55d0c6057780;  1 drivers
v0x55d0c4c8e550_0 .net "cin", 0 0, L_0x55d0c6057c10;  1 drivers
v0x55d0c4cb0260_0 .net "sum", 0 0, L_0x55d0c6057460;  1 drivers
v0x55d0c4cc0ab0_0 .net "w1", 0 0, L_0x55d0c60573f0;  1 drivers
v0x55d0c4cc0b70_0 .net "w2", 0 0, L_0x55d0c60574d0;  1 drivers
v0x55d0c4cc88c0_0 .net "w3", 0 0, L_0x55d0c6057540;  1 drivers
v0x55d0c4cc8980_0 .net "w4", 0 0, L_0x55d0c6057600;  1 drivers
v0x55d0c4cb8210_0 .net "w5", 0 0, L_0x55d0c6057670;  1 drivers
S_0x55d0c53fc590 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5401470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4be1050_0 .net "a", 3 0, L_0x55d0c605a9e0;  1 drivers
v0x55d0c4c02cb0_0 .net "b", 3 0, L_0x55d0c605aad0;  1 drivers
v0x55d0c4bf18a0_0 .net "ca", 3 0, L_0x55d0c605a870;  1 drivers
v0x55d0c4bf1960_0 .net "cin", 3 0, L_0x55d0c605abc0;  1 drivers
v0x55d0c4bf96b0_0 .net "sum", 3 0, L_0x55d0c605a7d0;  1 drivers
L_0x55d0c6058790 .part L_0x55d0c605a9e0, 0, 1;
L_0x55d0c60588c0 .part L_0x55d0c605aad0, 0, 1;
L_0x55d0c60589f0 .part L_0x55d0c605abc0, 0, 1;
L_0x55d0c6059000 .part L_0x55d0c605a9e0, 1, 1;
L_0x55d0c6059130 .part L_0x55d0c605aad0, 1, 1;
L_0x55d0c6059260 .part L_0x55d0c605abc0, 1, 1;
L_0x55d0c60599a0 .part L_0x55d0c605a9e0, 2, 1;
L_0x55d0c6059ad0 .part L_0x55d0c605aad0, 2, 1;
L_0x55d0c6059c50 .part L_0x55d0c605abc0, 2, 1;
L_0x55d0c605a220 .part L_0x55d0c605a9e0, 3, 1;
L_0x55d0c605a3e0 .part L_0x55d0c605aad0, 3, 1;
L_0x55d0c605a5a0 .part L_0x55d0c605abc0, 3, 1;
L_0x55d0c605a7d0 .concat8 [ 1 1 1 1], L_0x55d0c6058230, L_0x55d0c6058b90, L_0x55d0c6059440, L_0x55d0c6059df0;
L_0x55d0c605a870 .concat8 [ 1 1 1 1], L_0x55d0c6058680, L_0x55d0c6058ef0, L_0x55d0c6059890, L_0x55d0c605a110;
S_0x55d0c53fc1b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53fc590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6057dd0 .functor XOR 1, L_0x55d0c6058790, L_0x55d0c60588c0, C4<0>, C4<0>;
L_0x55d0c6058230 .functor XOR 1, L_0x55d0c6057dd0, L_0x55d0c60589f0, C4<0>, C4<0>;
L_0x55d0c60582f0 .functor AND 1, L_0x55d0c6058790, L_0x55d0c60588c0, C4<1>, C4<1>;
L_0x55d0c6058400 .functor AND 1, L_0x55d0c6058790, L_0x55d0c60589f0, C4<1>, C4<1>;
L_0x55d0c60584c0 .functor AND 1, L_0x55d0c60588c0, L_0x55d0c60589f0, C4<1>, C4<1>;
L_0x55d0c6058530 .functor OR 1, L_0x55d0c60582f0, L_0x55d0c6058400, C4<0>, C4<0>;
L_0x55d0c6058680 .functor OR 1, L_0x55d0c60584c0, L_0x55d0c6058530, C4<0>, C4<0>;
v0x55d0c4c96440_0 .net "a", 0 0, L_0x55d0c6058790;  1 drivers
v0x55d0c4c964e0_0 .net "b", 0 0, L_0x55d0c60588c0;  1 drivers
v0x55d0c4c9e000_0 .net "ca", 0 0, L_0x55d0c6058680;  1 drivers
v0x55d0c4c9e0a0_0 .net "cin", 0 0, L_0x55d0c60589f0;  1 drivers
v0x55d0c4c6ba20_0 .net "sum", 0 0, L_0x55d0c6058230;  1 drivers
v0x55d0c4c8d680_0 .net "w1", 0 0, L_0x55d0c6057dd0;  1 drivers
v0x55d0c4c8d740_0 .net "w2", 0 0, L_0x55d0c60582f0;  1 drivers
v0x55d0c4c7c270_0 .net "w3", 0 0, L_0x55d0c6058400;  1 drivers
v0x55d0c4c7c330_0 .net "w4", 0 0, L_0x55d0c60584c0;  1 drivers
v0x55d0c4c84080_0 .net "w5", 0 0, L_0x55d0c6058530;  1 drivers
S_0x55d0c53fa9b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53fc590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6058b20 .functor XOR 1, L_0x55d0c6059000, L_0x55d0c6059130, C4<0>, C4<0>;
L_0x55d0c6058b90 .functor XOR 1, L_0x55d0c6058b20, L_0x55d0c6059260, C4<0>, C4<0>;
L_0x55d0c6058c00 .functor AND 1, L_0x55d0c6059000, L_0x55d0c6059130, C4<1>, C4<1>;
L_0x55d0c6058c70 .functor AND 1, L_0x55d0c6059000, L_0x55d0c6059260, C4<1>, C4<1>;
L_0x55d0c6058d30 .functor AND 1, L_0x55d0c6059130, L_0x55d0c6059260, C4<1>, C4<1>;
L_0x55d0c6058da0 .functor OR 1, L_0x55d0c6058c00, L_0x55d0c6058c70, C4<0>, C4<0>;
L_0x55d0c6058ef0 .functor OR 1, L_0x55d0c6058d30, L_0x55d0c6058da0, C4<0>, C4<0>;
v0x55d0c4c73920_0 .net "a", 0 0, L_0x55d0c6059000;  1 drivers
v0x55d0c4c739e0_0 .net "b", 0 0, L_0x55d0c6059130;  1 drivers
v0x55d0c4c7b4e0_0 .net "ca", 0 0, L_0x55d0c6058ef0;  1 drivers
v0x55d0c4c5a550_0 .net "cin", 0 0, L_0x55d0c6059260;  1 drivers
v0x55d0c4c5a610_0 .net "sum", 0 0, L_0x55d0c6058b90;  1 drivers
v0x55d0c4c6abf0_0 .net "w1", 0 0, L_0x55d0c6058b20;  1 drivers
v0x55d0c4c6acb0_0 .net "w2", 0 0, L_0x55d0c6058c00;  1 drivers
v0x55d0c4c62360_0 .net "w3", 0 0, L_0x55d0c6058c70;  1 drivers
v0x55d0c4c62420_0 .net "w4", 0 0, L_0x55d0c6058d30;  1 drivers
v0x55d0c4c51cb0_0 .net "w5", 0 0, L_0x55d0c6058da0;  1 drivers
S_0x55d0c53fa5d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53fc590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60593d0 .functor XOR 1, L_0x55d0c60599a0, L_0x55d0c6059ad0, C4<0>, C4<0>;
L_0x55d0c6059440 .functor XOR 1, L_0x55d0c60593d0, L_0x55d0c6059c50, C4<0>, C4<0>;
L_0x55d0c6059500 .functor AND 1, L_0x55d0c60599a0, L_0x55d0c6059ad0, C4<1>, C4<1>;
L_0x55d0c6059610 .functor AND 1, L_0x55d0c60599a0, L_0x55d0c6059c50, C4<1>, C4<1>;
L_0x55d0c60596d0 .functor AND 1, L_0x55d0c6059ad0, L_0x55d0c6059c50, C4<1>, C4<1>;
L_0x55d0c6059740 .functor OR 1, L_0x55d0c6059500, L_0x55d0c6059610, C4<0>, C4<0>;
L_0x55d0c6059890 .functor OR 1, L_0x55d0c60596d0, L_0x55d0c6059740, C4<0>, C4<0>;
v0x55d0c4c597c0_0 .net "a", 0 0, L_0x55d0c60599a0;  1 drivers
v0x55d0c4c59860_0 .net "b", 0 0, L_0x55d0c6059ad0;  1 drivers
v0x55d0c4c03ab0_0 .net "ca", 0 0, L_0x55d0c6059890;  1 drivers
v0x55d0c4c25890_0 .net "cin", 0 0, L_0x55d0c6059c50;  1 drivers
v0x55d0c4c25950_0 .net "sum", 0 0, L_0x55d0c6059440;  1 drivers
v0x55d0c4c360e0_0 .net "w1", 0 0, L_0x55d0c60593d0;  1 drivers
v0x55d0c4c361a0_0 .net "w2", 0 0, L_0x55d0c6059500;  1 drivers
v0x55d0c4c3def0_0 .net "w3", 0 0, L_0x55d0c6059610;  1 drivers
v0x55d0c4c3dfb0_0 .net "w4", 0 0, L_0x55d0c60596d0;  1 drivers
v0x55d0c4c2d840_0 .net "w5", 0 0, L_0x55d0c6059740;  1 drivers
S_0x55d0c53f8990 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53fc590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6059d80 .functor XOR 1, L_0x55d0c605a220, L_0x55d0c605a3e0, C4<0>, C4<0>;
L_0x55d0c6059df0 .functor XOR 1, L_0x55d0c6059d80, L_0x55d0c605a5a0, C4<0>, C4<0>;
L_0x55d0c6059e60 .functor AND 1, L_0x55d0c605a220, L_0x55d0c605a3e0, C4<1>, C4<1>;
L_0x55d0c6059ed0 .functor AND 1, L_0x55d0c605a220, L_0x55d0c605a5a0, C4<1>, C4<1>;
L_0x55d0c6059f90 .functor AND 1, L_0x55d0c605a3e0, L_0x55d0c605a5a0, C4<1>, C4<1>;
L_0x55d0c605a000 .functor OR 1, L_0x55d0c6059e60, L_0x55d0c6059ed0, C4<0>, C4<0>;
L_0x55d0c605a110 .functor OR 1, L_0x55d0c6059f90, L_0x55d0c605a000, C4<0>, C4<0>;
v0x55d0c4c35350_0 .net "a", 0 0, L_0x55d0c605a220;  1 drivers
v0x55d0c4c35410_0 .net "b", 0 0, L_0x55d0c605a3e0;  1 drivers
v0x55d0c4c143c0_0 .net "ca", 0 0, L_0x55d0c605a110;  1 drivers
v0x55d0c4c14460_0 .net "cin", 0 0, L_0x55d0c605a5a0;  1 drivers
v0x55d0c4c24a60_0 .net "sum", 0 0, L_0x55d0c6059df0;  1 drivers
v0x55d0c4c24b20_0 .net "w1", 0 0, L_0x55d0c6059d80;  1 drivers
v0x55d0c4c1c1d0_0 .net "w2", 0 0, L_0x55d0c6059e60;  1 drivers
v0x55d0c4c1c290_0 .net "w3", 0 0, L_0x55d0c6059ed0;  1 drivers
v0x55d0c4c0ba70_0 .net "w4", 0 0, L_0x55d0c6059f90;  1 drivers
v0x55d0c4c13630_0 .net "w5", 0 0, L_0x55d0c605a000;  1 drivers
S_0x55d0c53f14b0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c540ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c55dbc70_0 .net "a", 15 0, L_0x55d0c6066c30;  1 drivers
v0x55d0c55e3830_0 .net "b", 15 0, L_0x55d0c6066d20;  1 drivers
v0x55d0c55b1250_0 .net "ca", 15 0, L_0x55d0c6066aa0;  1 drivers
v0x55d0c55b1310_0 .net "cin", 15 0, L_0x55d0c6066e10;  1 drivers
v0x55d0c55d2eb0_0 .net "sum", 15 0, L_0x55d0c6066960;  1 drivers
L_0x55d0c6060dd0 .part L_0x55d0c6066c30, 0, 8;
L_0x55d0c6060e70 .part L_0x55d0c6066d20, 0, 8;
L_0x55d0c6060f10 .part L_0x55d0c6066e10, 0, 8;
L_0x55d0c6066690 .part L_0x55d0c6066c30, 8, 8;
L_0x55d0c6066780 .part L_0x55d0c6066d20, 8, 8;
L_0x55d0c6066870 .part L_0x55d0c6066e10, 8, 8;
L_0x55d0c6066960 .concat8 [ 8 8 0 0], L_0x55d0c6060b00, L_0x55d0c60663c0;
L_0x55d0c6066aa0 .concat8 [ 8 8 0 0], L_0x55d0c6060c40, L_0x55d0c6066500;
S_0x55d0c53f64f0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c53f14b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c57828f0_0 .net "a", 7 0, L_0x55d0c6060dd0;  1 drivers
v0x55d0c57714e0_0 .net "b", 7 0, L_0x55d0c6060e70;  1 drivers
v0x55d0c57792f0_0 .net "ca", 7 0, L_0x55d0c6060c40;  1 drivers
v0x55d0c57793b0_0 .net "cin", 7 0, L_0x55d0c6060f10;  1 drivers
v0x55d0c5768b90_0 .net "sum", 7 0, L_0x55d0c6060b00;  1 drivers
L_0x55d0c605de60 .part L_0x55d0c6060dd0, 0, 4;
L_0x55d0c605df00 .part L_0x55d0c6060e70, 0, 4;
L_0x55d0c605dfa0 .part L_0x55d0c6060f10, 0, 4;
L_0x55d0c60607f0 .part L_0x55d0c6060dd0, 4, 4;
L_0x55d0c60608e0 .part L_0x55d0c6060e70, 4, 4;
L_0x55d0c60609d0 .part L_0x55d0c6060f10, 4, 4;
L_0x55d0c6060b00 .concat8 [ 4 4 0 0], L_0x55d0c605dc50, L_0x55d0c60605e0;
L_0x55d0c6060c40 .concat8 [ 4 4 0 0], L_0x55d0c605dcf0, L_0x55d0c6060680;
S_0x55d0c53f6110 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c53f64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5840040_0 .net "a", 3 0, L_0x55d0c605de60;  1 drivers
v0x55d0c5847e50_0 .net "b", 3 0, L_0x55d0c605df00;  1 drivers
v0x55d0c58376f0_0 .net "ca", 3 0, L_0x55d0c605dcf0;  1 drivers
v0x55d0c58377b0_0 .net "cin", 3 0, L_0x55d0c605dfa0;  1 drivers
v0x55d0c583f2b0_0 .net "sum", 3 0, L_0x55d0c605dc50;  1 drivers
L_0x55d0c605bc60 .part L_0x55d0c605de60, 0, 1;
L_0x55d0c605bd90 .part L_0x55d0c605df00, 0, 1;
L_0x55d0c605bec0 .part L_0x55d0c605dfa0, 0, 1;
L_0x55d0c605c430 .part L_0x55d0c605de60, 1, 1;
L_0x55d0c605c560 .part L_0x55d0c605df00, 1, 1;
L_0x55d0c605c690 .part L_0x55d0c605dfa0, 1, 1;
L_0x55d0c605ce20 .part L_0x55d0c605de60, 2, 1;
L_0x55d0c605cf50 .part L_0x55d0c605df00, 2, 1;
L_0x55d0c605d0d0 .part L_0x55d0c605dfa0, 2, 1;
L_0x55d0c605d6a0 .part L_0x55d0c605de60, 3, 1;
L_0x55d0c605d860 .part L_0x55d0c605df00, 3, 1;
L_0x55d0c605da20 .part L_0x55d0c605dfa0, 3, 1;
L_0x55d0c605dc50 .concat8 [ 1 1 1 1], L_0x55d0c605b740, L_0x55d0c605c060, L_0x55d0c605c8c0, L_0x55d0c605d270;
L_0x55d0c605dcf0 .concat8 [ 1 1 1 1], L_0x55d0c605bb50, L_0x55d0c605c320, L_0x55d0c605cd10, L_0x55d0c605d590;
S_0x55d0c53f1090 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53f6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c605a760 .functor XOR 1, L_0x55d0c605bc60, L_0x55d0c605bd90, C4<0>, C4<0>;
L_0x55d0c605b740 .functor XOR 1, L_0x55d0c605a760, L_0x55d0c605bec0, C4<0>, C4<0>;
L_0x55d0c605b800 .functor AND 1, L_0x55d0c605bc60, L_0x55d0c605bd90, C4<1>, C4<1>;
L_0x55d0c605b910 .functor AND 1, L_0x55d0c605bc60, L_0x55d0c605bec0, C4<1>, C4<1>;
L_0x55d0c605b9d0 .functor AND 1, L_0x55d0c605bd90, L_0x55d0c605bec0, C4<1>, C4<1>;
L_0x55d0c605ba40 .functor OR 1, L_0x55d0c605b800, L_0x55d0c605b910, C4<0>, C4<0>;
L_0x55d0c605bb50 .functor OR 1, L_0x55d0c605b9d0, L_0x55d0c605ba40, C4<0>, C4<0>;
v0x55d0c58b92f0_0 .net "a", 0 0, L_0x55d0c605bc60;  1 drivers
v0x55d0c58b9390_0 .net "b", 0 0, L_0x55d0c605bd90;  1 drivers
v0x55d0c58c9b40_0 .net "ca", 0 0, L_0x55d0c605bb50;  1 drivers
v0x55d0c58c9be0_0 .net "cin", 0 0, L_0x55d0c605bec0;  1 drivers
v0x55d0c58d1950_0 .net "sum", 0 0, L_0x55d0c605b740;  1 drivers
v0x55d0c58c11f0_0 .net "w1", 0 0, L_0x55d0c605a760;  1 drivers
v0x55d0c58c12b0_0 .net "w2", 0 0, L_0x55d0c605b800;  1 drivers
v0x55d0c58c8db0_0 .net "w3", 0 0, L_0x55d0c605b910;  1 drivers
v0x55d0c58c8e70_0 .net "w4", 0 0, L_0x55d0c605b9d0;  1 drivers
v0x55d0c58a7e20_0 .net "w5", 0 0, L_0x55d0c605ba40;  1 drivers
S_0x55d0c53f4910 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53f6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c605bff0 .functor XOR 1, L_0x55d0c605c430, L_0x55d0c605c560, C4<0>, C4<0>;
L_0x55d0c605c060 .functor XOR 1, L_0x55d0c605bff0, L_0x55d0c605c690, C4<0>, C4<0>;
L_0x55d0c605c0d0 .functor AND 1, L_0x55d0c605c430, L_0x55d0c605c560, C4<1>, C4<1>;
L_0x55d0c605c140 .functor AND 1, L_0x55d0c605c430, L_0x55d0c605c690, C4<1>, C4<1>;
L_0x55d0c605c1b0 .functor AND 1, L_0x55d0c605c560, L_0x55d0c605c690, C4<1>, C4<1>;
L_0x55d0c605c220 .functor OR 1, L_0x55d0c605c0d0, L_0x55d0c605c140, C4<0>, C4<0>;
L_0x55d0c605c320 .functor OR 1, L_0x55d0c605c1b0, L_0x55d0c605c220, C4<0>, C4<0>;
v0x55d0c58b84c0_0 .net "a", 0 0, L_0x55d0c605c430;  1 drivers
v0x55d0c58b8580_0 .net "b", 0 0, L_0x55d0c605c560;  1 drivers
v0x55d0c58afc30_0 .net "ca", 0 0, L_0x55d0c605c320;  1 drivers
v0x55d0c589f4d0_0 .net "cin", 0 0, L_0x55d0c605c690;  1 drivers
v0x55d0c589f590_0 .net "sum", 0 0, L_0x55d0c605c060;  1 drivers
v0x55d0c58a7090_0 .net "w1", 0 0, L_0x55d0c605bff0;  1 drivers
v0x55d0c58a7150_0 .net "w2", 0 0, L_0x55d0c605c0d0;  1 drivers
v0x55d0c5874ab0_0 .net "w3", 0 0, L_0x55d0c605c140;  1 drivers
v0x55d0c5874b70_0 .net "w4", 0 0, L_0x55d0c605c1b0;  1 drivers
v0x55d0c5896710_0 .net "w5", 0 0, L_0x55d0c605c220;  1 drivers
S_0x55d0c53f4530 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53f6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c605c850 .functor XOR 1, L_0x55d0c605ce20, L_0x55d0c605cf50, C4<0>, C4<0>;
L_0x55d0c605c8c0 .functor XOR 1, L_0x55d0c605c850, L_0x55d0c605d0d0, C4<0>, C4<0>;
L_0x55d0c605c980 .functor AND 1, L_0x55d0c605ce20, L_0x55d0c605cf50, C4<1>, C4<1>;
L_0x55d0c605ca90 .functor AND 1, L_0x55d0c605ce20, L_0x55d0c605d0d0, C4<1>, C4<1>;
L_0x55d0c605cb50 .functor AND 1, L_0x55d0c605cf50, L_0x55d0c605d0d0, C4<1>, C4<1>;
L_0x55d0c605cbc0 .functor OR 1, L_0x55d0c605c980, L_0x55d0c605ca90, C4<0>, C4<0>;
L_0x55d0c605cd10 .functor OR 1, L_0x55d0c605cb50, L_0x55d0c605cbc0, C4<0>, C4<0>;
v0x55d0c5885300_0 .net "a", 0 0, L_0x55d0c605ce20;  1 drivers
v0x55d0c58853a0_0 .net "b", 0 0, L_0x55d0c605cf50;  1 drivers
v0x55d0c588d110_0 .net "ca", 0 0, L_0x55d0c605cd10;  1 drivers
v0x55d0c588d1d0_0 .net "cin", 0 0, L_0x55d0c605d0d0;  1 drivers
v0x55d0c587c9b0_0 .net "sum", 0 0, L_0x55d0c605c8c0;  1 drivers
v0x55d0c587ca70_0 .net "w1", 0 0, L_0x55d0c605c850;  1 drivers
v0x55d0c5884570_0 .net "w2", 0 0, L_0x55d0c605c980;  1 drivers
v0x55d0c5884630_0 .net "w3", 0 0, L_0x55d0c605ca90;  1 drivers
v0x55d0c58635e0_0 .net "w4", 0 0, L_0x55d0c605cb50;  1 drivers
v0x55d0c58636a0_0 .net "w5", 0 0, L_0x55d0c605cbc0;  1 drivers
S_0x55d0c53f2d30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53f6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c605d200 .functor XOR 1, L_0x55d0c605d6a0, L_0x55d0c605d860, C4<0>, C4<0>;
L_0x55d0c605d270 .functor XOR 1, L_0x55d0c605d200, L_0x55d0c605da20, C4<0>, C4<0>;
L_0x55d0c605d2e0 .functor AND 1, L_0x55d0c605d6a0, L_0x55d0c605d860, C4<1>, C4<1>;
L_0x55d0c605d350 .functor AND 1, L_0x55d0c605d6a0, L_0x55d0c605da20, C4<1>, C4<1>;
L_0x55d0c605d410 .functor AND 1, L_0x55d0c605d860, L_0x55d0c605da20, C4<1>, C4<1>;
L_0x55d0c605d480 .functor OR 1, L_0x55d0c605d2e0, L_0x55d0c605d350, C4<0>, C4<0>;
L_0x55d0c605d590 .functor OR 1, L_0x55d0c605d410, L_0x55d0c605d480, C4<0>, C4<0>;
v0x55d0c5873c80_0 .net "a", 0 0, L_0x55d0c605d6a0;  1 drivers
v0x55d0c5873d40_0 .net "b", 0 0, L_0x55d0c605d860;  1 drivers
v0x55d0c586b3f0_0 .net "ca", 0 0, L_0x55d0c605d590;  1 drivers
v0x55d0c586b4b0_0 .net "cin", 0 0, L_0x55d0c605da20;  1 drivers
v0x55d0c585ac90_0 .net "sum", 0 0, L_0x55d0c605d270;  1 drivers
v0x55d0c585ad50_0 .net "w1", 0 0, L_0x55d0c605d200;  1 drivers
v0x55d0c5862850_0 .net "w2", 0 0, L_0x55d0c605d2e0;  1 drivers
v0x55d0c5862910_0 .net "w3", 0 0, L_0x55d0c605d350;  1 drivers
v0x55d0c580da10_0 .net "w4", 0 0, L_0x55d0c605d410;  1 drivers
v0x55d0c582f7f0_0 .net "w5", 0 0, L_0x55d0c605d480;  1 drivers
S_0x55d0c53f2950 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c53f64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c579be10_0 .net "a", 3 0, L_0x55d0c60607f0;  1 drivers
v0x55d0c578b6b0_0 .net "b", 3 0, L_0x55d0c60608e0;  1 drivers
v0x55d0c5793270_0 .net "ca", 3 0, L_0x55d0c6060680;  1 drivers
v0x55d0c5793330_0 .net "cin", 3 0, L_0x55d0c60609d0;  1 drivers
v0x55d0c5760c90_0 .net "sum", 3 0, L_0x55d0c60605e0;  1 drivers
L_0x55d0c605e5a0 .part L_0x55d0c60607f0, 0, 1;
L_0x55d0c605e6d0 .part L_0x55d0c60608e0, 0, 1;
L_0x55d0c605e800 .part L_0x55d0c60609d0, 0, 1;
L_0x55d0c605ee10 .part L_0x55d0c60607f0, 1, 1;
L_0x55d0c605ef40 .part L_0x55d0c60608e0, 1, 1;
L_0x55d0c605f070 .part L_0x55d0c60609d0, 1, 1;
L_0x55d0c605f7b0 .part L_0x55d0c60607f0, 2, 1;
L_0x55d0c605f8e0 .part L_0x55d0c60608e0, 2, 1;
L_0x55d0c605fa60 .part L_0x55d0c60609d0, 2, 1;
L_0x55d0c6060030 .part L_0x55d0c60607f0, 3, 1;
L_0x55d0c60601f0 .part L_0x55d0c60608e0, 3, 1;
L_0x55d0c60603b0 .part L_0x55d0c60609d0, 3, 1;
L_0x55d0c60605e0 .concat8 [ 1 1 1 1], L_0x55d0c605e040, L_0x55d0c605e9a0, L_0x55d0c605f250, L_0x55d0c605fc00;
L_0x55d0c6060680 .concat8 [ 1 1 1 1], L_0x55d0c605e490, L_0x55d0c605ed00, L_0x55d0c605f6a0, L_0x55d0c605ff20;
S_0x55d0c53e54b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53f2950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c605dbe0 .functor XOR 1, L_0x55d0c605e5a0, L_0x55d0c605e6d0, C4<0>, C4<0>;
L_0x55d0c605e040 .functor XOR 1, L_0x55d0c605dbe0, L_0x55d0c605e800, C4<0>, C4<0>;
L_0x55d0c605e100 .functor AND 1, L_0x55d0c605e5a0, L_0x55d0c605e6d0, C4<1>, C4<1>;
L_0x55d0c605e210 .functor AND 1, L_0x55d0c605e5a0, L_0x55d0c605e800, C4<1>, C4<1>;
L_0x55d0c605e2d0 .functor AND 1, L_0x55d0c605e6d0, L_0x55d0c605e800, C4<1>, C4<1>;
L_0x55d0c605e340 .functor OR 1, L_0x55d0c605e100, L_0x55d0c605e210, C4<0>, C4<0>;
L_0x55d0c605e490 .functor OR 1, L_0x55d0c605e2d0, L_0x55d0c605e340, C4<0>, C4<0>;
v0x55d0c581e320_0 .net "a", 0 0, L_0x55d0c605e5a0;  1 drivers
v0x55d0c581e3c0_0 .net "b", 0 0, L_0x55d0c605e6d0;  1 drivers
v0x55d0c582e9c0_0 .net "ca", 0 0, L_0x55d0c605e490;  1 drivers
v0x55d0c5826130_0 .net "cin", 0 0, L_0x55d0c605e800;  1 drivers
v0x55d0c58261f0_0 .net "sum", 0 0, L_0x55d0c605e040;  1 drivers
v0x55d0c58159d0_0 .net "w1", 0 0, L_0x55d0c605dbe0;  1 drivers
v0x55d0c5815a90_0 .net "w2", 0 0, L_0x55d0c605e100;  1 drivers
v0x55d0c581d590_0 .net "w3", 0 0, L_0x55d0c605e210;  1 drivers
v0x55d0c581d630_0 .net "w4", 0 0, L_0x55d0c605e2d0;  1 drivers
v0x55d0c57eafb0_0 .net "w5", 0 0, L_0x55d0c605e340;  1 drivers
S_0x55d0c53ea4f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53f2950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c605e930 .functor XOR 1, L_0x55d0c605ee10, L_0x55d0c605ef40, C4<0>, C4<0>;
L_0x55d0c605e9a0 .functor XOR 1, L_0x55d0c605e930, L_0x55d0c605f070, C4<0>, C4<0>;
L_0x55d0c605ea10 .functor AND 1, L_0x55d0c605ee10, L_0x55d0c605ef40, C4<1>, C4<1>;
L_0x55d0c605ea80 .functor AND 1, L_0x55d0c605ee10, L_0x55d0c605f070, C4<1>, C4<1>;
L_0x55d0c605eb40 .functor AND 1, L_0x55d0c605ef40, L_0x55d0c605f070, C4<1>, C4<1>;
L_0x55d0c605ebb0 .functor OR 1, L_0x55d0c605ea10, L_0x55d0c605ea80, C4<0>, C4<0>;
L_0x55d0c605ed00 .functor OR 1, L_0x55d0c605eb40, L_0x55d0c605ebb0, C4<0>, C4<0>;
v0x55d0c580cc10_0 .net "a", 0 0, L_0x55d0c605ee10;  1 drivers
v0x55d0c580ccd0_0 .net "b", 0 0, L_0x55d0c605ef40;  1 drivers
v0x55d0c57fb800_0 .net "ca", 0 0, L_0x55d0c605ed00;  1 drivers
v0x55d0c57fb8a0_0 .net "cin", 0 0, L_0x55d0c605f070;  1 drivers
v0x55d0c5803610_0 .net "sum", 0 0, L_0x55d0c605e9a0;  1 drivers
v0x55d0c58036d0_0 .net "w1", 0 0, L_0x55d0c605e930;  1 drivers
v0x55d0c57f2eb0_0 .net "w2", 0 0, L_0x55d0c605ea10;  1 drivers
v0x55d0c57f2f70_0 .net "w3", 0 0, L_0x55d0c605ea80;  1 drivers
v0x55d0c57faa70_0 .net "w4", 0 0, L_0x55d0c605eb40;  1 drivers
v0x55d0c57d9ae0_0 .net "w5", 0 0, L_0x55d0c605ebb0;  1 drivers
S_0x55d0c53ea110 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53f2950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c605f1e0 .functor XOR 1, L_0x55d0c605f7b0, L_0x55d0c605f8e0, C4<0>, C4<0>;
L_0x55d0c605f250 .functor XOR 1, L_0x55d0c605f1e0, L_0x55d0c605fa60, C4<0>, C4<0>;
L_0x55d0c605f310 .functor AND 1, L_0x55d0c605f7b0, L_0x55d0c605f8e0, C4<1>, C4<1>;
L_0x55d0c605f420 .functor AND 1, L_0x55d0c605f7b0, L_0x55d0c605fa60, C4<1>, C4<1>;
L_0x55d0c605f4e0 .functor AND 1, L_0x55d0c605f8e0, L_0x55d0c605fa60, C4<1>, C4<1>;
L_0x55d0c605f550 .functor OR 1, L_0x55d0c605f310, L_0x55d0c605f420, C4<0>, C4<0>;
L_0x55d0c605f6a0 .functor OR 1, L_0x55d0c605f4e0, L_0x55d0c605f550, C4<0>, C4<0>;
v0x55d0c57ea180_0 .net "a", 0 0, L_0x55d0c605f7b0;  1 drivers
v0x55d0c57ea220_0 .net "b", 0 0, L_0x55d0c605f8e0;  1 drivers
v0x55d0c57e18f0_0 .net "ca", 0 0, L_0x55d0c605f6a0;  1 drivers
v0x55d0c57d1190_0 .net "cin", 0 0, L_0x55d0c605fa60;  1 drivers
v0x55d0c57d1250_0 .net "sum", 0 0, L_0x55d0c605f250;  1 drivers
v0x55d0c57d8d50_0 .net "w1", 0 0, L_0x55d0c605f1e0;  1 drivers
v0x55d0c57d8e10_0 .net "w2", 0 0, L_0x55d0c605f310;  1 drivers
v0x55d0c57836f0_0 .net "w3", 0 0, L_0x55d0c605f420;  1 drivers
v0x55d0c57837b0_0 .net "w4", 0 0, L_0x55d0c605f4e0;  1 drivers
v0x55d0c57a5580_0 .net "w5", 0 0, L_0x55d0c605f550;  1 drivers
S_0x55d0c53e5090 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53f2950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c605fb90 .functor XOR 1, L_0x55d0c6060030, L_0x55d0c60601f0, C4<0>, C4<0>;
L_0x55d0c605fc00 .functor XOR 1, L_0x55d0c605fb90, L_0x55d0c60603b0, C4<0>, C4<0>;
L_0x55d0c605fc70 .functor AND 1, L_0x55d0c6060030, L_0x55d0c60601f0, C4<1>, C4<1>;
L_0x55d0c605fce0 .functor AND 1, L_0x55d0c6060030, L_0x55d0c60603b0, C4<1>, C4<1>;
L_0x55d0c605fda0 .functor AND 1, L_0x55d0c60601f0, L_0x55d0c60603b0, C4<1>, C4<1>;
L_0x55d0c605fe10 .functor OR 1, L_0x55d0c605fc70, L_0x55d0c605fce0, C4<0>, C4<0>;
L_0x55d0c605ff20 .functor OR 1, L_0x55d0c605fda0, L_0x55d0c605fe10, C4<0>, C4<0>;
v0x55d0c57b5d20_0 .net "a", 0 0, L_0x55d0c6060030;  1 drivers
v0x55d0c57b5de0_0 .net "b", 0 0, L_0x55d0c60601f0;  1 drivers
v0x55d0c57bdb30_0 .net "ca", 0 0, L_0x55d0c605ff20;  1 drivers
v0x55d0c57bdc00_0 .net "cin", 0 0, L_0x55d0c60603b0;  1 drivers
v0x55d0c57ad3d0_0 .net "sum", 0 0, L_0x55d0c605fc00;  1 drivers
v0x55d0c57b4f90_0 .net "w1", 0 0, L_0x55d0c605fb90;  1 drivers
v0x55d0c57b5050_0 .net "w2", 0 0, L_0x55d0c605fc70;  1 drivers
v0x55d0c5794000_0 .net "w3", 0 0, L_0x55d0c605fce0;  1 drivers
v0x55d0c57940c0_0 .net "w4", 0 0, L_0x55d0c605fda0;  1 drivers
v0x55d0c57a4750_0 .net "w5", 0 0, L_0x55d0c605fe10;  1 drivers
S_0x55d0c53e8910 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c53f14b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5605550_0 .net "a", 7 0, L_0x55d0c6066690;  1 drivers
v0x55d0c55e45c0_0 .net "b", 7 0, L_0x55d0c6066780;  1 drivers
v0x55d0c55f4c60_0 .net "ca", 7 0, L_0x55d0c6066500;  1 drivers
v0x55d0c55f4d20_0 .net "cin", 7 0, L_0x55d0c6066870;  1 drivers
v0x55d0c55ec3d0_0 .net "sum", 7 0, L_0x55d0c60663c0;  1 drivers
L_0x55d0c6063720 .part L_0x55d0c6066690, 0, 4;
L_0x55d0c60637c0 .part L_0x55d0c6066780, 0, 4;
L_0x55d0c6063860 .part L_0x55d0c6066870, 0, 4;
L_0x55d0c60660b0 .part L_0x55d0c6066690, 4, 4;
L_0x55d0c60661a0 .part L_0x55d0c6066780, 4, 4;
L_0x55d0c6066290 .part L_0x55d0c6066870, 4, 4;
L_0x55d0c60663c0 .concat8 [ 4 4 0 0], L_0x55d0c6063510, L_0x55d0c6065ea0;
L_0x55d0c6066500 .concat8 [ 4 4 0 0], L_0x55d0c60635b0, L_0x55d0c6065f40;
S_0x55d0c53e8530 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c53e8910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c56c56d0_0 .net "a", 3 0, L_0x55d0c6063720;  1 drivers
v0x55d0c56bce40_0 .net "b", 3 0, L_0x55d0c60637c0;  1 drivers
v0x55d0c56ac6e0_0 .net "ca", 3 0, L_0x55d0c60635b0;  1 drivers
v0x55d0c56ac7a0_0 .net "cin", 3 0, L_0x55d0c6063860;  1 drivers
v0x55d0c56b42a0_0 .net "sum", 3 0, L_0x55d0c6063510;  1 drivers
L_0x55d0c60614d0 .part L_0x55d0c6063720, 0, 1;
L_0x55d0c6061600 .part L_0x55d0c60637c0, 0, 1;
L_0x55d0c6061730 .part L_0x55d0c6063860, 0, 1;
L_0x55d0c6061d40 .part L_0x55d0c6063720, 1, 1;
L_0x55d0c6061e70 .part L_0x55d0c60637c0, 1, 1;
L_0x55d0c6061fa0 .part L_0x55d0c6063860, 1, 1;
L_0x55d0c60626e0 .part L_0x55d0c6063720, 2, 1;
L_0x55d0c6062810 .part L_0x55d0c60637c0, 2, 1;
L_0x55d0c6062990 .part L_0x55d0c6063860, 2, 1;
L_0x55d0c6062f60 .part L_0x55d0c6063720, 3, 1;
L_0x55d0c6063120 .part L_0x55d0c60637c0, 3, 1;
L_0x55d0c60632e0 .part L_0x55d0c6063860, 3, 1;
L_0x55d0c6063510 .concat8 [ 1 1 1 1], L_0x55d0c6060fb0, L_0x55d0c60618d0, L_0x55d0c6062180, L_0x55d0c6062b30;
L_0x55d0c60635b0 .concat8 [ 1 1 1 1], L_0x55d0c60613c0, L_0x55d0c6061c30, L_0x55d0c60625d0, L_0x55d0c6062e50;
S_0x55d0c53e6d30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53e8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6060570 .functor XOR 1, L_0x55d0c60614d0, L_0x55d0c6061600, C4<0>, C4<0>;
L_0x55d0c6060fb0 .functor XOR 1, L_0x55d0c6060570, L_0x55d0c6061730, C4<0>, C4<0>;
L_0x55d0c6061070 .functor AND 1, L_0x55d0c60614d0, L_0x55d0c6061600, C4<1>, C4<1>;
L_0x55d0c6061180 .functor AND 1, L_0x55d0c60614d0, L_0x55d0c6061730, C4<1>, C4<1>;
L_0x55d0c6061240 .functor AND 1, L_0x55d0c6061600, L_0x55d0c6061730, C4<1>, C4<1>;
L_0x55d0c60612b0 .functor OR 1, L_0x55d0c6061070, L_0x55d0c6061180, C4<0>, C4<0>;
L_0x55d0c60613c0 .functor OR 1, L_0x55d0c6061240, L_0x55d0c60612b0, C4<0>, C4<0>;
v0x55d0c5770750_0 .net "a", 0 0, L_0x55d0c60614d0;  1 drivers
v0x55d0c57707f0_0 .net "b", 0 0, L_0x55d0c6061600;  1 drivers
v0x55d0c574f7c0_0 .net "ca", 0 0, L_0x55d0c60613c0;  1 drivers
v0x55d0c574f860_0 .net "cin", 0 0, L_0x55d0c6061730;  1 drivers
v0x55d0c575fe60_0 .net "sum", 0 0, L_0x55d0c6060fb0;  1 drivers
v0x55d0c57575d0_0 .net "w1", 0 0, L_0x55d0c6060570;  1 drivers
v0x55d0c5757690_0 .net "w2", 0 0, L_0x55d0c6061070;  1 drivers
v0x55d0c5746e70_0 .net "w3", 0 0, L_0x55d0c6061180;  1 drivers
v0x55d0c5746f30_0 .net "w4", 0 0, L_0x55d0c6061240;  1 drivers
v0x55d0c574ea30_0 .net "w5", 0 0, L_0x55d0c60612b0;  1 drivers
S_0x55d0c53e6950 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53e8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6061860 .functor XOR 1, L_0x55d0c6061d40, L_0x55d0c6061e70, C4<0>, C4<0>;
L_0x55d0c60618d0 .functor XOR 1, L_0x55d0c6061860, L_0x55d0c6061fa0, C4<0>, C4<0>;
L_0x55d0c6061940 .functor AND 1, L_0x55d0c6061d40, L_0x55d0c6061e70, C4<1>, C4<1>;
L_0x55d0c60619b0 .functor AND 1, L_0x55d0c6061d40, L_0x55d0c6061fa0, C4<1>, C4<1>;
L_0x55d0c6061a70 .functor AND 1, L_0x55d0c6061e70, L_0x55d0c6061fa0, C4<1>, C4<1>;
L_0x55d0c6061ae0 .functor OR 1, L_0x55d0c6061940, L_0x55d0c60619b0, C4<0>, C4<0>;
L_0x55d0c6061c30 .functor OR 1, L_0x55d0c6061a70, L_0x55d0c6061ae0, C4<0>, C4<0>;
v0x55d0c56e8f60_0 .net "a", 0 0, L_0x55d0c6061d40;  1 drivers
v0x55d0c56e9020_0 .net "b", 0 0, L_0x55d0c6061e70;  1 drivers
v0x55d0c570ad40_0 .net "ca", 0 0, L_0x55d0c6061c30;  1 drivers
v0x55d0c570ae10_0 .net "cin", 0 0, L_0x55d0c6061fa0;  1 drivers
v0x55d0c571b590_0 .net "sum", 0 0, L_0x55d0c60618d0;  1 drivers
v0x55d0c57233a0_0 .net "w1", 0 0, L_0x55d0c6061860;  1 drivers
v0x55d0c5723460_0 .net "w2", 0 0, L_0x55d0c6061940;  1 drivers
v0x55d0c5712c40_0 .net "w3", 0 0, L_0x55d0c60619b0;  1 drivers
v0x55d0c5712d00_0 .net "w4", 0 0, L_0x55d0c6061a70;  1 drivers
v0x55d0c571a800_0 .net "w5", 0 0, L_0x55d0c6061ae0;  1 drivers
S_0x55d0c53e4d10 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53e8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6062110 .functor XOR 1, L_0x55d0c60626e0, L_0x55d0c6062810, C4<0>, C4<0>;
L_0x55d0c6062180 .functor XOR 1, L_0x55d0c6062110, L_0x55d0c6062990, C4<0>, C4<0>;
L_0x55d0c6062240 .functor AND 1, L_0x55d0c60626e0, L_0x55d0c6062810, C4<1>, C4<1>;
L_0x55d0c6062350 .functor AND 1, L_0x55d0c60626e0, L_0x55d0c6062990, C4<1>, C4<1>;
L_0x55d0c6062410 .functor AND 1, L_0x55d0c6062810, L_0x55d0c6062990, C4<1>, C4<1>;
L_0x55d0c6062480 .functor OR 1, L_0x55d0c6062240, L_0x55d0c6062350, C4<0>, C4<0>;
L_0x55d0c60625d0 .functor OR 1, L_0x55d0c6062410, L_0x55d0c6062480, C4<0>, C4<0>;
v0x55d0c56f9870_0 .net "a", 0 0, L_0x55d0c60626e0;  1 drivers
v0x55d0c56f9910_0 .net "b", 0 0, L_0x55d0c6062810;  1 drivers
v0x55d0c5709f10_0 .net "ca", 0 0, L_0x55d0c60625d0;  1 drivers
v0x55d0c5701680_0 .net "cin", 0 0, L_0x55d0c6062990;  1 drivers
v0x55d0c5701740_0 .net "sum", 0 0, L_0x55d0c6062180;  1 drivers
v0x55d0c56f0f20_0 .net "w1", 0 0, L_0x55d0c6062110;  1 drivers
v0x55d0c56f0fe0_0 .net "w2", 0 0, L_0x55d0c6062240;  1 drivers
v0x55d0c56f8ae0_0 .net "w3", 0 0, L_0x55d0c6062350;  1 drivers
v0x55d0c56f8ba0_0 .net "w4", 0 0, L_0x55d0c6062410;  1 drivers
v0x55d0c56c65b0_0 .net "w5", 0 0, L_0x55d0c6062480;  1 drivers
S_0x55d0c53dd830 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53e8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6062ac0 .functor XOR 1, L_0x55d0c6062f60, L_0x55d0c6063120, C4<0>, C4<0>;
L_0x55d0c6062b30 .functor XOR 1, L_0x55d0c6062ac0, L_0x55d0c60632e0, C4<0>, C4<0>;
L_0x55d0c6062ba0 .functor AND 1, L_0x55d0c6062f60, L_0x55d0c6063120, C4<1>, C4<1>;
L_0x55d0c6062c10 .functor AND 1, L_0x55d0c6062f60, L_0x55d0c60632e0, C4<1>, C4<1>;
L_0x55d0c6062cd0 .functor AND 1, L_0x55d0c6063120, L_0x55d0c60632e0, C4<1>, C4<1>;
L_0x55d0c6062d40 .functor OR 1, L_0x55d0c6062ba0, L_0x55d0c6062c10, C4<0>, C4<0>;
L_0x55d0c6062e50 .functor OR 1, L_0x55d0c6062cd0, L_0x55d0c6062d40, C4<0>, C4<0>;
v0x55d0c56e8160_0 .net "a", 0 0, L_0x55d0c6062f60;  1 drivers
v0x55d0c56e8220_0 .net "b", 0 0, L_0x55d0c6063120;  1 drivers
v0x55d0c56d6d50_0 .net "ca", 0 0, L_0x55d0c6062e50;  1 drivers
v0x55d0c56d6e20_0 .net "cin", 0 0, L_0x55d0c60632e0;  1 drivers
v0x55d0c56deb60_0 .net "sum", 0 0, L_0x55d0c6062b30;  1 drivers
v0x55d0c56ce400_0 .net "w1", 0 0, L_0x55d0c6062ac0;  1 drivers
v0x55d0c56ce4c0_0 .net "w2", 0 0, L_0x55d0c6062ba0;  1 drivers
v0x55d0c56d5fc0_0 .net "w3", 0 0, L_0x55d0c6062c10;  1 drivers
v0x55d0c56d6080_0 .net "w4", 0 0, L_0x55d0c6062cd0;  1 drivers
v0x55d0c56b50e0_0 .net "w5", 0 0, L_0x55d0c6062d40;  1 drivers
S_0x55d0c53e2870 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c53e8910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55f5a90_0 .net "a", 3 0, L_0x55d0c60660b0;  1 drivers
v0x55d0c56062e0_0 .net "b", 3 0, L_0x55d0c60661a0;  1 drivers
v0x55d0c560e0f0_0 .net "ca", 3 0, L_0x55d0c6065f40;  1 drivers
v0x55d0c560e1b0_0 .net "cin", 3 0, L_0x55d0c6066290;  1 drivers
v0x55d0c55fd990_0 .net "sum", 3 0, L_0x55d0c6065ea0;  1 drivers
L_0x55d0c6063e60 .part L_0x55d0c60660b0, 0, 1;
L_0x55d0c6063f90 .part L_0x55d0c60661a0, 0, 1;
L_0x55d0c60640c0 .part L_0x55d0c6066290, 0, 1;
L_0x55d0c60646d0 .part L_0x55d0c60660b0, 1, 1;
L_0x55d0c6064800 .part L_0x55d0c60661a0, 1, 1;
L_0x55d0c6064930 .part L_0x55d0c6066290, 1, 1;
L_0x55d0c6065070 .part L_0x55d0c60660b0, 2, 1;
L_0x55d0c60651a0 .part L_0x55d0c60661a0, 2, 1;
L_0x55d0c6065320 .part L_0x55d0c6066290, 2, 1;
L_0x55d0c60658f0 .part L_0x55d0c60660b0, 3, 1;
L_0x55d0c6065ab0 .part L_0x55d0c60661a0, 3, 1;
L_0x55d0c6065c70 .part L_0x55d0c6066290, 3, 1;
L_0x55d0c6065ea0 .concat8 [ 1 1 1 1], L_0x55d0c6063900, L_0x55d0c6064260, L_0x55d0c6064b10, L_0x55d0c60654c0;
L_0x55d0c6065f40 .concat8 [ 1 1 1 1], L_0x55d0c6063d50, L_0x55d0c60645c0, L_0x55d0c6064f60, L_0x55d0c60657e0;
S_0x55d0c53e2490 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53e2870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60634a0 .functor XOR 1, L_0x55d0c6063e60, L_0x55d0c6063f90, C4<0>, C4<0>;
L_0x55d0c6063900 .functor XOR 1, L_0x55d0c60634a0, L_0x55d0c60640c0, C4<0>, C4<0>;
L_0x55d0c60639c0 .functor AND 1, L_0x55d0c6063e60, L_0x55d0c6063f90, C4<1>, C4<1>;
L_0x55d0c6063ad0 .functor AND 1, L_0x55d0c6063e60, L_0x55d0c60640c0, C4<1>, C4<1>;
L_0x55d0c6063b90 .functor AND 1, L_0x55d0c6063f90, L_0x55d0c60640c0, C4<1>, C4<1>;
L_0x55d0c6063c00 .functor OR 1, L_0x55d0c60639c0, L_0x55d0c6063ad0, C4<0>, C4<0>;
L_0x55d0c6063d50 .functor OR 1, L_0x55d0c6063b90, L_0x55d0c6063c00, C4<0>, C4<0>;
v0x55d0c565e5c0_0 .net "a", 0 0, L_0x55d0c6063e60;  1 drivers
v0x55d0c565e660_0 .net "b", 0 0, L_0x55d0c6063f90;  1 drivers
v0x55d0c56803a0_0 .net "ca", 0 0, L_0x55d0c6063d50;  1 drivers
v0x55d0c5680440_0 .net "cin", 0 0, L_0x55d0c60640c0;  1 drivers
v0x55d0c5690bf0_0 .net "sum", 0 0, L_0x55d0c6063900;  1 drivers
v0x55d0c5698a00_0 .net "w1", 0 0, L_0x55d0c60634a0;  1 drivers
v0x55d0c5698ac0_0 .net "w2", 0 0, L_0x55d0c60639c0;  1 drivers
v0x55d0c56882a0_0 .net "w3", 0 0, L_0x55d0c6063ad0;  1 drivers
v0x55d0c5688360_0 .net "w4", 0 0, L_0x55d0c6063b90;  1 drivers
v0x55d0c568fe60_0 .net "w5", 0 0, L_0x55d0c6063c00;  1 drivers
S_0x55d0c53dd410 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53e2870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60641f0 .functor XOR 1, L_0x55d0c60646d0, L_0x55d0c6064800, C4<0>, C4<0>;
L_0x55d0c6064260 .functor XOR 1, L_0x55d0c60641f0, L_0x55d0c6064930, C4<0>, C4<0>;
L_0x55d0c60642d0 .functor AND 1, L_0x55d0c60646d0, L_0x55d0c6064800, C4<1>, C4<1>;
L_0x55d0c6064340 .functor AND 1, L_0x55d0c60646d0, L_0x55d0c6064930, C4<1>, C4<1>;
L_0x55d0c6064400 .functor AND 1, L_0x55d0c6064800, L_0x55d0c6064930, C4<1>, C4<1>;
L_0x55d0c6064470 .functor OR 1, L_0x55d0c60642d0, L_0x55d0c6064340, C4<0>, C4<0>;
L_0x55d0c60645c0 .functor OR 1, L_0x55d0c6064400, L_0x55d0c6064470, C4<0>, C4<0>;
v0x55d0c566eed0_0 .net "a", 0 0, L_0x55d0c60646d0;  1 drivers
v0x55d0c566ef90_0 .net "b", 0 0, L_0x55d0c6064800;  1 drivers
v0x55d0c567f570_0 .net "ca", 0 0, L_0x55d0c60645c0;  1 drivers
v0x55d0c5676ce0_0 .net "cin", 0 0, L_0x55d0c6064930;  1 drivers
v0x55d0c5676da0_0 .net "sum", 0 0, L_0x55d0c6064260;  1 drivers
v0x55d0c5666580_0 .net "w1", 0 0, L_0x55d0c60641f0;  1 drivers
v0x55d0c5666640_0 .net "w2", 0 0, L_0x55d0c60642d0;  1 drivers
v0x55d0c566e140_0 .net "w3", 0 0, L_0x55d0c6064340;  1 drivers
v0x55d0c566e200_0 .net "w4", 0 0, L_0x55d0c6064400;  1 drivers
v0x55d0c563bc10_0 .net "w5", 0 0, L_0x55d0c6064470;  1 drivers
S_0x55d0c53e0c90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53e2870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6064aa0 .functor XOR 1, L_0x55d0c6065070, L_0x55d0c60651a0, C4<0>, C4<0>;
L_0x55d0c6064b10 .functor XOR 1, L_0x55d0c6064aa0, L_0x55d0c6065320, C4<0>, C4<0>;
L_0x55d0c6064bd0 .functor AND 1, L_0x55d0c6065070, L_0x55d0c60651a0, C4<1>, C4<1>;
L_0x55d0c6064ce0 .functor AND 1, L_0x55d0c6065070, L_0x55d0c6065320, C4<1>, C4<1>;
L_0x55d0c6064da0 .functor AND 1, L_0x55d0c60651a0, L_0x55d0c6065320, C4<1>, C4<1>;
L_0x55d0c6064e10 .functor OR 1, L_0x55d0c6064bd0, L_0x55d0c6064ce0, C4<0>, C4<0>;
L_0x55d0c6064f60 .functor OR 1, L_0x55d0c6064da0, L_0x55d0c6064e10, C4<0>, C4<0>;
v0x55d0c565d7c0_0 .net "a", 0 0, L_0x55d0c6065070;  1 drivers
v0x55d0c565d860_0 .net "b", 0 0, L_0x55d0c60651a0;  1 drivers
v0x55d0c564c3b0_0 .net "ca", 0 0, L_0x55d0c6064f60;  1 drivers
v0x55d0c56541c0_0 .net "cin", 0 0, L_0x55d0c6065320;  1 drivers
v0x55d0c5654280_0 .net "sum", 0 0, L_0x55d0c6064b10;  1 drivers
v0x55d0c5643a60_0 .net "w1", 0 0, L_0x55d0c6064aa0;  1 drivers
v0x55d0c5643b20_0 .net "w2", 0 0, L_0x55d0c6064bd0;  1 drivers
v0x55d0c564b620_0 .net "w3", 0 0, L_0x55d0c6064ce0;  1 drivers
v0x55d0c564b6e0_0 .net "w4", 0 0, L_0x55d0c6064da0;  1 drivers
v0x55d0c562a740_0 .net "w5", 0 0, L_0x55d0c6064e10;  1 drivers
S_0x55d0c53e08b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53e2870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6065450 .functor XOR 1, L_0x55d0c60658f0, L_0x55d0c6065ab0, C4<0>, C4<0>;
L_0x55d0c60654c0 .functor XOR 1, L_0x55d0c6065450, L_0x55d0c6065c70, C4<0>, C4<0>;
L_0x55d0c6065530 .functor AND 1, L_0x55d0c60658f0, L_0x55d0c6065ab0, C4<1>, C4<1>;
L_0x55d0c60655a0 .functor AND 1, L_0x55d0c60658f0, L_0x55d0c6065c70, C4<1>, C4<1>;
L_0x55d0c6065660 .functor AND 1, L_0x55d0c6065ab0, L_0x55d0c6065c70, C4<1>, C4<1>;
L_0x55d0c60656d0 .functor OR 1, L_0x55d0c6065530, L_0x55d0c60655a0, C4<0>, C4<0>;
L_0x55d0c60657e0 .functor OR 1, L_0x55d0c6065660, L_0x55d0c60656d0, C4<0>, C4<0>;
v0x55d0c563ad30_0 .net "a", 0 0, L_0x55d0c60658f0;  1 drivers
v0x55d0c563adf0_0 .net "b", 0 0, L_0x55d0c6065ab0;  1 drivers
v0x55d0c56324a0_0 .net "ca", 0 0, L_0x55d0c60657e0;  1 drivers
v0x55d0c5632540_0 .net "cin", 0 0, L_0x55d0c6065c70;  1 drivers
v0x55d0c5621d40_0 .net "sum", 0 0, L_0x55d0c60654c0;  1 drivers
v0x55d0c5621e00_0 .net "w1", 0 0, L_0x55d0c6065450;  1 drivers
v0x55d0c5629900_0 .net "w2", 0 0, L_0x55d0c6065530;  1 drivers
v0x55d0c56299c0_0 .net "w3", 0 0, L_0x55d0c60655a0;  1 drivers
v0x55d0c55040a0_0 .net "w4", 0 0, L_0x55d0c6065660;  1 drivers
v0x55d0c55d3cb0_0 .net "w5", 0 0, L_0x55d0c60656d0;  1 drivers
S_0x55d0c53df0b0 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c5409470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c537e7b0_0 .net "a", 31 0, L_0x55d0c607e5b0;  1 drivers
v0x55d0c537e8b0_0 .net "b", 31 0, L_0x55d0c607e6a0;  1 drivers
v0x55d0c53772d0_0 .net "ca", 31 0, L_0x55d0c607e420;  1 drivers
v0x55d0c5377370_0 .net "cin", 31 0, L_0x55d0c607e790;  1 drivers
v0x55d0c537c310_0 .net "sum", 31 0, L_0x55d0c607e2e0;  1 drivers
L_0x55d0c60728f0 .part L_0x55d0c607e5b0, 0, 16;
L_0x55d0c6072990 .part L_0x55d0c607e6a0, 0, 16;
L_0x55d0c6072a30 .part L_0x55d0c607e790, 0, 16;
L_0x55d0c607e010 .part L_0x55d0c607e5b0, 16, 16;
L_0x55d0c607e100 .part L_0x55d0c607e6a0, 16, 16;
L_0x55d0c607e1f0 .part L_0x55d0c607e790, 16, 16;
L_0x55d0c607e2e0 .concat8 [ 16 16 0 0], L_0x55d0c6072620, L_0x55d0c607dd40;
L_0x55d0c607e420 .concat8 [ 16 16 0 0], L_0x55d0c6072760, L_0x55d0c607de80;
S_0x55d0c53decd0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c53df0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4a12c60_0 .net "a", 15 0, L_0x55d0c60728f0;  1 drivers
v0x55d0c4a02500_0 .net "b", 15 0, L_0x55d0c6072990;  1 drivers
v0x55d0c4a0a0c0_0 .net "ca", 15 0, L_0x55d0c6072760;  1 drivers
v0x55d0c4a0a180_0 .net "cin", 15 0, L_0x55d0c6072a30;  1 drivers
v0x55d0c49e9130_0 .net "sum", 15 0, L_0x55d0c6072620;  1 drivers
L_0x55d0c606ca90 .part L_0x55d0c60728f0, 0, 8;
L_0x55d0c606cb30 .part L_0x55d0c6072990, 0, 8;
L_0x55d0c606cbd0 .part L_0x55d0c6072a30, 0, 8;
L_0x55d0c6072350 .part L_0x55d0c60728f0, 8, 8;
L_0x55d0c6072440 .part L_0x55d0c6072990, 8, 8;
L_0x55d0c6072530 .part L_0x55d0c6072a30, 8, 8;
L_0x55d0c6072620 .concat8 [ 8 8 0 0], L_0x55d0c606c7c0, L_0x55d0c6072080;
L_0x55d0c6072760 .concat8 [ 8 8 0 0], L_0x55d0c606c900, L_0x55d0c60721c0;
S_0x55d0c53dd090 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c53decd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4baa3c0_0 .net "a", 7 0, L_0x55d0c606ca90;  1 drivers
v0x55d0c4b89430_0 .net "b", 7 0, L_0x55d0c606cb30;  1 drivers
v0x55d0c4b99ad0_0 .net "ca", 7 0, L_0x55d0c606c900;  1 drivers
v0x55d0c4b99b90_0 .net "cin", 7 0, L_0x55d0c606cbd0;  1 drivers
v0x55d0c4b91240_0 .net "sum", 7 0, L_0x55d0c606c7c0;  1 drivers
L_0x55d0c6069b20 .part L_0x55d0c606ca90, 0, 4;
L_0x55d0c6069bc0 .part L_0x55d0c606cb30, 0, 4;
L_0x55d0c6069c60 .part L_0x55d0c606cbd0, 0, 4;
L_0x55d0c606c4b0 .part L_0x55d0c606ca90, 4, 4;
L_0x55d0c606c5a0 .part L_0x55d0c606cb30, 4, 4;
L_0x55d0c606c690 .part L_0x55d0c606cbd0, 4, 4;
L_0x55d0c606c7c0 .concat8 [ 4 4 0 0], L_0x55d0c6069910, L_0x55d0c606c2a0;
L_0x55d0c606c900 .concat8 [ 4 4 0 0], L_0x55d0c60699b0, L_0x55d0c606c340;
S_0x55d0c53db0d0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c53dd090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5515440_0 .net "a", 3 0, L_0x55d0c6069b20;  1 drivers
v0x55d0c5525ae0_0 .net "b", 3 0, L_0x55d0c6069bc0;  1 drivers
v0x55d0c551d250_0 .net "ca", 3 0, L_0x55d0c60699b0;  1 drivers
v0x55d0c551d310_0 .net "cin", 3 0, L_0x55d0c6069c60;  1 drivers
v0x55d0c550caf0_0 .net "sum", 3 0, L_0x55d0c6069910;  1 drivers
L_0x55d0c60678d0 .part L_0x55d0c6069b20, 0, 1;
L_0x55d0c6067a00 .part L_0x55d0c6069bc0, 0, 1;
L_0x55d0c6067b30 .part L_0x55d0c6069c60, 0, 1;
L_0x55d0c6068140 .part L_0x55d0c6069b20, 1, 1;
L_0x55d0c6068270 .part L_0x55d0c6069bc0, 1, 1;
L_0x55d0c60683a0 .part L_0x55d0c6069c60, 1, 1;
L_0x55d0c6068ae0 .part L_0x55d0c6069b20, 2, 1;
L_0x55d0c6068c10 .part L_0x55d0c6069bc0, 2, 1;
L_0x55d0c6068d90 .part L_0x55d0c6069c60, 2, 1;
L_0x55d0c6069360 .part L_0x55d0c6069b20, 3, 1;
L_0x55d0c6069520 .part L_0x55d0c6069bc0, 3, 1;
L_0x55d0c60696e0 .part L_0x55d0c6069c60, 3, 1;
L_0x55d0c6069910 .concat8 [ 1 1 1 1], L_0x55d0c60673b0, L_0x55d0c6067cd0, L_0x55d0c6068580, L_0x55d0c6068f30;
L_0x55d0c60699b0 .concat8 [ 1 1 1 1], L_0x55d0c60677c0, L_0x55d0c6068030, L_0x55d0c60689d0, L_0x55d0c6069250;
S_0x55d0c53d4d50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53db0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6065e30 .functor XOR 1, L_0x55d0c60678d0, L_0x55d0c6067a00, C4<0>, C4<0>;
L_0x55d0c60673b0 .functor XOR 1, L_0x55d0c6065e30, L_0x55d0c6067b30, C4<0>, C4<0>;
L_0x55d0c6067470 .functor AND 1, L_0x55d0c60678d0, L_0x55d0c6067a00, C4<1>, C4<1>;
L_0x55d0c6067580 .functor AND 1, L_0x55d0c60678d0, L_0x55d0c6067b30, C4<1>, C4<1>;
L_0x55d0c6067640 .functor AND 1, L_0x55d0c6067a00, L_0x55d0c6067b30, C4<1>, C4<1>;
L_0x55d0c60676b0 .functor OR 1, L_0x55d0c6067470, L_0x55d0c6067580, C4<0>, C4<0>;
L_0x55d0c60677c0 .functor OR 1, L_0x55d0c6067640, L_0x55d0c60676b0, C4<0>, C4<0>;
v0x55d0c559fd80_0 .net "a", 0 0, L_0x55d0c60678d0;  1 drivers
v0x55d0c559fe20_0 .net "b", 0 0, L_0x55d0c6067a00;  1 drivers
v0x55d0c55b0420_0 .net "ca", 0 0, L_0x55d0c60677c0;  1 drivers
v0x55d0c55b04c0_0 .net "cin", 0 0, L_0x55d0c6067b30;  1 drivers
v0x55d0c55a7b90_0 .net "sum", 0 0, L_0x55d0c60673b0;  1 drivers
v0x55d0c5597430_0 .net "w1", 0 0, L_0x55d0c6065e30;  1 drivers
v0x55d0c55974f0_0 .net "w2", 0 0, L_0x55d0c6067470;  1 drivers
v0x55d0c559eff0_0 .net "w3", 0 0, L_0x55d0c6067580;  1 drivers
v0x55d0c559f0b0_0 .net "w4", 0 0, L_0x55d0c6067640;  1 drivers
v0x55d0c5549370_0 .net "w5", 0 0, L_0x55d0c60676b0;  1 drivers
S_0x55d0c53d9d90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53db0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6067c60 .functor XOR 1, L_0x55d0c6068140, L_0x55d0c6068270, C4<0>, C4<0>;
L_0x55d0c6067cd0 .functor XOR 1, L_0x55d0c6067c60, L_0x55d0c60683a0, C4<0>, C4<0>;
L_0x55d0c6067d40 .functor AND 1, L_0x55d0c6068140, L_0x55d0c6068270, C4<1>, C4<1>;
L_0x55d0c6067db0 .functor AND 1, L_0x55d0c6068140, L_0x55d0c60683a0, C4<1>, C4<1>;
L_0x55d0c6067e70 .functor AND 1, L_0x55d0c6068270, L_0x55d0c60683a0, C4<1>, C4<1>;
L_0x55d0c6067ee0 .functor OR 1, L_0x55d0c6067d40, L_0x55d0c6067db0, C4<0>, C4<0>;
L_0x55d0c6068030 .functor OR 1, L_0x55d0c6067e70, L_0x55d0c6067ee0, C4<0>, C4<0>;
v0x55d0c556b150_0 .net "a", 0 0, L_0x55d0c6068140;  1 drivers
v0x55d0c556b1f0_0 .net "b", 0 0, L_0x55d0c6068270;  1 drivers
v0x55d0c557b9a0_0 .net "ca", 0 0, L_0x55d0c6068030;  1 drivers
v0x55d0c55837b0_0 .net "cin", 0 0, L_0x55d0c60683a0;  1 drivers
v0x55d0c5583870_0 .net "sum", 0 0, L_0x55d0c6067cd0;  1 drivers
v0x55d0c5573050_0 .net "w1", 0 0, L_0x55d0c6067c60;  1 drivers
v0x55d0c5573110_0 .net "w2", 0 0, L_0x55d0c6067d40;  1 drivers
v0x55d0c557ac10_0 .net "w3", 0 0, L_0x55d0c6067db0;  1 drivers
v0x55d0c557acd0_0 .net "w4", 0 0, L_0x55d0c6067e70;  1 drivers
v0x55d0c5559c80_0 .net "w5", 0 0, L_0x55d0c6067ee0;  1 drivers
S_0x55d0c53d99b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53db0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6068510 .functor XOR 1, L_0x55d0c6068ae0, L_0x55d0c6068c10, C4<0>, C4<0>;
L_0x55d0c6068580 .functor XOR 1, L_0x55d0c6068510, L_0x55d0c6068d90, C4<0>, C4<0>;
L_0x55d0c6068640 .functor AND 1, L_0x55d0c6068ae0, L_0x55d0c6068c10, C4<1>, C4<1>;
L_0x55d0c6068750 .functor AND 1, L_0x55d0c6068ae0, L_0x55d0c6068d90, C4<1>, C4<1>;
L_0x55d0c6068810 .functor AND 1, L_0x55d0c6068c10, L_0x55d0c6068d90, C4<1>, C4<1>;
L_0x55d0c6068880 .functor OR 1, L_0x55d0c6068640, L_0x55d0c6068750, C4<0>, C4<0>;
L_0x55d0c60689d0 .functor OR 1, L_0x55d0c6068810, L_0x55d0c6068880, C4<0>, C4<0>;
v0x55d0c556a320_0 .net "a", 0 0, L_0x55d0c6068ae0;  1 drivers
v0x55d0c556a3c0_0 .net "b", 0 0, L_0x55d0c6068c10;  1 drivers
v0x55d0c5561a90_0 .net "ca", 0 0, L_0x55d0c60689d0;  1 drivers
v0x55d0c5561b50_0 .net "cin", 0 0, L_0x55d0c6068d90;  1 drivers
v0x55d0c5551330_0 .net "sum", 0 0, L_0x55d0c6068580;  1 drivers
v0x55d0c55513f0_0 .net "w1", 0 0, L_0x55d0c6068510;  1 drivers
v0x55d0c5558ef0_0 .net "w2", 0 0, L_0x55d0c6068640;  1 drivers
v0x55d0c5558fb0_0 .net "w3", 0 0, L_0x55d0c6068750;  1 drivers
v0x55d0c5526910_0 .net "w4", 0 0, L_0x55d0c6068810;  1 drivers
v0x55d0c55269d0_0 .net "w5", 0 0, L_0x55d0c6068880;  1 drivers
S_0x55d0c53d4930 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53db0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6068ec0 .functor XOR 1, L_0x55d0c6069360, L_0x55d0c6069520, C4<0>, C4<0>;
L_0x55d0c6068f30 .functor XOR 1, L_0x55d0c6068ec0, L_0x55d0c60696e0, C4<0>, C4<0>;
L_0x55d0c6068fa0 .functor AND 1, L_0x55d0c6069360, L_0x55d0c6069520, C4<1>, C4<1>;
L_0x55d0c6069010 .functor AND 1, L_0x55d0c6069360, L_0x55d0c60696e0, C4<1>, C4<1>;
L_0x55d0c60690d0 .functor AND 1, L_0x55d0c6069520, L_0x55d0c60696e0, C4<1>, C4<1>;
L_0x55d0c6069140 .functor OR 1, L_0x55d0c6068fa0, L_0x55d0c6069010, C4<0>, C4<0>;
L_0x55d0c6069250 .functor OR 1, L_0x55d0c60690d0, L_0x55d0c6069140, C4<0>, C4<0>;
v0x55d0c5548570_0 .net "a", 0 0, L_0x55d0c6069360;  1 drivers
v0x55d0c5548630_0 .net "b", 0 0, L_0x55d0c6069520;  1 drivers
v0x55d0c5537160_0 .net "ca", 0 0, L_0x55d0c6069250;  1 drivers
v0x55d0c5537220_0 .net "cin", 0 0, L_0x55d0c60696e0;  1 drivers
v0x55d0c553ef70_0 .net "sum", 0 0, L_0x55d0c6068f30;  1 drivers
v0x55d0c553f030_0 .net "w1", 0 0, L_0x55d0c6068ec0;  1 drivers
v0x55d0c552e810_0 .net "w2", 0 0, L_0x55d0c6068fa0;  1 drivers
v0x55d0c552e8d0_0 .net "w3", 0 0, L_0x55d0c6069010;  1 drivers
v0x55d0c55363d0_0 .net "w4", 0 0, L_0x55d0c60690d0;  1 drivers
v0x55d0c5536490_0 .net "w5", 0 0, L_0x55d0c6069140;  1 drivers
S_0x55d0c53d81b0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c53dd090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b9a900_0 .net "a", 3 0, L_0x55d0c606c4b0;  1 drivers
v0x55d0c4bab150_0 .net "b", 3 0, L_0x55d0c606c5a0;  1 drivers
v0x55d0c4bb2f60_0 .net "ca", 3 0, L_0x55d0c606c340;  1 drivers
v0x55d0c4bb3020_0 .net "cin", 3 0, L_0x55d0c606c690;  1 drivers
v0x55d0c4ba2800_0 .net "sum", 3 0, L_0x55d0c606c2a0;  1 drivers
L_0x55d0c606a260 .part L_0x55d0c606c4b0, 0, 1;
L_0x55d0c606a390 .part L_0x55d0c606c5a0, 0, 1;
L_0x55d0c606a4c0 .part L_0x55d0c606c690, 0, 1;
L_0x55d0c606aad0 .part L_0x55d0c606c4b0, 1, 1;
L_0x55d0c606ac00 .part L_0x55d0c606c5a0, 1, 1;
L_0x55d0c606ad30 .part L_0x55d0c606c690, 1, 1;
L_0x55d0c606b470 .part L_0x55d0c606c4b0, 2, 1;
L_0x55d0c606b5a0 .part L_0x55d0c606c5a0, 2, 1;
L_0x55d0c606b720 .part L_0x55d0c606c690, 2, 1;
L_0x55d0c606bcf0 .part L_0x55d0c606c4b0, 3, 1;
L_0x55d0c606beb0 .part L_0x55d0c606c5a0, 3, 1;
L_0x55d0c606c070 .part L_0x55d0c606c690, 3, 1;
L_0x55d0c606c2a0 .concat8 [ 1 1 1 1], L_0x55d0c6069d00, L_0x55d0c606a660, L_0x55d0c606af10, L_0x55d0c606b8c0;
L_0x55d0c606c340 .concat8 [ 1 1 1 1], L_0x55d0c606a150, L_0x55d0c606a9c0, L_0x55d0c606b360, L_0x55d0c606bbe0;
S_0x55d0c53d7dd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53d81b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60698a0 .functor XOR 1, L_0x55d0c606a260, L_0x55d0c606a390, C4<0>, C4<0>;
L_0x55d0c6069d00 .functor XOR 1, L_0x55d0c60698a0, L_0x55d0c606a4c0, C4<0>, C4<0>;
L_0x55d0c6069dc0 .functor AND 1, L_0x55d0c606a260, L_0x55d0c606a390, C4<1>, C4<1>;
L_0x55d0c6069ed0 .functor AND 1, L_0x55d0c606a260, L_0x55d0c606a4c0, C4<1>, C4<1>;
L_0x55d0c6069f90 .functor AND 1, L_0x55d0c606a390, L_0x55d0c606a4c0, C4<1>, C4<1>;
L_0x55d0c606a000 .functor OR 1, L_0x55d0c6069dc0, L_0x55d0c6069ed0, C4<0>, C4<0>;
L_0x55d0c606a150 .functor OR 1, L_0x55d0c6069f90, L_0x55d0c606a000, C4<0>, C4<0>;
v0x55d0c55146b0_0 .net "a", 0 0, L_0x55d0c606a260;  1 drivers
v0x55d0c5514750_0 .net "b", 0 0, L_0x55d0c606a390;  1 drivers
v0x55d0c54be970_0 .net "ca", 0 0, L_0x55d0c606a150;  1 drivers
v0x55d0c54bea10_0 .net "cin", 0 0, L_0x55d0c606a4c0;  1 drivers
v0x55d0c54e0750_0 .net "sum", 0 0, L_0x55d0c6069d00;  1 drivers
v0x55d0c54f0fa0_0 .net "w1", 0 0, L_0x55d0c60698a0;  1 drivers
v0x55d0c54f1060_0 .net "w2", 0 0, L_0x55d0c6069dc0;  1 drivers
v0x55d0c54f8db0_0 .net "w3", 0 0, L_0x55d0c6069ed0;  1 drivers
v0x55d0c54f8e70_0 .net "w4", 0 0, L_0x55d0c6069f90;  1 drivers
v0x55d0c54e8650_0 .net "w5", 0 0, L_0x55d0c606a000;  1 drivers
S_0x55d0c53d65d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53d81b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c606a5f0 .functor XOR 1, L_0x55d0c606aad0, L_0x55d0c606ac00, C4<0>, C4<0>;
L_0x55d0c606a660 .functor XOR 1, L_0x55d0c606a5f0, L_0x55d0c606ad30, C4<0>, C4<0>;
L_0x55d0c606a6d0 .functor AND 1, L_0x55d0c606aad0, L_0x55d0c606ac00, C4<1>, C4<1>;
L_0x55d0c606a740 .functor AND 1, L_0x55d0c606aad0, L_0x55d0c606ad30, C4<1>, C4<1>;
L_0x55d0c606a800 .functor AND 1, L_0x55d0c606ac00, L_0x55d0c606ad30, C4<1>, C4<1>;
L_0x55d0c606a870 .functor OR 1, L_0x55d0c606a6d0, L_0x55d0c606a740, C4<0>, C4<0>;
L_0x55d0c606a9c0 .functor OR 1, L_0x55d0c606a800, L_0x55d0c606a870, C4<0>, C4<0>;
v0x55d0c54f0210_0 .net "a", 0 0, L_0x55d0c606aad0;  1 drivers
v0x55d0c54f02d0_0 .net "b", 0 0, L_0x55d0c606ac00;  1 drivers
v0x55d0c54cf280_0 .net "ca", 0 0, L_0x55d0c606a9c0;  1 drivers
v0x55d0c54cf340_0 .net "cin", 0 0, L_0x55d0c606ad30;  1 drivers
v0x55d0c54df920_0 .net "sum", 0 0, L_0x55d0c606a660;  1 drivers
v0x55d0c54df9e0_0 .net "w1", 0 0, L_0x55d0c606a5f0;  1 drivers
v0x55d0c54d7090_0 .net "w2", 0 0, L_0x55d0c606a6d0;  1 drivers
v0x55d0c54d7150_0 .net "w3", 0 0, L_0x55d0c606a740;  1 drivers
v0x55d0c54c6930_0 .net "w4", 0 0, L_0x55d0c606a800;  1 drivers
v0x55d0c54ce4f0_0 .net "w5", 0 0, L_0x55d0c606a870;  1 drivers
S_0x55d0c53d61f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53d81b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c606aea0 .functor XOR 1, L_0x55d0c606b470, L_0x55d0c606b5a0, C4<0>, C4<0>;
L_0x55d0c606af10 .functor XOR 1, L_0x55d0c606aea0, L_0x55d0c606b720, C4<0>, C4<0>;
L_0x55d0c606afd0 .functor AND 1, L_0x55d0c606b470, L_0x55d0c606b5a0, C4<1>, C4<1>;
L_0x55d0c606b0e0 .functor AND 1, L_0x55d0c606b470, L_0x55d0c606b720, C4<1>, C4<1>;
L_0x55d0c606b1a0 .functor AND 1, L_0x55d0c606b5a0, L_0x55d0c606b720, C4<1>, C4<1>;
L_0x55d0c606b210 .functor OR 1, L_0x55d0c606afd0, L_0x55d0c606b0e0, C4<0>, C4<0>;
L_0x55d0c606b360 .functor OR 1, L_0x55d0c606b1a0, L_0x55d0c606b210, C4<0>, C4<0>;
v0x55d0c549bf10_0 .net "a", 0 0, L_0x55d0c606b470;  1 drivers
v0x55d0c549bfb0_0 .net "b", 0 0, L_0x55d0c606b5a0;  1 drivers
v0x55d0c54bdb70_0 .net "ca", 0 0, L_0x55d0c606b360;  1 drivers
v0x55d0c54ac760_0 .net "cin", 0 0, L_0x55d0c606b720;  1 drivers
v0x55d0c54ac820_0 .net "sum", 0 0, L_0x55d0c606af10;  1 drivers
v0x55d0c54b4570_0 .net "w1", 0 0, L_0x55d0c606aea0;  1 drivers
v0x55d0c54b4630_0 .net "w2", 0 0, L_0x55d0c606afd0;  1 drivers
v0x55d0c54a3e10_0 .net "w3", 0 0, L_0x55d0c606b0e0;  1 drivers
v0x55d0c54a3eb0_0 .net "w4", 0 0, L_0x55d0c606b1a0;  1 drivers
v0x55d0c54aba80_0 .net "w5", 0 0, L_0x55d0c606b210;  1 drivers
S_0x55d0c53d45b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53d81b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c606b850 .functor XOR 1, L_0x55d0c606bcf0, L_0x55d0c606beb0, C4<0>, C4<0>;
L_0x55d0c606b8c0 .functor XOR 1, L_0x55d0c606b850, L_0x55d0c606c070, C4<0>, C4<0>;
L_0x55d0c606b930 .functor AND 1, L_0x55d0c606bcf0, L_0x55d0c606beb0, C4<1>, C4<1>;
L_0x55d0c606b9a0 .functor AND 1, L_0x55d0c606bcf0, L_0x55d0c606c070, C4<1>, C4<1>;
L_0x55d0c606ba60 .functor AND 1, L_0x55d0c606beb0, L_0x55d0c606c070, C4<1>, C4<1>;
L_0x55d0c606bad0 .functor OR 1, L_0x55d0c606b930, L_0x55d0c606b9a0, C4<0>, C4<0>;
L_0x55d0c606bbe0 .functor OR 1, L_0x55d0c606ba60, L_0x55d0c606bad0, C4<0>, C4<0>;
v0x55d0c548aa40_0 .net "a", 0 0, L_0x55d0c606bcf0;  1 drivers
v0x55d0c548ab00_0 .net "b", 0 0, L_0x55d0c606beb0;  1 drivers
v0x55d0c549b0e0_0 .net "ca", 0 0, L_0x55d0c606bbe0;  1 drivers
v0x55d0c549b180_0 .net "cin", 0 0, L_0x55d0c606c070;  1 drivers
v0x55d0c5492850_0 .net "sum", 0 0, L_0x55d0c606b8c0;  1 drivers
v0x55d0c54820f0_0 .net "w1", 0 0, L_0x55d0c606b850;  1 drivers
v0x55d0c54821b0_0 .net "w2", 0 0, L_0x55d0c606b930;  1 drivers
v0x55d0c5489cb0_0 .net "w3", 0 0, L_0x55d0c606b9a0;  1 drivers
v0x55d0c5489d70_0 .net "w4", 0 0, L_0x55d0c606ba60;  1 drivers
v0x55d0c4b78bd0_0 .net "w5", 0 0, L_0x55d0c606bad0;  1 drivers
S_0x55d0c53cd0d0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c53decd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4a2eb50_0 .net "a", 7 0, L_0x55d0c6072350;  1 drivers
v0x55d0c49d8820_0 .net "b", 7 0, L_0x55d0c6072440;  1 drivers
v0x55d0c49fa600_0 .net "ca", 7 0, L_0x55d0c60721c0;  1 drivers
v0x55d0c49fa6c0_0 .net "cin", 7 0, L_0x55d0c6072530;  1 drivers
v0x55d0c4a0ae50_0 .net "sum", 7 0, L_0x55d0c6072080;  1 drivers
L_0x55d0c606f3e0 .part L_0x55d0c6072350, 0, 4;
L_0x55d0c606f480 .part L_0x55d0c6072440, 0, 4;
L_0x55d0c606f520 .part L_0x55d0c6072530, 0, 4;
L_0x55d0c6071d70 .part L_0x55d0c6072350, 4, 4;
L_0x55d0c6071e60 .part L_0x55d0c6072440, 4, 4;
L_0x55d0c6071f50 .part L_0x55d0c6072530, 4, 4;
L_0x55d0c6072080 .concat8 [ 4 4 0 0], L_0x55d0c606f1d0, L_0x55d0c6071b60;
L_0x55d0c60721c0 .concat8 [ 4 4 0 0], L_0x55d0c606f270, L_0x55d0c6071c00;
S_0x55d0c53d2110 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c53cd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4acb780_0 .net "a", 3 0, L_0x55d0c606f3e0;  1 drivers
v0x55d0c4aed3e0_0 .net "b", 3 0, L_0x55d0c606f480;  1 drivers
v0x55d0c4adbfd0_0 .net "ca", 3 0, L_0x55d0c606f270;  1 drivers
v0x55d0c4adc090_0 .net "cin", 3 0, L_0x55d0c606f520;  1 drivers
v0x55d0c4ae3de0_0 .net "sum", 3 0, L_0x55d0c606f1d0;  1 drivers
L_0x55d0c606d190 .part L_0x55d0c606f3e0, 0, 1;
L_0x55d0c606d2c0 .part L_0x55d0c606f480, 0, 1;
L_0x55d0c606d3f0 .part L_0x55d0c606f520, 0, 1;
L_0x55d0c606da00 .part L_0x55d0c606f3e0, 1, 1;
L_0x55d0c606db30 .part L_0x55d0c606f480, 1, 1;
L_0x55d0c606dc60 .part L_0x55d0c606f520, 1, 1;
L_0x55d0c606e3a0 .part L_0x55d0c606f3e0, 2, 1;
L_0x55d0c606e4d0 .part L_0x55d0c606f480, 2, 1;
L_0x55d0c606e650 .part L_0x55d0c606f520, 2, 1;
L_0x55d0c606ec20 .part L_0x55d0c606f3e0, 3, 1;
L_0x55d0c606ede0 .part L_0x55d0c606f480, 3, 1;
L_0x55d0c606efa0 .part L_0x55d0c606f520, 3, 1;
L_0x55d0c606f1d0 .concat8 [ 1 1 1 1], L_0x55d0c606cc70, L_0x55d0c606d590, L_0x55d0c606de40, L_0x55d0c606e7f0;
L_0x55d0c606f270 .concat8 [ 1 1 1 1], L_0x55d0c606d080, L_0x55d0c606d8f0, L_0x55d0c606e290, L_0x55d0c606eb10;
S_0x55d0c53d1d30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53d2110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c606c230 .functor XOR 1, L_0x55d0c606d190, L_0x55d0c606d2c0, C4<0>, C4<0>;
L_0x55d0c606cc70 .functor XOR 1, L_0x55d0c606c230, L_0x55d0c606d3f0, C4<0>, C4<0>;
L_0x55d0c606cd30 .functor AND 1, L_0x55d0c606d190, L_0x55d0c606d2c0, C4<1>, C4<1>;
L_0x55d0c606ce40 .functor AND 1, L_0x55d0c606d190, L_0x55d0c606d3f0, C4<1>, C4<1>;
L_0x55d0c606cf00 .functor AND 1, L_0x55d0c606d2c0, L_0x55d0c606d3f0, C4<1>, C4<1>;
L_0x55d0c606cf70 .functor OR 1, L_0x55d0c606cd30, L_0x55d0c606ce40, C4<0>, C4<0>;
L_0x55d0c606d080 .functor OR 1, L_0x55d0c606cf00, L_0x55d0c606cf70, C4<0>, C4<0>;
v0x55d0c4b80ae0_0 .net "a", 0 0, L_0x55d0c606d190;  1 drivers
v0x55d0c4b80b80_0 .net "b", 0 0, L_0x55d0c606d2c0;  1 drivers
v0x55d0c4b886a0_0 .net "ca", 0 0, L_0x55d0c606d080;  1 drivers
v0x55d0c4b88740_0 .net "cin", 0 0, L_0x55d0c606d3f0;  1 drivers
v0x55d0c4b560c0_0 .net "sum", 0 0, L_0x55d0c606cc70;  1 drivers
v0x55d0c4b77d20_0 .net "w1", 0 0, L_0x55d0c606c230;  1 drivers
v0x55d0c4b77de0_0 .net "w2", 0 0, L_0x55d0c606cd30;  1 drivers
v0x55d0c4b66910_0 .net "w3", 0 0, L_0x55d0c606ce40;  1 drivers
v0x55d0c4b669b0_0 .net "w4", 0 0, L_0x55d0c606cf00;  1 drivers
v0x55d0c4b6e720_0 .net "w5", 0 0, L_0x55d0c606cf70;  1 drivers
S_0x55d0c53cccb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53d2110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c606d520 .functor XOR 1, L_0x55d0c606da00, L_0x55d0c606db30, C4<0>, C4<0>;
L_0x55d0c606d590 .functor XOR 1, L_0x55d0c606d520, L_0x55d0c606dc60, C4<0>, C4<0>;
L_0x55d0c606d600 .functor AND 1, L_0x55d0c606da00, L_0x55d0c606db30, C4<1>, C4<1>;
L_0x55d0c606d670 .functor AND 1, L_0x55d0c606da00, L_0x55d0c606dc60, C4<1>, C4<1>;
L_0x55d0c606d730 .functor AND 1, L_0x55d0c606db30, L_0x55d0c606dc60, C4<1>, C4<1>;
L_0x55d0c606d7a0 .functor OR 1, L_0x55d0c606d600, L_0x55d0c606d670, C4<0>, C4<0>;
L_0x55d0c606d8f0 .functor OR 1, L_0x55d0c606d730, L_0x55d0c606d7a0, C4<0>, C4<0>;
v0x55d0c4b5dfc0_0 .net "a", 0 0, L_0x55d0c606da00;  1 drivers
v0x55d0c4b5e080_0 .net "b", 0 0, L_0x55d0c606db30;  1 drivers
v0x55d0c4b65b80_0 .net "ca", 0 0, L_0x55d0c606d8f0;  1 drivers
v0x55d0c4b65c50_0 .net "cin", 0 0, L_0x55d0c606dc60;  1 drivers
v0x55d0c4b44bf0_0 .net "sum", 0 0, L_0x55d0c606d590;  1 drivers
v0x55d0c4b55290_0 .net "w1", 0 0, L_0x55d0c606d520;  1 drivers
v0x55d0c4b55350_0 .net "w2", 0 0, L_0x55d0c606d600;  1 drivers
v0x55d0c4b4ca00_0 .net "w3", 0 0, L_0x55d0c606d670;  1 drivers
v0x55d0c4b4cac0_0 .net "w4", 0 0, L_0x55d0c606d730;  1 drivers
v0x55d0c4b3c2a0_0 .net "w5", 0 0, L_0x55d0c606d7a0;  1 drivers
S_0x55d0c53d0530 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53d2110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c606ddd0 .functor XOR 1, L_0x55d0c606e3a0, L_0x55d0c606e4d0, C4<0>, C4<0>;
L_0x55d0c606de40 .functor XOR 1, L_0x55d0c606ddd0, L_0x55d0c606e650, C4<0>, C4<0>;
L_0x55d0c606df00 .functor AND 1, L_0x55d0c606e3a0, L_0x55d0c606e4d0, C4<1>, C4<1>;
L_0x55d0c606e010 .functor AND 1, L_0x55d0c606e3a0, L_0x55d0c606e650, C4<1>, C4<1>;
L_0x55d0c606e0d0 .functor AND 1, L_0x55d0c606e4d0, L_0x55d0c606e650, C4<1>, C4<1>;
L_0x55d0c606e140 .functor OR 1, L_0x55d0c606df00, L_0x55d0c606e010, C4<0>, C4<0>;
L_0x55d0c606e290 .functor OR 1, L_0x55d0c606e0d0, L_0x55d0c606e140, C4<0>, C4<0>;
v0x55d0c4b43e60_0 .net "a", 0 0, L_0x55d0c606e3a0;  1 drivers
v0x55d0c4b43f00_0 .net "b", 0 0, L_0x55d0c606e4d0;  1 drivers
v0x55d0c4aee1e0_0 .net "ca", 0 0, L_0x55d0c606e290;  1 drivers
v0x55d0c4b0ffc0_0 .net "cin", 0 0, L_0x55d0c606e650;  1 drivers
v0x55d0c4b10080_0 .net "sum", 0 0, L_0x55d0c606de40;  1 drivers
v0x55d0c4b20810_0 .net "w1", 0 0, L_0x55d0c606ddd0;  1 drivers
v0x55d0c4b208d0_0 .net "w2", 0 0, L_0x55d0c606df00;  1 drivers
v0x55d0c4b28620_0 .net "w3", 0 0, L_0x55d0c606e010;  1 drivers
v0x55d0c4b286e0_0 .net "w4", 0 0, L_0x55d0c606e0d0;  1 drivers
v0x55d0c4b17f70_0 .net "w5", 0 0, L_0x55d0c606e140;  1 drivers
S_0x55d0c53d0150 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53d2110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c606e780 .functor XOR 1, L_0x55d0c606ec20, L_0x55d0c606ede0, C4<0>, C4<0>;
L_0x55d0c606e7f0 .functor XOR 1, L_0x55d0c606e780, L_0x55d0c606efa0, C4<0>, C4<0>;
L_0x55d0c606e860 .functor AND 1, L_0x55d0c606ec20, L_0x55d0c606ede0, C4<1>, C4<1>;
L_0x55d0c606e8d0 .functor AND 1, L_0x55d0c606ec20, L_0x55d0c606efa0, C4<1>, C4<1>;
L_0x55d0c606e990 .functor AND 1, L_0x55d0c606ede0, L_0x55d0c606efa0, C4<1>, C4<1>;
L_0x55d0c606ea00 .functor OR 1, L_0x55d0c606e860, L_0x55d0c606e8d0, C4<0>, C4<0>;
L_0x55d0c606eb10 .functor OR 1, L_0x55d0c606e990, L_0x55d0c606ea00, C4<0>, C4<0>;
v0x55d0c4b1fa80_0 .net "a", 0 0, L_0x55d0c606ec20;  1 drivers
v0x55d0c4b1fb40_0 .net "b", 0 0, L_0x55d0c606ede0;  1 drivers
v0x55d0c4afeaf0_0 .net "ca", 0 0, L_0x55d0c606eb10;  1 drivers
v0x55d0c4afeb90_0 .net "cin", 0 0, L_0x55d0c606efa0;  1 drivers
v0x55d0c4b0f190_0 .net "sum", 0 0, L_0x55d0c606e7f0;  1 drivers
v0x55d0c4b0f250_0 .net "w1", 0 0, L_0x55d0c606e780;  1 drivers
v0x55d0c4b06900_0 .net "w2", 0 0, L_0x55d0c606e860;  1 drivers
v0x55d0c4b069c0_0 .net "w3", 0 0, L_0x55d0c606e8d0;  1 drivers
v0x55d0c4af61a0_0 .net "w4", 0 0, L_0x55d0c606e990;  1 drivers
v0x55d0c4afdd60_0 .net "w5", 0 0, L_0x55d0c606ea00;  1 drivers
S_0x55d0c53ce950 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c53cd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a2f8e0_0 .net "a", 3 0, L_0x55d0c6071d70;  1 drivers
v0x55d0c4a3ff80_0 .net "b", 3 0, L_0x55d0c6071e60;  1 drivers
v0x55d0c4a376f0_0 .net "ca", 3 0, L_0x55d0c6071c00;  1 drivers
v0x55d0c4a377b0_0 .net "cin", 3 0, L_0x55d0c6071f50;  1 drivers
v0x55d0c4a26f90_0 .net "sum", 3 0, L_0x55d0c6071b60;  1 drivers
L_0x55d0c606fb20 .part L_0x55d0c6071d70, 0, 1;
L_0x55d0c606fc50 .part L_0x55d0c6071e60, 0, 1;
L_0x55d0c606fd80 .part L_0x55d0c6071f50, 0, 1;
L_0x55d0c6070390 .part L_0x55d0c6071d70, 1, 1;
L_0x55d0c60704c0 .part L_0x55d0c6071e60, 1, 1;
L_0x55d0c60705f0 .part L_0x55d0c6071f50, 1, 1;
L_0x55d0c6070d30 .part L_0x55d0c6071d70, 2, 1;
L_0x55d0c6070e60 .part L_0x55d0c6071e60, 2, 1;
L_0x55d0c6070fe0 .part L_0x55d0c6071f50, 2, 1;
L_0x55d0c60715b0 .part L_0x55d0c6071d70, 3, 1;
L_0x55d0c6071770 .part L_0x55d0c6071e60, 3, 1;
L_0x55d0c6071930 .part L_0x55d0c6071f50, 3, 1;
L_0x55d0c6071b60 .concat8 [ 1 1 1 1], L_0x55d0c606f5c0, L_0x55d0c606ff20, L_0x55d0c60707d0, L_0x55d0c6071180;
L_0x55d0c6071c00 .concat8 [ 1 1 1 1], L_0x55d0c606fa10, L_0x55d0c6070280, L_0x55d0c6070c20, L_0x55d0c60714a0;
S_0x55d0c53ce570 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53ce950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c606f160 .functor XOR 1, L_0x55d0c606fb20, L_0x55d0c606fc50, C4<0>, C4<0>;
L_0x55d0c606f5c0 .functor XOR 1, L_0x55d0c606f160, L_0x55d0c606fd80, C4<0>, C4<0>;
L_0x55d0c606f680 .functor AND 1, L_0x55d0c606fb20, L_0x55d0c606fc50, C4<1>, C4<1>;
L_0x55d0c606f790 .functor AND 1, L_0x55d0c606fb20, L_0x55d0c606fd80, C4<1>, C4<1>;
L_0x55d0c606f850 .functor AND 1, L_0x55d0c606fc50, L_0x55d0c606fd80, C4<1>, C4<1>;
L_0x55d0c606f8c0 .functor OR 1, L_0x55d0c606f680, L_0x55d0c606f790, C4<0>, C4<0>;
L_0x55d0c606fa10 .functor OR 1, L_0x55d0c606f850, L_0x55d0c606f8c0, C4<0>, C4<0>;
v0x55d0c4ad3680_0 .net "a", 0 0, L_0x55d0c606fb20;  1 drivers
v0x55d0c4ad3720_0 .net "b", 0 0, L_0x55d0c606fc50;  1 drivers
v0x55d0c4adb240_0 .net "ca", 0 0, L_0x55d0c606fa10;  1 drivers
v0x55d0c4aba2b0_0 .net "cin", 0 0, L_0x55d0c606fd80;  1 drivers
v0x55d0c4aba370_0 .net "sum", 0 0, L_0x55d0c606f5c0;  1 drivers
v0x55d0c4aca950_0 .net "w1", 0 0, L_0x55d0c606f160;  1 drivers
v0x55d0c4acaa10_0 .net "w2", 0 0, L_0x55d0c606f680;  1 drivers
v0x55d0c4ac20c0_0 .net "w3", 0 0, L_0x55d0c606f790;  1 drivers
v0x55d0c4ac2180_0 .net "w4", 0 0, L_0x55d0c606f850;  1 drivers
v0x55d0c4ab1960_0 .net "w5", 0 0, L_0x55d0c606f8c0;  1 drivers
S_0x55d0c53cc930 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53ce950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c606feb0 .functor XOR 1, L_0x55d0c6070390, L_0x55d0c60704c0, C4<0>, C4<0>;
L_0x55d0c606ff20 .functor XOR 1, L_0x55d0c606feb0, L_0x55d0c60705f0, C4<0>, C4<0>;
L_0x55d0c606ff90 .functor AND 1, L_0x55d0c6070390, L_0x55d0c60704c0, C4<1>, C4<1>;
L_0x55d0c6070000 .functor AND 1, L_0x55d0c6070390, L_0x55d0c60705f0, C4<1>, C4<1>;
L_0x55d0c60700c0 .functor AND 1, L_0x55d0c60704c0, L_0x55d0c60705f0, C4<1>, C4<1>;
L_0x55d0c6070130 .functor OR 1, L_0x55d0c606ff90, L_0x55d0c6070000, C4<0>, C4<0>;
L_0x55d0c6070280 .functor OR 1, L_0x55d0c60700c0, L_0x55d0c6070130, C4<0>, C4<0>;
v0x55d0c4ab9520_0 .net "a", 0 0, L_0x55d0c6070390;  1 drivers
v0x55d0c4ab95e0_0 .net "b", 0 0, L_0x55d0c60704c0;  1 drivers
v0x55d0c4a63810_0 .net "ca", 0 0, L_0x55d0c6070280;  1 drivers
v0x55d0c4a855f0_0 .net "cin", 0 0, L_0x55d0c60705f0;  1 drivers
v0x55d0c4a856b0_0 .net "sum", 0 0, L_0x55d0c606ff20;  1 drivers
v0x55d0c4a95e40_0 .net "w1", 0 0, L_0x55d0c606feb0;  1 drivers
v0x55d0c4a95f00_0 .net "w2", 0 0, L_0x55d0c606ff90;  1 drivers
v0x55d0c4a9dc50_0 .net "w3", 0 0, L_0x55d0c6070000;  1 drivers
v0x55d0c4a9dd10_0 .net "w4", 0 0, L_0x55d0c60700c0;  1 drivers
v0x55d0c4a8d5a0_0 .net "w5", 0 0, L_0x55d0c6070130;  1 drivers
S_0x55d0c53ca7e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53ce950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6070760 .functor XOR 1, L_0x55d0c6070d30, L_0x55d0c6070e60, C4<0>, C4<0>;
L_0x55d0c60707d0 .functor XOR 1, L_0x55d0c6070760, L_0x55d0c6070fe0, C4<0>, C4<0>;
L_0x55d0c6070890 .functor AND 1, L_0x55d0c6070d30, L_0x55d0c6070e60, C4<1>, C4<1>;
L_0x55d0c60709a0 .functor AND 1, L_0x55d0c6070d30, L_0x55d0c6070fe0, C4<1>, C4<1>;
L_0x55d0c6070a60 .functor AND 1, L_0x55d0c6070e60, L_0x55d0c6070fe0, C4<1>, C4<1>;
L_0x55d0c6070ad0 .functor OR 1, L_0x55d0c6070890, L_0x55d0c60709a0, C4<0>, C4<0>;
L_0x55d0c6070c20 .functor OR 1, L_0x55d0c6070a60, L_0x55d0c6070ad0, C4<0>, C4<0>;
v0x55d0c4a950b0_0 .net "a", 0 0, L_0x55d0c6070d30;  1 drivers
v0x55d0c4a95150_0 .net "b", 0 0, L_0x55d0c6070e60;  1 drivers
v0x55d0c4a74120_0 .net "ca", 0 0, L_0x55d0c6070c20;  1 drivers
v0x55d0c4a847c0_0 .net "cin", 0 0, L_0x55d0c6070fe0;  1 drivers
v0x55d0c4a84880_0 .net "sum", 0 0, L_0x55d0c60707d0;  1 drivers
v0x55d0c4a7bf30_0 .net "w1", 0 0, L_0x55d0c6070760;  1 drivers
v0x55d0c4a7bff0_0 .net "w2", 0 0, L_0x55d0c6070890;  1 drivers
v0x55d0c4a6b7d0_0 .net "w3", 0 0, L_0x55d0c60709a0;  1 drivers
v0x55d0c4a6b890_0 .net "w4", 0 0, L_0x55d0c6070a60;  1 drivers
v0x55d0c4a73440_0 .net "w5", 0 0, L_0x55d0c6070ad0;  1 drivers
S_0x55d0c53c3790 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53ce950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6071110 .functor XOR 1, L_0x55d0c60715b0, L_0x55d0c6071770, C4<0>, C4<0>;
L_0x55d0c6071180 .functor XOR 1, L_0x55d0c6071110, L_0x55d0c6071930, C4<0>, C4<0>;
L_0x55d0c60711f0 .functor AND 1, L_0x55d0c60715b0, L_0x55d0c6071770, C4<1>, C4<1>;
L_0x55d0c6071260 .functor AND 1, L_0x55d0c60715b0, L_0x55d0c6071930, C4<1>, C4<1>;
L_0x55d0c6071320 .functor AND 1, L_0x55d0c6071770, L_0x55d0c6071930, C4<1>, C4<1>;
L_0x55d0c6071390 .functor OR 1, L_0x55d0c60711f0, L_0x55d0c6071260, C4<0>, C4<0>;
L_0x55d0c60714a0 .functor OR 1, L_0x55d0c6071320, L_0x55d0c6071390, C4<0>, C4<0>;
v0x55d0c4a40db0_0 .net "a", 0 0, L_0x55d0c60715b0;  1 drivers
v0x55d0c4a40e70_0 .net "b", 0 0, L_0x55d0c6071770;  1 drivers
v0x55d0c4a62a10_0 .net "ca", 0 0, L_0x55d0c60714a0;  1 drivers
v0x55d0c4a62ab0_0 .net "cin", 0 0, L_0x55d0c6071930;  1 drivers
v0x55d0c4a51600_0 .net "sum", 0 0, L_0x55d0c6071180;  1 drivers
v0x55d0c4a516c0_0 .net "w1", 0 0, L_0x55d0c6071110;  1 drivers
v0x55d0c4a59410_0 .net "w2", 0 0, L_0x55d0c60711f0;  1 drivers
v0x55d0c4a594d0_0 .net "w3", 0 0, L_0x55d0c6071260;  1 drivers
v0x55d0c4a48cb0_0 .net "w4", 0 0, L_0x55d0c6071320;  1 drivers
v0x55d0c4a50870_0 .net "w5", 0 0, L_0x55d0c6071390;  1 drivers
S_0x55d0c53c87d0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c53df0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5381fd0_0 .net "a", 15 0, L_0x55d0c607e010;  1 drivers
v0x55d0c53820b0_0 .net "b", 15 0, L_0x55d0c607e100;  1 drivers
v0x55d0c53807d0_0 .net "ca", 15 0, L_0x55d0c607de80;  1 drivers
v0x55d0c5380890_0 .net "cin", 15 0, L_0x55d0c607e1f0;  1 drivers
v0x55d0c53803f0_0 .net "sum", 15 0, L_0x55d0c607dd40;  1 drivers
L_0x55d0c60781b0 .part L_0x55d0c607e010, 0, 8;
L_0x55d0c6078250 .part L_0x55d0c607e100, 0, 8;
L_0x55d0c60782f0 .part L_0x55d0c607e1f0, 0, 8;
L_0x55d0c607da70 .part L_0x55d0c607e010, 8, 8;
L_0x55d0c607db60 .part L_0x55d0c607e100, 8, 8;
L_0x55d0c607dc50 .part L_0x55d0c607e1f0, 8, 8;
L_0x55d0c607dd40 .concat8 [ 8 8 0 0], L_0x55d0c6077ee0, L_0x55d0c607d7a0;
L_0x55d0c607de80 .concat8 [ 8 8 0 0], L_0x55d0c6078020, L_0x55d0c607d8e0;
S_0x55d0c53c83f0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c53c87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c489fc80_0 .net "a", 7 0, L_0x55d0c60781b0;  1 drivers
v0x55d0c48973f0_0 .net "b", 7 0, L_0x55d0c6078250;  1 drivers
v0x55d0c4886c90_0 .net "ca", 7 0, L_0x55d0c6078020;  1 drivers
v0x55d0c4886d50_0 .net "cin", 7 0, L_0x55d0c60782f0;  1 drivers
v0x55d0c488e850_0 .net "sum", 7 0, L_0x55d0c6077ee0;  1 drivers
L_0x55d0c6075240 .part L_0x55d0c60781b0, 0, 4;
L_0x55d0c60752e0 .part L_0x55d0c6078250, 0, 4;
L_0x55d0c6075380 .part L_0x55d0c60782f0, 0, 4;
L_0x55d0c6077bd0 .part L_0x55d0c60781b0, 4, 4;
L_0x55d0c6077cc0 .part L_0x55d0c6078250, 4, 4;
L_0x55d0c6077db0 .part L_0x55d0c60782f0, 4, 4;
L_0x55d0c6077ee0 .concat8 [ 4 4 0 0], L_0x55d0c6075030, L_0x55d0c60779c0;
L_0x55d0c6078020 .concat8 [ 4 4 0 0], L_0x55d0c60750d0, L_0x55d0c6077a60;
S_0x55d0c53c3370 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c53c83f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4966600_0 .net "a", 3 0, L_0x55d0c6075240;  1 drivers
v0x55d0c4955ea0_0 .net "b", 3 0, L_0x55d0c60752e0;  1 drivers
v0x55d0c495da60_0 .net "ca", 3 0, L_0x55d0c60750d0;  1 drivers
v0x55d0c495db20_0 .net "cin", 3 0, L_0x55d0c6075380;  1 drivers
v0x55d0c492b480_0 .net "sum", 3 0, L_0x55d0c6075030;  1 drivers
L_0x55d0c6072ff0 .part L_0x55d0c6075240, 0, 1;
L_0x55d0c6073120 .part L_0x55d0c60752e0, 0, 1;
L_0x55d0c6073250 .part L_0x55d0c6075380, 0, 1;
L_0x55d0c6073860 .part L_0x55d0c6075240, 1, 1;
L_0x55d0c6073990 .part L_0x55d0c60752e0, 1, 1;
L_0x55d0c6073ac0 .part L_0x55d0c6075380, 1, 1;
L_0x55d0c6074200 .part L_0x55d0c6075240, 2, 1;
L_0x55d0c6074330 .part L_0x55d0c60752e0, 2, 1;
L_0x55d0c60744b0 .part L_0x55d0c6075380, 2, 1;
L_0x55d0c6074a80 .part L_0x55d0c6075240, 3, 1;
L_0x55d0c6074c40 .part L_0x55d0c60752e0, 3, 1;
L_0x55d0c6074e00 .part L_0x55d0c6075380, 3, 1;
L_0x55d0c6075030 .concat8 [ 1 1 1 1], L_0x55d0c6072ad0, L_0x55d0c60733f0, L_0x55d0c6073ca0, L_0x55d0c6074650;
L_0x55d0c60750d0 .concat8 [ 1 1 1 1], L_0x55d0c6072ee0, L_0x55d0c6073750, L_0x55d0c60740f0, L_0x55d0c6074970;
S_0x55d0c53c6bf0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53c3370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6071af0 .functor XOR 1, L_0x55d0c6072ff0, L_0x55d0c6073120, C4<0>, C4<0>;
L_0x55d0c6072ad0 .functor XOR 1, L_0x55d0c6071af0, L_0x55d0c6073250, C4<0>, C4<0>;
L_0x55d0c6072b90 .functor AND 1, L_0x55d0c6072ff0, L_0x55d0c6073120, C4<1>, C4<1>;
L_0x55d0c6072ca0 .functor AND 1, L_0x55d0c6072ff0, L_0x55d0c6073250, C4<1>, C4<1>;
L_0x55d0c6072d60 .functor AND 1, L_0x55d0c6073120, L_0x55d0c6073250, C4<1>, C4<1>;
L_0x55d0c6072dd0 .functor OR 1, L_0x55d0c6072b90, L_0x55d0c6072ca0, C4<0>, C4<0>;
L_0x55d0c6072ee0 .functor OR 1, L_0x55d0c6072d60, L_0x55d0c6072dd0, C4<0>, C4<0>;
v0x55d0c49f97d0_0 .net "a", 0 0, L_0x55d0c6072ff0;  1 drivers
v0x55d0c49f9870_0 .net "b", 0 0, L_0x55d0c6073120;  1 drivers
v0x55d0c49f0f40_0 .net "ca", 0 0, L_0x55d0c6072ee0;  1 drivers
v0x55d0c49f0fe0_0 .net "cin", 0 0, L_0x55d0c6073250;  1 drivers
v0x55d0c49e07e0_0 .net "sum", 0 0, L_0x55d0c6072ad0;  1 drivers
v0x55d0c49e83a0_0 .net "w1", 0 0, L_0x55d0c6071af0;  1 drivers
v0x55d0c49e8460_0 .net "w2", 0 0, L_0x55d0c6072b90;  1 drivers
v0x55d0c49b5dc0_0 .net "w3", 0 0, L_0x55d0c6072ca0;  1 drivers
v0x55d0c49b5e80_0 .net "w4", 0 0, L_0x55d0c6072d60;  1 drivers
v0x55d0c49d7a20_0 .net "w5", 0 0, L_0x55d0c6072dd0;  1 drivers
S_0x55d0c53c6810 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53c3370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6073380 .functor XOR 1, L_0x55d0c6073860, L_0x55d0c6073990, C4<0>, C4<0>;
L_0x55d0c60733f0 .functor XOR 1, L_0x55d0c6073380, L_0x55d0c6073ac0, C4<0>, C4<0>;
L_0x55d0c6073460 .functor AND 1, L_0x55d0c6073860, L_0x55d0c6073990, C4<1>, C4<1>;
L_0x55d0c60734d0 .functor AND 1, L_0x55d0c6073860, L_0x55d0c6073ac0, C4<1>, C4<1>;
L_0x55d0c6073590 .functor AND 1, L_0x55d0c6073990, L_0x55d0c6073ac0, C4<1>, C4<1>;
L_0x55d0c6073600 .functor OR 1, L_0x55d0c6073460, L_0x55d0c60734d0, C4<0>, C4<0>;
L_0x55d0c6073750 .functor OR 1, L_0x55d0c6073590, L_0x55d0c6073600, C4<0>, C4<0>;
v0x55d0c49c6610_0 .net "a", 0 0, L_0x55d0c6073860;  1 drivers
v0x55d0c49c66b0_0 .net "b", 0 0, L_0x55d0c6073990;  1 drivers
v0x55d0c49ce420_0 .net "ca", 0 0, L_0x55d0c6073750;  1 drivers
v0x55d0c49bdcc0_0 .net "cin", 0 0, L_0x55d0c6073ac0;  1 drivers
v0x55d0c49bdd80_0 .net "sum", 0 0, L_0x55d0c60733f0;  1 drivers
v0x55d0c49c5880_0 .net "w1", 0 0, L_0x55d0c6073380;  1 drivers
v0x55d0c49c5940_0 .net "w2", 0 0, L_0x55d0c6073460;  1 drivers
v0x55d0c49a48f0_0 .net "w3", 0 0, L_0x55d0c60734d0;  1 drivers
v0x55d0c49a49b0_0 .net "w4", 0 0, L_0x55d0c6073590;  1 drivers
v0x55d0c49b4f90_0 .net "w5", 0 0, L_0x55d0c6073600;  1 drivers
S_0x55d0c53c5010 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53c3370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6073c30 .functor XOR 1, L_0x55d0c6074200, L_0x55d0c6074330, C4<0>, C4<0>;
L_0x55d0c6073ca0 .functor XOR 1, L_0x55d0c6073c30, L_0x55d0c60744b0, C4<0>, C4<0>;
L_0x55d0c6073d60 .functor AND 1, L_0x55d0c6074200, L_0x55d0c6074330, C4<1>, C4<1>;
L_0x55d0c6073e70 .functor AND 1, L_0x55d0c6074200, L_0x55d0c60744b0, C4<1>, C4<1>;
L_0x55d0c6073f30 .functor AND 1, L_0x55d0c6074330, L_0x55d0c60744b0, C4<1>, C4<1>;
L_0x55d0c6073fa0 .functor OR 1, L_0x55d0c6073d60, L_0x55d0c6073e70, C4<0>, C4<0>;
L_0x55d0c60740f0 .functor OR 1, L_0x55d0c6073f30, L_0x55d0c6073fa0, C4<0>, C4<0>;
v0x55d0c49ac700_0 .net "a", 0 0, L_0x55d0c6074200;  1 drivers
v0x55d0c49ac7a0_0 .net "b", 0 0, L_0x55d0c6074330;  1 drivers
v0x55d0c499bfa0_0 .net "ca", 0 0, L_0x55d0c60740f0;  1 drivers
v0x55d0c499c060_0 .net "cin", 0 0, L_0x55d0c60744b0;  1 drivers
v0x55d0c49a3b60_0 .net "sum", 0 0, L_0x55d0c6073ca0;  1 drivers
v0x55d0c49a3c20_0 .net "w1", 0 0, L_0x55d0c6073c30;  1 drivers
v0x55d0c494dee0_0 .net "w2", 0 0, L_0x55d0c6073d60;  1 drivers
v0x55d0c494dfa0_0 .net "w3", 0 0, L_0x55d0c6073e70;  1 drivers
v0x55d0c496fcc0_0 .net "w4", 0 0, L_0x55d0c6073f30;  1 drivers
v0x55d0c496fd80_0 .net "w5", 0 0, L_0x55d0c6073fa0;  1 drivers
S_0x55d0c53c4c30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53c3370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60745e0 .functor XOR 1, L_0x55d0c6074a80, L_0x55d0c6074c40, C4<0>, C4<0>;
L_0x55d0c6074650 .functor XOR 1, L_0x55d0c60745e0, L_0x55d0c6074e00, C4<0>, C4<0>;
L_0x55d0c60746c0 .functor AND 1, L_0x55d0c6074a80, L_0x55d0c6074c40, C4<1>, C4<1>;
L_0x55d0c6074730 .functor AND 1, L_0x55d0c6074a80, L_0x55d0c6074e00, C4<1>, C4<1>;
L_0x55d0c60747f0 .functor AND 1, L_0x55d0c6074c40, L_0x55d0c6074e00, C4<1>, C4<1>;
L_0x55d0c6074860 .functor OR 1, L_0x55d0c60746c0, L_0x55d0c6074730, C4<0>, C4<0>;
L_0x55d0c6074970 .functor OR 1, L_0x55d0c60747f0, L_0x55d0c6074860, C4<0>, C4<0>;
v0x55d0c4980510_0 .net "a", 0 0, L_0x55d0c6074a80;  1 drivers
v0x55d0c49805d0_0 .net "b", 0 0, L_0x55d0c6074c40;  1 drivers
v0x55d0c4988320_0 .net "ca", 0 0, L_0x55d0c6074970;  1 drivers
v0x55d0c49883e0_0 .net "cin", 0 0, L_0x55d0c6074e00;  1 drivers
v0x55d0c4977bc0_0 .net "sum", 0 0, L_0x55d0c6074650;  1 drivers
v0x55d0c4977c80_0 .net "w1", 0 0, L_0x55d0c60745e0;  1 drivers
v0x55d0c497f780_0 .net "w2", 0 0, L_0x55d0c60746c0;  1 drivers
v0x55d0c497f840_0 .net "w3", 0 0, L_0x55d0c6074730;  1 drivers
v0x55d0c495e7f0_0 .net "w4", 0 0, L_0x55d0c60747f0;  1 drivers
v0x55d0c496ee90_0 .net "w5", 0 0, L_0x55d0c6074860;  1 drivers
S_0x55d0c53c2ff0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c53c83f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c48b9110_0 .net "a", 3 0, L_0x55d0c6077bd0;  1 drivers
v0x55d0c48a89b0_0 .net "b", 3 0, L_0x55d0c6077cc0;  1 drivers
v0x55d0c48b0570_0 .net "ca", 3 0, L_0x55d0c6077a60;  1 drivers
v0x55d0c48b0630_0 .net "cin", 3 0, L_0x55d0c6077db0;  1 drivers
v0x55d0c488f5e0_0 .net "sum", 3 0, L_0x55d0c60779c0;  1 drivers
L_0x55d0c6075980 .part L_0x55d0c6077bd0, 0, 1;
L_0x55d0c6075ab0 .part L_0x55d0c6077cc0, 0, 1;
L_0x55d0c6075be0 .part L_0x55d0c6077db0, 0, 1;
L_0x55d0c60761f0 .part L_0x55d0c6077bd0, 1, 1;
L_0x55d0c6076320 .part L_0x55d0c6077cc0, 1, 1;
L_0x55d0c6076450 .part L_0x55d0c6077db0, 1, 1;
L_0x55d0c6076b90 .part L_0x55d0c6077bd0, 2, 1;
L_0x55d0c6076cc0 .part L_0x55d0c6077cc0, 2, 1;
L_0x55d0c6076e40 .part L_0x55d0c6077db0, 2, 1;
L_0x55d0c6077410 .part L_0x55d0c6077bd0, 3, 1;
L_0x55d0c60775d0 .part L_0x55d0c6077cc0, 3, 1;
L_0x55d0c6077790 .part L_0x55d0c6077db0, 3, 1;
L_0x55d0c60779c0 .concat8 [ 1 1 1 1], L_0x55d0c6075420, L_0x55d0c6075d80, L_0x55d0c6076630, L_0x55d0c6076fe0;
L_0x55d0c6077a60 .concat8 [ 1 1 1 1], L_0x55d0c6075870, L_0x55d0c60760e0, L_0x55d0c6076a80, L_0x55d0c6077300;
S_0x55d0c53bbb10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53c2ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6074fc0 .functor XOR 1, L_0x55d0c6075980, L_0x55d0c6075ab0, C4<0>, C4<0>;
L_0x55d0c6075420 .functor XOR 1, L_0x55d0c6074fc0, L_0x55d0c6075be0, C4<0>, C4<0>;
L_0x55d0c60754e0 .functor AND 1, L_0x55d0c6075980, L_0x55d0c6075ab0, C4<1>, C4<1>;
L_0x55d0c60755f0 .functor AND 1, L_0x55d0c6075980, L_0x55d0c6075be0, C4<1>, C4<1>;
L_0x55d0c60756b0 .functor AND 1, L_0x55d0c6075ab0, L_0x55d0c6075be0, C4<1>, C4<1>;
L_0x55d0c6075720 .functor OR 1, L_0x55d0c60754e0, L_0x55d0c60755f0, C4<0>, C4<0>;
L_0x55d0c6075870 .functor OR 1, L_0x55d0c60756b0, L_0x55d0c6075720, C4<0>, C4<0>;
v0x55d0c494d0e0_0 .net "a", 0 0, L_0x55d0c6075980;  1 drivers
v0x55d0c494d180_0 .net "b", 0 0, L_0x55d0c6075ab0;  1 drivers
v0x55d0c493bcd0_0 .net "ca", 0 0, L_0x55d0c6075870;  1 drivers
v0x55d0c4943ae0_0 .net "cin", 0 0, L_0x55d0c6075be0;  1 drivers
v0x55d0c4943ba0_0 .net "sum", 0 0, L_0x55d0c6075420;  1 drivers
v0x55d0c4933380_0 .net "w1", 0 0, L_0x55d0c6074fc0;  1 drivers
v0x55d0c4933440_0 .net "w2", 0 0, L_0x55d0c60754e0;  1 drivers
v0x55d0c493af40_0 .net "w3", 0 0, L_0x55d0c60755f0;  1 drivers
v0x55d0c493b000_0 .net "w4", 0 0, L_0x55d0c60756b0;  1 drivers
v0x55d0c4919fb0_0 .net "w5", 0 0, L_0x55d0c6075720;  1 drivers
S_0x55d0c53c0b50 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53c2ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6075d10 .functor XOR 1, L_0x55d0c60761f0, L_0x55d0c6076320, C4<0>, C4<0>;
L_0x55d0c6075d80 .functor XOR 1, L_0x55d0c6075d10, L_0x55d0c6076450, C4<0>, C4<0>;
L_0x55d0c6075df0 .functor AND 1, L_0x55d0c60761f0, L_0x55d0c6076320, C4<1>, C4<1>;
L_0x55d0c6075e60 .functor AND 1, L_0x55d0c60761f0, L_0x55d0c6076450, C4<1>, C4<1>;
L_0x55d0c6075f20 .functor AND 1, L_0x55d0c6076320, L_0x55d0c6076450, C4<1>, C4<1>;
L_0x55d0c6075f90 .functor OR 1, L_0x55d0c6075df0, L_0x55d0c6075e60, C4<0>, C4<0>;
L_0x55d0c60760e0 .functor OR 1, L_0x55d0c6075f20, L_0x55d0c6075f90, C4<0>, C4<0>;
v0x55d0c492a650_0 .net "a", 0 0, L_0x55d0c60761f0;  1 drivers
v0x55d0c492a710_0 .net "b", 0 0, L_0x55d0c6076320;  1 drivers
v0x55d0c4921dc0_0 .net "ca", 0 0, L_0x55d0c60760e0;  1 drivers
v0x55d0c4921e80_0 .net "cin", 0 0, L_0x55d0c6076450;  1 drivers
v0x55d0c4911660_0 .net "sum", 0 0, L_0x55d0c6075d80;  1 drivers
v0x55d0c4911720_0 .net "w1", 0 0, L_0x55d0c6075d10;  1 drivers
v0x55d0c4919220_0 .net "w2", 0 0, L_0x55d0c6075df0;  1 drivers
v0x55d0c49192e0_0 .net "w3", 0 0, L_0x55d0c6075e60;  1 drivers
v0x55d0c48c3510_0 .net "w4", 0 0, L_0x55d0c6075f20;  1 drivers
v0x55d0c48e52f0_0 .net "w5", 0 0, L_0x55d0c6075f90;  1 drivers
S_0x55d0c53c0770 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53c2ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60765c0 .functor XOR 1, L_0x55d0c6076b90, L_0x55d0c6076cc0, C4<0>, C4<0>;
L_0x55d0c6076630 .functor XOR 1, L_0x55d0c60765c0, L_0x55d0c6076e40, C4<0>, C4<0>;
L_0x55d0c60766f0 .functor AND 1, L_0x55d0c6076b90, L_0x55d0c6076cc0, C4<1>, C4<1>;
L_0x55d0c6076800 .functor AND 1, L_0x55d0c6076b90, L_0x55d0c6076e40, C4<1>, C4<1>;
L_0x55d0c60768c0 .functor AND 1, L_0x55d0c6076cc0, L_0x55d0c6076e40, C4<1>, C4<1>;
L_0x55d0c6076930 .functor OR 1, L_0x55d0c60766f0, L_0x55d0c6076800, C4<0>, C4<0>;
L_0x55d0c6076a80 .functor OR 1, L_0x55d0c60768c0, L_0x55d0c6076930, C4<0>, C4<0>;
v0x55d0c48f5b40_0 .net "a", 0 0, L_0x55d0c6076b90;  1 drivers
v0x55d0c48f5be0_0 .net "b", 0 0, L_0x55d0c6076cc0;  1 drivers
v0x55d0c48fd950_0 .net "ca", 0 0, L_0x55d0c6076a80;  1 drivers
v0x55d0c48ed1f0_0 .net "cin", 0 0, L_0x55d0c6076e40;  1 drivers
v0x55d0c48ed2b0_0 .net "sum", 0 0, L_0x55d0c6076630;  1 drivers
v0x55d0c48f4db0_0 .net "w1", 0 0, L_0x55d0c60765c0;  1 drivers
v0x55d0c48f4e70_0 .net "w2", 0 0, L_0x55d0c60766f0;  1 drivers
v0x55d0c48d3e20_0 .net "w3", 0 0, L_0x55d0c6076800;  1 drivers
v0x55d0c48d3ec0_0 .net "w4", 0 0, L_0x55d0c60768c0;  1 drivers
v0x55d0c48e4570_0 .net "w5", 0 0, L_0x55d0c6076930;  1 drivers
S_0x55d0c53bb6f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53c2ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6076f70 .functor XOR 1, L_0x55d0c6077410, L_0x55d0c60775d0, C4<0>, C4<0>;
L_0x55d0c6076fe0 .functor XOR 1, L_0x55d0c6076f70, L_0x55d0c6077790, C4<0>, C4<0>;
L_0x55d0c6077050 .functor AND 1, L_0x55d0c6077410, L_0x55d0c60775d0, C4<1>, C4<1>;
L_0x55d0c60770c0 .functor AND 1, L_0x55d0c6077410, L_0x55d0c6077790, C4<1>, C4<1>;
L_0x55d0c6077180 .functor AND 1, L_0x55d0c60775d0, L_0x55d0c6077790, C4<1>, C4<1>;
L_0x55d0c60771f0 .functor OR 1, L_0x55d0c6077050, L_0x55d0c60770c0, C4<0>, C4<0>;
L_0x55d0c6077300 .functor OR 1, L_0x55d0c6077180, L_0x55d0c60771f0, C4<0>, C4<0>;
v0x55d0c48dbc30_0 .net "a", 0 0, L_0x55d0c6077410;  1 drivers
v0x55d0c48dbcf0_0 .net "b", 0 0, L_0x55d0c60775d0;  1 drivers
v0x55d0c48cb4d0_0 .net "ca", 0 0, L_0x55d0c6077300;  1 drivers
v0x55d0c48cb570_0 .net "cin", 0 0, L_0x55d0c6077790;  1 drivers
v0x55d0c48d3090_0 .net "sum", 0 0, L_0x55d0c6076fe0;  1 drivers
v0x55d0c48a0ab0_0 .net "w1", 0 0, L_0x55d0c6076f70;  1 drivers
v0x55d0c48a0b70_0 .net "w2", 0 0, L_0x55d0c6077050;  1 drivers
v0x55d0c48c2710_0 .net "w3", 0 0, L_0x55d0c60770c0;  1 drivers
v0x55d0c48c27d0_0 .net "w4", 0 0, L_0x55d0c6077180;  1 drivers
v0x55d0c48b13b0_0 .net "w5", 0 0, L_0x55d0c60771f0;  1 drivers
S_0x55d0c53bef70 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c53c87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5383bb0_0 .net "a", 7 0, L_0x55d0c607da70;  1 drivers
v0x55d0c5383c90_0 .net "b", 7 0, L_0x55d0c607db60;  1 drivers
v0x55d0c537eb30_0 .net "ca", 7 0, L_0x55d0c607d8e0;  1 drivers
v0x55d0c537ebd0_0 .net "cin", 7 0, L_0x55d0c607dc50;  1 drivers
v0x55d0c53823b0_0 .net "sum", 7 0, L_0x55d0c607d7a0;  1 drivers
L_0x55d0c607ab00 .part L_0x55d0c607da70, 0, 4;
L_0x55d0c607aba0 .part L_0x55d0c607db60, 0, 4;
L_0x55d0c607ac40 .part L_0x55d0c607dc50, 0, 4;
L_0x55d0c607d490 .part L_0x55d0c607da70, 4, 4;
L_0x55d0c607d580 .part L_0x55d0c607db60, 4, 4;
L_0x55d0c607d670 .part L_0x55d0c607dc50, 4, 4;
L_0x55d0c607d7a0 .concat8 [ 4 4 0 0], L_0x55d0c607a8f0, L_0x55d0c607d280;
L_0x55d0c607d8e0 .concat8 [ 4 4 0 0], L_0x55d0c607a990, L_0x55d0c607d320;
S_0x55d0c53beb90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c53bef70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c53a3cf0_0 .net "a", 3 0, L_0x55d0c607ab00;  1 drivers
v0x55d0c53a3df0_0 .net "b", 3 0, L_0x55d0c607aba0;  1 drivers
v0x55d0c53a24f0_0 .net "ca", 3 0, L_0x55d0c607a990;  1 drivers
v0x55d0c53a25e0_0 .net "cin", 3 0, L_0x55d0c607ac40;  1 drivers
v0x55d0c53a2110_0 .net "sum", 3 0, L_0x55d0c607a8f0;  1 drivers
L_0x55d0c60788b0 .part L_0x55d0c607ab00, 0, 1;
L_0x55d0c60789e0 .part L_0x55d0c607aba0, 0, 1;
L_0x55d0c6078b10 .part L_0x55d0c607ac40, 0, 1;
L_0x55d0c6079120 .part L_0x55d0c607ab00, 1, 1;
L_0x55d0c6079250 .part L_0x55d0c607aba0, 1, 1;
L_0x55d0c6079380 .part L_0x55d0c607ac40, 1, 1;
L_0x55d0c6079ac0 .part L_0x55d0c607ab00, 2, 1;
L_0x55d0c6079bf0 .part L_0x55d0c607aba0, 2, 1;
L_0x55d0c6079d70 .part L_0x55d0c607ac40, 2, 1;
L_0x55d0c607a340 .part L_0x55d0c607ab00, 3, 1;
L_0x55d0c607a500 .part L_0x55d0c607aba0, 3, 1;
L_0x55d0c607a6c0 .part L_0x55d0c607ac40, 3, 1;
L_0x55d0c607a8f0 .concat8 [ 1 1 1 1], L_0x55d0c6078390, L_0x55d0c6078cb0, L_0x55d0c6079560, L_0x55d0c6079f10;
L_0x55d0c607a990 .concat8 [ 1 1 1 1], L_0x55d0c60787a0, L_0x55d0c6079010, L_0x55d0c60799b0, L_0x55d0c607a230;
S_0x55d0c53bd390 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53beb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6077950 .functor XOR 1, L_0x55d0c60788b0, L_0x55d0c60789e0, C4<0>, C4<0>;
L_0x55d0c6078390 .functor XOR 1, L_0x55d0c6077950, L_0x55d0c6078b10, C4<0>, C4<0>;
L_0x55d0c6078450 .functor AND 1, L_0x55d0c60788b0, L_0x55d0c60789e0, C4<1>, C4<1>;
L_0x55d0c6078560 .functor AND 1, L_0x55d0c60788b0, L_0x55d0c6078b10, C4<1>, C4<1>;
L_0x55d0c6078620 .functor AND 1, L_0x55d0c60789e0, L_0x55d0c6078b10, C4<1>, C4<1>;
L_0x55d0c6078690 .functor OR 1, L_0x55d0c6078450, L_0x55d0c6078560, C4<0>, C4<0>;
L_0x55d0c60787a0 .functor OR 1, L_0x55d0c6078620, L_0x55d0c6078690, C4<0>, C4<0>;
v0x55d0c53bcfb0_0 .net "a", 0 0, L_0x55d0c60788b0;  1 drivers
v0x55d0c53bd050_0 .net "b", 0 0, L_0x55d0c60789e0;  1 drivers
v0x55d0c53bb370_0 .net "ca", 0 0, L_0x55d0c60787a0;  1 drivers
v0x55d0c53bb440_0 .net "cin", 0 0, L_0x55d0c6078b10;  1 drivers
v0x55d0c53b93b0_0 .net "sum", 0 0, L_0x55d0c6078390;  1 drivers
v0x55d0c53b3030_0 .net "w1", 0 0, L_0x55d0c6077950;  1 drivers
v0x55d0c53b30f0_0 .net "w2", 0 0, L_0x55d0c6078450;  1 drivers
v0x55d0c53b8070_0 .net "w3", 0 0, L_0x55d0c6078560;  1 drivers
v0x55d0c53b8110_0 .net "w4", 0 0, L_0x55d0c6078620;  1 drivers
v0x55d0c53b7c90_0 .net "w5", 0 0, L_0x55d0c6078690;  1 drivers
S_0x55d0c53b2c10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53beb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6078c40 .functor XOR 1, L_0x55d0c6079120, L_0x55d0c6079250, C4<0>, C4<0>;
L_0x55d0c6078cb0 .functor XOR 1, L_0x55d0c6078c40, L_0x55d0c6079380, C4<0>, C4<0>;
L_0x55d0c6078d20 .functor AND 1, L_0x55d0c6079120, L_0x55d0c6079250, C4<1>, C4<1>;
L_0x55d0c6078d90 .functor AND 1, L_0x55d0c6079120, L_0x55d0c6079380, C4<1>, C4<1>;
L_0x55d0c6078e50 .functor AND 1, L_0x55d0c6079250, L_0x55d0c6079380, C4<1>, C4<1>;
L_0x55d0c6078ec0 .functor OR 1, L_0x55d0c6078d20, L_0x55d0c6078d90, C4<0>, C4<0>;
L_0x55d0c6079010 .functor OR 1, L_0x55d0c6078e50, L_0x55d0c6078ec0, C4<0>, C4<0>;
v0x55d0c53b6490_0 .net "a", 0 0, L_0x55d0c6079120;  1 drivers
v0x55d0c53b6550_0 .net "b", 0 0, L_0x55d0c6079250;  1 drivers
v0x55d0c53b60b0_0 .net "ca", 0 0, L_0x55d0c6079010;  1 drivers
v0x55d0c53b6180_0 .net "cin", 0 0, L_0x55d0c6079380;  1 drivers
v0x55d0c53b48b0_0 .net "sum", 0 0, L_0x55d0c6078cb0;  1 drivers
v0x55d0c53b44d0_0 .net "w1", 0 0, L_0x55d0c6078c40;  1 drivers
v0x55d0c53b4590_0 .net "w2", 0 0, L_0x55d0c6078d20;  1 drivers
v0x55d0c53b2890_0 .net "w3", 0 0, L_0x55d0c6078d90;  1 drivers
v0x55d0c53b2950_0 .net "w4", 0 0, L_0x55d0c6078e50;  1 drivers
v0x55d0c53ab3b0_0 .net "w5", 0 0, L_0x55d0c6078ec0;  1 drivers
S_0x55d0c53b03f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53beb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60794f0 .functor XOR 1, L_0x55d0c6079ac0, L_0x55d0c6079bf0, C4<0>, C4<0>;
L_0x55d0c6079560 .functor XOR 1, L_0x55d0c60794f0, L_0x55d0c6079d70, C4<0>, C4<0>;
L_0x55d0c6079620 .functor AND 1, L_0x55d0c6079ac0, L_0x55d0c6079bf0, C4<1>, C4<1>;
L_0x55d0c6079730 .functor AND 1, L_0x55d0c6079ac0, L_0x55d0c6079d70, C4<1>, C4<1>;
L_0x55d0c60797f0 .functor AND 1, L_0x55d0c6079bf0, L_0x55d0c6079d70, C4<1>, C4<1>;
L_0x55d0c6079860 .functor OR 1, L_0x55d0c6079620, L_0x55d0c6079730, C4<0>, C4<0>;
L_0x55d0c60799b0 .functor OR 1, L_0x55d0c60797f0, L_0x55d0c6079860, C4<0>, C4<0>;
v0x55d0c53b0010_0 .net "a", 0 0, L_0x55d0c6079ac0;  1 drivers
v0x55d0c53b00b0_0 .net "b", 0 0, L_0x55d0c6079bf0;  1 drivers
v0x55d0c53aaf90_0 .net "ca", 0 0, L_0x55d0c60799b0;  1 drivers
v0x55d0c53ab060_0 .net "cin", 0 0, L_0x55d0c6079d70;  1 drivers
v0x55d0c53ae810_0 .net "sum", 0 0, L_0x55d0c6079560;  1 drivers
v0x55d0c53ae430_0 .net "w1", 0 0, L_0x55d0c60794f0;  1 drivers
v0x55d0c53ae4f0_0 .net "w2", 0 0, L_0x55d0c6079620;  1 drivers
v0x55d0c53acc30_0 .net "w3", 0 0, L_0x55d0c6079730;  1 drivers
v0x55d0c53accd0_0 .net "w4", 0 0, L_0x55d0c60797f0;  1 drivers
v0x55d0c53ac850_0 .net "w5", 0 0, L_0x55d0c6079860;  1 drivers
S_0x55d0c53aac10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53beb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6079ea0 .functor XOR 1, L_0x55d0c607a340, L_0x55d0c607a500, C4<0>, C4<0>;
L_0x55d0c6079f10 .functor XOR 1, L_0x55d0c6079ea0, L_0x55d0c607a6c0, C4<0>, C4<0>;
L_0x55d0c6079f80 .functor AND 1, L_0x55d0c607a340, L_0x55d0c607a500, C4<1>, C4<1>;
L_0x55d0c6079ff0 .functor AND 1, L_0x55d0c607a340, L_0x55d0c607a6c0, C4<1>, C4<1>;
L_0x55d0c607a0b0 .functor AND 1, L_0x55d0c607a500, L_0x55d0c607a6c0, C4<1>, C4<1>;
L_0x55d0c607a120 .functor OR 1, L_0x55d0c6079f80, L_0x55d0c6079ff0, C4<0>, C4<0>;
L_0x55d0c607a230 .functor OR 1, L_0x55d0c607a0b0, L_0x55d0c607a120, C4<0>, C4<0>;
v0x55d0c53a8a30_0 .net "a", 0 0, L_0x55d0c607a340;  1 drivers
v0x55d0c53a8af0_0 .net "b", 0 0, L_0x55d0c607a500;  1 drivers
v0x55d0c53a0c70_0 .net "ca", 0 0, L_0x55d0c607a230;  1 drivers
v0x55d0c53a0d40_0 .net "cin", 0 0, L_0x55d0c607a6c0;  1 drivers
v0x55d0c53a5cb0_0 .net "sum", 0 0, L_0x55d0c6079f10;  1 drivers
v0x55d0c53a58d0_0 .net "w1", 0 0, L_0x55d0c6079ea0;  1 drivers
v0x55d0c53a5990_0 .net "w2", 0 0, L_0x55d0c6079f80;  1 drivers
v0x55d0c53a0850_0 .net "w3", 0 0, L_0x55d0c6079ff0;  1 drivers
v0x55d0c53a0910_0 .net "w4", 0 0, L_0x55d0c607a0b0;  1 drivers
v0x55d0c53a40d0_0 .net "w5", 0 0, L_0x55d0c607a120;  1 drivers
S_0x55d0c53a04d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c53bef70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5385fa0_0 .net "a", 3 0, L_0x55d0c607d490;  1 drivers
v0x55d0c53860a0_0 .net "b", 3 0, L_0x55d0c607d580;  1 drivers
v0x55d0c537ef50_0 .net "ca", 3 0, L_0x55d0c607d320;  1 drivers
v0x55d0c537f040_0 .net "cin", 3 0, L_0x55d0c607d670;  1 drivers
v0x55d0c5383f90_0 .net "sum", 3 0, L_0x55d0c607d280;  1 drivers
L_0x55d0c607b240 .part L_0x55d0c607d490, 0, 1;
L_0x55d0c607b370 .part L_0x55d0c607d580, 0, 1;
L_0x55d0c607b4a0 .part L_0x55d0c607d670, 0, 1;
L_0x55d0c607bab0 .part L_0x55d0c607d490, 1, 1;
L_0x55d0c607bbe0 .part L_0x55d0c607d580, 1, 1;
L_0x55d0c607bd10 .part L_0x55d0c607d670, 1, 1;
L_0x55d0c607c450 .part L_0x55d0c607d490, 2, 1;
L_0x55d0c607c580 .part L_0x55d0c607d580, 2, 1;
L_0x55d0c607c700 .part L_0x55d0c607d670, 2, 1;
L_0x55d0c607ccd0 .part L_0x55d0c607d490, 3, 1;
L_0x55d0c607ce90 .part L_0x55d0c607d580, 3, 1;
L_0x55d0c607d050 .part L_0x55d0c607d670, 3, 1;
L_0x55d0c607d280 .concat8 [ 1 1 1 1], L_0x55d0c607ace0, L_0x55d0c607b640, L_0x55d0c607bef0, L_0x55d0c607c8a0;
L_0x55d0c607d320 .concat8 [ 1 1 1 1], L_0x55d0c607b130, L_0x55d0c607b9a0, L_0x55d0c607c340, L_0x55d0c607cbc0;
S_0x55d0c5398ff0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53a04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c607a880 .functor XOR 1, L_0x55d0c607b240, L_0x55d0c607b370, C4<0>, C4<0>;
L_0x55d0c607ace0 .functor XOR 1, L_0x55d0c607a880, L_0x55d0c607b4a0, C4<0>, C4<0>;
L_0x55d0c607ada0 .functor AND 1, L_0x55d0c607b240, L_0x55d0c607b370, C4<1>, C4<1>;
L_0x55d0c607aeb0 .functor AND 1, L_0x55d0c607b240, L_0x55d0c607b4a0, C4<1>, C4<1>;
L_0x55d0c607af70 .functor AND 1, L_0x55d0c607b370, L_0x55d0c607b4a0, C4<1>, C4<1>;
L_0x55d0c607afe0 .functor OR 1, L_0x55d0c607ada0, L_0x55d0c607aeb0, C4<0>, C4<0>;
L_0x55d0c607b130 .functor OR 1, L_0x55d0c607af70, L_0x55d0c607afe0, C4<0>, C4<0>;
v0x55d0c539e030_0 .net "a", 0 0, L_0x55d0c607b240;  1 drivers
v0x55d0c539e0d0_0 .net "b", 0 0, L_0x55d0c607b370;  1 drivers
v0x55d0c539dc50_0 .net "ca", 0 0, L_0x55d0c607b130;  1 drivers
v0x55d0c539dd20_0 .net "cin", 0 0, L_0x55d0c607b4a0;  1 drivers
v0x55d0c5398bd0_0 .net "sum", 0 0, L_0x55d0c607ace0;  1 drivers
v0x55d0c539c450_0 .net "w1", 0 0, L_0x55d0c607a880;  1 drivers
v0x55d0c539c510_0 .net "w2", 0 0, L_0x55d0c607ada0;  1 drivers
v0x55d0c539c070_0 .net "w3", 0 0, L_0x55d0c607aeb0;  1 drivers
v0x55d0c539c110_0 .net "w4", 0 0, L_0x55d0c607af70;  1 drivers
v0x55d0c539a870_0 .net "w5", 0 0, L_0x55d0c607afe0;  1 drivers
S_0x55d0c539a490 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53a04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c607b5d0 .functor XOR 1, L_0x55d0c607bab0, L_0x55d0c607bbe0, C4<0>, C4<0>;
L_0x55d0c607b640 .functor XOR 1, L_0x55d0c607b5d0, L_0x55d0c607bd10, C4<0>, C4<0>;
L_0x55d0c607b6b0 .functor AND 1, L_0x55d0c607bab0, L_0x55d0c607bbe0, C4<1>, C4<1>;
L_0x55d0c607b720 .functor AND 1, L_0x55d0c607bab0, L_0x55d0c607bd10, C4<1>, C4<1>;
L_0x55d0c607b7e0 .functor AND 1, L_0x55d0c607bbe0, L_0x55d0c607bd10, C4<1>, C4<1>;
L_0x55d0c607b850 .functor OR 1, L_0x55d0c607b6b0, L_0x55d0c607b720, C4<0>, C4<0>;
L_0x55d0c607b9a0 .functor OR 1, L_0x55d0c607b7e0, L_0x55d0c607b850, C4<0>, C4<0>;
v0x55d0c5398850_0 .net "a", 0 0, L_0x55d0c607bab0;  1 drivers
v0x55d0c5398910_0 .net "b", 0 0, L_0x55d0c607bbe0;  1 drivers
v0x55d0c5396890_0 .net "ca", 0 0, L_0x55d0c607b9a0;  1 drivers
v0x55d0c5396960_0 .net "cin", 0 0, L_0x55d0c607bd10;  1 drivers
v0x55d0c5390510_0 .net "sum", 0 0, L_0x55d0c607b640;  1 drivers
v0x55d0c5395550_0 .net "w1", 0 0, L_0x55d0c607b5d0;  1 drivers
v0x55d0c5395610_0 .net "w2", 0 0, L_0x55d0c607b6b0;  1 drivers
v0x55d0c5395170_0 .net "w3", 0 0, L_0x55d0c607b720;  1 drivers
v0x55d0c5395230_0 .net "w4", 0 0, L_0x55d0c607b7e0;  1 drivers
v0x55d0c53900f0_0 .net "w5", 0 0, L_0x55d0c607b850;  1 drivers
S_0x55d0c5393970 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53a04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c607be80 .functor XOR 1, L_0x55d0c607c450, L_0x55d0c607c580, C4<0>, C4<0>;
L_0x55d0c607bef0 .functor XOR 1, L_0x55d0c607be80, L_0x55d0c607c700, C4<0>, C4<0>;
L_0x55d0c607bfb0 .functor AND 1, L_0x55d0c607c450, L_0x55d0c607c580, C4<1>, C4<1>;
L_0x55d0c607c0c0 .functor AND 1, L_0x55d0c607c450, L_0x55d0c607c700, C4<1>, C4<1>;
L_0x55d0c607c180 .functor AND 1, L_0x55d0c607c580, L_0x55d0c607c700, C4<1>, C4<1>;
L_0x55d0c607c1f0 .functor OR 1, L_0x55d0c607bfb0, L_0x55d0c607c0c0, C4<0>, C4<0>;
L_0x55d0c607c340 .functor OR 1, L_0x55d0c607c180, L_0x55d0c607c1f0, C4<0>, C4<0>;
v0x55d0c5393590_0 .net "a", 0 0, L_0x55d0c607c450;  1 drivers
v0x55d0c5393630_0 .net "b", 0 0, L_0x55d0c607c580;  1 drivers
v0x55d0c5391d90_0 .net "ca", 0 0, L_0x55d0c607c340;  1 drivers
v0x55d0c5391e60_0 .net "cin", 0 0, L_0x55d0c607c700;  1 drivers
v0x55d0c53919b0_0 .net "sum", 0 0, L_0x55d0c607bef0;  1 drivers
v0x55d0c538fd70_0 .net "w1", 0 0, L_0x55d0c607be80;  1 drivers
v0x55d0c538fe30_0 .net "w2", 0 0, L_0x55d0c607bfb0;  1 drivers
v0x55d0c5388890_0 .net "w3", 0 0, L_0x55d0c607c0c0;  1 drivers
v0x55d0c5388930_0 .net "w4", 0 0, L_0x55d0c607c180;  1 drivers
v0x55d0c538d8d0_0 .net "w5", 0 0, L_0x55d0c607c1f0;  1 drivers
S_0x55d0c538d4f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53a04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c607c830 .functor XOR 1, L_0x55d0c607ccd0, L_0x55d0c607ce90, C4<0>, C4<0>;
L_0x55d0c607c8a0 .functor XOR 1, L_0x55d0c607c830, L_0x55d0c607d050, C4<0>, C4<0>;
L_0x55d0c607c910 .functor AND 1, L_0x55d0c607ccd0, L_0x55d0c607ce90, C4<1>, C4<1>;
L_0x55d0c607c980 .functor AND 1, L_0x55d0c607ccd0, L_0x55d0c607d050, C4<1>, C4<1>;
L_0x55d0c607ca40 .functor AND 1, L_0x55d0c607ce90, L_0x55d0c607d050, C4<1>, C4<1>;
L_0x55d0c607cab0 .functor OR 1, L_0x55d0c607c910, L_0x55d0c607c980, C4<0>, C4<0>;
L_0x55d0c607cbc0 .functor OR 1, L_0x55d0c607ca40, L_0x55d0c607cab0, C4<0>, C4<0>;
v0x55d0c5388470_0 .net "a", 0 0, L_0x55d0c607ccd0;  1 drivers
v0x55d0c5388530_0 .net "b", 0 0, L_0x55d0c607ce90;  1 drivers
v0x55d0c538bcf0_0 .net "ca", 0 0, L_0x55d0c607cbc0;  1 drivers
v0x55d0c538bdc0_0 .net "cin", 0 0, L_0x55d0c607d050;  1 drivers
v0x55d0c538b910_0 .net "sum", 0 0, L_0x55d0c607c8a0;  1 drivers
v0x55d0c538a110_0 .net "w1", 0 0, L_0x55d0c607c830;  1 drivers
v0x55d0c538a1d0_0 .net "w2", 0 0, L_0x55d0c607c910;  1 drivers
v0x55d0c5389d30_0 .net "w3", 0 0, L_0x55d0c607c980;  1 drivers
v0x55d0c5389df0_0 .net "w4", 0 0, L_0x55d0c607ca40;  1 drivers
v0x55d0c53880f0_0 .net "w5", 0 0, L_0x55d0c607cab0;  1 drivers
S_0x55d0c5378b50 .scope module, "a_14" "SixtyfourBA" 3 70, 5 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395c020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c516dc10_0 .net/2u *"_s2", 0 0, L_0x7f868395c020;  1 drivers
L_0x7f868395c068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c516dd10_0 .net/2u *"_s6", 0 0, L_0x7f868395c068;  1 drivers
v0x55d0c516bc50_0 .net "a", 64 0, L_0x55d0c607e880;  alias, 1 drivers
v0x55d0c516bd20_0 .net "b", 64 0, L_0x55d0c60adbb0;  1 drivers
v0x55d0c51658d0_0 .net "ca", 64 0, L_0x55d0c60ad9d0;  alias, 1 drivers
v0x55d0c516a910_0 .net "cin", 64 0, L_0x55d0c607ea10;  alias, 1 drivers
v0x55d0c516a9d0_0 .net "sum", 64 0, L_0x55d0c60ad840;  alias, 1 drivers
L_0x55d0c60961b0 .part L_0x55d0c607e880, 0, 32;
L_0x55d0c60962e0 .part L_0x55d0c60adbb0, 0, 32;
L_0x55d0c6096380 .part L_0x55d0c607ea10, 0, 32;
L_0x55d0c60ad610 .part L_0x55d0c607e880, 32, 32;
L_0x55d0c60ad6b0 .part L_0x55d0c60adbb0, 32, 32;
L_0x55d0c60ad7a0 .part L_0x55d0c607ea10, 32, 32;
L_0x55d0c60ad840 .concat8 [ 32 32 1 0], L_0x55d0c6095ee0, L_0x55d0c60ad340, L_0x7f868395c068;
L_0x55d0c60ad9d0 .concat8 [ 1 32 32 0], L_0x7f868395c020, L_0x55d0c6096020, L_0x55d0c60ad480;
S_0x55d0c5378770 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c5378b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c52760e0_0 .net "a", 31 0, L_0x55d0c60961b0;  1 drivers
v0x55d0c52761e0_0 .net "b", 31 0, L_0x55d0c60962e0;  1 drivers
v0x55d0c5275d00_0 .net "ca", 31 0, L_0x55d0c6096020;  1 drivers
v0x55d0c5275da0_0 .net "cin", 31 0, L_0x55d0c6096380;  1 drivers
v0x55d0c5274500_0 .net "sum", 31 0, L_0x55d0c6095ee0;  1 drivers
L_0x55d0c608a4f0 .part L_0x55d0c60961b0, 0, 16;
L_0x55d0c608a590 .part L_0x55d0c60962e0, 0, 16;
L_0x55d0c608a630 .part L_0x55d0c6096380, 0, 16;
L_0x55d0c6095c10 .part L_0x55d0c60961b0, 16, 16;
L_0x55d0c6095d00 .part L_0x55d0c60962e0, 16, 16;
L_0x55d0c6095df0 .part L_0x55d0c6096380, 16, 16;
L_0x55d0c6095ee0 .concat8 [ 16 16 0 0], L_0x55d0c608a220, L_0x55d0c6095940;
L_0x55d0c6096020 .concat8 [ 16 16 0 0], L_0x55d0c608a360, L_0x55d0c6095a80;
S_0x55d0c5376b30 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5378770;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c52f8cc0_0 .net "a", 15 0, L_0x55d0c608a4f0;  1 drivers
v0x55d0c52f8da0_0 .net "b", 15 0, L_0x55d0c608a590;  1 drivers
v0x55d0c52f88e0_0 .net "ca", 15 0, L_0x55d0c608a360;  1 drivers
v0x55d0c52f89a0_0 .net "cin", 15 0, L_0x55d0c608a630;  1 drivers
v0x55d0c52f3860_0 .net "sum", 15 0, L_0x55d0c608a220;  1 drivers
L_0x55d0c6084690 .part L_0x55d0c608a4f0, 0, 8;
L_0x55d0c6084730 .part L_0x55d0c608a590, 0, 8;
L_0x55d0c60847d0 .part L_0x55d0c608a630, 0, 8;
L_0x55d0c6089f50 .part L_0x55d0c608a4f0, 8, 8;
L_0x55d0c608a040 .part L_0x55d0c608a590, 8, 8;
L_0x55d0c608a130 .part L_0x55d0c608a630, 8, 8;
L_0x55d0c608a220 .concat8 [ 8 8 0 0], L_0x55d0c60843c0, L_0x55d0c6089c80;
L_0x55d0c608a360 .concat8 [ 8 8 0 0], L_0x55d0c6084500, L_0x55d0c6089dc0;
S_0x55d0c5374b70 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5376b30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5339d40_0 .net "a", 7 0, L_0x55d0c6084690;  1 drivers
v0x55d0c5339e20_0 .net "b", 7 0, L_0x55d0c6084730;  1 drivers
v0x55d0c5339960_0 .net "ca", 7 0, L_0x55d0c6084500;  1 drivers
v0x55d0c5339a30_0 .net "cin", 7 0, L_0x55d0c60847d0;  1 drivers
v0x55d0c5337d20_0 .net "sum", 7 0, L_0x55d0c60843c0;  1 drivers
L_0x55d0c6081720 .part L_0x55d0c6084690, 0, 4;
L_0x55d0c60817c0 .part L_0x55d0c6084730, 0, 4;
L_0x55d0c6081860 .part L_0x55d0c60847d0, 0, 4;
L_0x55d0c60840b0 .part L_0x55d0c6084690, 4, 4;
L_0x55d0c60841a0 .part L_0x55d0c6084730, 4, 4;
L_0x55d0c6084290 .part L_0x55d0c60847d0, 4, 4;
L_0x55d0c60843c0 .concat8 [ 4 4 0 0], L_0x55d0c6081510, L_0x55d0c6083ea0;
L_0x55d0c6084500 .concat8 [ 4 4 0 0], L_0x55d0c60815b0, L_0x55d0c6083f40;
S_0x55d0c536e7f0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5374b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5352560_0 .net "a", 3 0, L_0x55d0c6081720;  1 drivers
v0x55d0c5352660_0 .net "b", 3 0, L_0x55d0c60817c0;  1 drivers
v0x55d0c53575a0_0 .net "ca", 3 0, L_0x55d0c60815b0;  1 drivers
v0x55d0c5357690_0 .net "cin", 3 0, L_0x55d0c6081860;  1 drivers
v0x55d0c53571c0_0 .net "sum", 3 0, L_0x55d0c6081510;  1 drivers
L_0x55d0c607f4d0 .part L_0x55d0c6081720, 0, 1;
L_0x55d0c607f600 .part L_0x55d0c60817c0, 0, 1;
L_0x55d0c607f730 .part L_0x55d0c6081860, 0, 1;
L_0x55d0c607fd40 .part L_0x55d0c6081720, 1, 1;
L_0x55d0c607fe70 .part L_0x55d0c60817c0, 1, 1;
L_0x55d0c607ffa0 .part L_0x55d0c6081860, 1, 1;
L_0x55d0c60806e0 .part L_0x55d0c6081720, 2, 1;
L_0x55d0c6080810 .part L_0x55d0c60817c0, 2, 1;
L_0x55d0c6080990 .part L_0x55d0c6081860, 2, 1;
L_0x55d0c6080f60 .part L_0x55d0c6081720, 3, 1;
L_0x55d0c6081120 .part L_0x55d0c60817c0, 3, 1;
L_0x55d0c60812e0 .part L_0x55d0c6081860, 3, 1;
L_0x55d0c6081510 .concat8 [ 1 1 1 1], L_0x55d0c607efb0, L_0x55d0c607f8d0, L_0x55d0c6080180, L_0x55d0c6080b30;
L_0x55d0c60815b0 .concat8 [ 1 1 1 1], L_0x55d0c607f3c0, L_0x55d0c607fc30, L_0x55d0c60805d0, L_0x55d0c6080e50;
S_0x55d0c5373830 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c536e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c607d210 .functor XOR 1, L_0x55d0c607f4d0, L_0x55d0c607f600, C4<0>, C4<0>;
L_0x55d0c607efb0 .functor XOR 1, L_0x55d0c607d210, L_0x55d0c607f730, C4<0>, C4<0>;
L_0x55d0c607f070 .functor AND 1, L_0x55d0c607f4d0, L_0x55d0c607f600, C4<1>, C4<1>;
L_0x55d0c607f180 .functor AND 1, L_0x55d0c607f4d0, L_0x55d0c607f730, C4<1>, C4<1>;
L_0x55d0c607f240 .functor AND 1, L_0x55d0c607f600, L_0x55d0c607f730, C4<1>, C4<1>;
L_0x55d0c607f2b0 .functor OR 1, L_0x55d0c607f070, L_0x55d0c607f180, C4<0>, C4<0>;
L_0x55d0c607f3c0 .functor OR 1, L_0x55d0c607f240, L_0x55d0c607f2b0, C4<0>, C4<0>;
v0x55d0c5373450_0 .net "a", 0 0, L_0x55d0c607f4d0;  1 drivers
v0x55d0c53734f0_0 .net "b", 0 0, L_0x55d0c607f600;  1 drivers
v0x55d0c536e3d0_0 .net "ca", 0 0, L_0x55d0c607f3c0;  1 drivers
v0x55d0c536e4a0_0 .net "cin", 0 0, L_0x55d0c607f730;  1 drivers
v0x55d0c5371c50_0 .net "sum", 0 0, L_0x55d0c607efb0;  1 drivers
v0x55d0c5371d40_0 .net "w1", 0 0, L_0x55d0c607d210;  1 drivers
v0x55d0c5371870_0 .net "w2", 0 0, L_0x55d0c607f070;  1 drivers
v0x55d0c5371910_0 .net "w3", 0 0, L_0x55d0c607f180;  1 drivers
v0x55d0c5370070_0 .net "w4", 0 0, L_0x55d0c607f240;  1 drivers
v0x55d0c5370130_0 .net "w5", 0 0, L_0x55d0c607f2b0;  1 drivers
S_0x55d0c536fc90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c536e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c607f860 .functor XOR 1, L_0x55d0c607fd40, L_0x55d0c607fe70, C4<0>, C4<0>;
L_0x55d0c607f8d0 .functor XOR 1, L_0x55d0c607f860, L_0x55d0c607ffa0, C4<0>, C4<0>;
L_0x55d0c607f940 .functor AND 1, L_0x55d0c607fd40, L_0x55d0c607fe70, C4<1>, C4<1>;
L_0x55d0c607f9b0 .functor AND 1, L_0x55d0c607fd40, L_0x55d0c607ffa0, C4<1>, C4<1>;
L_0x55d0c607fa70 .functor AND 1, L_0x55d0c607fe70, L_0x55d0c607ffa0, C4<1>, C4<1>;
L_0x55d0c607fae0 .functor OR 1, L_0x55d0c607f940, L_0x55d0c607f9b0, C4<0>, C4<0>;
L_0x55d0c607fc30 .functor OR 1, L_0x55d0c607fa70, L_0x55d0c607fae0, C4<0>, C4<0>;
v0x55d0c536e050_0 .net "a", 0 0, L_0x55d0c607fd40;  1 drivers
v0x55d0c536e0f0_0 .net "b", 0 0, L_0x55d0c607fe70;  1 drivers
v0x55d0c5366b70_0 .net "ca", 0 0, L_0x55d0c607fc30;  1 drivers
v0x55d0c5366c40_0 .net "cin", 0 0, L_0x55d0c607ffa0;  1 drivers
v0x55d0c536bbb0_0 .net "sum", 0 0, L_0x55d0c607f8d0;  1 drivers
v0x55d0c536b7d0_0 .net "w1", 0 0, L_0x55d0c607f860;  1 drivers
v0x55d0c536b890_0 .net "w2", 0 0, L_0x55d0c607f940;  1 drivers
v0x55d0c5366750_0 .net "w3", 0 0, L_0x55d0c607f9b0;  1 drivers
v0x55d0c53667f0_0 .net "w4", 0 0, L_0x55d0c607fa70;  1 drivers
v0x55d0c5369fd0_0 .net "w5", 0 0, L_0x55d0c607fae0;  1 drivers
S_0x55d0c5369bf0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c536e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6080110 .functor XOR 1, L_0x55d0c60806e0, L_0x55d0c6080810, C4<0>, C4<0>;
L_0x55d0c6080180 .functor XOR 1, L_0x55d0c6080110, L_0x55d0c6080990, C4<0>, C4<0>;
L_0x55d0c6080240 .functor AND 1, L_0x55d0c60806e0, L_0x55d0c6080810, C4<1>, C4<1>;
L_0x55d0c6080350 .functor AND 1, L_0x55d0c60806e0, L_0x55d0c6080990, C4<1>, C4<1>;
L_0x55d0c6080410 .functor AND 1, L_0x55d0c6080810, L_0x55d0c6080990, C4<1>, C4<1>;
L_0x55d0c6080480 .functor OR 1, L_0x55d0c6080240, L_0x55d0c6080350, C4<0>, C4<0>;
L_0x55d0c60805d0 .functor OR 1, L_0x55d0c6080410, L_0x55d0c6080480, C4<0>, C4<0>;
v0x55d0c53683f0_0 .net "a", 0 0, L_0x55d0c60806e0;  1 drivers
v0x55d0c5368490_0 .net "b", 0 0, L_0x55d0c6080810;  1 drivers
v0x55d0c5368010_0 .net "ca", 0 0, L_0x55d0c60805d0;  1 drivers
v0x55d0c53680e0_0 .net "cin", 0 0, L_0x55d0c6080990;  1 drivers
v0x55d0c524e820_0 .net "sum", 0 0, L_0x55d0c6080180;  1 drivers
v0x55d0c524e200_0 .net "w1", 0 0, L_0x55d0c6080110;  1 drivers
v0x55d0c524e2c0_0 .net "w2", 0 0, L_0x55d0c6080240;  1 drivers
v0x55d0c535a1e0_0 .net "w3", 0 0, L_0x55d0c6080350;  1 drivers
v0x55d0c535a280_0 .net "w4", 0 0, L_0x55d0c6080410;  1 drivers
v0x55d0c535f220_0 .net "w5", 0 0, L_0x55d0c6080480;  1 drivers
S_0x55d0c535ee40 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c536e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6080ac0 .functor XOR 1, L_0x55d0c6080f60, L_0x55d0c6081120, C4<0>, C4<0>;
L_0x55d0c6080b30 .functor XOR 1, L_0x55d0c6080ac0, L_0x55d0c60812e0, C4<0>, C4<0>;
L_0x55d0c6080ba0 .functor AND 1, L_0x55d0c6080f60, L_0x55d0c6081120, C4<1>, C4<1>;
L_0x55d0c6080c10 .functor AND 1, L_0x55d0c6080f60, L_0x55d0c60812e0, C4<1>, C4<1>;
L_0x55d0c6080cd0 .functor AND 1, L_0x55d0c6081120, L_0x55d0c60812e0, C4<1>, C4<1>;
L_0x55d0c6080d40 .functor OR 1, L_0x55d0c6080ba0, L_0x55d0c6080c10, C4<0>, C4<0>;
L_0x55d0c6080e50 .functor OR 1, L_0x55d0c6080cd0, L_0x55d0c6080d40, C4<0>, C4<0>;
v0x55d0c5359dc0_0 .net "a", 0 0, L_0x55d0c6080f60;  1 drivers
v0x55d0c5359e80_0 .net "b", 0 0, L_0x55d0c6081120;  1 drivers
v0x55d0c535d640_0 .net "ca", 0 0, L_0x55d0c6080e50;  1 drivers
v0x55d0c535d710_0 .net "cin", 0 0, L_0x55d0c60812e0;  1 drivers
v0x55d0c535d260_0 .net "sum", 0 0, L_0x55d0c6080b30;  1 drivers
v0x55d0c535ba60_0 .net "w1", 0 0, L_0x55d0c6080ac0;  1 drivers
v0x55d0c535bb20_0 .net "w2", 0 0, L_0x55d0c6080ba0;  1 drivers
v0x55d0c535b680_0 .net "w3", 0 0, L_0x55d0c6080c10;  1 drivers
v0x55d0c535b740_0 .net "w4", 0 0, L_0x55d0c6080cd0;  1 drivers
v0x55d0c5359a40_0 .net "w5", 0 0, L_0x55d0c6080d40;  1 drivers
S_0x55d0c5352140 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5374b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c53380a0_0 .net "a", 3 0, L_0x55d0c60840b0;  1 drivers
v0x55d0c53381a0_0 .net "b", 3 0, L_0x55d0c60841a0;  1 drivers
v0x55d0c533b920_0 .net "ca", 3 0, L_0x55d0c6083f40;  1 drivers
v0x55d0c533ba10_0 .net "cin", 3 0, L_0x55d0c6084290;  1 drivers
v0x55d0c533b540_0 .net "sum", 3 0, L_0x55d0c6083ea0;  1 drivers
L_0x55d0c6081e60 .part L_0x55d0c60840b0, 0, 1;
L_0x55d0c6081f90 .part L_0x55d0c60841a0, 0, 1;
L_0x55d0c60820c0 .part L_0x55d0c6084290, 0, 1;
L_0x55d0c60826d0 .part L_0x55d0c60840b0, 1, 1;
L_0x55d0c6082800 .part L_0x55d0c60841a0, 1, 1;
L_0x55d0c6082930 .part L_0x55d0c6084290, 1, 1;
L_0x55d0c6083070 .part L_0x55d0c60840b0, 2, 1;
L_0x55d0c60831a0 .part L_0x55d0c60841a0, 2, 1;
L_0x55d0c6083320 .part L_0x55d0c6084290, 2, 1;
L_0x55d0c60838f0 .part L_0x55d0c60840b0, 3, 1;
L_0x55d0c6083ab0 .part L_0x55d0c60841a0, 3, 1;
L_0x55d0c6083c70 .part L_0x55d0c6084290, 3, 1;
L_0x55d0c6083ea0 .concat8 [ 1 1 1 1], L_0x55d0c6081900, L_0x55d0c6082260, L_0x55d0c6082b10, L_0x55d0c60834c0;
L_0x55d0c6083f40 .concat8 [ 1 1 1 1], L_0x55d0c6081d50, L_0x55d0c60825c0, L_0x55d0c6082f60, L_0x55d0c60837e0;
S_0x55d0c53559c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5352140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60814a0 .functor XOR 1, L_0x55d0c6081e60, L_0x55d0c6081f90, C4<0>, C4<0>;
L_0x55d0c6081900 .functor XOR 1, L_0x55d0c60814a0, L_0x55d0c60820c0, C4<0>, C4<0>;
L_0x55d0c60819c0 .functor AND 1, L_0x55d0c6081e60, L_0x55d0c6081f90, C4<1>, C4<1>;
L_0x55d0c6081ad0 .functor AND 1, L_0x55d0c6081e60, L_0x55d0c60820c0, C4<1>, C4<1>;
L_0x55d0c6081b90 .functor AND 1, L_0x55d0c6081f90, L_0x55d0c60820c0, C4<1>, C4<1>;
L_0x55d0c6081c00 .functor OR 1, L_0x55d0c60819c0, L_0x55d0c6081ad0, C4<0>, C4<0>;
L_0x55d0c6081d50 .functor OR 1, L_0x55d0c6081b90, L_0x55d0c6081c00, C4<0>, C4<0>;
v0x55d0c53555e0_0 .net "a", 0 0, L_0x55d0c6081e60;  1 drivers
v0x55d0c5355680_0 .net "b", 0 0, L_0x55d0c6081f90;  1 drivers
v0x55d0c5353de0_0 .net "ca", 0 0, L_0x55d0c6081d50;  1 drivers
v0x55d0c5353eb0_0 .net "cin", 0 0, L_0x55d0c60820c0;  1 drivers
v0x55d0c5353a00_0 .net "sum", 0 0, L_0x55d0c6081900;  1 drivers
v0x55d0c5351dc0_0 .net "w1", 0 0, L_0x55d0c60814a0;  1 drivers
v0x55d0c5351e80_0 .net "w2", 0 0, L_0x55d0c60819c0;  1 drivers
v0x55d0c534fe00_0 .net "w3", 0 0, L_0x55d0c6081ad0;  1 drivers
v0x55d0c534fea0_0 .net "w4", 0 0, L_0x55d0c6081b90;  1 drivers
v0x55d0c5349a80_0 .net "w5", 0 0, L_0x55d0c6081c00;  1 drivers
S_0x55d0c534eac0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5352140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60821f0 .functor XOR 1, L_0x55d0c60826d0, L_0x55d0c6082800, C4<0>, C4<0>;
L_0x55d0c6082260 .functor XOR 1, L_0x55d0c60821f0, L_0x55d0c6082930, C4<0>, C4<0>;
L_0x55d0c60822d0 .functor AND 1, L_0x55d0c60826d0, L_0x55d0c6082800, C4<1>, C4<1>;
L_0x55d0c6082340 .functor AND 1, L_0x55d0c60826d0, L_0x55d0c6082930, C4<1>, C4<1>;
L_0x55d0c6082400 .functor AND 1, L_0x55d0c6082800, L_0x55d0c6082930, C4<1>, C4<1>;
L_0x55d0c6082470 .functor OR 1, L_0x55d0c60822d0, L_0x55d0c6082340, C4<0>, C4<0>;
L_0x55d0c60825c0 .functor OR 1, L_0x55d0c6082400, L_0x55d0c6082470, C4<0>, C4<0>;
v0x55d0c534e6e0_0 .net "a", 0 0, L_0x55d0c60826d0;  1 drivers
v0x55d0c534e7a0_0 .net "b", 0 0, L_0x55d0c6082800;  1 drivers
v0x55d0c5349660_0 .net "ca", 0 0, L_0x55d0c60825c0;  1 drivers
v0x55d0c5349730_0 .net "cin", 0 0, L_0x55d0c6082930;  1 drivers
v0x55d0c534cee0_0 .net "sum", 0 0, L_0x55d0c6082260;  1 drivers
v0x55d0c534cb00_0 .net "w1", 0 0, L_0x55d0c60821f0;  1 drivers
v0x55d0c534cbc0_0 .net "w2", 0 0, L_0x55d0c60822d0;  1 drivers
v0x55d0c534b300_0 .net "w3", 0 0, L_0x55d0c6082340;  1 drivers
v0x55d0c534b3c0_0 .net "w4", 0 0, L_0x55d0c6082400;  1 drivers
v0x55d0c534af20_0 .net "w5", 0 0, L_0x55d0c6082470;  1 drivers
S_0x55d0c53492e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5352140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6082aa0 .functor XOR 1, L_0x55d0c6083070, L_0x55d0c60831a0, C4<0>, C4<0>;
L_0x55d0c6082b10 .functor XOR 1, L_0x55d0c6082aa0, L_0x55d0c6083320, C4<0>, C4<0>;
L_0x55d0c6082bd0 .functor AND 1, L_0x55d0c6083070, L_0x55d0c60831a0, C4<1>, C4<1>;
L_0x55d0c6082ce0 .functor AND 1, L_0x55d0c6083070, L_0x55d0c6083320, C4<1>, C4<1>;
L_0x55d0c6082da0 .functor AND 1, L_0x55d0c60831a0, L_0x55d0c6083320, C4<1>, C4<1>;
L_0x55d0c6082e10 .functor OR 1, L_0x55d0c6082bd0, L_0x55d0c6082ce0, C4<0>, C4<0>;
L_0x55d0c6082f60 .functor OR 1, L_0x55d0c6082da0, L_0x55d0c6082e10, C4<0>, C4<0>;
v0x55d0c5341e00_0 .net "a", 0 0, L_0x55d0c6083070;  1 drivers
v0x55d0c5341ea0_0 .net "b", 0 0, L_0x55d0c60831a0;  1 drivers
v0x55d0c5346e40_0 .net "ca", 0 0, L_0x55d0c6082f60;  1 drivers
v0x55d0c5346f10_0 .net "cin", 0 0, L_0x55d0c6083320;  1 drivers
v0x55d0c5346a60_0 .net "sum", 0 0, L_0x55d0c6082b10;  1 drivers
v0x55d0c53419e0_0 .net "w1", 0 0, L_0x55d0c6082aa0;  1 drivers
v0x55d0c5341aa0_0 .net "w2", 0 0, L_0x55d0c6082bd0;  1 drivers
v0x55d0c5345260_0 .net "w3", 0 0, L_0x55d0c6082ce0;  1 drivers
v0x55d0c5345300_0 .net "w4", 0 0, L_0x55d0c6082da0;  1 drivers
v0x55d0c5344e80_0 .net "w5", 0 0, L_0x55d0c6082e10;  1 drivers
S_0x55d0c5343680 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5352140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6083450 .functor XOR 1, L_0x55d0c60838f0, L_0x55d0c6083ab0, C4<0>, C4<0>;
L_0x55d0c60834c0 .functor XOR 1, L_0x55d0c6083450, L_0x55d0c6083c70, C4<0>, C4<0>;
L_0x55d0c6083530 .functor AND 1, L_0x55d0c60838f0, L_0x55d0c6083ab0, C4<1>, C4<1>;
L_0x55d0c60835a0 .functor AND 1, L_0x55d0c60838f0, L_0x55d0c6083c70, C4<1>, C4<1>;
L_0x55d0c6083660 .functor AND 1, L_0x55d0c6083ab0, L_0x55d0c6083c70, C4<1>, C4<1>;
L_0x55d0c60836d0 .functor OR 1, L_0x55d0c6083530, L_0x55d0c60835a0, C4<0>, C4<0>;
L_0x55d0c60837e0 .functor OR 1, L_0x55d0c6083660, L_0x55d0c60836d0, C4<0>, C4<0>;
v0x55d0c53432a0_0 .net "a", 0 0, L_0x55d0c60838f0;  1 drivers
v0x55d0c5343360_0 .net "b", 0 0, L_0x55d0c6083ab0;  1 drivers
v0x55d0c5341660_0 .net "ca", 0 0, L_0x55d0c60837e0;  1 drivers
v0x55d0c5341730_0 .net "cin", 0 0, L_0x55d0c6083c70;  1 drivers
v0x55d0c533f510_0 .net "sum", 0 0, L_0x55d0c60834c0;  1 drivers
v0x55d0c53384c0_0 .net "w1", 0 0, L_0x55d0c6083450;  1 drivers
v0x55d0c5338580_0 .net "w2", 0 0, L_0x55d0c6083530;  1 drivers
v0x55d0c533d500_0 .net "w3", 0 0, L_0x55d0c60835a0;  1 drivers
v0x55d0c533d5c0_0 .net "w4", 0 0, L_0x55d0c6083660;  1 drivers
v0x55d0c533d120_0 .net "w5", 0 0, L_0x55d0c60836d0;  1 drivers
S_0x55d0c5330840 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5376b30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c52fce20_0 .net "a", 7 0, L_0x55d0c6089f50;  1 drivers
v0x55d0c52fcf00_0 .net "b", 7 0, L_0x55d0c608a040;  1 drivers
v0x55d0c52facd0_0 .net "ca", 7 0, L_0x55d0c6089dc0;  1 drivers
v0x55d0c52fad70_0 .net "cin", 7 0, L_0x55d0c608a130;  1 drivers
v0x55d0c52f3c80_0 .net "sum", 7 0, L_0x55d0c6089c80;  1 drivers
L_0x55d0c6086fe0 .part L_0x55d0c6089f50, 0, 4;
L_0x55d0c6087080 .part L_0x55d0c608a040, 0, 4;
L_0x55d0c6087120 .part L_0x55d0c608a130, 0, 4;
L_0x55d0c6089970 .part L_0x55d0c6089f50, 4, 4;
L_0x55d0c6089a60 .part L_0x55d0c608a040, 4, 4;
L_0x55d0c6089b50 .part L_0x55d0c608a130, 4, 4;
L_0x55d0c6089c80 .concat8 [ 4 4 0 0], L_0x55d0c6086dd0, L_0x55d0c6089760;
L_0x55d0c6089dc0 .concat8 [ 4 4 0 0], L_0x55d0c6086e70, L_0x55d0c6089800;
S_0x55d0c5335880 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5330840;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c531a9e0_0 .net "a", 3 0, L_0x55d0c6086fe0;  1 drivers
v0x55d0c531aae0_0 .net "b", 3 0, L_0x55d0c6087080;  1 drivers
v0x55d0c531a600_0 .net "ca", 3 0, L_0x55d0c6086e70;  1 drivers
v0x55d0c531a6f0_0 .net "cin", 3 0, L_0x55d0c6087120;  1 drivers
v0x55d0c5315580_0 .net "sum", 3 0, L_0x55d0c6086dd0;  1 drivers
L_0x55d0c6084d90 .part L_0x55d0c6086fe0, 0, 1;
L_0x55d0c6084ec0 .part L_0x55d0c6087080, 0, 1;
L_0x55d0c6084ff0 .part L_0x55d0c6087120, 0, 1;
L_0x55d0c6085600 .part L_0x55d0c6086fe0, 1, 1;
L_0x55d0c6085730 .part L_0x55d0c6087080, 1, 1;
L_0x55d0c6085860 .part L_0x55d0c6087120, 1, 1;
L_0x55d0c6085fa0 .part L_0x55d0c6086fe0, 2, 1;
L_0x55d0c60860d0 .part L_0x55d0c6087080, 2, 1;
L_0x55d0c6086250 .part L_0x55d0c6087120, 2, 1;
L_0x55d0c6086820 .part L_0x55d0c6086fe0, 3, 1;
L_0x55d0c60869e0 .part L_0x55d0c6087080, 3, 1;
L_0x55d0c6086ba0 .part L_0x55d0c6087120, 3, 1;
L_0x55d0c6086dd0 .concat8 [ 1 1 1 1], L_0x55d0c6084870, L_0x55d0c6085190, L_0x55d0c6085a40, L_0x55d0c60863f0;
L_0x55d0c6086e70 .concat8 [ 1 1 1 1], L_0x55d0c6084c80, L_0x55d0c60854f0, L_0x55d0c6085e90, L_0x55d0c6086710;
S_0x55d0c53354a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5335880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6083e30 .functor XOR 1, L_0x55d0c6084d90, L_0x55d0c6084ec0, C4<0>, C4<0>;
L_0x55d0c6084870 .functor XOR 1, L_0x55d0c6083e30, L_0x55d0c6084ff0, C4<0>, C4<0>;
L_0x55d0c6084930 .functor AND 1, L_0x55d0c6084d90, L_0x55d0c6084ec0, C4<1>, C4<1>;
L_0x55d0c6084a40 .functor AND 1, L_0x55d0c6084d90, L_0x55d0c6084ff0, C4<1>, C4<1>;
L_0x55d0c6084b00 .functor AND 1, L_0x55d0c6084ec0, L_0x55d0c6084ff0, C4<1>, C4<1>;
L_0x55d0c6084b70 .functor OR 1, L_0x55d0c6084930, L_0x55d0c6084a40, C4<0>, C4<0>;
L_0x55d0c6084c80 .functor OR 1, L_0x55d0c6084b00, L_0x55d0c6084b70, C4<0>, C4<0>;
v0x55d0c5330420_0 .net "a", 0 0, L_0x55d0c6084d90;  1 drivers
v0x55d0c53304c0_0 .net "b", 0 0, L_0x55d0c6084ec0;  1 drivers
v0x55d0c5333ca0_0 .net "ca", 0 0, L_0x55d0c6084c80;  1 drivers
v0x55d0c5333d70_0 .net "cin", 0 0, L_0x55d0c6084ff0;  1 drivers
v0x55d0c53338c0_0 .net "sum", 0 0, L_0x55d0c6084870;  1 drivers
v0x55d0c53320c0_0 .net "w1", 0 0, L_0x55d0c6083e30;  1 drivers
v0x55d0c5332180_0 .net "w2", 0 0, L_0x55d0c6084930;  1 drivers
v0x55d0c5331ce0_0 .net "w3", 0 0, L_0x55d0c6084a40;  1 drivers
v0x55d0c5331d80_0 .net "w4", 0 0, L_0x55d0c6084b00;  1 drivers
v0x55d0c53300a0_0 .net "w5", 0 0, L_0x55d0c6084b70;  1 drivers
S_0x55d0c532e0e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5335880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6085120 .functor XOR 1, L_0x55d0c6085600, L_0x55d0c6085730, C4<0>, C4<0>;
L_0x55d0c6085190 .functor XOR 1, L_0x55d0c6085120, L_0x55d0c6085860, C4<0>, C4<0>;
L_0x55d0c6085200 .functor AND 1, L_0x55d0c6085600, L_0x55d0c6085730, C4<1>, C4<1>;
L_0x55d0c6085270 .functor AND 1, L_0x55d0c6085600, L_0x55d0c6085860, C4<1>, C4<1>;
L_0x55d0c6085330 .functor AND 1, L_0x55d0c6085730, L_0x55d0c6085860, C4<1>, C4<1>;
L_0x55d0c60853a0 .functor OR 1, L_0x55d0c6085200, L_0x55d0c6085270, C4<0>, C4<0>;
L_0x55d0c60854f0 .functor OR 1, L_0x55d0c6085330, L_0x55d0c60853a0, C4<0>, C4<0>;
v0x55d0c5327d60_0 .net "a", 0 0, L_0x55d0c6085600;  1 drivers
v0x55d0c5327e20_0 .net "b", 0 0, L_0x55d0c6085730;  1 drivers
v0x55d0c532cda0_0 .net "ca", 0 0, L_0x55d0c60854f0;  1 drivers
v0x55d0c532ce70_0 .net "cin", 0 0, L_0x55d0c6085860;  1 drivers
v0x55d0c532c9c0_0 .net "sum", 0 0, L_0x55d0c6085190;  1 drivers
v0x55d0c5327940_0 .net "w1", 0 0, L_0x55d0c6085120;  1 drivers
v0x55d0c5327a00_0 .net "w2", 0 0, L_0x55d0c6085200;  1 drivers
v0x55d0c532b1c0_0 .net "w3", 0 0, L_0x55d0c6085270;  1 drivers
v0x55d0c532b280_0 .net "w4", 0 0, L_0x55d0c6085330;  1 drivers
v0x55d0c532ade0_0 .net "w5", 0 0, L_0x55d0c60853a0;  1 drivers
S_0x55d0c53295e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5335880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60859d0 .functor XOR 1, L_0x55d0c6085fa0, L_0x55d0c60860d0, C4<0>, C4<0>;
L_0x55d0c6085a40 .functor XOR 1, L_0x55d0c60859d0, L_0x55d0c6086250, C4<0>, C4<0>;
L_0x55d0c6085b00 .functor AND 1, L_0x55d0c6085fa0, L_0x55d0c60860d0, C4<1>, C4<1>;
L_0x55d0c6085c10 .functor AND 1, L_0x55d0c6085fa0, L_0x55d0c6086250, C4<1>, C4<1>;
L_0x55d0c6085cd0 .functor AND 1, L_0x55d0c60860d0, L_0x55d0c6086250, C4<1>, C4<1>;
L_0x55d0c6085d40 .functor OR 1, L_0x55d0c6085b00, L_0x55d0c6085c10, C4<0>, C4<0>;
L_0x55d0c6085e90 .functor OR 1, L_0x55d0c6085cd0, L_0x55d0c6085d40, C4<0>, C4<0>;
v0x55d0c5329200_0 .net "a", 0 0, L_0x55d0c6085fa0;  1 drivers
v0x55d0c53292a0_0 .net "b", 0 0, L_0x55d0c60860d0;  1 drivers
v0x55d0c53275c0_0 .net "ca", 0 0, L_0x55d0c6085e90;  1 drivers
v0x55d0c5327690_0 .net "cin", 0 0, L_0x55d0c6086250;  1 drivers
v0x55d0c53200e0_0 .net "sum", 0 0, L_0x55d0c6085a40;  1 drivers
v0x55d0c5325120_0 .net "w1", 0 0, L_0x55d0c60859d0;  1 drivers
v0x55d0c53251e0_0 .net "w2", 0 0, L_0x55d0c6085b00;  1 drivers
v0x55d0c5324d40_0 .net "w3", 0 0, L_0x55d0c6085c10;  1 drivers
v0x55d0c5324de0_0 .net "w4", 0 0, L_0x55d0c6085cd0;  1 drivers
v0x55d0c531fcc0_0 .net "w5", 0 0, L_0x55d0c6085d40;  1 drivers
S_0x55d0c5323540 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5335880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6086380 .functor XOR 1, L_0x55d0c6086820, L_0x55d0c60869e0, C4<0>, C4<0>;
L_0x55d0c60863f0 .functor XOR 1, L_0x55d0c6086380, L_0x55d0c6086ba0, C4<0>, C4<0>;
L_0x55d0c6086460 .functor AND 1, L_0x55d0c6086820, L_0x55d0c60869e0, C4<1>, C4<1>;
L_0x55d0c60864d0 .functor AND 1, L_0x55d0c6086820, L_0x55d0c6086ba0, C4<1>, C4<1>;
L_0x55d0c6086590 .functor AND 1, L_0x55d0c60869e0, L_0x55d0c6086ba0, C4<1>, C4<1>;
L_0x55d0c6086600 .functor OR 1, L_0x55d0c6086460, L_0x55d0c60864d0, C4<0>, C4<0>;
L_0x55d0c6086710 .functor OR 1, L_0x55d0c6086590, L_0x55d0c6086600, C4<0>, C4<0>;
v0x55d0c5323160_0 .net "a", 0 0, L_0x55d0c6086820;  1 drivers
v0x55d0c5323220_0 .net "b", 0 0, L_0x55d0c60869e0;  1 drivers
v0x55d0c5321960_0 .net "ca", 0 0, L_0x55d0c6086710;  1 drivers
v0x55d0c5321a30_0 .net "cin", 0 0, L_0x55d0c6086ba0;  1 drivers
v0x55d0c5321580_0 .net "sum", 0 0, L_0x55d0c60863f0;  1 drivers
v0x55d0c531f940_0 .net "w1", 0 0, L_0x55d0c6086380;  1 drivers
v0x55d0c531fa00_0 .net "w2", 0 0, L_0x55d0c6086460;  1 drivers
v0x55d0c531d760_0 .net "w3", 0 0, L_0x55d0c60864d0;  1 drivers
v0x55d0c531d820_0 .net "w4", 0 0, L_0x55d0c6086590;  1 drivers
v0x55d0c53159a0_0 .net "w5", 0 0, L_0x55d0c6086600;  1 drivers
S_0x55d0c5318e00 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5330840;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5300640_0 .net "a", 3 0, L_0x55d0c6089970;  1 drivers
v0x55d0c5300740_0 .net "b", 3 0, L_0x55d0c6089a60;  1 drivers
v0x55d0c52fee40_0 .net "ca", 3 0, L_0x55d0c6089800;  1 drivers
v0x55d0c52fef30_0 .net "cin", 3 0, L_0x55d0c6089b50;  1 drivers
v0x55d0c52fea60_0 .net "sum", 3 0, L_0x55d0c6089760;  1 drivers
L_0x55d0c6087720 .part L_0x55d0c6089970, 0, 1;
L_0x55d0c6087850 .part L_0x55d0c6089a60, 0, 1;
L_0x55d0c6087980 .part L_0x55d0c6089b50, 0, 1;
L_0x55d0c6087f90 .part L_0x55d0c6089970, 1, 1;
L_0x55d0c60880c0 .part L_0x55d0c6089a60, 1, 1;
L_0x55d0c60881f0 .part L_0x55d0c6089b50, 1, 1;
L_0x55d0c6088930 .part L_0x55d0c6089970, 2, 1;
L_0x55d0c6088a60 .part L_0x55d0c6089a60, 2, 1;
L_0x55d0c6088be0 .part L_0x55d0c6089b50, 2, 1;
L_0x55d0c60891b0 .part L_0x55d0c6089970, 3, 1;
L_0x55d0c6089370 .part L_0x55d0c6089a60, 3, 1;
L_0x55d0c6089530 .part L_0x55d0c6089b50, 3, 1;
L_0x55d0c6089760 .concat8 [ 1 1 1 1], L_0x55d0c60871c0, L_0x55d0c6087b20, L_0x55d0c60883d0, L_0x55d0c6088d80;
L_0x55d0c6089800 .concat8 [ 1 1 1 1], L_0x55d0c6087610, L_0x55d0c6087e80, L_0x55d0c6088820, L_0x55d0c60890a0;
S_0x55d0c5318a20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5318e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6086d60 .functor XOR 1, L_0x55d0c6087720, L_0x55d0c6087850, C4<0>, C4<0>;
L_0x55d0c60871c0 .functor XOR 1, L_0x55d0c6086d60, L_0x55d0c6087980, C4<0>, C4<0>;
L_0x55d0c6087280 .functor AND 1, L_0x55d0c6087720, L_0x55d0c6087850, C4<1>, C4<1>;
L_0x55d0c6087390 .functor AND 1, L_0x55d0c6087720, L_0x55d0c6087980, C4<1>, C4<1>;
L_0x55d0c6087450 .functor AND 1, L_0x55d0c6087850, L_0x55d0c6087980, C4<1>, C4<1>;
L_0x55d0c60874c0 .functor OR 1, L_0x55d0c6087280, L_0x55d0c6087390, C4<0>, C4<0>;
L_0x55d0c6087610 .functor OR 1, L_0x55d0c6087450, L_0x55d0c60874c0, C4<0>, C4<0>;
v0x55d0c5317220_0 .net "a", 0 0, L_0x55d0c6087720;  1 drivers
v0x55d0c53172c0_0 .net "b", 0 0, L_0x55d0c6087850;  1 drivers
v0x55d0c5316e40_0 .net "ca", 0 0, L_0x55d0c6087610;  1 drivers
v0x55d0c5316f10_0 .net "cin", 0 0, L_0x55d0c6087980;  1 drivers
v0x55d0c5315200_0 .net "sum", 0 0, L_0x55d0c60871c0;  1 drivers
v0x55d0c530dd20_0 .net "w1", 0 0, L_0x55d0c6086d60;  1 drivers
v0x55d0c530dde0_0 .net "w2", 0 0, L_0x55d0c6087280;  1 drivers
v0x55d0c5312d60_0 .net "w3", 0 0, L_0x55d0c6087390;  1 drivers
v0x55d0c5312e00_0 .net "w4", 0 0, L_0x55d0c6087450;  1 drivers
v0x55d0c5312980_0 .net "w5", 0 0, L_0x55d0c60874c0;  1 drivers
S_0x55d0c530d900 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5318e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6087ab0 .functor XOR 1, L_0x55d0c6087f90, L_0x55d0c60880c0, C4<0>, C4<0>;
L_0x55d0c6087b20 .functor XOR 1, L_0x55d0c6087ab0, L_0x55d0c60881f0, C4<0>, C4<0>;
L_0x55d0c6087b90 .functor AND 1, L_0x55d0c6087f90, L_0x55d0c60880c0, C4<1>, C4<1>;
L_0x55d0c6087c00 .functor AND 1, L_0x55d0c6087f90, L_0x55d0c60881f0, C4<1>, C4<1>;
L_0x55d0c6087cc0 .functor AND 1, L_0x55d0c60880c0, L_0x55d0c60881f0, C4<1>, C4<1>;
L_0x55d0c6087d30 .functor OR 1, L_0x55d0c6087b90, L_0x55d0c6087c00, C4<0>, C4<0>;
L_0x55d0c6087e80 .functor OR 1, L_0x55d0c6087cc0, L_0x55d0c6087d30, C4<0>, C4<0>;
v0x55d0c5311180_0 .net "a", 0 0, L_0x55d0c6087f90;  1 drivers
v0x55d0c5311240_0 .net "b", 0 0, L_0x55d0c60880c0;  1 drivers
v0x55d0c5310da0_0 .net "ca", 0 0, L_0x55d0c6087e80;  1 drivers
v0x55d0c5310e70_0 .net "cin", 0 0, L_0x55d0c60881f0;  1 drivers
v0x55d0c530f5a0_0 .net "sum", 0 0, L_0x55d0c6087b20;  1 drivers
v0x55d0c530f1c0_0 .net "w1", 0 0, L_0x55d0c6087ab0;  1 drivers
v0x55d0c530f280_0 .net "w2", 0 0, L_0x55d0c6087b90;  1 drivers
v0x55d0c530d580_0 .net "w3", 0 0, L_0x55d0c6087c00;  1 drivers
v0x55d0c530d640_0 .net "w4", 0 0, L_0x55d0c6087cc0;  1 drivers
v0x55d0c530b5c0_0 .net "w5", 0 0, L_0x55d0c6087d30;  1 drivers
S_0x55d0c5305240 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5318e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6088360 .functor XOR 1, L_0x55d0c6088930, L_0x55d0c6088a60, C4<0>, C4<0>;
L_0x55d0c60883d0 .functor XOR 1, L_0x55d0c6088360, L_0x55d0c6088be0, C4<0>, C4<0>;
L_0x55d0c6088490 .functor AND 1, L_0x55d0c6088930, L_0x55d0c6088a60, C4<1>, C4<1>;
L_0x55d0c60885a0 .functor AND 1, L_0x55d0c6088930, L_0x55d0c6088be0, C4<1>, C4<1>;
L_0x55d0c6088660 .functor AND 1, L_0x55d0c6088a60, L_0x55d0c6088be0, C4<1>, C4<1>;
L_0x55d0c60886d0 .functor OR 1, L_0x55d0c6088490, L_0x55d0c60885a0, C4<0>, C4<0>;
L_0x55d0c6088820 .functor OR 1, L_0x55d0c6088660, L_0x55d0c60886d0, C4<0>, C4<0>;
v0x55d0c530a280_0 .net "a", 0 0, L_0x55d0c6088930;  1 drivers
v0x55d0c530a320_0 .net "b", 0 0, L_0x55d0c6088a60;  1 drivers
v0x55d0c5309ea0_0 .net "ca", 0 0, L_0x55d0c6088820;  1 drivers
v0x55d0c5309f70_0 .net "cin", 0 0, L_0x55d0c6088be0;  1 drivers
v0x55d0c5304e20_0 .net "sum", 0 0, L_0x55d0c60883d0;  1 drivers
v0x55d0c53086a0_0 .net "w1", 0 0, L_0x55d0c6088360;  1 drivers
v0x55d0c5308760_0 .net "w2", 0 0, L_0x55d0c6088490;  1 drivers
v0x55d0c53082c0_0 .net "w3", 0 0, L_0x55d0c60885a0;  1 drivers
v0x55d0c5308360_0 .net "w4", 0 0, L_0x55d0c6088660;  1 drivers
v0x55d0c5306ac0_0 .net "w5", 0 0, L_0x55d0c60886d0;  1 drivers
S_0x55d0c53066e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5318e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6088d10 .functor XOR 1, L_0x55d0c60891b0, L_0x55d0c6089370, C4<0>, C4<0>;
L_0x55d0c6088d80 .functor XOR 1, L_0x55d0c6088d10, L_0x55d0c6089530, C4<0>, C4<0>;
L_0x55d0c6088df0 .functor AND 1, L_0x55d0c60891b0, L_0x55d0c6089370, C4<1>, C4<1>;
L_0x55d0c6088e60 .functor AND 1, L_0x55d0c60891b0, L_0x55d0c6089530, C4<1>, C4<1>;
L_0x55d0c6088f20 .functor AND 1, L_0x55d0c6089370, L_0x55d0c6089530, C4<1>, C4<1>;
L_0x55d0c6088f90 .functor OR 1, L_0x55d0c6088df0, L_0x55d0c6088e60, C4<0>, C4<0>;
L_0x55d0c60890a0 .functor OR 1, L_0x55d0c6088f20, L_0x55d0c6088f90, C4<0>, C4<0>;
v0x55d0c5304aa0_0 .net "a", 0 0, L_0x55d0c60891b0;  1 drivers
v0x55d0c5304b60_0 .net "b", 0 0, L_0x55d0c6089370;  1 drivers
v0x55d0c52fd5c0_0 .net "ca", 0 0, L_0x55d0c60890a0;  1 drivers
v0x55d0c52fd690_0 .net "cin", 0 0, L_0x55d0c6089530;  1 drivers
v0x55d0c5302600_0 .net "sum", 0 0, L_0x55d0c6088d80;  1 drivers
v0x55d0c5302220_0 .net "w1", 0 0, L_0x55d0c6088d10;  1 drivers
v0x55d0c53022e0_0 .net "w2", 0 0, L_0x55d0c6088df0;  1 drivers
v0x55d0c52fd1a0_0 .net "w3", 0 0, L_0x55d0c6088e60;  1 drivers
v0x55d0c52fd260_0 .net "w4", 0 0, L_0x55d0c6088f20;  1 drivers
v0x55d0c5300a20_0 .net "w5", 0 0, L_0x55d0c6088f90;  1 drivers
S_0x55d0c52f70e0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5378770;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5277cc0_0 .net "a", 15 0, L_0x55d0c6095c10;  1 drivers
v0x55d0c5277da0_0 .net "b", 15 0, L_0x55d0c6095d00;  1 drivers
v0x55d0c52778e0_0 .net "ca", 15 0, L_0x55d0c6095a80;  1 drivers
v0x55d0c52779a0_0 .net "cin", 15 0, L_0x55d0c6095df0;  1 drivers
v0x55d0c5272860_0 .net "sum", 15 0, L_0x55d0c6095940;  1 drivers
L_0x55d0c608fdb0 .part L_0x55d0c6095c10, 0, 8;
L_0x55d0c608fe50 .part L_0x55d0c6095d00, 0, 8;
L_0x55d0c608fef0 .part L_0x55d0c6095df0, 0, 8;
L_0x55d0c6095670 .part L_0x55d0c6095c10, 8, 8;
L_0x55d0c6095760 .part L_0x55d0c6095d00, 8, 8;
L_0x55d0c6095850 .part L_0x55d0c6095df0, 8, 8;
L_0x55d0c6095940 .concat8 [ 8 8 0 0], L_0x55d0c608fae0, L_0x55d0c60953a0;
L_0x55d0c6095a80 .concat8 [ 8 8 0 0], L_0x55d0c608fc20, L_0x55d0c60954e0;
S_0x55d0c52f6d00 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c52f70e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c52b8d40_0 .net "a", 7 0, L_0x55d0c608fdb0;  1 drivers
v0x55d0c52b8e20_0 .net "b", 7 0, L_0x55d0c608fe50;  1 drivers
v0x55d0c52b8960_0 .net "ca", 7 0, L_0x55d0c608fc20;  1 drivers
v0x55d0c52b8a00_0 .net "cin", 7 0, L_0x55d0c608fef0;  1 drivers
v0x55d0c52b6d20_0 .net "sum", 7 0, L_0x55d0c608fae0;  1 drivers
L_0x55d0c608ce40 .part L_0x55d0c608fdb0, 0, 4;
L_0x55d0c608cee0 .part L_0x55d0c608fe50, 0, 4;
L_0x55d0c608cf80 .part L_0x55d0c608fef0, 0, 4;
L_0x55d0c608f7d0 .part L_0x55d0c608fdb0, 4, 4;
L_0x55d0c608f8c0 .part L_0x55d0c608fe50, 4, 4;
L_0x55d0c608f9b0 .part L_0x55d0c608fef0, 4, 4;
L_0x55d0c608fae0 .concat8 [ 4 4 0 0], L_0x55d0c608cc30, L_0x55d0c608f5c0;
L_0x55d0c608fc20 .concat8 [ 4 4 0 0], L_0x55d0c608ccd0, L_0x55d0c608f660;
S_0x55d0c52f5500 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c52f6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c52dcd40_0 .net "a", 3 0, L_0x55d0c608ce40;  1 drivers
v0x55d0c52dce40_0 .net "b", 3 0, L_0x55d0c608cee0;  1 drivers
v0x55d0c52cf8a0_0 .net "ca", 3 0, L_0x55d0c608ccd0;  1 drivers
v0x55d0c52cf960_0 .net "cin", 3 0, L_0x55d0c608cf80;  1 drivers
v0x55d0c52d48e0_0 .net "sum", 3 0, L_0x55d0c608cc30;  1 drivers
L_0x55d0c608abf0 .part L_0x55d0c608ce40, 0, 1;
L_0x55d0c608ad20 .part L_0x55d0c608cee0, 0, 1;
L_0x55d0c608ae50 .part L_0x55d0c608cf80, 0, 1;
L_0x55d0c608b460 .part L_0x55d0c608ce40, 1, 1;
L_0x55d0c608b590 .part L_0x55d0c608cee0, 1, 1;
L_0x55d0c608b6c0 .part L_0x55d0c608cf80, 1, 1;
L_0x55d0c608be00 .part L_0x55d0c608ce40, 2, 1;
L_0x55d0c608bf30 .part L_0x55d0c608cee0, 2, 1;
L_0x55d0c608c0b0 .part L_0x55d0c608cf80, 2, 1;
L_0x55d0c608c680 .part L_0x55d0c608ce40, 3, 1;
L_0x55d0c608c840 .part L_0x55d0c608cee0, 3, 1;
L_0x55d0c608ca00 .part L_0x55d0c608cf80, 3, 1;
L_0x55d0c608cc30 .concat8 [ 1 1 1 1], L_0x55d0c608a6d0, L_0x55d0c608aff0, L_0x55d0c608b8a0, L_0x55d0c608c250;
L_0x55d0c608ccd0 .concat8 [ 1 1 1 1], L_0x55d0c608aae0, L_0x55d0c608b350, L_0x55d0c608bcf0, L_0x55d0c608c570;
S_0x55d0c52f5120 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c52f5500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60896f0 .functor XOR 1, L_0x55d0c608abf0, L_0x55d0c608ad20, C4<0>, C4<0>;
L_0x55d0c608a6d0 .functor XOR 1, L_0x55d0c60896f0, L_0x55d0c608ae50, C4<0>, C4<0>;
L_0x55d0c608a790 .functor AND 1, L_0x55d0c608abf0, L_0x55d0c608ad20, C4<1>, C4<1>;
L_0x55d0c608a8a0 .functor AND 1, L_0x55d0c608abf0, L_0x55d0c608ae50, C4<1>, C4<1>;
L_0x55d0c608a960 .functor AND 1, L_0x55d0c608ad20, L_0x55d0c608ae50, C4<1>, C4<1>;
L_0x55d0c608a9d0 .functor OR 1, L_0x55d0c608a790, L_0x55d0c608a8a0, C4<0>, C4<0>;
L_0x55d0c608aae0 .functor OR 1, L_0x55d0c608a960, L_0x55d0c608a9d0, C4<0>, C4<0>;
v0x55d0c52f34e0_0 .net "a", 0 0, L_0x55d0c608abf0;  1 drivers
v0x55d0c52f3580_0 .net "b", 0 0, L_0x55d0c608ad20;  1 drivers
v0x55d0c52ec000_0 .net "ca", 0 0, L_0x55d0c608aae0;  1 drivers
v0x55d0c52ec0d0_0 .net "cin", 0 0, L_0x55d0c608ae50;  1 drivers
v0x55d0c52f1040_0 .net "sum", 0 0, L_0x55d0c608a6d0;  1 drivers
v0x55d0c52f0c60_0 .net "w1", 0 0, L_0x55d0c60896f0;  1 drivers
v0x55d0c52f0d20_0 .net "w2", 0 0, L_0x55d0c608a790;  1 drivers
v0x55d0c52ebbe0_0 .net "w3", 0 0, L_0x55d0c608a8a0;  1 drivers
v0x55d0c52ebca0_0 .net "w4", 0 0, L_0x55d0c608a960;  1 drivers
v0x55d0c52ef460_0 .net "w5", 0 0, L_0x55d0c608a9d0;  1 drivers
S_0x55d0c52ef080 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c52f5500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c608af80 .functor XOR 1, L_0x55d0c608b460, L_0x55d0c608b590, C4<0>, C4<0>;
L_0x55d0c608aff0 .functor XOR 1, L_0x55d0c608af80, L_0x55d0c608b6c0, C4<0>, C4<0>;
L_0x55d0c608b060 .functor AND 1, L_0x55d0c608b460, L_0x55d0c608b590, C4<1>, C4<1>;
L_0x55d0c608b0d0 .functor AND 1, L_0x55d0c608b460, L_0x55d0c608b6c0, C4<1>, C4<1>;
L_0x55d0c608b190 .functor AND 1, L_0x55d0c608b590, L_0x55d0c608b6c0, C4<1>, C4<1>;
L_0x55d0c608b200 .functor OR 1, L_0x55d0c608b060, L_0x55d0c608b0d0, C4<0>, C4<0>;
L_0x55d0c608b350 .functor OR 1, L_0x55d0c608b190, L_0x55d0c608b200, C4<0>, C4<0>;
v0x55d0c52ed880_0 .net "a", 0 0, L_0x55d0c608b460;  1 drivers
v0x55d0c52ed940_0 .net "b", 0 0, L_0x55d0c608b590;  1 drivers
v0x55d0c52ed4a0_0 .net "ca", 0 0, L_0x55d0c608b350;  1 drivers
v0x55d0c52ed570_0 .net "cin", 0 0, L_0x55d0c608b6c0;  1 drivers
v0x55d0c52eb860_0 .net "sum", 0 0, L_0x55d0c608aff0;  1 drivers
v0x55d0c52e98a0_0 .net "w1", 0 0, L_0x55d0c608af80;  1 drivers
v0x55d0c52e9960_0 .net "w2", 0 0, L_0x55d0c608b060;  1 drivers
v0x55d0c52e3520_0 .net "w3", 0 0, L_0x55d0c608b0d0;  1 drivers
v0x55d0c52e35e0_0 .net "w4", 0 0, L_0x55d0c608b190;  1 drivers
v0x55d0c52e8560_0 .net "w5", 0 0, L_0x55d0c608b200;  1 drivers
S_0x55d0c52e8180 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c52f5500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c608b830 .functor XOR 1, L_0x55d0c608be00, L_0x55d0c608bf30, C4<0>, C4<0>;
L_0x55d0c608b8a0 .functor XOR 1, L_0x55d0c608b830, L_0x55d0c608c0b0, C4<0>, C4<0>;
L_0x55d0c608b960 .functor AND 1, L_0x55d0c608be00, L_0x55d0c608bf30, C4<1>, C4<1>;
L_0x55d0c608ba70 .functor AND 1, L_0x55d0c608be00, L_0x55d0c608c0b0, C4<1>, C4<1>;
L_0x55d0c608bb30 .functor AND 1, L_0x55d0c608bf30, L_0x55d0c608c0b0, C4<1>, C4<1>;
L_0x55d0c608bba0 .functor OR 1, L_0x55d0c608b960, L_0x55d0c608ba70, C4<0>, C4<0>;
L_0x55d0c608bcf0 .functor OR 1, L_0x55d0c608bb30, L_0x55d0c608bba0, C4<0>, C4<0>;
v0x55d0c52e3100_0 .net "a", 0 0, L_0x55d0c608be00;  1 drivers
v0x55d0c52e31a0_0 .net "b", 0 0, L_0x55d0c608bf30;  1 drivers
v0x55d0c52e6980_0 .net "ca", 0 0, L_0x55d0c608bcf0;  1 drivers
v0x55d0c52e6a20_0 .net "cin", 0 0, L_0x55d0c608c0b0;  1 drivers
v0x55d0c52e65a0_0 .net "sum", 0 0, L_0x55d0c608b8a0;  1 drivers
v0x55d0c52e4da0_0 .net "w1", 0 0, L_0x55d0c608b830;  1 drivers
v0x55d0c52e4e60_0 .net "w2", 0 0, L_0x55d0c608b960;  1 drivers
v0x55d0c52e49c0_0 .net "w3", 0 0, L_0x55d0c608ba70;  1 drivers
v0x55d0c52e4a60_0 .net "w4", 0 0, L_0x55d0c608bb30;  1 drivers
v0x55d0c52e2d80_0 .net "w5", 0 0, L_0x55d0c608bba0;  1 drivers
S_0x55d0c52db8a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c52f5500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c608c1e0 .functor XOR 1, L_0x55d0c608c680, L_0x55d0c608c840, C4<0>, C4<0>;
L_0x55d0c608c250 .functor XOR 1, L_0x55d0c608c1e0, L_0x55d0c608ca00, C4<0>, C4<0>;
L_0x55d0c608c2c0 .functor AND 1, L_0x55d0c608c680, L_0x55d0c608c840, C4<1>, C4<1>;
L_0x55d0c608c330 .functor AND 1, L_0x55d0c608c680, L_0x55d0c608ca00, C4<1>, C4<1>;
L_0x55d0c608c3f0 .functor AND 1, L_0x55d0c608c840, L_0x55d0c608ca00, C4<1>, C4<1>;
L_0x55d0c608c460 .functor OR 1, L_0x55d0c608c2c0, L_0x55d0c608c330, C4<0>, C4<0>;
L_0x55d0c608c570 .functor OR 1, L_0x55d0c608c3f0, L_0x55d0c608c460, C4<0>, C4<0>;
v0x55d0c52e08e0_0 .net "a", 0 0, L_0x55d0c608c680;  1 drivers
v0x55d0c52e09a0_0 .net "b", 0 0, L_0x55d0c608c840;  1 drivers
v0x55d0c52e0500_0 .net "ca", 0 0, L_0x55d0c608c570;  1 drivers
v0x55d0c52e05d0_0 .net "cin", 0 0, L_0x55d0c608ca00;  1 drivers
v0x55d0c52db480_0 .net "sum", 0 0, L_0x55d0c608c250;  1 drivers
v0x55d0c52ded00_0 .net "w1", 0 0, L_0x55d0c608c1e0;  1 drivers
v0x55d0c52dedc0_0 .net "w2", 0 0, L_0x55d0c608c2c0;  1 drivers
v0x55d0c52de920_0 .net "w3", 0 0, L_0x55d0c608c330;  1 drivers
v0x55d0c52de9e0_0 .net "w4", 0 0, L_0x55d0c608c3f0;  1 drivers
v0x55d0c52dd120_0 .net "w5", 0 0, L_0x55d0c608c460;  1 drivers
S_0x55d0c52d4500 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c52f6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c52b70a0_0 .net "a", 3 0, L_0x55d0c608f7d0;  1 drivers
v0x55d0c52b71a0_0 .net "b", 3 0, L_0x55d0c608f8c0;  1 drivers
v0x55d0c52ba920_0 .net "ca", 3 0, L_0x55d0c608f660;  1 drivers
v0x55d0c52baa10_0 .net "cin", 3 0, L_0x55d0c608f9b0;  1 drivers
v0x55d0c52ba540_0 .net "sum", 3 0, L_0x55d0c608f5c0;  1 drivers
L_0x55d0c608d580 .part L_0x55d0c608f7d0, 0, 1;
L_0x55d0c608d6b0 .part L_0x55d0c608f8c0, 0, 1;
L_0x55d0c608d7e0 .part L_0x55d0c608f9b0, 0, 1;
L_0x55d0c608ddf0 .part L_0x55d0c608f7d0, 1, 1;
L_0x55d0c608df20 .part L_0x55d0c608f8c0, 1, 1;
L_0x55d0c608e050 .part L_0x55d0c608f9b0, 1, 1;
L_0x55d0c608e790 .part L_0x55d0c608f7d0, 2, 1;
L_0x55d0c608e8c0 .part L_0x55d0c608f8c0, 2, 1;
L_0x55d0c608ea40 .part L_0x55d0c608f9b0, 2, 1;
L_0x55d0c608f010 .part L_0x55d0c608f7d0, 3, 1;
L_0x55d0c608f1d0 .part L_0x55d0c608f8c0, 3, 1;
L_0x55d0c608f390 .part L_0x55d0c608f9b0, 3, 1;
L_0x55d0c608f5c0 .concat8 [ 1 1 1 1], L_0x55d0c608d020, L_0x55d0c608d980, L_0x55d0c608e230, L_0x55d0c608ebe0;
L_0x55d0c608f660 .concat8 [ 1 1 1 1], L_0x55d0c608d470, L_0x55d0c608dce0, L_0x55d0c608e680, L_0x55d0c608ef00;
S_0x55d0c52cf480 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c52d4500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c608cbc0 .functor XOR 1, L_0x55d0c608d580, L_0x55d0c608d6b0, C4<0>, C4<0>;
L_0x55d0c608d020 .functor XOR 1, L_0x55d0c608cbc0, L_0x55d0c608d7e0, C4<0>, C4<0>;
L_0x55d0c608d0e0 .functor AND 1, L_0x55d0c608d580, L_0x55d0c608d6b0, C4<1>, C4<1>;
L_0x55d0c608d1f0 .functor AND 1, L_0x55d0c608d580, L_0x55d0c608d7e0, C4<1>, C4<1>;
L_0x55d0c608d2b0 .functor AND 1, L_0x55d0c608d6b0, L_0x55d0c608d7e0, C4<1>, C4<1>;
L_0x55d0c608d320 .functor OR 1, L_0x55d0c608d0e0, L_0x55d0c608d1f0, C4<0>, C4<0>;
L_0x55d0c608d470 .functor OR 1, L_0x55d0c608d2b0, L_0x55d0c608d320, C4<0>, C4<0>;
v0x55d0c52d2d00_0 .net "a", 0 0, L_0x55d0c608d580;  1 drivers
v0x55d0c52d2da0_0 .net "b", 0 0, L_0x55d0c608d6b0;  1 drivers
v0x55d0c52d2920_0 .net "ca", 0 0, L_0x55d0c608d470;  1 drivers
v0x55d0c52d29f0_0 .net "cin", 0 0, L_0x55d0c608d7e0;  1 drivers
v0x55d0c52d1120_0 .net "sum", 0 0, L_0x55d0c608d020;  1 drivers
v0x55d0c52d0d40_0 .net "w1", 0 0, L_0x55d0c608cbc0;  1 drivers
v0x55d0c52d0e00_0 .net "w2", 0 0, L_0x55d0c608d0e0;  1 drivers
v0x55d0c52cf100_0 .net "w3", 0 0, L_0x55d0c608d1f0;  1 drivers
v0x55d0c52cf1a0_0 .net "w4", 0 0, L_0x55d0c608d2b0;  1 drivers
v0x55d0c52c7c20_0 .net "w5", 0 0, L_0x55d0c608d320;  1 drivers
S_0x55d0c52ccc60 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c52d4500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c608d910 .functor XOR 1, L_0x55d0c608ddf0, L_0x55d0c608df20, C4<0>, C4<0>;
L_0x55d0c608d980 .functor XOR 1, L_0x55d0c608d910, L_0x55d0c608e050, C4<0>, C4<0>;
L_0x55d0c608d9f0 .functor AND 1, L_0x55d0c608ddf0, L_0x55d0c608df20, C4<1>, C4<1>;
L_0x55d0c608da60 .functor AND 1, L_0x55d0c608ddf0, L_0x55d0c608e050, C4<1>, C4<1>;
L_0x55d0c608db20 .functor AND 1, L_0x55d0c608df20, L_0x55d0c608e050, C4<1>, C4<1>;
L_0x55d0c608db90 .functor OR 1, L_0x55d0c608d9f0, L_0x55d0c608da60, C4<0>, C4<0>;
L_0x55d0c608dce0 .functor OR 1, L_0x55d0c608db20, L_0x55d0c608db90, C4<0>, C4<0>;
v0x55d0c52cc880_0 .net "a", 0 0, L_0x55d0c608ddf0;  1 drivers
v0x55d0c52cc940_0 .net "b", 0 0, L_0x55d0c608df20;  1 drivers
v0x55d0c52c7800_0 .net "ca", 0 0, L_0x55d0c608dce0;  1 drivers
v0x55d0c52c78d0_0 .net "cin", 0 0, L_0x55d0c608e050;  1 drivers
v0x55d0c52cb080_0 .net "sum", 0 0, L_0x55d0c608d980;  1 drivers
v0x55d0c52caca0_0 .net "w1", 0 0, L_0x55d0c608d910;  1 drivers
v0x55d0c52cad60_0 .net "w2", 0 0, L_0x55d0c608d9f0;  1 drivers
v0x55d0c52c94a0_0 .net "w3", 0 0, L_0x55d0c608da60;  1 drivers
v0x55d0c52c9560_0 .net "w4", 0 0, L_0x55d0c608db20;  1 drivers
v0x55d0c52c90c0_0 .net "w5", 0 0, L_0x55d0c608db90;  1 drivers
S_0x55d0c52c7480 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c52d4500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c608e1c0 .functor XOR 1, L_0x55d0c608e790, L_0x55d0c608e8c0, C4<0>, C4<0>;
L_0x55d0c608e230 .functor XOR 1, L_0x55d0c608e1c0, L_0x55d0c608ea40, C4<0>, C4<0>;
L_0x55d0c608e2f0 .functor AND 1, L_0x55d0c608e790, L_0x55d0c608e8c0, C4<1>, C4<1>;
L_0x55d0c608e400 .functor AND 1, L_0x55d0c608e790, L_0x55d0c608ea40, C4<1>, C4<1>;
L_0x55d0c608e4c0 .functor AND 1, L_0x55d0c608e8c0, L_0x55d0c608ea40, C4<1>, C4<1>;
L_0x55d0c608e530 .functor OR 1, L_0x55d0c608e2f0, L_0x55d0c608e400, C4<0>, C4<0>;
L_0x55d0c608e680 .functor OR 1, L_0x55d0c608e4c0, L_0x55d0c608e530, C4<0>, C4<0>;
v0x55d0c52c54c0_0 .net "a", 0 0, L_0x55d0c608e790;  1 drivers
v0x55d0c52c5560_0 .net "b", 0 0, L_0x55d0c608e8c0;  1 drivers
v0x55d0c52bf140_0 .net "ca", 0 0, L_0x55d0c608e680;  1 drivers
v0x55d0c52bf210_0 .net "cin", 0 0, L_0x55d0c608ea40;  1 drivers
v0x55d0c52c4180_0 .net "sum", 0 0, L_0x55d0c608e230;  1 drivers
v0x55d0c52c3da0_0 .net "w1", 0 0, L_0x55d0c608e1c0;  1 drivers
v0x55d0c52c3e60_0 .net "w2", 0 0, L_0x55d0c608e2f0;  1 drivers
v0x55d0c52bed20_0 .net "w3", 0 0, L_0x55d0c608e400;  1 drivers
v0x55d0c52bedc0_0 .net "w4", 0 0, L_0x55d0c608e4c0;  1 drivers
v0x55d0c52c25a0_0 .net "w5", 0 0, L_0x55d0c608e530;  1 drivers
S_0x55d0c52c21c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c52d4500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c608eb70 .functor XOR 1, L_0x55d0c608f010, L_0x55d0c608f1d0, C4<0>, C4<0>;
L_0x55d0c608ebe0 .functor XOR 1, L_0x55d0c608eb70, L_0x55d0c608f390, C4<0>, C4<0>;
L_0x55d0c608ec50 .functor AND 1, L_0x55d0c608f010, L_0x55d0c608f1d0, C4<1>, C4<1>;
L_0x55d0c608ecc0 .functor AND 1, L_0x55d0c608f010, L_0x55d0c608f390, C4<1>, C4<1>;
L_0x55d0c608ed80 .functor AND 1, L_0x55d0c608f1d0, L_0x55d0c608f390, C4<1>, C4<1>;
L_0x55d0c608edf0 .functor OR 1, L_0x55d0c608ec50, L_0x55d0c608ecc0, C4<0>, C4<0>;
L_0x55d0c608ef00 .functor OR 1, L_0x55d0c608ed80, L_0x55d0c608edf0, C4<0>, C4<0>;
v0x55d0c52c09c0_0 .net "a", 0 0, L_0x55d0c608f010;  1 drivers
v0x55d0c52c0a80_0 .net "b", 0 0, L_0x55d0c608f1d0;  1 drivers
v0x55d0c52c05e0_0 .net "ca", 0 0, L_0x55d0c608ef00;  1 drivers
v0x55d0c52c06b0_0 .net "cin", 0 0, L_0x55d0c608f390;  1 drivers
v0x55d0c52be9a0_0 .net "sum", 0 0, L_0x55d0c608ebe0;  1 drivers
v0x55d0c52b74c0_0 .net "w1", 0 0, L_0x55d0c608eb70;  1 drivers
v0x55d0c52b7580_0 .net "w2", 0 0, L_0x55d0c608ec50;  1 drivers
v0x55d0c52bc500_0 .net "w3", 0 0, L_0x55d0c608ecc0;  1 drivers
v0x55d0c52bc5c0_0 .net "w4", 0 0, L_0x55d0c608ed80;  1 drivers
v0x55d0c52bc120_0 .net "w5", 0 0, L_0x55d0c608edf0;  1 drivers
S_0x55d0c52b4bd0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c52f70e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c527bda0_0 .net "a", 7 0, L_0x55d0c6095670;  1 drivers
v0x55d0c527be80_0 .net "b", 7 0, L_0x55d0c6095760;  1 drivers
v0x55d0c527a160_0 .net "ca", 7 0, L_0x55d0c60954e0;  1 drivers
v0x55d0c527a230_0 .net "cin", 7 0, L_0x55d0c6095850;  1 drivers
v0x55d0c5272c80_0 .net "sum", 7 0, L_0x55d0c60953a0;  1 drivers
L_0x55d0c6092700 .part L_0x55d0c6095670, 0, 4;
L_0x55d0c60927a0 .part L_0x55d0c6095760, 0, 4;
L_0x55d0c6092840 .part L_0x55d0c6095850, 0, 4;
L_0x55d0c6095090 .part L_0x55d0c6095670, 4, 4;
L_0x55d0c6095180 .part L_0x55d0c6095760, 4, 4;
L_0x55d0c6095270 .part L_0x55d0c6095850, 4, 4;
L_0x55d0c60953a0 .concat8 [ 4 4 0 0], L_0x55d0c60924f0, L_0x55d0c6094e80;
L_0x55d0c60954e0 .concat8 [ 4 4 0 0], L_0x55d0c6092590, L_0x55d0c6094f20;
S_0x55d0c52adb80 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c52b4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c529a7e0_0 .net "a", 3 0, L_0x55d0c6092700;  1 drivers
v0x55d0c529a8e0_0 .net "b", 3 0, L_0x55d0c60927a0;  1 drivers
v0x55d0c529a400_0 .net "ca", 3 0, L_0x55d0c6092590;  1 drivers
v0x55d0c529a4f0_0 .net "cin", 3 0, L_0x55d0c6092840;  1 drivers
v0x55d0c5295380_0 .net "sum", 3 0, L_0x55d0c60924f0;  1 drivers
L_0x55d0c60904b0 .part L_0x55d0c6092700, 0, 1;
L_0x55d0c60905e0 .part L_0x55d0c60927a0, 0, 1;
L_0x55d0c6090710 .part L_0x55d0c6092840, 0, 1;
L_0x55d0c6090d20 .part L_0x55d0c6092700, 1, 1;
L_0x55d0c6090e50 .part L_0x55d0c60927a0, 1, 1;
L_0x55d0c6090f80 .part L_0x55d0c6092840, 1, 1;
L_0x55d0c60916c0 .part L_0x55d0c6092700, 2, 1;
L_0x55d0c60917f0 .part L_0x55d0c60927a0, 2, 1;
L_0x55d0c6091970 .part L_0x55d0c6092840, 2, 1;
L_0x55d0c6091f40 .part L_0x55d0c6092700, 3, 1;
L_0x55d0c6092100 .part L_0x55d0c60927a0, 3, 1;
L_0x55d0c60922c0 .part L_0x55d0c6092840, 3, 1;
L_0x55d0c60924f0 .concat8 [ 1 1 1 1], L_0x55d0c608ff90, L_0x55d0c60908b0, L_0x55d0c6091160, L_0x55d0c6091b10;
L_0x55d0c6092590 .concat8 [ 1 1 1 1], L_0x55d0c60903a0, L_0x55d0c6090c10, L_0x55d0c60915b0, L_0x55d0c6091e30;
S_0x55d0c52b2bc0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c52adb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c608f550 .functor XOR 1, L_0x55d0c60904b0, L_0x55d0c60905e0, C4<0>, C4<0>;
L_0x55d0c608ff90 .functor XOR 1, L_0x55d0c608f550, L_0x55d0c6090710, C4<0>, C4<0>;
L_0x55d0c6090050 .functor AND 1, L_0x55d0c60904b0, L_0x55d0c60905e0, C4<1>, C4<1>;
L_0x55d0c6090160 .functor AND 1, L_0x55d0c60904b0, L_0x55d0c6090710, C4<1>, C4<1>;
L_0x55d0c6090220 .functor AND 1, L_0x55d0c60905e0, L_0x55d0c6090710, C4<1>, C4<1>;
L_0x55d0c6090290 .functor OR 1, L_0x55d0c6090050, L_0x55d0c6090160, C4<0>, C4<0>;
L_0x55d0c60903a0 .functor OR 1, L_0x55d0c6090220, L_0x55d0c6090290, C4<0>, C4<0>;
v0x55d0c52b27e0_0 .net "a", 0 0, L_0x55d0c60904b0;  1 drivers
v0x55d0c52b2880_0 .net "b", 0 0, L_0x55d0c60905e0;  1 drivers
v0x55d0c52ad760_0 .net "ca", 0 0, L_0x55d0c60903a0;  1 drivers
v0x55d0c52ad830_0 .net "cin", 0 0, L_0x55d0c6090710;  1 drivers
v0x55d0c52b0fe0_0 .net "sum", 0 0, L_0x55d0c608ff90;  1 drivers
v0x55d0c52b0c00_0 .net "w1", 0 0, L_0x55d0c608f550;  1 drivers
v0x55d0c52b0cc0_0 .net "w2", 0 0, L_0x55d0c6090050;  1 drivers
v0x55d0c52af400_0 .net "w3", 0 0, L_0x55d0c6090160;  1 drivers
v0x55d0c52af4a0_0 .net "w4", 0 0, L_0x55d0c6090220;  1 drivers
v0x55d0c52af020_0 .net "w5", 0 0, L_0x55d0c6090290;  1 drivers
S_0x55d0c52ad3e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c52adb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6090840 .functor XOR 1, L_0x55d0c6090d20, L_0x55d0c6090e50, C4<0>, C4<0>;
L_0x55d0c60908b0 .functor XOR 1, L_0x55d0c6090840, L_0x55d0c6090f80, C4<0>, C4<0>;
L_0x55d0c6090920 .functor AND 1, L_0x55d0c6090d20, L_0x55d0c6090e50, C4<1>, C4<1>;
L_0x55d0c6090990 .functor AND 1, L_0x55d0c6090d20, L_0x55d0c6090f80, C4<1>, C4<1>;
L_0x55d0c6090a50 .functor AND 1, L_0x55d0c6090e50, L_0x55d0c6090f80, C4<1>, C4<1>;
L_0x55d0c6090ac0 .functor OR 1, L_0x55d0c6090920, L_0x55d0c6090990, C4<0>, C4<0>;
L_0x55d0c6090c10 .functor OR 1, L_0x55d0c6090a50, L_0x55d0c6090ac0, C4<0>, C4<0>;
v0x55d0c52a5f00_0 .net "a", 0 0, L_0x55d0c6090d20;  1 drivers
v0x55d0c52a5fc0_0 .net "b", 0 0, L_0x55d0c6090e50;  1 drivers
v0x55d0c52aaf40_0 .net "ca", 0 0, L_0x55d0c6090c10;  1 drivers
v0x55d0c52ab010_0 .net "cin", 0 0, L_0x55d0c6090f80;  1 drivers
v0x55d0c52aab60_0 .net "sum", 0 0, L_0x55d0c60908b0;  1 drivers
v0x55d0c52a5ae0_0 .net "w1", 0 0, L_0x55d0c6090840;  1 drivers
v0x55d0c52a5ba0_0 .net "w2", 0 0, L_0x55d0c6090920;  1 drivers
v0x55d0c52a9360_0 .net "w3", 0 0, L_0x55d0c6090990;  1 drivers
v0x55d0c52a9420_0 .net "w4", 0 0, L_0x55d0c6090a50;  1 drivers
v0x55d0c52a8f80_0 .net "w5", 0 0, L_0x55d0c6090ac0;  1 drivers
S_0x55d0c52a7780 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c52adb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60910f0 .functor XOR 1, L_0x55d0c60916c0, L_0x55d0c60917f0, C4<0>, C4<0>;
L_0x55d0c6091160 .functor XOR 1, L_0x55d0c60910f0, L_0x55d0c6091970, C4<0>, C4<0>;
L_0x55d0c6091220 .functor AND 1, L_0x55d0c60916c0, L_0x55d0c60917f0, C4<1>, C4<1>;
L_0x55d0c6091330 .functor AND 1, L_0x55d0c60916c0, L_0x55d0c6091970, C4<1>, C4<1>;
L_0x55d0c60913f0 .functor AND 1, L_0x55d0c60917f0, L_0x55d0c6091970, C4<1>, C4<1>;
L_0x55d0c6091460 .functor OR 1, L_0x55d0c6091220, L_0x55d0c6091330, C4<0>, C4<0>;
L_0x55d0c60915b0 .functor OR 1, L_0x55d0c60913f0, L_0x55d0c6091460, C4<0>, C4<0>;
v0x55d0c52a73a0_0 .net "a", 0 0, L_0x55d0c60916c0;  1 drivers
v0x55d0c52a7440_0 .net "b", 0 0, L_0x55d0c60917f0;  1 drivers
v0x55d0c52a5760_0 .net "ca", 0 0, L_0x55d0c60915b0;  1 drivers
v0x55d0c52a5830_0 .net "cin", 0 0, L_0x55d0c6091970;  1 drivers
v0x55d0c52a37a0_0 .net "sum", 0 0, L_0x55d0c6091160;  1 drivers
v0x55d0c529d420_0 .net "w1", 0 0, L_0x55d0c60910f0;  1 drivers
v0x55d0c529d4e0_0 .net "w2", 0 0, L_0x55d0c6091220;  1 drivers
v0x55d0c52a2460_0 .net "w3", 0 0, L_0x55d0c6091330;  1 drivers
v0x55d0c52a2500_0 .net "w4", 0 0, L_0x55d0c60913f0;  1 drivers
v0x55d0c52a2080_0 .net "w5", 0 0, L_0x55d0c6091460;  1 drivers
S_0x55d0c529d000 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c52adb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6091aa0 .functor XOR 1, L_0x55d0c6091f40, L_0x55d0c6092100, C4<0>, C4<0>;
L_0x55d0c6091b10 .functor XOR 1, L_0x55d0c6091aa0, L_0x55d0c60922c0, C4<0>, C4<0>;
L_0x55d0c6091b80 .functor AND 1, L_0x55d0c6091f40, L_0x55d0c6092100, C4<1>, C4<1>;
L_0x55d0c6091bf0 .functor AND 1, L_0x55d0c6091f40, L_0x55d0c60922c0, C4<1>, C4<1>;
L_0x55d0c6091cb0 .functor AND 1, L_0x55d0c6092100, L_0x55d0c60922c0, C4<1>, C4<1>;
L_0x55d0c6091d20 .functor OR 1, L_0x55d0c6091b80, L_0x55d0c6091bf0, C4<0>, C4<0>;
L_0x55d0c6091e30 .functor OR 1, L_0x55d0c6091cb0, L_0x55d0c6091d20, C4<0>, C4<0>;
v0x55d0c52a0880_0 .net "a", 0 0, L_0x55d0c6091f40;  1 drivers
v0x55d0c52a0940_0 .net "b", 0 0, L_0x55d0c6092100;  1 drivers
v0x55d0c52a04a0_0 .net "ca", 0 0, L_0x55d0c6091e30;  1 drivers
v0x55d0c52a0570_0 .net "cin", 0 0, L_0x55d0c60922c0;  1 drivers
v0x55d0c529eca0_0 .net "sum", 0 0, L_0x55d0c6091b10;  1 drivers
v0x55d0c529e8c0_0 .net "w1", 0 0, L_0x55d0c6091aa0;  1 drivers
v0x55d0c529e980_0 .net "w2", 0 0, L_0x55d0c6091b80;  1 drivers
v0x55d0c529cc80_0 .net "w3", 0 0, L_0x55d0c6091bf0;  1 drivers
v0x55d0c529cd40_0 .net "w4", 0 0, L_0x55d0c6091cb0;  1 drivers
v0x55d0c52957a0_0 .net "w5", 0 0, L_0x55d0c6091d20;  1 drivers
S_0x55d0c5298c00 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c52b4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c527dd60_0 .net "a", 3 0, L_0x55d0c6095090;  1 drivers
v0x55d0c527de60_0 .net "b", 3 0, L_0x55d0c6095180;  1 drivers
v0x55d0c527d980_0 .net "ca", 3 0, L_0x55d0c6094f20;  1 drivers
v0x55d0c527da70_0 .net "cin", 3 0, L_0x55d0c6095270;  1 drivers
v0x55d0c527c180_0 .net "sum", 3 0, L_0x55d0c6094e80;  1 drivers
L_0x55d0c6092e40 .part L_0x55d0c6095090, 0, 1;
L_0x55d0c6092f70 .part L_0x55d0c6095180, 0, 1;
L_0x55d0c60930a0 .part L_0x55d0c6095270, 0, 1;
L_0x55d0c60936b0 .part L_0x55d0c6095090, 1, 1;
L_0x55d0c60937e0 .part L_0x55d0c6095180, 1, 1;
L_0x55d0c6093910 .part L_0x55d0c6095270, 1, 1;
L_0x55d0c6094050 .part L_0x55d0c6095090, 2, 1;
L_0x55d0c6094180 .part L_0x55d0c6095180, 2, 1;
L_0x55d0c6094300 .part L_0x55d0c6095270, 2, 1;
L_0x55d0c60948d0 .part L_0x55d0c6095090, 3, 1;
L_0x55d0c6094a90 .part L_0x55d0c6095180, 3, 1;
L_0x55d0c6094c50 .part L_0x55d0c6095270, 3, 1;
L_0x55d0c6094e80 .concat8 [ 1 1 1 1], L_0x55d0c60928e0, L_0x55d0c6093240, L_0x55d0c6093af0, L_0x55d0c60944a0;
L_0x55d0c6094f20 .concat8 [ 1 1 1 1], L_0x55d0c6092d30, L_0x55d0c60935a0, L_0x55d0c6093f40, L_0x55d0c60947c0;
S_0x55d0c5298820 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5298c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6092480 .functor XOR 1, L_0x55d0c6092e40, L_0x55d0c6092f70, C4<0>, C4<0>;
L_0x55d0c60928e0 .functor XOR 1, L_0x55d0c6092480, L_0x55d0c60930a0, C4<0>, C4<0>;
L_0x55d0c60929a0 .functor AND 1, L_0x55d0c6092e40, L_0x55d0c6092f70, C4<1>, C4<1>;
L_0x55d0c6092ab0 .functor AND 1, L_0x55d0c6092e40, L_0x55d0c60930a0, C4<1>, C4<1>;
L_0x55d0c6092b70 .functor AND 1, L_0x55d0c6092f70, L_0x55d0c60930a0, C4<1>, C4<1>;
L_0x55d0c6092be0 .functor OR 1, L_0x55d0c60929a0, L_0x55d0c6092ab0, C4<0>, C4<0>;
L_0x55d0c6092d30 .functor OR 1, L_0x55d0c6092b70, L_0x55d0c6092be0, C4<0>, C4<0>;
v0x55d0c5297020_0 .net "a", 0 0, L_0x55d0c6092e40;  1 drivers
v0x55d0c52970c0_0 .net "b", 0 0, L_0x55d0c6092f70;  1 drivers
v0x55d0c5296c40_0 .net "ca", 0 0, L_0x55d0c6092d30;  1 drivers
v0x55d0c5296d10_0 .net "cin", 0 0, L_0x55d0c60930a0;  1 drivers
v0x55d0c5295000_0 .net "sum", 0 0, L_0x55d0c60928e0;  1 drivers
v0x55d0c5292e20_0 .net "w1", 0 0, L_0x55d0c6092480;  1 drivers
v0x55d0c5292ee0_0 .net "w2", 0 0, L_0x55d0c60929a0;  1 drivers
v0x55d0c528b060_0 .net "w3", 0 0, L_0x55d0c6092ab0;  1 drivers
v0x55d0c528b100_0 .net "w4", 0 0, L_0x55d0c6092b70;  1 drivers
v0x55d0c52900a0_0 .net "w5", 0 0, L_0x55d0c6092be0;  1 drivers
S_0x55d0c528fcc0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5298c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60931d0 .functor XOR 1, L_0x55d0c60936b0, L_0x55d0c60937e0, C4<0>, C4<0>;
L_0x55d0c6093240 .functor XOR 1, L_0x55d0c60931d0, L_0x55d0c6093910, C4<0>, C4<0>;
L_0x55d0c60932b0 .functor AND 1, L_0x55d0c60936b0, L_0x55d0c60937e0, C4<1>, C4<1>;
L_0x55d0c6093320 .functor AND 1, L_0x55d0c60936b0, L_0x55d0c6093910, C4<1>, C4<1>;
L_0x55d0c60933e0 .functor AND 1, L_0x55d0c60937e0, L_0x55d0c6093910, C4<1>, C4<1>;
L_0x55d0c6093450 .functor OR 1, L_0x55d0c60932b0, L_0x55d0c6093320, C4<0>, C4<0>;
L_0x55d0c60935a0 .functor OR 1, L_0x55d0c60933e0, L_0x55d0c6093450, C4<0>, C4<0>;
v0x55d0c528ac40_0 .net "a", 0 0, L_0x55d0c60936b0;  1 drivers
v0x55d0c528ad00_0 .net "b", 0 0, L_0x55d0c60937e0;  1 drivers
v0x55d0c528e4c0_0 .net "ca", 0 0, L_0x55d0c60935a0;  1 drivers
v0x55d0c528e590_0 .net "cin", 0 0, L_0x55d0c6093910;  1 drivers
v0x55d0c528e0e0_0 .net "sum", 0 0, L_0x55d0c6093240;  1 drivers
v0x55d0c528c8e0_0 .net "w1", 0 0, L_0x55d0c60931d0;  1 drivers
v0x55d0c528c9a0_0 .net "w2", 0 0, L_0x55d0c60932b0;  1 drivers
v0x55d0c528c500_0 .net "w3", 0 0, L_0x55d0c6093320;  1 drivers
v0x55d0c528c5c0_0 .net "w4", 0 0, L_0x55d0c60933e0;  1 drivers
v0x55d0c528a8c0_0 .net "w5", 0 0, L_0x55d0c6093450;  1 drivers
S_0x55d0c52833e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5298c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6093a80 .functor XOR 1, L_0x55d0c6094050, L_0x55d0c6094180, C4<0>, C4<0>;
L_0x55d0c6093af0 .functor XOR 1, L_0x55d0c6093a80, L_0x55d0c6094300, C4<0>, C4<0>;
L_0x55d0c6093bb0 .functor AND 1, L_0x55d0c6094050, L_0x55d0c6094180, C4<1>, C4<1>;
L_0x55d0c6093cc0 .functor AND 1, L_0x55d0c6094050, L_0x55d0c6094300, C4<1>, C4<1>;
L_0x55d0c6093d80 .functor AND 1, L_0x55d0c6094180, L_0x55d0c6094300, C4<1>, C4<1>;
L_0x55d0c6093df0 .functor OR 1, L_0x55d0c6093bb0, L_0x55d0c6093cc0, C4<0>, C4<0>;
L_0x55d0c6093f40 .functor OR 1, L_0x55d0c6093d80, L_0x55d0c6093df0, C4<0>, C4<0>;
v0x55d0c5288420_0 .net "a", 0 0, L_0x55d0c6094050;  1 drivers
v0x55d0c52884c0_0 .net "b", 0 0, L_0x55d0c6094180;  1 drivers
v0x55d0c5288040_0 .net "ca", 0 0, L_0x55d0c6093f40;  1 drivers
v0x55d0c5288110_0 .net "cin", 0 0, L_0x55d0c6094300;  1 drivers
v0x55d0c5282fc0_0 .net "sum", 0 0, L_0x55d0c6093af0;  1 drivers
v0x55d0c5286840_0 .net "w1", 0 0, L_0x55d0c6093a80;  1 drivers
v0x55d0c5286900_0 .net "w2", 0 0, L_0x55d0c6093bb0;  1 drivers
v0x55d0c5286460_0 .net "w3", 0 0, L_0x55d0c6093cc0;  1 drivers
v0x55d0c5286500_0 .net "w4", 0 0, L_0x55d0c6093d80;  1 drivers
v0x55d0c5284c60_0 .net "w5", 0 0, L_0x55d0c6093df0;  1 drivers
S_0x55d0c5284880 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5298c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6094430 .functor XOR 1, L_0x55d0c60948d0, L_0x55d0c6094a90, C4<0>, C4<0>;
L_0x55d0c60944a0 .functor XOR 1, L_0x55d0c6094430, L_0x55d0c6094c50, C4<0>, C4<0>;
L_0x55d0c6094510 .functor AND 1, L_0x55d0c60948d0, L_0x55d0c6094a90, C4<1>, C4<1>;
L_0x55d0c6094580 .functor AND 1, L_0x55d0c60948d0, L_0x55d0c6094c50, C4<1>, C4<1>;
L_0x55d0c6094640 .functor AND 1, L_0x55d0c6094a90, L_0x55d0c6094c50, C4<1>, C4<1>;
L_0x55d0c60946b0 .functor OR 1, L_0x55d0c6094510, L_0x55d0c6094580, C4<0>, C4<0>;
L_0x55d0c60947c0 .functor OR 1, L_0x55d0c6094640, L_0x55d0c60946b0, C4<0>, C4<0>;
v0x55d0c5282c40_0 .net "a", 0 0, L_0x55d0c60948d0;  1 drivers
v0x55d0c5282d00_0 .net "b", 0 0, L_0x55d0c6094a90;  1 drivers
v0x55d0c5280c80_0 .net "ca", 0 0, L_0x55d0c60947c0;  1 drivers
v0x55d0c5280d50_0 .net "cin", 0 0, L_0x55d0c6094c50;  1 drivers
v0x55d0c527a900_0 .net "sum", 0 0, L_0x55d0c60944a0;  1 drivers
v0x55d0c527f940_0 .net "w1", 0 0, L_0x55d0c6094430;  1 drivers
v0x55d0c527fa00_0 .net "w2", 0 0, L_0x55d0c6094510;  1 drivers
v0x55d0c527f560_0 .net "w3", 0 0, L_0x55d0c6094580;  1 drivers
v0x55d0c527f620_0 .net "w4", 0 0, L_0x55d0c6094640;  1 drivers
v0x55d0c527a4e0_0 .net "w5", 0 0, L_0x55d0c60946b0;  1 drivers
S_0x55d0c5274120 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c5378b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5171430_0 .net "a", 31 0, L_0x55d0c60ad610;  1 drivers
v0x55d0c5171510_0 .net "b", 31 0, L_0x55d0c60ad6b0;  1 drivers
v0x55d0c516fc30_0 .net "ca", 31 0, L_0x55d0c60ad480;  1 drivers
v0x55d0c516fcf0_0 .net "cin", 31 0, L_0x55d0c60ad7a0;  1 drivers
v0x55d0c516f850_0 .net "sum", 31 0, L_0x55d0c60ad340;  1 drivers
L_0x55d0c60a1950 .part L_0x55d0c60ad610, 0, 16;
L_0x55d0c60a19f0 .part L_0x55d0c60ad6b0, 0, 16;
L_0x55d0c60a1a90 .part L_0x55d0c60ad7a0, 0, 16;
L_0x55d0c60ad070 .part L_0x55d0c60ad610, 16, 16;
L_0x55d0c60ad160 .part L_0x55d0c60ad6b0, 16, 16;
L_0x55d0c60ad250 .part L_0x55d0c60ad7a0, 16, 16;
L_0x55d0c60ad340 .concat8 [ 16 16 0 0], L_0x55d0c60a1680, L_0x55d0c60acda0;
L_0x55d0c60ad480 .concat8 [ 16 16 0 0], L_0x55d0c60a17c0, L_0x55d0c60acee0;
S_0x55d0c52724e0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5274120;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c51efae0_0 .net "a", 15 0, L_0x55d0c60a1950;  1 drivers
v0x55d0c51efbc0_0 .net "b", 15 0, L_0x55d0c60a19f0;  1 drivers
v0x55d0c51f3360_0 .net "ca", 15 0, L_0x55d0c60a17c0;  1 drivers
v0x55d0c51f3450_0 .net "cin", 15 0, L_0x55d0c60a1a90;  1 drivers
v0x55d0c51f2f80_0 .net "sum", 15 0, L_0x55d0c60a1680;  1 drivers
L_0x55d0c609baf0 .part L_0x55d0c60a1950, 0, 8;
L_0x55d0c609bb90 .part L_0x55d0c60a19f0, 0, 8;
L_0x55d0c609bc30 .part L_0x55d0c60a1a90, 0, 8;
L_0x55d0c60a13b0 .part L_0x55d0c60a1950, 8, 8;
L_0x55d0c60a14a0 .part L_0x55d0c60a19f0, 8, 8;
L_0x55d0c60a1590 .part L_0x55d0c60a1a90, 8, 8;
L_0x55d0c60a1680 .concat8 [ 8 8 0 0], L_0x55d0c609b820, L_0x55d0c60a10e0;
L_0x55d0c60a17c0 .concat8 [ 8 8 0 0], L_0x55d0c609b960, L_0x55d0c60a1220;
S_0x55d0c5270390 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c52724e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5233fa0_0 .net "a", 7 0, L_0x55d0c609baf0;  1 drivers
v0x55d0c5234080_0 .net "b", 7 0, L_0x55d0c609bb90;  1 drivers
v0x55d0c522cac0_0 .net "ca", 7 0, L_0x55d0c609b960;  1 drivers
v0x55d0c522cb60_0 .net "cin", 7 0, L_0x55d0c609bc30;  1 drivers
v0x55d0c5231b00_0 .net "sum", 7 0, L_0x55d0c609b820;  1 drivers
L_0x55d0c6098b80 .part L_0x55d0c609baf0, 0, 4;
L_0x55d0c6098c20 .part L_0x55d0c609bb90, 0, 4;
L_0x55d0c6098cc0 .part L_0x55d0c609bc30, 0, 4;
L_0x55d0c609b510 .part L_0x55d0c609baf0, 4, 4;
L_0x55d0c609b600 .part L_0x55d0c609bb90, 4, 4;
L_0x55d0c609b6f0 .part L_0x55d0c609bc30, 4, 4;
L_0x55d0c609b820 .concat8 [ 4 4 0 0], L_0x55d0c6098970, L_0x55d0c609b300;
L_0x55d0c609b960 .concat8 [ 4 4 0 0], L_0x55d0c6098a10, L_0x55d0c609b3a0;
S_0x55d0c5269340 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5270390;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5250f60_0 .net "a", 3 0, L_0x55d0c6098b80;  1 drivers
v0x55d0c5251060_0 .net "b", 3 0, L_0x55d0c6098c20;  1 drivers
v0x55d0c5255fa0_0 .net "ca", 3 0, L_0x55d0c6098a10;  1 drivers
v0x55d0c5256090_0 .net "cin", 3 0, L_0x55d0c6098cc0;  1 drivers
v0x55d0c5255bc0_0 .net "sum", 3 0, L_0x55d0c6098970;  1 drivers
L_0x55d0c6096930 .part L_0x55d0c6098b80, 0, 1;
L_0x55d0c6096a60 .part L_0x55d0c6098c20, 0, 1;
L_0x55d0c6096b90 .part L_0x55d0c6098cc0, 0, 1;
L_0x55d0c60971a0 .part L_0x55d0c6098b80, 1, 1;
L_0x55d0c60972d0 .part L_0x55d0c6098c20, 1, 1;
L_0x55d0c6097400 .part L_0x55d0c6098cc0, 1, 1;
L_0x55d0c6097b40 .part L_0x55d0c6098b80, 2, 1;
L_0x55d0c6097c70 .part L_0x55d0c6098c20, 2, 1;
L_0x55d0c6097df0 .part L_0x55d0c6098cc0, 2, 1;
L_0x55d0c60983c0 .part L_0x55d0c6098b80, 3, 1;
L_0x55d0c6098580 .part L_0x55d0c6098c20, 3, 1;
L_0x55d0c6098740 .part L_0x55d0c6098cc0, 3, 1;
L_0x55d0c6098970 .concat8 [ 1 1 1 1], L_0x55d0c60964b0, L_0x55d0c6096d30, L_0x55d0c60975e0, L_0x55d0c6097f90;
L_0x55d0c6098a10 .concat8 [ 1 1 1 1], L_0x55d0c6096820, L_0x55d0c6097090, L_0x55d0c6097a30, L_0x55d0c60982b0;
S_0x55d0c526e380 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5269340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6094e10 .functor XOR 1, L_0x55d0c6096930, L_0x55d0c6096a60, C4<0>, C4<0>;
L_0x55d0c60964b0 .functor XOR 1, L_0x55d0c6094e10, L_0x55d0c6096b90, C4<0>, C4<0>;
L_0x55d0c6096520 .functor AND 1, L_0x55d0c6096930, L_0x55d0c6096a60, C4<1>, C4<1>;
L_0x55d0c60965e0 .functor AND 1, L_0x55d0c6096930, L_0x55d0c6096b90, C4<1>, C4<1>;
L_0x55d0c60966a0 .functor AND 1, L_0x55d0c6096a60, L_0x55d0c6096b90, C4<1>, C4<1>;
L_0x55d0c6096710 .functor OR 1, L_0x55d0c6096520, L_0x55d0c60965e0, C4<0>, C4<0>;
L_0x55d0c6096820 .functor OR 1, L_0x55d0c60966a0, L_0x55d0c6096710, C4<0>, C4<0>;
v0x55d0c526dfa0_0 .net "a", 0 0, L_0x55d0c6096930;  1 drivers
v0x55d0c526e040_0 .net "b", 0 0, L_0x55d0c6096a60;  1 drivers
v0x55d0c5268f20_0 .net "ca", 0 0, L_0x55d0c6096820;  1 drivers
v0x55d0c5268ff0_0 .net "cin", 0 0, L_0x55d0c6096b90;  1 drivers
v0x55d0c526c7a0_0 .net "sum", 0 0, L_0x55d0c60964b0;  1 drivers
v0x55d0c526c890_0 .net "w1", 0 0, L_0x55d0c6094e10;  1 drivers
v0x55d0c526c3c0_0 .net "w2", 0 0, L_0x55d0c6096520;  1 drivers
v0x55d0c526c480_0 .net "w3", 0 0, L_0x55d0c60965e0;  1 drivers
v0x55d0c526abc0_0 .net "w4", 0 0, L_0x55d0c60966a0;  1 drivers
v0x55d0c526ac60_0 .net "w5", 0 0, L_0x55d0c6096710;  1 drivers
S_0x55d0c526a7e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5269340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6096cc0 .functor XOR 1, L_0x55d0c60971a0, L_0x55d0c60972d0, C4<0>, C4<0>;
L_0x55d0c6096d30 .functor XOR 1, L_0x55d0c6096cc0, L_0x55d0c6097400, C4<0>, C4<0>;
L_0x55d0c6096da0 .functor AND 1, L_0x55d0c60971a0, L_0x55d0c60972d0, C4<1>, C4<1>;
L_0x55d0c6096e10 .functor AND 1, L_0x55d0c60971a0, L_0x55d0c6097400, C4<1>, C4<1>;
L_0x55d0c6096ed0 .functor AND 1, L_0x55d0c60972d0, L_0x55d0c6097400, C4<1>, C4<1>;
L_0x55d0c6096f40 .functor OR 1, L_0x55d0c6096da0, L_0x55d0c6096e10, C4<0>, C4<0>;
L_0x55d0c6097090 .functor OR 1, L_0x55d0c6096ed0, L_0x55d0c6096f40, C4<0>, C4<0>;
v0x55d0c5268ba0_0 .net "a", 0 0, L_0x55d0c60971a0;  1 drivers
v0x55d0c5268c60_0 .net "b", 0 0, L_0x55d0c60972d0;  1 drivers
v0x55d0c52616c0_0 .net "ca", 0 0, L_0x55d0c6097090;  1 drivers
v0x55d0c5261790_0 .net "cin", 0 0, L_0x55d0c6097400;  1 drivers
v0x55d0c5266700_0 .net "sum", 0 0, L_0x55d0c6096d30;  1 drivers
v0x55d0c5266320_0 .net "w1", 0 0, L_0x55d0c6096cc0;  1 drivers
v0x55d0c52663e0_0 .net "w2", 0 0, L_0x55d0c6096da0;  1 drivers
v0x55d0c52612a0_0 .net "w3", 0 0, L_0x55d0c6096e10;  1 drivers
v0x55d0c5261360_0 .net "w4", 0 0, L_0x55d0c6096ed0;  1 drivers
v0x55d0c5264b20_0 .net "w5", 0 0, L_0x55d0c6096f40;  1 drivers
S_0x55d0c5264740 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5269340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6097570 .functor XOR 1, L_0x55d0c6097b40, L_0x55d0c6097c70, C4<0>, C4<0>;
L_0x55d0c60975e0 .functor XOR 1, L_0x55d0c6097570, L_0x55d0c6097df0, C4<0>, C4<0>;
L_0x55d0c60976a0 .functor AND 1, L_0x55d0c6097b40, L_0x55d0c6097c70, C4<1>, C4<1>;
L_0x55d0c60977b0 .functor AND 1, L_0x55d0c6097b40, L_0x55d0c6097df0, C4<1>, C4<1>;
L_0x55d0c6097870 .functor AND 1, L_0x55d0c6097c70, L_0x55d0c6097df0, C4<1>, C4<1>;
L_0x55d0c60978e0 .functor OR 1, L_0x55d0c60976a0, L_0x55d0c60977b0, C4<0>, C4<0>;
L_0x55d0c6097a30 .functor OR 1, L_0x55d0c6097870, L_0x55d0c60978e0, C4<0>, C4<0>;
v0x55d0c5262f40_0 .net "a", 0 0, L_0x55d0c6097b40;  1 drivers
v0x55d0c5262fe0_0 .net "b", 0 0, L_0x55d0c6097c70;  1 drivers
v0x55d0c5262b60_0 .net "ca", 0 0, L_0x55d0c6097a30;  1 drivers
v0x55d0c5262c30_0 .net "cin", 0 0, L_0x55d0c6097df0;  1 drivers
v0x55d0c5260f20_0 .net "sum", 0 0, L_0x55d0c60975e0;  1 drivers
v0x55d0c525ef60_0 .net "w1", 0 0, L_0x55d0c6097570;  1 drivers
v0x55d0c525f020_0 .net "w2", 0 0, L_0x55d0c60976a0;  1 drivers
v0x55d0c5258be0_0 .net "w3", 0 0, L_0x55d0c60977b0;  1 drivers
v0x55d0c5258c80_0 .net "w4", 0 0, L_0x55d0c6097870;  1 drivers
v0x55d0c525dc20_0 .net "w5", 0 0, L_0x55d0c60978e0;  1 drivers
S_0x55d0c525d840 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5269340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6097f20 .functor XOR 1, L_0x55d0c60983c0, L_0x55d0c6098580, C4<0>, C4<0>;
L_0x55d0c6097f90 .functor XOR 1, L_0x55d0c6097f20, L_0x55d0c6098740, C4<0>, C4<0>;
L_0x55d0c6098000 .functor AND 1, L_0x55d0c60983c0, L_0x55d0c6098580, C4<1>, C4<1>;
L_0x55d0c6098070 .functor AND 1, L_0x55d0c60983c0, L_0x55d0c6098740, C4<1>, C4<1>;
L_0x55d0c6098130 .functor AND 1, L_0x55d0c6098580, L_0x55d0c6098740, C4<1>, C4<1>;
L_0x55d0c60981a0 .functor OR 1, L_0x55d0c6098000, L_0x55d0c6098070, C4<0>, C4<0>;
L_0x55d0c60982b0 .functor OR 1, L_0x55d0c6098130, L_0x55d0c60981a0, C4<0>, C4<0>;
v0x55d0c52587c0_0 .net "a", 0 0, L_0x55d0c60983c0;  1 drivers
v0x55d0c5258880_0 .net "b", 0 0, L_0x55d0c6098580;  1 drivers
v0x55d0c525c040_0 .net "ca", 0 0, L_0x55d0c60982b0;  1 drivers
v0x55d0c525c110_0 .net "cin", 0 0, L_0x55d0c6098740;  1 drivers
v0x55d0c525bc60_0 .net "sum", 0 0, L_0x55d0c6097f90;  1 drivers
v0x55d0c525a460_0 .net "w1", 0 0, L_0x55d0c6097f20;  1 drivers
v0x55d0c525a520_0 .net "w2", 0 0, L_0x55d0c6098000;  1 drivers
v0x55d0c525a080_0 .net "w3", 0 0, L_0x55d0c6098070;  1 drivers
v0x55d0c525a140_0 .net "w4", 0 0, L_0x55d0c6098130;  1 drivers
v0x55d0c5258440_0 .net "w5", 0 0, L_0x55d0c60981a0;  1 drivers
S_0x55d0c5250b40 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5270390;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c52377c0_0 .net "a", 3 0, L_0x55d0c609b510;  1 drivers
v0x55d0c52378c0_0 .net "b", 3 0, L_0x55d0c609b600;  1 drivers
v0x55d0c5235fc0_0 .net "ca", 3 0, L_0x55d0c609b3a0;  1 drivers
v0x55d0c52360b0_0 .net "cin", 3 0, L_0x55d0c609b6f0;  1 drivers
v0x55d0c5235be0_0 .net "sum", 3 0, L_0x55d0c609b300;  1 drivers
L_0x55d0c60992c0 .part L_0x55d0c609b510, 0, 1;
L_0x55d0c60993f0 .part L_0x55d0c609b600, 0, 1;
L_0x55d0c6099520 .part L_0x55d0c609b6f0, 0, 1;
L_0x55d0c6099b30 .part L_0x55d0c609b510, 1, 1;
L_0x55d0c6099c60 .part L_0x55d0c609b600, 1, 1;
L_0x55d0c6099d90 .part L_0x55d0c609b6f0, 1, 1;
L_0x55d0c609a4d0 .part L_0x55d0c609b510, 2, 1;
L_0x55d0c609a600 .part L_0x55d0c609b600, 2, 1;
L_0x55d0c609a780 .part L_0x55d0c609b6f0, 2, 1;
L_0x55d0c609ad50 .part L_0x55d0c609b510, 3, 1;
L_0x55d0c609af10 .part L_0x55d0c609b600, 3, 1;
L_0x55d0c609b0d0 .part L_0x55d0c609b6f0, 3, 1;
L_0x55d0c609b300 .concat8 [ 1 1 1 1], L_0x55d0c6098d60, L_0x55d0c60996c0, L_0x55d0c6099f70, L_0x55d0c609a920;
L_0x55d0c609b3a0 .concat8 [ 1 1 1 1], L_0x55d0c60991b0, L_0x55d0c6099a20, L_0x55d0c609a3c0, L_0x55d0c609ac40;
S_0x55d0c52543c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5250b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6098900 .functor XOR 1, L_0x55d0c60992c0, L_0x55d0c60993f0, C4<0>, C4<0>;
L_0x55d0c6098d60 .functor XOR 1, L_0x55d0c6098900, L_0x55d0c6099520, C4<0>, C4<0>;
L_0x55d0c6098e20 .functor AND 1, L_0x55d0c60992c0, L_0x55d0c60993f0, C4<1>, C4<1>;
L_0x55d0c6098f30 .functor AND 1, L_0x55d0c60992c0, L_0x55d0c6099520, C4<1>, C4<1>;
L_0x55d0c6098ff0 .functor AND 1, L_0x55d0c60993f0, L_0x55d0c6099520, C4<1>, C4<1>;
L_0x55d0c6099060 .functor OR 1, L_0x55d0c6098e20, L_0x55d0c6098f30, C4<0>, C4<0>;
L_0x55d0c60991b0 .functor OR 1, L_0x55d0c6098ff0, L_0x55d0c6099060, C4<0>, C4<0>;
v0x55d0c5253fe0_0 .net "a", 0 0, L_0x55d0c60992c0;  1 drivers
v0x55d0c5254080_0 .net "b", 0 0, L_0x55d0c60993f0;  1 drivers
v0x55d0c52527e0_0 .net "ca", 0 0, L_0x55d0c60991b0;  1 drivers
v0x55d0c52528b0_0 .net "cin", 0 0, L_0x55d0c6099520;  1 drivers
v0x55d0c5252400_0 .net "sum", 0 0, L_0x55d0c6098d60;  1 drivers
v0x55d0c5244ea0_0 .net "w1", 0 0, L_0x55d0c6098900;  1 drivers
v0x55d0c5244f60_0 .net "w2", 0 0, L_0x55d0c6098e20;  1 drivers
v0x55d0c5249ee0_0 .net "w3", 0 0, L_0x55d0c6098f30;  1 drivers
v0x55d0c5249f80_0 .net "w4", 0 0, L_0x55d0c6098ff0;  1 drivers
v0x55d0c5249b00_0 .net "w5", 0 0, L_0x55d0c6099060;  1 drivers
S_0x55d0c5244a80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5250b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6099650 .functor XOR 1, L_0x55d0c6099b30, L_0x55d0c6099c60, C4<0>, C4<0>;
L_0x55d0c60996c0 .functor XOR 1, L_0x55d0c6099650, L_0x55d0c6099d90, C4<0>, C4<0>;
L_0x55d0c6099730 .functor AND 1, L_0x55d0c6099b30, L_0x55d0c6099c60, C4<1>, C4<1>;
L_0x55d0c60997a0 .functor AND 1, L_0x55d0c6099b30, L_0x55d0c6099d90, C4<1>, C4<1>;
L_0x55d0c6099860 .functor AND 1, L_0x55d0c6099c60, L_0x55d0c6099d90, C4<1>, C4<1>;
L_0x55d0c60998d0 .functor OR 1, L_0x55d0c6099730, L_0x55d0c60997a0, C4<0>, C4<0>;
L_0x55d0c6099a20 .functor OR 1, L_0x55d0c6099860, L_0x55d0c60998d0, C4<0>, C4<0>;
v0x55d0c5248300_0 .net "a", 0 0, L_0x55d0c6099b30;  1 drivers
v0x55d0c52483c0_0 .net "b", 0 0, L_0x55d0c6099c60;  1 drivers
v0x55d0c5247f20_0 .net "ca", 0 0, L_0x55d0c6099a20;  1 drivers
v0x55d0c5247ff0_0 .net "cin", 0 0, L_0x55d0c6099d90;  1 drivers
v0x55d0c5246720_0 .net "sum", 0 0, L_0x55d0c60996c0;  1 drivers
v0x55d0c5246340_0 .net "w1", 0 0, L_0x55d0c6099650;  1 drivers
v0x55d0c5246400_0 .net "w2", 0 0, L_0x55d0c6099730;  1 drivers
v0x55d0c5244700_0 .net "w3", 0 0, L_0x55d0c60997a0;  1 drivers
v0x55d0c52447c0_0 .net "w4", 0 0, L_0x55d0c6099860;  1 drivers
v0x55d0c523d220_0 .net "w5", 0 0, L_0x55d0c60998d0;  1 drivers
S_0x55d0c5242260 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5250b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c6099f00 .functor XOR 1, L_0x55d0c609a4d0, L_0x55d0c609a600, C4<0>, C4<0>;
L_0x55d0c6099f70 .functor XOR 1, L_0x55d0c6099f00, L_0x55d0c609a780, C4<0>, C4<0>;
L_0x55d0c609a030 .functor AND 1, L_0x55d0c609a4d0, L_0x55d0c609a600, C4<1>, C4<1>;
L_0x55d0c609a140 .functor AND 1, L_0x55d0c609a4d0, L_0x55d0c609a780, C4<1>, C4<1>;
L_0x55d0c609a200 .functor AND 1, L_0x55d0c609a600, L_0x55d0c609a780, C4<1>, C4<1>;
L_0x55d0c609a270 .functor OR 1, L_0x55d0c609a030, L_0x55d0c609a140, C4<0>, C4<0>;
L_0x55d0c609a3c0 .functor OR 1, L_0x55d0c609a200, L_0x55d0c609a270, C4<0>, C4<0>;
v0x55d0c5241e80_0 .net "a", 0 0, L_0x55d0c609a4d0;  1 drivers
v0x55d0c5241f20_0 .net "b", 0 0, L_0x55d0c609a600;  1 drivers
v0x55d0c523ce00_0 .net "ca", 0 0, L_0x55d0c609a3c0;  1 drivers
v0x55d0c523ced0_0 .net "cin", 0 0, L_0x55d0c609a780;  1 drivers
v0x55d0c5240680_0 .net "sum", 0 0, L_0x55d0c6099f70;  1 drivers
v0x55d0c52402a0_0 .net "w1", 0 0, L_0x55d0c6099f00;  1 drivers
v0x55d0c5240360_0 .net "w2", 0 0, L_0x55d0c609a030;  1 drivers
v0x55d0c523eaa0_0 .net "w3", 0 0, L_0x55d0c609a140;  1 drivers
v0x55d0c523eb40_0 .net "w4", 0 0, L_0x55d0c609a200;  1 drivers
v0x55d0c523e6c0_0 .net "w5", 0 0, L_0x55d0c609a270;  1 drivers
S_0x55d0c523ca80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5250b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c609a8b0 .functor XOR 1, L_0x55d0c609ad50, L_0x55d0c609af10, C4<0>, C4<0>;
L_0x55d0c609a920 .functor XOR 1, L_0x55d0c609a8b0, L_0x55d0c609b0d0, C4<0>, C4<0>;
L_0x55d0c609a990 .functor AND 1, L_0x55d0c609ad50, L_0x55d0c609af10, C4<1>, C4<1>;
L_0x55d0c609aa00 .functor AND 1, L_0x55d0c609ad50, L_0x55d0c609b0d0, C4<1>, C4<1>;
L_0x55d0c609aac0 .functor AND 1, L_0x55d0c609af10, L_0x55d0c609b0d0, C4<1>, C4<1>;
L_0x55d0c609ab30 .functor OR 1, L_0x55d0c609a990, L_0x55d0c609aa00, C4<0>, C4<0>;
L_0x55d0c609ac40 .functor OR 1, L_0x55d0c609aac0, L_0x55d0c609ab30, C4<0>, C4<0>;
v0x55d0c523aac0_0 .net "a", 0 0, L_0x55d0c609ad50;  1 drivers
v0x55d0c523ab80_0 .net "b", 0 0, L_0x55d0c609af10;  1 drivers
v0x55d0c5234740_0 .net "ca", 0 0, L_0x55d0c609ac40;  1 drivers
v0x55d0c5234810_0 .net "cin", 0 0, L_0x55d0c609b0d0;  1 drivers
v0x55d0c5239780_0 .net "sum", 0 0, L_0x55d0c609a920;  1 drivers
v0x55d0c52393a0_0 .net "w1", 0 0, L_0x55d0c609a8b0;  1 drivers
v0x55d0c5239460_0 .net "w2", 0 0, L_0x55d0c609a990;  1 drivers
v0x55d0c5234320_0 .net "w3", 0 0, L_0x55d0c609aa00;  1 drivers
v0x55d0c52343e0_0 .net "w4", 0 0, L_0x55d0c609aac0;  1 drivers
v0x55d0c5237ba0_0 .net "w5", 0 0, L_0x55d0c609ab30;  1 drivers
S_0x55d0c5231720 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c52724e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c51eff00_0 .net "a", 7 0, L_0x55d0c60a13b0;  1 drivers
v0x55d0c51effe0_0 .net "b", 7 0, L_0x55d0c60a14a0;  1 drivers
v0x55d0c51f4f40_0 .net "ca", 7 0, L_0x55d0c60a1220;  1 drivers
v0x55d0c51f4fe0_0 .net "cin", 7 0, L_0x55d0c60a1590;  1 drivers
v0x55d0c51f4b60_0 .net "sum", 7 0, L_0x55d0c60a10e0;  1 drivers
L_0x55d0c609e440 .part L_0x55d0c60a13b0, 0, 4;
L_0x55d0c609e4e0 .part L_0x55d0c60a14a0, 0, 4;
L_0x55d0c609e580 .part L_0x55d0c60a1590, 0, 4;
L_0x55d0c60a0dd0 .part L_0x55d0c60a13b0, 4, 4;
L_0x55d0c60a0ec0 .part L_0x55d0c60a14a0, 4, 4;
L_0x55d0c60a0fb0 .part L_0x55d0c60a1590, 4, 4;
L_0x55d0c60a10e0 .concat8 [ 4 4 0 0], L_0x55d0c609e230, L_0x55d0c60a0bc0;
L_0x55d0c60a1220 .concat8 [ 4 4 0 0], L_0x55d0c609e2d0, L_0x55d0c60a0c60;
S_0x55d0c522c6a0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5231720;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5212600_0 .net "a", 3 0, L_0x55d0c609e440;  1 drivers
v0x55d0c5212700_0 .net "b", 3 0, L_0x55d0c609e4e0;  1 drivers
v0x55d0c5215e80_0 .net "ca", 3 0, L_0x55d0c609e2d0;  1 drivers
v0x55d0c5215f70_0 .net "cin", 3 0, L_0x55d0c609e580;  1 drivers
v0x55d0c5215aa0_0 .net "sum", 3 0, L_0x55d0c609e230;  1 drivers
L_0x55d0c609c1f0 .part L_0x55d0c609e440, 0, 1;
L_0x55d0c609c320 .part L_0x55d0c609e4e0, 0, 1;
L_0x55d0c609c450 .part L_0x55d0c609e580, 0, 1;
L_0x55d0c609ca60 .part L_0x55d0c609e440, 1, 1;
L_0x55d0c609cb90 .part L_0x55d0c609e4e0, 1, 1;
L_0x55d0c609ccc0 .part L_0x55d0c609e580, 1, 1;
L_0x55d0c609d400 .part L_0x55d0c609e440, 2, 1;
L_0x55d0c609d530 .part L_0x55d0c609e4e0, 2, 1;
L_0x55d0c609d6b0 .part L_0x55d0c609e580, 2, 1;
L_0x55d0c609dc80 .part L_0x55d0c609e440, 3, 1;
L_0x55d0c609de40 .part L_0x55d0c609e4e0, 3, 1;
L_0x55d0c609e000 .part L_0x55d0c609e580, 3, 1;
L_0x55d0c609e230 .concat8 [ 1 1 1 1], L_0x55d0c609bcd0, L_0x55d0c609c5f0, L_0x55d0c609cea0, L_0x55d0c609d850;
L_0x55d0c609e2d0 .concat8 [ 1 1 1 1], L_0x55d0c609c0e0, L_0x55d0c609c950, L_0x55d0c609d2f0, L_0x55d0c609db70;
S_0x55d0c522ff20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c522c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c609b290 .functor XOR 1, L_0x55d0c609c1f0, L_0x55d0c609c320, C4<0>, C4<0>;
L_0x55d0c609bcd0 .functor XOR 1, L_0x55d0c609b290, L_0x55d0c609c450, C4<0>, C4<0>;
L_0x55d0c609bd90 .functor AND 1, L_0x55d0c609c1f0, L_0x55d0c609c320, C4<1>, C4<1>;
L_0x55d0c609bea0 .functor AND 1, L_0x55d0c609c1f0, L_0x55d0c609c450, C4<1>, C4<1>;
L_0x55d0c609bf60 .functor AND 1, L_0x55d0c609c320, L_0x55d0c609c450, C4<1>, C4<1>;
L_0x55d0c609bfd0 .functor OR 1, L_0x55d0c609bd90, L_0x55d0c609bea0, C4<0>, C4<0>;
L_0x55d0c609c0e0 .functor OR 1, L_0x55d0c609bf60, L_0x55d0c609bfd0, C4<0>, C4<0>;
v0x55d0c522fb40_0 .net "a", 0 0, L_0x55d0c609c1f0;  1 drivers
v0x55d0c522fbe0_0 .net "b", 0 0, L_0x55d0c609c320;  1 drivers
v0x55d0c522e340_0 .net "ca", 0 0, L_0x55d0c609c0e0;  1 drivers
v0x55d0c522e410_0 .net "cin", 0 0, L_0x55d0c609c450;  1 drivers
v0x55d0c522df60_0 .net "sum", 0 0, L_0x55d0c609bcd0;  1 drivers
v0x55d0c522c320_0 .net "w1", 0 0, L_0x55d0c609b290;  1 drivers
v0x55d0c522c3e0_0 .net "w2", 0 0, L_0x55d0c609bd90;  1 drivers
v0x55d0c522a1d0_0 .net "w3", 0 0, L_0x55d0c609bea0;  1 drivers
v0x55d0c522a270_0 .net "w4", 0 0, L_0x55d0c609bf60;  1 drivers
v0x55d0c5223180_0 .net "w5", 0 0, L_0x55d0c609bfd0;  1 drivers
S_0x55d0c52281c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c522c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c609c580 .functor XOR 1, L_0x55d0c609ca60, L_0x55d0c609cb90, C4<0>, C4<0>;
L_0x55d0c609c5f0 .functor XOR 1, L_0x55d0c609c580, L_0x55d0c609ccc0, C4<0>, C4<0>;
L_0x55d0c609c660 .functor AND 1, L_0x55d0c609ca60, L_0x55d0c609cb90, C4<1>, C4<1>;
L_0x55d0c609c6d0 .functor AND 1, L_0x55d0c609ca60, L_0x55d0c609ccc0, C4<1>, C4<1>;
L_0x55d0c609c790 .functor AND 1, L_0x55d0c609cb90, L_0x55d0c609ccc0, C4<1>, C4<1>;
L_0x55d0c609c800 .functor OR 1, L_0x55d0c609c660, L_0x55d0c609c6d0, C4<0>, C4<0>;
L_0x55d0c609c950 .functor OR 1, L_0x55d0c609c790, L_0x55d0c609c800, C4<0>, C4<0>;
v0x55d0c5227de0_0 .net "a", 0 0, L_0x55d0c609ca60;  1 drivers
v0x55d0c5227ea0_0 .net "b", 0 0, L_0x55d0c609cb90;  1 drivers
v0x55d0c5222d60_0 .net "ca", 0 0, L_0x55d0c609c950;  1 drivers
v0x55d0c5222e30_0 .net "cin", 0 0, L_0x55d0c609ccc0;  1 drivers
v0x55d0c52265e0_0 .net "sum", 0 0, L_0x55d0c609c5f0;  1 drivers
v0x55d0c5226200_0 .net "w1", 0 0, L_0x55d0c609c580;  1 drivers
v0x55d0c52262c0_0 .net "w2", 0 0, L_0x55d0c609c660;  1 drivers
v0x55d0c5224a00_0 .net "w3", 0 0, L_0x55d0c609c6d0;  1 drivers
v0x55d0c5224ac0_0 .net "w4", 0 0, L_0x55d0c609c790;  1 drivers
v0x55d0c5224620_0 .net "w5", 0 0, L_0x55d0c609c800;  1 drivers
S_0x55d0c52229e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c522c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c609ce30 .functor XOR 1, L_0x55d0c609d400, L_0x55d0c609d530, C4<0>, C4<0>;
L_0x55d0c609cea0 .functor XOR 1, L_0x55d0c609ce30, L_0x55d0c609d6b0, C4<0>, C4<0>;
L_0x55d0c609cf60 .functor AND 1, L_0x55d0c609d400, L_0x55d0c609d530, C4<1>, C4<1>;
L_0x55d0c609d070 .functor AND 1, L_0x55d0c609d400, L_0x55d0c609d6b0, C4<1>, C4<1>;
L_0x55d0c609d130 .functor AND 1, L_0x55d0c609d530, L_0x55d0c609d6b0, C4<1>, C4<1>;
L_0x55d0c609d1a0 .functor OR 1, L_0x55d0c609cf60, L_0x55d0c609d070, C4<0>, C4<0>;
L_0x55d0c609d2f0 .functor OR 1, L_0x55d0c609d130, L_0x55d0c609d1a0, C4<0>, C4<0>;
v0x55d0c521b500_0 .net "a", 0 0, L_0x55d0c609d400;  1 drivers
v0x55d0c521b5a0_0 .net "b", 0 0, L_0x55d0c609d530;  1 drivers
v0x55d0c5220540_0 .net "ca", 0 0, L_0x55d0c609d2f0;  1 drivers
v0x55d0c5220610_0 .net "cin", 0 0, L_0x55d0c609d6b0;  1 drivers
v0x55d0c5220160_0 .net "sum", 0 0, L_0x55d0c609cea0;  1 drivers
v0x55d0c521b0e0_0 .net "w1", 0 0, L_0x55d0c609ce30;  1 drivers
v0x55d0c521b1a0_0 .net "w2", 0 0, L_0x55d0c609cf60;  1 drivers
v0x55d0c521e960_0 .net "w3", 0 0, L_0x55d0c609d070;  1 drivers
v0x55d0c521ea00_0 .net "w4", 0 0, L_0x55d0c609d130;  1 drivers
v0x55d0c521e580_0 .net "w5", 0 0, L_0x55d0c609d1a0;  1 drivers
S_0x55d0c521cd80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c522c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c609d7e0 .functor XOR 1, L_0x55d0c609dc80, L_0x55d0c609de40, C4<0>, C4<0>;
L_0x55d0c609d850 .functor XOR 1, L_0x55d0c609d7e0, L_0x55d0c609e000, C4<0>, C4<0>;
L_0x55d0c609d8c0 .functor AND 1, L_0x55d0c609dc80, L_0x55d0c609de40, C4<1>, C4<1>;
L_0x55d0c609d930 .functor AND 1, L_0x55d0c609dc80, L_0x55d0c609e000, C4<1>, C4<1>;
L_0x55d0c609d9f0 .functor AND 1, L_0x55d0c609de40, L_0x55d0c609e000, C4<1>, C4<1>;
L_0x55d0c609da60 .functor OR 1, L_0x55d0c609d8c0, L_0x55d0c609d930, C4<0>, C4<0>;
L_0x55d0c609db70 .functor OR 1, L_0x55d0c609d9f0, L_0x55d0c609da60, C4<0>, C4<0>;
v0x55d0c521c9a0_0 .net "a", 0 0, L_0x55d0c609dc80;  1 drivers
v0x55d0c521ca60_0 .net "b", 0 0, L_0x55d0c609de40;  1 drivers
v0x55d0c521ad60_0 .net "ca", 0 0, L_0x55d0c609db70;  1 drivers
v0x55d0c521ae30_0 .net "cin", 0 0, L_0x55d0c609e000;  1 drivers
v0x55d0c5218da0_0 .net "sum", 0 0, L_0x55d0c609d850;  1 drivers
v0x55d0c5212a20_0 .net "w1", 0 0, L_0x55d0c609d7e0;  1 drivers
v0x55d0c5212ae0_0 .net "w2", 0 0, L_0x55d0c609d8c0;  1 drivers
v0x55d0c5217a60_0 .net "w3", 0 0, L_0x55d0c609d930;  1 drivers
v0x55d0c5217b20_0 .net "w4", 0 0, L_0x55d0c609d9f0;  1 drivers
v0x55d0c5217680_0 .net "w5", 0 0, L_0x55d0c609da60;  1 drivers
S_0x55d0c52142a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5231720;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51f9e80_0 .net "a", 3 0, L_0x55d0c60a0dd0;  1 drivers
v0x55d0c51f9f80_0 .net "b", 3 0, L_0x55d0c60a0ec0;  1 drivers
v0x55d0c51f8240_0 .net "ca", 3 0, L_0x55d0c60a0c60;  1 drivers
v0x55d0c51f8330_0 .net "cin", 3 0, L_0x55d0c60a0fb0;  1 drivers
v0x55d0c51f6280_0 .net "sum", 3 0, L_0x55d0c60a0bc0;  1 drivers
L_0x55d0c609eb80 .part L_0x55d0c60a0dd0, 0, 1;
L_0x55d0c609ecb0 .part L_0x55d0c60a0ec0, 0, 1;
L_0x55d0c609ede0 .part L_0x55d0c60a0fb0, 0, 1;
L_0x55d0c609f3f0 .part L_0x55d0c60a0dd0, 1, 1;
L_0x55d0c609f520 .part L_0x55d0c60a0ec0, 1, 1;
L_0x55d0c609f650 .part L_0x55d0c60a0fb0, 1, 1;
L_0x55d0c609fd90 .part L_0x55d0c60a0dd0, 2, 1;
L_0x55d0c609fec0 .part L_0x55d0c60a0ec0, 2, 1;
L_0x55d0c60a0040 .part L_0x55d0c60a0fb0, 2, 1;
L_0x55d0c60a0610 .part L_0x55d0c60a0dd0, 3, 1;
L_0x55d0c60a07d0 .part L_0x55d0c60a0ec0, 3, 1;
L_0x55d0c60a0990 .part L_0x55d0c60a0fb0, 3, 1;
L_0x55d0c60a0bc0 .concat8 [ 1 1 1 1], L_0x55d0c609e620, L_0x55d0c609ef80, L_0x55d0c609f830, L_0x55d0c60a01e0;
L_0x55d0c60a0c60 .concat8 [ 1 1 1 1], L_0x55d0c609ea70, L_0x55d0c609f2e0, L_0x55d0c609fc80, L_0x55d0c60a0500;
S_0x55d0c5213ec0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c52142a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c609e1c0 .functor XOR 1, L_0x55d0c609eb80, L_0x55d0c609ecb0, C4<0>, C4<0>;
L_0x55d0c609e620 .functor XOR 1, L_0x55d0c609e1c0, L_0x55d0c609ede0, C4<0>, C4<0>;
L_0x55d0c609e6e0 .functor AND 1, L_0x55d0c609eb80, L_0x55d0c609ecb0, C4<1>, C4<1>;
L_0x55d0c609e7f0 .functor AND 1, L_0x55d0c609eb80, L_0x55d0c609ede0, C4<1>, C4<1>;
L_0x55d0c609e8b0 .functor AND 1, L_0x55d0c609ecb0, L_0x55d0c609ede0, C4<1>, C4<1>;
L_0x55d0c609e920 .functor OR 1, L_0x55d0c609e6e0, L_0x55d0c609e7f0, C4<0>, C4<0>;
L_0x55d0c609ea70 .functor OR 1, L_0x55d0c609e8b0, L_0x55d0c609e920, C4<0>, C4<0>;
v0x55d0c5212280_0 .net "a", 0 0, L_0x55d0c609eb80;  1 drivers
v0x55d0c5212320_0 .net "b", 0 0, L_0x55d0c609ecb0;  1 drivers
v0x55d0c520ada0_0 .net "ca", 0 0, L_0x55d0c609ea70;  1 drivers
v0x55d0c520ae70_0 .net "cin", 0 0, L_0x55d0c609ede0;  1 drivers
v0x55d0c520fde0_0 .net "sum", 0 0, L_0x55d0c609e620;  1 drivers
v0x55d0c520fa00_0 .net "w1", 0 0, L_0x55d0c609e1c0;  1 drivers
v0x55d0c520fac0_0 .net "w2", 0 0, L_0x55d0c609e6e0;  1 drivers
v0x55d0c520a980_0 .net "w3", 0 0, L_0x55d0c609e7f0;  1 drivers
v0x55d0c520aa20_0 .net "w4", 0 0, L_0x55d0c609e8b0;  1 drivers
v0x55d0c520e200_0 .net "w5", 0 0, L_0x55d0c609e920;  1 drivers
S_0x55d0c520de20 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c52142a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c609ef10 .functor XOR 1, L_0x55d0c609f3f0, L_0x55d0c609f520, C4<0>, C4<0>;
L_0x55d0c609ef80 .functor XOR 1, L_0x55d0c609ef10, L_0x55d0c609f650, C4<0>, C4<0>;
L_0x55d0c609eff0 .functor AND 1, L_0x55d0c609f3f0, L_0x55d0c609f520, C4<1>, C4<1>;
L_0x55d0c609f060 .functor AND 1, L_0x55d0c609f3f0, L_0x55d0c609f650, C4<1>, C4<1>;
L_0x55d0c609f120 .functor AND 1, L_0x55d0c609f520, L_0x55d0c609f650, C4<1>, C4<1>;
L_0x55d0c609f190 .functor OR 1, L_0x55d0c609eff0, L_0x55d0c609f060, C4<0>, C4<0>;
L_0x55d0c609f2e0 .functor OR 1, L_0x55d0c609f120, L_0x55d0c609f190, C4<0>, C4<0>;
v0x55d0c520c620_0 .net "a", 0 0, L_0x55d0c609f3f0;  1 drivers
v0x55d0c520c6e0_0 .net "b", 0 0, L_0x55d0c609f520;  1 drivers
v0x55d0c520c240_0 .net "ca", 0 0, L_0x55d0c609f2e0;  1 drivers
v0x55d0c520c310_0 .net "cin", 0 0, L_0x55d0c609f650;  1 drivers
v0x55d0c520a600_0 .net "sum", 0 0, L_0x55d0c609ef80;  1 drivers
v0x55d0c5208420_0 .net "w1", 0 0, L_0x55d0c609ef10;  1 drivers
v0x55d0c52084e0_0 .net "w2", 0 0, L_0x55d0c609eff0;  1 drivers
v0x55d0c5200660_0 .net "w3", 0 0, L_0x55d0c609f060;  1 drivers
v0x55d0c5200720_0 .net "w4", 0 0, L_0x55d0c609f120;  1 drivers
v0x55d0c52056a0_0 .net "w5", 0 0, L_0x55d0c609f190;  1 drivers
S_0x55d0c52052c0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c52142a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c609f7c0 .functor XOR 1, L_0x55d0c609fd90, L_0x55d0c609fec0, C4<0>, C4<0>;
L_0x55d0c609f830 .functor XOR 1, L_0x55d0c609f7c0, L_0x55d0c60a0040, C4<0>, C4<0>;
L_0x55d0c609f8f0 .functor AND 1, L_0x55d0c609fd90, L_0x55d0c609fec0, C4<1>, C4<1>;
L_0x55d0c609fa00 .functor AND 1, L_0x55d0c609fd90, L_0x55d0c60a0040, C4<1>, C4<1>;
L_0x55d0c609fac0 .functor AND 1, L_0x55d0c609fec0, L_0x55d0c60a0040, C4<1>, C4<1>;
L_0x55d0c609fb30 .functor OR 1, L_0x55d0c609f8f0, L_0x55d0c609fa00, C4<0>, C4<0>;
L_0x55d0c609fc80 .functor OR 1, L_0x55d0c609fac0, L_0x55d0c609fb30, C4<0>, C4<0>;
v0x55d0c5200240_0 .net "a", 0 0, L_0x55d0c609fd90;  1 drivers
v0x55d0c52002e0_0 .net "b", 0 0, L_0x55d0c609fec0;  1 drivers
v0x55d0c5203ac0_0 .net "ca", 0 0, L_0x55d0c609fc80;  1 drivers
v0x55d0c5203b90_0 .net "cin", 0 0, L_0x55d0c60a0040;  1 drivers
v0x55d0c52036e0_0 .net "sum", 0 0, L_0x55d0c609f830;  1 drivers
v0x55d0c5201ee0_0 .net "w1", 0 0, L_0x55d0c609f7c0;  1 drivers
v0x55d0c5201fa0_0 .net "w2", 0 0, L_0x55d0c609f8f0;  1 drivers
v0x55d0c5201b00_0 .net "w3", 0 0, L_0x55d0c609fa00;  1 drivers
v0x55d0c5201ba0_0 .net "w4", 0 0, L_0x55d0c609fac0;  1 drivers
v0x55d0c51ffec0_0 .net "w5", 0 0, L_0x55d0c609fb30;  1 drivers
S_0x55d0c51f89e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c52142a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a0170 .functor XOR 1, L_0x55d0c60a0610, L_0x55d0c60a07d0, C4<0>, C4<0>;
L_0x55d0c60a01e0 .functor XOR 1, L_0x55d0c60a0170, L_0x55d0c60a0990, C4<0>, C4<0>;
L_0x55d0c60a0250 .functor AND 1, L_0x55d0c60a0610, L_0x55d0c60a07d0, C4<1>, C4<1>;
L_0x55d0c60a02c0 .functor AND 1, L_0x55d0c60a0610, L_0x55d0c60a0990, C4<1>, C4<1>;
L_0x55d0c60a0380 .functor AND 1, L_0x55d0c60a07d0, L_0x55d0c60a0990, C4<1>, C4<1>;
L_0x55d0c60a03f0 .functor OR 1, L_0x55d0c60a0250, L_0x55d0c60a02c0, C4<0>, C4<0>;
L_0x55d0c60a0500 .functor OR 1, L_0x55d0c60a0380, L_0x55d0c60a03f0, C4<0>, C4<0>;
v0x55d0c51fda20_0 .net "a", 0 0, L_0x55d0c60a0610;  1 drivers
v0x55d0c51fdae0_0 .net "b", 0 0, L_0x55d0c60a07d0;  1 drivers
v0x55d0c51fd640_0 .net "ca", 0 0, L_0x55d0c60a0500;  1 drivers
v0x55d0c51fd710_0 .net "cin", 0 0, L_0x55d0c60a0990;  1 drivers
v0x55d0c51f85c0_0 .net "sum", 0 0, L_0x55d0c60a01e0;  1 drivers
v0x55d0c51fbe40_0 .net "w1", 0 0, L_0x55d0c60a0170;  1 drivers
v0x55d0c51fbf00_0 .net "w2", 0 0, L_0x55d0c60a0250;  1 drivers
v0x55d0c51fba60_0 .net "w3", 0 0, L_0x55d0c60a02c0;  1 drivers
v0x55d0c51fbb20_0 .net "w4", 0 0, L_0x55d0c60a0380;  1 drivers
v0x55d0c51fa260_0 .net "w5", 0 0, L_0x55d0c60a03f0;  1 drivers
S_0x55d0c51f1780 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5274120;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5173010_0 .net "a", 15 0, L_0x55d0c60ad070;  1 drivers
v0x55d0c51730f0_0 .net "b", 15 0, L_0x55d0c60ad160;  1 drivers
v0x55d0c516df90_0 .net "ca", 15 0, L_0x55d0c60acee0;  1 drivers
v0x55d0c516e030_0 .net "cin", 15 0, L_0x55d0c60ad250;  1 drivers
v0x55d0c5171810_0 .net "sum", 15 0, L_0x55d0c60acda0;  1 drivers
L_0x55d0c60a7210 .part L_0x55d0c60ad070, 0, 8;
L_0x55d0c60a72b0 .part L_0x55d0c60ad160, 0, 8;
L_0x55d0c60a7350 .part L_0x55d0c60ad250, 0, 8;
L_0x55d0c60acad0 .part L_0x55d0c60ad070, 8, 8;
L_0x55d0c60acbc0 .part L_0x55d0c60ad160, 8, 8;
L_0x55d0c60accb0 .part L_0x55d0c60ad250, 8, 8;
L_0x55d0c60acda0 .concat8 [ 8 8 0 0], L_0x55d0c60a6f40, L_0x55d0c60ac800;
L_0x55d0c60acee0 .concat8 [ 8 8 0 0], L_0x55d0c60a7080, L_0x55d0c60ac940;
S_0x55d0c51f13a0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c51f1780;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c51b2450_0 .net "a", 7 0, L_0x55d0c60a7210;  1 drivers
v0x55d0c51b2530_0 .net "b", 7 0, L_0x55d0c60a72b0;  1 drivers
v0x55d0c51b0490_0 .net "ca", 7 0, L_0x55d0c60a7080;  1 drivers
v0x55d0c51b0560_0 .net "cin", 7 0, L_0x55d0c60a7350;  1 drivers
v0x55d0c51aa110_0 .net "sum", 7 0, L_0x55d0c60a6f40;  1 drivers
L_0x55d0c60a42a0 .part L_0x55d0c60a7210, 0, 4;
L_0x55d0c60a4340 .part L_0x55d0c60a72b0, 0, 4;
L_0x55d0c60a43e0 .part L_0x55d0c60a7350, 0, 4;
L_0x55d0c60a6c30 .part L_0x55d0c60a7210, 4, 4;
L_0x55d0c60a6d20 .part L_0x55d0c60a72b0, 4, 4;
L_0x55d0c60a6e10 .part L_0x55d0c60a7350, 4, 4;
L_0x55d0c60a6f40 .concat8 [ 4 4 0 0], L_0x55d0c60a4090, L_0x55d0c60a6a20;
L_0x55d0c60a7080 .concat8 [ 4 4 0 0], L_0x55d0c60a4130, L_0x55d0c60a6ac0;
S_0x55d0c51ef760 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c51f13a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51d4560_0 .net "a", 3 0, L_0x55d0c60a42a0;  1 drivers
v0x55d0c51d4660_0 .net "b", 3 0, L_0x55d0c60a4340;  1 drivers
v0x55d0c51ce1e0_0 .net "ca", 3 0, L_0x55d0c60a4130;  1 drivers
v0x55d0c51ce2d0_0 .net "cin", 3 0, L_0x55d0c60a43e0;  1 drivers
v0x55d0c51d3220_0 .net "sum", 3 0, L_0x55d0c60a4090;  1 drivers
L_0x55d0c60a2050 .part L_0x55d0c60a42a0, 0, 1;
L_0x55d0c60a2180 .part L_0x55d0c60a4340, 0, 1;
L_0x55d0c60a22b0 .part L_0x55d0c60a43e0, 0, 1;
L_0x55d0c60a28c0 .part L_0x55d0c60a42a0, 1, 1;
L_0x55d0c60a29f0 .part L_0x55d0c60a4340, 1, 1;
L_0x55d0c60a2b20 .part L_0x55d0c60a43e0, 1, 1;
L_0x55d0c60a3260 .part L_0x55d0c60a42a0, 2, 1;
L_0x55d0c60a3390 .part L_0x55d0c60a4340, 2, 1;
L_0x55d0c60a3510 .part L_0x55d0c60a43e0, 2, 1;
L_0x55d0c60a3ae0 .part L_0x55d0c60a42a0, 3, 1;
L_0x55d0c60a3ca0 .part L_0x55d0c60a4340, 3, 1;
L_0x55d0c60a3e60 .part L_0x55d0c60a43e0, 3, 1;
L_0x55d0c60a4090 .concat8 [ 1 1 1 1], L_0x55d0c60a1b30, L_0x55d0c60a2450, L_0x55d0c60a2d00, L_0x55d0c60a36b0;
L_0x55d0c60a4130 .concat8 [ 1 1 1 1], L_0x55d0c60a1f40, L_0x55d0c60a27b0, L_0x55d0c60a3150, L_0x55d0c60a39d0;
S_0x55d0c51e8280 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c51ef760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a0b50 .functor XOR 1, L_0x55d0c60a2050, L_0x55d0c60a2180, C4<0>, C4<0>;
L_0x55d0c60a1b30 .functor XOR 1, L_0x55d0c60a0b50, L_0x55d0c60a22b0, C4<0>, C4<0>;
L_0x55d0c60a1bf0 .functor AND 1, L_0x55d0c60a2050, L_0x55d0c60a2180, C4<1>, C4<1>;
L_0x55d0c60a1d00 .functor AND 1, L_0x55d0c60a2050, L_0x55d0c60a22b0, C4<1>, C4<1>;
L_0x55d0c60a1dc0 .functor AND 1, L_0x55d0c60a2180, L_0x55d0c60a22b0, C4<1>, C4<1>;
L_0x55d0c60a1e30 .functor OR 1, L_0x55d0c60a1bf0, L_0x55d0c60a1d00, C4<0>, C4<0>;
L_0x55d0c60a1f40 .functor OR 1, L_0x55d0c60a1dc0, L_0x55d0c60a1e30, C4<0>, C4<0>;
v0x55d0c51ed2c0_0 .net "a", 0 0, L_0x55d0c60a2050;  1 drivers
v0x55d0c51ed360_0 .net "b", 0 0, L_0x55d0c60a2180;  1 drivers
v0x55d0c51ecee0_0 .net "ca", 0 0, L_0x55d0c60a1f40;  1 drivers
v0x55d0c51ecfb0_0 .net "cin", 0 0, L_0x55d0c60a22b0;  1 drivers
v0x55d0c51e7e60_0 .net "sum", 0 0, L_0x55d0c60a1b30;  1 drivers
v0x55d0c51e7f50_0 .net "w1", 0 0, L_0x55d0c60a0b50;  1 drivers
v0x55d0c51eb6e0_0 .net "w2", 0 0, L_0x55d0c60a1bf0;  1 drivers
v0x55d0c51eb7a0_0 .net "w3", 0 0, L_0x55d0c60a1d00;  1 drivers
v0x55d0c51eb300_0 .net "w4", 0 0, L_0x55d0c60a1dc0;  1 drivers
v0x55d0c51e9b00_0 .net "w5", 0 0, L_0x55d0c60a1e30;  1 drivers
S_0x55d0c51e9720 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c51ef760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a23e0 .functor XOR 1, L_0x55d0c60a28c0, L_0x55d0c60a29f0, C4<0>, C4<0>;
L_0x55d0c60a2450 .functor XOR 1, L_0x55d0c60a23e0, L_0x55d0c60a2b20, C4<0>, C4<0>;
L_0x55d0c60a24c0 .functor AND 1, L_0x55d0c60a28c0, L_0x55d0c60a29f0, C4<1>, C4<1>;
L_0x55d0c60a2530 .functor AND 1, L_0x55d0c60a28c0, L_0x55d0c60a2b20, C4<1>, C4<1>;
L_0x55d0c60a25f0 .functor AND 1, L_0x55d0c60a29f0, L_0x55d0c60a2b20, C4<1>, C4<1>;
L_0x55d0c60a2660 .functor OR 1, L_0x55d0c60a24c0, L_0x55d0c60a2530, C4<0>, C4<0>;
L_0x55d0c60a27b0 .functor OR 1, L_0x55d0c60a25f0, L_0x55d0c60a2660, C4<0>, C4<0>;
v0x55d0c51e7ae0_0 .net "a", 0 0, L_0x55d0c60a28c0;  1 drivers
v0x55d0c51e7ba0_0 .net "b", 0 0, L_0x55d0c60a29f0;  1 drivers
v0x55d0c51e5990_0 .net "ca", 0 0, L_0x55d0c60a27b0;  1 drivers
v0x55d0c51e5a60_0 .net "cin", 0 0, L_0x55d0c60a2b20;  1 drivers
v0x55d0c51de940_0 .net "sum", 0 0, L_0x55d0c60a2450;  1 drivers
v0x55d0c51e3980_0 .net "w1", 0 0, L_0x55d0c60a23e0;  1 drivers
v0x55d0c51e3a40_0 .net "w2", 0 0, L_0x55d0c60a24c0;  1 drivers
v0x55d0c51e35a0_0 .net "w3", 0 0, L_0x55d0c60a2530;  1 drivers
v0x55d0c51e3660_0 .net "w4", 0 0, L_0x55d0c60a25f0;  1 drivers
v0x55d0c51de520_0 .net "w5", 0 0, L_0x55d0c60a2660;  1 drivers
S_0x55d0c51e1da0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c51ef760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a2c90 .functor XOR 1, L_0x55d0c60a3260, L_0x55d0c60a3390, C4<0>, C4<0>;
L_0x55d0c60a2d00 .functor XOR 1, L_0x55d0c60a2c90, L_0x55d0c60a3510, C4<0>, C4<0>;
L_0x55d0c60a2dc0 .functor AND 1, L_0x55d0c60a3260, L_0x55d0c60a3390, C4<1>, C4<1>;
L_0x55d0c60a2ed0 .functor AND 1, L_0x55d0c60a3260, L_0x55d0c60a3510, C4<1>, C4<1>;
L_0x55d0c60a2f90 .functor AND 1, L_0x55d0c60a3390, L_0x55d0c60a3510, C4<1>, C4<1>;
L_0x55d0c60a3000 .functor OR 1, L_0x55d0c60a2dc0, L_0x55d0c60a2ed0, C4<0>, C4<0>;
L_0x55d0c60a3150 .functor OR 1, L_0x55d0c60a2f90, L_0x55d0c60a3000, C4<0>, C4<0>;
v0x55d0c51e19c0_0 .net "a", 0 0, L_0x55d0c60a3260;  1 drivers
v0x55d0c51e1a60_0 .net "b", 0 0, L_0x55d0c60a3390;  1 drivers
v0x55d0c51e01c0_0 .net "ca", 0 0, L_0x55d0c60a3150;  1 drivers
v0x55d0c51e0290_0 .net "cin", 0 0, L_0x55d0c60a3510;  1 drivers
v0x55d0c51dfde0_0 .net "sum", 0 0, L_0x55d0c60a2d00;  1 drivers
v0x55d0c51de1a0_0 .net "w1", 0 0, L_0x55d0c60a2c90;  1 drivers
v0x55d0c51de260_0 .net "w2", 0 0, L_0x55d0c60a2dc0;  1 drivers
v0x55d0c51d6cc0_0 .net "w3", 0 0, L_0x55d0c60a2ed0;  1 drivers
v0x55d0c51d6d60_0 .net "w4", 0 0, L_0x55d0c60a2f90;  1 drivers
v0x55d0c51dbd00_0 .net "w5", 0 0, L_0x55d0c60a3000;  1 drivers
S_0x55d0c51db920 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c51ef760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a3640 .functor XOR 1, L_0x55d0c60a3ae0, L_0x55d0c60a3ca0, C4<0>, C4<0>;
L_0x55d0c60a36b0 .functor XOR 1, L_0x55d0c60a3640, L_0x55d0c60a3e60, C4<0>, C4<0>;
L_0x55d0c60a3720 .functor AND 1, L_0x55d0c60a3ae0, L_0x55d0c60a3ca0, C4<1>, C4<1>;
L_0x55d0c60a3790 .functor AND 1, L_0x55d0c60a3ae0, L_0x55d0c60a3e60, C4<1>, C4<1>;
L_0x55d0c60a3850 .functor AND 1, L_0x55d0c60a3ca0, L_0x55d0c60a3e60, C4<1>, C4<1>;
L_0x55d0c60a38c0 .functor OR 1, L_0x55d0c60a3720, L_0x55d0c60a3790, C4<0>, C4<0>;
L_0x55d0c60a39d0 .functor OR 1, L_0x55d0c60a3850, L_0x55d0c60a38c0, C4<0>, C4<0>;
v0x55d0c51d68a0_0 .net "a", 0 0, L_0x55d0c60a3ae0;  1 drivers
v0x55d0c51d6960_0 .net "b", 0 0, L_0x55d0c60a3ca0;  1 drivers
v0x55d0c51da120_0 .net "ca", 0 0, L_0x55d0c60a39d0;  1 drivers
v0x55d0c51da1f0_0 .net "cin", 0 0, L_0x55d0c60a3e60;  1 drivers
v0x55d0c51d9d40_0 .net "sum", 0 0, L_0x55d0c60a36b0;  1 drivers
v0x55d0c51d8540_0 .net "w1", 0 0, L_0x55d0c60a3640;  1 drivers
v0x55d0c51d8600_0 .net "w2", 0 0, L_0x55d0c60a3720;  1 drivers
v0x55d0c51d8160_0 .net "w3", 0 0, L_0x55d0c60a3790;  1 drivers
v0x55d0c51d8220_0 .net "w4", 0 0, L_0x55d0c60a3850;  1 drivers
v0x55d0c51d6520_0 .net "w5", 0 0, L_0x55d0c60a38c0;  1 drivers
S_0x55d0c51d2e40 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c51f13a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51b5c70_0 .net "a", 3 0, L_0x55d0c60a6c30;  1 drivers
v0x55d0c51b5d70_0 .net "b", 3 0, L_0x55d0c60a6d20;  1 drivers
v0x55d0c51b4470_0 .net "ca", 3 0, L_0x55d0c60a6ac0;  1 drivers
v0x55d0c51b4560_0 .net "cin", 3 0, L_0x55d0c60a6e10;  1 drivers
v0x55d0c51b4090_0 .net "sum", 3 0, L_0x55d0c60a6a20;  1 drivers
L_0x55d0c60a49e0 .part L_0x55d0c60a6c30, 0, 1;
L_0x55d0c60a4b10 .part L_0x55d0c60a6d20, 0, 1;
L_0x55d0c60a4c40 .part L_0x55d0c60a6e10, 0, 1;
L_0x55d0c60a5250 .part L_0x55d0c60a6c30, 1, 1;
L_0x55d0c60a5380 .part L_0x55d0c60a6d20, 1, 1;
L_0x55d0c60a54b0 .part L_0x55d0c60a6e10, 1, 1;
L_0x55d0c60a5bf0 .part L_0x55d0c60a6c30, 2, 1;
L_0x55d0c60a5d20 .part L_0x55d0c60a6d20, 2, 1;
L_0x55d0c60a5ea0 .part L_0x55d0c60a6e10, 2, 1;
L_0x55d0c60a6470 .part L_0x55d0c60a6c30, 3, 1;
L_0x55d0c60a6630 .part L_0x55d0c60a6d20, 3, 1;
L_0x55d0c60a67f0 .part L_0x55d0c60a6e10, 3, 1;
L_0x55d0c60a6a20 .concat8 [ 1 1 1 1], L_0x55d0c60a4480, L_0x55d0c60a4de0, L_0x55d0c60a5690, L_0x55d0c60a6040;
L_0x55d0c60a6ac0 .concat8 [ 1 1 1 1], L_0x55d0c60a48d0, L_0x55d0c60a5140, L_0x55d0c60a5ae0, L_0x55d0c60a6360;
S_0x55d0c51cddc0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c51d2e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a4020 .functor XOR 1, L_0x55d0c60a49e0, L_0x55d0c60a4b10, C4<0>, C4<0>;
L_0x55d0c60a4480 .functor XOR 1, L_0x55d0c60a4020, L_0x55d0c60a4c40, C4<0>, C4<0>;
L_0x55d0c60a4540 .functor AND 1, L_0x55d0c60a49e0, L_0x55d0c60a4b10, C4<1>, C4<1>;
L_0x55d0c60a4650 .functor AND 1, L_0x55d0c60a49e0, L_0x55d0c60a4c40, C4<1>, C4<1>;
L_0x55d0c60a4710 .functor AND 1, L_0x55d0c60a4b10, L_0x55d0c60a4c40, C4<1>, C4<1>;
L_0x55d0c60a4780 .functor OR 1, L_0x55d0c60a4540, L_0x55d0c60a4650, C4<0>, C4<0>;
L_0x55d0c60a48d0 .functor OR 1, L_0x55d0c60a4710, L_0x55d0c60a4780, C4<0>, C4<0>;
v0x55d0c51d1640_0 .net "a", 0 0, L_0x55d0c60a49e0;  1 drivers
v0x55d0c51d16e0_0 .net "b", 0 0, L_0x55d0c60a4b10;  1 drivers
v0x55d0c51d1260_0 .net "ca", 0 0, L_0x55d0c60a48d0;  1 drivers
v0x55d0c51d1330_0 .net "cin", 0 0, L_0x55d0c60a4c40;  1 drivers
v0x55d0c51cfa60_0 .net "sum", 0 0, L_0x55d0c60a4480;  1 drivers
v0x55d0c51cf680_0 .net "w1", 0 0, L_0x55d0c60a4020;  1 drivers
v0x55d0c51cf740_0 .net "w2", 0 0, L_0x55d0c60a4540;  1 drivers
v0x55d0c51cda40_0 .net "w3", 0 0, L_0x55d0c60a4650;  1 drivers
v0x55d0c51cdae0_0 .net "w4", 0 0, L_0x55d0c60a4710;  1 drivers
v0x55d0c51c6560_0 .net "w5", 0 0, L_0x55d0c60a4780;  1 drivers
S_0x55d0c51cb5a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c51d2e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a4d70 .functor XOR 1, L_0x55d0c60a5250, L_0x55d0c60a5380, C4<0>, C4<0>;
L_0x55d0c60a4de0 .functor XOR 1, L_0x55d0c60a4d70, L_0x55d0c60a54b0, C4<0>, C4<0>;
L_0x55d0c60a4e50 .functor AND 1, L_0x55d0c60a5250, L_0x55d0c60a5380, C4<1>, C4<1>;
L_0x55d0c60a4ec0 .functor AND 1, L_0x55d0c60a5250, L_0x55d0c60a54b0, C4<1>, C4<1>;
L_0x55d0c60a4f80 .functor AND 1, L_0x55d0c60a5380, L_0x55d0c60a54b0, C4<1>, C4<1>;
L_0x55d0c60a4ff0 .functor OR 1, L_0x55d0c60a4e50, L_0x55d0c60a4ec0, C4<0>, C4<0>;
L_0x55d0c60a5140 .functor OR 1, L_0x55d0c60a4f80, L_0x55d0c60a4ff0, C4<0>, C4<0>;
v0x55d0c51cb1c0_0 .net "a", 0 0, L_0x55d0c60a5250;  1 drivers
v0x55d0c51cb280_0 .net "b", 0 0, L_0x55d0c60a5380;  1 drivers
v0x55d0c51c6140_0 .net "ca", 0 0, L_0x55d0c60a5140;  1 drivers
v0x55d0c51c6210_0 .net "cin", 0 0, L_0x55d0c60a54b0;  1 drivers
v0x55d0c51c99c0_0 .net "sum", 0 0, L_0x55d0c60a4de0;  1 drivers
v0x55d0c51c95e0_0 .net "w1", 0 0, L_0x55d0c60a4d70;  1 drivers
v0x55d0c51c96a0_0 .net "w2", 0 0, L_0x55d0c60a4e50;  1 drivers
v0x55d0c51c7de0_0 .net "w3", 0 0, L_0x55d0c60a4ec0;  1 drivers
v0x55d0c51c7ea0_0 .net "w4", 0 0, L_0x55d0c60a4f80;  1 drivers
v0x55d0c51c7a00_0 .net "w5", 0 0, L_0x55d0c60a4ff0;  1 drivers
S_0x55d0c51ba870 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c51d2e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a5620 .functor XOR 1, L_0x55d0c60a5bf0, L_0x55d0c60a5d20, C4<0>, C4<0>;
L_0x55d0c60a5690 .functor XOR 1, L_0x55d0c60a5620, L_0x55d0c60a5ea0, C4<0>, C4<0>;
L_0x55d0c60a5750 .functor AND 1, L_0x55d0c60a5bf0, L_0x55d0c60a5d20, C4<1>, C4<1>;
L_0x55d0c60a5860 .functor AND 1, L_0x55d0c60a5bf0, L_0x55d0c60a5ea0, C4<1>, C4<1>;
L_0x55d0c60a5920 .functor AND 1, L_0x55d0c60a5d20, L_0x55d0c60a5ea0, C4<1>, C4<1>;
L_0x55d0c60a5990 .functor OR 1, L_0x55d0c60a5750, L_0x55d0c60a5860, C4<0>, C4<0>;
L_0x55d0c60a5ae0 .functor OR 1, L_0x55d0c60a5920, L_0x55d0c60a5990, C4<0>, C4<0>;
v0x55d0c51bf8b0_0 .net "a", 0 0, L_0x55d0c60a5bf0;  1 drivers
v0x55d0c51bf950_0 .net "b", 0 0, L_0x55d0c60a5d20;  1 drivers
v0x55d0c51bf4d0_0 .net "ca", 0 0, L_0x55d0c60a5ae0;  1 drivers
v0x55d0c51bf5a0_0 .net "cin", 0 0, L_0x55d0c60a5ea0;  1 drivers
v0x55d0c51ba450_0 .net "sum", 0 0, L_0x55d0c60a5690;  1 drivers
v0x55d0c51bdcd0_0 .net "w1", 0 0, L_0x55d0c60a5620;  1 drivers
v0x55d0c51bdd90_0 .net "w2", 0 0, L_0x55d0c60a5750;  1 drivers
v0x55d0c51bd8f0_0 .net "w3", 0 0, L_0x55d0c60a5860;  1 drivers
v0x55d0c51bd990_0 .net "w4", 0 0, L_0x55d0c60a5920;  1 drivers
v0x55d0c51bc0f0_0 .net "w5", 0 0, L_0x55d0c60a5990;  1 drivers
S_0x55d0c51bbd10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c51d2e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a5fd0 .functor XOR 1, L_0x55d0c60a6470, L_0x55d0c60a6630, C4<0>, C4<0>;
L_0x55d0c60a6040 .functor XOR 1, L_0x55d0c60a5fd0, L_0x55d0c60a67f0, C4<0>, C4<0>;
L_0x55d0c60a60b0 .functor AND 1, L_0x55d0c60a6470, L_0x55d0c60a6630, C4<1>, C4<1>;
L_0x55d0c60a6120 .functor AND 1, L_0x55d0c60a6470, L_0x55d0c60a67f0, C4<1>, C4<1>;
L_0x55d0c60a61e0 .functor AND 1, L_0x55d0c60a6630, L_0x55d0c60a67f0, C4<1>, C4<1>;
L_0x55d0c60a6250 .functor OR 1, L_0x55d0c60a60b0, L_0x55d0c60a6120, C4<0>, C4<0>;
L_0x55d0c60a6360 .functor OR 1, L_0x55d0c60a61e0, L_0x55d0c60a6250, C4<0>, C4<0>;
v0x55d0c51ba0d0_0 .net "a", 0 0, L_0x55d0c60a6470;  1 drivers
v0x55d0c51ba190_0 .net "b", 0 0, L_0x55d0c60a6630;  1 drivers
v0x55d0c51b2bf0_0 .net "ca", 0 0, L_0x55d0c60a6360;  1 drivers
v0x55d0c51b2cc0_0 .net "cin", 0 0, L_0x55d0c60a67f0;  1 drivers
v0x55d0c51b7c30_0 .net "sum", 0 0, L_0x55d0c60a6040;  1 drivers
v0x55d0c51b7850_0 .net "w1", 0 0, L_0x55d0c60a5fd0;  1 drivers
v0x55d0c51b7910_0 .net "w2", 0 0, L_0x55d0c60a60b0;  1 drivers
v0x55d0c51b27d0_0 .net "w3", 0 0, L_0x55d0c60a6120;  1 drivers
v0x55d0c51b2890_0 .net "w4", 0 0, L_0x55d0c60a61e0;  1 drivers
v0x55d0c51b6050_0 .net "w5", 0 0, L_0x55d0c60a6250;  1 drivers
S_0x55d0c51af150 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c51f1780;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5175890_0 .net "a", 7 0, L_0x55d0c60acad0;  1 drivers
v0x55d0c5175970_0 .net "b", 7 0, L_0x55d0c60acbc0;  1 drivers
v0x55d0c516e3b0_0 .net "ca", 7 0, L_0x55d0c60ac940;  1 drivers
v0x55d0c516e450_0 .net "cin", 7 0, L_0x55d0c60accb0;  1 drivers
v0x55d0c51733f0_0 .net "sum", 7 0, L_0x55d0c60ac800;  1 drivers
L_0x55d0c60a9b60 .part L_0x55d0c60acad0, 0, 4;
L_0x55d0c60a9c00 .part L_0x55d0c60acbc0, 0, 4;
L_0x55d0c60a9ca0 .part L_0x55d0c60accb0, 0, 4;
L_0x55d0c60ac4f0 .part L_0x55d0c60acad0, 4, 4;
L_0x55d0c60ac5e0 .part L_0x55d0c60acbc0, 4, 4;
L_0x55d0c60ac6d0 .part L_0x55d0c60accb0, 4, 4;
L_0x55d0c60ac800 .concat8 [ 4 4 0 0], L_0x55d0c60a9950, L_0x55d0c60ac2e0;
L_0x55d0c60ac940 .concat8 [ 4 4 0 0], L_0x55d0c60a99f0, L_0x55d0c60ac380;
S_0x55d0c51aed70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c51af150;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5195b30_0 .net "a", 3 0, L_0x55d0c60a9b60;  1 drivers
v0x55d0c5195c30_0 .net "b", 3 0, L_0x55d0c60a9c00;  1 drivers
v0x55d0c5190ab0_0 .net "ca", 3 0, L_0x55d0c60a99f0;  1 drivers
v0x55d0c5190b70_0 .net "cin", 3 0, L_0x55d0c60a9ca0;  1 drivers
v0x55d0c5194330_0 .net "sum", 3 0, L_0x55d0c60a9950;  1 drivers
L_0x55d0c60a7910 .part L_0x55d0c60a9b60, 0, 1;
L_0x55d0c60a7a40 .part L_0x55d0c60a9c00, 0, 1;
L_0x55d0c60a7b70 .part L_0x55d0c60a9ca0, 0, 1;
L_0x55d0c60a8180 .part L_0x55d0c60a9b60, 1, 1;
L_0x55d0c60a82b0 .part L_0x55d0c60a9c00, 1, 1;
L_0x55d0c60a83e0 .part L_0x55d0c60a9ca0, 1, 1;
L_0x55d0c60a8b20 .part L_0x55d0c60a9b60, 2, 1;
L_0x55d0c60a8c50 .part L_0x55d0c60a9c00, 2, 1;
L_0x55d0c60a8dd0 .part L_0x55d0c60a9ca0, 2, 1;
L_0x55d0c60a93a0 .part L_0x55d0c60a9b60, 3, 1;
L_0x55d0c60a9560 .part L_0x55d0c60a9c00, 3, 1;
L_0x55d0c60a9720 .part L_0x55d0c60a9ca0, 3, 1;
L_0x55d0c60a9950 .concat8 [ 1 1 1 1], L_0x55d0c60a73f0, L_0x55d0c60a7d10, L_0x55d0c60a85c0, L_0x55d0c60a8f70;
L_0x55d0c60a99f0 .concat8 [ 1 1 1 1], L_0x55d0c60a7800, L_0x55d0c60a8070, L_0x55d0c60a8a10, L_0x55d0c60a9290;
S_0x55d0c51a9cf0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c51aed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a69b0 .functor XOR 1, L_0x55d0c60a7910, L_0x55d0c60a7a40, C4<0>, C4<0>;
L_0x55d0c60a73f0 .functor XOR 1, L_0x55d0c60a69b0, L_0x55d0c60a7b70, C4<0>, C4<0>;
L_0x55d0c60a74b0 .functor AND 1, L_0x55d0c60a7910, L_0x55d0c60a7a40, C4<1>, C4<1>;
L_0x55d0c60a75c0 .functor AND 1, L_0x55d0c60a7910, L_0x55d0c60a7b70, C4<1>, C4<1>;
L_0x55d0c60a7680 .functor AND 1, L_0x55d0c60a7a40, L_0x55d0c60a7b70, C4<1>, C4<1>;
L_0x55d0c60a76f0 .functor OR 1, L_0x55d0c60a74b0, L_0x55d0c60a75c0, C4<0>, C4<0>;
L_0x55d0c60a7800 .functor OR 1, L_0x55d0c60a7680, L_0x55d0c60a76f0, C4<0>, C4<0>;
v0x55d0c51ad570_0 .net "a", 0 0, L_0x55d0c60a7910;  1 drivers
v0x55d0c51ad610_0 .net "b", 0 0, L_0x55d0c60a7a40;  1 drivers
v0x55d0c51ad190_0 .net "ca", 0 0, L_0x55d0c60a7800;  1 drivers
v0x55d0c51ad260_0 .net "cin", 0 0, L_0x55d0c60a7b70;  1 drivers
v0x55d0c51ab990_0 .net "sum", 0 0, L_0x55d0c60a73f0;  1 drivers
v0x55d0c51ab5b0_0 .net "w1", 0 0, L_0x55d0c60a69b0;  1 drivers
v0x55d0c51ab670_0 .net "w2", 0 0, L_0x55d0c60a74b0;  1 drivers
v0x55d0c51a9970_0 .net "w3", 0 0, L_0x55d0c60a75c0;  1 drivers
v0x55d0c51a9a10_0 .net "w4", 0 0, L_0x55d0c60a7680;  1 drivers
v0x55d0c51a2490_0 .net "w5", 0 0, L_0x55d0c60a76f0;  1 drivers
S_0x55d0c51a74d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c51aed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a7ca0 .functor XOR 1, L_0x55d0c60a8180, L_0x55d0c60a82b0, C4<0>, C4<0>;
L_0x55d0c60a7d10 .functor XOR 1, L_0x55d0c60a7ca0, L_0x55d0c60a83e0, C4<0>, C4<0>;
L_0x55d0c60a7d80 .functor AND 1, L_0x55d0c60a8180, L_0x55d0c60a82b0, C4<1>, C4<1>;
L_0x55d0c60a7df0 .functor AND 1, L_0x55d0c60a8180, L_0x55d0c60a83e0, C4<1>, C4<1>;
L_0x55d0c60a7eb0 .functor AND 1, L_0x55d0c60a82b0, L_0x55d0c60a83e0, C4<1>, C4<1>;
L_0x55d0c60a7f20 .functor OR 1, L_0x55d0c60a7d80, L_0x55d0c60a7df0, C4<0>, C4<0>;
L_0x55d0c60a8070 .functor OR 1, L_0x55d0c60a7eb0, L_0x55d0c60a7f20, C4<0>, C4<0>;
v0x55d0c51a2550_0 .net "a", 0 0, L_0x55d0c60a8180;  1 drivers
v0x55d0c51a70f0_0 .net "b", 0 0, L_0x55d0c60a82b0;  1 drivers
v0x55d0c51a7190_0 .net "ca", 0 0, L_0x55d0c60a8070;  1 drivers
v0x55d0c51a2070_0 .net "cin", 0 0, L_0x55d0c60a83e0;  1 drivers
v0x55d0c51a2130_0 .net "sum", 0 0, L_0x55d0c60a7d10;  1 drivers
v0x55d0c51a58f0_0 .net "w1", 0 0, L_0x55d0c60a7ca0;  1 drivers
v0x55d0c51a59b0_0 .net "w2", 0 0, L_0x55d0c60a7d80;  1 drivers
v0x55d0c51a5510_0 .net "w3", 0 0, L_0x55d0c60a7df0;  1 drivers
v0x55d0c51a55b0_0 .net "w4", 0 0, L_0x55d0c60a7eb0;  1 drivers
v0x55d0c51a3dc0_0 .net "w5", 0 0, L_0x55d0c60a7f20;  1 drivers
S_0x55d0c51a3930 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c51aed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a8550 .functor XOR 1, L_0x55d0c60a8b20, L_0x55d0c60a8c50, C4<0>, C4<0>;
L_0x55d0c60a85c0 .functor XOR 1, L_0x55d0c60a8550, L_0x55d0c60a8dd0, C4<0>, C4<0>;
L_0x55d0c60a8680 .functor AND 1, L_0x55d0c60a8b20, L_0x55d0c60a8c50, C4<1>, C4<1>;
L_0x55d0c60a8790 .functor AND 1, L_0x55d0c60a8b20, L_0x55d0c60a8dd0, C4<1>, C4<1>;
L_0x55d0c60a8850 .functor AND 1, L_0x55d0c60a8c50, L_0x55d0c60a8dd0, C4<1>, C4<1>;
L_0x55d0c60a88c0 .functor OR 1, L_0x55d0c60a8680, L_0x55d0c60a8790, C4<0>, C4<0>;
L_0x55d0c60a8a10 .functor OR 1, L_0x55d0c60a8850, L_0x55d0c60a88c0, C4<0>, C4<0>;
v0x55d0c51a1cf0_0 .net "a", 0 0, L_0x55d0c60a8b20;  1 drivers
v0x55d0c51a1d90_0 .net "b", 0 0, L_0x55d0c60a8c50;  1 drivers
v0x55d0c519fba0_0 .net "ca", 0 0, L_0x55d0c60a8a10;  1 drivers
v0x55d0c519fc70_0 .net "cin", 0 0, L_0x55d0c60a8dd0;  1 drivers
v0x55d0c5198b50_0 .net "sum", 0 0, L_0x55d0c60a85c0;  1 drivers
v0x55d0c519db90_0 .net "w1", 0 0, L_0x55d0c60a8550;  1 drivers
v0x55d0c519dc50_0 .net "w2", 0 0, L_0x55d0c60a8680;  1 drivers
v0x55d0c519d7b0_0 .net "w3", 0 0, L_0x55d0c60a8790;  1 drivers
v0x55d0c519d850_0 .net "w4", 0 0, L_0x55d0c60a8850;  1 drivers
v0x55d0c5198730_0 .net "w5", 0 0, L_0x55d0c60a88c0;  1 drivers
S_0x55d0c519bfb0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c51aed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a8f00 .functor XOR 1, L_0x55d0c60a93a0, L_0x55d0c60a9560, C4<0>, C4<0>;
L_0x55d0c60a8f70 .functor XOR 1, L_0x55d0c60a8f00, L_0x55d0c60a9720, C4<0>, C4<0>;
L_0x55d0c60a8fe0 .functor AND 1, L_0x55d0c60a93a0, L_0x55d0c60a9560, C4<1>, C4<1>;
L_0x55d0c60a9050 .functor AND 1, L_0x55d0c60a93a0, L_0x55d0c60a9720, C4<1>, C4<1>;
L_0x55d0c60a9110 .functor AND 1, L_0x55d0c60a9560, L_0x55d0c60a9720, C4<1>, C4<1>;
L_0x55d0c60a9180 .functor OR 1, L_0x55d0c60a8fe0, L_0x55d0c60a9050, C4<0>, C4<0>;
L_0x55d0c60a9290 .functor OR 1, L_0x55d0c60a9110, L_0x55d0c60a9180, C4<0>, C4<0>;
v0x55d0c519bbd0_0 .net "a", 0 0, L_0x55d0c60a93a0;  1 drivers
v0x55d0c519bc90_0 .net "b", 0 0, L_0x55d0c60a9560;  1 drivers
v0x55d0c519a3d0_0 .net "ca", 0 0, L_0x55d0c60a9290;  1 drivers
v0x55d0c519a4a0_0 .net "cin", 0 0, L_0x55d0c60a9720;  1 drivers
v0x55d0c5199ff0_0 .net "sum", 0 0, L_0x55d0c60a8f70;  1 drivers
v0x55d0c51983b0_0 .net "w1", 0 0, L_0x55d0c60a8f00;  1 drivers
v0x55d0c5198470_0 .net "w2", 0 0, L_0x55d0c60a8fe0;  1 drivers
v0x55d0c5190ed0_0 .net "w3", 0 0, L_0x55d0c60a9050;  1 drivers
v0x55d0c5190f90_0 .net "w4", 0 0, L_0x55d0c60a9110;  1 drivers
v0x55d0c5195f10_0 .net "w5", 0 0, L_0x55d0c60a9180;  1 drivers
S_0x55d0c5193f50 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c51af150;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51790b0_0 .net "a", 3 0, L_0x55d0c60ac4f0;  1 drivers
v0x55d0c51791b0_0 .net "b", 3 0, L_0x55d0c60ac5e0;  1 drivers
v0x55d0c51778b0_0 .net "ca", 3 0, L_0x55d0c60ac380;  1 drivers
v0x55d0c51779a0_0 .net "cin", 3 0, L_0x55d0c60ac6d0;  1 drivers
v0x55d0c51774d0_0 .net "sum", 3 0, L_0x55d0c60ac2e0;  1 drivers
L_0x55d0c60aa2a0 .part L_0x55d0c60ac4f0, 0, 1;
L_0x55d0c60aa3d0 .part L_0x55d0c60ac5e0, 0, 1;
L_0x55d0c60aa500 .part L_0x55d0c60ac6d0, 0, 1;
L_0x55d0c60aab10 .part L_0x55d0c60ac4f0, 1, 1;
L_0x55d0c60aac40 .part L_0x55d0c60ac5e0, 1, 1;
L_0x55d0c60aad70 .part L_0x55d0c60ac6d0, 1, 1;
L_0x55d0c60ab4b0 .part L_0x55d0c60ac4f0, 2, 1;
L_0x55d0c60ab5e0 .part L_0x55d0c60ac5e0, 2, 1;
L_0x55d0c60ab760 .part L_0x55d0c60ac6d0, 2, 1;
L_0x55d0c60abd30 .part L_0x55d0c60ac4f0, 3, 1;
L_0x55d0c60abef0 .part L_0x55d0c60ac5e0, 3, 1;
L_0x55d0c60ac0b0 .part L_0x55d0c60ac6d0, 3, 1;
L_0x55d0c60ac2e0 .concat8 [ 1 1 1 1], L_0x55d0c60a9d40, L_0x55d0c60aa6a0, L_0x55d0c60aaf50, L_0x55d0c60ab900;
L_0x55d0c60ac380 .concat8 [ 1 1 1 1], L_0x55d0c60aa190, L_0x55d0c60aaa00, L_0x55d0c60ab3a0, L_0x55d0c60abc20;
S_0x55d0c5192750 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5193f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60a98e0 .functor XOR 1, L_0x55d0c60aa2a0, L_0x55d0c60aa3d0, C4<0>, C4<0>;
L_0x55d0c60a9d40 .functor XOR 1, L_0x55d0c60a98e0, L_0x55d0c60aa500, C4<0>, C4<0>;
L_0x55d0c60a9e00 .functor AND 1, L_0x55d0c60aa2a0, L_0x55d0c60aa3d0, C4<1>, C4<1>;
L_0x55d0c60a9f10 .functor AND 1, L_0x55d0c60aa2a0, L_0x55d0c60aa500, C4<1>, C4<1>;
L_0x55d0c60a9fd0 .functor AND 1, L_0x55d0c60aa3d0, L_0x55d0c60aa500, C4<1>, C4<1>;
L_0x55d0c60aa040 .functor OR 1, L_0x55d0c60a9e00, L_0x55d0c60a9f10, C4<0>, C4<0>;
L_0x55d0c60aa190 .functor OR 1, L_0x55d0c60a9fd0, L_0x55d0c60aa040, C4<0>, C4<0>;
v0x55d0c5192370_0 .net "a", 0 0, L_0x55d0c60aa2a0;  1 drivers
v0x55d0c5192410_0 .net "b", 0 0, L_0x55d0c60aa3d0;  1 drivers
v0x55d0c5190730_0 .net "ca", 0 0, L_0x55d0c60aa190;  1 drivers
v0x55d0c5190800_0 .net "cin", 0 0, L_0x55d0c60aa500;  1 drivers
v0x55d0c518e770_0 .net "sum", 0 0, L_0x55d0c60a9d40;  1 drivers
v0x55d0c51883f0_0 .net "w1", 0 0, L_0x55d0c60a98e0;  1 drivers
v0x55d0c51884b0_0 .net "w2", 0 0, L_0x55d0c60a9e00;  1 drivers
v0x55d0c518d430_0 .net "w3", 0 0, L_0x55d0c60a9f10;  1 drivers
v0x55d0c518d4d0_0 .net "w4", 0 0, L_0x55d0c60a9fd0;  1 drivers
v0x55d0c518d050_0 .net "w5", 0 0, L_0x55d0c60aa040;  1 drivers
S_0x55d0c5187fd0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5193f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60aa630 .functor XOR 1, L_0x55d0c60aab10, L_0x55d0c60aac40, C4<0>, C4<0>;
L_0x55d0c60aa6a0 .functor XOR 1, L_0x55d0c60aa630, L_0x55d0c60aad70, C4<0>, C4<0>;
L_0x55d0c60aa710 .functor AND 1, L_0x55d0c60aab10, L_0x55d0c60aac40, C4<1>, C4<1>;
L_0x55d0c60aa780 .functor AND 1, L_0x55d0c60aab10, L_0x55d0c60aad70, C4<1>, C4<1>;
L_0x55d0c60aa840 .functor AND 1, L_0x55d0c60aac40, L_0x55d0c60aad70, C4<1>, C4<1>;
L_0x55d0c60aa8b0 .functor OR 1, L_0x55d0c60aa710, L_0x55d0c60aa780, C4<0>, C4<0>;
L_0x55d0c60aaa00 .functor OR 1, L_0x55d0c60aa840, L_0x55d0c60aa8b0, C4<0>, C4<0>;
v0x55d0c518b850_0 .net "a", 0 0, L_0x55d0c60aab10;  1 drivers
v0x55d0c518b910_0 .net "b", 0 0, L_0x55d0c60aac40;  1 drivers
v0x55d0c518b470_0 .net "ca", 0 0, L_0x55d0c60aaa00;  1 drivers
v0x55d0c518b540_0 .net "cin", 0 0, L_0x55d0c60aad70;  1 drivers
v0x55d0c5189c70_0 .net "sum", 0 0, L_0x55d0c60aa6a0;  1 drivers
v0x55d0c5189890_0 .net "w1", 0 0, L_0x55d0c60aa630;  1 drivers
v0x55d0c5189950_0 .net "w2", 0 0, L_0x55d0c60aa710;  1 drivers
v0x55d0c5187c50_0 .net "w3", 0 0, L_0x55d0c60aa780;  1 drivers
v0x55d0c5187d10_0 .net "w4", 0 0, L_0x55d0c60aa840;  1 drivers
v0x55d0c5180770_0 .net "w5", 0 0, L_0x55d0c60aa8b0;  1 drivers
S_0x55d0c51857b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5193f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60aaee0 .functor XOR 1, L_0x55d0c60ab4b0, L_0x55d0c60ab5e0, C4<0>, C4<0>;
L_0x55d0c60aaf50 .functor XOR 1, L_0x55d0c60aaee0, L_0x55d0c60ab760, C4<0>, C4<0>;
L_0x55d0c60ab010 .functor AND 1, L_0x55d0c60ab4b0, L_0x55d0c60ab5e0, C4<1>, C4<1>;
L_0x55d0c60ab120 .functor AND 1, L_0x55d0c60ab4b0, L_0x55d0c60ab760, C4<1>, C4<1>;
L_0x55d0c60ab1e0 .functor AND 1, L_0x55d0c60ab5e0, L_0x55d0c60ab760, C4<1>, C4<1>;
L_0x55d0c60ab250 .functor OR 1, L_0x55d0c60ab010, L_0x55d0c60ab120, C4<0>, C4<0>;
L_0x55d0c60ab3a0 .functor OR 1, L_0x55d0c60ab1e0, L_0x55d0c60ab250, C4<0>, C4<0>;
v0x55d0c51853d0_0 .net "a", 0 0, L_0x55d0c60ab4b0;  1 drivers
v0x55d0c5185470_0 .net "b", 0 0, L_0x55d0c60ab5e0;  1 drivers
v0x55d0c5180350_0 .net "ca", 0 0, L_0x55d0c60ab3a0;  1 drivers
v0x55d0c5180420_0 .net "cin", 0 0, L_0x55d0c60ab760;  1 drivers
v0x55d0c5183bd0_0 .net "sum", 0 0, L_0x55d0c60aaf50;  1 drivers
v0x55d0c51837f0_0 .net "w1", 0 0, L_0x55d0c60aaee0;  1 drivers
v0x55d0c51838b0_0 .net "w2", 0 0, L_0x55d0c60ab010;  1 drivers
v0x55d0c5181ff0_0 .net "w3", 0 0, L_0x55d0c60ab120;  1 drivers
v0x55d0c5182090_0 .net "w4", 0 0, L_0x55d0c60ab1e0;  1 drivers
v0x55d0c5181c10_0 .net "w5", 0 0, L_0x55d0c60ab250;  1 drivers
S_0x55d0c517ffd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5193f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60ab890 .functor XOR 1, L_0x55d0c60abd30, L_0x55d0c60abef0, C4<0>, C4<0>;
L_0x55d0c60ab900 .functor XOR 1, L_0x55d0c60ab890, L_0x55d0c60ac0b0, C4<0>, C4<0>;
L_0x55d0c60ab970 .functor AND 1, L_0x55d0c60abd30, L_0x55d0c60abef0, C4<1>, C4<1>;
L_0x55d0c60ab9e0 .functor AND 1, L_0x55d0c60abd30, L_0x55d0c60ac0b0, C4<1>, C4<1>;
L_0x55d0c60abaa0 .functor AND 1, L_0x55d0c60abef0, L_0x55d0c60ac0b0, C4<1>, C4<1>;
L_0x55d0c60abb10 .functor OR 1, L_0x55d0c60ab970, L_0x55d0c60ab9e0, C4<0>, C4<0>;
L_0x55d0c60abc20 .functor OR 1, L_0x55d0c60abaa0, L_0x55d0c60abb10, C4<0>, C4<0>;
v0x55d0c517ddf0_0 .net "a", 0 0, L_0x55d0c60abd30;  1 drivers
v0x55d0c517deb0_0 .net "b", 0 0, L_0x55d0c60abef0;  1 drivers
v0x55d0c5176030_0 .net "ca", 0 0, L_0x55d0c60abc20;  1 drivers
v0x55d0c5176100_0 .net "cin", 0 0, L_0x55d0c60ac0b0;  1 drivers
v0x55d0c517b070_0 .net "sum", 0 0, L_0x55d0c60ab900;  1 drivers
v0x55d0c517ac90_0 .net "w1", 0 0, L_0x55d0c60ab890;  1 drivers
v0x55d0c517ad50_0 .net "w2", 0 0, L_0x55d0c60ab970;  1 drivers
v0x55d0c5175c10_0 .net "w3", 0 0, L_0x55d0c60ab9e0;  1 drivers
v0x55d0c5175cd0_0 .net "w4", 0 0, L_0x55d0c60abaa0;  1 drivers
v0x55d0c5179490_0 .net "w5", 0 0, L_0x55d0c60abb10;  1 drivers
S_0x55d0c516a530 .scope module, "a_15" "SixtyfourBA" 3 76, 5 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395c0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4f4fb90_0 .net/2u *"_s2", 0 0, L_0x7f868395c0b0;  1 drivers
L_0x7f868395c0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4f4fc90_0 .net/2u *"_s6", 0 0, L_0x7f868395c0f8;  1 drivers
v0x55d0c4f4e390_0 .net "a", 64 0, L_0x55d0c60ad840;  alias, 1 drivers
v0x55d0c4f4e460_0 .net "b", 64 0, L_0x55d0c60dca40;  1 drivers
v0x55d0c4f4dfb0_0 .net "ca", 64 0, L_0x55d0c60dc810;  alias, 1 drivers
v0x55d0c4f4c370_0 .net "cin", 64 0, L_0x55d0c60ad9d0;  alias, 1 drivers
v0x55d0c4f4c430_0 .net "sum", 64 0, L_0x55d0c60dc630;  alias, 1 drivers
L_0x55d0c60c4fa0 .part L_0x55d0c60ad840, 0, 32;
L_0x55d0c60c50d0 .part L_0x55d0c60dca40, 0, 32;
L_0x55d0c60c5170 .part L_0x55d0c60ad9d0, 0, 32;
L_0x55d0c60dc400 .part L_0x55d0c60ad840, 32, 32;
L_0x55d0c60dc4a0 .part L_0x55d0c60dca40, 32, 32;
L_0x55d0c60dc590 .part L_0x55d0c60ad9d0, 32, 32;
L_0x55d0c60dc630 .concat8 [ 32 32 1 0], L_0x55d0c60c4cd0, L_0x55d0c60dc130, L_0x7f868395c0f8;
L_0x55d0c60dc810 .concat8 [ 1 32 32 0], L_0x7f868395c0b0, L_0x55d0c60c4e10, L_0x55d0c60dc270;
S_0x55d0c51654b0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c516a530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c50654c0_0 .net "a", 31 0, L_0x55d0c60c4fa0;  1 drivers
v0x55d0c50655c0_0 .net "b", 31 0, L_0x55d0c60c50d0;  1 drivers
v0x55d0c50650e0_0 .net "ca", 31 0, L_0x55d0c60c4e10;  1 drivers
v0x55d0c50651a0_0 .net "cin", 31 0, L_0x55d0c60c5170;  1 drivers
v0x55d0c5060060_0 .net "sum", 31 0, L_0x55d0c60c4cd0;  1 drivers
L_0x55d0c60b92e0 .part L_0x55d0c60c4fa0, 0, 16;
L_0x55d0c60b9380 .part L_0x55d0c60c50d0, 0, 16;
L_0x55d0c60b9420 .part L_0x55d0c60c5170, 0, 16;
L_0x55d0c60c4a00 .part L_0x55d0c60c4fa0, 16, 16;
L_0x55d0c60c4af0 .part L_0x55d0c60c50d0, 16, 16;
L_0x55d0c60c4be0 .part L_0x55d0c60c5170, 16, 16;
L_0x55d0c60c4cd0 .concat8 [ 16 16 0 0], L_0x55d0c60b9010, L_0x55d0c60c4730;
L_0x55d0c60c4e10 .concat8 [ 16 16 0 0], L_0x55d0c60b9150, L_0x55d0c60c4870;
S_0x55d0c5168d30 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c51654b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c50ea620_0 .net "a", 15 0, L_0x55d0c60b92e0;  1 drivers
v0x55d0c50ea700_0 .net "b", 15 0, L_0x55d0c60b9380;  1 drivers
v0x55d0c50e3140_0 .net "ca", 15 0, L_0x55d0c60b9150;  1 drivers
v0x55d0c50e3210_0 .net "cin", 15 0, L_0x55d0c60b9420;  1 drivers
v0x55d0c50e8180_0 .net "sum", 15 0, L_0x55d0c60b9010;  1 drivers
L_0x55d0c60b3480 .part L_0x55d0c60b92e0, 0, 8;
L_0x55d0c60b3520 .part L_0x55d0c60b9380, 0, 8;
L_0x55d0c60b35c0 .part L_0x55d0c60b9420, 0, 8;
L_0x55d0c60b8d40 .part L_0x55d0c60b92e0, 8, 8;
L_0x55d0c60b8e30 .part L_0x55d0c60b9380, 8, 8;
L_0x55d0c60b8f20 .part L_0x55d0c60b9420, 8, 8;
L_0x55d0c60b9010 .concat8 [ 8 8 0 0], L_0x55d0c60b31b0, L_0x55d0c60b8a70;
L_0x55d0c60b9150 .concat8 [ 8 8 0 0], L_0x55d0c60b32f0, L_0x55d0c60b8bb0;
S_0x55d0c5168950 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5168d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c512ade0_0 .net "a", 7 0, L_0x55d0c60b3480;  1 drivers
v0x55d0c512aec0_0 .net "b", 7 0, L_0x55d0c60b3520;  1 drivers
v0x55d0c512aa00_0 .net "ca", 7 0, L_0x55d0c60b32f0;  1 drivers
v0x55d0c512aaa0_0 .net "cin", 7 0, L_0x55d0c60b35c0;  1 drivers
v0x55d0c5129200_0 .net "sum", 7 0, L_0x55d0c60b31b0;  1 drivers
L_0x55d0c60b0510 .part L_0x55d0c60b3480, 0, 4;
L_0x55d0c60b05b0 .part L_0x55d0c60b3520, 0, 4;
L_0x55d0c60b0650 .part L_0x55d0c60b35c0, 0, 4;
L_0x55d0c60b2ea0 .part L_0x55d0c60b3480, 4, 4;
L_0x55d0c60b2f90 .part L_0x55d0c60b3520, 4, 4;
L_0x55d0c60b3080 .part L_0x55d0c60b35c0, 4, 4;
L_0x55d0c60b31b0 .concat8 [ 4 4 0 0], L_0x55d0c60b0300, L_0x55d0c60b2c90;
L_0x55d0c60b32f0 .concat8 [ 4 4 0 0], L_0x55d0c60b03a0, L_0x55d0c60b2d30;
S_0x55d0c5167150 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5168950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c514db30_0 .net "a", 3 0, L_0x55d0c60b0510;  1 drivers
v0x55d0c514dc30_0 .net "b", 3 0, L_0x55d0c60b05b0;  1 drivers
v0x55d0c514bef0_0 .net "ca", 3 0, L_0x55d0c60b03a0;  1 drivers
v0x55d0c514bfe0_0 .net "cin", 3 0, L_0x55d0c60b0650;  1 drivers
v0x55d0c5149f30_0 .net "sum", 3 0, L_0x55d0c60b0300;  1 drivers
L_0x55d0c60ae2c0 .part L_0x55d0c60b0510, 0, 1;
L_0x55d0c60ae3f0 .part L_0x55d0c60b05b0, 0, 1;
L_0x55d0c60ae520 .part L_0x55d0c60b0650, 0, 1;
L_0x55d0c60aeb30 .part L_0x55d0c60b0510, 1, 1;
L_0x55d0c60aec60 .part L_0x55d0c60b05b0, 1, 1;
L_0x55d0c60aed90 .part L_0x55d0c60b0650, 1, 1;
L_0x55d0c60af4d0 .part L_0x55d0c60b0510, 2, 1;
L_0x55d0c60af600 .part L_0x55d0c60b05b0, 2, 1;
L_0x55d0c60af780 .part L_0x55d0c60b0650, 2, 1;
L_0x55d0c60afd50 .part L_0x55d0c60b0510, 3, 1;
L_0x55d0c60aff10 .part L_0x55d0c60b05b0, 3, 1;
L_0x55d0c60b00d0 .part L_0x55d0c60b0650, 3, 1;
L_0x55d0c60b0300 .concat8 [ 1 1 1 1], L_0x55d0c60adda0, L_0x55d0c60ae6c0, L_0x55d0c60aef70, L_0x55d0c60af920;
L_0x55d0c60b03a0 .concat8 [ 1 1 1 1], L_0x55d0c60ae1b0, L_0x55d0c60aea20, L_0x55d0c60af3c0, L_0x55d0c60afc40;
S_0x55d0c5166d70 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5167150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60ac270 .functor XOR 1, L_0x55d0c60ae2c0, L_0x55d0c60ae3f0, C4<0>, C4<0>;
L_0x55d0c60adda0 .functor XOR 1, L_0x55d0c60ac270, L_0x55d0c60ae520, C4<0>, C4<0>;
L_0x55d0c60ade60 .functor AND 1, L_0x55d0c60ae2c0, L_0x55d0c60ae3f0, C4<1>, C4<1>;
L_0x55d0c60adf70 .functor AND 1, L_0x55d0c60ae2c0, L_0x55d0c60ae520, C4<1>, C4<1>;
L_0x55d0c60ae030 .functor AND 1, L_0x55d0c60ae3f0, L_0x55d0c60ae520, C4<1>, C4<1>;
L_0x55d0c60ae0a0 .functor OR 1, L_0x55d0c60ade60, L_0x55d0c60adf70, C4<0>, C4<0>;
L_0x55d0c60ae1b0 .functor OR 1, L_0x55d0c60ae030, L_0x55d0c60ae0a0, C4<0>, C4<0>;
v0x55d0c5165130_0 .net "a", 0 0, L_0x55d0c60ae2c0;  1 drivers
v0x55d0c51651d0_0 .net "b", 0 0, L_0x55d0c60ae3f0;  1 drivers
v0x55d0c515dc50_0 .net "ca", 0 0, L_0x55d0c60ae1b0;  1 drivers
v0x55d0c515dd20_0 .net "cin", 0 0, L_0x55d0c60ae520;  1 drivers
v0x55d0c5162c90_0 .net "sum", 0 0, L_0x55d0c60adda0;  1 drivers
v0x55d0c5162d80_0 .net "w1", 0 0, L_0x55d0c60ac270;  1 drivers
v0x55d0c51628b0_0 .net "w2", 0 0, L_0x55d0c60ade60;  1 drivers
v0x55d0c5162950_0 .net "w3", 0 0, L_0x55d0c60adf70;  1 drivers
v0x55d0c515d830_0 .net "w4", 0 0, L_0x55d0c60ae030;  1 drivers
v0x55d0c51610b0_0 .net "w5", 0 0, L_0x55d0c60ae0a0;  1 drivers
S_0x55d0c5160cd0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5167150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60ae650 .functor XOR 1, L_0x55d0c60aeb30, L_0x55d0c60aec60, C4<0>, C4<0>;
L_0x55d0c60ae6c0 .functor XOR 1, L_0x55d0c60ae650, L_0x55d0c60aed90, C4<0>, C4<0>;
L_0x55d0c60ae730 .functor AND 1, L_0x55d0c60aeb30, L_0x55d0c60aec60, C4<1>, C4<1>;
L_0x55d0c60ae7a0 .functor AND 1, L_0x55d0c60aeb30, L_0x55d0c60aed90, C4<1>, C4<1>;
L_0x55d0c60ae860 .functor AND 1, L_0x55d0c60aec60, L_0x55d0c60aed90, C4<1>, C4<1>;
L_0x55d0c60ae8d0 .functor OR 1, L_0x55d0c60ae730, L_0x55d0c60ae7a0, C4<0>, C4<0>;
L_0x55d0c60aea20 .functor OR 1, L_0x55d0c60ae860, L_0x55d0c60ae8d0, C4<0>, C4<0>;
v0x55d0c515f4d0_0 .net "a", 0 0, L_0x55d0c60aeb30;  1 drivers
v0x55d0c515f590_0 .net "b", 0 0, L_0x55d0c60aec60;  1 drivers
v0x55d0c515f0f0_0 .net "ca", 0 0, L_0x55d0c60aea20;  1 drivers
v0x55d0c515f1c0_0 .net "cin", 0 0, L_0x55d0c60aed90;  1 drivers
v0x55d0c515d4b0_0 .net "sum", 0 0, L_0x55d0c60ae6c0;  1 drivers
v0x55d0c515d570_0 .net "w1", 0 0, L_0x55d0c60ae650;  1 drivers
v0x55d0c515b360_0 .net "w2", 0 0, L_0x55d0c60ae730;  1 drivers
v0x55d0c515b420_0 .net "w3", 0 0, L_0x55d0c60ae7a0;  1 drivers
v0x55d0c5154310_0 .net "w4", 0 0, L_0x55d0c60ae860;  1 drivers
v0x55d0c5159350_0 .net "w5", 0 0, L_0x55d0c60ae8d0;  1 drivers
S_0x55d0c5158f70 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5167150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60aef00 .functor XOR 1, L_0x55d0c60af4d0, L_0x55d0c60af600, C4<0>, C4<0>;
L_0x55d0c60aef70 .functor XOR 1, L_0x55d0c60aef00, L_0x55d0c60af780, C4<0>, C4<0>;
L_0x55d0c60af030 .functor AND 1, L_0x55d0c60af4d0, L_0x55d0c60af600, C4<1>, C4<1>;
L_0x55d0c60af140 .functor AND 1, L_0x55d0c60af4d0, L_0x55d0c60af780, C4<1>, C4<1>;
L_0x55d0c60af200 .functor AND 1, L_0x55d0c60af600, L_0x55d0c60af780, C4<1>, C4<1>;
L_0x55d0c60af270 .functor OR 1, L_0x55d0c60af030, L_0x55d0c60af140, C4<0>, C4<0>;
L_0x55d0c60af3c0 .functor OR 1, L_0x55d0c60af200, L_0x55d0c60af270, C4<0>, C4<0>;
v0x55d0c5153ef0_0 .net "a", 0 0, L_0x55d0c60af4d0;  1 drivers
v0x55d0c5153f90_0 .net "b", 0 0, L_0x55d0c60af600;  1 drivers
v0x55d0c5157770_0 .net "ca", 0 0, L_0x55d0c60af3c0;  1 drivers
v0x55d0c5157840_0 .net "cin", 0 0, L_0x55d0c60af780;  1 drivers
v0x55d0c5157390_0 .net "sum", 0 0, L_0x55d0c60aef70;  1 drivers
v0x55d0c5155b90_0 .net "w1", 0 0, L_0x55d0c60aef00;  1 drivers
v0x55d0c5155c50_0 .net "w2", 0 0, L_0x55d0c60af030;  1 drivers
v0x55d0c51557b0_0 .net "w3", 0 0, L_0x55d0c60af140;  1 drivers
v0x55d0c5155850_0 .net "w4", 0 0, L_0x55d0c60af200;  1 drivers
v0x55d0c5153b70_0 .net "w5", 0 0, L_0x55d0c60af270;  1 drivers
S_0x55d0c514c690 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5167150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60af8b0 .functor XOR 1, L_0x55d0c60afd50, L_0x55d0c60aff10, C4<0>, C4<0>;
L_0x55d0c60af920 .functor XOR 1, L_0x55d0c60af8b0, L_0x55d0c60b00d0, C4<0>, C4<0>;
L_0x55d0c60af990 .functor AND 1, L_0x55d0c60afd50, L_0x55d0c60aff10, C4<1>, C4<1>;
L_0x55d0c60afa00 .functor AND 1, L_0x55d0c60afd50, L_0x55d0c60b00d0, C4<1>, C4<1>;
L_0x55d0c60afac0 .functor AND 1, L_0x55d0c60aff10, L_0x55d0c60b00d0, C4<1>, C4<1>;
L_0x55d0c60afb30 .functor OR 1, L_0x55d0c60af990, L_0x55d0c60afa00, C4<0>, C4<0>;
L_0x55d0c60afc40 .functor OR 1, L_0x55d0c60afac0, L_0x55d0c60afb30, C4<0>, C4<0>;
v0x55d0c51516d0_0 .net "a", 0 0, L_0x55d0c60afd50;  1 drivers
v0x55d0c5151790_0 .net "b", 0 0, L_0x55d0c60aff10;  1 drivers
v0x55d0c51512f0_0 .net "ca", 0 0, L_0x55d0c60afc40;  1 drivers
v0x55d0c51513c0_0 .net "cin", 0 0, L_0x55d0c60b00d0;  1 drivers
v0x55d0c514c270_0 .net "sum", 0 0, L_0x55d0c60af920;  1 drivers
v0x55d0c514faf0_0 .net "w1", 0 0, L_0x55d0c60af8b0;  1 drivers
v0x55d0c514fbb0_0 .net "w2", 0 0, L_0x55d0c60af990;  1 drivers
v0x55d0c514f710_0 .net "w3", 0 0, L_0x55d0c60afa00;  1 drivers
v0x55d0c514f7d0_0 .net "w4", 0 0, L_0x55d0c60afac0;  1 drivers
v0x55d0c514df10_0 .net "w5", 0 0, L_0x55d0c60afb30;  1 drivers
S_0x55d0c5143bb0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5168950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c512c9c0_0 .net "a", 3 0, L_0x55d0c60b2ea0;  1 drivers
v0x55d0c512cac0_0 .net "b", 3 0, L_0x55d0c60b2f90;  1 drivers
v0x55d0c512c5e0_0 .net "ca", 3 0, L_0x55d0c60b2d30;  1 drivers
v0x55d0c512c6d0_0 .net "cin", 3 0, L_0x55d0c60b3080;  1 drivers
v0x55d0c5127560_0 .net "sum", 3 0, L_0x55d0c60b2c90;  1 drivers
L_0x55d0c60b0c50 .part L_0x55d0c60b2ea0, 0, 1;
L_0x55d0c60b0d80 .part L_0x55d0c60b2f90, 0, 1;
L_0x55d0c60b0eb0 .part L_0x55d0c60b3080, 0, 1;
L_0x55d0c60b14c0 .part L_0x55d0c60b2ea0, 1, 1;
L_0x55d0c60b15f0 .part L_0x55d0c60b2f90, 1, 1;
L_0x55d0c60b1720 .part L_0x55d0c60b3080, 1, 1;
L_0x55d0c60b1e60 .part L_0x55d0c60b2ea0, 2, 1;
L_0x55d0c60b1f90 .part L_0x55d0c60b2f90, 2, 1;
L_0x55d0c60b2110 .part L_0x55d0c60b3080, 2, 1;
L_0x55d0c60b26e0 .part L_0x55d0c60b2ea0, 3, 1;
L_0x55d0c60b28a0 .part L_0x55d0c60b2f90, 3, 1;
L_0x55d0c60b2a60 .part L_0x55d0c60b3080, 3, 1;
L_0x55d0c60b2c90 .concat8 [ 1 1 1 1], L_0x55d0c60b06f0, L_0x55d0c60b1050, L_0x55d0c60b1900, L_0x55d0c60b22b0;
L_0x55d0c60b2d30 .concat8 [ 1 1 1 1], L_0x55d0c60b0b40, L_0x55d0c60b13b0, L_0x55d0c60b1d50, L_0x55d0c60b25d0;
S_0x55d0c5148bf0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5143bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b0290 .functor XOR 1, L_0x55d0c60b0c50, L_0x55d0c60b0d80, C4<0>, C4<0>;
L_0x55d0c60b06f0 .functor XOR 1, L_0x55d0c60b0290, L_0x55d0c60b0eb0, C4<0>, C4<0>;
L_0x55d0c60b07b0 .functor AND 1, L_0x55d0c60b0c50, L_0x55d0c60b0d80, C4<1>, C4<1>;
L_0x55d0c60b08c0 .functor AND 1, L_0x55d0c60b0c50, L_0x55d0c60b0eb0, C4<1>, C4<1>;
L_0x55d0c60b0980 .functor AND 1, L_0x55d0c60b0d80, L_0x55d0c60b0eb0, C4<1>, C4<1>;
L_0x55d0c60b09f0 .functor OR 1, L_0x55d0c60b07b0, L_0x55d0c60b08c0, C4<0>, C4<0>;
L_0x55d0c60b0b40 .functor OR 1, L_0x55d0c60b0980, L_0x55d0c60b09f0, C4<0>, C4<0>;
v0x55d0c5148810_0 .net "a", 0 0, L_0x55d0c60b0c50;  1 drivers
v0x55d0c51488b0_0 .net "b", 0 0, L_0x55d0c60b0d80;  1 drivers
v0x55d0c5143790_0 .net "ca", 0 0, L_0x55d0c60b0b40;  1 drivers
v0x55d0c5143860_0 .net "cin", 0 0, L_0x55d0c60b0eb0;  1 drivers
v0x55d0c5147010_0 .net "sum", 0 0, L_0x55d0c60b06f0;  1 drivers
v0x55d0c5146c30_0 .net "w1", 0 0, L_0x55d0c60b0290;  1 drivers
v0x55d0c5146cf0_0 .net "w2", 0 0, L_0x55d0c60b07b0;  1 drivers
v0x55d0c5145430_0 .net "w3", 0 0, L_0x55d0c60b08c0;  1 drivers
v0x55d0c51454d0_0 .net "w4", 0 0, L_0x55d0c60b0980;  1 drivers
v0x55d0c5145050_0 .net "w5", 0 0, L_0x55d0c60b09f0;  1 drivers
S_0x55d0c5143410 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5143bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b0fe0 .functor XOR 1, L_0x55d0c60b14c0, L_0x55d0c60b15f0, C4<0>, C4<0>;
L_0x55d0c60b1050 .functor XOR 1, L_0x55d0c60b0fe0, L_0x55d0c60b1720, C4<0>, C4<0>;
L_0x55d0c60b10c0 .functor AND 1, L_0x55d0c60b14c0, L_0x55d0c60b15f0, C4<1>, C4<1>;
L_0x55d0c60b1130 .functor AND 1, L_0x55d0c60b14c0, L_0x55d0c60b1720, C4<1>, C4<1>;
L_0x55d0c60b11f0 .functor AND 1, L_0x55d0c60b15f0, L_0x55d0c60b1720, C4<1>, C4<1>;
L_0x55d0c60b1260 .functor OR 1, L_0x55d0c60b10c0, L_0x55d0c60b1130, C4<0>, C4<0>;
L_0x55d0c60b13b0 .functor OR 1, L_0x55d0c60b11f0, L_0x55d0c60b1260, C4<0>, C4<0>;
v0x55d0c513bf30_0 .net "a", 0 0, L_0x55d0c60b14c0;  1 drivers
v0x55d0c513bff0_0 .net "b", 0 0, L_0x55d0c60b15f0;  1 drivers
v0x55d0c5140f70_0 .net "ca", 0 0, L_0x55d0c60b13b0;  1 drivers
v0x55d0c5141040_0 .net "cin", 0 0, L_0x55d0c60b1720;  1 drivers
v0x55d0c5140b90_0 .net "sum", 0 0, L_0x55d0c60b1050;  1 drivers
v0x55d0c513bb10_0 .net "w1", 0 0, L_0x55d0c60b0fe0;  1 drivers
v0x55d0c513bbd0_0 .net "w2", 0 0, L_0x55d0c60b10c0;  1 drivers
v0x55d0c513f390_0 .net "w3", 0 0, L_0x55d0c60b1130;  1 drivers
v0x55d0c513f450_0 .net "w4", 0 0, L_0x55d0c60b11f0;  1 drivers
v0x55d0c513efb0_0 .net "w5", 0 0, L_0x55d0c60b1260;  1 drivers
S_0x55d0c513d7b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5143bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b1890 .functor XOR 1, L_0x55d0c60b1e60, L_0x55d0c60b1f90, C4<0>, C4<0>;
L_0x55d0c60b1900 .functor XOR 1, L_0x55d0c60b1890, L_0x55d0c60b2110, C4<0>, C4<0>;
L_0x55d0c60b19c0 .functor AND 1, L_0x55d0c60b1e60, L_0x55d0c60b1f90, C4<1>, C4<1>;
L_0x55d0c60b1ad0 .functor AND 1, L_0x55d0c60b1e60, L_0x55d0c60b2110, C4<1>, C4<1>;
L_0x55d0c60b1b90 .functor AND 1, L_0x55d0c60b1f90, L_0x55d0c60b2110, C4<1>, C4<1>;
L_0x55d0c60b1c00 .functor OR 1, L_0x55d0c60b19c0, L_0x55d0c60b1ad0, C4<0>, C4<0>;
L_0x55d0c60b1d50 .functor OR 1, L_0x55d0c60b1b90, L_0x55d0c60b1c00, C4<0>, C4<0>;
v0x55d0c513d3d0_0 .net "a", 0 0, L_0x55d0c60b1e60;  1 drivers
v0x55d0c513d470_0 .net "b", 0 0, L_0x55d0c60b1f90;  1 drivers
v0x55d0c5023c40_0 .net "ca", 0 0, L_0x55d0c60b1d50;  1 drivers
v0x55d0c5023d10_0 .net "cin", 0 0, L_0x55d0c60b2110;  1 drivers
v0x55d0c5023620_0 .net "sum", 0 0, L_0x55d0c60b1900;  1 drivers
v0x55d0c512f600_0 .net "w1", 0 0, L_0x55d0c60b1890;  1 drivers
v0x55d0c512f6c0_0 .net "w2", 0 0, L_0x55d0c60b19c0;  1 drivers
v0x55d0c5134640_0 .net "w3", 0 0, L_0x55d0c60b1ad0;  1 drivers
v0x55d0c51346e0_0 .net "w4", 0 0, L_0x55d0c60b1b90;  1 drivers
v0x55d0c5134260_0 .net "w5", 0 0, L_0x55d0c60b1c00;  1 drivers
S_0x55d0c512f1e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5143bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b2240 .functor XOR 1, L_0x55d0c60b26e0, L_0x55d0c60b28a0, C4<0>, C4<0>;
L_0x55d0c60b22b0 .functor XOR 1, L_0x55d0c60b2240, L_0x55d0c60b2a60, C4<0>, C4<0>;
L_0x55d0c60b2320 .functor AND 1, L_0x55d0c60b26e0, L_0x55d0c60b28a0, C4<1>, C4<1>;
L_0x55d0c60b2390 .functor AND 1, L_0x55d0c60b26e0, L_0x55d0c60b2a60, C4<1>, C4<1>;
L_0x55d0c60b2450 .functor AND 1, L_0x55d0c60b28a0, L_0x55d0c60b2a60, C4<1>, C4<1>;
L_0x55d0c60b24c0 .functor OR 1, L_0x55d0c60b2320, L_0x55d0c60b2390, C4<0>, C4<0>;
L_0x55d0c60b25d0 .functor OR 1, L_0x55d0c60b2450, L_0x55d0c60b24c0, C4<0>, C4<0>;
v0x55d0c5132a60_0 .net "a", 0 0, L_0x55d0c60b26e0;  1 drivers
v0x55d0c5132b20_0 .net "b", 0 0, L_0x55d0c60b28a0;  1 drivers
v0x55d0c5132680_0 .net "ca", 0 0, L_0x55d0c60b25d0;  1 drivers
v0x55d0c5132750_0 .net "cin", 0 0, L_0x55d0c60b2a60;  1 drivers
v0x55d0c5130e80_0 .net "sum", 0 0, L_0x55d0c60b22b0;  1 drivers
v0x55d0c5130aa0_0 .net "w1", 0 0, L_0x55d0c60b2240;  1 drivers
v0x55d0c5130b60_0 .net "w2", 0 0, L_0x55d0c60b2320;  1 drivers
v0x55d0c512ee60_0 .net "w3", 0 0, L_0x55d0c60b2390;  1 drivers
v0x55d0c512ef20_0 .net "w4", 0 0, L_0x55d0c60b2450;  1 drivers
v0x55d0c5127980_0 .net "w5", 0 0, L_0x55d0c60b24c0;  1 drivers
S_0x55d0c5128e20 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5168d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c50ede40_0 .net "a", 7 0, L_0x55d0c60b8d40;  1 drivers
v0x55d0c50edf20_0 .net "b", 7 0, L_0x55d0c60b8e30;  1 drivers
v0x55d0c50ec640_0 .net "ca", 7 0, L_0x55d0c60b8bb0;  1 drivers
v0x55d0c50ec710_0 .net "cin", 7 0, L_0x55d0c60b8f20;  1 drivers
v0x55d0c50ec260_0 .net "sum", 7 0, L_0x55d0c60b8a70;  1 drivers
L_0x55d0c60b5dd0 .part L_0x55d0c60b8d40, 0, 4;
L_0x55d0c60b5e70 .part L_0x55d0c60b8e30, 0, 4;
L_0x55d0c60b5f10 .part L_0x55d0c60b8f20, 0, 4;
L_0x55d0c60b8760 .part L_0x55d0c60b8d40, 4, 4;
L_0x55d0c60b8850 .part L_0x55d0c60b8e30, 4, 4;
L_0x55d0c60b8940 .part L_0x55d0c60b8f20, 4, 4;
L_0x55d0c60b8a70 .concat8 [ 4 4 0 0], L_0x55d0c60b5bc0, L_0x55d0c60b8550;
L_0x55d0c60b8bb0 .concat8 [ 4 4 0 0], L_0x55d0c60b5c60, L_0x55d0c60b85f0;
S_0x55d0c51271e0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5128e20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c510d140_0 .net "a", 3 0, L_0x55d0c60b5dd0;  1 drivers
v0x55d0c510d240_0 .net "b", 3 0, L_0x55d0c60b5e70;  1 drivers
v0x55d0c5105c60_0 .net "ca", 3 0, L_0x55d0c60b5c60;  1 drivers
v0x55d0c5105d50_0 .net "cin", 3 0, L_0x55d0c60b5f10;  1 drivers
v0x55d0c510aca0_0 .net "sum", 3 0, L_0x55d0c60b5bc0;  1 drivers
L_0x55d0c60b3b80 .part L_0x55d0c60b5dd0, 0, 1;
L_0x55d0c60b3cb0 .part L_0x55d0c60b5e70, 0, 1;
L_0x55d0c60b3de0 .part L_0x55d0c60b5f10, 0, 1;
L_0x55d0c60b43f0 .part L_0x55d0c60b5dd0, 1, 1;
L_0x55d0c60b4520 .part L_0x55d0c60b5e70, 1, 1;
L_0x55d0c60b4650 .part L_0x55d0c60b5f10, 1, 1;
L_0x55d0c60b4d90 .part L_0x55d0c60b5dd0, 2, 1;
L_0x55d0c60b4ec0 .part L_0x55d0c60b5e70, 2, 1;
L_0x55d0c60b5040 .part L_0x55d0c60b5f10, 2, 1;
L_0x55d0c60b5610 .part L_0x55d0c60b5dd0, 3, 1;
L_0x55d0c60b57d0 .part L_0x55d0c60b5e70, 3, 1;
L_0x55d0c60b5990 .part L_0x55d0c60b5f10, 3, 1;
L_0x55d0c60b5bc0 .concat8 [ 1 1 1 1], L_0x55d0c60b3660, L_0x55d0c60b3f80, L_0x55d0c60b4830, L_0x55d0c60b51e0;
L_0x55d0c60b5c60 .concat8 [ 1 1 1 1], L_0x55d0c60b3a70, L_0x55d0c60b42e0, L_0x55d0c60b4c80, L_0x55d0c60b5500;
S_0x55d0c5125220 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c51271e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b2c20 .functor XOR 1, L_0x55d0c60b3b80, L_0x55d0c60b3cb0, C4<0>, C4<0>;
L_0x55d0c60b3660 .functor XOR 1, L_0x55d0c60b2c20, L_0x55d0c60b3de0, C4<0>, C4<0>;
L_0x55d0c60b3720 .functor AND 1, L_0x55d0c60b3b80, L_0x55d0c60b3cb0, C4<1>, C4<1>;
L_0x55d0c60b3830 .functor AND 1, L_0x55d0c60b3b80, L_0x55d0c60b3de0, C4<1>, C4<1>;
L_0x55d0c60b38f0 .functor AND 1, L_0x55d0c60b3cb0, L_0x55d0c60b3de0, C4<1>, C4<1>;
L_0x55d0c60b3960 .functor OR 1, L_0x55d0c60b3720, L_0x55d0c60b3830, C4<0>, C4<0>;
L_0x55d0c60b3a70 .functor OR 1, L_0x55d0c60b38f0, L_0x55d0c60b3960, C4<0>, C4<0>;
v0x55d0c511eea0_0 .net "a", 0 0, L_0x55d0c60b3b80;  1 drivers
v0x55d0c511ef40_0 .net "b", 0 0, L_0x55d0c60b3cb0;  1 drivers
v0x55d0c5123ee0_0 .net "ca", 0 0, L_0x55d0c60b3a70;  1 drivers
v0x55d0c5123fb0_0 .net "cin", 0 0, L_0x55d0c60b3de0;  1 drivers
v0x55d0c5123b00_0 .net "sum", 0 0, L_0x55d0c60b3660;  1 drivers
v0x55d0c511ea80_0 .net "w1", 0 0, L_0x55d0c60b2c20;  1 drivers
v0x55d0c511eb40_0 .net "w2", 0 0, L_0x55d0c60b3720;  1 drivers
v0x55d0c5122300_0 .net "w3", 0 0, L_0x55d0c60b3830;  1 drivers
v0x55d0c51223a0_0 .net "w4", 0 0, L_0x55d0c60b38f0;  1 drivers
v0x55d0c5121f20_0 .net "w5", 0 0, L_0x55d0c60b3960;  1 drivers
S_0x55d0c5120720 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c51271e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b3f10 .functor XOR 1, L_0x55d0c60b43f0, L_0x55d0c60b4520, C4<0>, C4<0>;
L_0x55d0c60b3f80 .functor XOR 1, L_0x55d0c60b3f10, L_0x55d0c60b4650, C4<0>, C4<0>;
L_0x55d0c60b3ff0 .functor AND 1, L_0x55d0c60b43f0, L_0x55d0c60b4520, C4<1>, C4<1>;
L_0x55d0c60b4060 .functor AND 1, L_0x55d0c60b43f0, L_0x55d0c60b4650, C4<1>, C4<1>;
L_0x55d0c60b4120 .functor AND 1, L_0x55d0c60b4520, L_0x55d0c60b4650, C4<1>, C4<1>;
L_0x55d0c60b4190 .functor OR 1, L_0x55d0c60b3ff0, L_0x55d0c60b4060, C4<0>, C4<0>;
L_0x55d0c60b42e0 .functor OR 1, L_0x55d0c60b4120, L_0x55d0c60b4190, C4<0>, C4<0>;
v0x55d0c5120340_0 .net "a", 0 0, L_0x55d0c60b43f0;  1 drivers
v0x55d0c5120400_0 .net "b", 0 0, L_0x55d0c60b4520;  1 drivers
v0x55d0c511e700_0 .net "ca", 0 0, L_0x55d0c60b42e0;  1 drivers
v0x55d0c511e7d0_0 .net "cin", 0 0, L_0x55d0c60b4650;  1 drivers
v0x55d0c5117220_0 .net "sum", 0 0, L_0x55d0c60b3f80;  1 drivers
v0x55d0c511c260_0 .net "w1", 0 0, L_0x55d0c60b3f10;  1 drivers
v0x55d0c511c320_0 .net "w2", 0 0, L_0x55d0c60b3ff0;  1 drivers
v0x55d0c511be80_0 .net "w3", 0 0, L_0x55d0c60b4060;  1 drivers
v0x55d0c511bf40_0 .net "w4", 0 0, L_0x55d0c60b4120;  1 drivers
v0x55d0c5116e00_0 .net "w5", 0 0, L_0x55d0c60b4190;  1 drivers
S_0x55d0c511a680 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c51271e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b47c0 .functor XOR 1, L_0x55d0c60b4d90, L_0x55d0c60b4ec0, C4<0>, C4<0>;
L_0x55d0c60b4830 .functor XOR 1, L_0x55d0c60b47c0, L_0x55d0c60b5040, C4<0>, C4<0>;
L_0x55d0c60b48f0 .functor AND 1, L_0x55d0c60b4d90, L_0x55d0c60b4ec0, C4<1>, C4<1>;
L_0x55d0c60b4a00 .functor AND 1, L_0x55d0c60b4d90, L_0x55d0c60b5040, C4<1>, C4<1>;
L_0x55d0c60b4ac0 .functor AND 1, L_0x55d0c60b4ec0, L_0x55d0c60b5040, C4<1>, C4<1>;
L_0x55d0c60b4b30 .functor OR 1, L_0x55d0c60b48f0, L_0x55d0c60b4a00, C4<0>, C4<0>;
L_0x55d0c60b4c80 .functor OR 1, L_0x55d0c60b4ac0, L_0x55d0c60b4b30, C4<0>, C4<0>;
v0x55d0c511a2a0_0 .net "a", 0 0, L_0x55d0c60b4d90;  1 drivers
v0x55d0c511a340_0 .net "b", 0 0, L_0x55d0c60b4ec0;  1 drivers
v0x55d0c5118aa0_0 .net "ca", 0 0, L_0x55d0c60b4c80;  1 drivers
v0x55d0c5118b70_0 .net "cin", 0 0, L_0x55d0c60b5040;  1 drivers
v0x55d0c51186c0_0 .net "sum", 0 0, L_0x55d0c60b4830;  1 drivers
v0x55d0c5116a80_0 .net "w1", 0 0, L_0x55d0c60b47c0;  1 drivers
v0x55d0c5116b40_0 .net "w2", 0 0, L_0x55d0c60b48f0;  1 drivers
v0x55d0c5114930_0 .net "w3", 0 0, L_0x55d0c60b4a00;  1 drivers
v0x55d0c51149d0_0 .net "w4", 0 0, L_0x55d0c60b4ac0;  1 drivers
v0x55d0c510d8e0_0 .net "w5", 0 0, L_0x55d0c60b4b30;  1 drivers
S_0x55d0c5112920 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c51271e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b5170 .functor XOR 1, L_0x55d0c60b5610, L_0x55d0c60b57d0, C4<0>, C4<0>;
L_0x55d0c60b51e0 .functor XOR 1, L_0x55d0c60b5170, L_0x55d0c60b5990, C4<0>, C4<0>;
L_0x55d0c60b5250 .functor AND 1, L_0x55d0c60b5610, L_0x55d0c60b57d0, C4<1>, C4<1>;
L_0x55d0c60b52c0 .functor AND 1, L_0x55d0c60b5610, L_0x55d0c60b5990, C4<1>, C4<1>;
L_0x55d0c60b5380 .functor AND 1, L_0x55d0c60b57d0, L_0x55d0c60b5990, C4<1>, C4<1>;
L_0x55d0c60b53f0 .functor OR 1, L_0x55d0c60b5250, L_0x55d0c60b52c0, C4<0>, C4<0>;
L_0x55d0c60b5500 .functor OR 1, L_0x55d0c60b5380, L_0x55d0c60b53f0, C4<0>, C4<0>;
v0x55d0c5112540_0 .net "a", 0 0, L_0x55d0c60b5610;  1 drivers
v0x55d0c5112600_0 .net "b", 0 0, L_0x55d0c60b57d0;  1 drivers
v0x55d0c510d4c0_0 .net "ca", 0 0, L_0x55d0c60b5500;  1 drivers
v0x55d0c510d590_0 .net "cin", 0 0, L_0x55d0c60b5990;  1 drivers
v0x55d0c5110d40_0 .net "sum", 0 0, L_0x55d0c60b51e0;  1 drivers
v0x55d0c5110960_0 .net "w1", 0 0, L_0x55d0c60b5170;  1 drivers
v0x55d0c5110a20_0 .net "w2", 0 0, L_0x55d0c60b5250;  1 drivers
v0x55d0c510f160_0 .net "w3", 0 0, L_0x55d0c60b52c0;  1 drivers
v0x55d0c510f220_0 .net "w4", 0 0, L_0x55d0c60b5380;  1 drivers
v0x55d0c510ed80_0 .net "w5", 0 0, L_0x55d0c60b53f0;  1 drivers
S_0x55d0c510a8c0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5128e20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50efa20_0 .net "a", 3 0, L_0x55d0c60b8760;  1 drivers
v0x55d0c50efb20_0 .net "b", 3 0, L_0x55d0c60b8850;  1 drivers
v0x55d0c50ea9a0_0 .net "ca", 3 0, L_0x55d0c60b85f0;  1 drivers
v0x55d0c50eaa90_0 .net "cin", 3 0, L_0x55d0c60b8940;  1 drivers
v0x55d0c50ee220_0 .net "sum", 3 0, L_0x55d0c60b8550;  1 drivers
L_0x55d0c60b6510 .part L_0x55d0c60b8760, 0, 1;
L_0x55d0c60b6640 .part L_0x55d0c60b8850, 0, 1;
L_0x55d0c60b6770 .part L_0x55d0c60b8940, 0, 1;
L_0x55d0c60b6d80 .part L_0x55d0c60b8760, 1, 1;
L_0x55d0c60b6eb0 .part L_0x55d0c60b8850, 1, 1;
L_0x55d0c60b6fe0 .part L_0x55d0c60b8940, 1, 1;
L_0x55d0c60b7720 .part L_0x55d0c60b8760, 2, 1;
L_0x55d0c60b7850 .part L_0x55d0c60b8850, 2, 1;
L_0x55d0c60b79d0 .part L_0x55d0c60b8940, 2, 1;
L_0x55d0c60b7fa0 .part L_0x55d0c60b8760, 3, 1;
L_0x55d0c60b8160 .part L_0x55d0c60b8850, 3, 1;
L_0x55d0c60b8320 .part L_0x55d0c60b8940, 3, 1;
L_0x55d0c60b8550 .concat8 [ 1 1 1 1], L_0x55d0c60b5fb0, L_0x55d0c60b6910, L_0x55d0c60b71c0, L_0x55d0c60b7b70;
L_0x55d0c60b85f0 .concat8 [ 1 1 1 1], L_0x55d0c60b6400, L_0x55d0c60b6c70, L_0x55d0c60b7610, L_0x55d0c60b7e90;
S_0x55d0c5105840 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c510a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b5b50 .functor XOR 1, L_0x55d0c60b6510, L_0x55d0c60b6640, C4<0>, C4<0>;
L_0x55d0c60b5fb0 .functor XOR 1, L_0x55d0c60b5b50, L_0x55d0c60b6770, C4<0>, C4<0>;
L_0x55d0c60b6070 .functor AND 1, L_0x55d0c60b6510, L_0x55d0c60b6640, C4<1>, C4<1>;
L_0x55d0c60b6180 .functor AND 1, L_0x55d0c60b6510, L_0x55d0c60b6770, C4<1>, C4<1>;
L_0x55d0c60b6240 .functor AND 1, L_0x55d0c60b6640, L_0x55d0c60b6770, C4<1>, C4<1>;
L_0x55d0c60b62b0 .functor OR 1, L_0x55d0c60b6070, L_0x55d0c60b6180, C4<0>, C4<0>;
L_0x55d0c60b6400 .functor OR 1, L_0x55d0c60b6240, L_0x55d0c60b62b0, C4<0>, C4<0>;
v0x55d0c51090c0_0 .net "a", 0 0, L_0x55d0c60b6510;  1 drivers
v0x55d0c5109160_0 .net "b", 0 0, L_0x55d0c60b6640;  1 drivers
v0x55d0c5108ce0_0 .net "ca", 0 0, L_0x55d0c60b6400;  1 drivers
v0x55d0c5108d80_0 .net "cin", 0 0, L_0x55d0c60b6770;  1 drivers
v0x55d0c51074e0_0 .net "sum", 0 0, L_0x55d0c60b5fb0;  1 drivers
v0x55d0c5107100_0 .net "w1", 0 0, L_0x55d0c60b5b50;  1 drivers
v0x55d0c51071c0_0 .net "w2", 0 0, L_0x55d0c60b6070;  1 drivers
v0x55d0c51054c0_0 .net "w3", 0 0, L_0x55d0c60b6180;  1 drivers
v0x55d0c5105560_0 .net "w4", 0 0, L_0x55d0c60b6240;  1 drivers
v0x55d0c5103500_0 .net "w5", 0 0, L_0x55d0c60b62b0;  1 drivers
S_0x55d0c50fd180 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c510a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b68a0 .functor XOR 1, L_0x55d0c60b6d80, L_0x55d0c60b6eb0, C4<0>, C4<0>;
L_0x55d0c60b6910 .functor XOR 1, L_0x55d0c60b68a0, L_0x55d0c60b6fe0, C4<0>, C4<0>;
L_0x55d0c60b6980 .functor AND 1, L_0x55d0c60b6d80, L_0x55d0c60b6eb0, C4<1>, C4<1>;
L_0x55d0c60b69f0 .functor AND 1, L_0x55d0c60b6d80, L_0x55d0c60b6fe0, C4<1>, C4<1>;
L_0x55d0c60b6ab0 .functor AND 1, L_0x55d0c60b6eb0, L_0x55d0c60b6fe0, C4<1>, C4<1>;
L_0x55d0c60b6b20 .functor OR 1, L_0x55d0c60b6980, L_0x55d0c60b69f0, C4<0>, C4<0>;
L_0x55d0c60b6c70 .functor OR 1, L_0x55d0c60b6ab0, L_0x55d0c60b6b20, C4<0>, C4<0>;
v0x55d0c51021c0_0 .net "a", 0 0, L_0x55d0c60b6d80;  1 drivers
v0x55d0c5102280_0 .net "b", 0 0, L_0x55d0c60b6eb0;  1 drivers
v0x55d0c5101de0_0 .net "ca", 0 0, L_0x55d0c60b6c70;  1 drivers
v0x55d0c5101eb0_0 .net "cin", 0 0, L_0x55d0c60b6fe0;  1 drivers
v0x55d0c50fcd60_0 .net "sum", 0 0, L_0x55d0c60b6910;  1 drivers
v0x55d0c51005e0_0 .net "w1", 0 0, L_0x55d0c60b68a0;  1 drivers
v0x55d0c51006a0_0 .net "w2", 0 0, L_0x55d0c60b6980;  1 drivers
v0x55d0c5100200_0 .net "w3", 0 0, L_0x55d0c60b69f0;  1 drivers
v0x55d0c51002c0_0 .net "w4", 0 0, L_0x55d0c60b6ab0;  1 drivers
v0x55d0c50fea00_0 .net "w5", 0 0, L_0x55d0c60b6b20;  1 drivers
S_0x55d0c50fe620 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c510a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b7150 .functor XOR 1, L_0x55d0c60b7720, L_0x55d0c60b7850, C4<0>, C4<0>;
L_0x55d0c60b71c0 .functor XOR 1, L_0x55d0c60b7150, L_0x55d0c60b79d0, C4<0>, C4<0>;
L_0x55d0c60b7280 .functor AND 1, L_0x55d0c60b7720, L_0x55d0c60b7850, C4<1>, C4<1>;
L_0x55d0c60b7390 .functor AND 1, L_0x55d0c60b7720, L_0x55d0c60b79d0, C4<1>, C4<1>;
L_0x55d0c60b7450 .functor AND 1, L_0x55d0c60b7850, L_0x55d0c60b79d0, C4<1>, C4<1>;
L_0x55d0c60b74c0 .functor OR 1, L_0x55d0c60b7280, L_0x55d0c60b7390, C4<0>, C4<0>;
L_0x55d0c60b7610 .functor OR 1, L_0x55d0c60b7450, L_0x55d0c60b74c0, C4<0>, C4<0>;
v0x55d0c50fc9e0_0 .net "a", 0 0, L_0x55d0c60b7720;  1 drivers
v0x55d0c50fca80_0 .net "b", 0 0, L_0x55d0c60b7850;  1 drivers
v0x55d0c50f5500_0 .net "ca", 0 0, L_0x55d0c60b7610;  1 drivers
v0x55d0c50f55d0_0 .net "cin", 0 0, L_0x55d0c60b79d0;  1 drivers
v0x55d0c50fa540_0 .net "sum", 0 0, L_0x55d0c60b71c0;  1 drivers
v0x55d0c50fa160_0 .net "w1", 0 0, L_0x55d0c60b7150;  1 drivers
v0x55d0c50fa220_0 .net "w2", 0 0, L_0x55d0c60b7280;  1 drivers
v0x55d0c50f50e0_0 .net "w3", 0 0, L_0x55d0c60b7390;  1 drivers
v0x55d0c50f5180_0 .net "w4", 0 0, L_0x55d0c60b7450;  1 drivers
v0x55d0c50f8960_0 .net "w5", 0 0, L_0x55d0c60b74c0;  1 drivers
S_0x55d0c50f8580 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c510a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b7b00 .functor XOR 1, L_0x55d0c60b7fa0, L_0x55d0c60b8160, C4<0>, C4<0>;
L_0x55d0c60b7b70 .functor XOR 1, L_0x55d0c60b7b00, L_0x55d0c60b8320, C4<0>, C4<0>;
L_0x55d0c60b7be0 .functor AND 1, L_0x55d0c60b7fa0, L_0x55d0c60b8160, C4<1>, C4<1>;
L_0x55d0c60b7c50 .functor AND 1, L_0x55d0c60b7fa0, L_0x55d0c60b8320, C4<1>, C4<1>;
L_0x55d0c60b7d10 .functor AND 1, L_0x55d0c60b8160, L_0x55d0c60b8320, C4<1>, C4<1>;
L_0x55d0c60b7d80 .functor OR 1, L_0x55d0c60b7be0, L_0x55d0c60b7c50, C4<0>, C4<0>;
L_0x55d0c60b7e90 .functor OR 1, L_0x55d0c60b7d10, L_0x55d0c60b7d80, C4<0>, C4<0>;
v0x55d0c50f6d80_0 .net "a", 0 0, L_0x55d0c60b7fa0;  1 drivers
v0x55d0c50f6e40_0 .net "b", 0 0, L_0x55d0c60b8160;  1 drivers
v0x55d0c50f69a0_0 .net "ca", 0 0, L_0x55d0c60b7e90;  1 drivers
v0x55d0c50f6a70_0 .net "cin", 0 0, L_0x55d0c60b8320;  1 drivers
v0x55d0c50f4d60_0 .net "sum", 0 0, L_0x55d0c60b7b70;  1 drivers
v0x55d0c50f2b80_0 .net "w1", 0 0, L_0x55d0c60b7b00;  1 drivers
v0x55d0c50f2c40_0 .net "w2", 0 0, L_0x55d0c60b7be0;  1 drivers
v0x55d0c50eadc0_0 .net "w3", 0 0, L_0x55d0c60b7c50;  1 drivers
v0x55d0c50eae80_0 .net "w4", 0 0, L_0x55d0c60b7d10;  1 drivers
v0x55d0c50efe00_0 .net "w5", 0 0, L_0x55d0c60b7d80;  1 drivers
S_0x55d0c50e7da0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c51654b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c506a420_0 .net "a", 15 0, L_0x55d0c60c4a00;  1 drivers
v0x55d0c506a520_0 .net "b", 15 0, L_0x55d0c60c4af0;  1 drivers
v0x55d0c5068240_0 .net "ca", 15 0, L_0x55d0c60c4870;  1 drivers
v0x55d0c5068330_0 .net "cin", 15 0, L_0x55d0c60c4be0;  1 drivers
v0x55d0c5060480_0 .net "sum", 15 0, L_0x55d0c60c4730;  1 drivers
L_0x55d0c60beba0 .part L_0x55d0c60c4a00, 0, 8;
L_0x55d0c60bec40 .part L_0x55d0c60c4af0, 0, 8;
L_0x55d0c60bece0 .part L_0x55d0c60c4be0, 0, 8;
L_0x55d0c60c4460 .part L_0x55d0c60c4a00, 8, 8;
L_0x55d0c60c4550 .part L_0x55d0c60c4af0, 8, 8;
L_0x55d0c60c4640 .part L_0x55d0c60c4be0, 8, 8;
L_0x55d0c60c4730 .concat8 [ 8 8 0 0], L_0x55d0c60be8d0, L_0x55d0c60c4190;
L_0x55d0c60c4870 .concat8 [ 8 8 0 0], L_0x55d0c60bea10, L_0x55d0c60c42d0;
S_0x55d0c50e2d20 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c50e7da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c50a48a0_0 .net "a", 7 0, L_0x55d0c60beba0;  1 drivers
v0x55d0c50a4980_0 .net "b", 7 0, L_0x55d0c60bec40;  1 drivers
v0x55d0c50a8120_0 .net "ca", 7 0, L_0x55d0c60bea10;  1 drivers
v0x55d0c50a81c0_0 .net "cin", 7 0, L_0x55d0c60bece0;  1 drivers
v0x55d0c50a7d40_0 .net "sum", 7 0, L_0x55d0c60be8d0;  1 drivers
L_0x55d0c60bbc30 .part L_0x55d0c60beba0, 0, 4;
L_0x55d0c60bbcd0 .part L_0x55d0c60bec40, 0, 4;
L_0x55d0c60bbd70 .part L_0x55d0c60bece0, 0, 4;
L_0x55d0c60be5c0 .part L_0x55d0c60beba0, 4, 4;
L_0x55d0c60be6b0 .part L_0x55d0c60bec40, 4, 4;
L_0x55d0c60be7a0 .part L_0x55d0c60bece0, 4, 4;
L_0x55d0c60be8d0 .concat8 [ 4 4 0 0], L_0x55d0c60bba20, L_0x55d0c60be3b0;
L_0x55d0c60bea10 .concat8 [ 4 4 0 0], L_0x55d0c60bbac0, L_0x55d0c60be450;
S_0x55d0c50e65a0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c50e2d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50cc500_0 .net "a", 3 0, L_0x55d0c60bbc30;  1 drivers
v0x55d0c50cc600_0 .net "b", 3 0, L_0x55d0c60bbcd0;  1 drivers
v0x55d0c50cc120_0 .net "ca", 3 0, L_0x55d0c60bbac0;  1 drivers
v0x55d0c50cc1e0_0 .net "cin", 3 0, L_0x55d0c60bbd70;  1 drivers
v0x55d0c50ca920_0 .net "sum", 3 0, L_0x55d0c60bba20;  1 drivers
L_0x55d0c60b99e0 .part L_0x55d0c60bbc30, 0, 1;
L_0x55d0c60b9b10 .part L_0x55d0c60bbcd0, 0, 1;
L_0x55d0c60b9c40 .part L_0x55d0c60bbd70, 0, 1;
L_0x55d0c60ba250 .part L_0x55d0c60bbc30, 1, 1;
L_0x55d0c60ba380 .part L_0x55d0c60bbcd0, 1, 1;
L_0x55d0c60ba4b0 .part L_0x55d0c60bbd70, 1, 1;
L_0x55d0c60babf0 .part L_0x55d0c60bbc30, 2, 1;
L_0x55d0c60bad20 .part L_0x55d0c60bbcd0, 2, 1;
L_0x55d0c60baea0 .part L_0x55d0c60bbd70, 2, 1;
L_0x55d0c60bb470 .part L_0x55d0c60bbc30, 3, 1;
L_0x55d0c60bb630 .part L_0x55d0c60bbcd0, 3, 1;
L_0x55d0c60bb7f0 .part L_0x55d0c60bbd70, 3, 1;
L_0x55d0c60bba20 .concat8 [ 1 1 1 1], L_0x55d0c60b94c0, L_0x55d0c60b9de0, L_0x55d0c60ba690, L_0x55d0c60bb040;
L_0x55d0c60bbac0 .concat8 [ 1 1 1 1], L_0x55d0c60b98d0, L_0x55d0c60ba140, L_0x55d0c60baae0, L_0x55d0c60bb360;
S_0x55d0c50e61c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50e65a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b84e0 .functor XOR 1, L_0x55d0c60b99e0, L_0x55d0c60b9b10, C4<0>, C4<0>;
L_0x55d0c60b94c0 .functor XOR 1, L_0x55d0c60b84e0, L_0x55d0c60b9c40, C4<0>, C4<0>;
L_0x55d0c60b9580 .functor AND 1, L_0x55d0c60b99e0, L_0x55d0c60b9b10, C4<1>, C4<1>;
L_0x55d0c60b9690 .functor AND 1, L_0x55d0c60b99e0, L_0x55d0c60b9c40, C4<1>, C4<1>;
L_0x55d0c60b9750 .functor AND 1, L_0x55d0c60b9b10, L_0x55d0c60b9c40, C4<1>, C4<1>;
L_0x55d0c60b97c0 .functor OR 1, L_0x55d0c60b9580, L_0x55d0c60b9690, C4<0>, C4<0>;
L_0x55d0c60b98d0 .functor OR 1, L_0x55d0c60b9750, L_0x55d0c60b97c0, C4<0>, C4<0>;
v0x55d0c50e49c0_0 .net "a", 0 0, L_0x55d0c60b99e0;  1 drivers
v0x55d0c50e4a60_0 .net "b", 0 0, L_0x55d0c60b9b10;  1 drivers
v0x55d0c50e45e0_0 .net "ca", 0 0, L_0x55d0c60b98d0;  1 drivers
v0x55d0c50e46b0_0 .net "cin", 0 0, L_0x55d0c60b9c40;  1 drivers
v0x55d0c50e29a0_0 .net "sum", 0 0, L_0x55d0c60b94c0;  1 drivers
v0x55d0c50e09e0_0 .net "w1", 0 0, L_0x55d0c60b84e0;  1 drivers
v0x55d0c50e0aa0_0 .net "w2", 0 0, L_0x55d0c60b9580;  1 drivers
v0x55d0c50da660_0 .net "w3", 0 0, L_0x55d0c60b9690;  1 drivers
v0x55d0c50da720_0 .net "w4", 0 0, L_0x55d0c60b9750;  1 drivers
v0x55d0c50df6a0_0 .net "w5", 0 0, L_0x55d0c60b97c0;  1 drivers
S_0x55d0c50df2c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50e65a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60b9d70 .functor XOR 1, L_0x55d0c60ba250, L_0x55d0c60ba380, C4<0>, C4<0>;
L_0x55d0c60b9de0 .functor XOR 1, L_0x55d0c60b9d70, L_0x55d0c60ba4b0, C4<0>, C4<0>;
L_0x55d0c60b9e50 .functor AND 1, L_0x55d0c60ba250, L_0x55d0c60ba380, C4<1>, C4<1>;
L_0x55d0c60b9ec0 .functor AND 1, L_0x55d0c60ba250, L_0x55d0c60ba4b0, C4<1>, C4<1>;
L_0x55d0c60b9f80 .functor AND 1, L_0x55d0c60ba380, L_0x55d0c60ba4b0, C4<1>, C4<1>;
L_0x55d0c60b9ff0 .functor OR 1, L_0x55d0c60b9e50, L_0x55d0c60b9ec0, C4<0>, C4<0>;
L_0x55d0c60ba140 .functor OR 1, L_0x55d0c60b9f80, L_0x55d0c60b9ff0, C4<0>, C4<0>;
v0x55d0c50da240_0 .net "a", 0 0, L_0x55d0c60ba250;  1 drivers
v0x55d0c50da300_0 .net "b", 0 0, L_0x55d0c60ba380;  1 drivers
v0x55d0c50ddac0_0 .net "ca", 0 0, L_0x55d0c60ba140;  1 drivers
v0x55d0c50ddb90_0 .net "cin", 0 0, L_0x55d0c60ba4b0;  1 drivers
v0x55d0c50dd6e0_0 .net "sum", 0 0, L_0x55d0c60b9de0;  1 drivers
v0x55d0c50dbee0_0 .net "w1", 0 0, L_0x55d0c60b9d70;  1 drivers
v0x55d0c50dbfa0_0 .net "w2", 0 0, L_0x55d0c60b9e50;  1 drivers
v0x55d0c50dbb00_0 .net "w3", 0 0, L_0x55d0c60b9ec0;  1 drivers
v0x55d0c50dbbc0_0 .net "w4", 0 0, L_0x55d0c60b9f80;  1 drivers
v0x55d0c50d9ec0_0 .net "w5", 0 0, L_0x55d0c60b9ff0;  1 drivers
S_0x55d0c50d29e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50e65a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60ba620 .functor XOR 1, L_0x55d0c60babf0, L_0x55d0c60bad20, C4<0>, C4<0>;
L_0x55d0c60ba690 .functor XOR 1, L_0x55d0c60ba620, L_0x55d0c60baea0, C4<0>, C4<0>;
L_0x55d0c60ba750 .functor AND 1, L_0x55d0c60babf0, L_0x55d0c60bad20, C4<1>, C4<1>;
L_0x55d0c60ba860 .functor AND 1, L_0x55d0c60babf0, L_0x55d0c60baea0, C4<1>, C4<1>;
L_0x55d0c60ba920 .functor AND 1, L_0x55d0c60bad20, L_0x55d0c60baea0, C4<1>, C4<1>;
L_0x55d0c60ba990 .functor OR 1, L_0x55d0c60ba750, L_0x55d0c60ba860, C4<0>, C4<0>;
L_0x55d0c60baae0 .functor OR 1, L_0x55d0c60ba920, L_0x55d0c60ba990, C4<0>, C4<0>;
v0x55d0c50d7a20_0 .net "a", 0 0, L_0x55d0c60babf0;  1 drivers
v0x55d0c50d7ac0_0 .net "b", 0 0, L_0x55d0c60bad20;  1 drivers
v0x55d0c50d7640_0 .net "ca", 0 0, L_0x55d0c60baae0;  1 drivers
v0x55d0c50d76e0_0 .net "cin", 0 0, L_0x55d0c60baea0;  1 drivers
v0x55d0c50d25c0_0 .net "sum", 0 0, L_0x55d0c60ba690;  1 drivers
v0x55d0c50d5e40_0 .net "w1", 0 0, L_0x55d0c60ba620;  1 drivers
v0x55d0c50d5f00_0 .net "w2", 0 0, L_0x55d0c60ba750;  1 drivers
v0x55d0c50d5a60_0 .net "w3", 0 0, L_0x55d0c60ba860;  1 drivers
v0x55d0c50d5b00_0 .net "w4", 0 0, L_0x55d0c60ba920;  1 drivers
v0x55d0c50d4260_0 .net "w5", 0 0, L_0x55d0c60ba990;  1 drivers
S_0x55d0c50d3e80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50e65a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60bafd0 .functor XOR 1, L_0x55d0c60bb470, L_0x55d0c60bb630, C4<0>, C4<0>;
L_0x55d0c60bb040 .functor XOR 1, L_0x55d0c60bafd0, L_0x55d0c60bb7f0, C4<0>, C4<0>;
L_0x55d0c60bb0b0 .functor AND 1, L_0x55d0c60bb470, L_0x55d0c60bb630, C4<1>, C4<1>;
L_0x55d0c60bb120 .functor AND 1, L_0x55d0c60bb470, L_0x55d0c60bb7f0, C4<1>, C4<1>;
L_0x55d0c60bb1e0 .functor AND 1, L_0x55d0c60bb630, L_0x55d0c60bb7f0, C4<1>, C4<1>;
L_0x55d0c60bb250 .functor OR 1, L_0x55d0c60bb0b0, L_0x55d0c60bb120, C4<0>, C4<0>;
L_0x55d0c60bb360 .functor OR 1, L_0x55d0c60bb1e0, L_0x55d0c60bb250, C4<0>, C4<0>;
v0x55d0c50d2240_0 .net "a", 0 0, L_0x55d0c60bb470;  1 drivers
v0x55d0c50d2300_0 .net "b", 0 0, L_0x55d0c60bb630;  1 drivers
v0x55d0c50d00f0_0 .net "ca", 0 0, L_0x55d0c60bb360;  1 drivers
v0x55d0c50d01c0_0 .net "cin", 0 0, L_0x55d0c60bb7f0;  1 drivers
v0x55d0c50c90a0_0 .net "sum", 0 0, L_0x55d0c60bb040;  1 drivers
v0x55d0c50ce0e0_0 .net "w1", 0 0, L_0x55d0c60bafd0;  1 drivers
v0x55d0c50ce1a0_0 .net "w2", 0 0, L_0x55d0c60bb0b0;  1 drivers
v0x55d0c50cdd00_0 .net "w3", 0 0, L_0x55d0c60bb120;  1 drivers
v0x55d0c50cddc0_0 .net "w4", 0 0, L_0x55d0c60bb1e0;  1 drivers
v0x55d0c50c8c80_0 .net "w5", 0 0, L_0x55d0c60bb250;  1 drivers
S_0x55d0c50ca540 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c50e2d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50a4cc0_0 .net "a", 3 0, L_0x55d0c60be5c0;  1 drivers
v0x55d0c50a4dc0_0 .net "b", 3 0, L_0x55d0c60be6b0;  1 drivers
v0x55d0c50a9d00_0 .net "ca", 3 0, L_0x55d0c60be450;  1 drivers
v0x55d0c50a9df0_0 .net "cin", 3 0, L_0x55d0c60be7a0;  1 drivers
v0x55d0c50a9920_0 .net "sum", 3 0, L_0x55d0c60be3b0;  1 drivers
L_0x55d0c60bc370 .part L_0x55d0c60be5c0, 0, 1;
L_0x55d0c60bc4a0 .part L_0x55d0c60be6b0, 0, 1;
L_0x55d0c60bc5d0 .part L_0x55d0c60be7a0, 0, 1;
L_0x55d0c60bcbe0 .part L_0x55d0c60be5c0, 1, 1;
L_0x55d0c60bcd10 .part L_0x55d0c60be6b0, 1, 1;
L_0x55d0c60bce40 .part L_0x55d0c60be7a0, 1, 1;
L_0x55d0c60bd580 .part L_0x55d0c60be5c0, 2, 1;
L_0x55d0c60bd6b0 .part L_0x55d0c60be6b0, 2, 1;
L_0x55d0c60bd830 .part L_0x55d0c60be7a0, 2, 1;
L_0x55d0c60bde00 .part L_0x55d0c60be5c0, 3, 1;
L_0x55d0c60bdfc0 .part L_0x55d0c60be6b0, 3, 1;
L_0x55d0c60be180 .part L_0x55d0c60be7a0, 3, 1;
L_0x55d0c60be3b0 .concat8 [ 1 1 1 1], L_0x55d0c60bbe10, L_0x55d0c60bc770, L_0x55d0c60bd020, L_0x55d0c60bd9d0;
L_0x55d0c60be450 .concat8 [ 1 1 1 1], L_0x55d0c60bc260, L_0x55d0c60bcad0, L_0x55d0c60bd470, L_0x55d0c60bdcf0;
S_0x55d0c50c8900 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50ca540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60bb9b0 .functor XOR 1, L_0x55d0c60bc370, L_0x55d0c60bc4a0, C4<0>, C4<0>;
L_0x55d0c60bbe10 .functor XOR 1, L_0x55d0c60bb9b0, L_0x55d0c60bc5d0, C4<0>, C4<0>;
L_0x55d0c60bbed0 .functor AND 1, L_0x55d0c60bc370, L_0x55d0c60bc4a0, C4<1>, C4<1>;
L_0x55d0c60bbfe0 .functor AND 1, L_0x55d0c60bc370, L_0x55d0c60bc5d0, C4<1>, C4<1>;
L_0x55d0c60bc0a0 .functor AND 1, L_0x55d0c60bc4a0, L_0x55d0c60bc5d0, C4<1>, C4<1>;
L_0x55d0c60bc110 .functor OR 1, L_0x55d0c60bbed0, L_0x55d0c60bbfe0, C4<0>, C4<0>;
L_0x55d0c60bc260 .functor OR 1, L_0x55d0c60bc0a0, L_0x55d0c60bc110, C4<0>, C4<0>;
v0x55d0c50c1420_0 .net "a", 0 0, L_0x55d0c60bc370;  1 drivers
v0x55d0c50c14c0_0 .net "b", 0 0, L_0x55d0c60bc4a0;  1 drivers
v0x55d0c50c6460_0 .net "ca", 0 0, L_0x55d0c60bc260;  1 drivers
v0x55d0c50c6530_0 .net "cin", 0 0, L_0x55d0c60bc5d0;  1 drivers
v0x55d0c50c6080_0 .net "sum", 0 0, L_0x55d0c60bbe10;  1 drivers
v0x55d0c50c1000_0 .net "w1", 0 0, L_0x55d0c60bb9b0;  1 drivers
v0x55d0c50c10c0_0 .net "w2", 0 0, L_0x55d0c60bbed0;  1 drivers
v0x55d0c50c4880_0 .net "w3", 0 0, L_0x55d0c60bbfe0;  1 drivers
v0x55d0c50c4920_0 .net "w4", 0 0, L_0x55d0c60bc0a0;  1 drivers
v0x55d0c50c44a0_0 .net "w5", 0 0, L_0x55d0c60bc110;  1 drivers
S_0x55d0c50c2ca0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50ca540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60bc700 .functor XOR 1, L_0x55d0c60bcbe0, L_0x55d0c60bcd10, C4<0>, C4<0>;
L_0x55d0c60bc770 .functor XOR 1, L_0x55d0c60bc700, L_0x55d0c60bce40, C4<0>, C4<0>;
L_0x55d0c60bc7e0 .functor AND 1, L_0x55d0c60bcbe0, L_0x55d0c60bcd10, C4<1>, C4<1>;
L_0x55d0c60bc850 .functor AND 1, L_0x55d0c60bcbe0, L_0x55d0c60bce40, C4<1>, C4<1>;
L_0x55d0c60bc910 .functor AND 1, L_0x55d0c60bcd10, L_0x55d0c60bce40, C4<1>, C4<1>;
L_0x55d0c60bc980 .functor OR 1, L_0x55d0c60bc7e0, L_0x55d0c60bc850, C4<0>, C4<0>;
L_0x55d0c60bcad0 .functor OR 1, L_0x55d0c60bc910, L_0x55d0c60bc980, C4<0>, C4<0>;
v0x55d0c50c28c0_0 .net "a", 0 0, L_0x55d0c60bcbe0;  1 drivers
v0x55d0c50c2980_0 .net "b", 0 0, L_0x55d0c60bcd10;  1 drivers
v0x55d0c50c0c80_0 .net "ca", 0 0, L_0x55d0c60bcad0;  1 drivers
v0x55d0c50c0d50_0 .net "cin", 0 0, L_0x55d0c60bce40;  1 drivers
v0x55d0c50becc0_0 .net "sum", 0 0, L_0x55d0c60bc770;  1 drivers
v0x55d0c50b8940_0 .net "w1", 0 0, L_0x55d0c60bc700;  1 drivers
v0x55d0c50b8a00_0 .net "w2", 0 0, L_0x55d0c60bc7e0;  1 drivers
v0x55d0c50bd980_0 .net "w3", 0 0, L_0x55d0c60bc850;  1 drivers
v0x55d0c50bda40_0 .net "w4", 0 0, L_0x55d0c60bc910;  1 drivers
v0x55d0c50bd5a0_0 .net "w5", 0 0, L_0x55d0c60bc980;  1 drivers
S_0x55d0c50b8520 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50ca540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60bcfb0 .functor XOR 1, L_0x55d0c60bd580, L_0x55d0c60bd6b0, C4<0>, C4<0>;
L_0x55d0c60bd020 .functor XOR 1, L_0x55d0c60bcfb0, L_0x55d0c60bd830, C4<0>, C4<0>;
L_0x55d0c60bd0e0 .functor AND 1, L_0x55d0c60bd580, L_0x55d0c60bd6b0, C4<1>, C4<1>;
L_0x55d0c60bd1f0 .functor AND 1, L_0x55d0c60bd580, L_0x55d0c60bd830, C4<1>, C4<1>;
L_0x55d0c60bd2b0 .functor AND 1, L_0x55d0c60bd6b0, L_0x55d0c60bd830, C4<1>, C4<1>;
L_0x55d0c60bd320 .functor OR 1, L_0x55d0c60bd0e0, L_0x55d0c60bd1f0, C4<0>, C4<0>;
L_0x55d0c60bd470 .functor OR 1, L_0x55d0c60bd2b0, L_0x55d0c60bd320, C4<0>, C4<0>;
v0x55d0c50bbda0_0 .net "a", 0 0, L_0x55d0c60bd580;  1 drivers
v0x55d0c50bbe40_0 .net "b", 0 0, L_0x55d0c60bd6b0;  1 drivers
v0x55d0c50bb9c0_0 .net "ca", 0 0, L_0x55d0c60bd470;  1 drivers
v0x55d0c50bba90_0 .net "cin", 0 0, L_0x55d0c60bd830;  1 drivers
v0x55d0c50ba1c0_0 .net "sum", 0 0, L_0x55d0c60bd020;  1 drivers
v0x55d0c50b9de0_0 .net "w1", 0 0, L_0x55d0c60bcfb0;  1 drivers
v0x55d0c50b9ea0_0 .net "w2", 0 0, L_0x55d0c60bd0e0;  1 drivers
v0x55d0c50b81a0_0 .net "w3", 0 0, L_0x55d0c60bd1f0;  1 drivers
v0x55d0c50b8240_0 .net "w4", 0 0, L_0x55d0c60bd2b0;  1 drivers
v0x55d0c50b0cc0_0 .net "w5", 0 0, L_0x55d0c60bd320;  1 drivers
S_0x55d0c50b5d00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50ca540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60bd960 .functor XOR 1, L_0x55d0c60bde00, L_0x55d0c60bdfc0, C4<0>, C4<0>;
L_0x55d0c60bd9d0 .functor XOR 1, L_0x55d0c60bd960, L_0x55d0c60be180, C4<0>, C4<0>;
L_0x55d0c60bda40 .functor AND 1, L_0x55d0c60bde00, L_0x55d0c60bdfc0, C4<1>, C4<1>;
L_0x55d0c60bdab0 .functor AND 1, L_0x55d0c60bde00, L_0x55d0c60be180, C4<1>, C4<1>;
L_0x55d0c60bdb70 .functor AND 1, L_0x55d0c60bdfc0, L_0x55d0c60be180, C4<1>, C4<1>;
L_0x55d0c60bdbe0 .functor OR 1, L_0x55d0c60bda40, L_0x55d0c60bdab0, C4<0>, C4<0>;
L_0x55d0c60bdcf0 .functor OR 1, L_0x55d0c60bdb70, L_0x55d0c60bdbe0, C4<0>, C4<0>;
v0x55d0c50b5920_0 .net "a", 0 0, L_0x55d0c60bde00;  1 drivers
v0x55d0c50b59e0_0 .net "b", 0 0, L_0x55d0c60bdfc0;  1 drivers
v0x55d0c50b08a0_0 .net "ca", 0 0, L_0x55d0c60bdcf0;  1 drivers
v0x55d0c50b0970_0 .net "cin", 0 0, L_0x55d0c60be180;  1 drivers
v0x55d0c50b4120_0 .net "sum", 0 0, L_0x55d0c60bd9d0;  1 drivers
v0x55d0c50b3d40_0 .net "w1", 0 0, L_0x55d0c60bd960;  1 drivers
v0x55d0c50b3e00_0 .net "w2", 0 0, L_0x55d0c60bda40;  1 drivers
v0x55d0c50b2540_0 .net "w3", 0 0, L_0x55d0c60bdab0;  1 drivers
v0x55d0c50b2600_0 .net "w4", 0 0, L_0x55d0c60bdb70;  1 drivers
v0x55d0c50b2160_0 .net "w5", 0 0, L_0x55d0c60bdbe0;  1 drivers
S_0x55d0c50a6540 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c50e7da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c506dc40_0 .net "a", 7 0, L_0x55d0c60c4460;  1 drivers
v0x55d0c506dd20_0 .net "b", 7 0, L_0x55d0c60c4550;  1 drivers
v0x55d0c506c440_0 .net "ca", 7 0, L_0x55d0c60c42d0;  1 drivers
v0x55d0c506c510_0 .net "cin", 7 0, L_0x55d0c60c4640;  1 drivers
v0x55d0c506c060_0 .net "sum", 7 0, L_0x55d0c60c4190;  1 drivers
L_0x55d0c60c14f0 .part L_0x55d0c60c4460, 0, 4;
L_0x55d0c60c1590 .part L_0x55d0c60c4550, 0, 4;
L_0x55d0c60c1630 .part L_0x55d0c60c4640, 0, 4;
L_0x55d0c60c3e80 .part L_0x55d0c60c4460, 4, 4;
L_0x55d0c60c3f70 .part L_0x55d0c60c4550, 4, 4;
L_0x55d0c60c4060 .part L_0x55d0c60c4640, 4, 4;
L_0x55d0c60c4190 .concat8 [ 4 4 0 0], L_0x55d0c60c12e0, L_0x55d0c60c3c70;
L_0x55d0c60c42d0 .concat8 [ 4 4 0 0], L_0x55d0c60c1380, L_0x55d0c60c3d10;
S_0x55d0c50a6160 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c50a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c508c140_0 .net "a", 3 0, L_0x55d0c60c14f0;  1 drivers
v0x55d0c508c240_0 .net "b", 3 0, L_0x55d0c60c1590;  1 drivers
v0x55d0c5089ff0_0 .net "ca", 3 0, L_0x55d0c60c1380;  1 drivers
v0x55d0c508a0e0_0 .net "cin", 3 0, L_0x55d0c60c1630;  1 drivers
v0x55d0c5082fa0_0 .net "sum", 3 0, L_0x55d0c60c12e0;  1 drivers
L_0x55d0c60bf250 .part L_0x55d0c60c14f0, 0, 1;
L_0x55d0c60bf380 .part L_0x55d0c60c1590, 0, 1;
L_0x55d0c60bf4b0 .part L_0x55d0c60c1630, 0, 1;
L_0x55d0c60bfb10 .part L_0x55d0c60c14f0, 1, 1;
L_0x55d0c60bfc40 .part L_0x55d0c60c1590, 1, 1;
L_0x55d0c60bfd70 .part L_0x55d0c60c1630, 1, 1;
L_0x55d0c60c04b0 .part L_0x55d0c60c14f0, 2, 1;
L_0x55d0c60c05e0 .part L_0x55d0c60c1590, 2, 1;
L_0x55d0c60c0760 .part L_0x55d0c60c1630, 2, 1;
L_0x55d0c60c0d30 .part L_0x55d0c60c14f0, 3, 1;
L_0x55d0c60c0ef0 .part L_0x55d0c60c1590, 3, 1;
L_0x55d0c60c10b0 .part L_0x55d0c60c1630, 3, 1;
L_0x55d0c60c12e0 .concat8 [ 1 1 1 1], L_0x55d0c60bed80, L_0x55d0c60bf650, L_0x55d0c60bff50, L_0x55d0c60c0900;
L_0x55d0c60c1380 .concat8 [ 1 1 1 1], L_0x55d0c60bf140, L_0x55d0c60bfa00, L_0x55d0c60c03a0, L_0x55d0c60c0c20;
S_0x55d0c50a4520 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50a6160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60be340 .functor XOR 1, L_0x55d0c60bf250, L_0x55d0c60bf380, C4<0>, C4<0>;
L_0x55d0c60bed80 .functor XOR 1, L_0x55d0c60be340, L_0x55d0c60bf4b0, C4<0>, C4<0>;
L_0x55d0c60bee40 .functor AND 1, L_0x55d0c60bf250, L_0x55d0c60bf380, C4<1>, C4<1>;
L_0x55d0c60bef50 .functor AND 1, L_0x55d0c60bf250, L_0x55d0c60bf4b0, C4<1>, C4<1>;
L_0x55d0c60befc0 .functor AND 1, L_0x55d0c60bf380, L_0x55d0c60bf4b0, C4<1>, C4<1>;
L_0x55d0c60bf030 .functor OR 1, L_0x55d0c60bee40, L_0x55d0c60bef50, C4<0>, C4<0>;
L_0x55d0c60bf140 .functor OR 1, L_0x55d0c60befc0, L_0x55d0c60bf030, C4<0>, C4<0>;
v0x55d0c509d040_0 .net "a", 0 0, L_0x55d0c60bf250;  1 drivers
v0x55d0c509d0e0_0 .net "b", 0 0, L_0x55d0c60bf380;  1 drivers
v0x55d0c50a2080_0 .net "ca", 0 0, L_0x55d0c60bf140;  1 drivers
v0x55d0c50a2150_0 .net "cin", 0 0, L_0x55d0c60bf4b0;  1 drivers
v0x55d0c50a1ca0_0 .net "sum", 0 0, L_0x55d0c60bed80;  1 drivers
v0x55d0c509cc20_0 .net "w1", 0 0, L_0x55d0c60be340;  1 drivers
v0x55d0c509cce0_0 .net "w2", 0 0, L_0x55d0c60bee40;  1 drivers
v0x55d0c50a04a0_0 .net "w3", 0 0, L_0x55d0c60bef50;  1 drivers
v0x55d0c50a0540_0 .net "w4", 0 0, L_0x55d0c60befc0;  1 drivers
v0x55d0c50a00c0_0 .net "w5", 0 0, L_0x55d0c60bf030;  1 drivers
S_0x55d0c509e8c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50a6160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60bf5e0 .functor XOR 1, L_0x55d0c60bfb10, L_0x55d0c60bfc40, C4<0>, C4<0>;
L_0x55d0c60bf650 .functor XOR 1, L_0x55d0c60bf5e0, L_0x55d0c60bfd70, C4<0>, C4<0>;
L_0x55d0c60bf6c0 .functor AND 1, L_0x55d0c60bfb10, L_0x55d0c60bfc40, C4<1>, C4<1>;
L_0x55d0c60bf780 .functor AND 1, L_0x55d0c60bfb10, L_0x55d0c60bfd70, C4<1>, C4<1>;
L_0x55d0c60bf840 .functor AND 1, L_0x55d0c60bfc40, L_0x55d0c60bfd70, C4<1>, C4<1>;
L_0x55d0c60bf8b0 .functor OR 1, L_0x55d0c60bf6c0, L_0x55d0c60bf780, C4<0>, C4<0>;
L_0x55d0c60bfa00 .functor OR 1, L_0x55d0c60bf840, L_0x55d0c60bf8b0, C4<0>, C4<0>;
v0x55d0c509e4e0_0 .net "a", 0 0, L_0x55d0c60bfb10;  1 drivers
v0x55d0c509e5a0_0 .net "b", 0 0, L_0x55d0c60bfc40;  1 drivers
v0x55d0c509c8a0_0 .net "ca", 0 0, L_0x55d0c60bfa00;  1 drivers
v0x55d0c509c970_0 .net "cin", 0 0, L_0x55d0c60bfd70;  1 drivers
v0x55d0c509a8e0_0 .net "sum", 0 0, L_0x55d0c60bf650;  1 drivers
v0x55d0c5094560_0 .net "w1", 0 0, L_0x55d0c60bf5e0;  1 drivers
v0x55d0c5094620_0 .net "w2", 0 0, L_0x55d0c60bf6c0;  1 drivers
v0x55d0c50995a0_0 .net "w3", 0 0, L_0x55d0c60bf780;  1 drivers
v0x55d0c5099660_0 .net "w4", 0 0, L_0x55d0c60bf840;  1 drivers
v0x55d0c50991c0_0 .net "w5", 0 0, L_0x55d0c60bf8b0;  1 drivers
S_0x55d0c5094140 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50a6160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60bfee0 .functor XOR 1, L_0x55d0c60c04b0, L_0x55d0c60c05e0, C4<0>, C4<0>;
L_0x55d0c60bff50 .functor XOR 1, L_0x55d0c60bfee0, L_0x55d0c60c0760, C4<0>, C4<0>;
L_0x55d0c60c0010 .functor AND 1, L_0x55d0c60c04b0, L_0x55d0c60c05e0, C4<1>, C4<1>;
L_0x55d0c60c0120 .functor AND 1, L_0x55d0c60c04b0, L_0x55d0c60c0760, C4<1>, C4<1>;
L_0x55d0c60c01e0 .functor AND 1, L_0x55d0c60c05e0, L_0x55d0c60c0760, C4<1>, C4<1>;
L_0x55d0c60c0250 .functor OR 1, L_0x55d0c60c0010, L_0x55d0c60c0120, C4<0>, C4<0>;
L_0x55d0c60c03a0 .functor OR 1, L_0x55d0c60c01e0, L_0x55d0c60c0250, C4<0>, C4<0>;
v0x55d0c50979c0_0 .net "a", 0 0, L_0x55d0c60c04b0;  1 drivers
v0x55d0c5097a60_0 .net "b", 0 0, L_0x55d0c60c05e0;  1 drivers
v0x55d0c50975e0_0 .net "ca", 0 0, L_0x55d0c60c03a0;  1 drivers
v0x55d0c50976b0_0 .net "cin", 0 0, L_0x55d0c60c0760;  1 drivers
v0x55d0c5095de0_0 .net "sum", 0 0, L_0x55d0c60bff50;  1 drivers
v0x55d0c5095a00_0 .net "w1", 0 0, L_0x55d0c60bfee0;  1 drivers
v0x55d0c5095ac0_0 .net "w2", 0 0, L_0x55d0c60c0010;  1 drivers
v0x55d0c5093dc0_0 .net "w3", 0 0, L_0x55d0c60c0120;  1 drivers
v0x55d0c5093e60_0 .net "w4", 0 0, L_0x55d0c60c01e0;  1 drivers
v0x55d0c508c8e0_0 .net "w5", 0 0, L_0x55d0c60c0250;  1 drivers
S_0x55d0c5091920 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50a6160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c0890 .functor XOR 1, L_0x55d0c60c0d30, L_0x55d0c60c0ef0, C4<0>, C4<0>;
L_0x55d0c60c0900 .functor XOR 1, L_0x55d0c60c0890, L_0x55d0c60c10b0, C4<0>, C4<0>;
L_0x55d0c60c0970 .functor AND 1, L_0x55d0c60c0d30, L_0x55d0c60c0ef0, C4<1>, C4<1>;
L_0x55d0c60c09e0 .functor AND 1, L_0x55d0c60c0d30, L_0x55d0c60c10b0, C4<1>, C4<1>;
L_0x55d0c60c0aa0 .functor AND 1, L_0x55d0c60c0ef0, L_0x55d0c60c10b0, C4<1>, C4<1>;
L_0x55d0c60c0b10 .functor OR 1, L_0x55d0c60c0970, L_0x55d0c60c09e0, C4<0>, C4<0>;
L_0x55d0c60c0c20 .functor OR 1, L_0x55d0c60c0aa0, L_0x55d0c60c0b10, C4<0>, C4<0>;
v0x55d0c5091540_0 .net "a", 0 0, L_0x55d0c60c0d30;  1 drivers
v0x55d0c5091600_0 .net "b", 0 0, L_0x55d0c60c0ef0;  1 drivers
v0x55d0c508c4c0_0 .net "ca", 0 0, L_0x55d0c60c0c20;  1 drivers
v0x55d0c508c590_0 .net "cin", 0 0, L_0x55d0c60c10b0;  1 drivers
v0x55d0c508fd40_0 .net "sum", 0 0, L_0x55d0c60c0900;  1 drivers
v0x55d0c508f960_0 .net "w1", 0 0, L_0x55d0c60c0890;  1 drivers
v0x55d0c508fa20_0 .net "w2", 0 0, L_0x55d0c60c0970;  1 drivers
v0x55d0c508e160_0 .net "w3", 0 0, L_0x55d0c60c09e0;  1 drivers
v0x55d0c508e220_0 .net "w4", 0 0, L_0x55d0c60c0aa0;  1 drivers
v0x55d0c508dd80_0 .net "w5", 0 0, L_0x55d0c60c0b10;  1 drivers
S_0x55d0c5087fe0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c50a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c506f820_0 .net "a", 3 0, L_0x55d0c60c3e80;  1 drivers
v0x55d0c506f920_0 .net "b", 3 0, L_0x55d0c60c3f70;  1 drivers
v0x55d0c506a7a0_0 .net "ca", 3 0, L_0x55d0c60c3d10;  1 drivers
v0x55d0c506a890_0 .net "cin", 3 0, L_0x55d0c60c4060;  1 drivers
v0x55d0c506e020_0 .net "sum", 3 0, L_0x55d0c60c3c70;  1 drivers
L_0x55d0c60c1c30 .part L_0x55d0c60c3e80, 0, 1;
L_0x55d0c60c1d60 .part L_0x55d0c60c3f70, 0, 1;
L_0x55d0c60c1e90 .part L_0x55d0c60c4060, 0, 1;
L_0x55d0c60c24a0 .part L_0x55d0c60c3e80, 1, 1;
L_0x55d0c60c25d0 .part L_0x55d0c60c3f70, 1, 1;
L_0x55d0c60c2700 .part L_0x55d0c60c4060, 1, 1;
L_0x55d0c60c2e40 .part L_0x55d0c60c3e80, 2, 1;
L_0x55d0c60c2f70 .part L_0x55d0c60c3f70, 2, 1;
L_0x55d0c60c30f0 .part L_0x55d0c60c4060, 2, 1;
L_0x55d0c60c36c0 .part L_0x55d0c60c3e80, 3, 1;
L_0x55d0c60c3880 .part L_0x55d0c60c3f70, 3, 1;
L_0x55d0c60c3a40 .part L_0x55d0c60c4060, 3, 1;
L_0x55d0c60c3c70 .concat8 [ 1 1 1 1], L_0x55d0c60c16d0, L_0x55d0c60c2030, L_0x55d0c60c28e0, L_0x55d0c60c3290;
L_0x55d0c60c3d10 .concat8 [ 1 1 1 1], L_0x55d0c60c1b20, L_0x55d0c60c2390, L_0x55d0c60c2d30, L_0x55d0c60c35b0;
S_0x55d0c5087c00 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5087fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c1270 .functor XOR 1, L_0x55d0c60c1c30, L_0x55d0c60c1d60, C4<0>, C4<0>;
L_0x55d0c60c16d0 .functor XOR 1, L_0x55d0c60c1270, L_0x55d0c60c1e90, C4<0>, C4<0>;
L_0x55d0c60c1790 .functor AND 1, L_0x55d0c60c1c30, L_0x55d0c60c1d60, C4<1>, C4<1>;
L_0x55d0c60c18a0 .functor AND 1, L_0x55d0c60c1c30, L_0x55d0c60c1e90, C4<1>, C4<1>;
L_0x55d0c60c1960 .functor AND 1, L_0x55d0c60c1d60, L_0x55d0c60c1e90, C4<1>, C4<1>;
L_0x55d0c60c19d0 .functor OR 1, L_0x55d0c60c1790, L_0x55d0c60c18a0, C4<0>, C4<0>;
L_0x55d0c60c1b20 .functor OR 1, L_0x55d0c60c1960, L_0x55d0c60c19d0, C4<0>, C4<0>;
v0x55d0c5082b80_0 .net "a", 0 0, L_0x55d0c60c1c30;  1 drivers
v0x55d0c5082c20_0 .net "b", 0 0, L_0x55d0c60c1d60;  1 drivers
v0x55d0c5086400_0 .net "ca", 0 0, L_0x55d0c60c1b20;  1 drivers
v0x55d0c50864d0_0 .net "cin", 0 0, L_0x55d0c60c1e90;  1 drivers
v0x55d0c5086020_0 .net "sum", 0 0, L_0x55d0c60c16d0;  1 drivers
v0x55d0c5084820_0 .net "w1", 0 0, L_0x55d0c60c1270;  1 drivers
v0x55d0c50848e0_0 .net "w2", 0 0, L_0x55d0c60c1790;  1 drivers
v0x55d0c5084440_0 .net "w3", 0 0, L_0x55d0c60c18a0;  1 drivers
v0x55d0c50844e0_0 .net "w4", 0 0, L_0x55d0c60c1960;  1 drivers
v0x55d0c5082800_0 .net "w5", 0 0, L_0x55d0c60c19d0;  1 drivers
S_0x55d0c507b320 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5087fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c1fc0 .functor XOR 1, L_0x55d0c60c24a0, L_0x55d0c60c25d0, C4<0>, C4<0>;
L_0x55d0c60c2030 .functor XOR 1, L_0x55d0c60c1fc0, L_0x55d0c60c2700, C4<0>, C4<0>;
L_0x55d0c60c20a0 .functor AND 1, L_0x55d0c60c24a0, L_0x55d0c60c25d0, C4<1>, C4<1>;
L_0x55d0c60c2110 .functor AND 1, L_0x55d0c60c24a0, L_0x55d0c60c2700, C4<1>, C4<1>;
L_0x55d0c60c21d0 .functor AND 1, L_0x55d0c60c25d0, L_0x55d0c60c2700, C4<1>, C4<1>;
L_0x55d0c60c2240 .functor OR 1, L_0x55d0c60c20a0, L_0x55d0c60c2110, C4<0>, C4<0>;
L_0x55d0c60c2390 .functor OR 1, L_0x55d0c60c21d0, L_0x55d0c60c2240, C4<0>, C4<0>;
v0x55d0c5080360_0 .net "a", 0 0, L_0x55d0c60c24a0;  1 drivers
v0x55d0c5080420_0 .net "b", 0 0, L_0x55d0c60c25d0;  1 drivers
v0x55d0c507ff80_0 .net "ca", 0 0, L_0x55d0c60c2390;  1 drivers
v0x55d0c5080050_0 .net "cin", 0 0, L_0x55d0c60c2700;  1 drivers
v0x55d0c507af00_0 .net "sum", 0 0, L_0x55d0c60c2030;  1 drivers
v0x55d0c507e780_0 .net "w1", 0 0, L_0x55d0c60c1fc0;  1 drivers
v0x55d0c507e840_0 .net "w2", 0 0, L_0x55d0c60c20a0;  1 drivers
v0x55d0c507e3a0_0 .net "w3", 0 0, L_0x55d0c60c2110;  1 drivers
v0x55d0c507e460_0 .net "w4", 0 0, L_0x55d0c60c21d0;  1 drivers
v0x55d0c507cba0_0 .net "w5", 0 0, L_0x55d0c60c2240;  1 drivers
S_0x55d0c507c7c0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5087fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c2870 .functor XOR 1, L_0x55d0c60c2e40, L_0x55d0c60c2f70, C4<0>, C4<0>;
L_0x55d0c60c28e0 .functor XOR 1, L_0x55d0c60c2870, L_0x55d0c60c30f0, C4<0>, C4<0>;
L_0x55d0c60c29a0 .functor AND 1, L_0x55d0c60c2e40, L_0x55d0c60c2f70, C4<1>, C4<1>;
L_0x55d0c60c2ab0 .functor AND 1, L_0x55d0c60c2e40, L_0x55d0c60c30f0, C4<1>, C4<1>;
L_0x55d0c60c2b70 .functor AND 1, L_0x55d0c60c2f70, L_0x55d0c60c30f0, C4<1>, C4<1>;
L_0x55d0c60c2be0 .functor OR 1, L_0x55d0c60c29a0, L_0x55d0c60c2ab0, C4<0>, C4<0>;
L_0x55d0c60c2d30 .functor OR 1, L_0x55d0c60c2b70, L_0x55d0c60c2be0, C4<0>, C4<0>;
v0x55d0c507ab80_0 .net "a", 0 0, L_0x55d0c60c2e40;  1 drivers
v0x55d0c507ac20_0 .net "b", 0 0, L_0x55d0c60c2f70;  1 drivers
v0x55d0c5078bc0_0 .net "ca", 0 0, L_0x55d0c60c2d30;  1 drivers
v0x55d0c5078c90_0 .net "cin", 0 0, L_0x55d0c60c30f0;  1 drivers
v0x55d0c5072840_0 .net "sum", 0 0, L_0x55d0c60c28e0;  1 drivers
v0x55d0c5077880_0 .net "w1", 0 0, L_0x55d0c60c2870;  1 drivers
v0x55d0c5077940_0 .net "w2", 0 0, L_0x55d0c60c29a0;  1 drivers
v0x55d0c50774a0_0 .net "w3", 0 0, L_0x55d0c60c2ab0;  1 drivers
v0x55d0c5077540_0 .net "w4", 0 0, L_0x55d0c60c2b70;  1 drivers
v0x55d0c5072420_0 .net "w5", 0 0, L_0x55d0c60c2be0;  1 drivers
S_0x55d0c5075ca0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5087fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c3220 .functor XOR 1, L_0x55d0c60c36c0, L_0x55d0c60c3880, C4<0>, C4<0>;
L_0x55d0c60c3290 .functor XOR 1, L_0x55d0c60c3220, L_0x55d0c60c3a40, C4<0>, C4<0>;
L_0x55d0c60c3300 .functor AND 1, L_0x55d0c60c36c0, L_0x55d0c60c3880, C4<1>, C4<1>;
L_0x55d0c60c3370 .functor AND 1, L_0x55d0c60c36c0, L_0x55d0c60c3a40, C4<1>, C4<1>;
L_0x55d0c60c3430 .functor AND 1, L_0x55d0c60c3880, L_0x55d0c60c3a40, C4<1>, C4<1>;
L_0x55d0c60c34a0 .functor OR 1, L_0x55d0c60c3300, L_0x55d0c60c3370, C4<0>, C4<0>;
L_0x55d0c60c35b0 .functor OR 1, L_0x55d0c60c3430, L_0x55d0c60c34a0, C4<0>, C4<0>;
v0x55d0c50758c0_0 .net "a", 0 0, L_0x55d0c60c36c0;  1 drivers
v0x55d0c5075980_0 .net "b", 0 0, L_0x55d0c60c3880;  1 drivers
v0x55d0c50740c0_0 .net "ca", 0 0, L_0x55d0c60c35b0;  1 drivers
v0x55d0c5074190_0 .net "cin", 0 0, L_0x55d0c60c3a40;  1 drivers
v0x55d0c5073ce0_0 .net "sum", 0 0, L_0x55d0c60c3290;  1 drivers
v0x55d0c50720a0_0 .net "w1", 0 0, L_0x55d0c60c3220;  1 drivers
v0x55d0c5072160_0 .net "w2", 0 0, L_0x55d0c60c3300;  1 drivers
v0x55d0c506abc0_0 .net "w3", 0 0, L_0x55d0c60c3370;  1 drivers
v0x55d0c506ac80_0 .net "w4", 0 0, L_0x55d0c60c3430;  1 drivers
v0x55d0c506fc00_0 .net "w5", 0 0, L_0x55d0c60c34a0;  1 drivers
S_0x55d0c50638e0 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c516a530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4f51770_0 .net "a", 31 0, L_0x55d0c60dc400;  1 drivers
v0x55d0c4f51850_0 .net "b", 31 0, L_0x55d0c60dc4a0;  1 drivers
v0x55d0c4f4c6f0_0 .net "ca", 31 0, L_0x55d0c60dc270;  1 drivers
v0x55d0c4f4c790_0 .net "cin", 31 0, L_0x55d0c60dc590;  1 drivers
v0x55d0c4f4ff70_0 .net "sum", 31 0, L_0x55d0c60dc130;  1 drivers
L_0x55d0c60d0740 .part L_0x55d0c60dc400, 0, 16;
L_0x55d0c60d07e0 .part L_0x55d0c60dc4a0, 0, 16;
L_0x55d0c60d0880 .part L_0x55d0c60dc590, 0, 16;
L_0x55d0c60dbe60 .part L_0x55d0c60dc400, 16, 16;
L_0x55d0c60dbf50 .part L_0x55d0c60dc4a0, 16, 16;
L_0x55d0c60dc040 .part L_0x55d0c60dc590, 16, 16;
L_0x55d0c60dc130 .concat8 [ 16 16 0 0], L_0x55d0c60d0470, L_0x55d0c60dbb90;
L_0x55d0c60dc270 .concat8 [ 16 16 0 0], L_0x55d0c60d05b0, L_0x55d0c60dbcd0;
S_0x55d0c5063500 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c50638e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4fe4e20_0 .net "a", 15 0, L_0x55d0c60d0740;  1 drivers
v0x55d0c4fe4f00_0 .net "b", 15 0, L_0x55d0c60d07e0;  1 drivers
v0x55d0c4fdfda0_0 .net "ca", 15 0, L_0x55d0c60d05b0;  1 drivers
v0x55d0c4fdfe40_0 .net "cin", 15 0, L_0x55d0c60d0880;  1 drivers
v0x55d0c4fe3620_0 .net "sum", 15 0, L_0x55d0c60d0470;  1 drivers
L_0x55d0c60ca8e0 .part L_0x55d0c60d0740, 0, 8;
L_0x55d0c60ca980 .part L_0x55d0c60d07e0, 0, 8;
L_0x55d0c60caa20 .part L_0x55d0c60d0880, 0, 8;
L_0x55d0c60d01a0 .part L_0x55d0c60d0740, 8, 8;
L_0x55d0c60d0290 .part L_0x55d0c60d07e0, 8, 8;
L_0x55d0c60d0380 .part L_0x55d0c60d0880, 8, 8;
L_0x55d0c60d0470 .concat8 [ 8 8 0 0], L_0x55d0c60ca610, L_0x55d0c60cfed0;
L_0x55d0c60d05b0 .concat8 [ 8 8 0 0], L_0x55d0c60ca750, L_0x55d0c60d0010;
S_0x55d0c5061d00 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5063500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5029400_0 .net "a", 7 0, L_0x55d0c60ca8e0;  1 drivers
v0x55d0c50294e0_0 .net "b", 7 0, L_0x55d0c60ca980;  1 drivers
v0x55d0c5027c00_0 .net "ca", 7 0, L_0x55d0c60ca750;  1 drivers
v0x55d0c5027cd0_0 .net "cin", 7 0, L_0x55d0c60caa20;  1 drivers
v0x55d0c5027820_0 .net "sum", 7 0, L_0x55d0c60ca610;  1 drivers
L_0x55d0c60c7970 .part L_0x55d0c60ca8e0, 0, 4;
L_0x55d0c60c7a10 .part L_0x55d0c60ca980, 0, 4;
L_0x55d0c60c7ab0 .part L_0x55d0c60caa20, 0, 4;
L_0x55d0c60ca300 .part L_0x55d0c60ca8e0, 4, 4;
L_0x55d0c60ca3f0 .part L_0x55d0c60ca980, 4, 4;
L_0x55d0c60ca4e0 .part L_0x55d0c60caa20, 4, 4;
L_0x55d0c60ca610 .concat8 [ 4 4 0 0], L_0x55d0c60c7760, L_0x55d0c60ca0f0;
L_0x55d0c60ca750 .concat8 [ 4 4 0 0], L_0x55d0c60c7800, L_0x55d0c60ca190;
S_0x55d0c5061920 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5061d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5047900_0 .net "a", 3 0, L_0x55d0c60c7970;  1 drivers
v0x55d0c5047a00_0 .net "b", 3 0, L_0x55d0c60c7a10;  1 drivers
v0x55d0c50457b0_0 .net "ca", 3 0, L_0x55d0c60c7800;  1 drivers
v0x55d0c50458a0_0 .net "cin", 3 0, L_0x55d0c60c7ab0;  1 drivers
v0x55d0c503e760_0 .net "sum", 3 0, L_0x55d0c60c7760;  1 drivers
L_0x55d0c60c5720 .part L_0x55d0c60c7970, 0, 1;
L_0x55d0c60c5850 .part L_0x55d0c60c7a10, 0, 1;
L_0x55d0c60c5980 .part L_0x55d0c60c7ab0, 0, 1;
L_0x55d0c60c5f90 .part L_0x55d0c60c7970, 1, 1;
L_0x55d0c60c60c0 .part L_0x55d0c60c7a10, 1, 1;
L_0x55d0c60c61f0 .part L_0x55d0c60c7ab0, 1, 1;
L_0x55d0c60c6930 .part L_0x55d0c60c7970, 2, 1;
L_0x55d0c60c6a60 .part L_0x55d0c60c7a10, 2, 1;
L_0x55d0c60c6be0 .part L_0x55d0c60c7ab0, 2, 1;
L_0x55d0c60c71b0 .part L_0x55d0c60c7970, 3, 1;
L_0x55d0c60c7370 .part L_0x55d0c60c7a10, 3, 1;
L_0x55d0c60c7530 .part L_0x55d0c60c7ab0, 3, 1;
L_0x55d0c60c7760 .concat8 [ 1 1 1 1], L_0x55d0c60c52a0, L_0x55d0c60c5b20, L_0x55d0c60c63d0, L_0x55d0c60c6d80;
L_0x55d0c60c7800 .concat8 [ 1 1 1 1], L_0x55d0c60c5610, L_0x55d0c60c5e80, L_0x55d0c60c6820, L_0x55d0c60c70a0;
S_0x55d0c505fce0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5061920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c3c00 .functor XOR 1, L_0x55d0c60c5720, L_0x55d0c60c5850, C4<0>, C4<0>;
L_0x55d0c60c52a0 .functor XOR 1, L_0x55d0c60c3c00, L_0x55d0c60c5980, C4<0>, C4<0>;
L_0x55d0c60c5310 .functor AND 1, L_0x55d0c60c5720, L_0x55d0c60c5850, C4<1>, C4<1>;
L_0x55d0c60c53d0 .functor AND 1, L_0x55d0c60c5720, L_0x55d0c60c5980, C4<1>, C4<1>;
L_0x55d0c60c5490 .functor AND 1, L_0x55d0c60c5850, L_0x55d0c60c5980, C4<1>, C4<1>;
L_0x55d0c60c5500 .functor OR 1, L_0x55d0c60c5310, L_0x55d0c60c53d0, C4<0>, C4<0>;
L_0x55d0c60c5610 .functor OR 1, L_0x55d0c60c5490, L_0x55d0c60c5500, C4<0>, C4<0>;
v0x55d0c5058800_0 .net "a", 0 0, L_0x55d0c60c5720;  1 drivers
v0x55d0c50588a0_0 .net "b", 0 0, L_0x55d0c60c5850;  1 drivers
v0x55d0c505d840_0 .net "ca", 0 0, L_0x55d0c60c5610;  1 drivers
v0x55d0c505d910_0 .net "cin", 0 0, L_0x55d0c60c5980;  1 drivers
v0x55d0c505d460_0 .net "sum", 0 0, L_0x55d0c60c52a0;  1 drivers
v0x55d0c505d550_0 .net "w1", 0 0, L_0x55d0c60c3c00;  1 drivers
v0x55d0c50583e0_0 .net "w2", 0 0, L_0x55d0c60c5310;  1 drivers
v0x55d0c50584a0_0 .net "w3", 0 0, L_0x55d0c60c53d0;  1 drivers
v0x55d0c505bc60_0 .net "w4", 0 0, L_0x55d0c60c5490;  1 drivers
v0x55d0c505b880_0 .net "w5", 0 0, L_0x55d0c60c5500;  1 drivers
S_0x55d0c505a080 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5061920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c5ab0 .functor XOR 1, L_0x55d0c60c5f90, L_0x55d0c60c60c0, C4<0>, C4<0>;
L_0x55d0c60c5b20 .functor XOR 1, L_0x55d0c60c5ab0, L_0x55d0c60c61f0, C4<0>, C4<0>;
L_0x55d0c60c5b90 .functor AND 1, L_0x55d0c60c5f90, L_0x55d0c60c60c0, C4<1>, C4<1>;
L_0x55d0c60c5c00 .functor AND 1, L_0x55d0c60c5f90, L_0x55d0c60c61f0, C4<1>, C4<1>;
L_0x55d0c60c5cc0 .functor AND 1, L_0x55d0c60c60c0, L_0x55d0c60c61f0, C4<1>, C4<1>;
L_0x55d0c60c5d30 .functor OR 1, L_0x55d0c60c5b90, L_0x55d0c60c5c00, C4<0>, C4<0>;
L_0x55d0c60c5e80 .functor OR 1, L_0x55d0c60c5cc0, L_0x55d0c60c5d30, C4<0>, C4<0>;
v0x55d0c5059ca0_0 .net "a", 0 0, L_0x55d0c60c5f90;  1 drivers
v0x55d0c5059d60_0 .net "b", 0 0, L_0x55d0c60c60c0;  1 drivers
v0x55d0c5058060_0 .net "ca", 0 0, L_0x55d0c60c5e80;  1 drivers
v0x55d0c5058130_0 .net "cin", 0 0, L_0x55d0c60c61f0;  1 drivers
v0x55d0c50560a0_0 .net "sum", 0 0, L_0x55d0c60c5b20;  1 drivers
v0x55d0c5056160_0 .net "w1", 0 0, L_0x55d0c60c5ab0;  1 drivers
v0x55d0c504fd20_0 .net "w2", 0 0, L_0x55d0c60c5b90;  1 drivers
v0x55d0c504fde0_0 .net "w3", 0 0, L_0x55d0c60c5c00;  1 drivers
v0x55d0c5054d60_0 .net "w4", 0 0, L_0x55d0c60c5cc0;  1 drivers
v0x55d0c5054980_0 .net "w5", 0 0, L_0x55d0c60c5d30;  1 drivers
S_0x55d0c504f900 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5061920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c6360 .functor XOR 1, L_0x55d0c60c6930, L_0x55d0c60c6a60, C4<0>, C4<0>;
L_0x55d0c60c63d0 .functor XOR 1, L_0x55d0c60c6360, L_0x55d0c60c6be0, C4<0>, C4<0>;
L_0x55d0c60c6490 .functor AND 1, L_0x55d0c60c6930, L_0x55d0c60c6a60, C4<1>, C4<1>;
L_0x55d0c60c65a0 .functor AND 1, L_0x55d0c60c6930, L_0x55d0c60c6be0, C4<1>, C4<1>;
L_0x55d0c60c6660 .functor AND 1, L_0x55d0c60c6a60, L_0x55d0c60c6be0, C4<1>, C4<1>;
L_0x55d0c60c66d0 .functor OR 1, L_0x55d0c60c6490, L_0x55d0c60c65a0, C4<0>, C4<0>;
L_0x55d0c60c6820 .functor OR 1, L_0x55d0c60c6660, L_0x55d0c60c66d0, C4<0>, C4<0>;
v0x55d0c5053180_0 .net "a", 0 0, L_0x55d0c60c6930;  1 drivers
v0x55d0c5053220_0 .net "b", 0 0, L_0x55d0c60c6a60;  1 drivers
v0x55d0c5052da0_0 .net "ca", 0 0, L_0x55d0c60c6820;  1 drivers
v0x55d0c5052e70_0 .net "cin", 0 0, L_0x55d0c60c6be0;  1 drivers
v0x55d0c50515a0_0 .net "sum", 0 0, L_0x55d0c60c63d0;  1 drivers
v0x55d0c50511c0_0 .net "w1", 0 0, L_0x55d0c60c6360;  1 drivers
v0x55d0c5051280_0 .net "w2", 0 0, L_0x55d0c60c6490;  1 drivers
v0x55d0c504f580_0 .net "w3", 0 0, L_0x55d0c60c65a0;  1 drivers
v0x55d0c504f620_0 .net "w4", 0 0, L_0x55d0c60c6660;  1 drivers
v0x55d0c50480a0_0 .net "w5", 0 0, L_0x55d0c60c66d0;  1 drivers
S_0x55d0c504d0e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5061920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c6d10 .functor XOR 1, L_0x55d0c60c71b0, L_0x55d0c60c7370, C4<0>, C4<0>;
L_0x55d0c60c6d80 .functor XOR 1, L_0x55d0c60c6d10, L_0x55d0c60c7530, C4<0>, C4<0>;
L_0x55d0c60c6df0 .functor AND 1, L_0x55d0c60c71b0, L_0x55d0c60c7370, C4<1>, C4<1>;
L_0x55d0c60c6e60 .functor AND 1, L_0x55d0c60c71b0, L_0x55d0c60c7530, C4<1>, C4<1>;
L_0x55d0c60c6f20 .functor AND 1, L_0x55d0c60c7370, L_0x55d0c60c7530, C4<1>, C4<1>;
L_0x55d0c60c6f90 .functor OR 1, L_0x55d0c60c6df0, L_0x55d0c60c6e60, C4<0>, C4<0>;
L_0x55d0c60c70a0 .functor OR 1, L_0x55d0c60c6f20, L_0x55d0c60c6f90, C4<0>, C4<0>;
v0x55d0c504cd00_0 .net "a", 0 0, L_0x55d0c60c71b0;  1 drivers
v0x55d0c504cdc0_0 .net "b", 0 0, L_0x55d0c60c7370;  1 drivers
v0x55d0c5047c80_0 .net "ca", 0 0, L_0x55d0c60c70a0;  1 drivers
v0x55d0c5047d50_0 .net "cin", 0 0, L_0x55d0c60c7530;  1 drivers
v0x55d0c504b500_0 .net "sum", 0 0, L_0x55d0c60c6d80;  1 drivers
v0x55d0c504b120_0 .net "w1", 0 0, L_0x55d0c60c6d10;  1 drivers
v0x55d0c504b1e0_0 .net "w2", 0 0, L_0x55d0c60c6df0;  1 drivers
v0x55d0c5049920_0 .net "w3", 0 0, L_0x55d0c60c6e60;  1 drivers
v0x55d0c50499e0_0 .net "w4", 0 0, L_0x55d0c60c6f20;  1 drivers
v0x55d0c5049540_0 .net "w5", 0 0, L_0x55d0c60c6f90;  1 drivers
S_0x55d0c50437a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5061d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c502afe0_0 .net "a", 3 0, L_0x55d0c60ca300;  1 drivers
v0x55d0c502b0e0_0 .net "b", 3 0, L_0x55d0c60ca3f0;  1 drivers
v0x55d0c5025f60_0 .net "ca", 3 0, L_0x55d0c60ca190;  1 drivers
v0x55d0c5026050_0 .net "cin", 3 0, L_0x55d0c60ca4e0;  1 drivers
v0x55d0c50297e0_0 .net "sum", 3 0, L_0x55d0c60ca0f0;  1 drivers
L_0x55d0c60c80b0 .part L_0x55d0c60ca300, 0, 1;
L_0x55d0c60c81e0 .part L_0x55d0c60ca3f0, 0, 1;
L_0x55d0c60c8310 .part L_0x55d0c60ca4e0, 0, 1;
L_0x55d0c60c8920 .part L_0x55d0c60ca300, 1, 1;
L_0x55d0c60c8a50 .part L_0x55d0c60ca3f0, 1, 1;
L_0x55d0c60c8b80 .part L_0x55d0c60ca4e0, 1, 1;
L_0x55d0c60c92c0 .part L_0x55d0c60ca300, 2, 1;
L_0x55d0c60c93f0 .part L_0x55d0c60ca3f0, 2, 1;
L_0x55d0c60c9570 .part L_0x55d0c60ca4e0, 2, 1;
L_0x55d0c60c9b40 .part L_0x55d0c60ca300, 3, 1;
L_0x55d0c60c9d00 .part L_0x55d0c60ca3f0, 3, 1;
L_0x55d0c60c9ec0 .part L_0x55d0c60ca4e0, 3, 1;
L_0x55d0c60ca0f0 .concat8 [ 1 1 1 1], L_0x55d0c60c7b50, L_0x55d0c60c84b0, L_0x55d0c60c8d60, L_0x55d0c60c9710;
L_0x55d0c60ca190 .concat8 [ 1 1 1 1], L_0x55d0c60c7fa0, L_0x55d0c60c8810, L_0x55d0c60c91b0, L_0x55d0c60c9a30;
S_0x55d0c50433c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50437a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c76f0 .functor XOR 1, L_0x55d0c60c80b0, L_0x55d0c60c81e0, C4<0>, C4<0>;
L_0x55d0c60c7b50 .functor XOR 1, L_0x55d0c60c76f0, L_0x55d0c60c8310, C4<0>, C4<0>;
L_0x55d0c60c7c10 .functor AND 1, L_0x55d0c60c80b0, L_0x55d0c60c81e0, C4<1>, C4<1>;
L_0x55d0c60c7d20 .functor AND 1, L_0x55d0c60c80b0, L_0x55d0c60c8310, C4<1>, C4<1>;
L_0x55d0c60c7de0 .functor AND 1, L_0x55d0c60c81e0, L_0x55d0c60c8310, C4<1>, C4<1>;
L_0x55d0c60c7e50 .functor OR 1, L_0x55d0c60c7c10, L_0x55d0c60c7d20, C4<0>, C4<0>;
L_0x55d0c60c7fa0 .functor OR 1, L_0x55d0c60c7de0, L_0x55d0c60c7e50, C4<0>, C4<0>;
v0x55d0c503e340_0 .net "a", 0 0, L_0x55d0c60c80b0;  1 drivers
v0x55d0c503e3e0_0 .net "b", 0 0, L_0x55d0c60c81e0;  1 drivers
v0x55d0c5041bc0_0 .net "ca", 0 0, L_0x55d0c60c7fa0;  1 drivers
v0x55d0c5041c90_0 .net "cin", 0 0, L_0x55d0c60c8310;  1 drivers
v0x55d0c50417e0_0 .net "sum", 0 0, L_0x55d0c60c7b50;  1 drivers
v0x55d0c503ffe0_0 .net "w1", 0 0, L_0x55d0c60c76f0;  1 drivers
v0x55d0c50400a0_0 .net "w2", 0 0, L_0x55d0c60c7c10;  1 drivers
v0x55d0c503fc00_0 .net "w3", 0 0, L_0x55d0c60c7d20;  1 drivers
v0x55d0c503fca0_0 .net "w4", 0 0, L_0x55d0c60c7de0;  1 drivers
v0x55d0c503dfc0_0 .net "w5", 0 0, L_0x55d0c60c7e50;  1 drivers
S_0x55d0c5036ae0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50437a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c8440 .functor XOR 1, L_0x55d0c60c8920, L_0x55d0c60c8a50, C4<0>, C4<0>;
L_0x55d0c60c84b0 .functor XOR 1, L_0x55d0c60c8440, L_0x55d0c60c8b80, C4<0>, C4<0>;
L_0x55d0c60c8520 .functor AND 1, L_0x55d0c60c8920, L_0x55d0c60c8a50, C4<1>, C4<1>;
L_0x55d0c60c8590 .functor AND 1, L_0x55d0c60c8920, L_0x55d0c60c8b80, C4<1>, C4<1>;
L_0x55d0c60c8650 .functor AND 1, L_0x55d0c60c8a50, L_0x55d0c60c8b80, C4<1>, C4<1>;
L_0x55d0c60c86c0 .functor OR 1, L_0x55d0c60c8520, L_0x55d0c60c8590, C4<0>, C4<0>;
L_0x55d0c60c8810 .functor OR 1, L_0x55d0c60c8650, L_0x55d0c60c86c0, C4<0>, C4<0>;
v0x55d0c503bb20_0 .net "a", 0 0, L_0x55d0c60c8920;  1 drivers
v0x55d0c503bbe0_0 .net "b", 0 0, L_0x55d0c60c8a50;  1 drivers
v0x55d0c503b740_0 .net "ca", 0 0, L_0x55d0c60c8810;  1 drivers
v0x55d0c503b810_0 .net "cin", 0 0, L_0x55d0c60c8b80;  1 drivers
v0x55d0c50366c0_0 .net "sum", 0 0, L_0x55d0c60c84b0;  1 drivers
v0x55d0c5039f40_0 .net "w1", 0 0, L_0x55d0c60c8440;  1 drivers
v0x55d0c503a000_0 .net "w2", 0 0, L_0x55d0c60c8520;  1 drivers
v0x55d0c5039b60_0 .net "w3", 0 0, L_0x55d0c60c8590;  1 drivers
v0x55d0c5039c20_0 .net "w4", 0 0, L_0x55d0c60c8650;  1 drivers
v0x55d0c5038360_0 .net "w5", 0 0, L_0x55d0c60c86c0;  1 drivers
S_0x55d0c5037f80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50437a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c8cf0 .functor XOR 1, L_0x55d0c60c92c0, L_0x55d0c60c93f0, C4<0>, C4<0>;
L_0x55d0c60c8d60 .functor XOR 1, L_0x55d0c60c8cf0, L_0x55d0c60c9570, C4<0>, C4<0>;
L_0x55d0c60c8e20 .functor AND 1, L_0x55d0c60c92c0, L_0x55d0c60c93f0, C4<1>, C4<1>;
L_0x55d0c60c8f30 .functor AND 1, L_0x55d0c60c92c0, L_0x55d0c60c9570, C4<1>, C4<1>;
L_0x55d0c60c8ff0 .functor AND 1, L_0x55d0c60c93f0, L_0x55d0c60c9570, C4<1>, C4<1>;
L_0x55d0c60c9060 .functor OR 1, L_0x55d0c60c8e20, L_0x55d0c60c8f30, C4<0>, C4<0>;
L_0x55d0c60c91b0 .functor OR 1, L_0x55d0c60c8ff0, L_0x55d0c60c9060, C4<0>, C4<0>;
v0x55d0c5036340_0 .net "a", 0 0, L_0x55d0c60c92c0;  1 drivers
v0x55d0c50363e0_0 .net "b", 0 0, L_0x55d0c60c93f0;  1 drivers
v0x55d0c5034380_0 .net "ca", 0 0, L_0x55d0c60c91b0;  1 drivers
v0x55d0c5034450_0 .net "cin", 0 0, L_0x55d0c60c9570;  1 drivers
v0x55d0c502e000_0 .net "sum", 0 0, L_0x55d0c60c8d60;  1 drivers
v0x55d0c5033040_0 .net "w1", 0 0, L_0x55d0c60c8cf0;  1 drivers
v0x55d0c5033100_0 .net "w2", 0 0, L_0x55d0c60c8e20;  1 drivers
v0x55d0c5032c60_0 .net "w3", 0 0, L_0x55d0c60c8f30;  1 drivers
v0x55d0c5032d00_0 .net "w4", 0 0, L_0x55d0c60c8ff0;  1 drivers
v0x55d0c502dbe0_0 .net "w5", 0 0, L_0x55d0c60c9060;  1 drivers
S_0x55d0c5031460 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50437a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60c96a0 .functor XOR 1, L_0x55d0c60c9b40, L_0x55d0c60c9d00, C4<0>, C4<0>;
L_0x55d0c60c9710 .functor XOR 1, L_0x55d0c60c96a0, L_0x55d0c60c9ec0, C4<0>, C4<0>;
L_0x55d0c60c9780 .functor AND 1, L_0x55d0c60c9b40, L_0x55d0c60c9d00, C4<1>, C4<1>;
L_0x55d0c60c97f0 .functor AND 1, L_0x55d0c60c9b40, L_0x55d0c60c9ec0, C4<1>, C4<1>;
L_0x55d0c60c98b0 .functor AND 1, L_0x55d0c60c9d00, L_0x55d0c60c9ec0, C4<1>, C4<1>;
L_0x55d0c60c9920 .functor OR 1, L_0x55d0c60c9780, L_0x55d0c60c97f0, C4<0>, C4<0>;
L_0x55d0c60c9a30 .functor OR 1, L_0x55d0c60c98b0, L_0x55d0c60c9920, C4<0>, C4<0>;
v0x55d0c5031080_0 .net "a", 0 0, L_0x55d0c60c9b40;  1 drivers
v0x55d0c5031140_0 .net "b", 0 0, L_0x55d0c60c9d00;  1 drivers
v0x55d0c502f880_0 .net "ca", 0 0, L_0x55d0c60c9a30;  1 drivers
v0x55d0c502f950_0 .net "cin", 0 0, L_0x55d0c60c9ec0;  1 drivers
v0x55d0c502f4a0_0 .net "sum", 0 0, L_0x55d0c60c9710;  1 drivers
v0x55d0c502d860_0 .net "w1", 0 0, L_0x55d0c60c96a0;  1 drivers
v0x55d0c502d920_0 .net "w2", 0 0, L_0x55d0c60c9780;  1 drivers
v0x55d0c5026380_0 .net "w3", 0 0, L_0x55d0c60c97f0;  1 drivers
v0x55d0c5026440_0 .net "w4", 0 0, L_0x55d0c60c98b0;  1 drivers
v0x55d0c502b3c0_0 .net "w5", 0 0, L_0x55d0c60c9920;  1 drivers
S_0x55d0c501a2c0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5063500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4fe76a0_0 .net "a", 7 0, L_0x55d0c60d01a0;  1 drivers
v0x55d0c4fe7780_0 .net "b", 7 0, L_0x55d0c60d0290;  1 drivers
v0x55d0c4fe01c0_0 .net "ca", 7 0, L_0x55d0c60d0010;  1 drivers
v0x55d0c4fe0290_0 .net "cin", 7 0, L_0x55d0c60d0380;  1 drivers
v0x55d0c4fe5200_0 .net "sum", 7 0, L_0x55d0c60cfed0;  1 drivers
L_0x55d0c60cd230 .part L_0x55d0c60d01a0, 0, 4;
L_0x55d0c60cd2d0 .part L_0x55d0c60d0290, 0, 4;
L_0x55d0c60cd370 .part L_0x55d0c60d0380, 0, 4;
L_0x55d0c60cfbc0 .part L_0x55d0c60d01a0, 4, 4;
L_0x55d0c60cfcb0 .part L_0x55d0c60d0290, 4, 4;
L_0x55d0c60cfda0 .part L_0x55d0c60d0380, 4, 4;
L_0x55d0c60cfed0 .concat8 [ 4 4 0 0], L_0x55d0c60cd020, L_0x55d0c60cf9b0;
L_0x55d0c60d0010 .concat8 [ 4 4 0 0], L_0x55d0c60cd0c0, L_0x55d0c60cfa50;
S_0x55d0c501f300 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c501a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5006b40_0 .net "a", 3 0, L_0x55d0c60cd230;  1 drivers
v0x55d0c5006c40_0 .net "b", 3 0, L_0x55d0c60cd2d0;  1 drivers
v0x55d0c5001ac0_0 .net "ca", 3 0, L_0x55d0c60cd0c0;  1 drivers
v0x55d0c5001bb0_0 .net "cin", 3 0, L_0x55d0c60cd370;  1 drivers
v0x55d0c5005340_0 .net "sum", 3 0, L_0x55d0c60cd020;  1 drivers
L_0x55d0c60cafe0 .part L_0x55d0c60cd230, 0, 1;
L_0x55d0c60cb110 .part L_0x55d0c60cd2d0, 0, 1;
L_0x55d0c60cb240 .part L_0x55d0c60cd370, 0, 1;
L_0x55d0c60cb850 .part L_0x55d0c60cd230, 1, 1;
L_0x55d0c60cb980 .part L_0x55d0c60cd2d0, 1, 1;
L_0x55d0c60cbab0 .part L_0x55d0c60cd370, 1, 1;
L_0x55d0c60cc1f0 .part L_0x55d0c60cd230, 2, 1;
L_0x55d0c60cc320 .part L_0x55d0c60cd2d0, 2, 1;
L_0x55d0c60cc4a0 .part L_0x55d0c60cd370, 2, 1;
L_0x55d0c60cca70 .part L_0x55d0c60cd230, 3, 1;
L_0x55d0c60ccc30 .part L_0x55d0c60cd2d0, 3, 1;
L_0x55d0c60ccdf0 .part L_0x55d0c60cd370, 3, 1;
L_0x55d0c60cd020 .concat8 [ 1 1 1 1], L_0x55d0c60caac0, L_0x55d0c60cb3e0, L_0x55d0c60cbc90, L_0x55d0c60cc640;
L_0x55d0c60cd0c0 .concat8 [ 1 1 1 1], L_0x55d0c60caed0, L_0x55d0c60cb740, L_0x55d0c60cc0e0, L_0x55d0c60cc960;
S_0x55d0c501ef20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c501f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60ca080 .functor XOR 1, L_0x55d0c60cafe0, L_0x55d0c60cb110, C4<0>, C4<0>;
L_0x55d0c60caac0 .functor XOR 1, L_0x55d0c60ca080, L_0x55d0c60cb240, C4<0>, C4<0>;
L_0x55d0c60cab80 .functor AND 1, L_0x55d0c60cafe0, L_0x55d0c60cb110, C4<1>, C4<1>;
L_0x55d0c60cac90 .functor AND 1, L_0x55d0c60cafe0, L_0x55d0c60cb240, C4<1>, C4<1>;
L_0x55d0c60cad50 .functor AND 1, L_0x55d0c60cb110, L_0x55d0c60cb240, C4<1>, C4<1>;
L_0x55d0c60cadc0 .functor OR 1, L_0x55d0c60cab80, L_0x55d0c60cac90, C4<0>, C4<0>;
L_0x55d0c60caed0 .functor OR 1, L_0x55d0c60cad50, L_0x55d0c60cadc0, C4<0>, C4<0>;
v0x55d0c5019ea0_0 .net "a", 0 0, L_0x55d0c60cafe0;  1 drivers
v0x55d0c5019f40_0 .net "b", 0 0, L_0x55d0c60cb110;  1 drivers
v0x55d0c501d720_0 .net "ca", 0 0, L_0x55d0c60caed0;  1 drivers
v0x55d0c501d7f0_0 .net "cin", 0 0, L_0x55d0c60cb240;  1 drivers
v0x55d0c501d340_0 .net "sum", 0 0, L_0x55d0c60caac0;  1 drivers
v0x55d0c501bb40_0 .net "w1", 0 0, L_0x55d0c60ca080;  1 drivers
v0x55d0c501bc00_0 .net "w2", 0 0, L_0x55d0c60cab80;  1 drivers
v0x55d0c501b760_0 .net "w3", 0 0, L_0x55d0c60cac90;  1 drivers
v0x55d0c501b800_0 .net "w4", 0 0, L_0x55d0c60cad50;  1 drivers
v0x55d0c5019b20_0 .net "w5", 0 0, L_0x55d0c60cadc0;  1 drivers
S_0x55d0c5012640 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c501f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60cb370 .functor XOR 1, L_0x55d0c60cb850, L_0x55d0c60cb980, C4<0>, C4<0>;
L_0x55d0c60cb3e0 .functor XOR 1, L_0x55d0c60cb370, L_0x55d0c60cbab0, C4<0>, C4<0>;
L_0x55d0c60cb450 .functor AND 1, L_0x55d0c60cb850, L_0x55d0c60cb980, C4<1>, C4<1>;
L_0x55d0c60cb4c0 .functor AND 1, L_0x55d0c60cb850, L_0x55d0c60cbab0, C4<1>, C4<1>;
L_0x55d0c60cb580 .functor AND 1, L_0x55d0c60cb980, L_0x55d0c60cbab0, C4<1>, C4<1>;
L_0x55d0c60cb5f0 .functor OR 1, L_0x55d0c60cb450, L_0x55d0c60cb4c0, C4<0>, C4<0>;
L_0x55d0c60cb740 .functor OR 1, L_0x55d0c60cb580, L_0x55d0c60cb5f0, C4<0>, C4<0>;
v0x55d0c5017680_0 .net "a", 0 0, L_0x55d0c60cb850;  1 drivers
v0x55d0c5017740_0 .net "b", 0 0, L_0x55d0c60cb980;  1 drivers
v0x55d0c50172a0_0 .net "ca", 0 0, L_0x55d0c60cb740;  1 drivers
v0x55d0c5017370_0 .net "cin", 0 0, L_0x55d0c60cbab0;  1 drivers
v0x55d0c5012220_0 .net "sum", 0 0, L_0x55d0c60cb3e0;  1 drivers
v0x55d0c5015aa0_0 .net "w1", 0 0, L_0x55d0c60cb370;  1 drivers
v0x55d0c5015b60_0 .net "w2", 0 0, L_0x55d0c60cb450;  1 drivers
v0x55d0c50156c0_0 .net "w3", 0 0, L_0x55d0c60cb4c0;  1 drivers
v0x55d0c5015780_0 .net "w4", 0 0, L_0x55d0c60cb580;  1 drivers
v0x55d0c5013ec0_0 .net "w5", 0 0, L_0x55d0c60cb5f0;  1 drivers
S_0x55d0c5013ae0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c501f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60cbc20 .functor XOR 1, L_0x55d0c60cc1f0, L_0x55d0c60cc320, C4<0>, C4<0>;
L_0x55d0c60cbc90 .functor XOR 1, L_0x55d0c60cbc20, L_0x55d0c60cc4a0, C4<0>, C4<0>;
L_0x55d0c60cbd50 .functor AND 1, L_0x55d0c60cc1f0, L_0x55d0c60cc320, C4<1>, C4<1>;
L_0x55d0c60cbe60 .functor AND 1, L_0x55d0c60cc1f0, L_0x55d0c60cc4a0, C4<1>, C4<1>;
L_0x55d0c60cbf20 .functor AND 1, L_0x55d0c60cc320, L_0x55d0c60cc4a0, C4<1>, C4<1>;
L_0x55d0c60cbf90 .functor OR 1, L_0x55d0c60cbd50, L_0x55d0c60cbe60, C4<0>, C4<0>;
L_0x55d0c60cc0e0 .functor OR 1, L_0x55d0c60cbf20, L_0x55d0c60cbf90, C4<0>, C4<0>;
v0x55d0c5011ea0_0 .net "a", 0 0, L_0x55d0c60cc1f0;  1 drivers
v0x55d0c5011f40_0 .net "b", 0 0, L_0x55d0c60cc320;  1 drivers
v0x55d0c500fee0_0 .net "ca", 0 0, L_0x55d0c60cc0e0;  1 drivers
v0x55d0c500ffb0_0 .net "cin", 0 0, L_0x55d0c60cc4a0;  1 drivers
v0x55d0c5009b60_0 .net "sum", 0 0, L_0x55d0c60cbc90;  1 drivers
v0x55d0c500eba0_0 .net "w1", 0 0, L_0x55d0c60cbc20;  1 drivers
v0x55d0c500ec60_0 .net "w2", 0 0, L_0x55d0c60cbd50;  1 drivers
v0x55d0c500e7c0_0 .net "w3", 0 0, L_0x55d0c60cbe60;  1 drivers
v0x55d0c500e860_0 .net "w4", 0 0, L_0x55d0c60cbf20;  1 drivers
v0x55d0c5009740_0 .net "w5", 0 0, L_0x55d0c60cbf90;  1 drivers
S_0x55d0c500cfc0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c501f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60cc5d0 .functor XOR 1, L_0x55d0c60cca70, L_0x55d0c60ccc30, C4<0>, C4<0>;
L_0x55d0c60cc640 .functor XOR 1, L_0x55d0c60cc5d0, L_0x55d0c60ccdf0, C4<0>, C4<0>;
L_0x55d0c60cc6b0 .functor AND 1, L_0x55d0c60cca70, L_0x55d0c60ccc30, C4<1>, C4<1>;
L_0x55d0c60cc720 .functor AND 1, L_0x55d0c60cca70, L_0x55d0c60ccdf0, C4<1>, C4<1>;
L_0x55d0c60cc7e0 .functor AND 1, L_0x55d0c60ccc30, L_0x55d0c60ccdf0, C4<1>, C4<1>;
L_0x55d0c60cc850 .functor OR 1, L_0x55d0c60cc6b0, L_0x55d0c60cc720, C4<0>, C4<0>;
L_0x55d0c60cc960 .functor OR 1, L_0x55d0c60cc7e0, L_0x55d0c60cc850, C4<0>, C4<0>;
v0x55d0c500cbe0_0 .net "a", 0 0, L_0x55d0c60cca70;  1 drivers
v0x55d0c500cca0_0 .net "b", 0 0, L_0x55d0c60ccc30;  1 drivers
v0x55d0c500b3e0_0 .net "ca", 0 0, L_0x55d0c60cc960;  1 drivers
v0x55d0c500b4b0_0 .net "cin", 0 0, L_0x55d0c60ccdf0;  1 drivers
v0x55d0c500b000_0 .net "sum", 0 0, L_0x55d0c60cc640;  1 drivers
v0x55d0c50093c0_0 .net "w1", 0 0, L_0x55d0c60cc5d0;  1 drivers
v0x55d0c5009480_0 .net "w2", 0 0, L_0x55d0c60cc6b0;  1 drivers
v0x55d0c5001ee0_0 .net "w3", 0 0, L_0x55d0c60cc720;  1 drivers
v0x55d0c5001fa0_0 .net "w4", 0 0, L_0x55d0c60cc7e0;  1 drivers
v0x55d0c5006f20_0 .net "w5", 0 0, L_0x55d0c60cc850;  1 drivers
S_0x55d0c5004f60 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c501a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4feaec0_0 .net "a", 3 0, L_0x55d0c60cfbc0;  1 drivers
v0x55d0c4feafc0_0 .net "b", 3 0, L_0x55d0c60cfcb0;  1 drivers
v0x55d0c4fe96c0_0 .net "ca", 3 0, L_0x55d0c60cfa50;  1 drivers
v0x55d0c4fe97b0_0 .net "cin", 3 0, L_0x55d0c60cfda0;  1 drivers
v0x55d0c4fe92e0_0 .net "sum", 3 0, L_0x55d0c60cf9b0;  1 drivers
L_0x55d0c60cd970 .part L_0x55d0c60cfbc0, 0, 1;
L_0x55d0c60cdaa0 .part L_0x55d0c60cfcb0, 0, 1;
L_0x55d0c60cdbd0 .part L_0x55d0c60cfda0, 0, 1;
L_0x55d0c60ce1e0 .part L_0x55d0c60cfbc0, 1, 1;
L_0x55d0c60ce310 .part L_0x55d0c60cfcb0, 1, 1;
L_0x55d0c60ce440 .part L_0x55d0c60cfda0, 1, 1;
L_0x55d0c60ceb80 .part L_0x55d0c60cfbc0, 2, 1;
L_0x55d0c60cecb0 .part L_0x55d0c60cfcb0, 2, 1;
L_0x55d0c60cee30 .part L_0x55d0c60cfda0, 2, 1;
L_0x55d0c60cf400 .part L_0x55d0c60cfbc0, 3, 1;
L_0x55d0c60cf5c0 .part L_0x55d0c60cfcb0, 3, 1;
L_0x55d0c60cf780 .part L_0x55d0c60cfda0, 3, 1;
L_0x55d0c60cf9b0 .concat8 [ 1 1 1 1], L_0x55d0c60cd410, L_0x55d0c60cdd70, L_0x55d0c60ce620, L_0x55d0c60cefd0;
L_0x55d0c60cfa50 .concat8 [ 1 1 1 1], L_0x55d0c60cd860, L_0x55d0c60ce0d0, L_0x55d0c60cea70, L_0x55d0c60cf2f0;
S_0x55d0c5003760 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5004f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60ccfb0 .functor XOR 1, L_0x55d0c60cd970, L_0x55d0c60cdaa0, C4<0>, C4<0>;
L_0x55d0c60cd410 .functor XOR 1, L_0x55d0c60ccfb0, L_0x55d0c60cdbd0, C4<0>, C4<0>;
L_0x55d0c60cd4d0 .functor AND 1, L_0x55d0c60cd970, L_0x55d0c60cdaa0, C4<1>, C4<1>;
L_0x55d0c60cd5e0 .functor AND 1, L_0x55d0c60cd970, L_0x55d0c60cdbd0, C4<1>, C4<1>;
L_0x55d0c60cd6a0 .functor AND 1, L_0x55d0c60cdaa0, L_0x55d0c60cdbd0, C4<1>, C4<1>;
L_0x55d0c60cd710 .functor OR 1, L_0x55d0c60cd4d0, L_0x55d0c60cd5e0, C4<0>, C4<0>;
L_0x55d0c60cd860 .functor OR 1, L_0x55d0c60cd6a0, L_0x55d0c60cd710, C4<0>, C4<0>;
v0x55d0c5003380_0 .net "a", 0 0, L_0x55d0c60cd970;  1 drivers
v0x55d0c5003420_0 .net "b", 0 0, L_0x55d0c60cdaa0;  1 drivers
v0x55d0c5001740_0 .net "ca", 0 0, L_0x55d0c60cd860;  1 drivers
v0x55d0c50017e0_0 .net "cin", 0 0, L_0x55d0c60cdbd0;  1 drivers
v0x55d0c4fff5f0_0 .net "sum", 0 0, L_0x55d0c60cd410;  1 drivers
v0x55d0c4ff85a0_0 .net "w1", 0 0, L_0x55d0c60ccfb0;  1 drivers
v0x55d0c4ff8660_0 .net "w2", 0 0, L_0x55d0c60cd4d0;  1 drivers
v0x55d0c4ffd5e0_0 .net "w3", 0 0, L_0x55d0c60cd5e0;  1 drivers
v0x55d0c4ffd680_0 .net "w4", 0 0, L_0x55d0c60cd6a0;  1 drivers
v0x55d0c4ffd200_0 .net "w5", 0 0, L_0x55d0c60cd710;  1 drivers
S_0x55d0c4ff8180 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5004f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60cdd00 .functor XOR 1, L_0x55d0c60ce1e0, L_0x55d0c60ce310, C4<0>, C4<0>;
L_0x55d0c60cdd70 .functor XOR 1, L_0x55d0c60cdd00, L_0x55d0c60ce440, C4<0>, C4<0>;
L_0x55d0c60cdde0 .functor AND 1, L_0x55d0c60ce1e0, L_0x55d0c60ce310, C4<1>, C4<1>;
L_0x55d0c60cde50 .functor AND 1, L_0x55d0c60ce1e0, L_0x55d0c60ce440, C4<1>, C4<1>;
L_0x55d0c60cdf10 .functor AND 1, L_0x55d0c60ce310, L_0x55d0c60ce440, C4<1>, C4<1>;
L_0x55d0c60cdf80 .functor OR 1, L_0x55d0c60cdde0, L_0x55d0c60cde50, C4<0>, C4<0>;
L_0x55d0c60ce0d0 .functor OR 1, L_0x55d0c60cdf10, L_0x55d0c60cdf80, C4<0>, C4<0>;
v0x55d0c4ffba00_0 .net "a", 0 0, L_0x55d0c60ce1e0;  1 drivers
v0x55d0c4ffbac0_0 .net "b", 0 0, L_0x55d0c60ce310;  1 drivers
v0x55d0c4ffb620_0 .net "ca", 0 0, L_0x55d0c60ce0d0;  1 drivers
v0x55d0c4ffb6f0_0 .net "cin", 0 0, L_0x55d0c60ce440;  1 drivers
v0x55d0c4ff9e20_0 .net "sum", 0 0, L_0x55d0c60cdd70;  1 drivers
v0x55d0c4ff9a40_0 .net "w1", 0 0, L_0x55d0c60cdd00;  1 drivers
v0x55d0c4ff9b00_0 .net "w2", 0 0, L_0x55d0c60cdde0;  1 drivers
v0x55d0c4ff7e00_0 .net "w3", 0 0, L_0x55d0c60cde50;  1 drivers
v0x55d0c4ff7ec0_0 .net "w4", 0 0, L_0x55d0c60cdf10;  1 drivers
v0x55d0c4ff0920_0 .net "w5", 0 0, L_0x55d0c60cdf80;  1 drivers
S_0x55d0c4ff5960 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5004f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60ce5b0 .functor XOR 1, L_0x55d0c60ceb80, L_0x55d0c60cecb0, C4<0>, C4<0>;
L_0x55d0c60ce620 .functor XOR 1, L_0x55d0c60ce5b0, L_0x55d0c60cee30, C4<0>, C4<0>;
L_0x55d0c60ce6e0 .functor AND 1, L_0x55d0c60ceb80, L_0x55d0c60cecb0, C4<1>, C4<1>;
L_0x55d0c60ce7f0 .functor AND 1, L_0x55d0c60ceb80, L_0x55d0c60cee30, C4<1>, C4<1>;
L_0x55d0c60ce8b0 .functor AND 1, L_0x55d0c60cecb0, L_0x55d0c60cee30, C4<1>, C4<1>;
L_0x55d0c60ce920 .functor OR 1, L_0x55d0c60ce6e0, L_0x55d0c60ce7f0, C4<0>, C4<0>;
L_0x55d0c60cea70 .functor OR 1, L_0x55d0c60ce8b0, L_0x55d0c60ce920, C4<0>, C4<0>;
v0x55d0c4ff5580_0 .net "a", 0 0, L_0x55d0c60ceb80;  1 drivers
v0x55d0c4ff5620_0 .net "b", 0 0, L_0x55d0c60cecb0;  1 drivers
v0x55d0c4ff0500_0 .net "ca", 0 0, L_0x55d0c60cea70;  1 drivers
v0x55d0c4ff05d0_0 .net "cin", 0 0, L_0x55d0c60cee30;  1 drivers
v0x55d0c4ff3d80_0 .net "sum", 0 0, L_0x55d0c60ce620;  1 drivers
v0x55d0c4ff39a0_0 .net "w1", 0 0, L_0x55d0c60ce5b0;  1 drivers
v0x55d0c4ff3a60_0 .net "w2", 0 0, L_0x55d0c60ce6e0;  1 drivers
v0x55d0c4ff21a0_0 .net "w3", 0 0, L_0x55d0c60ce7f0;  1 drivers
v0x55d0c4ff2240_0 .net "w4", 0 0, L_0x55d0c60ce8b0;  1 drivers
v0x55d0c4ff1dc0_0 .net "w5", 0 0, L_0x55d0c60ce920;  1 drivers
S_0x55d0c4ff0180 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5004f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60cef60 .functor XOR 1, L_0x55d0c60cf400, L_0x55d0c60cf5c0, C4<0>, C4<0>;
L_0x55d0c60cefd0 .functor XOR 1, L_0x55d0c60cef60, L_0x55d0c60cf780, C4<0>, C4<0>;
L_0x55d0c60cf040 .functor AND 1, L_0x55d0c60cf400, L_0x55d0c60cf5c0, C4<1>, C4<1>;
L_0x55d0c60cf0b0 .functor AND 1, L_0x55d0c60cf400, L_0x55d0c60cf780, C4<1>, C4<1>;
L_0x55d0c60cf170 .functor AND 1, L_0x55d0c60cf5c0, L_0x55d0c60cf780, C4<1>, C4<1>;
L_0x55d0c60cf1e0 .functor OR 1, L_0x55d0c60cf040, L_0x55d0c60cf0b0, C4<0>, C4<0>;
L_0x55d0c60cf2f0 .functor OR 1, L_0x55d0c60cf170, L_0x55d0c60cf1e0, C4<0>, C4<0>;
v0x55d0c4fee1c0_0 .net "a", 0 0, L_0x55d0c60cf400;  1 drivers
v0x55d0c4fee280_0 .net "b", 0 0, L_0x55d0c60cf5c0;  1 drivers
v0x55d0c4fe7e40_0 .net "ca", 0 0, L_0x55d0c60cf2f0;  1 drivers
v0x55d0c4fe7f10_0 .net "cin", 0 0, L_0x55d0c60cf780;  1 drivers
v0x55d0c4fece80_0 .net "sum", 0 0, L_0x55d0c60cefd0;  1 drivers
v0x55d0c4fecaa0_0 .net "w1", 0 0, L_0x55d0c60cef60;  1 drivers
v0x55d0c4fecb60_0 .net "w2", 0 0, L_0x55d0c60cf040;  1 drivers
v0x55d0c4fe7a20_0 .net "w3", 0 0, L_0x55d0c60cf0b0;  1 drivers
v0x55d0c4fe7ae0_0 .net "w4", 0 0, L_0x55d0c60cf170;  1 drivers
v0x55d0c4feb2a0_0 .net "w5", 0 0, L_0x55d0c60cf1e0;  1 drivers
S_0x55d0c4fe3240 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c50638e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4f52e90_0 .net "a", 15 0, L_0x55d0c60dbe60;  1 drivers
v0x55d0c4f52f70_0 .net "b", 15 0, L_0x55d0c60dbf50;  1 drivers
v0x55d0c4f4cb10_0 .net "ca", 15 0, L_0x55d0c60dbcd0;  1 drivers
v0x55d0c4f4cbb0_0 .net "cin", 15 0, L_0x55d0c60dc040;  1 drivers
v0x55d0c4f51b50_0 .net "sum", 15 0, L_0x55d0c60dbb90;  1 drivers
L_0x55d0c60d6000 .part L_0x55d0c60dbe60, 0, 8;
L_0x55d0c60d60a0 .part L_0x55d0c60dbf50, 0, 8;
L_0x55d0c60d6140 .part L_0x55d0c60dc040, 0, 8;
L_0x55d0c60db8c0 .part L_0x55d0c60dbe60, 8, 8;
L_0x55d0c60db9b0 .part L_0x55d0c60dbf50, 8, 8;
L_0x55d0c60dbaa0 .part L_0x55d0c60dc040, 8, 8;
L_0x55d0c60dbb90 .concat8 [ 8 8 0 0], L_0x55d0c60d5d30, L_0x55d0c60db5f0;
L_0x55d0c60dbcd0 .concat8 [ 8 8 0 0], L_0x55d0c60d5e70, L_0x55d0c60db730;
S_0x55d0c4fe1a40 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4fe3240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4f96a50_0 .net "a", 7 0, L_0x55d0c60d6000;  1 drivers
v0x55d0c4f96b30_0 .net "b", 7 0, L_0x55d0c60d60a0;  1 drivers
v0x55d0c4f96670_0 .net "ca", 7 0, L_0x55d0c60d5e70;  1 drivers
v0x55d0c4f96740_0 .net "cin", 7 0, L_0x55d0c60d6140;  1 drivers
v0x55d0c4f94e70_0 .net "sum", 7 0, L_0x55d0c60d5d30;  1 drivers
L_0x55d0c60d3090 .part L_0x55d0c60d6000, 0, 4;
L_0x55d0c60d3130 .part L_0x55d0c60d60a0, 0, 4;
L_0x55d0c60d31d0 .part L_0x55d0c60d6140, 0, 4;
L_0x55d0c60d5a20 .part L_0x55d0c60d6000, 4, 4;
L_0x55d0c60d5b10 .part L_0x55d0c60d60a0, 4, 4;
L_0x55d0c60d5c00 .part L_0x55d0c60d6140, 4, 4;
L_0x55d0c60d5d30 .concat8 [ 4 4 0 0], L_0x55d0c60d2e80, L_0x55d0c60d5810;
L_0x55d0c60d5e70 .concat8 [ 4 4 0 0], L_0x55d0c60d2f20, L_0x55d0c60d58b0;
S_0x55d0c4fe1660 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4fe1a40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4fb67b0_0 .net "a", 3 0, L_0x55d0c60d3090;  1 drivers
v0x55d0c4fb68b0_0 .net "b", 3 0, L_0x55d0c60d3130;  1 drivers
v0x55d0c4fb4b70_0 .net "ca", 3 0, L_0x55d0c60d2f20;  1 drivers
v0x55d0c4fb4c60_0 .net "cin", 3 0, L_0x55d0c60d31d0;  1 drivers
v0x55d0c4fad690_0 .net "sum", 3 0, L_0x55d0c60d2e80;  1 drivers
L_0x55d0c60d0e40 .part L_0x55d0c60d3090, 0, 1;
L_0x55d0c60d0f70 .part L_0x55d0c60d3130, 0, 1;
L_0x55d0c60d10a0 .part L_0x55d0c60d31d0, 0, 1;
L_0x55d0c60d16b0 .part L_0x55d0c60d3090, 1, 1;
L_0x55d0c60d17e0 .part L_0x55d0c60d3130, 1, 1;
L_0x55d0c60d1910 .part L_0x55d0c60d31d0, 1, 1;
L_0x55d0c60d2050 .part L_0x55d0c60d3090, 2, 1;
L_0x55d0c60d2180 .part L_0x55d0c60d3130, 2, 1;
L_0x55d0c60d2300 .part L_0x55d0c60d31d0, 2, 1;
L_0x55d0c60d28d0 .part L_0x55d0c60d3090, 3, 1;
L_0x55d0c60d2a90 .part L_0x55d0c60d3130, 3, 1;
L_0x55d0c60d2c50 .part L_0x55d0c60d31d0, 3, 1;
L_0x55d0c60d2e80 .concat8 [ 1 1 1 1], L_0x55d0c60d0920, L_0x55d0c60d1240, L_0x55d0c60d1af0, L_0x55d0c60d24a0;
L_0x55d0c60d2f20 .concat8 [ 1 1 1 1], L_0x55d0c60d0d30, L_0x55d0c60d15a0, L_0x55d0c60d1f40, L_0x55d0c60d27c0;
S_0x55d0c4fdfa20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4fe1660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60cf940 .functor XOR 1, L_0x55d0c60d0e40, L_0x55d0c60d0f70, C4<0>, C4<0>;
L_0x55d0c60d0920 .functor XOR 1, L_0x55d0c60cf940, L_0x55d0c60d10a0, C4<0>, C4<0>;
L_0x55d0c60d09e0 .functor AND 1, L_0x55d0c60d0e40, L_0x55d0c60d0f70, C4<1>, C4<1>;
L_0x55d0c60d0af0 .functor AND 1, L_0x55d0c60d0e40, L_0x55d0c60d10a0, C4<1>, C4<1>;
L_0x55d0c60d0bb0 .functor AND 1, L_0x55d0c60d0f70, L_0x55d0c60d10a0, C4<1>, C4<1>;
L_0x55d0c60d0c20 .functor OR 1, L_0x55d0c60d09e0, L_0x55d0c60d0af0, C4<0>, C4<0>;
L_0x55d0c60d0d30 .functor OR 1, L_0x55d0c60d0bb0, L_0x55d0c60d0c20, C4<0>, C4<0>;
v0x55d0c4fdd840_0 .net "a", 0 0, L_0x55d0c60d0e40;  1 drivers
v0x55d0c4fdd8e0_0 .net "b", 0 0, L_0x55d0c60d0f70;  1 drivers
v0x55d0c4fd5a80_0 .net "ca", 0 0, L_0x55d0c60d0d30;  1 drivers
v0x55d0c4fd5b50_0 .net "cin", 0 0, L_0x55d0c60d10a0;  1 drivers
v0x55d0c4fdaac0_0 .net "sum", 0 0, L_0x55d0c60d0920;  1 drivers
v0x55d0c4fda6e0_0 .net "w1", 0 0, L_0x55d0c60cf940;  1 drivers
v0x55d0c4fda7a0_0 .net "w2", 0 0, L_0x55d0c60d09e0;  1 drivers
v0x55d0c4fd5660_0 .net "w3", 0 0, L_0x55d0c60d0af0;  1 drivers
v0x55d0c4fd5720_0 .net "w4", 0 0, L_0x55d0c60d0bb0;  1 drivers
v0x55d0c4fd8ee0_0 .net "w5", 0 0, L_0x55d0c60d0c20;  1 drivers
S_0x55d0c4fd8b00 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4fe1660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d11d0 .functor XOR 1, L_0x55d0c60d16b0, L_0x55d0c60d17e0, C4<0>, C4<0>;
L_0x55d0c60d1240 .functor XOR 1, L_0x55d0c60d11d0, L_0x55d0c60d1910, C4<0>, C4<0>;
L_0x55d0c60d12b0 .functor AND 1, L_0x55d0c60d16b0, L_0x55d0c60d17e0, C4<1>, C4<1>;
L_0x55d0c60d1320 .functor AND 1, L_0x55d0c60d16b0, L_0x55d0c60d1910, C4<1>, C4<1>;
L_0x55d0c60d13e0 .functor AND 1, L_0x55d0c60d17e0, L_0x55d0c60d1910, C4<1>, C4<1>;
L_0x55d0c60d1450 .functor OR 1, L_0x55d0c60d12b0, L_0x55d0c60d1320, C4<0>, C4<0>;
L_0x55d0c60d15a0 .functor OR 1, L_0x55d0c60d13e0, L_0x55d0c60d1450, C4<0>, C4<0>;
v0x55d0c4fd7300_0 .net "a", 0 0, L_0x55d0c60d16b0;  1 drivers
v0x55d0c4fd73c0_0 .net "b", 0 0, L_0x55d0c60d17e0;  1 drivers
v0x55d0c4fd6f20_0 .net "ca", 0 0, L_0x55d0c60d15a0;  1 drivers
v0x55d0c4fd6ff0_0 .net "cin", 0 0, L_0x55d0c60d1910;  1 drivers
v0x55d0c4fd52e0_0 .net "sum", 0 0, L_0x55d0c60d1240;  1 drivers
v0x55d0c4fcde00_0 .net "w1", 0 0, L_0x55d0c60d11d0;  1 drivers
v0x55d0c4fcdec0_0 .net "w2", 0 0, L_0x55d0c60d12b0;  1 drivers
v0x55d0c4fd2e40_0 .net "w3", 0 0, L_0x55d0c60d1320;  1 drivers
v0x55d0c4fd2f00_0 .net "w4", 0 0, L_0x55d0c60d13e0;  1 drivers
v0x55d0c4fd2a60_0 .net "w5", 0 0, L_0x55d0c60d1450;  1 drivers
S_0x55d0c4fcd9e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4fe1660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d1a80 .functor XOR 1, L_0x55d0c60d2050, L_0x55d0c60d2180, C4<0>, C4<0>;
L_0x55d0c60d1af0 .functor XOR 1, L_0x55d0c60d1a80, L_0x55d0c60d2300, C4<0>, C4<0>;
L_0x55d0c60d1bb0 .functor AND 1, L_0x55d0c60d2050, L_0x55d0c60d2180, C4<1>, C4<1>;
L_0x55d0c60d1cc0 .functor AND 1, L_0x55d0c60d2050, L_0x55d0c60d2300, C4<1>, C4<1>;
L_0x55d0c60d1d80 .functor AND 1, L_0x55d0c60d2180, L_0x55d0c60d2300, C4<1>, C4<1>;
L_0x55d0c60d1df0 .functor OR 1, L_0x55d0c60d1bb0, L_0x55d0c60d1cc0, C4<0>, C4<0>;
L_0x55d0c60d1f40 .functor OR 1, L_0x55d0c60d1d80, L_0x55d0c60d1df0, C4<0>, C4<0>;
v0x55d0c4fd1260_0 .net "a", 0 0, L_0x55d0c60d2050;  1 drivers
v0x55d0c4fd1300_0 .net "b", 0 0, L_0x55d0c60d2180;  1 drivers
v0x55d0c4fd0e80_0 .net "ca", 0 0, L_0x55d0c60d1f40;  1 drivers
v0x55d0c4fd0f50_0 .net "cin", 0 0, L_0x55d0c60d2300;  1 drivers
v0x55d0c4fcf680_0 .net "sum", 0 0, L_0x55d0c60d1af0;  1 drivers
v0x55d0c4fcf2a0_0 .net "w1", 0 0, L_0x55d0c60d1a80;  1 drivers
v0x55d0c4fcf360_0 .net "w2", 0 0, L_0x55d0c60d1bb0;  1 drivers
v0x55d0c4fcd660_0 .net "w3", 0 0, L_0x55d0c60d1cc0;  1 drivers
v0x55d0c4fcd700_0 .net "w4", 0 0, L_0x55d0c60d1d80;  1 drivers
v0x55d0c4fcb6a0_0 .net "w5", 0 0, L_0x55d0c60d1df0;  1 drivers
S_0x55d0c4fb5310 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4fe1660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d2430 .functor XOR 1, L_0x55d0c60d28d0, L_0x55d0c60d2a90, C4<0>, C4<0>;
L_0x55d0c60d24a0 .functor XOR 1, L_0x55d0c60d2430, L_0x55d0c60d2c50, C4<0>, C4<0>;
L_0x55d0c60d2510 .functor AND 1, L_0x55d0c60d28d0, L_0x55d0c60d2a90, C4<1>, C4<1>;
L_0x55d0c60d2580 .functor AND 1, L_0x55d0c60d28d0, L_0x55d0c60d2c50, C4<1>, C4<1>;
L_0x55d0c60d2640 .functor AND 1, L_0x55d0c60d2a90, L_0x55d0c60d2c50, C4<1>, C4<1>;
L_0x55d0c60d26b0 .functor OR 1, L_0x55d0c60d2510, L_0x55d0c60d2580, C4<0>, C4<0>;
L_0x55d0c60d27c0 .functor OR 1, L_0x55d0c60d2640, L_0x55d0c60d26b0, C4<0>, C4<0>;
v0x55d0c4fca360_0 .net "a", 0 0, L_0x55d0c60d28d0;  1 drivers
v0x55d0c4fca420_0 .net "b", 0 0, L_0x55d0c60d2a90;  1 drivers
v0x55d0c4fc9f80_0 .net "ca", 0 0, L_0x55d0c60d27c0;  1 drivers
v0x55d0c4fca050_0 .net "cin", 0 0, L_0x55d0c60d2c50;  1 drivers
v0x55d0c4fb4ef0_0 .net "sum", 0 0, L_0x55d0c60d24a0;  1 drivers
v0x55d0c4fb8770_0 .net "w1", 0 0, L_0x55d0c60d2430;  1 drivers
v0x55d0c4fb8830_0 .net "w2", 0 0, L_0x55d0c60d2510;  1 drivers
v0x55d0c4fb8390_0 .net "w3", 0 0, L_0x55d0c60d2580;  1 drivers
v0x55d0c4fb8450_0 .net "w4", 0 0, L_0x55d0c60d2640;  1 drivers
v0x55d0c4fb6b90_0 .net "w5", 0 0, L_0x55d0c60d26b0;  1 drivers
S_0x55d0c4fb26d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4fe1a40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f98630_0 .net "a", 3 0, L_0x55d0c60d5a20;  1 drivers
v0x55d0c4f98730_0 .net "b", 3 0, L_0x55d0c60d5b10;  1 drivers
v0x55d0c4f98250_0 .net "ca", 3 0, L_0x55d0c60d58b0;  1 drivers
v0x55d0c4f98340_0 .net "cin", 3 0, L_0x55d0c60d5c00;  1 drivers
v0x55d0c4f931d0_0 .net "sum", 3 0, L_0x55d0c60d5810;  1 drivers
L_0x55d0c60d37d0 .part L_0x55d0c60d5a20, 0, 1;
L_0x55d0c60d3900 .part L_0x55d0c60d5b10, 0, 1;
L_0x55d0c60d3a30 .part L_0x55d0c60d5c00, 0, 1;
L_0x55d0c60d4040 .part L_0x55d0c60d5a20, 1, 1;
L_0x55d0c60d4170 .part L_0x55d0c60d5b10, 1, 1;
L_0x55d0c60d42a0 .part L_0x55d0c60d5c00, 1, 1;
L_0x55d0c60d49e0 .part L_0x55d0c60d5a20, 2, 1;
L_0x55d0c60d4b10 .part L_0x55d0c60d5b10, 2, 1;
L_0x55d0c60d4c90 .part L_0x55d0c60d5c00, 2, 1;
L_0x55d0c60d5260 .part L_0x55d0c60d5a20, 3, 1;
L_0x55d0c60d5420 .part L_0x55d0c60d5b10, 3, 1;
L_0x55d0c60d55e0 .part L_0x55d0c60d5c00, 3, 1;
L_0x55d0c60d5810 .concat8 [ 1 1 1 1], L_0x55d0c60d3270, L_0x55d0c60d3bd0, L_0x55d0c60d4480, L_0x55d0c60d4e30;
L_0x55d0c60d58b0 .concat8 [ 1 1 1 1], L_0x55d0c60d36c0, L_0x55d0c60d3f30, L_0x55d0c60d48d0, L_0x55d0c60d5150;
S_0x55d0c4fb22f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4fb26d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d2e10 .functor XOR 1, L_0x55d0c60d37d0, L_0x55d0c60d3900, C4<0>, C4<0>;
L_0x55d0c60d3270 .functor XOR 1, L_0x55d0c60d2e10, L_0x55d0c60d3a30, C4<0>, C4<0>;
L_0x55d0c60d3330 .functor AND 1, L_0x55d0c60d37d0, L_0x55d0c60d3900, C4<1>, C4<1>;
L_0x55d0c60d3440 .functor AND 1, L_0x55d0c60d37d0, L_0x55d0c60d3a30, C4<1>, C4<1>;
L_0x55d0c60d3500 .functor AND 1, L_0x55d0c60d3900, L_0x55d0c60d3a30, C4<1>, C4<1>;
L_0x55d0c60d3570 .functor OR 1, L_0x55d0c60d3330, L_0x55d0c60d3440, C4<0>, C4<0>;
L_0x55d0c60d36c0 .functor OR 1, L_0x55d0c60d3500, L_0x55d0c60d3570, C4<0>, C4<0>;
v0x55d0c4fad270_0 .net "a", 0 0, L_0x55d0c60d37d0;  1 drivers
v0x55d0c4fad310_0 .net "b", 0 0, L_0x55d0c60d3900;  1 drivers
v0x55d0c4fb0af0_0 .net "ca", 0 0, L_0x55d0c60d36c0;  1 drivers
v0x55d0c4fb0bc0_0 .net "cin", 0 0, L_0x55d0c60d3a30;  1 drivers
v0x55d0c4fb0710_0 .net "sum", 0 0, L_0x55d0c60d3270;  1 drivers
v0x55d0c4faef10_0 .net "w1", 0 0, L_0x55d0c60d2e10;  1 drivers
v0x55d0c4faefd0_0 .net "w2", 0 0, L_0x55d0c60d3330;  1 drivers
v0x55d0c4faeb30_0 .net "w3", 0 0, L_0x55d0c60d3440;  1 drivers
v0x55d0c4faebd0_0 .net "w4", 0 0, L_0x55d0c60d3500;  1 drivers
v0x55d0c4facef0_0 .net "w5", 0 0, L_0x55d0c60d3570;  1 drivers
S_0x55d0c4faada0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4fb26d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d3b60 .functor XOR 1, L_0x55d0c60d4040, L_0x55d0c60d4170, C4<0>, C4<0>;
L_0x55d0c60d3bd0 .functor XOR 1, L_0x55d0c60d3b60, L_0x55d0c60d42a0, C4<0>, C4<0>;
L_0x55d0c60d3c40 .functor AND 1, L_0x55d0c60d4040, L_0x55d0c60d4170, C4<1>, C4<1>;
L_0x55d0c60d3cb0 .functor AND 1, L_0x55d0c60d4040, L_0x55d0c60d42a0, C4<1>, C4<1>;
L_0x55d0c60d3d70 .functor AND 1, L_0x55d0c60d4170, L_0x55d0c60d42a0, C4<1>, C4<1>;
L_0x55d0c60d3de0 .functor OR 1, L_0x55d0c60d3c40, L_0x55d0c60d3cb0, C4<0>, C4<0>;
L_0x55d0c60d3f30 .functor OR 1, L_0x55d0c60d3d70, L_0x55d0c60d3de0, C4<0>, C4<0>;
v0x55d0c4fa3d50_0 .net "a", 0 0, L_0x55d0c60d4040;  1 drivers
v0x55d0c4fa3e10_0 .net "b", 0 0, L_0x55d0c60d4170;  1 drivers
v0x55d0c4fa8d90_0 .net "ca", 0 0, L_0x55d0c60d3f30;  1 drivers
v0x55d0c4fa8e60_0 .net "cin", 0 0, L_0x55d0c60d42a0;  1 drivers
v0x55d0c4fa89b0_0 .net "sum", 0 0, L_0x55d0c60d3bd0;  1 drivers
v0x55d0c4fa3930_0 .net "w1", 0 0, L_0x55d0c60d3b60;  1 drivers
v0x55d0c4fa39f0_0 .net "w2", 0 0, L_0x55d0c60d3c40;  1 drivers
v0x55d0c4fa71b0_0 .net "w3", 0 0, L_0x55d0c60d3cb0;  1 drivers
v0x55d0c4fa7270_0 .net "w4", 0 0, L_0x55d0c60d3d70;  1 drivers
v0x55d0c4fa6dd0_0 .net "w5", 0 0, L_0x55d0c60d3de0;  1 drivers
S_0x55d0c4fa55d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4fb26d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d4410 .functor XOR 1, L_0x55d0c60d49e0, L_0x55d0c60d4b10, C4<0>, C4<0>;
L_0x55d0c60d4480 .functor XOR 1, L_0x55d0c60d4410, L_0x55d0c60d4c90, C4<0>, C4<0>;
L_0x55d0c60d4540 .functor AND 1, L_0x55d0c60d49e0, L_0x55d0c60d4b10, C4<1>, C4<1>;
L_0x55d0c60d4650 .functor AND 1, L_0x55d0c60d49e0, L_0x55d0c60d4c90, C4<1>, C4<1>;
L_0x55d0c60d4710 .functor AND 1, L_0x55d0c60d4b10, L_0x55d0c60d4c90, C4<1>, C4<1>;
L_0x55d0c60d4780 .functor OR 1, L_0x55d0c60d4540, L_0x55d0c60d4650, C4<0>, C4<0>;
L_0x55d0c60d48d0 .functor OR 1, L_0x55d0c60d4710, L_0x55d0c60d4780, C4<0>, C4<0>;
v0x55d0c4fa51f0_0 .net "a", 0 0, L_0x55d0c60d49e0;  1 drivers
v0x55d0c4fa5290_0 .net "b", 0 0, L_0x55d0c60d4b10;  1 drivers
v0x55d0c4fa35b0_0 .net "ca", 0 0, L_0x55d0c60d48d0;  1 drivers
v0x55d0c4fa3680_0 .net "cin", 0 0, L_0x55d0c60d4c90;  1 drivers
v0x55d0c4f9c0d0_0 .net "sum", 0 0, L_0x55d0c60d4480;  1 drivers
v0x55d0c4fa1110_0 .net "w1", 0 0, L_0x55d0c60d4410;  1 drivers
v0x55d0c4fa11d0_0 .net "w2", 0 0, L_0x55d0c60d4540;  1 drivers
v0x55d0c4fa0d30_0 .net "w3", 0 0, L_0x55d0c60d4650;  1 drivers
v0x55d0c4fa0dd0_0 .net "w4", 0 0, L_0x55d0c60d4710;  1 drivers
v0x55d0c4f9bcb0_0 .net "w5", 0 0, L_0x55d0c60d4780;  1 drivers
S_0x55d0c4f9f530 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4fb26d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d4dc0 .functor XOR 1, L_0x55d0c60d5260, L_0x55d0c60d5420, C4<0>, C4<0>;
L_0x55d0c60d4e30 .functor XOR 1, L_0x55d0c60d4dc0, L_0x55d0c60d55e0, C4<0>, C4<0>;
L_0x55d0c60d4ea0 .functor AND 1, L_0x55d0c60d5260, L_0x55d0c60d5420, C4<1>, C4<1>;
L_0x55d0c60d4f10 .functor AND 1, L_0x55d0c60d5260, L_0x55d0c60d55e0, C4<1>, C4<1>;
L_0x55d0c60d4fd0 .functor AND 1, L_0x55d0c60d5420, L_0x55d0c60d55e0, C4<1>, C4<1>;
L_0x55d0c60d5040 .functor OR 1, L_0x55d0c60d4ea0, L_0x55d0c60d4f10, C4<0>, C4<0>;
L_0x55d0c60d5150 .functor OR 1, L_0x55d0c60d4fd0, L_0x55d0c60d5040, C4<0>, C4<0>;
v0x55d0c4f9f150_0 .net "a", 0 0, L_0x55d0c60d5260;  1 drivers
v0x55d0c4f9f210_0 .net "b", 0 0, L_0x55d0c60d5420;  1 drivers
v0x55d0c4f9d950_0 .net "ca", 0 0, L_0x55d0c60d5150;  1 drivers
v0x55d0c4f9da20_0 .net "cin", 0 0, L_0x55d0c60d55e0;  1 drivers
v0x55d0c4f9d570_0 .net "sum", 0 0, L_0x55d0c60d4e30;  1 drivers
v0x55d0c4f9b930_0 .net "w1", 0 0, L_0x55d0c60d4dc0;  1 drivers
v0x55d0c4f9b9f0_0 .net "w2", 0 0, L_0x55d0c60d4ea0;  1 drivers
v0x55d0c4f99970_0 .net "w3", 0 0, L_0x55d0c60d4f10;  1 drivers
v0x55d0c4f99a30_0 .net "w4", 0 0, L_0x55d0c60d4fd0;  1 drivers
v0x55d0c4f935f0_0 .net "w5", 0 0, L_0x55d0c60d5040;  1 drivers
S_0x55d0c4f94a90 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4fe3240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4f56e70_0 .net "a", 7 0, L_0x55d0c60db8c0;  1 drivers
v0x55d0c4f56f50_0 .net "b", 7 0, L_0x55d0c60db9b0;  1 drivers
v0x55d0c4f56a90_0 .net "ca", 7 0, L_0x55d0c60db730;  1 drivers
v0x55d0c4f56b30_0 .net "cin", 7 0, L_0x55d0c60dbaa0;  1 drivers
v0x55d0c4f54e50_0 .net "sum", 7 0, L_0x55d0c60db5f0;  1 drivers
L_0x55d0c60d8950 .part L_0x55d0c60db8c0, 0, 4;
L_0x55d0c60d89f0 .part L_0x55d0c60db9b0, 0, 4;
L_0x55d0c60d8a90 .part L_0x55d0c60dbaa0, 0, 4;
L_0x55d0c60db2e0 .part L_0x55d0c60db8c0, 4, 4;
L_0x55d0c60db3d0 .part L_0x55d0c60db9b0, 4, 4;
L_0x55d0c60db4c0 .part L_0x55d0c60dbaa0, 4, 4;
L_0x55d0c60db5f0 .concat8 [ 4 4 0 0], L_0x55d0c60d8740, L_0x55d0c60db0d0;
L_0x55d0c60db730 .concat8 [ 4 4 0 0], L_0x55d0c60d87e0, L_0x55d0c60db170;
S_0x55d0c4f92e50 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4f94a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f74bb0_0 .net "a", 3 0, L_0x55d0c60d8950;  1 drivers
v0x55d0c4f74cb0_0 .net "b", 3 0, L_0x55d0c60d89f0;  1 drivers
v0x55d0c4f6e830_0 .net "ca", 3 0, L_0x55d0c60d87e0;  1 drivers
v0x55d0c4f6e920_0 .net "cin", 3 0, L_0x55d0c60d8a90;  1 drivers
v0x55d0c4f73870_0 .net "sum", 3 0, L_0x55d0c60d8740;  1 drivers
L_0x55d0c60d6700 .part L_0x55d0c60d8950, 0, 1;
L_0x55d0c60d6830 .part L_0x55d0c60d89f0, 0, 1;
L_0x55d0c60d6960 .part L_0x55d0c60d8a90, 0, 1;
L_0x55d0c60d6f70 .part L_0x55d0c60d8950, 1, 1;
L_0x55d0c60d70a0 .part L_0x55d0c60d89f0, 1, 1;
L_0x55d0c60d71d0 .part L_0x55d0c60d8a90, 1, 1;
L_0x55d0c60d7910 .part L_0x55d0c60d8950, 2, 1;
L_0x55d0c60d7a40 .part L_0x55d0c60d89f0, 2, 1;
L_0x55d0c60d7bc0 .part L_0x55d0c60d8a90, 2, 1;
L_0x55d0c60d8190 .part L_0x55d0c60d8950, 3, 1;
L_0x55d0c60d8350 .part L_0x55d0c60d89f0, 3, 1;
L_0x55d0c60d8510 .part L_0x55d0c60d8a90, 3, 1;
L_0x55d0c60d8740 .concat8 [ 1 1 1 1], L_0x55d0c60d61e0, L_0x55d0c60d6b00, L_0x55d0c60d73b0, L_0x55d0c60d7d60;
L_0x55d0c60d87e0 .concat8 [ 1 1 1 1], L_0x55d0c60d65f0, L_0x55d0c60d6e60, L_0x55d0c60d7800, L_0x55d0c60d8080;
S_0x55d0c4f8b970 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4f92e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d57a0 .functor XOR 1, L_0x55d0c60d6700, L_0x55d0c60d6830, C4<0>, C4<0>;
L_0x55d0c60d61e0 .functor XOR 1, L_0x55d0c60d57a0, L_0x55d0c60d6960, C4<0>, C4<0>;
L_0x55d0c60d62a0 .functor AND 1, L_0x55d0c60d6700, L_0x55d0c60d6830, C4<1>, C4<1>;
L_0x55d0c60d63b0 .functor AND 1, L_0x55d0c60d6700, L_0x55d0c60d6960, C4<1>, C4<1>;
L_0x55d0c60d6470 .functor AND 1, L_0x55d0c60d6830, L_0x55d0c60d6960, C4<1>, C4<1>;
L_0x55d0c60d64e0 .functor OR 1, L_0x55d0c60d62a0, L_0x55d0c60d63b0, C4<0>, C4<0>;
L_0x55d0c60d65f0 .functor OR 1, L_0x55d0c60d6470, L_0x55d0c60d64e0, C4<0>, C4<0>;
v0x55d0c4f909b0_0 .net "a", 0 0, L_0x55d0c60d6700;  1 drivers
v0x55d0c4f90a50_0 .net "b", 0 0, L_0x55d0c60d6830;  1 drivers
v0x55d0c4f905d0_0 .net "ca", 0 0, L_0x55d0c60d65f0;  1 drivers
v0x55d0c4f906a0_0 .net "cin", 0 0, L_0x55d0c60d6960;  1 drivers
v0x55d0c4f8b550_0 .net "sum", 0 0, L_0x55d0c60d61e0;  1 drivers
v0x55d0c4f8edd0_0 .net "w1", 0 0, L_0x55d0c60d57a0;  1 drivers
v0x55d0c4f8ee90_0 .net "w2", 0 0, L_0x55d0c60d62a0;  1 drivers
v0x55d0c4f8e9f0_0 .net "w3", 0 0, L_0x55d0c60d63b0;  1 drivers
v0x55d0c4f8ea90_0 .net "w4", 0 0, L_0x55d0c60d6470;  1 drivers
v0x55d0c4f8d1f0_0 .net "w5", 0 0, L_0x55d0c60d64e0;  1 drivers
S_0x55d0c4f8ce10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4f92e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d6a90 .functor XOR 1, L_0x55d0c60d6f70, L_0x55d0c60d70a0, C4<0>, C4<0>;
L_0x55d0c60d6b00 .functor XOR 1, L_0x55d0c60d6a90, L_0x55d0c60d71d0, C4<0>, C4<0>;
L_0x55d0c60d6b70 .functor AND 1, L_0x55d0c60d6f70, L_0x55d0c60d70a0, C4<1>, C4<1>;
L_0x55d0c60d6be0 .functor AND 1, L_0x55d0c60d6f70, L_0x55d0c60d71d0, C4<1>, C4<1>;
L_0x55d0c60d6ca0 .functor AND 1, L_0x55d0c60d70a0, L_0x55d0c60d71d0, C4<1>, C4<1>;
L_0x55d0c60d6d10 .functor OR 1, L_0x55d0c60d6b70, L_0x55d0c60d6be0, C4<0>, C4<0>;
L_0x55d0c60d6e60 .functor OR 1, L_0x55d0c60d6ca0, L_0x55d0c60d6d10, C4<0>, C4<0>;
v0x55d0c4e735d0_0 .net "a", 0 0, L_0x55d0c60d6f70;  1 drivers
v0x55d0c4e73690_0 .net "b", 0 0, L_0x55d0c60d70a0;  1 drivers
v0x55d0c4e72fb0_0 .net "ca", 0 0, L_0x55d0c60d6e60;  1 drivers
v0x55d0c4e73080_0 .net "cin", 0 0, L_0x55d0c60d71d0;  1 drivers
v0x55d0c4f7ef90_0 .net "sum", 0 0, L_0x55d0c60d6b00;  1 drivers
v0x55d0c4f83fd0_0 .net "w1", 0 0, L_0x55d0c60d6a90;  1 drivers
v0x55d0c4f84090_0 .net "w2", 0 0, L_0x55d0c60d6b70;  1 drivers
v0x55d0c4f83bf0_0 .net "w3", 0 0, L_0x55d0c60d6be0;  1 drivers
v0x55d0c4f83cb0_0 .net "w4", 0 0, L_0x55d0c60d6ca0;  1 drivers
v0x55d0c4f7eb70_0 .net "w5", 0 0, L_0x55d0c60d6d10;  1 drivers
S_0x55d0c4f823f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4f92e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d7340 .functor XOR 1, L_0x55d0c60d7910, L_0x55d0c60d7a40, C4<0>, C4<0>;
L_0x55d0c60d73b0 .functor XOR 1, L_0x55d0c60d7340, L_0x55d0c60d7bc0, C4<0>, C4<0>;
L_0x55d0c60d7470 .functor AND 1, L_0x55d0c60d7910, L_0x55d0c60d7a40, C4<1>, C4<1>;
L_0x55d0c60d7580 .functor AND 1, L_0x55d0c60d7910, L_0x55d0c60d7bc0, C4<1>, C4<1>;
L_0x55d0c60d7640 .functor AND 1, L_0x55d0c60d7a40, L_0x55d0c60d7bc0, C4<1>, C4<1>;
L_0x55d0c60d76b0 .functor OR 1, L_0x55d0c60d7470, L_0x55d0c60d7580, C4<0>, C4<0>;
L_0x55d0c60d7800 .functor OR 1, L_0x55d0c60d7640, L_0x55d0c60d76b0, C4<0>, C4<0>;
v0x55d0c4f82010_0 .net "a", 0 0, L_0x55d0c60d7910;  1 drivers
v0x55d0c4f820b0_0 .net "b", 0 0, L_0x55d0c60d7a40;  1 drivers
v0x55d0c4f80810_0 .net "ca", 0 0, L_0x55d0c60d7800;  1 drivers
v0x55d0c4f808e0_0 .net "cin", 0 0, L_0x55d0c60d7bc0;  1 drivers
v0x55d0c4f80430_0 .net "sum", 0 0, L_0x55d0c60d73b0;  1 drivers
v0x55d0c4f7e7f0_0 .net "w1", 0 0, L_0x55d0c60d7340;  1 drivers
v0x55d0c4f7e8b0_0 .net "w2", 0 0, L_0x55d0c60d7470;  1 drivers
v0x55d0c4f77310_0 .net "w3", 0 0, L_0x55d0c60d7580;  1 drivers
v0x55d0c4f773b0_0 .net "w4", 0 0, L_0x55d0c60d7640;  1 drivers
v0x55d0c4f7c350_0 .net "w5", 0 0, L_0x55d0c60d76b0;  1 drivers
S_0x55d0c4f7bf70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4f92e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d7cf0 .functor XOR 1, L_0x55d0c60d8190, L_0x55d0c60d8350, C4<0>, C4<0>;
L_0x55d0c60d7d60 .functor XOR 1, L_0x55d0c60d7cf0, L_0x55d0c60d8510, C4<0>, C4<0>;
L_0x55d0c60d7dd0 .functor AND 1, L_0x55d0c60d8190, L_0x55d0c60d8350, C4<1>, C4<1>;
L_0x55d0c60d7e40 .functor AND 1, L_0x55d0c60d8190, L_0x55d0c60d8510, C4<1>, C4<1>;
L_0x55d0c60d7f00 .functor AND 1, L_0x55d0c60d8350, L_0x55d0c60d8510, C4<1>, C4<1>;
L_0x55d0c60d7f70 .functor OR 1, L_0x55d0c60d7dd0, L_0x55d0c60d7e40, C4<0>, C4<0>;
L_0x55d0c60d8080 .functor OR 1, L_0x55d0c60d7f00, L_0x55d0c60d7f70, C4<0>, C4<0>;
v0x55d0c4f76ef0_0 .net "a", 0 0, L_0x55d0c60d8190;  1 drivers
v0x55d0c4f76fb0_0 .net "b", 0 0, L_0x55d0c60d8350;  1 drivers
v0x55d0c4f7a770_0 .net "ca", 0 0, L_0x55d0c60d8080;  1 drivers
v0x55d0c4f7a840_0 .net "cin", 0 0, L_0x55d0c60d8510;  1 drivers
v0x55d0c4f7a390_0 .net "sum", 0 0, L_0x55d0c60d7d60;  1 drivers
v0x55d0c4f78b90_0 .net "w1", 0 0, L_0x55d0c60d7cf0;  1 drivers
v0x55d0c4f78c50_0 .net "w2", 0 0, L_0x55d0c60d7dd0;  1 drivers
v0x55d0c4f787b0_0 .net "w3", 0 0, L_0x55d0c60d7e40;  1 drivers
v0x55d0c4f78870_0 .net "w4", 0 0, L_0x55d0c60d7f00;  1 drivers
v0x55d0c4f76b70_0 .net "w5", 0 0, L_0x55d0c60d7f70;  1 drivers
S_0x55d0c4f73490 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4f94a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f551d0_0 .net "a", 3 0, L_0x55d0c60db2e0;  1 drivers
v0x55d0c4f552d0_0 .net "b", 3 0, L_0x55d0c60db3d0;  1 drivers
v0x55d0c4f58a50_0 .net "ca", 3 0, L_0x55d0c60db170;  1 drivers
v0x55d0c4f58b40_0 .net "cin", 3 0, L_0x55d0c60db4c0;  1 drivers
v0x55d0c4f58670_0 .net "sum", 3 0, L_0x55d0c60db0d0;  1 drivers
L_0x55d0c60d9090 .part L_0x55d0c60db2e0, 0, 1;
L_0x55d0c60d91c0 .part L_0x55d0c60db3d0, 0, 1;
L_0x55d0c60d92f0 .part L_0x55d0c60db4c0, 0, 1;
L_0x55d0c60d9900 .part L_0x55d0c60db2e0, 1, 1;
L_0x55d0c60d9a30 .part L_0x55d0c60db3d0, 1, 1;
L_0x55d0c60d9b60 .part L_0x55d0c60db4c0, 1, 1;
L_0x55d0c60da2a0 .part L_0x55d0c60db2e0, 2, 1;
L_0x55d0c60da3d0 .part L_0x55d0c60db3d0, 2, 1;
L_0x55d0c60da550 .part L_0x55d0c60db4c0, 2, 1;
L_0x55d0c60dab20 .part L_0x55d0c60db2e0, 3, 1;
L_0x55d0c60dace0 .part L_0x55d0c60db3d0, 3, 1;
L_0x55d0c60daea0 .part L_0x55d0c60db4c0, 3, 1;
L_0x55d0c60db0d0 .concat8 [ 1 1 1 1], L_0x55d0c60d8b30, L_0x55d0c60d9490, L_0x55d0c60d9d40, L_0x55d0c60da6f0;
L_0x55d0c60db170 .concat8 [ 1 1 1 1], L_0x55d0c60d8f80, L_0x55d0c60d97f0, L_0x55d0c60da190, L_0x55d0c60daa10;
S_0x55d0c4f6e410 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4f73490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d86d0 .functor XOR 1, L_0x55d0c60d9090, L_0x55d0c60d91c0, C4<0>, C4<0>;
L_0x55d0c60d8b30 .functor XOR 1, L_0x55d0c60d86d0, L_0x55d0c60d92f0, C4<0>, C4<0>;
L_0x55d0c60d8bf0 .functor AND 1, L_0x55d0c60d9090, L_0x55d0c60d91c0, C4<1>, C4<1>;
L_0x55d0c60d8d00 .functor AND 1, L_0x55d0c60d9090, L_0x55d0c60d92f0, C4<1>, C4<1>;
L_0x55d0c60d8dc0 .functor AND 1, L_0x55d0c60d91c0, L_0x55d0c60d92f0, C4<1>, C4<1>;
L_0x55d0c60d8e30 .functor OR 1, L_0x55d0c60d8bf0, L_0x55d0c60d8d00, C4<0>, C4<0>;
L_0x55d0c60d8f80 .functor OR 1, L_0x55d0c60d8dc0, L_0x55d0c60d8e30, C4<0>, C4<0>;
v0x55d0c4f71c90_0 .net "a", 0 0, L_0x55d0c60d9090;  1 drivers
v0x55d0c4f71d30_0 .net "b", 0 0, L_0x55d0c60d91c0;  1 drivers
v0x55d0c4f718b0_0 .net "ca", 0 0, L_0x55d0c60d8f80;  1 drivers
v0x55d0c4f71980_0 .net "cin", 0 0, L_0x55d0c60d92f0;  1 drivers
v0x55d0c4f700b0_0 .net "sum", 0 0, L_0x55d0c60d8b30;  1 drivers
v0x55d0c4f6fcd0_0 .net "w1", 0 0, L_0x55d0c60d86d0;  1 drivers
v0x55d0c4f6fd90_0 .net "w2", 0 0, L_0x55d0c60d8bf0;  1 drivers
v0x55d0c4f6e090_0 .net "w3", 0 0, L_0x55d0c60d8d00;  1 drivers
v0x55d0c4f6e130_0 .net "w4", 0 0, L_0x55d0c60d8dc0;  1 drivers
v0x55d0c4f66bb0_0 .net "w5", 0 0, L_0x55d0c60d8e30;  1 drivers
S_0x55d0c4f6bbf0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4f73490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d9420 .functor XOR 1, L_0x55d0c60d9900, L_0x55d0c60d9a30, C4<0>, C4<0>;
L_0x55d0c60d9490 .functor XOR 1, L_0x55d0c60d9420, L_0x55d0c60d9b60, C4<0>, C4<0>;
L_0x55d0c60d9500 .functor AND 1, L_0x55d0c60d9900, L_0x55d0c60d9a30, C4<1>, C4<1>;
L_0x55d0c60d9570 .functor AND 1, L_0x55d0c60d9900, L_0x55d0c60d9b60, C4<1>, C4<1>;
L_0x55d0c60d9630 .functor AND 1, L_0x55d0c60d9a30, L_0x55d0c60d9b60, C4<1>, C4<1>;
L_0x55d0c60d96a0 .functor OR 1, L_0x55d0c60d9500, L_0x55d0c60d9570, C4<0>, C4<0>;
L_0x55d0c60d97f0 .functor OR 1, L_0x55d0c60d9630, L_0x55d0c60d96a0, C4<0>, C4<0>;
v0x55d0c4f6b810_0 .net "a", 0 0, L_0x55d0c60d9900;  1 drivers
v0x55d0c4f6b8d0_0 .net "b", 0 0, L_0x55d0c60d9a30;  1 drivers
v0x55d0c4f66790_0 .net "ca", 0 0, L_0x55d0c60d97f0;  1 drivers
v0x55d0c4f66860_0 .net "cin", 0 0, L_0x55d0c60d9b60;  1 drivers
v0x55d0c4f6a010_0 .net "sum", 0 0, L_0x55d0c60d9490;  1 drivers
v0x55d0c4f69c30_0 .net "w1", 0 0, L_0x55d0c60d9420;  1 drivers
v0x55d0c4f69cf0_0 .net "w2", 0 0, L_0x55d0c60d9500;  1 drivers
v0x55d0c4f68430_0 .net "w3", 0 0, L_0x55d0c60d9570;  1 drivers
v0x55d0c4f684f0_0 .net "w4", 0 0, L_0x55d0c60d9630;  1 drivers
v0x55d0c4f68050_0 .net "w5", 0 0, L_0x55d0c60d96a0;  1 drivers
S_0x55d0c4f66410 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4f73490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60d9cd0 .functor XOR 1, L_0x55d0c60da2a0, L_0x55d0c60da3d0, C4<0>, C4<0>;
L_0x55d0c60d9d40 .functor XOR 1, L_0x55d0c60d9cd0, L_0x55d0c60da550, C4<0>, C4<0>;
L_0x55d0c60d9e00 .functor AND 1, L_0x55d0c60da2a0, L_0x55d0c60da3d0, C4<1>, C4<1>;
L_0x55d0c60d9f10 .functor AND 1, L_0x55d0c60da2a0, L_0x55d0c60da550, C4<1>, C4<1>;
L_0x55d0c60d9fd0 .functor AND 1, L_0x55d0c60da3d0, L_0x55d0c60da550, C4<1>, C4<1>;
L_0x55d0c60da040 .functor OR 1, L_0x55d0c60d9e00, L_0x55d0c60d9f10, C4<0>, C4<0>;
L_0x55d0c60da190 .functor OR 1, L_0x55d0c60d9fd0, L_0x55d0c60da040, C4<0>, C4<0>;
v0x55d0c4f642c0_0 .net "a", 0 0, L_0x55d0c60da2a0;  1 drivers
v0x55d0c4f64360_0 .net "b", 0 0, L_0x55d0c60da3d0;  1 drivers
v0x55d0c4f5d270_0 .net "ca", 0 0, L_0x55d0c60da190;  1 drivers
v0x55d0c4f5d340_0 .net "cin", 0 0, L_0x55d0c60da550;  1 drivers
v0x55d0c4f622b0_0 .net "sum", 0 0, L_0x55d0c60d9d40;  1 drivers
v0x55d0c4f61ed0_0 .net "w1", 0 0, L_0x55d0c60d9cd0;  1 drivers
v0x55d0c4f61f90_0 .net "w2", 0 0, L_0x55d0c60d9e00;  1 drivers
v0x55d0c4f5ce50_0 .net "w3", 0 0, L_0x55d0c60d9f10;  1 drivers
v0x55d0c4f5cef0_0 .net "w4", 0 0, L_0x55d0c60d9fd0;  1 drivers
v0x55d0c4f606d0_0 .net "w5", 0 0, L_0x55d0c60da040;  1 drivers
S_0x55d0c4f602f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4f73490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c60da680 .functor XOR 1, L_0x55d0c60dab20, L_0x55d0c60dace0, C4<0>, C4<0>;
L_0x55d0c60da6f0 .functor XOR 1, L_0x55d0c60da680, L_0x55d0c60daea0, C4<0>, C4<0>;
L_0x55d0c60da760 .functor AND 1, L_0x55d0c60dab20, L_0x55d0c60dace0, C4<1>, C4<1>;
L_0x55d0c60da7d0 .functor AND 1, L_0x55d0c60dab20, L_0x55d0c60daea0, C4<1>, C4<1>;
L_0x55d0c60da890 .functor AND 1, L_0x55d0c60dace0, L_0x55d0c60daea0, C4<1>, C4<1>;
L_0x55d0c60da900 .functor OR 1, L_0x55d0c60da760, L_0x55d0c60da7d0, C4<0>, C4<0>;
L_0x55d0c60daa10 .functor OR 1, L_0x55d0c60da890, L_0x55d0c60da900, C4<0>, C4<0>;
v0x55d0c4f5eaf0_0 .net "a", 0 0, L_0x55d0c60dab20;  1 drivers
v0x55d0c4f5ebb0_0 .net "b", 0 0, L_0x55d0c60dace0;  1 drivers
v0x55d0c4f5e710_0 .net "ca", 0 0, L_0x55d0c60daa10;  1 drivers
v0x55d0c4f5e7e0_0 .net "cin", 0 0, L_0x55d0c60daea0;  1 drivers
v0x55d0c4f5cad0_0 .net "sum", 0 0, L_0x55d0c60da6f0;  1 drivers
v0x55d0c4f555f0_0 .net "w1", 0 0, L_0x55d0c60da680;  1 drivers
v0x55d0c4f556b0_0 .net "w2", 0 0, L_0x55d0c60da760;  1 drivers
v0x55d0c4f5a630_0 .net "w3", 0 0, L_0x55d0c60da7d0;  1 drivers
v0x55d0c4f5a6f0_0 .net "w4", 0 0, L_0x55d0c60da890;  1 drivers
v0x55d0c4f5a250_0 .net "w5", 0 0, L_0x55d0c60da900;  1 drivers
S_0x55d0c4f44e90 .scope module, "a_16" "adder" 3 81, 12 4 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "si"
    .port_info 1 /OUTPUT 8 "xout"
    .port_info 2 /INPUT 64 "a"
    .port_info 3 /INPUT 64 "b"
    .port_info 4 /INPUT 8 "xin"
L_0x55d0c60e24d0 .functor BUFZ 8, L_0x7f868395b018, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55d0c60e14a0 .functor BUFZ 8, v0x55d0c4e75d10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55d0c4e80df0_0 .net *"_s52", 7 0, L_0x55d0c60e24d0;  1 drivers
v0x55d0c4e80ed0_0 .net "a", 63 0, L_0x55d0c60e5330;  1 drivers
v0x55d0c4e80a10_0 .net "b", 63 0, L_0x55d0c60e5530;  1 drivers
v0x55d0c4e80ae0_0 .var/i "i", 31 0;
v0x55d0c4e7f210_0 .var "si", 63 0;
v0x55d0c4e7ee30_0 .net "x", 519 0, L_0x55d0c60e4f20;  1 drivers
v0x55d0c4e7eef0_0 .net "xin", 7 0, L_0x7f868395b018;  alias, 1 drivers
v0x55d0c4e7d1f0_0 .net "xout", 7 0, L_0x55d0c60e14a0;  alias, 1 drivers
v0x55d0c4e7d2d0_0 .net "y", 511 0, v0x55d0c4e7d640_0;  1 drivers
v0x55d0c4e75d10_0 .var "ym", 7 0;
E_0x55d0c573e530/0 .event edge, v0x55d0c4e7ee30_0, v0x55d0c4e7d640_0, v0x55d0c4e80ae0_0, v0x55d0c4e80ed0_0;
E_0x55d0c573e530/1 .event edge, v0x55d0c4e80a10_0;
E_0x55d0c573e530 .event/or E_0x55d0c573e530/0, E_0x55d0c573e530/1;
L_0x55d0c60dda20 .part L_0x55d0c60e5330, 0, 8;
L_0x55d0c60ddac0 .part L_0x55d0c60e5530, 0, 8;
L_0x55d0c60de9f0 .part L_0x55d0c60e5330, 8, 8;
L_0x55d0c60dea90 .part L_0x55d0c60e5530, 8, 8;
L_0x55d0c60dfa60 .part L_0x55d0c60e5330, 16, 8;
L_0x55d0c60dfb00 .part L_0x55d0c60e5530, 16, 8;
L_0x55d0c60e0a20 .part L_0x55d0c60e5330, 24, 8;
L_0x55d0c60e0ac0 .part L_0x55d0c60e5530, 24, 8;
L_0x55d0c60e1b60 .part L_0x55d0c60e5330, 32, 8;
L_0x55d0c60e1c00 .part L_0x55d0c60e5530, 32, 8;
L_0x55d0c60e2b90 .part L_0x55d0c60e5330, 40, 8;
L_0x55d0c60e2c30 .part L_0x55d0c60e5530, 40, 8;
L_0x55d0c60e3bd0 .part L_0x55d0c60e5330, 48, 8;
L_0x55d0c60e3c70 .part L_0x55d0c60e5530, 48, 8;
L_0x55d0c60e4b30 .part L_0x55d0c60e5330, 56, 8;
L_0x55d0c60e4ce0 .part L_0x55d0c60e5530, 56, 8;
LS_0x55d0c60e4f20_0_0 .concat8 [ 8 64 64 64], L_0x55d0c60e24d0, L_0x55d0c60dd6a0, L_0x55d0c60de560, L_0x55d0c60df5d0;
LS_0x55d0c60e4f20_0_4 .concat8 [ 64 64 64 64], L_0x55d0c60e0590, L_0x55d0c60e16d0, L_0x55d0c60e2700, L_0x55d0c60e3740;
LS_0x55d0c60e4f20_0_8 .concat8 [ 64 0 0 0], L_0x55d0c60e46a0;
L_0x55d0c60e4f20 .concat8 [ 200 256 64 0], LS_0x55d0c60e4f20_0_0, LS_0x55d0c60e4f20_0_4, LS_0x55d0c60e4f20_0_8;
L_0x55d0c60e5150 .part L_0x55d0c60e4f20, 0, 512;
S_0x55d0c4f49af0 .scope module, "kpg_0" "kpg_gen" 12 17, 13 3 0, S_0x55d0c4f44e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "out"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d0c4f33f70_0 .net "ai", 7 0, L_0x55d0c60dda20;  1 drivers
v0x55d0c4f34050_0 .net "bi", 7 0, L_0x55d0c60ddac0;  1 drivers
v0x55d0c4f32330_0 .net "out", 63 0, L_0x55d0c60dd6a0;  1 drivers
L_0x55d0c60dcae0 .part L_0x55d0c60dda20, 0, 1;
L_0x55d0c60dcb80 .part L_0x55d0c60ddac0, 0, 1;
L_0x55d0c60dcc20 .part L_0x55d0c60dda20, 1, 1;
L_0x55d0c60dcd10 .part L_0x55d0c60ddac0, 1, 1;
L_0x55d0c60dce00 .part L_0x55d0c60dda20, 2, 1;
L_0x55d0c60dcea0 .part L_0x55d0c60ddac0, 2, 1;
L_0x55d0c60dcf40 .part L_0x55d0c60dda20, 3, 1;
L_0x55d0c60dd070 .part L_0x55d0c60ddac0, 3, 1;
L_0x55d0c60dd1f0 .part L_0x55d0c60dda20, 4, 1;
L_0x55d0c60dd290 .part L_0x55d0c60ddac0, 4, 1;
L_0x55d0c60dd330 .part L_0x55d0c60dda20, 5, 1;
L_0x55d0c60dd3d0 .part L_0x55d0c60ddac0, 5, 1;
L_0x55d0c60dd4e0 .part L_0x55d0c60dda20, 6, 1;
L_0x55d0c60dd580 .part L_0x55d0c60ddac0, 6, 1;
LS_0x55d0c60dd6a0_0_0 .concat8 [ 8 8 8 8], v0x55d0c4f483b0_0, v0x55d0c4f46330_0, v0x55d0c4f3a750_0, v0x55d0c4f3a330_0;
LS_0x55d0c60dd6a0_0_4 .concat8 [ 8 8 8 8], v0x55d0c4f3bfd0_0, v0x55d0c4f32ad0_0, v0x55d0c4f326b0_0, v0x55d0c4f34350_0;
L_0x55d0c60dd6a0 .concat8 [ 32 32 0 0], LS_0x55d0c60dd6a0_0_0, LS_0x55d0c60dd6a0_0_4;
L_0x55d0c60dd740 .part L_0x55d0c60dda20, 7, 1;
L_0x55d0c60dd870 .part L_0x55d0c60ddac0, 7, 1;
S_0x55d0c4f44a70 .scope module, "kpg_0" "kpg" 13 9, 14 1 0, S_0x55d0c4f49af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f49f60_0 .net "ai", 0 0, L_0x55d0c60dcae0;  1 drivers
v0x55d0c4f482f0_0 .net "bi", 0 0, L_0x55d0c60dcb80;  1 drivers
v0x55d0c4f483b0_0 .var "out", 7 0;
E_0x55d0c3a683f0 .event edge, v0x55d0c4f482f0_0, v0x55d0c4f49f60_0;
S_0x55d0c4f47f10 .scope module, "kpg_1" "kpg" 13 10, 14 1 0, S_0x55d0c4f49af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f46710_0 .net "ai", 0 0, L_0x55d0c60dcc20;  1 drivers
v0x55d0c4f467d0_0 .net "bi", 0 0, L_0x55d0c60dcd10;  1 drivers
v0x55d0c4f46330_0 .var "out", 7 0;
E_0x55d0c3a68530 .event edge, v0x55d0c4f467d0_0, v0x55d0c4f46710_0;
S_0x55d0c4f446f0 .scope module, "kpg_2" "kpg" 13 11, 14 1 0, S_0x55d0c4f49af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f42510_0 .net "ai", 0 0, L_0x55d0c60dce00;  1 drivers
v0x55d0c4f425d0_0 .net "bi", 0 0, L_0x55d0c60dcea0;  1 drivers
v0x55d0c4f3a750_0 .var "out", 7 0;
E_0x55d0c3a68bf0 .event edge, v0x55d0c4f425d0_0, v0x55d0c4f42510_0;
S_0x55d0c4f3f790 .scope module, "kpg_3" "kpg" 13 12, 14 1 0, S_0x55d0c4f49af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f3f3b0_0 .net "ai", 0 0, L_0x55d0c60dcf40;  1 drivers
v0x55d0c4f3f490_0 .net "bi", 0 0, L_0x55d0c60dd070;  1 drivers
v0x55d0c4f3a330_0 .var "out", 7 0;
E_0x55d0c3a68750 .event edge, v0x55d0c4f3f490_0, v0x55d0c4f3f3b0_0;
S_0x55d0c4f3dbb0 .scope module, "kpg_4" "kpg" 13 13, 14 1 0, S_0x55d0c4f49af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f3d7d0_0 .net "ai", 0 0, L_0x55d0c60dd1f0;  1 drivers
v0x55d0c4f3d870_0 .net "bi", 0 0, L_0x55d0c60dd290;  1 drivers
v0x55d0c4f3bfd0_0 .var "out", 7 0;
E_0x55d0c3a689a0 .event edge, v0x55d0c4f3d870_0, v0x55d0c4f3d7d0_0;
S_0x55d0c4f3bbf0 .scope module, "kpg_5" "kpg" 13 14, 14 1 0, S_0x55d0c4f49af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f39fb0_0 .net "ai", 0 0, L_0x55d0c60dd330;  1 drivers
v0x55d0c4f3a090_0 .net "bi", 0 0, L_0x55d0c60dd3d0;  1 drivers
v0x55d0c4f32ad0_0 .var "out", 7 0;
E_0x55d0c5940080 .event edge, v0x55d0c4f3a090_0, v0x55d0c4f39fb0_0;
S_0x55d0c4f37b10 .scope module, "kpg_6" "kpg" 13 15, 14 1 0, S_0x55d0c4f49af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f37730_0 .net "ai", 0 0, L_0x55d0c60dd4e0;  1 drivers
v0x55d0c4f37810_0 .net "bi", 0 0, L_0x55d0c60dd580;  1 drivers
v0x55d0c4f326b0_0 .var "out", 7 0;
E_0x55d0c4f6b970 .event edge, v0x55d0c4f37810_0, v0x55d0c4f37730_0;
S_0x55d0c4f35f30 .scope module, "kpg_7" "kpg" 13 16, 14 1 0, S_0x55d0c4f49af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f35b50_0 .net "ai", 0 0, L_0x55d0c60dd740;  1 drivers
v0x55d0c4f35c10_0 .net "bi", 0 0, L_0x55d0c60dd870;  1 drivers
v0x55d0c4f34350_0 .var "out", 7 0;
E_0x55d0c4fa7310 .event edge, v0x55d0c4f35c10_0, v0x55d0c4f35b50_0;
S_0x55d0c4f30370 .scope module, "kpg_1" "kpg_gen" 12 18, 13 3 0, S_0x55d0c4f44e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "out"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d0c4f1bab0_0 .net "ai", 7 0, L_0x55d0c60de9f0;  1 drivers
v0x55d0c4f1bb90_0 .net "bi", 7 0, L_0x55d0c60dea90;  1 drivers
v0x55d0c4f1a2b0_0 .net "out", 63 0, L_0x55d0c60de560;  1 drivers
L_0x55d0c60ddb60 .part L_0x55d0c60de9f0, 0, 1;
L_0x55d0c60ddc00 .part L_0x55d0c60dea90, 0, 1;
L_0x55d0c60ddca0 .part L_0x55d0c60de9f0, 1, 1;
L_0x55d0c60ddd40 .part L_0x55d0c60dea90, 1, 1;
L_0x55d0c60ddde0 .part L_0x55d0c60de9f0, 2, 1;
L_0x55d0c60dde80 .part L_0x55d0c60dea90, 2, 1;
L_0x55d0c60ddf20 .part L_0x55d0c60de9f0, 3, 1;
L_0x55d0c60ddfc0 .part L_0x55d0c60dea90, 3, 1;
L_0x55d0c60de0b0 .part L_0x55d0c60de9f0, 4, 1;
L_0x55d0c60de150 .part L_0x55d0c60dea90, 4, 1;
L_0x55d0c60de1f0 .part L_0x55d0c60de9f0, 5, 1;
L_0x55d0c60de290 .part L_0x55d0c60dea90, 5, 1;
L_0x55d0c60de3a0 .part L_0x55d0c60de9f0, 6, 1;
L_0x55d0c60de440 .part L_0x55d0c60dea90, 6, 1;
LS_0x55d0c60de560_0_0 .concat8 [ 8 8 8 8], v0x55d0c4f2ec50_0, v0x55d0c4f2d070_0, v0x55d0c4f29850_0, v0x55d0c4f26fd0_0;
LS_0x55d0c60de560_0_4 .concat8 [ 8 8 8 8], v0x55d0c4f253f0_0, v0x55d0c4f21bd0_0, v0x55d0c4f1da70_0, v0x55d0c4f1be90_0;
L_0x55d0c60de560 .concat8 [ 32 32 0 0], LS_0x55d0c60de560_0_0, LS_0x55d0c60de560_0_4;
L_0x55d0c60de600 .part L_0x55d0c60de9f0, 7, 1;
L_0x55d0c60de840 .part L_0x55d0c60dea90, 7, 1;
S_0x55d0c4f29ff0 .scope module, "kpg_0" "kpg" 13 9, 14 1 0, S_0x55d0c4f30370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f2f030_0 .net "ai", 0 0, L_0x55d0c60ddb60;  1 drivers
v0x55d0c4f2f0d0_0 .net "bi", 0 0, L_0x55d0c60ddc00;  1 drivers
v0x55d0c4f2ec50_0 .var "out", 7 0;
E_0x55d0c4fb88d0 .event edge, v0x55d0c4f2f0d0_0, v0x55d0c4f2f030_0;
S_0x55d0c4f29bd0 .scope module, "kpg_1" "kpg" 13 10, 14 1 0, S_0x55d0c4f30370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f2d450_0 .net "ai", 0 0, L_0x55d0c60ddca0;  1 drivers
v0x55d0c4f2d510_0 .net "bi", 0 0, L_0x55d0c60ddd40;  1 drivers
v0x55d0c4f2d070_0 .var "out", 7 0;
E_0x55d0c4f8d350 .event edge, v0x55d0c4f2d510_0, v0x55d0c4f2d450_0;
S_0x55d0c4f2b870 .scope module, "kpg_2" "kpg" 13 11, 14 1 0, S_0x55d0c4f30370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f2b490_0 .net "ai", 0 0, L_0x55d0c60ddde0;  1 drivers
v0x55d0c4f2b530_0 .net "bi", 0 0, L_0x55d0c60dde80;  1 drivers
v0x55d0c4f29850_0 .var "out", 7 0;
E_0x55d0c4f84130 .event edge, v0x55d0c4f2b530_0, v0x55d0c4f2b490_0;
S_0x55d0c4f22370 .scope module, "kpg_3" "kpg" 13 12, 14 1 0, S_0x55d0c4f30370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f273b0_0 .net "ai", 0 0, L_0x55d0c60ddf20;  1 drivers
v0x55d0c4f27470_0 .net "bi", 0 0, L_0x55d0c60ddfc0;  1 drivers
v0x55d0c4f26fd0_0 .var "out", 7 0;
E_0x55d0c4f77050 .event edge, v0x55d0c4f27470_0, v0x55d0c4f273b0_0;
S_0x55d0c4f21f50 .scope module, "kpg_4" "kpg" 13 13, 14 1 0, S_0x55d0c4f30370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f257d0_0 .net "ai", 0 0, L_0x55d0c60de0b0;  1 drivers
v0x55d0c4f25870_0 .net "bi", 0 0, L_0x55d0c60de150;  1 drivers
v0x55d0c4f253f0_0 .var "out", 7 0;
E_0x55d0c4f78910 .event edge, v0x55d0c4f25870_0, v0x55d0c4f257d0_0;
S_0x55d0c4f23bf0 .scope module, "kpg_5" "kpg" 13 14, 14 1 0, S_0x55d0c4f30370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f23810_0 .net "ai", 0 0, L_0x55d0c60de1f0;  1 drivers
v0x55d0c4f238f0_0 .net "bi", 0 0, L_0x55d0c60de290;  1 drivers
v0x55d0c4f21bd0_0 .var "out", 7 0;
E_0x55d0c4f6e1f0 .event edge, v0x55d0c4f238f0_0, v0x55d0c4f23810_0;
S_0x55d0c4f1fa80 .scope module, "kpg_6" "kpg" 13 15, 14 1 0, S_0x55d0c4f30370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f18a30_0 .net "ai", 0 0, L_0x55d0c60de3a0;  1 drivers
v0x55d0c4f18b10_0 .net "bi", 0 0, L_0x55d0c60de440;  1 drivers
v0x55d0c4f1da70_0 .var "out", 7 0;
E_0x55d0c4fa3eb0 .event edge, v0x55d0c4f18b10_0, v0x55d0c4f18a30_0;
S_0x55d0c4f1d690 .scope module, "kpg_7" "kpg" 13 16, 14 1 0, S_0x55d0c4f30370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f18610_0 .net "ai", 0 0, L_0x55d0c60de600;  1 drivers
v0x55d0c4f186d0_0 .net "bi", 0 0, L_0x55d0c60de840;  1 drivers
v0x55d0c4f1be90_0 .var "out", 7 0;
E_0x55d0c4ffbb60 .event edge, v0x55d0c4f186d0_0, v0x55d0c4f18610_0;
S_0x55d0c4f19ed0 .scope module, "kpg_2" "kpg_gen" 12 19, 13 3 0, S_0x55d0c4f44e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "out"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d0c4f03ab0_0 .net "ai", 7 0, L_0x55d0c60dfa60;  1 drivers
v0x55d0c4f03b90_0 .net "bi", 7 0, L_0x55d0c60dfb00;  1 drivers
v0x55d0c4f036d0_0 .net "out", 63 0, L_0x55d0c60df5d0;  1 drivers
L_0x55d0c60deb30 .part L_0x55d0c60dfa60, 0, 1;
L_0x55d0c60debd0 .part L_0x55d0c60dfb00, 0, 1;
L_0x55d0c60dec70 .part L_0x55d0c60dfa60, 1, 1;
L_0x55d0c60ded60 .part L_0x55d0c60dfb00, 1, 1;
L_0x55d0c60dee50 .part L_0x55d0c60dfa60, 2, 1;
L_0x55d0c60deef0 .part L_0x55d0c60dfb00, 2, 1;
L_0x55d0c60def90 .part L_0x55d0c60dfa60, 3, 1;
L_0x55d0c60df030 .part L_0x55d0c60dfb00, 3, 1;
L_0x55d0c60df120 .part L_0x55d0c60dfa60, 4, 1;
L_0x55d0c60df1c0 .part L_0x55d0c60dfb00, 4, 1;
L_0x55d0c60df260 .part L_0x55d0c60dfa60, 5, 1;
L_0x55d0c60df300 .part L_0x55d0c60dfb00, 5, 1;
L_0x55d0c60df410 .part L_0x55d0c60dfa60, 6, 1;
L_0x55d0c60df4b0 .part L_0x55d0c60dfb00, 6, 1;
LS_0x55d0c60df5d0_0_0 .concat8 [ 8 8 8 8], v0x55d0c4f15df0_0, v0x55d0c4f14210_0, v0x55d0c4f12250_0, v0x55d0c4f082d0_0;
LS_0x55d0c60df5d0_0_4 .concat8 [ 8 8 8 8], v0x55d0c4f07eb0_0, v0x55d0c4f09b50_0, v0x55d0c4f00650_0, v0x55d0c4f00230_0;
L_0x55d0c60df5d0 .concat8 [ 32 32 0 0], LS_0x55d0c60df5d0_0_0, LS_0x55d0c60df5d0_0_4;
L_0x55d0c60df670 .part L_0x55d0c60dfa60, 7, 1;
L_0x55d0c60df8b0 .part L_0x55d0c60dfb00, 7, 1;
S_0x55d0c4f18290 .scope module, "kpg_0" "kpg" 13 9, 14 1 0, S_0x55d0c4f19ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f10db0_0 .net "ai", 0 0, L_0x55d0c60deb30;  1 drivers
v0x55d0c4f10e50_0 .net "bi", 0 0, L_0x55d0c60debd0;  1 drivers
v0x55d0c4f15df0_0 .var "out", 7 0;
E_0x55d0c50054a0 .event edge, v0x55d0c4f10e50_0, v0x55d0c4f10db0_0;
S_0x55d0c4f15a10 .scope module, "kpg_1" "kpg" 13 10, 14 1 0, S_0x55d0c4f19ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f10990_0 .net "ai", 0 0, L_0x55d0c60dec70;  1 drivers
v0x55d0c4f10a70_0 .net "bi", 0 0, L_0x55d0c60ded60;  1 drivers
v0x55d0c4f14210_0 .var "out", 7 0;
E_0x55d0c4fd7460 .event edge, v0x55d0c4f10a70_0, v0x55d0c4f10990_0;
S_0x55d0c4f13e30 .scope module, "kpg_2" "kpg" 13 11, 14 1 0, S_0x55d0c4f19ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f12630_0 .net "ai", 0 0, L_0x55d0c60dee50;  1 drivers
v0x55d0c4f126f0_0 .net "bi", 0 0, L_0x55d0c60deef0;  1 drivers
v0x55d0c4f12250_0 .var "out", 7 0;
E_0x55d0c4fd2fa0 .event edge, v0x55d0c4f126f0_0, v0x55d0c4f12630_0;
S_0x55d0c4f10610 .scope module, "kpg_3" "kpg" 13 12, 14 1 0, S_0x55d0c4f19ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f0e650_0 .net "ai", 0 0, L_0x55d0c60def90;  1 drivers
v0x55d0c4f0e730_0 .net "bi", 0 0, L_0x55d0c60df030;  1 drivers
v0x55d0c4f082d0_0 .var "out", 7 0;
E_0x55d0c5690f10 .event edge, v0x55d0c4f0e730_0, v0x55d0c4f0e650_0;
S_0x55d0c4f0d310 .scope module, "kpg_4" "kpg" 13 13, 14 1 0, S_0x55d0c4f19ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f0cf30_0 .net "ai", 0 0, L_0x55d0c60df120;  1 drivers
v0x55d0c4f0cfd0_0 .net "bi", 0 0, L_0x55d0c60df1c0;  1 drivers
v0x55d0c4f07eb0_0 .var "out", 7 0;
E_0x55d0c4f2f190 .event edge, v0x55d0c4f0cfd0_0, v0x55d0c4f0cf30_0;
S_0x55d0c4f0b730 .scope module, "kpg_5" "kpg" 13 14, 14 1 0, S_0x55d0c4f19ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f0b350_0 .net "ai", 0 0, L_0x55d0c60df260;  1 drivers
v0x55d0c4f0b430_0 .net "bi", 0 0, L_0x55d0c60df300;  1 drivers
v0x55d0c4f09b50_0 .var "out", 7 0;
E_0x55d0c4fb84f0 .event edge, v0x55d0c4f0b430_0, v0x55d0c4f0b350_0;
S_0x55d0c4f09770 .scope module, "kpg_6" "kpg" 13 15, 14 1 0, S_0x55d0c4f19ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f07b30_0 .net "ai", 0 0, L_0x55d0c60df410;  1 drivers
v0x55d0c4f07bf0_0 .net "bi", 0 0, L_0x55d0c60df4b0;  1 drivers
v0x55d0c4f00650_0 .var "out", 7 0;
E_0x55d0c4fad3d0 .event edge, v0x55d0c4f07bf0_0, v0x55d0c4f07b30_0;
S_0x55d0c4f05690 .scope module, "kpg_7" "kpg" 13 16, 14 1 0, S_0x55d0c4f19ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4f052b0_0 .net "ai", 0 0, L_0x55d0c60df670;  1 drivers
v0x55d0c4f05370_0 .net "bi", 0 0, L_0x55d0c60df8b0;  1 drivers
v0x55d0c4f00230_0 .var "out", 7 0;
E_0x55d0c4ffd740 .event edge, v0x55d0c4f05370_0, v0x55d0c4f052b0_0;
S_0x55d0c4f01ed0 .scope module, "kpg_3" "kpg_gen" 12 20, 13 3 0, S_0x55d0c4f44e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "out"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d0c4ee7350_0 .net "ai", 7 0, L_0x55d0c60e0a20;  1 drivers
v0x55d0c4ee7430_0 .net "bi", 7 0, L_0x55d0c60e0ac0;  1 drivers
v0x55d0c4ee6f70_0 .net "out", 63 0, L_0x55d0c60e0590;  1 drivers
L_0x55d0c60dfba0 .part L_0x55d0c60e0a20, 0, 1;
L_0x55d0c60dfc40 .part L_0x55d0c60e0ac0, 0, 1;
L_0x55d0c60dfce0 .part L_0x55d0c60e0a20, 1, 1;
L_0x55d0c60dfd80 .part L_0x55d0c60e0ac0, 1, 1;
L_0x55d0c60dfe20 .part L_0x55d0c60e0a20, 2, 1;
L_0x55d0c60dfec0 .part L_0x55d0c60e0ac0, 2, 1;
L_0x55d0c60dffa0 .part L_0x55d0c60e0a20, 3, 1;
L_0x55d0c60e0040 .part L_0x55d0c60e0ac0, 3, 1;
L_0x55d0c60e00e0 .part L_0x55d0c60e0a20, 4, 1;
L_0x55d0c60e0180 .part L_0x55d0c60e0ac0, 4, 1;
L_0x55d0c60e0220 .part L_0x55d0c60e0a20, 5, 1;
L_0x55d0c60e02c0 .part L_0x55d0c60e0ac0, 5, 1;
L_0x55d0c60e03d0 .part L_0x55d0c60e0a20, 6, 1;
L_0x55d0c60e0470 .part L_0x55d0c60e0ac0, 6, 1;
LS_0x55d0c60e0590_0_0 .concat8 [ 8 8 8 8], v0x55d0c4ef9690_0, v0x55d0c4ef7ab0_0, v0x55d0c4ef5af0_0, v0x55d0c4ef1a10_0;
LS_0x55d0c60e0590_0_4 .concat8 [ 8 8 8 8], v0x55d0c4eefe30_0, v0x55d0c4eede70_0, v0x55d0c4ee3ef0_0, v0x55d0c4ee3ad0_0;
L_0x55d0c60e0590 .concat8 [ 32 32 0 0], LS_0x55d0c60e0590_0_0, LS_0x55d0c60e0590_0_4;
L_0x55d0c60e0630 .part L_0x55d0c60e0a20, 7, 1;
L_0x55d0c60e0870 .part L_0x55d0c60e0ac0, 7, 1;
S_0x55d0c4f01af0 .scope module, "kpg_0" "kpg" 13 9, 14 1 0, S_0x55d0c4f01ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ef4650_0 .net "ai", 0 0, L_0x55d0c60dfba0;  1 drivers
v0x55d0c4ef46f0_0 .net "bi", 0 0, L_0x55d0c60dfc40;  1 drivers
v0x55d0c4ef9690_0 .var "out", 7 0;
E_0x55d0c503bc80 .event edge, v0x55d0c4ef46f0_0, v0x55d0c4ef4650_0;
S_0x55d0c4ef92b0 .scope module, "kpg_1" "kpg" 13 10, 14 1 0, S_0x55d0c4f01ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ef4230_0 .net "ai", 0 0, L_0x55d0c60dfce0;  1 drivers
v0x55d0c4ef42f0_0 .net "bi", 0 0, L_0x55d0c60dfd80;  1 drivers
v0x55d0c4ef7ab0_0 .var "out", 7 0;
E_0x55d0c5048200 .event edge, v0x55d0c4ef42f0_0, v0x55d0c4ef4230_0;
S_0x55d0c4ef76d0 .scope module, "kpg_2" "kpg" 13 11, 14 1 0, S_0x55d0c4f01ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ef5ed0_0 .net "ai", 0 0, L_0x55d0c60dfe20;  1 drivers
v0x55d0c4ef5f70_0 .net "bi", 0 0, L_0x55d0c60dfec0;  1 drivers
v0x55d0c4ef5af0_0 .var "out", 7 0;
E_0x55d0c5029940 .event edge, v0x55d0c4ef5f70_0, v0x55d0c4ef5ed0_0;
S_0x55d0c4ef3eb0 .scope module, "kpg_3" "kpg" 13 12, 14 1 0, S_0x55d0c4f01ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eec9d0_0 .net "ai", 0 0, L_0x55d0c60dffa0;  1 drivers
v0x55d0c4eeca90_0 .net "bi", 0 0, L_0x55d0c60e0040;  1 drivers
v0x55d0c4ef1a10_0 .var "out", 7 0;
E_0x55d0c501b8c0 .event edge, v0x55d0c4eeca90_0, v0x55d0c4eec9d0_0;
S_0x55d0c4ef1630 .scope module, "kpg_4" "kpg" 13 13, 14 1 0, S_0x55d0c4f01ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eec5b0_0 .net "ai", 0 0, L_0x55d0c60e00e0;  1 drivers
v0x55d0c4eec650_0 .net "bi", 0 0, L_0x55d0c60e0180;  1 drivers
v0x55d0c4eefe30_0 .var "out", 7 0;
E_0x55d0c5015820 .event edge, v0x55d0c4eec650_0, v0x55d0c4eec5b0_0;
S_0x55d0c4eefa50 .scope module, "kpg_5" "kpg" 13 14, 14 1 0, S_0x55d0c4f01ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eee250_0 .net "ai", 0 0, L_0x55d0c60e0220;  1 drivers
v0x55d0c4eee330_0 .net "bi", 0 0, L_0x55d0c60e02c0;  1 drivers
v0x55d0c4eede70_0 .var "out", 7 0;
E_0x55d0c500ed00 .event edge, v0x55d0c4eee330_0, v0x55d0c4eee250_0;
S_0x55d0c4eec230 .scope module, "kpg_6" "kpg" 13 15, 14 1 0, S_0x55d0c4f01ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eea270_0 .net "ai", 0 0, L_0x55d0c60e03d0;  1 drivers
v0x55d0c4eea350_0 .net "bi", 0 0, L_0x55d0c60e0470;  1 drivers
v0x55d0c4ee3ef0_0 .var "out", 7 0;
E_0x55d0c50264e0 .event edge, v0x55d0c4eea350_0, v0x55d0c4eea270_0;
S_0x55d0c4ee8f30 .scope module, "kpg_7" "kpg" 13 16, 14 1 0, S_0x55d0c4f01ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ee8b50_0 .net "ai", 0 0, L_0x55d0c60e0630;  1 drivers
v0x55d0c4ee8c10_0 .net "bi", 0 0, L_0x55d0c60e0870;  1 drivers
v0x55d0c4ee3ad0_0 .var "out", 7 0;
E_0x55d0c503fd60 .event edge, v0x55d0c4ee8c10_0, v0x55d0c4ee8b50_0;
S_0x55d0c4ee5770 .scope module, "kpg_4" "kpg_gen" 12 22, 13 3 0, S_0x55d0c4f44e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "out"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d0c4eca890_0 .net "ai", 7 0, L_0x55d0c60e1b60;  1 drivers
v0x55d0c4eca970_0 .net "bi", 7 0, L_0x55d0c60e1c00;  1 drivers
v0x55d0c4ece110_0 .net "out", 63 0, L_0x55d0c60e16d0;  1 drivers
L_0x55d0c60e0bb0 .part L_0x55d0c60e1b60, 0, 1;
L_0x55d0c60e0c50 .part L_0x55d0c60e1c00, 0, 1;
L_0x55d0c60e0cf0 .part L_0x55d0c60e1b60, 1, 1;
L_0x55d0c60e0d90 .part L_0x55d0c60e1c00, 1, 1;
L_0x55d0c60e0e30 .part L_0x55d0c60e1b60, 2, 1;
L_0x55d0c60e0ed0 .part L_0x55d0c60e1c00, 2, 1;
L_0x55d0c60e0f70 .part L_0x55d0c60e1b60, 3, 1;
L_0x55d0c60e10a0 .part L_0x55d0c60e1c00, 3, 1;
L_0x55d0c60e1220 .part L_0x55d0c60e1b60, 4, 1;
L_0x55d0c60e12c0 .part L_0x55d0c60e1c00, 4, 1;
L_0x55d0c60e1360 .part L_0x55d0c60e1b60, 5, 1;
L_0x55d0c60e1400 .part L_0x55d0c60e1c00, 5, 1;
L_0x55d0c60e1510 .part L_0x55d0c60e1b60, 6, 1;
L_0x55d0c60e15b0 .part L_0x55d0c60e1c00, 6, 1;
LS_0x55d0c60e16d0_0_0 .concat8 [ 8 8 8 8], v0x55d0c4edc270_0, v0x55d0c4edbe50_0, v0x55d0c4eddaf0_0, v0x55d0c4ed9980_0;
LS_0x55d0c60e16d0_0_4 .concat8 [ 8 8 8 8], v0x55d0c4ed7590_0, v0x55d0c4ed59b0_0, v0x55d0c4ed2190_0, v0x55d0c4ecf910_0;
L_0x55d0c60e16d0 .concat8 [ 32 32 0 0], LS_0x55d0c60e16d0_0_0, LS_0x55d0c60e16d0_0_4;
L_0x55d0c60e1770 .part L_0x55d0c60e1b60, 7, 1;
L_0x55d0c60e19b0 .part L_0x55d0c60e1c00, 7, 1;
S_0x55d0c4ee5390 .scope module, "kpg_0" "kpg" 13 9, 14 1 0, S_0x55d0c4ee5770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ee3750_0 .net "ai", 0 0, L_0x55d0c60e0bb0;  1 drivers
v0x55d0c4ee37f0_0 .net "bi", 0 0, L_0x55d0c60e0c50;  1 drivers
v0x55d0c4edc270_0 .var "out", 7 0;
E_0x55d0c508e2c0 .event edge, v0x55d0c4ee37f0_0, v0x55d0c4ee3750_0;
S_0x55d0c4ee12b0 .scope module, "kpg_1" "kpg" 13 10, 14 1 0, S_0x55d0c4ee5770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ee0ed0_0 .net "ai", 0 0, L_0x55d0c60e0cf0;  1 drivers
v0x55d0c4ee0fb0_0 .net "bi", 0 0, L_0x55d0c60e0d90;  1 drivers
v0x55d0c4edbe50_0 .var "out", 7 0;
E_0x55d0c50b26a0 .event edge, v0x55d0c4ee0fb0_0, v0x55d0c4ee0ed0_0;
S_0x55d0c4edf6d0 .scope module, "kpg_2" "kpg" 13 11, 14 1 0, S_0x55d0c4ee5770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4edf2f0_0 .net "ai", 0 0, L_0x55d0c60e0e30;  1 drivers
v0x55d0c4edf3b0_0 .net "bi", 0 0, L_0x55d0c60e0ed0;  1 drivers
v0x55d0c4eddaf0_0 .var "out", 7 0;
E_0x55d0c505b9e0 .event edge, v0x55d0c4edf3b0_0, v0x55d0c4edf2f0_0;
S_0x55d0c4edd710 .scope module, "kpg_3" "kpg" 13 12, 14 1 0, S_0x55d0c4ee5770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4edbad0_0 .net "ai", 0 0, L_0x55d0c60e0f70;  1 drivers
v0x55d0c4edbbb0_0 .net "bi", 0 0, L_0x55d0c60e10a0;  1 drivers
v0x55d0c4ed9980_0 .var "out", 7 0;
E_0x55d0c5056200 .event edge, v0x55d0c4edbbb0_0, v0x55d0c4edbad0_0;
S_0x55d0c4ed2930 .scope module, "kpg_4" "kpg" 13 13, 14 1 0, S_0x55d0c4ee5770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ed7970_0 .net "ai", 0 0, L_0x55d0c60e1220;  1 drivers
v0x55d0c4ed7a10_0 .net "bi", 0 0, L_0x55d0c60e12c0;  1 drivers
v0x55d0c4ed7590_0 .var "out", 7 0;
E_0x55d0c4f18770 .event edge, v0x55d0c4ed7a10_0, v0x55d0c4ed7970_0;
S_0x55d0c4ed2510 .scope module, "kpg_5" "kpg" 13 14, 14 1 0, S_0x55d0c4ee5770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ed5d90_0 .net "ai", 0 0, L_0x55d0c60e1360;  1 drivers
v0x55d0c4ed5e70_0 .net "bi", 0 0, L_0x55d0c60e1400;  1 drivers
v0x55d0c4ed59b0_0 .var "out", 7 0;
E_0x55d0c5708f60 .event edge, v0x55d0c4ed5e70_0, v0x55d0c4ed5d90_0;
S_0x55d0c4ed41b0 .scope module, "kpg_6" "kpg" 13 15, 14 1 0, S_0x55d0c4ee5770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ed3dd0_0 .net "ai", 0 0, L_0x55d0c60e1510;  1 drivers
v0x55d0c4ed3e90_0 .net "bi", 0 0, L_0x55d0c60e15b0;  1 drivers
v0x55d0c4ed2190_0 .var "out", 7 0;
E_0x55d0c504ce60 .event edge, v0x55d0c4ed3e90_0, v0x55d0c4ed3dd0_0;
S_0x55d0c4ecacb0 .scope module, "kpg_7" "kpg" 13 16, 14 1 0, S_0x55d0c4ee5770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ecfcf0_0 .net "ai", 0 0, L_0x55d0c60e1770;  1 drivers
v0x55d0c4ecfdb0_0 .net "bi", 0 0, L_0x55d0c60e19b0;  1 drivers
v0x55d0c4ecf910_0 .var "out", 7 0;
E_0x55d0c5049a80 .event edge, v0x55d0c4ecfdb0_0, v0x55d0c4ecfcf0_0;
S_0x55d0c4ecdd30 .scope module, "kpg_5" "kpg_gen" 12 23, 13 3 0, S_0x55d0c4f44e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "out"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d0c4eb4e50_0 .net "ai", 7 0, L_0x55d0c60e2b90;  1 drivers
v0x55d0c4eb4f30_0 .net "bi", 7 0, L_0x55d0c60e2c30;  1 drivers
v0x55d0c4eb4a70_0 .net "out", 63 0, L_0x55d0c60e2700;  1 drivers
L_0x55d0c60e1ca0 .part L_0x55d0c60e2b90, 0, 1;
L_0x55d0c60e1d40 .part L_0x55d0c60e2c30, 0, 1;
L_0x55d0c60e1de0 .part L_0x55d0c60e2b90, 1, 1;
L_0x55d0c60e1e80 .part L_0x55d0c60e2c30, 1, 1;
L_0x55d0c60e1f20 .part L_0x55d0c60e2b90, 2, 1;
L_0x55d0c60e1fc0 .part L_0x55d0c60e2c30, 2, 1;
L_0x55d0c60e2060 .part L_0x55d0c60e2b90, 3, 1;
L_0x55d0c60e2100 .part L_0x55d0c60e2c30, 3, 1;
L_0x55d0c60e21f0 .part L_0x55d0c60e2b90, 4, 1;
L_0x55d0c60e2290 .part L_0x55d0c60e2c30, 4, 1;
L_0x55d0c60e2390 .part L_0x55d0c60e2b90, 5, 1;
L_0x55d0c60e2430 .part L_0x55d0c60e2c30, 5, 1;
L_0x55d0c60e2540 .part L_0x55d0c60e2b90, 6, 1;
L_0x55d0c60e25e0 .part L_0x55d0c60e2c30, 6, 1;
LS_0x55d0c60e2700_0_0 .concat8 [ 8 8 8 8], v0x55d0c4eca510_0, v0x55d0c4ec7210_0, v0x55d0c4ec5630_0, v0x55d0c4ec3670_0;
LS_0x55d0c60e2700_0_4 .concat8 [ 8 8 8 8], v0x55d0c4ebf590_0, v0x55d0c4ebd9b0_0, v0x55d0c4ebb9f0_0, v0x55d0c4eafe10_0;
L_0x55d0c60e2700 .concat8 [ 32 32 0 0], LS_0x55d0c60e2700_0_0, LS_0x55d0c60e2700_0_4;
L_0x55d0c60e27a0 .part L_0x55d0c60e2b90, 7, 1;
L_0x55d0c60e29e0 .part L_0x55d0c60e2c30, 7, 1;
S_0x55d0c4ecc530 .scope module, "kpg_0" "kpg" 13 9, 14 1 0, S_0x55d0c4ecdd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ecc150_0 .net "ai", 0 0, L_0x55d0c60e1ca0;  1 drivers
v0x55d0c4ecc1f0_0 .net "bi", 0 0, L_0x55d0c60e1d40;  1 drivers
v0x55d0c4eca510_0 .var "out", 7 0;
E_0x55d0c4f35cb0 .event edge, v0x55d0c4ecc1f0_0, v0x55d0c4ecc150_0;
S_0x55d0c4ec8550 .scope module, "kpg_1" "kpg" 13 10, 14 1 0, S_0x55d0c4ecdd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ec21d0_0 .net "ai", 0 0, L_0x55d0c60e1de0;  1 drivers
v0x55d0c4ec2290_0 .net "bi", 0 0, L_0x55d0c60e1e80;  1 drivers
v0x55d0c4ec7210_0 .var "out", 7 0;
E_0x55d0c50946c0 .event edge, v0x55d0c4ec2290_0, v0x55d0c4ec21d0_0;
S_0x55d0c4ec6e30 .scope module, "kpg_2" "kpg" 13 11, 14 1 0, S_0x55d0c4ecdd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ec1db0_0 .net "ai", 0 0, L_0x55d0c60e1f20;  1 drivers
v0x55d0c4ec1e50_0 .net "bi", 0 0, L_0x55d0c60e1fc0;  1 drivers
v0x55d0c4ec5630_0 .var "out", 7 0;
E_0x55d0c5097b20 .event edge, v0x55d0c4ec1e50_0, v0x55d0c4ec1db0_0;
S_0x55d0c4ec5250 .scope module, "kpg_3" "kpg" 13 12, 14 1 0, S_0x55d0c4ecdd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ec3a50_0 .net "ai", 0 0, L_0x55d0c60e2060;  1 drivers
v0x55d0c4ec3b30_0 .net "bi", 0 0, L_0x55d0c60e2100;  1 drivers
v0x55d0c4ec3670_0 .var "out", 7 0;
E_0x55d0c50a9a80 .event edge, v0x55d0c4ec3b30_0, v0x55d0c4ec3a50_0;
S_0x55d0c4ec1a30 .scope module, "kpg_4" "kpg" 13 13, 14 1 0, S_0x55d0c4ecdd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eba550_0 .net "ai", 0 0, L_0x55d0c60e21f0;  1 drivers
v0x55d0c4eba630_0 .net "bi", 0 0, L_0x55d0c60e2290;  1 drivers
v0x55d0c4ebf590_0 .var "out", 7 0;
E_0x55d0c5083100 .event edge, v0x55d0c4eba630_0, v0x55d0c4eba550_0;
S_0x55d0c4ebf1b0 .scope module, "kpg_5" "kpg" 13 14, 14 1 0, S_0x55d0c4ecdd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eba130_0 .net "ai", 0 0, L_0x55d0c60e2390;  1 drivers
v0x55d0c4eba210_0 .net "bi", 0 0, L_0x55d0c60e2430;  1 drivers
v0x55d0c4ebd9b0_0 .var "out", 7 0;
E_0x55d0c5084980 .event edge, v0x55d0c4eba210_0, v0x55d0c4eba130_0;
S_0x55d0c4ebd5d0 .scope module, "kpg_6" "kpg" 13 15, 14 1 0, S_0x55d0c4ecdd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ebbdd0_0 .net "ai", 0 0, L_0x55d0c60e2540;  1 drivers
v0x55d0c4ebbeb0_0 .net "bi", 0 0, L_0x55d0c60e25e0;  1 drivers
v0x55d0c4ebb9f0_0 .var "out", 7 0;
E_0x55d0c507e8e0 .event edge, v0x55d0c4ebbeb0_0, v0x55d0c4ebbdd0_0;
S_0x55d0c4eb9db0 .scope module, "kpg_7" "kpg" 13 16, 14 1 0, S_0x55d0c4ecdd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eb7bd0_0 .net "ai", 0 0, L_0x55d0c60e27a0;  1 drivers
v0x55d0c4eb7cb0_0 .net "bi", 0 0, L_0x55d0c60e29e0;  1 drivers
v0x55d0c4eafe10_0 .var "out", 7 0;
E_0x55d0c507ace0 .event edge, v0x55d0c4eb7cb0_0, v0x55d0c4eb7bd0_0;
S_0x55d0c4eaf9f0 .scope module, "kpg_6" "kpg_gen" 12 24, 13 3 0, S_0x55d0c4f44e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "out"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d0c4e97a30_0 .net "ai", 7 0, L_0x55d0c60e3bd0;  1 drivers
v0x55d0c4e97b10_0 .net "bi", 7 0, L_0x55d0c60e3c70;  1 drivers
v0x55d0c4e9ca70_0 .net "out", 63 0, L_0x55d0c60e3740;  1 drivers
L_0x55d0c60e2d40 .part L_0x55d0c60e3bd0, 0, 1;
L_0x55d0c60e2de0 .part L_0x55d0c60e3c70, 0, 1;
L_0x55d0c60e2e80 .part L_0x55d0c60e3bd0, 1, 1;
L_0x55d0c60e2f20 .part L_0x55d0c60e3c70, 1, 1;
L_0x55d0c60e2fc0 .part L_0x55d0c60e3bd0, 2, 1;
L_0x55d0c60e3060 .part L_0x55d0c60e3c70, 2, 1;
L_0x55d0c60e3100 .part L_0x55d0c60e3bd0, 3, 1;
L_0x55d0c60e31a0 .part L_0x55d0c60e3c70, 3, 1;
L_0x55d0c60e3290 .part L_0x55d0c60e3bd0, 4, 1;
L_0x55d0c60e3330 .part L_0x55d0c60e3c70, 4, 1;
L_0x55d0c60e33d0 .part L_0x55d0c60e3bd0, 5, 1;
L_0x55d0c60e3470 .part L_0x55d0c60e3c70, 5, 1;
L_0x55d0c60e3580 .part L_0x55d0c60e3bd0, 6, 1;
L_0x55d0c60e3620 .part L_0x55d0c60e3c70, 6, 1;
LS_0x55d0c60e3740_0_0 .concat8 [ 8 8 8 8], v0x55d0c4eb1690_0, v0x55d0c4ea8190_0, v0x55d0c4ea7d70_0, v0x55d0c4ea9a10_0;
LS_0x55d0c60e3740_0_4 .concat8 [ 8 8 8 8], v0x55d0c4ea5a30_0, v0x55d0c4ea4310_0, v0x55d0c4ea2730_0, v0x55d0c4e9ef10_0;
L_0x55d0c60e3740 .concat8 [ 32 32 0 0], LS_0x55d0c60e3740_0_0, LS_0x55d0c60e3740_0_4;
L_0x55d0c60e37e0 .part L_0x55d0c60e3bd0, 7, 1;
L_0x55d0c60e3a20 .part L_0x55d0c60e3c70, 7, 1;
S_0x55d0c4eb3270 .scope module, "kpg_0" "kpg" 13 9, 14 1 0, S_0x55d0c4eaf9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eb2e90_0 .net "ai", 0 0, L_0x55d0c60e2d40;  1 drivers
v0x55d0c4eb2f70_0 .net "bi", 0 0, L_0x55d0c60e2de0;  1 drivers
v0x55d0c4eb1690_0 .var "out", 7 0;
E_0x55d0c509cd80 .event edge, v0x55d0c4eb2f70_0, v0x55d0c4eb2e90_0;
S_0x55d0c4eb12b0 .scope module, "kpg_1" "kpg" 13 10, 14 1 0, S_0x55d0c4eaf9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eaf670_0 .net "ai", 0 0, L_0x55d0c60e2e80;  1 drivers
v0x55d0c4eaf750_0 .net "bi", 0 0, L_0x55d0c60e2f20;  1 drivers
v0x55d0c4ea8190_0 .var "out", 7 0;
E_0x55d0c50da7c0 .event edge, v0x55d0c4eaf750_0, v0x55d0c4eaf670_0;
S_0x55d0c4ead1d0 .scope module, "kpg_2" "kpg" 13 11, 14 1 0, S_0x55d0c4eaf9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eacdf0_0 .net "ai", 0 0, L_0x55d0c60e2fc0;  1 drivers
v0x55d0c4eaced0_0 .net "bi", 0 0, L_0x55d0c60e3060;  1 drivers
v0x55d0c4ea7d70_0 .var "out", 7 0;
E_0x55d0c50ce240 .event edge, v0x55d0c4eaced0_0, v0x55d0c4eacdf0_0;
S_0x55d0c4eab5f0 .scope module, "kpg_3" "kpg" 13 12, 14 1 0, S_0x55d0c4eaf9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4eab210_0 .net "ai", 0 0, L_0x55d0c60e3100;  1 drivers
v0x55d0c4eab2f0_0 .net "bi", 0 0, L_0x55d0c60e31a0;  1 drivers
v0x55d0c4ea9a10_0 .var "out", 7 0;
E_0x55d0c50cc280 .event edge, v0x55d0c4eab2f0_0, v0x55d0c4eab210_0;
S_0x55d0c4ea9630 .scope module, "kpg_4" "kpg" 13 13, 14 1 0, S_0x55d0c4eaf9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ea79f0_0 .net "ai", 0 0, L_0x55d0c60e3290;  1 drivers
v0x55d0c4ea7ad0_0 .net "bi", 0 0, L_0x55d0c60e3330;  1 drivers
v0x55d0c4ea5a30_0 .var "out", 7 0;
E_0x55d0c50c49e0 .event edge, v0x55d0c4ea7ad0_0, v0x55d0c4ea79f0_0;
S_0x55d0c4e9f6b0 .scope module, "kpg_5" "kpg" 13 14, 14 1 0, S_0x55d0c4eaf9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ea46f0_0 .net "ai", 0 0, L_0x55d0c60e33d0;  1 drivers
v0x55d0c4ea47d0_0 .net "bi", 0 0, L_0x55d0c60e3470;  1 drivers
v0x55d0c4ea4310_0 .var "out", 7 0;
E_0x55d0c50c2a20 .event edge, v0x55d0c4ea47d0_0, v0x55d0c4ea46f0_0;
S_0x55d0c4e9f290 .scope module, "kpg_6" "kpg" 13 15, 14 1 0, S_0x55d0c4eaf9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ea2b10_0 .net "ai", 0 0, L_0x55d0c60e3580;  1 drivers
v0x55d0c4ea2bf0_0 .net "bi", 0 0, L_0x55d0c60e3620;  1 drivers
v0x55d0c4ea2730_0 .var "out", 7 0;
E_0x55d0c50feb60 .event edge, v0x55d0c4ea2bf0_0, v0x55d0c4ea2b10_0;
S_0x55d0c4ea0f30 .scope module, "kpg_7" "kpg" 13 16, 14 1 0, S_0x55d0c4eaf9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4ea0b50_0 .net "ai", 0 0, L_0x55d0c60e37e0;  1 drivers
v0x55d0c4ea0c30_0 .net "bi", 0 0, L_0x55d0c60e3a20;  1 drivers
v0x55d0c4e9ef10_0 .var "out", 7 0;
E_0x55d0c50a8280 .event edge, v0x55d0c4ea0c30_0, v0x55d0c4ea0b50_0;
S_0x55d0c4e9c690 .scope module, "kpg_7" "kpg_gen" 12 25, 13 3 0, S_0x55d0c4f44e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "out"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d0c4e85cd0_0 .net "ai", 7 0, L_0x55d0c60e4b30;  1 drivers
v0x55d0c4e85db0_0 .net "bi", 7 0, L_0x55d0c60e4ce0;  1 drivers
v0x55d0c4e83d10_0 .net "out", 63 0, L_0x55d0c60e46a0;  1 drivers
L_0x55d0c60e3d10 .part L_0x55d0c60e4b30, 0, 1;
L_0x55d0c60e3db0 .part L_0x55d0c60e4ce0, 0, 1;
L_0x55d0c60e3e50 .part L_0x55d0c60e4b30, 1, 1;
L_0x55d0c60e3ef0 .part L_0x55d0c60e4ce0, 1, 1;
L_0x55d0c60e3f90 .part L_0x55d0c60e4b30, 2, 1;
L_0x55d0c60e4030 .part L_0x55d0c60e4ce0, 2, 1;
L_0x55d0c60e40d0 .part L_0x55d0c60e4b30, 3, 1;
L_0x55d0c60e4170 .part L_0x55d0c60e4ce0, 3, 1;
L_0x55d0c60e4260 .part L_0x55d0c60e4b30, 4, 1;
L_0x55d0c60e4300 .part L_0x55d0c60e4ce0, 4, 1;
L_0x55d0c60e43a0 .part L_0x55d0c60e4b30, 5, 1;
L_0x55d0c60e4440 .part L_0x55d0c60e4ce0, 5, 1;
L_0x55d0c60e44e0 .part L_0x55d0c60e4b30, 6, 1;
L_0x55d0c60e4580 .part L_0x55d0c60e4ce0, 6, 1;
LS_0x55d0c60e46a0_0_0 .concat8 [ 8 8 8 8], v0x55d0c4e9aab0_0, v0x55d0c4e97290_0, v0x55d0c4e93130_0, v0x55d0c4e91550_0;
LS_0x55d0c60e46a0_0_4 .concat8 [ 8 8 8 8], v0x55d0c4e8f590_0, v0x55d0c4e8b4b0_0, v0x55d0c4e898d0_0, v0x55d0c4e87910_0;
L_0x55d0c60e46a0 .concat8 [ 32 32 0 0], LS_0x55d0c60e46a0_0_0, LS_0x55d0c60e46a0_0_4;
L_0x55d0c60e4740 .part L_0x55d0c60e4b30, 7, 1;
L_0x55d0c60e4980 .part L_0x55d0c60e4ce0, 7, 1;
S_0x55d0c4e97610 .scope module, "kpg_0" "kpg" 13 9, 14 1 0, S_0x55d0c4e9c690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4e9ae90_0 .net "ai", 0 0, L_0x55d0c60e3d10;  1 drivers
v0x55d0c4e9af70_0 .net "bi", 0 0, L_0x55d0c60e3db0;  1 drivers
v0x55d0c4e9aab0_0 .var "out", 7 0;
E_0x55d0c57a3050 .event edge, v0x55d0c4e9af70_0, v0x55d0c4e9ae90_0;
S_0x55d0c4e992b0 .scope module, "kpg_1" "kpg" 13 10, 14 1 0, S_0x55d0c4e9c690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4e98ed0_0 .net "ai", 0 0, L_0x55d0c60e3e50;  1 drivers
v0x55d0c4e98fb0_0 .net "bi", 0 0, L_0x55d0c60e3ef0;  1 drivers
v0x55d0c4e97290_0 .var "out", 7 0;
E_0x55d0c511bfe0 .event edge, v0x55d0c4e98fb0_0, v0x55d0c4e98ed0_0;
S_0x55d0c4e95140 .scope module, "kpg_2" "kpg" 13 11, 14 1 0, S_0x55d0c4e9c690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4e8e0f0_0 .net "ai", 0 0, L_0x55d0c60e3f90;  1 drivers
v0x55d0c4e8e1d0_0 .net "bi", 0 0, L_0x55d0c60e4030;  1 drivers
v0x55d0c4e93130_0 .var "out", 7 0;
E_0x55d0c5116be0 .event edge, v0x55d0c4e8e1d0_0, v0x55d0c4e8e0f0_0;
S_0x55d0c4e92d50 .scope module, "kpg_3" "kpg" 13 12, 14 1 0, S_0x55d0c4e9c690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4e8dcd0_0 .net "ai", 0 0, L_0x55d0c60e40d0;  1 drivers
v0x55d0c4e8ddb0_0 .net "bi", 0 0, L_0x55d0c60e4170;  1 drivers
v0x55d0c4e91550_0 .var "out", 7 0;
E_0x55d0c51276c0 .event edge, v0x55d0c4e8ddb0_0, v0x55d0c4e8dcd0_0;
S_0x55d0c4e91170 .scope module, "kpg_4" "kpg" 13 13, 14 1 0, S_0x55d0c4e9c690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4e8f970_0 .net "ai", 0 0, L_0x55d0c60e4260;  1 drivers
v0x55d0c4e8fa50_0 .net "bi", 0 0, L_0x55d0c60e4300;  1 drivers
v0x55d0c4e8f590_0 .var "out", 7 0;
E_0x55d0c5105620 .event edge, v0x55d0c4e8fa50_0, v0x55d0c4e8f970_0;
S_0x55d0c4e8d950 .scope module, "kpg_5" "kpg" 13 14, 14 1 0, S_0x55d0c4e9c690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4e86470_0 .net "ai", 0 0, L_0x55d0c60e43a0;  1 drivers
v0x55d0c4e86550_0 .net "bi", 0 0, L_0x55d0c60e4440;  1 drivers
v0x55d0c4e8b4b0_0 .var "out", 7 0;
E_0x55d0c5102320 .event edge, v0x55d0c4e86550_0, v0x55d0c4e86470_0;
S_0x55d0c4e8b0d0 .scope module, "kpg_6" "kpg" 13 15, 14 1 0, S_0x55d0c4e9c690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4e86050_0 .net "ai", 0 0, L_0x55d0c60e44e0;  1 drivers
v0x55d0c4e86130_0 .net "bi", 0 0, L_0x55d0c60e4580;  1 drivers
v0x55d0c4e898d0_0 .var "out", 7 0;
E_0x55d0c510ae00 .event edge, v0x55d0c4e86130_0, v0x55d0c4e86050_0;
S_0x55d0c4e894f0 .scope module, "kpg_7" "kpg" 13 16, 14 1 0, S_0x55d0c4e9c690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d0c4e87cf0_0 .net "ai", 0 0, L_0x55d0c60e4740;  1 drivers
v0x55d0c4e87dd0_0 .net "bi", 0 0, L_0x55d0c60e4980;  1 drivers
v0x55d0c4e87910_0 .var "out", 7 0;
E_0x55d0c512efc0 .event edge, v0x55d0c4e87dd0_0, v0x55d0c4e87cf0_0;
S_0x55d0c4e7d990 .scope module, "ppc_0" "ppc" 12 29, 15 1 0, S_0x55d0c4f44e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
v0x55d0c4e82a90_0 .var/i "i", 31 0;
v0x55d0c4e825f0_0 .var/i "j", 31 0;
v0x55d0c4e826b0_0 .var/i "n", 31 0;
v0x55d0c4e7d570_0 .net "x", 511 0, L_0x55d0c60e5150;  1 drivers
v0x55d0c4e7d640_0 .var "y", 511 0;
E_0x55d0c515b4c0/0 .event edge, v0x55d0c4e82a90_0, v0x55d0c4e826b0_0, v0x55d0c4e7d570_0, v0x55d0c4e825f0_0;
E_0x55d0c515b4c0/1 .event edge, v0x55d0c4e7d640_0;
E_0x55d0c515b4c0 .event/or E_0x55d0c515b4c0/0, E_0x55d0c515b4c0/1;
S_0x55d0c4e7ad50 .scope module, "a_2" "triple_fa" 3 23, 4 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 585 "a"
v0x55d0c547d360_0 .net "a", 584 0, L_0x55d0c5d07fd0;  1 drivers
v0x55d0c547d440_0 .net "ca", 194 0, L_0x55d0c5d07e90;  1 drivers
v0x55d0c547cf80_0 .net "sum", 194 0, L_0x55d0c5d07d00;  1 drivers
L_0x55d0c5ca9d90 .part L_0x55d0c5d07fd0, 0, 65;
L_0x55d0c5ca9e30 .part L_0x55d0c5d07fd0, 65, 65;
L_0x55d0c5ca9f20 .part L_0x55d0c5d07fd0, 130, 65;
L_0x55d0c5cd8c30 .part L_0x55d0c5d07fd0, 195, 65;
L_0x55d0c5cd8d60 .part L_0x55d0c5d07fd0, 260, 65;
L_0x55d0c5cd8e00 .part L_0x55d0c5d07fd0, 325, 65;
L_0x55d0c5d079c0 .part L_0x55d0c5d07fd0, 390, 65;
L_0x55d0c5d07a60 .part L_0x55d0c5d07fd0, 455, 65;
L_0x55d0c5d07c60 .part L_0x55d0c5d07fd0, 520, 65;
L_0x55d0c5d07d00 .concat8 [ 65 65 65 0], L_0x55d0c5ca9a20, L_0x55d0c5cd88c0, L_0x55d0c5d07650;
L_0x55d0c5d07e90 .concat8 [ 65 65 65 0], L_0x55d0c5ca9bb0, L_0x55d0c5cd8a50, L_0x55d0c5d077e0;
S_0x55d0c4e7a970 .scope module, "a_0" "SixtyfourBA" 4 8, 5 3 0, S_0x55d0c4e7ad50;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4c6aa20_0 .net/2u *"_s2", 0 0, L_0x7f868395b3c0;  1 drivers
L_0x7f868395b408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4c6ab00_0 .net/2u *"_s6", 0 0, L_0x7f868395b408;  1 drivers
v0x55d0c4c639d0_0 .net "a", 64 0, L_0x55d0c5ca9d90;  1 drivers
v0x55d0c4c63a90_0 .net "b", 64 0, L_0x55d0c5ca9e30;  1 drivers
v0x55d0c4c68a10_0 .net "ca", 64 0, L_0x55d0c5ca9bb0;  1 drivers
v0x55d0c4c68630_0 .net "cin", 64 0, L_0x55d0c5ca9f20;  1 drivers
v0x55d0c4c68710_0 .net "sum", 64 0, L_0x55d0c5ca9a20;  1 drivers
L_0x55d0c5c923b0 .part L_0x55d0c5ca9d90, 0, 32;
L_0x55d0c5c92450 .part L_0x55d0c5ca9e30, 0, 32;
L_0x55d0c5c924f0 .part L_0x55d0c5ca9f20, 0, 32;
L_0x55d0c5ca9750 .part L_0x55d0c5ca9d90, 32, 32;
L_0x55d0c5ca9840 .part L_0x55d0c5ca9e30, 32, 32;
L_0x55d0c5ca9930 .part L_0x55d0c5ca9f20, 32, 32;
L_0x55d0c5ca9a20 .concat8 [ 32 32 1 0], L_0x55d0c5c920e0, L_0x55d0c5ca9480, L_0x7f868395b408;
L_0x55d0c5ca9bb0 .concat8 [ 1 32 32 0], L_0x7f868395b3c0, L_0x55d0c5c92220, L_0x55d0c5ca95c0;
S_0x55d0c4e758f0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4e7a970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4d711c0_0 .net "a", 31 0, L_0x55d0c5c923b0;  1 drivers
v0x55d0c4d712a0_0 .net "b", 31 0, L_0x55d0c5c92450;  1 drivers
v0x55d0c4d74a40_0 .net "ca", 31 0, L_0x55d0c5c92220;  1 drivers
v0x55d0c4d74ae0_0 .net "cin", 31 0, L_0x55d0c5c924f0;  1 drivers
v0x55d0c4d74660_0 .net "sum", 31 0, L_0x55d0c5c920e0;  1 drivers
L_0x55d0c5c866f0 .part L_0x55d0c5c923b0, 0, 16;
L_0x55d0c5c86790 .part L_0x55d0c5c92450, 0, 16;
L_0x55d0c5c86830 .part L_0x55d0c5c924f0, 0, 16;
L_0x55d0c5c91e10 .part L_0x55d0c5c923b0, 16, 16;
L_0x55d0c5c91f00 .part L_0x55d0c5c92450, 16, 16;
L_0x55d0c5c91ff0 .part L_0x55d0c5c924f0, 16, 16;
L_0x55d0c5c920e0 .concat8 [ 16 16 0 0], L_0x55d0c5c86420, L_0x55d0c5c91b40;
L_0x55d0c5c92220 .concat8 [ 16 16 0 0], L_0x55d0c5c86560, L_0x55d0c5c91c80;
S_0x55d0c4e79170 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4e758f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4df2f90_0 .net "a", 15 0, L_0x55d0c5c866f0;  1 drivers
v0x55d0c4df3070_0 .net "b", 15 0, L_0x55d0c5c86790;  1 drivers
v0x55d0c4df7fd0_0 .net "ca", 15 0, L_0x55d0c5c86560;  1 drivers
v0x55d0c4df8070_0 .net "cin", 15 0, L_0x55d0c5c86830;  1 drivers
v0x55d0c4df7bf0_0 .net "sum", 15 0, L_0x55d0c5c86420;  1 drivers
L_0x55d0c5c80a50 .part L_0x55d0c5c866f0, 0, 8;
L_0x55d0c5c80af0 .part L_0x55d0c5c86790, 0, 8;
L_0x55d0c5c80b90 .part L_0x55d0c5c86830, 0, 8;
L_0x55d0c5c86150 .part L_0x55d0c5c866f0, 8, 8;
L_0x55d0c5c86240 .part L_0x55d0c5c86790, 8, 8;
L_0x55d0c5c86330 .part L_0x55d0c5c86830, 8, 8;
L_0x55d0c5c86420 .concat8 [ 8 8 0 0], L_0x55d0c5c80780, L_0x55d0c5c85e80;
L_0x55d0c5c86560 .concat8 [ 8 8 0 0], L_0x55d0c5c808c0, L_0x55d0c5c85fc0;
S_0x55d0c4e78d90 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4e79170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4e3a850_0 .net "a", 7 0, L_0x55d0c5c80a50;  1 drivers
v0x55d0c4e3a930_0 .net "b", 7 0, L_0x55d0c5c80af0;  1 drivers
v0x55d0c4e39050_0 .net "ca", 7 0, L_0x55d0c5c808c0;  1 drivers
v0x55d0c4e390f0_0 .net "cin", 7 0, L_0x55d0c5c80b90;  1 drivers
v0x55d0c4e38c70_0 .net "sum", 7 0, L_0x55d0c5c80780;  1 drivers
L_0x55d0c5c7dc20 .part L_0x55d0c5c80a50, 0, 4;
L_0x55d0c5c7dcc0 .part L_0x55d0c5c80af0, 0, 4;
L_0x55d0c5c7dd60 .part L_0x55d0c5c80b90, 0, 4;
L_0x55d0c5c804b0 .part L_0x55d0c5c80a50, 4, 4;
L_0x55d0c5c805a0 .part L_0x55d0c5c80af0, 4, 4;
L_0x55d0c5c80690 .part L_0x55d0c5c80b90, 4, 4;
L_0x55d0c5c80780 .concat8 [ 4 4 0 0], L_0x55d0c5c7da10, L_0x55d0c5c802a0;
L_0x55d0c5c808c0 .concat8 [ 4 4 0 0], L_0x55d0c5c7dab0, L_0x55d0c5c80340;
S_0x55d0c4e77590 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4e78d90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e58d50_0 .net "a", 3 0, L_0x55d0c5c7dc20;  1 drivers
v0x55d0c4e58e50_0 .net "b", 3 0, L_0x55d0c5c7dcc0;  1 drivers
v0x55d0c4e51870_0 .net "ca", 3 0, L_0x55d0c5c7dab0;  1 drivers
v0x55d0c4e51960_0 .net "cin", 3 0, L_0x55d0c5c7dd60;  1 drivers
v0x55d0c4e568b0_0 .net "sum", 3 0, L_0x55d0c5c7da10;  1 drivers
L_0x55d0c5c7ba40 .part L_0x55d0c5c7dc20, 0, 1;
L_0x55d0c5c7bae0 .part L_0x55d0c5c7dcc0, 0, 1;
L_0x55d0c5c7bc10 .part L_0x55d0c5c7dd60, 0, 1;
L_0x55d0c5c7c1e0 .part L_0x55d0c5c7dc20, 1, 1;
L_0x55d0c5c7c310 .part L_0x55d0c5c7dcc0, 1, 1;
L_0x55d0c5c7c440 .part L_0x55d0c5c7dd60, 1, 1;
L_0x55d0c5c7cb80 .part L_0x55d0c5c7dc20, 2, 1;
L_0x55d0c5c7ccb0 .part L_0x55d0c5c7dcc0, 2, 1;
L_0x55d0c5c7ce30 .part L_0x55d0c5c7dd60, 2, 1;
L_0x55d0c5c7d400 .part L_0x55d0c5c7dc20, 3, 1;
L_0x55d0c5c7d620 .part L_0x55d0c5c7dcc0, 3, 1;
L_0x55d0c5c7d7e0 .part L_0x55d0c5c7dd60, 3, 1;
L_0x55d0c5c7da10 .concat8 [ 1 1 1 1], L_0x55d0c5c7b520, L_0x55d0c5c7bdb0, L_0x55d0c5c7c620, L_0x55d0c5c7cfd0;
L_0x55d0c5c7dab0 .concat8 [ 1 1 1 1], L_0x55d0c5c7b930, L_0x55d0c5c7c0d0, L_0x55d0c5c7ca70, L_0x55d0c5c7d2f0;
S_0x55d0c4e771b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4e77590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c79490 .functor XOR 1, L_0x55d0c5c7ba40, L_0x55d0c5c7bae0, C4<0>, C4<0>;
L_0x55d0c5c7b520 .functor XOR 1, L_0x55d0c5c79490, L_0x55d0c5c7bc10, C4<0>, C4<0>;
L_0x55d0c5c7b5e0 .functor AND 1, L_0x55d0c5c7ba40, L_0x55d0c5c7bae0, C4<1>, C4<1>;
L_0x55d0c5c7b6f0 .functor AND 1, L_0x55d0c5c7ba40, L_0x55d0c5c7bc10, C4<1>, C4<1>;
L_0x55d0c5c7b7b0 .functor AND 1, L_0x55d0c5c7bae0, L_0x55d0c5c7bc10, C4<1>, C4<1>;
L_0x55d0c5c7b820 .functor OR 1, L_0x55d0c5c7b5e0, L_0x55d0c5c7b6f0, C4<0>, C4<0>;
L_0x55d0c5c7b930 .functor OR 1, L_0x55d0c5c7b7b0, L_0x55d0c5c7b820, C4<0>, C4<0>;
v0x55d0c4e69c50_0 .net "a", 0 0, L_0x55d0c5c7ba40;  1 drivers
v0x55d0c4e69d10_0 .net "b", 0 0, L_0x55d0c5c7bae0;  1 drivers
v0x55d0c4e6ec90_0 .net "ca", 0 0, L_0x55d0c5c7b930;  1 drivers
v0x55d0c4e6ed50_0 .net "cin", 0 0, L_0x55d0c5c7bc10;  1 drivers
v0x55d0c4e6e8b0_0 .net "sum", 0 0, L_0x55d0c5c7b520;  1 drivers
v0x55d0c4e6e9a0_0 .net "w1", 0 0, L_0x55d0c5c79490;  1 drivers
v0x55d0c4e69830_0 .net "w2", 0 0, L_0x55d0c5c7b5e0;  1 drivers
v0x55d0c4e698d0_0 .net "w3", 0 0, L_0x55d0c5c7b6f0;  1 drivers
v0x55d0c4e6d0b0_0 .net "w4", 0 0, L_0x55d0c5c7b7b0;  1 drivers
v0x55d0c4e6ccd0_0 .net "w5", 0 0, L_0x55d0c5c7b820;  1 drivers
S_0x55d0c4e6b4d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4e77590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c7bd40 .functor XOR 1, L_0x55d0c5c7c1e0, L_0x55d0c5c7c310, C4<0>, C4<0>;
L_0x55d0c5c7bdb0 .functor XOR 1, L_0x55d0c5c7bd40, L_0x55d0c5c7c440, C4<0>, C4<0>;
L_0x55d0c5c7be20 .functor AND 1, L_0x55d0c5c7c1e0, L_0x55d0c5c7c310, C4<1>, C4<1>;
L_0x55d0c5c7be90 .functor AND 1, L_0x55d0c5c7c1e0, L_0x55d0c5c7c440, C4<1>, C4<1>;
L_0x55d0c5c7bf50 .functor AND 1, L_0x55d0c5c7c310, L_0x55d0c5c7c440, C4<1>, C4<1>;
L_0x55d0c5c7bfc0 .functor OR 1, L_0x55d0c5c7be20, L_0x55d0c5c7be90, C4<0>, C4<0>;
L_0x55d0c5c7c0d0 .functor OR 1, L_0x55d0c5c7bf50, L_0x55d0c5c7bfc0, C4<0>, C4<0>;
v0x55d0c4e6b0f0_0 .net "a", 0 0, L_0x55d0c5c7c1e0;  1 drivers
v0x55d0c4e6b1b0_0 .net "b", 0 0, L_0x55d0c5c7c310;  1 drivers
v0x55d0c4e694b0_0 .net "ca", 0 0, L_0x55d0c5c7c0d0;  1 drivers
v0x55d0c4e69550_0 .net "cin", 0 0, L_0x55d0c5c7c440;  1 drivers
v0x55d0c4e61fd0_0 .net "sum", 0 0, L_0x55d0c5c7bdb0;  1 drivers
v0x55d0c4e62090_0 .net "w1", 0 0, L_0x55d0c5c7bd40;  1 drivers
v0x55d0c4e67010_0 .net "w2", 0 0, L_0x55d0c5c7be20;  1 drivers
v0x55d0c4e670b0_0 .net "w3", 0 0, L_0x55d0c5c7be90;  1 drivers
v0x55d0c4e66c30_0 .net "w4", 0 0, L_0x55d0c5c7bf50;  1 drivers
v0x55d0c4e61bb0_0 .net "w5", 0 0, L_0x55d0c5c7bfc0;  1 drivers
S_0x55d0c4e65430 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4e77590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c7c5b0 .functor XOR 1, L_0x55d0c5c7cb80, L_0x55d0c5c7ccb0, C4<0>, C4<0>;
L_0x55d0c5c7c620 .functor XOR 1, L_0x55d0c5c7c5b0, L_0x55d0c5c7ce30, C4<0>, C4<0>;
L_0x55d0c5c7c6e0 .functor AND 1, L_0x55d0c5c7cb80, L_0x55d0c5c7ccb0, C4<1>, C4<1>;
L_0x55d0c5c7c7f0 .functor AND 1, L_0x55d0c5c7cb80, L_0x55d0c5c7ce30, C4<1>, C4<1>;
L_0x55d0c5c7c8b0 .functor AND 1, L_0x55d0c5c7ccb0, L_0x55d0c5c7ce30, C4<1>, C4<1>;
L_0x55d0c5c7c920 .functor OR 1, L_0x55d0c5c7c6e0, L_0x55d0c5c7c7f0, C4<0>, C4<0>;
L_0x55d0c5c7ca70 .functor OR 1, L_0x55d0c5c7c8b0, L_0x55d0c5c7c920, C4<0>, C4<0>;
v0x55d0c4e65050_0 .net "a", 0 0, L_0x55d0c5c7cb80;  1 drivers
v0x55d0c4e650f0_0 .net "b", 0 0, L_0x55d0c5c7ccb0;  1 drivers
v0x55d0c4e63850_0 .net "ca", 0 0, L_0x55d0c5c7ca70;  1 drivers
v0x55d0c4e63920_0 .net "cin", 0 0, L_0x55d0c5c7ce30;  1 drivers
v0x55d0c4e63470_0 .net "sum", 0 0, L_0x55d0c5c7c620;  1 drivers
v0x55d0c4e63530_0 .net "w1", 0 0, L_0x55d0c5c7c5b0;  1 drivers
v0x55d0c4e61830_0 .net "w2", 0 0, L_0x55d0c5c7c6e0;  1 drivers
v0x55d0c4e618d0_0 .net "w3", 0 0, L_0x55d0c5c7c7f0;  1 drivers
v0x55d0c4e5f870_0 .net "w4", 0 0, L_0x55d0c5c7c8b0;  1 drivers
v0x55d0c4e594f0_0 .net "w5", 0 0, L_0x55d0c5c7c920;  1 drivers
S_0x55d0c4e5e530 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4e77590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c7cf60 .functor XOR 1, L_0x55d0c5c7d400, L_0x55d0c5c7d620, C4<0>, C4<0>;
L_0x55d0c5c7cfd0 .functor XOR 1, L_0x55d0c5c7cf60, L_0x55d0c5c7d7e0, C4<0>, C4<0>;
L_0x55d0c5c7d040 .functor AND 1, L_0x55d0c5c7d400, L_0x55d0c5c7d620, C4<1>, C4<1>;
L_0x55d0c5c7d0b0 .functor AND 1, L_0x55d0c5c7d400, L_0x55d0c5c7d7e0, C4<1>, C4<1>;
L_0x55d0c5c7d170 .functor AND 1, L_0x55d0c5c7d620, L_0x55d0c5c7d7e0, C4<1>, C4<1>;
L_0x55d0c5c7d1e0 .functor OR 1, L_0x55d0c5c7d040, L_0x55d0c5c7d0b0, C4<0>, C4<0>;
L_0x55d0c5c7d2f0 .functor OR 1, L_0x55d0c5c7d170, L_0x55d0c5c7d1e0, C4<0>, C4<0>;
v0x55d0c4e5e150_0 .net "a", 0 0, L_0x55d0c5c7d400;  1 drivers
v0x55d0c4e5e210_0 .net "b", 0 0, L_0x55d0c5c7d620;  1 drivers
v0x55d0c4e590d0_0 .net "ca", 0 0, L_0x55d0c5c7d2f0;  1 drivers
v0x55d0c4e591a0_0 .net "cin", 0 0, L_0x55d0c5c7d7e0;  1 drivers
v0x55d0c4e5c950_0 .net "sum", 0 0, L_0x55d0c5c7cfd0;  1 drivers
v0x55d0c4e5ca10_0 .net "w1", 0 0, L_0x55d0c5c7cf60;  1 drivers
v0x55d0c4e5c570_0 .net "w2", 0 0, L_0x55d0c5c7d040;  1 drivers
v0x55d0c4e5c630_0 .net "w3", 0 0, L_0x55d0c5c7d0b0;  1 drivers
v0x55d0c4e5ad70_0 .net "w4", 0 0, L_0x55d0c5c7d170;  1 drivers
v0x55d0c4e5a990_0 .net "w5", 0 0, L_0x55d0c5c7d1e0;  1 drivers
S_0x55d0c4e564d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4e78d90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e3c430_0 .net "a", 3 0, L_0x55d0c5c804b0;  1 drivers
v0x55d0c4e3c530_0 .net "b", 3 0, L_0x55d0c5c805a0;  1 drivers
v0x55d0c4e373b0_0 .net "ca", 3 0, L_0x55d0c5c80340;  1 drivers
v0x55d0c4e374a0_0 .net "cin", 3 0, L_0x55d0c5c80690;  1 drivers
v0x55d0c4e3ac30_0 .net "sum", 3 0, L_0x55d0c5c802a0;  1 drivers
L_0x55d0c5c7e2d0 .part L_0x55d0c5c804b0, 0, 1;
L_0x55d0c5c7e400 .part L_0x55d0c5c805a0, 0, 1;
L_0x55d0c5c7e530 .part L_0x55d0c5c80690, 0, 1;
L_0x55d0c5c7eb50 .part L_0x55d0c5c804b0, 1, 1;
L_0x55d0c5c7ec80 .part L_0x55d0c5c805a0, 1, 1;
L_0x55d0c5c7edb0 .part L_0x55d0c5c80690, 1, 1;
L_0x55d0c5c7f470 .part L_0x55d0c5c804b0, 2, 1;
L_0x55d0c5c7f5a0 .part L_0x55d0c5c805a0, 2, 1;
L_0x55d0c5c7f720 .part L_0x55d0c5c80690, 2, 1;
L_0x55d0c5c7fcf0 .part L_0x55d0c5c804b0, 3, 1;
L_0x55d0c5c7feb0 .part L_0x55d0c5c805a0, 3, 1;
L_0x55d0c5c80070 .part L_0x55d0c5c80690, 3, 1;
L_0x55d0c5c802a0 .concat8 [ 1 1 1 1], L_0x55d0c5c7de00, L_0x55d0c5c7e6d0, L_0x55d0c5c7ef50, L_0x55d0c5c7f8c0;
L_0x55d0c5c80340 .concat8 [ 1 1 1 1], L_0x55d0c5c7e1c0, L_0x55d0c5c7ea40, L_0x55d0c5c7f360, L_0x55d0c5c7fbe0;
S_0x55d0c4e51450 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4e564d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c7d9a0 .functor XOR 1, L_0x55d0c5c7e2d0, L_0x55d0c5c7e400, C4<0>, C4<0>;
L_0x55d0c5c7de00 .functor XOR 1, L_0x55d0c5c7d9a0, L_0x55d0c5c7e530, C4<0>, C4<0>;
L_0x55d0c5c7dec0 .functor AND 1, L_0x55d0c5c7e2d0, L_0x55d0c5c7e400, C4<1>, C4<1>;
L_0x55d0c5c7dfd0 .functor AND 1, L_0x55d0c5c7e2d0, L_0x55d0c5c7e530, C4<1>, C4<1>;
L_0x55d0c5c7e040 .functor AND 1, L_0x55d0c5c7e400, L_0x55d0c5c7e530, C4<1>, C4<1>;
L_0x55d0c5c7e0b0 .functor OR 1, L_0x55d0c5c7dec0, L_0x55d0c5c7dfd0, C4<0>, C4<0>;
L_0x55d0c5c7e1c0 .functor OR 1, L_0x55d0c5c7e040, L_0x55d0c5c7e0b0, C4<0>, C4<0>;
v0x55d0c4e54cd0_0 .net "a", 0 0, L_0x55d0c5c7e2d0;  1 drivers
v0x55d0c4e54d70_0 .net "b", 0 0, L_0x55d0c5c7e400;  1 drivers
v0x55d0c4e548f0_0 .net "ca", 0 0, L_0x55d0c5c7e1c0;  1 drivers
v0x55d0c4e549c0_0 .net "cin", 0 0, L_0x55d0c5c7e530;  1 drivers
v0x55d0c4e530f0_0 .net "sum", 0 0, L_0x55d0c5c7de00;  1 drivers
v0x55d0c4e52d10_0 .net "w1", 0 0, L_0x55d0c5c7d9a0;  1 drivers
v0x55d0c4e52dd0_0 .net "w2", 0 0, L_0x55d0c5c7dec0;  1 drivers
v0x55d0c4e510d0_0 .net "w3", 0 0, L_0x55d0c5c7dfd0;  1 drivers
v0x55d0c4e51170_0 .net "w4", 0 0, L_0x55d0c5c7e040;  1 drivers
v0x55d0c4e4ef80_0 .net "w5", 0 0, L_0x55d0c5c7e0b0;  1 drivers
S_0x55d0c4e47f30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4e564d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c7e660 .functor XOR 1, L_0x55d0c5c7eb50, L_0x55d0c5c7ec80, C4<0>, C4<0>;
L_0x55d0c5c7e6d0 .functor XOR 1, L_0x55d0c5c7e660, L_0x55d0c5c7edb0, C4<0>, C4<0>;
L_0x55d0c5c7e740 .functor AND 1, L_0x55d0c5c7eb50, L_0x55d0c5c7ec80, C4<1>, C4<1>;
L_0x55d0c5c7e800 .functor AND 1, L_0x55d0c5c7eb50, L_0x55d0c5c7edb0, C4<1>, C4<1>;
L_0x55d0c5c7e8c0 .functor AND 1, L_0x55d0c5c7ec80, L_0x55d0c5c7edb0, C4<1>, C4<1>;
L_0x55d0c5c7e930 .functor OR 1, L_0x55d0c5c7e740, L_0x55d0c5c7e800, C4<0>, C4<0>;
L_0x55d0c5c7ea40 .functor OR 1, L_0x55d0c5c7e8c0, L_0x55d0c5c7e930, C4<0>, C4<0>;
v0x55d0c4e4cf70_0 .net "a", 0 0, L_0x55d0c5c7eb50;  1 drivers
v0x55d0c4e4d030_0 .net "b", 0 0, L_0x55d0c5c7ec80;  1 drivers
v0x55d0c4e4cb90_0 .net "ca", 0 0, L_0x55d0c5c7ea40;  1 drivers
v0x55d0c4e4cc60_0 .net "cin", 0 0, L_0x55d0c5c7edb0;  1 drivers
v0x55d0c4e47b10_0 .net "sum", 0 0, L_0x55d0c5c7e6d0;  1 drivers
v0x55d0c4e4b390_0 .net "w1", 0 0, L_0x55d0c5c7e660;  1 drivers
v0x55d0c4e4b450_0 .net "w2", 0 0, L_0x55d0c5c7e740;  1 drivers
v0x55d0c4e4afb0_0 .net "w3", 0 0, L_0x55d0c5c7e800;  1 drivers
v0x55d0c4e4b070_0 .net "w4", 0 0, L_0x55d0c5c7e8c0;  1 drivers
v0x55d0c4e497b0_0 .net "w5", 0 0, L_0x55d0c5c7e930;  1 drivers
S_0x55d0c4e493d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4e564d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c7eee0 .functor XOR 1, L_0x55d0c5c7f470, L_0x55d0c5c7f5a0, C4<0>, C4<0>;
L_0x55d0c5c7ef50 .functor XOR 1, L_0x55d0c5c7eee0, L_0x55d0c5c7f720, C4<0>, C4<0>;
L_0x55d0c5c7f010 .functor AND 1, L_0x55d0c5c7f470, L_0x55d0c5c7f5a0, C4<1>, C4<1>;
L_0x55d0c5c7f120 .functor AND 1, L_0x55d0c5c7f470, L_0x55d0c5c7f720, C4<1>, C4<1>;
L_0x55d0c5c7f1e0 .functor AND 1, L_0x55d0c5c7f5a0, L_0x55d0c5c7f720, C4<1>, C4<1>;
L_0x55d0c5c7f250 .functor OR 1, L_0x55d0c5c7f010, L_0x55d0c5c7f120, C4<0>, C4<0>;
L_0x55d0c5c7f360 .functor OR 1, L_0x55d0c5c7f1e0, L_0x55d0c5c7f250, C4<0>, C4<0>;
v0x55d0c4e47790_0 .net "a", 0 0, L_0x55d0c5c7f470;  1 drivers
v0x55d0c4e47830_0 .net "b", 0 0, L_0x55d0c5c7f5a0;  1 drivers
v0x55d0c4e402b0_0 .net "ca", 0 0, L_0x55d0c5c7f360;  1 drivers
v0x55d0c4e40380_0 .net "cin", 0 0, L_0x55d0c5c7f720;  1 drivers
v0x55d0c4e452f0_0 .net "sum", 0 0, L_0x55d0c5c7ef50;  1 drivers
v0x55d0c4e44f10_0 .net "w1", 0 0, L_0x55d0c5c7eee0;  1 drivers
v0x55d0c4e44fd0_0 .net "w2", 0 0, L_0x55d0c5c7f010;  1 drivers
v0x55d0c4e3fe90_0 .net "w3", 0 0, L_0x55d0c5c7f120;  1 drivers
v0x55d0c4e3ff30_0 .net "w4", 0 0, L_0x55d0c5c7f1e0;  1 drivers
v0x55d0c4e43710_0 .net "w5", 0 0, L_0x55d0c5c7f250;  1 drivers
S_0x55d0c4e43330 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4e564d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c7f850 .functor XOR 1, L_0x55d0c5c7fcf0, L_0x55d0c5c7feb0, C4<0>, C4<0>;
L_0x55d0c5c7f8c0 .functor XOR 1, L_0x55d0c5c7f850, L_0x55d0c5c80070, C4<0>, C4<0>;
L_0x55d0c5c7f930 .functor AND 1, L_0x55d0c5c7fcf0, L_0x55d0c5c7feb0, C4<1>, C4<1>;
L_0x55d0c5c7f9a0 .functor AND 1, L_0x55d0c5c7fcf0, L_0x55d0c5c80070, C4<1>, C4<1>;
L_0x55d0c5c7fa60 .functor AND 1, L_0x55d0c5c7feb0, L_0x55d0c5c80070, C4<1>, C4<1>;
L_0x55d0c5c7fad0 .functor OR 1, L_0x55d0c5c7f930, L_0x55d0c5c7f9a0, C4<0>, C4<0>;
L_0x55d0c5c7fbe0 .functor OR 1, L_0x55d0c5c7fa60, L_0x55d0c5c7fad0, C4<0>, C4<0>;
v0x55d0c4e41b30_0 .net "a", 0 0, L_0x55d0c5c7fcf0;  1 drivers
v0x55d0c4e41bf0_0 .net "b", 0 0, L_0x55d0c5c7feb0;  1 drivers
v0x55d0c4e41750_0 .net "ca", 0 0, L_0x55d0c5c7fbe0;  1 drivers
v0x55d0c4e41820_0 .net "cin", 0 0, L_0x55d0c5c80070;  1 drivers
v0x55d0c4e3fb10_0 .net "sum", 0 0, L_0x55d0c5c7f8c0;  1 drivers
v0x55d0c4e3db50_0 .net "w1", 0 0, L_0x55d0c5c7f850;  1 drivers
v0x55d0c4e3dc10_0 .net "w2", 0 0, L_0x55d0c5c7f930;  1 drivers
v0x55d0c4e377d0_0 .net "w3", 0 0, L_0x55d0c5c7f9a0;  1 drivers
v0x55d0c4e37890_0 .net "w4", 0 0, L_0x55d0c5c7fa60;  1 drivers
v0x55d0c4e3c810_0 .net "w5", 0 0, L_0x55d0c5c7fad0;  1 drivers
S_0x55d0c4e37030 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4e79170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4dfcf10_0 .net "a", 7 0, L_0x55d0c5c86150;  1 drivers
v0x55d0c4dfcff0_0 .net "b", 7 0, L_0x55d0c5c86240;  1 drivers
v0x55d0c4dfb2d0_0 .net "ca", 7 0, L_0x55d0c5c85fc0;  1 drivers
v0x55d0c4dfb3a0_0 .net "cin", 7 0, L_0x55d0c5c86330;  1 drivers
v0x55d0c4df9310_0 .net "sum", 7 0, L_0x55d0c5c85e80;  1 drivers
L_0x55d0c5c832e0 .part L_0x55d0c5c86150, 0, 4;
L_0x55d0c5c83380 .part L_0x55d0c5c86240, 0, 4;
L_0x55d0c5c83420 .part L_0x55d0c5c86330, 0, 4;
L_0x55d0c5c85b70 .part L_0x55d0c5c86150, 4, 4;
L_0x55d0c5c85c60 .part L_0x55d0c5c86240, 4, 4;
L_0x55d0c5c85d50 .part L_0x55d0c5c86330, 4, 4;
L_0x55d0c5c85e80 .concat8 [ 4 4 0 0], L_0x55d0c5c830d0, L_0x55d0c5c85960;
L_0x55d0c5c85fc0 .concat8 [ 4 4 0 0], L_0x55d0c5c83170, L_0x55d0c5c85a00;
S_0x55d0c4e2fb50 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4e37030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e14cb0_0 .net "a", 3 0, L_0x55d0c5c832e0;  1 drivers
v0x55d0c4e14db0_0 .net "b", 3 0, L_0x55d0c5c83380;  1 drivers
v0x55d0c4e19cf0_0 .net "ca", 3 0, L_0x55d0c5c83170;  1 drivers
v0x55d0c4e19de0_0 .net "cin", 3 0, L_0x55d0c5c83420;  1 drivers
v0x55d0c4e19910_0 .net "sum", 3 0, L_0x55d0c5c830d0;  1 drivers
L_0x55d0c5c81150 .part L_0x55d0c5c832e0, 0, 1;
L_0x55d0c5c81280 .part L_0x55d0c5c83380, 0, 1;
L_0x55d0c5c813b0 .part L_0x55d0c5c83420, 0, 1;
L_0x55d0c5c81980 .part L_0x55d0c5c832e0, 1, 1;
L_0x55d0c5c81ab0 .part L_0x55d0c5c83380, 1, 1;
L_0x55d0c5c81be0 .part L_0x55d0c5c83420, 1, 1;
L_0x55d0c5c822a0 .part L_0x55d0c5c832e0, 2, 1;
L_0x55d0c5c823d0 .part L_0x55d0c5c83380, 2, 1;
L_0x55d0c5c82550 .part L_0x55d0c5c83420, 2, 1;
L_0x55d0c5c82b20 .part L_0x55d0c5c832e0, 3, 1;
L_0x55d0c5c82ce0 .part L_0x55d0c5c83380, 3, 1;
L_0x55d0c5c82ea0 .part L_0x55d0c5c83420, 3, 1;
L_0x55d0c5c830d0 .concat8 [ 1 1 1 1], L_0x55d0c5c80c30, L_0x55d0c5c81550, L_0x55d0c5c81d80, L_0x55d0c5c826f0;
L_0x55d0c5c83170 .concat8 [ 1 1 1 1], L_0x55d0c5c81040, L_0x55d0c5c81870, L_0x55d0c5c82190, L_0x55d0c5c82a10;
S_0x55d0c4e34b90 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4e2fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c80230 .functor XOR 1, L_0x55d0c5c81150, L_0x55d0c5c81280, C4<0>, C4<0>;
L_0x55d0c5c80c30 .functor XOR 1, L_0x55d0c5c80230, L_0x55d0c5c813b0, C4<0>, C4<0>;
L_0x55d0c5c80cf0 .functor AND 1, L_0x55d0c5c81150, L_0x55d0c5c81280, C4<1>, C4<1>;
L_0x55d0c5c80e00 .functor AND 1, L_0x55d0c5c81150, L_0x55d0c5c813b0, C4<1>, C4<1>;
L_0x55d0c5c80ec0 .functor AND 1, L_0x55d0c5c81280, L_0x55d0c5c813b0, C4<1>, C4<1>;
L_0x55d0c5c80f30 .functor OR 1, L_0x55d0c5c80cf0, L_0x55d0c5c80e00, C4<0>, C4<0>;
L_0x55d0c5c81040 .functor OR 1, L_0x55d0c5c80ec0, L_0x55d0c5c80f30, C4<0>, C4<0>;
v0x55d0c4e347b0_0 .net "a", 0 0, L_0x55d0c5c81150;  1 drivers
v0x55d0c4e34850_0 .net "b", 0 0, L_0x55d0c5c81280;  1 drivers
v0x55d0c4e2f730_0 .net "ca", 0 0, L_0x55d0c5c81040;  1 drivers
v0x55d0c4e2f800_0 .net "cin", 0 0, L_0x55d0c5c813b0;  1 drivers
v0x55d0c4e32fb0_0 .net "sum", 0 0, L_0x55d0c5c80c30;  1 drivers
v0x55d0c4e32bd0_0 .net "w1", 0 0, L_0x55d0c5c80230;  1 drivers
v0x55d0c4e32c90_0 .net "w2", 0 0, L_0x55d0c5c80cf0;  1 drivers
v0x55d0c4e313d0_0 .net "w3", 0 0, L_0x55d0c5c80e00;  1 drivers
v0x55d0c4e31470_0 .net "w4", 0 0, L_0x55d0c5c80ec0;  1 drivers
v0x55d0c4e30ff0_0 .net "w5", 0 0, L_0x55d0c5c80f30;  1 drivers
S_0x55d0c4e2f3b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4e2fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c814e0 .functor XOR 1, L_0x55d0c5c81980, L_0x55d0c5c81ab0, C4<0>, C4<0>;
L_0x55d0c5c81550 .functor XOR 1, L_0x55d0c5c814e0, L_0x55d0c5c81be0, C4<0>, C4<0>;
L_0x55d0c5c815c0 .functor AND 1, L_0x55d0c5c81980, L_0x55d0c5c81ab0, C4<1>, C4<1>;
L_0x55d0c5c81630 .functor AND 1, L_0x55d0c5c81980, L_0x55d0c5c81be0, C4<1>, C4<1>;
L_0x55d0c5c816f0 .functor AND 1, L_0x55d0c5c81ab0, L_0x55d0c5c81be0, C4<1>, C4<1>;
L_0x55d0c5c81760 .functor OR 1, L_0x55d0c5c815c0, L_0x55d0c5c81630, C4<0>, C4<0>;
L_0x55d0c5c81870 .functor OR 1, L_0x55d0c5c816f0, L_0x55d0c5c81760, C4<0>, C4<0>;
v0x55d0c4e2d1d0_0 .net "a", 0 0, L_0x55d0c5c81980;  1 drivers
v0x55d0c4e2d290_0 .net "b", 0 0, L_0x55d0c5c81ab0;  1 drivers
v0x55d0c4e25410_0 .net "ca", 0 0, L_0x55d0c5c81870;  1 drivers
v0x55d0c4e254e0_0 .net "cin", 0 0, L_0x55d0c5c81be0;  1 drivers
v0x55d0c4e2a450_0 .net "sum", 0 0, L_0x55d0c5c81550;  1 drivers
v0x55d0c4e2a070_0 .net "w1", 0 0, L_0x55d0c5c814e0;  1 drivers
v0x55d0c4e2a130_0 .net "w2", 0 0, L_0x55d0c5c815c0;  1 drivers
v0x55d0c4e24ff0_0 .net "w3", 0 0, L_0x55d0c5c81630;  1 drivers
v0x55d0c4e250b0_0 .net "w4", 0 0, L_0x55d0c5c816f0;  1 drivers
v0x55d0c4e28870_0 .net "w5", 0 0, L_0x55d0c5c81760;  1 drivers
S_0x55d0c4e28490 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4e2fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c81d10 .functor XOR 1, L_0x55d0c5c822a0, L_0x55d0c5c823d0, C4<0>, C4<0>;
L_0x55d0c5c81d80 .functor XOR 1, L_0x55d0c5c81d10, L_0x55d0c5c82550, C4<0>, C4<0>;
L_0x55d0c5c81e40 .functor AND 1, L_0x55d0c5c822a0, L_0x55d0c5c823d0, C4<1>, C4<1>;
L_0x55d0c5c81f50 .functor AND 1, L_0x55d0c5c822a0, L_0x55d0c5c82550, C4<1>, C4<1>;
L_0x55d0c5c82010 .functor AND 1, L_0x55d0c5c823d0, L_0x55d0c5c82550, C4<1>, C4<1>;
L_0x55d0c5c82080 .functor OR 1, L_0x55d0c5c81e40, L_0x55d0c5c81f50, C4<0>, C4<0>;
L_0x55d0c5c82190 .functor OR 1, L_0x55d0c5c82010, L_0x55d0c5c82080, C4<0>, C4<0>;
v0x55d0c4e26c90_0 .net "a", 0 0, L_0x55d0c5c822a0;  1 drivers
v0x55d0c4e26d30_0 .net "b", 0 0, L_0x55d0c5c823d0;  1 drivers
v0x55d0c4e268b0_0 .net "ca", 0 0, L_0x55d0c5c82190;  1 drivers
v0x55d0c4e26980_0 .net "cin", 0 0, L_0x55d0c5c82550;  1 drivers
v0x55d0c4e24c70_0 .net "sum", 0 0, L_0x55d0c5c81d80;  1 drivers
v0x55d0c4e1d790_0 .net "w1", 0 0, L_0x55d0c5c81d10;  1 drivers
v0x55d0c4e1d850_0 .net "w2", 0 0, L_0x55d0c5c81e40;  1 drivers
v0x55d0c4e227d0_0 .net "w3", 0 0, L_0x55d0c5c81f50;  1 drivers
v0x55d0c4e22870_0 .net "w4", 0 0, L_0x55d0c5c82010;  1 drivers
v0x55d0c4e223f0_0 .net "w5", 0 0, L_0x55d0c5c82080;  1 drivers
S_0x55d0c4e1d370 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4e2fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c82680 .functor XOR 1, L_0x55d0c5c82b20, L_0x55d0c5c82ce0, C4<0>, C4<0>;
L_0x55d0c5c826f0 .functor XOR 1, L_0x55d0c5c82680, L_0x55d0c5c82ea0, C4<0>, C4<0>;
L_0x55d0c5c82760 .functor AND 1, L_0x55d0c5c82b20, L_0x55d0c5c82ce0, C4<1>, C4<1>;
L_0x55d0c5c827d0 .functor AND 1, L_0x55d0c5c82b20, L_0x55d0c5c82ea0, C4<1>, C4<1>;
L_0x55d0c5c82890 .functor AND 1, L_0x55d0c5c82ce0, L_0x55d0c5c82ea0, C4<1>, C4<1>;
L_0x55d0c5c82900 .functor OR 1, L_0x55d0c5c82760, L_0x55d0c5c827d0, C4<0>, C4<0>;
L_0x55d0c5c82a10 .functor OR 1, L_0x55d0c5c82890, L_0x55d0c5c82900, C4<0>, C4<0>;
v0x55d0c4e20bf0_0 .net "a", 0 0, L_0x55d0c5c82b20;  1 drivers
v0x55d0c4e20cb0_0 .net "b", 0 0, L_0x55d0c5c82ce0;  1 drivers
v0x55d0c4e20810_0 .net "ca", 0 0, L_0x55d0c5c82a10;  1 drivers
v0x55d0c4e208e0_0 .net "cin", 0 0, L_0x55d0c5c82ea0;  1 drivers
v0x55d0c4e1f010_0 .net "sum", 0 0, L_0x55d0c5c826f0;  1 drivers
v0x55d0c4e1ec30_0 .net "w1", 0 0, L_0x55d0c5c82680;  1 drivers
v0x55d0c4e1ecf0_0 .net "w2", 0 0, L_0x55d0c5c82760;  1 drivers
v0x55d0c4e1cff0_0 .net "w3", 0 0, L_0x55d0c5c827d0;  1 drivers
v0x55d0c4e1d0b0_0 .net "w4", 0 0, L_0x55d0c5c82890;  1 drivers
v0x55d0c4e1b030_0 .net "w5", 0 0, L_0x55d0c5c82900;  1 drivers
S_0x55d0c4e14890 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4e37030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4dfeed0_0 .net "a", 3 0, L_0x55d0c5c85b70;  1 drivers
v0x55d0c4dfefd0_0 .net "b", 3 0, L_0x55d0c5c85c60;  1 drivers
v0x55d0c4dfeaf0_0 .net "ca", 3 0, L_0x55d0c5c85a00;  1 drivers
v0x55d0c4dfebe0_0 .net "cin", 3 0, L_0x55d0c5c85d50;  1 drivers
v0x55d0c4dfd2f0_0 .net "sum", 3 0, L_0x55d0c5c85960;  1 drivers
L_0x55d0c5c839e0 .part L_0x55d0c5c85b70, 0, 1;
L_0x55d0c5c83b10 .part L_0x55d0c5c85c60, 0, 1;
L_0x55d0c5c83c40 .part L_0x55d0c5c85d50, 0, 1;
L_0x55d0c5c84210 .part L_0x55d0c5c85b70, 1, 1;
L_0x55d0c5c84340 .part L_0x55d0c5c85c60, 1, 1;
L_0x55d0c5c84470 .part L_0x55d0c5c85d50, 1, 1;
L_0x55d0c5c84b30 .part L_0x55d0c5c85b70, 2, 1;
L_0x55d0c5c84c60 .part L_0x55d0c5c85c60, 2, 1;
L_0x55d0c5c84de0 .part L_0x55d0c5c85d50, 2, 1;
L_0x55d0c5c853b0 .part L_0x55d0c5c85b70, 3, 1;
L_0x55d0c5c85570 .part L_0x55d0c5c85c60, 3, 1;
L_0x55d0c5c85730 .part L_0x55d0c5c85d50, 3, 1;
L_0x55d0c5c85960 .concat8 [ 1 1 1 1], L_0x55d0c5c834c0, L_0x55d0c5c83de0, L_0x55d0c5c84610, L_0x55d0c5c84f80;
L_0x55d0c5c85a00 .concat8 [ 1 1 1 1], L_0x55d0c5c838d0, L_0x55d0c5c84100, L_0x55d0c5c84a20, L_0x55d0c5c852a0;
S_0x55d0c4e18110 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4e14890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c83060 .functor XOR 1, L_0x55d0c5c839e0, L_0x55d0c5c83b10, C4<0>, C4<0>;
L_0x55d0c5c834c0 .functor XOR 1, L_0x55d0c5c83060, L_0x55d0c5c83c40, C4<0>, C4<0>;
L_0x55d0c5c83580 .functor AND 1, L_0x55d0c5c839e0, L_0x55d0c5c83b10, C4<1>, C4<1>;
L_0x55d0c5c83690 .functor AND 1, L_0x55d0c5c839e0, L_0x55d0c5c83c40, C4<1>, C4<1>;
L_0x55d0c5c83750 .functor AND 1, L_0x55d0c5c83b10, L_0x55d0c5c83c40, C4<1>, C4<1>;
L_0x55d0c5c837c0 .functor OR 1, L_0x55d0c5c83580, L_0x55d0c5c83690, C4<0>, C4<0>;
L_0x55d0c5c838d0 .functor OR 1, L_0x55d0c5c83750, L_0x55d0c5c837c0, C4<0>, C4<0>;
v0x55d0c4e17d30_0 .net "a", 0 0, L_0x55d0c5c839e0;  1 drivers
v0x55d0c4e17dd0_0 .net "b", 0 0, L_0x55d0c5c83b10;  1 drivers
v0x55d0c4e16530_0 .net "ca", 0 0, L_0x55d0c5c838d0;  1 drivers
v0x55d0c4e16600_0 .net "cin", 0 0, L_0x55d0c5c83c40;  1 drivers
v0x55d0c4e16150_0 .net "sum", 0 0, L_0x55d0c5c834c0;  1 drivers
v0x55d0c4e14510_0 .net "w1", 0 0, L_0x55d0c5c83060;  1 drivers
v0x55d0c4e145d0_0 .net "w2", 0 0, L_0x55d0c5c83580;  1 drivers
v0x55d0c4e0d030_0 .net "w3", 0 0, L_0x55d0c5c83690;  1 drivers
v0x55d0c4e0d0d0_0 .net "w4", 0 0, L_0x55d0c5c83750;  1 drivers
v0x55d0c4e12070_0 .net "w5", 0 0, L_0x55d0c5c837c0;  1 drivers
S_0x55d0c4e11c90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4e14890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c83d70 .functor XOR 1, L_0x55d0c5c84210, L_0x55d0c5c84340, C4<0>, C4<0>;
L_0x55d0c5c83de0 .functor XOR 1, L_0x55d0c5c83d70, L_0x55d0c5c84470, C4<0>, C4<0>;
L_0x55d0c5c83e50 .functor AND 1, L_0x55d0c5c84210, L_0x55d0c5c84340, C4<1>, C4<1>;
L_0x55d0c5c83ec0 .functor AND 1, L_0x55d0c5c84210, L_0x55d0c5c84470, C4<1>, C4<1>;
L_0x55d0c5c83f80 .functor AND 1, L_0x55d0c5c84340, L_0x55d0c5c84470, C4<1>, C4<1>;
L_0x55d0c5c83ff0 .functor OR 1, L_0x55d0c5c83e50, L_0x55d0c5c83ec0, C4<0>, C4<0>;
L_0x55d0c5c84100 .functor OR 1, L_0x55d0c5c83f80, L_0x55d0c5c83ff0, C4<0>, C4<0>;
v0x55d0c4e0cc10_0 .net "a", 0 0, L_0x55d0c5c84210;  1 drivers
v0x55d0c4e0ccd0_0 .net "b", 0 0, L_0x55d0c5c84340;  1 drivers
v0x55d0c4e10490_0 .net "ca", 0 0, L_0x55d0c5c84100;  1 drivers
v0x55d0c4e10560_0 .net "cin", 0 0, L_0x55d0c5c84470;  1 drivers
v0x55d0c4e100b0_0 .net "sum", 0 0, L_0x55d0c5c83de0;  1 drivers
v0x55d0c4e0e8b0_0 .net "w1", 0 0, L_0x55d0c5c83d70;  1 drivers
v0x55d0c4e0e970_0 .net "w2", 0 0, L_0x55d0c5c83e50;  1 drivers
v0x55d0c4e0e4d0_0 .net "w3", 0 0, L_0x55d0c5c83ec0;  1 drivers
v0x55d0c4e0e590_0 .net "w4", 0 0, L_0x55d0c5c83f80;  1 drivers
v0x55d0c4e0c890_0 .net "w5", 0 0, L_0x55d0c5c83ff0;  1 drivers
S_0x55d0c4e0a740 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4e14890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c845a0 .functor XOR 1, L_0x55d0c5c84b30, L_0x55d0c5c84c60, C4<0>, C4<0>;
L_0x55d0c5c84610 .functor XOR 1, L_0x55d0c5c845a0, L_0x55d0c5c84de0, C4<0>, C4<0>;
L_0x55d0c5c846d0 .functor AND 1, L_0x55d0c5c84b30, L_0x55d0c5c84c60, C4<1>, C4<1>;
L_0x55d0c5c847e0 .functor AND 1, L_0x55d0c5c84b30, L_0x55d0c5c84de0, C4<1>, C4<1>;
L_0x55d0c5c848a0 .functor AND 1, L_0x55d0c5c84c60, L_0x55d0c5c84de0, C4<1>, C4<1>;
L_0x55d0c5c84910 .functor OR 1, L_0x55d0c5c846d0, L_0x55d0c5c847e0, C4<0>, C4<0>;
L_0x55d0c5c84a20 .functor OR 1, L_0x55d0c5c848a0, L_0x55d0c5c84910, C4<0>, C4<0>;
v0x55d0c4e036f0_0 .net "a", 0 0, L_0x55d0c5c84b30;  1 drivers
v0x55d0c4e03790_0 .net "b", 0 0, L_0x55d0c5c84c60;  1 drivers
v0x55d0c4e08730_0 .net "ca", 0 0, L_0x55d0c5c84a20;  1 drivers
v0x55d0c4e08800_0 .net "cin", 0 0, L_0x55d0c5c84de0;  1 drivers
v0x55d0c4e08350_0 .net "sum", 0 0, L_0x55d0c5c84610;  1 drivers
v0x55d0c4e032d0_0 .net "w1", 0 0, L_0x55d0c5c845a0;  1 drivers
v0x55d0c4e03390_0 .net "w2", 0 0, L_0x55d0c5c846d0;  1 drivers
v0x55d0c4e06b50_0 .net "w3", 0 0, L_0x55d0c5c847e0;  1 drivers
v0x55d0c4e06bf0_0 .net "w4", 0 0, L_0x55d0c5c848a0;  1 drivers
v0x55d0c4e06770_0 .net "w5", 0 0, L_0x55d0c5c84910;  1 drivers
S_0x55d0c4e04f70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4e14890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c84f10 .functor XOR 1, L_0x55d0c5c853b0, L_0x55d0c5c85570, C4<0>, C4<0>;
L_0x55d0c5c84f80 .functor XOR 1, L_0x55d0c5c84f10, L_0x55d0c5c85730, C4<0>, C4<0>;
L_0x55d0c5c84ff0 .functor AND 1, L_0x55d0c5c853b0, L_0x55d0c5c85570, C4<1>, C4<1>;
L_0x55d0c5c85060 .functor AND 1, L_0x55d0c5c853b0, L_0x55d0c5c85730, C4<1>, C4<1>;
L_0x55d0c5c85120 .functor AND 1, L_0x55d0c5c85570, L_0x55d0c5c85730, C4<1>, C4<1>;
L_0x55d0c5c85190 .functor OR 1, L_0x55d0c5c84ff0, L_0x55d0c5c85060, C4<0>, C4<0>;
L_0x55d0c5c852a0 .functor OR 1, L_0x55d0c5c85120, L_0x55d0c5c85190, C4<0>, C4<0>;
v0x55d0c4e04b90_0 .net "a", 0 0, L_0x55d0c5c853b0;  1 drivers
v0x55d0c4e04c50_0 .net "b", 0 0, L_0x55d0c5c85570;  1 drivers
v0x55d0c4e02f50_0 .net "ca", 0 0, L_0x55d0c5c852a0;  1 drivers
v0x55d0c4e03020_0 .net "cin", 0 0, L_0x55d0c5c85730;  1 drivers
v0x55d0c4dfba70_0 .net "sum", 0 0, L_0x55d0c5c84f80;  1 drivers
v0x55d0c4e00ab0_0 .net "w1", 0 0, L_0x55d0c5c84f10;  1 drivers
v0x55d0c4e00b70_0 .net "w2", 0 0, L_0x55d0c5c84ff0;  1 drivers
v0x55d0c4e006d0_0 .net "w3", 0 0, L_0x55d0c5c85060;  1 drivers
v0x55d0c4e00790_0 .net "w4", 0 0, L_0x55d0c5c85120;  1 drivers
v0x55d0c4dfb650_0 .net "w5", 0 0, L_0x55d0c5c85190;  1 drivers
S_0x55d0c4df2b70 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4e758f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4d715e0_0 .net "a", 15 0, L_0x55d0c5c91e10;  1 drivers
v0x55d0c4d716c0_0 .net "b", 15 0, L_0x55d0c5c91f00;  1 drivers
v0x55d0c4d76620_0 .net "ca", 15 0, L_0x55d0c5c91c80;  1 drivers
v0x55d0c4d766f0_0 .net "cin", 15 0, L_0x55d0c5c91ff0;  1 drivers
v0x55d0c4d76240_0 .net "sum", 15 0, L_0x55d0c5c91b40;  1 drivers
L_0x55d0c5c8bfb0 .part L_0x55d0c5c91e10, 0, 8;
L_0x55d0c5c8c050 .part L_0x55d0c5c91f00, 0, 8;
L_0x55d0c5c8c0f0 .part L_0x55d0c5c91ff0, 0, 8;
L_0x55d0c5c91870 .part L_0x55d0c5c91e10, 8, 8;
L_0x55d0c5c91960 .part L_0x55d0c5c91f00, 8, 8;
L_0x55d0c5c91a50 .part L_0x55d0c5c91ff0, 8, 8;
L_0x55d0c5c91b40 .concat8 [ 8 8 0 0], L_0x55d0c5c8bce0, L_0x55d0c5c915a0;
L_0x55d0c5c91c80 .concat8 [ 8 8 0 0], L_0x55d0c5c8be20, L_0x55d0c5c916e0;
S_0x55d0c4df63f0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4df2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4db8ea0_0 .net "a", 7 0, L_0x55d0c5c8bfb0;  1 drivers
v0x55d0c4db8f80_0 .net "b", 7 0, L_0x55d0c5c8c050;  1 drivers
v0x55d0c4db76a0_0 .net "ca", 7 0, L_0x55d0c5c8be20;  1 drivers
v0x55d0c4db7740_0 .net "cin", 7 0, L_0x55d0c5c8c0f0;  1 drivers
v0x55d0c4db72c0_0 .net "sum", 7 0, L_0x55d0c5c8bce0;  1 drivers
L_0x55d0c5c89040 .part L_0x55d0c5c8bfb0, 0, 4;
L_0x55d0c5c890e0 .part L_0x55d0c5c8c050, 0, 4;
L_0x55d0c5c89180 .part L_0x55d0c5c8c0f0, 0, 4;
L_0x55d0c5c8b9d0 .part L_0x55d0c5c8bfb0, 4, 4;
L_0x55d0c5c8bac0 .part L_0x55d0c5c8c050, 4, 4;
L_0x55d0c5c8bbb0 .part L_0x55d0c5c8c0f0, 4, 4;
L_0x55d0c5c8bce0 .concat8 [ 4 4 0 0], L_0x55d0c5c88e30, L_0x55d0c5c8b7c0;
L_0x55d0c5c8be20 .concat8 [ 4 4 0 0], L_0x55d0c5c88ed0, L_0x55d0c5c8b860;
S_0x55d0c4df6010 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4df63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4dd73a0_0 .net "a", 3 0, L_0x55d0c5c89040;  1 drivers
v0x55d0c4dd74a0_0 .net "b", 3 0, L_0x55d0c5c890e0;  1 drivers
v0x55d0c4dd53e0_0 .net "ca", 3 0, L_0x55d0c5c88ed0;  1 drivers
v0x55d0c4dd54d0_0 .net "cin", 3 0, L_0x55d0c5c89180;  1 drivers
v0x55d0c4dcf060_0 .net "sum", 3 0, L_0x55d0c5c88e30;  1 drivers
L_0x55d0c5c86df0 .part L_0x55d0c5c89040, 0, 1;
L_0x55d0c5c86f20 .part L_0x55d0c5c890e0, 0, 1;
L_0x55d0c5c87050 .part L_0x55d0c5c89180, 0, 1;
L_0x55d0c5c87660 .part L_0x55d0c5c89040, 1, 1;
L_0x55d0c5c87790 .part L_0x55d0c5c890e0, 1, 1;
L_0x55d0c5c878c0 .part L_0x55d0c5c89180, 1, 1;
L_0x55d0c5c88000 .part L_0x55d0c5c89040, 2, 1;
L_0x55d0c5c88130 .part L_0x55d0c5c890e0, 2, 1;
L_0x55d0c5c882b0 .part L_0x55d0c5c89180, 2, 1;
L_0x55d0c5c88880 .part L_0x55d0c5c89040, 3, 1;
L_0x55d0c5c88a40 .part L_0x55d0c5c890e0, 3, 1;
L_0x55d0c5c88c00 .part L_0x55d0c5c89180, 3, 1;
L_0x55d0c5c88e30 .concat8 [ 1 1 1 1], L_0x55d0c5c868d0, L_0x55d0c5c871f0, L_0x55d0c5c87aa0, L_0x55d0c5c88450;
L_0x55d0c5c88ed0 .concat8 [ 1 1 1 1], L_0x55d0c5c86ce0, L_0x55d0c5c87550, L_0x55d0c5c87ef0, L_0x55d0c5c88770;
S_0x55d0c4df4810 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4df6010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c858f0 .functor XOR 1, L_0x55d0c5c86df0, L_0x55d0c5c86f20, C4<0>, C4<0>;
L_0x55d0c5c868d0 .functor XOR 1, L_0x55d0c5c858f0, L_0x55d0c5c87050, C4<0>, C4<0>;
L_0x55d0c5c86990 .functor AND 1, L_0x55d0c5c86df0, L_0x55d0c5c86f20, C4<1>, C4<1>;
L_0x55d0c5c86aa0 .functor AND 1, L_0x55d0c5c86df0, L_0x55d0c5c87050, C4<1>, C4<1>;
L_0x55d0c5c86b60 .functor AND 1, L_0x55d0c5c86f20, L_0x55d0c5c87050, C4<1>, C4<1>;
L_0x55d0c5c86bd0 .functor OR 1, L_0x55d0c5c86990, L_0x55d0c5c86aa0, C4<0>, C4<0>;
L_0x55d0c5c86ce0 .functor OR 1, L_0x55d0c5c86b60, L_0x55d0c5c86bd0, C4<0>, C4<0>;
v0x55d0c4df4430_0 .net "a", 0 0, L_0x55d0c5c86df0;  1 drivers
v0x55d0c4df44d0_0 .net "b", 0 0, L_0x55d0c5c86f20;  1 drivers
v0x55d0c4df27f0_0 .net "ca", 0 0, L_0x55d0c5c86ce0;  1 drivers
v0x55d0c4df28c0_0 .net "cin", 0 0, L_0x55d0c5c87050;  1 drivers
v0x55d0c4deb310_0 .net "sum", 0 0, L_0x55d0c5c868d0;  1 drivers
v0x55d0c4df0350_0 .net "w1", 0 0, L_0x55d0c5c858f0;  1 drivers
v0x55d0c4df0410_0 .net "w2", 0 0, L_0x55d0c5c86990;  1 drivers
v0x55d0c4deff70_0 .net "w3", 0 0, L_0x55d0c5c86aa0;  1 drivers
v0x55d0c4df0010_0 .net "w4", 0 0, L_0x55d0c5c86b60;  1 drivers
v0x55d0c4deaf40_0 .net "w5", 0 0, L_0x55d0c5c86bd0;  1 drivers
S_0x55d0c4dee770 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4df6010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c87180 .functor XOR 1, L_0x55d0c5c87660, L_0x55d0c5c87790, C4<0>, C4<0>;
L_0x55d0c5c871f0 .functor XOR 1, L_0x55d0c5c87180, L_0x55d0c5c878c0, C4<0>, C4<0>;
L_0x55d0c5c87260 .functor AND 1, L_0x55d0c5c87660, L_0x55d0c5c87790, C4<1>, C4<1>;
L_0x55d0c5c872d0 .functor AND 1, L_0x55d0c5c87660, L_0x55d0c5c878c0, C4<1>, C4<1>;
L_0x55d0c5c87390 .functor AND 1, L_0x55d0c5c87790, L_0x55d0c5c878c0, C4<1>, C4<1>;
L_0x55d0c5c87400 .functor OR 1, L_0x55d0c5c87260, L_0x55d0c5c872d0, C4<0>, C4<0>;
L_0x55d0c5c87550 .functor OR 1, L_0x55d0c5c87390, L_0x55d0c5c87400, C4<0>, C4<0>;
v0x55d0c4dee390_0 .net "a", 0 0, L_0x55d0c5c87660;  1 drivers
v0x55d0c4dee450_0 .net "b", 0 0, L_0x55d0c5c87790;  1 drivers
v0x55d0c4decb90_0 .net "ca", 0 0, L_0x55d0c5c87550;  1 drivers
v0x55d0c4decc60_0 .net "cin", 0 0, L_0x55d0c5c878c0;  1 drivers
v0x55d0c4dec7b0_0 .net "sum", 0 0, L_0x55d0c5c871f0;  1 drivers
v0x55d0c4ddf7c0_0 .net "w1", 0 0, L_0x55d0c5c87180;  1 drivers
v0x55d0c4ddf880_0 .net "w2", 0 0, L_0x55d0c5c87260;  1 drivers
v0x55d0c4de4800_0 .net "w3", 0 0, L_0x55d0c5c872d0;  1 drivers
v0x55d0c4de48c0_0 .net "w4", 0 0, L_0x55d0c5c87390;  1 drivers
v0x55d0c4de4420_0 .net "w5", 0 0, L_0x55d0c5c87400;  1 drivers
S_0x55d0c4ddf3a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4df6010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c87a30 .functor XOR 1, L_0x55d0c5c88000, L_0x55d0c5c88130, C4<0>, C4<0>;
L_0x55d0c5c87aa0 .functor XOR 1, L_0x55d0c5c87a30, L_0x55d0c5c882b0, C4<0>, C4<0>;
L_0x55d0c5c87b60 .functor AND 1, L_0x55d0c5c88000, L_0x55d0c5c88130, C4<1>, C4<1>;
L_0x55d0c5c87c70 .functor AND 1, L_0x55d0c5c88000, L_0x55d0c5c882b0, C4<1>, C4<1>;
L_0x55d0c5c87d30 .functor AND 1, L_0x55d0c5c88130, L_0x55d0c5c882b0, C4<1>, C4<1>;
L_0x55d0c5c87da0 .functor OR 1, L_0x55d0c5c87b60, L_0x55d0c5c87c70, C4<0>, C4<0>;
L_0x55d0c5c87ef0 .functor OR 1, L_0x55d0c5c87d30, L_0x55d0c5c87da0, C4<0>, C4<0>;
v0x55d0c4de2c20_0 .net "a", 0 0, L_0x55d0c5c88000;  1 drivers
v0x55d0c4de2cc0_0 .net "b", 0 0, L_0x55d0c5c88130;  1 drivers
v0x55d0c4de2840_0 .net "ca", 0 0, L_0x55d0c5c87ef0;  1 drivers
v0x55d0c4de2910_0 .net "cin", 0 0, L_0x55d0c5c882b0;  1 drivers
v0x55d0c4de1040_0 .net "sum", 0 0, L_0x55d0c5c87aa0;  1 drivers
v0x55d0c4de0c60_0 .net "w1", 0 0, L_0x55d0c5c87a30;  1 drivers
v0x55d0c4de0d20_0 .net "w2", 0 0, L_0x55d0c5c87b60;  1 drivers
v0x55d0c4ddf020_0 .net "w3", 0 0, L_0x55d0c5c87c70;  1 drivers
v0x55d0c4ddf0c0_0 .net "w4", 0 0, L_0x55d0c5c87d30;  1 drivers
v0x55d0c4dd7b40_0 .net "w5", 0 0, L_0x55d0c5c87da0;  1 drivers
S_0x55d0c4ddcb80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4df6010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c883e0 .functor XOR 1, L_0x55d0c5c88880, L_0x55d0c5c88a40, C4<0>, C4<0>;
L_0x55d0c5c88450 .functor XOR 1, L_0x55d0c5c883e0, L_0x55d0c5c88c00, C4<0>, C4<0>;
L_0x55d0c5c884c0 .functor AND 1, L_0x55d0c5c88880, L_0x55d0c5c88a40, C4<1>, C4<1>;
L_0x55d0c5c88530 .functor AND 1, L_0x55d0c5c88880, L_0x55d0c5c88c00, C4<1>, C4<1>;
L_0x55d0c5c885f0 .functor AND 1, L_0x55d0c5c88a40, L_0x55d0c5c88c00, C4<1>, C4<1>;
L_0x55d0c5c88660 .functor OR 1, L_0x55d0c5c884c0, L_0x55d0c5c88530, C4<0>, C4<0>;
L_0x55d0c5c88770 .functor OR 1, L_0x55d0c5c885f0, L_0x55d0c5c88660, C4<0>, C4<0>;
v0x55d0c4ddc7a0_0 .net "a", 0 0, L_0x55d0c5c88880;  1 drivers
v0x55d0c4ddc860_0 .net "b", 0 0, L_0x55d0c5c88a40;  1 drivers
v0x55d0c4dd7720_0 .net "ca", 0 0, L_0x55d0c5c88770;  1 drivers
v0x55d0c4dd77f0_0 .net "cin", 0 0, L_0x55d0c5c88c00;  1 drivers
v0x55d0c4ddafa0_0 .net "sum", 0 0, L_0x55d0c5c88450;  1 drivers
v0x55d0c4ddabc0_0 .net "w1", 0 0, L_0x55d0c5c883e0;  1 drivers
v0x55d0c4ddac80_0 .net "w2", 0 0, L_0x55d0c5c884c0;  1 drivers
v0x55d0c4dd93c0_0 .net "w3", 0 0, L_0x55d0c5c88530;  1 drivers
v0x55d0c4dd9480_0 .net "w4", 0 0, L_0x55d0c5c885f0;  1 drivers
v0x55d0c4dd8fe0_0 .net "w5", 0 0, L_0x55d0c5c88660;  1 drivers
S_0x55d0c4dd40a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4df63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4dbaa80_0 .net "a", 3 0, L_0x55d0c5c8b9d0;  1 drivers
v0x55d0c4dbab80_0 .net "b", 3 0, L_0x55d0c5c8bac0;  1 drivers
v0x55d0c4db5a00_0 .net "ca", 3 0, L_0x55d0c5c8b860;  1 drivers
v0x55d0c4db5af0_0 .net "cin", 3 0, L_0x55d0c5c8bbb0;  1 drivers
v0x55d0c4db9280_0 .net "sum", 3 0, L_0x55d0c5c8b7c0;  1 drivers
L_0x55d0c5c89780 .part L_0x55d0c5c8b9d0, 0, 1;
L_0x55d0c5c898b0 .part L_0x55d0c5c8bac0, 0, 1;
L_0x55d0c5c899e0 .part L_0x55d0c5c8bbb0, 0, 1;
L_0x55d0c5c89ff0 .part L_0x55d0c5c8b9d0, 1, 1;
L_0x55d0c5c8a120 .part L_0x55d0c5c8bac0, 1, 1;
L_0x55d0c5c8a250 .part L_0x55d0c5c8bbb0, 1, 1;
L_0x55d0c5c8a990 .part L_0x55d0c5c8b9d0, 2, 1;
L_0x55d0c5c8aac0 .part L_0x55d0c5c8bac0, 2, 1;
L_0x55d0c5c8ac40 .part L_0x55d0c5c8bbb0, 2, 1;
L_0x55d0c5c8b210 .part L_0x55d0c5c8b9d0, 3, 1;
L_0x55d0c5c8b3d0 .part L_0x55d0c5c8bac0, 3, 1;
L_0x55d0c5c8b590 .part L_0x55d0c5c8bbb0, 3, 1;
L_0x55d0c5c8b7c0 .concat8 [ 1 1 1 1], L_0x55d0c5c89220, L_0x55d0c5c89b80, L_0x55d0c5c8a430, L_0x55d0c5c8ade0;
L_0x55d0c5c8b860 .concat8 [ 1 1 1 1], L_0x55d0c5c89670, L_0x55d0c5c89ee0, L_0x55d0c5c8a880, L_0x55d0c5c8b100;
S_0x55d0c4dd3cc0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4dd40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c88dc0 .functor XOR 1, L_0x55d0c5c89780, L_0x55d0c5c898b0, C4<0>, C4<0>;
L_0x55d0c5c89220 .functor XOR 1, L_0x55d0c5c88dc0, L_0x55d0c5c899e0, C4<0>, C4<0>;
L_0x55d0c5c892e0 .functor AND 1, L_0x55d0c5c89780, L_0x55d0c5c898b0, C4<1>, C4<1>;
L_0x55d0c5c893f0 .functor AND 1, L_0x55d0c5c89780, L_0x55d0c5c899e0, C4<1>, C4<1>;
L_0x55d0c5c894b0 .functor AND 1, L_0x55d0c5c898b0, L_0x55d0c5c899e0, C4<1>, C4<1>;
L_0x55d0c5c89520 .functor OR 1, L_0x55d0c5c892e0, L_0x55d0c5c893f0, C4<0>, C4<0>;
L_0x55d0c5c89670 .functor OR 1, L_0x55d0c5c894b0, L_0x55d0c5c89520, C4<0>, C4<0>;
v0x55d0c4dcec40_0 .net "a", 0 0, L_0x55d0c5c89780;  1 drivers
v0x55d0c4dcece0_0 .net "b", 0 0, L_0x55d0c5c898b0;  1 drivers
v0x55d0c4dd24c0_0 .net "ca", 0 0, L_0x55d0c5c89670;  1 drivers
v0x55d0c4dd2590_0 .net "cin", 0 0, L_0x55d0c5c899e0;  1 drivers
v0x55d0c4dd20e0_0 .net "sum", 0 0, L_0x55d0c5c89220;  1 drivers
v0x55d0c4dd08e0_0 .net "w1", 0 0, L_0x55d0c5c88dc0;  1 drivers
v0x55d0c4dd09a0_0 .net "w2", 0 0, L_0x55d0c5c892e0;  1 drivers
v0x55d0c4dd0500_0 .net "w3", 0 0, L_0x55d0c5c893f0;  1 drivers
v0x55d0c4dd05a0_0 .net "w4", 0 0, L_0x55d0c5c894b0;  1 drivers
v0x55d0c4dce8c0_0 .net "w5", 0 0, L_0x55d0c5c89520;  1 drivers
S_0x55d0c4dc73e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4dd40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c89b10 .functor XOR 1, L_0x55d0c5c89ff0, L_0x55d0c5c8a120, C4<0>, C4<0>;
L_0x55d0c5c89b80 .functor XOR 1, L_0x55d0c5c89b10, L_0x55d0c5c8a250, C4<0>, C4<0>;
L_0x55d0c5c89bf0 .functor AND 1, L_0x55d0c5c89ff0, L_0x55d0c5c8a120, C4<1>, C4<1>;
L_0x55d0c5c89c60 .functor AND 1, L_0x55d0c5c89ff0, L_0x55d0c5c8a250, C4<1>, C4<1>;
L_0x55d0c5c89d20 .functor AND 1, L_0x55d0c5c8a120, L_0x55d0c5c8a250, C4<1>, C4<1>;
L_0x55d0c5c89d90 .functor OR 1, L_0x55d0c5c89bf0, L_0x55d0c5c89c60, C4<0>, C4<0>;
L_0x55d0c5c89ee0 .functor OR 1, L_0x55d0c5c89d20, L_0x55d0c5c89d90, C4<0>, C4<0>;
v0x55d0c4dcc420_0 .net "a", 0 0, L_0x55d0c5c89ff0;  1 drivers
v0x55d0c4dcc4e0_0 .net "b", 0 0, L_0x55d0c5c8a120;  1 drivers
v0x55d0c4dcc040_0 .net "ca", 0 0, L_0x55d0c5c89ee0;  1 drivers
v0x55d0c4dcc110_0 .net "cin", 0 0, L_0x55d0c5c8a250;  1 drivers
v0x55d0c4dc6fc0_0 .net "sum", 0 0, L_0x55d0c5c89b80;  1 drivers
v0x55d0c4dca840_0 .net "w1", 0 0, L_0x55d0c5c89b10;  1 drivers
v0x55d0c4dca900_0 .net "w2", 0 0, L_0x55d0c5c89bf0;  1 drivers
v0x55d0c4dca460_0 .net "w3", 0 0, L_0x55d0c5c89c60;  1 drivers
v0x55d0c4dca520_0 .net "w4", 0 0, L_0x55d0c5c89d20;  1 drivers
v0x55d0c4dc8c60_0 .net "w5", 0 0, L_0x55d0c5c89d90;  1 drivers
S_0x55d0c4dc8880 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4dd40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c8a3c0 .functor XOR 1, L_0x55d0c5c8a990, L_0x55d0c5c8aac0, C4<0>, C4<0>;
L_0x55d0c5c8a430 .functor XOR 1, L_0x55d0c5c8a3c0, L_0x55d0c5c8ac40, C4<0>, C4<0>;
L_0x55d0c5c8a4f0 .functor AND 1, L_0x55d0c5c8a990, L_0x55d0c5c8aac0, C4<1>, C4<1>;
L_0x55d0c5c8a600 .functor AND 1, L_0x55d0c5c8a990, L_0x55d0c5c8ac40, C4<1>, C4<1>;
L_0x55d0c5c8a6c0 .functor AND 1, L_0x55d0c5c8aac0, L_0x55d0c5c8ac40, C4<1>, C4<1>;
L_0x55d0c5c8a730 .functor OR 1, L_0x55d0c5c8a4f0, L_0x55d0c5c8a600, C4<0>, C4<0>;
L_0x55d0c5c8a880 .functor OR 1, L_0x55d0c5c8a6c0, L_0x55d0c5c8a730, C4<0>, C4<0>;
v0x55d0c4dc6c40_0 .net "a", 0 0, L_0x55d0c5c8a990;  1 drivers
v0x55d0c4dc6ce0_0 .net "b", 0 0, L_0x55d0c5c8aac0;  1 drivers
v0x55d0c4dc4af0_0 .net "ca", 0 0, L_0x55d0c5c8a880;  1 drivers
v0x55d0c4dc4bc0_0 .net "cin", 0 0, L_0x55d0c5c8ac40;  1 drivers
v0x55d0c4dbdaa0_0 .net "sum", 0 0, L_0x55d0c5c8a430;  1 drivers
v0x55d0c4dc2ae0_0 .net "w1", 0 0, L_0x55d0c5c8a3c0;  1 drivers
v0x55d0c4dc2ba0_0 .net "w2", 0 0, L_0x55d0c5c8a4f0;  1 drivers
v0x55d0c4dc2700_0 .net "w3", 0 0, L_0x55d0c5c8a600;  1 drivers
v0x55d0c4dc27a0_0 .net "w4", 0 0, L_0x55d0c5c8a6c0;  1 drivers
v0x55d0c4dbd680_0 .net "w5", 0 0, L_0x55d0c5c8a730;  1 drivers
S_0x55d0c4dc0f00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4dd40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c8ad70 .functor XOR 1, L_0x55d0c5c8b210, L_0x55d0c5c8b3d0, C4<0>, C4<0>;
L_0x55d0c5c8ade0 .functor XOR 1, L_0x55d0c5c8ad70, L_0x55d0c5c8b590, C4<0>, C4<0>;
L_0x55d0c5c8ae50 .functor AND 1, L_0x55d0c5c8b210, L_0x55d0c5c8b3d0, C4<1>, C4<1>;
L_0x55d0c5c8aec0 .functor AND 1, L_0x55d0c5c8b210, L_0x55d0c5c8b590, C4<1>, C4<1>;
L_0x55d0c5c8af80 .functor AND 1, L_0x55d0c5c8b3d0, L_0x55d0c5c8b590, C4<1>, C4<1>;
L_0x55d0c5c8aff0 .functor OR 1, L_0x55d0c5c8ae50, L_0x55d0c5c8aec0, C4<0>, C4<0>;
L_0x55d0c5c8b100 .functor OR 1, L_0x55d0c5c8af80, L_0x55d0c5c8aff0, C4<0>, C4<0>;
v0x55d0c4dc0b20_0 .net "a", 0 0, L_0x55d0c5c8b210;  1 drivers
v0x55d0c4dc0be0_0 .net "b", 0 0, L_0x55d0c5c8b3d0;  1 drivers
v0x55d0c4dbf320_0 .net "ca", 0 0, L_0x55d0c5c8b100;  1 drivers
v0x55d0c4dbf3f0_0 .net "cin", 0 0, L_0x55d0c5c8b590;  1 drivers
v0x55d0c4dbef40_0 .net "sum", 0 0, L_0x55d0c5c8ade0;  1 drivers
v0x55d0c4dbd300_0 .net "w1", 0 0, L_0x55d0c5c8ad70;  1 drivers
v0x55d0c4dbd3c0_0 .net "w2", 0 0, L_0x55d0c5c8ae50;  1 drivers
v0x55d0c4db5e20_0 .net "w3", 0 0, L_0x55d0c5c8aec0;  1 drivers
v0x55d0c4db5ee0_0 .net "w4", 0 0, L_0x55d0c5c8af80;  1 drivers
v0x55d0c4dbae60_0 .net "w5", 0 0, L_0x55d0c5c8aff0;  1 drivers
S_0x55d0c4db5680 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4df2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4d7aae0_0 .net "a", 7 0, L_0x55d0c5c91870;  1 drivers
v0x55d0c4d7abc0_0 .net "b", 7 0, L_0x55d0c5c91960;  1 drivers
v0x55d0c4d7a700_0 .net "ca", 7 0, L_0x55d0c5c916e0;  1 drivers
v0x55d0c4d7a7d0_0 .net "cin", 7 0, L_0x55d0c5c91a50;  1 drivers
v0x55d0c4d78ac0_0 .net "sum", 7 0, L_0x55d0c5c915a0;  1 drivers
L_0x55d0c5c8e900 .part L_0x55d0c5c91870, 0, 4;
L_0x55d0c5c8e9a0 .part L_0x55d0c5c91960, 0, 4;
L_0x55d0c5c8ea40 .part L_0x55d0c5c91a50, 0, 4;
L_0x55d0c5c91290 .part L_0x55d0c5c91870, 4, 4;
L_0x55d0c5c91380 .part L_0x55d0c5c91960, 4, 4;
L_0x55d0c5c91470 .part L_0x55d0c5c91a50, 4, 4;
L_0x55d0c5c915a0 .concat8 [ 4 4 0 0], L_0x55d0c5c8e6f0, L_0x55d0c5c91080;
L_0x55d0c5c916e0 .concat8 [ 4 4 0 0], L_0x55d0c5c8e790, L_0x55d0c5c91120;
S_0x55d0c4db36c0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4db5680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d93300_0 .net "a", 3 0, L_0x55d0c5c8e900;  1 drivers
v0x55d0c4d93400_0 .net "b", 3 0, L_0x55d0c5c8e9a0;  1 drivers
v0x55d0c4d98340_0 .net "ca", 3 0, L_0x55d0c5c8e790;  1 drivers
v0x55d0c4d98430_0 .net "cin", 3 0, L_0x55d0c5c8ea40;  1 drivers
v0x55d0c4d97f60_0 .net "sum", 3 0, L_0x55d0c5c8e6f0;  1 drivers
L_0x55d0c5c8c6b0 .part L_0x55d0c5c8e900, 0, 1;
L_0x55d0c5c8c7e0 .part L_0x55d0c5c8e9a0, 0, 1;
L_0x55d0c5c8c910 .part L_0x55d0c5c8ea40, 0, 1;
L_0x55d0c5c8cf20 .part L_0x55d0c5c8e900, 1, 1;
L_0x55d0c5c8d050 .part L_0x55d0c5c8e9a0, 1, 1;
L_0x55d0c5c8d180 .part L_0x55d0c5c8ea40, 1, 1;
L_0x55d0c5c8d8c0 .part L_0x55d0c5c8e900, 2, 1;
L_0x55d0c5c8d9f0 .part L_0x55d0c5c8e9a0, 2, 1;
L_0x55d0c5c8db70 .part L_0x55d0c5c8ea40, 2, 1;
L_0x55d0c5c8e140 .part L_0x55d0c5c8e900, 3, 1;
L_0x55d0c5c8e300 .part L_0x55d0c5c8e9a0, 3, 1;
L_0x55d0c5c8e4c0 .part L_0x55d0c5c8ea40, 3, 1;
L_0x55d0c5c8e6f0 .concat8 [ 1 1 1 1], L_0x55d0c5c8c190, L_0x55d0c5c8cab0, L_0x55d0c5c8d360, L_0x55d0c5c8dd10;
L_0x55d0c5c8e790 .concat8 [ 1 1 1 1], L_0x55d0c5c8c5a0, L_0x55d0c5c8ce10, L_0x55d0c5c8d7b0, L_0x55d0c5c8e030;
S_0x55d0c4dad340 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4db36c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c8b750 .functor XOR 1, L_0x55d0c5c8c6b0, L_0x55d0c5c8c7e0, C4<0>, C4<0>;
L_0x55d0c5c8c190 .functor XOR 1, L_0x55d0c5c8b750, L_0x55d0c5c8c910, C4<0>, C4<0>;
L_0x55d0c5c8c250 .functor AND 1, L_0x55d0c5c8c6b0, L_0x55d0c5c8c7e0, C4<1>, C4<1>;
L_0x55d0c5c8c360 .functor AND 1, L_0x55d0c5c8c6b0, L_0x55d0c5c8c910, C4<1>, C4<1>;
L_0x55d0c5c8c420 .functor AND 1, L_0x55d0c5c8c7e0, L_0x55d0c5c8c910, C4<1>, C4<1>;
L_0x55d0c5c8c490 .functor OR 1, L_0x55d0c5c8c250, L_0x55d0c5c8c360, C4<0>, C4<0>;
L_0x55d0c5c8c5a0 .functor OR 1, L_0x55d0c5c8c420, L_0x55d0c5c8c490, C4<0>, C4<0>;
v0x55d0c4db2380_0 .net "a", 0 0, L_0x55d0c5c8c6b0;  1 drivers
v0x55d0c4db2420_0 .net "b", 0 0, L_0x55d0c5c8c7e0;  1 drivers
v0x55d0c4db1fa0_0 .net "ca", 0 0, L_0x55d0c5c8c5a0;  1 drivers
v0x55d0c4db2070_0 .net "cin", 0 0, L_0x55d0c5c8c910;  1 drivers
v0x55d0c4dacf20_0 .net "sum", 0 0, L_0x55d0c5c8c190;  1 drivers
v0x55d0c4db07a0_0 .net "w1", 0 0, L_0x55d0c5c8b750;  1 drivers
v0x55d0c4db0860_0 .net "w2", 0 0, L_0x55d0c5c8c250;  1 drivers
v0x55d0c4db03c0_0 .net "w3", 0 0, L_0x55d0c5c8c360;  1 drivers
v0x55d0c4db0460_0 .net "w4", 0 0, L_0x55d0c5c8c420;  1 drivers
v0x55d0c4daebc0_0 .net "w5", 0 0, L_0x55d0c5c8c490;  1 drivers
S_0x55d0c4dae7e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4db36c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c8ca40 .functor XOR 1, L_0x55d0c5c8cf20, L_0x55d0c5c8d050, C4<0>, C4<0>;
L_0x55d0c5c8cab0 .functor XOR 1, L_0x55d0c5c8ca40, L_0x55d0c5c8d180, C4<0>, C4<0>;
L_0x55d0c5c8cb20 .functor AND 1, L_0x55d0c5c8cf20, L_0x55d0c5c8d050, C4<1>, C4<1>;
L_0x55d0c5c8cb90 .functor AND 1, L_0x55d0c5c8cf20, L_0x55d0c5c8d180, C4<1>, C4<1>;
L_0x55d0c5c8cc50 .functor AND 1, L_0x55d0c5c8d050, L_0x55d0c5c8d180, C4<1>, C4<1>;
L_0x55d0c5c8ccc0 .functor OR 1, L_0x55d0c5c8cb20, L_0x55d0c5c8cb90, C4<0>, C4<0>;
L_0x55d0c5c8ce10 .functor OR 1, L_0x55d0c5c8cc50, L_0x55d0c5c8ccc0, C4<0>, C4<0>;
v0x55d0c4dacba0_0 .net "a", 0 0, L_0x55d0c5c8cf20;  1 drivers
v0x55d0c4dacc60_0 .net "b", 0 0, L_0x55d0c5c8d050;  1 drivers
v0x55d0c4da56c0_0 .net "ca", 0 0, L_0x55d0c5c8ce10;  1 drivers
v0x55d0c4da5790_0 .net "cin", 0 0, L_0x55d0c5c8d180;  1 drivers
v0x55d0c4daa700_0 .net "sum", 0 0, L_0x55d0c5c8cab0;  1 drivers
v0x55d0c4daa320_0 .net "w1", 0 0, L_0x55d0c5c8ca40;  1 drivers
v0x55d0c4daa3e0_0 .net "w2", 0 0, L_0x55d0c5c8cb20;  1 drivers
v0x55d0c4da52a0_0 .net "w3", 0 0, L_0x55d0c5c8cb90;  1 drivers
v0x55d0c4da5360_0 .net "w4", 0 0, L_0x55d0c5c8cc50;  1 drivers
v0x55d0c4da8b20_0 .net "w5", 0 0, L_0x55d0c5c8ccc0;  1 drivers
S_0x55d0c4da8740 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4db36c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c8d2f0 .functor XOR 1, L_0x55d0c5c8d8c0, L_0x55d0c5c8d9f0, C4<0>, C4<0>;
L_0x55d0c5c8d360 .functor XOR 1, L_0x55d0c5c8d2f0, L_0x55d0c5c8db70, C4<0>, C4<0>;
L_0x55d0c5c8d420 .functor AND 1, L_0x55d0c5c8d8c0, L_0x55d0c5c8d9f0, C4<1>, C4<1>;
L_0x55d0c5c8d530 .functor AND 1, L_0x55d0c5c8d8c0, L_0x55d0c5c8db70, C4<1>, C4<1>;
L_0x55d0c5c8d5f0 .functor AND 1, L_0x55d0c5c8d9f0, L_0x55d0c5c8db70, C4<1>, C4<1>;
L_0x55d0c5c8d660 .functor OR 1, L_0x55d0c5c8d420, L_0x55d0c5c8d530, C4<0>, C4<0>;
L_0x55d0c5c8d7b0 .functor OR 1, L_0x55d0c5c8d5f0, L_0x55d0c5c8d660, C4<0>, C4<0>;
v0x55d0c4da6f40_0 .net "a", 0 0, L_0x55d0c5c8d8c0;  1 drivers
v0x55d0c4da6fe0_0 .net "b", 0 0, L_0x55d0c5c8d9f0;  1 drivers
v0x55d0c4da6b60_0 .net "ca", 0 0, L_0x55d0c5c8d7b0;  1 drivers
v0x55d0c4da6c30_0 .net "cin", 0 0, L_0x55d0c5c8db70;  1 drivers
v0x55d0c4da4f20_0 .net "sum", 0 0, L_0x55d0c5c8d360;  1 drivers
v0x55d0c4da2d40_0 .net "w1", 0 0, L_0x55d0c5c8d2f0;  1 drivers
v0x55d0c4da2e00_0 .net "w2", 0 0, L_0x55d0c5c8d420;  1 drivers
v0x55d0c4d9af80_0 .net "w3", 0 0, L_0x55d0c5c8d530;  1 drivers
v0x55d0c4d9b020_0 .net "w4", 0 0, L_0x55d0c5c8d5f0;  1 drivers
v0x55d0c4d9ffc0_0 .net "w5", 0 0, L_0x55d0c5c8d660;  1 drivers
S_0x55d0c4d9fbe0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4db36c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c8dca0 .functor XOR 1, L_0x55d0c5c8e140, L_0x55d0c5c8e300, C4<0>, C4<0>;
L_0x55d0c5c8dd10 .functor XOR 1, L_0x55d0c5c8dca0, L_0x55d0c5c8e4c0, C4<0>, C4<0>;
L_0x55d0c5c8dd80 .functor AND 1, L_0x55d0c5c8e140, L_0x55d0c5c8e300, C4<1>, C4<1>;
L_0x55d0c5c8ddf0 .functor AND 1, L_0x55d0c5c8e140, L_0x55d0c5c8e4c0, C4<1>, C4<1>;
L_0x55d0c5c8deb0 .functor AND 1, L_0x55d0c5c8e300, L_0x55d0c5c8e4c0, C4<1>, C4<1>;
L_0x55d0c5c8df20 .functor OR 1, L_0x55d0c5c8dd80, L_0x55d0c5c8ddf0, C4<0>, C4<0>;
L_0x55d0c5c8e030 .functor OR 1, L_0x55d0c5c8deb0, L_0x55d0c5c8df20, C4<0>, C4<0>;
v0x55d0c4d9ab60_0 .net "a", 0 0, L_0x55d0c5c8e140;  1 drivers
v0x55d0c4d9ac20_0 .net "b", 0 0, L_0x55d0c5c8e300;  1 drivers
v0x55d0c4d9e3e0_0 .net "ca", 0 0, L_0x55d0c5c8e030;  1 drivers
v0x55d0c4d9e4b0_0 .net "cin", 0 0, L_0x55d0c5c8e4c0;  1 drivers
v0x55d0c4d9e000_0 .net "sum", 0 0, L_0x55d0c5c8dd10;  1 drivers
v0x55d0c4d9c800_0 .net "w1", 0 0, L_0x55d0c5c8dca0;  1 drivers
v0x55d0c4d9c8c0_0 .net "w2", 0 0, L_0x55d0c5c8dd80;  1 drivers
v0x55d0c4d9c420_0 .net "w3", 0 0, L_0x55d0c5c8ddf0;  1 drivers
v0x55d0c4d9c4e0_0 .net "w4", 0 0, L_0x55d0c5c8deb0;  1 drivers
v0x55d0c4d9a7e0_0 .net "w5", 0 0, L_0x55d0c5c8df20;  1 drivers
S_0x55d0c4d92ee0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4db5680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d78e40_0 .net "a", 3 0, L_0x55d0c5c91290;  1 drivers
v0x55d0c4d78f40_0 .net "b", 3 0, L_0x55d0c5c91380;  1 drivers
v0x55d0c4d7c6c0_0 .net "ca", 3 0, L_0x55d0c5c91120;  1 drivers
v0x55d0c4d7c7b0_0 .net "cin", 3 0, L_0x55d0c5c91470;  1 drivers
v0x55d0c4d7c2e0_0 .net "sum", 3 0, L_0x55d0c5c91080;  1 drivers
L_0x55d0c5c8f040 .part L_0x55d0c5c91290, 0, 1;
L_0x55d0c5c8f170 .part L_0x55d0c5c91380, 0, 1;
L_0x55d0c5c8f2a0 .part L_0x55d0c5c91470, 0, 1;
L_0x55d0c5c8f8b0 .part L_0x55d0c5c91290, 1, 1;
L_0x55d0c5c8f9e0 .part L_0x55d0c5c91380, 1, 1;
L_0x55d0c5c8fb10 .part L_0x55d0c5c91470, 1, 1;
L_0x55d0c5c90250 .part L_0x55d0c5c91290, 2, 1;
L_0x55d0c5c90380 .part L_0x55d0c5c91380, 2, 1;
L_0x55d0c5c90500 .part L_0x55d0c5c91470, 2, 1;
L_0x55d0c5c90ad0 .part L_0x55d0c5c91290, 3, 1;
L_0x55d0c5c90c90 .part L_0x55d0c5c91380, 3, 1;
L_0x55d0c5c90e50 .part L_0x55d0c5c91470, 3, 1;
L_0x55d0c5c91080 .concat8 [ 1 1 1 1], L_0x55d0c5c8eae0, L_0x55d0c5c8f440, L_0x55d0c5c8fcf0, L_0x55d0c5c906a0;
L_0x55d0c5c91120 .concat8 [ 1 1 1 1], L_0x55d0c5c8ef30, L_0x55d0c5c8f7a0, L_0x55d0c5c90140, L_0x55d0c5c909c0;
S_0x55d0c4d96760 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d92ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c8e680 .functor XOR 1, L_0x55d0c5c8f040, L_0x55d0c5c8f170, C4<0>, C4<0>;
L_0x55d0c5c8eae0 .functor XOR 1, L_0x55d0c5c8e680, L_0x55d0c5c8f2a0, C4<0>, C4<0>;
L_0x55d0c5c8eba0 .functor AND 1, L_0x55d0c5c8f040, L_0x55d0c5c8f170, C4<1>, C4<1>;
L_0x55d0c5c8ecb0 .functor AND 1, L_0x55d0c5c8f040, L_0x55d0c5c8f2a0, C4<1>, C4<1>;
L_0x55d0c5c8ed70 .functor AND 1, L_0x55d0c5c8f170, L_0x55d0c5c8f2a0, C4<1>, C4<1>;
L_0x55d0c5c8ede0 .functor OR 1, L_0x55d0c5c8eba0, L_0x55d0c5c8ecb0, C4<0>, C4<0>;
L_0x55d0c5c8ef30 .functor OR 1, L_0x55d0c5c8ed70, L_0x55d0c5c8ede0, C4<0>, C4<0>;
v0x55d0c4d96380_0 .net "a", 0 0, L_0x55d0c5c8f040;  1 drivers
v0x55d0c4d96420_0 .net "b", 0 0, L_0x55d0c5c8f170;  1 drivers
v0x55d0c4d94b80_0 .net "ca", 0 0, L_0x55d0c5c8ef30;  1 drivers
v0x55d0c4d94c50_0 .net "cin", 0 0, L_0x55d0c5c8f2a0;  1 drivers
v0x55d0c4d947a0_0 .net "sum", 0 0, L_0x55d0c5c8eae0;  1 drivers
v0x55d0c4d92b60_0 .net "w1", 0 0, L_0x55d0c5c8e680;  1 drivers
v0x55d0c4d92c20_0 .net "w2", 0 0, L_0x55d0c5c8eba0;  1 drivers
v0x55d0c4d90ba0_0 .net "w3", 0 0, L_0x55d0c5c8ecb0;  1 drivers
v0x55d0c4d90c40_0 .net "w4", 0 0, L_0x55d0c5c8ed70;  1 drivers
v0x55d0c4d8a820_0 .net "w5", 0 0, L_0x55d0c5c8ede0;  1 drivers
S_0x55d0c4d8f860 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d92ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c8f3d0 .functor XOR 1, L_0x55d0c5c8f8b0, L_0x55d0c5c8f9e0, C4<0>, C4<0>;
L_0x55d0c5c8f440 .functor XOR 1, L_0x55d0c5c8f3d0, L_0x55d0c5c8fb10, C4<0>, C4<0>;
L_0x55d0c5c8f4b0 .functor AND 1, L_0x55d0c5c8f8b0, L_0x55d0c5c8f9e0, C4<1>, C4<1>;
L_0x55d0c5c8f520 .functor AND 1, L_0x55d0c5c8f8b0, L_0x55d0c5c8fb10, C4<1>, C4<1>;
L_0x55d0c5c8f5e0 .functor AND 1, L_0x55d0c5c8f9e0, L_0x55d0c5c8fb10, C4<1>, C4<1>;
L_0x55d0c5c8f650 .functor OR 1, L_0x55d0c5c8f4b0, L_0x55d0c5c8f520, C4<0>, C4<0>;
L_0x55d0c5c8f7a0 .functor OR 1, L_0x55d0c5c8f5e0, L_0x55d0c5c8f650, C4<0>, C4<0>;
v0x55d0c4d8f480_0 .net "a", 0 0, L_0x55d0c5c8f8b0;  1 drivers
v0x55d0c4d8f540_0 .net "b", 0 0, L_0x55d0c5c8f9e0;  1 drivers
v0x55d0c4d8a400_0 .net "ca", 0 0, L_0x55d0c5c8f7a0;  1 drivers
v0x55d0c4d8a4d0_0 .net "cin", 0 0, L_0x55d0c5c8fb10;  1 drivers
v0x55d0c4d8dc80_0 .net "sum", 0 0, L_0x55d0c5c8f440;  1 drivers
v0x55d0c4d8d8a0_0 .net "w1", 0 0, L_0x55d0c5c8f3d0;  1 drivers
v0x55d0c4d8d960_0 .net "w2", 0 0, L_0x55d0c5c8f4b0;  1 drivers
v0x55d0c4d8c0a0_0 .net "w3", 0 0, L_0x55d0c5c8f520;  1 drivers
v0x55d0c4d8c160_0 .net "w4", 0 0, L_0x55d0c5c8f5e0;  1 drivers
v0x55d0c4d8bcc0_0 .net "w5", 0 0, L_0x55d0c5c8f650;  1 drivers
S_0x55d0c4d8a080 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d92ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c8fc80 .functor XOR 1, L_0x55d0c5c90250, L_0x55d0c5c90380, C4<0>, C4<0>;
L_0x55d0c5c8fcf0 .functor XOR 1, L_0x55d0c5c8fc80, L_0x55d0c5c90500, C4<0>, C4<0>;
L_0x55d0c5c8fdb0 .functor AND 1, L_0x55d0c5c90250, L_0x55d0c5c90380, C4<1>, C4<1>;
L_0x55d0c5c8fec0 .functor AND 1, L_0x55d0c5c90250, L_0x55d0c5c90500, C4<1>, C4<1>;
L_0x55d0c5c8ff80 .functor AND 1, L_0x55d0c5c90380, L_0x55d0c5c90500, C4<1>, C4<1>;
L_0x55d0c5c8fff0 .functor OR 1, L_0x55d0c5c8fdb0, L_0x55d0c5c8fec0, C4<0>, C4<0>;
L_0x55d0c5c90140 .functor OR 1, L_0x55d0c5c8ff80, L_0x55d0c5c8fff0, C4<0>, C4<0>;
v0x55d0c4d82ba0_0 .net "a", 0 0, L_0x55d0c5c90250;  1 drivers
v0x55d0c4d82c40_0 .net "b", 0 0, L_0x55d0c5c90380;  1 drivers
v0x55d0c4d87be0_0 .net "ca", 0 0, L_0x55d0c5c90140;  1 drivers
v0x55d0c4d87cb0_0 .net "cin", 0 0, L_0x55d0c5c90500;  1 drivers
v0x55d0c4d87800_0 .net "sum", 0 0, L_0x55d0c5c8fcf0;  1 drivers
v0x55d0c4d82780_0 .net "w1", 0 0, L_0x55d0c5c8fc80;  1 drivers
v0x55d0c4d82840_0 .net "w2", 0 0, L_0x55d0c5c8fdb0;  1 drivers
v0x55d0c4d86000_0 .net "w3", 0 0, L_0x55d0c5c8fec0;  1 drivers
v0x55d0c4d860a0_0 .net "w4", 0 0, L_0x55d0c5c8ff80;  1 drivers
v0x55d0c4d85c20_0 .net "w5", 0 0, L_0x55d0c5c8fff0;  1 drivers
S_0x55d0c4d84420 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d92ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c90630 .functor XOR 1, L_0x55d0c5c90ad0, L_0x55d0c5c90c90, C4<0>, C4<0>;
L_0x55d0c5c906a0 .functor XOR 1, L_0x55d0c5c90630, L_0x55d0c5c90e50, C4<0>, C4<0>;
L_0x55d0c5c90710 .functor AND 1, L_0x55d0c5c90ad0, L_0x55d0c5c90c90, C4<1>, C4<1>;
L_0x55d0c5c90780 .functor AND 1, L_0x55d0c5c90ad0, L_0x55d0c5c90e50, C4<1>, C4<1>;
L_0x55d0c5c90840 .functor AND 1, L_0x55d0c5c90c90, L_0x55d0c5c90e50, C4<1>, C4<1>;
L_0x55d0c5c908b0 .functor OR 1, L_0x55d0c5c90710, L_0x55d0c5c90780, C4<0>, C4<0>;
L_0x55d0c5c909c0 .functor OR 1, L_0x55d0c5c90840, L_0x55d0c5c908b0, C4<0>, C4<0>;
v0x55d0c4d84040_0 .net "a", 0 0, L_0x55d0c5c90ad0;  1 drivers
v0x55d0c4d84100_0 .net "b", 0 0, L_0x55d0c5c90c90;  1 drivers
v0x55d0c4d82400_0 .net "ca", 0 0, L_0x55d0c5c909c0;  1 drivers
v0x55d0c4d824d0_0 .net "cin", 0 0, L_0x55d0c5c90e50;  1 drivers
v0x55d0c4d802b0_0 .net "sum", 0 0, L_0x55d0c5c906a0;  1 drivers
v0x55d0c4d79260_0 .net "w1", 0 0, L_0x55d0c5c90630;  1 drivers
v0x55d0c4d79320_0 .net "w2", 0 0, L_0x55d0c5c90710;  1 drivers
v0x55d0c4d7e2a0_0 .net "w3", 0 0, L_0x55d0c5c90780;  1 drivers
v0x55d0c4d7e360_0 .net "w4", 0 0, L_0x55d0c5c90840;  1 drivers
v0x55d0c4d7dec0_0 .net "w5", 0 0, L_0x55d0c5c908b0;  1 drivers
S_0x55d0c4d72e60 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4e7a970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4c6eb90_0 .net "a", 31 0, L_0x55d0c5ca9750;  1 drivers
v0x55d0c4c6ec90_0 .net "b", 31 0, L_0x55d0c5ca9840;  1 drivers
v0x55d0c4c6e7b0_0 .net "ca", 31 0, L_0x55d0c5ca95c0;  1 drivers
v0x55d0c4c6e880_0 .net "cin", 31 0, L_0x55d0c5ca9930;  1 drivers
v0x55d0c4c6cb70_0 .net "sum", 31 0, L_0x55d0c5ca9480;  1 drivers
L_0x55d0c5c9dad0 .part L_0x55d0c5ca9750, 0, 16;
L_0x55d0c5c9db70 .part L_0x55d0c5ca9840, 0, 16;
L_0x55d0c5c9dc10 .part L_0x55d0c5ca9930, 0, 16;
L_0x55d0c5ca91b0 .part L_0x55d0c5ca9750, 16, 16;
L_0x55d0c5ca92a0 .part L_0x55d0c5ca9840, 16, 16;
L_0x55d0c5ca9390 .part L_0x55d0c5ca9930, 16, 16;
L_0x55d0c5ca9480 .concat8 [ 16 16 0 0], L_0x55d0c5c9d800, L_0x55d0c5ca8ee0;
L_0x55d0c5ca95c0 .concat8 [ 16 16 0 0], L_0x55d0c5c9d940, L_0x55d0c5ca9020;
S_0x55d0c4d72a80 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4d72e60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4cedef0_0 .net "a", 15 0, L_0x55d0c5c9dad0;  1 drivers
v0x55d0c4cedfd0_0 .net "b", 15 0, L_0x55d0c5c9db70;  1 drivers
v0x55d0c4cf1770_0 .net "ca", 15 0, L_0x55d0c5c9d940;  1 drivers
v0x55d0c4cf1810_0 .net "cin", 15 0, L_0x55d0c5c9dc10;  1 drivers
v0x55d0c4cf1390_0 .net "sum", 15 0, L_0x55d0c5c9d800;  1 drivers
L_0x55d0c5c97c70 .part L_0x55d0c5c9dad0, 0, 8;
L_0x55d0c5c97d10 .part L_0x55d0c5c9db70, 0, 8;
L_0x55d0c5c97db0 .part L_0x55d0c5c9dc10, 0, 8;
L_0x55d0c5c9d530 .part L_0x55d0c5c9dad0, 8, 8;
L_0x55d0c5c9d620 .part L_0x55d0c5c9db70, 8, 8;
L_0x55d0c5c9d710 .part L_0x55d0c5c9dc10, 8, 8;
L_0x55d0c5c9d800 .concat8 [ 8 8 0 0], L_0x55d0c5c979a0, L_0x55d0c5c9d260;
L_0x55d0c5c9d940 .concat8 [ 8 8 0 0], L_0x55d0c5c97ae0, L_0x55d0c5c9d3a0;
S_0x55d0c4d70e40 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4d72a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4d323b0_0 .net "a", 7 0, L_0x55d0c5c97c70;  1 drivers
v0x55d0c4d32490_0 .net "b", 7 0, L_0x55d0c5c97d10;  1 drivers
v0x55d0c4d2aed0_0 .net "ca", 7 0, L_0x55d0c5c97ae0;  1 drivers
v0x55d0c4d2af70_0 .net "cin", 7 0, L_0x55d0c5c97db0;  1 drivers
v0x55d0c4d2ff10_0 .net "sum", 7 0, L_0x55d0c5c979a0;  1 drivers
L_0x55d0c5c94d00 .part L_0x55d0c5c97c70, 0, 4;
L_0x55d0c5c94da0 .part L_0x55d0c5c97d10, 0, 4;
L_0x55d0c5c94e40 .part L_0x55d0c5c97db0, 0, 4;
L_0x55d0c5c97690 .part L_0x55d0c5c97c70, 4, 4;
L_0x55d0c5c97780 .part L_0x55d0c5c97d10, 4, 4;
L_0x55d0c5c97870 .part L_0x55d0c5c97db0, 4, 4;
L_0x55d0c5c979a0 .concat8 [ 4 4 0 0], L_0x55d0c5c94af0, L_0x55d0c5c97480;
L_0x55d0c5c97ae0 .concat8 [ 4 4 0 0], L_0x55d0c5c94b90, L_0x55d0c5c97520;
S_0x55d0c4d6ee80 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4d70e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d51850_0 .net "a", 3 0, L_0x55d0c5c94d00;  1 drivers
v0x55d0c4d51950_0 .net "b", 3 0, L_0x55d0c5c94da0;  1 drivers
v0x55d0c4d4c7d0_0 .net "ca", 3 0, L_0x55d0c5c94b90;  1 drivers
v0x55d0c4d4c8c0_0 .net "cin", 3 0, L_0x55d0c5c94e40;  1 drivers
v0x55d0c4d50050_0 .net "sum", 3 0, L_0x55d0c5c94af0;  1 drivers
L_0x55d0c5c92ab0 .part L_0x55d0c5c94d00, 0, 1;
L_0x55d0c5c92be0 .part L_0x55d0c5c94da0, 0, 1;
L_0x55d0c5c92d10 .part L_0x55d0c5c94e40, 0, 1;
L_0x55d0c5c93320 .part L_0x55d0c5c94d00, 1, 1;
L_0x55d0c5c93450 .part L_0x55d0c5c94da0, 1, 1;
L_0x55d0c5c93580 .part L_0x55d0c5c94e40, 1, 1;
L_0x55d0c5c93cc0 .part L_0x55d0c5c94d00, 2, 1;
L_0x55d0c5c93df0 .part L_0x55d0c5c94da0, 2, 1;
L_0x55d0c5c93f70 .part L_0x55d0c5c94e40, 2, 1;
L_0x55d0c5c94540 .part L_0x55d0c5c94d00, 3, 1;
L_0x55d0c5c94700 .part L_0x55d0c5c94da0, 3, 1;
L_0x55d0c5c948c0 .part L_0x55d0c5c94e40, 3, 1;
L_0x55d0c5c94af0 .concat8 [ 1 1 1 1], L_0x55d0c5c92590, L_0x55d0c5c92eb0, L_0x55d0c5c93760, L_0x55d0c5c94110;
L_0x55d0c5c94b90 .concat8 [ 1 1 1 1], L_0x55d0c5c929a0, L_0x55d0c5c93210, L_0x55d0c5c93bb0, L_0x55d0c5c94430;
S_0x55d0c4d68b00 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d6ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c91010 .functor XOR 1, L_0x55d0c5c92ab0, L_0x55d0c5c92be0, C4<0>, C4<0>;
L_0x55d0c5c92590 .functor XOR 1, L_0x55d0c5c91010, L_0x55d0c5c92d10, C4<0>, C4<0>;
L_0x55d0c5c92650 .functor AND 1, L_0x55d0c5c92ab0, L_0x55d0c5c92be0, C4<1>, C4<1>;
L_0x55d0c5c92760 .functor AND 1, L_0x55d0c5c92ab0, L_0x55d0c5c92d10, C4<1>, C4<1>;
L_0x55d0c5c92820 .functor AND 1, L_0x55d0c5c92be0, L_0x55d0c5c92d10, C4<1>, C4<1>;
L_0x55d0c5c92890 .functor OR 1, L_0x55d0c5c92650, L_0x55d0c5c92760, C4<0>, C4<0>;
L_0x55d0c5c929a0 .functor OR 1, L_0x55d0c5c92820, L_0x55d0c5c92890, C4<0>, C4<0>;
v0x55d0c4d6db40_0 .net "a", 0 0, L_0x55d0c5c92ab0;  1 drivers
v0x55d0c4d6dbe0_0 .net "b", 0 0, L_0x55d0c5c92be0;  1 drivers
v0x55d0c4d6d760_0 .net "ca", 0 0, L_0x55d0c5c929a0;  1 drivers
v0x55d0c4d6d830_0 .net "cin", 0 0, L_0x55d0c5c92d10;  1 drivers
v0x55d0c4d686e0_0 .net "sum", 0 0, L_0x55d0c5c92590;  1 drivers
v0x55d0c4d6bf60_0 .net "w1", 0 0, L_0x55d0c5c91010;  1 drivers
v0x55d0c4d6c020_0 .net "w2", 0 0, L_0x55d0c5c92650;  1 drivers
v0x55d0c4d6bb80_0 .net "w3", 0 0, L_0x55d0c5c92760;  1 drivers
v0x55d0c4d6bc20_0 .net "w4", 0 0, L_0x55d0c5c92820;  1 drivers
v0x55d0c4d6a380_0 .net "w5", 0 0, L_0x55d0c5c92890;  1 drivers
S_0x55d0c4d69fa0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d6ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c92e40 .functor XOR 1, L_0x55d0c5c93320, L_0x55d0c5c93450, C4<0>, C4<0>;
L_0x55d0c5c92eb0 .functor XOR 1, L_0x55d0c5c92e40, L_0x55d0c5c93580, C4<0>, C4<0>;
L_0x55d0c5c92f20 .functor AND 1, L_0x55d0c5c93320, L_0x55d0c5c93450, C4<1>, C4<1>;
L_0x55d0c5c92f90 .functor AND 1, L_0x55d0c5c93320, L_0x55d0c5c93580, C4<1>, C4<1>;
L_0x55d0c5c93050 .functor AND 1, L_0x55d0c5c93450, L_0x55d0c5c93580, C4<1>, C4<1>;
L_0x55d0c5c930c0 .functor OR 1, L_0x55d0c5c92f20, L_0x55d0c5c92f90, C4<0>, C4<0>;
L_0x55d0c5c93210 .functor OR 1, L_0x55d0c5c93050, L_0x55d0c5c930c0, C4<0>, C4<0>;
v0x55d0c4d68360_0 .net "a", 0 0, L_0x55d0c5c93320;  1 drivers
v0x55d0c4d68420_0 .net "b", 0 0, L_0x55d0c5c93450;  1 drivers
v0x55d0c4d60e80_0 .net "ca", 0 0, L_0x55d0c5c93210;  1 drivers
v0x55d0c4d60f50_0 .net "cin", 0 0, L_0x55d0c5c93580;  1 drivers
v0x55d0c4d65ec0_0 .net "sum", 0 0, L_0x55d0c5c92eb0;  1 drivers
v0x55d0c4d65ae0_0 .net "w1", 0 0, L_0x55d0c5c92e40;  1 drivers
v0x55d0c4d65ba0_0 .net "w2", 0 0, L_0x55d0c5c92f20;  1 drivers
v0x55d0c4d60a60_0 .net "w3", 0 0, L_0x55d0c5c92f90;  1 drivers
v0x55d0c4d60b20_0 .net "w4", 0 0, L_0x55d0c5c93050;  1 drivers
v0x55d0c4d642e0_0 .net "w5", 0 0, L_0x55d0c5c930c0;  1 drivers
S_0x55d0c4d63f00 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d6ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c936f0 .functor XOR 1, L_0x55d0c5c93cc0, L_0x55d0c5c93df0, C4<0>, C4<0>;
L_0x55d0c5c93760 .functor XOR 1, L_0x55d0c5c936f0, L_0x55d0c5c93f70, C4<0>, C4<0>;
L_0x55d0c5c93820 .functor AND 1, L_0x55d0c5c93cc0, L_0x55d0c5c93df0, C4<1>, C4<1>;
L_0x55d0c5c93930 .functor AND 1, L_0x55d0c5c93cc0, L_0x55d0c5c93f70, C4<1>, C4<1>;
L_0x55d0c5c939f0 .functor AND 1, L_0x55d0c5c93df0, L_0x55d0c5c93f70, C4<1>, C4<1>;
L_0x55d0c5c93a60 .functor OR 1, L_0x55d0c5c93820, L_0x55d0c5c93930, C4<0>, C4<0>;
L_0x55d0c5c93bb0 .functor OR 1, L_0x55d0c5c939f0, L_0x55d0c5c93a60, C4<0>, C4<0>;
v0x55d0c4d62700_0 .net "a", 0 0, L_0x55d0c5c93cc0;  1 drivers
v0x55d0c4d627a0_0 .net "b", 0 0, L_0x55d0c5c93df0;  1 drivers
v0x55d0c4d62320_0 .net "ca", 0 0, L_0x55d0c5c93bb0;  1 drivers
v0x55d0c4d623f0_0 .net "cin", 0 0, L_0x55d0c5c93f70;  1 drivers
v0x55d0c4d54870_0 .net "sum", 0 0, L_0x55d0c5c93760;  1 drivers
v0x55d0c4d598b0_0 .net "w1", 0 0, L_0x55d0c5c936f0;  1 drivers
v0x55d0c4d59970_0 .net "w2", 0 0, L_0x55d0c5c93820;  1 drivers
v0x55d0c4d594d0_0 .net "w3", 0 0, L_0x55d0c5c93930;  1 drivers
v0x55d0c4d59570_0 .net "w4", 0 0, L_0x55d0c5c939f0;  1 drivers
v0x55d0c4d54450_0 .net "w5", 0 0, L_0x55d0c5c93a60;  1 drivers
S_0x55d0c4d57cd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d6ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c940a0 .functor XOR 1, L_0x55d0c5c94540, L_0x55d0c5c94700, C4<0>, C4<0>;
L_0x55d0c5c94110 .functor XOR 1, L_0x55d0c5c940a0, L_0x55d0c5c948c0, C4<0>, C4<0>;
L_0x55d0c5c94180 .functor AND 1, L_0x55d0c5c94540, L_0x55d0c5c94700, C4<1>, C4<1>;
L_0x55d0c5c941f0 .functor AND 1, L_0x55d0c5c94540, L_0x55d0c5c948c0, C4<1>, C4<1>;
L_0x55d0c5c942b0 .functor AND 1, L_0x55d0c5c94700, L_0x55d0c5c948c0, C4<1>, C4<1>;
L_0x55d0c5c94320 .functor OR 1, L_0x55d0c5c94180, L_0x55d0c5c941f0, C4<0>, C4<0>;
L_0x55d0c5c94430 .functor OR 1, L_0x55d0c5c942b0, L_0x55d0c5c94320, C4<0>, C4<0>;
v0x55d0c4d578f0_0 .net "a", 0 0, L_0x55d0c5c94540;  1 drivers
v0x55d0c4d579b0_0 .net "b", 0 0, L_0x55d0c5c94700;  1 drivers
v0x55d0c4d560f0_0 .net "ca", 0 0, L_0x55d0c5c94430;  1 drivers
v0x55d0c4d561c0_0 .net "cin", 0 0, L_0x55d0c5c948c0;  1 drivers
v0x55d0c4d55d10_0 .net "sum", 0 0, L_0x55d0c5c94110;  1 drivers
v0x55d0c4d540d0_0 .net "w1", 0 0, L_0x55d0c5c940a0;  1 drivers
v0x55d0c4d54190_0 .net "w2", 0 0, L_0x55d0c5c94180;  1 drivers
v0x55d0c4d4cbf0_0 .net "w3", 0 0, L_0x55d0c5c941f0;  1 drivers
v0x55d0c4d4ccb0_0 .net "w4", 0 0, L_0x55d0c5c942b0;  1 drivers
v0x55d0c4d51c30_0 .net "w5", 0 0, L_0x55d0c5c94320;  1 drivers
S_0x55d0c4d4fc70 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4d70e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d35bd0_0 .net "a", 3 0, L_0x55d0c5c97690;  1 drivers
v0x55d0c4d35cd0_0 .net "b", 3 0, L_0x55d0c5c97780;  1 drivers
v0x55d0c4d343d0_0 .net "ca", 3 0, L_0x55d0c5c97520;  1 drivers
v0x55d0c4d344c0_0 .net "cin", 3 0, L_0x55d0c5c97870;  1 drivers
v0x55d0c4d33ff0_0 .net "sum", 3 0, L_0x55d0c5c97480;  1 drivers
L_0x55d0c5c95440 .part L_0x55d0c5c97690, 0, 1;
L_0x55d0c5c95570 .part L_0x55d0c5c97780, 0, 1;
L_0x55d0c5c956a0 .part L_0x55d0c5c97870, 0, 1;
L_0x55d0c5c95cb0 .part L_0x55d0c5c97690, 1, 1;
L_0x55d0c5c95de0 .part L_0x55d0c5c97780, 1, 1;
L_0x55d0c5c95f10 .part L_0x55d0c5c97870, 1, 1;
L_0x55d0c5c96650 .part L_0x55d0c5c97690, 2, 1;
L_0x55d0c5c96780 .part L_0x55d0c5c97780, 2, 1;
L_0x55d0c5c96900 .part L_0x55d0c5c97870, 2, 1;
L_0x55d0c5c96ed0 .part L_0x55d0c5c97690, 3, 1;
L_0x55d0c5c97090 .part L_0x55d0c5c97780, 3, 1;
L_0x55d0c5c97250 .part L_0x55d0c5c97870, 3, 1;
L_0x55d0c5c97480 .concat8 [ 1 1 1 1], L_0x55d0c5c94ee0, L_0x55d0c5c95840, L_0x55d0c5c960f0, L_0x55d0c5c96aa0;
L_0x55d0c5c97520 .concat8 [ 1 1 1 1], L_0x55d0c5c95330, L_0x55d0c5c95ba0, L_0x55d0c5c96540, L_0x55d0c5c96dc0;
S_0x55d0c4d4e470 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d4fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c94a80 .functor XOR 1, L_0x55d0c5c95440, L_0x55d0c5c95570, C4<0>, C4<0>;
L_0x55d0c5c94ee0 .functor XOR 1, L_0x55d0c5c94a80, L_0x55d0c5c956a0, C4<0>, C4<0>;
L_0x55d0c5c94fa0 .functor AND 1, L_0x55d0c5c95440, L_0x55d0c5c95570, C4<1>, C4<1>;
L_0x55d0c5c950b0 .functor AND 1, L_0x55d0c5c95440, L_0x55d0c5c956a0, C4<1>, C4<1>;
L_0x55d0c5c95170 .functor AND 1, L_0x55d0c5c95570, L_0x55d0c5c956a0, C4<1>, C4<1>;
L_0x55d0c5c951e0 .functor OR 1, L_0x55d0c5c94fa0, L_0x55d0c5c950b0, C4<0>, C4<0>;
L_0x55d0c5c95330 .functor OR 1, L_0x55d0c5c95170, L_0x55d0c5c951e0, C4<0>, C4<0>;
v0x55d0c4d4e090_0 .net "a", 0 0, L_0x55d0c5c95440;  1 drivers
v0x55d0c4d4e130_0 .net "b", 0 0, L_0x55d0c5c95570;  1 drivers
v0x55d0c4d4c450_0 .net "ca", 0 0, L_0x55d0c5c95330;  1 drivers
v0x55d0c4d4c520_0 .net "cin", 0 0, L_0x55d0c5c956a0;  1 drivers
v0x55d0c4d4a490_0 .net "sum", 0 0, L_0x55d0c5c94ee0;  1 drivers
v0x55d0c4d44110_0 .net "w1", 0 0, L_0x55d0c5c94a80;  1 drivers
v0x55d0c4d441d0_0 .net "w2", 0 0, L_0x55d0c5c94fa0;  1 drivers
v0x55d0c4d49150_0 .net "w3", 0 0, L_0x55d0c5c950b0;  1 drivers
v0x55d0c4d491f0_0 .net "w4", 0 0, L_0x55d0c5c95170;  1 drivers
v0x55d0c4d48d70_0 .net "w5", 0 0, L_0x55d0c5c951e0;  1 drivers
S_0x55d0c4d43cf0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d4fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c957d0 .functor XOR 1, L_0x55d0c5c95cb0, L_0x55d0c5c95de0, C4<0>, C4<0>;
L_0x55d0c5c95840 .functor XOR 1, L_0x55d0c5c957d0, L_0x55d0c5c95f10, C4<0>, C4<0>;
L_0x55d0c5c958b0 .functor AND 1, L_0x55d0c5c95cb0, L_0x55d0c5c95de0, C4<1>, C4<1>;
L_0x55d0c5c95920 .functor AND 1, L_0x55d0c5c95cb0, L_0x55d0c5c95f10, C4<1>, C4<1>;
L_0x55d0c5c959e0 .functor AND 1, L_0x55d0c5c95de0, L_0x55d0c5c95f10, C4<1>, C4<1>;
L_0x55d0c5c95a50 .functor OR 1, L_0x55d0c5c958b0, L_0x55d0c5c95920, C4<0>, C4<0>;
L_0x55d0c5c95ba0 .functor OR 1, L_0x55d0c5c959e0, L_0x55d0c5c95a50, C4<0>, C4<0>;
v0x55d0c4d47570_0 .net "a", 0 0, L_0x55d0c5c95cb0;  1 drivers
v0x55d0c4d47630_0 .net "b", 0 0, L_0x55d0c5c95de0;  1 drivers
v0x55d0c4d47190_0 .net "ca", 0 0, L_0x55d0c5c95ba0;  1 drivers
v0x55d0c4d47260_0 .net "cin", 0 0, L_0x55d0c5c95f10;  1 drivers
v0x55d0c4d45990_0 .net "sum", 0 0, L_0x55d0c5c95840;  1 drivers
v0x55d0c4d455b0_0 .net "w1", 0 0, L_0x55d0c5c957d0;  1 drivers
v0x55d0c4d45670_0 .net "w2", 0 0, L_0x55d0c5c958b0;  1 drivers
v0x55d0c4d43970_0 .net "w3", 0 0, L_0x55d0c5c95920;  1 drivers
v0x55d0c4d43a30_0 .net "w4", 0 0, L_0x55d0c5c959e0;  1 drivers
v0x55d0c4d3c490_0 .net "w5", 0 0, L_0x55d0c5c95a50;  1 drivers
S_0x55d0c4d414d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d4fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c96080 .functor XOR 1, L_0x55d0c5c96650, L_0x55d0c5c96780, C4<0>, C4<0>;
L_0x55d0c5c960f0 .functor XOR 1, L_0x55d0c5c96080, L_0x55d0c5c96900, C4<0>, C4<0>;
L_0x55d0c5c961b0 .functor AND 1, L_0x55d0c5c96650, L_0x55d0c5c96780, C4<1>, C4<1>;
L_0x55d0c5c962c0 .functor AND 1, L_0x55d0c5c96650, L_0x55d0c5c96900, C4<1>, C4<1>;
L_0x55d0c5c96380 .functor AND 1, L_0x55d0c5c96780, L_0x55d0c5c96900, C4<1>, C4<1>;
L_0x55d0c5c963f0 .functor OR 1, L_0x55d0c5c961b0, L_0x55d0c5c962c0, C4<0>, C4<0>;
L_0x55d0c5c96540 .functor OR 1, L_0x55d0c5c96380, L_0x55d0c5c963f0, C4<0>, C4<0>;
v0x55d0c4d410f0_0 .net "a", 0 0, L_0x55d0c5c96650;  1 drivers
v0x55d0c4d41190_0 .net "b", 0 0, L_0x55d0c5c96780;  1 drivers
v0x55d0c4d3c070_0 .net "ca", 0 0, L_0x55d0c5c96540;  1 drivers
v0x55d0c4d3c140_0 .net "cin", 0 0, L_0x55d0c5c96900;  1 drivers
v0x55d0c4d3f8f0_0 .net "sum", 0 0, L_0x55d0c5c960f0;  1 drivers
v0x55d0c4d3f510_0 .net "w1", 0 0, L_0x55d0c5c96080;  1 drivers
v0x55d0c4d3f5d0_0 .net "w2", 0 0, L_0x55d0c5c961b0;  1 drivers
v0x55d0c4d3dd10_0 .net "w3", 0 0, L_0x55d0c5c962c0;  1 drivers
v0x55d0c4d3ddb0_0 .net "w4", 0 0, L_0x55d0c5c96380;  1 drivers
v0x55d0c4d3d930_0 .net "w5", 0 0, L_0x55d0c5c963f0;  1 drivers
S_0x55d0c4d3bcf0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d4fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c96a30 .functor XOR 1, L_0x55d0c5c96ed0, L_0x55d0c5c97090, C4<0>, C4<0>;
L_0x55d0c5c96aa0 .functor XOR 1, L_0x55d0c5c96a30, L_0x55d0c5c97250, C4<0>, C4<0>;
L_0x55d0c5c96b10 .functor AND 1, L_0x55d0c5c96ed0, L_0x55d0c5c97090, C4<1>, C4<1>;
L_0x55d0c5c96b80 .functor AND 1, L_0x55d0c5c96ed0, L_0x55d0c5c97250, C4<1>, C4<1>;
L_0x55d0c5c96c40 .functor AND 1, L_0x55d0c5c97090, L_0x55d0c5c97250, C4<1>, C4<1>;
L_0x55d0c5c96cb0 .functor OR 1, L_0x55d0c5c96b10, L_0x55d0c5c96b80, C4<0>, C4<0>;
L_0x55d0c5c96dc0 .functor OR 1, L_0x55d0c5c96c40, L_0x55d0c5c96cb0, C4<0>, C4<0>;
v0x55d0c4d39ba0_0 .net "a", 0 0, L_0x55d0c5c96ed0;  1 drivers
v0x55d0c4d39c60_0 .net "b", 0 0, L_0x55d0c5c97090;  1 drivers
v0x55d0c4d32b50_0 .net "ca", 0 0, L_0x55d0c5c96dc0;  1 drivers
v0x55d0c4d32c20_0 .net "cin", 0 0, L_0x55d0c5c97250;  1 drivers
v0x55d0c4d37b90_0 .net "sum", 0 0, L_0x55d0c5c96aa0;  1 drivers
v0x55d0c4d377b0_0 .net "w1", 0 0, L_0x55d0c5c96a30;  1 drivers
v0x55d0c4d37870_0 .net "w2", 0 0, L_0x55d0c5c96b10;  1 drivers
v0x55d0c4d32730_0 .net "w3", 0 0, L_0x55d0c5c96b80;  1 drivers
v0x55d0c4d327f0_0 .net "w4", 0 0, L_0x55d0c5c96c40;  1 drivers
v0x55d0c4d35fb0_0 .net "w5", 0 0, L_0x55d0c5c96cb0;  1 drivers
S_0x55d0c4d2fb30 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4d72a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4cee310_0 .net "a", 7 0, L_0x55d0c5c9d530;  1 drivers
v0x55d0c4cee3f0_0 .net "b", 7 0, L_0x55d0c5c9d620;  1 drivers
v0x55d0c4cf3350_0 .net "ca", 7 0, L_0x55d0c5c9d3a0;  1 drivers
v0x55d0c4cf3420_0 .net "cin", 7 0, L_0x55d0c5c9d710;  1 drivers
v0x55d0c4cf2f70_0 .net "sum", 7 0, L_0x55d0c5c9d260;  1 drivers
L_0x55d0c5c9a5c0 .part L_0x55d0c5c9d530, 0, 4;
L_0x55d0c5c9a660 .part L_0x55d0c5c9d620, 0, 4;
L_0x55d0c5c9a700 .part L_0x55d0c5c9d710, 0, 4;
L_0x55d0c5c9cf50 .part L_0x55d0c5c9d530, 4, 4;
L_0x55d0c5c9d040 .part L_0x55d0c5c9d620, 4, 4;
L_0x55d0c5c9d130 .part L_0x55d0c5c9d710, 4, 4;
L_0x55d0c5c9d260 .concat8 [ 4 4 0 0], L_0x55d0c5c9a3b0, L_0x55d0c5c9cd40;
L_0x55d0c5c9d3a0 .concat8 [ 4 4 0 0], L_0x55d0c5c9a450, L_0x55d0c5c9cde0;
S_0x55d0c4d2aab0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4d2fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d0fc10_0 .net "a", 3 0, L_0x55d0c5c9a5c0;  1 drivers
v0x55d0c4d0fd10_0 .net "b", 3 0, L_0x55d0c5c9a660;  1 drivers
v0x55d0c4d13490_0 .net "ca", 3 0, L_0x55d0c5c9a450;  1 drivers
v0x55d0c4d13580_0 .net "cin", 3 0, L_0x55d0c5c9a700;  1 drivers
v0x55d0c4d130b0_0 .net "sum", 3 0, L_0x55d0c5c9a3b0;  1 drivers
L_0x55d0c5c98370 .part L_0x55d0c5c9a5c0, 0, 1;
L_0x55d0c5c984a0 .part L_0x55d0c5c9a660, 0, 1;
L_0x55d0c5c985d0 .part L_0x55d0c5c9a700, 0, 1;
L_0x55d0c5c98be0 .part L_0x55d0c5c9a5c0, 1, 1;
L_0x55d0c5c98d10 .part L_0x55d0c5c9a660, 1, 1;
L_0x55d0c5c98e40 .part L_0x55d0c5c9a700, 1, 1;
L_0x55d0c5c99580 .part L_0x55d0c5c9a5c0, 2, 1;
L_0x55d0c5c996b0 .part L_0x55d0c5c9a660, 2, 1;
L_0x55d0c5c99830 .part L_0x55d0c5c9a700, 2, 1;
L_0x55d0c5c99e00 .part L_0x55d0c5c9a5c0, 3, 1;
L_0x55d0c5c99fc0 .part L_0x55d0c5c9a660, 3, 1;
L_0x55d0c5c9a180 .part L_0x55d0c5c9a700, 3, 1;
L_0x55d0c5c9a3b0 .concat8 [ 1 1 1 1], L_0x55d0c5c97e50, L_0x55d0c5c98770, L_0x55d0c5c99020, L_0x55d0c5c999d0;
L_0x55d0c5c9a450 .concat8 [ 1 1 1 1], L_0x55d0c5c98260, L_0x55d0c5c98ad0, L_0x55d0c5c99470, L_0x55d0c5c99cf0;
S_0x55d0c4d2e330 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d2aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c97410 .functor XOR 1, L_0x55d0c5c98370, L_0x55d0c5c984a0, C4<0>, C4<0>;
L_0x55d0c5c97e50 .functor XOR 1, L_0x55d0c5c97410, L_0x55d0c5c985d0, C4<0>, C4<0>;
L_0x55d0c5c97f10 .functor AND 1, L_0x55d0c5c98370, L_0x55d0c5c984a0, C4<1>, C4<1>;
L_0x55d0c5c98020 .functor AND 1, L_0x55d0c5c98370, L_0x55d0c5c985d0, C4<1>, C4<1>;
L_0x55d0c5c980e0 .functor AND 1, L_0x55d0c5c984a0, L_0x55d0c5c985d0, C4<1>, C4<1>;
L_0x55d0c5c98150 .functor OR 1, L_0x55d0c5c97f10, L_0x55d0c5c98020, C4<0>, C4<0>;
L_0x55d0c5c98260 .functor OR 1, L_0x55d0c5c980e0, L_0x55d0c5c98150, C4<0>, C4<0>;
v0x55d0c4d2df50_0 .net "a", 0 0, L_0x55d0c5c98370;  1 drivers
v0x55d0c4d2dff0_0 .net "b", 0 0, L_0x55d0c5c984a0;  1 drivers
v0x55d0c4d2c750_0 .net "ca", 0 0, L_0x55d0c5c98260;  1 drivers
v0x55d0c4d2c820_0 .net "cin", 0 0, L_0x55d0c5c985d0;  1 drivers
v0x55d0c4d2c370_0 .net "sum", 0 0, L_0x55d0c5c97e50;  1 drivers
v0x55d0c4d2a730_0 .net "w1", 0 0, L_0x55d0c5c97410;  1 drivers
v0x55d0c4d2a7f0_0 .net "w2", 0 0, L_0x55d0c5c97f10;  1 drivers
v0x55d0c4d28770_0 .net "w3", 0 0, L_0x55d0c5c98020;  1 drivers
v0x55d0c4d28810_0 .net "w4", 0 0, L_0x55d0c5c980e0;  1 drivers
v0x55d0c4d223f0_0 .net "w5", 0 0, L_0x55d0c5c98150;  1 drivers
S_0x55d0c4d27430 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d2aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c98700 .functor XOR 1, L_0x55d0c5c98be0, L_0x55d0c5c98d10, C4<0>, C4<0>;
L_0x55d0c5c98770 .functor XOR 1, L_0x55d0c5c98700, L_0x55d0c5c98e40, C4<0>, C4<0>;
L_0x55d0c5c987e0 .functor AND 1, L_0x55d0c5c98be0, L_0x55d0c5c98d10, C4<1>, C4<1>;
L_0x55d0c5c98850 .functor AND 1, L_0x55d0c5c98be0, L_0x55d0c5c98e40, C4<1>, C4<1>;
L_0x55d0c5c98910 .functor AND 1, L_0x55d0c5c98d10, L_0x55d0c5c98e40, C4<1>, C4<1>;
L_0x55d0c5c98980 .functor OR 1, L_0x55d0c5c987e0, L_0x55d0c5c98850, C4<0>, C4<0>;
L_0x55d0c5c98ad0 .functor OR 1, L_0x55d0c5c98910, L_0x55d0c5c98980, C4<0>, C4<0>;
v0x55d0c4d27050_0 .net "a", 0 0, L_0x55d0c5c98be0;  1 drivers
v0x55d0c4d27110_0 .net "b", 0 0, L_0x55d0c5c98d10;  1 drivers
v0x55d0c4d21fd0_0 .net "ca", 0 0, L_0x55d0c5c98ad0;  1 drivers
v0x55d0c4d220a0_0 .net "cin", 0 0, L_0x55d0c5c98e40;  1 drivers
v0x55d0c4d25850_0 .net "sum", 0 0, L_0x55d0c5c98770;  1 drivers
v0x55d0c4d25470_0 .net "w1", 0 0, L_0x55d0c5c98700;  1 drivers
v0x55d0c4d25530_0 .net "w2", 0 0, L_0x55d0c5c987e0;  1 drivers
v0x55d0c4d23c70_0 .net "w3", 0 0, L_0x55d0c5c98850;  1 drivers
v0x55d0c4d23d30_0 .net "w4", 0 0, L_0x55d0c5c98910;  1 drivers
v0x55d0c4d23890_0 .net "w5", 0 0, L_0x55d0c5c98980;  1 drivers
S_0x55d0c4d21c50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d2aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c98fb0 .functor XOR 1, L_0x55d0c5c99580, L_0x55d0c5c996b0, C4<0>, C4<0>;
L_0x55d0c5c99020 .functor XOR 1, L_0x55d0c5c98fb0, L_0x55d0c5c99830, C4<0>, C4<0>;
L_0x55d0c5c990e0 .functor AND 1, L_0x55d0c5c99580, L_0x55d0c5c996b0, C4<1>, C4<1>;
L_0x55d0c5c991f0 .functor AND 1, L_0x55d0c5c99580, L_0x55d0c5c99830, C4<1>, C4<1>;
L_0x55d0c5c992b0 .functor AND 1, L_0x55d0c5c996b0, L_0x55d0c5c99830, C4<1>, C4<1>;
L_0x55d0c5c99320 .functor OR 1, L_0x55d0c5c990e0, L_0x55d0c5c991f0, C4<0>, C4<0>;
L_0x55d0c5c99470 .functor OR 1, L_0x55d0c5c992b0, L_0x55d0c5c99320, C4<0>, C4<0>;
v0x55d0c4d1a770_0 .net "a", 0 0, L_0x55d0c5c99580;  1 drivers
v0x55d0c4d1a810_0 .net "b", 0 0, L_0x55d0c5c996b0;  1 drivers
v0x55d0c4d1f7b0_0 .net "ca", 0 0, L_0x55d0c5c99470;  1 drivers
v0x55d0c4d1f880_0 .net "cin", 0 0, L_0x55d0c5c99830;  1 drivers
v0x55d0c4d1f3d0_0 .net "sum", 0 0, L_0x55d0c5c99020;  1 drivers
v0x55d0c4d1a350_0 .net "w1", 0 0, L_0x55d0c5c98fb0;  1 drivers
v0x55d0c4d1a410_0 .net "w2", 0 0, L_0x55d0c5c990e0;  1 drivers
v0x55d0c4d1dbd0_0 .net "w3", 0 0, L_0x55d0c5c991f0;  1 drivers
v0x55d0c4d1dc70_0 .net "w4", 0 0, L_0x55d0c5c992b0;  1 drivers
v0x55d0c4d1d7f0_0 .net "w5", 0 0, L_0x55d0c5c99320;  1 drivers
S_0x55d0c4d1bff0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d2aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c99960 .functor XOR 1, L_0x55d0c5c99e00, L_0x55d0c5c99fc0, C4<0>, C4<0>;
L_0x55d0c5c999d0 .functor XOR 1, L_0x55d0c5c99960, L_0x55d0c5c9a180, C4<0>, C4<0>;
L_0x55d0c5c99a40 .functor AND 1, L_0x55d0c5c99e00, L_0x55d0c5c99fc0, C4<1>, C4<1>;
L_0x55d0c5c99ab0 .functor AND 1, L_0x55d0c5c99e00, L_0x55d0c5c9a180, C4<1>, C4<1>;
L_0x55d0c5c99b70 .functor AND 1, L_0x55d0c5c99fc0, L_0x55d0c5c9a180, C4<1>, C4<1>;
L_0x55d0c5c99be0 .functor OR 1, L_0x55d0c5c99a40, L_0x55d0c5c99ab0, C4<0>, C4<0>;
L_0x55d0c5c99cf0 .functor OR 1, L_0x55d0c5c99b70, L_0x55d0c5c99be0, C4<0>, C4<0>;
v0x55d0c4d1bc10_0 .net "a", 0 0, L_0x55d0c5c99e00;  1 drivers
v0x55d0c4d1bcd0_0 .net "b", 0 0, L_0x55d0c5c99fc0;  1 drivers
v0x55d0c4d19fd0_0 .net "ca", 0 0, L_0x55d0c5c99cf0;  1 drivers
v0x55d0c4d1a0a0_0 .net "cin", 0 0, L_0x55d0c5c9a180;  1 drivers
v0x55d0c4d17df0_0 .net "sum", 0 0, L_0x55d0c5c999d0;  1 drivers
v0x55d0c4d10030_0 .net "w1", 0 0, L_0x55d0c5c99960;  1 drivers
v0x55d0c4d100f0_0 .net "w2", 0 0, L_0x55d0c5c99a40;  1 drivers
v0x55d0c4d15070_0 .net "w3", 0 0, L_0x55d0c5c99ab0;  1 drivers
v0x55d0c4d15130_0 .net "w4", 0 0, L_0x55d0c5c99b70;  1 drivers
v0x55d0c4d14c90_0 .net "w5", 0 0, L_0x55d0c5c99be0;  1 drivers
S_0x55d0c4d118b0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4d2fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4cf90f0_0 .net "a", 3 0, L_0x55d0c5c9cf50;  1 drivers
v0x55d0c4cf91f0_0 .net "b", 3 0, L_0x55d0c5c9d040;  1 drivers
v0x55d0c4cf74b0_0 .net "ca", 3 0, L_0x55d0c5c9cde0;  1 drivers
v0x55d0c4cf75a0_0 .net "cin", 3 0, L_0x55d0c5c9d130;  1 drivers
v0x55d0c4cf5360_0 .net "sum", 3 0, L_0x55d0c5c9cd40;  1 drivers
L_0x55d0c5c9ad00 .part L_0x55d0c5c9cf50, 0, 1;
L_0x55d0c5c9ae30 .part L_0x55d0c5c9d040, 0, 1;
L_0x55d0c5c9af60 .part L_0x55d0c5c9d130, 0, 1;
L_0x55d0c5c9b570 .part L_0x55d0c5c9cf50, 1, 1;
L_0x55d0c5c9b6a0 .part L_0x55d0c5c9d040, 1, 1;
L_0x55d0c5c9b7d0 .part L_0x55d0c5c9d130, 1, 1;
L_0x55d0c5c9bf10 .part L_0x55d0c5c9cf50, 2, 1;
L_0x55d0c5c9c040 .part L_0x55d0c5c9d040, 2, 1;
L_0x55d0c5c9c1c0 .part L_0x55d0c5c9d130, 2, 1;
L_0x55d0c5c9c790 .part L_0x55d0c5c9cf50, 3, 1;
L_0x55d0c5c9c950 .part L_0x55d0c5c9d040, 3, 1;
L_0x55d0c5c9cb10 .part L_0x55d0c5c9d130, 3, 1;
L_0x55d0c5c9cd40 .concat8 [ 1 1 1 1], L_0x55d0c5c9a7a0, L_0x55d0c5c9b100, L_0x55d0c5c9b9b0, L_0x55d0c5c9c360;
L_0x55d0c5c9cde0 .concat8 [ 1 1 1 1], L_0x55d0c5c9abf0, L_0x55d0c5c9b460, L_0x55d0c5c9be00, L_0x55d0c5c9c680;
S_0x55d0c4d114d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d118b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c9a340 .functor XOR 1, L_0x55d0c5c9ad00, L_0x55d0c5c9ae30, C4<0>, C4<0>;
L_0x55d0c5c9a7a0 .functor XOR 1, L_0x55d0c5c9a340, L_0x55d0c5c9af60, C4<0>, C4<0>;
L_0x55d0c5c9a860 .functor AND 1, L_0x55d0c5c9ad00, L_0x55d0c5c9ae30, C4<1>, C4<1>;
L_0x55d0c5c9a970 .functor AND 1, L_0x55d0c5c9ad00, L_0x55d0c5c9af60, C4<1>, C4<1>;
L_0x55d0c5c9aa30 .functor AND 1, L_0x55d0c5c9ae30, L_0x55d0c5c9af60, C4<1>, C4<1>;
L_0x55d0c5c9aaa0 .functor OR 1, L_0x55d0c5c9a860, L_0x55d0c5c9a970, C4<0>, C4<0>;
L_0x55d0c5c9abf0 .functor OR 1, L_0x55d0c5c9aa30, L_0x55d0c5c9aaa0, C4<0>, C4<0>;
v0x55d0c4d0f890_0 .net "a", 0 0, L_0x55d0c5c9ad00;  1 drivers
v0x55d0c4d0f930_0 .net "b", 0 0, L_0x55d0c5c9ae30;  1 drivers
v0x55d0c4d083b0_0 .net "ca", 0 0, L_0x55d0c5c9abf0;  1 drivers
v0x55d0c4d08480_0 .net "cin", 0 0, L_0x55d0c5c9af60;  1 drivers
v0x55d0c4d0d3f0_0 .net "sum", 0 0, L_0x55d0c5c9a7a0;  1 drivers
v0x55d0c4d0d010_0 .net "w1", 0 0, L_0x55d0c5c9a340;  1 drivers
v0x55d0c4d0d0d0_0 .net "w2", 0 0, L_0x55d0c5c9a860;  1 drivers
v0x55d0c4d07f90_0 .net "w3", 0 0, L_0x55d0c5c9a970;  1 drivers
v0x55d0c4d08030_0 .net "w4", 0 0, L_0x55d0c5c9aa30;  1 drivers
v0x55d0c4d0b810_0 .net "w5", 0 0, L_0x55d0c5c9aaa0;  1 drivers
S_0x55d0c4d0b430 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d118b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c9b090 .functor XOR 1, L_0x55d0c5c9b570, L_0x55d0c5c9b6a0, C4<0>, C4<0>;
L_0x55d0c5c9b100 .functor XOR 1, L_0x55d0c5c9b090, L_0x55d0c5c9b7d0, C4<0>, C4<0>;
L_0x55d0c5c9b170 .functor AND 1, L_0x55d0c5c9b570, L_0x55d0c5c9b6a0, C4<1>, C4<1>;
L_0x55d0c5c9b1e0 .functor AND 1, L_0x55d0c5c9b570, L_0x55d0c5c9b7d0, C4<1>, C4<1>;
L_0x55d0c5c9b2a0 .functor AND 1, L_0x55d0c5c9b6a0, L_0x55d0c5c9b7d0, C4<1>, C4<1>;
L_0x55d0c5c9b310 .functor OR 1, L_0x55d0c5c9b170, L_0x55d0c5c9b1e0, C4<0>, C4<0>;
L_0x55d0c5c9b460 .functor OR 1, L_0x55d0c5c9b2a0, L_0x55d0c5c9b310, C4<0>, C4<0>;
v0x55d0c4d09c30_0 .net "a", 0 0, L_0x55d0c5c9b570;  1 drivers
v0x55d0c4d09cf0_0 .net "b", 0 0, L_0x55d0c5c9b6a0;  1 drivers
v0x55d0c4d09850_0 .net "ca", 0 0, L_0x55d0c5c9b460;  1 drivers
v0x55d0c4d09920_0 .net "cin", 0 0, L_0x55d0c5c9b7d0;  1 drivers
v0x55d0c4d07c10_0 .net "sum", 0 0, L_0x55d0c5c9b100;  1 drivers
v0x55d0c4d05c50_0 .net "w1", 0 0, L_0x55d0c5c9b090;  1 drivers
v0x55d0c4d05d10_0 .net "w2", 0 0, L_0x55d0c5c9b170;  1 drivers
v0x55d0c4cff8d0_0 .net "w3", 0 0, L_0x55d0c5c9b1e0;  1 drivers
v0x55d0c4cff990_0 .net "w4", 0 0, L_0x55d0c5c9b2a0;  1 drivers
v0x55d0c4d04910_0 .net "w5", 0 0, L_0x55d0c5c9b310;  1 drivers
S_0x55d0c4d04530 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d118b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c9b940 .functor XOR 1, L_0x55d0c5c9bf10, L_0x55d0c5c9c040, C4<0>, C4<0>;
L_0x55d0c5c9b9b0 .functor XOR 1, L_0x55d0c5c9b940, L_0x55d0c5c9c1c0, C4<0>, C4<0>;
L_0x55d0c5c9ba70 .functor AND 1, L_0x55d0c5c9bf10, L_0x55d0c5c9c040, C4<1>, C4<1>;
L_0x55d0c5c9bb80 .functor AND 1, L_0x55d0c5c9bf10, L_0x55d0c5c9c1c0, C4<1>, C4<1>;
L_0x55d0c5c9bc40 .functor AND 1, L_0x55d0c5c9c040, L_0x55d0c5c9c1c0, C4<1>, C4<1>;
L_0x55d0c5c9bcb0 .functor OR 1, L_0x55d0c5c9ba70, L_0x55d0c5c9bb80, C4<0>, C4<0>;
L_0x55d0c5c9be00 .functor OR 1, L_0x55d0c5c9bc40, L_0x55d0c5c9bcb0, C4<0>, C4<0>;
v0x55d0c4cff4b0_0 .net "a", 0 0, L_0x55d0c5c9bf10;  1 drivers
v0x55d0c4cff550_0 .net "b", 0 0, L_0x55d0c5c9c040;  1 drivers
v0x55d0c4d02d30_0 .net "ca", 0 0, L_0x55d0c5c9be00;  1 drivers
v0x55d0c4d02e00_0 .net "cin", 0 0, L_0x55d0c5c9c1c0;  1 drivers
v0x55d0c4d02950_0 .net "sum", 0 0, L_0x55d0c5c9b9b0;  1 drivers
v0x55d0c4d01150_0 .net "w1", 0 0, L_0x55d0c5c9b940;  1 drivers
v0x55d0c4d01210_0 .net "w2", 0 0, L_0x55d0c5c9ba70;  1 drivers
v0x55d0c4d00d70_0 .net "w3", 0 0, L_0x55d0c5c9bb80;  1 drivers
v0x55d0c4d00e10_0 .net "w4", 0 0, L_0x55d0c5c9bc40;  1 drivers
v0x55d0c4cff130_0 .net "w5", 0 0, L_0x55d0c5c9bcb0;  1 drivers
S_0x55d0c4cf7c50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d118b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c9c2f0 .functor XOR 1, L_0x55d0c5c9c790, L_0x55d0c5c9c950, C4<0>, C4<0>;
L_0x55d0c5c9c360 .functor XOR 1, L_0x55d0c5c9c2f0, L_0x55d0c5c9cb10, C4<0>, C4<0>;
L_0x55d0c5c9c3d0 .functor AND 1, L_0x55d0c5c9c790, L_0x55d0c5c9c950, C4<1>, C4<1>;
L_0x55d0c5c9c440 .functor AND 1, L_0x55d0c5c9c790, L_0x55d0c5c9cb10, C4<1>, C4<1>;
L_0x55d0c5c9c500 .functor AND 1, L_0x55d0c5c9c950, L_0x55d0c5c9cb10, C4<1>, C4<1>;
L_0x55d0c5c9c570 .functor OR 1, L_0x55d0c5c9c3d0, L_0x55d0c5c9c440, C4<0>, C4<0>;
L_0x55d0c5c9c680 .functor OR 1, L_0x55d0c5c9c500, L_0x55d0c5c9c570, C4<0>, C4<0>;
v0x55d0c4cfcc90_0 .net "a", 0 0, L_0x55d0c5c9c790;  1 drivers
v0x55d0c4cfcd50_0 .net "b", 0 0, L_0x55d0c5c9c950;  1 drivers
v0x55d0c4cfc8b0_0 .net "ca", 0 0, L_0x55d0c5c9c680;  1 drivers
v0x55d0c4cfc980_0 .net "cin", 0 0, L_0x55d0c5c9cb10;  1 drivers
v0x55d0c4cf7830_0 .net "sum", 0 0, L_0x55d0c5c9c360;  1 drivers
v0x55d0c4cfb0b0_0 .net "w1", 0 0, L_0x55d0c5c9c2f0;  1 drivers
v0x55d0c4cfb170_0 .net "w2", 0 0, L_0x55d0c5c9c3d0;  1 drivers
v0x55d0c4cfacd0_0 .net "w3", 0 0, L_0x55d0c5c9c440;  1 drivers
v0x55d0c4cfad90_0 .net "w4", 0 0, L_0x55d0c5c9c500;  1 drivers
v0x55d0c4cf94d0_0 .net "w5", 0 0, L_0x55d0c5c9c570;  1 drivers
S_0x55d0c4cefb90 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4d72e60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4c6cef0_0 .net "a", 15 0, L_0x55d0c5ca91b0;  1 drivers
v0x55d0c4c6cfd0_0 .net "b", 15 0, L_0x55d0c5ca92a0;  1 drivers
v0x55d0c4c70770_0 .net "ca", 15 0, L_0x55d0c5ca9020;  1 drivers
v0x55d0c4c70830_0 .net "cin", 15 0, L_0x55d0c5ca9390;  1 drivers
v0x55d0c4c70390_0 .net "sum", 15 0, L_0x55d0c5ca8ee0;  1 drivers
L_0x55d0c5ca3350 .part L_0x55d0c5ca91b0, 0, 8;
L_0x55d0c5ca33f0 .part L_0x55d0c5ca92a0, 0, 8;
L_0x55d0c5ca3490 .part L_0x55d0c5ca9390, 0, 8;
L_0x55d0c5ca8c10 .part L_0x55d0c5ca91b0, 8, 8;
L_0x55d0c5ca8d00 .part L_0x55d0c5ca92a0, 8, 8;
L_0x55d0c5ca8df0 .part L_0x55d0c5ca9390, 8, 8;
L_0x55d0c5ca8ee0 .concat8 [ 8 8 0 0], L_0x55d0c5ca3080, L_0x55d0c5ca8940;
L_0x55d0c5ca9020 .concat8 [ 8 8 0 0], L_0x55d0c5ca31c0, L_0x55d0c5ca8a80;
S_0x55d0c4cef7b0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4cefb90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4cb13b0_0 .net "a", 7 0, L_0x55d0c5ca3350;  1 drivers
v0x55d0c4cb1490_0 .net "b", 7 0, L_0x55d0c5ca33f0;  1 drivers
v0x55d0c4caf260_0 .net "ca", 7 0, L_0x55d0c5ca31c0;  1 drivers
v0x55d0c4caf300_0 .net "cin", 7 0, L_0x55d0c5ca3490;  1 drivers
v0x55d0c4ca8210_0 .net "sum", 7 0, L_0x55d0c5ca3080;  1 drivers
L_0x55d0c5ca03e0 .part L_0x55d0c5ca3350, 0, 4;
L_0x55d0c5ca0480 .part L_0x55d0c5ca33f0, 0, 4;
L_0x55d0c5ca0520 .part L_0x55d0c5ca3490, 0, 4;
L_0x55d0c5ca2d70 .part L_0x55d0c5ca3350, 4, 4;
L_0x55d0c5ca2e60 .part L_0x55d0c5ca33f0, 4, 4;
L_0x55d0c5ca2f50 .part L_0x55d0c5ca3490, 4, 4;
L_0x55d0c5ca3080 .concat8 [ 4 4 0 0], L_0x55d0c5ca01d0, L_0x55d0c5ca2b60;
L_0x55d0c5ca31c0 .concat8 [ 4 4 0 0], L_0x55d0c5ca0270, L_0x55d0c5ca2c00;
S_0x55d0c4cedb70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4cef7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4ccef70_0 .net "a", 3 0, L_0x55d0c5ca03e0;  1 drivers
v0x55d0c4ccf070_0 .net "b", 3 0, L_0x55d0c5ca0480;  1 drivers
v0x55d0c4cceb90_0 .net "ca", 3 0, L_0x55d0c5ca0270;  1 drivers
v0x55d0c4ccec80_0 .net "cin", 3 0, L_0x55d0c5ca0520;  1 drivers
v0x55d0c4cc9b10_0 .net "sum", 3 0, L_0x55d0c5ca01d0;  1 drivers
L_0x55d0c5c9e1d0 .part L_0x55d0c5ca03e0, 0, 1;
L_0x55d0c5c9e300 .part L_0x55d0c5ca0480, 0, 1;
L_0x55d0c5c9e430 .part L_0x55d0c5ca0520, 0, 1;
L_0x55d0c5c9ea40 .part L_0x55d0c5ca03e0, 1, 1;
L_0x55d0c5c9eb70 .part L_0x55d0c5ca0480, 1, 1;
L_0x55d0c5c9eca0 .part L_0x55d0c5ca0520, 1, 1;
L_0x55d0c5c9f350 .part L_0x55d0c5ca03e0, 2, 1;
L_0x55d0c5c9f480 .part L_0x55d0c5ca0480, 2, 1;
L_0x55d0c5c9f600 .part L_0x55d0c5ca0520, 2, 1;
L_0x55d0c5c9fc20 .part L_0x55d0c5ca03e0, 3, 1;
L_0x55d0c5c9fde0 .part L_0x55d0c5ca0480, 3, 1;
L_0x55d0c5c9ffa0 .part L_0x55d0c5ca0520, 3, 1;
L_0x55d0c5ca01d0 .concat8 [ 1 1 1 1], L_0x55d0c5c9dcb0, L_0x55d0c5c9e5d0, L_0x55d0c5c9ee80, L_0x55d0c5c9f7a0;
L_0x55d0c5ca0270 .concat8 [ 1 1 1 1], L_0x55d0c5c9e0c0, L_0x55d0c5c9e930, L_0x55d0c5c9f240, L_0x55d0c5c9fb10;
S_0x55d0c4ce6690 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4cedb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c9ccd0 .functor XOR 1, L_0x55d0c5c9e1d0, L_0x55d0c5c9e300, C4<0>, C4<0>;
L_0x55d0c5c9dcb0 .functor XOR 1, L_0x55d0c5c9ccd0, L_0x55d0c5c9e430, C4<0>, C4<0>;
L_0x55d0c5c9dd70 .functor AND 1, L_0x55d0c5c9e1d0, L_0x55d0c5c9e300, C4<1>, C4<1>;
L_0x55d0c5c9de80 .functor AND 1, L_0x55d0c5c9e1d0, L_0x55d0c5c9e430, C4<1>, C4<1>;
L_0x55d0c5c9df40 .functor AND 1, L_0x55d0c5c9e300, L_0x55d0c5c9e430, C4<1>, C4<1>;
L_0x55d0c5c9dfb0 .functor OR 1, L_0x55d0c5c9dd70, L_0x55d0c5c9de80, C4<0>, C4<0>;
L_0x55d0c5c9e0c0 .functor OR 1, L_0x55d0c5c9df40, L_0x55d0c5c9dfb0, C4<0>, C4<0>;
v0x55d0c4ceb6d0_0 .net "a", 0 0, L_0x55d0c5c9e1d0;  1 drivers
v0x55d0c4ceb770_0 .net "b", 0 0, L_0x55d0c5c9e300;  1 drivers
v0x55d0c4ceb2f0_0 .net "ca", 0 0, L_0x55d0c5c9e0c0;  1 drivers
v0x55d0c4ceb3c0_0 .net "cin", 0 0, L_0x55d0c5c9e430;  1 drivers
v0x55d0c4ce6270_0 .net "sum", 0 0, L_0x55d0c5c9dcb0;  1 drivers
v0x55d0c4ce6330_0 .net "w1", 0 0, L_0x55d0c5c9ccd0;  1 drivers
v0x55d0c4ce9af0_0 .net "w2", 0 0, L_0x55d0c5c9dd70;  1 drivers
v0x55d0c4ce9b90_0 .net "w3", 0 0, L_0x55d0c5c9de80;  1 drivers
v0x55d0c4ce9710_0 .net "w4", 0 0, L_0x55d0c5c9df40;  1 drivers
v0x55d0c4ce7f10_0 .net "w5", 0 0, L_0x55d0c5c9dfb0;  1 drivers
S_0x55d0c4ce7b30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4cedb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c9e560 .functor XOR 1, L_0x55d0c5c9ea40, L_0x55d0c5c9eb70, C4<0>, C4<0>;
L_0x55d0c5c9e5d0 .functor XOR 1, L_0x55d0c5c9e560, L_0x55d0c5c9eca0, C4<0>, C4<0>;
L_0x55d0c5c9e640 .functor AND 1, L_0x55d0c5c9ea40, L_0x55d0c5c9eb70, C4<1>, C4<1>;
L_0x55d0c5c9e6b0 .functor AND 1, L_0x55d0c5c9ea40, L_0x55d0c5c9eca0, C4<1>, C4<1>;
L_0x55d0c5c9e770 .functor AND 1, L_0x55d0c5c9eb70, L_0x55d0c5c9eca0, C4<1>, C4<1>;
L_0x55d0c5c9e7e0 .functor OR 1, L_0x55d0c5c9e640, L_0x55d0c5c9e6b0, C4<0>, C4<0>;
L_0x55d0c5c9e930 .functor OR 1, L_0x55d0c5c9e770, L_0x55d0c5c9e7e0, C4<0>, C4<0>;
v0x55d0c4ce5ef0_0 .net "a", 0 0, L_0x55d0c5c9ea40;  1 drivers
v0x55d0c4ce5fb0_0 .net "b", 0 0, L_0x55d0c5c9eb70;  1 drivers
v0x55d0c4ce3f30_0 .net "ca", 0 0, L_0x55d0c5c9e930;  1 drivers
v0x55d0c4ce4000_0 .net "cin", 0 0, L_0x55d0c5c9eca0;  1 drivers
v0x55d0c4cddbb0_0 .net "sum", 0 0, L_0x55d0c5c9e5d0;  1 drivers
v0x55d0c4cddc70_0 .net "w1", 0 0, L_0x55d0c5c9e560;  1 drivers
v0x55d0c4ce2bf0_0 .net "w2", 0 0, L_0x55d0c5c9e640;  1 drivers
v0x55d0c4ce2cb0_0 .net "w3", 0 0, L_0x55d0c5c9e6b0;  1 drivers
v0x55d0c4ce2810_0 .net "w4", 0 0, L_0x55d0c5c9e770;  1 drivers
v0x55d0c4cdd790_0 .net "w5", 0 0, L_0x55d0c5c9e7e0;  1 drivers
S_0x55d0c4ce1010 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4cedb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c9ee10 .functor XOR 1, L_0x55d0c5c9f350, L_0x55d0c5c9f480, C4<0>, C4<0>;
L_0x55d0c5c9ee80 .functor XOR 1, L_0x55d0c5c9ee10, L_0x55d0c5c9f600, C4<0>, C4<0>;
L_0x55d0c5c9ef40 .functor AND 1, L_0x55d0c5c9f350, L_0x55d0c5c9f480, C4<1>, C4<1>;
L_0x55d0c5c9f000 .functor AND 1, L_0x55d0c5c9f350, L_0x55d0c5c9f600, C4<1>, C4<1>;
L_0x55d0c5c9f0c0 .functor AND 1, L_0x55d0c5c9f480, L_0x55d0c5c9f600, C4<1>, C4<1>;
L_0x55d0c5c9f130 .functor OR 1, L_0x55d0c5c9ef40, L_0x55d0c5c9f000, C4<0>, C4<0>;
L_0x55d0c5c9f240 .functor OR 1, L_0x55d0c5c9f0c0, L_0x55d0c5c9f130, C4<0>, C4<0>;
v0x55d0c4ce0c30_0 .net "a", 0 0, L_0x55d0c5c9f350;  1 drivers
v0x55d0c4ce0cd0_0 .net "b", 0 0, L_0x55d0c5c9f480;  1 drivers
v0x55d0c4cdf430_0 .net "ca", 0 0, L_0x55d0c5c9f240;  1 drivers
v0x55d0c4cdf500_0 .net "cin", 0 0, L_0x55d0c5c9f600;  1 drivers
v0x55d0c4cdf050_0 .net "sum", 0 0, L_0x55d0c5c9ee80;  1 drivers
v0x55d0c4cdd410_0 .net "w1", 0 0, L_0x55d0c5c9ee10;  1 drivers
v0x55d0c4cdd4d0_0 .net "w2", 0 0, L_0x55d0c5c9ef40;  1 drivers
v0x55d0c4cd5f30_0 .net "w3", 0 0, L_0x55d0c5c9f000;  1 drivers
v0x55d0c4cd5fd0_0 .net "w4", 0 0, L_0x55d0c5c9f0c0;  1 drivers
v0x55d0c4cdaf70_0 .net "w5", 0 0, L_0x55d0c5c9f130;  1 drivers
S_0x55d0c4cdab90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4cedb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5c9f730 .functor XOR 1, L_0x55d0c5c9fc20, L_0x55d0c5c9fde0, C4<0>, C4<0>;
L_0x55d0c5c9f7a0 .functor XOR 1, L_0x55d0c5c9f730, L_0x55d0c5c9ffa0, C4<0>, C4<0>;
L_0x55d0c5c9f810 .functor AND 1, L_0x55d0c5c9fc20, L_0x55d0c5c9fde0, C4<1>, C4<1>;
L_0x55d0c5c9f8d0 .functor AND 1, L_0x55d0c5c9fc20, L_0x55d0c5c9ffa0, C4<1>, C4<1>;
L_0x55d0c5c9f990 .functor AND 1, L_0x55d0c5c9fde0, L_0x55d0c5c9ffa0, C4<1>, C4<1>;
L_0x55d0c5c9fa00 .functor OR 1, L_0x55d0c5c9f810, L_0x55d0c5c9f8d0, C4<0>, C4<0>;
L_0x55d0c5c9fb10 .functor OR 1, L_0x55d0c5c9f990, L_0x55d0c5c9fa00, C4<0>, C4<0>;
v0x55d0c4cd5b10_0 .net "a", 0 0, L_0x55d0c5c9fc20;  1 drivers
v0x55d0c4cd5bd0_0 .net "b", 0 0, L_0x55d0c5c9fde0;  1 drivers
v0x55d0c4cd9390_0 .net "ca", 0 0, L_0x55d0c5c9fb10;  1 drivers
v0x55d0c4cd9460_0 .net "cin", 0 0, L_0x55d0c5c9ffa0;  1 drivers
v0x55d0c4cd8fb0_0 .net "sum", 0 0, L_0x55d0c5c9f7a0;  1 drivers
v0x55d0c4cd77b0_0 .net "w1", 0 0, L_0x55d0c5c9f730;  1 drivers
v0x55d0c4cd7870_0 .net "w2", 0 0, L_0x55d0c5c9f810;  1 drivers
v0x55d0c4cd73d0_0 .net "w3", 0 0, L_0x55d0c5c9f8d0;  1 drivers
v0x55d0c4cd7490_0 .net "w4", 0 0, L_0x55d0c5c9f990;  1 drivers
v0x55d0c4cc9f30_0 .net "w5", 0 0, L_0x55d0c5c9fa00;  1 drivers
S_0x55d0c4ccd390 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4cef7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4cb4bd0_0 .net "a", 3 0, L_0x55d0c5ca2d70;  1 drivers
v0x55d0c4cb4cd0_0 .net "b", 3 0, L_0x55d0c5ca2e60;  1 drivers
v0x55d0c4cb33d0_0 .net "ca", 3 0, L_0x55d0c5ca2c00;  1 drivers
v0x55d0c4cb34c0_0 .net "cin", 3 0, L_0x55d0c5ca2f50;  1 drivers
v0x55d0c4cb2ff0_0 .net "sum", 3 0, L_0x55d0c5ca2b60;  1 drivers
L_0x55d0c5ca0b20 .part L_0x55d0c5ca2d70, 0, 1;
L_0x55d0c5ca0c50 .part L_0x55d0c5ca2e60, 0, 1;
L_0x55d0c5ca0d80 .part L_0x55d0c5ca2f50, 0, 1;
L_0x55d0c5ca1390 .part L_0x55d0c5ca2d70, 1, 1;
L_0x55d0c5ca14c0 .part L_0x55d0c5ca2e60, 1, 1;
L_0x55d0c5ca15f0 .part L_0x55d0c5ca2f50, 1, 1;
L_0x55d0c5ca1d30 .part L_0x55d0c5ca2d70, 2, 1;
L_0x55d0c5ca1e60 .part L_0x55d0c5ca2e60, 2, 1;
L_0x55d0c5ca1fe0 .part L_0x55d0c5ca2f50, 2, 1;
L_0x55d0c5ca25b0 .part L_0x55d0c5ca2d70, 3, 1;
L_0x55d0c5ca2770 .part L_0x55d0c5ca2e60, 3, 1;
L_0x55d0c5ca2930 .part L_0x55d0c5ca2f50, 3, 1;
L_0x55d0c5ca2b60 .concat8 [ 1 1 1 1], L_0x55d0c5ca05c0, L_0x55d0c5ca0f20, L_0x55d0c5ca17d0, L_0x55d0c5ca2180;
L_0x55d0c5ca2c00 .concat8 [ 1 1 1 1], L_0x55d0c5ca0a10, L_0x55d0c5ca1280, L_0x55d0c5ca1c20, L_0x55d0c5ca24a0;
S_0x55d0c4cccfb0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4ccd390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca0160 .functor XOR 1, L_0x55d0c5ca0b20, L_0x55d0c5ca0c50, C4<0>, C4<0>;
L_0x55d0c5ca05c0 .functor XOR 1, L_0x55d0c5ca0160, L_0x55d0c5ca0d80, C4<0>, C4<0>;
L_0x55d0c5ca0680 .functor AND 1, L_0x55d0c5ca0b20, L_0x55d0c5ca0c50, C4<1>, C4<1>;
L_0x55d0c5ca0790 .functor AND 1, L_0x55d0c5ca0b20, L_0x55d0c5ca0d80, C4<1>, C4<1>;
L_0x55d0c5ca0850 .functor AND 1, L_0x55d0c5ca0c50, L_0x55d0c5ca0d80, C4<1>, C4<1>;
L_0x55d0c5ca08c0 .functor OR 1, L_0x55d0c5ca0680, L_0x55d0c5ca0790, C4<0>, C4<0>;
L_0x55d0c5ca0a10 .functor OR 1, L_0x55d0c5ca0850, L_0x55d0c5ca08c0, C4<0>, C4<0>;
v0x55d0c4ccb7b0_0 .net "a", 0 0, L_0x55d0c5ca0b20;  1 drivers
v0x55d0c4ccb850_0 .net "b", 0 0, L_0x55d0c5ca0c50;  1 drivers
v0x55d0c4ccb3d0_0 .net "ca", 0 0, L_0x55d0c5ca0a10;  1 drivers
v0x55d0c4ccb4a0_0 .net "cin", 0 0, L_0x55d0c5ca0d80;  1 drivers
v0x55d0c4cc9790_0 .net "sum", 0 0, L_0x55d0c5ca05c0;  1 drivers
v0x55d0c4cc22b0_0 .net "w1", 0 0, L_0x55d0c5ca0160;  1 drivers
v0x55d0c4cc2370_0 .net "w2", 0 0, L_0x55d0c5ca0680;  1 drivers
v0x55d0c4cc72f0_0 .net "w3", 0 0, L_0x55d0c5ca0790;  1 drivers
v0x55d0c4cc7390_0 .net "w4", 0 0, L_0x55d0c5ca0850;  1 drivers
v0x55d0c4cc6f10_0 .net "w5", 0 0, L_0x55d0c5ca08c0;  1 drivers
S_0x55d0c4cc1e90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4ccd390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca0eb0 .functor XOR 1, L_0x55d0c5ca1390, L_0x55d0c5ca14c0, C4<0>, C4<0>;
L_0x55d0c5ca0f20 .functor XOR 1, L_0x55d0c5ca0eb0, L_0x55d0c5ca15f0, C4<0>, C4<0>;
L_0x55d0c5ca0f90 .functor AND 1, L_0x55d0c5ca1390, L_0x55d0c5ca14c0, C4<1>, C4<1>;
L_0x55d0c5ca1000 .functor AND 1, L_0x55d0c5ca1390, L_0x55d0c5ca15f0, C4<1>, C4<1>;
L_0x55d0c5ca10c0 .functor AND 1, L_0x55d0c5ca14c0, L_0x55d0c5ca15f0, C4<1>, C4<1>;
L_0x55d0c5ca1130 .functor OR 1, L_0x55d0c5ca0f90, L_0x55d0c5ca1000, C4<0>, C4<0>;
L_0x55d0c5ca1280 .functor OR 1, L_0x55d0c5ca10c0, L_0x55d0c5ca1130, C4<0>, C4<0>;
v0x55d0c4cc5710_0 .net "a", 0 0, L_0x55d0c5ca1390;  1 drivers
v0x55d0c4cc57d0_0 .net "b", 0 0, L_0x55d0c5ca14c0;  1 drivers
v0x55d0c4cc5330_0 .net "ca", 0 0, L_0x55d0c5ca1280;  1 drivers
v0x55d0c4cc5400_0 .net "cin", 0 0, L_0x55d0c5ca15f0;  1 drivers
v0x55d0c4cc3b30_0 .net "sum", 0 0, L_0x55d0c5ca0f20;  1 drivers
v0x55d0c4cc3750_0 .net "w1", 0 0, L_0x55d0c5ca0eb0;  1 drivers
v0x55d0c4cc3810_0 .net "w2", 0 0, L_0x55d0c5ca0f90;  1 drivers
v0x55d0c4cc1b10_0 .net "w3", 0 0, L_0x55d0c5ca1000;  1 drivers
v0x55d0c4cc1bd0_0 .net "w4", 0 0, L_0x55d0c5ca10c0;  1 drivers
v0x55d0c4cbfb50_0 .net "w5", 0 0, L_0x55d0c5ca1130;  1 drivers
S_0x55d0c4cb97d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4ccd390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca1760 .functor XOR 1, L_0x55d0c5ca1d30, L_0x55d0c5ca1e60, C4<0>, C4<0>;
L_0x55d0c5ca17d0 .functor XOR 1, L_0x55d0c5ca1760, L_0x55d0c5ca1fe0, C4<0>, C4<0>;
L_0x55d0c5ca1890 .functor AND 1, L_0x55d0c5ca1d30, L_0x55d0c5ca1e60, C4<1>, C4<1>;
L_0x55d0c5ca19a0 .functor AND 1, L_0x55d0c5ca1d30, L_0x55d0c5ca1fe0, C4<1>, C4<1>;
L_0x55d0c5ca1a60 .functor AND 1, L_0x55d0c5ca1e60, L_0x55d0c5ca1fe0, C4<1>, C4<1>;
L_0x55d0c5ca1ad0 .functor OR 1, L_0x55d0c5ca1890, L_0x55d0c5ca19a0, C4<0>, C4<0>;
L_0x55d0c5ca1c20 .functor OR 1, L_0x55d0c5ca1a60, L_0x55d0c5ca1ad0, C4<0>, C4<0>;
v0x55d0c4cbe810_0 .net "a", 0 0, L_0x55d0c5ca1d30;  1 drivers
v0x55d0c4cbe8b0_0 .net "b", 0 0, L_0x55d0c5ca1e60;  1 drivers
v0x55d0c4cbe430_0 .net "ca", 0 0, L_0x55d0c5ca1c20;  1 drivers
v0x55d0c4cbe500_0 .net "cin", 0 0, L_0x55d0c5ca1fe0;  1 drivers
v0x55d0c4cb93b0_0 .net "sum", 0 0, L_0x55d0c5ca17d0;  1 drivers
v0x55d0c4cbcc30_0 .net "w1", 0 0, L_0x55d0c5ca1760;  1 drivers
v0x55d0c4cbccf0_0 .net "w2", 0 0, L_0x55d0c5ca1890;  1 drivers
v0x55d0c4cbc850_0 .net "w3", 0 0, L_0x55d0c5ca19a0;  1 drivers
v0x55d0c4cbc8f0_0 .net "w4", 0 0, L_0x55d0c5ca1a60;  1 drivers
v0x55d0c4cbb050_0 .net "w5", 0 0, L_0x55d0c5ca1ad0;  1 drivers
S_0x55d0c4cbac70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4ccd390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca2110 .functor XOR 1, L_0x55d0c5ca25b0, L_0x55d0c5ca2770, C4<0>, C4<0>;
L_0x55d0c5ca2180 .functor XOR 1, L_0x55d0c5ca2110, L_0x55d0c5ca2930, C4<0>, C4<0>;
L_0x55d0c5ca21f0 .functor AND 1, L_0x55d0c5ca25b0, L_0x55d0c5ca2770, C4<1>, C4<1>;
L_0x55d0c5ca2260 .functor AND 1, L_0x55d0c5ca25b0, L_0x55d0c5ca2930, C4<1>, C4<1>;
L_0x55d0c5ca2320 .functor AND 1, L_0x55d0c5ca2770, L_0x55d0c5ca2930, C4<1>, C4<1>;
L_0x55d0c5ca2390 .functor OR 1, L_0x55d0c5ca21f0, L_0x55d0c5ca2260, C4<0>, C4<0>;
L_0x55d0c5ca24a0 .functor OR 1, L_0x55d0c5ca2320, L_0x55d0c5ca2390, C4<0>, C4<0>;
v0x55d0c4cb9030_0 .net "a", 0 0, L_0x55d0c5ca25b0;  1 drivers
v0x55d0c4cb90f0_0 .net "b", 0 0, L_0x55d0c5ca2770;  1 drivers
v0x55d0c4cb1b50_0 .net "ca", 0 0, L_0x55d0c5ca24a0;  1 drivers
v0x55d0c4cb1c20_0 .net "cin", 0 0, L_0x55d0c5ca2930;  1 drivers
v0x55d0c4cb6b90_0 .net "sum", 0 0, L_0x55d0c5ca2180;  1 drivers
v0x55d0c4cb67b0_0 .net "w1", 0 0, L_0x55d0c5ca2110;  1 drivers
v0x55d0c4cb6870_0 .net "w2", 0 0, L_0x55d0c5ca21f0;  1 drivers
v0x55d0c4cb1730_0 .net "w3", 0 0, L_0x55d0c5ca2260;  1 drivers
v0x55d0c4cb17f0_0 .net "w4", 0 0, L_0x55d0c5ca2320;  1 drivers
v0x55d0c4cb4fb0_0 .net "w5", 0 0, L_0x55d0c5ca2390;  1 drivers
S_0x55d0c4cad250 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4cefb90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4c6d310_0 .net "a", 7 0, L_0x55d0c5ca8c10;  1 drivers
v0x55d0c4c6d3f0_0 .net "b", 7 0, L_0x55d0c5ca8d00;  1 drivers
v0x55d0c4c72350_0 .net "ca", 7 0, L_0x55d0c5ca8a80;  1 drivers
v0x55d0c4c72420_0 .net "cin", 7 0, L_0x55d0c5ca8df0;  1 drivers
v0x55d0c4c71f70_0 .net "sum", 7 0, L_0x55d0c5ca8940;  1 drivers
L_0x55d0c5ca5ca0 .part L_0x55d0c5ca8c10, 0, 4;
L_0x55d0c5ca5d40 .part L_0x55d0c5ca8d00, 0, 4;
L_0x55d0c5ca5de0 .part L_0x55d0c5ca8df0, 0, 4;
L_0x55d0c5ca8630 .part L_0x55d0c5ca8c10, 4, 4;
L_0x55d0c5ca8720 .part L_0x55d0c5ca8d00, 4, 4;
L_0x55d0c5ca8810 .part L_0x55d0c5ca8df0, 4, 4;
L_0x55d0c5ca8940 .concat8 [ 4 4 0 0], L_0x55d0c5ca5a90, L_0x55d0c5ca8420;
L_0x55d0c5ca8a80 .concat8 [ 4 4 0 0], L_0x55d0c5ca5b30, L_0x55d0c5ca84c0;
S_0x55d0c4cace70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4cad250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c8fa10_0 .net "a", 3 0, L_0x55d0c5ca5ca0;  1 drivers
v0x55d0c4c8fb10_0 .net "b", 3 0, L_0x55d0c5ca5d40;  1 drivers
v0x55d0c4c93290_0 .net "ca", 3 0, L_0x55d0c5ca5b30;  1 drivers
v0x55d0c4c93380_0 .net "cin", 3 0, L_0x55d0c5ca5de0;  1 drivers
v0x55d0c4c92eb0_0 .net "sum", 3 0, L_0x55d0c5ca5a90;  1 drivers
L_0x55d0c5ca3a50 .part L_0x55d0c5ca5ca0, 0, 1;
L_0x55d0c5ca3b80 .part L_0x55d0c5ca5d40, 0, 1;
L_0x55d0c5ca3cb0 .part L_0x55d0c5ca5de0, 0, 1;
L_0x55d0c5ca42c0 .part L_0x55d0c5ca5ca0, 1, 1;
L_0x55d0c5ca43f0 .part L_0x55d0c5ca5d40, 1, 1;
L_0x55d0c5ca4520 .part L_0x55d0c5ca5de0, 1, 1;
L_0x55d0c5ca4c60 .part L_0x55d0c5ca5ca0, 2, 1;
L_0x55d0c5ca4d90 .part L_0x55d0c5ca5d40, 2, 1;
L_0x55d0c5ca4f10 .part L_0x55d0c5ca5de0, 2, 1;
L_0x55d0c5ca54e0 .part L_0x55d0c5ca5ca0, 3, 1;
L_0x55d0c5ca56a0 .part L_0x55d0c5ca5d40, 3, 1;
L_0x55d0c5ca5860 .part L_0x55d0c5ca5de0, 3, 1;
L_0x55d0c5ca5a90 .concat8 [ 1 1 1 1], L_0x55d0c5ca3530, L_0x55d0c5ca3e50, L_0x55d0c5ca4700, L_0x55d0c5ca50b0;
L_0x55d0c5ca5b30 .concat8 [ 1 1 1 1], L_0x55d0c5ca3940, L_0x55d0c5ca41b0, L_0x55d0c5ca4b50, L_0x55d0c5ca53d0;
S_0x55d0c4ca7df0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4cace70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca2af0 .functor XOR 1, L_0x55d0c5ca3a50, L_0x55d0c5ca3b80, C4<0>, C4<0>;
L_0x55d0c5ca3530 .functor XOR 1, L_0x55d0c5ca2af0, L_0x55d0c5ca3cb0, C4<0>, C4<0>;
L_0x55d0c5ca35f0 .functor AND 1, L_0x55d0c5ca3a50, L_0x55d0c5ca3b80, C4<1>, C4<1>;
L_0x55d0c5ca3700 .functor AND 1, L_0x55d0c5ca3a50, L_0x55d0c5ca3cb0, C4<1>, C4<1>;
L_0x55d0c5ca37c0 .functor AND 1, L_0x55d0c5ca3b80, L_0x55d0c5ca3cb0, C4<1>, C4<1>;
L_0x55d0c5ca3830 .functor OR 1, L_0x55d0c5ca35f0, L_0x55d0c5ca3700, C4<0>, C4<0>;
L_0x55d0c5ca3940 .functor OR 1, L_0x55d0c5ca37c0, L_0x55d0c5ca3830, C4<0>, C4<0>;
v0x55d0c4cab670_0 .net "a", 0 0, L_0x55d0c5ca3a50;  1 drivers
v0x55d0c4cab710_0 .net "b", 0 0, L_0x55d0c5ca3b80;  1 drivers
v0x55d0c4cab290_0 .net "ca", 0 0, L_0x55d0c5ca3940;  1 drivers
v0x55d0c4cab360_0 .net "cin", 0 0, L_0x55d0c5ca3cb0;  1 drivers
v0x55d0c4ca9a90_0 .net "sum", 0 0, L_0x55d0c5ca3530;  1 drivers
v0x55d0c4ca96b0_0 .net "w1", 0 0, L_0x55d0c5ca2af0;  1 drivers
v0x55d0c4ca9770_0 .net "w2", 0 0, L_0x55d0c5ca35f0;  1 drivers
v0x55d0c4ca7a70_0 .net "w3", 0 0, L_0x55d0c5ca3700;  1 drivers
v0x55d0c4ca7b10_0 .net "w4", 0 0, L_0x55d0c5ca37c0;  1 drivers
v0x55d0c4ca0590_0 .net "w5", 0 0, L_0x55d0c5ca3830;  1 drivers
S_0x55d0c4ca55d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4cace70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca3de0 .functor XOR 1, L_0x55d0c5ca42c0, L_0x55d0c5ca43f0, C4<0>, C4<0>;
L_0x55d0c5ca3e50 .functor XOR 1, L_0x55d0c5ca3de0, L_0x55d0c5ca4520, C4<0>, C4<0>;
L_0x55d0c5ca3ec0 .functor AND 1, L_0x55d0c5ca42c0, L_0x55d0c5ca43f0, C4<1>, C4<1>;
L_0x55d0c5ca3f30 .functor AND 1, L_0x55d0c5ca42c0, L_0x55d0c5ca4520, C4<1>, C4<1>;
L_0x55d0c5ca3ff0 .functor AND 1, L_0x55d0c5ca43f0, L_0x55d0c5ca4520, C4<1>, C4<1>;
L_0x55d0c5ca4060 .functor OR 1, L_0x55d0c5ca3ec0, L_0x55d0c5ca3f30, C4<0>, C4<0>;
L_0x55d0c5ca41b0 .functor OR 1, L_0x55d0c5ca3ff0, L_0x55d0c5ca4060, C4<0>, C4<0>;
v0x55d0c4ca51f0_0 .net "a", 0 0, L_0x55d0c5ca42c0;  1 drivers
v0x55d0c4ca52b0_0 .net "b", 0 0, L_0x55d0c5ca43f0;  1 drivers
v0x55d0c4ca0170_0 .net "ca", 0 0, L_0x55d0c5ca41b0;  1 drivers
v0x55d0c4ca0240_0 .net "cin", 0 0, L_0x55d0c5ca4520;  1 drivers
v0x55d0c4ca39f0_0 .net "sum", 0 0, L_0x55d0c5ca3e50;  1 drivers
v0x55d0c4ca3610_0 .net "w1", 0 0, L_0x55d0c5ca3de0;  1 drivers
v0x55d0c4ca36d0_0 .net "w2", 0 0, L_0x55d0c5ca3ec0;  1 drivers
v0x55d0c4ca1e10_0 .net "w3", 0 0, L_0x55d0c5ca3f30;  1 drivers
v0x55d0c4ca1ed0_0 .net "w4", 0 0, L_0x55d0c5ca3ff0;  1 drivers
v0x55d0c4ca1a30_0 .net "w5", 0 0, L_0x55d0c5ca4060;  1 drivers
S_0x55d0c4c9fdf0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4cace70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca4690 .functor XOR 1, L_0x55d0c5ca4c60, L_0x55d0c5ca4d90, C4<0>, C4<0>;
L_0x55d0c5ca4700 .functor XOR 1, L_0x55d0c5ca4690, L_0x55d0c5ca4f10, C4<0>, C4<0>;
L_0x55d0c5ca47c0 .functor AND 1, L_0x55d0c5ca4c60, L_0x55d0c5ca4d90, C4<1>, C4<1>;
L_0x55d0c5ca48d0 .functor AND 1, L_0x55d0c5ca4c60, L_0x55d0c5ca4f10, C4<1>, C4<1>;
L_0x55d0c5ca4990 .functor AND 1, L_0x55d0c5ca4d90, L_0x55d0c5ca4f10, C4<1>, C4<1>;
L_0x55d0c5ca4a00 .functor OR 1, L_0x55d0c5ca47c0, L_0x55d0c5ca48d0, C4<0>, C4<0>;
L_0x55d0c5ca4b50 .functor OR 1, L_0x55d0c5ca4990, L_0x55d0c5ca4a00, C4<0>, C4<0>;
v0x55d0c4c9de30_0 .net "a", 0 0, L_0x55d0c5ca4c60;  1 drivers
v0x55d0c4c9ded0_0 .net "b", 0 0, L_0x55d0c5ca4d90;  1 drivers
v0x55d0c4c97ab0_0 .net "ca", 0 0, L_0x55d0c5ca4b50;  1 drivers
v0x55d0c4c97b80_0 .net "cin", 0 0, L_0x55d0c5ca4f10;  1 drivers
v0x55d0c4c9caf0_0 .net "sum", 0 0, L_0x55d0c5ca4700;  1 drivers
v0x55d0c4c9c710_0 .net "w1", 0 0, L_0x55d0c5ca4690;  1 drivers
v0x55d0c4c9c7d0_0 .net "w2", 0 0, L_0x55d0c5ca47c0;  1 drivers
v0x55d0c4c97690_0 .net "w3", 0 0, L_0x55d0c5ca48d0;  1 drivers
v0x55d0c4c97730_0 .net "w4", 0 0, L_0x55d0c5ca4990;  1 drivers
v0x55d0c4c9af10_0 .net "w5", 0 0, L_0x55d0c5ca4a00;  1 drivers
S_0x55d0c4c9ab30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4cace70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca5040 .functor XOR 1, L_0x55d0c5ca54e0, L_0x55d0c5ca56a0, C4<0>, C4<0>;
L_0x55d0c5ca50b0 .functor XOR 1, L_0x55d0c5ca5040, L_0x55d0c5ca5860, C4<0>, C4<0>;
L_0x55d0c5ca5120 .functor AND 1, L_0x55d0c5ca54e0, L_0x55d0c5ca56a0, C4<1>, C4<1>;
L_0x55d0c5ca5190 .functor AND 1, L_0x55d0c5ca54e0, L_0x55d0c5ca5860, C4<1>, C4<1>;
L_0x55d0c5ca5250 .functor AND 1, L_0x55d0c5ca56a0, L_0x55d0c5ca5860, C4<1>, C4<1>;
L_0x55d0c5ca52c0 .functor OR 1, L_0x55d0c5ca5120, L_0x55d0c5ca5190, C4<0>, C4<0>;
L_0x55d0c5ca53d0 .functor OR 1, L_0x55d0c5ca5250, L_0x55d0c5ca52c0, C4<0>, C4<0>;
v0x55d0c4c99330_0 .net "a", 0 0, L_0x55d0c5ca54e0;  1 drivers
v0x55d0c4c993f0_0 .net "b", 0 0, L_0x55d0c5ca56a0;  1 drivers
v0x55d0c4c98f50_0 .net "ca", 0 0, L_0x55d0c5ca53d0;  1 drivers
v0x55d0c4c99020_0 .net "cin", 0 0, L_0x55d0c5ca5860;  1 drivers
v0x55d0c4c97310_0 .net "sum", 0 0, L_0x55d0c5ca50b0;  1 drivers
v0x55d0c4c8fe30_0 .net "w1", 0 0, L_0x55d0c5ca5040;  1 drivers
v0x55d0c4c8fef0_0 .net "w2", 0 0, L_0x55d0c5ca5120;  1 drivers
v0x55d0c4c94e70_0 .net "w3", 0 0, L_0x55d0c5ca5190;  1 drivers
v0x55d0c4c94f30_0 .net "w4", 0 0, L_0x55d0c5ca5250;  1 drivers
v0x55d0c4c94a90_0 .net "w5", 0 0, L_0x55d0c5ca52c0;  1 drivers
S_0x55d0c4c916b0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4cad250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c76810_0 .net "a", 3 0, L_0x55d0c5ca8630;  1 drivers
v0x55d0c4c76910_0 .net "b", 3 0, L_0x55d0c5ca8720;  1 drivers
v0x55d0c4c76430_0 .net "ca", 3 0, L_0x55d0c5ca84c0;  1 drivers
v0x55d0c4c76520_0 .net "cin", 3 0, L_0x55d0c5ca8810;  1 drivers
v0x55d0c4c747f0_0 .net "sum", 3 0, L_0x55d0c5ca8420;  1 drivers
L_0x55d0c5ca63e0 .part L_0x55d0c5ca8630, 0, 1;
L_0x55d0c5ca6510 .part L_0x55d0c5ca8720, 0, 1;
L_0x55d0c5ca6640 .part L_0x55d0c5ca8810, 0, 1;
L_0x55d0c5ca6c50 .part L_0x55d0c5ca8630, 1, 1;
L_0x55d0c5ca6d80 .part L_0x55d0c5ca8720, 1, 1;
L_0x55d0c5ca6eb0 .part L_0x55d0c5ca8810, 1, 1;
L_0x55d0c5ca75f0 .part L_0x55d0c5ca8630, 2, 1;
L_0x55d0c5ca7720 .part L_0x55d0c5ca8720, 2, 1;
L_0x55d0c5ca78a0 .part L_0x55d0c5ca8810, 2, 1;
L_0x55d0c5ca7e70 .part L_0x55d0c5ca8630, 3, 1;
L_0x55d0c5ca8030 .part L_0x55d0c5ca8720, 3, 1;
L_0x55d0c5ca81f0 .part L_0x55d0c5ca8810, 3, 1;
L_0x55d0c5ca8420 .concat8 [ 1 1 1 1], L_0x55d0c5ca5e80, L_0x55d0c5ca67e0, L_0x55d0c5ca7090, L_0x55d0c5ca7a40;
L_0x55d0c5ca84c0 .concat8 [ 1 1 1 1], L_0x55d0c5ca62d0, L_0x55d0c5ca6b40, L_0x55d0c5ca74e0, L_0x55d0c5ca7d60;
S_0x55d0c4c912d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c916b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca5a20 .functor XOR 1, L_0x55d0c5ca63e0, L_0x55d0c5ca6510, C4<0>, C4<0>;
L_0x55d0c5ca5e80 .functor XOR 1, L_0x55d0c5ca5a20, L_0x55d0c5ca6640, C4<0>, C4<0>;
L_0x55d0c5ca5f40 .functor AND 1, L_0x55d0c5ca63e0, L_0x55d0c5ca6510, C4<1>, C4<1>;
L_0x55d0c5ca6050 .functor AND 1, L_0x55d0c5ca63e0, L_0x55d0c5ca6640, C4<1>, C4<1>;
L_0x55d0c5ca6110 .functor AND 1, L_0x55d0c5ca6510, L_0x55d0c5ca6640, C4<1>, C4<1>;
L_0x55d0c5ca6180 .functor OR 1, L_0x55d0c5ca5f40, L_0x55d0c5ca6050, C4<0>, C4<0>;
L_0x55d0c5ca62d0 .functor OR 1, L_0x55d0c5ca6110, L_0x55d0c5ca6180, C4<0>, C4<0>;
v0x55d0c4c8f690_0 .net "a", 0 0, L_0x55d0c5ca63e0;  1 drivers
v0x55d0c4c8f730_0 .net "b", 0 0, L_0x55d0c5ca6510;  1 drivers
v0x55d0c4c8d4b0_0 .net "ca", 0 0, L_0x55d0c5ca62d0;  1 drivers
v0x55d0c4c8d580_0 .net "cin", 0 0, L_0x55d0c5ca6640;  1 drivers
v0x55d0c4c856f0_0 .net "sum", 0 0, L_0x55d0c5ca5e80;  1 drivers
v0x55d0c4c8a730_0 .net "w1", 0 0, L_0x55d0c5ca5a20;  1 drivers
v0x55d0c4c8a7f0_0 .net "w2", 0 0, L_0x55d0c5ca5f40;  1 drivers
v0x55d0c4c8a350_0 .net "w3", 0 0, L_0x55d0c5ca6050;  1 drivers
v0x55d0c4c8a3f0_0 .net "w4", 0 0, L_0x55d0c5ca6110;  1 drivers
v0x55d0c4c852d0_0 .net "w5", 0 0, L_0x55d0c5ca6180;  1 drivers
S_0x55d0c4c88b50 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c916b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca6770 .functor XOR 1, L_0x55d0c5ca6c50, L_0x55d0c5ca6d80, C4<0>, C4<0>;
L_0x55d0c5ca67e0 .functor XOR 1, L_0x55d0c5ca6770, L_0x55d0c5ca6eb0, C4<0>, C4<0>;
L_0x55d0c5ca6850 .functor AND 1, L_0x55d0c5ca6c50, L_0x55d0c5ca6d80, C4<1>, C4<1>;
L_0x55d0c5ca68c0 .functor AND 1, L_0x55d0c5ca6c50, L_0x55d0c5ca6eb0, C4<1>, C4<1>;
L_0x55d0c5ca6980 .functor AND 1, L_0x55d0c5ca6d80, L_0x55d0c5ca6eb0, C4<1>, C4<1>;
L_0x55d0c5ca69f0 .functor OR 1, L_0x55d0c5ca6850, L_0x55d0c5ca68c0, C4<0>, C4<0>;
L_0x55d0c5ca6b40 .functor OR 1, L_0x55d0c5ca6980, L_0x55d0c5ca69f0, C4<0>, C4<0>;
v0x55d0c4c88770_0 .net "a", 0 0, L_0x55d0c5ca6c50;  1 drivers
v0x55d0c4c88830_0 .net "b", 0 0, L_0x55d0c5ca6d80;  1 drivers
v0x55d0c4c86f70_0 .net "ca", 0 0, L_0x55d0c5ca6b40;  1 drivers
v0x55d0c4c87040_0 .net "cin", 0 0, L_0x55d0c5ca6eb0;  1 drivers
v0x55d0c4c86b90_0 .net "sum", 0 0, L_0x55d0c5ca67e0;  1 drivers
v0x55d0c4c84f50_0 .net "w1", 0 0, L_0x55d0c5ca6770;  1 drivers
v0x55d0c4c85010_0 .net "w2", 0 0, L_0x55d0c5ca6850;  1 drivers
v0x55d0c4c7da70_0 .net "w3", 0 0, L_0x55d0c5ca68c0;  1 drivers
v0x55d0c4c7db30_0 .net "w4", 0 0, L_0x55d0c5ca6980;  1 drivers
v0x55d0c4c82ab0_0 .net "w5", 0 0, L_0x55d0c5ca69f0;  1 drivers
S_0x55d0c4c826d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c916b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca7020 .functor XOR 1, L_0x55d0c5ca75f0, L_0x55d0c5ca7720, C4<0>, C4<0>;
L_0x55d0c5ca7090 .functor XOR 1, L_0x55d0c5ca7020, L_0x55d0c5ca78a0, C4<0>, C4<0>;
L_0x55d0c5ca7150 .functor AND 1, L_0x55d0c5ca75f0, L_0x55d0c5ca7720, C4<1>, C4<1>;
L_0x55d0c5ca7260 .functor AND 1, L_0x55d0c5ca75f0, L_0x55d0c5ca78a0, C4<1>, C4<1>;
L_0x55d0c5ca7320 .functor AND 1, L_0x55d0c5ca7720, L_0x55d0c5ca78a0, C4<1>, C4<1>;
L_0x55d0c5ca7390 .functor OR 1, L_0x55d0c5ca7150, L_0x55d0c5ca7260, C4<0>, C4<0>;
L_0x55d0c5ca74e0 .functor OR 1, L_0x55d0c5ca7320, L_0x55d0c5ca7390, C4<0>, C4<0>;
v0x55d0c4c7d650_0 .net "a", 0 0, L_0x55d0c5ca75f0;  1 drivers
v0x55d0c4c7d6f0_0 .net "b", 0 0, L_0x55d0c5ca7720;  1 drivers
v0x55d0c4c80ed0_0 .net "ca", 0 0, L_0x55d0c5ca74e0;  1 drivers
v0x55d0c4c80fa0_0 .net "cin", 0 0, L_0x55d0c5ca78a0;  1 drivers
v0x55d0c4c80af0_0 .net "sum", 0 0, L_0x55d0c5ca7090;  1 drivers
v0x55d0c4c7f2f0_0 .net "w1", 0 0, L_0x55d0c5ca7020;  1 drivers
v0x55d0c4c7f3b0_0 .net "w2", 0 0, L_0x55d0c5ca7150;  1 drivers
v0x55d0c4c7ef10_0 .net "w3", 0 0, L_0x55d0c5ca7260;  1 drivers
v0x55d0c4c7efb0_0 .net "w4", 0 0, L_0x55d0c5ca7320;  1 drivers
v0x55d0c4c7d2d0_0 .net "w5", 0 0, L_0x55d0c5ca7390;  1 drivers
S_0x55d0c4c7b310 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c916b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca79d0 .functor XOR 1, L_0x55d0c5ca7e70, L_0x55d0c5ca8030, C4<0>, C4<0>;
L_0x55d0c5ca7a40 .functor XOR 1, L_0x55d0c5ca79d0, L_0x55d0c5ca81f0, C4<0>, C4<0>;
L_0x55d0c5ca7ab0 .functor AND 1, L_0x55d0c5ca7e70, L_0x55d0c5ca8030, C4<1>, C4<1>;
L_0x55d0c5ca7b20 .functor AND 1, L_0x55d0c5ca7e70, L_0x55d0c5ca81f0, C4<1>, C4<1>;
L_0x55d0c5ca7be0 .functor AND 1, L_0x55d0c5ca8030, L_0x55d0c5ca81f0, C4<1>, C4<1>;
L_0x55d0c5ca7c50 .functor OR 1, L_0x55d0c5ca7ab0, L_0x55d0c5ca7b20, C4<0>, C4<0>;
L_0x55d0c5ca7d60 .functor OR 1, L_0x55d0c5ca7be0, L_0x55d0c5ca7c50, C4<0>, C4<0>;
v0x55d0c4c74f90_0 .net "a", 0 0, L_0x55d0c5ca7e70;  1 drivers
v0x55d0c4c75050_0 .net "b", 0 0, L_0x55d0c5ca8030;  1 drivers
v0x55d0c4c79fd0_0 .net "ca", 0 0, L_0x55d0c5ca7d60;  1 drivers
v0x55d0c4c7a0a0_0 .net "cin", 0 0, L_0x55d0c5ca81f0;  1 drivers
v0x55d0c4c79bf0_0 .net "sum", 0 0, L_0x55d0c5ca7a40;  1 drivers
v0x55d0c4c74b70_0 .net "w1", 0 0, L_0x55d0c5ca79d0;  1 drivers
v0x55d0c4c74c30_0 .net "w2", 0 0, L_0x55d0c5ca7ab0;  1 drivers
v0x55d0c4c783f0_0 .net "w3", 0 0, L_0x55d0c5ca7b20;  1 drivers
v0x55d0c4c784b0_0 .net "w4", 0 0, L_0x55d0c5ca7be0;  1 drivers
v0x55d0c4c78010_0 .net "w5", 0 0, L_0x55d0c5ca7c50;  1 drivers
S_0x55d0c4c635b0 .scope module, "a_1" "SixtyfourBA" 4 9, 5 3 0, S_0x55d0c4e7ad50;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c56b2d90_0 .net/2u *"_s2", 0 0, L_0x7f868395b450;  1 drivers
L_0x7f868395b498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c56b2e70_0 .net/2u *"_s6", 0 0, L_0x7f868395b498;  1 drivers
v0x55d0c56b29d0_0 .net "a", 64 0, L_0x55d0c5cd8c30;  1 drivers
v0x55d0c56b2a90_0 .net "b", 64 0, L_0x55d0c5cd8d60;  1 drivers
v0x55d0c56ad950_0 .net "ca", 64 0, L_0x55d0c5cd8a50;  1 drivers
v0x55d0c56b11b0_0 .net "cin", 64 0, L_0x55d0c5cd8e00;  1 drivers
v0x55d0c56b1290_0 .net "sum", 64 0, L_0x55d0c5cd88c0;  1 drivers
L_0x55d0c5cc11b0 .part L_0x55d0c5cd8c30, 0, 32;
L_0x55d0c5cc1250 .part L_0x55d0c5cd8d60, 0, 32;
L_0x55d0c5cc12f0 .part L_0x55d0c5cd8e00, 0, 32;
L_0x55d0c5cd85f0 .part L_0x55d0c5cd8c30, 32, 32;
L_0x55d0c5cd86e0 .part L_0x55d0c5cd8d60, 32, 32;
L_0x55d0c5cd87d0 .part L_0x55d0c5cd8e00, 32, 32;
L_0x55d0c5cd88c0 .concat8 [ 32 32 1 0], L_0x55d0c5cc0ee0, L_0x55d0c5cd8320, L_0x7f868395b498;
L_0x55d0c5cd8a50 .concat8 [ 1 32 32 0], L_0x7f868395b450, L_0x55d0c5cc1020, L_0x55d0c5cd8460;
S_0x55d0c4c66e30 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4c635b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c58dd6b0_0 .net "a", 31 0, L_0x55d0c5cc11b0;  1 drivers
v0x55d0c58dd790_0 .net "b", 31 0, L_0x55d0c5cc1250;  1 drivers
v0x55d0c58e6f80_0 .net "ca", 31 0, L_0x55d0c5cc1020;  1 drivers
v0x55d0c58e7040_0 .net "cin", 31 0, L_0x55d0c5cc12f0;  1 drivers
v0x55d0c58e6c80_0 .net "sum", 31 0, L_0x55d0c5cc0ee0;  1 drivers
L_0x55d0c5cb5580 .part L_0x55d0c5cc11b0, 0, 16;
L_0x55d0c5cb5620 .part L_0x55d0c5cc1250, 0, 16;
L_0x55d0c5cb56c0 .part L_0x55d0c5cc12f0, 0, 16;
L_0x55d0c5cc0c10 .part L_0x55d0c5cc11b0, 16, 16;
L_0x55d0c5cc0d00 .part L_0x55d0c5cc1250, 16, 16;
L_0x55d0c5cc0df0 .part L_0x55d0c5cc12f0, 16, 16;
L_0x55d0c5cc0ee0 .concat8 [ 16 16 0 0], L_0x55d0c5cb52b0, L_0x55d0c5cc0940;
L_0x55d0c5cc1020 .concat8 [ 16 16 0 0], L_0x55d0c5cb53f0, L_0x55d0c5cc0a80;
S_0x55d0c4c66a50 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4c66e30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4be4260_0 .net "a", 15 0, L_0x55d0c5cb5580;  1 drivers
v0x55d0c4be3de0_0 .net "b", 15 0, L_0x55d0c5cb5620;  1 drivers
v0x55d0c4be3ec0_0 .net "ca", 15 0, L_0x55d0c5cb53f0;  1 drivers
v0x55d0c4be21a0_0 .net "cin", 15 0, L_0x55d0c5cb56c0;  1 drivers
v0x55d0c4be2280_0 .net "sum", 15 0, L_0x55d0c5cb52b0;  1 drivers
L_0x55d0c5caf720 .part L_0x55d0c5cb5580, 0, 8;
L_0x55d0c5caf7c0 .part L_0x55d0c5cb5620, 0, 8;
L_0x55d0c5caf860 .part L_0x55d0c5cb56c0, 0, 8;
L_0x55d0c5cb4fe0 .part L_0x55d0c5cb5580, 8, 8;
L_0x55d0c5cb50d0 .part L_0x55d0c5cb5620, 8, 8;
L_0x55d0c5cb51c0 .part L_0x55d0c5cb56c0, 8, 8;
L_0x55d0c5cb52b0 .concat8 [ 8 8 0 0], L_0x55d0c5caf450, L_0x55d0c5cb4d10;
L_0x55d0c5cb53f0 .concat8 [ 8 8 0 0], L_0x55d0c5caf590, L_0x55d0c5cb4e50;
S_0x55d0c4c65250 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4c66a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4c269e0_0 .net "a", 7 0, L_0x55d0c5caf720;  1 drivers
v0x55d0c4c26ac0_0 .net "b", 7 0, L_0x55d0c5caf7c0;  1 drivers
v0x55d0c4c24890_0 .net "ca", 7 0, L_0x55d0c5caf590;  1 drivers
v0x55d0c4c24930_0 .net "cin", 7 0, L_0x55d0c5caf860;  1 drivers
v0x55d0c4c1d840_0 .net "sum", 7 0, L_0x55d0c5caf450;  1 drivers
L_0x55d0c5cac7b0 .part L_0x55d0c5caf720, 0, 4;
L_0x55d0c5cac850 .part L_0x55d0c5caf7c0, 0, 4;
L_0x55d0c5cac8f0 .part L_0x55d0c5caf860, 0, 4;
L_0x55d0c5caf140 .part L_0x55d0c5caf720, 4, 4;
L_0x55d0c5caf230 .part L_0x55d0c5caf7c0, 4, 4;
L_0x55d0c5caf320 .part L_0x55d0c5caf860, 4, 4;
L_0x55d0c5caf450 .concat8 [ 4 4 0 0], L_0x55d0c5cac5a0, L_0x55d0c5caef30;
L_0x55d0c5caf590 .concat8 [ 4 4 0 0], L_0x55d0c5cac640, L_0x55d0c5caefd0;
S_0x55d0c4c64e70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4c65250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c3f560_0 .net "a", 3 0, L_0x55d0c5cac7b0;  1 drivers
v0x55d0c4c3f660_0 .net "b", 3 0, L_0x55d0c5cac850;  1 drivers
v0x55d0c4c445a0_0 .net "ca", 3 0, L_0x55d0c5cac640;  1 drivers
v0x55d0c4c44690_0 .net "cin", 3 0, L_0x55d0c5cac8f0;  1 drivers
v0x55d0c4c441c0_0 .net "sum", 3 0, L_0x55d0c5cac5a0;  1 drivers
L_0x55d0c5caa5f0 .part L_0x55d0c5cac7b0, 0, 1;
L_0x55d0c5caa690 .part L_0x55d0c5cac850, 0, 1;
L_0x55d0c5caa7c0 .part L_0x55d0c5cac8f0, 0, 1;
L_0x55d0c5caadd0 .part L_0x55d0c5cac7b0, 1, 1;
L_0x55d0c5caaf00 .part L_0x55d0c5cac850, 1, 1;
L_0x55d0c5cab030 .part L_0x55d0c5cac8f0, 1, 1;
L_0x55d0c5cab770 .part L_0x55d0c5cac7b0, 2, 1;
L_0x55d0c5cab8a0 .part L_0x55d0c5cac850, 2, 1;
L_0x55d0c5caba20 .part L_0x55d0c5cac8f0, 2, 1;
L_0x55d0c5cabff0 .part L_0x55d0c5cac7b0, 3, 1;
L_0x55d0c5cac1b0 .part L_0x55d0c5cac850, 3, 1;
L_0x55d0c5cac370 .part L_0x55d0c5cac8f0, 3, 1;
L_0x55d0c5cac5a0 .concat8 [ 1 1 1 1], L_0x55d0c5caa0d0, L_0x55d0c5caa960, L_0x55d0c5cab210, L_0x55d0c5cabbc0;
L_0x55d0c5cac640 .concat8 [ 1 1 1 1], L_0x55d0c5caa4e0, L_0x55d0c5caacc0, L_0x55d0c5cab660, L_0x55d0c5cabee0;
S_0x55d0c4c63230 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c64e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ca83b0 .functor XOR 1, L_0x55d0c5caa5f0, L_0x55d0c5caa690, C4<0>, C4<0>;
L_0x55d0c5caa0d0 .functor XOR 1, L_0x55d0c5ca83b0, L_0x55d0c5caa7c0, C4<0>, C4<0>;
L_0x55d0c5caa190 .functor AND 1, L_0x55d0c5caa5f0, L_0x55d0c5caa690, C4<1>, C4<1>;
L_0x55d0c5caa2a0 .functor AND 1, L_0x55d0c5caa5f0, L_0x55d0c5caa7c0, C4<1>, C4<1>;
L_0x55d0c5caa360 .functor AND 1, L_0x55d0c5caa690, L_0x55d0c5caa7c0, C4<1>, C4<1>;
L_0x55d0c5caa3d0 .functor OR 1, L_0x55d0c5caa190, L_0x55d0c5caa2a0, C4<0>, C4<0>;
L_0x55d0c5caa4e0 .functor OR 1, L_0x55d0c5caa360, L_0x55d0c5caa3d0, C4<0>, C4<0>;
v0x55d0c4c5bd50_0 .net "a", 0 0, L_0x55d0c5caa5f0;  1 drivers
v0x55d0c4c5be10_0 .net "b", 0 0, L_0x55d0c5caa690;  1 drivers
v0x55d0c4c60d90_0 .net "ca", 0 0, L_0x55d0c5caa4e0;  1 drivers
v0x55d0c4c60e80_0 .net "cin", 0 0, L_0x55d0c5caa7c0;  1 drivers
v0x55d0c4c609b0_0 .net "sum", 0 0, L_0x55d0c5caa0d0;  1 drivers
v0x55d0c4c60aa0_0 .net "w1", 0 0, L_0x55d0c5ca83b0;  1 drivers
v0x55d0c4c5b930_0 .net "w2", 0 0, L_0x55d0c5caa190;  1 drivers
v0x55d0c4c5b9f0_0 .net "w3", 0 0, L_0x55d0c5caa2a0;  1 drivers
v0x55d0c4c5f1b0_0 .net "w4", 0 0, L_0x55d0c5caa360;  1 drivers
v0x55d0c4c5edd0_0 .net "w5", 0 0, L_0x55d0c5caa3d0;  1 drivers
S_0x55d0c4c5d5d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c64e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5caa8f0 .functor XOR 1, L_0x55d0c5caadd0, L_0x55d0c5caaf00, C4<0>, C4<0>;
L_0x55d0c5caa960 .functor XOR 1, L_0x55d0c5caa8f0, L_0x55d0c5cab030, C4<0>, C4<0>;
L_0x55d0c5caa9d0 .functor AND 1, L_0x55d0c5caadd0, L_0x55d0c5caaf00, C4<1>, C4<1>;
L_0x55d0c5caaa40 .functor AND 1, L_0x55d0c5caadd0, L_0x55d0c5cab030, C4<1>, C4<1>;
L_0x55d0c5caab00 .functor AND 1, L_0x55d0c5caaf00, L_0x55d0c5cab030, C4<1>, C4<1>;
L_0x55d0c5caab70 .functor OR 1, L_0x55d0c5caa9d0, L_0x55d0c5caaa40, C4<0>, C4<0>;
L_0x55d0c5caacc0 .functor OR 1, L_0x55d0c5caab00, L_0x55d0c5caab70, C4<0>, C4<0>;
v0x55d0c4c5d1f0_0 .net "a", 0 0, L_0x55d0c5caadd0;  1 drivers
v0x55d0c4c5d2b0_0 .net "b", 0 0, L_0x55d0c5caaf00;  1 drivers
v0x55d0c4c5b5b0_0 .net "ca", 0 0, L_0x55d0c5caacc0;  1 drivers
v0x55d0c4c5b650_0 .net "cin", 0 0, L_0x55d0c5cab030;  1 drivers
v0x55d0c4c595f0_0 .net "sum", 0 0, L_0x55d0c5caa960;  1 drivers
v0x55d0c4c53270_0 .net "w1", 0 0, L_0x55d0c5caa8f0;  1 drivers
v0x55d0c4c53330_0 .net "w2", 0 0, L_0x55d0c5caa9d0;  1 drivers
v0x55d0c4c582b0_0 .net "w3", 0 0, L_0x55d0c5caaa40;  1 drivers
v0x55d0c4c58350_0 .net "w4", 0 0, L_0x55d0c5caab00;  1 drivers
v0x55d0c4c57ed0_0 .net "w5", 0 0, L_0x55d0c5caab70;  1 drivers
S_0x55d0c4c52e50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c64e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cab1a0 .functor XOR 1, L_0x55d0c5cab770, L_0x55d0c5cab8a0, C4<0>, C4<0>;
L_0x55d0c5cab210 .functor XOR 1, L_0x55d0c5cab1a0, L_0x55d0c5caba20, C4<0>, C4<0>;
L_0x55d0c5cab2d0 .functor AND 1, L_0x55d0c5cab770, L_0x55d0c5cab8a0, C4<1>, C4<1>;
L_0x55d0c5cab3e0 .functor AND 1, L_0x55d0c5cab770, L_0x55d0c5caba20, C4<1>, C4<1>;
L_0x55d0c5cab4a0 .functor AND 1, L_0x55d0c5cab8a0, L_0x55d0c5caba20, C4<1>, C4<1>;
L_0x55d0c5cab510 .functor OR 1, L_0x55d0c5cab2d0, L_0x55d0c5cab3e0, C4<0>, C4<0>;
L_0x55d0c5cab660 .functor OR 1, L_0x55d0c5cab4a0, L_0x55d0c5cab510, C4<0>, C4<0>;
v0x55d0c4c566d0_0 .net "a", 0 0, L_0x55d0c5cab770;  1 drivers
v0x55d0c4c56770_0 .net "b", 0 0, L_0x55d0c5cab8a0;  1 drivers
v0x55d0c4c562f0_0 .net "ca", 0 0, L_0x55d0c5cab660;  1 drivers
v0x55d0c4c563c0_0 .net "cin", 0 0, L_0x55d0c5caba20;  1 drivers
v0x55d0c4c54af0_0 .net "sum", 0 0, L_0x55d0c5cab210;  1 drivers
v0x55d0c4c54710_0 .net "w1", 0 0, L_0x55d0c5cab1a0;  1 drivers
v0x55d0c4c547d0_0 .net "w2", 0 0, L_0x55d0c5cab2d0;  1 drivers
v0x55d0c4c52ad0_0 .net "w3", 0 0, L_0x55d0c5cab3e0;  1 drivers
v0x55d0c4c52b70_0 .net "w4", 0 0, L_0x55d0c5cab4a0;  1 drivers
v0x55d0c4c4b5f0_0 .net "w5", 0 0, L_0x55d0c5cab510;  1 drivers
S_0x55d0c4c50630 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c64e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cabb50 .functor XOR 1, L_0x55d0c5cabff0, L_0x55d0c5cac1b0, C4<0>, C4<0>;
L_0x55d0c5cabbc0 .functor XOR 1, L_0x55d0c5cabb50, L_0x55d0c5cac370, C4<0>, C4<0>;
L_0x55d0c5cabc30 .functor AND 1, L_0x55d0c5cabff0, L_0x55d0c5cac1b0, C4<1>, C4<1>;
L_0x55d0c5cabca0 .functor AND 1, L_0x55d0c5cabff0, L_0x55d0c5cac370, C4<1>, C4<1>;
L_0x55d0c5cabd60 .functor AND 1, L_0x55d0c5cac1b0, L_0x55d0c5cac370, C4<1>, C4<1>;
L_0x55d0c5cabdd0 .functor OR 1, L_0x55d0c5cabc30, L_0x55d0c5cabca0, C4<0>, C4<0>;
L_0x55d0c5cabee0 .functor OR 1, L_0x55d0c5cabd60, L_0x55d0c5cabdd0, C4<0>, C4<0>;
v0x55d0c4c50250_0 .net "a", 0 0, L_0x55d0c5cabff0;  1 drivers
v0x55d0c4c50310_0 .net "b", 0 0, L_0x55d0c5cac1b0;  1 drivers
v0x55d0c4c4b1d0_0 .net "ca", 0 0, L_0x55d0c5cabee0;  1 drivers
v0x55d0c4c4b2a0_0 .net "cin", 0 0, L_0x55d0c5cac370;  1 drivers
v0x55d0c4c4ea50_0 .net "sum", 0 0, L_0x55d0c5cabbc0;  1 drivers
v0x55d0c4c4e670_0 .net "w1", 0 0, L_0x55d0c5cabb50;  1 drivers
v0x55d0c4c4e730_0 .net "w2", 0 0, L_0x55d0c5cabc30;  1 drivers
v0x55d0c4c4ce70_0 .net "w3", 0 0, L_0x55d0c5cabca0;  1 drivers
v0x55d0c4c4cf30_0 .net "w4", 0 0, L_0x55d0c5cabd60;  1 drivers
v0x55d0c4c4ca90_0 .net "w5", 0 0, L_0x55d0c5cabdd0;  1 drivers
S_0x55d0c4c3f140 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4c65250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c2a200_0 .net "a", 3 0, L_0x55d0c5caf140;  1 drivers
v0x55d0c4c2a300_0 .net "b", 3 0, L_0x55d0c5caf230;  1 drivers
v0x55d0c4c28a00_0 .net "ca", 3 0, L_0x55d0c5caefd0;  1 drivers
v0x55d0c4c28ac0_0 .net "cin", 3 0, L_0x55d0c5caf320;  1 drivers
v0x55d0c4c28620_0 .net "sum", 3 0, L_0x55d0c5caef30;  1 drivers
L_0x55d0c5cacef0 .part L_0x55d0c5caf140, 0, 1;
L_0x55d0c5cad020 .part L_0x55d0c5caf230, 0, 1;
L_0x55d0c5cad150 .part L_0x55d0c5caf320, 0, 1;
L_0x55d0c5cad760 .part L_0x55d0c5caf140, 1, 1;
L_0x55d0c5cad890 .part L_0x55d0c5caf230, 1, 1;
L_0x55d0c5cad9c0 .part L_0x55d0c5caf320, 1, 1;
L_0x55d0c5cae100 .part L_0x55d0c5caf140, 2, 1;
L_0x55d0c5cae230 .part L_0x55d0c5caf230, 2, 1;
L_0x55d0c5cae3b0 .part L_0x55d0c5caf320, 2, 1;
L_0x55d0c5cae980 .part L_0x55d0c5caf140, 3, 1;
L_0x55d0c5caeb40 .part L_0x55d0c5caf230, 3, 1;
L_0x55d0c5caed00 .part L_0x55d0c5caf320, 3, 1;
L_0x55d0c5caef30 .concat8 [ 1 1 1 1], L_0x55d0c5cac990, L_0x55d0c5cad2f0, L_0x55d0c5cadba0, L_0x55d0c5cae550;
L_0x55d0c5caefd0 .concat8 [ 1 1 1 1], L_0x55d0c5cacde0, L_0x55d0c5cad650, L_0x55d0c5cadff0, L_0x55d0c5cae870;
S_0x55d0c4c429c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c3f140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cac530 .functor XOR 1, L_0x55d0c5cacef0, L_0x55d0c5cad020, C4<0>, C4<0>;
L_0x55d0c5cac990 .functor XOR 1, L_0x55d0c5cac530, L_0x55d0c5cad150, C4<0>, C4<0>;
L_0x55d0c5caca50 .functor AND 1, L_0x55d0c5cacef0, L_0x55d0c5cad020, C4<1>, C4<1>;
L_0x55d0c5cacb60 .functor AND 1, L_0x55d0c5cacef0, L_0x55d0c5cad150, C4<1>, C4<1>;
L_0x55d0c5cacc20 .functor AND 1, L_0x55d0c5cad020, L_0x55d0c5cad150, C4<1>, C4<1>;
L_0x55d0c5cacc90 .functor OR 1, L_0x55d0c5caca50, L_0x55d0c5cacb60, C4<0>, C4<0>;
L_0x55d0c5cacde0 .functor OR 1, L_0x55d0c5cacc20, L_0x55d0c5cacc90, C4<0>, C4<0>;
v0x55d0c4c42660_0 .net "a", 0 0, L_0x55d0c5cacef0;  1 drivers
v0x55d0c4c40de0_0 .net "b", 0 0, L_0x55d0c5cad020;  1 drivers
v0x55d0c4c40ea0_0 .net "ca", 0 0, L_0x55d0c5cacde0;  1 drivers
v0x55d0c4c40a00_0 .net "cin", 0 0, L_0x55d0c5cad150;  1 drivers
v0x55d0c4c40ac0_0 .net "sum", 0 0, L_0x55d0c5cac990;  1 drivers
v0x55d0c4c3edc0_0 .net "w1", 0 0, L_0x55d0c5cac530;  1 drivers
v0x55d0c4c3ee60_0 .net "w2", 0 0, L_0x55d0c5caca50;  1 drivers
v0x55d0c4c378e0_0 .net "w3", 0 0, L_0x55d0c5cacb60;  1 drivers
v0x55d0c4c379a0_0 .net "w4", 0 0, L_0x55d0c5cacc20;  1 drivers
v0x55d0c4c3c9d0_0 .net "w5", 0 0, L_0x55d0c5cacc90;  1 drivers
S_0x55d0c4c3c540 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c3f140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cad280 .functor XOR 1, L_0x55d0c5cad760, L_0x55d0c5cad890, C4<0>, C4<0>;
L_0x55d0c5cad2f0 .functor XOR 1, L_0x55d0c5cad280, L_0x55d0c5cad9c0, C4<0>, C4<0>;
L_0x55d0c5cad360 .functor AND 1, L_0x55d0c5cad760, L_0x55d0c5cad890, C4<1>, C4<1>;
L_0x55d0c5cad3d0 .functor AND 1, L_0x55d0c5cad760, L_0x55d0c5cad9c0, C4<1>, C4<1>;
L_0x55d0c5cad490 .functor AND 1, L_0x55d0c5cad890, L_0x55d0c5cad9c0, C4<1>, C4<1>;
L_0x55d0c5cad500 .functor OR 1, L_0x55d0c5cad360, L_0x55d0c5cad3d0, C4<0>, C4<0>;
L_0x55d0c5cad650 .functor OR 1, L_0x55d0c5cad490, L_0x55d0c5cad500, C4<0>, C4<0>;
v0x55d0c4c374c0_0 .net "a", 0 0, L_0x55d0c5cad760;  1 drivers
v0x55d0c4c37560_0 .net "b", 0 0, L_0x55d0c5cad890;  1 drivers
v0x55d0c4c3ad40_0 .net "ca", 0 0, L_0x55d0c5cad650;  1 drivers
v0x55d0c4c3ae10_0 .net "cin", 0 0, L_0x55d0c5cad9c0;  1 drivers
v0x55d0c4c3a960_0 .net "sum", 0 0, L_0x55d0c5cad2f0;  1 drivers
v0x55d0c4c39160_0 .net "w1", 0 0, L_0x55d0c5cad280;  1 drivers
v0x55d0c4c39220_0 .net "w2", 0 0, L_0x55d0c5cad360;  1 drivers
v0x55d0c4c38d80_0 .net "w3", 0 0, L_0x55d0c5cad3d0;  1 drivers
v0x55d0c4c38e20_0 .net "w4", 0 0, L_0x55d0c5cad490;  1 drivers
v0x55d0c4c37140_0 .net "w5", 0 0, L_0x55d0c5cad500;  1 drivers
S_0x55d0c4c35180 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c3f140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cadb30 .functor XOR 1, L_0x55d0c5cae100, L_0x55d0c5cae230, C4<0>, C4<0>;
L_0x55d0c5cadba0 .functor XOR 1, L_0x55d0c5cadb30, L_0x55d0c5cae3b0, C4<0>, C4<0>;
L_0x55d0c5cadc60 .functor AND 1, L_0x55d0c5cae100, L_0x55d0c5cae230, C4<1>, C4<1>;
L_0x55d0c5cadd70 .functor AND 1, L_0x55d0c5cae100, L_0x55d0c5cae3b0, C4<1>, C4<1>;
L_0x55d0c5cade30 .functor AND 1, L_0x55d0c5cae230, L_0x55d0c5cae3b0, C4<1>, C4<1>;
L_0x55d0c5cadea0 .functor OR 1, L_0x55d0c5cadc60, L_0x55d0c5cadd70, C4<0>, C4<0>;
L_0x55d0c5cadff0 .functor OR 1, L_0x55d0c5cade30, L_0x55d0c5cadea0, C4<0>, C4<0>;
v0x55d0c4c2ee80_0 .net "a", 0 0, L_0x55d0c5cae100;  1 drivers
v0x55d0c4c33e40_0 .net "b", 0 0, L_0x55d0c5cae230;  1 drivers
v0x55d0c4c33f00_0 .net "ca", 0 0, L_0x55d0c5cadff0;  1 drivers
v0x55d0c4c33a60_0 .net "cin", 0 0, L_0x55d0c5cae3b0;  1 drivers
v0x55d0c4c33b20_0 .net "sum", 0 0, L_0x55d0c5cadba0;  1 drivers
v0x55d0c4c2e9e0_0 .net "w1", 0 0, L_0x55d0c5cadb30;  1 drivers
v0x55d0c4c2ea80_0 .net "w2", 0 0, L_0x55d0c5cadc60;  1 drivers
v0x55d0c4c32260_0 .net "w3", 0 0, L_0x55d0c5cadd70;  1 drivers
v0x55d0c4c32320_0 .net "w4", 0 0, L_0x55d0c5cade30;  1 drivers
v0x55d0c4c31f30_0 .net "w5", 0 0, L_0x55d0c5cadea0;  1 drivers
S_0x55d0c4c30680 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c3f140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cae4e0 .functor XOR 1, L_0x55d0c5cae980, L_0x55d0c5caeb40, C4<0>, C4<0>;
L_0x55d0c5cae550 .functor XOR 1, L_0x55d0c5cae4e0, L_0x55d0c5caed00, C4<0>, C4<0>;
L_0x55d0c5cae5c0 .functor AND 1, L_0x55d0c5cae980, L_0x55d0c5caeb40, C4<1>, C4<1>;
L_0x55d0c5cae630 .functor AND 1, L_0x55d0c5cae980, L_0x55d0c5caed00, C4<1>, C4<1>;
L_0x55d0c5cae6f0 .functor AND 1, L_0x55d0c5caeb40, L_0x55d0c5caed00, C4<1>, C4<1>;
L_0x55d0c5cae760 .functor OR 1, L_0x55d0c5cae5c0, L_0x55d0c5cae630, C4<0>, C4<0>;
L_0x55d0c5cae870 .functor OR 1, L_0x55d0c5cae6f0, L_0x55d0c5cae760, C4<0>, C4<0>;
v0x55d0c4c30350_0 .net "a", 0 0, L_0x55d0c5cae980;  1 drivers
v0x55d0c4c2e660_0 .net "b", 0 0, L_0x55d0c5caeb40;  1 drivers
v0x55d0c4c2e720_0 .net "ca", 0 0, L_0x55d0c5cae870;  1 drivers
v0x55d0c4c27180_0 .net "cin", 0 0, L_0x55d0c5caed00;  1 drivers
v0x55d0c4c27240_0 .net "sum", 0 0, L_0x55d0c5cae550;  1 drivers
v0x55d0c4c2c230_0 .net "w1", 0 0, L_0x55d0c5cae4e0;  1 drivers
v0x55d0c4c2bde0_0 .net "w2", 0 0, L_0x55d0c5cae5c0;  1 drivers
v0x55d0c4c2bea0_0 .net "w3", 0 0, L_0x55d0c5cae630;  1 drivers
v0x55d0c4c26d60_0 .net "w4", 0 0, L_0x55d0c5cae6f0;  1 drivers
v0x55d0c4c2a5e0_0 .net "w5", 0 0, L_0x55d0c5cae760;  1 drivers
S_0x55d0c4c22880 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4c66a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4be2540_0 .net "a", 7 0, L_0x55d0c5cb4fe0;  1 drivers
v0x55d0c4be5da0_0 .net "b", 7 0, L_0x55d0c5cb50d0;  1 drivers
v0x55d0c4be5e80_0 .net "ca", 7 0, L_0x55d0c5cb4e50;  1 drivers
v0x55d0c4be59c0_0 .net "cin", 7 0, L_0x55d0c5cb51c0;  1 drivers
v0x55d0c4be5aa0_0 .net "sum", 7 0, L_0x55d0c5cb4d10;  1 drivers
L_0x55d0c5cb2070 .part L_0x55d0c5cb4fe0, 0, 4;
L_0x55d0c5cb2110 .part L_0x55d0c5cb50d0, 0, 4;
L_0x55d0c5cb21b0 .part L_0x55d0c5cb51c0, 0, 4;
L_0x55d0c5cb4a00 .part L_0x55d0c5cb4fe0, 4, 4;
L_0x55d0c5cb4af0 .part L_0x55d0c5cb50d0, 4, 4;
L_0x55d0c5cb4be0 .part L_0x55d0c5cb51c0, 4, 4;
L_0x55d0c5cb4d10 .concat8 [ 4 4 0 0], L_0x55d0c5cb1e60, L_0x55d0c5cb47f0;
L_0x55d0c5cb4e50 .concat8 [ 4 4 0 0], L_0x55d0c5cb1f00, L_0x55d0c5cb4890;
S_0x55d0c4c1d420 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4c22880;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c084e0_0 .net "a", 3 0, L_0x55d0c5cb2070;  1 drivers
v0x55d0c4c085c0_0 .net "b", 3 0, L_0x55d0c5cb2110;  1 drivers
v0x55d0c4c06ce0_0 .net "ca", 3 0, L_0x55d0c5cb1f00;  1 drivers
v0x55d0c4c06d80_0 .net "cin", 3 0, L_0x55d0c5cb21b0;  1 drivers
v0x55d0c4c06900_0 .net "sum", 3 0, L_0x55d0c5cb1e60;  1 drivers
L_0x55d0c5cafe20 .part L_0x55d0c5cb2070, 0, 1;
L_0x55d0c5caff50 .part L_0x55d0c5cb2110, 0, 1;
L_0x55d0c5cb0080 .part L_0x55d0c5cb21b0, 0, 1;
L_0x55d0c5cb0690 .part L_0x55d0c5cb2070, 1, 1;
L_0x55d0c5cb07c0 .part L_0x55d0c5cb2110, 1, 1;
L_0x55d0c5cb08f0 .part L_0x55d0c5cb21b0, 1, 1;
L_0x55d0c5cb1030 .part L_0x55d0c5cb2070, 2, 1;
L_0x55d0c5cb1160 .part L_0x55d0c5cb2110, 2, 1;
L_0x55d0c5cb12e0 .part L_0x55d0c5cb21b0, 2, 1;
L_0x55d0c5cb18b0 .part L_0x55d0c5cb2070, 3, 1;
L_0x55d0c5cb1a70 .part L_0x55d0c5cb2110, 3, 1;
L_0x55d0c5cb1c30 .part L_0x55d0c5cb21b0, 3, 1;
L_0x55d0c5cb1e60 .concat8 [ 1 1 1 1], L_0x55d0c5caf900, L_0x55d0c5cb0220, L_0x55d0c5cb0ad0, L_0x55d0c5cb1480;
L_0x55d0c5cb1f00 .concat8 [ 1 1 1 1], L_0x55d0c5cafd10, L_0x55d0c5cb0580, L_0x55d0c5cb0f20, L_0x55d0c5cb17a0;
S_0x55d0c4c20ca0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c1d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5caeec0 .functor XOR 1, L_0x55d0c5cafe20, L_0x55d0c5caff50, C4<0>, C4<0>;
L_0x55d0c5caf900 .functor XOR 1, L_0x55d0c5caeec0, L_0x55d0c5cb0080, C4<0>, C4<0>;
L_0x55d0c5caf9c0 .functor AND 1, L_0x55d0c5cafe20, L_0x55d0c5caff50, C4<1>, C4<1>;
L_0x55d0c5cafad0 .functor AND 1, L_0x55d0c5cafe20, L_0x55d0c5cb0080, C4<1>, C4<1>;
L_0x55d0c5cafb90 .functor AND 1, L_0x55d0c5caff50, L_0x55d0c5cb0080, C4<1>, C4<1>;
L_0x55d0c5cafc00 .functor OR 1, L_0x55d0c5caf9c0, L_0x55d0c5cafad0, C4<0>, C4<0>;
L_0x55d0c5cafd10 .functor OR 1, L_0x55d0c5cafb90, L_0x55d0c5cafc00, C4<0>, C4<0>;
v0x55d0c4c20970_0 .net "a", 0 0, L_0x55d0c5cafe20;  1 drivers
v0x55d0c4c1f0c0_0 .net "b", 0 0, L_0x55d0c5caff50;  1 drivers
v0x55d0c4c1f160_0 .net "ca", 0 0, L_0x55d0c5cafd10;  1 drivers
v0x55d0c4c1ece0_0 .net "cin", 0 0, L_0x55d0c5cb0080;  1 drivers
v0x55d0c4c1ed80_0 .net "sum", 0 0, L_0x55d0c5caf900;  1 drivers
v0x55d0c4c1d0a0_0 .net "w1", 0 0, L_0x55d0c5caeec0;  1 drivers
v0x55d0c4c1d160_0 .net "w2", 0 0, L_0x55d0c5caf9c0;  1 drivers
v0x55d0c4c15bc0_0 .net "w3", 0 0, L_0x55d0c5cafad0;  1 drivers
v0x55d0c4c15c80_0 .net "w4", 0 0, L_0x55d0c5cafb90;  1 drivers
v0x55d0c4c1acb0_0 .net "w5", 0 0, L_0x55d0c5cafc00;  1 drivers
S_0x55d0c4c1a820 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c1d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb01b0 .functor XOR 1, L_0x55d0c5cb0690, L_0x55d0c5cb07c0, C4<0>, C4<0>;
L_0x55d0c5cb0220 .functor XOR 1, L_0x55d0c5cb01b0, L_0x55d0c5cb08f0, C4<0>, C4<0>;
L_0x55d0c5cb0290 .functor AND 1, L_0x55d0c5cb0690, L_0x55d0c5cb07c0, C4<1>, C4<1>;
L_0x55d0c5cb0300 .functor AND 1, L_0x55d0c5cb0690, L_0x55d0c5cb08f0, C4<1>, C4<1>;
L_0x55d0c5cb03c0 .functor AND 1, L_0x55d0c5cb07c0, L_0x55d0c5cb08f0, C4<1>, C4<1>;
L_0x55d0c5cb0430 .functor OR 1, L_0x55d0c5cb0290, L_0x55d0c5cb0300, C4<0>, C4<0>;
L_0x55d0c5cb0580 .functor OR 1, L_0x55d0c5cb03c0, L_0x55d0c5cb0430, C4<0>, C4<0>;
v0x55d0c4c15820_0 .net "a", 0 0, L_0x55d0c5cb0690;  1 drivers
v0x55d0c4c19020_0 .net "b", 0 0, L_0x55d0c5cb07c0;  1 drivers
v0x55d0c4c190e0_0 .net "ca", 0 0, L_0x55d0c5cb0580;  1 drivers
v0x55d0c4c18c40_0 .net "cin", 0 0, L_0x55d0c5cb08f0;  1 drivers
v0x55d0c4c18d00_0 .net "sum", 0 0, L_0x55d0c5cb0220;  1 drivers
v0x55d0c4c17440_0 .net "w1", 0 0, L_0x55d0c5cb01b0;  1 drivers
v0x55d0c4c174e0_0 .net "w2", 0 0, L_0x55d0c5cb0290;  1 drivers
v0x55d0c4c17060_0 .net "w3", 0 0, L_0x55d0c5cb0300;  1 drivers
v0x55d0c4c17120_0 .net "w4", 0 0, L_0x55d0c5cb03c0;  1 drivers
v0x55d0c4c154d0_0 .net "w5", 0 0, L_0x55d0c5cb0430;  1 drivers
S_0x55d0c4c13460 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c1d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb0a60 .functor XOR 1, L_0x55d0c5cb1030, L_0x55d0c5cb1160, C4<0>, C4<0>;
L_0x55d0c5cb0ad0 .functor XOR 1, L_0x55d0c5cb0a60, L_0x55d0c5cb12e0, C4<0>, C4<0>;
L_0x55d0c5cb0b90 .functor AND 1, L_0x55d0c5cb1030, L_0x55d0c5cb1160, C4<1>, C4<1>;
L_0x55d0c5cb0ca0 .functor AND 1, L_0x55d0c5cb1030, L_0x55d0c5cb12e0, C4<1>, C4<1>;
L_0x55d0c5cb0d60 .functor AND 1, L_0x55d0c5cb1160, L_0x55d0c5cb12e0, C4<1>, C4<1>;
L_0x55d0c5cb0dd0 .functor OR 1, L_0x55d0c5cb0b90, L_0x55d0c5cb0ca0, C4<0>, C4<0>;
L_0x55d0c5cb0f20 .functor OR 1, L_0x55d0c5cb0d60, L_0x55d0c5cb0dd0, C4<0>, C4<0>;
v0x55d0c4c0d1e0_0 .net "a", 0 0, L_0x55d0c5cb1030;  1 drivers
v0x55d0c4c12120_0 .net "b", 0 0, L_0x55d0c5cb1160;  1 drivers
v0x55d0c4c121e0_0 .net "ca", 0 0, L_0x55d0c5cb0f20;  1 drivers
v0x55d0c4c11d40_0 .net "cin", 0 0, L_0x55d0c5cb12e0;  1 drivers
v0x55d0c4c11e00_0 .net "sum", 0 0, L_0x55d0c5cb0ad0;  1 drivers
v0x55d0c4c0cd30_0 .net "w1", 0 0, L_0x55d0c5cb0a60;  1 drivers
v0x55d0c4c10540_0 .net "w2", 0 0, L_0x55d0c5cb0b90;  1 drivers
v0x55d0c4c10600_0 .net "w3", 0 0, L_0x55d0c5cb0ca0;  1 drivers
v0x55d0c4c10160_0 .net "w4", 0 0, L_0x55d0c5cb0d60;  1 drivers
v0x55d0c4c0e960_0 .net "w5", 0 0, L_0x55d0c5cb0dd0;  1 drivers
S_0x55d0c4c0e580 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c1d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb1410 .functor XOR 1, L_0x55d0c5cb18b0, L_0x55d0c5cb1a70, C4<0>, C4<0>;
L_0x55d0c5cb1480 .functor XOR 1, L_0x55d0c5cb1410, L_0x55d0c5cb1c30, C4<0>, C4<0>;
L_0x55d0c5cb14f0 .functor AND 1, L_0x55d0c5cb18b0, L_0x55d0c5cb1a70, C4<1>, C4<1>;
L_0x55d0c5cb1560 .functor AND 1, L_0x55d0c5cb18b0, L_0x55d0c5cb1c30, C4<1>, C4<1>;
L_0x55d0c5cb1620 .functor AND 1, L_0x55d0c5cb1a70, L_0x55d0c5cb1c30, C4<1>, C4<1>;
L_0x55d0c5cb1690 .functor OR 1, L_0x55d0c5cb14f0, L_0x55d0c5cb1560, C4<0>, C4<0>;
L_0x55d0c5cb17a0 .functor OR 1, L_0x55d0c5cb1620, L_0x55d0c5cb1690, C4<0>, C4<0>;
v0x55d0c4c0c9c0_0 .net "a", 0 0, L_0x55d0c5cb18b0;  1 drivers
v0x55d0c4c05460_0 .net "b", 0 0, L_0x55d0c5cb1a70;  1 drivers
v0x55d0c4c05520_0 .net "ca", 0 0, L_0x55d0c5cb17a0;  1 drivers
v0x55d0c4c0a4a0_0 .net "cin", 0 0, L_0x55d0c5cb1c30;  1 drivers
v0x55d0c4c0a560_0 .net "sum", 0 0, L_0x55d0c5cb1480;  1 drivers
v0x55d0c4c0a0c0_0 .net "w1", 0 0, L_0x55d0c5cb1410;  1 drivers
v0x55d0c4c0a160_0 .net "w2", 0 0, L_0x55d0c5cb14f0;  1 drivers
v0x55d0c4c05040_0 .net "w3", 0 0, L_0x55d0c5cb1560;  1 drivers
v0x55d0c4c05100_0 .net "w4", 0 0, L_0x55d0c5cb1620;  1 drivers
v0x55d0c4c08970_0 .net "w5", 0 0, L_0x55d0c5cb1690;  1 drivers
S_0x55d0c4c04cc0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4c22880;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4be2940_0 .net "a", 3 0, L_0x55d0c5cb4a00;  1 drivers
v0x55d0c4be2a40_0 .net "b", 3 0, L_0x55d0c5cb4af0;  1 drivers
v0x55d0c4be79c0_0 .net "ca", 3 0, L_0x55d0c5cb4890;  1 drivers
v0x55d0c4be7a80_0 .net "cin", 3 0, L_0x55d0c5cb4be0;  1 drivers
v0x55d0c4be75e0_0 .net "sum", 3 0, L_0x55d0c5cb47f0;  1 drivers
L_0x55d0c5cb27b0 .part L_0x55d0c5cb4a00, 0, 1;
L_0x55d0c5cb28e0 .part L_0x55d0c5cb4af0, 0, 1;
L_0x55d0c5cb2a10 .part L_0x55d0c5cb4be0, 0, 1;
L_0x55d0c5cb3020 .part L_0x55d0c5cb4a00, 1, 1;
L_0x55d0c5cb3150 .part L_0x55d0c5cb4af0, 1, 1;
L_0x55d0c5cb3280 .part L_0x55d0c5cb4be0, 1, 1;
L_0x55d0c5cb39c0 .part L_0x55d0c5cb4a00, 2, 1;
L_0x55d0c5cb3af0 .part L_0x55d0c5cb4af0, 2, 1;
L_0x55d0c5cb3c70 .part L_0x55d0c5cb4be0, 2, 1;
L_0x55d0c5cb4240 .part L_0x55d0c5cb4a00, 3, 1;
L_0x55d0c5cb4400 .part L_0x55d0c5cb4af0, 3, 1;
L_0x55d0c5cb45c0 .part L_0x55d0c5cb4be0, 3, 1;
L_0x55d0c5cb47f0 .concat8 [ 1 1 1 1], L_0x55d0c5cb2250, L_0x55d0c5cb2bb0, L_0x55d0c5cb3460, L_0x55d0c5cb3e10;
L_0x55d0c5cb4890 .concat8 [ 1 1 1 1], L_0x55d0c5cb26a0, L_0x55d0c5cb2f10, L_0x55d0c5cb38b0, L_0x55d0c5cb4130;
S_0x55d0c4bfad20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c04cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb1df0 .functor XOR 1, L_0x55d0c5cb27b0, L_0x55d0c5cb28e0, C4<0>, C4<0>;
L_0x55d0c5cb2250 .functor XOR 1, L_0x55d0c5cb1df0, L_0x55d0c5cb2a10, C4<0>, C4<0>;
L_0x55d0c5cb2310 .functor AND 1, L_0x55d0c5cb27b0, L_0x55d0c5cb28e0, C4<1>, C4<1>;
L_0x55d0c5cb2420 .functor AND 1, L_0x55d0c5cb27b0, L_0x55d0c5cb2a10, C4<1>, C4<1>;
L_0x55d0c5cb24e0 .functor AND 1, L_0x55d0c5cb28e0, L_0x55d0c5cb2a10, C4<1>, C4<1>;
L_0x55d0c5cb2550 .functor OR 1, L_0x55d0c5cb2310, L_0x55d0c5cb2420, C4<0>, C4<0>;
L_0x55d0c5cb26a0 .functor OR 1, L_0x55d0c5cb24e0, L_0x55d0c5cb2550, C4<0>, C4<0>;
v0x55d0c4bffd60_0 .net "a", 0 0, L_0x55d0c5cb27b0;  1 drivers
v0x55d0c4bffe00_0 .net "b", 0 0, L_0x55d0c5cb28e0;  1 drivers
v0x55d0c4bff980_0 .net "ca", 0 0, L_0x55d0c5cb26a0;  1 drivers
v0x55d0c4bffa50_0 .net "cin", 0 0, L_0x55d0c5cb2a10;  1 drivers
v0x55d0c4bfa900_0 .net "sum", 0 0, L_0x55d0c5cb2250;  1 drivers
v0x55d0c4bfe180_0 .net "w1", 0 0, L_0x55d0c5cb1df0;  1 drivers
v0x55d0c4bfe240_0 .net "w2", 0 0, L_0x55d0c5cb2310;  1 drivers
v0x55d0c4bfdda0_0 .net "w3", 0 0, L_0x55d0c5cb2420;  1 drivers
v0x55d0c4bfde40_0 .net "w4", 0 0, L_0x55d0c5cb24e0;  1 drivers
v0x55d0c4bfc5a0_0 .net "w5", 0 0, L_0x55d0c5cb2550;  1 drivers
S_0x55d0c4bfc1c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c04cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb2b40 .functor XOR 1, L_0x55d0c5cb3020, L_0x55d0c5cb3150, C4<0>, C4<0>;
L_0x55d0c5cb2bb0 .functor XOR 1, L_0x55d0c5cb2b40, L_0x55d0c5cb3280, C4<0>, C4<0>;
L_0x55d0c5cb2c20 .functor AND 1, L_0x55d0c5cb3020, L_0x55d0c5cb3150, C4<1>, C4<1>;
L_0x55d0c5cb2c90 .functor AND 1, L_0x55d0c5cb3020, L_0x55d0c5cb3280, C4<1>, C4<1>;
L_0x55d0c5cb2d50 .functor AND 1, L_0x55d0c5cb3150, L_0x55d0c5cb3280, C4<1>, C4<1>;
L_0x55d0c5cb2dc0 .functor OR 1, L_0x55d0c5cb2c20, L_0x55d0c5cb2c90, C4<0>, C4<0>;
L_0x55d0c5cb2f10 .functor OR 1, L_0x55d0c5cb2d50, L_0x55d0c5cb2dc0, C4<0>, C4<0>;
v0x55d0c4bfa600_0 .net "a", 0 0, L_0x55d0c5cb3020;  1 drivers
v0x55d0c4bf30a0_0 .net "b", 0 0, L_0x55d0c5cb3150;  1 drivers
v0x55d0c4bf3160_0 .net "ca", 0 0, L_0x55d0c5cb2f10;  1 drivers
v0x55d0c4bf80e0_0 .net "cin", 0 0, L_0x55d0c5cb3280;  1 drivers
v0x55d0c4bf81a0_0 .net "sum", 0 0, L_0x55d0c5cb2bb0;  1 drivers
v0x55d0c4bf7d00_0 .net "w1", 0 0, L_0x55d0c5cb2b40;  1 drivers
v0x55d0c4bf7da0_0 .net "w2", 0 0, L_0x55d0c5cb2c20;  1 drivers
v0x55d0c4bf2c80_0 .net "w3", 0 0, L_0x55d0c5cb2c90;  1 drivers
v0x55d0c4bf2d40_0 .net "w4", 0 0, L_0x55d0c5cb2d50;  1 drivers
v0x55d0c4bf65b0_0 .net "w5", 0 0, L_0x55d0c5cb2dc0;  1 drivers
S_0x55d0c4bf6120 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c04cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb33f0 .functor XOR 1, L_0x55d0c5cb39c0, L_0x55d0c5cb3af0, C4<0>, C4<0>;
L_0x55d0c5cb3460 .functor XOR 1, L_0x55d0c5cb33f0, L_0x55d0c5cb3c70, C4<0>, C4<0>;
L_0x55d0c5cb3520 .functor AND 1, L_0x55d0c5cb39c0, L_0x55d0c5cb3af0, C4<1>, C4<1>;
L_0x55d0c5cb3630 .functor AND 1, L_0x55d0c5cb39c0, L_0x55d0c5cb3c70, C4<1>, C4<1>;
L_0x55d0c5cb36f0 .functor AND 1, L_0x55d0c5cb3af0, L_0x55d0c5cb3c70, C4<1>, C4<1>;
L_0x55d0c5cb3760 .functor OR 1, L_0x55d0c5cb3520, L_0x55d0c5cb3630, C4<0>, C4<0>;
L_0x55d0c5cb38b0 .functor OR 1, L_0x55d0c5cb36f0, L_0x55d0c5cb3760, C4<0>, C4<0>;
v0x55d0c4bf49a0_0 .net "a", 0 0, L_0x55d0c5cb39c0;  1 drivers
v0x55d0c4bf4540_0 .net "b", 0 0, L_0x55d0c5cb3af0;  1 drivers
v0x55d0c4bf45e0_0 .net "ca", 0 0, L_0x55d0c5cb38b0;  1 drivers
v0x55d0c4bf2900_0 .net "cin", 0 0, L_0x55d0c5cb3c70;  1 drivers
v0x55d0c4bf29a0_0 .net "sum", 0 0, L_0x55d0c5cb3460;  1 drivers
v0x55d0c4bf0940_0 .net "w1", 0 0, L_0x55d0c5cb33f0;  1 drivers
v0x55d0c4bf0a00_0 .net "w2", 0 0, L_0x55d0c5cb3520;  1 drivers
v0x55d0c4bea5c0_0 .net "w3", 0 0, L_0x55d0c5cb3630;  1 drivers
v0x55d0c4bea660_0 .net "w4", 0 0, L_0x55d0c5cb36f0;  1 drivers
v0x55d0c4bef6b0_0 .net "w5", 0 0, L_0x55d0c5cb3760;  1 drivers
S_0x55d0c4bef220 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c04cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb3da0 .functor XOR 1, L_0x55d0c5cb4240, L_0x55d0c5cb4400, C4<0>, C4<0>;
L_0x55d0c5cb3e10 .functor XOR 1, L_0x55d0c5cb3da0, L_0x55d0c5cb45c0, C4<0>, C4<0>;
L_0x55d0c5cb3e80 .functor AND 1, L_0x55d0c5cb4240, L_0x55d0c5cb4400, C4<1>, C4<1>;
L_0x55d0c5cb3ef0 .functor AND 1, L_0x55d0c5cb4240, L_0x55d0c5cb45c0, C4<1>, C4<1>;
L_0x55d0c5cb3fb0 .functor AND 1, L_0x55d0c5cb4400, L_0x55d0c5cb45c0, C4<1>, C4<1>;
L_0x55d0c5cb4020 .functor OR 1, L_0x55d0c5cb3e80, L_0x55d0c5cb3ef0, C4<0>, C4<0>;
L_0x55d0c5cb4130 .functor OR 1, L_0x55d0c5cb3fb0, L_0x55d0c5cb4020, C4<0>, C4<0>;
v0x55d0c4bea220_0 .net "a", 0 0, L_0x55d0c5cb4240;  1 drivers
v0x55d0c4beda20_0 .net "b", 0 0, L_0x55d0c5cb4400;  1 drivers
v0x55d0c4bedae0_0 .net "ca", 0 0, L_0x55d0c5cb4130;  1 drivers
v0x55d0c4bed640_0 .net "cin", 0 0, L_0x55d0c5cb45c0;  1 drivers
v0x55d0c4bed700_0 .net "sum", 0 0, L_0x55d0c5cb3e10;  1 drivers
v0x55d0c4bebe40_0 .net "w1", 0 0, L_0x55d0c5cb3da0;  1 drivers
v0x55d0c4bebf00_0 .net "w2", 0 0, L_0x55d0c5cb3e80;  1 drivers
v0x55d0c4beba60_0 .net "w3", 0 0, L_0x55d0c5cb3ef0;  1 drivers
v0x55d0c4bebb00_0 .net "w4", 0 0, L_0x55d0c5cb3fb0;  1 drivers
v0x55d0c4be9ed0_0 .net "w5", 0 0, L_0x55d0c5cb4020;  1 drivers
S_0x55d0c4bd9000 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4c66e30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c58eb400_0 .net "a", 15 0, L_0x55d0c5cc0c10;  1 drivers
v0x55d0c58eb4e0_0 .net "b", 15 0, L_0x55d0c5cc0d00;  1 drivers
v0x55d0c58ea1f0_0 .net "ca", 15 0, L_0x55d0c5cc0a80;  1 drivers
v0x55d0c58ea2b0_0 .net "cin", 15 0, L_0x55d0c5cc0df0;  1 drivers
v0x55d0c58de8f0_0 .net "sum", 15 0, L_0x55d0c5cc0940;  1 drivers
L_0x55d0c5cbae40 .part L_0x55d0c5cc0c10, 0, 8;
L_0x55d0c5cbaee0 .part L_0x55d0c5cc0d00, 0, 8;
L_0x55d0c5cbaf80 .part L_0x55d0c5cc0df0, 0, 8;
L_0x55d0c5cc0670 .part L_0x55d0c5cc0c10, 8, 8;
L_0x55d0c5cc0760 .part L_0x55d0c5cc0d00, 8, 8;
L_0x55d0c5cc0850 .part L_0x55d0c5cc0df0, 8, 8;
L_0x55d0c5cc0940 .concat8 [ 8 8 0 0], L_0x55d0c5cbab70, L_0x55d0c5cc03a0;
L_0x55d0c5cc0a80 .concat8 [ 8 8 0 0], L_0x55d0c5cbacb0, L_0x55d0c5cc04e0;
S_0x55d0c4bddc60 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4bd9000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c591f6b0_0 .net "a", 7 0, L_0x55d0c5cbae40;  1 drivers
v0x55d0c591f390_0 .net "b", 7 0, L_0x55d0c5cbaee0;  1 drivers
v0x55d0c591f470_0 .net "ca", 7 0, L_0x55d0c5cbacb0;  1 drivers
v0x55d0c591e1f0_0 .net "cin", 7 0, L_0x55d0c5cbaf80;  1 drivers
v0x55d0c591e2d0_0 .net "sum", 7 0, L_0x55d0c5cbab70;  1 drivers
L_0x55d0c5cb7ed0 .part L_0x55d0c5cbae40, 0, 4;
L_0x55d0c5cb7f70 .part L_0x55d0c5cbaee0, 0, 4;
L_0x55d0c5cb8010 .part L_0x55d0c5cbaf80, 0, 4;
L_0x55d0c5cba860 .part L_0x55d0c5cbae40, 4, 4;
L_0x55d0c5cba950 .part L_0x55d0c5cbaee0, 4, 4;
L_0x55d0c5cbaa40 .part L_0x55d0c5cbaf80, 4, 4;
L_0x55d0c5cbab70 .concat8 [ 4 4 0 0], L_0x55d0c5cb7cc0, L_0x55d0c5cba650;
L_0x55d0c5cbacb0 .concat8 [ 4 4 0 0], L_0x55d0c5cb7d60, L_0x55d0c5cba6f0;
S_0x55d0c4bd8be0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4bddc60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4bc24a0_0 .net "a", 3 0, L_0x55d0c5cb7ed0;  1 drivers
v0x55d0c4bc2580_0 .net "b", 3 0, L_0x55d0c5cb7f70;  1 drivers
v0x55d0c4bc20c0_0 .net "ca", 3 0, L_0x55d0c5cb7d60;  1 drivers
v0x55d0c4bc2160_0 .net "cin", 3 0, L_0x55d0c5cb8010;  1 drivers
v0x55d0c592d900_0 .net "sum", 3 0, L_0x55d0c5cb7cc0;  1 drivers
L_0x55d0c5cb5c80 .part L_0x55d0c5cb7ed0, 0, 1;
L_0x55d0c5cb5db0 .part L_0x55d0c5cb7f70, 0, 1;
L_0x55d0c5cb5ee0 .part L_0x55d0c5cb8010, 0, 1;
L_0x55d0c5cb64f0 .part L_0x55d0c5cb7ed0, 1, 1;
L_0x55d0c5cb6620 .part L_0x55d0c5cb7f70, 1, 1;
L_0x55d0c5cb6750 .part L_0x55d0c5cb8010, 1, 1;
L_0x55d0c5cb6e90 .part L_0x55d0c5cb7ed0, 2, 1;
L_0x55d0c5cb6fc0 .part L_0x55d0c5cb7f70, 2, 1;
L_0x55d0c5cb7140 .part L_0x55d0c5cb8010, 2, 1;
L_0x55d0c5cb7710 .part L_0x55d0c5cb7ed0, 3, 1;
L_0x55d0c5cb78d0 .part L_0x55d0c5cb7f70, 3, 1;
L_0x55d0c5cb7a90 .part L_0x55d0c5cb8010, 3, 1;
L_0x55d0c5cb7cc0 .concat8 [ 1 1 1 1], L_0x55d0c5cb5760, L_0x55d0c5cb6080, L_0x55d0c5cb6930, L_0x55d0c5cb72e0;
L_0x55d0c5cb7d60 .concat8 [ 1 1 1 1], L_0x55d0c5cb5b70, L_0x55d0c5cb63e0, L_0x55d0c5cb6d80, L_0x55d0c5cb7600;
S_0x55d0c4bdc080 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4bd8be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb4780 .functor XOR 1, L_0x55d0c5cb5c80, L_0x55d0c5cb5db0, C4<0>, C4<0>;
L_0x55d0c5cb5760 .functor XOR 1, L_0x55d0c5cb4780, L_0x55d0c5cb5ee0, C4<0>, C4<0>;
L_0x55d0c5cb5820 .functor AND 1, L_0x55d0c5cb5c80, L_0x55d0c5cb5db0, C4<1>, C4<1>;
L_0x55d0c5cb5930 .functor AND 1, L_0x55d0c5cb5c80, L_0x55d0c5cb5ee0, C4<1>, C4<1>;
L_0x55d0c5cb59f0 .functor AND 1, L_0x55d0c5cb5db0, L_0x55d0c5cb5ee0, C4<1>, C4<1>;
L_0x55d0c5cb5a60 .functor OR 1, L_0x55d0c5cb5820, L_0x55d0c5cb5930, C4<0>, C4<0>;
L_0x55d0c5cb5b70 .functor OR 1, L_0x55d0c5cb59f0, L_0x55d0c5cb5a60, C4<0>, C4<0>;
v0x55d0c4bda900_0 .net "a", 0 0, L_0x55d0c5cb5c80;  1 drivers
v0x55d0c4bda4a0_0 .net "b", 0 0, L_0x55d0c5cb5db0;  1 drivers
v0x55d0c4bda560_0 .net "ca", 0 0, L_0x55d0c5cb5b70;  1 drivers
v0x55d0c4bd8860_0 .net "cin", 0 0, L_0x55d0c5cb5ee0;  1 drivers
v0x55d0c4bd8920_0 .net "sum", 0 0, L_0x55d0c5cb5760;  1 drivers
v0x55d0c4bd1380_0 .net "w1", 0 0, L_0x55d0c5cb4780;  1 drivers
v0x55d0c4bd1420_0 .net "w2", 0 0, L_0x55d0c5cb5820;  1 drivers
v0x55d0c4bd63c0_0 .net "w3", 0 0, L_0x55d0c5cb5930;  1 drivers
v0x55d0c4bd6480_0 .net "w4", 0 0, L_0x55d0c5cb59f0;  1 drivers
v0x55d0c4bd6090_0 .net "w5", 0 0, L_0x55d0c5cb5a60;  1 drivers
S_0x55d0c4bd0f60 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4bd8be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb6010 .functor XOR 1, L_0x55d0c5cb64f0, L_0x55d0c5cb6620, C4<0>, C4<0>;
L_0x55d0c5cb6080 .functor XOR 1, L_0x55d0c5cb6010, L_0x55d0c5cb6750, C4<0>, C4<0>;
L_0x55d0c5cb60f0 .functor AND 1, L_0x55d0c5cb64f0, L_0x55d0c5cb6620, C4<1>, C4<1>;
L_0x55d0c5cb6160 .functor AND 1, L_0x55d0c5cb64f0, L_0x55d0c5cb6750, C4<1>, C4<1>;
L_0x55d0c5cb6220 .functor AND 1, L_0x55d0c5cb6620, L_0x55d0c5cb6750, C4<1>, C4<1>;
L_0x55d0c5cb6290 .functor OR 1, L_0x55d0c5cb60f0, L_0x55d0c5cb6160, C4<0>, C4<0>;
L_0x55d0c5cb63e0 .functor OR 1, L_0x55d0c5cb6220, L_0x55d0c5cb6290, C4<0>, C4<0>;
v0x55d0c4bd4860_0 .net "a", 0 0, L_0x55d0c5cb64f0;  1 drivers
v0x55d0c4bd4400_0 .net "b", 0 0, L_0x55d0c5cb6620;  1 drivers
v0x55d0c4bd44c0_0 .net "ca", 0 0, L_0x55d0c5cb63e0;  1 drivers
v0x55d0c4bd2c00_0 .net "cin", 0 0, L_0x55d0c5cb6750;  1 drivers
v0x55d0c4bd2cc0_0 .net "sum", 0 0, L_0x55d0c5cb6080;  1 drivers
v0x55d0c4bd2820_0 .net "w1", 0 0, L_0x55d0c5cb6010;  1 drivers
v0x55d0c4bd28c0_0 .net "w2", 0 0, L_0x55d0c5cb60f0;  1 drivers
v0x55d0c4bd0be0_0 .net "w3", 0 0, L_0x55d0c5cb6160;  1 drivers
v0x55d0c4bd0ca0_0 .net "w4", 0 0, L_0x55d0c5cb6220;  1 drivers
v0x55d0c4bcecd0_0 .net "w5", 0 0, L_0x55d0c5cb6290;  1 drivers
S_0x55d0c4bc88a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4bd8be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb68c0 .functor XOR 1, L_0x55d0c5cb6e90, L_0x55d0c5cb6fc0, C4<0>, C4<0>;
L_0x55d0c5cb6930 .functor XOR 1, L_0x55d0c5cb68c0, L_0x55d0c5cb7140, C4<0>, C4<0>;
L_0x55d0c5cb69f0 .functor AND 1, L_0x55d0c5cb6e90, L_0x55d0c5cb6fc0, C4<1>, C4<1>;
L_0x55d0c5cb6b00 .functor AND 1, L_0x55d0c5cb6e90, L_0x55d0c5cb7140, C4<1>, C4<1>;
L_0x55d0c5cb6bc0 .functor AND 1, L_0x55d0c5cb6fc0, L_0x55d0c5cb7140, C4<1>, C4<1>;
L_0x55d0c5cb6c30 .functor OR 1, L_0x55d0c5cb69f0, L_0x55d0c5cb6b00, C4<0>, C4<0>;
L_0x55d0c5cb6d80 .functor OR 1, L_0x55d0c5cb6bc0, L_0x55d0c5cb6c30, C4<0>, C4<0>;
v0x55d0c4bcd9e0_0 .net "a", 0 0, L_0x55d0c5cb6e90;  1 drivers
v0x55d0c4bcd500_0 .net "b", 0 0, L_0x55d0c5cb6fc0;  1 drivers
v0x55d0c4bcd5c0_0 .net "ca", 0 0, L_0x55d0c5cb6d80;  1 drivers
v0x55d0c4bc8480_0 .net "cin", 0 0, L_0x55d0c5cb7140;  1 drivers
v0x55d0c4bc8540_0 .net "sum", 0 0, L_0x55d0c5cb6930;  1 drivers
v0x55d0c4bcbd70_0 .net "w1", 0 0, L_0x55d0c5cb68c0;  1 drivers
v0x55d0c4bcb920_0 .net "w2", 0 0, L_0x55d0c5cb69f0;  1 drivers
v0x55d0c4bcb9e0_0 .net "w3", 0 0, L_0x55d0c5cb6b00;  1 drivers
v0x55d0c4bca120_0 .net "w4", 0 0, L_0x55d0c5cb6bc0;  1 drivers
v0x55d0c4bc9d40_0 .net "w5", 0 0, L_0x55d0c5cb6c30;  1 drivers
S_0x55d0c4bc8100 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4bd8be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb7270 .functor XOR 1, L_0x55d0c5cb7710, L_0x55d0c5cb78d0, C4<0>, C4<0>;
L_0x55d0c5cb72e0 .functor XOR 1, L_0x55d0c5cb7270, L_0x55d0c5cb7a90, C4<0>, C4<0>;
L_0x55d0c5cb7350 .functor AND 1, L_0x55d0c5cb7710, L_0x55d0c5cb78d0, C4<1>, C4<1>;
L_0x55d0c5cb73c0 .functor AND 1, L_0x55d0c5cb7710, L_0x55d0c5cb7a90, C4<1>, C4<1>;
L_0x55d0c5cb7480 .functor AND 1, L_0x55d0c5cb78d0, L_0x55d0c5cb7a90, C4<1>, C4<1>;
L_0x55d0c5cb74f0 .functor OR 1, L_0x55d0c5cb7350, L_0x55d0c5cb73c0, C4<0>, C4<0>;
L_0x55d0c5cb7600 .functor OR 1, L_0x55d0c5cb7480, L_0x55d0c5cb74f0, C4<0>, C4<0>;
v0x55d0c4bc0ca0_0 .net "a", 0 0, L_0x55d0c5cb7710;  1 drivers
v0x55d0c4bc5c60_0 .net "b", 0 0, L_0x55d0c5cb78d0;  1 drivers
v0x55d0c4bc5d20_0 .net "ca", 0 0, L_0x55d0c5cb7600;  1 drivers
v0x55d0c4bc5880_0 .net "cin", 0 0, L_0x55d0c5cb7a90;  1 drivers
v0x55d0c4bc5940_0 .net "sum", 0 0, L_0x55d0c5cb72e0;  1 drivers
v0x55d0c4bc0800_0 .net "w1", 0 0, L_0x55d0c5cb7270;  1 drivers
v0x55d0c4bc08a0_0 .net "w2", 0 0, L_0x55d0c5cb7350;  1 drivers
v0x55d0c4bc4080_0 .net "w3", 0 0, L_0x55d0c5cb73c0;  1 drivers
v0x55d0c4bc4140_0 .net "w4", 0 0, L_0x55d0c5cb7480;  1 drivers
v0x55d0c4bc3d50_0 .net "w5", 0 0, L_0x55d0c5cb74f0;  1 drivers
S_0x55d0c592c6c0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4bddc60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5922870_0 .net "a", 3 0, L_0x55d0c5cba860;  1 drivers
v0x55d0c5922970_0 .net "b", 3 0, L_0x55d0c5cba950;  1 drivers
v0x55d0c5917040_0 .net "ca", 3 0, L_0x55d0c5cba6f0;  1 drivers
v0x55d0c5917100_0 .net "cin", 3 0, L_0x55d0c5cbaa40;  1 drivers
v0x55d0c5915e00_0 .net "sum", 3 0, L_0x55d0c5cba650;  1 drivers
L_0x55d0c5cb8610 .part L_0x55d0c5cba860, 0, 1;
L_0x55d0c5cb8740 .part L_0x55d0c5cba950, 0, 1;
L_0x55d0c5cb8870 .part L_0x55d0c5cbaa40, 0, 1;
L_0x55d0c5cb8e80 .part L_0x55d0c5cba860, 1, 1;
L_0x55d0c5cb8fb0 .part L_0x55d0c5cba950, 1, 1;
L_0x55d0c5cb90e0 .part L_0x55d0c5cbaa40, 1, 1;
L_0x55d0c5cb9820 .part L_0x55d0c5cba860, 2, 1;
L_0x55d0c5cb9950 .part L_0x55d0c5cba950, 2, 1;
L_0x55d0c5cb9ad0 .part L_0x55d0c5cbaa40, 2, 1;
L_0x55d0c5cba0a0 .part L_0x55d0c5cba860, 3, 1;
L_0x55d0c5cba260 .part L_0x55d0c5cba950, 3, 1;
L_0x55d0c5cba420 .part L_0x55d0c5cbaa40, 3, 1;
L_0x55d0c5cba650 .concat8 [ 1 1 1 1], L_0x55d0c5cb80b0, L_0x55d0c5cb8a10, L_0x55d0c5cb92c0, L_0x55d0c5cb9c70;
L_0x55d0c5cba6f0 .concat8 [ 1 1 1 1], L_0x55d0c5cb8500, L_0x55d0c5cb8d70, L_0x55d0c5cb9710, L_0x55d0c5cb9f90;
S_0x55d0c5935c90 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c592c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb7c50 .functor XOR 1, L_0x55d0c5cb8610, L_0x55d0c5cb8740, C4<0>, C4<0>;
L_0x55d0c5cb80b0 .functor XOR 1, L_0x55d0c5cb7c50, L_0x55d0c5cb8870, C4<0>, C4<0>;
L_0x55d0c5cb8170 .functor AND 1, L_0x55d0c5cb8610, L_0x55d0c5cb8740, C4<1>, C4<1>;
L_0x55d0c5cb8280 .functor AND 1, L_0x55d0c5cb8610, L_0x55d0c5cb8870, C4<1>, C4<1>;
L_0x55d0c5cb8340 .functor AND 1, L_0x55d0c5cb8740, L_0x55d0c5cb8870, C4<1>, C4<1>;
L_0x55d0c5cb83b0 .functor OR 1, L_0x55d0c5cb8170, L_0x55d0c5cb8280, C4<0>, C4<0>;
L_0x55d0c5cb8500 .functor OR 1, L_0x55d0c5cb8340, L_0x55d0c5cb83b0, C4<0>, C4<0>;
v0x55d0c5934af0_0 .net "a", 0 0, L_0x55d0c5cb8610;  1 drivers
v0x55d0c5934b90_0 .net "b", 0 0, L_0x55d0c5cb8740;  1 drivers
v0x55d0c5934700_0 .net "ca", 0 0, L_0x55d0c5cb8500;  1 drivers
v0x55d0c59347d0_0 .net "cin", 0 0, L_0x55d0c5cb8870;  1 drivers
v0x55d0c59334f0_0 .net "sum", 0 0, L_0x55d0c5cb80b0;  1 drivers
v0x55d0c5933100_0 .net "w1", 0 0, L_0x55d0c5cb7c50;  1 drivers
v0x55d0c59331c0_0 .net "w2", 0 0, L_0x55d0c5cb8170;  1 drivers
v0x55d0c592c2a0_0 .net "w3", 0 0, L_0x55d0c5cb8280;  1 drivers
v0x55d0c592c340_0 .net "w4", 0 0, L_0x55d0c5cb8340;  1 drivers
v0x55d0c5931ef0_0 .net "w5", 0 0, L_0x55d0c5cb83b0;  1 drivers
S_0x55d0c5931b00 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c592c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb89a0 .functor XOR 1, L_0x55d0c5cb8e80, L_0x55d0c5cb8fb0, C4<0>, C4<0>;
L_0x55d0c5cb8a10 .functor XOR 1, L_0x55d0c5cb89a0, L_0x55d0c5cb90e0, C4<0>, C4<0>;
L_0x55d0c5cb8a80 .functor AND 1, L_0x55d0c5cb8e80, L_0x55d0c5cb8fb0, C4<1>, C4<1>;
L_0x55d0c5cb8af0 .functor AND 1, L_0x55d0c5cb8e80, L_0x55d0c5cb90e0, C4<1>, C4<1>;
L_0x55d0c5cb8bb0 .functor AND 1, L_0x55d0c5cb8fb0, L_0x55d0c5cb90e0, C4<1>, C4<1>;
L_0x55d0c5cb8c20 .functor OR 1, L_0x55d0c5cb8a80, L_0x55d0c5cb8af0, C4<0>, C4<0>;
L_0x55d0c5cb8d70 .functor OR 1, L_0x55d0c5cb8bb0, L_0x55d0c5cb8c20, C4<0>, C4<0>;
v0x55d0c5930970_0 .net "a", 0 0, L_0x55d0c5cb8e80;  1 drivers
v0x55d0c5930500_0 .net "b", 0 0, L_0x55d0c5cb8fb0;  1 drivers
v0x55d0c59305c0_0 .net "ca", 0 0, L_0x55d0c5cb8d70;  1 drivers
v0x55d0c592f2f0_0 .net "cin", 0 0, L_0x55d0c5cb90e0;  1 drivers
v0x55d0c592f3b0_0 .net "sum", 0 0, L_0x55d0c5cb8a10;  1 drivers
v0x55d0c592ef00_0 .net "w1", 0 0, L_0x55d0c5cb89a0;  1 drivers
v0x55d0c592efa0_0 .net "w2", 0 0, L_0x55d0c5cb8a80;  1 drivers
v0x55d0c592dcf0_0 .net "w3", 0 0, L_0x55d0c5cb8af0;  1 drivers
v0x55d0c592ddb0_0 .net "w4", 0 0, L_0x55d0c5cb8bb0;  1 drivers
v0x55d0c5922530_0 .net "w5", 0 0, L_0x55d0c5cb8c20;  1 drivers
S_0x55d0c5921240 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c592c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb9250 .functor XOR 1, L_0x55d0c5cb9820, L_0x55d0c5cb9950, C4<0>, C4<0>;
L_0x55d0c5cb92c0 .functor XOR 1, L_0x55d0c5cb9250, L_0x55d0c5cb9ad0, C4<0>, C4<0>;
L_0x55d0c5cb9380 .functor AND 1, L_0x55d0c5cb9820, L_0x55d0c5cb9950, C4<1>, C4<1>;
L_0x55d0c5cb9490 .functor AND 1, L_0x55d0c5cb9820, L_0x55d0c5cb9ad0, C4<1>, C4<1>;
L_0x55d0c5cb9550 .functor AND 1, L_0x55d0c5cb9950, L_0x55d0c5cb9ad0, C4<1>, C4<1>;
L_0x55d0c5cb95c0 .functor OR 1, L_0x55d0c5cb9380, L_0x55d0c5cb9490, C4<0>, C4<0>;
L_0x55d0c5cb9710 .functor OR 1, L_0x55d0c5cb9550, L_0x55d0c5cb95c0, C4<0>, C4<0>;
v0x55d0c592ab90_0 .net "a", 0 0, L_0x55d0c5cb9820;  1 drivers
v0x55d0c592a810_0 .net "b", 0 0, L_0x55d0c5cb9950;  1 drivers
v0x55d0c592a8b0_0 .net "ca", 0 0, L_0x55d0c5cb9710;  1 drivers
v0x55d0c5929670_0 .net "cin", 0 0, L_0x55d0c5cb9ad0;  1 drivers
v0x55d0c5929710_0 .net "sum", 0 0, L_0x55d0c5cb92c0;  1 drivers
v0x55d0c5929280_0 .net "w1", 0 0, L_0x55d0c5cb9250;  1 drivers
v0x55d0c5929340_0 .net "w2", 0 0, L_0x55d0c5cb9380;  1 drivers
v0x55d0c5928070_0 .net "w3", 0 0, L_0x55d0c5cb9490;  1 drivers
v0x55d0c5928110_0 .net "w4", 0 0, L_0x55d0c5cb9550;  1 drivers
v0x55d0c5927d30_0 .net "w5", 0 0, L_0x55d0c5cb95c0;  1 drivers
S_0x55d0c5920e20 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c592c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cb9c00 .functor XOR 1, L_0x55d0c5cba0a0, L_0x55d0c5cba260, C4<0>, C4<0>;
L_0x55d0c5cb9c70 .functor XOR 1, L_0x55d0c5cb9c00, L_0x55d0c5cba420, C4<0>, C4<0>;
L_0x55d0c5cb9ce0 .functor AND 1, L_0x55d0c5cba0a0, L_0x55d0c5cba260, C4<1>, C4<1>;
L_0x55d0c5cb9d50 .functor AND 1, L_0x55d0c5cba0a0, L_0x55d0c5cba420, C4<1>, C4<1>;
L_0x55d0c5cb9e10 .functor AND 1, L_0x55d0c5cba260, L_0x55d0c5cba420, C4<1>, C4<1>;
L_0x55d0c5cb9e80 .functor OR 1, L_0x55d0c5cb9ce0, L_0x55d0c5cb9d50, C4<0>, C4<0>;
L_0x55d0c5cb9f90 .functor OR 1, L_0x55d0c5cb9e10, L_0x55d0c5cb9e80, C4<0>, C4<0>;
v0x55d0c5926af0_0 .net "a", 0 0, L_0x55d0c5cba0a0;  1 drivers
v0x55d0c5926680_0 .net "b", 0 0, L_0x55d0c5cba260;  1 drivers
v0x55d0c5926740_0 .net "ca", 0 0, L_0x55d0c5cb9f90;  1 drivers
v0x55d0c5925470_0 .net "cin", 0 0, L_0x55d0c5cba420;  1 drivers
v0x55d0c5925530_0 .net "sum", 0 0, L_0x55d0c5cb9c70;  1 drivers
v0x55d0c5925080_0 .net "w1", 0 0, L_0x55d0c5cb9c00;  1 drivers
v0x55d0c5925140_0 .net "w2", 0 0, L_0x55d0c5cb9ce0;  1 drivers
v0x55d0c5923e70_0 .net "w3", 0 0, L_0x55d0c5cb9d50;  1 drivers
v0x55d0c5923f10_0 .net "w4", 0 0, L_0x55d0c5cb9e10;  1 drivers
v0x55d0c5923b30_0 .net "w5", 0 0, L_0x55d0c5cb9e80;  1 drivers
S_0x55d0c591cbf0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4bd9000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c58ecdf0_0 .net "a", 7 0, L_0x55d0c5cc0670;  1 drivers
v0x55d0c58eced0_0 .net "b", 7 0, L_0x55d0c5cc0760;  1 drivers
v0x55d0c58eca00_0 .net "ca", 7 0, L_0x55d0c5cc04e0;  1 drivers
v0x55d0c58ecaa0_0 .net "cin", 7 0, L_0x55d0c5cc0850;  1 drivers
v0x55d0c58eb7f0_0 .net "sum", 7 0, L_0x55d0c5cc03a0;  1 drivers
L_0x55d0c5cbd790 .part L_0x55d0c5cc0670, 0, 4;
L_0x55d0c5cbd830 .part L_0x55d0c5cc0760, 0, 4;
L_0x55d0c5cbd8d0 .part L_0x55d0c5cc0850, 0, 4;
L_0x55d0c5cc00d0 .part L_0x55d0c5cc0670, 4, 4;
L_0x55d0c5cc01c0 .part L_0x55d0c5cc0760, 4, 4;
L_0x55d0c5cc02b0 .part L_0x55d0c5cc0850, 4, 4;
L_0x55d0c5cc03a0 .concat8 [ 4 4 0 0], L_0x55d0c5cbd580, L_0x55d0c5cbff10;
L_0x55d0c5cc04e0 .concat8 [ 4 4 0 0], L_0x55d0c5cbd620, L_0x55d0c5cbffb0;
S_0x55d0c591c800 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c591cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59062f0_0 .net "a", 3 0, L_0x55d0c5cbd790;  1 drivers
v0x55d0c59063d0_0 .net "b", 3 0, L_0x55d0c5cbd830;  1 drivers
v0x55d0c5905f00_0 .net "ca", 3 0, L_0x55d0c5cbd620;  1 drivers
v0x55d0c5905fa0_0 .net "cin", 3 0, L_0x55d0c5cbd8d0;  1 drivers
v0x55d0c58ff0a0_0 .net "sum", 3 0, L_0x55d0c5cbd580;  1 drivers
L_0x55d0c5cbb540 .part L_0x55d0c5cbd790, 0, 1;
L_0x55d0c5cbb670 .part L_0x55d0c5cbd830, 0, 1;
L_0x55d0c5cbb7a0 .part L_0x55d0c5cbd8d0, 0, 1;
L_0x55d0c5cbbdb0 .part L_0x55d0c5cbd790, 1, 1;
L_0x55d0c5cbbee0 .part L_0x55d0c5cbd830, 1, 1;
L_0x55d0c5cbc010 .part L_0x55d0c5cbd8d0, 1, 1;
L_0x55d0c5cbc750 .part L_0x55d0c5cbd790, 2, 1;
L_0x55d0c5cbc880 .part L_0x55d0c5cbd830, 2, 1;
L_0x55d0c5cbca00 .part L_0x55d0c5cbd8d0, 2, 1;
L_0x55d0c5cbcfd0 .part L_0x55d0c5cbd790, 3, 1;
L_0x55d0c5cbd190 .part L_0x55d0c5cbd830, 3, 1;
L_0x55d0c5cbd350 .part L_0x55d0c5cbd8d0, 3, 1;
L_0x55d0c5cbd580 .concat8 [ 1 1 1 1], L_0x55d0c5cbb020, L_0x55d0c5cbb940, L_0x55d0c5cbc1f0, L_0x55d0c5cbcba0;
L_0x55d0c5cbd620 .concat8 [ 1 1 1 1], L_0x55d0c5cbb430, L_0x55d0c5cbbca0, L_0x55d0c5cbc640, L_0x55d0c5cbcec0;
S_0x55d0c591b5f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c591c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cba5e0 .functor XOR 1, L_0x55d0c5cbb540, L_0x55d0c5cbb670, C4<0>, C4<0>;
L_0x55d0c5cbb020 .functor XOR 1, L_0x55d0c5cba5e0, L_0x55d0c5cbb7a0, C4<0>, C4<0>;
L_0x55d0c5cbb0e0 .functor AND 1, L_0x55d0c5cbb540, L_0x55d0c5cbb670, C4<1>, C4<1>;
L_0x55d0c5cbb1f0 .functor AND 1, L_0x55d0c5cbb540, L_0x55d0c5cbb7a0, C4<1>, C4<1>;
L_0x55d0c5cbb2b0 .functor AND 1, L_0x55d0c5cbb670, L_0x55d0c5cbb7a0, C4<1>, C4<1>;
L_0x55d0c5cbb320 .functor OR 1, L_0x55d0c5cbb0e0, L_0x55d0c5cbb1f0, C4<0>, C4<0>;
L_0x55d0c5cbb430 .functor OR 1, L_0x55d0c5cbb2b0, L_0x55d0c5cbb320, C4<0>, C4<0>;
v0x55d0c591b280_0 .net "a", 0 0, L_0x55d0c5cbb540;  1 drivers
v0x55d0c5919ff0_0 .net "b", 0 0, L_0x55d0c5cbb670;  1 drivers
v0x55d0c591a0b0_0 .net "ca", 0 0, L_0x55d0c5cbb430;  1 drivers
v0x55d0c5919c00_0 .net "cin", 0 0, L_0x55d0c5cbb7a0;  1 drivers
v0x55d0c5919cc0_0 .net "sum", 0 0, L_0x55d0c5cbb020;  1 drivers
v0x55d0c59189f0_0 .net "w1", 0 0, L_0x55d0c5cba5e0;  1 drivers
v0x55d0c5918a90_0 .net "w2", 0 0, L_0x55d0c5cbb0e0;  1 drivers
v0x55d0c5918600_0 .net "w3", 0 0, L_0x55d0c5cbb1f0;  1 drivers
v0x55d0c59186c0_0 .net "w4", 0 0, L_0x55d0c5cbb2b0;  1 drivers
v0x55d0c59174a0_0 .net "w5", 0 0, L_0x55d0c5cbb320;  1 drivers
S_0x55d0c590bb80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c591c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cbb8d0 .functor XOR 1, L_0x55d0c5cbbdb0, L_0x55d0c5cbbee0, C4<0>, C4<0>;
L_0x55d0c5cbb940 .functor XOR 1, L_0x55d0c5cbb8d0, L_0x55d0c5cbc010, C4<0>, C4<0>;
L_0x55d0c5cbb9b0 .functor AND 1, L_0x55d0c5cbbdb0, L_0x55d0c5cbbee0, C4<1>, C4<1>;
L_0x55d0c5cbba20 .functor AND 1, L_0x55d0c5cbbdb0, L_0x55d0c5cbc010, C4<1>, C4<1>;
L_0x55d0c5cbbae0 .functor AND 1, L_0x55d0c5cbbee0, L_0x55d0c5cbc010, C4<1>, C4<1>;
L_0x55d0c5cbbb50 .functor OR 1, L_0x55d0c5cbb9b0, L_0x55d0c5cbba20, C4<0>, C4<0>;
L_0x55d0c5cbbca0 .functor OR 1, L_0x55d0c5cbbae0, L_0x55d0c5cbbb50, C4<0>, C4<0>;
v0x55d0c590a9c0_0 .net "a", 0 0, L_0x55d0c5cbbdb0;  1 drivers
v0x55d0c5914210_0 .net "b", 0 0, L_0x55d0c5cbbee0;  1 drivers
v0x55d0c59142d0_0 .net "ca", 0 0, L_0x55d0c5cbbca0;  1 drivers
v0x55d0c5913f10_0 .net "cin", 0 0, L_0x55d0c5cbc010;  1 drivers
v0x55d0c5913fd0_0 .net "sum", 0 0, L_0x55d0c5cbb940;  1 drivers
v0x55d0c5912d70_0 .net "w1", 0 0, L_0x55d0c5cbb8d0;  1 drivers
v0x55d0c5912e10_0 .net "w2", 0 0, L_0x55d0c5cbb9b0;  1 drivers
v0x55d0c5912980_0 .net "w3", 0 0, L_0x55d0c5cbba20;  1 drivers
v0x55d0c5912a40_0 .net "w4", 0 0, L_0x55d0c5cbbae0;  1 drivers
v0x55d0c5911820_0 .net "w5", 0 0, L_0x55d0c5cbbb50;  1 drivers
S_0x55d0c5911380 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c591c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cbc180 .functor XOR 1, L_0x55d0c5cbc750, L_0x55d0c5cbc880, C4<0>, C4<0>;
L_0x55d0c5cbc1f0 .functor XOR 1, L_0x55d0c5cbc180, L_0x55d0c5cbca00, C4<0>, C4<0>;
L_0x55d0c5cbc2b0 .functor AND 1, L_0x55d0c5cbc750, L_0x55d0c5cbc880, C4<1>, C4<1>;
L_0x55d0c5cbc3c0 .functor AND 1, L_0x55d0c5cbc750, L_0x55d0c5cbca00, C4<1>, C4<1>;
L_0x55d0c5cbc480 .functor AND 1, L_0x55d0c5cbc880, L_0x55d0c5cbca00, C4<1>, C4<1>;
L_0x55d0c5cbc4f0 .functor OR 1, L_0x55d0c5cbc2b0, L_0x55d0c5cbc3c0, C4<0>, C4<0>;
L_0x55d0c5cbc640 .functor OR 1, L_0x55d0c5cbc480, L_0x55d0c5cbc4f0, C4<0>, C4<0>;
v0x55d0c590a620_0 .net "a", 0 0, L_0x55d0c5cbc750;  1 drivers
v0x55d0c5910170_0 .net "b", 0 0, L_0x55d0c5cbc880;  1 drivers
v0x55d0c5910210_0 .net "ca", 0 0, L_0x55d0c5cbc640;  1 drivers
v0x55d0c590fd80_0 .net "cin", 0 0, L_0x55d0c5cbca00;  1 drivers
v0x55d0c590fe40_0 .net "sum", 0 0, L_0x55d0c5cbc1f0;  1 drivers
v0x55d0c590ebe0_0 .net "w1", 0 0, L_0x55d0c5cbc180;  1 drivers
v0x55d0c590e780_0 .net "w2", 0 0, L_0x55d0c5cbc2b0;  1 drivers
v0x55d0c590e840_0 .net "w3", 0 0, L_0x55d0c5cbc3c0;  1 drivers
v0x55d0c590d570_0 .net "w4", 0 0, L_0x55d0c5cbc480;  1 drivers
v0x55d0c590d180_0 .net "w5", 0 0, L_0x55d0c5cbc4f0;  1 drivers
S_0x55d0c590bf70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c591c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cbcb30 .functor XOR 1, L_0x55d0c5cbcfd0, L_0x55d0c5cbd190, C4<0>, C4<0>;
L_0x55d0c5cbcba0 .functor XOR 1, L_0x55d0c5cbcb30, L_0x55d0c5cbd350, C4<0>, C4<0>;
L_0x55d0c5cbcc10 .functor AND 1, L_0x55d0c5cbcfd0, L_0x55d0c5cbd190, C4<1>, C4<1>;
L_0x55d0c5cbcc80 .functor AND 1, L_0x55d0c5cbcfd0, L_0x55d0c5cbd350, C4<1>, C4<1>;
L_0x55d0c5cbcd40 .functor AND 1, L_0x55d0c5cbd190, L_0x55d0c5cbd350, C4<1>, C4<1>;
L_0x55d0c5cbcdb0 .functor OR 1, L_0x55d0c5cbcc10, L_0x55d0c5cbcc80, C4<0>, C4<0>;
L_0x55d0c5cbcec0 .functor OR 1, L_0x55d0c5cbcd40, L_0x55d0c5cbcdb0, C4<0>, C4<0>;
v0x55d0c5900780_0 .net "a", 0 0, L_0x55d0c5cbcfd0;  1 drivers
v0x55d0c58ff4c0_0 .net "b", 0 0, L_0x55d0c5cbd190;  1 drivers
v0x55d0c58ff580_0 .net "ca", 0 0, L_0x55d0c5cbcec0;  1 drivers
v0x55d0c5908d90_0 .net "cin", 0 0, L_0x55d0c5cbd350;  1 drivers
v0x55d0c5908e50_0 .net "sum", 0 0, L_0x55d0c5cbcba0;  1 drivers
v0x55d0c5908a90_0 .net "w1", 0 0, L_0x55d0c5cbcb30;  1 drivers
v0x55d0c5908b30_0 .net "w2", 0 0, L_0x55d0c5cbcc10;  1 drivers
v0x55d0c59078f0_0 .net "w3", 0 0, L_0x55d0c5cbcc80;  1 drivers
v0x55d0c59079b0_0 .net "w4", 0 0, L_0x55d0c5cbcd40;  1 drivers
v0x55d0c59075b0_0 .net "w5", 0 0, L_0x55d0c5cbcdb0;  1 drivers
S_0x55d0c5904cf0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c591cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c58e87a0_0 .net "a", 3 0, L_0x55d0c5cc00d0;  1 drivers
v0x55d0c58e88a0_0 .net "b", 3 0, L_0x55d0c5cc01c0;  1 drivers
v0x55d0c58ee3f0_0 .net "ca", 3 0, L_0x55d0c5cbffb0;  1 drivers
v0x55d0c58ee4b0_0 .net "cin", 3 0, L_0x55d0c5cc02b0;  1 drivers
v0x55d0c58ee000_0 .net "sum", 3 0, L_0x55d0c5cbff10;  1 drivers
L_0x55d0c5cbded0 .part L_0x55d0c5cc00d0, 0, 1;
L_0x55d0c5cbe000 .part L_0x55d0c5cc01c0, 0, 1;
L_0x55d0c5cbe130 .part L_0x55d0c5cc02b0, 0, 1;
L_0x55d0c5cbe740 .part L_0x55d0c5cc00d0, 1, 1;
L_0x55d0c5cbe870 .part L_0x55d0c5cc01c0, 1, 1;
L_0x55d0c5cbe9a0 .part L_0x55d0c5cc02b0, 1, 1;
L_0x55d0c5cbf0e0 .part L_0x55d0c5cc00d0, 2, 1;
L_0x55d0c5cbf210 .part L_0x55d0c5cc01c0, 2, 1;
L_0x55d0c5cbf390 .part L_0x55d0c5cc02b0, 2, 1;
L_0x55d0c5cbf960 .part L_0x55d0c5cc00d0, 3, 1;
L_0x55d0c5cbfb20 .part L_0x55d0c5cc01c0, 3, 1;
L_0x55d0c5cbfce0 .part L_0x55d0c5cc02b0, 3, 1;
L_0x55d0c5cbff10 .concat8 [ 1 1 1 1], L_0x55d0c5cbd970, L_0x55d0c5cbe2d0, L_0x55d0c5cbeb80, L_0x55d0c5cbf530;
L_0x55d0c5cbffb0 .concat8 [ 1 1 1 1], L_0x55d0c5cbddc0, L_0x55d0c5cbe630, L_0x55d0c5cbefd0, L_0x55d0c5cbf850;
S_0x55d0c59036f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5904cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cbd510 .functor XOR 1, L_0x55d0c5cbded0, L_0x55d0c5cbe000, C4<0>, C4<0>;
L_0x55d0c5cbd970 .functor XOR 1, L_0x55d0c5cbd510, L_0x55d0c5cbe130, C4<0>, C4<0>;
L_0x55d0c5cbda30 .functor AND 1, L_0x55d0c5cbded0, L_0x55d0c5cbe000, C4<1>, C4<1>;
L_0x55d0c5cbdb40 .functor AND 1, L_0x55d0c5cbded0, L_0x55d0c5cbe130, C4<1>, C4<1>;
L_0x55d0c5cbdc00 .functor AND 1, L_0x55d0c5cbe000, L_0x55d0c5cbe130, C4<1>, C4<1>;
L_0x55d0c5cbdc70 .functor OR 1, L_0x55d0c5cbda30, L_0x55d0c5cbdb40, C4<0>, C4<0>;
L_0x55d0c5cbddc0 .functor OR 1, L_0x55d0c5cbdc00, L_0x55d0c5cbdc70, C4<0>, C4<0>;
v0x55d0c5904a00_0 .net "a", 0 0, L_0x55d0c5cbded0;  1 drivers
v0x55d0c5903300_0 .net "b", 0 0, L_0x55d0c5cbe000;  1 drivers
v0x55d0c59033c0_0 .net "ca", 0 0, L_0x55d0c5cbddc0;  1 drivers
v0x55d0c59020f0_0 .net "cin", 0 0, L_0x55d0c5cbe130;  1 drivers
v0x55d0c59021b0_0 .net "sum", 0 0, L_0x55d0c5cbd970;  1 drivers
v0x55d0c5901d70_0 .net "w1", 0 0, L_0x55d0c5cbd510;  1 drivers
v0x55d0c5900af0_0 .net "w2", 0 0, L_0x55d0c5cbda30;  1 drivers
v0x55d0c5900bb0_0 .net "w3", 0 0, L_0x55d0c5cbdb40;  1 drivers
v0x55d0c58f5280_0 .net "w4", 0 0, L_0x55d0c5cbdc00;  1 drivers
v0x55d0c58f4040_0 .net "w5", 0 0, L_0x55d0c5cbdc70;  1 drivers
S_0x55d0c58fd910 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5904cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cbe260 .functor XOR 1, L_0x55d0c5cbe740, L_0x55d0c5cbe870, C4<0>, C4<0>;
L_0x55d0c5cbe2d0 .functor XOR 1, L_0x55d0c5cbe260, L_0x55d0c5cbe9a0, C4<0>, C4<0>;
L_0x55d0c5cbe340 .functor AND 1, L_0x55d0c5cbe740, L_0x55d0c5cbe870, C4<1>, C4<1>;
L_0x55d0c5cbe3b0 .functor AND 1, L_0x55d0c5cbe740, L_0x55d0c5cbe9a0, C4<1>, C4<1>;
L_0x55d0c5cbe470 .functor AND 1, L_0x55d0c5cbe870, L_0x55d0c5cbe9a0, C4<1>, C4<1>;
L_0x55d0c5cbe4e0 .functor OR 1, L_0x55d0c5cbe340, L_0x55d0c5cbe3b0, C4<0>, C4<0>;
L_0x55d0c5cbe630 .functor OR 1, L_0x55d0c5cbe470, L_0x55d0c5cbe4e0, C4<0>, C4<0>;
v0x55d0c58fd690_0 .net "a", 0 0, L_0x55d0c5cbe740;  1 drivers
v0x55d0c58fc470_0 .net "b", 0 0, L_0x55d0c5cbe870;  1 drivers
v0x55d0c58fc530_0 .net "ca", 0 0, L_0x55d0c5cbe630;  1 drivers
v0x55d0c58fc080_0 .net "cin", 0 0, L_0x55d0c5cbe9a0;  1 drivers
v0x55d0c58fc140_0 .net "sum", 0 0, L_0x55d0c5cbe2d0;  1 drivers
v0x55d0c58fae70_0 .net "w1", 0 0, L_0x55d0c5cbe260;  1 drivers
v0x55d0c58faf10_0 .net "w2", 0 0, L_0x55d0c5cbe340;  1 drivers
v0x55d0c58faa80_0 .net "w3", 0 0, L_0x55d0c5cbe3b0;  1 drivers
v0x55d0c58fab40_0 .net "w4", 0 0, L_0x55d0c5cbe470;  1 drivers
v0x55d0c58f3cd0_0 .net "w5", 0 0, L_0x55d0c5cbe4e0;  1 drivers
S_0x55d0c58f9870 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5904cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cbeb10 .functor XOR 1, L_0x55d0c5cbf0e0, L_0x55d0c5cbf210, C4<0>, C4<0>;
L_0x55d0c5cbeb80 .functor XOR 1, L_0x55d0c5cbeb10, L_0x55d0c5cbf390, C4<0>, C4<0>;
L_0x55d0c5cbec40 .functor AND 1, L_0x55d0c5cbf0e0, L_0x55d0c5cbf210, C4<1>, C4<1>;
L_0x55d0c5cbed50 .functor AND 1, L_0x55d0c5cbf0e0, L_0x55d0c5cbf390, C4<1>, C4<1>;
L_0x55d0c5cbee10 .functor AND 1, L_0x55d0c5cbf210, L_0x55d0c5cbf390, C4<1>, C4<1>;
L_0x55d0c5cbee80 .functor OR 1, L_0x55d0c5cbec40, L_0x55d0c5cbed50, C4<0>, C4<0>;
L_0x55d0c5cbefd0 .functor OR 1, L_0x55d0c5cbee10, L_0x55d0c5cbee80, C4<0>, C4<0>;
v0x55d0c58f9500_0 .net "a", 0 0, L_0x55d0c5cbf0e0;  1 drivers
v0x55d0c58f8270_0 .net "b", 0 0, L_0x55d0c5cbf210;  1 drivers
v0x55d0c58f8310_0 .net "ca", 0 0, L_0x55d0c5cbefd0;  1 drivers
v0x55d0c58f7e80_0 .net "cin", 0 0, L_0x55d0c5cbf390;  1 drivers
v0x55d0c58f7f20_0 .net "sum", 0 0, L_0x55d0c5cbeb80;  1 drivers
v0x55d0c58f6c70_0 .net "w1", 0 0, L_0x55d0c5cbeb10;  1 drivers
v0x55d0c58f6d30_0 .net "w2", 0 0, L_0x55d0c5cbec40;  1 drivers
v0x55d0c58f6880_0 .net "w3", 0 0, L_0x55d0c5cbed50;  1 drivers
v0x55d0c58f6920_0 .net "w4", 0 0, L_0x55d0c5cbee10;  1 drivers
v0x55d0c58f5720_0 .net "w5", 0 0, L_0x55d0c5cbee80;  1 drivers
S_0x55d0c58e9e00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5904cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cbf4c0 .functor XOR 1, L_0x55d0c5cbf960, L_0x55d0c5cbfb20, C4<0>, C4<0>;
L_0x55d0c5cbf530 .functor XOR 1, L_0x55d0c5cbf4c0, L_0x55d0c5cbfce0, C4<0>, C4<0>;
L_0x55d0c5cbf5a0 .functor AND 1, L_0x55d0c5cbf960, L_0x55d0c5cbfb20, C4<1>, C4<1>;
L_0x55d0c5cbf610 .functor AND 1, L_0x55d0c5cbf960, L_0x55d0c5cbfce0, C4<1>, C4<1>;
L_0x55d0c5cbf6d0 .functor AND 1, L_0x55d0c5cbfb20, L_0x55d0c5cbfce0, C4<1>, C4<1>;
L_0x55d0c5cbf740 .functor OR 1, L_0x55d0c5cbf5a0, L_0x55d0c5cbf610, C4<0>, C4<0>;
L_0x55d0c5cbf850 .functor OR 1, L_0x55d0c5cbf6d0, L_0x55d0c5cbf740, C4<0>, C4<0>;
v0x55d0c58e8c70_0 .net "a", 0 0, L_0x55d0c5cbf960;  1 drivers
v0x55d0c58f2490_0 .net "b", 0 0, L_0x55d0c5cbfb20;  1 drivers
v0x55d0c58f2550_0 .net "ca", 0 0, L_0x55d0c5cbf850;  1 drivers
v0x55d0c58f2190_0 .net "cin", 0 0, L_0x55d0c5cbfce0;  1 drivers
v0x55d0c58f2250_0 .net "sum", 0 0, L_0x55d0c5cbf530;  1 drivers
v0x55d0c58f1060_0 .net "w1", 0 0, L_0x55d0c5cbf4c0;  1 drivers
v0x55d0c58f0c00_0 .net "w2", 0 0, L_0x55d0c5cbf5a0;  1 drivers
v0x55d0c58f0cc0_0 .net "w3", 0 0, L_0x55d0c5cbf610;  1 drivers
v0x55d0c58ef9f0_0 .net "w4", 0 0, L_0x55d0c5cbf6d0;  1 drivers
v0x55d0c58ef600_0 .net "w5", 0 0, L_0x55d0c5cbf740;  1 drivers
S_0x55d0c58e5ae0 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4c635b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c56b6090_0 .net "a", 31 0, L_0x55d0c5cd85f0;  1 drivers
v0x55d0c56b6170_0 .net "b", 31 0, L_0x55d0c5cd86e0;  1 drivers
v0x55d0c56b40d0_0 .net "ca", 31 0, L_0x55d0c5cd8460;  1 drivers
v0x55d0c56b4190_0 .net "cin", 31 0, L_0x55d0c5cd87d0;  1 drivers
v0x55d0c56add50_0 .net "sum", 31 0, L_0x55d0c5cd8320;  1 drivers
L_0x55d0c5ccc930 .part L_0x55d0c5cd85f0, 0, 16;
L_0x55d0c5ccc9d0 .part L_0x55d0c5cd86e0, 0, 16;
L_0x55d0c5ccca70 .part L_0x55d0c5cd87d0, 0, 16;
L_0x55d0c5cd8050 .part L_0x55d0c5cd85f0, 16, 16;
L_0x55d0c5cd8140 .part L_0x55d0c5cd86e0, 16, 16;
L_0x55d0c5cd8230 .part L_0x55d0c5cd87d0, 16, 16;
L_0x55d0c5cd8320 .concat8 [ 16 16 0 0], L_0x55d0c5ccc660, L_0x55d0c5cd7d80;
L_0x55d0c5cd8460 .concat8 [ 16 16 0 0], L_0x55d0c5ccc7a0, L_0x55d0c5cd7ec0;
S_0x55d0c58e44e0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c58e5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5860f60_0 .net "a", 15 0, L_0x55d0c5ccc930;  1 drivers
v0x55d0c5861060_0 .net "b", 15 0, L_0x55d0c5ccc9d0;  1 drivers
v0x55d0c5752460_0 .net "ca", 15 0, L_0x55d0c5ccc7a0;  1 drivers
v0x55d0c5752520_0 .net "cin", 15 0, L_0x55d0c5ccca70;  1 drivers
v0x55d0c5750820_0 .net "sum", 15 0, L_0x55d0c5ccc660;  1 drivers
L_0x55d0c5cc6ad0 .part L_0x55d0c5ccc930, 0, 8;
L_0x55d0c5cc6b70 .part L_0x55d0c5ccc9d0, 0, 8;
L_0x55d0c5cc6c10 .part L_0x55d0c5ccca70, 0, 8;
L_0x55d0c5ccc390 .part L_0x55d0c5ccc930, 8, 8;
L_0x55d0c5ccc480 .part L_0x55d0c5ccc9d0, 8, 8;
L_0x55d0c5ccc570 .part L_0x55d0c5ccca70, 8, 8;
L_0x55d0c5ccc660 .concat8 [ 8 8 0 0], L_0x55d0c5cc6800, L_0x55d0c5ccc0c0;
L_0x55d0c5ccc7a0 .concat8 [ 8 8 0 0], L_0x55d0c5cc6940, L_0x55d0c5ccc200;
S_0x55d0c58dd290 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c58e44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c58a0720_0 .net "a", 7 0, L_0x55d0c5cc6ad0;  1 drivers
v0x55d0c58a0820_0 .net "b", 7 0, L_0x55d0c5cc6b70;  1 drivers
v0x55d0c58a3fa0_0 .net "ca", 7 0, L_0x55d0c5cc6940;  1 drivers
v0x55d0c58a4060_0 .net "cin", 7 0, L_0x55d0c5cc6c10;  1 drivers
v0x55d0c58a3bc0_0 .net "sum", 7 0, L_0x55d0c5cc6800;  1 drivers
L_0x55d0c5cc3b60 .part L_0x55d0c5cc6ad0, 0, 4;
L_0x55d0c5cc3c00 .part L_0x55d0c5cc6b70, 0, 4;
L_0x55d0c5cc3ca0 .part L_0x55d0c5cc6c10, 0, 4;
L_0x55d0c5cc64f0 .part L_0x55d0c5cc6ad0, 4, 4;
L_0x55d0c5cc65e0 .part L_0x55d0c5cc6b70, 4, 4;
L_0x55d0c5cc66d0 .part L_0x55d0c5cc6c10, 4, 4;
L_0x55d0c5cc6800 .concat8 [ 4 4 0 0], L_0x55d0c5cc3950, L_0x55d0c5cc62e0;
L_0x55d0c5cc6940 .concat8 [ 4 4 0 0], L_0x55d0c5cc39f0, L_0x55d0c5cc6380;
S_0x55d0c58e2ee0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c58dd290;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c58c5cc0_0 .net "a", 3 0, L_0x55d0c5cc3b60;  1 drivers
v0x55d0c58c5dc0_0 .net "b", 3 0, L_0x55d0c5cc3c00;  1 drivers
v0x55d0c58c5920_0 .net "ca", 3 0, L_0x55d0c5cc39f0;  1 drivers
v0x55d0c58c59e0_0 .net "cin", 3 0, L_0x55d0c5cc3ca0;  1 drivers
v0x55d0c58c4120_0 .net "sum", 3 0, L_0x55d0c5cc3950;  1 drivers
L_0x55d0c5cc18b0 .part L_0x55d0c5cc3b60, 0, 1;
L_0x55d0c5cc19e0 .part L_0x55d0c5cc3c00, 0, 1;
L_0x55d0c5cc1b10 .part L_0x55d0c5cc3ca0, 0, 1;
L_0x55d0c5cc2120 .part L_0x55d0c5cc3b60, 1, 1;
L_0x55d0c5cc2250 .part L_0x55d0c5cc3c00, 1, 1;
L_0x55d0c5cc2380 .part L_0x55d0c5cc3ca0, 1, 1;
L_0x55d0c5cc2ac0 .part L_0x55d0c5cc3b60, 2, 1;
L_0x55d0c5cc2bf0 .part L_0x55d0c5cc3c00, 2, 1;
L_0x55d0c5cc2d70 .part L_0x55d0c5cc3ca0, 2, 1;
L_0x55d0c5cc3340 .part L_0x55d0c5cc3b60, 3, 1;
L_0x55d0c5cc3560 .part L_0x55d0c5cc3c00, 3, 1;
L_0x55d0c5cc3720 .part L_0x55d0c5cc3ca0, 3, 1;
L_0x55d0c5cc3950 .concat8 [ 1 1 1 1], L_0x55d0c5cc1390, L_0x55d0c5cc1cb0, L_0x55d0c5cc2560, L_0x55d0c5cc2f10;
L_0x55d0c5cc39f0 .concat8 [ 1 1 1 1], L_0x55d0c5cc17a0, L_0x55d0c5cc2010, L_0x55d0c5cc29b0, L_0x55d0c5cc3230;
S_0x55d0c58e18e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c58e2ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cbfea0 .functor XOR 1, L_0x55d0c5cc18b0, L_0x55d0c5cc19e0, C4<0>, C4<0>;
L_0x55d0c5cc1390 .functor XOR 1, L_0x55d0c5cbfea0, L_0x55d0c5cc1b10, C4<0>, C4<0>;
L_0x55d0c5cc1450 .functor AND 1, L_0x55d0c5cc18b0, L_0x55d0c5cc19e0, C4<1>, C4<1>;
L_0x55d0c5cc1560 .functor AND 1, L_0x55d0c5cc18b0, L_0x55d0c5cc1b10, C4<1>, C4<1>;
L_0x55d0c5cc1620 .functor AND 1, L_0x55d0c5cc19e0, L_0x55d0c5cc1b10, C4<1>, C4<1>;
L_0x55d0c5cc1690 .functor OR 1, L_0x55d0c5cc1450, L_0x55d0c5cc1560, C4<0>, C4<0>;
L_0x55d0c5cc17a0 .functor OR 1, L_0x55d0c5cc1620, L_0x55d0c5cc1690, C4<0>, C4<0>;
v0x55d0c58e1570_0 .net "a", 0 0, L_0x55d0c5cc18b0;  1 drivers
v0x55d0c58e02e0_0 .net "b", 0 0, L_0x55d0c5cc19e0;  1 drivers
v0x55d0c58e0380_0 .net "ca", 0 0, L_0x55d0c5cc17a0;  1 drivers
v0x55d0c58dfef0_0 .net "cin", 0 0, L_0x55d0c5cc1b10;  1 drivers
v0x55d0c58dffb0_0 .net "sum", 0 0, L_0x55d0c5cc1390;  1 drivers
v0x55d0c58dece0_0 .net "w1", 0 0, L_0x55d0c5cbfea0;  1 drivers
v0x55d0c58deda0_0 .net "w2", 0 0, L_0x55d0c5cc1450;  1 drivers
v0x55d0c58d2fc0_0 .net "w3", 0 0, L_0x55d0c5cc1560;  1 drivers
v0x55d0c58d3080_0 .net "w4", 0 0, L_0x55d0c5cc1620;  1 drivers
v0x55d0c58d80b0_0 .net "w5", 0 0, L_0x55d0c5cc1690;  1 drivers
S_0x55d0c58d7c20 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c58e2ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc1c40 .functor XOR 1, L_0x55d0c5cc2120, L_0x55d0c5cc2250, C4<0>, C4<0>;
L_0x55d0c5cc1cb0 .functor XOR 1, L_0x55d0c5cc1c40, L_0x55d0c5cc2380, C4<0>, C4<0>;
L_0x55d0c5cc1d20 .functor AND 1, L_0x55d0c5cc2120, L_0x55d0c5cc2250, C4<1>, C4<1>;
L_0x55d0c5cc1d90 .functor AND 1, L_0x55d0c5cc2120, L_0x55d0c5cc2380, C4<1>, C4<1>;
L_0x55d0c5cc1e50 .functor AND 1, L_0x55d0c5cc2250, L_0x55d0c5cc2380, C4<1>, C4<1>;
L_0x55d0c5cc1ec0 .functor OR 1, L_0x55d0c5cc1d20, L_0x55d0c5cc1d90, C4<0>, C4<0>;
L_0x55d0c5cc2010 .functor OR 1, L_0x55d0c5cc1e50, L_0x55d0c5cc1ec0, C4<0>, C4<0>;
v0x55d0c58d2ba0_0 .net "a", 0 0, L_0x55d0c5cc2120;  1 drivers
v0x55d0c58d2c60_0 .net "b", 0 0, L_0x55d0c5cc2250;  1 drivers
v0x55d0c58d6420_0 .net "ca", 0 0, L_0x55d0c5cc2010;  1 drivers
v0x55d0c58d64f0_0 .net "cin", 0 0, L_0x55d0c5cc2380;  1 drivers
v0x55d0c58d6040_0 .net "sum", 0 0, L_0x55d0c5cc1cb0;  1 drivers
v0x55d0c58d4840_0 .net "w1", 0 0, L_0x55d0c5cc1c40;  1 drivers
v0x55d0c58d4900_0 .net "w2", 0 0, L_0x55d0c5cc1d20;  1 drivers
v0x55d0c58d4460_0 .net "w3", 0 0, L_0x55d0c5cc1d90;  1 drivers
v0x55d0c58d4520_0 .net "w4", 0 0, L_0x55d0c5cc1e50;  1 drivers
v0x55d0c58d2820_0 .net "w5", 0 0, L_0x55d0c5cc1ec0;  1 drivers
S_0x55d0c58cb340 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c58e2ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc24f0 .functor XOR 1, L_0x55d0c5cc2ac0, L_0x55d0c5cc2bf0, C4<0>, C4<0>;
L_0x55d0c5cc2560 .functor XOR 1, L_0x55d0c5cc24f0, L_0x55d0c5cc2d70, C4<0>, C4<0>;
L_0x55d0c5cc2620 .functor AND 1, L_0x55d0c5cc2ac0, L_0x55d0c5cc2bf0, C4<1>, C4<1>;
L_0x55d0c5cc2730 .functor AND 1, L_0x55d0c5cc2ac0, L_0x55d0c5cc2d70, C4<1>, C4<1>;
L_0x55d0c5cc27f0 .functor AND 1, L_0x55d0c5cc2bf0, L_0x55d0c5cc2d70, C4<1>, C4<1>;
L_0x55d0c5cc2860 .functor OR 1, L_0x55d0c5cc2620, L_0x55d0c5cc2730, C4<0>, C4<0>;
L_0x55d0c5cc29b0 .functor OR 1, L_0x55d0c5cc27f0, L_0x55d0c5cc2860, C4<0>, C4<0>;
v0x55d0c58d0400_0 .net "a", 0 0, L_0x55d0c5cc2ac0;  1 drivers
v0x55d0c58cffa0_0 .net "b", 0 0, L_0x55d0c5cc2bf0;  1 drivers
v0x55d0c58d0060_0 .net "ca", 0 0, L_0x55d0c5cc29b0;  1 drivers
v0x55d0c58caf20_0 .net "cin", 0 0, L_0x55d0c5cc2d70;  1 drivers
v0x55d0c58cafe0_0 .net "sum", 0 0, L_0x55d0c5cc2560;  1 drivers
v0x55d0c58ce7a0_0 .net "w1", 0 0, L_0x55d0c5cc24f0;  1 drivers
v0x55d0c58ce840_0 .net "w2", 0 0, L_0x55d0c5cc2620;  1 drivers
v0x55d0c58ce3c0_0 .net "w3", 0 0, L_0x55d0c5cc2730;  1 drivers
v0x55d0c58ce480_0 .net "w4", 0 0, L_0x55d0c5cc27f0;  1 drivers
v0x55d0c58ccc70_0 .net "w5", 0 0, L_0x55d0c5cc2860;  1 drivers
S_0x55d0c58cc7e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c58e2ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc2ea0 .functor XOR 1, L_0x55d0c5cc3340, L_0x55d0c5cc3560, C4<0>, C4<0>;
L_0x55d0c5cc2f10 .functor XOR 1, L_0x55d0c5cc2ea0, L_0x55d0c5cc3720, C4<0>, C4<0>;
L_0x55d0c5cc2f80 .functor AND 1, L_0x55d0c5cc3340, L_0x55d0c5cc3560, C4<1>, C4<1>;
L_0x55d0c5cc2ff0 .functor AND 1, L_0x55d0c5cc3340, L_0x55d0c5cc3720, C4<1>, C4<1>;
L_0x55d0c5cc30b0 .functor AND 1, L_0x55d0c5cc3560, L_0x55d0c5cc3720, C4<1>, C4<1>;
L_0x55d0c5cc3120 .functor OR 1, L_0x55d0c5cc2f80, L_0x55d0c5cc2ff0, C4<0>, C4<0>;
L_0x55d0c5cc3230 .functor OR 1, L_0x55d0c5cc30b0, L_0x55d0c5cc3120, C4<0>, C4<0>;
v0x55d0c58cac20_0 .net "a", 0 0, L_0x55d0c5cc3340;  1 drivers
v0x55d0c58c8be0_0 .net "b", 0 0, L_0x55d0c5cc3560;  1 drivers
v0x55d0c58c8ca0_0 .net "ca", 0 0, L_0x55d0c5cc3230;  1 drivers
v0x55d0c58c2860_0 .net "cin", 0 0, L_0x55d0c5cc3720;  1 drivers
v0x55d0c58c2920_0 .net "sum", 0 0, L_0x55d0c5cc2f10;  1 drivers
v0x55d0c58c78a0_0 .net "w1", 0 0, L_0x55d0c5cc2ea0;  1 drivers
v0x55d0c58c7960_0 .net "w2", 0 0, L_0x55d0c5cc2f80;  1 drivers
v0x55d0c58c74c0_0 .net "w3", 0 0, L_0x55d0c5cc2ff0;  1 drivers
v0x55d0c58c7560_0 .net "w4", 0 0, L_0x55d0c5cc30b0;  1 drivers
v0x55d0c58c24f0_0 .net "w5", 0 0, L_0x55d0c5cc3120;  1 drivers
S_0x55d0c58c3d20 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c58dd290;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c58a0b40_0 .net "a", 3 0, L_0x55d0c5cc64f0;  1 drivers
v0x55d0c58a0c40_0 .net "b", 3 0, L_0x55d0c5cc65e0;  1 drivers
v0x55d0c58a5b80_0 .net "ca", 3 0, L_0x55d0c5cc6380;  1 drivers
v0x55d0c58a5c70_0 .net "cin", 3 0, L_0x55d0c5cc66d0;  1 drivers
v0x55d0c58a57a0_0 .net "sum", 3 0, L_0x55d0c5cc62e0;  1 drivers
L_0x55d0c5cc42a0 .part L_0x55d0c5cc64f0, 0, 1;
L_0x55d0c5cc43d0 .part L_0x55d0c5cc65e0, 0, 1;
L_0x55d0c5cc4500 .part L_0x55d0c5cc66d0, 0, 1;
L_0x55d0c5cc4b10 .part L_0x55d0c5cc64f0, 1, 1;
L_0x55d0c5cc4c40 .part L_0x55d0c5cc65e0, 1, 1;
L_0x55d0c5cc4d70 .part L_0x55d0c5cc66d0, 1, 1;
L_0x55d0c5cc54b0 .part L_0x55d0c5cc64f0, 2, 1;
L_0x55d0c5cc55e0 .part L_0x55d0c5cc65e0, 2, 1;
L_0x55d0c5cc5760 .part L_0x55d0c5cc66d0, 2, 1;
L_0x55d0c5cc5d30 .part L_0x55d0c5cc64f0, 3, 1;
L_0x55d0c5cc5ef0 .part L_0x55d0c5cc65e0, 3, 1;
L_0x55d0c5cc60b0 .part L_0x55d0c5cc66d0, 3, 1;
L_0x55d0c5cc62e0 .concat8 [ 1 1 1 1], L_0x55d0c5cc3d40, L_0x55d0c5cc46a0, L_0x55d0c5cc4f50, L_0x55d0c5cc5900;
L_0x55d0c5cc6380 .concat8 [ 1 1 1 1], L_0x55d0c5cc4190, L_0x55d0c5cc4a00, L_0x55d0c5cc53a0, L_0x55d0c5cc5c20;
S_0x55d0c58babe0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c58c3d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc38e0 .functor XOR 1, L_0x55d0c5cc42a0, L_0x55d0c5cc43d0, C4<0>, C4<0>;
L_0x55d0c5cc3d40 .functor XOR 1, L_0x55d0c5cc38e0, L_0x55d0c5cc4500, C4<0>, C4<0>;
L_0x55d0c5cc3e00 .functor AND 1, L_0x55d0c5cc42a0, L_0x55d0c5cc43d0, C4<1>, C4<1>;
L_0x55d0c5cc3f10 .functor AND 1, L_0x55d0c5cc42a0, L_0x55d0c5cc4500, C4<1>, C4<1>;
L_0x55d0c5cc3fd0 .functor AND 1, L_0x55d0c5cc43d0, L_0x55d0c5cc4500, C4<1>, C4<1>;
L_0x55d0c5cc4040 .functor OR 1, L_0x55d0c5cc3e00, L_0x55d0c5cc3f10, C4<0>, C4<0>;
L_0x55d0c5cc4190 .functor OR 1, L_0x55d0c5cc3fd0, L_0x55d0c5cc4040, C4<0>, C4<0>;
v0x55d0c58bfca0_0 .net "a", 0 0, L_0x55d0c5cc42a0;  1 drivers
v0x55d0c58bf840_0 .net "b", 0 0, L_0x55d0c5cc43d0;  1 drivers
v0x55d0c58bf900_0 .net "ca", 0 0, L_0x55d0c5cc4190;  1 drivers
v0x55d0c58ba7c0_0 .net "cin", 0 0, L_0x55d0c5cc4500;  1 drivers
v0x55d0c58ba880_0 .net "sum", 0 0, L_0x55d0c5cc3d40;  1 drivers
v0x55d0c58be040_0 .net "w1", 0 0, L_0x55d0c5cc38e0;  1 drivers
v0x55d0c58be0e0_0 .net "w2", 0 0, L_0x55d0c5cc3e00;  1 drivers
v0x55d0c58bdc60_0 .net "w3", 0 0, L_0x55d0c5cc3f10;  1 drivers
v0x55d0c58bdd20_0 .net "w4", 0 0, L_0x55d0c5cc3fd0;  1 drivers
v0x55d0c58bc510_0 .net "w5", 0 0, L_0x55d0c5cc4040;  1 drivers
S_0x55d0c58bc080 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c58c3d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc4630 .functor XOR 1, L_0x55d0c5cc4b10, L_0x55d0c5cc4c40, C4<0>, C4<0>;
L_0x55d0c5cc46a0 .functor XOR 1, L_0x55d0c5cc4630, L_0x55d0c5cc4d70, C4<0>, C4<0>;
L_0x55d0c5cc4710 .functor AND 1, L_0x55d0c5cc4b10, L_0x55d0c5cc4c40, C4<1>, C4<1>;
L_0x55d0c5cc4780 .functor AND 1, L_0x55d0c5cc4b10, L_0x55d0c5cc4d70, C4<1>, C4<1>;
L_0x55d0c5cc4840 .functor AND 1, L_0x55d0c5cc4c40, L_0x55d0c5cc4d70, C4<1>, C4<1>;
L_0x55d0c5cc48b0 .functor OR 1, L_0x55d0c5cc4710, L_0x55d0c5cc4780, C4<0>, C4<0>;
L_0x55d0c5cc4a00 .functor OR 1, L_0x55d0c5cc4840, L_0x55d0c5cc48b0, C4<0>, C4<0>;
v0x55d0c58ba510_0 .net "a", 0 0, L_0x55d0c5cc4b10;  1 drivers
v0x55d0c58b82f0_0 .net "b", 0 0, L_0x55d0c5cc4c40;  1 drivers
v0x55d0c58b83b0_0 .net "ca", 0 0, L_0x55d0c5cc4a00;  1 drivers
v0x55d0c58b12a0_0 .net "cin", 0 0, L_0x55d0c5cc4d70;  1 drivers
v0x55d0c58b1360_0 .net "sum", 0 0, L_0x55d0c5cc46a0;  1 drivers
v0x55d0c58b6350_0 .net "w1", 0 0, L_0x55d0c5cc4630;  1 drivers
v0x55d0c58b5f00_0 .net "w2", 0 0, L_0x55d0c5cc4710;  1 drivers
v0x55d0c58b5fc0_0 .net "w3", 0 0, L_0x55d0c5cc4780;  1 drivers
v0x55d0c58b0e80_0 .net "w4", 0 0, L_0x55d0c5cc4840;  1 drivers
v0x55d0c58b4700_0 .net "w5", 0 0, L_0x55d0c5cc48b0;  1 drivers
S_0x55d0c58b4320 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c58c3d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc4ee0 .functor XOR 1, L_0x55d0c5cc54b0, L_0x55d0c5cc55e0, C4<0>, C4<0>;
L_0x55d0c5cc4f50 .functor XOR 1, L_0x55d0c5cc4ee0, L_0x55d0c5cc5760, C4<0>, C4<0>;
L_0x55d0c5cc5010 .functor AND 1, L_0x55d0c5cc54b0, L_0x55d0c5cc55e0, C4<1>, C4<1>;
L_0x55d0c5cc5120 .functor AND 1, L_0x55d0c5cc54b0, L_0x55d0c5cc5760, C4<1>, C4<1>;
L_0x55d0c5cc51e0 .functor AND 1, L_0x55d0c5cc55e0, L_0x55d0c5cc5760, C4<1>, C4<1>;
L_0x55d0c5cc5250 .functor OR 1, L_0x55d0c5cc5010, L_0x55d0c5cc5120, C4<0>, C4<0>;
L_0x55d0c5cc53a0 .functor OR 1, L_0x55d0c5cc51e0, L_0x55d0c5cc5250, C4<0>, C4<0>;
v0x55d0c58b2ba0_0 .net "a", 0 0, L_0x55d0c5cc54b0;  1 drivers
v0x55d0c58b2740_0 .net "b", 0 0, L_0x55d0c5cc55e0;  1 drivers
v0x55d0c58b2800_0 .net "ca", 0 0, L_0x55d0c5cc53a0;  1 drivers
v0x55d0c58b0b00_0 .net "cin", 0 0, L_0x55d0c5cc5760;  1 drivers
v0x55d0c58b0bc0_0 .net "sum", 0 0, L_0x55d0c5cc4f50;  1 drivers
v0x55d0c58a9620_0 .net "w1", 0 0, L_0x55d0c5cc4ee0;  1 drivers
v0x55d0c58a96e0_0 .net "w2", 0 0, L_0x55d0c5cc5010;  1 drivers
v0x55d0c58ae660_0 .net "w3", 0 0, L_0x55d0c5cc5120;  1 drivers
v0x55d0c58ae700_0 .net "w4", 0 0, L_0x55d0c5cc51e0;  1 drivers
v0x55d0c58ae330_0 .net "w5", 0 0, L_0x55d0c5cc5250;  1 drivers
S_0x55d0c58a9200 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c58c3d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc5890 .functor XOR 1, L_0x55d0c5cc5d30, L_0x55d0c5cc5ef0, C4<0>, C4<0>;
L_0x55d0c5cc5900 .functor XOR 1, L_0x55d0c5cc5890, L_0x55d0c5cc60b0, C4<0>, C4<0>;
L_0x55d0c5cc5970 .functor AND 1, L_0x55d0c5cc5d30, L_0x55d0c5cc5ef0, C4<1>, C4<1>;
L_0x55d0c5cc59e0 .functor AND 1, L_0x55d0c5cc5d30, L_0x55d0c5cc60b0, C4<1>, C4<1>;
L_0x55d0c5cc5aa0 .functor AND 1, L_0x55d0c5cc5ef0, L_0x55d0c5cc60b0, C4<1>, C4<1>;
L_0x55d0c5cc5b10 .functor OR 1, L_0x55d0c5cc5970, L_0x55d0c5cc59e0, C4<0>, C4<0>;
L_0x55d0c5cc5c20 .functor OR 1, L_0x55d0c5cc5aa0, L_0x55d0c5cc5b10, C4<0>, C4<0>;
v0x55d0c58aca80_0 .net "a", 0 0, L_0x55d0c5cc5d30;  1 drivers
v0x55d0c58acb40_0 .net "b", 0 0, L_0x55d0c5cc5ef0;  1 drivers
v0x55d0c58ac6a0_0 .net "ca", 0 0, L_0x55d0c5cc5c20;  1 drivers
v0x55d0c58ac770_0 .net "cin", 0 0, L_0x55d0c5cc60b0;  1 drivers
v0x55d0c58aaea0_0 .net "sum", 0 0, L_0x55d0c5cc5900;  1 drivers
v0x55d0c58aaac0_0 .net "w1", 0 0, L_0x55d0c5cc5890;  1 drivers
v0x55d0c58aab80_0 .net "w2", 0 0, L_0x55d0c5cc5970;  1 drivers
v0x55d0c58a8e80_0 .net "w3", 0 0, L_0x55d0c5cc59e0;  1 drivers
v0x55d0c58a8f40_0 .net "w4", 0 0, L_0x55d0c5cc5aa0;  1 drivers
v0x55d0c58a6ec0_0 .net "w5", 0 0, L_0x55d0c5cc5b10;  1 drivers
S_0x55d0c58a23c0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c58e44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5864700_0 .net "a", 7 0, L_0x55d0c5ccc390;  1 drivers
v0x55d0c58626a0_0 .net "b", 7 0, L_0x55d0c5ccc480;  1 drivers
v0x55d0c5862780_0 .net "ca", 7 0, L_0x55d0c5ccc200;  1 drivers
v0x55d0c585c320_0 .net "cin", 7 0, L_0x55d0c5ccc570;  1 drivers
v0x55d0c585c400_0 .net "sum", 7 0, L_0x55d0c5ccc0c0;  1 drivers
L_0x55d0c5cc9420 .part L_0x55d0c5ccc390, 0, 4;
L_0x55d0c5cc94c0 .part L_0x55d0c5ccc480, 0, 4;
L_0x55d0c5cc9560 .part L_0x55d0c5ccc570, 0, 4;
L_0x55d0c5ccbdb0 .part L_0x55d0c5ccc390, 4, 4;
L_0x55d0c5ccbea0 .part L_0x55d0c5ccc480, 4, 4;
L_0x55d0c5ccbf90 .part L_0x55d0c5ccc570, 4, 4;
L_0x55d0c5ccc0c0 .concat8 [ 4 4 0 0], L_0x55d0c5cc9210, L_0x55d0c5ccbba0;
L_0x55d0c5ccc200 .concat8 [ 4 4 0 0], L_0x55d0c5cc92b0, L_0x55d0c5ccbc40;
S_0x55d0c58a03a0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c58a23c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c587e020_0 .net "a", 3 0, L_0x55d0c5cc9420;  1 drivers
v0x55d0c587e100_0 .net "b", 3 0, L_0x55d0c5cc94c0;  1 drivers
v0x55d0c5883060_0 .net "ca", 3 0, L_0x55d0c5cc92b0;  1 drivers
v0x55d0c5883120_0 .net "cin", 3 0, L_0x55d0c5cc9560;  1 drivers
v0x55d0c5882c80_0 .net "sum", 3 0, L_0x55d0c5cc9210;  1 drivers
L_0x55d0c5cc71d0 .part L_0x55d0c5cc9420, 0, 1;
L_0x55d0c5cc7300 .part L_0x55d0c5cc94c0, 0, 1;
L_0x55d0c5cc7430 .part L_0x55d0c5cc9560, 0, 1;
L_0x55d0c5cc7a40 .part L_0x55d0c5cc9420, 1, 1;
L_0x55d0c5cc7b70 .part L_0x55d0c5cc94c0, 1, 1;
L_0x55d0c5cc7ca0 .part L_0x55d0c5cc9560, 1, 1;
L_0x55d0c5cc83e0 .part L_0x55d0c5cc9420, 2, 1;
L_0x55d0c5cc8510 .part L_0x55d0c5cc94c0, 2, 1;
L_0x55d0c5cc8690 .part L_0x55d0c5cc9560, 2, 1;
L_0x55d0c5cc8c60 .part L_0x55d0c5cc9420, 3, 1;
L_0x55d0c5cc8e20 .part L_0x55d0c5cc94c0, 3, 1;
L_0x55d0c5cc8fe0 .part L_0x55d0c5cc9560, 3, 1;
L_0x55d0c5cc9210 .concat8 [ 1 1 1 1], L_0x55d0c5cc6cb0, L_0x55d0c5cc75d0, L_0x55d0c5cc7e80, L_0x55d0c5cc8830;
L_0x55d0c5cc92b0 .concat8 [ 1 1 1 1], L_0x55d0c5cc70c0, L_0x55d0c5cc7930, L_0x55d0c5cc82d0, L_0x55d0c5cc8b50;
S_0x55d0c5898ec0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c58a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc6270 .functor XOR 1, L_0x55d0c5cc71d0, L_0x55d0c5cc7300, C4<0>, C4<0>;
L_0x55d0c5cc6cb0 .functor XOR 1, L_0x55d0c5cc6270, L_0x55d0c5cc7430, C4<0>, C4<0>;
L_0x55d0c5cc6d70 .functor AND 1, L_0x55d0c5cc71d0, L_0x55d0c5cc7300, C4<1>, C4<1>;
L_0x55d0c5cc6e80 .functor AND 1, L_0x55d0c5cc71d0, L_0x55d0c5cc7430, C4<1>, C4<1>;
L_0x55d0c5cc6f40 .functor AND 1, L_0x55d0c5cc7300, L_0x55d0c5cc7430, C4<1>, C4<1>;
L_0x55d0c5cc6fb0 .functor OR 1, L_0x55d0c5cc6d70, L_0x55d0c5cc6e80, C4<0>, C4<0>;
L_0x55d0c5cc70c0 .functor OR 1, L_0x55d0c5cc6f40, L_0x55d0c5cc6fb0, C4<0>, C4<0>;
v0x55d0c589e000_0 .net "a", 0 0, L_0x55d0c5cc71d0;  1 drivers
v0x55d0c589db40_0 .net "b", 0 0, L_0x55d0c5cc7300;  1 drivers
v0x55d0c589dc00_0 .net "ca", 0 0, L_0x55d0c5cc70c0;  1 drivers
v0x55d0c5898ad0_0 .net "cin", 0 0, L_0x55d0c5cc7430;  1 drivers
v0x55d0c5898b70_0 .net "sum", 0 0, L_0x55d0c5cc6cb0;  1 drivers
v0x55d0c589c390_0 .net "w1", 0 0, L_0x55d0c5cc6270;  1 drivers
v0x55d0c589bf40_0 .net "w2", 0 0, L_0x55d0c5cc6d70;  1 drivers
v0x55d0c589c000_0 .net "w3", 0 0, L_0x55d0c5cc6e80;  1 drivers
v0x55d0c589a740_0 .net "w4", 0 0, L_0x55d0c5cc6f40;  1 drivers
v0x55d0c589a360_0 .net "w5", 0 0, L_0x55d0c5cc6fb0;  1 drivers
S_0x55d0c5898720 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c58a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc7560 .functor XOR 1, L_0x55d0c5cc7a40, L_0x55d0c5cc7b70, C4<0>, C4<0>;
L_0x55d0c5cc75d0 .functor XOR 1, L_0x55d0c5cc7560, L_0x55d0c5cc7ca0, C4<0>, C4<0>;
L_0x55d0c5cc7640 .functor AND 1, L_0x55d0c5cc7a40, L_0x55d0c5cc7b70, C4<1>, C4<1>;
L_0x55d0c5cc76b0 .functor AND 1, L_0x55d0c5cc7a40, L_0x55d0c5cc7ca0, C4<1>, C4<1>;
L_0x55d0c5cc7770 .functor AND 1, L_0x55d0c5cc7b70, L_0x55d0c5cc7ca0, C4<1>, C4<1>;
L_0x55d0c5cc77e0 .functor OR 1, L_0x55d0c5cc7640, L_0x55d0c5cc76b0, C4<0>, C4<0>;
L_0x55d0c5cc7930 .functor OR 1, L_0x55d0c5cc7770, L_0x55d0c5cc77e0, C4<0>, C4<0>;
v0x55d0c58965c0_0 .net "a", 0 0, L_0x55d0c5cc7a40;  1 drivers
v0x55d0c588e780_0 .net "b", 0 0, L_0x55d0c5cc7b70;  1 drivers
v0x55d0c588e840_0 .net "ca", 0 0, L_0x55d0c5cc7930;  1 drivers
v0x55d0c58937c0_0 .net "cin", 0 0, L_0x55d0c5cc7ca0;  1 drivers
v0x55d0c5893880_0 .net "sum", 0 0, L_0x55d0c5cc75d0;  1 drivers
v0x55d0c58933e0_0 .net "w1", 0 0, L_0x55d0c5cc7560;  1 drivers
v0x55d0c5893480_0 .net "w2", 0 0, L_0x55d0c5cc7640;  1 drivers
v0x55d0c588e360_0 .net "w3", 0 0, L_0x55d0c5cc76b0;  1 drivers
v0x55d0c588e420_0 .net "w4", 0 0, L_0x55d0c5cc7770;  1 drivers
v0x55d0c5891c90_0 .net "w5", 0 0, L_0x55d0c5cc77e0;  1 drivers
S_0x55d0c5891800 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c58a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc7e10 .functor XOR 1, L_0x55d0c5cc83e0, L_0x55d0c5cc8510, C4<0>, C4<0>;
L_0x55d0c5cc7e80 .functor XOR 1, L_0x55d0c5cc7e10, L_0x55d0c5cc8690, C4<0>, C4<0>;
L_0x55d0c5cc7f40 .functor AND 1, L_0x55d0c5cc83e0, L_0x55d0c5cc8510, C4<1>, C4<1>;
L_0x55d0c5cc8050 .functor AND 1, L_0x55d0c5cc83e0, L_0x55d0c5cc8690, C4<1>, C4<1>;
L_0x55d0c5cc8110 .functor AND 1, L_0x55d0c5cc8510, L_0x55d0c5cc8690, C4<1>, C4<1>;
L_0x55d0c5cc8180 .functor OR 1, L_0x55d0c5cc7f40, L_0x55d0c5cc8050, C4<0>, C4<0>;
L_0x55d0c5cc82d0 .functor OR 1, L_0x55d0c5cc8110, L_0x55d0c5cc8180, C4<0>, C4<0>;
v0x55d0c5890080_0 .net "a", 0 0, L_0x55d0c5cc83e0;  1 drivers
v0x55d0c588fc20_0 .net "b", 0 0, L_0x55d0c5cc8510;  1 drivers
v0x55d0c588fcc0_0 .net "ca", 0 0, L_0x55d0c5cc82d0;  1 drivers
v0x55d0c588dfe0_0 .net "cin", 0 0, L_0x55d0c5cc8690;  1 drivers
v0x55d0c588e0a0_0 .net "sum", 0 0, L_0x55d0c5cc7e80;  1 drivers
v0x55d0c5886b00_0 .net "w1", 0 0, L_0x55d0c5cc7e10;  1 drivers
v0x55d0c5886bc0_0 .net "w2", 0 0, L_0x55d0c5cc7f40;  1 drivers
v0x55d0c588bb40_0 .net "w3", 0 0, L_0x55d0c5cc8050;  1 drivers
v0x55d0c588bbe0_0 .net "w4", 0 0, L_0x55d0c5cc8110;  1 drivers
v0x55d0c588b810_0 .net "w5", 0 0, L_0x55d0c5cc8180;  1 drivers
S_0x55d0c58866e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c58a03a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc87c0 .functor XOR 1, L_0x55d0c5cc8c60, L_0x55d0c5cc8e20, C4<0>, C4<0>;
L_0x55d0c5cc8830 .functor XOR 1, L_0x55d0c5cc87c0, L_0x55d0c5cc8fe0, C4<0>, C4<0>;
L_0x55d0c5cc88a0 .functor AND 1, L_0x55d0c5cc8c60, L_0x55d0c5cc8e20, C4<1>, C4<1>;
L_0x55d0c5cc8910 .functor AND 1, L_0x55d0c5cc8c60, L_0x55d0c5cc8fe0, C4<1>, C4<1>;
L_0x55d0c5cc89d0 .functor AND 1, L_0x55d0c5cc8e20, L_0x55d0c5cc8fe0, C4<1>, C4<1>;
L_0x55d0c5cc8a40 .functor OR 1, L_0x55d0c5cc88a0, L_0x55d0c5cc8910, C4<0>, C4<0>;
L_0x55d0c5cc8b50 .functor OR 1, L_0x55d0c5cc89d0, L_0x55d0c5cc8a40, C4<0>, C4<0>;
v0x55d0c5889fe0_0 .net "a", 0 0, L_0x55d0c5cc8c60;  1 drivers
v0x55d0c5889b80_0 .net "b", 0 0, L_0x55d0c5cc8e20;  1 drivers
v0x55d0c5889c20_0 .net "ca", 0 0, L_0x55d0c5cc8b50;  1 drivers
v0x55d0c5888380_0 .net "cin", 0 0, L_0x55d0c5cc8fe0;  1 drivers
v0x55d0c5888440_0 .net "sum", 0 0, L_0x55d0c5cc8830;  1 drivers
v0x55d0c5887fa0_0 .net "w1", 0 0, L_0x55d0c5cc87c0;  1 drivers
v0x55d0c5888060_0 .net "w2", 0 0, L_0x55d0c5cc88a0;  1 drivers
v0x55d0c5886360_0 .net "w3", 0 0, L_0x55d0c5cc8910;  1 drivers
v0x55d0c5886400_0 .net "w4", 0 0, L_0x55d0c5cc89d0;  1 drivers
v0x55d0c5884450_0 .net "w5", 0 0, L_0x55d0c5cc8a40;  1 drivers
S_0x55d0c587dc00 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c58a23c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5867e80_0 .net "a", 3 0, L_0x55d0c5ccbdb0;  1 drivers
v0x55d0c5866660_0 .net "b", 3 0, L_0x55d0c5ccbea0;  1 drivers
v0x55d0c5866740_0 .net "ca", 3 0, L_0x55d0c5ccbc40;  1 drivers
v0x55d0c5866280_0 .net "cin", 3 0, L_0x55d0c5ccbf90;  1 drivers
v0x55d0c5866360_0 .net "sum", 3 0, L_0x55d0c5ccbba0;  1 drivers
L_0x55d0c5cc9b60 .part L_0x55d0c5ccbdb0, 0, 1;
L_0x55d0c5cc9c90 .part L_0x55d0c5ccbea0, 0, 1;
L_0x55d0c5cc9dc0 .part L_0x55d0c5ccbf90, 0, 1;
L_0x55d0c5cca3d0 .part L_0x55d0c5ccbdb0, 1, 1;
L_0x55d0c5cca500 .part L_0x55d0c5ccbea0, 1, 1;
L_0x55d0c5cca630 .part L_0x55d0c5ccbf90, 1, 1;
L_0x55d0c5ccad70 .part L_0x55d0c5ccbdb0, 2, 1;
L_0x55d0c5ccaea0 .part L_0x55d0c5ccbea0, 2, 1;
L_0x55d0c5ccb020 .part L_0x55d0c5ccbf90, 2, 1;
L_0x55d0c5ccb5f0 .part L_0x55d0c5ccbdb0, 3, 1;
L_0x55d0c5ccb7b0 .part L_0x55d0c5ccbea0, 3, 1;
L_0x55d0c5ccb970 .part L_0x55d0c5ccbf90, 3, 1;
L_0x55d0c5ccbba0 .concat8 [ 1 1 1 1], L_0x55d0c5cc9600, L_0x55d0c5cc9f60, L_0x55d0c5cca810, L_0x55d0c5ccb1c0;
L_0x55d0c5ccbc40 .concat8 [ 1 1 1 1], L_0x55d0c5cc9a50, L_0x55d0c5cca2c0, L_0x55d0c5ccac60, L_0x55d0c5ccb4e0;
S_0x55d0c58810a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c587dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc91a0 .functor XOR 1, L_0x55d0c5cc9b60, L_0x55d0c5cc9c90, C4<0>, C4<0>;
L_0x55d0c5cc9600 .functor XOR 1, L_0x55d0c5cc91a0, L_0x55d0c5cc9dc0, C4<0>, C4<0>;
L_0x55d0c5cc96c0 .functor AND 1, L_0x55d0c5cc9b60, L_0x55d0c5cc9c90, C4<1>, C4<1>;
L_0x55d0c5cc97d0 .functor AND 1, L_0x55d0c5cc9b60, L_0x55d0c5cc9dc0, C4<1>, C4<1>;
L_0x55d0c5cc9890 .functor AND 1, L_0x55d0c5cc9c90, L_0x55d0c5cc9dc0, C4<1>, C4<1>;
L_0x55d0c5cc9900 .functor OR 1, L_0x55d0c5cc96c0, L_0x55d0c5cc97d0, C4<0>, C4<0>;
L_0x55d0c5cc9a50 .functor OR 1, L_0x55d0c5cc9890, L_0x55d0c5cc9900, C4<0>, C4<0>;
v0x55d0c587f8a0_0 .net "a", 0 0, L_0x55d0c5cc9b60;  1 drivers
v0x55d0c587f940_0 .net "b", 0 0, L_0x55d0c5cc9c90;  1 drivers
v0x55d0c587f4c0_0 .net "ca", 0 0, L_0x55d0c5cc9a50;  1 drivers
v0x55d0c587f590_0 .net "cin", 0 0, L_0x55d0c5cc9dc0;  1 drivers
v0x55d0c587d880_0 .net "sum", 0 0, L_0x55d0c5cc9600;  1 drivers
v0x55d0c58763a0_0 .net "w1", 0 0, L_0x55d0c5cc91a0;  1 drivers
v0x55d0c5876460_0 .net "w2", 0 0, L_0x55d0c5cc96c0;  1 drivers
v0x55d0c587b3e0_0 .net "w3", 0 0, L_0x55d0c5cc97d0;  1 drivers
v0x55d0c587b480_0 .net "w4", 0 0, L_0x55d0c5cc9890;  1 drivers
v0x55d0c587b000_0 .net "w5", 0 0, L_0x55d0c5cc9900;  1 drivers
S_0x55d0c5875f80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c587dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cc9ef0 .functor XOR 1, L_0x55d0c5cca3d0, L_0x55d0c5cca500, C4<0>, C4<0>;
L_0x55d0c5cc9f60 .functor XOR 1, L_0x55d0c5cc9ef0, L_0x55d0c5cca630, C4<0>, C4<0>;
L_0x55d0c5cc9fd0 .functor AND 1, L_0x55d0c5cca3d0, L_0x55d0c5cca500, C4<1>, C4<1>;
L_0x55d0c5cca040 .functor AND 1, L_0x55d0c5cca3d0, L_0x55d0c5cca630, C4<1>, C4<1>;
L_0x55d0c5cca100 .functor AND 1, L_0x55d0c5cca500, L_0x55d0c5cca630, C4<1>, C4<1>;
L_0x55d0c5cca170 .functor OR 1, L_0x55d0c5cc9fd0, L_0x55d0c5cca040, C4<0>, C4<0>;
L_0x55d0c5cca2c0 .functor OR 1, L_0x55d0c5cca100, L_0x55d0c5cca170, C4<0>, C4<0>;
v0x55d0c5879880_0 .net "a", 0 0, L_0x55d0c5cca3d0;  1 drivers
v0x55d0c5879420_0 .net "b", 0 0, L_0x55d0c5cca500;  1 drivers
v0x55d0c58794e0_0 .net "ca", 0 0, L_0x55d0c5cca2c0;  1 drivers
v0x55d0c5877c20_0 .net "cin", 0 0, L_0x55d0c5cca630;  1 drivers
v0x55d0c5877ce0_0 .net "sum", 0 0, L_0x55d0c5cc9f60;  1 drivers
v0x55d0c5877840_0 .net "w1", 0 0, L_0x55d0c5cc9ef0;  1 drivers
v0x55d0c58778e0_0 .net "w2", 0 0, L_0x55d0c5cc9fd0;  1 drivers
v0x55d0c5875c00_0 .net "w3", 0 0, L_0x55d0c5cca040;  1 drivers
v0x55d0c5875cc0_0 .net "w4", 0 0, L_0x55d0c5cca100;  1 drivers
v0x55d0c5873b60_0 .net "w5", 0 0, L_0x55d0c5cca170;  1 drivers
S_0x55d0c586ca60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c587dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cca7a0 .functor XOR 1, L_0x55d0c5ccad70, L_0x55d0c5ccaea0, C4<0>, C4<0>;
L_0x55d0c5cca810 .functor XOR 1, L_0x55d0c5cca7a0, L_0x55d0c5ccb020, C4<0>, C4<0>;
L_0x55d0c5cca8d0 .functor AND 1, L_0x55d0c5ccad70, L_0x55d0c5ccaea0, C4<1>, C4<1>;
L_0x55d0c5cca9e0 .functor AND 1, L_0x55d0c5ccad70, L_0x55d0c5ccb020, C4<1>, C4<1>;
L_0x55d0c5ccaaa0 .functor AND 1, L_0x55d0c5ccaea0, L_0x55d0c5ccb020, C4<1>, C4<1>;
L_0x55d0c5ccab10 .functor OR 1, L_0x55d0c5cca8d0, L_0x55d0c5cca9e0, C4<0>, C4<0>;
L_0x55d0c5ccac60 .functor OR 1, L_0x55d0c5ccaaa0, L_0x55d0c5ccab10, C4<0>, C4<0>;
v0x55d0c5871b20_0 .net "a", 0 0, L_0x55d0c5ccad70;  1 drivers
v0x55d0c58716c0_0 .net "b", 0 0, L_0x55d0c5ccaea0;  1 drivers
v0x55d0c5871760_0 .net "ca", 0 0, L_0x55d0c5ccac60;  1 drivers
v0x55d0c586c640_0 .net "cin", 0 0, L_0x55d0c5ccb020;  1 drivers
v0x55d0c586c700_0 .net "sum", 0 0, L_0x55d0c5cca810;  1 drivers
v0x55d0c586fec0_0 .net "w1", 0 0, L_0x55d0c5cca7a0;  1 drivers
v0x55d0c586ff80_0 .net "w2", 0 0, L_0x55d0c5cca8d0;  1 drivers
v0x55d0c586fae0_0 .net "w3", 0 0, L_0x55d0c5cca9e0;  1 drivers
v0x55d0c586fba0_0 .net "w4", 0 0, L_0x55d0c5ccaaa0;  1 drivers
v0x55d0c586e390_0 .net "w5", 0 0, L_0x55d0c5ccab10;  1 drivers
S_0x55d0c586df00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c587dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ccb150 .functor XOR 1, L_0x55d0c5ccb5f0, L_0x55d0c5ccb7b0, C4<0>, C4<0>;
L_0x55d0c5ccb1c0 .functor XOR 1, L_0x55d0c5ccb150, L_0x55d0c5ccb970, C4<0>, C4<0>;
L_0x55d0c5ccb230 .functor AND 1, L_0x55d0c5ccb5f0, L_0x55d0c5ccb7b0, C4<1>, C4<1>;
L_0x55d0c5ccb2a0 .functor AND 1, L_0x55d0c5ccb5f0, L_0x55d0c5ccb970, C4<1>, C4<1>;
L_0x55d0c5ccb360 .functor AND 1, L_0x55d0c5ccb7b0, L_0x55d0c5ccb970, C4<1>, C4<1>;
L_0x55d0c5ccb3d0 .functor OR 1, L_0x55d0c5ccb230, L_0x55d0c5ccb2a0, C4<0>, C4<0>;
L_0x55d0c5ccb4e0 .functor OR 1, L_0x55d0c5ccb360, L_0x55d0c5ccb3d0, C4<0>, C4<0>;
v0x55d0c586c340_0 .net "a", 0 0, L_0x55d0c5ccb5f0;  1 drivers
v0x55d0c5864de0_0 .net "b", 0 0, L_0x55d0c5ccb7b0;  1 drivers
v0x55d0c5864ea0_0 .net "ca", 0 0, L_0x55d0c5ccb4e0;  1 drivers
v0x55d0c5869e20_0 .net "cin", 0 0, L_0x55d0c5ccb970;  1 drivers
v0x55d0c5869ee0_0 .net "sum", 0 0, L_0x55d0c5ccb1c0;  1 drivers
v0x55d0c5869a40_0 .net "w1", 0 0, L_0x55d0c5ccb150;  1 drivers
v0x55d0c5869ae0_0 .net "w2", 0 0, L_0x55d0c5ccb230;  1 drivers
v0x55d0c58649c0_0 .net "w3", 0 0, L_0x55d0c5ccb2a0;  1 drivers
v0x55d0c5864a80_0 .net "w4", 0 0, L_0x55d0c5ccb360;  1 drivers
v0x55d0c58682f0_0 .net "w5", 0 0, L_0x55d0c5ccb3d0;  1 drivers
S_0x55d0c574e860 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c58e5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c56b98b0_0 .net "a", 15 0, L_0x55d0c5cd8050;  1 drivers
v0x55d0c56b9990_0 .net "b", 15 0, L_0x55d0c5cd8140;  1 drivers
v0x55d0c56b80b0_0 .net "ca", 15 0, L_0x55d0c5cd7ec0;  1 drivers
v0x55d0c56b8170_0 .net "cin", 15 0, L_0x55d0c5cd8230;  1 drivers
v0x55d0c56b7cd0_0 .net "sum", 15 0, L_0x55d0c5cd7d80;  1 drivers
L_0x55d0c5cd21f0 .part L_0x55d0c5cd8050, 0, 8;
L_0x55d0c5cd2290 .part L_0x55d0c5cd8140, 0, 8;
L_0x55d0c5cd2330 .part L_0x55d0c5cd8230, 0, 8;
L_0x55d0c5cd7ab0 .part L_0x55d0c5cd8050, 8, 8;
L_0x55d0c5cd7ba0 .part L_0x55d0c5cd8140, 8, 8;
L_0x55d0c5cd7c90 .part L_0x55d0c5cd8230, 8, 8;
L_0x55d0c5cd7d80 .concat8 [ 8 8 0 0], L_0x55d0c5cd1f20, L_0x55d0c5cd77e0;
L_0x55d0c5cd7ec0 .concat8 [ 8 8 0 0], L_0x55d0c5cd2060, L_0x55d0c5cd7920;
S_0x55d0c574d520 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c574e860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c56fe0f0_0 .net "a", 7 0, L_0x55d0c5cd21f0;  1 drivers
v0x55d0c56fe1f0_0 .net "b", 7 0, L_0x55d0c5cd2290;  1 drivers
v0x55d0c56fc930_0 .net "ca", 7 0, L_0x55d0c5cd2060;  1 drivers
v0x55d0c56fc9f0_0 .net "cin", 7 0, L_0x55d0c5cd2330;  1 drivers
v0x55d0c56fc550_0 .net "sum", 7 0, L_0x55d0c5cd1f20;  1 drivers
L_0x55d0c5ccf280 .part L_0x55d0c5cd21f0, 0, 4;
L_0x55d0c5ccf320 .part L_0x55d0c5cd2290, 0, 4;
L_0x55d0c5ccf3c0 .part L_0x55d0c5cd2330, 0, 4;
L_0x55d0c5cd1c10 .part L_0x55d0c5cd21f0, 4, 4;
L_0x55d0c5cd1d00 .part L_0x55d0c5cd2290, 4, 4;
L_0x55d0c5cd1df0 .part L_0x55d0c5cd2330, 4, 4;
L_0x55d0c5cd1f20 .concat8 [ 4 4 0 0], L_0x55d0c5ccf070, L_0x55d0c5cd1a00;
L_0x55d0c5cd2060 .concat8 [ 4 4 0 0], L_0x55d0c5ccf110, L_0x55d0c5cd1aa0;
S_0x55d0c57480c0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c574d520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c571e230_0 .net "a", 3 0, L_0x55d0c5ccf280;  1 drivers
v0x55d0c571e330_0 .net "b", 3 0, L_0x55d0c5ccf320;  1 drivers
v0x55d0c571c5f0_0 .net "ca", 3 0, L_0x55d0c5ccf110;  1 drivers
v0x55d0c571c6b0_0 .net "cin", 3 0, L_0x55d0c5ccf3c0;  1 drivers
v0x55d0c571a630_0 .net "sum", 3 0, L_0x55d0c5ccf070;  1 drivers
L_0x55d0c5ccd030 .part L_0x55d0c5ccf280, 0, 1;
L_0x55d0c5ccd160 .part L_0x55d0c5ccf320, 0, 1;
L_0x55d0c5ccd290 .part L_0x55d0c5ccf3c0, 0, 1;
L_0x55d0c5ccd8a0 .part L_0x55d0c5ccf280, 1, 1;
L_0x55d0c5ccd9d0 .part L_0x55d0c5ccf320, 1, 1;
L_0x55d0c5ccdb00 .part L_0x55d0c5ccf3c0, 1, 1;
L_0x55d0c5cce240 .part L_0x55d0c5ccf280, 2, 1;
L_0x55d0c5cce370 .part L_0x55d0c5ccf320, 2, 1;
L_0x55d0c5cce4f0 .part L_0x55d0c5ccf3c0, 2, 1;
L_0x55d0c5cceac0 .part L_0x55d0c5ccf280, 3, 1;
L_0x55d0c5ccec80 .part L_0x55d0c5ccf320, 3, 1;
L_0x55d0c5ccee40 .part L_0x55d0c5ccf3c0, 3, 1;
L_0x55d0c5ccf070 .concat8 [ 1 1 1 1], L_0x55d0c5cccb10, L_0x55d0c5ccd430, L_0x55d0c5ccdce0, L_0x55d0c5cce690;
L_0x55d0c5ccf110 .concat8 [ 1 1 1 1], L_0x55d0c5cccf20, L_0x55d0c5ccd790, L_0x55d0c5cce130, L_0x55d0c5cce9b0;
S_0x55d0c574b940 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c57480c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ccbb30 .functor XOR 1, L_0x55d0c5ccd030, L_0x55d0c5ccd160, C4<0>, C4<0>;
L_0x55d0c5cccb10 .functor XOR 1, L_0x55d0c5ccbb30, L_0x55d0c5ccd290, C4<0>, C4<0>;
L_0x55d0c5cccbd0 .functor AND 1, L_0x55d0c5ccd030, L_0x55d0c5ccd160, C4<1>, C4<1>;
L_0x55d0c5cccce0 .functor AND 1, L_0x55d0c5ccd030, L_0x55d0c5ccd290, C4<1>, C4<1>;
L_0x55d0c5cccda0 .functor AND 1, L_0x55d0c5ccd160, L_0x55d0c5ccd290, C4<1>, C4<1>;
L_0x55d0c5ccce10 .functor OR 1, L_0x55d0c5cccbd0, L_0x55d0c5cccce0, C4<0>, C4<0>;
L_0x55d0c5cccf20 .functor OR 1, L_0x55d0c5cccda0, L_0x55d0c5ccce10, C4<0>, C4<0>;
v0x55d0c574b610_0 .net "a", 0 0, L_0x55d0c5ccd030;  1 drivers
v0x55d0c5749d60_0 .net "b", 0 0, L_0x55d0c5ccd160;  1 drivers
v0x55d0c5749e00_0 .net "ca", 0 0, L_0x55d0c5cccf20;  1 drivers
v0x55d0c5749980_0 .net "cin", 0 0, L_0x55d0c5ccd290;  1 drivers
v0x55d0c5749a40_0 .net "sum", 0 0, L_0x55d0c5cccb10;  1 drivers
v0x55d0c5747d40_0 .net "w1", 0 0, L_0x55d0c5ccbb30;  1 drivers
v0x55d0c5747e00_0 .net "w2", 0 0, L_0x55d0c5cccbd0;  1 drivers
v0x55d0c5740860_0 .net "w3", 0 0, L_0x55d0c5cccce0;  1 drivers
v0x55d0c5740900_0 .net "w4", 0 0, L_0x55d0c5cccda0;  1 drivers
v0x55d0c5745950_0 .net "w5", 0 0, L_0x55d0c5ccce10;  1 drivers
S_0x55d0c57454c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c57480c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ccd3c0 .functor XOR 1, L_0x55d0c5ccd8a0, L_0x55d0c5ccd9d0, C4<0>, C4<0>;
L_0x55d0c5ccd430 .functor XOR 1, L_0x55d0c5ccd3c0, L_0x55d0c5ccdb00, C4<0>, C4<0>;
L_0x55d0c5ccd4a0 .functor AND 1, L_0x55d0c5ccd8a0, L_0x55d0c5ccd9d0, C4<1>, C4<1>;
L_0x55d0c5ccd510 .functor AND 1, L_0x55d0c5ccd8a0, L_0x55d0c5ccdb00, C4<1>, C4<1>;
L_0x55d0c5ccd5d0 .functor AND 1, L_0x55d0c5ccd9d0, L_0x55d0c5ccdb00, C4<1>, C4<1>;
L_0x55d0c5ccd640 .functor OR 1, L_0x55d0c5ccd4a0, L_0x55d0c5ccd510, C4<0>, C4<0>;
L_0x55d0c5ccd790 .functor OR 1, L_0x55d0c5ccd5d0, L_0x55d0c5ccd640, C4<0>, C4<0>;
v0x55d0c57404c0_0 .net "a", 0 0, L_0x55d0c5ccd8a0;  1 drivers
v0x55d0c5743cc0_0 .net "b", 0 0, L_0x55d0c5ccd9d0;  1 drivers
v0x55d0c5743d80_0 .net "ca", 0 0, L_0x55d0c5ccd790;  1 drivers
v0x55d0c57438e0_0 .net "cin", 0 0, L_0x55d0c5ccdb00;  1 drivers
v0x55d0c57439a0_0 .net "sum", 0 0, L_0x55d0c5ccd430;  1 drivers
v0x55d0c57420e0_0 .net "w1", 0 0, L_0x55d0c5ccd3c0;  1 drivers
v0x55d0c57421a0_0 .net "w2", 0 0, L_0x55d0c5ccd4a0;  1 drivers
v0x55d0c5741d00_0 .net "w3", 0 0, L_0x55d0c5ccd510;  1 drivers
v0x55d0c5741da0_0 .net "w4", 0 0, L_0x55d0c5ccd5d0;  1 drivers
v0x55d0c5724ac0_0 .net "w5", 0 0, L_0x55d0c5ccd640;  1 drivers
S_0x55d0c5739a60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c57480c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ccdc70 .functor XOR 1, L_0x55d0c5cce240, L_0x55d0c5cce370, C4<0>, C4<0>;
L_0x55d0c5ccdce0 .functor XOR 1, L_0x55d0c5ccdc70, L_0x55d0c5cce4f0, C4<0>, C4<0>;
L_0x55d0c5ccdda0 .functor AND 1, L_0x55d0c5cce240, L_0x55d0c5cce370, C4<1>, C4<1>;
L_0x55d0c5ccdeb0 .functor AND 1, L_0x55d0c5cce240, L_0x55d0c5cce4f0, C4<1>, C4<1>;
L_0x55d0c5ccdf70 .functor AND 1, L_0x55d0c5cce370, L_0x55d0c5cce4f0, C4<1>, C4<1>;
L_0x55d0c5ccdfe0 .functor OR 1, L_0x55d0c5ccdda0, L_0x55d0c5ccdeb0, C4<0>, C4<0>;
L_0x55d0c5cce130 .functor OR 1, L_0x55d0c5ccdf70, L_0x55d0c5ccdfe0, C4<0>, C4<0>;
v0x55d0c5739730_0 .net "a", 0 0, L_0x55d0c5cce240;  1 drivers
v0x55d0c57245f0_0 .net "b", 0 0, L_0x55d0c5cce370;  1 drivers
v0x55d0c57246b0_0 .net "ca", 0 0, L_0x55d0c5cce130;  1 drivers
v0x55d0c5737e80_0 .net "cin", 0 0, L_0x55d0c5cce4f0;  1 drivers
v0x55d0c5737f40_0 .net "sum", 0 0, L_0x55d0c5ccdce0;  1 drivers
v0x55d0c5737aa0_0 .net "w1", 0 0, L_0x55d0c5ccdc70;  1 drivers
v0x55d0c5737b40_0 .net "w2", 0 0, L_0x55d0c5ccdda0;  1 drivers
v0x55d0c57362a0_0 .net "w3", 0 0, L_0x55d0c5ccdeb0;  1 drivers
v0x55d0c5736360_0 .net "w4", 0 0, L_0x55d0c5ccdf70;  1 drivers
v0x55d0c5735f70_0 .net "w5", 0 0, L_0x55d0c5ccdfe0;  1 drivers
S_0x55d0c5724290 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c57480c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cce620 .functor XOR 1, L_0x55d0c5cceac0, L_0x55d0c5ccec80, C4<0>, C4<0>;
L_0x55d0c5cce690 .functor XOR 1, L_0x55d0c5cce620, L_0x55d0c5ccee40, C4<0>, C4<0>;
L_0x55d0c5cce700 .functor AND 1, L_0x55d0c5cceac0, L_0x55d0c5ccec80, C4<1>, C4<1>;
L_0x55d0c5cce770 .functor AND 1, L_0x55d0c5cceac0, L_0x55d0c5ccee40, C4<1>, C4<1>;
L_0x55d0c5cce830 .functor AND 1, L_0x55d0c5ccec80, L_0x55d0c5ccee40, C4<1>, C4<1>;
L_0x55d0c5cce8a0 .functor OR 1, L_0x55d0c5cce700, L_0x55d0c5cce770, C4<0>, C4<0>;
L_0x55d0c5cce9b0 .functor OR 1, L_0x55d0c5cce830, L_0x55d0c5cce8a0, C4<0>, C4<0>;
v0x55d0c571ce10_0 .net "a", 0 0, L_0x55d0c5cceac0;  1 drivers
v0x55d0c5721dd0_0 .net "b", 0 0, L_0x55d0c5ccec80;  1 drivers
v0x55d0c5721e90_0 .net "ca", 0 0, L_0x55d0c5cce9b0;  1 drivers
v0x55d0c57219f0_0 .net "cin", 0 0, L_0x55d0c5ccee40;  1 drivers
v0x55d0c5721ab0_0 .net "sum", 0 0, L_0x55d0c5cce690;  1 drivers
v0x55d0c571c9e0_0 .net "w1", 0 0, L_0x55d0c5cce620;  1 drivers
v0x55d0c57201f0_0 .net "w2", 0 0, L_0x55d0c5cce700;  1 drivers
v0x55d0c57202b0_0 .net "w3", 0 0, L_0x55d0c5cce770;  1 drivers
v0x55d0c571fe10_0 .net "w4", 0 0, L_0x55d0c5cce830;  1 drivers
v0x55d0c571e610_0 .net "w5", 0 0, L_0x55d0c5cce8a0;  1 drivers
S_0x55d0c57142b0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c574d520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c56ffcd0_0 .net "a", 3 0, L_0x55d0c5cd1c10;  1 drivers
v0x55d0c56ffdb0_0 .net "b", 3 0, L_0x55d0c5cd1d00;  1 drivers
v0x55d0c56fac50_0 .net "ca", 3 0, L_0x55d0c5cd1aa0;  1 drivers
v0x55d0c56fad20_0 .net "cin", 3 0, L_0x55d0c5cd1df0;  1 drivers
v0x55d0c56fe4d0_0 .net "sum", 3 0, L_0x55d0c5cd1a00;  1 drivers
L_0x55d0c5ccf9c0 .part L_0x55d0c5cd1c10, 0, 1;
L_0x55d0c5ccfaf0 .part L_0x55d0c5cd1d00, 0, 1;
L_0x55d0c5ccfc20 .part L_0x55d0c5cd1df0, 0, 1;
L_0x55d0c5cd0230 .part L_0x55d0c5cd1c10, 1, 1;
L_0x55d0c5cd0360 .part L_0x55d0c5cd1d00, 1, 1;
L_0x55d0c5cd0490 .part L_0x55d0c5cd1df0, 1, 1;
L_0x55d0c5cd0bd0 .part L_0x55d0c5cd1c10, 2, 1;
L_0x55d0c5cd0d00 .part L_0x55d0c5cd1d00, 2, 1;
L_0x55d0c5cd0e80 .part L_0x55d0c5cd1df0, 2, 1;
L_0x55d0c5cd1450 .part L_0x55d0c5cd1c10, 3, 1;
L_0x55d0c5cd1610 .part L_0x55d0c5cd1d00, 3, 1;
L_0x55d0c5cd17d0 .part L_0x55d0c5cd1df0, 3, 1;
L_0x55d0c5cd1a00 .concat8 [ 1 1 1 1], L_0x55d0c5ccf460, L_0x55d0c5ccfdc0, L_0x55d0c5cd0670, L_0x55d0c5cd1020;
L_0x55d0c5cd1aa0 .concat8 [ 1 1 1 1], L_0x55d0c5ccf8b0, L_0x55d0c5cd0120, L_0x55d0c5cd0ac0, L_0x55d0c5cd1340;
S_0x55d0c5718f10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c57142b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ccf000 .functor XOR 1, L_0x55d0c5ccf9c0, L_0x55d0c5ccfaf0, C4<0>, C4<0>;
L_0x55d0c5ccf460 .functor XOR 1, L_0x55d0c5ccf000, L_0x55d0c5ccfc20, C4<0>, C4<0>;
L_0x55d0c5ccf520 .functor AND 1, L_0x55d0c5ccf9c0, L_0x55d0c5ccfaf0, C4<1>, C4<1>;
L_0x55d0c5ccf630 .functor AND 1, L_0x55d0c5ccf9c0, L_0x55d0c5ccfc20, C4<1>, C4<1>;
L_0x55d0c5ccf6f0 .functor AND 1, L_0x55d0c5ccfaf0, L_0x55d0c5ccfc20, C4<1>, C4<1>;
L_0x55d0c5ccf760 .functor OR 1, L_0x55d0c5ccf520, L_0x55d0c5ccf630, C4<0>, C4<0>;
L_0x55d0c5ccf8b0 .functor OR 1, L_0x55d0c5ccf6f0, L_0x55d0c5ccf760, C4<0>, C4<0>;
v0x55d0c57193f0_0 .net "a", 0 0, L_0x55d0c5ccf9c0;  1 drivers
v0x55d0c5713e90_0 .net "b", 0 0, L_0x55d0c5ccfaf0;  1 drivers
v0x55d0c5713f30_0 .net "ca", 0 0, L_0x55d0c5ccf8b0;  1 drivers
v0x55d0c5717710_0 .net "cin", 0 0, L_0x55d0c5ccfc20;  1 drivers
v0x55d0c57177b0_0 .net "sum", 0 0, L_0x55d0c5ccf460;  1 drivers
v0x55d0c5717330_0 .net "w1", 0 0, L_0x55d0c5ccf000;  1 drivers
v0x55d0c57173f0_0 .net "w2", 0 0, L_0x55d0c5ccf520;  1 drivers
v0x55d0c5715b30_0 .net "w3", 0 0, L_0x55d0c5ccf630;  1 drivers
v0x55d0c5715bd0_0 .net "w4", 0 0, L_0x55d0c5ccf6f0;  1 drivers
v0x55d0c5715800_0 .net "w5", 0 0, L_0x55d0c5ccf760;  1 drivers
S_0x55d0c5713b30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c57142b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ccfd50 .functor XOR 1, L_0x55d0c5cd0230, L_0x55d0c5cd0360, C4<0>, C4<0>;
L_0x55d0c5ccfdc0 .functor XOR 1, L_0x55d0c5ccfd50, L_0x55d0c5cd0490, C4<0>, C4<0>;
L_0x55d0c5ccfe30 .functor AND 1, L_0x55d0c5cd0230, L_0x55d0c5cd0360, C4<1>, C4<1>;
L_0x55d0c5ccfea0 .functor AND 1, L_0x55d0c5cd0230, L_0x55d0c5cd0490, C4<1>, C4<1>;
L_0x55d0c5ccff60 .functor AND 1, L_0x55d0c5cd0360, L_0x55d0c5cd0490, C4<1>, C4<1>;
L_0x55d0c5ccffd0 .functor OR 1, L_0x55d0c5ccfe30, L_0x55d0c5ccfea0, C4<0>, C4<0>;
L_0x55d0c5cd0120 .functor OR 1, L_0x55d0c5ccff60, L_0x55d0c5ccffd0, C4<0>, C4<0>;
v0x55d0c5711670_0 .net "a", 0 0, L_0x55d0c5cd0230;  1 drivers
v0x55d0c5711730_0 .net "b", 0 0, L_0x55d0c5cd0360;  1 drivers
v0x55d0c5711290_0 .net "ca", 0 0, L_0x55d0c5cd0120;  1 drivers
v0x55d0c5711360_0 .net "cin", 0 0, L_0x55d0c5cd0490;  1 drivers
v0x55d0c570c210_0 .net "sum", 0 0, L_0x55d0c5ccfdc0;  1 drivers
v0x55d0c570fa90_0 .net "w1", 0 0, L_0x55d0c5ccfd50;  1 drivers
v0x55d0c570fb50_0 .net "w2", 0 0, L_0x55d0c5ccfe30;  1 drivers
v0x55d0c570f6b0_0 .net "w3", 0 0, L_0x55d0c5ccfea0;  1 drivers
v0x55d0c570f770_0 .net "w4", 0 0, L_0x55d0c5ccff60;  1 drivers
v0x55d0c570deb0_0 .net "w5", 0 0, L_0x55d0c5ccffd0;  1 drivers
S_0x55d0c570dad0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c57142b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd0600 .functor XOR 1, L_0x55d0c5cd0bd0, L_0x55d0c5cd0d00, C4<0>, C4<0>;
L_0x55d0c5cd0670 .functor XOR 1, L_0x55d0c5cd0600, L_0x55d0c5cd0e80, C4<0>, C4<0>;
L_0x55d0c5cd0730 .functor AND 1, L_0x55d0c5cd0bd0, L_0x55d0c5cd0d00, C4<1>, C4<1>;
L_0x55d0c5cd0840 .functor AND 1, L_0x55d0c5cd0bd0, L_0x55d0c5cd0e80, C4<1>, C4<1>;
L_0x55d0c5cd0900 .functor AND 1, L_0x55d0c5cd0d00, L_0x55d0c5cd0e80, C4<1>, C4<1>;
L_0x55d0c5cd0970 .functor OR 1, L_0x55d0c5cd0730, L_0x55d0c5cd0840, C4<0>, C4<0>;
L_0x55d0c5cd0ac0 .functor OR 1, L_0x55d0c5cd0900, L_0x55d0c5cd0970, C4<0>, C4<0>;
v0x55d0c570be90_0 .net "a", 0 0, L_0x55d0c5cd0bd0;  1 drivers
v0x55d0c570bf30_0 .net "b", 0 0, L_0x55d0c5cd0d00;  1 drivers
v0x55d0c5709d40_0 .net "ca", 0 0, L_0x55d0c5cd0ac0;  1 drivers
v0x55d0c5709e10_0 .net "cin", 0 0, L_0x55d0c5cd0e80;  1 drivers
v0x55d0c5702cf0_0 .net "sum", 0 0, L_0x55d0c5cd0670;  1 drivers
v0x55d0c5707d30_0 .net "w1", 0 0, L_0x55d0c5cd0600;  1 drivers
v0x55d0c5707df0_0 .net "w2", 0 0, L_0x55d0c5cd0730;  1 drivers
v0x55d0c5707950_0 .net "w3", 0 0, L_0x55d0c5cd0840;  1 drivers
v0x55d0c57079f0_0 .net "w4", 0 0, L_0x55d0c5cd0900;  1 drivers
v0x55d0c57028d0_0 .net "w5", 0 0, L_0x55d0c5cd0970;  1 drivers
S_0x55d0c5706150 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c57142b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd0fb0 .functor XOR 1, L_0x55d0c5cd1450, L_0x55d0c5cd1610, C4<0>, C4<0>;
L_0x55d0c5cd1020 .functor XOR 1, L_0x55d0c5cd0fb0, L_0x55d0c5cd17d0, C4<0>, C4<0>;
L_0x55d0c5cd1090 .functor AND 1, L_0x55d0c5cd1450, L_0x55d0c5cd1610, C4<1>, C4<1>;
L_0x55d0c5cd1100 .functor AND 1, L_0x55d0c5cd1450, L_0x55d0c5cd17d0, C4<1>, C4<1>;
L_0x55d0c5cd11c0 .functor AND 1, L_0x55d0c5cd1610, L_0x55d0c5cd17d0, C4<1>, C4<1>;
L_0x55d0c5cd1230 .functor OR 1, L_0x55d0c5cd1090, L_0x55d0c5cd1100, C4<0>, C4<0>;
L_0x55d0c5cd1340 .functor OR 1, L_0x55d0c5cd11c0, L_0x55d0c5cd1230, C4<0>, C4<0>;
v0x55d0c5705df0_0 .net "a", 0 0, L_0x55d0c5cd1450;  1 drivers
v0x55d0c5704570_0 .net "b", 0 0, L_0x55d0c5cd1610;  1 drivers
v0x55d0c5704630_0 .net "ca", 0 0, L_0x55d0c5cd1340;  1 drivers
v0x55d0c5704190_0 .net "cin", 0 0, L_0x55d0c5cd17d0;  1 drivers
v0x55d0c5704250_0 .net "sum", 0 0, L_0x55d0c5cd1020;  1 drivers
v0x55d0c5702550_0 .net "w1", 0 0, L_0x55d0c5cd0fb0;  1 drivers
v0x55d0c57025f0_0 .net "w2", 0 0, L_0x55d0c5cd1090;  1 drivers
v0x55d0c56fb070_0 .net "w3", 0 0, L_0x55d0c5cd1100;  1 drivers
v0x55d0c56fb130_0 .net "w4", 0 0, L_0x55d0c5cd11c0;  1 drivers
v0x55d0c5700160_0 .net "w5", 0 0, L_0x55d0c5cd1230;  1 drivers
S_0x55d0c56f8910 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c574e860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c56bb490_0 .net "a", 7 0, L_0x55d0c5cd7ab0;  1 drivers
v0x55d0c56bb570_0 .net "b", 7 0, L_0x55d0c5cd7ba0;  1 drivers
v0x55d0c56b6410_0 .net "ca", 7 0, L_0x55d0c5cd7920;  1 drivers
v0x55d0c56b64b0_0 .net "cin", 7 0, L_0x55d0c5cd7c90;  1 drivers
v0x55d0c56b9c90_0 .net "sum", 7 0, L_0x55d0c5cd77e0;  1 drivers
L_0x55d0c5cd4b40 .part L_0x55d0c5cd7ab0, 0, 4;
L_0x55d0c5cd4be0 .part L_0x55d0c5cd7ba0, 0, 4;
L_0x55d0c5cd4c80 .part L_0x55d0c5cd7c90, 0, 4;
L_0x55d0c5cd74d0 .part L_0x55d0c5cd7ab0, 4, 4;
L_0x55d0c5cd75c0 .part L_0x55d0c5cd7ba0, 4, 4;
L_0x55d0c5cd76b0 .part L_0x55d0c5cd7c90, 4, 4;
L_0x55d0c5cd77e0 .concat8 [ 4 4 0 0], L_0x55d0c5cd4930, L_0x55d0c5cd72c0;
L_0x55d0c5cd7920 .concat8 [ 4 4 0 0], L_0x55d0c5cd49d0, L_0x55d0c5cd7360;
S_0x55d0c56f2590 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c56f8910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c56d8130_0 .net "a", 3 0, L_0x55d0c5cd4b40;  1 drivers
v0x55d0c56d8210_0 .net "b", 3 0, L_0x55d0c5cd4be0;  1 drivers
v0x55d0c56db9b0_0 .net "ca", 3 0, L_0x55d0c5cd49d0;  1 drivers
v0x55d0c56dba50_0 .net "cin", 3 0, L_0x55d0c5cd4c80;  1 drivers
v0x55d0c56db5d0_0 .net "sum", 3 0, L_0x55d0c5cd4930;  1 drivers
L_0x55d0c5cd28f0 .part L_0x55d0c5cd4b40, 0, 1;
L_0x55d0c5cd2a20 .part L_0x55d0c5cd4be0, 0, 1;
L_0x55d0c5cd2b50 .part L_0x55d0c5cd4c80, 0, 1;
L_0x55d0c5cd3160 .part L_0x55d0c5cd4b40, 1, 1;
L_0x55d0c5cd3290 .part L_0x55d0c5cd4be0, 1, 1;
L_0x55d0c5cd33c0 .part L_0x55d0c5cd4c80, 1, 1;
L_0x55d0c5cd3b00 .part L_0x55d0c5cd4b40, 2, 1;
L_0x55d0c5cd3c30 .part L_0x55d0c5cd4be0, 2, 1;
L_0x55d0c5cd3db0 .part L_0x55d0c5cd4c80, 2, 1;
L_0x55d0c5cd4380 .part L_0x55d0c5cd4b40, 3, 1;
L_0x55d0c5cd4540 .part L_0x55d0c5cd4be0, 3, 1;
L_0x55d0c5cd4700 .part L_0x55d0c5cd4c80, 3, 1;
L_0x55d0c5cd4930 .concat8 [ 1 1 1 1], L_0x55d0c5cd23d0, L_0x55d0c5cd2cf0, L_0x55d0c5cd35a0, L_0x55d0c5cd3f50;
L_0x55d0c5cd49d0 .concat8 [ 1 1 1 1], L_0x55d0c5cd27e0, L_0x55d0c5cd3050, L_0x55d0c5cd39f0, L_0x55d0c5cd4270;
S_0x55d0c56f71f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c56f2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd1990 .functor XOR 1, L_0x55d0c5cd28f0, L_0x55d0c5cd2a20, C4<0>, C4<0>;
L_0x55d0c5cd23d0 .functor XOR 1, L_0x55d0c5cd1990, L_0x55d0c5cd2b50, C4<0>, C4<0>;
L_0x55d0c5cd2490 .functor AND 1, L_0x55d0c5cd28f0, L_0x55d0c5cd2a20, C4<1>, C4<1>;
L_0x55d0c5cd25a0 .functor AND 1, L_0x55d0c5cd28f0, L_0x55d0c5cd2b50, C4<1>, C4<1>;
L_0x55d0c5cd2660 .functor AND 1, L_0x55d0c5cd2a20, L_0x55d0c5cd2b50, C4<1>, C4<1>;
L_0x55d0c5cd26d0 .functor OR 1, L_0x55d0c5cd2490, L_0x55d0c5cd25a0, C4<0>, C4<0>;
L_0x55d0c5cd27e0 .functor OR 1, L_0x55d0c5cd2660, L_0x55d0c5cd26d0, C4<0>, C4<0>;
v0x55d0c56f21f0_0 .net "a", 0 0, L_0x55d0c5cd28f0;  1 drivers
v0x55d0c56f59f0_0 .net "b", 0 0, L_0x55d0c5cd2a20;  1 drivers
v0x55d0c56f5ab0_0 .net "ca", 0 0, L_0x55d0c5cd27e0;  1 drivers
v0x55d0c56f5610_0 .net "cin", 0 0, L_0x55d0c5cd2b50;  1 drivers
v0x55d0c56f56d0_0 .net "sum", 0 0, L_0x55d0c5cd23d0;  1 drivers
v0x55d0c56f3e10_0 .net "w1", 0 0, L_0x55d0c5cd1990;  1 drivers
v0x55d0c56f3eb0_0 .net "w2", 0 0, L_0x55d0c5cd2490;  1 drivers
v0x55d0c56f3a30_0 .net "w3", 0 0, L_0x55d0c5cd25a0;  1 drivers
v0x55d0c56f3af0_0 .net "w4", 0 0, L_0x55d0c5cd2660;  1 drivers
v0x55d0c56f1ea0_0 .net "w5", 0 0, L_0x55d0c5cd26d0;  1 drivers
S_0x55d0c56ea910 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c56f2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd2c80 .functor XOR 1, L_0x55d0c5cd3160, L_0x55d0c5cd3290, C4<0>, C4<0>;
L_0x55d0c5cd2cf0 .functor XOR 1, L_0x55d0c5cd2c80, L_0x55d0c5cd33c0, C4<0>, C4<0>;
L_0x55d0c5cd2d60 .functor AND 1, L_0x55d0c5cd3160, L_0x55d0c5cd3290, C4<1>, C4<1>;
L_0x55d0c5cd2dd0 .functor AND 1, L_0x55d0c5cd3160, L_0x55d0c5cd33c0, C4<1>, C4<1>;
L_0x55d0c5cd2e90 .functor AND 1, L_0x55d0c5cd3290, L_0x55d0c5cd33c0, C4<1>, C4<1>;
L_0x55d0c5cd2f00 .functor OR 1, L_0x55d0c5cd2d60, L_0x55d0c5cd2dd0, C4<0>, C4<0>;
L_0x55d0c5cd3050 .functor OR 1, L_0x55d0c5cd2e90, L_0x55d0c5cd2f00, C4<0>, C4<0>;
v0x55d0c56ef9d0_0 .net "a", 0 0, L_0x55d0c5cd3160;  1 drivers
v0x55d0c56ef570_0 .net "b", 0 0, L_0x55d0c5cd3290;  1 drivers
v0x55d0c56ef630_0 .net "ca", 0 0, L_0x55d0c5cd3050;  1 drivers
v0x55d0c56ea4f0_0 .net "cin", 0 0, L_0x55d0c5cd33c0;  1 drivers
v0x55d0c56ea5b0_0 .net "sum", 0 0, L_0x55d0c5cd2cf0;  1 drivers
v0x55d0c56edd70_0 .net "w1", 0 0, L_0x55d0c5cd2c80;  1 drivers
v0x55d0c56ede10_0 .net "w2", 0 0, L_0x55d0c5cd2d60;  1 drivers
v0x55d0c56ed990_0 .net "w3", 0 0, L_0x55d0c5cd2dd0;  1 drivers
v0x55d0c56eda50_0 .net "w4", 0 0, L_0x55d0c5cd2e90;  1 drivers
v0x55d0c56ec240_0 .net "w5", 0 0, L_0x55d0c5cd2f00;  1 drivers
S_0x55d0c56ebdd0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c56f2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd3530 .functor XOR 1, L_0x55d0c5cd3b00, L_0x55d0c5cd3c30, C4<0>, C4<0>;
L_0x55d0c5cd35a0 .functor XOR 1, L_0x55d0c5cd3530, L_0x55d0c5cd3db0, C4<0>, C4<0>;
L_0x55d0c5cd3660 .functor AND 1, L_0x55d0c5cd3b00, L_0x55d0c5cd3c30, C4<1>, C4<1>;
L_0x55d0c5cd3770 .functor AND 1, L_0x55d0c5cd3b00, L_0x55d0c5cd3db0, C4<1>, C4<1>;
L_0x55d0c5cd3830 .functor AND 1, L_0x55d0c5cd3c30, L_0x55d0c5cd3db0, C4<1>, C4<1>;
L_0x55d0c5cd38a0 .functor OR 1, L_0x55d0c5cd3660, L_0x55d0c5cd3770, C4<0>, C4<0>;
L_0x55d0c5cd39f0 .functor OR 1, L_0x55d0c5cd3830, L_0x55d0c5cd38a0, C4<0>, C4<0>;
v0x55d0c56ea270_0 .net "a", 0 0, L_0x55d0c5cd3b00;  1 drivers
v0x55d0c56e7fb0_0 .net "b", 0 0, L_0x55d0c5cd3c30;  1 drivers
v0x55d0c56e8070_0 .net "ca", 0 0, L_0x55d0c5cd39f0;  1 drivers
v0x55d0c56e0200_0 .net "cin", 0 0, L_0x55d0c5cd3db0;  1 drivers
v0x55d0c56e02a0_0 .net "sum", 0 0, L_0x55d0c5cd35a0;  1 drivers
v0x55d0c56e5280_0 .net "w1", 0 0, L_0x55d0c5cd3530;  1 drivers
v0x55d0c56e4e30_0 .net "w2", 0 0, L_0x55d0c5cd3660;  1 drivers
v0x55d0c56e4ef0_0 .net "w3", 0 0, L_0x55d0c5cd3770;  1 drivers
v0x55d0c56dfdb0_0 .net "w4", 0 0, L_0x55d0c5cd3830;  1 drivers
v0x55d0c56e3630_0 .net "w5", 0 0, L_0x55d0c5cd38a0;  1 drivers
S_0x55d0c56e3250 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c56f2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd3ee0 .functor XOR 1, L_0x55d0c5cd4380, L_0x55d0c5cd4540, C4<0>, C4<0>;
L_0x55d0c5cd3f50 .functor XOR 1, L_0x55d0c5cd3ee0, L_0x55d0c5cd4700, C4<0>, C4<0>;
L_0x55d0c5cd3fc0 .functor AND 1, L_0x55d0c5cd4380, L_0x55d0c5cd4540, C4<1>, C4<1>;
L_0x55d0c5cd4030 .functor AND 1, L_0x55d0c5cd4380, L_0x55d0c5cd4700, C4<1>, C4<1>;
L_0x55d0c5cd40f0 .functor AND 1, L_0x55d0c5cd4540, L_0x55d0c5cd4700, C4<1>, C4<1>;
L_0x55d0c5cd4160 .functor OR 1, L_0x55d0c5cd3fc0, L_0x55d0c5cd4030, C4<0>, C4<0>;
L_0x55d0c5cd4270 .functor OR 1, L_0x55d0c5cd40f0, L_0x55d0c5cd4160, C4<0>, C4<0>;
v0x55d0c56e1ad0_0 .net "a", 0 0, L_0x55d0c5cd4380;  1 drivers
v0x55d0c56e1670_0 .net "b", 0 0, L_0x55d0c5cd4540;  1 drivers
v0x55d0c56e1730_0 .net "ca", 0 0, L_0x55d0c5cd4270;  1 drivers
v0x55d0c56dfa30_0 .net "cin", 0 0, L_0x55d0c5cd4700;  1 drivers
v0x55d0c56dfaf0_0 .net "sum", 0 0, L_0x55d0c5cd3f50;  1 drivers
v0x55d0c56d8550_0 .net "w1", 0 0, L_0x55d0c5cd3ee0;  1 drivers
v0x55d0c56d85f0_0 .net "w2", 0 0, L_0x55d0c5cd3fc0;  1 drivers
v0x55d0c56dd590_0 .net "w3", 0 0, L_0x55d0c5cd4030;  1 drivers
v0x55d0c56dd650_0 .net "w4", 0 0, L_0x55d0c5cd40f0;  1 drivers
v0x55d0c56dd260_0 .net "w5", 0 0, L_0x55d0c5cd4160;  1 drivers
S_0x55d0c56d9dd0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c56f8910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c56bdd10_0 .net "a", 3 0, L_0x55d0c5cd74d0;  1 drivers
v0x55d0c56bde10_0 .net "b", 3 0, L_0x55d0c5cd75c0;  1 drivers
v0x55d0c56b6830_0 .net "ca", 3 0, L_0x55d0c5cd7360;  1 drivers
v0x55d0c56b68f0_0 .net "cin", 3 0, L_0x55d0c5cd76b0;  1 drivers
v0x55d0c56bb870_0 .net "sum", 3 0, L_0x55d0c5cd72c0;  1 drivers
L_0x55d0c5cd5280 .part L_0x55d0c5cd74d0, 0, 1;
L_0x55d0c5cd53b0 .part L_0x55d0c5cd75c0, 0, 1;
L_0x55d0c5cd54e0 .part L_0x55d0c5cd76b0, 0, 1;
L_0x55d0c5cd5af0 .part L_0x55d0c5cd74d0, 1, 1;
L_0x55d0c5cd5c20 .part L_0x55d0c5cd75c0, 1, 1;
L_0x55d0c5cd5d50 .part L_0x55d0c5cd76b0, 1, 1;
L_0x55d0c5cd6490 .part L_0x55d0c5cd74d0, 2, 1;
L_0x55d0c5cd65c0 .part L_0x55d0c5cd75c0, 2, 1;
L_0x55d0c5cd6740 .part L_0x55d0c5cd76b0, 2, 1;
L_0x55d0c5cd6d10 .part L_0x55d0c5cd74d0, 3, 1;
L_0x55d0c5cd6ed0 .part L_0x55d0c5cd75c0, 3, 1;
L_0x55d0c5cd7090 .part L_0x55d0c5cd76b0, 3, 1;
L_0x55d0c5cd72c0 .concat8 [ 1 1 1 1], L_0x55d0c5cd4d20, L_0x55d0c5cd5680, L_0x55d0c5cd5f30, L_0x55d0c5cd68e0;
L_0x55d0c5cd7360 .concat8 [ 1 1 1 1], L_0x55d0c5cd5170, L_0x55d0c5cd59e0, L_0x55d0c5cd6380, L_0x55d0c5cd6c00;
S_0x55d0c56d7db0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c56d9dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd48c0 .functor XOR 1, L_0x55d0c5cd5280, L_0x55d0c5cd53b0, C4<0>, C4<0>;
L_0x55d0c5cd4d20 .functor XOR 1, L_0x55d0c5cd48c0, L_0x55d0c5cd54e0, C4<0>, C4<0>;
L_0x55d0c5cd4de0 .functor AND 1, L_0x55d0c5cd5280, L_0x55d0c5cd53b0, C4<1>, C4<1>;
L_0x55d0c5cd4ef0 .functor AND 1, L_0x55d0c5cd5280, L_0x55d0c5cd54e0, C4<1>, C4<1>;
L_0x55d0c5cd4fb0 .functor AND 1, L_0x55d0c5cd53b0, L_0x55d0c5cd54e0, C4<1>, C4<1>;
L_0x55d0c5cd5020 .functor OR 1, L_0x55d0c5cd4de0, L_0x55d0c5cd4ef0, C4<0>, C4<0>;
L_0x55d0c5cd5170 .functor OR 1, L_0x55d0c5cd4fb0, L_0x55d0c5cd5020, C4<0>, C4<0>;
v0x55d0c56d9af0_0 .net "a", 0 0, L_0x55d0c5cd5280;  1 drivers
v0x55d0c56d5df0_0 .net "b", 0 0, L_0x55d0c5cd53b0;  1 drivers
v0x55d0c56d5eb0_0 .net "ca", 0 0, L_0x55d0c5cd5170;  1 drivers
v0x55d0c56cfa70_0 .net "cin", 0 0, L_0x55d0c5cd54e0;  1 drivers
v0x55d0c56cfb30_0 .net "sum", 0 0, L_0x55d0c5cd4d20;  1 drivers
v0x55d0c56d4b20_0 .net "w1", 0 0, L_0x55d0c5cd48c0;  1 drivers
v0x55d0c56d46d0_0 .net "w2", 0 0, L_0x55d0c5cd4de0;  1 drivers
v0x55d0c56d4790_0 .net "w3", 0 0, L_0x55d0c5cd4ef0;  1 drivers
v0x55d0c56cf650_0 .net "w4", 0 0, L_0x55d0c5cd4fb0;  1 drivers
v0x55d0c56d2ed0_0 .net "w5", 0 0, L_0x55d0c5cd5020;  1 drivers
S_0x55d0c56d2af0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c56d9dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd5610 .functor XOR 1, L_0x55d0c5cd5af0, L_0x55d0c5cd5c20, C4<0>, C4<0>;
L_0x55d0c5cd5680 .functor XOR 1, L_0x55d0c5cd5610, L_0x55d0c5cd5d50, C4<0>, C4<0>;
L_0x55d0c5cd56f0 .functor AND 1, L_0x55d0c5cd5af0, L_0x55d0c5cd5c20, C4<1>, C4<1>;
L_0x55d0c5cd5760 .functor AND 1, L_0x55d0c5cd5af0, L_0x55d0c5cd5d50, C4<1>, C4<1>;
L_0x55d0c5cd5820 .functor AND 1, L_0x55d0c5cd5c20, L_0x55d0c5cd5d50, C4<1>, C4<1>;
L_0x55d0c5cd5890 .functor OR 1, L_0x55d0c5cd56f0, L_0x55d0c5cd5760, C4<0>, C4<0>;
L_0x55d0c5cd59e0 .functor OR 1, L_0x55d0c5cd5820, L_0x55d0c5cd5890, C4<0>, C4<0>;
v0x55d0c56d1370_0 .net "a", 0 0, L_0x55d0c5cd5af0;  1 drivers
v0x55d0c56d0f10_0 .net "b", 0 0, L_0x55d0c5cd5c20;  1 drivers
v0x55d0c56d0fd0_0 .net "ca", 0 0, L_0x55d0c5cd59e0;  1 drivers
v0x55d0c56cf2d0_0 .net "cin", 0 0, L_0x55d0c5cd5d50;  1 drivers
v0x55d0c56cf390_0 .net "sum", 0 0, L_0x55d0c5cd5680;  1 drivers
v0x55d0c56c7df0_0 .net "w1", 0 0, L_0x55d0c5cd5610;  1 drivers
v0x55d0c56c7e90_0 .net "w2", 0 0, L_0x55d0c5cd56f0;  1 drivers
v0x55d0c56cce30_0 .net "w3", 0 0, L_0x55d0c5cd5760;  1 drivers
v0x55d0c56ccef0_0 .net "w4", 0 0, L_0x55d0c5cd5820;  1 drivers
v0x55d0c56ccb00_0 .net "w5", 0 0, L_0x55d0c5cd5890;  1 drivers
S_0x55d0c56c79d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c56d9dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd5ec0 .functor XOR 1, L_0x55d0c5cd6490, L_0x55d0c5cd65c0, C4<0>, C4<0>;
L_0x55d0c5cd5f30 .functor XOR 1, L_0x55d0c5cd5ec0, L_0x55d0c5cd6740, C4<0>, C4<0>;
L_0x55d0c5cd5ff0 .functor AND 1, L_0x55d0c5cd6490, L_0x55d0c5cd65c0, C4<1>, C4<1>;
L_0x55d0c5cd6100 .functor AND 1, L_0x55d0c5cd6490, L_0x55d0c5cd6740, C4<1>, C4<1>;
L_0x55d0c5cd61c0 .functor AND 1, L_0x55d0c5cd65c0, L_0x55d0c5cd6740, C4<1>, C4<1>;
L_0x55d0c5cd6230 .functor OR 1, L_0x55d0c5cd5ff0, L_0x55d0c5cd6100, C4<0>, C4<0>;
L_0x55d0c5cd6380 .functor OR 1, L_0x55d0c5cd61c0, L_0x55d0c5cd6230, C4<0>, C4<0>;
v0x55d0c56cb2d0_0 .net "a", 0 0, L_0x55d0c5cd6490;  1 drivers
v0x55d0c56cae70_0 .net "b", 0 0, L_0x55d0c5cd65c0;  1 drivers
v0x55d0c56caf30_0 .net "ca", 0 0, L_0x55d0c5cd6380;  1 drivers
v0x55d0c56c9670_0 .net "cin", 0 0, L_0x55d0c5cd6740;  1 drivers
v0x55d0c56c9730_0 .net "sum", 0 0, L_0x55d0c5cd5f30;  1 drivers
v0x55d0c56c9290_0 .net "w1", 0 0, L_0x55d0c5cd5ec0;  1 drivers
v0x55d0c56c9350_0 .net "w2", 0 0, L_0x55d0c5cd5ff0;  1 drivers
v0x55d0c56c7650_0 .net "w3", 0 0, L_0x55d0c5cd6100;  1 drivers
v0x55d0c56c76f0_0 .net "w4", 0 0, L_0x55d0c5cd61c0;  1 drivers
v0x55d0c56c55b0_0 .net "w5", 0 0, L_0x55d0c5cd6230;  1 drivers
S_0x55d0c56be4b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c56d9dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd6870 .functor XOR 1, L_0x55d0c5cd6d10, L_0x55d0c5cd6ed0, C4<0>, C4<0>;
L_0x55d0c5cd68e0 .functor XOR 1, L_0x55d0c5cd6870, L_0x55d0c5cd7090, C4<0>, C4<0>;
L_0x55d0c5cd6950 .functor AND 1, L_0x55d0c5cd6d10, L_0x55d0c5cd6ed0, C4<1>, C4<1>;
L_0x55d0c5cd69c0 .functor AND 1, L_0x55d0c5cd6d10, L_0x55d0c5cd7090, C4<1>, C4<1>;
L_0x55d0c5cd6a80 .functor AND 1, L_0x55d0c5cd6ed0, L_0x55d0c5cd7090, C4<1>, C4<1>;
L_0x55d0c5cd6af0 .functor OR 1, L_0x55d0c5cd6950, L_0x55d0c5cd69c0, C4<0>, C4<0>;
L_0x55d0c5cd6c00 .functor OR 1, L_0x55d0c5cd6a80, L_0x55d0c5cd6af0, C4<0>, C4<0>;
v0x55d0c56c35a0_0 .net "a", 0 0, L_0x55d0c5cd6d10;  1 drivers
v0x55d0c56c3110_0 .net "b", 0 0, L_0x55d0c5cd6ed0;  1 drivers
v0x55d0c56c31d0_0 .net "ca", 0 0, L_0x55d0c5cd6c00;  1 drivers
v0x55d0c56be090_0 .net "cin", 0 0, L_0x55d0c5cd7090;  1 drivers
v0x55d0c56be150_0 .net "sum", 0 0, L_0x55d0c5cd68e0;  1 drivers
v0x55d0c56c1980_0 .net "w1", 0 0, L_0x55d0c5cd6870;  1 drivers
v0x55d0c56c1530_0 .net "w2", 0 0, L_0x55d0c5cd6950;  1 drivers
v0x55d0c56c15f0_0 .net "w3", 0 0, L_0x55d0c5cd69c0;  1 drivers
v0x55d0c56bfd30_0 .net "w4", 0 0, L_0x55d0c5cd6a80;  1 drivers
v0x55d0c56bf950_0 .net "w5", 0 0, L_0x55d0c5cd6af0;  1 drivers
S_0x55d0c56af5d0 .scope module, "a_2" "SixtyfourBA" 4 10, 5 3 0, S_0x55d0c4e7ad50;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5480ba0_0 .net/2u *"_s2", 0 0, L_0x7f868395b4e0;  1 drivers
L_0x7f868395b528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5480740_0 .net/2u *"_s6", 0 0, L_0x7f868395b528;  1 drivers
v0x55d0c5480800_0 .net "a", 64 0, L_0x55d0c5d079c0;  1 drivers
v0x55d0c547b6c0_0 .net "b", 64 0, L_0x55d0c5d07a60;  1 drivers
v0x55d0c547b780_0 .net "ca", 64 0, L_0x55d0c5d077e0;  1 drivers
v0x55d0c547efd0_0 .net "cin", 64 0, L_0x55d0c5d07c60;  1 drivers
v0x55d0c547eb60_0 .net "sum", 64 0, L_0x55d0c5d07650;  1 drivers
L_0x55d0c5ceffa0 .part L_0x55d0c5d079c0, 0, 32;
L_0x55d0c5cf0040 .part L_0x55d0c5d07a60, 0, 32;
L_0x55d0c5cf00e0 .part L_0x55d0c5d07c60, 0, 32;
L_0x55d0c5d07380 .part L_0x55d0c5d079c0, 32, 32;
L_0x55d0c5d07470 .part L_0x55d0c5d07a60, 32, 32;
L_0x55d0c5d07560 .part L_0x55d0c5d07c60, 32, 32;
L_0x55d0c5d07650 .concat8 [ 32 32 1 0], L_0x55d0c5cefcd0, L_0x55d0c5d070b0, L_0x7f868395b528;
L_0x55d0c5d077e0 .concat8 [ 1 32 32 0], L_0x7f868395b4e0, L_0x55d0c5cefe10, L_0x55d0c5d071f0;
S_0x55d0c56af1f0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c56af5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c559bb20_0 .net "a", 31 0, L_0x55d0c5ceffa0;  1 drivers
v0x55d0c559bc00_0 .net "b", 31 0, L_0x55d0c5cf0040;  1 drivers
v0x55d0c559a320_0 .net "ca", 31 0, L_0x55d0c5cefe10;  1 drivers
v0x55d0c559a3e0_0 .net "cin", 31 0, L_0x55d0c5cf00e0;  1 drivers
v0x55d0c5599f40_0 .net "sum", 31 0, L_0x55d0c5cefcd0;  1 drivers
L_0x55d0c5ce42e0 .part L_0x55d0c5ceffa0, 0, 16;
L_0x55d0c5ce4380 .part L_0x55d0c5cf0040, 0, 16;
L_0x55d0c5ce4420 .part L_0x55d0c5cf00e0, 0, 16;
L_0x55d0c5cefa00 .part L_0x55d0c5ceffa0, 16, 16;
L_0x55d0c5cefaf0 .part L_0x55d0c5cf0040, 16, 16;
L_0x55d0c5cefbe0 .part L_0x55d0c5cf00e0, 16, 16;
L_0x55d0c5cefcd0 .concat8 [ 16 16 0 0], L_0x55d0c5ce4010, L_0x55d0c5cef730;
L_0x55d0c5cefe10 .concat8 [ 16 16 0 0], L_0x55d0c5ce4150, L_0x55d0c5cef870;
S_0x55d0c56a60d0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c56af1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5626430_0 .net "a", 15 0, L_0x55d0c5ce42e0;  1 drivers
v0x55d0c5626510_0 .net "b", 15 0, L_0x55d0c5ce4380;  1 drivers
v0x55d0c5624c30_0 .net "ca", 15 0, L_0x55d0c5ce4150;  1 drivers
v0x55d0c5624cf0_0 .net "cin", 15 0, L_0x55d0c5ce4420;  1 drivers
v0x55d0c5624850_0 .net "sum", 15 0, L_0x55d0c5ce4010;  1 drivers
L_0x55d0c5cde570 .part L_0x55d0c5ce42e0, 0, 8;
L_0x55d0c5cde610 .part L_0x55d0c5ce4380, 0, 8;
L_0x55d0c5cde6b0 .part L_0x55d0c5ce4420, 0, 8;
L_0x55d0c5ce3d40 .part L_0x55d0c5ce42e0, 8, 8;
L_0x55d0c5ce3e30 .part L_0x55d0c5ce4380, 8, 8;
L_0x55d0c5ce3f20 .part L_0x55d0c5ce4420, 8, 8;
L_0x55d0c5ce4010 .concat8 [ 8 8 0 0], L_0x55d0c5cde2a0, L_0x55d0c5ce3a70;
L_0x55d0c5ce4150 .concat8 [ 8 8 0 0], L_0x55d0c5cde3e0, L_0x55d0c5ce3bb0;
S_0x55d0c56aad30 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c56a60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c566ac70_0 .net "a", 7 0, L_0x55d0c5cde570;  1 drivers
v0x55d0c566ad70_0 .net "b", 7 0, L_0x55d0c5cde610;  1 drivers
v0x55d0c56694b0_0 .net "ca", 7 0, L_0x55d0c5cde3e0;  1 drivers
v0x55d0c5669570_0 .net "cin", 7 0, L_0x55d0c5cde6b0;  1 drivers
v0x55d0c56690d0_0 .net "sum", 7 0, L_0x55d0c5cde2a0;  1 drivers
L_0x55d0c5cdb600 .part L_0x55d0c5cde570, 0, 4;
L_0x55d0c5cdb6a0 .part L_0x55d0c5cde610, 0, 4;
L_0x55d0c5cdb740 .part L_0x55d0c5cde6b0, 0, 4;
L_0x55d0c5cddf90 .part L_0x55d0c5cde570, 4, 4;
L_0x55d0c5cde080 .part L_0x55d0c5cde610, 4, 4;
L_0x55d0c5cde170 .part L_0x55d0c5cde6b0, 4, 4;
L_0x55d0c5cde2a0 .concat8 [ 4 4 0 0], L_0x55d0c5cdb3f0, L_0x55d0c5cddd80;
L_0x55d0c5cde3e0 .concat8 [ 4 4 0 0], L_0x55d0c5cdb490, L_0x55d0c5cdde20;
S_0x55d0c56a5cb0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c56aad30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c568b190_0 .net "a", 3 0, L_0x55d0c5cdb600;  1 drivers
v0x55d0c568b290_0 .net "b", 3 0, L_0x55d0c5cdb6a0;  1 drivers
v0x55d0c568adb0_0 .net "ca", 3 0, L_0x55d0c5cdb490;  1 drivers
v0x55d0c568ae70_0 .net "cin", 3 0, L_0x55d0c5cdb740;  1 drivers
v0x55d0c5689170_0 .net "sum", 3 0, L_0x55d0c5cdb3f0;  1 drivers
L_0x55d0c5cd93b0 .part L_0x55d0c5cdb600, 0, 1;
L_0x55d0c5cd94e0 .part L_0x55d0c5cdb6a0, 0, 1;
L_0x55d0c5cd9610 .part L_0x55d0c5cdb740, 0, 1;
L_0x55d0c5cd9c20 .part L_0x55d0c5cdb600, 1, 1;
L_0x55d0c5cd9d50 .part L_0x55d0c5cdb6a0, 1, 1;
L_0x55d0c5cd9e80 .part L_0x55d0c5cdb740, 1, 1;
L_0x55d0c5cda5c0 .part L_0x55d0c5cdb600, 2, 1;
L_0x55d0c5cda6f0 .part L_0x55d0c5cdb6a0, 2, 1;
L_0x55d0c5cda870 .part L_0x55d0c5cdb740, 2, 1;
L_0x55d0c5cdae40 .part L_0x55d0c5cdb600, 3, 1;
L_0x55d0c5cdb000 .part L_0x55d0c5cdb6a0, 3, 1;
L_0x55d0c5cdb1c0 .part L_0x55d0c5cdb740, 3, 1;
L_0x55d0c5cdb3f0 .concat8 [ 1 1 1 1], L_0x55d0c5cd8ea0, L_0x55d0c5cd97b0, L_0x55d0c5cda060, L_0x55d0c5cdaa10;
L_0x55d0c5cdb490 .concat8 [ 1 1 1 1], L_0x55d0c5cd92a0, L_0x55d0c5cd9b10, L_0x55d0c5cda4b0, L_0x55d0c5cdad30;
S_0x55d0c56a9150 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c56a5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd7250 .functor XOR 1, L_0x55d0c5cd93b0, L_0x55d0c5cd94e0, C4<0>, C4<0>;
L_0x55d0c5cd8ea0 .functor XOR 1, L_0x55d0c5cd7250, L_0x55d0c5cd9610, C4<0>, C4<0>;
L_0x55d0c5cd8f10 .functor AND 1, L_0x55d0c5cd93b0, L_0x55d0c5cd94e0, C4<1>, C4<1>;
L_0x55d0c5cd9020 .functor AND 1, L_0x55d0c5cd93b0, L_0x55d0c5cd9610, C4<1>, C4<1>;
L_0x55d0c5cd90e0 .functor AND 1, L_0x55d0c5cd94e0, L_0x55d0c5cd9610, C4<1>, C4<1>;
L_0x55d0c5cd9150 .functor OR 1, L_0x55d0c5cd8f10, L_0x55d0c5cd9020, C4<0>, C4<0>;
L_0x55d0c5cd92a0 .functor OR 1, L_0x55d0c5cd90e0, L_0x55d0c5cd9150, C4<0>, C4<0>;
v0x55d0c56a79d0_0 .net "a", 0 0, L_0x55d0c5cd93b0;  1 drivers
v0x55d0c56a7570_0 .net "b", 0 0, L_0x55d0c5cd94e0;  1 drivers
v0x55d0c56a7610_0 .net "ca", 0 0, L_0x55d0c5cd92a0;  1 drivers
v0x55d0c569a070_0 .net "cin", 0 0, L_0x55d0c5cd9610;  1 drivers
v0x55d0c569a110_0 .net "sum", 0 0, L_0x55d0c5cd8ea0;  1 drivers
v0x55d0c569f0b0_0 .net "w1", 0 0, L_0x55d0c5cd7250;  1 drivers
v0x55d0c569f150_0 .net "w2", 0 0, L_0x55d0c5cd8f10;  1 drivers
v0x55d0c569ecd0_0 .net "w3", 0 0, L_0x55d0c5cd9020;  1 drivers
v0x55d0c569ed90_0 .net "w4", 0 0, L_0x55d0c5cd90e0;  1 drivers
v0x55d0c5699d00_0 .net "w5", 0 0, L_0x55d0c5cd9150;  1 drivers
S_0x55d0c569d4d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c56a5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd9740 .functor XOR 1, L_0x55d0c5cd9c20, L_0x55d0c5cd9d50, C4<0>, C4<0>;
L_0x55d0c5cd97b0 .functor XOR 1, L_0x55d0c5cd9740, L_0x55d0c5cd9e80, C4<0>, C4<0>;
L_0x55d0c5cd9820 .functor AND 1, L_0x55d0c5cd9c20, L_0x55d0c5cd9d50, C4<1>, C4<1>;
L_0x55d0c5cd9890 .functor AND 1, L_0x55d0c5cd9c20, L_0x55d0c5cd9e80, C4<1>, C4<1>;
L_0x55d0c5cd9950 .functor AND 1, L_0x55d0c5cd9d50, L_0x55d0c5cd9e80, C4<1>, C4<1>;
L_0x55d0c5cd99c0 .functor OR 1, L_0x55d0c5cd9820, L_0x55d0c5cd9890, C4<0>, C4<0>;
L_0x55d0c5cd9b10 .functor OR 1, L_0x55d0c5cd9950, L_0x55d0c5cd99c0, C4<0>, C4<0>;
v0x55d0c569d170_0 .net "a", 0 0, L_0x55d0c5cd9c20;  1 drivers
v0x55d0c569b8f0_0 .net "b", 0 0, L_0x55d0c5cd9d50;  1 drivers
v0x55d0c569b9b0_0 .net "ca", 0 0, L_0x55d0c5cd9b10;  1 drivers
v0x55d0c569b510_0 .net "cin", 0 0, L_0x55d0c5cd9e80;  1 drivers
v0x55d0c569b5d0_0 .net "sum", 0 0, L_0x55d0c5cd97b0;  1 drivers
v0x55d0c56998d0_0 .net "w1", 0 0, L_0x55d0c5cd9740;  1 drivers
v0x55d0c5699990_0 .net "w2", 0 0, L_0x55d0c5cd9820;  1 drivers
v0x55d0c56923f0_0 .net "w3", 0 0, L_0x55d0c5cd9890;  1 drivers
v0x55d0c5692490_0 .net "w4", 0 0, L_0x55d0c5cd9950;  1 drivers
v0x55d0c56974e0_0 .net "w5", 0 0, L_0x55d0c5cd99c0;  1 drivers
S_0x55d0c5697050 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c56a5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cd9ff0 .functor XOR 1, L_0x55d0c5cda5c0, L_0x55d0c5cda6f0, C4<0>, C4<0>;
L_0x55d0c5cda060 .functor XOR 1, L_0x55d0c5cd9ff0, L_0x55d0c5cda870, C4<0>, C4<0>;
L_0x55d0c5cda120 .functor AND 1, L_0x55d0c5cda5c0, L_0x55d0c5cda6f0, C4<1>, C4<1>;
L_0x55d0c5cda230 .functor AND 1, L_0x55d0c5cda5c0, L_0x55d0c5cda870, C4<1>, C4<1>;
L_0x55d0c5cda2f0 .functor AND 1, L_0x55d0c5cda6f0, L_0x55d0c5cda870, C4<1>, C4<1>;
L_0x55d0c5cda360 .functor OR 1, L_0x55d0c5cda120, L_0x55d0c5cda230, C4<0>, C4<0>;
L_0x55d0c5cda4b0 .functor OR 1, L_0x55d0c5cda2f0, L_0x55d0c5cda360, C4<0>, C4<0>;
v0x55d0c5692050_0 .net "a", 0 0, L_0x55d0c5cda5c0;  1 drivers
v0x55d0c5695850_0 .net "b", 0 0, L_0x55d0c5cda6f0;  1 drivers
v0x55d0c5695910_0 .net "ca", 0 0, L_0x55d0c5cda4b0;  1 drivers
v0x55d0c5695470_0 .net "cin", 0 0, L_0x55d0c5cda870;  1 drivers
v0x55d0c5695530_0 .net "sum", 0 0, L_0x55d0c5cda060;  1 drivers
v0x55d0c5693c70_0 .net "w1", 0 0, L_0x55d0c5cd9ff0;  1 drivers
v0x55d0c5693d30_0 .net "w2", 0 0, L_0x55d0c5cda120;  1 drivers
v0x55d0c5693890_0 .net "w3", 0 0, L_0x55d0c5cda230;  1 drivers
v0x55d0c5693930_0 .net "w4", 0 0, L_0x55d0c5cda2f0;  1 drivers
v0x55d0c5691d00_0 .net "w5", 0 0, L_0x55d0c5cda360;  1 drivers
S_0x55d0c568fc90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c56a5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cda9a0 .functor XOR 1, L_0x55d0c5cdae40, L_0x55d0c5cdb000, C4<0>, C4<0>;
L_0x55d0c5cdaa10 .functor XOR 1, L_0x55d0c5cda9a0, L_0x55d0c5cdb1c0, C4<0>, C4<0>;
L_0x55d0c5cdaa80 .functor AND 1, L_0x55d0c5cdae40, L_0x55d0c5cdb000, C4<1>, C4<1>;
L_0x55d0c5cdaaf0 .functor AND 1, L_0x55d0c5cdae40, L_0x55d0c5cdb1c0, C4<1>, C4<1>;
L_0x55d0c5cdabb0 .functor AND 1, L_0x55d0c5cdb000, L_0x55d0c5cdb1c0, C4<1>, C4<1>;
L_0x55d0c5cdac20 .functor OR 1, L_0x55d0c5cdaa80, L_0x55d0c5cdaaf0, C4<0>, C4<0>;
L_0x55d0c5cdad30 .functor OR 1, L_0x55d0c5cdabb0, L_0x55d0c5cdac20, C4<0>, C4<0>;
v0x55d0c5689990_0 .net "a", 0 0, L_0x55d0c5cdae40;  1 drivers
v0x55d0c568e950_0 .net "b", 0 0, L_0x55d0c5cdb000;  1 drivers
v0x55d0c568ea10_0 .net "ca", 0 0, L_0x55d0c5cdad30;  1 drivers
v0x55d0c568e570_0 .net "cin", 0 0, L_0x55d0c5cdb1c0;  1 drivers
v0x55d0c568e630_0 .net "sum", 0 0, L_0x55d0c5cdaa10;  1 drivers
v0x55d0c56894f0_0 .net "w1", 0 0, L_0x55d0c5cda9a0;  1 drivers
v0x55d0c5689590_0 .net "w2", 0 0, L_0x55d0c5cdaa80;  1 drivers
v0x55d0c568cd70_0 .net "w3", 0 0, L_0x55d0c5cdaaf0;  1 drivers
v0x55d0c568ce30_0 .net "w4", 0 0, L_0x55d0c5cdabb0;  1 drivers
v0x55d0c568ca40_0 .net "w5", 0 0, L_0x55d0c5cdac20;  1 drivers
S_0x55d0c5686cd0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c56aad30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c566c850_0 .net "a", 3 0, L_0x55d0c5cddf90;  1 drivers
v0x55d0c566c930_0 .net "b", 3 0, L_0x55d0c5cde080;  1 drivers
v0x55d0c56677d0_0 .net "ca", 3 0, L_0x55d0c5cdde20;  1 drivers
v0x55d0c56678a0_0 .net "cin", 3 0, L_0x55d0c5cde170;  1 drivers
v0x55d0c566b050_0 .net "sum", 3 0, L_0x55d0c5cddd80;  1 drivers
L_0x55d0c5cdbd40 .part L_0x55d0c5cddf90, 0, 1;
L_0x55d0c5cdbe70 .part L_0x55d0c5cde080, 0, 1;
L_0x55d0c5cdbfa0 .part L_0x55d0c5cde170, 0, 1;
L_0x55d0c5cdc5b0 .part L_0x55d0c5cddf90, 1, 1;
L_0x55d0c5cdc6e0 .part L_0x55d0c5cde080, 1, 1;
L_0x55d0c5cdc810 .part L_0x55d0c5cde170, 1, 1;
L_0x55d0c5cdcf50 .part L_0x55d0c5cddf90, 2, 1;
L_0x55d0c5cdd080 .part L_0x55d0c5cde080, 2, 1;
L_0x55d0c5cdd200 .part L_0x55d0c5cde170, 2, 1;
L_0x55d0c5cdd7d0 .part L_0x55d0c5cddf90, 3, 1;
L_0x55d0c5cdd990 .part L_0x55d0c5cde080, 3, 1;
L_0x55d0c5cddb50 .part L_0x55d0c5cde170, 3, 1;
L_0x55d0c5cddd80 .concat8 [ 1 1 1 1], L_0x55d0c5cdb7e0, L_0x55d0c5cdc140, L_0x55d0c5cdc9f0, L_0x55d0c5cdd3a0;
L_0x55d0c5cdde20 .concat8 [ 1 1 1 1], L_0x55d0c5cdbc30, L_0x55d0c5cdc4a0, L_0x55d0c5cdce40, L_0x55d0c5cdd6c0;
S_0x55d0c56868f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5686cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cdb380 .functor XOR 1, L_0x55d0c5cdbd40, L_0x55d0c5cdbe70, C4<0>, C4<0>;
L_0x55d0c5cdb7e0 .functor XOR 1, L_0x55d0c5cdb380, L_0x55d0c5cdbfa0, C4<0>, C4<0>;
L_0x55d0c5cdb8a0 .functor AND 1, L_0x55d0c5cdbd40, L_0x55d0c5cdbe70, C4<1>, C4<1>;
L_0x55d0c5cdb9b0 .functor AND 1, L_0x55d0c5cdbd40, L_0x55d0c5cdbfa0, C4<1>, C4<1>;
L_0x55d0c5cdba70 .functor AND 1, L_0x55d0c5cdbe70, L_0x55d0c5cdbfa0, C4<1>, C4<1>;
L_0x55d0c5cdbae0 .functor OR 1, L_0x55d0c5cdb8a0, L_0x55d0c5cdb9b0, C4<0>, C4<0>;
L_0x55d0c5cdbc30 .functor OR 1, L_0x55d0c5cdba70, L_0x55d0c5cdbae0, C4<0>, C4<0>;
v0x55d0c56818f0_0 .net "a", 0 0, L_0x55d0c5cdbd40;  1 drivers
v0x55d0c56850f0_0 .net "b", 0 0, L_0x55d0c5cdbe70;  1 drivers
v0x55d0c56851b0_0 .net "ca", 0 0, L_0x55d0c5cdbc30;  1 drivers
v0x55d0c5684d10_0 .net "cin", 0 0, L_0x55d0c5cdbfa0;  1 drivers
v0x55d0c5684dd0_0 .net "sum", 0 0, L_0x55d0c5cdb7e0;  1 drivers
v0x55d0c5683510_0 .net "w1", 0 0, L_0x55d0c5cdb380;  1 drivers
v0x55d0c56835b0_0 .net "w2", 0 0, L_0x55d0c5cdb8a0;  1 drivers
v0x55d0c5683130_0 .net "w3", 0 0, L_0x55d0c5cdb9b0;  1 drivers
v0x55d0c56831f0_0 .net "w4", 0 0, L_0x55d0c5cdba70;  1 drivers
v0x55d0c56815a0_0 .net "w5", 0 0, L_0x55d0c5cdbae0;  1 drivers
S_0x55d0c567f3c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5686cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cdc0d0 .functor XOR 1, L_0x55d0c5cdc5b0, L_0x55d0c5cdc6e0, C4<0>, C4<0>;
L_0x55d0c5cdc140 .functor XOR 1, L_0x55d0c5cdc0d0, L_0x55d0c5cdc810, C4<0>, C4<0>;
L_0x55d0c5cdc1b0 .functor AND 1, L_0x55d0c5cdc5b0, L_0x55d0c5cdc6e0, C4<1>, C4<1>;
L_0x55d0c5cdc220 .functor AND 1, L_0x55d0c5cdc5b0, L_0x55d0c5cdc810, C4<1>, C4<1>;
L_0x55d0c5cdc2e0 .functor AND 1, L_0x55d0c5cdc6e0, L_0x55d0c5cdc810, C4<1>, C4<1>;
L_0x55d0c5cdc350 .functor OR 1, L_0x55d0c5cdc1b0, L_0x55d0c5cdc220, C4<0>, C4<0>;
L_0x55d0c5cdc4a0 .functor OR 1, L_0x55d0c5cdc2e0, L_0x55d0c5cdc350, C4<0>, C4<0>;
v0x55d0c567d390_0 .net "a", 0 0, L_0x55d0c5cdc5b0;  1 drivers
v0x55d0c567d450_0 .net "b", 0 0, L_0x55d0c5cdc6e0;  1 drivers
v0x55d0c567cfb0_0 .net "ca", 0 0, L_0x55d0c5cdc4a0;  1 drivers
v0x55d0c567d080_0 .net "cin", 0 0, L_0x55d0c5cdc810;  1 drivers
v0x55d0c5677f30_0 .net "sum", 0 0, L_0x55d0c5cdc140;  1 drivers
v0x55d0c567b7b0_0 .net "w1", 0 0, L_0x55d0c5cdc0d0;  1 drivers
v0x55d0c567b870_0 .net "w2", 0 0, L_0x55d0c5cdc1b0;  1 drivers
v0x55d0c567b3d0_0 .net "w3", 0 0, L_0x55d0c5cdc220;  1 drivers
v0x55d0c567b490_0 .net "w4", 0 0, L_0x55d0c5cdc2e0;  1 drivers
v0x55d0c5679bd0_0 .net "w5", 0 0, L_0x55d0c5cdc350;  1 drivers
S_0x55d0c56797f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5686cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cdc980 .functor XOR 1, L_0x55d0c5cdcf50, L_0x55d0c5cdd080, C4<0>, C4<0>;
L_0x55d0c5cdc9f0 .functor XOR 1, L_0x55d0c5cdc980, L_0x55d0c5cdd200, C4<0>, C4<0>;
L_0x55d0c5cdcab0 .functor AND 1, L_0x55d0c5cdcf50, L_0x55d0c5cdd080, C4<1>, C4<1>;
L_0x55d0c5cdcbc0 .functor AND 1, L_0x55d0c5cdcf50, L_0x55d0c5cdd200, C4<1>, C4<1>;
L_0x55d0c5cdcc80 .functor AND 1, L_0x55d0c5cdd080, L_0x55d0c5cdd200, C4<1>, C4<1>;
L_0x55d0c5cdccf0 .functor OR 1, L_0x55d0c5cdcab0, L_0x55d0c5cdcbc0, C4<0>, C4<0>;
L_0x55d0c5cdce40 .functor OR 1, L_0x55d0c5cdcc80, L_0x55d0c5cdccf0, C4<0>, C4<0>;
v0x55d0c5677bb0_0 .net "a", 0 0, L_0x55d0c5cdcf50;  1 drivers
v0x55d0c5677c50_0 .net "b", 0 0, L_0x55d0c5cdd080;  1 drivers
v0x55d0c56706d0_0 .net "ca", 0 0, L_0x55d0c5cdce40;  1 drivers
v0x55d0c56707a0_0 .net "cin", 0 0, L_0x55d0c5cdd200;  1 drivers
v0x55d0c5675710_0 .net "sum", 0 0, L_0x55d0c5cdc9f0;  1 drivers
v0x55d0c5675330_0 .net "w1", 0 0, L_0x55d0c5cdc980;  1 drivers
v0x55d0c56753f0_0 .net "w2", 0 0, L_0x55d0c5cdcab0;  1 drivers
v0x55d0c56702b0_0 .net "w3", 0 0, L_0x55d0c5cdcbc0;  1 drivers
v0x55d0c5670350_0 .net "w4", 0 0, L_0x55d0c5cdcc80;  1 drivers
v0x55d0c5673b30_0 .net "w5", 0 0, L_0x55d0c5cdccf0;  1 drivers
S_0x55d0c5673750 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5686cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cdd330 .functor XOR 1, L_0x55d0c5cdd7d0, L_0x55d0c5cdd990, C4<0>, C4<0>;
L_0x55d0c5cdd3a0 .functor XOR 1, L_0x55d0c5cdd330, L_0x55d0c5cddb50, C4<0>, C4<0>;
L_0x55d0c5cdd410 .functor AND 1, L_0x55d0c5cdd7d0, L_0x55d0c5cdd990, C4<1>, C4<1>;
L_0x55d0c5cdd480 .functor AND 1, L_0x55d0c5cdd7d0, L_0x55d0c5cddb50, C4<1>, C4<1>;
L_0x55d0c5cdd540 .functor AND 1, L_0x55d0c5cdd990, L_0x55d0c5cddb50, C4<1>, C4<1>;
L_0x55d0c5cdd5b0 .functor OR 1, L_0x55d0c5cdd410, L_0x55d0c5cdd480, C4<0>, C4<0>;
L_0x55d0c5cdd6c0 .functor OR 1, L_0x55d0c5cdd540, L_0x55d0c5cdd5b0, C4<0>, C4<0>;
v0x55d0c5671fd0_0 .net "a", 0 0, L_0x55d0c5cdd7d0;  1 drivers
v0x55d0c5671b70_0 .net "b", 0 0, L_0x55d0c5cdd990;  1 drivers
v0x55d0c5671c30_0 .net "ca", 0 0, L_0x55d0c5cdd6c0;  1 drivers
v0x55d0c566ff30_0 .net "cin", 0 0, L_0x55d0c5cddb50;  1 drivers
v0x55d0c566fff0_0 .net "sum", 0 0, L_0x55d0c5cdd3a0;  1 drivers
v0x55d0c566df70_0 .net "w1", 0 0, L_0x55d0c5cdd330;  1 drivers
v0x55d0c566e010_0 .net "w2", 0 0, L_0x55d0c5cdd410;  1 drivers
v0x55d0c5667bf0_0 .net "w3", 0 0, L_0x55d0c5cdd480;  1 drivers
v0x55d0c5667cb0_0 .net "w4", 0 0, L_0x55d0c5cdd540;  1 drivers
v0x55d0c566cce0_0 .net "w5", 0 0, L_0x55d0c5cdd5b0;  1 drivers
S_0x55d0c565ff70 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c56a60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5628010_0 .net "a", 7 0, L_0x55d0c5ce3d40;  1 drivers
v0x55d0c56280f0_0 .net "b", 7 0, L_0x55d0c5ce3e30;  1 drivers
v0x55d0c5622f90_0 .net "ca", 7 0, L_0x55d0c5ce3bb0;  1 drivers
v0x55d0c5623030_0 .net "cin", 7 0, L_0x55d0c5ce3f20;  1 drivers
v0x55d0c5626810_0 .net "sum", 7 0, L_0x55d0c5ce3a70;  1 drivers
L_0x55d0c5ce0ec0 .part L_0x55d0c5ce3d40, 0, 4;
L_0x55d0c5ce0f60 .part L_0x55d0c5ce3e30, 0, 4;
L_0x55d0c5ce1000 .part L_0x55d0c5ce3f20, 0, 4;
L_0x55d0c5ce3760 .part L_0x55d0c5ce3d40, 4, 4;
L_0x55d0c5ce3850 .part L_0x55d0c5ce3e30, 4, 4;
L_0x55d0c5ce3940 .part L_0x55d0c5ce3f20, 4, 4;
L_0x55d0c5ce3a70 .concat8 [ 4 4 0 0], L_0x55d0c5ce0cb0, L_0x55d0c5ce3550;
L_0x55d0c5ce3bb0 .concat8 [ 4 4 0 0], L_0x55d0c5ce0d50, L_0x55d0c5ce35f0;
S_0x55d0c5664fb0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c565ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5644cb0_0 .net "a", 3 0, L_0x55d0c5ce0ec0;  1 drivers
v0x55d0c5644d90_0 .net "b", 3 0, L_0x55d0c5ce0f60;  1 drivers
v0x55d0c5648530_0 .net "ca", 3 0, L_0x55d0c5ce0d50;  1 drivers
v0x55d0c56485d0_0 .net "cin", 3 0, L_0x55d0c5ce1000;  1 drivers
v0x55d0c5648150_0 .net "sum", 3 0, L_0x55d0c5ce0cb0;  1 drivers
L_0x55d0c5cdec70 .part L_0x55d0c5ce0ec0, 0, 1;
L_0x55d0c5cdeda0 .part L_0x55d0c5ce0f60, 0, 1;
L_0x55d0c5cdeed0 .part L_0x55d0c5ce1000, 0, 1;
L_0x55d0c5cdf4e0 .part L_0x55d0c5ce0ec0, 1, 1;
L_0x55d0c5cdf610 .part L_0x55d0c5ce0f60, 1, 1;
L_0x55d0c5cdf740 .part L_0x55d0c5ce1000, 1, 1;
L_0x55d0c5cdfe80 .part L_0x55d0c5ce0ec0, 2, 1;
L_0x55d0c5cdffb0 .part L_0x55d0c5ce0f60, 2, 1;
L_0x55d0c5ce0130 .part L_0x55d0c5ce1000, 2, 1;
L_0x55d0c5ce0700 .part L_0x55d0c5ce0ec0, 3, 1;
L_0x55d0c5ce08c0 .part L_0x55d0c5ce0f60, 3, 1;
L_0x55d0c5ce0a80 .part L_0x55d0c5ce1000, 3, 1;
L_0x55d0c5ce0cb0 .concat8 [ 1 1 1 1], L_0x55d0c5cde750, L_0x55d0c5cdf070, L_0x55d0c5cdf920, L_0x55d0c5ce02d0;
L_0x55d0c5ce0d50 .concat8 [ 1 1 1 1], L_0x55d0c5cdeb60, L_0x55d0c5cdf3d0, L_0x55d0c5cdfd70, L_0x55d0c5ce05f0;
S_0x55d0c565fb50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5664fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cddd10 .functor XOR 1, L_0x55d0c5cdec70, L_0x55d0c5cdeda0, C4<0>, C4<0>;
L_0x55d0c5cde750 .functor XOR 1, L_0x55d0c5cddd10, L_0x55d0c5cdeed0, C4<0>, C4<0>;
L_0x55d0c5cde810 .functor AND 1, L_0x55d0c5cdec70, L_0x55d0c5cdeda0, C4<1>, C4<1>;
L_0x55d0c5cde920 .functor AND 1, L_0x55d0c5cdec70, L_0x55d0c5cdeed0, C4<1>, C4<1>;
L_0x55d0c5cde9e0 .functor AND 1, L_0x55d0c5cdeda0, L_0x55d0c5cdeed0, C4<1>, C4<1>;
L_0x55d0c5cdea50 .functor OR 1, L_0x55d0c5cde810, L_0x55d0c5cde920, C4<0>, C4<0>;
L_0x55d0c5cdeb60 .functor OR 1, L_0x55d0c5cde9e0, L_0x55d0c5cdea50, C4<0>, C4<0>;
v0x55d0c5663450_0 .net "a", 0 0, L_0x55d0c5cdec70;  1 drivers
v0x55d0c5662ff0_0 .net "b", 0 0, L_0x55d0c5cdeda0;  1 drivers
v0x55d0c56630b0_0 .net "ca", 0 0, L_0x55d0c5cdeb60;  1 drivers
v0x55d0c56617f0_0 .net "cin", 0 0, L_0x55d0c5cdeed0;  1 drivers
v0x55d0c56618b0_0 .net "sum", 0 0, L_0x55d0c5cde750;  1 drivers
v0x55d0c5661410_0 .net "w1", 0 0, L_0x55d0c5cddd10;  1 drivers
v0x55d0c56614b0_0 .net "w2", 0 0, L_0x55d0c5cde810;  1 drivers
v0x55d0c565f7d0_0 .net "w3", 0 0, L_0x55d0c5cde920;  1 drivers
v0x55d0c565f890_0 .net "w4", 0 0, L_0x55d0c5cde9e0;  1 drivers
v0x55d0c565d6a0_0 .net "w5", 0 0, L_0x55d0c5cdea50;  1 drivers
S_0x55d0c5655830 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5664fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cdf000 .functor XOR 1, L_0x55d0c5cdf4e0, L_0x55d0c5cdf610, C4<0>, C4<0>;
L_0x55d0c5cdf070 .functor XOR 1, L_0x55d0c5cdf000, L_0x55d0c5cdf740, C4<0>, C4<0>;
L_0x55d0c5cdf0e0 .functor AND 1, L_0x55d0c5cdf4e0, L_0x55d0c5cdf610, C4<1>, C4<1>;
L_0x55d0c5cdf150 .functor AND 1, L_0x55d0c5cdf4e0, L_0x55d0c5cdf740, C4<1>, C4<1>;
L_0x55d0c5cdf210 .functor AND 1, L_0x55d0c5cdf610, L_0x55d0c5cdf740, C4<1>, C4<1>;
L_0x55d0c5cdf280 .functor OR 1, L_0x55d0c5cdf0e0, L_0x55d0c5cdf150, C4<0>, C4<0>;
L_0x55d0c5cdf3d0 .functor OR 1, L_0x55d0c5cdf210, L_0x55d0c5cdf280, C4<0>, C4<0>;
v0x55d0c565a8f0_0 .net "a", 0 0, L_0x55d0c5cdf4e0;  1 drivers
v0x55d0c565a490_0 .net "b", 0 0, L_0x55d0c5cdf610;  1 drivers
v0x55d0c565a550_0 .net "ca", 0 0, L_0x55d0c5cdf3d0;  1 drivers
v0x55d0c5655410_0 .net "cin", 0 0, L_0x55d0c5cdf740;  1 drivers
v0x55d0c56554d0_0 .net "sum", 0 0, L_0x55d0c5cdf070;  1 drivers
v0x55d0c5658c90_0 .net "w1", 0 0, L_0x55d0c5cdf000;  1 drivers
v0x55d0c5658d30_0 .net "w2", 0 0, L_0x55d0c5cdf0e0;  1 drivers
v0x55d0c56588b0_0 .net "w3", 0 0, L_0x55d0c5cdf150;  1 drivers
v0x55d0c5658970_0 .net "w4", 0 0, L_0x55d0c5cdf210;  1 drivers
v0x55d0c5657160_0 .net "w5", 0 0, L_0x55d0c5cdf280;  1 drivers
S_0x55d0c5656cf0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5664fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cdf8b0 .functor XOR 1, L_0x55d0c5cdfe80, L_0x55d0c5cdffb0, C4<0>, C4<0>;
L_0x55d0c5cdf920 .functor XOR 1, L_0x55d0c5cdf8b0, L_0x55d0c5ce0130, C4<0>, C4<0>;
L_0x55d0c5cdf9e0 .functor AND 1, L_0x55d0c5cdfe80, L_0x55d0c5cdffb0, C4<1>, C4<1>;
L_0x55d0c5cdfaf0 .functor AND 1, L_0x55d0c5cdfe80, L_0x55d0c5ce0130, C4<1>, C4<1>;
L_0x55d0c5cdfbb0 .functor AND 1, L_0x55d0c5cdffb0, L_0x55d0c5ce0130, C4<1>, C4<1>;
L_0x55d0c5cdfc20 .functor OR 1, L_0x55d0c5cdf9e0, L_0x55d0c5cdfaf0, C4<0>, C4<0>;
L_0x55d0c5cdfd70 .functor OR 1, L_0x55d0c5cdfbb0, L_0x55d0c5cdfc20, C4<0>, C4<0>;
v0x55d0c5655190_0 .net "a", 0 0, L_0x55d0c5cdfe80;  1 drivers
v0x55d0c564dbd0_0 .net "b", 0 0, L_0x55d0c5cdffb0;  1 drivers
v0x55d0c564dc90_0 .net "ca", 0 0, L_0x55d0c5cdfd70;  1 drivers
v0x55d0c5652c20_0 .net "cin", 0 0, L_0x55d0c5ce0130;  1 drivers
v0x55d0c5652cc0_0 .net "sum", 0 0, L_0x55d0c5cdf920;  1 drivers
v0x55d0c5652880_0 .net "w1", 0 0, L_0x55d0c5cdf8b0;  1 drivers
v0x55d0c564d790_0 .net "w2", 0 0, L_0x55d0c5cdf9e0;  1 drivers
v0x55d0c564d850_0 .net "w3", 0 0, L_0x55d0c5cdfaf0;  1 drivers
v0x55d0c5651010_0 .net "w4", 0 0, L_0x55d0c5cdfbb0;  1 drivers
v0x55d0c5650c30_0 .net "w5", 0 0, L_0x55d0c5cdfc20;  1 drivers
S_0x55d0c564f430 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5664fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce0260 .functor XOR 1, L_0x55d0c5ce0700, L_0x55d0c5ce08c0, C4<0>, C4<0>;
L_0x55d0c5ce02d0 .functor XOR 1, L_0x55d0c5ce0260, L_0x55d0c5ce0a80, C4<0>, C4<0>;
L_0x55d0c5ce0340 .functor AND 1, L_0x55d0c5ce0700, L_0x55d0c5ce08c0, C4<1>, C4<1>;
L_0x55d0c5ce03b0 .functor AND 1, L_0x55d0c5ce0700, L_0x55d0c5ce0a80, C4<1>, C4<1>;
L_0x55d0c5ce0470 .functor AND 1, L_0x55d0c5ce08c0, L_0x55d0c5ce0a80, C4<1>, C4<1>;
L_0x55d0c5ce04e0 .functor OR 1, L_0x55d0c5ce0340, L_0x55d0c5ce03b0, C4<0>, C4<0>;
L_0x55d0c5ce05f0 .functor OR 1, L_0x55d0c5ce0470, L_0x55d0c5ce04e0, C4<0>, C4<0>;
v0x55d0c564f0d0_0 .net "a", 0 0, L_0x55d0c5ce0700;  1 drivers
v0x55d0c564d410_0 .net "b", 0 0, L_0x55d0c5ce08c0;  1 drivers
v0x55d0c564d4d0_0 .net "ca", 0 0, L_0x55d0c5ce05f0;  1 drivers
v0x55d0c564b450_0 .net "cin", 0 0, L_0x55d0c5ce0a80;  1 drivers
v0x55d0c564b510_0 .net "sum", 0 0, L_0x55d0c5ce02d0;  1 drivers
v0x55d0c56450d0_0 .net "w1", 0 0, L_0x55d0c5ce0260;  1 drivers
v0x55d0c5645170_0 .net "w2", 0 0, L_0x55d0c5ce0340;  1 drivers
v0x55d0c564a110_0 .net "w3", 0 0, L_0x55d0c5ce03b0;  1 drivers
v0x55d0c564a1d0_0 .net "w4", 0 0, L_0x55d0c5ce0470;  1 drivers
v0x55d0c5649de0_0 .net "w5", 0 0, L_0x55d0c5ce04e0;  1 drivers
S_0x55d0c5646950 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c565ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5629730_0 .net "a", 3 0, L_0x55d0c5ce3760;  1 drivers
v0x55d0c5629830_0 .net "b", 3 0, L_0x55d0c5ce3850;  1 drivers
v0x55d0c56233b0_0 .net "ca", 3 0, L_0x55d0c5ce35f0;  1 drivers
v0x55d0c5623470_0 .net "cin", 3 0, L_0x55d0c5ce3940;  1 drivers
v0x55d0c56283f0_0 .net "sum", 3 0, L_0x55d0c5ce3550;  1 drivers
L_0x55d0c5ce1570 .part L_0x55d0c5ce3760, 0, 1;
L_0x55d0c5ce16a0 .part L_0x55d0c5ce3850, 0, 1;
L_0x55d0c5ce17d0 .part L_0x55d0c5ce3940, 0, 1;
L_0x55d0c5ce1da0 .part L_0x55d0c5ce3760, 1, 1;
L_0x55d0c5ce1ed0 .part L_0x55d0c5ce3850, 1, 1;
L_0x55d0c5ce2000 .part L_0x55d0c5ce3940, 1, 1;
L_0x55d0c5ce26c0 .part L_0x55d0c5ce3760, 2, 1;
L_0x55d0c5ce27f0 .part L_0x55d0c5ce3850, 2, 1;
L_0x55d0c5ce2970 .part L_0x55d0c5ce3940, 2, 1;
L_0x55d0c5ce2f40 .part L_0x55d0c5ce3760, 3, 1;
L_0x55d0c5ce3160 .part L_0x55d0c5ce3850, 3, 1;
L_0x55d0c5ce3320 .part L_0x55d0c5ce3940, 3, 1;
L_0x55d0c5ce3550 .concat8 [ 1 1 1 1], L_0x55d0c5ce10a0, L_0x55d0c5ce1970, L_0x55d0c5ce21a0, L_0x55d0c5ce2b10;
L_0x55d0c5ce35f0 .concat8 [ 1 1 1 1], L_0x55d0c5ce1460, L_0x55d0c5ce1c90, L_0x55d0c5ce25b0, L_0x55d0c5ce2e30;
S_0x55d0c5644930 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5646950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce0c40 .functor XOR 1, L_0x55d0c5ce1570, L_0x55d0c5ce16a0, C4<0>, C4<0>;
L_0x55d0c5ce10a0 .functor XOR 1, L_0x55d0c5ce0c40, L_0x55d0c5ce17d0, C4<0>, C4<0>;
L_0x55d0c5ce1110 .functor AND 1, L_0x55d0c5ce1570, L_0x55d0c5ce16a0, C4<1>, C4<1>;
L_0x55d0c5ce1220 .functor AND 1, L_0x55d0c5ce1570, L_0x55d0c5ce17d0, C4<1>, C4<1>;
L_0x55d0c5ce12e0 .functor AND 1, L_0x55d0c5ce16a0, L_0x55d0c5ce17d0, C4<1>, C4<1>;
L_0x55d0c5ce1350 .functor OR 1, L_0x55d0c5ce1110, L_0x55d0c5ce1220, C4<0>, C4<0>;
L_0x55d0c5ce1460 .functor OR 1, L_0x55d0c5ce12e0, L_0x55d0c5ce1350, C4<0>, C4<0>;
v0x55d0c5646670_0 .net "a", 0 0, L_0x55d0c5ce1570;  1 drivers
v0x55d0c563d450_0 .net "b", 0 0, L_0x55d0c5ce16a0;  1 drivers
v0x55d0c563d510_0 .net "ca", 0 0, L_0x55d0c5ce1460;  1 drivers
v0x55d0c5642490_0 .net "cin", 0 0, L_0x55d0c5ce17d0;  1 drivers
v0x55d0c5642550_0 .net "sum", 0 0, L_0x55d0c5ce10a0;  1 drivers
v0x55d0c5642120_0 .net "w1", 0 0, L_0x55d0c5ce0c40;  1 drivers
v0x55d0c563d030_0 .net "w2", 0 0, L_0x55d0c5ce1110;  1 drivers
v0x55d0c563d0f0_0 .net "w3", 0 0, L_0x55d0c5ce1220;  1 drivers
v0x55d0c56408b0_0 .net "w4", 0 0, L_0x55d0c5ce12e0;  1 drivers
v0x55d0c56404d0_0 .net "w5", 0 0, L_0x55d0c5ce1350;  1 drivers
S_0x55d0c563ecd0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5646950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce1900 .functor XOR 1, L_0x55d0c5ce1da0, L_0x55d0c5ce1ed0, C4<0>, C4<0>;
L_0x55d0c5ce1970 .functor XOR 1, L_0x55d0c5ce1900, L_0x55d0c5ce2000, C4<0>, C4<0>;
L_0x55d0c5ce19e0 .functor AND 1, L_0x55d0c5ce1da0, L_0x55d0c5ce1ed0, C4<1>, C4<1>;
L_0x55d0c5ce1a50 .functor AND 1, L_0x55d0c5ce1da0, L_0x55d0c5ce2000, C4<1>, C4<1>;
L_0x55d0c5ce1b10 .functor AND 1, L_0x55d0c5ce1ed0, L_0x55d0c5ce2000, C4<1>, C4<1>;
L_0x55d0c5ce1b80 .functor OR 1, L_0x55d0c5ce19e0, L_0x55d0c5ce1a50, C4<0>, C4<0>;
L_0x55d0c5ce1c90 .functor OR 1, L_0x55d0c5ce1b10, L_0x55d0c5ce1b80, C4<0>, C4<0>;
v0x55d0c563e970_0 .net "a", 0 0, L_0x55d0c5ce1da0;  1 drivers
v0x55d0c563ccb0_0 .net "b", 0 0, L_0x55d0c5ce1ed0;  1 drivers
v0x55d0c563cd70_0 .net "ca", 0 0, L_0x55d0c5ce1c90;  1 drivers
v0x55d0c563ab60_0 .net "cin", 0 0, L_0x55d0c5ce2000;  1 drivers
v0x55d0c563ac20_0 .net "sum", 0 0, L_0x55d0c5ce1970;  1 drivers
v0x55d0c5633b10_0 .net "w1", 0 0, L_0x55d0c5ce1900;  1 drivers
v0x55d0c5633bb0_0 .net "w2", 0 0, L_0x55d0c5ce19e0;  1 drivers
v0x55d0c5638b50_0 .net "w3", 0 0, L_0x55d0c5ce1a50;  1 drivers
v0x55d0c5638c10_0 .net "w4", 0 0, L_0x55d0c5ce1b10;  1 drivers
v0x55d0c5638820_0 .net "w5", 0 0, L_0x55d0c5ce1b80;  1 drivers
S_0x55d0c56336f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5646950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce2130 .functor XOR 1, L_0x55d0c5ce26c0, L_0x55d0c5ce27f0, C4<0>, C4<0>;
L_0x55d0c5ce21a0 .functor XOR 1, L_0x55d0c5ce2130, L_0x55d0c5ce2970, C4<0>, C4<0>;
L_0x55d0c5ce2260 .functor AND 1, L_0x55d0c5ce26c0, L_0x55d0c5ce27f0, C4<1>, C4<1>;
L_0x55d0c5ce2370 .functor AND 1, L_0x55d0c5ce26c0, L_0x55d0c5ce2970, C4<1>, C4<1>;
L_0x55d0c5ce2430 .functor AND 1, L_0x55d0c5ce27f0, L_0x55d0c5ce2970, C4<1>, C4<1>;
L_0x55d0c5ce24a0 .functor OR 1, L_0x55d0c5ce2260, L_0x55d0c5ce2370, C4<0>, C4<0>;
L_0x55d0c5ce25b0 .functor OR 1, L_0x55d0c5ce2430, L_0x55d0c5ce24a0, C4<0>, C4<0>;
v0x55d0c5636ff0_0 .net "a", 0 0, L_0x55d0c5ce26c0;  1 drivers
v0x55d0c5636b90_0 .net "b", 0 0, L_0x55d0c5ce27f0;  1 drivers
v0x55d0c5636c50_0 .net "ca", 0 0, L_0x55d0c5ce25b0;  1 drivers
v0x55d0c5635390_0 .net "cin", 0 0, L_0x55d0c5ce2970;  1 drivers
v0x55d0c5635450_0 .net "sum", 0 0, L_0x55d0c5ce21a0;  1 drivers
v0x55d0c5634fb0_0 .net "w1", 0 0, L_0x55d0c5ce2130;  1 drivers
v0x55d0c5635070_0 .net "w2", 0 0, L_0x55d0c5ce2260;  1 drivers
v0x55d0c5633370_0 .net "w3", 0 0, L_0x55d0c5ce2370;  1 drivers
v0x55d0c5633410_0 .net "w4", 0 0, L_0x55d0c5ce2430;  1 drivers
v0x55d0c562bf40_0 .net "w5", 0 0, L_0x55d0c5ce24a0;  1 drivers
S_0x55d0c5630ed0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5646950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce2aa0 .functor XOR 1, L_0x55d0c5ce2f40, L_0x55d0c5ce3160, C4<0>, C4<0>;
L_0x55d0c5ce2b10 .functor XOR 1, L_0x55d0c5ce2aa0, L_0x55d0c5ce3320, C4<0>, C4<0>;
L_0x55d0c5ce2b80 .functor AND 1, L_0x55d0c5ce2f40, L_0x55d0c5ce3160, C4<1>, C4<1>;
L_0x55d0c5ce2bf0 .functor AND 1, L_0x55d0c5ce2f40, L_0x55d0c5ce3320, C4<1>, C4<1>;
L_0x55d0c5ce2cb0 .functor AND 1, L_0x55d0c5ce3160, L_0x55d0c5ce3320, C4<1>, C4<1>;
L_0x55d0c5ce2d20 .functor OR 1, L_0x55d0c5ce2b80, L_0x55d0c5ce2bf0, C4<0>, C4<0>;
L_0x55d0c5ce2e30 .functor OR 1, L_0x55d0c5ce2cb0, L_0x55d0c5ce2d20, C4<0>, C4<0>;
v0x55d0c5630ba0_0 .net "a", 0 0, L_0x55d0c5ce2f40;  1 drivers
v0x55d0c562ba70_0 .net "b", 0 0, L_0x55d0c5ce3160;  1 drivers
v0x55d0c562bb30_0 .net "ca", 0 0, L_0x55d0c5ce2e30;  1 drivers
v0x55d0c562f2f0_0 .net "cin", 0 0, L_0x55d0c5ce3320;  1 drivers
v0x55d0c562f3b0_0 .net "sum", 0 0, L_0x55d0c5ce2b10;  1 drivers
v0x55d0c562ef80_0 .net "w1", 0 0, L_0x55d0c5ce2aa0;  1 drivers
v0x55d0c562d710_0 .net "w2", 0 0, L_0x55d0c5ce2b80;  1 drivers
v0x55d0c562d7d0_0 .net "w3", 0 0, L_0x55d0c5ce2bf0;  1 drivers
v0x55d0c562d330_0 .net "w4", 0 0, L_0x55d0c5ce2cb0;  1 drivers
v0x55d0c562b6f0_0 .net "w5", 0 0, L_0x55d0c5ce2d20;  1 drivers
S_0x55d0c5622c10 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c56af1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c559d700_0 .net "a", 15 0, L_0x55d0c5cefa00;  1 drivers
v0x55d0c559d7e0_0 .net "b", 15 0, L_0x55d0c5cefaf0;  1 drivers
v0x55d0c5598680_0 .net "ca", 15 0, L_0x55d0c5cef870;  1 drivers
v0x55d0c5598740_0 .net "cin", 15 0, L_0x55d0c5cefbe0;  1 drivers
v0x55d0c559bf00_0 .net "sum", 15 0, L_0x55d0c5cef730;  1 drivers
L_0x55d0c5ce9ba0 .part L_0x55d0c5cefa00, 0, 8;
L_0x55d0c5ce9c40 .part L_0x55d0c5cefaf0, 0, 8;
L_0x55d0c5ce9ce0 .part L_0x55d0c5cefbe0, 0, 8;
L_0x55d0c5cef460 .part L_0x55d0c5cefa00, 8, 8;
L_0x55d0c5cef550 .part L_0x55d0c5cefaf0, 8, 8;
L_0x55d0c5cef640 .part L_0x55d0c5cefbe0, 8, 8;
L_0x55d0c5cef730 .concat8 [ 8 8 0 0], L_0x55d0c5ce98d0, L_0x55d0c5cef190;
L_0x55d0c5cef870 .concat8 [ 8 8 0 0], L_0x55d0c5ce9a10, L_0x55d0c5cef2d0;
S_0x55d0c5620770 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5622c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c55e1f60_0 .net "a", 7 0, L_0x55d0c5ce9ba0;  1 drivers
v0x55d0c55dcec0_0 .net "b", 7 0, L_0x55d0c5ce9c40;  1 drivers
v0x55d0c55dcfa0_0 .net "ca", 7 0, L_0x55d0c5ce9a10;  1 drivers
v0x55d0c55e0740_0 .net "cin", 7 0, L_0x55d0c5ce9ce0;  1 drivers
v0x55d0c55e0820_0 .net "sum", 7 0, L_0x55d0c5ce98d0;  1 drivers
L_0x55d0c5ce6c30 .part L_0x55d0c5ce9ba0, 0, 4;
L_0x55d0c5ce6cd0 .part L_0x55d0c5ce9c40, 0, 4;
L_0x55d0c5ce6d70 .part L_0x55d0c5ce9ce0, 0, 4;
L_0x55d0c5ce95c0 .part L_0x55d0c5ce9ba0, 4, 4;
L_0x55d0c5ce96b0 .part L_0x55d0c5ce9c40, 4, 4;
L_0x55d0c5ce97a0 .part L_0x55d0c5ce9ce0, 4, 4;
L_0x55d0c5ce98d0 .concat8 [ 4 4 0 0], L_0x55d0c5ce6a20, L_0x55d0c5ce93b0;
L_0x55d0c5ce9a10 .concat8 [ 4 4 0 0], L_0x55d0c5ce6ac0, L_0x55d0c5ce9450;
S_0x55d0c5620390 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5620770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5602460_0 .net "a", 3 0, L_0x55d0c5ce6c30;  1 drivers
v0x55d0c5602540_0 .net "b", 3 0, L_0x55d0c5ce6cd0;  1 drivers
v0x55d0c5602080_0 .net "ca", 3 0, L_0x55d0c5ce6ac0;  1 drivers
v0x55d0c5602120_0 .net "cin", 3 0, L_0x55d0c5ce6d70;  1 drivers
v0x55d0c5600880_0 .net "sum", 3 0, L_0x55d0c5ce6a20;  1 drivers
L_0x55d0c5ce49e0 .part L_0x55d0c5ce6c30, 0, 1;
L_0x55d0c5ce4b10 .part L_0x55d0c5ce6cd0, 0, 1;
L_0x55d0c5ce4c40 .part L_0x55d0c5ce6d70, 0, 1;
L_0x55d0c5ce5250 .part L_0x55d0c5ce6c30, 1, 1;
L_0x55d0c5ce5380 .part L_0x55d0c5ce6cd0, 1, 1;
L_0x55d0c5ce54b0 .part L_0x55d0c5ce6d70, 1, 1;
L_0x55d0c5ce5bf0 .part L_0x55d0c5ce6c30, 2, 1;
L_0x55d0c5ce5d20 .part L_0x55d0c5ce6cd0, 2, 1;
L_0x55d0c5ce5ea0 .part L_0x55d0c5ce6d70, 2, 1;
L_0x55d0c5ce6470 .part L_0x55d0c5ce6c30, 3, 1;
L_0x55d0c5ce6630 .part L_0x55d0c5ce6cd0, 3, 1;
L_0x55d0c5ce67f0 .part L_0x55d0c5ce6d70, 3, 1;
L_0x55d0c5ce6a20 .concat8 [ 1 1 1 1], L_0x55d0c5ce44c0, L_0x55d0c5ce4de0, L_0x55d0c5ce5690, L_0x55d0c5ce6040;
L_0x55d0c5ce6ac0 .concat8 [ 1 1 1 1], L_0x55d0c5ce48d0, L_0x55d0c5ce5140, L_0x55d0c5ce5ae0, L_0x55d0c5ce6360;
S_0x55d0c561eb90 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5620390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce34e0 .functor XOR 1, L_0x55d0c5ce49e0, L_0x55d0c5ce4b10, C4<0>, C4<0>;
L_0x55d0c5ce44c0 .functor XOR 1, L_0x55d0c5ce34e0, L_0x55d0c5ce4c40, C4<0>, C4<0>;
L_0x55d0c5ce4580 .functor AND 1, L_0x55d0c5ce49e0, L_0x55d0c5ce4b10, C4<1>, C4<1>;
L_0x55d0c5ce4690 .functor AND 1, L_0x55d0c5ce49e0, L_0x55d0c5ce4c40, C4<1>, C4<1>;
L_0x55d0c5ce4750 .functor AND 1, L_0x55d0c5ce4b10, L_0x55d0c5ce4c40, C4<1>, C4<1>;
L_0x55d0c5ce47c0 .functor OR 1, L_0x55d0c5ce4580, L_0x55d0c5ce4690, C4<0>, C4<0>;
L_0x55d0c5ce48d0 .functor OR 1, L_0x55d0c5ce4750, L_0x55d0c5ce47c0, C4<0>, C4<0>;
v0x55d0c561e830_0 .net "a", 0 0, L_0x55d0c5ce49e0;  1 drivers
v0x55d0c561cfb0_0 .net "b", 0 0, L_0x55d0c5ce4b10;  1 drivers
v0x55d0c561d050_0 .net "ca", 0 0, L_0x55d0c5ce48d0;  1 drivers
v0x55d0c561cbd0_0 .net "cin", 0 0, L_0x55d0c5ce4c40;  1 drivers
v0x55d0c561cc70_0 .net "sum", 0 0, L_0x55d0c5ce44c0;  1 drivers
v0x55d0c5503da0_0 .net "w1", 0 0, L_0x55d0c5ce34e0;  1 drivers
v0x55d0c5503e60_0 .net "w2", 0 0, L_0x55d0c5ce4580;  1 drivers
v0x55d0c5503780_0 .net "w3", 0 0, L_0x55d0c5ce4690;  1 drivers
v0x55d0c5503840_0 .net "w4", 0 0, L_0x55d0c5ce4750;  1 drivers
v0x55d0c560f810_0 .net "w5", 0 0, L_0x55d0c5ce47c0;  1 drivers
S_0x55d0c56147a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5620390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce4d70 .functor XOR 1, L_0x55d0c5ce5250, L_0x55d0c5ce5380, C4<0>, C4<0>;
L_0x55d0c5ce4de0 .functor XOR 1, L_0x55d0c5ce4d70, L_0x55d0c5ce54b0, C4<0>, C4<0>;
L_0x55d0c5ce4e50 .functor AND 1, L_0x55d0c5ce5250, L_0x55d0c5ce5380, C4<1>, C4<1>;
L_0x55d0c5ce4ec0 .functor AND 1, L_0x55d0c5ce5250, L_0x55d0c5ce54b0, C4<1>, C4<1>;
L_0x55d0c5ce4f80 .functor AND 1, L_0x55d0c5ce5380, L_0x55d0c5ce54b0, C4<1>, C4<1>;
L_0x55d0c5ce4ff0 .functor OR 1, L_0x55d0c5ce4e50, L_0x55d0c5ce4ec0, C4<0>, C4<0>;
L_0x55d0c5ce5140 .functor OR 1, L_0x55d0c5ce4f80, L_0x55d0c5ce4ff0, C4<0>, C4<0>;
v0x55d0c5614440_0 .net "a", 0 0, L_0x55d0c5ce5250;  1 drivers
v0x55d0c560f340_0 .net "b", 0 0, L_0x55d0c5ce5380;  1 drivers
v0x55d0c560f400_0 .net "ca", 0 0, L_0x55d0c5ce5140;  1 drivers
v0x55d0c5612bc0_0 .net "cin", 0 0, L_0x55d0c5ce54b0;  1 drivers
v0x55d0c5612c80_0 .net "sum", 0 0, L_0x55d0c5ce4de0;  1 drivers
v0x55d0c56127e0_0 .net "w1", 0 0, L_0x55d0c5ce4d70;  1 drivers
v0x55d0c5612880_0 .net "w2", 0 0, L_0x55d0c5ce4e50;  1 drivers
v0x55d0c5610fe0_0 .net "w3", 0 0, L_0x55d0c5ce4ec0;  1 drivers
v0x55d0c56110a0_0 .net "w4", 0 0, L_0x55d0c5ce4f80;  1 drivers
v0x55d0c5610cb0_0 .net "w5", 0 0, L_0x55d0c5ce4ff0;  1 drivers
S_0x55d0c560efc0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5620390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce5620 .functor XOR 1, L_0x55d0c5ce5bf0, L_0x55d0c5ce5d20, C4<0>, C4<0>;
L_0x55d0c5ce5690 .functor XOR 1, L_0x55d0c5ce5620, L_0x55d0c5ce5ea0, C4<0>, C4<0>;
L_0x55d0c5ce5750 .functor AND 1, L_0x55d0c5ce5bf0, L_0x55d0c5ce5d20, C4<1>, C4<1>;
L_0x55d0c5ce5860 .functor AND 1, L_0x55d0c5ce5bf0, L_0x55d0c5ce5ea0, C4<1>, C4<1>;
L_0x55d0c5ce5920 .functor AND 1, L_0x55d0c5ce5d20, L_0x55d0c5ce5ea0, C4<1>, C4<1>;
L_0x55d0c5ce5990 .functor OR 1, L_0x55d0c5ce5750, L_0x55d0c5ce5860, C4<0>, C4<0>;
L_0x55d0c5ce5ae0 .functor OR 1, L_0x55d0c5ce5920, L_0x55d0c5ce5990, C4<0>, C4<0>;
v0x55d0c5607be0_0 .net "a", 0 0, L_0x55d0c5ce5bf0;  1 drivers
v0x55d0c560cb20_0 .net "b", 0 0, L_0x55d0c5ce5d20;  1 drivers
v0x55d0c560cbe0_0 .net "ca", 0 0, L_0x55d0c5ce5ae0;  1 drivers
v0x55d0c560c740_0 .net "cin", 0 0, L_0x55d0c5ce5ea0;  1 drivers
v0x55d0c560c800_0 .net "sum", 0 0, L_0x55d0c5ce5690;  1 drivers
v0x55d0c5607730_0 .net "w1", 0 0, L_0x55d0c5ce5620;  1 drivers
v0x55d0c560af40_0 .net "w2", 0 0, L_0x55d0c5ce5750;  1 drivers
v0x55d0c560b000_0 .net "w3", 0 0, L_0x55d0c5ce5860;  1 drivers
v0x55d0c560ab60_0 .net "w4", 0 0, L_0x55d0c5ce5920;  1 drivers
v0x55d0c5609360_0 .net "w5", 0 0, L_0x55d0c5ce5990;  1 drivers
S_0x55d0c5608f80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5620390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce5fd0 .functor XOR 1, L_0x55d0c5ce6470, L_0x55d0c5ce6630, C4<0>, C4<0>;
L_0x55d0c5ce6040 .functor XOR 1, L_0x55d0c5ce5fd0, L_0x55d0c5ce67f0, C4<0>, C4<0>;
L_0x55d0c5ce60b0 .functor AND 1, L_0x55d0c5ce6470, L_0x55d0c5ce6630, C4<1>, C4<1>;
L_0x55d0c5ce6120 .functor AND 1, L_0x55d0c5ce6470, L_0x55d0c5ce67f0, C4<1>, C4<1>;
L_0x55d0c5ce61e0 .functor AND 1, L_0x55d0c5ce6630, L_0x55d0c5ce67f0, C4<1>, C4<1>;
L_0x55d0c5ce6250 .functor OR 1, L_0x55d0c5ce60b0, L_0x55d0c5ce6120, C4<0>, C4<0>;
L_0x55d0c5ce6360 .functor OR 1, L_0x55d0c5ce61e0, L_0x55d0c5ce6250, C4<0>, C4<0>;
v0x55d0c56073c0_0 .net "a", 0 0, L_0x55d0c5ce6470;  1 drivers
v0x55d0c5605380_0 .net "b", 0 0, L_0x55d0c5ce6630;  1 drivers
v0x55d0c5605440_0 .net "ca", 0 0, L_0x55d0c5ce6360;  1 drivers
v0x55d0c55ff000_0 .net "cin", 0 0, L_0x55d0c5ce67f0;  1 drivers
v0x55d0c55ff0c0_0 .net "sum", 0 0, L_0x55d0c5ce6040;  1 drivers
v0x55d0c5604040_0 .net "w1", 0 0, L_0x55d0c5ce5fd0;  1 drivers
v0x55d0c56040e0_0 .net "w2", 0 0, L_0x55d0c5ce60b0;  1 drivers
v0x55d0c5603c60_0 .net "w3", 0 0, L_0x55d0c5ce6120;  1 drivers
v0x55d0c5603d20_0 .net "w4", 0 0, L_0x55d0c5ce61e0;  1 drivers
v0x55d0c55fec90_0 .net "w5", 0 0, L_0x55d0c5ce6250;  1 drivers
S_0x55d0c56004a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5620770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55e3660_0 .net "a", 3 0, L_0x55d0c5ce95c0;  1 drivers
v0x55d0c55e3760_0 .net "b", 3 0, L_0x55d0c5ce96b0;  1 drivers
v0x55d0c55dd320_0 .net "ca", 3 0, L_0x55d0c5ce9450;  1 drivers
v0x55d0c55dd3e0_0 .net "cin", 3 0, L_0x55d0c5ce97a0;  1 drivers
v0x55d0c55e2360_0 .net "sum", 3 0, L_0x55d0c5ce93b0;  1 drivers
L_0x55d0c5ce7370 .part L_0x55d0c5ce95c0, 0, 1;
L_0x55d0c5ce74a0 .part L_0x55d0c5ce96b0, 0, 1;
L_0x55d0c5ce75d0 .part L_0x55d0c5ce97a0, 0, 1;
L_0x55d0c5ce7be0 .part L_0x55d0c5ce95c0, 1, 1;
L_0x55d0c5ce7d10 .part L_0x55d0c5ce96b0, 1, 1;
L_0x55d0c5ce7e40 .part L_0x55d0c5ce97a0, 1, 1;
L_0x55d0c5ce8580 .part L_0x55d0c5ce95c0, 2, 1;
L_0x55d0c5ce86b0 .part L_0x55d0c5ce96b0, 2, 1;
L_0x55d0c5ce8830 .part L_0x55d0c5ce97a0, 2, 1;
L_0x55d0c5ce8e00 .part L_0x55d0c5ce95c0, 3, 1;
L_0x55d0c5ce8fc0 .part L_0x55d0c5ce96b0, 3, 1;
L_0x55d0c5ce9180 .part L_0x55d0c5ce97a0, 3, 1;
L_0x55d0c5ce93b0 .concat8 [ 1 1 1 1], L_0x55d0c5ce6e10, L_0x55d0c5ce7770, L_0x55d0c5ce8020, L_0x55d0c5ce89d0;
L_0x55d0c5ce9450 .concat8 [ 1 1 1 1], L_0x55d0c5ce7260, L_0x55d0c5ce7ad0, L_0x55d0c5ce8470, L_0x55d0c5ce8cf0;
S_0x55d0c55f7380 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c56004a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce69b0 .functor XOR 1, L_0x55d0c5ce7370, L_0x55d0c5ce74a0, C4<0>, C4<0>;
L_0x55d0c5ce6e10 .functor XOR 1, L_0x55d0c5ce69b0, L_0x55d0c5ce75d0, C4<0>, C4<0>;
L_0x55d0c5ce6ed0 .functor AND 1, L_0x55d0c5ce7370, L_0x55d0c5ce74a0, C4<1>, C4<1>;
L_0x55d0c5ce6fe0 .functor AND 1, L_0x55d0c5ce7370, L_0x55d0c5ce75d0, C4<1>, C4<1>;
L_0x55d0c5ce70a0 .functor AND 1, L_0x55d0c5ce74a0, L_0x55d0c5ce75d0, C4<1>, C4<1>;
L_0x55d0c5ce7110 .functor OR 1, L_0x55d0c5ce6ed0, L_0x55d0c5ce6fe0, C4<0>, C4<0>;
L_0x55d0c5ce7260 .functor OR 1, L_0x55d0c5ce70a0, L_0x55d0c5ce7110, C4<0>, C4<0>;
v0x55d0c55fc3c0_0 .net "a", 0 0, L_0x55d0c5ce7370;  1 drivers
v0x55d0c55fc460_0 .net "b", 0 0, L_0x55d0c5ce74a0;  1 drivers
v0x55d0c55fbfe0_0 .net "ca", 0 0, L_0x55d0c5ce7260;  1 drivers
v0x55d0c55fc0b0_0 .net "cin", 0 0, L_0x55d0c5ce75d0;  1 drivers
v0x55d0c55f6f60_0 .net "sum", 0 0, L_0x55d0c5ce6e10;  1 drivers
v0x55d0c55fa7e0_0 .net "w1", 0 0, L_0x55d0c5ce69b0;  1 drivers
v0x55d0c55fa8a0_0 .net "w2", 0 0, L_0x55d0c5ce6ed0;  1 drivers
v0x55d0c55fa400_0 .net "w3", 0 0, L_0x55d0c5ce6fe0;  1 drivers
v0x55d0c55fa4a0_0 .net "w4", 0 0, L_0x55d0c5ce70a0;  1 drivers
v0x55d0c55f8c00_0 .net "w5", 0 0, L_0x55d0c5ce7110;  1 drivers
S_0x55d0c55f8820 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c56004a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce7700 .functor XOR 1, L_0x55d0c5ce7be0, L_0x55d0c5ce7d10, C4<0>, C4<0>;
L_0x55d0c5ce7770 .functor XOR 1, L_0x55d0c5ce7700, L_0x55d0c5ce7e40, C4<0>, C4<0>;
L_0x55d0c5ce77e0 .functor AND 1, L_0x55d0c5ce7be0, L_0x55d0c5ce7d10, C4<1>, C4<1>;
L_0x55d0c5ce7850 .functor AND 1, L_0x55d0c5ce7be0, L_0x55d0c5ce7e40, C4<1>, C4<1>;
L_0x55d0c5ce7910 .functor AND 1, L_0x55d0c5ce7d10, L_0x55d0c5ce7e40, C4<1>, C4<1>;
L_0x55d0c5ce7980 .functor OR 1, L_0x55d0c5ce77e0, L_0x55d0c5ce7850, C4<0>, C4<0>;
L_0x55d0c5ce7ad0 .functor OR 1, L_0x55d0c5ce7910, L_0x55d0c5ce7980, C4<0>, C4<0>;
v0x55d0c55f6c60_0 .net "a", 0 0, L_0x55d0c5ce7be0;  1 drivers
v0x55d0c55f4a90_0 .net "b", 0 0, L_0x55d0c5ce7d10;  1 drivers
v0x55d0c55f4b50_0 .net "ca", 0 0, L_0x55d0c5ce7ad0;  1 drivers
v0x55d0c55eda40_0 .net "cin", 0 0, L_0x55d0c5ce7e40;  1 drivers
v0x55d0c55edb00_0 .net "sum", 0 0, L_0x55d0c5ce7770;  1 drivers
v0x55d0c55f2a80_0 .net "w1", 0 0, L_0x55d0c5ce7700;  1 drivers
v0x55d0c55f2b20_0 .net "w2", 0 0, L_0x55d0c5ce77e0;  1 drivers
v0x55d0c55f26a0_0 .net "w3", 0 0, L_0x55d0c5ce7850;  1 drivers
v0x55d0c55f2760_0 .net "w4", 0 0, L_0x55d0c5ce7910;  1 drivers
v0x55d0c55ed6d0_0 .net "w5", 0 0, L_0x55d0c5ce7980;  1 drivers
S_0x55d0c55f0ea0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c56004a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce7fb0 .functor XOR 1, L_0x55d0c5ce8580, L_0x55d0c5ce86b0, C4<0>, C4<0>;
L_0x55d0c5ce8020 .functor XOR 1, L_0x55d0c5ce7fb0, L_0x55d0c5ce8830, C4<0>, C4<0>;
L_0x55d0c5ce80e0 .functor AND 1, L_0x55d0c5ce8580, L_0x55d0c5ce86b0, C4<1>, C4<1>;
L_0x55d0c5ce81f0 .functor AND 1, L_0x55d0c5ce8580, L_0x55d0c5ce8830, C4<1>, C4<1>;
L_0x55d0c5ce82b0 .functor AND 1, L_0x55d0c5ce86b0, L_0x55d0c5ce8830, C4<1>, C4<1>;
L_0x55d0c5ce8320 .functor OR 1, L_0x55d0c5ce80e0, L_0x55d0c5ce81f0, C4<0>, C4<0>;
L_0x55d0c5ce8470 .functor OR 1, L_0x55d0c5ce82b0, L_0x55d0c5ce8320, C4<0>, C4<0>;
v0x55d0c55f0b40_0 .net "a", 0 0, L_0x55d0c5ce8580;  1 drivers
v0x55d0c55ef2c0_0 .net "b", 0 0, L_0x55d0c5ce86b0;  1 drivers
v0x55d0c55ef360_0 .net "ca", 0 0, L_0x55d0c5ce8470;  1 drivers
v0x55d0c55eeee0_0 .net "cin", 0 0, L_0x55d0c5ce8830;  1 drivers
v0x55d0c55eef80_0 .net "sum", 0 0, L_0x55d0c5ce8020;  1 drivers
v0x55d0c55ed2a0_0 .net "w1", 0 0, L_0x55d0c5ce7fb0;  1 drivers
v0x55d0c55ed360_0 .net "w2", 0 0, L_0x55d0c5ce80e0;  1 drivers
v0x55d0c55e5dc0_0 .net "w3", 0 0, L_0x55d0c5ce81f0;  1 drivers
v0x55d0c55e5e60_0 .net "w4", 0 0, L_0x55d0c5ce82b0;  1 drivers
v0x55d0c55eaeb0_0 .net "w5", 0 0, L_0x55d0c5ce8320;  1 drivers
S_0x55d0c55eaa20 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c56004a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce8960 .functor XOR 1, L_0x55d0c5ce8e00, L_0x55d0c5ce8fc0, C4<0>, C4<0>;
L_0x55d0c5ce89d0 .functor XOR 1, L_0x55d0c5ce8960, L_0x55d0c5ce9180, C4<0>, C4<0>;
L_0x55d0c5ce8a40 .functor AND 1, L_0x55d0c5ce8e00, L_0x55d0c5ce8fc0, C4<1>, C4<1>;
L_0x55d0c5ce8ab0 .functor AND 1, L_0x55d0c5ce8e00, L_0x55d0c5ce9180, C4<1>, C4<1>;
L_0x55d0c5ce8b70 .functor AND 1, L_0x55d0c5ce8fc0, L_0x55d0c5ce9180, C4<1>, C4<1>;
L_0x55d0c5ce8be0 .functor OR 1, L_0x55d0c5ce8a40, L_0x55d0c5ce8ab0, C4<0>, C4<0>;
L_0x55d0c5ce8cf0 .functor OR 1, L_0x55d0c5ce8b70, L_0x55d0c5ce8be0, C4<0>, C4<0>;
v0x55d0c55e5a20_0 .net "a", 0 0, L_0x55d0c5ce8e00;  1 drivers
v0x55d0c55e9220_0 .net "b", 0 0, L_0x55d0c5ce8fc0;  1 drivers
v0x55d0c55e92e0_0 .net "ca", 0 0, L_0x55d0c5ce8cf0;  1 drivers
v0x55d0c55e8e40_0 .net "cin", 0 0, L_0x55d0c5ce9180;  1 drivers
v0x55d0c55e8f00_0 .net "sum", 0 0, L_0x55d0c5ce89d0;  1 drivers
v0x55d0c55e7640_0 .net "w1", 0 0, L_0x55d0c5ce8960;  1 drivers
v0x55d0c55e7700_0 .net "w2", 0 0, L_0x55d0c5ce8a40;  1 drivers
v0x55d0c55e7260_0 .net "w3", 0 0, L_0x55d0c5ce8ab0;  1 drivers
v0x55d0c55e7300_0 .net "w4", 0 0, L_0x55d0c5ce8b70;  1 drivers
v0x55d0c55e56d0_0 .net "w5", 0 0, L_0x55d0c5ce8be0;  1 drivers
S_0x55d0c55deb60 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5622c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c559ee20_0 .net "a", 7 0, L_0x55d0c5cef460;  1 drivers
v0x55d0c559ef00_0 .net "b", 7 0, L_0x55d0c5cef550;  1 drivers
v0x55d0c5598aa0_0 .net "ca", 7 0, L_0x55d0c5cef2d0;  1 drivers
v0x55d0c5598b40_0 .net "cin", 7 0, L_0x55d0c5cef640;  1 drivers
v0x55d0c559dae0_0 .net "sum", 7 0, L_0x55d0c5cef190;  1 drivers
L_0x55d0c5cec4f0 .part L_0x55d0c5cef460, 0, 4;
L_0x55d0c5cec590 .part L_0x55d0c5cef550, 0, 4;
L_0x55d0c5cec630 .part L_0x55d0c5cef640, 0, 4;
L_0x55d0c5ceee80 .part L_0x55d0c5cef460, 4, 4;
L_0x55d0c5ceef70 .part L_0x55d0c5cef550, 4, 4;
L_0x55d0c5cef060 .part L_0x55d0c5cef640, 4, 4;
L_0x55d0c5cef190 .concat8 [ 4 4 0 0], L_0x55d0c5cec2e0, L_0x55d0c5ceec70;
L_0x55d0c5cef2d0 .concat8 [ 4 4 0 0], L_0x55d0c5cec380, L_0x55d0c5ceed10;
S_0x55d0c55de780 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c55deb60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55ba7c0_0 .net "a", 3 0, L_0x55d0c5cec4f0;  1 drivers
v0x55d0c55ba8a0_0 .net "b", 3 0, L_0x55d0c5cec590;  1 drivers
v0x55d0c55bf800_0 .net "ca", 3 0, L_0x55d0c5cec380;  1 drivers
v0x55d0c55bf8a0_0 .net "cin", 3 0, L_0x55d0c5cec630;  1 drivers
v0x55d0c55bf420_0 .net "sum", 3 0, L_0x55d0c5cec2e0;  1 drivers
L_0x55d0c5cea2a0 .part L_0x55d0c5cec4f0, 0, 1;
L_0x55d0c5cea3d0 .part L_0x55d0c5cec590, 0, 1;
L_0x55d0c5cea500 .part L_0x55d0c5cec630, 0, 1;
L_0x55d0c5ceab10 .part L_0x55d0c5cec4f0, 1, 1;
L_0x55d0c5ceac40 .part L_0x55d0c5cec590, 1, 1;
L_0x55d0c5cead70 .part L_0x55d0c5cec630, 1, 1;
L_0x55d0c5ceb4b0 .part L_0x55d0c5cec4f0, 2, 1;
L_0x55d0c5ceb5e0 .part L_0x55d0c5cec590, 2, 1;
L_0x55d0c5ceb760 .part L_0x55d0c5cec630, 2, 1;
L_0x55d0c5cebd30 .part L_0x55d0c5cec4f0, 3, 1;
L_0x55d0c5cebef0 .part L_0x55d0c5cec590, 3, 1;
L_0x55d0c5cec0b0 .part L_0x55d0c5cec630, 3, 1;
L_0x55d0c5cec2e0 .concat8 [ 1 1 1 1], L_0x55d0c5ce9d80, L_0x55d0c5cea6a0, L_0x55d0c5ceaf50, L_0x55d0c5ceb900;
L_0x55d0c5cec380 .concat8 [ 1 1 1 1], L_0x55d0c5cea190, L_0x55d0c5ceaa00, L_0x55d0c5ceb3a0, L_0x55d0c5cebc20;
S_0x55d0c55d5660 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c55de780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ce9340 .functor XOR 1, L_0x55d0c5cea2a0, L_0x55d0c5cea3d0, C4<0>, C4<0>;
L_0x55d0c5ce9d80 .functor XOR 1, L_0x55d0c5ce9340, L_0x55d0c5cea500, C4<0>, C4<0>;
L_0x55d0c5ce9e40 .functor AND 1, L_0x55d0c5cea2a0, L_0x55d0c5cea3d0, C4<1>, C4<1>;
L_0x55d0c5ce9f50 .functor AND 1, L_0x55d0c5cea2a0, L_0x55d0c5cea500, C4<1>, C4<1>;
L_0x55d0c5cea010 .functor AND 1, L_0x55d0c5cea3d0, L_0x55d0c5cea500, C4<1>, C4<1>;
L_0x55d0c5cea080 .functor OR 1, L_0x55d0c5ce9e40, L_0x55d0c5ce9f50, C4<0>, C4<0>;
L_0x55d0c5cea190 .functor OR 1, L_0x55d0c5cea010, L_0x55d0c5cea080, C4<0>, C4<0>;
v0x55d0c55da720_0 .net "a", 0 0, L_0x55d0c5cea2a0;  1 drivers
v0x55d0c55da2c0_0 .net "b", 0 0, L_0x55d0c5cea3d0;  1 drivers
v0x55d0c55da380_0 .net "ca", 0 0, L_0x55d0c5cea190;  1 drivers
v0x55d0c55d5240_0 .net "cin", 0 0, L_0x55d0c5cea500;  1 drivers
v0x55d0c55d5300_0 .net "sum", 0 0, L_0x55d0c5ce9d80;  1 drivers
v0x55d0c55d8ac0_0 .net "w1", 0 0, L_0x55d0c5ce9340;  1 drivers
v0x55d0c55d8b60_0 .net "w2", 0 0, L_0x55d0c5ce9e40;  1 drivers
v0x55d0c55d86e0_0 .net "w3", 0 0, L_0x55d0c5ce9f50;  1 drivers
v0x55d0c55d87a0_0 .net "w4", 0 0, L_0x55d0c5cea010;  1 drivers
v0x55d0c55d6f90_0 .net "w5", 0 0, L_0x55d0c5cea080;  1 drivers
S_0x55d0c55d6b00 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c55de780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cea630 .functor XOR 1, L_0x55d0c5ceab10, L_0x55d0c5ceac40, C4<0>, C4<0>;
L_0x55d0c5cea6a0 .functor XOR 1, L_0x55d0c5cea630, L_0x55d0c5cead70, C4<0>, C4<0>;
L_0x55d0c5cea710 .functor AND 1, L_0x55d0c5ceab10, L_0x55d0c5ceac40, C4<1>, C4<1>;
L_0x55d0c5cea780 .functor AND 1, L_0x55d0c5ceab10, L_0x55d0c5cead70, C4<1>, C4<1>;
L_0x55d0c5cea840 .functor AND 1, L_0x55d0c5ceac40, L_0x55d0c5cead70, C4<1>, C4<1>;
L_0x55d0c5cea8b0 .functor OR 1, L_0x55d0c5cea710, L_0x55d0c5cea780, C4<0>, C4<0>;
L_0x55d0c5ceaa00 .functor OR 1, L_0x55d0c5cea840, L_0x55d0c5cea8b0, C4<0>, C4<0>;
v0x55d0c55d4f40_0 .net "a", 0 0, L_0x55d0c5ceab10;  1 drivers
v0x55d0c55d2ce0_0 .net "b", 0 0, L_0x55d0c5ceac40;  1 drivers
v0x55d0c55d2da0_0 .net "ca", 0 0, L_0x55d0c5ceaa00;  1 drivers
v0x55d0c55caf20_0 .net "cin", 0 0, L_0x55d0c5cead70;  1 drivers
v0x55d0c55cafe0_0 .net "sum", 0 0, L_0x55d0c5cea6a0;  1 drivers
v0x55d0c55cff60_0 .net "w1", 0 0, L_0x55d0c5cea630;  1 drivers
v0x55d0c55d0000_0 .net "w2", 0 0, L_0x55d0c5cea710;  1 drivers
v0x55d0c55cfb80_0 .net "w3", 0 0, L_0x55d0c5cea780;  1 drivers
v0x55d0c55cfc40_0 .net "w4", 0 0, L_0x55d0c5cea840;  1 drivers
v0x55d0c55cabb0_0 .net "w5", 0 0, L_0x55d0c5cea8b0;  1 drivers
S_0x55d0c55ce380 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c55de780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ceaee0 .functor XOR 1, L_0x55d0c5ceb4b0, L_0x55d0c5ceb5e0, C4<0>, C4<0>;
L_0x55d0c5ceaf50 .functor XOR 1, L_0x55d0c5ceaee0, L_0x55d0c5ceb760, C4<0>, C4<0>;
L_0x55d0c5ceb010 .functor AND 1, L_0x55d0c5ceb4b0, L_0x55d0c5ceb5e0, C4<1>, C4<1>;
L_0x55d0c5ceb120 .functor AND 1, L_0x55d0c5ceb4b0, L_0x55d0c5ceb760, C4<1>, C4<1>;
L_0x55d0c5ceb1e0 .functor AND 1, L_0x55d0c5ceb5e0, L_0x55d0c5ceb760, C4<1>, C4<1>;
L_0x55d0c5ceb250 .functor OR 1, L_0x55d0c5ceb010, L_0x55d0c5ceb120, C4<0>, C4<0>;
L_0x55d0c5ceb3a0 .functor OR 1, L_0x55d0c5ceb1e0, L_0x55d0c5ceb250, C4<0>, C4<0>;
v0x55d0c55ce0a0_0 .net "a", 0 0, L_0x55d0c5ceb4b0;  1 drivers
v0x55d0c55cc7a0_0 .net "b", 0 0, L_0x55d0c5ceb5e0;  1 drivers
v0x55d0c55cc840_0 .net "ca", 0 0, L_0x55d0c5ceb3a0;  1 drivers
v0x55d0c55cc3c0_0 .net "cin", 0 0, L_0x55d0c5ceb760;  1 drivers
v0x55d0c55cc480_0 .net "sum", 0 0, L_0x55d0c5ceaf50;  1 drivers
v0x55d0c55ca7f0_0 .net "w1", 0 0, L_0x55d0c5ceaee0;  1 drivers
v0x55d0c55c32a0_0 .net "w2", 0 0, L_0x55d0c5ceb010;  1 drivers
v0x55d0c55c3360_0 .net "w3", 0 0, L_0x55d0c5ceb120;  1 drivers
v0x55d0c55c82e0_0 .net "w4", 0 0, L_0x55d0c5ceb1e0;  1 drivers
v0x55d0c55c7f00_0 .net "w5", 0 0, L_0x55d0c5ceb250;  1 drivers
S_0x55d0c55c2e80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c55de780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ceb890 .functor XOR 1, L_0x55d0c5cebd30, L_0x55d0c5cebef0, C4<0>, C4<0>;
L_0x55d0c5ceb900 .functor XOR 1, L_0x55d0c5ceb890, L_0x55d0c5cec0b0, C4<0>, C4<0>;
L_0x55d0c5ceb970 .functor AND 1, L_0x55d0c5cebd30, L_0x55d0c5cebef0, C4<1>, C4<1>;
L_0x55d0c5ceb9e0 .functor AND 1, L_0x55d0c5cebd30, L_0x55d0c5cec0b0, C4<1>, C4<1>;
L_0x55d0c5cebaa0 .functor AND 1, L_0x55d0c5cebef0, L_0x55d0c5cec0b0, C4<1>, C4<1>;
L_0x55d0c5cebb10 .functor OR 1, L_0x55d0c5ceb970, L_0x55d0c5ceb9e0, C4<0>, C4<0>;
L_0x55d0c5cebc20 .functor OR 1, L_0x55d0c5cebaa0, L_0x55d0c5cebb10, C4<0>, C4<0>;
v0x55d0c55c6780_0 .net "a", 0 0, L_0x55d0c5cebd30;  1 drivers
v0x55d0c55c6320_0 .net "b", 0 0, L_0x55d0c5cebef0;  1 drivers
v0x55d0c55c63e0_0 .net "ca", 0 0, L_0x55d0c5cebc20;  1 drivers
v0x55d0c55c4b20_0 .net "cin", 0 0, L_0x55d0c5cec0b0;  1 drivers
v0x55d0c55c4be0_0 .net "sum", 0 0, L_0x55d0c5ceb900;  1 drivers
v0x55d0c55c4740_0 .net "w1", 0 0, L_0x55d0c5ceb890;  1 drivers
v0x55d0c55c47e0_0 .net "w2", 0 0, L_0x55d0c5ceb970;  1 drivers
v0x55d0c55c2b00_0 .net "w3", 0 0, L_0x55d0c5ceb9e0;  1 drivers
v0x55d0c55c2bc0_0 .net "w4", 0 0, L_0x55d0c5cebaa0;  1 drivers
v0x55d0c55c0bf0_0 .net "w5", 0 0, L_0x55d0c5cebb10;  1 drivers
S_0x55d0c55ba3a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c55deb60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55a2e00_0 .net "a", 3 0, L_0x55d0c5ceee80;  1 drivers
v0x55d0c55a2f00_0 .net "b", 3 0, L_0x55d0c5ceef70;  1 drivers
v0x55d0c55a2a20_0 .net "ca", 3 0, L_0x55d0c5ceed10;  1 drivers
v0x55d0c55a2ae0_0 .net "cin", 3 0, L_0x55d0c5cef060;  1 drivers
v0x55d0c55a0de0_0 .net "sum", 3 0, L_0x55d0c5ceec70;  1 drivers
L_0x55d0c5cecc30 .part L_0x55d0c5ceee80, 0, 1;
L_0x55d0c5cecd60 .part L_0x55d0c5ceef70, 0, 1;
L_0x55d0c5cece90 .part L_0x55d0c5cef060, 0, 1;
L_0x55d0c5ced4a0 .part L_0x55d0c5ceee80, 1, 1;
L_0x55d0c5ced5d0 .part L_0x55d0c5ceef70, 1, 1;
L_0x55d0c5ced700 .part L_0x55d0c5cef060, 1, 1;
L_0x55d0c5cede40 .part L_0x55d0c5ceee80, 2, 1;
L_0x55d0c5cedf70 .part L_0x55d0c5ceef70, 2, 1;
L_0x55d0c5cee0f0 .part L_0x55d0c5cef060, 2, 1;
L_0x55d0c5cee6c0 .part L_0x55d0c5ceee80, 3, 1;
L_0x55d0c5cee880 .part L_0x55d0c5ceef70, 3, 1;
L_0x55d0c5ceea40 .part L_0x55d0c5cef060, 3, 1;
L_0x55d0c5ceec70 .concat8 [ 1 1 1 1], L_0x55d0c5cec6d0, L_0x55d0c5ced030, L_0x55d0c5ced8e0, L_0x55d0c5cee290;
L_0x55d0c5ceed10 .concat8 [ 1 1 1 1], L_0x55d0c5cecb20, L_0x55d0c5ced390, L_0x55d0c5cedd30, L_0x55d0c5cee5b0;
S_0x55d0c55bd840 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c55ba3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cec270 .functor XOR 1, L_0x55d0c5cecc30, L_0x55d0c5cecd60, C4<0>, C4<0>;
L_0x55d0c5cec6d0 .functor XOR 1, L_0x55d0c5cec270, L_0x55d0c5cece90, C4<0>, C4<0>;
L_0x55d0c5cec790 .functor AND 1, L_0x55d0c5cecc30, L_0x55d0c5cecd60, C4<1>, C4<1>;
L_0x55d0c5cec8a0 .functor AND 1, L_0x55d0c5cecc30, L_0x55d0c5cece90, C4<1>, C4<1>;
L_0x55d0c5cec960 .functor AND 1, L_0x55d0c5cecd60, L_0x55d0c5cece90, C4<1>, C4<1>;
L_0x55d0c5cec9d0 .functor OR 1, L_0x55d0c5cec790, L_0x55d0c5cec8a0, C4<0>, C4<0>;
L_0x55d0c5cecb20 .functor OR 1, L_0x55d0c5cec960, L_0x55d0c5cec9d0, C4<0>, C4<0>;
v0x55d0c55bdd20_0 .net "a", 0 0, L_0x55d0c5cecc30;  1 drivers
v0x55d0c55bc040_0 .net "b", 0 0, L_0x55d0c5cecd60;  1 drivers
v0x55d0c55bc100_0 .net "ca", 0 0, L_0x55d0c5cecb20;  1 drivers
v0x55d0c55bbc60_0 .net "cin", 0 0, L_0x55d0c5cece90;  1 drivers
v0x55d0c55bbd20_0 .net "sum", 0 0, L_0x55d0c5cec6d0;  1 drivers
v0x55d0c55ba090_0 .net "w1", 0 0, L_0x55d0c5cec270;  1 drivers
v0x55d0c55b2b40_0 .net "w2", 0 0, L_0x55d0c5cec790;  1 drivers
v0x55d0c55b2c00_0 .net "w3", 0 0, L_0x55d0c5cec8a0;  1 drivers
v0x55d0c55b7b80_0 .net "w4", 0 0, L_0x55d0c5cec960;  1 drivers
v0x55d0c55b77a0_0 .net "w5", 0 0, L_0x55d0c5cec9d0;  1 drivers
S_0x55d0c55b2720 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c55ba3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cecfc0 .functor XOR 1, L_0x55d0c5ced4a0, L_0x55d0c5ced5d0, C4<0>, C4<0>;
L_0x55d0c5ced030 .functor XOR 1, L_0x55d0c5cecfc0, L_0x55d0c5ced700, C4<0>, C4<0>;
L_0x55d0c5ced0a0 .functor AND 1, L_0x55d0c5ced4a0, L_0x55d0c5ced5d0, C4<1>, C4<1>;
L_0x55d0c5ced110 .functor AND 1, L_0x55d0c5ced4a0, L_0x55d0c5ced700, C4<1>, C4<1>;
L_0x55d0c5ced1d0 .functor AND 1, L_0x55d0c5ced5d0, L_0x55d0c5ced700, C4<1>, C4<1>;
L_0x55d0c5ced240 .functor OR 1, L_0x55d0c5ced0a0, L_0x55d0c5ced110, C4<0>, C4<0>;
L_0x55d0c5ced390 .functor OR 1, L_0x55d0c5ced1d0, L_0x55d0c5ced240, C4<0>, C4<0>;
v0x55d0c55b6020_0 .net "a", 0 0, L_0x55d0c5ced4a0;  1 drivers
v0x55d0c55b5bc0_0 .net "b", 0 0, L_0x55d0c5ced5d0;  1 drivers
v0x55d0c55b5c80_0 .net "ca", 0 0, L_0x55d0c5ced390;  1 drivers
v0x55d0c55b43c0_0 .net "cin", 0 0, L_0x55d0c5ced700;  1 drivers
v0x55d0c55b4480_0 .net "sum", 0 0, L_0x55d0c5ced030;  1 drivers
v0x55d0c55b3fe0_0 .net "w1", 0 0, L_0x55d0c5cecfc0;  1 drivers
v0x55d0c55b4080_0 .net "w2", 0 0, L_0x55d0c5ced0a0;  1 drivers
v0x55d0c55b23a0_0 .net "w3", 0 0, L_0x55d0c5ced110;  1 drivers
v0x55d0c55b2460_0 .net "w4", 0 0, L_0x55d0c5ced1d0;  1 drivers
v0x55d0c55b0300_0 .net "w5", 0 0, L_0x55d0c5ced240;  1 drivers
S_0x55d0c55a9200 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c55ba3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ced870 .functor XOR 1, L_0x55d0c5cede40, L_0x55d0c5cedf70, C4<0>, C4<0>;
L_0x55d0c5ced8e0 .functor XOR 1, L_0x55d0c5ced870, L_0x55d0c5cee0f0, C4<0>, C4<0>;
L_0x55d0c5ced9a0 .functor AND 1, L_0x55d0c5cede40, L_0x55d0c5cedf70, C4<1>, C4<1>;
L_0x55d0c5cedab0 .functor AND 1, L_0x55d0c5cede40, L_0x55d0c5cee0f0, C4<1>, C4<1>;
L_0x55d0c5cedb70 .functor AND 1, L_0x55d0c5cedf70, L_0x55d0c5cee0f0, C4<1>, C4<1>;
L_0x55d0c5cedbe0 .functor OR 1, L_0x55d0c5ced9a0, L_0x55d0c5cedab0, C4<0>, C4<0>;
L_0x55d0c5cedd30 .functor OR 1, L_0x55d0c5cedb70, L_0x55d0c5cedbe0, C4<0>, C4<0>;
v0x55d0c55ae2c0_0 .net "a", 0 0, L_0x55d0c5cede40;  1 drivers
v0x55d0c55ade60_0 .net "b", 0 0, L_0x55d0c5cedf70;  1 drivers
v0x55d0c55adf00_0 .net "ca", 0 0, L_0x55d0c5cedd30;  1 drivers
v0x55d0c55a8de0_0 .net "cin", 0 0, L_0x55d0c5cee0f0;  1 drivers
v0x55d0c55a8e80_0 .net "sum", 0 0, L_0x55d0c5ced8e0;  1 drivers
v0x55d0c55ac660_0 .net "w1", 0 0, L_0x55d0c5ced870;  1 drivers
v0x55d0c55ac720_0 .net "w2", 0 0, L_0x55d0c5ced9a0;  1 drivers
v0x55d0c55ac280_0 .net "w3", 0 0, L_0x55d0c5cedab0;  1 drivers
v0x55d0c55ac320_0 .net "w4", 0 0, L_0x55d0c5cedb70;  1 drivers
v0x55d0c55aab30_0 .net "w5", 0 0, L_0x55d0c5cedbe0;  1 drivers
S_0x55d0c55aa6a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c55ba3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cee220 .functor XOR 1, L_0x55d0c5cee6c0, L_0x55d0c5cee880, C4<0>, C4<0>;
L_0x55d0c5cee290 .functor XOR 1, L_0x55d0c5cee220, L_0x55d0c5ceea40, C4<0>, C4<0>;
L_0x55d0c5cee300 .functor AND 1, L_0x55d0c5cee6c0, L_0x55d0c5cee880, C4<1>, C4<1>;
L_0x55d0c5cee370 .functor AND 1, L_0x55d0c5cee6c0, L_0x55d0c5ceea40, C4<1>, C4<1>;
L_0x55d0c5cee430 .functor AND 1, L_0x55d0c5cee880, L_0x55d0c5ceea40, C4<1>, C4<1>;
L_0x55d0c5cee4a0 .functor OR 1, L_0x55d0c5cee300, L_0x55d0c5cee370, C4<0>, C4<0>;
L_0x55d0c5cee5b0 .functor OR 1, L_0x55d0c5cee430, L_0x55d0c5cee4a0, C4<0>, C4<0>;
v0x55d0c55a8b10_0 .net "a", 0 0, L_0x55d0c5cee6c0;  1 drivers
v0x55d0c55a1580_0 .net "b", 0 0, L_0x55d0c5cee880;  1 drivers
v0x55d0c55a1640_0 .net "ca", 0 0, L_0x55d0c5cee5b0;  1 drivers
v0x55d0c55a65c0_0 .net "cin", 0 0, L_0x55d0c5ceea40;  1 drivers
v0x55d0c55a6680_0 .net "sum", 0 0, L_0x55d0c5cee290;  1 drivers
v0x55d0c55a6250_0 .net "w1", 0 0, L_0x55d0c5cee220;  1 drivers
v0x55d0c55a1160_0 .net "w2", 0 0, L_0x55d0c5cee300;  1 drivers
v0x55d0c55a1220_0 .net "w3", 0 0, L_0x55d0c5cee370;  1 drivers
v0x55d0c55a49e0_0 .net "w4", 0 0, L_0x55d0c5cee430;  1 drivers
v0x55d0c55a4600_0 .net "w5", 0 0, L_0x55d0c5cee4a0;  1 drivers
S_0x55d0c5598300 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c56af5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5484c00_0 .net "a", 31 0, L_0x55d0c5d07380;  1 drivers
v0x55d0c5484d00_0 .net "b", 31 0, L_0x55d0c5d07470;  1 drivers
v0x55d0c5482fe0_0 .net "ca", 31 0, L_0x55d0c5d071f0;  1 drivers
v0x55d0c54830c0_0 .net "cin", 31 0, L_0x55d0c5d07560;  1 drivers
v0x55d0c547bb20_0 .net "sum", 31 0, L_0x55d0c5d070b0;  1 drivers
L_0x55d0c5cfb6c0 .part L_0x55d0c5d07380, 0, 16;
L_0x55d0c5cfb760 .part L_0x55d0c5d07470, 0, 16;
L_0x55d0c5cfb800 .part L_0x55d0c5d07560, 0, 16;
L_0x55d0c5d06de0 .part L_0x55d0c5d07380, 16, 16;
L_0x55d0c5d06ed0 .part L_0x55d0c5d07470, 16, 16;
L_0x55d0c5d06fc0 .part L_0x55d0c5d07560, 16, 16;
L_0x55d0c5d070b0 .concat8 [ 16 16 0 0], L_0x55d0c5cfb3f0, L_0x55d0c5d06b10;
L_0x55d0c5d071f0 .concat8 [ 16 16 0 0], L_0x55d0c5cfb530, L_0x55d0c5d06c50;
S_0x55d0c5595e60 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5598300;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c55111e0_0 .net "a", 15 0, L_0x55d0c5cfb6c0;  1 drivers
v0x55d0c55112e0_0 .net "b", 15 0, L_0x55d0c5cfb760;  1 drivers
v0x55d0c550f9e0_0 .net "ca", 15 0, L_0x55d0c5cfb530;  1 drivers
v0x55d0c550faa0_0 .net "cin", 15 0, L_0x55d0c5cfb800;  1 drivers
v0x55d0c550f600_0 .net "sum", 15 0, L_0x55d0c5cfb3f0;  1 drivers
L_0x55d0c5cf5860 .part L_0x55d0c5cfb6c0, 0, 8;
L_0x55d0c5cf5900 .part L_0x55d0c5cfb760, 0, 8;
L_0x55d0c5cf59a0 .part L_0x55d0c5cfb800, 0, 8;
L_0x55d0c5cfb120 .part L_0x55d0c5cfb6c0, 8, 8;
L_0x55d0c5cfb210 .part L_0x55d0c5cfb760, 8, 8;
L_0x55d0c5cfb300 .part L_0x55d0c5cfb800, 8, 8;
L_0x55d0c5cfb3f0 .concat8 [ 8 8 0 0], L_0x55d0c5cf5590, L_0x55d0c5cfae50;
L_0x55d0c5cfb530 .concat8 [ 8 8 0 0], L_0x55d0c5cf56d0, L_0x55d0c5cfaf90;
S_0x55d0c5590a00 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5595e60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5554220_0 .net "a", 7 0, L_0x55d0c5cf5860;  1 drivers
v0x55d0c5554320_0 .net "b", 7 0, L_0x55d0c5cf5900;  1 drivers
v0x55d0c5553e40_0 .net "ca", 7 0, L_0x55d0c5cf56d0;  1 drivers
v0x55d0c5553f00_0 .net "cin", 7 0, L_0x55d0c5cf59a0;  1 drivers
v0x55d0c5552200_0 .net "sum", 7 0, L_0x55d0c5cf5590;  1 drivers
L_0x55d0c5cf28f0 .part L_0x55d0c5cf5860, 0, 4;
L_0x55d0c5cf2990 .part L_0x55d0c5cf5900, 0, 4;
L_0x55d0c5cf2a30 .part L_0x55d0c5cf59a0, 0, 4;
L_0x55d0c5cf5280 .part L_0x55d0c5cf5860, 4, 4;
L_0x55d0c5cf5370 .part L_0x55d0c5cf5900, 4, 4;
L_0x55d0c5cf5460 .part L_0x55d0c5cf59a0, 4, 4;
L_0x55d0c5cf5590 .concat8 [ 4 4 0 0], L_0x55d0c5cf26e0, L_0x55d0c5cf5070;
L_0x55d0c5cf56d0 .concat8 [ 4 4 0 0], L_0x55d0c5cf2780, L_0x55d0c5cf5110;
S_0x55d0c5594280 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5590a00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5575b60_0 .net "a", 3 0, L_0x55d0c5cf28f0;  1 drivers
v0x55d0c5575c60_0 .net "b", 3 0, L_0x55d0c5cf2990;  1 drivers
v0x55d0c5573f60_0 .net "ca", 3 0, L_0x55d0c5cf2780;  1 drivers
v0x55d0c5574020_0 .net "cin", 3 0, L_0x55d0c5cf2a30;  1 drivers
v0x55d0c556ca80_0 .net "sum", 3 0, L_0x55d0c5cf26e0;  1 drivers
L_0x55d0c5cf06a0 .part L_0x55d0c5cf28f0, 0, 1;
L_0x55d0c5cf07d0 .part L_0x55d0c5cf2990, 0, 1;
L_0x55d0c5cf0900 .part L_0x55d0c5cf2a30, 0, 1;
L_0x55d0c5cf0f10 .part L_0x55d0c5cf28f0, 1, 1;
L_0x55d0c5cf1040 .part L_0x55d0c5cf2990, 1, 1;
L_0x55d0c5cf1170 .part L_0x55d0c5cf2a30, 1, 1;
L_0x55d0c5cf18b0 .part L_0x55d0c5cf28f0, 2, 1;
L_0x55d0c5cf19e0 .part L_0x55d0c5cf2990, 2, 1;
L_0x55d0c5cf1b60 .part L_0x55d0c5cf2a30, 2, 1;
L_0x55d0c5cf2130 .part L_0x55d0c5cf28f0, 3, 1;
L_0x55d0c5cf22f0 .part L_0x55d0c5cf2990, 3, 1;
L_0x55d0c5cf24b0 .part L_0x55d0c5cf2a30, 3, 1;
L_0x55d0c5cf26e0 .concat8 [ 1 1 1 1], L_0x55d0c5cf0180, L_0x55d0c5cf0aa0, L_0x55d0c5cf1350, L_0x55d0c5cf1d00;
L_0x55d0c5cf2780 .concat8 [ 1 1 1 1], L_0x55d0c5cf0590, L_0x55d0c5cf0e00, L_0x55d0c5cf17a0, L_0x55d0c5cf2020;
S_0x55d0c55926a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5594280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ceec00 .functor XOR 1, L_0x55d0c5cf06a0, L_0x55d0c5cf07d0, C4<0>, C4<0>;
L_0x55d0c5cf0180 .functor XOR 1, L_0x55d0c5ceec00, L_0x55d0c5cf0900, C4<0>, C4<0>;
L_0x55d0c5cf0240 .functor AND 1, L_0x55d0c5cf06a0, L_0x55d0c5cf07d0, C4<1>, C4<1>;
L_0x55d0c5cf0350 .functor AND 1, L_0x55d0c5cf06a0, L_0x55d0c5cf0900, C4<1>, C4<1>;
L_0x55d0c5cf0410 .functor AND 1, L_0x55d0c5cf07d0, L_0x55d0c5cf0900, C4<1>, C4<1>;
L_0x55d0c5cf0480 .functor OR 1, L_0x55d0c5cf0240, L_0x55d0c5cf0350, C4<0>, C4<0>;
L_0x55d0c5cf0590 .functor OR 1, L_0x55d0c5cf0410, L_0x55d0c5cf0480, C4<0>, C4<0>;
v0x55d0c5592340_0 .net "a", 0 0, L_0x55d0c5cf06a0;  1 drivers
v0x55d0c5584e20_0 .net "b", 0 0, L_0x55d0c5cf07d0;  1 drivers
v0x55d0c5584ec0_0 .net "ca", 0 0, L_0x55d0c5cf0590;  1 drivers
v0x55d0c5589e60_0 .net "cin", 0 0, L_0x55d0c5cf0900;  1 drivers
v0x55d0c5589f20_0 .net "sum", 0 0, L_0x55d0c5cf0180;  1 drivers
v0x55d0c5589a80_0 .net "w1", 0 0, L_0x55d0c5ceec00;  1 drivers
v0x55d0c5589b40_0 .net "w2", 0 0, L_0x55d0c5cf0240;  1 drivers
v0x55d0c5584a00_0 .net "w3", 0 0, L_0x55d0c5cf0350;  1 drivers
v0x55d0c5584ac0_0 .net "w4", 0 0, L_0x55d0c5cf0410;  1 drivers
v0x55d0c5588330_0 .net "w5", 0 0, L_0x55d0c5cf0480;  1 drivers
S_0x55d0c5587ea0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5594280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf0a30 .functor XOR 1, L_0x55d0c5cf0f10, L_0x55d0c5cf1040, C4<0>, C4<0>;
L_0x55d0c5cf0aa0 .functor XOR 1, L_0x55d0c5cf0a30, L_0x55d0c5cf1170, C4<0>, C4<0>;
L_0x55d0c5cf0b10 .functor AND 1, L_0x55d0c5cf0f10, L_0x55d0c5cf1040, C4<1>, C4<1>;
L_0x55d0c5cf0b80 .functor AND 1, L_0x55d0c5cf0f10, L_0x55d0c5cf1170, C4<1>, C4<1>;
L_0x55d0c5cf0c40 .functor AND 1, L_0x55d0c5cf1040, L_0x55d0c5cf1170, C4<1>, C4<1>;
L_0x55d0c5cf0cb0 .functor OR 1, L_0x55d0c5cf0b10, L_0x55d0c5cf0b80, C4<0>, C4<0>;
L_0x55d0c5cf0e00 .functor OR 1, L_0x55d0c5cf0c40, L_0x55d0c5cf0cb0, C4<0>, C4<0>;
v0x55d0c55866a0_0 .net "a", 0 0, L_0x55d0c5cf0f10;  1 drivers
v0x55d0c5586760_0 .net "b", 0 0, L_0x55d0c5cf1040;  1 drivers
v0x55d0c55862c0_0 .net "ca", 0 0, L_0x55d0c5cf0e00;  1 drivers
v0x55d0c5586390_0 .net "cin", 0 0, L_0x55d0c5cf1170;  1 drivers
v0x55d0c5584680_0 .net "sum", 0 0, L_0x55d0c5cf0aa0;  1 drivers
v0x55d0c557d1a0_0 .net "w1", 0 0, L_0x55d0c5cf0a30;  1 drivers
v0x55d0c557d260_0 .net "w2", 0 0, L_0x55d0c5cf0b10;  1 drivers
v0x55d0c55821e0_0 .net "w3", 0 0, L_0x55d0c5cf0b80;  1 drivers
v0x55d0c55822a0_0 .net "w4", 0 0, L_0x55d0c5cf0c40;  1 drivers
v0x55d0c5581e00_0 .net "w5", 0 0, L_0x55d0c5cf0cb0;  1 drivers
S_0x55d0c557cd80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5594280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf12e0 .functor XOR 1, L_0x55d0c5cf18b0, L_0x55d0c5cf19e0, C4<0>, C4<0>;
L_0x55d0c5cf1350 .functor XOR 1, L_0x55d0c5cf12e0, L_0x55d0c5cf1b60, C4<0>, C4<0>;
L_0x55d0c5cf1410 .functor AND 1, L_0x55d0c5cf18b0, L_0x55d0c5cf19e0, C4<1>, C4<1>;
L_0x55d0c5cf1520 .functor AND 1, L_0x55d0c5cf18b0, L_0x55d0c5cf1b60, C4<1>, C4<1>;
L_0x55d0c5cf15e0 .functor AND 1, L_0x55d0c5cf19e0, L_0x55d0c5cf1b60, C4<1>, C4<1>;
L_0x55d0c5cf1650 .functor OR 1, L_0x55d0c5cf1410, L_0x55d0c5cf1520, C4<0>, C4<0>;
L_0x55d0c5cf17a0 .functor OR 1, L_0x55d0c5cf15e0, L_0x55d0c5cf1650, C4<0>, C4<0>;
v0x55d0c5580680_0 .net "a", 0 0, L_0x55d0c5cf18b0;  1 drivers
v0x55d0c5580220_0 .net "b", 0 0, L_0x55d0c5cf19e0;  1 drivers
v0x55d0c55802e0_0 .net "ca", 0 0, L_0x55d0c5cf17a0;  1 drivers
v0x55d0c557ea20_0 .net "cin", 0 0, L_0x55d0c5cf1b60;  1 drivers
v0x55d0c557eae0_0 .net "sum", 0 0, L_0x55d0c5cf1350;  1 drivers
v0x55d0c557e640_0 .net "w1", 0 0, L_0x55d0c5cf12e0;  1 drivers
v0x55d0c557e6e0_0 .net "w2", 0 0, L_0x55d0c5cf1410;  1 drivers
v0x55d0c557ca00_0 .net "w3", 0 0, L_0x55d0c5cf1520;  1 drivers
v0x55d0c557cac0_0 .net "w4", 0 0, L_0x55d0c5cf15e0;  1 drivers
v0x55d0c557aaf0_0 .net "w5", 0 0, L_0x55d0c5cf1650;  1 drivers
S_0x55d0c55746c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5594280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf1c90 .functor XOR 1, L_0x55d0c5cf2130, L_0x55d0c5cf22f0, C4<0>, C4<0>;
L_0x55d0c5cf1d00 .functor XOR 1, L_0x55d0c5cf1c90, L_0x55d0c5cf24b0, C4<0>, C4<0>;
L_0x55d0c5cf1d70 .functor AND 1, L_0x55d0c5cf2130, L_0x55d0c5cf22f0, C4<1>, C4<1>;
L_0x55d0c5cf1de0 .functor AND 1, L_0x55d0c5cf2130, L_0x55d0c5cf24b0, C4<1>, C4<1>;
L_0x55d0c5cf1ea0 .functor AND 1, L_0x55d0c5cf22f0, L_0x55d0c5cf24b0, C4<1>, C4<1>;
L_0x55d0c5cf1f10 .functor OR 1, L_0x55d0c5cf1d70, L_0x55d0c5cf1de0, C4<0>, C4<0>;
L_0x55d0c5cf2020 .functor OR 1, L_0x55d0c5cf1ea0, L_0x55d0c5cf1f10, C4<0>, C4<0>;
v0x55d0c5579780_0 .net "a", 0 0, L_0x55d0c5cf2130;  1 drivers
v0x55d0c5579320_0 .net "b", 0 0, L_0x55d0c5cf22f0;  1 drivers
v0x55d0c55793e0_0 .net "ca", 0 0, L_0x55d0c5cf2020;  1 drivers
v0x55d0c55742a0_0 .net "cin", 0 0, L_0x55d0c5cf24b0;  1 drivers
v0x55d0c5574360_0 .net "sum", 0 0, L_0x55d0c5cf1d00;  1 drivers
v0x55d0c5577b20_0 .net "w1", 0 0, L_0x55d0c5cf1c90;  1 drivers
v0x55d0c5577be0_0 .net "w2", 0 0, L_0x55d0c5cf1d70;  1 drivers
v0x55d0c5577740_0 .net "w3", 0 0, L_0x55d0c5cf1de0;  1 drivers
v0x55d0c55777e0_0 .net "w4", 0 0, L_0x55d0c5cf1ea0;  1 drivers
v0x55d0c5575ff0_0 .net "w5", 0 0, L_0x55d0c5cf1f10;  1 drivers
S_0x55d0c5571aa0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5590a00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5552580_0 .net "a", 3 0, L_0x55d0c5cf5280;  1 drivers
v0x55d0c5552680_0 .net "b", 3 0, L_0x55d0c5cf5370;  1 drivers
v0x55d0c5555e00_0 .net "ca", 3 0, L_0x55d0c5cf5110;  1 drivers
v0x55d0c5555ef0_0 .net "cin", 3 0, L_0x55d0c5cf5460;  1 drivers
v0x55d0c5555a20_0 .net "sum", 3 0, L_0x55d0c5cf5070;  1 drivers
L_0x55d0c5cf3030 .part L_0x55d0c5cf5280, 0, 1;
L_0x55d0c5cf3160 .part L_0x55d0c5cf5370, 0, 1;
L_0x55d0c5cf3290 .part L_0x55d0c5cf5460, 0, 1;
L_0x55d0c5cf38a0 .part L_0x55d0c5cf5280, 1, 1;
L_0x55d0c5cf39d0 .part L_0x55d0c5cf5370, 1, 1;
L_0x55d0c5cf3b00 .part L_0x55d0c5cf5460, 1, 1;
L_0x55d0c5cf4240 .part L_0x55d0c5cf5280, 2, 1;
L_0x55d0c5cf4370 .part L_0x55d0c5cf5370, 2, 1;
L_0x55d0c5cf44f0 .part L_0x55d0c5cf5460, 2, 1;
L_0x55d0c5cf4ac0 .part L_0x55d0c5cf5280, 3, 1;
L_0x55d0c5cf4c80 .part L_0x55d0c5cf5370, 3, 1;
L_0x55d0c5cf4e40 .part L_0x55d0c5cf5460, 3, 1;
L_0x55d0c5cf5070 .concat8 [ 1 1 1 1], L_0x55d0c5cf2ad0, L_0x55d0c5cf3430, L_0x55d0c5cf3ce0, L_0x55d0c5cf4690;
L_0x55d0c5cf5110 .concat8 [ 1 1 1 1], L_0x55d0c5cf2f20, L_0x55d0c5cf3790, L_0x55d0c5cf4130, L_0x55d0c5cf49b0;
S_0x55d0c556c620 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5571aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf2670 .functor XOR 1, L_0x55d0c5cf3030, L_0x55d0c5cf3160, C4<0>, C4<0>;
L_0x55d0c5cf2ad0 .functor XOR 1, L_0x55d0c5cf2670, L_0x55d0c5cf3290, C4<0>, C4<0>;
L_0x55d0c5cf2b90 .functor AND 1, L_0x55d0c5cf3030, L_0x55d0c5cf3160, C4<1>, C4<1>;
L_0x55d0c5cf2ca0 .functor AND 1, L_0x55d0c5cf3030, L_0x55d0c5cf3290, C4<1>, C4<1>;
L_0x55d0c5cf2d60 .functor AND 1, L_0x55d0c5cf3160, L_0x55d0c5cf3290, C4<1>, C4<1>;
L_0x55d0c5cf2dd0 .functor OR 1, L_0x55d0c5cf2b90, L_0x55d0c5cf2ca0, C4<0>, C4<0>;
L_0x55d0c5cf2f20 .functor OR 1, L_0x55d0c5cf2d60, L_0x55d0c5cf2dd0, C4<0>, C4<0>;
v0x55d0c556ff20_0 .net "a", 0 0, L_0x55d0c5cf3030;  1 drivers
v0x55d0c556fac0_0 .net "b", 0 0, L_0x55d0c5cf3160;  1 drivers
v0x55d0c556fb80_0 .net "ca", 0 0, L_0x55d0c5cf2f20;  1 drivers
v0x55d0c556e2c0_0 .net "cin", 0 0, L_0x55d0c5cf3290;  1 drivers
v0x55d0c556e380_0 .net "sum", 0 0, L_0x55d0c5cf2ad0;  1 drivers
v0x55d0c556dee0_0 .net "w1", 0 0, L_0x55d0c5cf2670;  1 drivers
v0x55d0c556df80_0 .net "w2", 0 0, L_0x55d0c5cf2b90;  1 drivers
v0x55d0c556c2a0_0 .net "w3", 0 0, L_0x55d0c5cf2ca0;  1 drivers
v0x55d0c556c360_0 .net "w4", 0 0, L_0x55d0c5cf2d60;  1 drivers
v0x55d0c556a200_0 .net "w5", 0 0, L_0x55d0c5cf2dd0;  1 drivers
S_0x55d0c5563100 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5571aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf33c0 .functor XOR 1, L_0x55d0c5cf38a0, L_0x55d0c5cf39d0, C4<0>, C4<0>;
L_0x55d0c5cf3430 .functor XOR 1, L_0x55d0c5cf33c0, L_0x55d0c5cf3b00, C4<0>, C4<0>;
L_0x55d0c5cf34a0 .functor AND 1, L_0x55d0c5cf38a0, L_0x55d0c5cf39d0, C4<1>, C4<1>;
L_0x55d0c5cf3510 .functor AND 1, L_0x55d0c5cf38a0, L_0x55d0c5cf3b00, C4<1>, C4<1>;
L_0x55d0c5cf35d0 .functor AND 1, L_0x55d0c5cf39d0, L_0x55d0c5cf3b00, C4<1>, C4<1>;
L_0x55d0c5cf3640 .functor OR 1, L_0x55d0c5cf34a0, L_0x55d0c5cf3510, C4<0>, C4<0>;
L_0x55d0c5cf3790 .functor OR 1, L_0x55d0c5cf35d0, L_0x55d0c5cf3640, C4<0>, C4<0>;
v0x55d0c5568210_0 .net "a", 0 0, L_0x55d0c5cf38a0;  1 drivers
v0x55d0c5567d60_0 .net "b", 0 0, L_0x55d0c5cf39d0;  1 drivers
v0x55d0c5567e20_0 .net "ca", 0 0, L_0x55d0c5cf3790;  1 drivers
v0x55d0c5562ce0_0 .net "cin", 0 0, L_0x55d0c5cf3b00;  1 drivers
v0x55d0c5562da0_0 .net "sum", 0 0, L_0x55d0c5cf3430;  1 drivers
v0x55d0c55665d0_0 .net "w1", 0 0, L_0x55d0c5cf33c0;  1 drivers
v0x55d0c5566180_0 .net "w2", 0 0, L_0x55d0c5cf34a0;  1 drivers
v0x55d0c5566240_0 .net "w3", 0 0, L_0x55d0c5cf3510;  1 drivers
v0x55d0c5564980_0 .net "w4", 0 0, L_0x55d0c5cf35d0;  1 drivers
v0x55d0c55645a0_0 .net "w5", 0 0, L_0x55d0c5cf3640;  1 drivers
S_0x55d0c5562960 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5571aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf3c70 .functor XOR 1, L_0x55d0c5cf4240, L_0x55d0c5cf4370, C4<0>, C4<0>;
L_0x55d0c5cf3ce0 .functor XOR 1, L_0x55d0c5cf3c70, L_0x55d0c5cf44f0, C4<0>, C4<0>;
L_0x55d0c5cf3da0 .functor AND 1, L_0x55d0c5cf4240, L_0x55d0c5cf4370, C4<1>, C4<1>;
L_0x55d0c5cf3eb0 .functor AND 1, L_0x55d0c5cf4240, L_0x55d0c5cf44f0, C4<1>, C4<1>;
L_0x55d0c5cf3f70 .functor AND 1, L_0x55d0c5cf4370, L_0x55d0c5cf44f0, C4<1>, C4<1>;
L_0x55d0c5cf3fe0 .functor OR 1, L_0x55d0c5cf3da0, L_0x55d0c5cf3eb0, C4<0>, C4<0>;
L_0x55d0c5cf4130 .functor OR 1, L_0x55d0c5cf3f70, L_0x55d0c5cf3fe0, C4<0>, C4<0>;
v0x55d0c555b500_0 .net "a", 0 0, L_0x55d0c5cf4240;  1 drivers
v0x55d0c55604c0_0 .net "b", 0 0, L_0x55d0c5cf4370;  1 drivers
v0x55d0c5560580_0 .net "ca", 0 0, L_0x55d0c5cf4130;  1 drivers
v0x55d0c55600e0_0 .net "cin", 0 0, L_0x55d0c5cf44f0;  1 drivers
v0x55d0c55601a0_0 .net "sum", 0 0, L_0x55d0c5cf3ce0;  1 drivers
v0x55d0c555b060_0 .net "w1", 0 0, L_0x55d0c5cf3c70;  1 drivers
v0x55d0c555b120_0 .net "w2", 0 0, L_0x55d0c5cf3da0;  1 drivers
v0x55d0c555e8e0_0 .net "w3", 0 0, L_0x55d0c5cf3eb0;  1 drivers
v0x55d0c555e980_0 .net "w4", 0 0, L_0x55d0c5cf3f70;  1 drivers
v0x55d0c555e5b0_0 .net "w5", 0 0, L_0x55d0c5cf3fe0;  1 drivers
S_0x55d0c555cd00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5571aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf4620 .functor XOR 1, L_0x55d0c5cf4ac0, L_0x55d0c5cf4c80, C4<0>, C4<0>;
L_0x55d0c5cf4690 .functor XOR 1, L_0x55d0c5cf4620, L_0x55d0c5cf4e40, C4<0>, C4<0>;
L_0x55d0c5cf4700 .functor AND 1, L_0x55d0c5cf4ac0, L_0x55d0c5cf4c80, C4<1>, C4<1>;
L_0x55d0c5cf4770 .functor AND 1, L_0x55d0c5cf4ac0, L_0x55d0c5cf4e40, C4<1>, C4<1>;
L_0x55d0c5cf4830 .functor AND 1, L_0x55d0c5cf4c80, L_0x55d0c5cf4e40, C4<1>, C4<1>;
L_0x55d0c5cf48a0 .functor OR 1, L_0x55d0c5cf4700, L_0x55d0c5cf4770, C4<0>, C4<0>;
L_0x55d0c5cf49b0 .functor OR 1, L_0x55d0c5cf4830, L_0x55d0c5cf48a0, C4<0>, C4<0>;
v0x55d0c555c920_0 .net "a", 0 0, L_0x55d0c5cf4ac0;  1 drivers
v0x55d0c555c9e0_0 .net "b", 0 0, L_0x55d0c5cf4c80;  1 drivers
v0x55d0c555ace0_0 .net "ca", 0 0, L_0x55d0c5cf49b0;  1 drivers
v0x55d0c555adb0_0 .net "cin", 0 0, L_0x55d0c5cf4e40;  1 drivers
v0x55d0c5558d20_0 .net "sum", 0 0, L_0x55d0c5cf4690;  1 drivers
v0x55d0c55529a0_0 .net "w1", 0 0, L_0x55d0c5cf4620;  1 drivers
v0x55d0c5552a60_0 .net "w2", 0 0, L_0x55d0c5cf4700;  1 drivers
v0x55d0c55579e0_0 .net "w3", 0 0, L_0x55d0c5cf4770;  1 drivers
v0x55d0c5557aa0_0 .net "w4", 0 0, L_0x55d0c5cf4830;  1 drivers
v0x55d0c5557600_0 .net "w5", 0 0, L_0x55d0c5cf48a0;  1 drivers
S_0x55d0c554ad20 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5595e60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5513260_0 .net "a", 7 0, L_0x55d0c5cfb120;  1 drivers
v0x55d0c5512de0_0 .net "b", 7 0, L_0x55d0c5cfb210;  1 drivers
v0x55d0c5512ec0_0 .net "ca", 7 0, L_0x55d0c5cfaf90;  1 drivers
v0x55d0c550dd60_0 .net "cin", 7 0, L_0x55d0c5cfb300;  1 drivers
v0x55d0c550de40_0 .net "sum", 7 0, L_0x55d0c5cfae50;  1 drivers
L_0x55d0c5cf81b0 .part L_0x55d0c5cfb120, 0, 4;
L_0x55d0c5cf8250 .part L_0x55d0c5cfb210, 0, 4;
L_0x55d0c5cf82f0 .part L_0x55d0c5cfb300, 0, 4;
L_0x55d0c5cfab40 .part L_0x55d0c5cfb120, 4, 4;
L_0x55d0c5cfac30 .part L_0x55d0c5cfb210, 4, 4;
L_0x55d0c5cfad20 .part L_0x55d0c5cfb300, 4, 4;
L_0x55d0c5cfae50 .concat8 [ 4 4 0 0], L_0x55d0c5cf7fa0, L_0x55d0c5cfa930;
L_0x55d0c5cfaf90 .concat8 [ 4 4 0 0], L_0x55d0c5cf8040, L_0x55d0c5cfa9d0;
S_0x55d0c554f980 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c554ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c552fa60_0 .net "a", 3 0, L_0x55d0c5cf81b0;  1 drivers
v0x55d0c552fb40_0 .net "b", 3 0, L_0x55d0c5cf8250;  1 drivers
v0x55d0c55332e0_0 .net "ca", 3 0, L_0x55d0c5cf8040;  1 drivers
v0x55d0c55333a0_0 .net "cin", 3 0, L_0x55d0c5cf82f0;  1 drivers
v0x55d0c5532f00_0 .net "sum", 3 0, L_0x55d0c5cf7fa0;  1 drivers
L_0x55d0c5cf5f60 .part L_0x55d0c5cf81b0, 0, 1;
L_0x55d0c5cf6090 .part L_0x55d0c5cf8250, 0, 1;
L_0x55d0c5cf61c0 .part L_0x55d0c5cf82f0, 0, 1;
L_0x55d0c5cf67d0 .part L_0x55d0c5cf81b0, 1, 1;
L_0x55d0c5cf6900 .part L_0x55d0c5cf8250, 1, 1;
L_0x55d0c5cf6a30 .part L_0x55d0c5cf82f0, 1, 1;
L_0x55d0c5cf7170 .part L_0x55d0c5cf81b0, 2, 1;
L_0x55d0c5cf72a0 .part L_0x55d0c5cf8250, 2, 1;
L_0x55d0c5cf7420 .part L_0x55d0c5cf82f0, 2, 1;
L_0x55d0c5cf79f0 .part L_0x55d0c5cf81b0, 3, 1;
L_0x55d0c5cf7bb0 .part L_0x55d0c5cf8250, 3, 1;
L_0x55d0c5cf7d70 .part L_0x55d0c5cf82f0, 3, 1;
L_0x55d0c5cf7fa0 .concat8 [ 1 1 1 1], L_0x55d0c5cf5a40, L_0x55d0c5cf6360, L_0x55d0c5cf6c10, L_0x55d0c5cf75c0;
L_0x55d0c5cf8040 .concat8 [ 1 1 1 1], L_0x55d0c5cf5e50, L_0x55d0c5cf66c0, L_0x55d0c5cf7060, L_0x55d0c5cf78e0;
S_0x55d0c554a900 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c554f980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf5000 .functor XOR 1, L_0x55d0c5cf5f60, L_0x55d0c5cf6090, C4<0>, C4<0>;
L_0x55d0c5cf5a40 .functor XOR 1, L_0x55d0c5cf5000, L_0x55d0c5cf61c0, C4<0>, C4<0>;
L_0x55d0c5cf5b00 .functor AND 1, L_0x55d0c5cf5f60, L_0x55d0c5cf6090, C4<1>, C4<1>;
L_0x55d0c5cf5c10 .functor AND 1, L_0x55d0c5cf5f60, L_0x55d0c5cf61c0, C4<1>, C4<1>;
L_0x55d0c5cf5cd0 .functor AND 1, L_0x55d0c5cf6090, L_0x55d0c5cf61c0, C4<1>, C4<1>;
L_0x55d0c5cf5d40 .functor OR 1, L_0x55d0c5cf5b00, L_0x55d0c5cf5c10, C4<0>, C4<0>;
L_0x55d0c5cf5e50 .functor OR 1, L_0x55d0c5cf5cd0, L_0x55d0c5cf5d40, C4<0>, C4<0>;
v0x55d0c554e280_0 .net "a", 0 0, L_0x55d0c5cf5f60;  1 drivers
v0x55d0c554ddc0_0 .net "b", 0 0, L_0x55d0c5cf6090;  1 drivers
v0x55d0c554de80_0 .net "ca", 0 0, L_0x55d0c5cf5e50;  1 drivers
v0x55d0c554c5d0_0 .net "cin", 0 0, L_0x55d0c5cf61c0;  1 drivers
v0x55d0c554c670_0 .net "sum", 0 0, L_0x55d0c5cf5a40;  1 drivers
v0x55d0c554c230_0 .net "w1", 0 0, L_0x55d0c5cf5000;  1 drivers
v0x55d0c554a580_0 .net "w2", 0 0, L_0x55d0c5cf5b00;  1 drivers
v0x55d0c554a640_0 .net "w3", 0 0, L_0x55d0c5cf5c10;  1 drivers
v0x55d0c55483a0_0 .net "w4", 0 0, L_0x55d0c5cf5cd0;  1 drivers
v0x55d0c55405e0_0 .net "w5", 0 0, L_0x55d0c5cf5d40;  1 drivers
S_0x55d0c5545620 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c554f980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf62f0 .functor XOR 1, L_0x55d0c5cf67d0, L_0x55d0c5cf6900, C4<0>, C4<0>;
L_0x55d0c5cf6360 .functor XOR 1, L_0x55d0c5cf62f0, L_0x55d0c5cf6a30, C4<0>, C4<0>;
L_0x55d0c5cf63d0 .functor AND 1, L_0x55d0c5cf67d0, L_0x55d0c5cf6900, C4<1>, C4<1>;
L_0x55d0c5cf6440 .functor AND 1, L_0x55d0c5cf67d0, L_0x55d0c5cf6a30, C4<1>, C4<1>;
L_0x55d0c5cf6500 .functor AND 1, L_0x55d0c5cf6900, L_0x55d0c5cf6a30, C4<1>, C4<1>;
L_0x55d0c5cf6570 .functor OR 1, L_0x55d0c5cf63d0, L_0x55d0c5cf6440, C4<0>, C4<0>;
L_0x55d0c5cf66c0 .functor OR 1, L_0x55d0c5cf6500, L_0x55d0c5cf6570, C4<0>, C4<0>;
v0x55d0c55452c0_0 .net "a", 0 0, L_0x55d0c5cf67d0;  1 drivers
v0x55d0c55401c0_0 .net "b", 0 0, L_0x55d0c5cf6900;  1 drivers
v0x55d0c5540280_0 .net "ca", 0 0, L_0x55d0c5cf66c0;  1 drivers
v0x55d0c5543a40_0 .net "cin", 0 0, L_0x55d0c5cf6a30;  1 drivers
v0x55d0c5543b00_0 .net "sum", 0 0, L_0x55d0c5cf6360;  1 drivers
v0x55d0c5543660_0 .net "w1", 0 0, L_0x55d0c5cf62f0;  1 drivers
v0x55d0c5543700_0 .net "w2", 0 0, L_0x55d0c5cf63d0;  1 drivers
v0x55d0c5541e60_0 .net "w3", 0 0, L_0x55d0c5cf6440;  1 drivers
v0x55d0c5541f20_0 .net "w4", 0 0, L_0x55d0c5cf6500;  1 drivers
v0x55d0c5541b30_0 .net "w5", 0 0, L_0x55d0c5cf6570;  1 drivers
S_0x55d0c553fe40 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c554f980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf6ba0 .functor XOR 1, L_0x55d0c5cf7170, L_0x55d0c5cf72a0, C4<0>, C4<0>;
L_0x55d0c5cf6c10 .functor XOR 1, L_0x55d0c5cf6ba0, L_0x55d0c5cf7420, C4<0>, C4<0>;
L_0x55d0c5cf6cd0 .functor AND 1, L_0x55d0c5cf7170, L_0x55d0c5cf72a0, C4<1>, C4<1>;
L_0x55d0c5cf6de0 .functor AND 1, L_0x55d0c5cf7170, L_0x55d0c5cf7420, C4<1>, C4<1>;
L_0x55d0c5cf6ea0 .functor AND 1, L_0x55d0c5cf72a0, L_0x55d0c5cf7420, C4<1>, C4<1>;
L_0x55d0c5cf6f10 .functor OR 1, L_0x55d0c5cf6cd0, L_0x55d0c5cf6de0, C4<0>, C4<0>;
L_0x55d0c5cf7060 .functor OR 1, L_0x55d0c5cf6ea0, L_0x55d0c5cf6f10, C4<0>, C4<0>;
v0x55d0c55389e0_0 .net "a", 0 0, L_0x55d0c5cf7170;  1 drivers
v0x55d0c553d9a0_0 .net "b", 0 0, L_0x55d0c5cf72a0;  1 drivers
v0x55d0c553da40_0 .net "ca", 0 0, L_0x55d0c5cf7060;  1 drivers
v0x55d0c553d5c0_0 .net "cin", 0 0, L_0x55d0c5cf7420;  1 drivers
v0x55d0c553d680_0 .net "sum", 0 0, L_0x55d0c5cf6c10;  1 drivers
v0x55d0c5538540_0 .net "w1", 0 0, L_0x55d0c5cf6ba0;  1 drivers
v0x55d0c5538600_0 .net "w2", 0 0, L_0x55d0c5cf6cd0;  1 drivers
v0x55d0c553bdc0_0 .net "w3", 0 0, L_0x55d0c5cf6de0;  1 drivers
v0x55d0c553be60_0 .net "w4", 0 0, L_0x55d0c5cf6ea0;  1 drivers
v0x55d0c553ba90_0 .net "w5", 0 0, L_0x55d0c5cf6f10;  1 drivers
S_0x55d0c553a1e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c554f980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf7550 .functor XOR 1, L_0x55d0c5cf79f0, L_0x55d0c5cf7bb0, C4<0>, C4<0>;
L_0x55d0c5cf75c0 .functor XOR 1, L_0x55d0c5cf7550, L_0x55d0c5cf7d70, C4<0>, C4<0>;
L_0x55d0c5cf7630 .functor AND 1, L_0x55d0c5cf79f0, L_0x55d0c5cf7bb0, C4<1>, C4<1>;
L_0x55d0c5cf76a0 .functor AND 1, L_0x55d0c5cf79f0, L_0x55d0c5cf7d70, C4<1>, C4<1>;
L_0x55d0c5cf7760 .functor AND 1, L_0x55d0c5cf7bb0, L_0x55d0c5cf7d70, C4<1>, C4<1>;
L_0x55d0c5cf77d0 .functor OR 1, L_0x55d0c5cf7630, L_0x55d0c5cf76a0, C4<0>, C4<0>;
L_0x55d0c5cf78e0 .functor OR 1, L_0x55d0c5cf7760, L_0x55d0c5cf77d0, C4<0>, C4<0>;
v0x55d0c5539e80_0 .net "a", 0 0, L_0x55d0c5cf79f0;  1 drivers
v0x55d0c55381c0_0 .net "b", 0 0, L_0x55d0c5cf7bb0;  1 drivers
v0x55d0c5538260_0 .net "ca", 0 0, L_0x55d0c5cf78e0;  1 drivers
v0x55d0c5536200_0 .net "cin", 0 0, L_0x55d0c5cf7d70;  1 drivers
v0x55d0c55362c0_0 .net "sum", 0 0, L_0x55d0c5cf75c0;  1 drivers
v0x55d0c552fe80_0 .net "w1", 0 0, L_0x55d0c5cf7550;  1 drivers
v0x55d0c552ff40_0 .net "w2", 0 0, L_0x55d0c5cf7630;  1 drivers
v0x55d0c5534ec0_0 .net "w3", 0 0, L_0x55d0c5cf76a0;  1 drivers
v0x55d0c5534f60_0 .net "w4", 0 0, L_0x55d0c5cf7760;  1 drivers
v0x55d0c5534b90_0 .net "w5", 0 0, L_0x55d0c5cf77d0;  1 drivers
S_0x55d0c5531700 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c554ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55164c0_0 .net "a", 3 0, L_0x55d0c5cfab40;  1 drivers
v0x55d0c55144e0_0 .net "b", 3 0, L_0x55d0c5cfac30;  1 drivers
v0x55d0c55145c0_0 .net "ca", 3 0, L_0x55d0c5cfa9d0;  1 drivers
v0x55d0c550e160_0 .net "cin", 3 0, L_0x55d0c5cfad20;  1 drivers
v0x55d0c550e240_0 .net "sum", 3 0, L_0x55d0c5cfa930;  1 drivers
L_0x55d0c5cf88f0 .part L_0x55d0c5cfab40, 0, 1;
L_0x55d0c5cf8a20 .part L_0x55d0c5cfac30, 0, 1;
L_0x55d0c5cf8b50 .part L_0x55d0c5cfad20, 0, 1;
L_0x55d0c5cf9160 .part L_0x55d0c5cfab40, 1, 1;
L_0x55d0c5cf9290 .part L_0x55d0c5cfac30, 1, 1;
L_0x55d0c5cf93c0 .part L_0x55d0c5cfad20, 1, 1;
L_0x55d0c5cf9b00 .part L_0x55d0c5cfab40, 2, 1;
L_0x55d0c5cf9c30 .part L_0x55d0c5cfac30, 2, 1;
L_0x55d0c5cf9db0 .part L_0x55d0c5cfad20, 2, 1;
L_0x55d0c5cfa380 .part L_0x55d0c5cfab40, 3, 1;
L_0x55d0c5cfa540 .part L_0x55d0c5cfac30, 3, 1;
L_0x55d0c5cfa700 .part L_0x55d0c5cfad20, 3, 1;
L_0x55d0c5cfa930 .concat8 [ 1 1 1 1], L_0x55d0c5cf8390, L_0x55d0c5cf8cf0, L_0x55d0c5cf95a0, L_0x55d0c5cf9f50;
L_0x55d0c5cfa9d0 .concat8 [ 1 1 1 1], L_0x55d0c5cf87e0, L_0x55d0c5cf9050, L_0x55d0c5cf99f0, L_0x55d0c5cfa270;
S_0x55d0c552f6e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5531700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf7f30 .functor XOR 1, L_0x55d0c5cf88f0, L_0x55d0c5cf8a20, C4<0>, C4<0>;
L_0x55d0c5cf8390 .functor XOR 1, L_0x55d0c5cf7f30, L_0x55d0c5cf8b50, C4<0>, C4<0>;
L_0x55d0c5cf8450 .functor AND 1, L_0x55d0c5cf88f0, L_0x55d0c5cf8a20, C4<1>, C4<1>;
L_0x55d0c5cf8560 .functor AND 1, L_0x55d0c5cf88f0, L_0x55d0c5cf8b50, C4<1>, C4<1>;
L_0x55d0c5cf8620 .functor AND 1, L_0x55d0c5cf8a20, L_0x55d0c5cf8b50, C4<1>, C4<1>;
L_0x55d0c5cf8690 .functor OR 1, L_0x55d0c5cf8450, L_0x55d0c5cf8560, C4<0>, C4<0>;
L_0x55d0c5cf87e0 .functor OR 1, L_0x55d0c5cf8620, L_0x55d0c5cf8690, C4<0>, C4<0>;
v0x55d0c5528200_0 .net "a", 0 0, L_0x55d0c5cf88f0;  1 drivers
v0x55d0c55282a0_0 .net "b", 0 0, L_0x55d0c5cf8a20;  1 drivers
v0x55d0c552d240_0 .net "ca", 0 0, L_0x55d0c5cf87e0;  1 drivers
v0x55d0c552d310_0 .net "cin", 0 0, L_0x55d0c5cf8b50;  1 drivers
v0x55d0c552ce60_0 .net "sum", 0 0, L_0x55d0c5cf8390;  1 drivers
v0x55d0c5527de0_0 .net "w1", 0 0, L_0x55d0c5cf7f30;  1 drivers
v0x55d0c5527ea0_0 .net "w2", 0 0, L_0x55d0c5cf8450;  1 drivers
v0x55d0c552b660_0 .net "w3", 0 0, L_0x55d0c5cf8560;  1 drivers
v0x55d0c552b700_0 .net "w4", 0 0, L_0x55d0c5cf8620;  1 drivers
v0x55d0c552b280_0 .net "w5", 0 0, L_0x55d0c5cf8690;  1 drivers
S_0x55d0c5529a80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5531700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf8c80 .functor XOR 1, L_0x55d0c5cf9160, L_0x55d0c5cf9290, C4<0>, C4<0>;
L_0x55d0c5cf8cf0 .functor XOR 1, L_0x55d0c5cf8c80, L_0x55d0c5cf93c0, C4<0>, C4<0>;
L_0x55d0c5cf8d60 .functor AND 1, L_0x55d0c5cf9160, L_0x55d0c5cf9290, C4<1>, C4<1>;
L_0x55d0c5cf8dd0 .functor AND 1, L_0x55d0c5cf9160, L_0x55d0c5cf93c0, C4<1>, C4<1>;
L_0x55d0c5cf8e90 .functor AND 1, L_0x55d0c5cf9290, L_0x55d0c5cf93c0, C4<1>, C4<1>;
L_0x55d0c5cf8f00 .functor OR 1, L_0x55d0c5cf8d60, L_0x55d0c5cf8dd0, C4<0>, C4<0>;
L_0x55d0c5cf9050 .functor OR 1, L_0x55d0c5cf8e90, L_0x55d0c5cf8f00, C4<0>, C4<0>;
v0x55d0c5529720_0 .net "a", 0 0, L_0x55d0c5cf9160;  1 drivers
v0x55d0c5527a60_0 .net "b", 0 0, L_0x55d0c5cf9290;  1 drivers
v0x55d0c5527b20_0 .net "ca", 0 0, L_0x55d0c5cf9050;  1 drivers
v0x55d0c5525910_0 .net "cin", 0 0, L_0x55d0c5cf93c0;  1 drivers
v0x55d0c55259d0_0 .net "sum", 0 0, L_0x55d0c5cf8cf0;  1 drivers
v0x55d0c551e8c0_0 .net "w1", 0 0, L_0x55d0c5cf8c80;  1 drivers
v0x55d0c551e960_0 .net "w2", 0 0, L_0x55d0c5cf8d60;  1 drivers
v0x55d0c5523900_0 .net "w3", 0 0, L_0x55d0c5cf8dd0;  1 drivers
v0x55d0c55239c0_0 .net "w4", 0 0, L_0x55d0c5cf8e90;  1 drivers
v0x55d0c55235d0_0 .net "w5", 0 0, L_0x55d0c5cf8f00;  1 drivers
S_0x55d0c551e4a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5531700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf9530 .functor XOR 1, L_0x55d0c5cf9b00, L_0x55d0c5cf9c30, C4<0>, C4<0>;
L_0x55d0c5cf95a0 .functor XOR 1, L_0x55d0c5cf9530, L_0x55d0c5cf9db0, C4<0>, C4<0>;
L_0x55d0c5cf9660 .functor AND 1, L_0x55d0c5cf9b00, L_0x55d0c5cf9c30, C4<1>, C4<1>;
L_0x55d0c5cf9770 .functor AND 1, L_0x55d0c5cf9b00, L_0x55d0c5cf9db0, C4<1>, C4<1>;
L_0x55d0c5cf9830 .functor AND 1, L_0x55d0c5cf9c30, L_0x55d0c5cf9db0, C4<1>, C4<1>;
L_0x55d0c5cf98a0 .functor OR 1, L_0x55d0c5cf9660, L_0x55d0c5cf9770, C4<0>, C4<0>;
L_0x55d0c5cf99f0 .functor OR 1, L_0x55d0c5cf9830, L_0x55d0c5cf98a0, C4<0>, C4<0>;
v0x55d0c5521da0_0 .net "a", 0 0, L_0x55d0c5cf9b00;  1 drivers
v0x55d0c5521940_0 .net "b", 0 0, L_0x55d0c5cf9c30;  1 drivers
v0x55d0c55219e0_0 .net "ca", 0 0, L_0x55d0c5cf99f0;  1 drivers
v0x55d0c5520140_0 .net "cin", 0 0, L_0x55d0c5cf9db0;  1 drivers
v0x55d0c5520200_0 .net "sum", 0 0, L_0x55d0c5cf95a0;  1 drivers
v0x55d0c551fd60_0 .net "w1", 0 0, L_0x55d0c5cf9530;  1 drivers
v0x55d0c551fe20_0 .net "w2", 0 0, L_0x55d0c5cf9660;  1 drivers
v0x55d0c551e120_0 .net "w3", 0 0, L_0x55d0c5cf9770;  1 drivers
v0x55d0c551e1e0_0 .net "w4", 0 0, L_0x55d0c5cf9830;  1 drivers
v0x55d0c5516cf0_0 .net "w5", 0 0, L_0x55d0c5cf98a0;  1 drivers
S_0x55d0c551bc80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5531700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cf9ee0 .functor XOR 1, L_0x55d0c5cfa380, L_0x55d0c5cfa540, C4<0>, C4<0>;
L_0x55d0c5cf9f50 .functor XOR 1, L_0x55d0c5cf9ee0, L_0x55d0c5cfa700, C4<0>, C4<0>;
L_0x55d0c5cf9fc0 .functor AND 1, L_0x55d0c5cfa380, L_0x55d0c5cfa540, C4<1>, C4<1>;
L_0x55d0c5cfa030 .functor AND 1, L_0x55d0c5cfa380, L_0x55d0c5cfa700, C4<1>, C4<1>;
L_0x55d0c5cfa0f0 .functor AND 1, L_0x55d0c5cfa540, L_0x55d0c5cfa700, C4<1>, C4<1>;
L_0x55d0c5cfa160 .functor OR 1, L_0x55d0c5cf9fc0, L_0x55d0c5cfa030, C4<0>, C4<0>;
L_0x55d0c5cfa270 .functor OR 1, L_0x55d0c5cfa0f0, L_0x55d0c5cfa160, C4<0>, C4<0>;
v0x55d0c551b920_0 .net "a", 0 0, L_0x55d0c5cfa380;  1 drivers
v0x55d0c5516820_0 .net "b", 0 0, L_0x55d0c5cfa540;  1 drivers
v0x55d0c55168e0_0 .net "ca", 0 0, L_0x55d0c5cfa270;  1 drivers
v0x55d0c551a0a0_0 .net "cin", 0 0, L_0x55d0c5cfa700;  1 drivers
v0x55d0c551a160_0 .net "sum", 0 0, L_0x55d0c5cf9f50;  1 drivers
v0x55d0c5519cc0_0 .net "w1", 0 0, L_0x55d0c5cf9ee0;  1 drivers
v0x55d0c5519d60_0 .net "w2", 0 0, L_0x55d0c5cf9fc0;  1 drivers
v0x55d0c55184c0_0 .net "w3", 0 0, L_0x55d0c5cfa030;  1 drivers
v0x55d0c5518580_0 .net "w4", 0 0, L_0x55d0c5cfa0f0;  1 drivers
v0x55d0c5518190_0 .net "w5", 0 0, L_0x55d0c5cfa160;  1 drivers
S_0x55d0c550d9e0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5598300;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5486bc0_0 .net "a", 15 0, L_0x55d0c5d06de0;  1 drivers
v0x55d0c5486cc0_0 .net "b", 15 0, L_0x55d0c5d06ed0;  1 drivers
v0x55d0c54867e0_0 .net "ca", 15 0, L_0x55d0c5d06c50;  1 drivers
v0x55d0c54868a0_0 .net "cin", 15 0, L_0x55d0c5d06fc0;  1 drivers
v0x55d0c5484fe0_0 .net "sum", 15 0, L_0x55d0c5d06b10;  1 drivers
L_0x55d0c5d00f80 .part L_0x55d0c5d06de0, 0, 8;
L_0x55d0c5d01020 .part L_0x55d0c5d06ed0, 0, 8;
L_0x55d0c5d010c0 .part L_0x55d0c5d06fc0, 0, 8;
L_0x55d0c5d06840 .part L_0x55d0c5d06de0, 8, 8;
L_0x55d0c5d06930 .part L_0x55d0c5d06ed0, 8, 8;
L_0x55d0c5d06a20 .part L_0x55d0c5d06fc0, 8, 8;
L_0x55d0c5d06b10 .concat8 [ 8 8 0 0], L_0x55d0c5d00cb0, L_0x55d0c5d06570;
L_0x55d0c5d06c50 .concat8 [ 8 8 0 0], L_0x55d0c5d00df0, L_0x55d0c5d066b0;
S_0x55d0c550b520 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c550d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c54cb4c0_0 .net "a", 7 0, L_0x55d0c5d00f80;  1 drivers
v0x55d0c54cb040_0 .net "b", 7 0, L_0x55d0c5d01020;  1 drivers
v0x55d0c54cb120_0 .net "ca", 7 0, L_0x55d0c5d00df0;  1 drivers
v0x55d0c54c9840_0 .net "cin", 7 0, L_0x55d0c5d010c0;  1 drivers
v0x55d0c54c9920_0 .net "sum", 7 0, L_0x55d0c5d00cb0;  1 drivers
L_0x55d0c5cfe010 .part L_0x55d0c5d00f80, 0, 4;
L_0x55d0c5cfe0b0 .part L_0x55d0c5d01020, 0, 4;
L_0x55d0c5cfe150 .part L_0x55d0c5d010c0, 0, 4;
L_0x55d0c5d009a0 .part L_0x55d0c5d00f80, 4, 4;
L_0x55d0c5d00a90 .part L_0x55d0c5d01020, 4, 4;
L_0x55d0c5d00b80 .part L_0x55d0c5d010c0, 4, 4;
L_0x55d0c5d00cb0 .concat8 [ 4 4 0 0], L_0x55d0c5cfde00, L_0x55d0c5d00790;
L_0x55d0c5d00df0 .concat8 [ 4 4 0 0], L_0x55d0c5cfdea0, L_0x55d0c5d00830;
S_0x55d0c55060c0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c550b520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c54eb540_0 .net "a", 3 0, L_0x55d0c5cfe010;  1 drivers
v0x55d0c54eb620_0 .net "b", 3 0, L_0x55d0c5cfe0b0;  1 drivers
v0x55d0c54eb160_0 .net "ca", 3 0, L_0x55d0c5cfdea0;  1 drivers
v0x55d0c54eb220_0 .net "cin", 3 0, L_0x55d0c5cfe150;  1 drivers
v0x55d0c54e9520_0 .net "sum", 3 0, L_0x55d0c5cfde00;  1 drivers
L_0x55d0c5cfbdc0 .part L_0x55d0c5cfe010, 0, 1;
L_0x55d0c5cfbef0 .part L_0x55d0c5cfe0b0, 0, 1;
L_0x55d0c5cfc020 .part L_0x55d0c5cfe150, 0, 1;
L_0x55d0c5cfc630 .part L_0x55d0c5cfe010, 1, 1;
L_0x55d0c5cfc760 .part L_0x55d0c5cfe0b0, 1, 1;
L_0x55d0c5cfc890 .part L_0x55d0c5cfe150, 1, 1;
L_0x55d0c5cfcfd0 .part L_0x55d0c5cfe010, 2, 1;
L_0x55d0c5cfd100 .part L_0x55d0c5cfe0b0, 2, 1;
L_0x55d0c5cfd280 .part L_0x55d0c5cfe150, 2, 1;
L_0x55d0c5cfd850 .part L_0x55d0c5cfe010, 3, 1;
L_0x55d0c5cfda10 .part L_0x55d0c5cfe0b0, 3, 1;
L_0x55d0c5cfdbd0 .part L_0x55d0c5cfe150, 3, 1;
L_0x55d0c5cfde00 .concat8 [ 1 1 1 1], L_0x55d0c5cfb8a0, L_0x55d0c5cfc1c0, L_0x55d0c5cfca70, L_0x55d0c5cfd420;
L_0x55d0c5cfdea0 .concat8 [ 1 1 1 1], L_0x55d0c5cfbcb0, L_0x55d0c5cfc520, L_0x55d0c5cfcec0, L_0x55d0c5cfd740;
S_0x55d0c5509940 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c55060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cfa8c0 .functor XOR 1, L_0x55d0c5cfbdc0, L_0x55d0c5cfbef0, C4<0>, C4<0>;
L_0x55d0c5cfb8a0 .functor XOR 1, L_0x55d0c5cfa8c0, L_0x55d0c5cfc020, C4<0>, C4<0>;
L_0x55d0c5cfb960 .functor AND 1, L_0x55d0c5cfbdc0, L_0x55d0c5cfbef0, C4<1>, C4<1>;
L_0x55d0c5cfba70 .functor AND 1, L_0x55d0c5cfbdc0, L_0x55d0c5cfc020, C4<1>, C4<1>;
L_0x55d0c5cfbb30 .functor AND 1, L_0x55d0c5cfbef0, L_0x55d0c5cfc020, C4<1>, C4<1>;
L_0x55d0c5cfbba0 .functor OR 1, L_0x55d0c5cfb960, L_0x55d0c5cfba70, C4<0>, C4<0>;
L_0x55d0c5cfbcb0 .functor OR 1, L_0x55d0c5cfbb30, L_0x55d0c5cfbba0, C4<0>, C4<0>;
v0x55d0c5509610_0 .net "a", 0 0, L_0x55d0c5cfbdc0;  1 drivers
v0x55d0c5507d60_0 .net "b", 0 0, L_0x55d0c5cfbef0;  1 drivers
v0x55d0c5507e20_0 .net "ca", 0 0, L_0x55d0c5cfbcb0;  1 drivers
v0x55d0c5507980_0 .net "cin", 0 0, L_0x55d0c5cfc020;  1 drivers
v0x55d0c5507a40_0 .net "sum", 0 0, L_0x55d0c5cfb8a0;  1 drivers
v0x55d0c54fa490_0 .net "w1", 0 0, L_0x55d0c5cfa8c0;  1 drivers
v0x55d0c54ff460_0 .net "w2", 0 0, L_0x55d0c5cfb960;  1 drivers
v0x55d0c54ff520_0 .net "w3", 0 0, L_0x55d0c5cfba70;  1 drivers
v0x55d0c54ff080_0 .net "w4", 0 0, L_0x55d0c5cfbb30;  1 drivers
v0x55d0c54fa000_0 .net "w5", 0 0, L_0x55d0c5cfbba0;  1 drivers
S_0x55d0c54fd880 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c55060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cfc150 .functor XOR 1, L_0x55d0c5cfc630, L_0x55d0c5cfc760, C4<0>, C4<0>;
L_0x55d0c5cfc1c0 .functor XOR 1, L_0x55d0c5cfc150, L_0x55d0c5cfc890, C4<0>, C4<0>;
L_0x55d0c5cfc230 .functor AND 1, L_0x55d0c5cfc630, L_0x55d0c5cfc760, C4<1>, C4<1>;
L_0x55d0c5cfc2a0 .functor AND 1, L_0x55d0c5cfc630, L_0x55d0c5cfc890, C4<1>, C4<1>;
L_0x55d0c5cfc360 .functor AND 1, L_0x55d0c5cfc760, L_0x55d0c5cfc890, C4<1>, C4<1>;
L_0x55d0c5cfc3d0 .functor OR 1, L_0x55d0c5cfc230, L_0x55d0c5cfc2a0, C4<0>, C4<0>;
L_0x55d0c5cfc520 .functor OR 1, L_0x55d0c5cfc360, L_0x55d0c5cfc3d0, C4<0>, C4<0>;
v0x55d0c54fd520_0 .net "a", 0 0, L_0x55d0c5cfc630;  1 drivers
v0x55d0c54fbca0_0 .net "b", 0 0, L_0x55d0c5cfc760;  1 drivers
v0x55d0c54fbd60_0 .net "ca", 0 0, L_0x55d0c5cfc520;  1 drivers
v0x55d0c54fb8c0_0 .net "cin", 0 0, L_0x55d0c5cfc890;  1 drivers
v0x55d0c54fb980_0 .net "sum", 0 0, L_0x55d0c5cfc1c0;  1 drivers
v0x55d0c54f9c80_0 .net "w1", 0 0, L_0x55d0c5cfc150;  1 drivers
v0x55d0c54f9d20_0 .net "w2", 0 0, L_0x55d0c5cfc230;  1 drivers
v0x55d0c54f27a0_0 .net "w3", 0 0, L_0x55d0c5cfc2a0;  1 drivers
v0x55d0c54f2860_0 .net "w4", 0 0, L_0x55d0c5cfc360;  1 drivers
v0x55d0c54f7890_0 .net "w5", 0 0, L_0x55d0c5cfc3d0;  1 drivers
S_0x55d0c54f7400 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c55060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cfca00 .functor XOR 1, L_0x55d0c5cfcfd0, L_0x55d0c5cfd100, C4<0>, C4<0>;
L_0x55d0c5cfca70 .functor XOR 1, L_0x55d0c5cfca00, L_0x55d0c5cfd280, C4<0>, C4<0>;
L_0x55d0c5cfcb30 .functor AND 1, L_0x55d0c5cfcfd0, L_0x55d0c5cfd100, C4<1>, C4<1>;
L_0x55d0c5cfcc40 .functor AND 1, L_0x55d0c5cfcfd0, L_0x55d0c5cfd280, C4<1>, C4<1>;
L_0x55d0c5cfcd00 .functor AND 1, L_0x55d0c5cfd100, L_0x55d0c5cfd280, C4<1>, C4<1>;
L_0x55d0c5cfcd70 .functor OR 1, L_0x55d0c5cfcb30, L_0x55d0c5cfcc40, C4<0>, C4<0>;
L_0x55d0c5cfcec0 .functor OR 1, L_0x55d0c5cfcd00, L_0x55d0c5cfcd70, C4<0>, C4<0>;
v0x55d0c54f2400_0 .net "a", 0 0, L_0x55d0c5cfcfd0;  1 drivers
v0x55d0c54f5c00_0 .net "b", 0 0, L_0x55d0c5cfd100;  1 drivers
v0x55d0c54f5ca0_0 .net "ca", 0 0, L_0x55d0c5cfcec0;  1 drivers
v0x55d0c54f5820_0 .net "cin", 0 0, L_0x55d0c5cfd280;  1 drivers
v0x55d0c54f58c0_0 .net "sum", 0 0, L_0x55d0c5cfca70;  1 drivers
v0x55d0c54f4020_0 .net "w1", 0 0, L_0x55d0c5cfca00;  1 drivers
v0x55d0c54f40e0_0 .net "w2", 0 0, L_0x55d0c5cfcb30;  1 drivers
v0x55d0c54f3c40_0 .net "w3", 0 0, L_0x55d0c5cfcc40;  1 drivers
v0x55d0c54f3ce0_0 .net "w4", 0 0, L_0x55d0c5cfcd00;  1 drivers
v0x55d0c54f20b0_0 .net "w5", 0 0, L_0x55d0c5cfcd70;  1 drivers
S_0x55d0c54f0040 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c55060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cfd3b0 .functor XOR 1, L_0x55d0c5cfd850, L_0x55d0c5cfda10, C4<0>, C4<0>;
L_0x55d0c5cfd420 .functor XOR 1, L_0x55d0c5cfd3b0, L_0x55d0c5cfdbd0, C4<0>, C4<0>;
L_0x55d0c5cfd490 .functor AND 1, L_0x55d0c5cfd850, L_0x55d0c5cfda10, C4<1>, C4<1>;
L_0x55d0c5cfd500 .functor AND 1, L_0x55d0c5cfd850, L_0x55d0c5cfdbd0, C4<1>, C4<1>;
L_0x55d0c5cfd5c0 .functor AND 1, L_0x55d0c5cfda10, L_0x55d0c5cfdbd0, C4<1>, C4<1>;
L_0x55d0c5cfd630 .functor OR 1, L_0x55d0c5cfd490, L_0x55d0c5cfd500, C4<0>, C4<0>;
L_0x55d0c5cfd740 .functor OR 1, L_0x55d0c5cfd5c0, L_0x55d0c5cfd630, C4<0>, C4<0>;
v0x55d0c54e9d40_0 .net "a", 0 0, L_0x55d0c5cfd850;  1 drivers
v0x55d0c54eed00_0 .net "b", 0 0, L_0x55d0c5cfda10;  1 drivers
v0x55d0c54eeda0_0 .net "ca", 0 0, L_0x55d0c5cfd740;  1 drivers
v0x55d0c54ee920_0 .net "cin", 0 0, L_0x55d0c5cfdbd0;  1 drivers
v0x55d0c54ee9e0_0 .net "sum", 0 0, L_0x55d0c5cfd420;  1 drivers
v0x55d0c54e98a0_0 .net "w1", 0 0, L_0x55d0c5cfd3b0;  1 drivers
v0x55d0c54e9960_0 .net "w2", 0 0, L_0x55d0c5cfd490;  1 drivers
v0x55d0c54ed120_0 .net "w3", 0 0, L_0x55d0c5cfd500;  1 drivers
v0x55d0c54ed1c0_0 .net "w4", 0 0, L_0x55d0c5cfd5c0;  1 drivers
v0x55d0c54ecdf0_0 .net "w5", 0 0, L_0x55d0c5cfd630;  1 drivers
S_0x55d0c54e2040 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c550b520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c54cd000_0 .net "a", 3 0, L_0x55d0c5d009a0;  1 drivers
v0x55d0c54ccc00_0 .net "b", 3 0, L_0x55d0c5d00a90;  1 drivers
v0x55d0c54ccce0_0 .net "ca", 3 0, L_0x55d0c5d00830;  1 drivers
v0x55d0c54c7b80_0 .net "cin", 3 0, L_0x55d0c5d00b80;  1 drivers
v0x55d0c54c7c60_0 .net "sum", 3 0, L_0x55d0c5d00790;  1 drivers
L_0x55d0c5cfe750 .part L_0x55d0c5d009a0, 0, 1;
L_0x55d0c5cfe880 .part L_0x55d0c5d00a90, 0, 1;
L_0x55d0c5cfe9b0 .part L_0x55d0c5d00b80, 0, 1;
L_0x55d0c5cfefc0 .part L_0x55d0c5d009a0, 1, 1;
L_0x55d0c5cff0f0 .part L_0x55d0c5d00a90, 1, 1;
L_0x55d0c5cff220 .part L_0x55d0c5d00b80, 1, 1;
L_0x55d0c5cff960 .part L_0x55d0c5d009a0, 2, 1;
L_0x55d0c5cffa90 .part L_0x55d0c5d00a90, 2, 1;
L_0x55d0c5cffc10 .part L_0x55d0c5d00b80, 2, 1;
L_0x55d0c5d001e0 .part L_0x55d0c5d009a0, 3, 1;
L_0x55d0c5d003a0 .part L_0x55d0c5d00a90, 3, 1;
L_0x55d0c5d00560 .part L_0x55d0c5d00b80, 3, 1;
L_0x55d0c5d00790 .concat8 [ 1 1 1 1], L_0x55d0c5cfe1f0, L_0x55d0c5cfeb50, L_0x55d0c5cff400, L_0x55d0c5cffdb0;
L_0x55d0c5d00830 .concat8 [ 1 1 1 1], L_0x55d0c5cfe640, L_0x55d0c5cfeeb0, L_0x55d0c5cff850, L_0x55d0c5d000d0;
S_0x55d0c54e6ca0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54e2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cfdd90 .functor XOR 1, L_0x55d0c5cfe750, L_0x55d0c5cfe880, C4<0>, C4<0>;
L_0x55d0c5cfe1f0 .functor XOR 1, L_0x55d0c5cfdd90, L_0x55d0c5cfe9b0, C4<0>, C4<0>;
L_0x55d0c5cfe2b0 .functor AND 1, L_0x55d0c5cfe750, L_0x55d0c5cfe880, C4<1>, C4<1>;
L_0x55d0c5cfe3c0 .functor AND 1, L_0x55d0c5cfe750, L_0x55d0c5cfe9b0, C4<1>, C4<1>;
L_0x55d0c5cfe480 .functor AND 1, L_0x55d0c5cfe880, L_0x55d0c5cfe9b0, C4<1>, C4<1>;
L_0x55d0c5cfe4f0 .functor OR 1, L_0x55d0c5cfe2b0, L_0x55d0c5cfe3c0, C4<0>, C4<0>;
L_0x55d0c5cfe640 .functor OR 1, L_0x55d0c5cfe480, L_0x55d0c5cfe4f0, C4<0>, C4<0>;
v0x55d0c54e1c20_0 .net "a", 0 0, L_0x55d0c5cfe750;  1 drivers
v0x55d0c54e1cc0_0 .net "b", 0 0, L_0x55d0c5cfe880;  1 drivers
v0x55d0c54e54a0_0 .net "ca", 0 0, L_0x55d0c5cfe640;  1 drivers
v0x55d0c54e5570_0 .net "cin", 0 0, L_0x55d0c5cfe9b0;  1 drivers
v0x55d0c54e50c0_0 .net "sum", 0 0, L_0x55d0c5cfe1f0;  1 drivers
v0x55d0c54e38c0_0 .net "w1", 0 0, L_0x55d0c5cfdd90;  1 drivers
v0x55d0c54e3980_0 .net "w2", 0 0, L_0x55d0c5cfe2b0;  1 drivers
v0x55d0c54e34e0_0 .net "w3", 0 0, L_0x55d0c5cfe3c0;  1 drivers
v0x55d0c54e3580_0 .net "w4", 0 0, L_0x55d0c5cfe480;  1 drivers
v0x55d0c54e18a0_0 .net "w5", 0 0, L_0x55d0c5cfe4f0;  1 drivers
S_0x55d0c54df750 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54e2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cfeae0 .functor XOR 1, L_0x55d0c5cfefc0, L_0x55d0c5cff0f0, C4<0>, C4<0>;
L_0x55d0c5cfeb50 .functor XOR 1, L_0x55d0c5cfeae0, L_0x55d0c5cff220, C4<0>, C4<0>;
L_0x55d0c5cfebc0 .functor AND 1, L_0x55d0c5cfefc0, L_0x55d0c5cff0f0, C4<1>, C4<1>;
L_0x55d0c5cfec30 .functor AND 1, L_0x55d0c5cfefc0, L_0x55d0c5cff220, C4<1>, C4<1>;
L_0x55d0c5cfecf0 .functor AND 1, L_0x55d0c5cff0f0, L_0x55d0c5cff220, C4<1>, C4<1>;
L_0x55d0c5cfed60 .functor OR 1, L_0x55d0c5cfebc0, L_0x55d0c5cfec30, C4<0>, C4<0>;
L_0x55d0c5cfeeb0 .functor OR 1, L_0x55d0c5cfecf0, L_0x55d0c5cfed60, C4<0>, C4<0>;
v0x55d0c54d8780_0 .net "a", 0 0, L_0x55d0c5cfefc0;  1 drivers
v0x55d0c54dd740_0 .net "b", 0 0, L_0x55d0c5cff0f0;  1 drivers
v0x55d0c54dd800_0 .net "ca", 0 0, L_0x55d0c5cfeeb0;  1 drivers
v0x55d0c54dd360_0 .net "cin", 0 0, L_0x55d0c5cff220;  1 drivers
v0x55d0c54dd420_0 .net "sum", 0 0, L_0x55d0c5cfeb50;  1 drivers
v0x55d0c54d82e0_0 .net "w1", 0 0, L_0x55d0c5cfeae0;  1 drivers
v0x55d0c54d8380_0 .net "w2", 0 0, L_0x55d0c5cfebc0;  1 drivers
v0x55d0c54dbb60_0 .net "w3", 0 0, L_0x55d0c5cfec30;  1 drivers
v0x55d0c54dbc20_0 .net "w4", 0 0, L_0x55d0c5cfecf0;  1 drivers
v0x55d0c54db830_0 .net "w5", 0 0, L_0x55d0c5cfed60;  1 drivers
S_0x55d0c54d9f80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54e2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cff390 .functor XOR 1, L_0x55d0c5cff960, L_0x55d0c5cffa90, C4<0>, C4<0>;
L_0x55d0c5cff400 .functor XOR 1, L_0x55d0c5cff390, L_0x55d0c5cffc10, C4<0>, C4<0>;
L_0x55d0c5cff4c0 .functor AND 1, L_0x55d0c5cff960, L_0x55d0c5cffa90, C4<1>, C4<1>;
L_0x55d0c5cff5d0 .functor AND 1, L_0x55d0c5cff960, L_0x55d0c5cffc10, C4<1>, C4<1>;
L_0x55d0c5cff690 .functor AND 1, L_0x55d0c5cffa90, L_0x55d0c5cffc10, C4<1>, C4<1>;
L_0x55d0c5cff700 .functor OR 1, L_0x55d0c5cff4c0, L_0x55d0c5cff5d0, C4<0>, C4<0>;
L_0x55d0c5cff850 .functor OR 1, L_0x55d0c5cff690, L_0x55d0c5cff700, C4<0>, C4<0>;
v0x55d0c54d9c20_0 .net "a", 0 0, L_0x55d0c5cff960;  1 drivers
v0x55d0c54d7f60_0 .net "b", 0 0, L_0x55d0c5cffa90;  1 drivers
v0x55d0c54d8000_0 .net "ca", 0 0, L_0x55d0c5cff850;  1 drivers
v0x55d0c54d0a80_0 .net "cin", 0 0, L_0x55d0c5cffc10;  1 drivers
v0x55d0c54d0b40_0 .net "sum", 0 0, L_0x55d0c5cff400;  1 drivers
v0x55d0c54d5ac0_0 .net "w1", 0 0, L_0x55d0c5cff390;  1 drivers
v0x55d0c54d5b80_0 .net "w2", 0 0, L_0x55d0c5cff4c0;  1 drivers
v0x55d0c54d56e0_0 .net "w3", 0 0, L_0x55d0c5cff5d0;  1 drivers
v0x55d0c54d57a0_0 .net "w4", 0 0, L_0x55d0c5cff690;  1 drivers
v0x55d0c54d0710_0 .net "w5", 0 0, L_0x55d0c5cff700;  1 drivers
S_0x55d0c54d3ee0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54e2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5cffd40 .functor XOR 1, L_0x55d0c5d001e0, L_0x55d0c5d003a0, C4<0>, C4<0>;
L_0x55d0c5cffdb0 .functor XOR 1, L_0x55d0c5cffd40, L_0x55d0c5d00560, C4<0>, C4<0>;
L_0x55d0c5cffe20 .functor AND 1, L_0x55d0c5d001e0, L_0x55d0c5d003a0, C4<1>, C4<1>;
L_0x55d0c5cffe90 .functor AND 1, L_0x55d0c5d001e0, L_0x55d0c5d00560, C4<1>, C4<1>;
L_0x55d0c5cfff50 .functor AND 1, L_0x55d0c5d003a0, L_0x55d0c5d00560, C4<1>, C4<1>;
L_0x55d0c5cfffc0 .functor OR 1, L_0x55d0c5cffe20, L_0x55d0c5cffe90, C4<0>, C4<0>;
L_0x55d0c5d000d0 .functor OR 1, L_0x55d0c5cfff50, L_0x55d0c5cfffc0, C4<0>, C4<0>;
v0x55d0c54d3b80_0 .net "a", 0 0, L_0x55d0c5d001e0;  1 drivers
v0x55d0c54d2300_0 .net "b", 0 0, L_0x55d0c5d003a0;  1 drivers
v0x55d0c54d23c0_0 .net "ca", 0 0, L_0x55d0c5d000d0;  1 drivers
v0x55d0c54d1f20_0 .net "cin", 0 0, L_0x55d0c5d00560;  1 drivers
v0x55d0c54d1fe0_0 .net "sum", 0 0, L_0x55d0c5cffdb0;  1 drivers
v0x55d0c54d02e0_0 .net "w1", 0 0, L_0x55d0c5cffd40;  1 drivers
v0x55d0c54d0380_0 .net "w2", 0 0, L_0x55d0c5cffe20;  1 drivers
v0x55d0c54ce320_0 .net "w3", 0 0, L_0x55d0c5cffe90;  1 drivers
v0x55d0c54ce3e0_0 .net "w4", 0 0, L_0x55d0c5cfff50;  1 drivers
v0x55d0c54c8050_0 .net "w5", 0 0, L_0x55d0c5cfffc0;  1 drivers
S_0x55d0c54c7800 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c550d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c54837e0_0 .net "a", 7 0, L_0x55d0c5d06840;  1 drivers
v0x55d0c54887a0_0 .net "b", 7 0, L_0x55d0c5d06930;  1 drivers
v0x55d0c5488860_0 .net "ca", 7 0, L_0x55d0c5d066b0;  1 drivers
v0x55d0c54883c0_0 .net "cin", 7 0, L_0x55d0c5d06a20;  1 drivers
v0x55d0c5488480_0 .net "sum", 7 0, L_0x55d0c5d06570;  1 drivers
L_0x55d0c5d038d0 .part L_0x55d0c5d06840, 0, 4;
L_0x55d0c5d03970 .part L_0x55d0c5d06930, 0, 4;
L_0x55d0c5d03a10 .part L_0x55d0c5d06a20, 0, 4;
L_0x55d0c5d06260 .part L_0x55d0c5d06840, 4, 4;
L_0x55d0c5d06350 .part L_0x55d0c5d06930, 4, 4;
L_0x55d0c5d06440 .part L_0x55d0c5d06a20, 4, 4;
L_0x55d0c5d06570 .concat8 [ 4 4 0 0], L_0x55d0c5d03670, L_0x55d0c5d06050;
L_0x55d0c5d066b0 .concat8 [ 4 4 0 0], L_0x55d0c5d03710, L_0x55d0c5d060f0;
S_0x55d0c54c5360 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c54c7800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c54aa0e0_0 .net "a", 3 0, L_0x55d0c5d038d0;  1 drivers
v0x55d0c54aa1e0_0 .net "b", 3 0, L_0x55d0c5d03970;  1 drivers
v0x55d0c54a5060_0 .net "ca", 3 0, L_0x55d0c5d03710;  1 drivers
v0x55d0c54a5120_0 .net "cin", 3 0, L_0x55d0c5d03a10;  1 drivers
v0x55d0c54a88e0_0 .net "sum", 3 0, L_0x55d0c5d03670;  1 drivers
L_0x55d0c5d01680 .part L_0x55d0c5d038d0, 0, 1;
L_0x55d0c5d017b0 .part L_0x55d0c5d03970, 0, 1;
L_0x55d0c5d018e0 .part L_0x55d0c5d03a10, 0, 1;
L_0x55d0c5d01ef0 .part L_0x55d0c5d038d0, 1, 1;
L_0x55d0c5d02020 .part L_0x55d0c5d03970, 1, 1;
L_0x55d0c5d02150 .part L_0x55d0c5d03a10, 1, 1;
L_0x55d0c5d02850 .part L_0x55d0c5d038d0, 2, 1;
L_0x55d0c5d02980 .part L_0x55d0c5d03970, 2, 1;
L_0x55d0c5d02ab0 .part L_0x55d0c5d03a10, 2, 1;
L_0x55d0c5d030c0 .part L_0x55d0c5d038d0, 3, 1;
L_0x55d0c5d03280 .part L_0x55d0c5d03970, 3, 1;
L_0x55d0c5d03440 .part L_0x55d0c5d03a10, 3, 1;
L_0x55d0c5d03670 .concat8 [ 1 1 1 1], L_0x55d0c5d01160, L_0x55d0c5d01a80, L_0x55d0c5d022f0, L_0x55d0c5d02c50;
L_0x55d0c5d03710 .concat8 [ 1 1 1 1], L_0x55d0c5d01570, L_0x55d0c5d01de0, L_0x55d0c5d02740, L_0x55d0c5d02fb0;
S_0x55d0c54c4f80 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54c5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d00720 .functor XOR 1, L_0x55d0c5d01680, L_0x55d0c5d017b0, C4<0>, C4<0>;
L_0x55d0c5d01160 .functor XOR 1, L_0x55d0c5d00720, L_0x55d0c5d018e0, C4<0>, C4<0>;
L_0x55d0c5d01220 .functor AND 1, L_0x55d0c5d01680, L_0x55d0c5d017b0, C4<1>, C4<1>;
L_0x55d0c5d01330 .functor AND 1, L_0x55d0c5d01680, L_0x55d0c5d018e0, C4<1>, C4<1>;
L_0x55d0c5d013f0 .functor AND 1, L_0x55d0c5d017b0, L_0x55d0c5d018e0, C4<1>, C4<1>;
L_0x55d0c5d01460 .functor OR 1, L_0x55d0c5d01220, L_0x55d0c5d01330, C4<0>, C4<0>;
L_0x55d0c5d01570 .functor OR 1, L_0x55d0c5d013f0, L_0x55d0c5d01460, C4<0>, C4<0>;
v0x55d0c54c0000_0 .net "a", 0 0, L_0x55d0c5d01680;  1 drivers
v0x55d0c54c3780_0 .net "b", 0 0, L_0x55d0c5d017b0;  1 drivers
v0x55d0c54c3820_0 .net "ca", 0 0, L_0x55d0c5d01570;  1 drivers
v0x55d0c54c33a0_0 .net "cin", 0 0, L_0x55d0c5d018e0;  1 drivers
v0x55d0c54c3460_0 .net "sum", 0 0, L_0x55d0c5d01160;  1 drivers
v0x55d0c54c1c10_0 .net "w1", 0 0, L_0x55d0c5d00720;  1 drivers
v0x55d0c54c17c0_0 .net "w2", 0 0, L_0x55d0c5d01220;  1 drivers
v0x55d0c54c1880_0 .net "w3", 0 0, L_0x55d0c5d01330;  1 drivers
v0x55d0c54bfb80_0 .net "w4", 0 0, L_0x55d0c5d013f0;  1 drivers
v0x55d0c54bd9a0_0 .net "w5", 0 0, L_0x55d0c5d01460;  1 drivers
S_0x55d0c54b5be0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54c5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d01a10 .functor XOR 1, L_0x55d0c5d01ef0, L_0x55d0c5d02020, C4<0>, C4<0>;
L_0x55d0c5d01a80 .functor XOR 1, L_0x55d0c5d01a10, L_0x55d0c5d02150, C4<0>, C4<0>;
L_0x55d0c5d01af0 .functor AND 1, L_0x55d0c5d01ef0, L_0x55d0c5d02020, C4<1>, C4<1>;
L_0x55d0c5d01b60 .functor AND 1, L_0x55d0c5d01ef0, L_0x55d0c5d02150, C4<1>, C4<1>;
L_0x55d0c5d01c20 .functor AND 1, L_0x55d0c5d02020, L_0x55d0c5d02150, C4<1>, C4<1>;
L_0x55d0c5d01c90 .functor OR 1, L_0x55d0c5d01af0, L_0x55d0c5d01b60, C4<0>, C4<0>;
L_0x55d0c5d01de0 .functor OR 1, L_0x55d0c5d01c20, L_0x55d0c5d01c90, C4<0>, C4<0>;
v0x55d0c54baca0_0 .net "a", 0 0, L_0x55d0c5d01ef0;  1 drivers
v0x55d0c54ba840_0 .net "b", 0 0, L_0x55d0c5d02020;  1 drivers
v0x55d0c54ba900_0 .net "ca", 0 0, L_0x55d0c5d01de0;  1 drivers
v0x55d0c54b57c0_0 .net "cin", 0 0, L_0x55d0c5d02150;  1 drivers
v0x55d0c54b5880_0 .net "sum", 0 0, L_0x55d0c5d01a80;  1 drivers
v0x55d0c54b9040_0 .net "w1", 0 0, L_0x55d0c5d01a10;  1 drivers
v0x55d0c54b90e0_0 .net "w2", 0 0, L_0x55d0c5d01af0;  1 drivers
v0x55d0c54b8c60_0 .net "w3", 0 0, L_0x55d0c5d01b60;  1 drivers
v0x55d0c54b8d20_0 .net "w4", 0 0, L_0x55d0c5d01c20;  1 drivers
v0x55d0c54b7510_0 .net "w5", 0 0, L_0x55d0c5d01c90;  1 drivers
S_0x55d0c54b7080 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54c5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d02280 .functor XOR 1, L_0x55d0c5d02850, L_0x55d0c5d02980, C4<0>, C4<0>;
L_0x55d0c5d022f0 .functor XOR 1, L_0x55d0c5d02280, L_0x55d0c5d02ab0, C4<0>, C4<0>;
L_0x55d0c5d023b0 .functor AND 1, L_0x55d0c5d02850, L_0x55d0c5d02980, C4<1>, C4<1>;
L_0x55d0c5d024c0 .functor AND 1, L_0x55d0c5d02850, L_0x55d0c5d02ab0, C4<1>, C4<1>;
L_0x55d0c5d02580 .functor AND 1, L_0x55d0c5d02980, L_0x55d0c5d02ab0, C4<1>, C4<1>;
L_0x55d0c5d025f0 .functor OR 1, L_0x55d0c5d023b0, L_0x55d0c5d024c0, C4<0>, C4<0>;
L_0x55d0c5d02740 .functor OR 1, L_0x55d0c5d02580, L_0x55d0c5d025f0, C4<0>, C4<0>;
v0x55d0c54b54c0_0 .net "a", 0 0, L_0x55d0c5d02850;  1 drivers
v0x55d0c54adf60_0 .net "b", 0 0, L_0x55d0c5d02980;  1 drivers
v0x55d0c54ae000_0 .net "ca", 0 0, L_0x55d0c5d02740;  1 drivers
v0x55d0c54b2fa0_0 .net "cin", 0 0, L_0x55d0c5d02ab0;  1 drivers
v0x55d0c54b3060_0 .net "sum", 0 0, L_0x55d0c5d022f0;  1 drivers
v0x55d0c54b2bc0_0 .net "w1", 0 0, L_0x55d0c5d02280;  1 drivers
v0x55d0c54b2c80_0 .net "w2", 0 0, L_0x55d0c5d023b0;  1 drivers
v0x55d0c54adb40_0 .net "w3", 0 0, L_0x55d0c5d024c0;  1 drivers
v0x55d0c54adbe0_0 .net "w4", 0 0, L_0x55d0c5d02580;  1 drivers
v0x55d0c54b1470_0 .net "w5", 0 0, L_0x55d0c5d025f0;  1 drivers
S_0x55d0c54b0fe0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54c5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d02be0 .functor XOR 1, L_0x55d0c5d030c0, L_0x55d0c5d03280, C4<0>, C4<0>;
L_0x55d0c5d02c50 .functor XOR 1, L_0x55d0c5d02be0, L_0x55d0c5d03440, C4<0>, C4<0>;
L_0x55d0c5d02cc0 .functor AND 1, L_0x55d0c5d030c0, L_0x55d0c5d03280, C4<1>, C4<1>;
L_0x55d0c5d02d30 .functor AND 1, L_0x55d0c5d030c0, L_0x55d0c5d03440, C4<1>, C4<1>;
L_0x55d0c5d02df0 .functor AND 1, L_0x55d0c5d03280, L_0x55d0c5d03440, C4<1>, C4<1>;
L_0x55d0c5d02e60 .functor OR 1, L_0x55d0c5d02cc0, L_0x55d0c5d02d30, C4<0>, C4<0>;
L_0x55d0c5d02fb0 .functor OR 1, L_0x55d0c5d02df0, L_0x55d0c5d02e60, C4<0>, C4<0>;
v0x55d0c54af7e0_0 .net "a", 0 0, L_0x55d0c5d030c0;  1 drivers
v0x55d0c54af8a0_0 .net "b", 0 0, L_0x55d0c5d03280;  1 drivers
v0x55d0c54af400_0 .net "ca", 0 0, L_0x55d0c5d02fb0;  1 drivers
v0x55d0c54af4d0_0 .net "cin", 0 0, L_0x55d0c5d03440;  1 drivers
v0x55d0c54ad7c0_0 .net "sum", 0 0, L_0x55d0c5d02c50;  1 drivers
v0x55d0c54ab800_0 .net "w1", 0 0, L_0x55d0c5d02be0;  1 drivers
v0x55d0c54ab8c0_0 .net "w2", 0 0, L_0x55d0c5d02cc0;  1 drivers
v0x55d0c54a5480_0 .net "w3", 0 0, L_0x55d0c5d02d30;  1 drivers
v0x55d0c54a5540_0 .net "w4", 0 0, L_0x55d0c5d02df0;  1 drivers
v0x55d0c54aa4c0_0 .net "w5", 0 0, L_0x55d0c5d02e60;  1 drivers
S_0x55d0c54a8500 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c54c7800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c548d6e0_0 .net "a", 3 0, L_0x55d0c5d06260;  1 drivers
v0x55d0c548d7c0_0 .net "b", 3 0, L_0x55d0c5d06350;  1 drivers
v0x55d0c548bac0_0 .net "ca", 3 0, L_0x55d0c5d060f0;  1 drivers
v0x55d0c5489ae0_0 .net "cin", 3 0, L_0x55d0c5d06440;  1 drivers
v0x55d0c5489bc0_0 .net "sum", 3 0, L_0x55d0c5d06050;  1 drivers
L_0x55d0c5d04010 .part L_0x55d0c5d06260, 0, 1;
L_0x55d0c5d04140 .part L_0x55d0c5d06350, 0, 1;
L_0x55d0c5d04270 .part L_0x55d0c5d06440, 0, 1;
L_0x55d0c5d04880 .part L_0x55d0c5d06260, 1, 1;
L_0x55d0c5d049b0 .part L_0x55d0c5d06350, 1, 1;
L_0x55d0c5d04ae0 .part L_0x55d0c5d06440, 1, 1;
L_0x55d0c5d05220 .part L_0x55d0c5d06260, 2, 1;
L_0x55d0c5d05350 .part L_0x55d0c5d06350, 2, 1;
L_0x55d0c5d054d0 .part L_0x55d0c5d06440, 2, 1;
L_0x55d0c5d05aa0 .part L_0x55d0c5d06260, 3, 1;
L_0x55d0c5d05c60 .part L_0x55d0c5d06350, 3, 1;
L_0x55d0c5d05e20 .part L_0x55d0c5d06440, 3, 1;
L_0x55d0c5d06050 .concat8 [ 1 1 1 1], L_0x55d0c5d03ab0, L_0x55d0c5d04410, L_0x55d0c5d04cc0, L_0x55d0c5d05670;
L_0x55d0c5d060f0 .concat8 [ 1 1 1 1], L_0x55d0c5d03f00, L_0x55d0c5d04770, L_0x55d0c5d05110, L_0x55d0c5d05990;
S_0x55d0c54a6920 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54a8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d03600 .functor XOR 1, L_0x55d0c5d04010, L_0x55d0c5d04140, C4<0>, C4<0>;
L_0x55d0c5d03ab0 .functor XOR 1, L_0x55d0c5d03600, L_0x55d0c5d04270, C4<0>, C4<0>;
L_0x55d0c5d03b70 .functor AND 1, L_0x55d0c5d04010, L_0x55d0c5d04140, C4<1>, C4<1>;
L_0x55d0c5d03c80 .functor AND 1, L_0x55d0c5d04010, L_0x55d0c5d04270, C4<1>, C4<1>;
L_0x55d0c5d03d40 .functor AND 1, L_0x55d0c5d04140, L_0x55d0c5d04270, C4<1>, C4<1>;
L_0x55d0c5d03db0 .functor OR 1, L_0x55d0c5d03b70, L_0x55d0c5d03c80, C4<0>, C4<0>;
L_0x55d0c5d03f00 .functor OR 1, L_0x55d0c5d03d40, L_0x55d0c5d03db0, C4<0>, C4<0>;
v0x55d0c54a4ce0_0 .net "a", 0 0, L_0x55d0c5d04010;  1 drivers
v0x55d0c54a4d80_0 .net "b", 0 0, L_0x55d0c5d04140;  1 drivers
v0x55d0c549d800_0 .net "ca", 0 0, L_0x55d0c5d03f00;  1 drivers
v0x55d0c549d8d0_0 .net "cin", 0 0, L_0x55d0c5d04270;  1 drivers
v0x55d0c54a2840_0 .net "sum", 0 0, L_0x55d0c5d03ab0;  1 drivers
v0x55d0c54a2460_0 .net "w1", 0 0, L_0x55d0c5d03600;  1 drivers
v0x55d0c54a2520_0 .net "w2", 0 0, L_0x55d0c5d03b70;  1 drivers
v0x55d0c549d3e0_0 .net "w3", 0 0, L_0x55d0c5d03c80;  1 drivers
v0x55d0c549d480_0 .net "w4", 0 0, L_0x55d0c5d03d40;  1 drivers
v0x55d0c54a0c60_0 .net "w5", 0 0, L_0x55d0c5d03db0;  1 drivers
S_0x55d0c54a0880 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54a8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d043a0 .functor XOR 1, L_0x55d0c5d04880, L_0x55d0c5d049b0, C4<0>, C4<0>;
L_0x55d0c5d04410 .functor XOR 1, L_0x55d0c5d043a0, L_0x55d0c5d04ae0, C4<0>, C4<0>;
L_0x55d0c5d04480 .functor AND 1, L_0x55d0c5d04880, L_0x55d0c5d049b0, C4<1>, C4<1>;
L_0x55d0c5d044f0 .functor AND 1, L_0x55d0c5d04880, L_0x55d0c5d04ae0, C4<1>, C4<1>;
L_0x55d0c5d045b0 .functor AND 1, L_0x55d0c5d049b0, L_0x55d0c5d04ae0, C4<1>, C4<1>;
L_0x55d0c5d04620 .functor OR 1, L_0x55d0c5d04480, L_0x55d0c5d044f0, C4<0>, C4<0>;
L_0x55d0c5d04770 .functor OR 1, L_0x55d0c5d045b0, L_0x55d0c5d04620, C4<0>, C4<0>;
v0x55d0c549f100_0 .net "a", 0 0, L_0x55d0c5d04880;  1 drivers
v0x55d0c549eca0_0 .net "b", 0 0, L_0x55d0c5d049b0;  1 drivers
v0x55d0c549ed60_0 .net "ca", 0 0, L_0x55d0c5d04770;  1 drivers
v0x55d0c549d060_0 .net "cin", 0 0, L_0x55d0c5d04ae0;  1 drivers
v0x55d0c549d120_0 .net "sum", 0 0, L_0x55d0c5d04410;  1 drivers
v0x55d0c549af10_0 .net "w1", 0 0, L_0x55d0c5d043a0;  1 drivers
v0x55d0c549afb0_0 .net "w2", 0 0, L_0x55d0c5d04480;  1 drivers
v0x55d0c5493ec0_0 .net "w3", 0 0, L_0x55d0c5d044f0;  1 drivers
v0x55d0c5493f80_0 .net "w4", 0 0, L_0x55d0c5d045b0;  1 drivers
v0x55d0c5498fb0_0 .net "w5", 0 0, L_0x55d0c5d04620;  1 drivers
S_0x55d0c5498b20 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54a8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d04c50 .functor XOR 1, L_0x55d0c5d05220, L_0x55d0c5d05350, C4<0>, C4<0>;
L_0x55d0c5d04cc0 .functor XOR 1, L_0x55d0c5d04c50, L_0x55d0c5d054d0, C4<0>, C4<0>;
L_0x55d0c5d04d80 .functor AND 1, L_0x55d0c5d05220, L_0x55d0c5d05350, C4<1>, C4<1>;
L_0x55d0c5d04e90 .functor AND 1, L_0x55d0c5d05220, L_0x55d0c5d054d0, C4<1>, C4<1>;
L_0x55d0c5d04f50 .functor AND 1, L_0x55d0c5d05350, L_0x55d0c5d054d0, C4<1>, C4<1>;
L_0x55d0c5d04fc0 .functor OR 1, L_0x55d0c5d04d80, L_0x55d0c5d04e90, C4<0>, C4<0>;
L_0x55d0c5d05110 .functor OR 1, L_0x55d0c5d04f50, L_0x55d0c5d04fc0, C4<0>, C4<0>;
v0x55d0c5493b20_0 .net "a", 0 0, L_0x55d0c5d05220;  1 drivers
v0x55d0c5497320_0 .net "b", 0 0, L_0x55d0c5d05350;  1 drivers
v0x55d0c54973c0_0 .net "ca", 0 0, L_0x55d0c5d05110;  1 drivers
v0x55d0c5496f40_0 .net "cin", 0 0, L_0x55d0c5d054d0;  1 drivers
v0x55d0c5497000_0 .net "sum", 0 0, L_0x55d0c5d04cc0;  1 drivers
v0x55d0c5495740_0 .net "w1", 0 0, L_0x55d0c5d04c50;  1 drivers
v0x55d0c5495800_0 .net "w2", 0 0, L_0x55d0c5d04d80;  1 drivers
v0x55d0c5495360_0 .net "w3", 0 0, L_0x55d0c5d04e90;  1 drivers
v0x55d0c5495420_0 .net "w4", 0 0, L_0x55d0c5d04f50;  1 drivers
v0x55d0c54937d0_0 .net "w5", 0 0, L_0x55d0c5d04fc0;  1 drivers
S_0x55d0c548c240 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54a8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d05600 .functor XOR 1, L_0x55d0c5d05aa0, L_0x55d0c5d05c60, C4<0>, C4<0>;
L_0x55d0c5d05670 .functor XOR 1, L_0x55d0c5d05600, L_0x55d0c5d05e20, C4<0>, C4<0>;
L_0x55d0c5d056e0 .functor AND 1, L_0x55d0c5d05aa0, L_0x55d0c5d05c60, C4<1>, C4<1>;
L_0x55d0c5d05750 .functor AND 1, L_0x55d0c5d05aa0, L_0x55d0c5d05e20, C4<1>, C4<1>;
L_0x55d0c5d05810 .functor AND 1, L_0x55d0c5d05c60, L_0x55d0c5d05e20, C4<1>, C4<1>;
L_0x55d0c5d05880 .functor OR 1, L_0x55d0c5d056e0, L_0x55d0c5d05750, C4<0>, C4<0>;
L_0x55d0c5d05990 .functor OR 1, L_0x55d0c5d05810, L_0x55d0c5d05880, C4<0>, C4<0>;
v0x55d0c5491300_0 .net "a", 0 0, L_0x55d0c5d05aa0;  1 drivers
v0x55d0c5490ea0_0 .net "b", 0 0, L_0x55d0c5d05c60;  1 drivers
v0x55d0c5490f60_0 .net "ca", 0 0, L_0x55d0c5d05990;  1 drivers
v0x55d0c548be20_0 .net "cin", 0 0, L_0x55d0c5d05e20;  1 drivers
v0x55d0c548bee0_0 .net "sum", 0 0, L_0x55d0c5d05670;  1 drivers
v0x55d0c548f6a0_0 .net "w1", 0 0, L_0x55d0c5d05600;  1 drivers
v0x55d0c548f740_0 .net "w2", 0 0, L_0x55d0c5d056e0;  1 drivers
v0x55d0c548f2c0_0 .net "w3", 0 0, L_0x55d0c5d05750;  1 drivers
v0x55d0c548f380_0 .net "w4", 0 0, L_0x55d0c5d05810;  1 drivers
v0x55d0c548db70_0 .net "w5", 0 0, L_0x55d0c5d05880;  1 drivers
S_0x55d0c4bb45d0 .scope module, "a_3" "SixtyfourBA" 3 25, 5 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c498ae30_0 .net/2u *"_s2", 0 0, L_0x7f868395b570;  1 drivers
L_0x7f868395b5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c498af10_0 .net/2u *"_s6", 0 0, L_0x7f868395b5b8;  1 drivers
v0x55d0c4989210_0 .net "a", 64 0, L_0x55d0c5d36bf0;  1 drivers
v0x55d0c49892d0_0 .net "b", 64 0, L_0x55d0c5d36c90;  1 drivers
v0x55d0c4981d30_0 .net "ca", 64 0, L_0x55d0c5d36a10;  1 drivers
v0x55d0c4986d50_0 .net "cin", 64 0, L_0x55d0c5d36d30;  1 drivers
v0x55d0c4986e30_0 .net "sum", 64 0, L_0x55d0c5d36880;  1 drivers
L_0x55d0c5d1f240 .part L_0x55d0c5d36bf0, 0, 32;
L_0x55d0c5d1f2e0 .part L_0x55d0c5d36c90, 0, 32;
L_0x55d0c5d1f380 .part L_0x55d0c5d36d30, 0, 32;
L_0x55d0c5d365b0 .part L_0x55d0c5d36bf0, 32, 32;
L_0x55d0c5d366a0 .part L_0x55d0c5d36c90, 32, 32;
L_0x55d0c5d36790 .part L_0x55d0c5d36d30, 32, 32;
L_0x55d0c5d36880 .concat8 [ 32 32 1 0], L_0x55d0c5d1ef70, L_0x55d0c5d362e0, L_0x7f868395b5b8;
L_0x55d0c5d36a10 .concat8 [ 1 32 32 0], L_0x7f868395b570, L_0x55d0c5d1f0b0, L_0x55d0c5d36420;
S_0x55d0c4bb9230 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4bb45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4aa4300_0 .net "a", 31 0, L_0x55d0c5d1f240;  1 drivers
v0x55d0c4aa4400_0 .net "b", 31 0, L_0x55d0c5d1f2e0;  1 drivers
v0x55d0c4aa3f40_0 .net "ca", 31 0, L_0x55d0c5d1f0b0;  1 drivers
v0x55d0c4aa4020_0 .net "cin", 31 0, L_0x55d0c5d1f380;  1 drivers
v0x55d0c4a9eee0_0 .net "sum", 31 0, L_0x55d0c5d1ef70;  1 drivers
L_0x55d0c5d13580 .part L_0x55d0c5d1f240, 0, 16;
L_0x55d0c5d13620 .part L_0x55d0c5d1f2e0, 0, 16;
L_0x55d0c5d136c0 .part L_0x55d0c5d1f380, 0, 16;
L_0x55d0c5d1eca0 .part L_0x55d0c5d1f240, 16, 16;
L_0x55d0c5d1ed90 .part L_0x55d0c5d1f2e0, 16, 16;
L_0x55d0c5d1ee80 .part L_0x55d0c5d1f380, 16, 16;
L_0x55d0c5d1ef70 .concat8 [ 16 16 0 0], L_0x55d0c5d132b0, L_0x55d0c5d1e9d0;
L_0x55d0c5d1f0b0 .concat8 [ 16 16 0 0], L_0x55d0c5d133f0, L_0x55d0c5d1eb10;
S_0x55d0c4bb7a30 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4bb9230;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4b37130_0 .net "a", 15 0, L_0x55d0c5d13580;  1 drivers
v0x55d0c4b37230_0 .net "b", 15 0, L_0x55d0c5d13620;  1 drivers
v0x55d0c4b29c90_0 .net "ca", 15 0, L_0x55d0c5d133f0;  1 drivers
v0x55d0c4b29d50_0 .net "cin", 15 0, L_0x55d0c5d136c0;  1 drivers
v0x55d0c4b2ecd0_0 .net "sum", 15 0, L_0x55d0c5d132b0;  1 drivers
L_0x55d0c5d0d720 .part L_0x55d0c5d13580, 0, 8;
L_0x55d0c5d0d7c0 .part L_0x55d0c5d13620, 0, 8;
L_0x55d0c5d0d860 .part L_0x55d0c5d136c0, 0, 8;
L_0x55d0c5d12fe0 .part L_0x55d0c5d13580, 8, 8;
L_0x55d0c5d130d0 .part L_0x55d0c5d13620, 8, 8;
L_0x55d0c5d131c0 .part L_0x55d0c5d136c0, 8, 8;
L_0x55d0c5d132b0 .concat8 [ 8 8 0 0], L_0x55d0c5d0d450, L_0x55d0c5d12d10;
L_0x55d0c5d133f0 .concat8 [ 8 8 0 0], L_0x55d0c5d0d590, L_0x55d0c5d12e50;
S_0x55d0c4bb7650 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4bb7a30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4b7b9f0_0 .net "a", 7 0, L_0x55d0c5d0d720;  1 drivers
v0x55d0c4b79d30_0 .net "b", 7 0, L_0x55d0c5d0d7c0;  1 drivers
v0x55d0c4b79df0_0 .net "ca", 7 0, L_0x55d0c5d0d590;  1 drivers
v0x55d0c4b77b50_0 .net "cin", 7 0, L_0x55d0c5d0d860;  1 drivers
v0x55d0c4b77c10_0 .net "sum", 7 0, L_0x55d0c5d0d450;  1 drivers
L_0x55d0c5d0a7b0 .part L_0x55d0c5d0d720, 0, 4;
L_0x55d0c5d0a850 .part L_0x55d0c5d0d7c0, 0, 4;
L_0x55d0c5d0a8f0 .part L_0x55d0c5d0d860, 0, 4;
L_0x55d0c5d0d140 .part L_0x55d0c5d0d720, 4, 4;
L_0x55d0c5d0d230 .part L_0x55d0c5d0d7c0, 4, 4;
L_0x55d0c5d0d320 .part L_0x55d0c5d0d860, 4, 4;
L_0x55d0c5d0d450 .concat8 [ 4 4 0 0], L_0x55d0c5d0a5a0, L_0x55d0c5d0cf30;
L_0x55d0c5d0d590 .concat8 [ 4 4 0 0], L_0x55d0c5d0a640, L_0x55d0c5d0cfd0;
S_0x55d0c4bb5a70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4bb7650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b99900_0 .net "a", 3 0, L_0x55d0c5d0a7b0;  1 drivers
v0x55d0c4b99a00_0 .net "b", 3 0, L_0x55d0c5d0a850;  1 drivers
v0x55d0c4b928b0_0 .net "ca", 3 0, L_0x55d0c5d0a640;  1 drivers
v0x55d0c4b92970_0 .net "cin", 3 0, L_0x55d0c5d0a8f0;  1 drivers
v0x55d0c4b978f0_0 .net "sum", 3 0, L_0x55d0c5d0a5a0;  1 drivers
L_0x55d0c5d08540 .part L_0x55d0c5d0a7b0, 0, 1;
L_0x55d0c5d08670 .part L_0x55d0c5d0a850, 0, 1;
L_0x55d0c5d087a0 .part L_0x55d0c5d0a8f0, 0, 1;
L_0x55d0c5d08d70 .part L_0x55d0c5d0a7b0, 1, 1;
L_0x55d0c5d08ea0 .part L_0x55d0c5d0a850, 1, 1;
L_0x55d0c5d08fd0 .part L_0x55d0c5d0a8f0, 1, 1;
L_0x55d0c5d09710 .part L_0x55d0c5d0a7b0, 2, 1;
L_0x55d0c5d09840 .part L_0x55d0c5d0a850, 2, 1;
L_0x55d0c5d099c0 .part L_0x55d0c5d0a8f0, 2, 1;
L_0x55d0c5d09f90 .part L_0x55d0c5d0a7b0, 3, 1;
L_0x55d0c5d0a1b0 .part L_0x55d0c5d0a850, 3, 1;
L_0x55d0c5d0a370 .part L_0x55d0c5d0a8f0, 3, 1;
L_0x55d0c5d0a5a0 .concat8 [ 1 1 1 1], L_0x55d0c5d08070, L_0x55d0c5d08940, L_0x55d0c5d091b0, L_0x55d0c5d09b60;
L_0x55d0c5d0a640 .concat8 [ 1 1 1 1], L_0x55d0c5d08430, L_0x55d0c5d08c60, L_0x55d0c5d09600, L_0x55d0c5d09e80;
S_0x55d0c4bb3e30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4bb5a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d05fe0 .functor XOR 1, L_0x55d0c5d08540, L_0x55d0c5d08670, C4<0>, C4<0>;
L_0x55d0c5d08070 .functor XOR 1, L_0x55d0c5d05fe0, L_0x55d0c5d087a0, C4<0>, C4<0>;
L_0x55d0c5d080e0 .functor AND 1, L_0x55d0c5d08540, L_0x55d0c5d08670, C4<1>, C4<1>;
L_0x55d0c5d081f0 .functor AND 1, L_0x55d0c5d08540, L_0x55d0c5d087a0, C4<1>, C4<1>;
L_0x55d0c5d082b0 .functor AND 1, L_0x55d0c5d08670, L_0x55d0c5d087a0, C4<1>, C4<1>;
L_0x55d0c5d08320 .functor OR 1, L_0x55d0c5d080e0, L_0x55d0c5d081f0, C4<0>, C4<0>;
L_0x55d0c5d08430 .functor OR 1, L_0x55d0c5d082b0, L_0x55d0c5d08320, C4<0>, C4<0>;
v0x55d0c4baca50_0 .net "a", 0 0, L_0x55d0c5d08540;  1 drivers
v0x55d0c4bb1990_0 .net "b", 0 0, L_0x55d0c5d08670;  1 drivers
v0x55d0c4bb1a30_0 .net "ca", 0 0, L_0x55d0c5d08430;  1 drivers
v0x55d0c4bb15b0_0 .net "cin", 0 0, L_0x55d0c5d087a0;  1 drivers
v0x55d0c4bb1650_0 .net "sum", 0 0, L_0x55d0c5d08070;  1 drivers
v0x55d0c4bac530_0 .net "w1", 0 0, L_0x55d0c5d05fe0;  1 drivers
v0x55d0c4bac5f0_0 .net "w2", 0 0, L_0x55d0c5d080e0;  1 drivers
v0x55d0c4bafdb0_0 .net "w3", 0 0, L_0x55d0c5d081f0;  1 drivers
v0x55d0c4bafe70_0 .net "w4", 0 0, L_0x55d0c5d082b0;  1 drivers
v0x55d0c4bafa80_0 .net "w5", 0 0, L_0x55d0c5d08320;  1 drivers
S_0x55d0c4bae1d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4bb5a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d088d0 .functor XOR 1, L_0x55d0c5d08d70, L_0x55d0c5d08ea0, C4<0>, C4<0>;
L_0x55d0c5d08940 .functor XOR 1, L_0x55d0c5d088d0, L_0x55d0c5d08fd0, C4<0>, C4<0>;
L_0x55d0c5d089b0 .functor AND 1, L_0x55d0c5d08d70, L_0x55d0c5d08ea0, C4<1>, C4<1>;
L_0x55d0c5d08a20 .functor AND 1, L_0x55d0c5d08d70, L_0x55d0c5d08fd0, C4<1>, C4<1>;
L_0x55d0c5d08ae0 .functor AND 1, L_0x55d0c5d08ea0, L_0x55d0c5d08fd0, C4<1>, C4<1>;
L_0x55d0c5d08b50 .functor OR 1, L_0x55d0c5d089b0, L_0x55d0c5d08a20, C4<0>, C4<0>;
L_0x55d0c5d08c60 .functor OR 1, L_0x55d0c5d08ae0, L_0x55d0c5d08b50, C4<0>, C4<0>;
v0x55d0c4badec0_0 .net "a", 0 0, L_0x55d0c5d08d70;  1 drivers
v0x55d0c4bac1b0_0 .net "b", 0 0, L_0x55d0c5d08ea0;  1 drivers
v0x55d0c4bac270_0 .net "ca", 0 0, L_0x55d0c5d08c60;  1 drivers
v0x55d0c4baa1f0_0 .net "cin", 0 0, L_0x55d0c5d08fd0;  1 drivers
v0x55d0c4baa2b0_0 .net "sum", 0 0, L_0x55d0c5d08940;  1 drivers
v0x55d0c4ba3ee0_0 .net "w1", 0 0, L_0x55d0c5d088d0;  1 drivers
v0x55d0c4ba8eb0_0 .net "w2", 0 0, L_0x55d0c5d089b0;  1 drivers
v0x55d0c4ba8f70_0 .net "w3", 0 0, L_0x55d0c5d08a20;  1 drivers
v0x55d0c4ba8ad0_0 .net "w4", 0 0, L_0x55d0c5d08ae0;  1 drivers
v0x55d0c4ba3a50_0 .net "w5", 0 0, L_0x55d0c5d08b50;  1 drivers
S_0x55d0c4ba72d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4bb5a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d09140 .functor XOR 1, L_0x55d0c5d09710, L_0x55d0c5d09840, C4<0>, C4<0>;
L_0x55d0c5d091b0 .functor XOR 1, L_0x55d0c5d09140, L_0x55d0c5d099c0, C4<0>, C4<0>;
L_0x55d0c5d09270 .functor AND 1, L_0x55d0c5d09710, L_0x55d0c5d09840, C4<1>, C4<1>;
L_0x55d0c5d09380 .functor AND 1, L_0x55d0c5d09710, L_0x55d0c5d099c0, C4<1>, C4<1>;
L_0x55d0c5d09440 .functor AND 1, L_0x55d0c5d09840, L_0x55d0c5d099c0, C4<1>, C4<1>;
L_0x55d0c5d094b0 .functor OR 1, L_0x55d0c5d09270, L_0x55d0c5d09380, C4<0>, C4<0>;
L_0x55d0c5d09600 .functor OR 1, L_0x55d0c5d09440, L_0x55d0c5d094b0, C4<0>, C4<0>;
v0x55d0c4ba6f70_0 .net "a", 0 0, L_0x55d0c5d09710;  1 drivers
v0x55d0c4ba56f0_0 .net "b", 0 0, L_0x55d0c5d09840;  1 drivers
v0x55d0c4ba57b0_0 .net "ca", 0 0, L_0x55d0c5d09600;  1 drivers
v0x55d0c4ba5310_0 .net "cin", 0 0, L_0x55d0c5d099c0;  1 drivers
v0x55d0c4ba53d0_0 .net "sum", 0 0, L_0x55d0c5d091b0;  1 drivers
v0x55d0c4ba36d0_0 .net "w1", 0 0, L_0x55d0c5d09140;  1 drivers
v0x55d0c4ba3790_0 .net "w2", 0 0, L_0x55d0c5d09270;  1 drivers
v0x55d0c4b9c1f0_0 .net "w3", 0 0, L_0x55d0c5d09380;  1 drivers
v0x55d0c4b9c290_0 .net "w4", 0 0, L_0x55d0c5d09440;  1 drivers
v0x55d0c4ba12e0_0 .net "w5", 0 0, L_0x55d0c5d094b0;  1 drivers
S_0x55d0c4ba0e50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4bb5a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d09af0 .functor XOR 1, L_0x55d0c5d09f90, L_0x55d0c5d0a1b0, C4<0>, C4<0>;
L_0x55d0c5d09b60 .functor XOR 1, L_0x55d0c5d09af0, L_0x55d0c5d0a370, C4<0>, C4<0>;
L_0x55d0c5d09bd0 .functor AND 1, L_0x55d0c5d09f90, L_0x55d0c5d0a1b0, C4<1>, C4<1>;
L_0x55d0c5d09c40 .functor AND 1, L_0x55d0c5d09f90, L_0x55d0c5d0a370, C4<1>, C4<1>;
L_0x55d0c5d09d00 .functor AND 1, L_0x55d0c5d0a1b0, L_0x55d0c5d0a370, C4<1>, C4<1>;
L_0x55d0c5d09d70 .functor OR 1, L_0x55d0c5d09bd0, L_0x55d0c5d09c40, C4<0>, C4<0>;
L_0x55d0c5d09e80 .functor OR 1, L_0x55d0c5d09d00, L_0x55d0c5d09d70, C4<0>, C4<0>;
v0x55d0c4b9bdd0_0 .net "a", 0 0, L_0x55d0c5d09f90;  1 drivers
v0x55d0c4b9be90_0 .net "b", 0 0, L_0x55d0c5d0a1b0;  1 drivers
v0x55d0c4b9f650_0 .net "ca", 0 0, L_0x55d0c5d09e80;  1 drivers
v0x55d0c4b9f720_0 .net "cin", 0 0, L_0x55d0c5d0a370;  1 drivers
v0x55d0c4b9f270_0 .net "sum", 0 0, L_0x55d0c5d09b60;  1 drivers
v0x55d0c4b9da70_0 .net "w1", 0 0, L_0x55d0c5d09af0;  1 drivers
v0x55d0c4b9db30_0 .net "w2", 0 0, L_0x55d0c5d09bd0;  1 drivers
v0x55d0c4b9d690_0 .net "w3", 0 0, L_0x55d0c5d09c40;  1 drivers
v0x55d0c4b9d750_0 .net "w4", 0 0, L_0x55d0c5d09d00;  1 drivers
v0x55d0c4b9ba50_0 .net "w5", 0 0, L_0x55d0c5d09d70;  1 drivers
S_0x55d0c4b97510 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4bb7650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b7d930_0 .net "a", 3 0, L_0x55d0c5d0d140;  1 drivers
v0x55d0c4b7da10_0 .net "b", 3 0, L_0x55d0c5d0d230;  1 drivers
v0x55d0c4b7d570_0 .net "ca", 3 0, L_0x55d0c5d0cfd0;  1 drivers
v0x55d0c4b7bd50_0 .net "cin", 3 0, L_0x55d0c5d0d320;  1 drivers
v0x55d0c4b7be30_0 .net "sum", 3 0, L_0x55d0c5d0cf30;  1 drivers
L_0x55d0c5d0aef0 .part L_0x55d0c5d0d140, 0, 1;
L_0x55d0c5d0b020 .part L_0x55d0c5d0d230, 0, 1;
L_0x55d0c5d0b150 .part L_0x55d0c5d0d320, 0, 1;
L_0x55d0c5d0b760 .part L_0x55d0c5d0d140, 1, 1;
L_0x55d0c5d0b890 .part L_0x55d0c5d0d230, 1, 1;
L_0x55d0c5d0b9c0 .part L_0x55d0c5d0d320, 1, 1;
L_0x55d0c5d0c100 .part L_0x55d0c5d0d140, 2, 1;
L_0x55d0c5d0c230 .part L_0x55d0c5d0d230, 2, 1;
L_0x55d0c5d0c3b0 .part L_0x55d0c5d0d320, 2, 1;
L_0x55d0c5d0c980 .part L_0x55d0c5d0d140, 3, 1;
L_0x55d0c5d0cb40 .part L_0x55d0c5d0d230, 3, 1;
L_0x55d0c5d0cd00 .part L_0x55d0c5d0d320, 3, 1;
L_0x55d0c5d0cf30 .concat8 [ 1 1 1 1], L_0x55d0c5d0a990, L_0x55d0c5d0b2f0, L_0x55d0c5d0bba0, L_0x55d0c5d0c550;
L_0x55d0c5d0cfd0 .concat8 [ 1 1 1 1], L_0x55d0c5d0ade0, L_0x55d0c5d0b650, L_0x55d0c5d0bff0, L_0x55d0c5d0c870;
S_0x55d0c4b95d10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4b97510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d0a530 .functor XOR 1, L_0x55d0c5d0aef0, L_0x55d0c5d0b020, C4<0>, C4<0>;
L_0x55d0c5d0a990 .functor XOR 1, L_0x55d0c5d0a530, L_0x55d0c5d0b150, C4<0>, C4<0>;
L_0x55d0c5d0aa50 .functor AND 1, L_0x55d0c5d0aef0, L_0x55d0c5d0b020, C4<1>, C4<1>;
L_0x55d0c5d0ab60 .functor AND 1, L_0x55d0c5d0aef0, L_0x55d0c5d0b150, C4<1>, C4<1>;
L_0x55d0c5d0ac20 .functor AND 1, L_0x55d0c5d0b020, L_0x55d0c5d0b150, C4<1>, C4<1>;
L_0x55d0c5d0ac90 .functor OR 1, L_0x55d0c5d0aa50, L_0x55d0c5d0ab60, C4<0>, C4<0>;
L_0x55d0c5d0ade0 .functor OR 1, L_0x55d0c5d0ac20, L_0x55d0c5d0ac90, C4<0>, C4<0>;
v0x55d0c4b95930_0 .net "a", 0 0, L_0x55d0c5d0aef0;  1 drivers
v0x55d0c4b959d0_0 .net "b", 0 0, L_0x55d0c5d0b020;  1 drivers
v0x55d0c4b94130_0 .net "ca", 0 0, L_0x55d0c5d0ade0;  1 drivers
v0x55d0c4b94200_0 .net "cin", 0 0, L_0x55d0c5d0b150;  1 drivers
v0x55d0c4b93d50_0 .net "sum", 0 0, L_0x55d0c5d0a990;  1 drivers
v0x55d0c4b92110_0 .net "w1", 0 0, L_0x55d0c5d0a530;  1 drivers
v0x55d0c4b921d0_0 .net "w2", 0 0, L_0x55d0c5d0aa50;  1 drivers
v0x55d0c4b8ac30_0 .net "w3", 0 0, L_0x55d0c5d0ab60;  1 drivers
v0x55d0c4b8acd0_0 .net "w4", 0 0, L_0x55d0c5d0ac20;  1 drivers
v0x55d0c4b8fc70_0 .net "w5", 0 0, L_0x55d0c5d0ac90;  1 drivers
S_0x55d0c4b8f890 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4b97510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d0b280 .functor XOR 1, L_0x55d0c5d0b760, L_0x55d0c5d0b890, C4<0>, C4<0>;
L_0x55d0c5d0b2f0 .functor XOR 1, L_0x55d0c5d0b280, L_0x55d0c5d0b9c0, C4<0>, C4<0>;
L_0x55d0c5d0b360 .functor AND 1, L_0x55d0c5d0b760, L_0x55d0c5d0b890, C4<1>, C4<1>;
L_0x55d0c5d0b3d0 .functor AND 1, L_0x55d0c5d0b760, L_0x55d0c5d0b9c0, C4<1>, C4<1>;
L_0x55d0c5d0b490 .functor AND 1, L_0x55d0c5d0b890, L_0x55d0c5d0b9c0, C4<1>, C4<1>;
L_0x55d0c5d0b500 .functor OR 1, L_0x55d0c5d0b360, L_0x55d0c5d0b3d0, C4<0>, C4<0>;
L_0x55d0c5d0b650 .functor OR 1, L_0x55d0c5d0b490, L_0x55d0c5d0b500, C4<0>, C4<0>;
v0x55d0c4b8a890_0 .net "a", 0 0, L_0x55d0c5d0b760;  1 drivers
v0x55d0c4b8e090_0 .net "b", 0 0, L_0x55d0c5d0b890;  1 drivers
v0x55d0c4b8e150_0 .net "ca", 0 0, L_0x55d0c5d0b650;  1 drivers
v0x55d0c4b8dcb0_0 .net "cin", 0 0, L_0x55d0c5d0b9c0;  1 drivers
v0x55d0c4b8dd70_0 .net "sum", 0 0, L_0x55d0c5d0b2f0;  1 drivers
v0x55d0c4b8c4b0_0 .net "w1", 0 0, L_0x55d0c5d0b280;  1 drivers
v0x55d0c4b8c550_0 .net "w2", 0 0, L_0x55d0c5d0b360;  1 drivers
v0x55d0c4b8c0d0_0 .net "w3", 0 0, L_0x55d0c5d0b3d0;  1 drivers
v0x55d0c4b8c190_0 .net "w4", 0 0, L_0x55d0c5d0b490;  1 drivers
v0x55d0c4b8a540_0 .net "w5", 0 0, L_0x55d0c5d0b500;  1 drivers
S_0x55d0c4b884d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4b97510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d0bb30 .functor XOR 1, L_0x55d0c5d0c100, L_0x55d0c5d0c230, C4<0>, C4<0>;
L_0x55d0c5d0bba0 .functor XOR 1, L_0x55d0c5d0bb30, L_0x55d0c5d0c3b0, C4<0>, C4<0>;
L_0x55d0c5d0bc60 .functor AND 1, L_0x55d0c5d0c100, L_0x55d0c5d0c230, C4<1>, C4<1>;
L_0x55d0c5d0bd70 .functor AND 1, L_0x55d0c5d0c100, L_0x55d0c5d0c3b0, C4<1>, C4<1>;
L_0x55d0c5d0be30 .functor AND 1, L_0x55d0c5d0c230, L_0x55d0c5d0c3b0, C4<1>, C4<1>;
L_0x55d0c5d0bea0 .functor OR 1, L_0x55d0c5d0bc60, L_0x55d0c5d0bd70, C4<0>, C4<0>;
L_0x55d0c5d0bff0 .functor OR 1, L_0x55d0c5d0be30, L_0x55d0c5d0bea0, C4<0>, C4<0>;
v0x55d0c4b821d0_0 .net "a", 0 0, L_0x55d0c5d0c100;  1 drivers
v0x55d0c4b87190_0 .net "b", 0 0, L_0x55d0c5d0c230;  1 drivers
v0x55d0c4b87230_0 .net "ca", 0 0, L_0x55d0c5d0bff0;  1 drivers
v0x55d0c4b86db0_0 .net "cin", 0 0, L_0x55d0c5d0c3b0;  1 drivers
v0x55d0c4b86e70_0 .net "sum", 0 0, L_0x55d0c5d0bba0;  1 drivers
v0x55d0c4b81d30_0 .net "w1", 0 0, L_0x55d0c5d0bb30;  1 drivers
v0x55d0c4b81df0_0 .net "w2", 0 0, L_0x55d0c5d0bc60;  1 drivers
v0x55d0c4b855b0_0 .net "w3", 0 0, L_0x55d0c5d0bd70;  1 drivers
v0x55d0c4b85670_0 .net "w4", 0 0, L_0x55d0c5d0be30;  1 drivers
v0x55d0c4b85280_0 .net "w5", 0 0, L_0x55d0c5d0bea0;  1 drivers
S_0x55d0c4b839d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4b97510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d0c4e0 .functor XOR 1, L_0x55d0c5d0c980, L_0x55d0c5d0cb40, C4<0>, C4<0>;
L_0x55d0c5d0c550 .functor XOR 1, L_0x55d0c5d0c4e0, L_0x55d0c5d0cd00, C4<0>, C4<0>;
L_0x55d0c5d0c5c0 .functor AND 1, L_0x55d0c5d0c980, L_0x55d0c5d0cb40, C4<1>, C4<1>;
L_0x55d0c5d0c630 .functor AND 1, L_0x55d0c5d0c980, L_0x55d0c5d0cd00, C4<1>, C4<1>;
L_0x55d0c5d0c6f0 .functor AND 1, L_0x55d0c5d0cb40, L_0x55d0c5d0cd00, C4<1>, C4<1>;
L_0x55d0c5d0c760 .functor OR 1, L_0x55d0c5d0c5c0, L_0x55d0c5d0c630, C4<0>, C4<0>;
L_0x55d0c5d0c870 .functor OR 1, L_0x55d0c5d0c6f0, L_0x55d0c5d0c760, C4<0>, C4<0>;
v0x55d0c4b83670_0 .net "a", 0 0, L_0x55d0c5d0c980;  1 drivers
v0x55d0c4b819b0_0 .net "b", 0 0, L_0x55d0c5d0cb40;  1 drivers
v0x55d0c4b81a70_0 .net "ca", 0 0, L_0x55d0c5d0c870;  1 drivers
v0x55d0c4b7a4d0_0 .net "cin", 0 0, L_0x55d0c5d0cd00;  1 drivers
v0x55d0c4b7a590_0 .net "sum", 0 0, L_0x55d0c5d0c550;  1 drivers
v0x55d0c4b7f510_0 .net "w1", 0 0, L_0x55d0c5d0c4e0;  1 drivers
v0x55d0c4b7f5b0_0 .net "w2", 0 0, L_0x55d0c5d0c5c0;  1 drivers
v0x55d0c4b7f130_0 .net "w3", 0 0, L_0x55d0c5d0c630;  1 drivers
v0x55d0c4b7f1f0_0 .net "w4", 0 0, L_0x55d0c5d0c6f0;  1 drivers
v0x55d0c4b7a160_0 .net "w5", 0 0, L_0x55d0c5d0c760;  1 drivers
S_0x55d0c4b74dd0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4bb7a30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4b358f0_0 .net "a", 7 0, L_0x55d0c5d12fe0;  1 drivers
v0x55d0c4b390f0_0 .net "b", 7 0, L_0x55d0c5d130d0;  1 drivers
v0x55d0c4b391b0_0 .net "ca", 7 0, L_0x55d0c5d12e50;  1 drivers
v0x55d0c4b38d10_0 .net "cin", 7 0, L_0x55d0c5d131c0;  1 drivers
v0x55d0c4b38dd0_0 .net "sum", 7 0, L_0x55d0c5d12d10;  1 drivers
L_0x55d0c5d10070 .part L_0x55d0c5d12fe0, 0, 4;
L_0x55d0c5d10110 .part L_0x55d0c5d130d0, 0, 4;
L_0x55d0c5d101b0 .part L_0x55d0c5d131c0, 0, 4;
L_0x55d0c5d12a00 .part L_0x55d0c5d12fe0, 4, 4;
L_0x55d0c5d12af0 .part L_0x55d0c5d130d0, 4, 4;
L_0x55d0c5d12be0 .part L_0x55d0c5d131c0, 4, 4;
L_0x55d0c5d12d10 .concat8 [ 4 4 0 0], L_0x55d0c5d0fe60, L_0x55d0c5d127f0;
L_0x55d0c5d12e50 .concat8 [ 4 4 0 0], L_0x55d0c5d0ff00, L_0x55d0c5d12890;
S_0x55d0c4b6f970 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4b74dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b5aa30_0 .net "a", 3 0, L_0x55d0c5d10070;  1 drivers
v0x55d0c4b5ab30_0 .net "b", 3 0, L_0x55d0c5d10110;  1 drivers
v0x55d0c4b59230_0 .net "ca", 3 0, L_0x55d0c5d0ff00;  1 drivers
v0x55d0c4b59320_0 .net "cin", 3 0, L_0x55d0c5d101b0;  1 drivers
v0x55d0c4b58e50_0 .net "sum", 3 0, L_0x55d0c5d0fe60;  1 drivers
L_0x55d0c5d0de20 .part L_0x55d0c5d10070, 0, 1;
L_0x55d0c5d0df50 .part L_0x55d0c5d10110, 0, 1;
L_0x55d0c5d0e080 .part L_0x55d0c5d101b0, 0, 1;
L_0x55d0c5d0e690 .part L_0x55d0c5d10070, 1, 1;
L_0x55d0c5d0e7c0 .part L_0x55d0c5d10110, 1, 1;
L_0x55d0c5d0e8f0 .part L_0x55d0c5d101b0, 1, 1;
L_0x55d0c5d0f030 .part L_0x55d0c5d10070, 2, 1;
L_0x55d0c5d0f160 .part L_0x55d0c5d10110, 2, 1;
L_0x55d0c5d0f2e0 .part L_0x55d0c5d101b0, 2, 1;
L_0x55d0c5d0f8b0 .part L_0x55d0c5d10070, 3, 1;
L_0x55d0c5d0fa70 .part L_0x55d0c5d10110, 3, 1;
L_0x55d0c5d0fc30 .part L_0x55d0c5d101b0, 3, 1;
L_0x55d0c5d0fe60 .concat8 [ 1 1 1 1], L_0x55d0c5d0d900, L_0x55d0c5d0e220, L_0x55d0c5d0ead0, L_0x55d0c5d0f480;
L_0x55d0c5d0ff00 .concat8 [ 1 1 1 1], L_0x55d0c5d0dd10, L_0x55d0c5d0e580, L_0x55d0c5d0ef20, L_0x55d0c5d0f7a0;
S_0x55d0c4b731f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4b6f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d0cec0 .functor XOR 1, L_0x55d0c5d0de20, L_0x55d0c5d0df50, C4<0>, C4<0>;
L_0x55d0c5d0d900 .functor XOR 1, L_0x55d0c5d0cec0, L_0x55d0c5d0e080, C4<0>, C4<0>;
L_0x55d0c5d0d9c0 .functor AND 1, L_0x55d0c5d0de20, L_0x55d0c5d0df50, C4<1>, C4<1>;
L_0x55d0c5d0dad0 .functor AND 1, L_0x55d0c5d0de20, L_0x55d0c5d0e080, C4<1>, C4<1>;
L_0x55d0c5d0db90 .functor AND 1, L_0x55d0c5d0df50, L_0x55d0c5d0e080, C4<1>, C4<1>;
L_0x55d0c5d0dc00 .functor OR 1, L_0x55d0c5d0d9c0, L_0x55d0c5d0dad0, C4<0>, C4<0>;
L_0x55d0c5d0dd10 .functor OR 1, L_0x55d0c5d0db90, L_0x55d0c5d0dc00, C4<0>, C4<0>;
v0x55d0c4b72f10_0 .net "a", 0 0, L_0x55d0c5d0de20;  1 drivers
v0x55d0c4b71610_0 .net "b", 0 0, L_0x55d0c5d0df50;  1 drivers
v0x55d0c4b716b0_0 .net "ca", 0 0, L_0x55d0c5d0dd10;  1 drivers
v0x55d0c4b71230_0 .net "cin", 0 0, L_0x55d0c5d0e080;  1 drivers
v0x55d0c4b712f0_0 .net "sum", 0 0, L_0x55d0c5d0d900;  1 drivers
v0x55d0c4b6f660_0 .net "w1", 0 0, L_0x55d0c5d0cec0;  1 drivers
v0x55d0c4b68110_0 .net "w2", 0 0, L_0x55d0c5d0d9c0;  1 drivers
v0x55d0c4b681d0_0 .net "w3", 0 0, L_0x55d0c5d0dad0;  1 drivers
v0x55d0c4b6d150_0 .net "w4", 0 0, L_0x55d0c5d0db90;  1 drivers
v0x55d0c4b6cd70_0 .net "w5", 0 0, L_0x55d0c5d0dc00;  1 drivers
S_0x55d0c4b67cf0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4b6f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d0e1b0 .functor XOR 1, L_0x55d0c5d0e690, L_0x55d0c5d0e7c0, C4<0>, C4<0>;
L_0x55d0c5d0e220 .functor XOR 1, L_0x55d0c5d0e1b0, L_0x55d0c5d0e8f0, C4<0>, C4<0>;
L_0x55d0c5d0e290 .functor AND 1, L_0x55d0c5d0e690, L_0x55d0c5d0e7c0, C4<1>, C4<1>;
L_0x55d0c5d0e300 .functor AND 1, L_0x55d0c5d0e690, L_0x55d0c5d0e8f0, C4<1>, C4<1>;
L_0x55d0c5d0e3c0 .functor AND 1, L_0x55d0c5d0e7c0, L_0x55d0c5d0e8f0, C4<1>, C4<1>;
L_0x55d0c5d0e430 .functor OR 1, L_0x55d0c5d0e290, L_0x55d0c5d0e300, C4<0>, C4<0>;
L_0x55d0c5d0e580 .functor OR 1, L_0x55d0c5d0e3c0, L_0x55d0c5d0e430, C4<0>, C4<0>;
v0x55d0c4b6b5f0_0 .net "a", 0 0, L_0x55d0c5d0e690;  1 drivers
v0x55d0c4b6b190_0 .net "b", 0 0, L_0x55d0c5d0e7c0;  1 drivers
v0x55d0c4b6b250_0 .net "ca", 0 0, L_0x55d0c5d0e580;  1 drivers
v0x55d0c4b69990_0 .net "cin", 0 0, L_0x55d0c5d0e8f0;  1 drivers
v0x55d0c4b69a50_0 .net "sum", 0 0, L_0x55d0c5d0e220;  1 drivers
v0x55d0c4b695b0_0 .net "w1", 0 0, L_0x55d0c5d0e1b0;  1 drivers
v0x55d0c4b69650_0 .net "w2", 0 0, L_0x55d0c5d0e290;  1 drivers
v0x55d0c4b67970_0 .net "w3", 0 0, L_0x55d0c5d0e300;  1 drivers
v0x55d0c4b67a30_0 .net "w4", 0 0, L_0x55d0c5d0e3c0;  1 drivers
v0x55d0c4b65a60_0 .net "w5", 0 0, L_0x55d0c5d0e430;  1 drivers
S_0x55d0c4b5f630 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4b6f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d0ea60 .functor XOR 1, L_0x55d0c5d0f030, L_0x55d0c5d0f160, C4<0>, C4<0>;
L_0x55d0c5d0ead0 .functor XOR 1, L_0x55d0c5d0ea60, L_0x55d0c5d0f2e0, C4<0>, C4<0>;
L_0x55d0c5d0eb90 .functor AND 1, L_0x55d0c5d0f030, L_0x55d0c5d0f160, C4<1>, C4<1>;
L_0x55d0c5d0eca0 .functor AND 1, L_0x55d0c5d0f030, L_0x55d0c5d0f2e0, C4<1>, C4<1>;
L_0x55d0c5d0ed60 .functor AND 1, L_0x55d0c5d0f160, L_0x55d0c5d0f2e0, C4<1>, C4<1>;
L_0x55d0c5d0edd0 .functor OR 1, L_0x55d0c5d0eb90, L_0x55d0c5d0eca0, C4<0>, C4<0>;
L_0x55d0c5d0ef20 .functor OR 1, L_0x55d0c5d0ed60, L_0x55d0c5d0edd0, C4<0>, C4<0>;
v0x55d0c4b646f0_0 .net "a", 0 0, L_0x55d0c5d0f030;  1 drivers
v0x55d0c4b64290_0 .net "b", 0 0, L_0x55d0c5d0f160;  1 drivers
v0x55d0c4b64330_0 .net "ca", 0 0, L_0x55d0c5d0ef20;  1 drivers
v0x55d0c4b5f210_0 .net "cin", 0 0, L_0x55d0c5d0f2e0;  1 drivers
v0x55d0c4b5f2d0_0 .net "sum", 0 0, L_0x55d0c5d0ead0;  1 drivers
v0x55d0c4b62a90_0 .net "w1", 0 0, L_0x55d0c5d0ea60;  1 drivers
v0x55d0c4b62b50_0 .net "w2", 0 0, L_0x55d0c5d0eb90;  1 drivers
v0x55d0c4b626b0_0 .net "w3", 0 0, L_0x55d0c5d0eca0;  1 drivers
v0x55d0c4b62750_0 .net "w4", 0 0, L_0x55d0c5d0ed60;  1 drivers
v0x55d0c4b60f60_0 .net "w5", 0 0, L_0x55d0c5d0edd0;  1 drivers
S_0x55d0c4b60ad0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4b6f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d0f410 .functor XOR 1, L_0x55d0c5d0f8b0, L_0x55d0c5d0fa70, C4<0>, C4<0>;
L_0x55d0c5d0f480 .functor XOR 1, L_0x55d0c5d0f410, L_0x55d0c5d0fc30, C4<0>, C4<0>;
L_0x55d0c5d0f4f0 .functor AND 1, L_0x55d0c5d0f8b0, L_0x55d0c5d0fa70, C4<1>, C4<1>;
L_0x55d0c5d0f560 .functor AND 1, L_0x55d0c5d0f8b0, L_0x55d0c5d0fc30, C4<1>, C4<1>;
L_0x55d0c5d0f620 .functor AND 1, L_0x55d0c5d0fa70, L_0x55d0c5d0fc30, C4<1>, C4<1>;
L_0x55d0c5d0f690 .functor OR 1, L_0x55d0c5d0f4f0, L_0x55d0c5d0f560, C4<0>, C4<0>;
L_0x55d0c5d0f7a0 .functor OR 1, L_0x55d0c5d0f620, L_0x55d0c5d0f690, C4<0>, C4<0>;
v0x55d0c4b5ee90_0 .net "a", 0 0, L_0x55d0c5d0f8b0;  1 drivers
v0x55d0c4b5ef50_0 .net "b", 0 0, L_0x55d0c5d0fa70;  1 drivers
v0x55d0c4b579b0_0 .net "ca", 0 0, L_0x55d0c5d0f7a0;  1 drivers
v0x55d0c4b57a80_0 .net "cin", 0 0, L_0x55d0c5d0fc30;  1 drivers
v0x55d0c4b5c9f0_0 .net "sum", 0 0, L_0x55d0c5d0f480;  1 drivers
v0x55d0c4b5c610_0 .net "w1", 0 0, L_0x55d0c5d0f410;  1 drivers
v0x55d0c4b5c6d0_0 .net "w2", 0 0, L_0x55d0c5d0f4f0;  1 drivers
v0x55d0c4b57590_0 .net "w3", 0 0, L_0x55d0c5d0f560;  1 drivers
v0x55d0c4b57650_0 .net "w4", 0 0, L_0x55d0c5d0f620;  1 drivers
v0x55d0c4b5ae10_0 .net "w5", 0 0, L_0x55d0c5d0f690;  1 drivers
S_0x55d0c4b57210 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4b74dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b35c90_0 .net "a", 3 0, L_0x55d0c5d12a00;  1 drivers
v0x55d0c4b35d70_0 .net "b", 3 0, L_0x55d0c5d12af0;  1 drivers
v0x55d0c4b3acf0_0 .net "ca", 3 0, L_0x55d0c5d12890;  1 drivers
v0x55d0c4b3a8f0_0 .net "cin", 3 0, L_0x55d0c5d12be0;  1 drivers
v0x55d0c4b3a9d0_0 .net "sum", 3 0, L_0x55d0c5d127f0;  1 drivers
L_0x55d0c5d107b0 .part L_0x55d0c5d12a00, 0, 1;
L_0x55d0c5d108e0 .part L_0x55d0c5d12af0, 0, 1;
L_0x55d0c5d10a10 .part L_0x55d0c5d12be0, 0, 1;
L_0x55d0c5d11020 .part L_0x55d0c5d12a00, 1, 1;
L_0x55d0c5d11150 .part L_0x55d0c5d12af0, 1, 1;
L_0x55d0c5d11280 .part L_0x55d0c5d12be0, 1, 1;
L_0x55d0c5d119c0 .part L_0x55d0c5d12a00, 2, 1;
L_0x55d0c5d11af0 .part L_0x55d0c5d12af0, 2, 1;
L_0x55d0c5d11c70 .part L_0x55d0c5d12be0, 2, 1;
L_0x55d0c5d12240 .part L_0x55d0c5d12a00, 3, 1;
L_0x55d0c5d12400 .part L_0x55d0c5d12af0, 3, 1;
L_0x55d0c5d125c0 .part L_0x55d0c5d12be0, 3, 1;
L_0x55d0c5d127f0 .concat8 [ 1 1 1 1], L_0x55d0c5d10250, L_0x55d0c5d10bb0, L_0x55d0c5d11460, L_0x55d0c5d11e10;
L_0x55d0c5d12890 .concat8 [ 1 1 1 1], L_0x55d0c5d106a0, L_0x55d0c5d10f10, L_0x55d0c5d118b0, L_0x55d0c5d12130;
S_0x55d0c4b4e070 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4b57210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d0fdf0 .functor XOR 1, L_0x55d0c5d107b0, L_0x55d0c5d108e0, C4<0>, C4<0>;
L_0x55d0c5d10250 .functor XOR 1, L_0x55d0c5d0fdf0, L_0x55d0c5d10a10, C4<0>, C4<0>;
L_0x55d0c5d10310 .functor AND 1, L_0x55d0c5d107b0, L_0x55d0c5d108e0, C4<1>, C4<1>;
L_0x55d0c5d10420 .functor AND 1, L_0x55d0c5d107b0, L_0x55d0c5d10a10, C4<1>, C4<1>;
L_0x55d0c5d104e0 .functor AND 1, L_0x55d0c5d108e0, L_0x55d0c5d10a10, C4<1>, C4<1>;
L_0x55d0c5d10550 .functor OR 1, L_0x55d0c5d10310, L_0x55d0c5d10420, C4<0>, C4<0>;
L_0x55d0c5d106a0 .functor OR 1, L_0x55d0c5d104e0, L_0x55d0c5d10550, C4<0>, C4<0>;
v0x55d0c4b530b0_0 .net "a", 0 0, L_0x55d0c5d107b0;  1 drivers
v0x55d0c4b53150_0 .net "b", 0 0, L_0x55d0c5d108e0;  1 drivers
v0x55d0c4b52cd0_0 .net "ca", 0 0, L_0x55d0c5d106a0;  1 drivers
v0x55d0c4b52da0_0 .net "cin", 0 0, L_0x55d0c5d10a10;  1 drivers
v0x55d0c4b4dc50_0 .net "sum", 0 0, L_0x55d0c5d10250;  1 drivers
v0x55d0c4b514d0_0 .net "w1", 0 0, L_0x55d0c5d0fdf0;  1 drivers
v0x55d0c4b51590_0 .net "w2", 0 0, L_0x55d0c5d10310;  1 drivers
v0x55d0c4b510f0_0 .net "w3", 0 0, L_0x55d0c5d10420;  1 drivers
v0x55d0c4b51190_0 .net "w4", 0 0, L_0x55d0c5d104e0;  1 drivers
v0x55d0c4b4f8f0_0 .net "w5", 0 0, L_0x55d0c5d10550;  1 drivers
S_0x55d0c4b4f510 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4b57210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d10b40 .functor XOR 1, L_0x55d0c5d11020, L_0x55d0c5d11150, C4<0>, C4<0>;
L_0x55d0c5d10bb0 .functor XOR 1, L_0x55d0c5d10b40, L_0x55d0c5d11280, C4<0>, C4<0>;
L_0x55d0c5d10c20 .functor AND 1, L_0x55d0c5d11020, L_0x55d0c5d11150, C4<1>, C4<1>;
L_0x55d0c5d10c90 .functor AND 1, L_0x55d0c5d11020, L_0x55d0c5d11280, C4<1>, C4<1>;
L_0x55d0c5d10d50 .functor AND 1, L_0x55d0c5d11150, L_0x55d0c5d11280, C4<1>, C4<1>;
L_0x55d0c5d10dc0 .functor OR 1, L_0x55d0c5d10c20, L_0x55d0c5d10c90, C4<0>, C4<0>;
L_0x55d0c5d10f10 .functor OR 1, L_0x55d0c5d10d50, L_0x55d0c5d10dc0, C4<0>, C4<0>;
v0x55d0c4b4d950_0 .net "a", 0 0, L_0x55d0c5d11020;  1 drivers
v0x55d0c4b463f0_0 .net "b", 0 0, L_0x55d0c5d11150;  1 drivers
v0x55d0c4b464b0_0 .net "ca", 0 0, L_0x55d0c5d10f10;  1 drivers
v0x55d0c4b4b430_0 .net "cin", 0 0, L_0x55d0c5d11280;  1 drivers
v0x55d0c4b4b4f0_0 .net "sum", 0 0, L_0x55d0c5d10bb0;  1 drivers
v0x55d0c4b4b050_0 .net "w1", 0 0, L_0x55d0c5d10b40;  1 drivers
v0x55d0c4b4b0f0_0 .net "w2", 0 0, L_0x55d0c5d10c20;  1 drivers
v0x55d0c4b45fd0_0 .net "w3", 0 0, L_0x55d0c5d10c90;  1 drivers
v0x55d0c4b46090_0 .net "w4", 0 0, L_0x55d0c5d10d50;  1 drivers
v0x55d0c4b49900_0 .net "w5", 0 0, L_0x55d0c5d10dc0;  1 drivers
S_0x55d0c4b49470 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4b57210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d113f0 .functor XOR 1, L_0x55d0c5d119c0, L_0x55d0c5d11af0, C4<0>, C4<0>;
L_0x55d0c5d11460 .functor XOR 1, L_0x55d0c5d113f0, L_0x55d0c5d11c70, C4<0>, C4<0>;
L_0x55d0c5d11520 .functor AND 1, L_0x55d0c5d119c0, L_0x55d0c5d11af0, C4<1>, C4<1>;
L_0x55d0c5d11630 .functor AND 1, L_0x55d0c5d119c0, L_0x55d0c5d11c70, C4<1>, C4<1>;
L_0x55d0c5d116f0 .functor AND 1, L_0x55d0c5d11af0, L_0x55d0c5d11c70, C4<1>, C4<1>;
L_0x55d0c5d11760 .functor OR 1, L_0x55d0c5d11520, L_0x55d0c5d11630, C4<0>, C4<0>;
L_0x55d0c5d118b0 .functor OR 1, L_0x55d0c5d116f0, L_0x55d0c5d11760, C4<0>, C4<0>;
v0x55d0c4b47cf0_0 .net "a", 0 0, L_0x55d0c5d119c0;  1 drivers
v0x55d0c4b47890_0 .net "b", 0 0, L_0x55d0c5d11af0;  1 drivers
v0x55d0c4b47930_0 .net "ca", 0 0, L_0x55d0c5d118b0;  1 drivers
v0x55d0c4b45c50_0 .net "cin", 0 0, L_0x55d0c5d11c70;  1 drivers
v0x55d0c4b45d10_0 .net "sum", 0 0, L_0x55d0c5d11460;  1 drivers
v0x55d0c4b43c90_0 .net "w1", 0 0, L_0x55d0c5d113f0;  1 drivers
v0x55d0c4b43d50_0 .net "w2", 0 0, L_0x55d0c5d11520;  1 drivers
v0x55d0c4b3d910_0 .net "w3", 0 0, L_0x55d0c5d11630;  1 drivers
v0x55d0c4b3d9d0_0 .net "w4", 0 0, L_0x55d0c5d116f0;  1 drivers
v0x55d0c4b42a00_0 .net "w5", 0 0, L_0x55d0c5d11760;  1 drivers
S_0x55d0c4b42570 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4b57210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d11da0 .functor XOR 1, L_0x55d0c5d12240, L_0x55d0c5d12400, C4<0>, C4<0>;
L_0x55d0c5d11e10 .functor XOR 1, L_0x55d0c5d11da0, L_0x55d0c5d125c0, C4<0>, C4<0>;
L_0x55d0c5d11e80 .functor AND 1, L_0x55d0c5d12240, L_0x55d0c5d12400, C4<1>, C4<1>;
L_0x55d0c5d11ef0 .functor AND 1, L_0x55d0c5d12240, L_0x55d0c5d125c0, C4<1>, C4<1>;
L_0x55d0c5d11fb0 .functor AND 1, L_0x55d0c5d12400, L_0x55d0c5d125c0, C4<1>, C4<1>;
L_0x55d0c5d12020 .functor OR 1, L_0x55d0c5d11e80, L_0x55d0c5d11ef0, C4<0>, C4<0>;
L_0x55d0c5d12130 .functor OR 1, L_0x55d0c5d11fb0, L_0x55d0c5d12020, C4<0>, C4<0>;
v0x55d0c4b3d570_0 .net "a", 0 0, L_0x55d0c5d12240;  1 drivers
v0x55d0c4b40d70_0 .net "b", 0 0, L_0x55d0c5d12400;  1 drivers
v0x55d0c4b40e30_0 .net "ca", 0 0, L_0x55d0c5d12130;  1 drivers
v0x55d0c4b40990_0 .net "cin", 0 0, L_0x55d0c5d125c0;  1 drivers
v0x55d0c4b40a50_0 .net "sum", 0 0, L_0x55d0c5d11e10;  1 drivers
v0x55d0c4b3f190_0 .net "w1", 0 0, L_0x55d0c5d11da0;  1 drivers
v0x55d0c4b3f230_0 .net "w2", 0 0, L_0x55d0c5d11e80;  1 drivers
v0x55d0c4b3edb0_0 .net "w3", 0 0, L_0x55d0c5d11ef0;  1 drivers
v0x55d0c4b3ee70_0 .net "w4", 0 0, L_0x55d0c5d11fb0;  1 drivers
v0x55d0c4b3d220_0 .net "w5", 0 0, L_0x55d0c5d12020;  1 drivers
S_0x55d0c4b2e8f0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4bb9230;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4aacbd0_0 .net "a", 15 0, L_0x55d0c5d1eca0;  1 drivers
v0x55d0c4aaccd0_0 .net "b", 15 0, L_0x55d0c5d1ed90;  1 drivers
v0x55d0c4aac7f0_0 .net "ca", 15 0, L_0x55d0c5d1eb10;  1 drivers
v0x55d0c4aac8b0_0 .net "cin", 15 0, L_0x55d0c5d1ee80;  1 drivers
v0x55d0c4a9f2c0_0 .net "sum", 15 0, L_0x55d0c5d1e9d0;  1 drivers
L_0x55d0c5d18e40 .part L_0x55d0c5d1eca0, 0, 8;
L_0x55d0c5d18ee0 .part L_0x55d0c5d1ed90, 0, 8;
L_0x55d0c5d18f80 .part L_0x55d0c5d1ee80, 0, 8;
L_0x55d0c5d1e700 .part L_0x55d0c5d1eca0, 8, 8;
L_0x55d0c5d1e7f0 .part L_0x55d0c5d1ed90, 8, 8;
L_0x55d0c5d1e8e0 .part L_0x55d0c5d1ee80, 8, 8;
L_0x55d0c5d1e9d0 .concat8 [ 8 8 0 0], L_0x55d0c5d18b70, L_0x55d0c5d1e430;
L_0x55d0c5d1eb10 .concat8 [ 8 8 0 0], L_0x55d0c5d18cb0, L_0x55d0c5d1e570;
S_0x55d0c4b2d0f0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4b2e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4af1490_0 .net "a", 7 0, L_0x55d0c5d18e40;  1 drivers
v0x55d0c4af1030_0 .net "b", 7 0, L_0x55d0c5d18ee0;  1 drivers
v0x55d0c4af10f0_0 .net "ca", 7 0, L_0x55d0c5d18cb0;  1 drivers
v0x55d0c4aef3f0_0 .net "cin", 7 0, L_0x55d0c5d18f80;  1 drivers
v0x55d0c4aef4b0_0 .net "sum", 7 0, L_0x55d0c5d18b70;  1 drivers
L_0x55d0c5d15ed0 .part L_0x55d0c5d18e40, 0, 4;
L_0x55d0c5d15f70 .part L_0x55d0c5d18ee0, 0, 4;
L_0x55d0c5d16010 .part L_0x55d0c5d18f80, 0, 4;
L_0x55d0c5d18860 .part L_0x55d0c5d18e40, 4, 4;
L_0x55d0c5d18950 .part L_0x55d0c5d18ee0, 4, 4;
L_0x55d0c5d18a40 .part L_0x55d0c5d18f80, 4, 4;
L_0x55d0c5d18b70 .concat8 [ 4 4 0 0], L_0x55d0c5d15cc0, L_0x55d0c5d18650;
L_0x55d0c5d18cb0 .concat8 [ 4 4 0 0], L_0x55d0c5d15d60, L_0x55d0c5d186f0;
S_0x55d0c4b2b510 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4b2d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b11110_0 .net "a", 3 0, L_0x55d0c5d15ed0;  1 drivers
v0x55d0c4b11210_0 .net "b", 3 0, L_0x55d0c5d15f70;  1 drivers
v0x55d0c4b0efc0_0 .net "ca", 3 0, L_0x55d0c5d15d60;  1 drivers
v0x55d0c4b0f0b0_0 .net "cin", 3 0, L_0x55d0c5d16010;  1 drivers
v0x55d0c4b07f70_0 .net "sum", 3 0, L_0x55d0c5d15cc0;  1 drivers
L_0x55d0c5d13c80 .part L_0x55d0c5d15ed0, 0, 1;
L_0x55d0c5d13db0 .part L_0x55d0c5d15f70, 0, 1;
L_0x55d0c5d13ee0 .part L_0x55d0c5d16010, 0, 1;
L_0x55d0c5d144f0 .part L_0x55d0c5d15ed0, 1, 1;
L_0x55d0c5d14620 .part L_0x55d0c5d15f70, 1, 1;
L_0x55d0c5d14750 .part L_0x55d0c5d16010, 1, 1;
L_0x55d0c5d14e90 .part L_0x55d0c5d15ed0, 2, 1;
L_0x55d0c5d14fc0 .part L_0x55d0c5d15f70, 2, 1;
L_0x55d0c5d15140 .part L_0x55d0c5d16010, 2, 1;
L_0x55d0c5d15710 .part L_0x55d0c5d15ed0, 3, 1;
L_0x55d0c5d158d0 .part L_0x55d0c5d15f70, 3, 1;
L_0x55d0c5d15a90 .part L_0x55d0c5d16010, 3, 1;
L_0x55d0c5d15cc0 .concat8 [ 1 1 1 1], L_0x55d0c5d13760, L_0x55d0c5d14080, L_0x55d0c5d14930, L_0x55d0c5d152e0;
L_0x55d0c5d15d60 .concat8 [ 1 1 1 1], L_0x55d0c5d13b70, L_0x55d0c5d143e0, L_0x55d0c5d14d80, L_0x55d0c5d15600;
S_0x55d0c4b2b130 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4b2b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d12780 .functor XOR 1, L_0x55d0c5d13c80, L_0x55d0c5d13db0, C4<0>, C4<0>;
L_0x55d0c5d13760 .functor XOR 1, L_0x55d0c5d12780, L_0x55d0c5d13ee0, C4<0>, C4<0>;
L_0x55d0c5d13820 .functor AND 1, L_0x55d0c5d13c80, L_0x55d0c5d13db0, C4<1>, C4<1>;
L_0x55d0c5d13930 .functor AND 1, L_0x55d0c5d13c80, L_0x55d0c5d13ee0, C4<1>, C4<1>;
L_0x55d0c5d139f0 .functor AND 1, L_0x55d0c5d13db0, L_0x55d0c5d13ee0, C4<1>, C4<1>;
L_0x55d0c5d13a60 .functor OR 1, L_0x55d0c5d13820, L_0x55d0c5d13930, C4<0>, C4<0>;
L_0x55d0c5d13b70 .functor OR 1, L_0x55d0c5d139f0, L_0x55d0c5d13a60, C4<0>, C4<0>;
v0x55d0c4b295a0_0 .net "a", 0 0, L_0x55d0c5d13c80;  1 drivers
v0x55d0c4b22010_0 .net "b", 0 0, L_0x55d0c5d13db0;  1 drivers
v0x55d0c4b220d0_0 .net "ca", 0 0, L_0x55d0c5d13b70;  1 drivers
v0x55d0c4b27050_0 .net "cin", 0 0, L_0x55d0c5d13ee0;  1 drivers
v0x55d0c4b27110_0 .net "sum", 0 0, L_0x55d0c5d13760;  1 drivers
v0x55d0c4b26c70_0 .net "w1", 0 0, L_0x55d0c5d12780;  1 drivers
v0x55d0c4b26d10_0 .net "w2", 0 0, L_0x55d0c5d13820;  1 drivers
v0x55d0c4b21bf0_0 .net "w3", 0 0, L_0x55d0c5d13930;  1 drivers
v0x55d0c4b21cb0_0 .net "w4", 0 0, L_0x55d0c5d139f0;  1 drivers
v0x55d0c4b25520_0 .net "w5", 0 0, L_0x55d0c5d13a60;  1 drivers
S_0x55d0c4b250b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4b2b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d14010 .functor XOR 1, L_0x55d0c5d144f0, L_0x55d0c5d14620, C4<0>, C4<0>;
L_0x55d0c5d14080 .functor XOR 1, L_0x55d0c5d14010, L_0x55d0c5d14750, C4<0>, C4<0>;
L_0x55d0c5d140f0 .functor AND 1, L_0x55d0c5d144f0, L_0x55d0c5d14620, C4<1>, C4<1>;
L_0x55d0c5d14160 .functor AND 1, L_0x55d0c5d144f0, L_0x55d0c5d14750, C4<1>, C4<1>;
L_0x55d0c5d14220 .functor AND 1, L_0x55d0c5d14620, L_0x55d0c5d14750, C4<1>, C4<1>;
L_0x55d0c5d14290 .functor OR 1, L_0x55d0c5d140f0, L_0x55d0c5d14160, C4<0>, C4<0>;
L_0x55d0c5d143e0 .functor OR 1, L_0x55d0c5d14220, L_0x55d0c5d14290, C4<0>, C4<0>;
v0x55d0c4b23930_0 .net "a", 0 0, L_0x55d0c5d144f0;  1 drivers
v0x55d0c4b234b0_0 .net "b", 0 0, L_0x55d0c5d14620;  1 drivers
v0x55d0c4b23570_0 .net "ca", 0 0, L_0x55d0c5d143e0;  1 drivers
v0x55d0c4b21870_0 .net "cin", 0 0, L_0x55d0c5d14750;  1 drivers
v0x55d0c4b21930_0 .net "sum", 0 0, L_0x55d0c5d14080;  1 drivers
v0x55d0c4b1f920_0 .net "w1", 0 0, L_0x55d0c5d14010;  1 drivers
v0x55d0c4b19530_0 .net "w2", 0 0, L_0x55d0c5d140f0;  1 drivers
v0x55d0c4b195f0_0 .net "w3", 0 0, L_0x55d0c5d14160;  1 drivers
v0x55d0c4b1e570_0 .net "w4", 0 0, L_0x55d0c5d14220;  1 drivers
v0x55d0c4b1e190_0 .net "w5", 0 0, L_0x55d0c5d14290;  1 drivers
S_0x55d0c4b19110 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4b2b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d148c0 .functor XOR 1, L_0x55d0c5d14e90, L_0x55d0c5d14fc0, C4<0>, C4<0>;
L_0x55d0c5d14930 .functor XOR 1, L_0x55d0c5d148c0, L_0x55d0c5d15140, C4<0>, C4<0>;
L_0x55d0c5d149f0 .functor AND 1, L_0x55d0c5d14e90, L_0x55d0c5d14fc0, C4<1>, C4<1>;
L_0x55d0c5d14b00 .functor AND 1, L_0x55d0c5d14e90, L_0x55d0c5d15140, C4<1>, C4<1>;
L_0x55d0c5d14bc0 .functor AND 1, L_0x55d0c5d14fc0, L_0x55d0c5d15140, C4<1>, C4<1>;
L_0x55d0c5d14c30 .functor OR 1, L_0x55d0c5d149f0, L_0x55d0c5d14b00, C4<0>, C4<0>;
L_0x55d0c5d14d80 .functor OR 1, L_0x55d0c5d14bc0, L_0x55d0c5d14c30, C4<0>, C4<0>;
v0x55d0c4b1ca10_0 .net "a", 0 0, L_0x55d0c5d14e90;  1 drivers
v0x55d0c4b1c5b0_0 .net "b", 0 0, L_0x55d0c5d14fc0;  1 drivers
v0x55d0c4b1c670_0 .net "ca", 0 0, L_0x55d0c5d14d80;  1 drivers
v0x55d0c4b1adb0_0 .net "cin", 0 0, L_0x55d0c5d15140;  1 drivers
v0x55d0c4b1ae70_0 .net "sum", 0 0, L_0x55d0c5d14930;  1 drivers
v0x55d0c4b1a9d0_0 .net "w1", 0 0, L_0x55d0c5d148c0;  1 drivers
v0x55d0c4b1aa90_0 .net "w2", 0 0, L_0x55d0c5d149f0;  1 drivers
v0x55d0c4b18d90_0 .net "w3", 0 0, L_0x55d0c5d14b00;  1 drivers
v0x55d0c4b18e30_0 .net "w4", 0 0, L_0x55d0c5d14bc0;  1 drivers
v0x55d0c4b11960_0 .net "w5", 0 0, L_0x55d0c5d14c30;  1 drivers
S_0x55d0c4b168f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4b2b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d15270 .functor XOR 1, L_0x55d0c5d15710, L_0x55d0c5d158d0, C4<0>, C4<0>;
L_0x55d0c5d152e0 .functor XOR 1, L_0x55d0c5d15270, L_0x55d0c5d15a90, C4<0>, C4<0>;
L_0x55d0c5d15350 .functor AND 1, L_0x55d0c5d15710, L_0x55d0c5d158d0, C4<1>, C4<1>;
L_0x55d0c5d153c0 .functor AND 1, L_0x55d0c5d15710, L_0x55d0c5d15a90, C4<1>, C4<1>;
L_0x55d0c5d15480 .functor AND 1, L_0x55d0c5d158d0, L_0x55d0c5d15a90, C4<1>, C4<1>;
L_0x55d0c5d154f0 .functor OR 1, L_0x55d0c5d15350, L_0x55d0c5d153c0, C4<0>, C4<0>;
L_0x55d0c5d15600 .functor OR 1, L_0x55d0c5d15480, L_0x55d0c5d154f0, C4<0>, C4<0>;
v0x55d0c4b16510_0 .net "a", 0 0, L_0x55d0c5d15710;  1 drivers
v0x55d0c4b165d0_0 .net "b", 0 0, L_0x55d0c5d158d0;  1 drivers
v0x55d0c4b11490_0 .net "ca", 0 0, L_0x55d0c5d15600;  1 drivers
v0x55d0c4b11560_0 .net "cin", 0 0, L_0x55d0c5d15a90;  1 drivers
v0x55d0c4b14d10_0 .net "sum", 0 0, L_0x55d0c5d152e0;  1 drivers
v0x55d0c4b14930_0 .net "w1", 0 0, L_0x55d0c5d15270;  1 drivers
v0x55d0c4b149f0_0 .net "w2", 0 0, L_0x55d0c5d15350;  1 drivers
v0x55d0c4b13130_0 .net "w3", 0 0, L_0x55d0c5d153c0;  1 drivers
v0x55d0c4b131f0_0 .net "w4", 0 0, L_0x55d0c5d15480;  1 drivers
v0x55d0c4b12d50_0 .net "w5", 0 0, L_0x55d0c5d154f0;  1 drivers
S_0x55d0c4b0cfb0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4b2d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4aef770_0 .net "a", 3 0, L_0x55d0c5d18860;  1 drivers
v0x55d0c4aef850_0 .net "b", 3 0, L_0x55d0c5d18950;  1 drivers
v0x55d0c4af3010_0 .net "ca", 3 0, L_0x55d0c5d186f0;  1 drivers
v0x55d0c4af2c10_0 .net "cin", 3 0, L_0x55d0c5d18a40;  1 drivers
v0x55d0c4af2cf0_0 .net "sum", 3 0, L_0x55d0c5d18650;  1 drivers
L_0x55d0c5d16610 .part L_0x55d0c5d18860, 0, 1;
L_0x55d0c5d16740 .part L_0x55d0c5d18950, 0, 1;
L_0x55d0c5d16870 .part L_0x55d0c5d18a40, 0, 1;
L_0x55d0c5d16e80 .part L_0x55d0c5d18860, 1, 1;
L_0x55d0c5d16fb0 .part L_0x55d0c5d18950, 1, 1;
L_0x55d0c5d170e0 .part L_0x55d0c5d18a40, 1, 1;
L_0x55d0c5d17820 .part L_0x55d0c5d18860, 2, 1;
L_0x55d0c5d17950 .part L_0x55d0c5d18950, 2, 1;
L_0x55d0c5d17ad0 .part L_0x55d0c5d18a40, 2, 1;
L_0x55d0c5d180a0 .part L_0x55d0c5d18860, 3, 1;
L_0x55d0c5d18260 .part L_0x55d0c5d18950, 3, 1;
L_0x55d0c5d18420 .part L_0x55d0c5d18a40, 3, 1;
L_0x55d0c5d18650 .concat8 [ 1 1 1 1], L_0x55d0c5d160b0, L_0x55d0c5d16a10, L_0x55d0c5d172c0, L_0x55d0c5d17c70;
L_0x55d0c5d186f0 .concat8 [ 1 1 1 1], L_0x55d0c5d16500, L_0x55d0c5d16d70, L_0x55d0c5d17710, L_0x55d0c5d17f90;
S_0x55d0c4b07b50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4b0cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d15c50 .functor XOR 1, L_0x55d0c5d16610, L_0x55d0c5d16740, C4<0>, C4<0>;
L_0x55d0c5d160b0 .functor XOR 1, L_0x55d0c5d15c50, L_0x55d0c5d16870, C4<0>, C4<0>;
L_0x55d0c5d16170 .functor AND 1, L_0x55d0c5d16610, L_0x55d0c5d16740, C4<1>, C4<1>;
L_0x55d0c5d16280 .functor AND 1, L_0x55d0c5d16610, L_0x55d0c5d16870, C4<1>, C4<1>;
L_0x55d0c5d16340 .functor AND 1, L_0x55d0c5d16740, L_0x55d0c5d16870, C4<1>, C4<1>;
L_0x55d0c5d163b0 .functor OR 1, L_0x55d0c5d16170, L_0x55d0c5d16280, C4<0>, C4<0>;
L_0x55d0c5d16500 .functor OR 1, L_0x55d0c5d16340, L_0x55d0c5d163b0, C4<0>, C4<0>;
v0x55d0c4b0b3d0_0 .net "a", 0 0, L_0x55d0c5d16610;  1 drivers
v0x55d0c4b0b470_0 .net "b", 0 0, L_0x55d0c5d16740;  1 drivers
v0x55d0c4b0aff0_0 .net "ca", 0 0, L_0x55d0c5d16500;  1 drivers
v0x55d0c4b0b0c0_0 .net "cin", 0 0, L_0x55d0c5d16870;  1 drivers
v0x55d0c4b097f0_0 .net "sum", 0 0, L_0x55d0c5d160b0;  1 drivers
v0x55d0c4b09410_0 .net "w1", 0 0, L_0x55d0c5d15c50;  1 drivers
v0x55d0c4b094d0_0 .net "w2", 0 0, L_0x55d0c5d16170;  1 drivers
v0x55d0c4b077d0_0 .net "w3", 0 0, L_0x55d0c5d16280;  1 drivers
v0x55d0c4b07870_0 .net "w4", 0 0, L_0x55d0c5d16340;  1 drivers
v0x55d0c4b002f0_0 .net "w5", 0 0, L_0x55d0c5d163b0;  1 drivers
S_0x55d0c4b05330 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4b0cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d169a0 .functor XOR 1, L_0x55d0c5d16e80, L_0x55d0c5d16fb0, C4<0>, C4<0>;
L_0x55d0c5d16a10 .functor XOR 1, L_0x55d0c5d169a0, L_0x55d0c5d170e0, C4<0>, C4<0>;
L_0x55d0c5d16a80 .functor AND 1, L_0x55d0c5d16e80, L_0x55d0c5d16fb0, C4<1>, C4<1>;
L_0x55d0c5d16af0 .functor AND 1, L_0x55d0c5d16e80, L_0x55d0c5d170e0, C4<1>, C4<1>;
L_0x55d0c5d16bb0 .functor AND 1, L_0x55d0c5d16fb0, L_0x55d0c5d170e0, C4<1>, C4<1>;
L_0x55d0c5d16c20 .functor OR 1, L_0x55d0c5d16a80, L_0x55d0c5d16af0, C4<0>, C4<0>;
L_0x55d0c5d16d70 .functor OR 1, L_0x55d0c5d16bb0, L_0x55d0c5d16c20, C4<0>, C4<0>;
v0x55d0c4b04fd0_0 .net "a", 0 0, L_0x55d0c5d16e80;  1 drivers
v0x55d0c4affed0_0 .net "b", 0 0, L_0x55d0c5d16fb0;  1 drivers
v0x55d0c4afff90_0 .net "ca", 0 0, L_0x55d0c5d16d70;  1 drivers
v0x55d0c4b03750_0 .net "cin", 0 0, L_0x55d0c5d170e0;  1 drivers
v0x55d0c4b03810_0 .net "sum", 0 0, L_0x55d0c5d16a10;  1 drivers
v0x55d0c4b03370_0 .net "w1", 0 0, L_0x55d0c5d169a0;  1 drivers
v0x55d0c4b03410_0 .net "w2", 0 0, L_0x55d0c5d16a80;  1 drivers
v0x55d0c4b01b70_0 .net "w3", 0 0, L_0x55d0c5d16af0;  1 drivers
v0x55d0c4b01c30_0 .net "w4", 0 0, L_0x55d0c5d16bb0;  1 drivers
v0x55d0c4b01840_0 .net "w5", 0 0, L_0x55d0c5d16c20;  1 drivers
S_0x55d0c4affb50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4b0cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d17250 .functor XOR 1, L_0x55d0c5d17820, L_0x55d0c5d17950, C4<0>, C4<0>;
L_0x55d0c5d172c0 .functor XOR 1, L_0x55d0c5d17250, L_0x55d0c5d17ad0, C4<0>, C4<0>;
L_0x55d0c5d17380 .functor AND 1, L_0x55d0c5d17820, L_0x55d0c5d17950, C4<1>, C4<1>;
L_0x55d0c5d17490 .functor AND 1, L_0x55d0c5d17820, L_0x55d0c5d17ad0, C4<1>, C4<1>;
L_0x55d0c5d17550 .functor AND 1, L_0x55d0c5d17950, L_0x55d0c5d17ad0, C4<1>, C4<1>;
L_0x55d0c5d175c0 .functor OR 1, L_0x55d0c5d17380, L_0x55d0c5d17490, C4<0>, C4<0>;
L_0x55d0c5d17710 .functor OR 1, L_0x55d0c5d17550, L_0x55d0c5d175c0, C4<0>, C4<0>;
v0x55d0c4afdc10_0 .net "a", 0 0, L_0x55d0c5d17820;  1 drivers
v0x55d0c4af7810_0 .net "b", 0 0, L_0x55d0c5d17950;  1 drivers
v0x55d0c4af78b0_0 .net "ca", 0 0, L_0x55d0c5d17710;  1 drivers
v0x55d0c4afc850_0 .net "cin", 0 0, L_0x55d0c5d17ad0;  1 drivers
v0x55d0c4afc910_0 .net "sum", 0 0, L_0x55d0c5d172c0;  1 drivers
v0x55d0c4afc470_0 .net "w1", 0 0, L_0x55d0c5d17250;  1 drivers
v0x55d0c4afc530_0 .net "w2", 0 0, L_0x55d0c5d17380;  1 drivers
v0x55d0c4af73f0_0 .net "w3", 0 0, L_0x55d0c5d17490;  1 drivers
v0x55d0c4af74b0_0 .net "w4", 0 0, L_0x55d0c5d17550;  1 drivers
v0x55d0c4afad20_0 .net "w5", 0 0, L_0x55d0c5d175c0;  1 drivers
S_0x55d0c4afa890 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4b0cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d17c00 .functor XOR 1, L_0x55d0c5d180a0, L_0x55d0c5d18260, C4<0>, C4<0>;
L_0x55d0c5d17c70 .functor XOR 1, L_0x55d0c5d17c00, L_0x55d0c5d18420, C4<0>, C4<0>;
L_0x55d0c5d17ce0 .functor AND 1, L_0x55d0c5d180a0, L_0x55d0c5d18260, C4<1>, C4<1>;
L_0x55d0c5d17d50 .functor AND 1, L_0x55d0c5d180a0, L_0x55d0c5d18420, C4<1>, C4<1>;
L_0x55d0c5d17e10 .functor AND 1, L_0x55d0c5d18260, L_0x55d0c5d18420, C4<1>, C4<1>;
L_0x55d0c5d17e80 .functor OR 1, L_0x55d0c5d17ce0, L_0x55d0c5d17d50, C4<0>, C4<0>;
L_0x55d0c5d17f90 .functor OR 1, L_0x55d0c5d17e10, L_0x55d0c5d17e80, C4<0>, C4<0>;
v0x55d0c4af9110_0 .net "a", 0 0, L_0x55d0c5d180a0;  1 drivers
v0x55d0c4af8cb0_0 .net "b", 0 0, L_0x55d0c5d18260;  1 drivers
v0x55d0c4af8d70_0 .net "ca", 0 0, L_0x55d0c5d17f90;  1 drivers
v0x55d0c4af7070_0 .net "cin", 0 0, L_0x55d0c5d18420;  1 drivers
v0x55d0c4af7130_0 .net "sum", 0 0, L_0x55d0c5d17c70;  1 drivers
v0x55d0c4aefb90_0 .net "w1", 0 0, L_0x55d0c5d17c00;  1 drivers
v0x55d0c4aefc30_0 .net "w2", 0 0, L_0x55d0c5d17ce0;  1 drivers
v0x55d0c4af4bd0_0 .net "w3", 0 0, L_0x55d0c5d17d50;  1 drivers
v0x55d0c4af4c90_0 .net "w4", 0 0, L_0x55d0c5d17e10;  1 drivers
v0x55d0c4af48a0_0 .net "w5", 0 0, L_0x55d0c5d17e80;  1 drivers
S_0x55d0c4ae5450 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4b2e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4ab0030_0 .net "a", 7 0, L_0x55d0c5d1e700;  1 drivers
v0x55d0c4aaaf30_0 .net "b", 7 0, L_0x55d0c5d1e7f0;  1 drivers
v0x55d0c4aaaff0_0 .net "ca", 7 0, L_0x55d0c5d1e570;  1 drivers
v0x55d0c4aae7b0_0 .net "cin", 7 0, L_0x55d0c5d1e8e0;  1 drivers
v0x55d0c4aae870_0 .net "sum", 7 0, L_0x55d0c5d1e430;  1 drivers
L_0x55d0c5d1b790 .part L_0x55d0c5d1e700, 0, 4;
L_0x55d0c5d1b830 .part L_0x55d0c5d1e7f0, 0, 4;
L_0x55d0c5d1b8d0 .part L_0x55d0c5d1e8e0, 0, 4;
L_0x55d0c5d1e120 .part L_0x55d0c5d1e700, 4, 4;
L_0x55d0c5d1e210 .part L_0x55d0c5d1e7f0, 4, 4;
L_0x55d0c5d1e300 .part L_0x55d0c5d1e8e0, 4, 4;
L_0x55d0c5d1e430 .concat8 [ 4 4 0 0], L_0x55d0c5d1b580, L_0x55d0c5d1df10;
L_0x55d0c5d1e570 .concat8 [ 4 4 0 0], L_0x55d0c5d1b620, L_0x55d0c5d1dfb0;
S_0x55d0c4aea0b0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4ae5450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4ad04d0_0 .net "a", 3 0, L_0x55d0c5d1b790;  1 drivers
v0x55d0c4ad05d0_0 .net "b", 3 0, L_0x55d0c5d1b830;  1 drivers
v0x55d0c4ad00f0_0 .net "ca", 3 0, L_0x55d0c5d1b620;  1 drivers
v0x55d0c4ad01e0_0 .net "cin", 3 0, L_0x55d0c5d1b8d0;  1 drivers
v0x55d0c4ace8f0_0 .net "sum", 3 0, L_0x55d0c5d1b580;  1 drivers
L_0x55d0c5d19540 .part L_0x55d0c5d1b790, 0, 1;
L_0x55d0c5d19670 .part L_0x55d0c5d1b830, 0, 1;
L_0x55d0c5d197a0 .part L_0x55d0c5d1b8d0, 0, 1;
L_0x55d0c5d19db0 .part L_0x55d0c5d1b790, 1, 1;
L_0x55d0c5d19ee0 .part L_0x55d0c5d1b830, 1, 1;
L_0x55d0c5d1a010 .part L_0x55d0c5d1b8d0, 1, 1;
L_0x55d0c5d1a750 .part L_0x55d0c5d1b790, 2, 1;
L_0x55d0c5d1a880 .part L_0x55d0c5d1b830, 2, 1;
L_0x55d0c5d1aa00 .part L_0x55d0c5d1b8d0, 2, 1;
L_0x55d0c5d1afd0 .part L_0x55d0c5d1b790, 3, 1;
L_0x55d0c5d1b190 .part L_0x55d0c5d1b830, 3, 1;
L_0x55d0c5d1b350 .part L_0x55d0c5d1b8d0, 3, 1;
L_0x55d0c5d1b580 .concat8 [ 1 1 1 1], L_0x55d0c5d19020, L_0x55d0c5d19940, L_0x55d0c5d1a1f0, L_0x55d0c5d1aba0;
L_0x55d0c5d1b620 .concat8 [ 1 1 1 1], L_0x55d0c5d19430, L_0x55d0c5d19ca0, L_0x55d0c5d1a640, L_0x55d0c5d1aec0;
S_0x55d0c4ae5030 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4aea0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d185e0 .functor XOR 1, L_0x55d0c5d19540, L_0x55d0c5d19670, C4<0>, C4<0>;
L_0x55d0c5d19020 .functor XOR 1, L_0x55d0c5d185e0, L_0x55d0c5d197a0, C4<0>, C4<0>;
L_0x55d0c5d190e0 .functor AND 1, L_0x55d0c5d19540, L_0x55d0c5d19670, C4<1>, C4<1>;
L_0x55d0c5d191f0 .functor AND 1, L_0x55d0c5d19540, L_0x55d0c5d197a0, C4<1>, C4<1>;
L_0x55d0c5d192b0 .functor AND 1, L_0x55d0c5d19670, L_0x55d0c5d197a0, C4<1>, C4<1>;
L_0x55d0c5d19320 .functor OR 1, L_0x55d0c5d190e0, L_0x55d0c5d191f0, C4<0>, C4<0>;
L_0x55d0c5d19430 .functor OR 1, L_0x55d0c5d192b0, L_0x55d0c5d19320, C4<0>, C4<0>;
v0x55d0c4ae89b0_0 .net "a", 0 0, L_0x55d0c5d19540;  1 drivers
v0x55d0c4ae84d0_0 .net "b", 0 0, L_0x55d0c5d19670;  1 drivers
v0x55d0c4ae8570_0 .net "ca", 0 0, L_0x55d0c5d19430;  1 drivers
v0x55d0c4ae6cd0_0 .net "cin", 0 0, L_0x55d0c5d197a0;  1 drivers
v0x55d0c4ae6d90_0 .net "sum", 0 0, L_0x55d0c5d19020;  1 drivers
v0x55d0c4ae6960_0 .net "w1", 0 0, L_0x55d0c5d185e0;  1 drivers
v0x55d0c4ae4cb0_0 .net "w2", 0 0, L_0x55d0c5d190e0;  1 drivers
v0x55d0c4ae4d70_0 .net "w3", 0 0, L_0x55d0c5d191f0;  1 drivers
v0x55d0c4add7d0_0 .net "w4", 0 0, L_0x55d0c5d192b0;  1 drivers
v0x55d0c4ae2810_0 .net "w5", 0 0, L_0x55d0c5d19320;  1 drivers
S_0x55d0c4ae2430 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4aea0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d198d0 .functor XOR 1, L_0x55d0c5d19db0, L_0x55d0c5d19ee0, C4<0>, C4<0>;
L_0x55d0c5d19940 .functor XOR 1, L_0x55d0c5d198d0, L_0x55d0c5d1a010, C4<0>, C4<0>;
L_0x55d0c5d199b0 .functor AND 1, L_0x55d0c5d19db0, L_0x55d0c5d19ee0, C4<1>, C4<1>;
L_0x55d0c5d19a20 .functor AND 1, L_0x55d0c5d19db0, L_0x55d0c5d1a010, C4<1>, C4<1>;
L_0x55d0c5d19ae0 .functor AND 1, L_0x55d0c5d19ee0, L_0x55d0c5d1a010, C4<1>, C4<1>;
L_0x55d0c5d19b50 .functor OR 1, L_0x55d0c5d199b0, L_0x55d0c5d19a20, C4<0>, C4<0>;
L_0x55d0c5d19ca0 .functor OR 1, L_0x55d0c5d19ae0, L_0x55d0c5d19b50, C4<0>, C4<0>;
v0x55d0c4add430_0 .net "a", 0 0, L_0x55d0c5d19db0;  1 drivers
v0x55d0c4ae0c30_0 .net "b", 0 0, L_0x55d0c5d19ee0;  1 drivers
v0x55d0c4ae0cf0_0 .net "ca", 0 0, L_0x55d0c5d19ca0;  1 drivers
v0x55d0c4ae0850_0 .net "cin", 0 0, L_0x55d0c5d1a010;  1 drivers
v0x55d0c4ae0910_0 .net "sum", 0 0, L_0x55d0c5d19940;  1 drivers
v0x55d0c4adf050_0 .net "w1", 0 0, L_0x55d0c5d198d0;  1 drivers
v0x55d0c4adf0f0_0 .net "w2", 0 0, L_0x55d0c5d199b0;  1 drivers
v0x55d0c4adec70_0 .net "w3", 0 0, L_0x55d0c5d19a20;  1 drivers
v0x55d0c4aded30_0 .net "w4", 0 0, L_0x55d0c5d19ae0;  1 drivers
v0x55d0c4add0e0_0 .net "w5", 0 0, L_0x55d0c5d19b50;  1 drivers
S_0x55d0c4adb070 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4aea0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d1a180 .functor XOR 1, L_0x55d0c5d1a750, L_0x55d0c5d1a880, C4<0>, C4<0>;
L_0x55d0c5d1a1f0 .functor XOR 1, L_0x55d0c5d1a180, L_0x55d0c5d1aa00, C4<0>, C4<0>;
L_0x55d0c5d1a2b0 .functor AND 1, L_0x55d0c5d1a750, L_0x55d0c5d1a880, C4<1>, C4<1>;
L_0x55d0c5d1a3c0 .functor AND 1, L_0x55d0c5d1a750, L_0x55d0c5d1aa00, C4<1>, C4<1>;
L_0x55d0c5d1a480 .functor AND 1, L_0x55d0c5d1a880, L_0x55d0c5d1aa00, C4<1>, C4<1>;
L_0x55d0c5d1a4f0 .functor OR 1, L_0x55d0c5d1a2b0, L_0x55d0c5d1a3c0, C4<0>, C4<0>;
L_0x55d0c5d1a640 .functor OR 1, L_0x55d0c5d1a480, L_0x55d0c5d1a4f0, C4<0>, C4<0>;
v0x55d0c4ad4d70_0 .net "a", 0 0, L_0x55d0c5d1a750;  1 drivers
v0x55d0c4ad9d30_0 .net "b", 0 0, L_0x55d0c5d1a880;  1 drivers
v0x55d0c4ad9dd0_0 .net "ca", 0 0, L_0x55d0c5d1a640;  1 drivers
v0x55d0c4ad9950_0 .net "cin", 0 0, L_0x55d0c5d1aa00;  1 drivers
v0x55d0c4ad9a10_0 .net "sum", 0 0, L_0x55d0c5d1a1f0;  1 drivers
v0x55d0c4ad48d0_0 .net "w1", 0 0, L_0x55d0c5d1a180;  1 drivers
v0x55d0c4ad4990_0 .net "w2", 0 0, L_0x55d0c5d1a2b0;  1 drivers
v0x55d0c4ad8150_0 .net "w3", 0 0, L_0x55d0c5d1a3c0;  1 drivers
v0x55d0c4ad81f0_0 .net "w4", 0 0, L_0x55d0c5d1a480;  1 drivers
v0x55d0c4ad7e20_0 .net "w5", 0 0, L_0x55d0c5d1a4f0;  1 drivers
S_0x55d0c4ad6570 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4aea0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d1ab30 .functor XOR 1, L_0x55d0c5d1afd0, L_0x55d0c5d1b190, C4<0>, C4<0>;
L_0x55d0c5d1aba0 .functor XOR 1, L_0x55d0c5d1ab30, L_0x55d0c5d1b350, C4<0>, C4<0>;
L_0x55d0c5d1ac10 .functor AND 1, L_0x55d0c5d1afd0, L_0x55d0c5d1b190, C4<1>, C4<1>;
L_0x55d0c5d1ac80 .functor AND 1, L_0x55d0c5d1afd0, L_0x55d0c5d1b350, C4<1>, C4<1>;
L_0x55d0c5d1ad40 .functor AND 1, L_0x55d0c5d1b190, L_0x55d0c5d1b350, C4<1>, C4<1>;
L_0x55d0c5d1adb0 .functor OR 1, L_0x55d0c5d1ac10, L_0x55d0c5d1ac80, C4<0>, C4<0>;
L_0x55d0c5d1aec0 .functor OR 1, L_0x55d0c5d1ad40, L_0x55d0c5d1adb0, C4<0>, C4<0>;
v0x55d0c4ad6190_0 .net "a", 0 0, L_0x55d0c5d1afd0;  1 drivers
v0x55d0c4ad6250_0 .net "b", 0 0, L_0x55d0c5d1b190;  1 drivers
v0x55d0c4ad4550_0 .net "ca", 0 0, L_0x55d0c5d1aec0;  1 drivers
v0x55d0c4ad4620_0 .net "cin", 0 0, L_0x55d0c5d1b350;  1 drivers
v0x55d0c4acd070_0 .net "sum", 0 0, L_0x55d0c5d1aba0;  1 drivers
v0x55d0c4ad20b0_0 .net "w1", 0 0, L_0x55d0c5d1ab30;  1 drivers
v0x55d0c4ad2170_0 .net "w2", 0 0, L_0x55d0c5d1ac10;  1 drivers
v0x55d0c4ad1cd0_0 .net "w3", 0 0, L_0x55d0c5d1ac80;  1 drivers
v0x55d0c4ad1d90_0 .net "w4", 0 0, L_0x55d0c5d1ad40;  1 drivers
v0x55d0c4accc50_0 .net "w5", 0 0, L_0x55d0c5d1adb0;  1 drivers
S_0x55d0c4ace510 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4ae5450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4ab2830_0 .net "a", 3 0, L_0x55d0c5d1e120;  1 drivers
v0x55d0c4ab2910_0 .net "b", 3 0, L_0x55d0c5d1e210;  1 drivers
v0x55d0c4aab370_0 .net "ca", 3 0, L_0x55d0c5d1dfb0;  1 drivers
v0x55d0c4ab0390_0 .net "cin", 3 0, L_0x55d0c5d1e300;  1 drivers
v0x55d0c4ab0470_0 .net "sum", 3 0, L_0x55d0c5d1df10;  1 drivers
L_0x55d0c5d1bed0 .part L_0x55d0c5d1e120, 0, 1;
L_0x55d0c5d1c000 .part L_0x55d0c5d1e210, 0, 1;
L_0x55d0c5d1c130 .part L_0x55d0c5d1e300, 0, 1;
L_0x55d0c5d1c740 .part L_0x55d0c5d1e120, 1, 1;
L_0x55d0c5d1c870 .part L_0x55d0c5d1e210, 1, 1;
L_0x55d0c5d1c9a0 .part L_0x55d0c5d1e300, 1, 1;
L_0x55d0c5d1d0e0 .part L_0x55d0c5d1e120, 2, 1;
L_0x55d0c5d1d210 .part L_0x55d0c5d1e210, 2, 1;
L_0x55d0c5d1d390 .part L_0x55d0c5d1e300, 2, 1;
L_0x55d0c5d1d960 .part L_0x55d0c5d1e120, 3, 1;
L_0x55d0c5d1db20 .part L_0x55d0c5d1e210, 3, 1;
L_0x55d0c5d1dce0 .part L_0x55d0c5d1e300, 3, 1;
L_0x55d0c5d1df10 .concat8 [ 1 1 1 1], L_0x55d0c5d1b970, L_0x55d0c5d1c2d0, L_0x55d0c5d1cb80, L_0x55d0c5d1d530;
L_0x55d0c5d1dfb0 .concat8 [ 1 1 1 1], L_0x55d0c5d1bdc0, L_0x55d0c5d1c630, L_0x55d0c5d1cfd0, L_0x55d0c5d1d850;
S_0x55d0c4aca780 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4ace510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d1b510 .functor XOR 1, L_0x55d0c5d1bed0, L_0x55d0c5d1c000, C4<0>, C4<0>;
L_0x55d0c5d1b970 .functor XOR 1, L_0x55d0c5d1b510, L_0x55d0c5d1c130, C4<0>, C4<0>;
L_0x55d0c5d1ba30 .functor AND 1, L_0x55d0c5d1bed0, L_0x55d0c5d1c000, C4<1>, C4<1>;
L_0x55d0c5d1bb40 .functor AND 1, L_0x55d0c5d1bed0, L_0x55d0c5d1c130, C4<1>, C4<1>;
L_0x55d0c5d1bc00 .functor AND 1, L_0x55d0c5d1c000, L_0x55d0c5d1c130, C4<1>, C4<1>;
L_0x55d0c5d1bc70 .functor OR 1, L_0x55d0c5d1ba30, L_0x55d0c5d1bb40, C4<0>, C4<0>;
L_0x55d0c5d1bdc0 .functor OR 1, L_0x55d0c5d1bc00, L_0x55d0c5d1bc70, C4<0>, C4<0>;
v0x55d0c4ac3730_0 .net "a", 0 0, L_0x55d0c5d1bed0;  1 drivers
v0x55d0c4ac37d0_0 .net "b", 0 0, L_0x55d0c5d1c000;  1 drivers
v0x55d0c4ac8770_0 .net "ca", 0 0, L_0x55d0c5d1bdc0;  1 drivers
v0x55d0c4ac8840_0 .net "cin", 0 0, L_0x55d0c5d1c130;  1 drivers
v0x55d0c4ac8390_0 .net "sum", 0 0, L_0x55d0c5d1b970;  1 drivers
v0x55d0c4ac3310_0 .net "w1", 0 0, L_0x55d0c5d1b510;  1 drivers
v0x55d0c4ac33d0_0 .net "w2", 0 0, L_0x55d0c5d1ba30;  1 drivers
v0x55d0c4ac6b90_0 .net "w3", 0 0, L_0x55d0c5d1bb40;  1 drivers
v0x55d0c4ac6c30_0 .net "w4", 0 0, L_0x55d0c5d1bc00;  1 drivers
v0x55d0c4ac67b0_0 .net "w5", 0 0, L_0x55d0c5d1bc70;  1 drivers
S_0x55d0c4ac4fb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4ace510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d1c260 .functor XOR 1, L_0x55d0c5d1c740, L_0x55d0c5d1c870, C4<0>, C4<0>;
L_0x55d0c5d1c2d0 .functor XOR 1, L_0x55d0c5d1c260, L_0x55d0c5d1c9a0, C4<0>, C4<0>;
L_0x55d0c5d1c340 .functor AND 1, L_0x55d0c5d1c740, L_0x55d0c5d1c870, C4<1>, C4<1>;
L_0x55d0c5d1c3b0 .functor AND 1, L_0x55d0c5d1c740, L_0x55d0c5d1c9a0, C4<1>, C4<1>;
L_0x55d0c5d1c470 .functor AND 1, L_0x55d0c5d1c870, L_0x55d0c5d1c9a0, C4<1>, C4<1>;
L_0x55d0c5d1c4e0 .functor OR 1, L_0x55d0c5d1c340, L_0x55d0c5d1c3b0, C4<0>, C4<0>;
L_0x55d0c5d1c630 .functor OR 1, L_0x55d0c5d1c470, L_0x55d0c5d1c4e0, C4<0>, C4<0>;
v0x55d0c4ac4c50_0 .net "a", 0 0, L_0x55d0c5d1c740;  1 drivers
v0x55d0c4ac2f90_0 .net "b", 0 0, L_0x55d0c5d1c870;  1 drivers
v0x55d0c4ac3050_0 .net "ca", 0 0, L_0x55d0c5d1c630;  1 drivers
v0x55d0c4abbab0_0 .net "cin", 0 0, L_0x55d0c5d1c9a0;  1 drivers
v0x55d0c4abbb70_0 .net "sum", 0 0, L_0x55d0c5d1c2d0;  1 drivers
v0x55d0c4ac0af0_0 .net "w1", 0 0, L_0x55d0c5d1c260;  1 drivers
v0x55d0c4ac0b90_0 .net "w2", 0 0, L_0x55d0c5d1c340;  1 drivers
v0x55d0c4ac0710_0 .net "w3", 0 0, L_0x55d0c5d1c3b0;  1 drivers
v0x55d0c4ac07d0_0 .net "w4", 0 0, L_0x55d0c5d1c470;  1 drivers
v0x55d0c4abb740_0 .net "w5", 0 0, L_0x55d0c5d1c4e0;  1 drivers
S_0x55d0c4abef10 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4ace510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d1cb10 .functor XOR 1, L_0x55d0c5d1d0e0, L_0x55d0c5d1d210, C4<0>, C4<0>;
L_0x55d0c5d1cb80 .functor XOR 1, L_0x55d0c5d1cb10, L_0x55d0c5d1d390, C4<0>, C4<0>;
L_0x55d0c5d1cc40 .functor AND 1, L_0x55d0c5d1d0e0, L_0x55d0c5d1d210, C4<1>, C4<1>;
L_0x55d0c5d1cd50 .functor AND 1, L_0x55d0c5d1d0e0, L_0x55d0c5d1d390, C4<1>, C4<1>;
L_0x55d0c5d1ce10 .functor AND 1, L_0x55d0c5d1d210, L_0x55d0c5d1d390, C4<1>, C4<1>;
L_0x55d0c5d1ce80 .functor OR 1, L_0x55d0c5d1cc40, L_0x55d0c5d1cd50, C4<0>, C4<0>;
L_0x55d0c5d1cfd0 .functor OR 1, L_0x55d0c5d1ce10, L_0x55d0c5d1ce80, C4<0>, C4<0>;
v0x55d0c4abebb0_0 .net "a", 0 0, L_0x55d0c5d1d0e0;  1 drivers
v0x55d0c4abd330_0 .net "b", 0 0, L_0x55d0c5d1d210;  1 drivers
v0x55d0c4abd3d0_0 .net "ca", 0 0, L_0x55d0c5d1cfd0;  1 drivers
v0x55d0c4abcf50_0 .net "cin", 0 0, L_0x55d0c5d1d390;  1 drivers
v0x55d0c4abd010_0 .net "sum", 0 0, L_0x55d0c5d1cb80;  1 drivers
v0x55d0c4abb310_0 .net "w1", 0 0, L_0x55d0c5d1cb10;  1 drivers
v0x55d0c4abb3d0_0 .net "w2", 0 0, L_0x55d0c5d1cc40;  1 drivers
v0x55d0c4ab9350_0 .net "w3", 0 0, L_0x55d0c5d1cd50;  1 drivers
v0x55d0c4ab9410_0 .net "w4", 0 0, L_0x55d0c5d1ce10;  1 drivers
v0x55d0c4ab3080_0 .net "w5", 0 0, L_0x55d0c5d1ce80;  1 drivers
S_0x55d0c4ab8010 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4ace510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d1d4c0 .functor XOR 1, L_0x55d0c5d1d960, L_0x55d0c5d1db20, C4<0>, C4<0>;
L_0x55d0c5d1d530 .functor XOR 1, L_0x55d0c5d1d4c0, L_0x55d0c5d1dce0, C4<0>, C4<0>;
L_0x55d0c5d1d5a0 .functor AND 1, L_0x55d0c5d1d960, L_0x55d0c5d1db20, C4<1>, C4<1>;
L_0x55d0c5d1d610 .functor AND 1, L_0x55d0c5d1d960, L_0x55d0c5d1dce0, C4<1>, C4<1>;
L_0x55d0c5d1d6d0 .functor AND 1, L_0x55d0c5d1db20, L_0x55d0c5d1dce0, C4<1>, C4<1>;
L_0x55d0c5d1d740 .functor OR 1, L_0x55d0c5d1d5a0, L_0x55d0c5d1d610, C4<0>, C4<0>;
L_0x55d0c5d1d850 .functor OR 1, L_0x55d0c5d1d6d0, L_0x55d0c5d1d740, C4<0>, C4<0>;
v0x55d0c4ab7cb0_0 .net "a", 0 0, L_0x55d0c5d1d960;  1 drivers
v0x55d0c4ab2bb0_0 .net "b", 0 0, L_0x55d0c5d1db20;  1 drivers
v0x55d0c4ab2c70_0 .net "ca", 0 0, L_0x55d0c5d1d850;  1 drivers
v0x55d0c4ab6430_0 .net "cin", 0 0, L_0x55d0c5d1dce0;  1 drivers
v0x55d0c4ab64f0_0 .net "sum", 0 0, L_0x55d0c5d1d530;  1 drivers
v0x55d0c4ab6050_0 .net "w1", 0 0, L_0x55d0c5d1d4c0;  1 drivers
v0x55d0c4ab60f0_0 .net "w2", 0 0, L_0x55d0c5d1d5a0;  1 drivers
v0x55d0c4ab4850_0 .net "w3", 0 0, L_0x55d0c5d1d610;  1 drivers
v0x55d0c4ab4910_0 .net "w4", 0 0, L_0x55d0c5d1d6d0;  1 drivers
v0x55d0c4ab4520_0 .net "w5", 0 0, L_0x55d0c5d1d740;  1 drivers
S_0x55d0c4aa2340 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4bb45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c498cdf0_0 .net "a", 31 0, L_0x55d0c5d365b0;  1 drivers
v0x55d0c498ced0_0 .net "b", 31 0, L_0x55d0c5d366a0;  1 drivers
v0x55d0c498ca10_0 .net "ca", 31 0, L_0x55d0c5d36420;  1 drivers
v0x55d0c498cad0_0 .net "cin", 31 0, L_0x55d0c5d36790;  1 drivers
v0x55d0c498b210_0 .net "sum", 31 0, L_0x55d0c5d362e0;  1 drivers
L_0x55d0c5d2a8f0 .part L_0x55d0c5d365b0, 0, 16;
L_0x55d0c5d2a990 .part L_0x55d0c5d366a0, 0, 16;
L_0x55d0c5d2aa30 .part L_0x55d0c5d36790, 0, 16;
L_0x55d0c5d36010 .part L_0x55d0c5d365b0, 16, 16;
L_0x55d0c5d36100 .part L_0x55d0c5d366a0, 16, 16;
L_0x55d0c5d361f0 .part L_0x55d0c5d36790, 16, 16;
L_0x55d0c5d362e0 .concat8 [ 16 16 0 0], L_0x55d0c5d2a620, L_0x55d0c5d35d40;
L_0x55d0c5d36420 .concat8 [ 16 16 0 0], L_0x55d0c5d2a760, L_0x55d0c5d35e80;
S_0x55d0c4aa0b40 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4aa2340;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4a18f30_0 .net "a", 15 0, L_0x55d0c5d2a8f0;  1 drivers
v0x55d0c4a19010_0 .net "b", 15 0, L_0x55d0c5d2a990;  1 drivers
v0x55d0c4a13eb0_0 .net "ca", 15 0, L_0x55d0c5d2a760;  1 drivers
v0x55d0c4a13f70_0 .net "cin", 15 0, L_0x55d0c5d2aa30;  1 drivers
v0x55d0c4a17730_0 .net "sum", 15 0, L_0x55d0c5d2a620;  1 drivers
L_0x55d0c5d24a90 .part L_0x55d0c5d2a8f0, 0, 8;
L_0x55d0c5d24b30 .part L_0x55d0c5d2a990, 0, 8;
L_0x55d0c5d24bd0 .part L_0x55d0c5d2aa30, 0, 8;
L_0x55d0c5d2a350 .part L_0x55d0c5d2a8f0, 8, 8;
L_0x55d0c5d2a440 .part L_0x55d0c5d2a990, 8, 8;
L_0x55d0c5d2a530 .part L_0x55d0c5d2aa30, 8, 8;
L_0x55d0c5d2a620 .concat8 [ 8 8 0 0], L_0x55d0c5d247c0, L_0x55d0c5d2a080;
L_0x55d0c5d2a760 .concat8 [ 8 8 0 0], L_0x55d0c5d24900, L_0x55d0c5d2a1c0;
S_0x55d0c4a9eb20 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4aa0b40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4a5aa80_0 .net "a", 7 0, L_0x55d0c5d24a90;  1 drivers
v0x55d0c4a5ab80_0 .net "b", 7 0, L_0x55d0c5d24b30;  1 drivers
v0x55d0c4a5fb00_0 .net "ca", 7 0, L_0x55d0c5d24900;  1 drivers
v0x55d0c4a5fbc0_0 .net "cin", 7 0, L_0x55d0c5d24bd0;  1 drivers
v0x55d0c4a5f720_0 .net "sum", 7 0, L_0x55d0c5d247c0;  1 drivers
L_0x55d0c5d21b90 .part L_0x55d0c5d24a90, 0, 4;
L_0x55d0c5d21c30 .part L_0x55d0c5d24b30, 0, 4;
L_0x55d0c5d21cd0 .part L_0x55d0c5d24bd0, 0, 4;
L_0x55d0c5d244f0 .part L_0x55d0c5d24a90, 4, 4;
L_0x55d0c5d245e0 .part L_0x55d0c5d24b30, 4, 4;
L_0x55d0c5d246d0 .part L_0x55d0c5d24bd0, 4, 4;
L_0x55d0c5d247c0 .concat8 [ 4 4 0 0], L_0x55d0c5d21980, L_0x55d0c5d242e0;
L_0x55d0c5d24900 .concat8 [ 4 4 0 0], L_0x55d0c5d21a20, L_0x55d0c5d24380;
S_0x55d0c4a9c680 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4a9eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a82200_0 .net "a", 3 0, L_0x55d0c5d21b90;  1 drivers
v0x55d0c4a82300_0 .net "b", 3 0, L_0x55d0c5d21c30;  1 drivers
v0x55d0c4a7d180_0 .net "ca", 3 0, L_0x55d0c5d21a20;  1 drivers
v0x55d0c4a7d240_0 .net "cin", 3 0, L_0x55d0c5d21cd0;  1 drivers
v0x55d0c4a80a00_0 .net "sum", 3 0, L_0x55d0c5d21980;  1 drivers
L_0x55d0c5d1f940 .part L_0x55d0c5d21b90, 0, 1;
L_0x55d0c5d1fa70 .part L_0x55d0c5d21c30, 0, 1;
L_0x55d0c5d1fba0 .part L_0x55d0c5d21cd0, 0, 1;
L_0x55d0c5d201b0 .part L_0x55d0c5d21b90, 1, 1;
L_0x55d0c5d202e0 .part L_0x55d0c5d21c30, 1, 1;
L_0x55d0c5d20410 .part L_0x55d0c5d21cd0, 1, 1;
L_0x55d0c5d20b50 .part L_0x55d0c5d21b90, 2, 1;
L_0x55d0c5d20c80 .part L_0x55d0c5d21c30, 2, 1;
L_0x55d0c5d20e00 .part L_0x55d0c5d21cd0, 2, 1;
L_0x55d0c5d213d0 .part L_0x55d0c5d21b90, 3, 1;
L_0x55d0c5d21590 .part L_0x55d0c5d21c30, 3, 1;
L_0x55d0c5d21750 .part L_0x55d0c5d21cd0, 3, 1;
L_0x55d0c5d21980 .concat8 [ 1 1 1 1], L_0x55d0c5d1f420, L_0x55d0c5d1fd40, L_0x55d0c5d205f0, L_0x55d0c5d20fa0;
L_0x55d0c5d21a20 .concat8 [ 1 1 1 1], L_0x55d0c5d1f830, L_0x55d0c5d200a0, L_0x55d0c5d20a40, L_0x55d0c5d212c0;
S_0x55d0c4a9c2a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a9c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d1dea0 .functor XOR 1, L_0x55d0c5d1f940, L_0x55d0c5d1fa70, C4<0>, C4<0>;
L_0x55d0c5d1f420 .functor XOR 1, L_0x55d0c5d1dea0, L_0x55d0c5d1fba0, C4<0>, C4<0>;
L_0x55d0c5d1f4e0 .functor AND 1, L_0x55d0c5d1f940, L_0x55d0c5d1fa70, C4<1>, C4<1>;
L_0x55d0c5d1f5f0 .functor AND 1, L_0x55d0c5d1f940, L_0x55d0c5d1fba0, C4<1>, C4<1>;
L_0x55d0c5d1f6b0 .functor AND 1, L_0x55d0c5d1fa70, L_0x55d0c5d1fba0, C4<1>, C4<1>;
L_0x55d0c5d1f720 .functor OR 1, L_0x55d0c5d1f4e0, L_0x55d0c5d1f5f0, C4<0>, C4<0>;
L_0x55d0c5d1f830 .functor OR 1, L_0x55d0c5d1f6b0, L_0x55d0c5d1f720, C4<0>, C4<0>;
v0x55d0c4a972d0_0 .net "a", 0 0, L_0x55d0c5d1f940;  1 drivers
v0x55d0c4a9aaa0_0 .net "b", 0 0, L_0x55d0c5d1fa70;  1 drivers
v0x55d0c4a9ab40_0 .net "ca", 0 0, L_0x55d0c5d1f830;  1 drivers
v0x55d0c4a9a6c0_0 .net "cin", 0 0, L_0x55d0c5d1fba0;  1 drivers
v0x55d0c4a9a780_0 .net "sum", 0 0, L_0x55d0c5d1f420;  1 drivers
v0x55d0c4a98ec0_0 .net "w1", 0 0, L_0x55d0c5d1dea0;  1 drivers
v0x55d0c4a98f80_0 .net "w2", 0 0, L_0x55d0c5d1f4e0;  1 drivers
v0x55d0c4a98ae0_0 .net "w3", 0 0, L_0x55d0c5d1f5f0;  1 drivers
v0x55d0c4a98b80_0 .net "w4", 0 0, L_0x55d0c5d1f6b0;  1 drivers
v0x55d0c4a96f50_0 .net "w5", 0 0, L_0x55d0c5d1f720;  1 drivers
S_0x55d0c4a94ee0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a9c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d1fcd0 .functor XOR 1, L_0x55d0c5d201b0, L_0x55d0c5d202e0, C4<0>, C4<0>;
L_0x55d0c5d1fd40 .functor XOR 1, L_0x55d0c5d1fcd0, L_0x55d0c5d20410, C4<0>, C4<0>;
L_0x55d0c5d1fdb0 .functor AND 1, L_0x55d0c5d201b0, L_0x55d0c5d202e0, C4<1>, C4<1>;
L_0x55d0c5d1fe20 .functor AND 1, L_0x55d0c5d201b0, L_0x55d0c5d20410, C4<1>, C4<1>;
L_0x55d0c5d1fee0 .functor AND 1, L_0x55d0c5d202e0, L_0x55d0c5d20410, C4<1>, C4<1>;
L_0x55d0c5d1ff50 .functor OR 1, L_0x55d0c5d1fdb0, L_0x55d0c5d1fe20, C4<0>, C4<0>;
L_0x55d0c5d200a0 .functor OR 1, L_0x55d0c5d1fee0, L_0x55d0c5d1ff50, C4<0>, C4<0>;
v0x55d0c4a8ebe0_0 .net "a", 0 0, L_0x55d0c5d201b0;  1 drivers
v0x55d0c4a93ba0_0 .net "b", 0 0, L_0x55d0c5d202e0;  1 drivers
v0x55d0c4a93c60_0 .net "ca", 0 0, L_0x55d0c5d200a0;  1 drivers
v0x55d0c4a937c0_0 .net "cin", 0 0, L_0x55d0c5d20410;  1 drivers
v0x55d0c4a93880_0 .net "sum", 0 0, L_0x55d0c5d1fd40;  1 drivers
v0x55d0c4a8e740_0 .net "w1", 0 0, L_0x55d0c5d1fcd0;  1 drivers
v0x55d0c4a8e800_0 .net "w2", 0 0, L_0x55d0c5d1fdb0;  1 drivers
v0x55d0c4a91fc0_0 .net "w3", 0 0, L_0x55d0c5d1fe20;  1 drivers
v0x55d0c4a92060_0 .net "w4", 0 0, L_0x55d0c5d1fee0;  1 drivers
v0x55d0c4a91c90_0 .net "w5", 0 0, L_0x55d0c5d1ff50;  1 drivers
S_0x55d0c4a903e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a9c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d20580 .functor XOR 1, L_0x55d0c5d20b50, L_0x55d0c5d20c80, C4<0>, C4<0>;
L_0x55d0c5d205f0 .functor XOR 1, L_0x55d0c5d20580, L_0x55d0c5d20e00, C4<0>, C4<0>;
L_0x55d0c5d206b0 .functor AND 1, L_0x55d0c5d20b50, L_0x55d0c5d20c80, C4<1>, C4<1>;
L_0x55d0c5d207c0 .functor AND 1, L_0x55d0c5d20b50, L_0x55d0c5d20e00, C4<1>, C4<1>;
L_0x55d0c5d20880 .functor AND 1, L_0x55d0c5d20c80, L_0x55d0c5d20e00, C4<1>, C4<1>;
L_0x55d0c5d208f0 .functor OR 1, L_0x55d0c5d206b0, L_0x55d0c5d207c0, C4<0>, C4<0>;
L_0x55d0c5d20a40 .functor OR 1, L_0x55d0c5d20880, L_0x55d0c5d208f0, C4<0>, C4<0>;
v0x55d0c4a900b0_0 .net "a", 0 0, L_0x55d0c5d20b50;  1 drivers
v0x55d0c4a8e3c0_0 .net "b", 0 0, L_0x55d0c5d20c80;  1 drivers
v0x55d0c4a8e480_0 .net "ca", 0 0, L_0x55d0c5d20a40;  1 drivers
v0x55d0c4a86ee0_0 .net "cin", 0 0, L_0x55d0c5d20e00;  1 drivers
v0x55d0c4a86fa0_0 .net "sum", 0 0, L_0x55d0c5d205f0;  1 drivers
v0x55d0c4a8bf20_0 .net "w1", 0 0, L_0x55d0c5d20580;  1 drivers
v0x55d0c4a8bfc0_0 .net "w2", 0 0, L_0x55d0c5d206b0;  1 drivers
v0x55d0c4a8bb40_0 .net "w3", 0 0, L_0x55d0c5d207c0;  1 drivers
v0x55d0c4a8bc00_0 .net "w4", 0 0, L_0x55d0c5d20880;  1 drivers
v0x55d0c4a86b70_0 .net "w5", 0 0, L_0x55d0c5d208f0;  1 drivers
S_0x55d0c4a8a360 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a9c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d20f30 .functor XOR 1, L_0x55d0c5d213d0, L_0x55d0c5d21590, C4<0>, C4<0>;
L_0x55d0c5d20fa0 .functor XOR 1, L_0x55d0c5d20f30, L_0x55d0c5d21750, C4<0>, C4<0>;
L_0x55d0c5d21010 .functor AND 1, L_0x55d0c5d213d0, L_0x55d0c5d21590, C4<1>, C4<1>;
L_0x55d0c5d21080 .functor AND 1, L_0x55d0c5d213d0, L_0x55d0c5d21750, C4<1>, C4<1>;
L_0x55d0c5d21140 .functor AND 1, L_0x55d0c5d21590, L_0x55d0c5d21750, C4<1>, C4<1>;
L_0x55d0c5d211b0 .functor OR 1, L_0x55d0c5d21010, L_0x55d0c5d21080, C4<0>, C4<0>;
L_0x55d0c5d212c0 .functor OR 1, L_0x55d0c5d21140, L_0x55d0c5d211b0, C4<0>, C4<0>;
v0x55d0c4a89fe0_0 .net "a", 0 0, L_0x55d0c5d213d0;  1 drivers
v0x55d0c4a88760_0 .net "b", 0 0, L_0x55d0c5d21590;  1 drivers
v0x55d0c4a88820_0 .net "ca", 0 0, L_0x55d0c5d212c0;  1 drivers
v0x55d0c4a88380_0 .net "cin", 0 0, L_0x55d0c5d21750;  1 drivers
v0x55d0c4a88440_0 .net "sum", 0 0, L_0x55d0c5d20fa0;  1 drivers
v0x55d0c4a867b0_0 .net "w1", 0 0, L_0x55d0c5d20f30;  1 drivers
v0x55d0c4a845f0_0 .net "w2", 0 0, L_0x55d0c5d21010;  1 drivers
v0x55d0c4a846b0_0 .net "w3", 0 0, L_0x55d0c5d21080;  1 drivers
v0x55d0c4a7d5a0_0 .net "w4", 0 0, L_0x55d0c5d21140;  1 drivers
v0x55d0c4a825e0_0 .net "w5", 0 0, L_0x55d0c5d211b0;  1 drivers
S_0x55d0c4a80620 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4a9eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a66660_0 .net "a", 3 0, L_0x55d0c5d244f0;  1 drivers
v0x55d0c4a66740_0 .net "b", 3 0, L_0x55d0c5d245e0;  1 drivers
v0x55d0c4a64a20_0 .net "ca", 3 0, L_0x55d0c5d24380;  1 drivers
v0x55d0c4a64af0_0 .net "cin", 3 0, L_0x55d0c5d246d0;  1 drivers
v0x55d0c4a62840_0 .net "sum", 3 0, L_0x55d0c5d242e0;  1 drivers
L_0x55d0c5d222d0 .part L_0x55d0c5d244f0, 0, 1;
L_0x55d0c5d22400 .part L_0x55d0c5d245e0, 0, 1;
L_0x55d0c5d22530 .part L_0x55d0c5d246d0, 0, 1;
L_0x55d0c5d22b40 .part L_0x55d0c5d244f0, 1, 1;
L_0x55d0c5d22c70 .part L_0x55d0c5d245e0, 1, 1;
L_0x55d0c5d22da0 .part L_0x55d0c5d246d0, 1, 1;
L_0x55d0c5d23450 .part L_0x55d0c5d244f0, 2, 1;
L_0x55d0c5d23580 .part L_0x55d0c5d245e0, 2, 1;
L_0x55d0c5d23700 .part L_0x55d0c5d246d0, 2, 1;
L_0x55d0c5d23cd0 .part L_0x55d0c5d244f0, 3, 1;
L_0x55d0c5d23ef0 .part L_0x55d0c5d245e0, 3, 1;
L_0x55d0c5d240b0 .part L_0x55d0c5d246d0, 3, 1;
L_0x55d0c5d242e0 .concat8 [ 1 1 1 1], L_0x55d0c5d21d70, L_0x55d0c5d226d0, L_0x55d0c5d22f80, L_0x55d0c5d238a0;
L_0x55d0c5d24380 .concat8 [ 1 1 1 1], L_0x55d0c5d221c0, L_0x55d0c5d22a30, L_0x55d0c5d23340, L_0x55d0c5d23bc0;
S_0x55d0c4a7ea40 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a80620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d21910 .functor XOR 1, L_0x55d0c5d222d0, L_0x55d0c5d22400, C4<0>, C4<0>;
L_0x55d0c5d21d70 .functor XOR 1, L_0x55d0c5d21910, L_0x55d0c5d22530, C4<0>, C4<0>;
L_0x55d0c5d21e30 .functor AND 1, L_0x55d0c5d222d0, L_0x55d0c5d22400, C4<1>, C4<1>;
L_0x55d0c5d21f40 .functor AND 1, L_0x55d0c5d222d0, L_0x55d0c5d22530, C4<1>, C4<1>;
L_0x55d0c5d22000 .functor AND 1, L_0x55d0c5d22400, L_0x55d0c5d22530, C4<1>, C4<1>;
L_0x55d0c5d22070 .functor OR 1, L_0x55d0c5d21e30, L_0x55d0c5d21f40, C4<0>, C4<0>;
L_0x55d0c5d221c0 .functor OR 1, L_0x55d0c5d22000, L_0x55d0c5d22070, C4<0>, C4<0>;
v0x55d0c4a7ef20_0 .net "a", 0 0, L_0x55d0c5d222d0;  1 drivers
v0x55d0c4a7ce00_0 .net "b", 0 0, L_0x55d0c5d22400;  1 drivers
v0x55d0c4a7cea0_0 .net "ca", 0 0, L_0x55d0c5d221c0;  1 drivers
v0x55d0c4a75920_0 .net "cin", 0 0, L_0x55d0c5d22530;  1 drivers
v0x55d0c4a759c0_0 .net "sum", 0 0, L_0x55d0c5d21d70;  1 drivers
v0x55d0c4a7a960_0 .net "w1", 0 0, L_0x55d0c5d21910;  1 drivers
v0x55d0c4a7aa20_0 .net "w2", 0 0, L_0x55d0c5d21e30;  1 drivers
v0x55d0c4a7a580_0 .net "w3", 0 0, L_0x55d0c5d21f40;  1 drivers
v0x55d0c4a7a620_0 .net "w4", 0 0, L_0x55d0c5d22000;  1 drivers
v0x55d0c4a755b0_0 .net "w5", 0 0, L_0x55d0c5d22070;  1 drivers
S_0x55d0c4a78da0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a80620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d22660 .functor XOR 1, L_0x55d0c5d22b40, L_0x55d0c5d22c70, C4<0>, C4<0>;
L_0x55d0c5d226d0 .functor XOR 1, L_0x55d0c5d22660, L_0x55d0c5d22da0, C4<0>, C4<0>;
L_0x55d0c5d22740 .functor AND 1, L_0x55d0c5d22b40, L_0x55d0c5d22c70, C4<1>, C4<1>;
L_0x55d0c5d227b0 .functor AND 1, L_0x55d0c5d22b40, L_0x55d0c5d22da0, C4<1>, C4<1>;
L_0x55d0c5d22870 .functor AND 1, L_0x55d0c5d22c70, L_0x55d0c5d22da0, C4<1>, C4<1>;
L_0x55d0c5d228e0 .functor OR 1, L_0x55d0c5d22740, L_0x55d0c5d227b0, C4<0>, C4<0>;
L_0x55d0c5d22a30 .functor OR 1, L_0x55d0c5d22870, L_0x55d0c5d228e0, C4<0>, C4<0>;
v0x55d0c4a771a0_0 .net "a", 0 0, L_0x55d0c5d22b40;  1 drivers
v0x55d0c4a77260_0 .net "b", 0 0, L_0x55d0c5d22c70;  1 drivers
v0x55d0c4a76dc0_0 .net "ca", 0 0, L_0x55d0c5d22a30;  1 drivers
v0x55d0c4a76e90_0 .net "cin", 0 0, L_0x55d0c5d22da0;  1 drivers
v0x55d0c4a75180_0 .net "sum", 0 0, L_0x55d0c5d226d0;  1 drivers
v0x55d0c4a731c0_0 .net "w1", 0 0, L_0x55d0c5d22660;  1 drivers
v0x55d0c4a73280_0 .net "w2", 0 0, L_0x55d0c5d22740;  1 drivers
v0x55d0c4a6ce40_0 .net "w3", 0 0, L_0x55d0c5d227b0;  1 drivers
v0x55d0c4a6cf00_0 .net "w4", 0 0, L_0x55d0c5d22870;  1 drivers
v0x55d0c4a71e80_0 .net "w5", 0 0, L_0x55d0c5d228e0;  1 drivers
S_0x55d0c4a71aa0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a80620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d22f10 .functor XOR 1, L_0x55d0c5d23450, L_0x55d0c5d23580, C4<0>, C4<0>;
L_0x55d0c5d22f80 .functor XOR 1, L_0x55d0c5d22f10, L_0x55d0c5d23700, C4<0>, C4<0>;
L_0x55d0c5d22ff0 .functor AND 1, L_0x55d0c5d23450, L_0x55d0c5d23580, C4<1>, C4<1>;
L_0x55d0c5d23100 .functor AND 1, L_0x55d0c5d23450, L_0x55d0c5d23700, C4<1>, C4<1>;
L_0x55d0c5d231c0 .functor AND 1, L_0x55d0c5d23580, L_0x55d0c5d23700, C4<1>, C4<1>;
L_0x55d0c5d23230 .functor OR 1, L_0x55d0c5d22ff0, L_0x55d0c5d23100, C4<0>, C4<0>;
L_0x55d0c5d23340 .functor OR 1, L_0x55d0c5d231c0, L_0x55d0c5d23230, C4<0>, C4<0>;
v0x55d0c4a6ca20_0 .net "a", 0 0, L_0x55d0c5d23450;  1 drivers
v0x55d0c4a6cac0_0 .net "b", 0 0, L_0x55d0c5d23580;  1 drivers
v0x55d0c4a702a0_0 .net "ca", 0 0, L_0x55d0c5d23340;  1 drivers
v0x55d0c4a70370_0 .net "cin", 0 0, L_0x55d0c5d23700;  1 drivers
v0x55d0c4a6fec0_0 .net "sum", 0 0, L_0x55d0c5d22f80;  1 drivers
v0x55d0c4a6e6c0_0 .net "w1", 0 0, L_0x55d0c5d22f10;  1 drivers
v0x55d0c4a6e780_0 .net "w2", 0 0, L_0x55d0c5d22ff0;  1 drivers
v0x55d0c4a6e2e0_0 .net "w3", 0 0, L_0x55d0c5d23100;  1 drivers
v0x55d0c4a6e380_0 .net "w4", 0 0, L_0x55d0c5d231c0;  1 drivers
v0x55d0c4a6c6a0_0 .net "w5", 0 0, L_0x55d0c5d23230;  1 drivers
S_0x55d0c4a651c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a80620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d23830 .functor XOR 1, L_0x55d0c5d23cd0, L_0x55d0c5d23ef0, C4<0>, C4<0>;
L_0x55d0c5d238a0 .functor XOR 1, L_0x55d0c5d23830, L_0x55d0c5d240b0, C4<0>, C4<0>;
L_0x55d0c5d23910 .functor AND 1, L_0x55d0c5d23cd0, L_0x55d0c5d23ef0, C4<1>, C4<1>;
L_0x55d0c5d23980 .functor AND 1, L_0x55d0c5d23cd0, L_0x55d0c5d240b0, C4<1>, C4<1>;
L_0x55d0c5d23a40 .functor AND 1, L_0x55d0c5d23ef0, L_0x55d0c5d240b0, C4<1>, C4<1>;
L_0x55d0c5d23ab0 .functor OR 1, L_0x55d0c5d23910, L_0x55d0c5d23980, C4<0>, C4<0>;
L_0x55d0c5d23bc0 .functor OR 1, L_0x55d0c5d23a40, L_0x55d0c5d23ab0, C4<0>, C4<0>;
v0x55d0c4a6a280_0 .net "a", 0 0, L_0x55d0c5d23cd0;  1 drivers
v0x55d0c4a69e20_0 .net "b", 0 0, L_0x55d0c5d23ef0;  1 drivers
v0x55d0c4a69ee0_0 .net "ca", 0 0, L_0x55d0c5d23bc0;  1 drivers
v0x55d0c4a64da0_0 .net "cin", 0 0, L_0x55d0c5d240b0;  1 drivers
v0x55d0c4a64e60_0 .net "sum", 0 0, L_0x55d0c5d238a0;  1 drivers
v0x55d0c4a68620_0 .net "w1", 0 0, L_0x55d0c5d23830;  1 drivers
v0x55d0c4a686c0_0 .net "w2", 0 0, L_0x55d0c5d23910;  1 drivers
v0x55d0c4a68240_0 .net "w3", 0 0, L_0x55d0c5d23980;  1 drivers
v0x55d0c4a68300_0 .net "w4", 0 0, L_0x55d0c5d23a40;  1 drivers
v0x55d0c4a66af0_0 .net "w5", 0 0, L_0x55d0c5d23ab0;  1 drivers
S_0x55d0c4a5dee0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4aa0b40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4a21e20_0 .net "a", 7 0, L_0x55d0c5d2a350;  1 drivers
v0x55d0c4a21f00_0 .net "b", 7 0, L_0x55d0c5d2a440;  1 drivers
v0x55d0c4a142d0_0 .net "ca", 7 0, L_0x55d0c5d2a1c0;  1 drivers
v0x55d0c4a14370_0 .net "cin", 7 0, L_0x55d0c5d2a530;  1 drivers
v0x55d0c4a19310_0 .net "sum", 7 0, L_0x55d0c5d2a080;  1 drivers
L_0x55d0c5d273e0 .part L_0x55d0c5d2a350, 0, 4;
L_0x55d0c5d27480 .part L_0x55d0c5d2a440, 0, 4;
L_0x55d0c5d27520 .part L_0x55d0c5d2a530, 0, 4;
L_0x55d0c5d29d70 .part L_0x55d0c5d2a350, 4, 4;
L_0x55d0c5d29e60 .part L_0x55d0c5d2a440, 4, 4;
L_0x55d0c5d29f50 .part L_0x55d0c5d2a530, 4, 4;
L_0x55d0c5d2a080 .concat8 [ 4 4 0 0], L_0x55d0c5d271d0, L_0x55d0c5d29b60;
L_0x55d0c5d2a1c0 .concat8 [ 4 4 0 0], L_0x55d0c5d27270, L_0x55d0c5d29c00;
S_0x55d0c4a5db00 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4a5dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a41f00_0 .net "a", 3 0, L_0x55d0c5d273e0;  1 drivers
v0x55d0c4a41fe0_0 .net "b", 3 0, L_0x55d0c5d27480;  1 drivers
v0x55d0c4a3fdb0_0 .net "ca", 3 0, L_0x55d0c5d27270;  1 drivers
v0x55d0c4a3fe50_0 .net "cin", 3 0, L_0x55d0c5d27520;  1 drivers
v0x55d0c4a38d60_0 .net "sum", 3 0, L_0x55d0c5d271d0;  1 drivers
L_0x55d0c5d25190 .part L_0x55d0c5d273e0, 0, 1;
L_0x55d0c5d252c0 .part L_0x55d0c5d27480, 0, 1;
L_0x55d0c5d253f0 .part L_0x55d0c5d27520, 0, 1;
L_0x55d0c5d25a00 .part L_0x55d0c5d273e0, 1, 1;
L_0x55d0c5d25b30 .part L_0x55d0c5d27480, 1, 1;
L_0x55d0c5d25c60 .part L_0x55d0c5d27520, 1, 1;
L_0x55d0c5d263a0 .part L_0x55d0c5d273e0, 2, 1;
L_0x55d0c5d264d0 .part L_0x55d0c5d27480, 2, 1;
L_0x55d0c5d26650 .part L_0x55d0c5d27520, 2, 1;
L_0x55d0c5d26c20 .part L_0x55d0c5d273e0, 3, 1;
L_0x55d0c5d26de0 .part L_0x55d0c5d27480, 3, 1;
L_0x55d0c5d26fa0 .part L_0x55d0c5d27520, 3, 1;
L_0x55d0c5d271d0 .concat8 [ 1 1 1 1], L_0x55d0c5d24c70, L_0x55d0c5d25590, L_0x55d0c5d25e40, L_0x55d0c5d267f0;
L_0x55d0c5d27270 .concat8 [ 1 1 1 1], L_0x55d0c5d25080, L_0x55d0c5d258f0, L_0x55d0c5d26290, L_0x55d0c5d26b10;
S_0x55d0c4a5bf20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a5db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d24270 .functor XOR 1, L_0x55d0c5d25190, L_0x55d0c5d252c0, C4<0>, C4<0>;
L_0x55d0c5d24c70 .functor XOR 1, L_0x55d0c5d24270, L_0x55d0c5d253f0, C4<0>, C4<0>;
L_0x55d0c5d24d30 .functor AND 1, L_0x55d0c5d25190, L_0x55d0c5d252c0, C4<1>, C4<1>;
L_0x55d0c5d24e40 .functor AND 1, L_0x55d0c5d25190, L_0x55d0c5d253f0, C4<1>, C4<1>;
L_0x55d0c5d24f00 .functor AND 1, L_0x55d0c5d252c0, L_0x55d0c5d253f0, C4<1>, C4<1>;
L_0x55d0c5d24f70 .functor OR 1, L_0x55d0c5d24d30, L_0x55d0c5d24e40, C4<0>, C4<0>;
L_0x55d0c5d25080 .functor OR 1, L_0x55d0c5d24f00, L_0x55d0c5d24f70, C4<0>, C4<0>;
v0x55d0c4a5a360_0 .net "a", 0 0, L_0x55d0c5d25190;  1 drivers
v0x55d0c4a52e00_0 .net "b", 0 0, L_0x55d0c5d252c0;  1 drivers
v0x55d0c4a52ec0_0 .net "ca", 0 0, L_0x55d0c5d25080;  1 drivers
v0x55d0c4a57e40_0 .net "cin", 0 0, L_0x55d0c5d253f0;  1 drivers
v0x55d0c4a57f00_0 .net "sum", 0 0, L_0x55d0c5d24c70;  1 drivers
v0x55d0c4a57a60_0 .net "w1", 0 0, L_0x55d0c5d24270;  1 drivers
v0x55d0c4a57b00_0 .net "w2", 0 0, L_0x55d0c5d24d30;  1 drivers
v0x55d0c4a529e0_0 .net "w3", 0 0, L_0x55d0c5d24e40;  1 drivers
v0x55d0c4a52aa0_0 .net "w4", 0 0, L_0x55d0c5d24f00;  1 drivers
v0x55d0c4a56310_0 .net "w5", 0 0, L_0x55d0c5d24f70;  1 drivers
S_0x55d0c4a55e80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a5db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d25520 .functor XOR 1, L_0x55d0c5d25a00, L_0x55d0c5d25b30, C4<0>, C4<0>;
L_0x55d0c5d25590 .functor XOR 1, L_0x55d0c5d25520, L_0x55d0c5d25c60, C4<0>, C4<0>;
L_0x55d0c5d25600 .functor AND 1, L_0x55d0c5d25a00, L_0x55d0c5d25b30, C4<1>, C4<1>;
L_0x55d0c5d25670 .functor AND 1, L_0x55d0c5d25a00, L_0x55d0c5d25c60, C4<1>, C4<1>;
L_0x55d0c5d25730 .functor AND 1, L_0x55d0c5d25b30, L_0x55d0c5d25c60, C4<1>, C4<1>;
L_0x55d0c5d257a0 .functor OR 1, L_0x55d0c5d25600, L_0x55d0c5d25670, C4<0>, C4<0>;
L_0x55d0c5d258f0 .functor OR 1, L_0x55d0c5d25730, L_0x55d0c5d257a0, C4<0>, C4<0>;
v0x55d0c4a54700_0 .net "a", 0 0, L_0x55d0c5d25a00;  1 drivers
v0x55d0c4a542a0_0 .net "b", 0 0, L_0x55d0c5d25b30;  1 drivers
v0x55d0c4a54360_0 .net "ca", 0 0, L_0x55d0c5d258f0;  1 drivers
v0x55d0c4a52660_0 .net "cin", 0 0, L_0x55d0c5d25c60;  1 drivers
v0x55d0c4a52720_0 .net "sum", 0 0, L_0x55d0c5d25590;  1 drivers
v0x55d0c4a506a0_0 .net "w1", 0 0, L_0x55d0c5d25520;  1 drivers
v0x55d0c4a50740_0 .net "w2", 0 0, L_0x55d0c5d25600;  1 drivers
v0x55d0c4a4a320_0 .net "w3", 0 0, L_0x55d0c5d25670;  1 drivers
v0x55d0c4a4a3e0_0 .net "w4", 0 0, L_0x55d0c5d25730;  1 drivers
v0x55d0c4a4f410_0 .net "w5", 0 0, L_0x55d0c5d257a0;  1 drivers
S_0x55d0c4a4efa0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a5db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d25dd0 .functor XOR 1, L_0x55d0c5d263a0, L_0x55d0c5d264d0, C4<0>, C4<0>;
L_0x55d0c5d25e40 .functor XOR 1, L_0x55d0c5d25dd0, L_0x55d0c5d26650, C4<0>, C4<0>;
L_0x55d0c5d25f00 .functor AND 1, L_0x55d0c5d263a0, L_0x55d0c5d264d0, C4<1>, C4<1>;
L_0x55d0c5d26010 .functor AND 1, L_0x55d0c5d263a0, L_0x55d0c5d26650, C4<1>, C4<1>;
L_0x55d0c5d260d0 .functor AND 1, L_0x55d0c5d264d0, L_0x55d0c5d26650, C4<1>, C4<1>;
L_0x55d0c5d26140 .functor OR 1, L_0x55d0c5d25f00, L_0x55d0c5d26010, C4<0>, C4<0>;
L_0x55d0c5d26290 .functor OR 1, L_0x55d0c5d260d0, L_0x55d0c5d26140, C4<0>, C4<0>;
v0x55d0c4a4a000_0 .net "a", 0 0, L_0x55d0c5d263a0;  1 drivers
v0x55d0c4a4d7a0_0 .net "b", 0 0, L_0x55d0c5d264d0;  1 drivers
v0x55d0c4a4d860_0 .net "ca", 0 0, L_0x55d0c5d26290;  1 drivers
v0x55d0c4a4d3d0_0 .net "cin", 0 0, L_0x55d0c5d26650;  1 drivers
v0x55d0c4a4d470_0 .net "sum", 0 0, L_0x55d0c5d25e40;  1 drivers
v0x55d0c4a4bc10_0 .net "w1", 0 0, L_0x55d0c5d25dd0;  1 drivers
v0x55d0c4a4b7c0_0 .net "w2", 0 0, L_0x55d0c5d25f00;  1 drivers
v0x55d0c4a4b880_0 .net "w3", 0 0, L_0x55d0c5d26010;  1 drivers
v0x55d0c4a49b80_0 .net "w4", 0 0, L_0x55d0c5d260d0;  1 drivers
v0x55d0c4a426a0_0 .net "w5", 0 0, L_0x55d0c5d26140;  1 drivers
S_0x55d0c4a476e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a5db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d26780 .functor XOR 1, L_0x55d0c5d26c20, L_0x55d0c5d26de0, C4<0>, C4<0>;
L_0x55d0c5d267f0 .functor XOR 1, L_0x55d0c5d26780, L_0x55d0c5d26fa0, C4<0>, C4<0>;
L_0x55d0c5d26860 .functor AND 1, L_0x55d0c5d26c20, L_0x55d0c5d26de0, C4<1>, C4<1>;
L_0x55d0c5d268d0 .functor AND 1, L_0x55d0c5d26c20, L_0x55d0c5d26fa0, C4<1>, C4<1>;
L_0x55d0c5d26990 .functor AND 1, L_0x55d0c5d26de0, L_0x55d0c5d26fa0, C4<1>, C4<1>;
L_0x55d0c5d26a00 .functor OR 1, L_0x55d0c5d26860, L_0x55d0c5d268d0, C4<0>, C4<0>;
L_0x55d0c5d26b10 .functor OR 1, L_0x55d0c5d26990, L_0x55d0c5d26a00, C4<0>, C4<0>;
v0x55d0c4a47380_0 .net "a", 0 0, L_0x55d0c5d26c20;  1 drivers
v0x55d0c4a42280_0 .net "b", 0 0, L_0x55d0c5d26de0;  1 drivers
v0x55d0c4a42340_0 .net "ca", 0 0, L_0x55d0c5d26b10;  1 drivers
v0x55d0c4a45b00_0 .net "cin", 0 0, L_0x55d0c5d26fa0;  1 drivers
v0x55d0c4a45bc0_0 .net "sum", 0 0, L_0x55d0c5d267f0;  1 drivers
v0x55d0c4a45720_0 .net "w1", 0 0, L_0x55d0c5d26780;  1 drivers
v0x55d0c4a457c0_0 .net "w2", 0 0, L_0x55d0c5d26860;  1 drivers
v0x55d0c4a43f20_0 .net "w3", 0 0, L_0x55d0c5d268d0;  1 drivers
v0x55d0c4a43fe0_0 .net "w4", 0 0, L_0x55d0c5d26990;  1 drivers
v0x55d0c4a43bf0_0 .net "w5", 0 0, L_0x55d0c5d26a00;  1 drivers
S_0x55d0c4a3dda0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4a5dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a23de0_0 .net "a", 3 0, L_0x55d0c5d29d70;  1 drivers
v0x55d0c4a23ee0_0 .net "b", 3 0, L_0x55d0c5d29e60;  1 drivers
v0x55d0c4a23a00_0 .net "ca", 3 0, L_0x55d0c5d29c00;  1 drivers
v0x55d0c4a23ac0_0 .net "cin", 3 0, L_0x55d0c5d29f50;  1 drivers
v0x55d0c4a22200_0 .net "sum", 3 0, L_0x55d0c5d29b60;  1 drivers
L_0x55d0c5d27b20 .part L_0x55d0c5d29d70, 0, 1;
L_0x55d0c5d27c50 .part L_0x55d0c5d29e60, 0, 1;
L_0x55d0c5d27d80 .part L_0x55d0c5d29f50, 0, 1;
L_0x55d0c5d28390 .part L_0x55d0c5d29d70, 1, 1;
L_0x55d0c5d284c0 .part L_0x55d0c5d29e60, 1, 1;
L_0x55d0c5d285f0 .part L_0x55d0c5d29f50, 1, 1;
L_0x55d0c5d28d30 .part L_0x55d0c5d29d70, 2, 1;
L_0x55d0c5d28e60 .part L_0x55d0c5d29e60, 2, 1;
L_0x55d0c5d28fe0 .part L_0x55d0c5d29f50, 2, 1;
L_0x55d0c5d295b0 .part L_0x55d0c5d29d70, 3, 1;
L_0x55d0c5d29770 .part L_0x55d0c5d29e60, 3, 1;
L_0x55d0c5d29930 .part L_0x55d0c5d29f50, 3, 1;
L_0x55d0c5d29b60 .concat8 [ 1 1 1 1], L_0x55d0c5d275c0, L_0x55d0c5d27f20, L_0x55d0c5d287d0, L_0x55d0c5d29180;
L_0x55d0c5d29c00 .concat8 [ 1 1 1 1], L_0x55d0c5d27a10, L_0x55d0c5d28280, L_0x55d0c5d28c20, L_0x55d0c5d294a0;
S_0x55d0c4a38940 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a3dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d27160 .functor XOR 1, L_0x55d0c5d27b20, L_0x55d0c5d27c50, C4<0>, C4<0>;
L_0x55d0c5d275c0 .functor XOR 1, L_0x55d0c5d27160, L_0x55d0c5d27d80, C4<0>, C4<0>;
L_0x55d0c5d27680 .functor AND 1, L_0x55d0c5d27b20, L_0x55d0c5d27c50, C4<1>, C4<1>;
L_0x55d0c5d27790 .functor AND 1, L_0x55d0c5d27b20, L_0x55d0c5d27d80, C4<1>, C4<1>;
L_0x55d0c5d27850 .functor AND 1, L_0x55d0c5d27c50, L_0x55d0c5d27d80, C4<1>, C4<1>;
L_0x55d0c5d278c0 .functor OR 1, L_0x55d0c5d27680, L_0x55d0c5d27790, C4<0>, C4<0>;
L_0x55d0c5d27a10 .functor OR 1, L_0x55d0c5d27850, L_0x55d0c5d278c0, C4<0>, C4<0>;
v0x55d0c4a3dac0_0 .net "a", 0 0, L_0x55d0c5d27b20;  1 drivers
v0x55d0c4a3c1c0_0 .net "b", 0 0, L_0x55d0c5d27c50;  1 drivers
v0x55d0c4a3c280_0 .net "ca", 0 0, L_0x55d0c5d27a10;  1 drivers
v0x55d0c4a3bde0_0 .net "cin", 0 0, L_0x55d0c5d27d80;  1 drivers
v0x55d0c4a3bea0_0 .net "sum", 0 0, L_0x55d0c5d275c0;  1 drivers
v0x55d0c4a3a650_0 .net "w1", 0 0, L_0x55d0c5d27160;  1 drivers
v0x55d0c4a3a200_0 .net "w2", 0 0, L_0x55d0c5d27680;  1 drivers
v0x55d0c4a3a2c0_0 .net "w3", 0 0, L_0x55d0c5d27790;  1 drivers
v0x55d0c4a385c0_0 .net "w4", 0 0, L_0x55d0c5d27850;  1 drivers
v0x55d0c4a310e0_0 .net "w5", 0 0, L_0x55d0c5d278c0;  1 drivers
S_0x55d0c4a36120 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a3dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d27eb0 .functor XOR 1, L_0x55d0c5d28390, L_0x55d0c5d284c0, C4<0>, C4<0>;
L_0x55d0c5d27f20 .functor XOR 1, L_0x55d0c5d27eb0, L_0x55d0c5d285f0, C4<0>, C4<0>;
L_0x55d0c5d27f90 .functor AND 1, L_0x55d0c5d28390, L_0x55d0c5d284c0, C4<1>, C4<1>;
L_0x55d0c5d28000 .functor AND 1, L_0x55d0c5d28390, L_0x55d0c5d285f0, C4<1>, C4<1>;
L_0x55d0c5d280c0 .functor AND 1, L_0x55d0c5d284c0, L_0x55d0c5d285f0, C4<1>, C4<1>;
L_0x55d0c5d28130 .functor OR 1, L_0x55d0c5d27f90, L_0x55d0c5d28000, C4<0>, C4<0>;
L_0x55d0c5d28280 .functor OR 1, L_0x55d0c5d280c0, L_0x55d0c5d28130, C4<0>, C4<0>;
v0x55d0c4a35dc0_0 .net "a", 0 0, L_0x55d0c5d28390;  1 drivers
v0x55d0c4a30cc0_0 .net "b", 0 0, L_0x55d0c5d284c0;  1 drivers
v0x55d0c4a30d80_0 .net "ca", 0 0, L_0x55d0c5d28280;  1 drivers
v0x55d0c4a34540_0 .net "cin", 0 0, L_0x55d0c5d285f0;  1 drivers
v0x55d0c4a34600_0 .net "sum", 0 0, L_0x55d0c5d27f20;  1 drivers
v0x55d0c4a34160_0 .net "w1", 0 0, L_0x55d0c5d27eb0;  1 drivers
v0x55d0c4a34200_0 .net "w2", 0 0, L_0x55d0c5d27f90;  1 drivers
v0x55d0c4a32960_0 .net "w3", 0 0, L_0x55d0c5d28000;  1 drivers
v0x55d0c4a32a20_0 .net "w4", 0 0, L_0x55d0c5d280c0;  1 drivers
v0x55d0c4a32630_0 .net "w5", 0 0, L_0x55d0c5d28130;  1 drivers
S_0x55d0c4a30940 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a3dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d28760 .functor XOR 1, L_0x55d0c5d28d30, L_0x55d0c5d28e60, C4<0>, C4<0>;
L_0x55d0c5d287d0 .functor XOR 1, L_0x55d0c5d28760, L_0x55d0c5d28fe0, C4<0>, C4<0>;
L_0x55d0c5d28890 .functor AND 1, L_0x55d0c5d28d30, L_0x55d0c5d28e60, C4<1>, C4<1>;
L_0x55d0c5d289a0 .functor AND 1, L_0x55d0c5d28d30, L_0x55d0c5d28fe0, C4<1>, C4<1>;
L_0x55d0c5d28a60 .functor AND 1, L_0x55d0c5d28e60, L_0x55d0c5d28fe0, C4<1>, C4<1>;
L_0x55d0c5d28ad0 .functor OR 1, L_0x55d0c5d28890, L_0x55d0c5d289a0, C4<0>, C4<0>;
L_0x55d0c5d28c20 .functor OR 1, L_0x55d0c5d28a60, L_0x55d0c5d28ad0, C4<0>, C4<0>;
v0x55d0c4a2ea00_0 .net "a", 0 0, L_0x55d0c5d28d30;  1 drivers
v0x55d0c4a28600_0 .net "b", 0 0, L_0x55d0c5d28e60;  1 drivers
v0x55d0c4a286c0_0 .net "ca", 0 0, L_0x55d0c5d28c20;  1 drivers
v0x55d0c4a2d640_0 .net "cin", 0 0, L_0x55d0c5d28fe0;  1 drivers
v0x55d0c4a2d700_0 .net "sum", 0 0, L_0x55d0c5d287d0;  1 drivers
v0x55d0c4a2d260_0 .net "w1", 0 0, L_0x55d0c5d28760;  1 drivers
v0x55d0c4a2d320_0 .net "w2", 0 0, L_0x55d0c5d28890;  1 drivers
v0x55d0c4a281e0_0 .net "w3", 0 0, L_0x55d0c5d289a0;  1 drivers
v0x55d0c4a28280_0 .net "w4", 0 0, L_0x55d0c5d28a60;  1 drivers
v0x55d0c4a2bb10_0 .net "w5", 0 0, L_0x55d0c5d28ad0;  1 drivers
S_0x55d0c4a2b680 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a3dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d29110 .functor XOR 1, L_0x55d0c5d295b0, L_0x55d0c5d29770, C4<0>, C4<0>;
L_0x55d0c5d29180 .functor XOR 1, L_0x55d0c5d29110, L_0x55d0c5d29930, C4<0>, C4<0>;
L_0x55d0c5d291f0 .functor AND 1, L_0x55d0c5d295b0, L_0x55d0c5d29770, C4<1>, C4<1>;
L_0x55d0c5d29260 .functor AND 1, L_0x55d0c5d295b0, L_0x55d0c5d29930, C4<1>, C4<1>;
L_0x55d0c5d29320 .functor AND 1, L_0x55d0c5d29770, L_0x55d0c5d29930, C4<1>, C4<1>;
L_0x55d0c5d29390 .functor OR 1, L_0x55d0c5d291f0, L_0x55d0c5d29260, C4<0>, C4<0>;
L_0x55d0c5d294a0 .functor OR 1, L_0x55d0c5d29320, L_0x55d0c5d29390, C4<0>, C4<0>;
v0x55d0c4a29f30_0 .net "a", 0 0, L_0x55d0c5d295b0;  1 drivers
v0x55d0c4a29aa0_0 .net "b", 0 0, L_0x55d0c5d29770;  1 drivers
v0x55d0c4a29b60_0 .net "ca", 0 0, L_0x55d0c5d294a0;  1 drivers
v0x55d0c4a27e60_0 .net "cin", 0 0, L_0x55d0c5d29930;  1 drivers
v0x55d0c4a27f20_0 .net "sum", 0 0, L_0x55d0c5d29180;  1 drivers
v0x55d0c4a209f0_0 .net "w1", 0 0, L_0x55d0c5d29110;  1 drivers
v0x55d0c4a259c0_0 .net "w2", 0 0, L_0x55d0c5d291f0;  1 drivers
v0x55d0c4a25a80_0 .net "w3", 0 0, L_0x55d0c5d29260;  1 drivers
v0x55d0c4a255e0_0 .net "w4", 0 0, L_0x55d0c5d29320;  1 drivers
v0x55d0c4a20560_0 .net "w5", 0 0, L_0x55d0c5d29390;  1 drivers
S_0x55d0c4a17350 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4aa2340;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c498e9d0_0 .net "a", 15 0, L_0x55d0c5d36010;  1 drivers
v0x55d0c498eab0_0 .net "b", 15 0, L_0x55d0c5d36100;  1 drivers
v0x55d0c498e5f0_0 .net "ca", 15 0, L_0x55d0c5d35e80;  1 drivers
v0x55d0c498e6b0_0 .net "cin", 15 0, L_0x55d0c5d361f0;  1 drivers
v0x55d0c4989570_0 .net "sum", 15 0, L_0x55d0c5d35d40;  1 drivers
L_0x55d0c5d301b0 .part L_0x55d0c5d36010, 0, 8;
L_0x55d0c5d30250 .part L_0x55d0c5d36100, 0, 8;
L_0x55d0c5d302f0 .part L_0x55d0c5d361f0, 0, 8;
L_0x55d0c5d35a70 .part L_0x55d0c5d36010, 8, 8;
L_0x55d0c5d35b60 .part L_0x55d0c5d36100, 8, 8;
L_0x55d0c5d35c50 .part L_0x55d0c5d361f0, 8, 8;
L_0x55d0c5d35d40 .concat8 [ 8 8 0 0], L_0x55d0c5d2fee0, L_0x55d0c5d357a0;
L_0x55d0c5d35e80 .concat8 [ 8 8 0 0], L_0x55d0c5d30020, L_0x55d0c5d358e0;
S_0x55d0c4a15770 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4a17350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c49d7870_0 .net "a", 7 0, L_0x55d0c5d301b0;  1 drivers
v0x55d0c49cfa90_0 .net "b", 7 0, L_0x55d0c5d30250;  1 drivers
v0x55d0c49cfb70_0 .net "ca", 7 0, L_0x55d0c5d30020;  1 drivers
v0x55d0c49d4ad0_0 .net "cin", 7 0, L_0x55d0c5d302f0;  1 drivers
v0x55d0c49d4bb0_0 .net "sum", 7 0, L_0x55d0c5d2fee0;  1 drivers
L_0x55d0c5d2d240 .part L_0x55d0c5d301b0, 0, 4;
L_0x55d0c5d2d2e0 .part L_0x55d0c5d30250, 0, 4;
L_0x55d0c5d2d380 .part L_0x55d0c5d302f0, 0, 4;
L_0x55d0c5d2fbd0 .part L_0x55d0c5d301b0, 4, 4;
L_0x55d0c5d2fcc0 .part L_0x55d0c5d30250, 4, 4;
L_0x55d0c5d2fdb0 .part L_0x55d0c5d302f0, 4, 4;
L_0x55d0c5d2fee0 .concat8 [ 4 4 0 0], L_0x55d0c5d2d030, L_0x55d0c5d2f9c0;
L_0x55d0c5d30020 .concat8 [ 4 4 0 0], L_0x55d0c5d2d0d0, L_0x55d0c5d2fa60;
S_0x55d0c4a13b30 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4a15770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49f75f0_0 .net "a", 3 0, L_0x55d0c5d2d240;  1 drivers
v0x55d0c49f76d0_0 .net "b", 3 0, L_0x55d0c5d2d2e0;  1 drivers
v0x55d0c49f7210_0 .net "ca", 3 0, L_0x55d0c5d2d0d0;  1 drivers
v0x55d0c49f72b0_0 .net "cin", 3 0, L_0x55d0c5d2d380;  1 drivers
v0x55d0c49f2190_0 .net "sum", 3 0, L_0x55d0c5d2d030;  1 drivers
L_0x55d0c5d2aff0 .part L_0x55d0c5d2d240, 0, 1;
L_0x55d0c5d2b120 .part L_0x55d0c5d2d2e0, 0, 1;
L_0x55d0c5d2b250 .part L_0x55d0c5d2d380, 0, 1;
L_0x55d0c5d2b860 .part L_0x55d0c5d2d240, 1, 1;
L_0x55d0c5d2b990 .part L_0x55d0c5d2d2e0, 1, 1;
L_0x55d0c5d2bac0 .part L_0x55d0c5d2d380, 1, 1;
L_0x55d0c5d2c200 .part L_0x55d0c5d2d240, 2, 1;
L_0x55d0c5d2c330 .part L_0x55d0c5d2d2e0, 2, 1;
L_0x55d0c5d2c4b0 .part L_0x55d0c5d2d380, 2, 1;
L_0x55d0c5d2ca80 .part L_0x55d0c5d2d240, 3, 1;
L_0x55d0c5d2cc40 .part L_0x55d0c5d2d2e0, 3, 1;
L_0x55d0c5d2ce00 .part L_0x55d0c5d2d380, 3, 1;
L_0x55d0c5d2d030 .concat8 [ 1 1 1 1], L_0x55d0c5d2aad0, L_0x55d0c5d2b3f0, L_0x55d0c5d2bca0, L_0x55d0c5d2c650;
L_0x55d0c5d2d0d0 .concat8 [ 1 1 1 1], L_0x55d0c5d2aee0, L_0x55d0c5d2b750, L_0x55d0c5d2c0f0, L_0x55d0c5d2c970;
S_0x55d0c4a11690 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a13b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d29af0 .functor XOR 1, L_0x55d0c5d2aff0, L_0x55d0c5d2b120, C4<0>, C4<0>;
L_0x55d0c5d2aad0 .functor XOR 1, L_0x55d0c5d29af0, L_0x55d0c5d2b250, C4<0>, C4<0>;
L_0x55d0c5d2ab90 .functor AND 1, L_0x55d0c5d2aff0, L_0x55d0c5d2b120, C4<1>, C4<1>;
L_0x55d0c5d2aca0 .functor AND 1, L_0x55d0c5d2aff0, L_0x55d0c5d2b250, C4<1>, C4<1>;
L_0x55d0c5d2ad60 .functor AND 1, L_0x55d0c5d2b120, L_0x55d0c5d2b250, C4<1>, C4<1>;
L_0x55d0c5d2add0 .functor OR 1, L_0x55d0c5d2ab90, L_0x55d0c5d2aca0, C4<0>, C4<0>;
L_0x55d0c5d2aee0 .functor OR 1, L_0x55d0c5d2ad60, L_0x55d0c5d2add0, C4<0>, C4<0>;
v0x55d0c4a11330_0 .net "a", 0 0, L_0x55d0c5d2aff0;  1 drivers
v0x55d0c4a0c230_0 .net "b", 0 0, L_0x55d0c5d2b120;  1 drivers
v0x55d0c4a0c2d0_0 .net "ca", 0 0, L_0x55d0c5d2aee0;  1 drivers
v0x55d0c4a0fab0_0 .net "cin", 0 0, L_0x55d0c5d2b250;  1 drivers
v0x55d0c4a0fb50_0 .net "sum", 0 0, L_0x55d0c5d2aad0;  1 drivers
v0x55d0c4a0f6d0_0 .net "w1", 0 0, L_0x55d0c5d29af0;  1 drivers
v0x55d0c4a0f790_0 .net "w2", 0 0, L_0x55d0c5d2ab90;  1 drivers
v0x55d0c4a0ded0_0 .net "w3", 0 0, L_0x55d0c5d2aca0;  1 drivers
v0x55d0c4a0df90_0 .net "w4", 0 0, L_0x55d0c5d2ad60;  1 drivers
v0x55d0c4a0dba0_0 .net "w5", 0 0, L_0x55d0c5d2add0;  1 drivers
S_0x55d0c4a0beb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a13b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d2b380 .functor XOR 1, L_0x55d0c5d2b860, L_0x55d0c5d2b990, C4<0>, C4<0>;
L_0x55d0c5d2b3f0 .functor XOR 1, L_0x55d0c5d2b380, L_0x55d0c5d2bac0, C4<0>, C4<0>;
L_0x55d0c5d2b460 .functor AND 1, L_0x55d0c5d2b860, L_0x55d0c5d2b990, C4<1>, C4<1>;
L_0x55d0c5d2b4d0 .functor AND 1, L_0x55d0c5d2b860, L_0x55d0c5d2bac0, C4<1>, C4<1>;
L_0x55d0c5d2b590 .functor AND 1, L_0x55d0c5d2b990, L_0x55d0c5d2bac0, C4<1>, C4<1>;
L_0x55d0c5d2b600 .functor OR 1, L_0x55d0c5d2b460, L_0x55d0c5d2b4d0, C4<0>, C4<0>;
L_0x55d0c5d2b750 .functor OR 1, L_0x55d0c5d2b590, L_0x55d0c5d2b600, C4<0>, C4<0>;
v0x55d0c4a09f70_0 .net "a", 0 0, L_0x55d0c5d2b860;  1 drivers
v0x55d0c4a03b70_0 .net "b", 0 0, L_0x55d0c5d2b990;  1 drivers
v0x55d0c4a03c30_0 .net "ca", 0 0, L_0x55d0c5d2b750;  1 drivers
v0x55d0c4a08bb0_0 .net "cin", 0 0, L_0x55d0c5d2bac0;  1 drivers
v0x55d0c4a08c70_0 .net "sum", 0 0, L_0x55d0c5d2b3f0;  1 drivers
v0x55d0c4a087d0_0 .net "w1", 0 0, L_0x55d0c5d2b380;  1 drivers
v0x55d0c4a08870_0 .net "w2", 0 0, L_0x55d0c5d2b460;  1 drivers
v0x55d0c4a03750_0 .net "w3", 0 0, L_0x55d0c5d2b4d0;  1 drivers
v0x55d0c4a03810_0 .net "w4", 0 0, L_0x55d0c5d2b590;  1 drivers
v0x55d0c4a07080_0 .net "w5", 0 0, L_0x55d0c5d2b600;  1 drivers
S_0x55d0c4a06bf0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a13b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d2bc30 .functor XOR 1, L_0x55d0c5d2c200, L_0x55d0c5d2c330, C4<0>, C4<0>;
L_0x55d0c5d2bca0 .functor XOR 1, L_0x55d0c5d2bc30, L_0x55d0c5d2c4b0, C4<0>, C4<0>;
L_0x55d0c5d2bd60 .functor AND 1, L_0x55d0c5d2c200, L_0x55d0c5d2c330, C4<1>, C4<1>;
L_0x55d0c5d2be70 .functor AND 1, L_0x55d0c5d2c200, L_0x55d0c5d2c4b0, C4<1>, C4<1>;
L_0x55d0c5d2bf30 .functor AND 1, L_0x55d0c5d2c330, L_0x55d0c5d2c4b0, C4<1>, C4<1>;
L_0x55d0c5d2bfa0 .functor OR 1, L_0x55d0c5d2bd60, L_0x55d0c5d2be70, C4<0>, C4<0>;
L_0x55d0c5d2c0f0 .functor OR 1, L_0x55d0c5d2bf30, L_0x55d0c5d2bfa0, C4<0>, C4<0>;
v0x55d0c4a054f0_0 .net "a", 0 0, L_0x55d0c5d2c200;  1 drivers
v0x55d0c4a05010_0 .net "b", 0 0, L_0x55d0c5d2c330;  1 drivers
v0x55d0c4a050d0_0 .net "ca", 0 0, L_0x55d0c5d2c0f0;  1 drivers
v0x55d0c4a033d0_0 .net "cin", 0 0, L_0x55d0c5d2c4b0;  1 drivers
v0x55d0c4a03490_0 .net "sum", 0 0, L_0x55d0c5d2bca0;  1 drivers
v0x55d0c49fbf60_0 .net "w1", 0 0, L_0x55d0c5d2bc30;  1 drivers
v0x55d0c4a00f30_0 .net "w2", 0 0, L_0x55d0c5d2bd60;  1 drivers
v0x55d0c4a00ff0_0 .net "w3", 0 0, L_0x55d0c5d2be70;  1 drivers
v0x55d0c4a00b50_0 .net "w4", 0 0, L_0x55d0c5d2bf30;  1 drivers
v0x55d0c49fbad0_0 .net "w5", 0 0, L_0x55d0c5d2bfa0;  1 drivers
S_0x55d0c49ff350 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a13b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d2c5e0 .functor XOR 1, L_0x55d0c5d2ca80, L_0x55d0c5d2cc40, C4<0>, C4<0>;
L_0x55d0c5d2c650 .functor XOR 1, L_0x55d0c5d2c5e0, L_0x55d0c5d2ce00, C4<0>, C4<0>;
L_0x55d0c5d2c6c0 .functor AND 1, L_0x55d0c5d2ca80, L_0x55d0c5d2cc40, C4<1>, C4<1>;
L_0x55d0c5d2c730 .functor AND 1, L_0x55d0c5d2ca80, L_0x55d0c5d2ce00, C4<1>, C4<1>;
L_0x55d0c5d2c7f0 .functor AND 1, L_0x55d0c5d2cc40, L_0x55d0c5d2ce00, C4<1>, C4<1>;
L_0x55d0c5d2c860 .functor OR 1, L_0x55d0c5d2c6c0, L_0x55d0c5d2c730, C4<0>, C4<0>;
L_0x55d0c5d2c970 .functor OR 1, L_0x55d0c5d2c7f0, L_0x55d0c5d2c860, C4<0>, C4<0>;
v0x55d0c49feff0_0 .net "a", 0 0, L_0x55d0c5d2ca80;  1 drivers
v0x55d0c49fd770_0 .net "b", 0 0, L_0x55d0c5d2cc40;  1 drivers
v0x55d0c49fd830_0 .net "ca", 0 0, L_0x55d0c5d2c970;  1 drivers
v0x55d0c49fd390_0 .net "cin", 0 0, L_0x55d0c5d2ce00;  1 drivers
v0x55d0c49fd450_0 .net "sum", 0 0, L_0x55d0c5d2c650;  1 drivers
v0x55d0c49fb750_0 .net "w1", 0 0, L_0x55d0c5d2c5e0;  1 drivers
v0x55d0c49fb7f0_0 .net "w2", 0 0, L_0x55d0c5d2c6c0;  1 drivers
v0x55d0c49f9600_0 .net "w3", 0 0, L_0x55d0c5d2c730;  1 drivers
v0x55d0c49f96c0_0 .net "w4", 0 0, L_0x55d0c5d2c7f0;  1 drivers
v0x55d0c49f2660_0 .net "w5", 0 0, L_0x55d0c5d2c860;  1 drivers
S_0x55d0c49f5a10 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4a15770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49dba50_0 .net "a", 3 0, L_0x55d0c5d2fbd0;  1 drivers
v0x55d0c49dbb50_0 .net "b", 3 0, L_0x55d0c5d2fcc0;  1 drivers
v0x55d0c49db6b0_0 .net "ca", 3 0, L_0x55d0c5d2fa60;  1 drivers
v0x55d0c49db770_0 .net "cin", 3 0, L_0x55d0c5d2fdb0;  1 drivers
v0x55d0c49d9a70_0 .net "sum", 3 0, L_0x55d0c5d2f9c0;  1 drivers
L_0x55d0c5d2d980 .part L_0x55d0c5d2fbd0, 0, 1;
L_0x55d0c5d2dab0 .part L_0x55d0c5d2fcc0, 0, 1;
L_0x55d0c5d2dbe0 .part L_0x55d0c5d2fdb0, 0, 1;
L_0x55d0c5d2e1f0 .part L_0x55d0c5d2fbd0, 1, 1;
L_0x55d0c5d2e320 .part L_0x55d0c5d2fcc0, 1, 1;
L_0x55d0c5d2e450 .part L_0x55d0c5d2fdb0, 1, 1;
L_0x55d0c5d2eb90 .part L_0x55d0c5d2fbd0, 2, 1;
L_0x55d0c5d2ecc0 .part L_0x55d0c5d2fcc0, 2, 1;
L_0x55d0c5d2ee40 .part L_0x55d0c5d2fdb0, 2, 1;
L_0x55d0c5d2f410 .part L_0x55d0c5d2fbd0, 3, 1;
L_0x55d0c5d2f5d0 .part L_0x55d0c5d2fcc0, 3, 1;
L_0x55d0c5d2f790 .part L_0x55d0c5d2fdb0, 3, 1;
L_0x55d0c5d2f9c0 .concat8 [ 1 1 1 1], L_0x55d0c5d2d420, L_0x55d0c5d2dd80, L_0x55d0c5d2e630, L_0x55d0c5d2efe0;
L_0x55d0c5d2fa60 .concat8 [ 1 1 1 1], L_0x55d0c5d2d870, L_0x55d0c5d2e0e0, L_0x55d0c5d2ea80, L_0x55d0c5d2f300;
S_0x55d0c49f3e30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c49f5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d2cfc0 .functor XOR 1, L_0x55d0c5d2d980, L_0x55d0c5d2dab0, C4<0>, C4<0>;
L_0x55d0c5d2d420 .functor XOR 1, L_0x55d0c5d2cfc0, L_0x55d0c5d2dbe0, C4<0>, C4<0>;
L_0x55d0c5d2d4e0 .functor AND 1, L_0x55d0c5d2d980, L_0x55d0c5d2dab0, C4<1>, C4<1>;
L_0x55d0c5d2d5f0 .functor AND 1, L_0x55d0c5d2d980, L_0x55d0c5d2dbe0, C4<1>, C4<1>;
L_0x55d0c5d2d6b0 .functor AND 1, L_0x55d0c5d2dab0, L_0x55d0c5d2dbe0, C4<1>, C4<1>;
L_0x55d0c5d2d720 .functor OR 1, L_0x55d0c5d2d4e0, L_0x55d0c5d2d5f0, C4<0>, C4<0>;
L_0x55d0c5d2d870 .functor OR 1, L_0x55d0c5d2d6b0, L_0x55d0c5d2d720, C4<0>, C4<0>;
v0x55d0c49f3a50_0 .net "a", 0 0, L_0x55d0c5d2d980;  1 drivers
v0x55d0c49f3af0_0 .net "b", 0 0, L_0x55d0c5d2dab0;  1 drivers
v0x55d0c49f1e10_0 .net "ca", 0 0, L_0x55d0c5d2d870;  1 drivers
v0x55d0c49f1ee0_0 .net "cin", 0 0, L_0x55d0c5d2dbe0;  1 drivers
v0x55d0c49ea930_0 .net "sum", 0 0, L_0x55d0c5d2d420;  1 drivers
v0x55d0c49ef970_0 .net "w1", 0 0, L_0x55d0c5d2cfc0;  1 drivers
v0x55d0c49efa30_0 .net "w2", 0 0, L_0x55d0c5d2d4e0;  1 drivers
v0x55d0c49ef590_0 .net "w3", 0 0, L_0x55d0c5d2d5f0;  1 drivers
v0x55d0c49ef630_0 .net "w4", 0 0, L_0x55d0c5d2d6b0;  1 drivers
v0x55d0c49ea510_0 .net "w5", 0 0, L_0x55d0c5d2d720;  1 drivers
S_0x55d0c49edd90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c49f5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d2dd10 .functor XOR 1, L_0x55d0c5d2e1f0, L_0x55d0c5d2e320, C4<0>, C4<0>;
L_0x55d0c5d2dd80 .functor XOR 1, L_0x55d0c5d2dd10, L_0x55d0c5d2e450, C4<0>, C4<0>;
L_0x55d0c5d2ddf0 .functor AND 1, L_0x55d0c5d2e1f0, L_0x55d0c5d2e320, C4<1>, C4<1>;
L_0x55d0c5d2de60 .functor AND 1, L_0x55d0c5d2e1f0, L_0x55d0c5d2e450, C4<1>, C4<1>;
L_0x55d0c5d2df20 .functor AND 1, L_0x55d0c5d2e320, L_0x55d0c5d2e450, C4<1>, C4<1>;
L_0x55d0c5d2df90 .functor OR 1, L_0x55d0c5d2ddf0, L_0x55d0c5d2de60, C4<0>, C4<0>;
L_0x55d0c5d2e0e0 .functor OR 1, L_0x55d0c5d2df20, L_0x55d0c5d2df90, C4<0>, C4<0>;
v0x55d0c49eda30_0 .net "a", 0 0, L_0x55d0c5d2e1f0;  1 drivers
v0x55d0c49ec1b0_0 .net "b", 0 0, L_0x55d0c5d2e320;  1 drivers
v0x55d0c49ec270_0 .net "ca", 0 0, L_0x55d0c5d2e0e0;  1 drivers
v0x55d0c49ebdd0_0 .net "cin", 0 0, L_0x55d0c5d2e450;  1 drivers
v0x55d0c49ebe90_0 .net "sum", 0 0, L_0x55d0c5d2dd80;  1 drivers
v0x55d0c49ea190_0 .net "w1", 0 0, L_0x55d0c5d2dd10;  1 drivers
v0x55d0c49ea230_0 .net "w2", 0 0, L_0x55d0c5d2ddf0;  1 drivers
v0x55d0c49e81d0_0 .net "w3", 0 0, L_0x55d0c5d2de60;  1 drivers
v0x55d0c49e8290_0 .net "w4", 0 0, L_0x55d0c5d2df20;  1 drivers
v0x55d0c49e1f00_0 .net "w5", 0 0, L_0x55d0c5d2df90;  1 drivers
S_0x55d0c49e6e90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c49f5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d2e5c0 .functor XOR 1, L_0x55d0c5d2eb90, L_0x55d0c5d2ecc0, C4<0>, C4<0>;
L_0x55d0c5d2e630 .functor XOR 1, L_0x55d0c5d2e5c0, L_0x55d0c5d2ee40, C4<0>, C4<0>;
L_0x55d0c5d2e6f0 .functor AND 1, L_0x55d0c5d2eb90, L_0x55d0c5d2ecc0, C4<1>, C4<1>;
L_0x55d0c5d2e800 .functor AND 1, L_0x55d0c5d2eb90, L_0x55d0c5d2ee40, C4<1>, C4<1>;
L_0x55d0c5d2e8c0 .functor AND 1, L_0x55d0c5d2ecc0, L_0x55d0c5d2ee40, C4<1>, C4<1>;
L_0x55d0c5d2e930 .functor OR 1, L_0x55d0c5d2e6f0, L_0x55d0c5d2e800, C4<0>, C4<0>;
L_0x55d0c5d2ea80 .functor OR 1, L_0x55d0c5d2e8c0, L_0x55d0c5d2e930, C4<0>, C4<0>;
v0x55d0c49e6b30_0 .net "a", 0 0, L_0x55d0c5d2eb90;  1 drivers
v0x55d0c49e1a30_0 .net "b", 0 0, L_0x55d0c5d2ecc0;  1 drivers
v0x55d0c49e1ad0_0 .net "ca", 0 0, L_0x55d0c5d2ea80;  1 drivers
v0x55d0c49e52b0_0 .net "cin", 0 0, L_0x55d0c5d2ee40;  1 drivers
v0x55d0c49e5350_0 .net "sum", 0 0, L_0x55d0c5d2e630;  1 drivers
v0x55d0c49e4ed0_0 .net "w1", 0 0, L_0x55d0c5d2e5c0;  1 drivers
v0x55d0c49e4f90_0 .net "w2", 0 0, L_0x55d0c5d2e6f0;  1 drivers
v0x55d0c49e36d0_0 .net "w3", 0 0, L_0x55d0c5d2e800;  1 drivers
v0x55d0c49e3770_0 .net "w4", 0 0, L_0x55d0c5d2e8c0;  1 drivers
v0x55d0c49e33a0_0 .net "w5", 0 0, L_0x55d0c5d2e930;  1 drivers
S_0x55d0c49e16b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c49f5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d2ef70 .functor XOR 1, L_0x55d0c5d2f410, L_0x55d0c5d2f5d0, C4<0>, C4<0>;
L_0x55d0c5d2efe0 .functor XOR 1, L_0x55d0c5d2ef70, L_0x55d0c5d2f790, C4<0>, C4<0>;
L_0x55d0c5d2f050 .functor AND 1, L_0x55d0c5d2f410, L_0x55d0c5d2f5d0, C4<1>, C4<1>;
L_0x55d0c5d2f0c0 .functor AND 1, L_0x55d0c5d2f410, L_0x55d0c5d2f790, C4<1>, C4<1>;
L_0x55d0c5d2f180 .functor AND 1, L_0x55d0c5d2f5d0, L_0x55d0c5d2f790, C4<1>, C4<1>;
L_0x55d0c5d2f1f0 .functor OR 1, L_0x55d0c5d2f050, L_0x55d0c5d2f0c0, C4<0>, C4<0>;
L_0x55d0c5d2f300 .functor OR 1, L_0x55d0c5d2f180, L_0x55d0c5d2f1f0, C4<0>, C4<0>;
v0x55d0c49da250_0 .net "a", 0 0, L_0x55d0c5d2f410;  1 drivers
v0x55d0c49df210_0 .net "b", 0 0, L_0x55d0c5d2f5d0;  1 drivers
v0x55d0c49df2d0_0 .net "ca", 0 0, L_0x55d0c5d2f300;  1 drivers
v0x55d0c49dee30_0 .net "cin", 0 0, L_0x55d0c5d2f790;  1 drivers
v0x55d0c49deef0_0 .net "sum", 0 0, L_0x55d0c5d2efe0;  1 drivers
v0x55d0c49d9db0_0 .net "w1", 0 0, L_0x55d0c5d2ef70;  1 drivers
v0x55d0c49d9e70_0 .net "w2", 0 0, L_0x55d0c5d2f050;  1 drivers
v0x55d0c49dd630_0 .net "w3", 0 0, L_0x55d0c5d2f0c0;  1 drivers
v0x55d0c49dd6d0_0 .net "w4", 0 0, L_0x55d0c5d2f180;  1 drivers
v0x55d0c49dd300_0 .net "w5", 0 0, L_0x55d0c5d2f1f0;  1 drivers
S_0x55d0c49cf670 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4a17350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4997210_0 .net "a", 7 0, L_0x55d0c5d35a70;  1 drivers
v0x55d0c49972f0_0 .net "b", 7 0, L_0x55d0c5d35b60;  1 drivers
v0x55d0c4996e30_0 .net "ca", 7 0, L_0x55d0c5d358e0;  1 drivers
v0x55d0c4996ed0_0 .net "cin", 7 0, L_0x55d0c5d35c50;  1 drivers
v0x55d0c4989990_0 .net "sum", 7 0, L_0x55d0c5d357a0;  1 drivers
L_0x55d0c5d32b00 .part L_0x55d0c5d35a70, 0, 4;
L_0x55d0c5d32ba0 .part L_0x55d0c5d35b60, 0, 4;
L_0x55d0c5d32c40 .part L_0x55d0c5d35c50, 0, 4;
L_0x55d0c5d35490 .part L_0x55d0c5d35a70, 4, 4;
L_0x55d0c5d35580 .part L_0x55d0c5d35b60, 4, 4;
L_0x55d0c5d35670 .part L_0x55d0c5d35c50, 4, 4;
L_0x55d0c5d357a0 .concat8 [ 4 4 0 0], L_0x55d0c5d328f0, L_0x55d0c5d35280;
L_0x55d0c5d358e0 .concat8 [ 4 4 0 0], L_0x55d0c5d32990, L_0x55d0c5d35320;
S_0x55d0c49d2ef0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c49cf670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49b8b50_0 .net "a", 3 0, L_0x55d0c5d32b00;  1 drivers
v0x55d0c49b8c30_0 .net "b", 3 0, L_0x55d0c5d32ba0;  1 drivers
v0x55d0c49b6f10_0 .net "ca", 3 0, L_0x55d0c5d32990;  1 drivers
v0x55d0c49b6fb0_0 .net "cin", 3 0, L_0x55d0c5d32c40;  1 drivers
v0x55d0c49b4dc0_0 .net "sum", 3 0, L_0x55d0c5d328f0;  1 drivers
L_0x55d0c5d308b0 .part L_0x55d0c5d32b00, 0, 1;
L_0x55d0c5d309e0 .part L_0x55d0c5d32ba0, 0, 1;
L_0x55d0c5d30b10 .part L_0x55d0c5d32c40, 0, 1;
L_0x55d0c5d31120 .part L_0x55d0c5d32b00, 1, 1;
L_0x55d0c5d31250 .part L_0x55d0c5d32ba0, 1, 1;
L_0x55d0c5d31380 .part L_0x55d0c5d32c40, 1, 1;
L_0x55d0c5d31ac0 .part L_0x55d0c5d32b00, 2, 1;
L_0x55d0c5d31bf0 .part L_0x55d0c5d32ba0, 2, 1;
L_0x55d0c5d31d70 .part L_0x55d0c5d32c40, 2, 1;
L_0x55d0c5d32340 .part L_0x55d0c5d32b00, 3, 1;
L_0x55d0c5d32500 .part L_0x55d0c5d32ba0, 3, 1;
L_0x55d0c5d326c0 .part L_0x55d0c5d32c40, 3, 1;
L_0x55d0c5d328f0 .concat8 [ 1 1 1 1], L_0x55d0c5d30390, L_0x55d0c5d30cb0, L_0x55d0c5d31560, L_0x55d0c5d31f10;
L_0x55d0c5d32990 .concat8 [ 1 1 1 1], L_0x55d0c5d307a0, L_0x55d0c5d31010, L_0x55d0c5d319b0, L_0x55d0c5d32230;
S_0x55d0c49d1310 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c49d2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d2f950 .functor XOR 1, L_0x55d0c5d308b0, L_0x55d0c5d309e0, C4<0>, C4<0>;
L_0x55d0c5d30390 .functor XOR 1, L_0x55d0c5d2f950, L_0x55d0c5d30b10, C4<0>, C4<0>;
L_0x55d0c5d30450 .functor AND 1, L_0x55d0c5d308b0, L_0x55d0c5d309e0, C4<1>, C4<1>;
L_0x55d0c5d30560 .functor AND 1, L_0x55d0c5d308b0, L_0x55d0c5d30b10, C4<1>, C4<1>;
L_0x55d0c5d30620 .functor AND 1, L_0x55d0c5d309e0, L_0x55d0c5d30b10, C4<1>, C4<1>;
L_0x55d0c5d30690 .functor OR 1, L_0x55d0c5d30450, L_0x55d0c5d30560, C4<0>, C4<0>;
L_0x55d0c5d307a0 .functor OR 1, L_0x55d0c5d30620, L_0x55d0c5d30690, C4<0>, C4<0>;
v0x55d0c49d0fb0_0 .net "a", 0 0, L_0x55d0c5d308b0;  1 drivers
v0x55d0c49cf2f0_0 .net "b", 0 0, L_0x55d0c5d309e0;  1 drivers
v0x55d0c49cf3b0_0 .net "ca", 0 0, L_0x55d0c5d307a0;  1 drivers
v0x55d0c49c7e10_0 .net "cin", 0 0, L_0x55d0c5d30b10;  1 drivers
v0x55d0c49c7ed0_0 .net "sum", 0 0, L_0x55d0c5d30390;  1 drivers
v0x55d0c49cce50_0 .net "w1", 0 0, L_0x55d0c5d2f950;  1 drivers
v0x55d0c49ccef0_0 .net "w2", 0 0, L_0x55d0c5d30450;  1 drivers
v0x55d0c49cca70_0 .net "w3", 0 0, L_0x55d0c5d30560;  1 drivers
v0x55d0c49ccb30_0 .net "w4", 0 0, L_0x55d0c5d30620;  1 drivers
v0x55d0c49c7aa0_0 .net "w5", 0 0, L_0x55d0c5d30690;  1 drivers
S_0x55d0c49cb270 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c49d2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d30c40 .functor XOR 1, L_0x55d0c5d31120, L_0x55d0c5d31250, C4<0>, C4<0>;
L_0x55d0c5d30cb0 .functor XOR 1, L_0x55d0c5d30c40, L_0x55d0c5d31380, C4<0>, C4<0>;
L_0x55d0c5d30d20 .functor AND 1, L_0x55d0c5d31120, L_0x55d0c5d31250, C4<1>, C4<1>;
L_0x55d0c5d30d90 .functor AND 1, L_0x55d0c5d31120, L_0x55d0c5d31380, C4<1>, C4<1>;
L_0x55d0c5d30e50 .functor AND 1, L_0x55d0c5d31250, L_0x55d0c5d31380, C4<1>, C4<1>;
L_0x55d0c5d30ec0 .functor OR 1, L_0x55d0c5d30d20, L_0x55d0c5d30d90, C4<0>, C4<0>;
L_0x55d0c5d31010 .functor OR 1, L_0x55d0c5d30e50, L_0x55d0c5d30ec0, C4<0>, C4<0>;
v0x55d0c49caf10_0 .net "a", 0 0, L_0x55d0c5d31120;  1 drivers
v0x55d0c49c9690_0 .net "b", 0 0, L_0x55d0c5d31250;  1 drivers
v0x55d0c49c9750_0 .net "ca", 0 0, L_0x55d0c5d31010;  1 drivers
v0x55d0c49c92b0_0 .net "cin", 0 0, L_0x55d0c5d31380;  1 drivers
v0x55d0c49c9370_0 .net "sum", 0 0, L_0x55d0c5d30cb0;  1 drivers
v0x55d0c49c7670_0 .net "w1", 0 0, L_0x55d0c5d30c40;  1 drivers
v0x55d0c49c7710_0 .net "w2", 0 0, L_0x55d0c5d30d20;  1 drivers
v0x55d0c49c56b0_0 .net "w3", 0 0, L_0x55d0c5d30d90;  1 drivers
v0x55d0c49c5770_0 .net "w4", 0 0, L_0x55d0c5d30e50;  1 drivers
v0x55d0c49bf3e0_0 .net "w5", 0 0, L_0x55d0c5d30ec0;  1 drivers
S_0x55d0c49c4370 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c49d2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d314f0 .functor XOR 1, L_0x55d0c5d31ac0, L_0x55d0c5d31bf0, C4<0>, C4<0>;
L_0x55d0c5d31560 .functor XOR 1, L_0x55d0c5d314f0, L_0x55d0c5d31d70, C4<0>, C4<0>;
L_0x55d0c5d31620 .functor AND 1, L_0x55d0c5d31ac0, L_0x55d0c5d31bf0, C4<1>, C4<1>;
L_0x55d0c5d31730 .functor AND 1, L_0x55d0c5d31ac0, L_0x55d0c5d31d70, C4<1>, C4<1>;
L_0x55d0c5d317f0 .functor AND 1, L_0x55d0c5d31bf0, L_0x55d0c5d31d70, C4<1>, C4<1>;
L_0x55d0c5d31860 .functor OR 1, L_0x55d0c5d31620, L_0x55d0c5d31730, C4<0>, C4<0>;
L_0x55d0c5d319b0 .functor OR 1, L_0x55d0c5d317f0, L_0x55d0c5d31860, C4<0>, C4<0>;
v0x55d0c49c4090_0 .net "a", 0 0, L_0x55d0c5d31ac0;  1 drivers
v0x55d0c49bef10_0 .net "b", 0 0, L_0x55d0c5d31bf0;  1 drivers
v0x55d0c49befb0_0 .net "ca", 0 0, L_0x55d0c5d319b0;  1 drivers
v0x55d0c49c2790_0 .net "cin", 0 0, L_0x55d0c5d31d70;  1 drivers
v0x55d0c49c2850_0 .net "sum", 0 0, L_0x55d0c5d31560;  1 drivers
v0x55d0c49c2420_0 .net "w1", 0 0, L_0x55d0c5d314f0;  1 drivers
v0x55d0c49c0bb0_0 .net "w2", 0 0, L_0x55d0c5d31620;  1 drivers
v0x55d0c49c0c70_0 .net "w3", 0 0, L_0x55d0c5d31730;  1 drivers
v0x55d0c49c07d0_0 .net "w4", 0 0, L_0x55d0c5d317f0;  1 drivers
v0x55d0c49beb90_0 .net "w5", 0 0, L_0x55d0c5d31860;  1 drivers
S_0x55d0c49b76b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c49d2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d31ea0 .functor XOR 1, L_0x55d0c5d32340, L_0x55d0c5d32500, C4<0>, C4<0>;
L_0x55d0c5d31f10 .functor XOR 1, L_0x55d0c5d31ea0, L_0x55d0c5d326c0, C4<0>, C4<0>;
L_0x55d0c5d31f80 .functor AND 1, L_0x55d0c5d32340, L_0x55d0c5d32500, C4<1>, C4<1>;
L_0x55d0c5d31ff0 .functor AND 1, L_0x55d0c5d32340, L_0x55d0c5d326c0, C4<1>, C4<1>;
L_0x55d0c5d320b0 .functor AND 1, L_0x55d0c5d32500, L_0x55d0c5d326c0, C4<1>, C4<1>;
L_0x55d0c5d32120 .functor OR 1, L_0x55d0c5d31f80, L_0x55d0c5d31ff0, C4<0>, C4<0>;
L_0x55d0c5d32230 .functor OR 1, L_0x55d0c5d320b0, L_0x55d0c5d32120, C4<0>, C4<0>;
v0x55d0c49bc770_0 .net "a", 0 0, L_0x55d0c5d32340;  1 drivers
v0x55d0c49bc310_0 .net "b", 0 0, L_0x55d0c5d32500;  1 drivers
v0x55d0c49bc3d0_0 .net "ca", 0 0, L_0x55d0c5d32230;  1 drivers
v0x55d0c49b7290_0 .net "cin", 0 0, L_0x55d0c5d326c0;  1 drivers
v0x55d0c49b7350_0 .net "sum", 0 0, L_0x55d0c5d31f10;  1 drivers
v0x55d0c49bab10_0 .net "w1", 0 0, L_0x55d0c5d31ea0;  1 drivers
v0x55d0c49babb0_0 .net "w2", 0 0, L_0x55d0c5d31f80;  1 drivers
v0x55d0c49ba730_0 .net "w3", 0 0, L_0x55d0c5d31ff0;  1 drivers
v0x55d0c49ba7f0_0 .net "w4", 0 0, L_0x55d0c5d320b0;  1 drivers
v0x55d0c49b8fe0_0 .net "w5", 0 0, L_0x55d0c5d32120;  1 drivers
S_0x55d0c49add70 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c49cf670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4995570_0 .net "a", 3 0, L_0x55d0c5d35490;  1 drivers
v0x55d0c4995670_0 .net "b", 3 0, L_0x55d0c5d35580;  1 drivers
v0x55d0c4998df0_0 .net "ca", 3 0, L_0x55d0c5d35320;  1 drivers
v0x55d0c4998eb0_0 .net "cin", 3 0, L_0x55d0c5d35670;  1 drivers
v0x55d0c4998a10_0 .net "sum", 3 0, L_0x55d0c5d35280;  1 drivers
L_0x55d0c5d33240 .part L_0x55d0c5d35490, 0, 1;
L_0x55d0c5d33370 .part L_0x55d0c5d35580, 0, 1;
L_0x55d0c5d334a0 .part L_0x55d0c5d35670, 0, 1;
L_0x55d0c5d33ab0 .part L_0x55d0c5d35490, 1, 1;
L_0x55d0c5d33be0 .part L_0x55d0c5d35580, 1, 1;
L_0x55d0c5d33d10 .part L_0x55d0c5d35670, 1, 1;
L_0x55d0c5d34450 .part L_0x55d0c5d35490, 2, 1;
L_0x55d0c5d34580 .part L_0x55d0c5d35580, 2, 1;
L_0x55d0c5d34700 .part L_0x55d0c5d35670, 2, 1;
L_0x55d0c5d34cd0 .part L_0x55d0c5d35490, 3, 1;
L_0x55d0c5d34e90 .part L_0x55d0c5d35580, 3, 1;
L_0x55d0c5d35050 .part L_0x55d0c5d35670, 3, 1;
L_0x55d0c5d35280 .concat8 [ 1 1 1 1], L_0x55d0c5d32ce0, L_0x55d0c5d33640, L_0x55d0c5d33ef0, L_0x55d0c5d348a0;
L_0x55d0c5d35320 .concat8 [ 1 1 1 1], L_0x55d0c5d33130, L_0x55d0c5d339a0, L_0x55d0c5d34340, L_0x55d0c5d34bc0;
S_0x55d0c49b29d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c49add70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d32880 .functor XOR 1, L_0x55d0c5d33240, L_0x55d0c5d33370, C4<0>, C4<0>;
L_0x55d0c5d32ce0 .functor XOR 1, L_0x55d0c5d32880, L_0x55d0c5d334a0, C4<0>, C4<0>;
L_0x55d0c5d32da0 .functor AND 1, L_0x55d0c5d33240, L_0x55d0c5d33370, C4<1>, C4<1>;
L_0x55d0c5d32eb0 .functor AND 1, L_0x55d0c5d33240, L_0x55d0c5d334a0, C4<1>, C4<1>;
L_0x55d0c5d32f70 .functor AND 1, L_0x55d0c5d33370, L_0x55d0c5d334a0, C4<1>, C4<1>;
L_0x55d0c5d32fe0 .functor OR 1, L_0x55d0c5d32da0, L_0x55d0c5d32eb0, C4<0>, C4<0>;
L_0x55d0c5d33130 .functor OR 1, L_0x55d0c5d32f70, L_0x55d0c5d32fe0, C4<0>, C4<0>;
v0x55d0c49b2eb0_0 .net "a", 0 0, L_0x55d0c5d33240;  1 drivers
v0x55d0c49ad950_0 .net "b", 0 0, L_0x55d0c5d33370;  1 drivers
v0x55d0c49ada10_0 .net "ca", 0 0, L_0x55d0c5d33130;  1 drivers
v0x55d0c49b11d0_0 .net "cin", 0 0, L_0x55d0c5d334a0;  1 drivers
v0x55d0c49b1290_0 .net "sum", 0 0, L_0x55d0c5d32ce0;  1 drivers
v0x55d0c49b0e60_0 .net "w1", 0 0, L_0x55d0c5d32880;  1 drivers
v0x55d0c49af5f0_0 .net "w2", 0 0, L_0x55d0c5d32da0;  1 drivers
v0x55d0c49af6b0_0 .net "w3", 0 0, L_0x55d0c5d32eb0;  1 drivers
v0x55d0c49af210_0 .net "w4", 0 0, L_0x55d0c5d32f70;  1 drivers
v0x55d0c49ad5d0_0 .net "w5", 0 0, L_0x55d0c5d32fe0;  1 drivers
S_0x55d0c49a60f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c49add70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d335d0 .functor XOR 1, L_0x55d0c5d33ab0, L_0x55d0c5d33be0, C4<0>, C4<0>;
L_0x55d0c5d33640 .functor XOR 1, L_0x55d0c5d335d0, L_0x55d0c5d33d10, C4<0>, C4<0>;
L_0x55d0c5d336b0 .functor AND 1, L_0x55d0c5d33ab0, L_0x55d0c5d33be0, C4<1>, C4<1>;
L_0x55d0c5d33720 .functor AND 1, L_0x55d0c5d33ab0, L_0x55d0c5d33d10, C4<1>, C4<1>;
L_0x55d0c5d337e0 .functor AND 1, L_0x55d0c5d33be0, L_0x55d0c5d33d10, C4<1>, C4<1>;
L_0x55d0c5d33850 .functor OR 1, L_0x55d0c5d336b0, L_0x55d0c5d33720, C4<0>, C4<0>;
L_0x55d0c5d339a0 .functor OR 1, L_0x55d0c5d337e0, L_0x55d0c5d33850, C4<0>, C4<0>;
v0x55d0c49ab1b0_0 .net "a", 0 0, L_0x55d0c5d33ab0;  1 drivers
v0x55d0c49aad50_0 .net "b", 0 0, L_0x55d0c5d33be0;  1 drivers
v0x55d0c49aae10_0 .net "ca", 0 0, L_0x55d0c5d339a0;  1 drivers
v0x55d0c49a5cd0_0 .net "cin", 0 0, L_0x55d0c5d33d10;  1 drivers
v0x55d0c49a5d90_0 .net "sum", 0 0, L_0x55d0c5d33640;  1 drivers
v0x55d0c49a9550_0 .net "w1", 0 0, L_0x55d0c5d335d0;  1 drivers
v0x55d0c49a95f0_0 .net "w2", 0 0, L_0x55d0c5d336b0;  1 drivers
v0x55d0c49a9170_0 .net "w3", 0 0, L_0x55d0c5d33720;  1 drivers
v0x55d0c49a9230_0 .net "w4", 0 0, L_0x55d0c5d337e0;  1 drivers
v0x55d0c49a7a20_0 .net "w5", 0 0, L_0x55d0c5d33850;  1 drivers
S_0x55d0c49a7590 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c49add70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d33e80 .functor XOR 1, L_0x55d0c5d34450, L_0x55d0c5d34580, C4<0>, C4<0>;
L_0x55d0c5d33ef0 .functor XOR 1, L_0x55d0c5d33e80, L_0x55d0c5d34700, C4<0>, C4<0>;
L_0x55d0c5d33fb0 .functor AND 1, L_0x55d0c5d34450, L_0x55d0c5d34580, C4<1>, C4<1>;
L_0x55d0c5d340c0 .functor AND 1, L_0x55d0c5d34450, L_0x55d0c5d34700, C4<1>, C4<1>;
L_0x55d0c5d34180 .functor AND 1, L_0x55d0c5d34580, L_0x55d0c5d34700, C4<1>, C4<1>;
L_0x55d0c5d341f0 .functor OR 1, L_0x55d0c5d33fb0, L_0x55d0c5d340c0, C4<0>, C4<0>;
L_0x55d0c5d34340 .functor OR 1, L_0x55d0c5d34180, L_0x55d0c5d341f0, C4<0>, C4<0>;
v0x55d0c49a59d0_0 .net "a", 0 0, L_0x55d0c5d34450;  1 drivers
v0x55d0c49a3990_0 .net "b", 0 0, L_0x55d0c5d34580;  1 drivers
v0x55d0c49a3a30_0 .net "ca", 0 0, L_0x55d0c5d34340;  1 drivers
v0x55d0c499d610_0 .net "cin", 0 0, L_0x55d0c5d34700;  1 drivers
v0x55d0c499d6b0_0 .net "sum", 0 0, L_0x55d0c5d33ef0;  1 drivers
v0x55d0c49a2650_0 .net "w1", 0 0, L_0x55d0c5d33e80;  1 drivers
v0x55d0c49a2710_0 .net "w2", 0 0, L_0x55d0c5d33fb0;  1 drivers
v0x55d0c49a2270_0 .net "w3", 0 0, L_0x55d0c5d340c0;  1 drivers
v0x55d0c49a2310_0 .net "w4", 0 0, L_0x55d0c5d34180;  1 drivers
v0x55d0c499d2a0_0 .net "w5", 0 0, L_0x55d0c5d341f0;  1 drivers
S_0x55d0c49a0a70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c49add70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d34830 .functor XOR 1, L_0x55d0c5d34cd0, L_0x55d0c5d34e90, C4<0>, C4<0>;
L_0x55d0c5d348a0 .functor XOR 1, L_0x55d0c5d34830, L_0x55d0c5d35050, C4<0>, C4<0>;
L_0x55d0c5d34910 .functor AND 1, L_0x55d0c5d34cd0, L_0x55d0c5d34e90, C4<1>, C4<1>;
L_0x55d0c5d34980 .functor AND 1, L_0x55d0c5d34cd0, L_0x55d0c5d35050, C4<1>, C4<1>;
L_0x55d0c5d34a40 .functor AND 1, L_0x55d0c5d34e90, L_0x55d0c5d35050, C4<1>, C4<1>;
L_0x55d0c5d34ab0 .functor OR 1, L_0x55d0c5d34910, L_0x55d0c5d34980, C4<0>, C4<0>;
L_0x55d0c5d34bc0 .functor OR 1, L_0x55d0c5d34a40, L_0x55d0c5d34ab0, C4<0>, C4<0>;
v0x55d0c49a0740_0 .net "a", 0 0, L_0x55d0c5d34cd0;  1 drivers
v0x55d0c499ee90_0 .net "b", 0 0, L_0x55d0c5d34e90;  1 drivers
v0x55d0c499ef50_0 .net "ca", 0 0, L_0x55d0c5d34bc0;  1 drivers
v0x55d0c499eab0_0 .net "cin", 0 0, L_0x55d0c5d35050;  1 drivers
v0x55d0c499eb70_0 .net "sum", 0 0, L_0x55d0c5d348a0;  1 drivers
v0x55d0c499cee0_0 .net "w1", 0 0, L_0x55d0c5d34830;  1 drivers
v0x55d0c4995990_0 .net "w2", 0 0, L_0x55d0c5d34910;  1 drivers
v0x55d0c4995a50_0 .net "w3", 0 0, L_0x55d0c5d34980;  1 drivers
v0x55d0c499a9d0_0 .net "w4", 0 0, L_0x55d0c5d34a40;  1 drivers
v0x55d0c499a5f0_0 .net "w5", 0 0, L_0x55d0c5d34ab0;  1 drivers
S_0x55d0c49818f0 .scope module, "a_4" "triple_fam" 3 32, 11 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55d0c49489a0_0 .net "c", 259 0, L_0x55d0c5dc3620;  1 drivers
v0x55d0c4948ab0_0 .net "ca", 194 0, L_0x55d0c5dc33f0;  1 drivers
v0x55d0c4946dc0_0 .net "s", 324 0, L_0x55d0c5dc3530;  1 drivers
v0x55d0c4946eb0_0 .net "sum", 194 0, L_0x55d0c5dc3300;  1 drivers
L_0x55d0c5d65d40 .part L_0x55d0c5dc3530, 0, 65;
L_0x55d0c5d65de0 .part L_0x55d0c5dc3530, 65, 65;
L_0x55d0c5d65ed0 .part L_0x55d0c5dc3620, 0, 65;
L_0x55d0c5d94560 .part L_0x55d0c5dc3620, 65, 65;
L_0x55d0c5d94650 .part L_0x55d0c5dc3530, 130, 65;
L_0x55d0c5d946f0 .part L_0x55d0c5dc3620, 130, 65;
L_0x55d0c5dc2fb0 .part L_0x55d0c5dc3530, 195, 65;
L_0x55d0c5dc30e0 .part L_0x55d0c5dc3530, 260, 65;
L_0x55d0c5dc31d0 .part L_0x55d0c5dc3620, 195, 65;
L_0x55d0c5dc3300 .concat8 [ 65 65 65 0], L_0x55d0c5d659d0, L_0x55d0c5d941f0, L_0x55d0c5dc2c40;
L_0x55d0c5dc33f0 .concat8 [ 65 65 65 0], L_0x55d0c5d65b60, L_0x55d0c5d94380, L_0x55d0c5dc2dd0;
S_0x55d0c4985170 .scope module, "a_0" "SixtyfourBA" 11 10, 5 3 0, S_0x55d0c49818f0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c53fada0_0 .net/2u *"_s2", 0 0, L_0x7f868395b600;  1 drivers
L_0x7f868395b648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c53faea0_0 .net/2u *"_s6", 0 0, L_0x7f868395b648;  1 drivers
v0x55d0c53f68e0_0 .net "a", 64 0, L_0x55d0c5d65d40;  1 drivers
v0x55d0c53f69a0_0 .net "b", 64 0, L_0x55d0c5d65de0;  1 drivers
v0x55d0c53f4d00_0 .net "ca", 64 0, L_0x55d0c5d65b60;  1 drivers
v0x55d0c53f4e30_0 .net "cin", 64 0, L_0x55d0c5d65ed0;  1 drivers
v0x55d0c53f3120_0 .net "sum", 64 0, L_0x55d0c5d659d0;  1 drivers
L_0x55d0c5d4e370 .part L_0x55d0c5d65d40, 0, 32;
L_0x55d0c5d4e410 .part L_0x55d0c5d65de0, 0, 32;
L_0x55d0c5d4e4b0 .part L_0x55d0c5d65ed0, 0, 32;
L_0x55d0c5d65700 .part L_0x55d0c5d65d40, 32, 32;
L_0x55d0c5d657f0 .part L_0x55d0c5d65de0, 32, 32;
L_0x55d0c5d658e0 .part L_0x55d0c5d65ed0, 32, 32;
L_0x55d0c5d659d0 .concat8 [ 32 32 1 0], L_0x55d0c5d4e0a0, L_0x55d0c5d65430, L_0x7f868395b648;
L_0x55d0c5d65b60 .concat8 [ 1 32 32 0], L_0x7f868395b600, L_0x55d0c5d4e1e0, L_0x55d0c5d65570;
S_0x55d0c4983590 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4985170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4efcc50_0 .net "a", 31 0, L_0x55d0c5d4e370;  1 drivers
v0x55d0c4efcd50_0 .net "b", 31 0, L_0x55d0c5d4e410;  1 drivers
v0x55d0c4de7de0_0 .net "ca", 31 0, L_0x55d0c5d4e1e0;  1 drivers
v0x55d0c4de7ea0_0 .net "cin", 31 0, L_0x55d0c5d4e4b0;  1 drivers
v0x55d0c4cd2530_0 .net "sum", 31 0, L_0x55d0c5d4e0a0;  1 drivers
L_0x55d0c5d42720 .part L_0x55d0c5d4e370, 0, 16;
L_0x55d0c5d427c0 .part L_0x55d0c5d4e410, 0, 16;
L_0x55d0c5d42860 .part L_0x55d0c5d4e4b0, 0, 16;
L_0x55d0c5d4ddd0 .part L_0x55d0c5d4e370, 16, 16;
L_0x55d0c5d4dec0 .part L_0x55d0c5d4e410, 16, 16;
L_0x55d0c5d4dfb0 .part L_0x55d0c5d4e4b0, 16, 16;
L_0x55d0c5d4e0a0 .concat8 [ 16 16 0 0], L_0x55d0c5d42450, L_0x55d0c5d4db00;
L_0x55d0c5d4e1e0 .concat8 [ 16 16 0 0], L_0x55d0c5d42590, L_0x55d0c5d4dc40;
S_0x55d0c49831b0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4983590;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c48fc040_0 .net "a", 15 0, L_0x55d0c5d42720;  1 drivers
v0x55d0c48f6f20_0 .net "b", 15 0, L_0x55d0c5d427c0;  1 drivers
v0x55d0c48f7000_0 .net "ca", 15 0, L_0x55d0c5d42590;  1 drivers
v0x55d0c48fa7a0_0 .net "cin", 15 0, L_0x55d0c5d42860;  1 drivers
v0x55d0c48fa880_0 .net "sum", 15 0, L_0x55d0c5d42450;  1 drivers
L_0x55d0c5d3c8c0 .part L_0x55d0c5d42720, 0, 8;
L_0x55d0c5d3c960 .part L_0x55d0c5d427c0, 0, 8;
L_0x55d0c5d3ca00 .part L_0x55d0c5d42860, 0, 8;
L_0x55d0c5d42180 .part L_0x55d0c5d42720, 8, 8;
L_0x55d0c5d42270 .part L_0x55d0c5d427c0, 8, 8;
L_0x55d0c5d42360 .part L_0x55d0c5d42860, 8, 8;
L_0x55d0c5d42450 .concat8 [ 8 8 0 0], L_0x55d0c5d3c5f0, L_0x55d0c5d41eb0;
L_0x55d0c5d42590 .concat8 [ 8 8 0 0], L_0x55d0c5d3c730, L_0x55d0c5d41ff0;
S_0x55d0c497f5b0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c49831b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4942130_0 .net "a", 7 0, L_0x55d0c5d3c8c0;  1 drivers
v0x55d0c4942210_0 .net "b", 7 0, L_0x55d0c5d3c960;  1 drivers
v0x55d0c493d0b0_0 .net "ca", 7 0, L_0x55d0c5d3c730;  1 drivers
v0x55d0c493d150_0 .net "cin", 7 0, L_0x55d0c5d3ca00;  1 drivers
v0x55d0c4940930_0 .net "sum", 7 0, L_0x55d0c5d3c5f0;  1 drivers
L_0x55d0c5d39950 .part L_0x55d0c5d3c8c0, 0, 4;
L_0x55d0c5d399f0 .part L_0x55d0c5d3c960, 0, 4;
L_0x55d0c5d39a90 .part L_0x55d0c5d3ca00, 0, 4;
L_0x55d0c5d3c2e0 .part L_0x55d0c5d3c8c0, 4, 4;
L_0x55d0c5d3c3d0 .part L_0x55d0c5d3c960, 4, 4;
L_0x55d0c5d3c4c0 .part L_0x55d0c5d3ca00, 4, 4;
L_0x55d0c5d3c5f0 .concat8 [ 4 4 0 0], L_0x55d0c5d39740, L_0x55d0c5d3c0d0;
L_0x55d0c5d3c730 .concat8 [ 4 4 0 0], L_0x55d0c5d397e0, L_0x55d0c5d3c170;
S_0x55d0c497e270 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c497f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c495fbd0_0 .net "a", 3 0, L_0x55d0c5d39950;  1 drivers
v0x55d0c495fcb0_0 .net "b", 3 0, L_0x55d0c5d399f0;  1 drivers
v0x55d0c4963450_0 .net "ca", 3 0, L_0x55d0c5d397e0;  1 drivers
v0x55d0c49634f0_0 .net "cin", 3 0, L_0x55d0c5d39a90;  1 drivers
v0x55d0c4963070_0 .net "sum", 3 0, L_0x55d0c5d39740;  1 drivers
L_0x55d0c5d37700 .part L_0x55d0c5d39950, 0, 1;
L_0x55d0c5d37830 .part L_0x55d0c5d399f0, 0, 1;
L_0x55d0c5d37960 .part L_0x55d0c5d39a90, 0, 1;
L_0x55d0c5d37f70 .part L_0x55d0c5d39950, 1, 1;
L_0x55d0c5d380a0 .part L_0x55d0c5d399f0, 1, 1;
L_0x55d0c5d381d0 .part L_0x55d0c5d39a90, 1, 1;
L_0x55d0c5d38910 .part L_0x55d0c5d39950, 2, 1;
L_0x55d0c5d38a40 .part L_0x55d0c5d399f0, 2, 1;
L_0x55d0c5d38bc0 .part L_0x55d0c5d39a90, 2, 1;
L_0x55d0c5d39190 .part L_0x55d0c5d39950, 3, 1;
L_0x55d0c5d39350 .part L_0x55d0c5d399f0, 3, 1;
L_0x55d0c5d39510 .part L_0x55d0c5d39a90, 3, 1;
L_0x55d0c5d39740 .concat8 [ 1 1 1 1], L_0x55d0c5d371e0, L_0x55d0c5d37b00, L_0x55d0c5d383b0, L_0x55d0c5d38d60;
L_0x55d0c5d397e0 .concat8 [ 1 1 1 1], L_0x55d0c5d375f0, L_0x55d0c5d37e60, L_0x55d0c5d38800, L_0x55d0c5d39080;
S_0x55d0c497de90 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c497e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d35210 .functor XOR 1, L_0x55d0c5d37700, L_0x55d0c5d37830, C4<0>, C4<0>;
L_0x55d0c5d371e0 .functor XOR 1, L_0x55d0c5d35210, L_0x55d0c5d37960, C4<0>, C4<0>;
L_0x55d0c5d372a0 .functor AND 1, L_0x55d0c5d37700, L_0x55d0c5d37830, C4<1>, C4<1>;
L_0x55d0c5d373b0 .functor AND 1, L_0x55d0c5d37700, L_0x55d0c5d37960, C4<1>, C4<1>;
L_0x55d0c5d37470 .functor AND 1, L_0x55d0c5d37830, L_0x55d0c5d37960, C4<1>, C4<1>;
L_0x55d0c5d374e0 .functor OR 1, L_0x55d0c5d372a0, L_0x55d0c5d373b0, C4<0>, C4<0>;
L_0x55d0c5d375f0 .functor OR 1, L_0x55d0c5d37470, L_0x55d0c5d374e0, C4<0>, C4<0>;
v0x55d0c4978ec0_0 .net "a", 0 0, L_0x55d0c5d37700;  1 drivers
v0x55d0c497c690_0 .net "b", 0 0, L_0x55d0c5d37830;  1 drivers
v0x55d0c497c730_0 .net "ca", 0 0, L_0x55d0c5d375f0;  1 drivers
v0x55d0c497c2b0_0 .net "cin", 0 0, L_0x55d0c5d37960;  1 drivers
v0x55d0c497c350_0 .net "sum", 0 0, L_0x55d0c5d371e0;  1 drivers
v0x55d0c497aab0_0 .net "w1", 0 0, L_0x55d0c5d35210;  1 drivers
v0x55d0c497ab70_0 .net "w2", 0 0, L_0x55d0c5d372a0;  1 drivers
v0x55d0c497a6d0_0 .net "w3", 0 0, L_0x55d0c5d373b0;  1 drivers
v0x55d0c497a790_0 .net "w4", 0 0, L_0x55d0c5d37470;  1 drivers
v0x55d0c4978b40_0 .net "w5", 0 0, L_0x55d0c5d374e0;  1 drivers
S_0x55d0c49715b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c497e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d37a90 .functor XOR 1, L_0x55d0c5d37f70, L_0x55d0c5d380a0, C4<0>, C4<0>;
L_0x55d0c5d37b00 .functor XOR 1, L_0x55d0c5d37a90, L_0x55d0c5d381d0, C4<0>, C4<0>;
L_0x55d0c5d37b70 .functor AND 1, L_0x55d0c5d37f70, L_0x55d0c5d380a0, C4<1>, C4<1>;
L_0x55d0c5d37be0 .functor AND 1, L_0x55d0c5d37f70, L_0x55d0c5d381d0, C4<1>, C4<1>;
L_0x55d0c5d37ca0 .functor AND 1, L_0x55d0c5d380a0, L_0x55d0c5d381d0, C4<1>, C4<1>;
L_0x55d0c5d37d10 .functor OR 1, L_0x55d0c5d37b70, L_0x55d0c5d37be0, C4<0>, C4<0>;
L_0x55d0c5d37e60 .functor OR 1, L_0x55d0c5d37ca0, L_0x55d0c5d37d10, C4<0>, C4<0>;
v0x55d0c4976670_0 .net "a", 0 0, L_0x55d0c5d37f70;  1 drivers
v0x55d0c4976210_0 .net "b", 0 0, L_0x55d0c5d380a0;  1 drivers
v0x55d0c49762d0_0 .net "ca", 0 0, L_0x55d0c5d37e60;  1 drivers
v0x55d0c4971190_0 .net "cin", 0 0, L_0x55d0c5d381d0;  1 drivers
v0x55d0c4971250_0 .net "sum", 0 0, L_0x55d0c5d37b00;  1 drivers
v0x55d0c4974a10_0 .net "w1", 0 0, L_0x55d0c5d37a90;  1 drivers
v0x55d0c4974ab0_0 .net "w2", 0 0, L_0x55d0c5d37b70;  1 drivers
v0x55d0c4974630_0 .net "w3", 0 0, L_0x55d0c5d37be0;  1 drivers
v0x55d0c49746f0_0 .net "w4", 0 0, L_0x55d0c5d37ca0;  1 drivers
v0x55d0c4972ee0_0 .net "w5", 0 0, L_0x55d0c5d37d10;  1 drivers
S_0x55d0c4972a50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c497e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d38340 .functor XOR 1, L_0x55d0c5d38910, L_0x55d0c5d38a40, C4<0>, C4<0>;
L_0x55d0c5d383b0 .functor XOR 1, L_0x55d0c5d38340, L_0x55d0c5d38bc0, C4<0>, C4<0>;
L_0x55d0c5d38470 .functor AND 1, L_0x55d0c5d38910, L_0x55d0c5d38a40, C4<1>, C4<1>;
L_0x55d0c5d38580 .functor AND 1, L_0x55d0c5d38910, L_0x55d0c5d38bc0, C4<1>, C4<1>;
L_0x55d0c5d38640 .functor AND 1, L_0x55d0c5d38a40, L_0x55d0c5d38bc0, C4<1>, C4<1>;
L_0x55d0c5d386b0 .functor OR 1, L_0x55d0c5d38470, L_0x55d0c5d38580, C4<0>, C4<0>;
L_0x55d0c5d38800 .functor OR 1, L_0x55d0c5d38640, L_0x55d0c5d386b0, C4<0>, C4<0>;
v0x55d0c4970f10_0 .net "a", 0 0, L_0x55d0c5d38910;  1 drivers
v0x55d0c496ecc0_0 .net "b", 0 0, L_0x55d0c5d38a40;  1 drivers
v0x55d0c496ed60_0 .net "ca", 0 0, L_0x55d0c5d38800;  1 drivers
v0x55d0c4967c70_0 .net "cin", 0 0, L_0x55d0c5d38bc0;  1 drivers
v0x55d0c4967d30_0 .net "sum", 0 0, L_0x55d0c5d383b0;  1 drivers
v0x55d0c496cd20_0 .net "w1", 0 0, L_0x55d0c5d38340;  1 drivers
v0x55d0c496c8d0_0 .net "w2", 0 0, L_0x55d0c5d38470;  1 drivers
v0x55d0c496c990_0 .net "w3", 0 0, L_0x55d0c5d38580;  1 drivers
v0x55d0c4967850_0 .net "w4", 0 0, L_0x55d0c5d38640;  1 drivers
v0x55d0c496b0d0_0 .net "w5", 0 0, L_0x55d0c5d386b0;  1 drivers
S_0x55d0c496acf0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c497e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d38cf0 .functor XOR 1, L_0x55d0c5d39190, L_0x55d0c5d39350, C4<0>, C4<0>;
L_0x55d0c5d38d60 .functor XOR 1, L_0x55d0c5d38cf0, L_0x55d0c5d39510, C4<0>, C4<0>;
L_0x55d0c5d38dd0 .functor AND 1, L_0x55d0c5d39190, L_0x55d0c5d39350, C4<1>, C4<1>;
L_0x55d0c5d38e40 .functor AND 1, L_0x55d0c5d39190, L_0x55d0c5d39510, C4<1>, C4<1>;
L_0x55d0c5d38f00 .functor AND 1, L_0x55d0c5d39350, L_0x55d0c5d39510, C4<1>, C4<1>;
L_0x55d0c5d38f70 .functor OR 1, L_0x55d0c5d38dd0, L_0x55d0c5d38e40, C4<0>, C4<0>;
L_0x55d0c5d39080 .functor OR 1, L_0x55d0c5d38f00, L_0x55d0c5d38f70, C4<0>, C4<0>;
v0x55d0c4969570_0 .net "a", 0 0, L_0x55d0c5d39190;  1 drivers
v0x55d0c4969110_0 .net "b", 0 0, L_0x55d0c5d39350;  1 drivers
v0x55d0c49691d0_0 .net "ca", 0 0, L_0x55d0c5d39080;  1 drivers
v0x55d0c49674d0_0 .net "cin", 0 0, L_0x55d0c5d39510;  1 drivers
v0x55d0c4967590_0 .net "sum", 0 0, L_0x55d0c5d38d60;  1 drivers
v0x55d0c495fff0_0 .net "w1", 0 0, L_0x55d0c5d38cf0;  1 drivers
v0x55d0c4960090_0 .net "w2", 0 0, L_0x55d0c5d38dd0;  1 drivers
v0x55d0c4965030_0 .net "w3", 0 0, L_0x55d0c5d38e40;  1 drivers
v0x55d0c49650f0_0 .net "w4", 0 0, L_0x55d0c5d38f00;  1 drivers
v0x55d0c4964d00_0 .net "w5", 0 0, L_0x55d0c5d38f70;  1 drivers
S_0x55d0c4961870 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c497f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49449b0_0 .net "a", 3 0, L_0x55d0c5d3c2e0;  1 drivers
v0x55d0c4944ab0_0 .net "b", 3 0, L_0x55d0c5d3c3d0;  1 drivers
v0x55d0c493d4d0_0 .net "ca", 3 0, L_0x55d0c5d3c170;  1 drivers
v0x55d0c493d590_0 .net "cin", 3 0, L_0x55d0c5d3c4c0;  1 drivers
v0x55d0c4942510_0 .net "sum", 3 0, L_0x55d0c5d3c0d0;  1 drivers
L_0x55d0c5d3a090 .part L_0x55d0c5d3c2e0, 0, 1;
L_0x55d0c5d3a1c0 .part L_0x55d0c5d3c3d0, 0, 1;
L_0x55d0c5d3a2f0 .part L_0x55d0c5d3c4c0, 0, 1;
L_0x55d0c5d3a900 .part L_0x55d0c5d3c2e0, 1, 1;
L_0x55d0c5d3aa30 .part L_0x55d0c5d3c3d0, 1, 1;
L_0x55d0c5d3ab60 .part L_0x55d0c5d3c4c0, 1, 1;
L_0x55d0c5d3b2a0 .part L_0x55d0c5d3c2e0, 2, 1;
L_0x55d0c5d3b3d0 .part L_0x55d0c5d3c3d0, 2, 1;
L_0x55d0c5d3b550 .part L_0x55d0c5d3c4c0, 2, 1;
L_0x55d0c5d3bb20 .part L_0x55d0c5d3c2e0, 3, 1;
L_0x55d0c5d3bce0 .part L_0x55d0c5d3c3d0, 3, 1;
L_0x55d0c5d3bea0 .part L_0x55d0c5d3c4c0, 3, 1;
L_0x55d0c5d3c0d0 .concat8 [ 1 1 1 1], L_0x55d0c5d39b30, L_0x55d0c5d3a490, L_0x55d0c5d3ad40, L_0x55d0c5d3b6f0;
L_0x55d0c5d3c170 .concat8 [ 1 1 1 1], L_0x55d0c5d39f80, L_0x55d0c5d3a7f0, L_0x55d0c5d3b190, L_0x55d0c5d3ba10;
S_0x55d0c495f850 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4961870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d396d0 .functor XOR 1, L_0x55d0c5d3a090, L_0x55d0c5d3a1c0, C4<0>, C4<0>;
L_0x55d0c5d39b30 .functor XOR 1, L_0x55d0c5d396d0, L_0x55d0c5d3a2f0, C4<0>, C4<0>;
L_0x55d0c5d39bf0 .functor AND 1, L_0x55d0c5d3a090, L_0x55d0c5d3a1c0, C4<1>, C4<1>;
L_0x55d0c5d39d00 .functor AND 1, L_0x55d0c5d3a090, L_0x55d0c5d3a2f0, C4<1>, C4<1>;
L_0x55d0c5d39dc0 .functor AND 1, L_0x55d0c5d3a1c0, L_0x55d0c5d3a2f0, C4<1>, C4<1>;
L_0x55d0c5d39e30 .functor OR 1, L_0x55d0c5d39bf0, L_0x55d0c5d39d00, C4<0>, C4<0>;
L_0x55d0c5d39f80 .functor OR 1, L_0x55d0c5d39dc0, L_0x55d0c5d39e30, C4<0>, C4<0>;
v0x55d0c4961590_0 .net "a", 0 0, L_0x55d0c5d3a090;  1 drivers
v0x55d0c495d890_0 .net "b", 0 0, L_0x55d0c5d3a1c0;  1 drivers
v0x55d0c495d950_0 .net "ca", 0 0, L_0x55d0c5d39f80;  1 drivers
v0x55d0c4957510_0 .net "cin", 0 0, L_0x55d0c5d3a2f0;  1 drivers
v0x55d0c49575d0_0 .net "sum", 0 0, L_0x55d0c5d39b30;  1 drivers
v0x55d0c495c5c0_0 .net "w1", 0 0, L_0x55d0c5d396d0;  1 drivers
v0x55d0c495c170_0 .net "w2", 0 0, L_0x55d0c5d39bf0;  1 drivers
v0x55d0c495c230_0 .net "w3", 0 0, L_0x55d0c5d39d00;  1 drivers
v0x55d0c49570f0_0 .net "w4", 0 0, L_0x55d0c5d39dc0;  1 drivers
v0x55d0c495a970_0 .net "w5", 0 0, L_0x55d0c5d39e30;  1 drivers
S_0x55d0c495a590 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4961870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d3a420 .functor XOR 1, L_0x55d0c5d3a900, L_0x55d0c5d3aa30, C4<0>, C4<0>;
L_0x55d0c5d3a490 .functor XOR 1, L_0x55d0c5d3a420, L_0x55d0c5d3ab60, C4<0>, C4<0>;
L_0x55d0c5d3a500 .functor AND 1, L_0x55d0c5d3a900, L_0x55d0c5d3aa30, C4<1>, C4<1>;
L_0x55d0c5d3a570 .functor AND 1, L_0x55d0c5d3a900, L_0x55d0c5d3ab60, C4<1>, C4<1>;
L_0x55d0c5d3a630 .functor AND 1, L_0x55d0c5d3aa30, L_0x55d0c5d3ab60, C4<1>, C4<1>;
L_0x55d0c5d3a6a0 .functor OR 1, L_0x55d0c5d3a500, L_0x55d0c5d3a570, C4<0>, C4<0>;
L_0x55d0c5d3a7f0 .functor OR 1, L_0x55d0c5d3a630, L_0x55d0c5d3a6a0, C4<0>, C4<0>;
v0x55d0c4958e10_0 .net "a", 0 0, L_0x55d0c5d3a900;  1 drivers
v0x55d0c49589b0_0 .net "b", 0 0, L_0x55d0c5d3aa30;  1 drivers
v0x55d0c4958a70_0 .net "ca", 0 0, L_0x55d0c5d3a7f0;  1 drivers
v0x55d0c4956d70_0 .net "cin", 0 0, L_0x55d0c5d3ab60;  1 drivers
v0x55d0c4956e30_0 .net "sum", 0 0, L_0x55d0c5d3a490;  1 drivers
v0x55d0c494f890_0 .net "w1", 0 0, L_0x55d0c5d3a420;  1 drivers
v0x55d0c494f930_0 .net "w2", 0 0, L_0x55d0c5d3a500;  1 drivers
v0x55d0c49548d0_0 .net "w3", 0 0, L_0x55d0c5d3a570;  1 drivers
v0x55d0c4954990_0 .net "w4", 0 0, L_0x55d0c5d3a630;  1 drivers
v0x55d0c49545a0_0 .net "w5", 0 0, L_0x55d0c5d3a6a0;  1 drivers
S_0x55d0c494f470 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4961870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d3acd0 .functor XOR 1, L_0x55d0c5d3b2a0, L_0x55d0c5d3b3d0, C4<0>, C4<0>;
L_0x55d0c5d3ad40 .functor XOR 1, L_0x55d0c5d3acd0, L_0x55d0c5d3b550, C4<0>, C4<0>;
L_0x55d0c5d3ae00 .functor AND 1, L_0x55d0c5d3b2a0, L_0x55d0c5d3b3d0, C4<1>, C4<1>;
L_0x55d0c5d3af10 .functor AND 1, L_0x55d0c5d3b2a0, L_0x55d0c5d3b550, C4<1>, C4<1>;
L_0x55d0c5d3afd0 .functor AND 1, L_0x55d0c5d3b3d0, L_0x55d0c5d3b550, C4<1>, C4<1>;
L_0x55d0c5d3b040 .functor OR 1, L_0x55d0c5d3ae00, L_0x55d0c5d3af10, C4<0>, C4<0>;
L_0x55d0c5d3b190 .functor OR 1, L_0x55d0c5d3afd0, L_0x55d0c5d3b040, C4<0>, C4<0>;
v0x55d0c4952d70_0 .net "a", 0 0, L_0x55d0c5d3b2a0;  1 drivers
v0x55d0c4952910_0 .net "b", 0 0, L_0x55d0c5d3b3d0;  1 drivers
v0x55d0c49529b0_0 .net "ca", 0 0, L_0x55d0c5d3b190;  1 drivers
v0x55d0c4951110_0 .net "cin", 0 0, L_0x55d0c5d3b550;  1 drivers
v0x55d0c49511b0_0 .net "sum", 0 0, L_0x55d0c5d3ad40;  1 drivers
v0x55d0c4950d30_0 .net "w1", 0 0, L_0x55d0c5d3acd0;  1 drivers
v0x55d0c4950df0_0 .net "w2", 0 0, L_0x55d0c5d3ae00;  1 drivers
v0x55d0c494f0f0_0 .net "w3", 0 0, L_0x55d0c5d3af10;  1 drivers
v0x55d0c494f190_0 .net "w4", 0 0, L_0x55d0c5d3afd0;  1 drivers
v0x55d0c494cfc0_0 .net "w5", 0 0, L_0x55d0c5d3b040;  1 drivers
S_0x55d0c4945150 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4961870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d3b680 .functor XOR 1, L_0x55d0c5d3bb20, L_0x55d0c5d3bce0, C4<0>, C4<0>;
L_0x55d0c5d3b6f0 .functor XOR 1, L_0x55d0c5d3b680, L_0x55d0c5d3bea0, C4<0>, C4<0>;
L_0x55d0c5d3b760 .functor AND 1, L_0x55d0c5d3bb20, L_0x55d0c5d3bce0, C4<1>, C4<1>;
L_0x55d0c5d3b7d0 .functor AND 1, L_0x55d0c5d3bb20, L_0x55d0c5d3bea0, C4<1>, C4<1>;
L_0x55d0c5d3b890 .functor AND 1, L_0x55d0c5d3bce0, L_0x55d0c5d3bea0, C4<1>, C4<1>;
L_0x55d0c5d3b900 .functor OR 1, L_0x55d0c5d3b760, L_0x55d0c5d3b7d0, C4<0>, C4<0>;
L_0x55d0c5d3ba10 .functor OR 1, L_0x55d0c5d3b890, L_0x55d0c5d3b900, C4<0>, C4<0>;
v0x55d0c494a240_0 .net "a", 0 0, L_0x55d0c5d3bb20;  1 drivers
v0x55d0c4949db0_0 .net "b", 0 0, L_0x55d0c5d3bce0;  1 drivers
v0x55d0c4949e70_0 .net "ca", 0 0, L_0x55d0c5d3ba10;  1 drivers
v0x55d0c4944d30_0 .net "cin", 0 0, L_0x55d0c5d3bea0;  1 drivers
v0x55d0c4944df0_0 .net "sum", 0 0, L_0x55d0c5d3b6f0;  1 drivers
v0x55d0c4948620_0 .net "w1", 0 0, L_0x55d0c5d3b680;  1 drivers
v0x55d0c49481d0_0 .net "w2", 0 0, L_0x55d0c5d3b760;  1 drivers
v0x55d0c4948290_0 .net "w3", 0 0, L_0x55d0c5d3b7d0;  1 drivers
v0x55d0c49469d0_0 .net "w4", 0 0, L_0x55d0c5d3b890;  1 drivers
v0x55d0c49465f0_0 .net "w5", 0 0, L_0x55d0c5d3b900;  1 drivers
S_0x55d0c4940550 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c49831b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c48fe840_0 .net "a", 7 0, L_0x55d0c5d42180;  1 drivers
v0x55d0c48f7340_0 .net "b", 7 0, L_0x55d0c5d42270;  1 drivers
v0x55d0c48f7420_0 .net "ca", 7 0, L_0x55d0c5d41ff0;  1 drivers
v0x55d0c48fc380_0 .net "cin", 7 0, L_0x55d0c5d42360;  1 drivers
v0x55d0c48fc460_0 .net "sum", 7 0, L_0x55d0c5d41eb0;  1 drivers
L_0x55d0c5d3f210 .part L_0x55d0c5d42180, 0, 4;
L_0x55d0c5d3f2b0 .part L_0x55d0c5d42270, 0, 4;
L_0x55d0c5d3f350 .part L_0x55d0c5d42360, 0, 4;
L_0x55d0c5d41ba0 .part L_0x55d0c5d42180, 4, 4;
L_0x55d0c5d41c90 .part L_0x55d0c5d42270, 4, 4;
L_0x55d0c5d41d80 .part L_0x55d0c5d42360, 4, 4;
L_0x55d0c5d41eb0 .concat8 [ 4 4 0 0], L_0x55d0c5d3f000, L_0x55d0c5d41990;
L_0x55d0c5d41ff0 .concat8 [ 4 4 0 0], L_0x55d0c5d3f0a0, L_0x55d0c5d41a30;
S_0x55d0c493e970 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4940550;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4922c90_0 .net "a", 3 0, L_0x55d0c5d3f210;  1 drivers
v0x55d0c4922d70_0 .net "b", 3 0, L_0x55d0c5d3f2b0;  1 drivers
v0x55d0c491b7b0_0 .net "ca", 3 0, L_0x55d0c5d3f0a0;  1 drivers
v0x55d0c491b850_0 .net "cin", 3 0, L_0x55d0c5d3f350;  1 drivers
v0x55d0c49207f0_0 .net "sum", 3 0, L_0x55d0c5d3f000;  1 drivers
L_0x55d0c5d3cfc0 .part L_0x55d0c5d3f210, 0, 1;
L_0x55d0c5d3d0f0 .part L_0x55d0c5d3f2b0, 0, 1;
L_0x55d0c5d3d220 .part L_0x55d0c5d3f350, 0, 1;
L_0x55d0c5d3d830 .part L_0x55d0c5d3f210, 1, 1;
L_0x55d0c5d3d960 .part L_0x55d0c5d3f2b0, 1, 1;
L_0x55d0c5d3da90 .part L_0x55d0c5d3f350, 1, 1;
L_0x55d0c5d3e1d0 .part L_0x55d0c5d3f210, 2, 1;
L_0x55d0c5d3e300 .part L_0x55d0c5d3f2b0, 2, 1;
L_0x55d0c5d3e480 .part L_0x55d0c5d3f350, 2, 1;
L_0x55d0c5d3ea50 .part L_0x55d0c5d3f210, 3, 1;
L_0x55d0c5d3ec10 .part L_0x55d0c5d3f2b0, 3, 1;
L_0x55d0c5d3edd0 .part L_0x55d0c5d3f350, 3, 1;
L_0x55d0c5d3f000 .concat8 [ 1 1 1 1], L_0x55d0c5d3caa0, L_0x55d0c5d3d3c0, L_0x55d0c5d3dc70, L_0x55d0c5d3e620;
L_0x55d0c5d3f0a0 .concat8 [ 1 1 1 1], L_0x55d0c5d3ceb0, L_0x55d0c5d3d720, L_0x55d0c5d3e0c0, L_0x55d0c5d3e940;
S_0x55d0c493cd30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c493e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d3c060 .functor XOR 1, L_0x55d0c5d3cfc0, L_0x55d0c5d3d0f0, C4<0>, C4<0>;
L_0x55d0c5d3caa0 .functor XOR 1, L_0x55d0c5d3c060, L_0x55d0c5d3d220, C4<0>, C4<0>;
L_0x55d0c5d3cb60 .functor AND 1, L_0x55d0c5d3cfc0, L_0x55d0c5d3d0f0, C4<1>, C4<1>;
L_0x55d0c5d3cc70 .functor AND 1, L_0x55d0c5d3cfc0, L_0x55d0c5d3d220, C4<1>, C4<1>;
L_0x55d0c5d3cd30 .functor AND 1, L_0x55d0c5d3d0f0, L_0x55d0c5d3d220, C4<1>, C4<1>;
L_0x55d0c5d3cda0 .functor OR 1, L_0x55d0c5d3cb60, L_0x55d0c5d3cc70, C4<0>, C4<0>;
L_0x55d0c5d3ceb0 .functor OR 1, L_0x55d0c5d3cd30, L_0x55d0c5d3cda0, C4<0>, C4<0>;
v0x55d0c493ae20_0 .net "a", 0 0, L_0x55d0c5d3cfc0;  1 drivers
v0x55d0c49349f0_0 .net "b", 0 0, L_0x55d0c5d3d0f0;  1 drivers
v0x55d0c4934a90_0 .net "ca", 0 0, L_0x55d0c5d3ceb0;  1 drivers
v0x55d0c4939a30_0 .net "cin", 0 0, L_0x55d0c5d3d220;  1 drivers
v0x55d0c4939ad0_0 .net "sum", 0 0, L_0x55d0c5d3caa0;  1 drivers
v0x55d0c4939650_0 .net "w1", 0 0, L_0x55d0c5d3c060;  1 drivers
v0x55d0c4939710_0 .net "w2", 0 0, L_0x55d0c5d3cb60;  1 drivers
v0x55d0c49345d0_0 .net "w3", 0 0, L_0x55d0c5d3cc70;  1 drivers
v0x55d0c4934690_0 .net "w4", 0 0, L_0x55d0c5d3cd30;  1 drivers
v0x55d0c4937f00_0 .net "w5", 0 0, L_0x55d0c5d3cda0;  1 drivers
S_0x55d0c4937a70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c493e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d3d350 .functor XOR 1, L_0x55d0c5d3d830, L_0x55d0c5d3d960, C4<0>, C4<0>;
L_0x55d0c5d3d3c0 .functor XOR 1, L_0x55d0c5d3d350, L_0x55d0c5d3da90, C4<0>, C4<0>;
L_0x55d0c5d3d430 .functor AND 1, L_0x55d0c5d3d830, L_0x55d0c5d3d960, C4<1>, C4<1>;
L_0x55d0c5d3d4a0 .functor AND 1, L_0x55d0c5d3d830, L_0x55d0c5d3da90, C4<1>, C4<1>;
L_0x55d0c5d3d560 .functor AND 1, L_0x55d0c5d3d960, L_0x55d0c5d3da90, C4<1>, C4<1>;
L_0x55d0c5d3d5d0 .functor OR 1, L_0x55d0c5d3d430, L_0x55d0c5d3d4a0, C4<0>, C4<0>;
L_0x55d0c5d3d720 .functor OR 1, L_0x55d0c5d3d560, L_0x55d0c5d3d5d0, C4<0>, C4<0>;
v0x55d0c49362f0_0 .net "a", 0 0, L_0x55d0c5d3d830;  1 drivers
v0x55d0c4935e90_0 .net "b", 0 0, L_0x55d0c5d3d960;  1 drivers
v0x55d0c4935f50_0 .net "ca", 0 0, L_0x55d0c5d3d720;  1 drivers
v0x55d0c4934250_0 .net "cin", 0 0, L_0x55d0c5d3da90;  1 drivers
v0x55d0c4934310_0 .net "sum", 0 0, L_0x55d0c5d3d3c0;  1 drivers
v0x55d0c492cd70_0 .net "w1", 0 0, L_0x55d0c5d3d350;  1 drivers
v0x55d0c492ce10_0 .net "w2", 0 0, L_0x55d0c5d3d430;  1 drivers
v0x55d0c4931db0_0 .net "w3", 0 0, L_0x55d0c5d3d4a0;  1 drivers
v0x55d0c4931e70_0 .net "w4", 0 0, L_0x55d0c5d3d560;  1 drivers
v0x55d0c4931a80_0 .net "w5", 0 0, L_0x55d0c5d3d5d0;  1 drivers
S_0x55d0c492c950 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c493e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d3dc00 .functor XOR 1, L_0x55d0c5d3e1d0, L_0x55d0c5d3e300, C4<0>, C4<0>;
L_0x55d0c5d3dc70 .functor XOR 1, L_0x55d0c5d3dc00, L_0x55d0c5d3e480, C4<0>, C4<0>;
L_0x55d0c5d3dd30 .functor AND 1, L_0x55d0c5d3e1d0, L_0x55d0c5d3e300, C4<1>, C4<1>;
L_0x55d0c5d3de40 .functor AND 1, L_0x55d0c5d3e1d0, L_0x55d0c5d3e480, C4<1>, C4<1>;
L_0x55d0c5d3df00 .functor AND 1, L_0x55d0c5d3e300, L_0x55d0c5d3e480, C4<1>, C4<1>;
L_0x55d0c5d3df70 .functor OR 1, L_0x55d0c5d3dd30, L_0x55d0c5d3de40, C4<0>, C4<0>;
L_0x55d0c5d3e0c0 .functor OR 1, L_0x55d0c5d3df00, L_0x55d0c5d3df70, C4<0>, C4<0>;
v0x55d0c49302d0_0 .net "a", 0 0, L_0x55d0c5d3e1d0;  1 drivers
v0x55d0c492fdf0_0 .net "b", 0 0, L_0x55d0c5d3e300;  1 drivers
v0x55d0c492feb0_0 .net "ca", 0 0, L_0x55d0c5d3e0c0;  1 drivers
v0x55d0c492e5f0_0 .net "cin", 0 0, L_0x55d0c5d3e480;  1 drivers
v0x55d0c492e6b0_0 .net "sum", 0 0, L_0x55d0c5d3dc70;  1 drivers
v0x55d0c492e280_0 .net "w1", 0 0, L_0x55d0c5d3dc00;  1 drivers
v0x55d0c492c5d0_0 .net "w2", 0 0, L_0x55d0c5d3dd30;  1 drivers
v0x55d0c492c690_0 .net "w3", 0 0, L_0x55d0c5d3de40;  1 drivers
v0x55d0c492a480_0 .net "w4", 0 0, L_0x55d0c5d3df00;  1 drivers
v0x55d0c4923430_0 .net "w5", 0 0, L_0x55d0c5d3df70;  1 drivers
S_0x55d0c4928470 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c493e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d3e5b0 .functor XOR 1, L_0x55d0c5d3ea50, L_0x55d0c5d3ec10, C4<0>, C4<0>;
L_0x55d0c5d3e620 .functor XOR 1, L_0x55d0c5d3e5b0, L_0x55d0c5d3edd0, C4<0>, C4<0>;
L_0x55d0c5d3e690 .functor AND 1, L_0x55d0c5d3ea50, L_0x55d0c5d3ec10, C4<1>, C4<1>;
L_0x55d0c5d3e700 .functor AND 1, L_0x55d0c5d3ea50, L_0x55d0c5d3edd0, C4<1>, C4<1>;
L_0x55d0c5d3e7c0 .functor AND 1, L_0x55d0c5d3ec10, L_0x55d0c5d3edd0, C4<1>, C4<1>;
L_0x55d0c5d3e830 .functor OR 1, L_0x55d0c5d3e690, L_0x55d0c5d3e700, C4<0>, C4<0>;
L_0x55d0c5d3e940 .functor OR 1, L_0x55d0c5d3e7c0, L_0x55d0c5d3e830, C4<0>, C4<0>;
v0x55d0c4928110_0 .net "a", 0 0, L_0x55d0c5d3ea50;  1 drivers
v0x55d0c4923010_0 .net "b", 0 0, L_0x55d0c5d3ec10;  1 drivers
v0x55d0c49230d0_0 .net "ca", 0 0, L_0x55d0c5d3e940;  1 drivers
v0x55d0c4926890_0 .net "cin", 0 0, L_0x55d0c5d3edd0;  1 drivers
v0x55d0c4926950_0 .net "sum", 0 0, L_0x55d0c5d3e620;  1 drivers
v0x55d0c49264b0_0 .net "w1", 0 0, L_0x55d0c5d3e5b0;  1 drivers
v0x55d0c4926550_0 .net "w2", 0 0, L_0x55d0c5d3e690;  1 drivers
v0x55d0c4924cb0_0 .net "w3", 0 0, L_0x55d0c5d3e700;  1 drivers
v0x55d0c4924d70_0 .net "w4", 0 0, L_0x55d0c5d3e7c0;  1 drivers
v0x55d0c4924980_0 .net "w5", 0 0, L_0x55d0c5d3e830;  1 drivers
S_0x55d0c4920410 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4940550;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4902040_0 .net "a", 3 0, L_0x55d0c5d41ba0;  1 drivers
v0x55d0c4902140_0 .net "b", 3 0, L_0x55d0c5d41c90;  1 drivers
v0x55d0c4900880_0 .net "ca", 3 0, L_0x55d0c5d41a30;  1 drivers
v0x55d0c4900940_0 .net "cin", 3 0, L_0x55d0c5d41d80;  1 drivers
v0x55d0c49004a0_0 .net "sum", 3 0, L_0x55d0c5d41990;  1 drivers
L_0x55d0c5d3f950 .part L_0x55d0c5d41ba0, 0, 1;
L_0x55d0c5d3fa80 .part L_0x55d0c5d41c90, 0, 1;
L_0x55d0c5d3fbb0 .part L_0x55d0c5d41d80, 0, 1;
L_0x55d0c5d401c0 .part L_0x55d0c5d41ba0, 1, 1;
L_0x55d0c5d402f0 .part L_0x55d0c5d41c90, 1, 1;
L_0x55d0c5d40420 .part L_0x55d0c5d41d80, 1, 1;
L_0x55d0c5d40b60 .part L_0x55d0c5d41ba0, 2, 1;
L_0x55d0c5d40c90 .part L_0x55d0c5d41c90, 2, 1;
L_0x55d0c5d40e10 .part L_0x55d0c5d41d80, 2, 1;
L_0x55d0c5d413e0 .part L_0x55d0c5d41ba0, 3, 1;
L_0x55d0c5d415a0 .part L_0x55d0c5d41c90, 3, 1;
L_0x55d0c5d41760 .part L_0x55d0c5d41d80, 3, 1;
L_0x55d0c5d41990 .concat8 [ 1 1 1 1], L_0x55d0c5d3f3f0, L_0x55d0c5d3fd50, L_0x55d0c5d40600, L_0x55d0c5d40fb0;
L_0x55d0c5d41a30 .concat8 [ 1 1 1 1], L_0x55d0c5d3f840, L_0x55d0c5d400b0, L_0x55d0c5d40a50, L_0x55d0c5d412d0;
S_0x55d0c491ec10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4920410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d3ef90 .functor XOR 1, L_0x55d0c5d3f950, L_0x55d0c5d3fa80, C4<0>, C4<0>;
L_0x55d0c5d3f3f0 .functor XOR 1, L_0x55d0c5d3ef90, L_0x55d0c5d3fbb0, C4<0>, C4<0>;
L_0x55d0c5d3f4b0 .functor AND 1, L_0x55d0c5d3f950, L_0x55d0c5d3fa80, C4<1>, C4<1>;
L_0x55d0c5d3f5c0 .functor AND 1, L_0x55d0c5d3f950, L_0x55d0c5d3fbb0, C4<1>, C4<1>;
L_0x55d0c5d3f680 .functor AND 1, L_0x55d0c5d3fa80, L_0x55d0c5d3fbb0, C4<1>, C4<1>;
L_0x55d0c5d3f6f0 .functor OR 1, L_0x55d0c5d3f4b0, L_0x55d0c5d3f5c0, C4<0>, C4<0>;
L_0x55d0c5d3f840 .functor OR 1, L_0x55d0c5d3f680, L_0x55d0c5d3f6f0, C4<0>, C4<0>;
v0x55d0c491e830_0 .net "a", 0 0, L_0x55d0c5d3f950;  1 drivers
v0x55d0c491e8d0_0 .net "b", 0 0, L_0x55d0c5d3fa80;  1 drivers
v0x55d0c491d030_0 .net "ca", 0 0, L_0x55d0c5d3f840;  1 drivers
v0x55d0c491d100_0 .net "cin", 0 0, L_0x55d0c5d3fbb0;  1 drivers
v0x55d0c491cc50_0 .net "sum", 0 0, L_0x55d0c5d3f3f0;  1 drivers
v0x55d0c491b010_0 .net "w1", 0 0, L_0x55d0c5d3ef90;  1 drivers
v0x55d0c491b0d0_0 .net "w2", 0 0, L_0x55d0c5d3f4b0;  1 drivers
v0x55d0c4919050_0 .net "w3", 0 0, L_0x55d0c5d3f5c0;  1 drivers
v0x55d0c49190f0_0 .net "w4", 0 0, L_0x55d0c5d3f680;  1 drivers
v0x55d0c4912cd0_0 .net "w5", 0 0, L_0x55d0c5d3f6f0;  1 drivers
S_0x55d0c4917d10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4920410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d3fce0 .functor XOR 1, L_0x55d0c5d401c0, L_0x55d0c5d402f0, C4<0>, C4<0>;
L_0x55d0c5d3fd50 .functor XOR 1, L_0x55d0c5d3fce0, L_0x55d0c5d40420, C4<0>, C4<0>;
L_0x55d0c5d3fdc0 .functor AND 1, L_0x55d0c5d401c0, L_0x55d0c5d402f0, C4<1>, C4<1>;
L_0x55d0c5d3fe30 .functor AND 1, L_0x55d0c5d401c0, L_0x55d0c5d40420, C4<1>, C4<1>;
L_0x55d0c5d3fef0 .functor AND 1, L_0x55d0c5d402f0, L_0x55d0c5d40420, C4<1>, C4<1>;
L_0x55d0c5d3ff60 .functor OR 1, L_0x55d0c5d3fdc0, L_0x55d0c5d3fe30, C4<0>, C4<0>;
L_0x55d0c5d400b0 .functor OR 1, L_0x55d0c5d3fef0, L_0x55d0c5d3ff60, C4<0>, C4<0>;
v0x55d0c49179b0_0 .net "a", 0 0, L_0x55d0c5d401c0;  1 drivers
v0x55d0c49128b0_0 .net "b", 0 0, L_0x55d0c5d402f0;  1 drivers
v0x55d0c4912970_0 .net "ca", 0 0, L_0x55d0c5d400b0;  1 drivers
v0x55d0c4916130_0 .net "cin", 0 0, L_0x55d0c5d40420;  1 drivers
v0x55d0c49161f0_0 .net "sum", 0 0, L_0x55d0c5d3fd50;  1 drivers
v0x55d0c4915d50_0 .net "w1", 0 0, L_0x55d0c5d3fce0;  1 drivers
v0x55d0c4915df0_0 .net "w2", 0 0, L_0x55d0c5d3fdc0;  1 drivers
v0x55d0c4914550_0 .net "w3", 0 0, L_0x55d0c5d3fe30;  1 drivers
v0x55d0c4914610_0 .net "w4", 0 0, L_0x55d0c5d3fef0;  1 drivers
v0x55d0c4914220_0 .net "w5", 0 0, L_0x55d0c5d3ff60;  1 drivers
S_0x55d0c4912530 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4920410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d40590 .functor XOR 1, L_0x55d0c5d40b60, L_0x55d0c5d40c90, C4<0>, C4<0>;
L_0x55d0c5d40600 .functor XOR 1, L_0x55d0c5d40590, L_0x55d0c5d40e10, C4<0>, C4<0>;
L_0x55d0c5d406c0 .functor AND 1, L_0x55d0c5d40b60, L_0x55d0c5d40c90, C4<1>, C4<1>;
L_0x55d0c5d407d0 .functor AND 1, L_0x55d0c5d40b60, L_0x55d0c5d40e10, C4<1>, C4<1>;
L_0x55d0c5d40890 .functor AND 1, L_0x55d0c5d40c90, L_0x55d0c5d40e10, C4<1>, C4<1>;
L_0x55d0c5d40900 .functor OR 1, L_0x55d0c5d406c0, L_0x55d0c5d407d0, C4<0>, C4<0>;
L_0x55d0c5d40a50 .functor OR 1, L_0x55d0c5d40890, L_0x55d0c5d40900, C4<0>, C4<0>;
v0x55d0c490b0d0_0 .net "a", 0 0, L_0x55d0c5d40b60;  1 drivers
v0x55d0c4910090_0 .net "b", 0 0, L_0x55d0c5d40c90;  1 drivers
v0x55d0c4910130_0 .net "ca", 0 0, L_0x55d0c5d40a50;  1 drivers
v0x55d0c490fcb0_0 .net "cin", 0 0, L_0x55d0c5d40e10;  1 drivers
v0x55d0c490fd50_0 .net "sum", 0 0, L_0x55d0c5d40600;  1 drivers
v0x55d0c490ac30_0 .net "w1", 0 0, L_0x55d0c5d40590;  1 drivers
v0x55d0c490acf0_0 .net "w2", 0 0, L_0x55d0c5d406c0;  1 drivers
v0x55d0c490e4b0_0 .net "w3", 0 0, L_0x55d0c5d407d0;  1 drivers
v0x55d0c490e550_0 .net "w4", 0 0, L_0x55d0c5d40890;  1 drivers
v0x55d0c490e180_0 .net "w5", 0 0, L_0x55d0c5d40900;  1 drivers
S_0x55d0c490c8d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4920410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d40f40 .functor XOR 1, L_0x55d0c5d413e0, L_0x55d0c5d415a0, C4<0>, C4<0>;
L_0x55d0c5d40fb0 .functor XOR 1, L_0x55d0c5d40f40, L_0x55d0c5d41760, C4<0>, C4<0>;
L_0x55d0c5d41020 .functor AND 1, L_0x55d0c5d413e0, L_0x55d0c5d415a0, C4<1>, C4<1>;
L_0x55d0c5d41090 .functor AND 1, L_0x55d0c5d413e0, L_0x55d0c5d41760, C4<1>, C4<1>;
L_0x55d0c5d41150 .functor AND 1, L_0x55d0c5d415a0, L_0x55d0c5d41760, C4<1>, C4<1>;
L_0x55d0c5d411c0 .functor OR 1, L_0x55d0c5d41020, L_0x55d0c5d41090, C4<0>, C4<0>;
L_0x55d0c5d412d0 .functor OR 1, L_0x55d0c5d41150, L_0x55d0c5d411c0, C4<0>, C4<0>;
v0x55d0c490c570_0 .net "a", 0 0, L_0x55d0c5d413e0;  1 drivers
v0x55d0c48fefc0_0 .net "b", 0 0, L_0x55d0c5d415a0;  1 drivers
v0x55d0c48ff080_0 .net "ca", 0 0, L_0x55d0c5d412d0;  1 drivers
v0x55d0c4904000_0 .net "cin", 0 0, L_0x55d0c5d41760;  1 drivers
v0x55d0c49040c0_0 .net "sum", 0 0, L_0x55d0c5d40fb0;  1 drivers
v0x55d0c4903c20_0 .net "w1", 0 0, L_0x55d0c5d40f40;  1 drivers
v0x55d0c4903ce0_0 .net "w2", 0 0, L_0x55d0c5d41020;  1 drivers
v0x55d0c48feba0_0 .net "w3", 0 0, L_0x55d0c5d41090;  1 drivers
v0x55d0c48fec40_0 .net "w4", 0 0, L_0x55d0c5d41150;  1 drivers
v0x55d0c49024d0_0 .net "w5", 0 0, L_0x55d0c5d411c0;  1 drivers
S_0x55d0c48f8bc0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4983590;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5137c00_0 .net "a", 15 0, L_0x55d0c5d4ddd0;  1 drivers
v0x55d0c5137ce0_0 .net "b", 15 0, L_0x55d0c5d4dec0;  1 drivers
v0x55d0c50ad2c0_0 .net "ca", 15 0, L_0x55d0c5d4dc40;  1 drivers
v0x55d0c50ad380_0 .net "cin", 15 0, L_0x55d0c5d4dfb0;  1 drivers
v0x55d0c4f87590_0 .net "sum", 15 0, L_0x55d0c5d4db00;  1 drivers
L_0x55d0c5d47f70 .part L_0x55d0c5d4ddd0, 0, 8;
L_0x55d0c5d48010 .part L_0x55d0c5d4dec0, 0, 8;
L_0x55d0c5d480b0 .part L_0x55d0c5d4dfb0, 0, 8;
L_0x55d0c5d4d830 .part L_0x55d0c5d4ddd0, 8, 8;
L_0x55d0c5d4d920 .part L_0x55d0c5d4dec0, 8, 8;
L_0x55d0c5d4da10 .part L_0x55d0c5d4dfb0, 8, 8;
L_0x55d0c5d4db00 .concat8 [ 8 8 0 0], L_0x55d0c5d47ca0, L_0x55d0c5d4d560;
L_0x55d0c5d4dc40 .concat8 [ 8 8 0 0], L_0x55d0c5d47de0, L_0x55d0c5d4d6a0;
S_0x55d0c48f6ba0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c48f8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c48b2b20_0 .net "a", 7 0, L_0x55d0c5d47f70;  1 drivers
v0x55d0c48b7b40_0 .net "b", 7 0, L_0x55d0c5d48010;  1 drivers
v0x55d0c48b7c20_0 .net "ca", 7 0, L_0x55d0c5d47de0;  1 drivers
v0x55d0c48b7760_0 .net "cin", 7 0, L_0x55d0c5d480b0;  1 drivers
v0x55d0c48b7840_0 .net "sum", 7 0, L_0x55d0c5d47ca0;  1 drivers
L_0x55d0c5d45080 .part L_0x55d0c5d47f70, 0, 4;
L_0x55d0c5d45120 .part L_0x55d0c5d48010, 0, 4;
L_0x55d0c5d451c0 .part L_0x55d0c5d480b0, 0, 4;
L_0x55d0c5d47990 .part L_0x55d0c5d47f70, 4, 4;
L_0x55d0c5d47a80 .part L_0x55d0c5d48010, 4, 4;
L_0x55d0c5d47b70 .part L_0x55d0c5d480b0, 4, 4;
L_0x55d0c5d47ca0 .concat8 [ 4 4 0 0], L_0x55d0c5d44e70, L_0x55d0c5d47780;
L_0x55d0c5d47de0 .concat8 [ 4 4 0 0], L_0x55d0c5d44f10, L_0x55d0c5d47820;
S_0x55d0c48f4be0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c48f6ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c48da280_0 .net "a", 3 0, L_0x55d0c5d45080;  1 drivers
v0x55d0c48da360_0 .net "b", 3 0, L_0x55d0c5d45120;  1 drivers
v0x55d0c48d5200_0 .net "ca", 3 0, L_0x55d0c5d44f10;  1 drivers
v0x55d0c48d52a0_0 .net "cin", 3 0, L_0x55d0c5d451c0;  1 drivers
v0x55d0c48d8a80_0 .net "sum", 3 0, L_0x55d0c5d44e70;  1 drivers
L_0x55d0c5d42e20 .part L_0x55d0c5d45080, 0, 1;
L_0x55d0c5d42f50 .part L_0x55d0c5d45120, 0, 1;
L_0x55d0c5d43080 .part L_0x55d0c5d451c0, 0, 1;
L_0x55d0c5d43690 .part L_0x55d0c5d45080, 1, 1;
L_0x55d0c5d437c0 .part L_0x55d0c5d45120, 1, 1;
L_0x55d0c5d438f0 .part L_0x55d0c5d451c0, 1, 1;
L_0x55d0c5d43fe0 .part L_0x55d0c5d45080, 2, 1;
L_0x55d0c5d44110 .part L_0x55d0c5d45120, 2, 1;
L_0x55d0c5d44290 .part L_0x55d0c5d451c0, 2, 1;
L_0x55d0c5d44860 .part L_0x55d0c5d45080, 3, 1;
L_0x55d0c5d44a80 .part L_0x55d0c5d45120, 3, 1;
L_0x55d0c5d44c40 .part L_0x55d0c5d451c0, 3, 1;
L_0x55d0c5d44e70 .concat8 [ 1 1 1 1], L_0x55d0c5d42900, L_0x55d0c5d43220, L_0x55d0c5d43ad0, L_0x55d0c5d44430;
L_0x55d0c5d44f10 .concat8 [ 1 1 1 1], L_0x55d0c5d42d10, L_0x55d0c5d43580, L_0x55d0c5d43f20, L_0x55d0c5d44750;
S_0x55d0c48f38a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c48f4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d41920 .functor XOR 1, L_0x55d0c5d42e20, L_0x55d0c5d42f50, C4<0>, C4<0>;
L_0x55d0c5d42900 .functor XOR 1, L_0x55d0c5d41920, L_0x55d0c5d43080, C4<0>, C4<0>;
L_0x55d0c5d429c0 .functor AND 1, L_0x55d0c5d42e20, L_0x55d0c5d42f50, C4<1>, C4<1>;
L_0x55d0c5d42ad0 .functor AND 1, L_0x55d0c5d42e20, L_0x55d0c5d43080, C4<1>, C4<1>;
L_0x55d0c5d42b90 .functor AND 1, L_0x55d0c5d42f50, L_0x55d0c5d43080, C4<1>, C4<1>;
L_0x55d0c5d42c00 .functor OR 1, L_0x55d0c5d429c0, L_0x55d0c5d42ad0, C4<0>, C4<0>;
L_0x55d0c5d42d10 .functor OR 1, L_0x55d0c5d42b90, L_0x55d0c5d42c00, C4<0>, C4<0>;
v0x55d0c48f3540_0 .net "a", 0 0, L_0x55d0c5d42e20;  1 drivers
v0x55d0c48ee440_0 .net "b", 0 0, L_0x55d0c5d42f50;  1 drivers
v0x55d0c48ee500_0 .net "ca", 0 0, L_0x55d0c5d42d10;  1 drivers
v0x55d0c48f1cc0_0 .net "cin", 0 0, L_0x55d0c5d43080;  1 drivers
v0x55d0c48f1d80_0 .net "sum", 0 0, L_0x55d0c5d42900;  1 drivers
v0x55d0c48f18e0_0 .net "w1", 0 0, L_0x55d0c5d41920;  1 drivers
v0x55d0c48f1980_0 .net "w2", 0 0, L_0x55d0c5d429c0;  1 drivers
v0x55d0c48f00e0_0 .net "w3", 0 0, L_0x55d0c5d42ad0;  1 drivers
v0x55d0c48f01a0_0 .net "w4", 0 0, L_0x55d0c5d42b90;  1 drivers
v0x55d0c48efdb0_0 .net "w5", 0 0, L_0x55d0c5d42c00;  1 drivers
S_0x55d0c48ee0c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c48f4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d431b0 .functor XOR 1, L_0x55d0c5d43690, L_0x55d0c5d437c0, C4<0>, C4<0>;
L_0x55d0c5d43220 .functor XOR 1, L_0x55d0c5d431b0, L_0x55d0c5d438f0, C4<0>, C4<0>;
L_0x55d0c5d43290 .functor AND 1, L_0x55d0c5d43690, L_0x55d0c5d437c0, C4<1>, C4<1>;
L_0x55d0c5d43300 .functor AND 1, L_0x55d0c5d43690, L_0x55d0c5d438f0, C4<1>, C4<1>;
L_0x55d0c5d433c0 .functor AND 1, L_0x55d0c5d437c0, L_0x55d0c5d438f0, C4<1>, C4<1>;
L_0x55d0c5d43430 .functor OR 1, L_0x55d0c5d43290, L_0x55d0c5d43300, C4<0>, C4<0>;
L_0x55d0c5d43580 .functor OR 1, L_0x55d0c5d433c0, L_0x55d0c5d43430, C4<0>, C4<0>;
v0x55d0c48e6c60_0 .net "a", 0 0, L_0x55d0c5d43690;  1 drivers
v0x55d0c48ebc20_0 .net "b", 0 0, L_0x55d0c5d437c0;  1 drivers
v0x55d0c48ebce0_0 .net "ca", 0 0, L_0x55d0c5d43580;  1 drivers
v0x55d0c48eb840_0 .net "cin", 0 0, L_0x55d0c5d438f0;  1 drivers
v0x55d0c48eb900_0 .net "sum", 0 0, L_0x55d0c5d43220;  1 drivers
v0x55d0c48e67c0_0 .net "w1", 0 0, L_0x55d0c5d431b0;  1 drivers
v0x55d0c48e6860_0 .net "w2", 0 0, L_0x55d0c5d43290;  1 drivers
v0x55d0c48ea040_0 .net "w3", 0 0, L_0x55d0c5d43300;  1 drivers
v0x55d0c48ea100_0 .net "w4", 0 0, L_0x55d0c5d433c0;  1 drivers
v0x55d0c48e9d10_0 .net "w5", 0 0, L_0x55d0c5d43430;  1 drivers
S_0x55d0c48e8460 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c48f4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d43a60 .functor XOR 1, L_0x55d0c5d43fe0, L_0x55d0c5d44110, C4<0>, C4<0>;
L_0x55d0c5d43ad0 .functor XOR 1, L_0x55d0c5d43a60, L_0x55d0c5d44290, C4<0>, C4<0>;
L_0x55d0c5d43b90 .functor AND 1, L_0x55d0c5d43fe0, L_0x55d0c5d44110, C4<1>, C4<1>;
L_0x55d0c5d43ca0 .functor AND 1, L_0x55d0c5d43fe0, L_0x55d0c5d44290, C4<1>, C4<1>;
L_0x55d0c5d43d60 .functor AND 1, L_0x55d0c5d44110, L_0x55d0c5d44290, C4<1>, C4<1>;
L_0x55d0c5d43dd0 .functor OR 1, L_0x55d0c5d43b90, L_0x55d0c5d43ca0, C4<0>, C4<0>;
L_0x55d0c5d43f20 .functor OR 1, L_0x55d0c5d43d60, L_0x55d0c5d43dd0, C4<0>, C4<0>;
v0x55d0c48e8180_0 .net "a", 0 0, L_0x55d0c5d43fe0;  1 drivers
v0x55d0c48e6440_0 .net "b", 0 0, L_0x55d0c5d44110;  1 drivers
v0x55d0c48e6500_0 .net "ca", 0 0, L_0x55d0c5d43f20;  1 drivers
v0x55d0c48e42f0_0 .net "cin", 0 0, L_0x55d0c5d44290;  1 drivers
v0x55d0c48e43b0_0 .net "sum", 0 0, L_0x55d0c5d43ad0;  1 drivers
v0x55d0c48dd310_0 .net "w1", 0 0, L_0x55d0c5d43a60;  1 drivers
v0x55d0c48e22e0_0 .net "w2", 0 0, L_0x55d0c5d43b90;  1 drivers
v0x55d0c48e23a0_0 .net "w3", 0 0, L_0x55d0c5d43ca0;  1 drivers
v0x55d0c48e1f00_0 .net "w4", 0 0, L_0x55d0c5d43d60;  1 drivers
v0x55d0c48dce80_0 .net "w5", 0 0, L_0x55d0c5d43dd0;  1 drivers
S_0x55d0c48e0700 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c48f4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d443c0 .functor XOR 1, L_0x55d0c5d44860, L_0x55d0c5d44a80, C4<0>, C4<0>;
L_0x55d0c5d44430 .functor XOR 1, L_0x55d0c5d443c0, L_0x55d0c5d44c40, C4<0>, C4<0>;
L_0x55d0c5d444a0 .functor AND 1, L_0x55d0c5d44860, L_0x55d0c5d44a80, C4<1>, C4<1>;
L_0x55d0c5d44510 .functor AND 1, L_0x55d0c5d44860, L_0x55d0c5d44c40, C4<1>, C4<1>;
L_0x55d0c5d445d0 .functor AND 1, L_0x55d0c5d44a80, L_0x55d0c5d44c40, C4<1>, C4<1>;
L_0x55d0c5d44640 .functor OR 1, L_0x55d0c5d444a0, L_0x55d0c5d44510, C4<0>, C4<0>;
L_0x55d0c5d44750 .functor OR 1, L_0x55d0c5d445d0, L_0x55d0c5d44640, C4<0>, C4<0>;
v0x55d0c48e03a0_0 .net "a", 0 0, L_0x55d0c5d44860;  1 drivers
v0x55d0c48deb20_0 .net "b", 0 0, L_0x55d0c5d44a80;  1 drivers
v0x55d0c48debe0_0 .net "ca", 0 0, L_0x55d0c5d44750;  1 drivers
v0x55d0c48de740_0 .net "cin", 0 0, L_0x55d0c5d44c40;  1 drivers
v0x55d0c48de800_0 .net "sum", 0 0, L_0x55d0c5d44430;  1 drivers
v0x55d0c48dcb00_0 .net "w1", 0 0, L_0x55d0c5d443c0;  1 drivers
v0x55d0c48dcba0_0 .net "w2", 0 0, L_0x55d0c5d444a0;  1 drivers
v0x55d0c48d5620_0 .net "w3", 0 0, L_0x55d0c5d44510;  1 drivers
v0x55d0c48d56e0_0 .net "w4", 0 0, L_0x55d0c5d445d0;  1 drivers
v0x55d0c48da710_0 .net "w5", 0 0, L_0x55d0c5d44640;  1 drivers
S_0x55d0c48d86a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c48f6ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c48bc000_0 .net "a", 3 0, L_0x55d0c5d47990;  1 drivers
v0x55d0c48bc100_0 .net "b", 3 0, L_0x55d0c5d47a80;  1 drivers
v0x55d0c48bbc60_0 .net "ca", 3 0, L_0x55d0c5d47820;  1 drivers
v0x55d0c48bbd20_0 .net "cin", 3 0, L_0x55d0c5d47b70;  1 drivers
v0x55d0c48ba020_0 .net "sum", 3 0, L_0x55d0c5d47780;  1 drivers
L_0x55d0c5d45780 .part L_0x55d0c5d47990, 0, 1;
L_0x55d0c5d458b0 .part L_0x55d0c5d47a80, 0, 1;
L_0x55d0c5d459e0 .part L_0x55d0c5d47b70, 0, 1;
L_0x55d0c5d45fb0 .part L_0x55d0c5d47990, 1, 1;
L_0x55d0c5d460e0 .part L_0x55d0c5d47a80, 1, 1;
L_0x55d0c5d46210 .part L_0x55d0c5d47b70, 1, 1;
L_0x55d0c5d46950 .part L_0x55d0c5d47990, 2, 1;
L_0x55d0c5d46a80 .part L_0x55d0c5d47a80, 2, 1;
L_0x55d0c5d46c00 .part L_0x55d0c5d47b70, 2, 1;
L_0x55d0c5d471d0 .part L_0x55d0c5d47990, 3, 1;
L_0x55d0c5d47390 .part L_0x55d0c5d47a80, 3, 1;
L_0x55d0c5d47550 .part L_0x55d0c5d47b70, 3, 1;
L_0x55d0c5d47780 .concat8 [ 1 1 1 1], L_0x55d0c5d45260, L_0x55d0c5d45b80, L_0x55d0c5d463f0, L_0x55d0c5d46da0;
L_0x55d0c5d47820 .concat8 [ 1 1 1 1], L_0x55d0c5d45670, L_0x55d0c5d45ea0, L_0x55d0c5d46840, L_0x55d0c5d470c0;
S_0x55d0c48d6ac0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c48d86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d44e00 .functor XOR 1, L_0x55d0c5d45780, L_0x55d0c5d458b0, C4<0>, C4<0>;
L_0x55d0c5d45260 .functor XOR 1, L_0x55d0c5d44e00, L_0x55d0c5d459e0, C4<0>, C4<0>;
L_0x55d0c5d45320 .functor AND 1, L_0x55d0c5d45780, L_0x55d0c5d458b0, C4<1>, C4<1>;
L_0x55d0c5d45430 .functor AND 1, L_0x55d0c5d45780, L_0x55d0c5d459e0, C4<1>, C4<1>;
L_0x55d0c5d454f0 .functor AND 1, L_0x55d0c5d458b0, L_0x55d0c5d459e0, C4<1>, C4<1>;
L_0x55d0c5d45560 .functor OR 1, L_0x55d0c5d45320, L_0x55d0c5d45430, C4<0>, C4<0>;
L_0x55d0c5d45670 .functor OR 1, L_0x55d0c5d454f0, L_0x55d0c5d45560, C4<0>, C4<0>;
v0x55d0c48d4e80_0 .net "a", 0 0, L_0x55d0c5d45780;  1 drivers
v0x55d0c48d4f20_0 .net "b", 0 0, L_0x55d0c5d458b0;  1 drivers
v0x55d0c48d2ec0_0 .net "ca", 0 0, L_0x55d0c5d45670;  1 drivers
v0x55d0c48d2f90_0 .net "cin", 0 0, L_0x55d0c5d459e0;  1 drivers
v0x55d0c48ccb40_0 .net "sum", 0 0, L_0x55d0c5d45260;  1 drivers
v0x55d0c48d1b80_0 .net "w1", 0 0, L_0x55d0c5d44e00;  1 drivers
v0x55d0c48d1c40_0 .net "w2", 0 0, L_0x55d0c5d45320;  1 drivers
v0x55d0c48d17a0_0 .net "w3", 0 0, L_0x55d0c5d45430;  1 drivers
v0x55d0c48d1840_0 .net "w4", 0 0, L_0x55d0c5d454f0;  1 drivers
v0x55d0c48cc720_0 .net "w5", 0 0, L_0x55d0c5d45560;  1 drivers
S_0x55d0c48cffa0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c48d86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d45b10 .functor XOR 1, L_0x55d0c5d45fb0, L_0x55d0c5d460e0, C4<0>, C4<0>;
L_0x55d0c5d45b80 .functor XOR 1, L_0x55d0c5d45b10, L_0x55d0c5d46210, C4<0>, C4<0>;
L_0x55d0c5d45bf0 .functor AND 1, L_0x55d0c5d45fb0, L_0x55d0c5d460e0, C4<1>, C4<1>;
L_0x55d0c5d45c60 .functor AND 1, L_0x55d0c5d45fb0, L_0x55d0c5d46210, C4<1>, C4<1>;
L_0x55d0c5d45d20 .functor AND 1, L_0x55d0c5d460e0, L_0x55d0c5d46210, C4<1>, C4<1>;
L_0x55d0c5d45d90 .functor OR 1, L_0x55d0c5d45bf0, L_0x55d0c5d45c60, C4<0>, C4<0>;
L_0x55d0c5d45ea0 .functor OR 1, L_0x55d0c5d45d20, L_0x55d0c5d45d90, C4<0>, C4<0>;
v0x55d0c48cfc40_0 .net "a", 0 0, L_0x55d0c5d45fb0;  1 drivers
v0x55d0c48ce3c0_0 .net "b", 0 0, L_0x55d0c5d460e0;  1 drivers
v0x55d0c48ce480_0 .net "ca", 0 0, L_0x55d0c5d45ea0;  1 drivers
v0x55d0c48cdfe0_0 .net "cin", 0 0, L_0x55d0c5d46210;  1 drivers
v0x55d0c48ce0a0_0 .net "sum", 0 0, L_0x55d0c5d45b80;  1 drivers
v0x55d0c48cc3a0_0 .net "w1", 0 0, L_0x55d0c5d45b10;  1 drivers
v0x55d0c48cc440_0 .net "w2", 0 0, L_0x55d0c5d45bf0;  1 drivers
v0x55d0c48c4ec0_0 .net "w3", 0 0, L_0x55d0c5d45c60;  1 drivers
v0x55d0c48c4f80_0 .net "w4", 0 0, L_0x55d0c5d45d20;  1 drivers
v0x55d0c48c9fb0_0 .net "w5", 0 0, L_0x55d0c5d45d90;  1 drivers
S_0x55d0c48c9b20 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c48d86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d46380 .functor XOR 1, L_0x55d0c5d46950, L_0x55d0c5d46a80, C4<0>, C4<0>;
L_0x55d0c5d463f0 .functor XOR 1, L_0x55d0c5d46380, L_0x55d0c5d46c00, C4<0>, C4<0>;
L_0x55d0c5d464b0 .functor AND 1, L_0x55d0c5d46950, L_0x55d0c5d46a80, C4<1>, C4<1>;
L_0x55d0c5d465c0 .functor AND 1, L_0x55d0c5d46950, L_0x55d0c5d46c00, C4<1>, C4<1>;
L_0x55d0c5d46680 .functor AND 1, L_0x55d0c5d46a80, L_0x55d0c5d46c00, C4<1>, C4<1>;
L_0x55d0c5d466f0 .functor OR 1, L_0x55d0c5d464b0, L_0x55d0c5d465c0, C4<0>, C4<0>;
L_0x55d0c5d46840 .functor OR 1, L_0x55d0c5d46680, L_0x55d0c5d466f0, C4<0>, C4<0>;
v0x55d0c48c4b20_0 .net "a", 0 0, L_0x55d0c5d46950;  1 drivers
v0x55d0c48c8320_0 .net "b", 0 0, L_0x55d0c5d46a80;  1 drivers
v0x55d0c48c83c0_0 .net "ca", 0 0, L_0x55d0c5d46840;  1 drivers
v0x55d0c48c7f40_0 .net "cin", 0 0, L_0x55d0c5d46c00;  1 drivers
v0x55d0c48c7fe0_0 .net "sum", 0 0, L_0x55d0c5d463f0;  1 drivers
v0x55d0c48c6740_0 .net "w1", 0 0, L_0x55d0c5d46380;  1 drivers
v0x55d0c48c6800_0 .net "w2", 0 0, L_0x55d0c5d464b0;  1 drivers
v0x55d0c48c6360_0 .net "w3", 0 0, L_0x55d0c5d465c0;  1 drivers
v0x55d0c48c6400_0 .net "w4", 0 0, L_0x55d0c5d46680;  1 drivers
v0x55d0c48c47d0_0 .net "w5", 0 0, L_0x55d0c5d466f0;  1 drivers
S_0x55d0c48c2540 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c48d86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d46d30 .functor XOR 1, L_0x55d0c5d471d0, L_0x55d0c5d47390, C4<0>, C4<0>;
L_0x55d0c5d46da0 .functor XOR 1, L_0x55d0c5d46d30, L_0x55d0c5d47550, C4<0>, C4<0>;
L_0x55d0c5d46e10 .functor AND 1, L_0x55d0c5d471d0, L_0x55d0c5d47390, C4<1>, C4<1>;
L_0x55d0c5d46e80 .functor AND 1, L_0x55d0c5d471d0, L_0x55d0c5d47550, C4<1>, C4<1>;
L_0x55d0c5d46f40 .functor AND 1, L_0x55d0c5d47390, L_0x55d0c5d47550, C4<1>, C4<1>;
L_0x55d0c5d46fb0 .functor OR 1, L_0x55d0c5d46e10, L_0x55d0c5d46e80, C4<0>, C4<0>;
L_0x55d0c5d470c0 .functor OR 1, L_0x55d0c5d46f40, L_0x55d0c5d46fb0, C4<0>, C4<0>;
v0x55d0c48ba800_0 .net "a", 0 0, L_0x55d0c5d471d0;  1 drivers
v0x55d0c48bf7c0_0 .net "b", 0 0, L_0x55d0c5d47390;  1 drivers
v0x55d0c48bf880_0 .net "ca", 0 0, L_0x55d0c5d470c0;  1 drivers
v0x55d0c48bf3e0_0 .net "cin", 0 0, L_0x55d0c5d47550;  1 drivers
v0x55d0c48bf4a0_0 .net "sum", 0 0, L_0x55d0c5d46da0;  1 drivers
v0x55d0c48ba360_0 .net "w1", 0 0, L_0x55d0c5d46d30;  1 drivers
v0x55d0c48ba420_0 .net "w2", 0 0, L_0x55d0c5d46e10;  1 drivers
v0x55d0c48bdbe0_0 .net "w3", 0 0, L_0x55d0c5d46e80;  1 drivers
v0x55d0c48bdc80_0 .net "w4", 0 0, L_0x55d0c5d46f40;  1 drivers
v0x55d0c48bd8b0_0 .net "w5", 0 0, L_0x55d0c5d46fb0;  1 drivers
S_0x55d0c48b5f60 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c48f8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c53627e0_0 .net "a", 7 0, L_0x55d0c5d4d830;  1 drivers
v0x55d0c53628e0_0 .net "b", 7 0, L_0x55d0c5d4d920;  1 drivers
v0x55d0c52d7ea0_0 .net "ca", 7 0, L_0x55d0c5d4d6a0;  1 drivers
v0x55d0c52d7f40_0 .net "cin", 7 0, L_0x55d0c5d4da10;  1 drivers
v0x55d0c51c2e70_0 .net "sum", 7 0, L_0x55d0c5d4d560;  1 drivers
L_0x55d0c5d4a8c0 .part L_0x55d0c5d4d830, 0, 4;
L_0x55d0c5d4a960 .part L_0x55d0c5d4d920, 0, 4;
L_0x55d0c5d4aa00 .part L_0x55d0c5d4da10, 0, 4;
L_0x55d0c5d4d250 .part L_0x55d0c5d4d830, 4, 4;
L_0x55d0c5d4d340 .part L_0x55d0c5d4d920, 4, 4;
L_0x55d0c5d4d430 .part L_0x55d0c5d4da10, 4, 4;
L_0x55d0c5d4d560 .concat8 [ 4 4 0 0], L_0x55d0c5d4a6b0, L_0x55d0c5d4d040;
L_0x55d0c5d4d6a0 .concat8 [ 4 4 0 0], L_0x55d0c5d4a750, L_0x55d0c5d4d0e0;
S_0x55d0c48b5b80 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c48b5f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4899f00_0 .net "a", 3 0, L_0x55d0c5d4a8c0;  1 drivers
v0x55d0c4899fe0_0 .net "b", 3 0, L_0x55d0c5d4a960;  1 drivers
v0x55d0c48982c0_0 .net "ca", 3 0, L_0x55d0c5d4a750;  1 drivers
v0x55d0c4898360_0 .net "cin", 3 0, L_0x55d0c5d4aa00;  1 drivers
v0x55d0c4890de0_0 .net "sum", 3 0, L_0x55d0c5d4a6b0;  1 drivers
L_0x55d0c5d48670 .part L_0x55d0c5d4a8c0, 0, 1;
L_0x55d0c5d487a0 .part L_0x55d0c5d4a960, 0, 1;
L_0x55d0c5d488d0 .part L_0x55d0c5d4aa00, 0, 1;
L_0x55d0c5d48ee0 .part L_0x55d0c5d4a8c0, 1, 1;
L_0x55d0c5d49010 .part L_0x55d0c5d4a960, 1, 1;
L_0x55d0c5d49140 .part L_0x55d0c5d4aa00, 1, 1;
L_0x55d0c5d49880 .part L_0x55d0c5d4a8c0, 2, 1;
L_0x55d0c5d499b0 .part L_0x55d0c5d4a960, 2, 1;
L_0x55d0c5d49b30 .part L_0x55d0c5d4aa00, 2, 1;
L_0x55d0c5d4a100 .part L_0x55d0c5d4a8c0, 3, 1;
L_0x55d0c5d4a2c0 .part L_0x55d0c5d4a960, 3, 1;
L_0x55d0c5d4a480 .part L_0x55d0c5d4aa00, 3, 1;
L_0x55d0c5d4a6b0 .concat8 [ 1 1 1 1], L_0x55d0c5d48150, L_0x55d0c5d48a70, L_0x55d0c5d49320, L_0x55d0c5d49cd0;
L_0x55d0c5d4a750 .concat8 [ 1 1 1 1], L_0x55d0c5d48560, L_0x55d0c5d48dd0, L_0x55d0c5d49770, L_0x55d0c5d49ff0;
S_0x55d0c48b3fa0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c48b5b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d47710 .functor XOR 1, L_0x55d0c5d48670, L_0x55d0c5d487a0, C4<0>, C4<0>;
L_0x55d0c5d48150 .functor XOR 1, L_0x55d0c5d47710, L_0x55d0c5d488d0, C4<0>, C4<0>;
L_0x55d0c5d48210 .functor AND 1, L_0x55d0c5d48670, L_0x55d0c5d487a0, C4<1>, C4<1>;
L_0x55d0c5d48320 .functor AND 1, L_0x55d0c5d48670, L_0x55d0c5d488d0, C4<1>, C4<1>;
L_0x55d0c5d483e0 .functor AND 1, L_0x55d0c5d487a0, L_0x55d0c5d488d0, C4<1>, C4<1>;
L_0x55d0c5d48450 .functor OR 1, L_0x55d0c5d48210, L_0x55d0c5d48320, C4<0>, C4<0>;
L_0x55d0c5d48560 .functor OR 1, L_0x55d0c5d483e0, L_0x55d0c5d48450, C4<0>, C4<0>;
v0x55d0c48b23e0_0 .net "a", 0 0, L_0x55d0c5d48670;  1 drivers
v0x55d0c48b03a0_0 .net "b", 0 0, L_0x55d0c5d487a0;  1 drivers
v0x55d0c48b0460_0 .net "ca", 0 0, L_0x55d0c5d48560;  1 drivers
v0x55d0c48aa020_0 .net "cin", 0 0, L_0x55d0c5d488d0;  1 drivers
v0x55d0c48aa0e0_0 .net "sum", 0 0, L_0x55d0c5d48150;  1 drivers
v0x55d0c48af060_0 .net "w1", 0 0, L_0x55d0c5d47710;  1 drivers
v0x55d0c48af100_0 .net "w2", 0 0, L_0x55d0c5d48210;  1 drivers
v0x55d0c48aec80_0 .net "w3", 0 0, L_0x55d0c5d48320;  1 drivers
v0x55d0c48aed40_0 .net "w4", 0 0, L_0x55d0c5d483e0;  1 drivers
v0x55d0c48a9cb0_0 .net "w5", 0 0, L_0x55d0c5d48450;  1 drivers
S_0x55d0c48ad480 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c48b5b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d48a00 .functor XOR 1, L_0x55d0c5d48ee0, L_0x55d0c5d49010, C4<0>, C4<0>;
L_0x55d0c5d48a70 .functor XOR 1, L_0x55d0c5d48a00, L_0x55d0c5d49140, C4<0>, C4<0>;
L_0x55d0c5d48ae0 .functor AND 1, L_0x55d0c5d48ee0, L_0x55d0c5d49010, C4<1>, C4<1>;
L_0x55d0c5d48b50 .functor AND 1, L_0x55d0c5d48ee0, L_0x55d0c5d49140, C4<1>, C4<1>;
L_0x55d0c5d48c10 .functor AND 1, L_0x55d0c5d49010, L_0x55d0c5d49140, C4<1>, C4<1>;
L_0x55d0c5d48c80 .functor OR 1, L_0x55d0c5d48ae0, L_0x55d0c5d48b50, C4<0>, C4<0>;
L_0x55d0c5d48dd0 .functor OR 1, L_0x55d0c5d48c10, L_0x55d0c5d48c80, C4<0>, C4<0>;
v0x55d0c48ad120_0 .net "a", 0 0, L_0x55d0c5d48ee0;  1 drivers
v0x55d0c48ab8a0_0 .net "b", 0 0, L_0x55d0c5d49010;  1 drivers
v0x55d0c48ab960_0 .net "ca", 0 0, L_0x55d0c5d48dd0;  1 drivers
v0x55d0c48ab4c0_0 .net "cin", 0 0, L_0x55d0c5d49140;  1 drivers
v0x55d0c48ab580_0 .net "sum", 0 0, L_0x55d0c5d48a70;  1 drivers
v0x55d0c48a9880_0 .net "w1", 0 0, L_0x55d0c5d48a00;  1 drivers
v0x55d0c48a9920_0 .net "w2", 0 0, L_0x55d0c5d48ae0;  1 drivers
v0x55d0c48a23a0_0 .net "w3", 0 0, L_0x55d0c5d48b50;  1 drivers
v0x55d0c48a2460_0 .net "w4", 0 0, L_0x55d0c5d48c10;  1 drivers
v0x55d0c48a7490_0 .net "w5", 0 0, L_0x55d0c5d48c80;  1 drivers
S_0x55d0c48a7000 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c48b5b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d492b0 .functor XOR 1, L_0x55d0c5d49880, L_0x55d0c5d499b0, C4<0>, C4<0>;
L_0x55d0c5d49320 .functor XOR 1, L_0x55d0c5d492b0, L_0x55d0c5d49b30, C4<0>, C4<0>;
L_0x55d0c5d493e0 .functor AND 1, L_0x55d0c5d49880, L_0x55d0c5d499b0, C4<1>, C4<1>;
L_0x55d0c5d494f0 .functor AND 1, L_0x55d0c5d49880, L_0x55d0c5d49b30, C4<1>, C4<1>;
L_0x55d0c5d495b0 .functor AND 1, L_0x55d0c5d499b0, L_0x55d0c5d49b30, C4<1>, C4<1>;
L_0x55d0c5d49620 .functor OR 1, L_0x55d0c5d493e0, L_0x55d0c5d494f0, C4<0>, C4<0>;
L_0x55d0c5d49770 .functor OR 1, L_0x55d0c5d495b0, L_0x55d0c5d49620, C4<0>, C4<0>;
v0x55d0c48a2080_0 .net "a", 0 0, L_0x55d0c5d49880;  1 drivers
v0x55d0c48a5800_0 .net "b", 0 0, L_0x55d0c5d499b0;  1 drivers
v0x55d0c48a58a0_0 .net "ca", 0 0, L_0x55d0c5d49770;  1 drivers
v0x55d0c48a5420_0 .net "cin", 0 0, L_0x55d0c5d49b30;  1 drivers
v0x55d0c48a54e0_0 .net "sum", 0 0, L_0x55d0c5d49320;  1 drivers
v0x55d0c48a3c90_0 .net "w1", 0 0, L_0x55d0c5d492b0;  1 drivers
v0x55d0c48a3840_0 .net "w2", 0 0, L_0x55d0c5d493e0;  1 drivers
v0x55d0c48a3900_0 .net "w3", 0 0, L_0x55d0c5d494f0;  1 drivers
v0x55d0c48a1c00_0 .net "w4", 0 0, L_0x55d0c5d495b0;  1 drivers
v0x55d0c489fab0_0 .net "w5", 0 0, L_0x55d0c5d49620;  1 drivers
S_0x55d0c4898a60 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c48b5b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d49c60 .functor XOR 1, L_0x55d0c5d4a100, L_0x55d0c5d4a2c0, C4<0>, C4<0>;
L_0x55d0c5d49cd0 .functor XOR 1, L_0x55d0c5d49c60, L_0x55d0c5d4a480, C4<0>, C4<0>;
L_0x55d0c5d49d40 .functor AND 1, L_0x55d0c5d4a100, L_0x55d0c5d4a2c0, C4<1>, C4<1>;
L_0x55d0c5d49db0 .functor AND 1, L_0x55d0c5d4a100, L_0x55d0c5d4a480, C4<1>, C4<1>;
L_0x55d0c5d49e70 .functor AND 1, L_0x55d0c5d4a2c0, L_0x55d0c5d4a480, C4<1>, C4<1>;
L_0x55d0c5d49ee0 .functor OR 1, L_0x55d0c5d49d40, L_0x55d0c5d49db0, C4<0>, C4<0>;
L_0x55d0c5d49ff0 .functor OR 1, L_0x55d0c5d49e70, L_0x55d0c5d49ee0, C4<0>, C4<0>;
v0x55d0c489db20_0 .net "a", 0 0, L_0x55d0c5d4a100;  1 drivers
v0x55d0c489d6c0_0 .net "b", 0 0, L_0x55d0c5d4a2c0;  1 drivers
v0x55d0c489d780_0 .net "ca", 0 0, L_0x55d0c5d49ff0;  1 drivers
v0x55d0c4898640_0 .net "cin", 0 0, L_0x55d0c5d4a480;  1 drivers
v0x55d0c4898700_0 .net "sum", 0 0, L_0x55d0c5d49cd0;  1 drivers
v0x55d0c489bec0_0 .net "w1", 0 0, L_0x55d0c5d49c60;  1 drivers
v0x55d0c489bf60_0 .net "w2", 0 0, L_0x55d0c5d49d40;  1 drivers
v0x55d0c489bae0_0 .net "w3", 0 0, L_0x55d0c5d49db0;  1 drivers
v0x55d0c489bba0_0 .net "w4", 0 0, L_0x55d0c5d49e70;  1 drivers
v0x55d0c489a390_0 .net "w5", 0 0, L_0x55d0c5d49ee0;  1 drivers
S_0x55d0c4895e20 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c48b5f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4aa8920_0 .net "a", 3 0, L_0x55d0c5d4d250;  1 drivers
v0x55d0c4aa8a20_0 .net "b", 3 0, L_0x55d0c5d4d340;  1 drivers
v0x55d0c4908620_0 .net "ca", 3 0, L_0x55d0c5d4d0e0;  1 drivers
v0x55d0c49086e0_0 .net "cin", 3 0, L_0x55d0c5d4d430;  1 drivers
v0x55d0c53edab0_0 .net "sum", 3 0, L_0x55d0c5d4d040;  1 drivers
L_0x55d0c5d4b000 .part L_0x55d0c5d4d250, 0, 1;
L_0x55d0c5d4b130 .part L_0x55d0c5d4d340, 0, 1;
L_0x55d0c5d4b260 .part L_0x55d0c5d4d430, 0, 1;
L_0x55d0c5d4b870 .part L_0x55d0c5d4d250, 1, 1;
L_0x55d0c5d4b9a0 .part L_0x55d0c5d4d340, 1, 1;
L_0x55d0c5d4bad0 .part L_0x55d0c5d4d430, 1, 1;
L_0x55d0c5d4c210 .part L_0x55d0c5d4d250, 2, 1;
L_0x55d0c5d4c340 .part L_0x55d0c5d4d340, 2, 1;
L_0x55d0c5d4c4c0 .part L_0x55d0c5d4d430, 2, 1;
L_0x55d0c5d4ca90 .part L_0x55d0c5d4d250, 3, 1;
L_0x55d0c5d4cc50 .part L_0x55d0c5d4d340, 3, 1;
L_0x55d0c5d4ce10 .part L_0x55d0c5d4d430, 3, 1;
L_0x55d0c5d4d040 .concat8 [ 1 1 1 1], L_0x55d0c5d4aaa0, L_0x55d0c5d4b400, L_0x55d0c5d4bcb0, L_0x55d0c5d4c660;
L_0x55d0c5d4d0e0 .concat8 [ 1 1 1 1], L_0x55d0c5d4aef0, L_0x55d0c5d4b760, L_0x55d0c5d4c100, L_0x55d0c5d4c980;
S_0x55d0c48909c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4895e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d4a640 .functor XOR 1, L_0x55d0c5d4b000, L_0x55d0c5d4b130, C4<0>, C4<0>;
L_0x55d0c5d4aaa0 .functor XOR 1, L_0x55d0c5d4a640, L_0x55d0c5d4b260, C4<0>, C4<0>;
L_0x55d0c5d4ab60 .functor AND 1, L_0x55d0c5d4b000, L_0x55d0c5d4b130, C4<1>, C4<1>;
L_0x55d0c5d4ac70 .functor AND 1, L_0x55d0c5d4b000, L_0x55d0c5d4b260, C4<1>, C4<1>;
L_0x55d0c5d4ad30 .functor AND 1, L_0x55d0c5d4b130, L_0x55d0c5d4b260, C4<1>, C4<1>;
L_0x55d0c5d4ada0 .functor OR 1, L_0x55d0c5d4ab60, L_0x55d0c5d4ac70, C4<0>, C4<0>;
L_0x55d0c5d4aef0 .functor OR 1, L_0x55d0c5d4ad30, L_0x55d0c5d4ada0, C4<0>, C4<0>;
v0x55d0c4895b40_0 .net "a", 0 0, L_0x55d0c5d4b000;  1 drivers
v0x55d0c4894240_0 .net "b", 0 0, L_0x55d0c5d4b130;  1 drivers
v0x55d0c4894300_0 .net "ca", 0 0, L_0x55d0c5d4aef0;  1 drivers
v0x55d0c4893e60_0 .net "cin", 0 0, L_0x55d0c5d4b260;  1 drivers
v0x55d0c4893f20_0 .net "sum", 0 0, L_0x55d0c5d4aaa0;  1 drivers
v0x55d0c48926d0_0 .net "w1", 0 0, L_0x55d0c5d4a640;  1 drivers
v0x55d0c4892280_0 .net "w2", 0 0, L_0x55d0c5d4ab60;  1 drivers
v0x55d0c4892340_0 .net "w3", 0 0, L_0x55d0c5d4ac70;  1 drivers
v0x55d0c4890640_0 .net "w4", 0 0, L_0x55d0c5d4ad30;  1 drivers
v0x55d0c488e680_0 .net "w5", 0 0, L_0x55d0c5d4ada0;  1 drivers
S_0x55d0c4888300 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4895e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d4b390 .functor XOR 1, L_0x55d0c5d4b870, L_0x55d0c5d4b9a0, C4<0>, C4<0>;
L_0x55d0c5d4b400 .functor XOR 1, L_0x55d0c5d4b390, L_0x55d0c5d4bad0, C4<0>, C4<0>;
L_0x55d0c5d4b470 .functor AND 1, L_0x55d0c5d4b870, L_0x55d0c5d4b9a0, C4<1>, C4<1>;
L_0x55d0c5d4b4e0 .functor AND 1, L_0x55d0c5d4b870, L_0x55d0c5d4bad0, C4<1>, C4<1>;
L_0x55d0c5d4b5a0 .functor AND 1, L_0x55d0c5d4b9a0, L_0x55d0c5d4bad0, C4<1>, C4<1>;
L_0x55d0c5d4b610 .functor OR 1, L_0x55d0c5d4b470, L_0x55d0c5d4b4e0, C4<0>, C4<0>;
L_0x55d0c5d4b760 .functor OR 1, L_0x55d0c5d4b5a0, L_0x55d0c5d4b610, C4<0>, C4<0>;
v0x55d0c488d3c0_0 .net "a", 0 0, L_0x55d0c5d4b870;  1 drivers
v0x55d0c488cf60_0 .net "b", 0 0, L_0x55d0c5d4b9a0;  1 drivers
v0x55d0c488d020_0 .net "ca", 0 0, L_0x55d0c5d4b760;  1 drivers
v0x55d0c4887ee0_0 .net "cin", 0 0, L_0x55d0c5d4bad0;  1 drivers
v0x55d0c4887fa0_0 .net "sum", 0 0, L_0x55d0c5d4b400;  1 drivers
v0x55d0c488b760_0 .net "w1", 0 0, L_0x55d0c5d4b390;  1 drivers
v0x55d0c488b800_0 .net "w2", 0 0, L_0x55d0c5d4b470;  1 drivers
v0x55d0c488b380_0 .net "w3", 0 0, L_0x55d0c5d4b4e0;  1 drivers
v0x55d0c488b440_0 .net "w4", 0 0, L_0x55d0c5d4b5a0;  1 drivers
v0x55d0c4889c30_0 .net "w5", 0 0, L_0x55d0c5d4b610;  1 drivers
S_0x55d0c48897a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4895e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d4bc40 .functor XOR 1, L_0x55d0c5d4c210, L_0x55d0c5d4c340, C4<0>, C4<0>;
L_0x55d0c5d4bcb0 .functor XOR 1, L_0x55d0c5d4bc40, L_0x55d0c5d4c4c0, C4<0>, C4<0>;
L_0x55d0c5d4bd70 .functor AND 1, L_0x55d0c5d4c210, L_0x55d0c5d4c340, C4<1>, C4<1>;
L_0x55d0c5d4be80 .functor AND 1, L_0x55d0c5d4c210, L_0x55d0c5d4c4c0, C4<1>, C4<1>;
L_0x55d0c5d4bf40 .functor AND 1, L_0x55d0c5d4c340, L_0x55d0c5d4c4c0, C4<1>, C4<1>;
L_0x55d0c5d4bfb0 .functor OR 1, L_0x55d0c5d4bd70, L_0x55d0c5d4be80, C4<0>, C4<0>;
L_0x55d0c5d4c100 .functor OR 1, L_0x55d0c5d4bf40, L_0x55d0c5d4bfb0, C4<0>, C4<0>;
v0x55d0c4887be0_0 .net "a", 0 0, L_0x55d0c5d4c210;  1 drivers
v0x55d0c4880680_0 .net "b", 0 0, L_0x55d0c5d4c340;  1 drivers
v0x55d0c4880720_0 .net "ca", 0 0, L_0x55d0c5d4c100;  1 drivers
v0x55d0c48856c0_0 .net "cin", 0 0, L_0x55d0c5d4c4c0;  1 drivers
v0x55d0c4885760_0 .net "sum", 0 0, L_0x55d0c5d4bcb0;  1 drivers
v0x55d0c48852e0_0 .net "w1", 0 0, L_0x55d0c5d4bc40;  1 drivers
v0x55d0c48853a0_0 .net "w2", 0 0, L_0x55d0c5d4bd70;  1 drivers
v0x55d0c4880260_0 .net "w3", 0 0, L_0x55d0c5d4be80;  1 drivers
v0x55d0c4880300_0 .net "w4", 0 0, L_0x55d0c5d4bf40;  1 drivers
v0x55d0c4883b90_0 .net "w5", 0 0, L_0x55d0c5d4bfb0;  1 drivers
S_0x55d0c56a36a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4895e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d4c5f0 .functor XOR 1, L_0x55d0c5d4ca90, L_0x55d0c5d4cc50, C4<0>, C4<0>;
L_0x55d0c5d4c660 .functor XOR 1, L_0x55d0c5d4c5f0, L_0x55d0c5d4ce10, C4<0>, C4<0>;
L_0x55d0c5d4c6d0 .functor AND 1, L_0x55d0c5d4ca90, L_0x55d0c5d4cc50, C4<1>, C4<1>;
L_0x55d0c5d4c740 .functor AND 1, L_0x55d0c5d4ca90, L_0x55d0c5d4ce10, C4<1>, C4<1>;
L_0x55d0c5d4c800 .functor AND 1, L_0x55d0c5d4cc50, L_0x55d0c5d4ce10, C4<1>, C4<1>;
L_0x55d0c5d4c870 .functor OR 1, L_0x55d0c5d4c6d0, L_0x55d0c5d4c740, C4<0>, C4<0>;
L_0x55d0c5d4c980 .functor OR 1, L_0x55d0c5d4c800, L_0x55d0c5d4c870, C4<0>, C4<0>;
v0x55d0c57c8850_0 .net "a", 0 0, L_0x55d0c5d4ca90;  1 drivers
v0x55d0c524e500_0 .net "b", 0 0, L_0x55d0c5d4cc50;  1 drivers
v0x55d0c524e5c0_0 .net "ca", 0 0, L_0x55d0c5d4c980;  1 drivers
v0x55d0c5023920_0 .net "cin", 0 0, L_0x55d0c5d4ce10;  1 drivers
v0x55d0c50239c0_0 .net "sum", 0 0, L_0x55d0c5d4c660;  1 drivers
v0x55d0c4e732b0_0 .net "w1", 0 0, L_0x55d0c5d4c5f0;  1 drivers
v0x55d0c4e73370_0 .net "w2", 0 0, L_0x55d0c5d4c6d0;  1 drivers
v0x55d0c4c48bc0_0 .net "w3", 0 0, L_0x55d0c5d4c740;  1 drivers
v0x55d0c4c48c80_0 .net "w4", 0 0, L_0x55d0c5d4c800;  1 drivers
v0x55d0c5503b30_0 .net "w5", 0 0, L_0x55d0c5d4c870;  1 drivers
S_0x55d0c57c77c0 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4985170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5405460_0 .net "a", 31 0, L_0x55d0c5d65700;  1 drivers
v0x55d0c5405560_0 .net "b", 31 0, L_0x55d0c5d657f0;  1 drivers
v0x55d0c5403880_0 .net "ca", 31 0, L_0x55d0c5d65570;  1 drivers
v0x55d0c5403940_0 .net "cin", 31 0, L_0x55d0c5d658e0;  1 drivers
v0x55d0c53fc980_0 .net "sum", 31 0, L_0x55d0c5d65430;  1 drivers
L_0x55d0c5d59a90 .part L_0x55d0c5d65700, 0, 16;
L_0x55d0c5d59b30 .part L_0x55d0c5d657f0, 0, 16;
L_0x55d0c5d59bd0 .part L_0x55d0c5d658e0, 0, 16;
L_0x55d0c5d65160 .part L_0x55d0c5d65700, 16, 16;
L_0x55d0c5d65250 .part L_0x55d0c5d657f0, 16, 16;
L_0x55d0c5d65340 .part L_0x55d0c5d658e0, 16, 16;
L_0x55d0c5d65430 .concat8 [ 16 16 0 0], L_0x55d0c5d597c0, L_0x55d0c5d64ee0;
L_0x55d0c5d65570 .concat8 [ 16 16 0 0], L_0x55d0c5d59900, L_0x55d0c5d64fd0;
S_0x55d0c56a2670 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c57c77c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5067080_0 .net "a", 15 0, L_0x55d0c5d59a90;  1 drivers
v0x55d0c5067180_0 .net "b", 15 0, L_0x55d0c5d59b30;  1 drivers
v0x55d0c50663b0_0 .net "ca", 15 0, L_0x55d0c5d59900;  1 drivers
v0x55d0c5066490_0 .net "cin", 15 0, L_0x55d0c5d59bd0;  1 drivers
v0x55d0c5055c50_0 .net "sum", 15 0, L_0x55d0c5d597c0;  1 drivers
L_0x55d0c5d53c30 .part L_0x55d0c5d59a90, 0, 8;
L_0x55d0c5d53cd0 .part L_0x55d0c5d59b30, 0, 8;
L_0x55d0c5d53d70 .part L_0x55d0c5d59bd0, 0, 8;
L_0x55d0c5d594f0 .part L_0x55d0c5d59a90, 8, 8;
L_0x55d0c5d595e0 .part L_0x55d0c5d59b30, 8, 8;
L_0x55d0c5d596d0 .part L_0x55d0c5d59bd0, 8, 8;
L_0x55d0c5d597c0 .concat8 [ 8 8 0 0], L_0x55d0c5d53960, L_0x55d0c5d59220;
L_0x55d0c5d59900 .concat8 [ 8 8 0 0], L_0x55d0c5d53aa0, L_0x55d0c5d59360;
S_0x55d0c558d420 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c56a2670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c52e9450_0 .net "a", 7 0, L_0x55d0c5d53c30;  1 drivers
v0x55d0c52e9550_0 .net "b", 7 0, L_0x55d0c5d53cd0;  1 drivers
v0x55d0c52d7170_0 .net "ca", 7 0, L_0x55d0c5d53aa0;  1 drivers
v0x55d0c52d7250_0 .net "cin", 7 0, L_0x55d0c5d53d70;  1 drivers
v0x55d0c52d64a0_0 .net "sum", 7 0, L_0x55d0c5d53960;  1 drivers
L_0x55d0c5d50cc0 .part L_0x55d0c5d53c30, 0, 4;
L_0x55d0c5d50d60 .part L_0x55d0c5d53cd0, 0, 4;
L_0x55d0c5d50e00 .part L_0x55d0c5d53d70, 0, 4;
L_0x55d0c5d53650 .part L_0x55d0c5d53c30, 4, 4;
L_0x55d0c5d53740 .part L_0x55d0c5d53cd0, 4, 4;
L_0x55d0c5d53830 .part L_0x55d0c5d53d70, 4, 4;
L_0x55d0c5d53960 .concat8 [ 4 4 0 0], L_0x55d0c5d50ab0, L_0x55d0c5d53440;
L_0x55d0c5d53aa0 .concat8 [ 4 4 0 0], L_0x55d0c5d50b50, L_0x55d0c5d534e0;
S_0x55d0c4b32290 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c558d420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5410490_0 .net "a", 3 0, L_0x55d0c5d50cc0;  1 drivers
v0x55d0c5410590_0 .net "b", 3 0, L_0x55d0c5d50d60;  1 drivers
v0x55d0c540f7c0_0 .net "ca", 3 0, L_0x55d0c5d50b50;  1 drivers
v0x55d0c540f8a0_0 .net "cin", 3 0, L_0x55d0c5d50e00;  1 drivers
v0x55d0c53ff060_0 .net "sum", 3 0, L_0x55d0c5d50ab0;  1 drivers
L_0x55d0c5d4ea70 .part L_0x55d0c5d50cc0, 0, 1;
L_0x55d0c5d4eba0 .part L_0x55d0c5d50d60, 0, 1;
L_0x55d0c5d4ecd0 .part L_0x55d0c5d50e00, 0, 1;
L_0x55d0c5d4f2e0 .part L_0x55d0c5d50cc0, 1, 1;
L_0x55d0c5d4f410 .part L_0x55d0c5d50d60, 1, 1;
L_0x55d0c5d4f540 .part L_0x55d0c5d50e00, 1, 1;
L_0x55d0c5d4fc80 .part L_0x55d0c5d50cc0, 2, 1;
L_0x55d0c5d4fdb0 .part L_0x55d0c5d50d60, 2, 1;
L_0x55d0c5d4ff30 .part L_0x55d0c5d50e00, 2, 1;
L_0x55d0c5d50500 .part L_0x55d0c5d50cc0, 3, 1;
L_0x55d0c5d506c0 .part L_0x55d0c5d50d60, 3, 1;
L_0x55d0c5d50880 .part L_0x55d0c5d50e00, 3, 1;
L_0x55d0c5d50ab0 .concat8 [ 1 1 1 1], L_0x55d0c5d4e550, L_0x55d0c5d4ee70, L_0x55d0c5d4f720, L_0x55d0c5d500d0;
L_0x55d0c5d50b50 .concat8 [ 1 1 1 1], L_0x55d0c5d4e960, L_0x55d0c5d4f1d0, L_0x55d0c5d4fb70, L_0x55d0c5d503f0;
S_0x55d0c5479400 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4b32290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d4cfd0 .functor XOR 1, L_0x55d0c5d4ea70, L_0x55d0c5d4eba0, C4<0>, C4<0>;
L_0x55d0c5d4e550 .functor XOR 1, L_0x55d0c5d4cfd0, L_0x55d0c5d4ecd0, C4<0>, C4<0>;
L_0x55d0c5d4e610 .functor AND 1, L_0x55d0c5d4ea70, L_0x55d0c5d4eba0, C4<1>, C4<1>;
L_0x55d0c5d4e720 .functor AND 1, L_0x55d0c5d4ea70, L_0x55d0c5d4ecd0, C4<1>, C4<1>;
L_0x55d0c5d4e7e0 .functor AND 1, L_0x55d0c5d4eba0, L_0x55d0c5d4ecd0, C4<1>, C4<1>;
L_0x55d0c5d4e850 .functor OR 1, L_0x55d0c5d4e610, L_0x55d0c5d4e720, C4<0>, C4<0>;
L_0x55d0c5d4e960 .functor OR 1, L_0x55d0c5d4e7e0, L_0x55d0c5d4e850, C4<0>, C4<0>;
v0x55d0c4992090_0 .net "a", 0 0, L_0x55d0c5d4ea70;  1 drivers
v0x55d0c53eedc0_0 .net "b", 0 0, L_0x55d0c5d4eba0;  1 drivers
v0x55d0c53eee60_0 .net "ca", 0 0, L_0x55d0c5d4e960;  1 drivers
v0x55d0c53eeac0_0 .net "cin", 0 0, L_0x55d0c5d4ecd0;  1 drivers
v0x55d0c53eeb80_0 .net "sum", 0 0, L_0x55d0c5d4e550;  1 drivers
v0x55d0c53ee7d0_0 .net "w1", 0 0, L_0x55d0c5d4cfd0;  1 drivers
v0x55d0c53ee890_0 .net "w2", 0 0, L_0x55d0c5d4e610;  1 drivers
v0x55d0c53649f0_0 .net "w3", 0 0, L_0x55d0c5d4e720;  1 drivers
v0x55d0c5364ab0_0 .net "w4", 0 0, L_0x55d0c5d4e7e0;  1 drivers
v0x55d0c5363e90_0 .net "w5", 0 0, L_0x55d0c5d4e850;  1 drivers
S_0x55d0c5139200 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4b32290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d4ee00 .functor XOR 1, L_0x55d0c5d4f2e0, L_0x55d0c5d4f410, C4<0>, C4<0>;
L_0x55d0c5d4ee70 .functor XOR 1, L_0x55d0c5d4ee00, L_0x55d0c5d4f540, C4<0>, C4<0>;
L_0x55d0c5d4eee0 .functor AND 1, L_0x55d0c5d4f2e0, L_0x55d0c5d4f410, C4<1>, C4<1>;
L_0x55d0c5d4ef50 .functor AND 1, L_0x55d0c5d4f2e0, L_0x55d0c5d4f540, C4<1>, C4<1>;
L_0x55d0c5d4f010 .functor AND 1, L_0x55d0c5d4f410, L_0x55d0c5d4f540, C4<1>, C4<1>;
L_0x55d0c5d4f080 .functor OR 1, L_0x55d0c5d4eee0, L_0x55d0c5d4ef50, C4<0>, C4<0>;
L_0x55d0c5d4f1d0 .functor OR 1, L_0x55d0c5d4f010, L_0x55d0c5d4f080, C4<0>, C4<0>;
v0x55d0c4f89820_0 .net "a", 0 0, L_0x55d0c5d4f2e0;  1 drivers
v0x55d0c4f88b90_0 .net "b", 0 0, L_0x55d0c5d4f410;  1 drivers
v0x55d0c4f88c50_0 .net "ca", 0 0, L_0x55d0c5d4f1d0;  1 drivers
v0x55d0c4d5e780_0 .net "cin", 0 0, L_0x55d0c5d4f540;  1 drivers
v0x55d0c4d5e840_0 .net "sum", 0 0, L_0x55d0c5d4ee70;  1 drivers
v0x55d0c58dc2b0_0 .net "w1", 0 0, L_0x55d0c5d4ee00;  1 drivers
v0x55d0c58dc370_0 .net "w2", 0 0, L_0x55d0c5d4eee0;  1 drivers
v0x55d0c58527b0_0 .net "w3", 0 0, L_0x55d0c5d4ef50;  1 drivers
v0x55d0c5852870_0 .net "w4", 0 0, L_0x55d0c5d4f010;  1 drivers
v0x55d0c573e330_0 .net "w5", 0 0, L_0x55d0c5d4f080;  1 drivers
S_0x55d0c573e030 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4b32290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d4f6b0 .functor XOR 1, L_0x55d0c5d4fc80, L_0x55d0c5d4fdb0, C4<0>, C4<0>;
L_0x55d0c5d4f720 .functor XOR 1, L_0x55d0c5d4f6b0, L_0x55d0c5d4ff30, C4<0>, C4<0>;
L_0x55d0c5d4f7e0 .functor AND 1, L_0x55d0c5d4fc80, L_0x55d0c5d4fdb0, C4<1>, C4<1>;
L_0x55d0c5d4f8f0 .functor AND 1, L_0x55d0c5d4fc80, L_0x55d0c5d4ff30, C4<1>, C4<1>;
L_0x55d0c5d4f9b0 .functor AND 1, L_0x55d0c5d4fdb0, L_0x55d0c5d4ff30, C4<1>, C4<1>;
L_0x55d0c5d4fa20 .functor OR 1, L_0x55d0c5d4f7e0, L_0x55d0c5d4f8f0, C4<0>, C4<0>;
L_0x55d0c5d4fb70 .functor OR 1, L_0x55d0c5d4f9b0, L_0x55d0c5d4fa20, C4<0>, C4<0>;
v0x55d0c573ddc0_0 .net "a", 0 0, L_0x55d0c5d4fc80;  1 drivers
v0x55d0c573de60_0 .net "b", 0 0, L_0x55d0c5d4fdb0;  1 drivers
v0x55d0c4bbe4e0_0 .net "ca", 0 0, L_0x55d0c5d4fb70;  1 drivers
v0x55d0c4bbe580_0 .net "cin", 0 0, L_0x55d0c5d4ff30;  1 drivers
v0x55d0c54776c0_0 .net "sum", 0 0, L_0x55d0c5d4f720;  1 drivers
v0x55d0c5477780_0 .net "w1", 0 0, L_0x55d0c5d4f6b0;  1 drivers
v0x55d0c54769f0_0 .net "w2", 0 0, L_0x55d0c5d4f7e0;  1 drivers
v0x55d0c5476ab0_0 .net "w3", 0 0, L_0x55d0c5d4f8f0;  1 drivers
v0x55d0c5475d20_0 .net "w4", 0 0, L_0x55d0c5d4f9b0;  1 drivers
v0x55d0c54655c0_0 .net "w5", 0 0, L_0x55d0c5d4fa20;  1 drivers
S_0x55d0c5454cd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4b32290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d50060 .functor XOR 1, L_0x55d0c5d50500, L_0x55d0c5d506c0, C4<0>, C4<0>;
L_0x55d0c5d500d0 .functor XOR 1, L_0x55d0c5d50060, L_0x55d0c5d50880, C4<0>, C4<0>;
L_0x55d0c5d50140 .functor AND 1, L_0x55d0c5d50500, L_0x55d0c5d506c0, C4<1>, C4<1>;
L_0x55d0c5d501b0 .functor AND 1, L_0x55d0c5d50500, L_0x55d0c5d50880, C4<1>, C4<1>;
L_0x55d0c5d50270 .functor AND 1, L_0x55d0c5d506c0, L_0x55d0c5d50880, C4<1>, C4<1>;
L_0x55d0c5d502e0 .functor OR 1, L_0x55d0c5d50140, L_0x55d0c5d501b0, C4<0>, C4<0>;
L_0x55d0c5d503f0 .functor OR 1, L_0x55d0c5d50270, L_0x55d0c5d502e0, C4<0>, C4<0>;
v0x55d0c5454000_0 .net "a", 0 0, L_0x55d0c5d50500;  1 drivers
v0x55d0c54540e0_0 .net "b", 0 0, L_0x55d0c5d506c0;  1 drivers
v0x55d0c54438a0_0 .net "ca", 0 0, L_0x55d0c5d503f0;  1 drivers
v0x55d0c5443940_0 .net "cin", 0 0, L_0x55d0c5d50880;  1 drivers
v0x55d0c5432e80_0 .net "sum", 0 0, L_0x55d0c5d500d0;  1 drivers
v0x55d0c5432f40_0 .net "w1", 0 0, L_0x55d0c5d50060;  1 drivers
v0x55d0c54321b0_0 .net "w2", 0 0, L_0x55d0c5d50140;  1 drivers
v0x55d0c5432270_0 .net "w3", 0 0, L_0x55d0c5d501b0;  1 drivers
v0x55d0c54314e0_0 .net "w4", 0 0, L_0x55d0c5d50270;  1 drivers
v0x55d0c5420d80_0 .net "w5", 0 0, L_0x55d0c5d502e0;  1 drivers
S_0x55d0c53ecd80 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c558d420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c530b170_0 .net "a", 3 0, L_0x55d0c5d53650;  1 drivers
v0x55d0c530b270_0 .net "b", 3 0, L_0x55d0c5d53740;  1 drivers
v0x55d0c52fa880_0 .net "ca", 3 0, L_0x55d0c5d534e0;  1 drivers
v0x55d0c52fa960_0 .net "cin", 3 0, L_0x55d0c5d53830;  1 drivers
v0x55d0c52f9bb0_0 .net "sum", 3 0, L_0x55d0c5d53440;  1 drivers
L_0x55d0c5d51400 .part L_0x55d0c5d53650, 0, 1;
L_0x55d0c5d51530 .part L_0x55d0c5d53740, 0, 1;
L_0x55d0c5d51660 .part L_0x55d0c5d53830, 0, 1;
L_0x55d0c5d51c70 .part L_0x55d0c5d53650, 1, 1;
L_0x55d0c5d51da0 .part L_0x55d0c5d53740, 1, 1;
L_0x55d0c5d51ed0 .part L_0x55d0c5d53830, 1, 1;
L_0x55d0c5d52610 .part L_0x55d0c5d53650, 2, 1;
L_0x55d0c5d52740 .part L_0x55d0c5d53740, 2, 1;
L_0x55d0c5d528c0 .part L_0x55d0c5d53830, 2, 1;
L_0x55d0c5d52e90 .part L_0x55d0c5d53650, 3, 1;
L_0x55d0c5d53050 .part L_0x55d0c5d53740, 3, 1;
L_0x55d0c5d53210 .part L_0x55d0c5d53830, 3, 1;
L_0x55d0c5d53440 .concat8 [ 1 1 1 1], L_0x55d0c5d50ea0, L_0x55d0c5d51800, L_0x55d0c5d520b0, L_0x55d0c5d52a60;
L_0x55d0c5d534e0 .concat8 [ 1 1 1 1], L_0x55d0c5d512f0, L_0x55d0c5d51b60, L_0x55d0c5d52500, L_0x55d0c5d52d80;
S_0x55d0c53ec0b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53ecd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d50a40 .functor XOR 1, L_0x55d0c5d51400, L_0x55d0c5d51530, C4<0>, C4<0>;
L_0x55d0c5d50ea0 .functor XOR 1, L_0x55d0c5d50a40, L_0x55d0c5d51660, C4<0>, C4<0>;
L_0x55d0c5d50f60 .functor AND 1, L_0x55d0c5d51400, L_0x55d0c5d51530, C4<1>, C4<1>;
L_0x55d0c5d51070 .functor AND 1, L_0x55d0c5d51400, L_0x55d0c5d51660, C4<1>, C4<1>;
L_0x55d0c5d51130 .functor AND 1, L_0x55d0c5d51530, L_0x55d0c5d51660, C4<1>, C4<1>;
L_0x55d0c5d511a0 .functor OR 1, L_0x55d0c5d50f60, L_0x55d0c5d51070, C4<0>, C4<0>;
L_0x55d0c5d512f0 .functor OR 1, L_0x55d0c5d51130, L_0x55d0c5d511a0, C4<0>, C4<0>;
v0x55d0c53eb460_0 .net "a", 0 0, L_0x55d0c5d51400;  1 drivers
v0x55d0c53dac80_0 .net "b", 0 0, L_0x55d0c5d51530;  1 drivers
v0x55d0c53dad40_0 .net "ca", 0 0, L_0x55d0c5d512f0;  1 drivers
v0x55d0c53ca390_0 .net "cin", 0 0, L_0x55d0c5d51660;  1 drivers
v0x55d0c53ca450_0 .net "sum", 0 0, L_0x55d0c5d50ea0;  1 drivers
v0x55d0c53c96c0_0 .net "w1", 0 0, L_0x55d0c5d50a40;  1 drivers
v0x55d0c53c9780_0 .net "w2", 0 0, L_0x55d0c5d50f60;  1 drivers
v0x55d0c53b8f60_0 .net "w3", 0 0, L_0x55d0c5d51070;  1 drivers
v0x55d0c53b9020_0 .net "w4", 0 0, L_0x55d0c5d51130;  1 drivers
v0x55d0c53a85f0_0 .net "w5", 0 0, L_0x55d0c5d511a0;  1 drivers
S_0x55d0c53a7870 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53ecd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d51790 .functor XOR 1, L_0x55d0c5d51c70, L_0x55d0c5d51da0, C4<0>, C4<0>;
L_0x55d0c5d51800 .functor XOR 1, L_0x55d0c5d51790, L_0x55d0c5d51ed0, C4<0>, C4<0>;
L_0x55d0c5d51870 .functor AND 1, L_0x55d0c5d51c70, L_0x55d0c5d51da0, C4<1>, C4<1>;
L_0x55d0c5d518e0 .functor AND 1, L_0x55d0c5d51c70, L_0x55d0c5d51ed0, C4<1>, C4<1>;
L_0x55d0c5d519a0 .functor AND 1, L_0x55d0c5d51da0, L_0x55d0c5d51ed0, C4<1>, C4<1>;
L_0x55d0c5d51a10 .functor OR 1, L_0x55d0c5d51870, L_0x55d0c5d518e0, C4<0>, C4<0>;
L_0x55d0c5d51b60 .functor OR 1, L_0x55d0c5d519a0, L_0x55d0c5d51a10, C4<0>, C4<0>;
v0x55d0c53a6c20_0 .net "a", 0 0, L_0x55d0c5d51c70;  1 drivers
v0x55d0c5396440_0 .net "b", 0 0, L_0x55d0c5d51da0;  1 drivers
v0x55d0c5396500_0 .net "ca", 0 0, L_0x55d0c5d51b60;  1 drivers
v0x55d0c5385b50_0 .net "cin", 0 0, L_0x55d0c5d51ed0;  1 drivers
v0x55d0c5385c10_0 .net "sum", 0 0, L_0x55d0c5d51800;  1 drivers
v0x55d0c5384e80_0 .net "w1", 0 0, L_0x55d0c5d51790;  1 drivers
v0x55d0c5384f40_0 .net "w2", 0 0, L_0x55d0c5d51870;  1 drivers
v0x55d0c5374720_0 .net "w3", 0 0, L_0x55d0c5d518e0;  1 drivers
v0x55d0c53747e0_0 .net "w4", 0 0, L_0x55d0c5d519a0;  1 drivers
v0x55d0c5363af0_0 .net "w5", 0 0, L_0x55d0c5d51a10;  1 drivers
S_0x55d0c53637f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53ecd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d52040 .functor XOR 1, L_0x55d0c5d52610, L_0x55d0c5d52740, C4<0>, C4<0>;
L_0x55d0c5d520b0 .functor XOR 1, L_0x55d0c5d52040, L_0x55d0c5d528c0, C4<0>, C4<0>;
L_0x55d0c5d52170 .functor AND 1, L_0x55d0c5d52610, L_0x55d0c5d52740, C4<1>, C4<1>;
L_0x55d0c5d52280 .functor AND 1, L_0x55d0c5d52610, L_0x55d0c5d528c0, C4<1>, C4<1>;
L_0x55d0c5d52340 .functor AND 1, L_0x55d0c5d52740, L_0x55d0c5d528c0, C4<1>, C4<1>;
L_0x55d0c5d523b0 .functor OR 1, L_0x55d0c5d52170, L_0x55d0c5d52280, C4<0>, C4<0>;
L_0x55d0c5d52500 .functor OR 1, L_0x55d0c5d52340, L_0x55d0c5d523b0, C4<0>, C4<0>;
v0x55d0c52d9230_0 .net "a", 0 0, L_0x55d0c5d52610;  1 drivers
v0x55d0c52d92d0_0 .net "b", 0 0, L_0x55d0c5d52740;  1 drivers
v0x55d0c52d8eb0_0 .net "ca", 0 0, L_0x55d0c5d52500;  1 drivers
v0x55d0c52d8f50_0 .net "cin", 0 0, L_0x55d0c5d528c0;  1 drivers
v0x55d0c52d8bc0_0 .net "sum", 0 0, L_0x55d0c5d520b0;  1 drivers
v0x55d0c52d8c80_0 .net "w1", 0 0, L_0x55d0c5d52040;  1 drivers
v0x55d0c5361ab0_0 .net "w2", 0 0, L_0x55d0c5d52170;  1 drivers
v0x55d0c5361b70_0 .net "w3", 0 0, L_0x55d0c5d52280;  1 drivers
v0x55d0c5360de0_0 .net "w4", 0 0, L_0x55d0c5d52340;  1 drivers
v0x55d0c5360110_0 .net "w5", 0 0, L_0x55d0c5d523b0;  1 drivers
S_0x55d0c534f9b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53ecd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d529f0 .functor XOR 1, L_0x55d0c5d52e90, L_0x55d0c5d53050, C4<0>, C4<0>;
L_0x55d0c5d52a60 .functor XOR 1, L_0x55d0c5d529f0, L_0x55d0c5d53210, C4<0>, C4<0>;
L_0x55d0c5d52ad0 .functor AND 1, L_0x55d0c5d52e90, L_0x55d0c5d53050, C4<1>, C4<1>;
L_0x55d0c5d52b40 .functor AND 1, L_0x55d0c5d52e90, L_0x55d0c5d53210, C4<1>, C4<1>;
L_0x55d0c5d52c00 .functor AND 1, L_0x55d0c5d53050, L_0x55d0c5d53210, C4<1>, C4<1>;
L_0x55d0c5d52c70 .functor OR 1, L_0x55d0c5d52ad0, L_0x55d0c5d52b40, C4<0>, C4<0>;
L_0x55d0c5d52d80 .functor OR 1, L_0x55d0c5d52c00, L_0x55d0c5d52c70, C4<0>, C4<0>;
v0x55d0c533f0c0_0 .net "a", 0 0, L_0x55d0c5d52e90;  1 drivers
v0x55d0c533f1a0_0 .net "b", 0 0, L_0x55d0c5d53050;  1 drivers
v0x55d0c533e3f0_0 .net "ca", 0 0, L_0x55d0c5d52d80;  1 drivers
v0x55d0c533e490_0 .net "cin", 0 0, L_0x55d0c5d53210;  1 drivers
v0x55d0c532dc90_0 .net "sum", 0 0, L_0x55d0c5d52a60;  1 drivers
v0x55d0c532dd50_0 .net "w1", 0 0, L_0x55d0c5d529f0;  1 drivers
v0x55d0c531d270_0 .net "w2", 0 0, L_0x55d0c5d52ad0;  1 drivers
v0x55d0c531d330_0 .net "w3", 0 0, L_0x55d0c5d52b40;  1 drivers
v0x55d0c531c5a0_0 .net "w4", 0 0, L_0x55d0c5d52c00;  1 drivers
v0x55d0c531b8d0_0 .net "w5", 0 0, L_0x55d0c5d52c70;  1 drivers
S_0x55d0c52d57d0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c56a2670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5088ed0_0 .net "a", 7 0, L_0x55d0c5d594f0;  1 drivers
v0x55d0c5088fd0_0 .net "b", 7 0, L_0x55d0c5d595e0;  1 drivers
v0x55d0c5078770_0 .net "ca", 7 0, L_0x55d0c5d59360;  1 drivers
v0x55d0c5078850_0 .net "cin", 7 0, L_0x55d0c5d596d0;  1 drivers
v0x55d0c5067d50_0 .net "sum", 7 0, L_0x55d0c5d59220;  1 drivers
L_0x55d0c5d56580 .part L_0x55d0c5d594f0, 0, 4;
L_0x55d0c5d56620 .part L_0x55d0c5d595e0, 0, 4;
L_0x55d0c5d566c0 .part L_0x55d0c5d596d0, 0, 4;
L_0x55d0c5d58f10 .part L_0x55d0c5d594f0, 4, 4;
L_0x55d0c5d59000 .part L_0x55d0c5d595e0, 4, 4;
L_0x55d0c5d590f0 .part L_0x55d0c5d596d0, 4, 4;
L_0x55d0c5d59220 .concat8 [ 4 4 0 0], L_0x55d0c5d56370, L_0x55d0c5d58d00;
L_0x55d0c5d59360 .concat8 [ 4 4 0 0], L_0x55d0c5d56410, L_0x55d0c5d58da0;
S_0x55d0c52c5070 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c52d57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c519f750_0 .net "a", 3 0, L_0x55d0c5d56580;  1 drivers
v0x55d0c519f850_0 .net "b", 3 0, L_0x55d0c5d56620;  1 drivers
v0x55d0c519ea80_0 .net "ca", 3 0, L_0x55d0c5d56410;  1 drivers
v0x55d0c519eb60_0 .net "cin", 3 0, L_0x55d0c5d566c0;  1 drivers
v0x55d0c518e320_0 .net "sum", 3 0, L_0x55d0c5d56370;  1 drivers
L_0x55d0c5d54330 .part L_0x55d0c5d56580, 0, 1;
L_0x55d0c5d54460 .part L_0x55d0c5d56620, 0, 1;
L_0x55d0c5d54590 .part L_0x55d0c5d566c0, 0, 1;
L_0x55d0c5d54ba0 .part L_0x55d0c5d56580, 1, 1;
L_0x55d0c5d54cd0 .part L_0x55d0c5d56620, 1, 1;
L_0x55d0c5d54e00 .part L_0x55d0c5d566c0, 1, 1;
L_0x55d0c5d55540 .part L_0x55d0c5d56580, 2, 1;
L_0x55d0c5d55670 .part L_0x55d0c5d56620, 2, 1;
L_0x55d0c5d557f0 .part L_0x55d0c5d566c0, 2, 1;
L_0x55d0c5d55dc0 .part L_0x55d0c5d56580, 3, 1;
L_0x55d0c5d55f80 .part L_0x55d0c5d56620, 3, 1;
L_0x55d0c5d56140 .part L_0x55d0c5d566c0, 3, 1;
L_0x55d0c5d56370 .concat8 [ 1 1 1 1], L_0x55d0c5d53e10, L_0x55d0c5d54730, L_0x55d0c5d54fe0, L_0x55d0c5d55990;
L_0x55d0c5d56410 .concat8 [ 1 1 1 1], L_0x55d0c5d54220, L_0x55d0c5d54a90, L_0x55d0c5d55430, L_0x55d0c5d55cb0;
S_0x55d0c52b3ab0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c52c5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d533d0 .functor XOR 1, L_0x55d0c5d54330, L_0x55d0c5d54460, C4<0>, C4<0>;
L_0x55d0c5d53e10 .functor XOR 1, L_0x55d0c5d533d0, L_0x55d0c5d54590, C4<0>, C4<0>;
L_0x55d0c5d53ed0 .functor AND 1, L_0x55d0c5d54330, L_0x55d0c5d54460, C4<1>, C4<1>;
L_0x55d0c5d53fe0 .functor AND 1, L_0x55d0c5d54330, L_0x55d0c5d54590, C4<1>, C4<1>;
L_0x55d0c5d540a0 .functor AND 1, L_0x55d0c5d54460, L_0x55d0c5d54590, C4<1>, C4<1>;
L_0x55d0c5d54110 .functor OR 1, L_0x55d0c5d53ed0, L_0x55d0c5d53fe0, C4<0>, C4<0>;
L_0x55d0c5d54220 .functor OR 1, L_0x55d0c5d540a0, L_0x55d0c5d54110, C4<0>, C4<0>;
v0x55d0c52b4880_0 .net "a", 0 0, L_0x55d0c5d54330;  1 drivers
v0x55d0c52a3350_0 .net "b", 0 0, L_0x55d0c5d54460;  1 drivers
v0x55d0c52a3430_0 .net "ca", 0 0, L_0x55d0c5d54220;  1 drivers
v0x55d0c5292930_0 .net "cin", 0 0, L_0x55d0c5d54590;  1 drivers
v0x55d0c52929f0_0 .net "sum", 0 0, L_0x55d0c5d53e10;  1 drivers
v0x55d0c5291c60_0 .net "w1", 0 0, L_0x55d0c5d533d0;  1 drivers
v0x55d0c5291d20_0 .net "w2", 0 0, L_0x55d0c5d53ed0;  1 drivers
v0x55d0c5290f90_0 .net "w3", 0 0, L_0x55d0c5d53fe0;  1 drivers
v0x55d0c5291050_0 .net "w4", 0 0, L_0x55d0c5d540a0;  1 drivers
v0x55d0c52808e0_0 .net "w5", 0 0, L_0x55d0c5d54110;  1 drivers
S_0x55d0c526ff40 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c52c5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d546c0 .functor XOR 1, L_0x55d0c5d54ba0, L_0x55d0c5d54cd0, C4<0>, C4<0>;
L_0x55d0c5d54730 .functor XOR 1, L_0x55d0c5d546c0, L_0x55d0c5d54e00, C4<0>, C4<0>;
L_0x55d0c5d547a0 .functor AND 1, L_0x55d0c5d54ba0, L_0x55d0c5d54cd0, C4<1>, C4<1>;
L_0x55d0c5d54810 .functor AND 1, L_0x55d0c5d54ba0, L_0x55d0c5d54e00, C4<1>, C4<1>;
L_0x55d0c5d548d0 .functor AND 1, L_0x55d0c5d54cd0, L_0x55d0c5d54e00, C4<1>, C4<1>;
L_0x55d0c5d54940 .functor OR 1, L_0x55d0c5d547a0, L_0x55d0c5d54810, C4<0>, C4<0>;
L_0x55d0c5d54a90 .functor OR 1, L_0x55d0c5d548d0, L_0x55d0c5d54940, C4<0>, C4<0>;
v0x55d0c526f2f0_0 .net "a", 0 0, L_0x55d0c5d54ba0;  1 drivers
v0x55d0c525eb10_0 .net "b", 0 0, L_0x55d0c5d54cd0;  1 drivers
v0x55d0c525ebd0_0 .net "ca", 0 0, L_0x55d0c5d54a90;  1 drivers
v0x55d0c524c770_0 .net "cin", 0 0, L_0x55d0c5d54e00;  1 drivers
v0x55d0c524c830_0 .net "sum", 0 0, L_0x55d0c5d54730;  1 drivers
v0x55d0c524baa0_0 .net "w1", 0 0, L_0x55d0c5d546c0;  1 drivers
v0x55d0c524bb60_0 .net "w2", 0 0, L_0x55d0c5d547a0;  1 drivers
v0x55d0c524add0_0 .net "w3", 0 0, L_0x55d0c5d54810;  1 drivers
v0x55d0c524ae90_0 .net "w4", 0 0, L_0x55d0c5d548d0;  1 drivers
v0x55d0c523a670_0 .net "w5", 0 0, L_0x55d0c5d54940;  1 drivers
S_0x55d0c5229d80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c52c5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d54f70 .functor XOR 1, L_0x55d0c5d55540, L_0x55d0c5d55670, C4<0>, C4<0>;
L_0x55d0c5d54fe0 .functor XOR 1, L_0x55d0c5d54f70, L_0x55d0c5d557f0, C4<0>, C4<0>;
L_0x55d0c5d550a0 .functor AND 1, L_0x55d0c5d55540, L_0x55d0c5d55670, C4<1>, C4<1>;
L_0x55d0c5d551b0 .functor AND 1, L_0x55d0c5d55540, L_0x55d0c5d557f0, C4<1>, C4<1>;
L_0x55d0c5d55270 .functor AND 1, L_0x55d0c5d55670, L_0x55d0c5d557f0, C4<1>, C4<1>;
L_0x55d0c5d552e0 .functor OR 1, L_0x55d0c5d550a0, L_0x55d0c5d551b0, C4<0>, C4<0>;
L_0x55d0c5d55430 .functor OR 1, L_0x55d0c5d55270, L_0x55d0c5d552e0, C4<0>, C4<0>;
v0x55d0c5229130_0 .net "a", 0 0, L_0x55d0c5d55540;  1 drivers
v0x55d0c52291d0_0 .net "b", 0 0, L_0x55d0c5d55670;  1 drivers
v0x55d0c5218950_0 .net "ca", 0 0, L_0x55d0c5d55430;  1 drivers
v0x55d0c52189f0_0 .net "cin", 0 0, L_0x55d0c5d557f0;  1 drivers
v0x55d0c5207f30_0 .net "sum", 0 0, L_0x55d0c5d54fe0;  1 drivers
v0x55d0c5207ff0_0 .net "w1", 0 0, L_0x55d0c5d54f70;  1 drivers
v0x55d0c5207260_0 .net "w2", 0 0, L_0x55d0c5d550a0;  1 drivers
v0x55d0c5207320_0 .net "w3", 0 0, L_0x55d0c5d551b0;  1 drivers
v0x55d0c5206590_0 .net "w4", 0 0, L_0x55d0c5d55270;  1 drivers
v0x55d0c51f5e30_0 .net "w5", 0 0, L_0x55d0c5d552e0;  1 drivers
S_0x55d0c51e5540 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c52c5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d55920 .functor XOR 1, L_0x55d0c5d55dc0, L_0x55d0c5d55f80, C4<0>, C4<0>;
L_0x55d0c5d55990 .functor XOR 1, L_0x55d0c5d55920, L_0x55d0c5d56140, C4<0>, C4<0>;
L_0x55d0c5d55a00 .functor AND 1, L_0x55d0c5d55dc0, L_0x55d0c5d55f80, C4<1>, C4<1>;
L_0x55d0c5d55a70 .functor AND 1, L_0x55d0c5d55dc0, L_0x55d0c5d56140, C4<1>, C4<1>;
L_0x55d0c5d55b30 .functor AND 1, L_0x55d0c5d55f80, L_0x55d0c5d56140, C4<1>, C4<1>;
L_0x55d0c5d55ba0 .functor OR 1, L_0x55d0c5d55a00, L_0x55d0c5d55a70, C4<0>, C4<0>;
L_0x55d0c5d55cb0 .functor OR 1, L_0x55d0c5d55b30, L_0x55d0c5d55ba0, C4<0>, C4<0>;
v0x55d0c51e4870_0 .net "a", 0 0, L_0x55d0c5d55dc0;  1 drivers
v0x55d0c51e4950_0 .net "b", 0 0, L_0x55d0c5d55f80;  1 drivers
v0x55d0c51d4110_0 .net "ca", 0 0, L_0x55d0c5d55cb0;  1 drivers
v0x55d0c51d41b0_0 .net "cin", 0 0, L_0x55d0c5d56140;  1 drivers
v0x55d0c51c2140_0 .net "sum", 0 0, L_0x55d0c5d55990;  1 drivers
v0x55d0c51c2200_0 .net "w1", 0 0, L_0x55d0c5d55920;  1 drivers
v0x55d0c51c1470_0 .net "w2", 0 0, L_0x55d0c5d55a00;  1 drivers
v0x55d0c51c1530_0 .net "w3", 0 0, L_0x55d0c5d55a70;  1 drivers
v0x55d0c51c07a0_0 .net "w4", 0 0, L_0x55d0c5d55b30;  1 drivers
v0x55d0c51b0040_0 .net "w5", 0 0, L_0x55d0c5d55ba0;  1 drivers
S_0x55d0c517d900 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c52d57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50aabf0_0 .net "a", 3 0, L_0x55d0c5d58f10;  1 drivers
v0x55d0c50aacf0_0 .net "b", 3 0, L_0x55d0c5d59000;  1 drivers
v0x55d0c509a490_0 .net "ca", 3 0, L_0x55d0c5d58da0;  1 drivers
v0x55d0c509a550_0 .net "cin", 3 0, L_0x55d0c5d590f0;  1 drivers
v0x55d0c5089ba0_0 .net "sum", 3 0, L_0x55d0c5d58d00;  1 drivers
L_0x55d0c5d56cc0 .part L_0x55d0c5d58f10, 0, 1;
L_0x55d0c5d56df0 .part L_0x55d0c5d59000, 0, 1;
L_0x55d0c5d56f20 .part L_0x55d0c5d590f0, 0, 1;
L_0x55d0c5d57530 .part L_0x55d0c5d58f10, 1, 1;
L_0x55d0c5d57660 .part L_0x55d0c5d59000, 1, 1;
L_0x55d0c5d57790 .part L_0x55d0c5d590f0, 1, 1;
L_0x55d0c5d57ed0 .part L_0x55d0c5d58f10, 2, 1;
L_0x55d0c5d58000 .part L_0x55d0c5d59000, 2, 1;
L_0x55d0c5d58180 .part L_0x55d0c5d590f0, 2, 1;
L_0x55d0c5d58750 .part L_0x55d0c5d58f10, 3, 1;
L_0x55d0c5d58910 .part L_0x55d0c5d59000, 3, 1;
L_0x55d0c5d58ad0 .part L_0x55d0c5d590f0, 3, 1;
L_0x55d0c5d58d00 .concat8 [ 1 1 1 1], L_0x55d0c5d56760, L_0x55d0c5d570c0, L_0x55d0c5d57970, L_0x55d0c5d58320;
L_0x55d0c5d58da0 .concat8 [ 1 1 1 1], L_0x55d0c5d56bb0, L_0x55d0c5d57420, L_0x55d0c5d57dc0, L_0x55d0c5d58640;
S_0x55d0c517cc30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c517d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d56300 .functor XOR 1, L_0x55d0c5d56cc0, L_0x55d0c5d56df0, C4<0>, C4<0>;
L_0x55d0c5d56760 .functor XOR 1, L_0x55d0c5d56300, L_0x55d0c5d56f20, C4<0>, C4<0>;
L_0x55d0c5d56820 .functor AND 1, L_0x55d0c5d56cc0, L_0x55d0c5d56df0, C4<1>, C4<1>;
L_0x55d0c5d56930 .functor AND 1, L_0x55d0c5d56cc0, L_0x55d0c5d56f20, C4<1>, C4<1>;
L_0x55d0c5d569f0 .functor AND 1, L_0x55d0c5d56df0, L_0x55d0c5d56f20, C4<1>, C4<1>;
L_0x55d0c5d56a60 .functor OR 1, L_0x55d0c5d56820, L_0x55d0c5d56930, C4<0>, C4<0>;
L_0x55d0c5d56bb0 .functor OR 1, L_0x55d0c5d569f0, L_0x55d0c5d56a60, C4<0>, C4<0>;
v0x55d0c517bfe0_0 .net "a", 0 0, L_0x55d0c5d56cc0;  1 drivers
v0x55d0c516b800_0 .net "b", 0 0, L_0x55d0c5d56df0;  1 drivers
v0x55d0c516b8c0_0 .net "ca", 0 0, L_0x55d0c5d56bb0;  1 drivers
v0x55d0c515af10_0 .net "cin", 0 0, L_0x55d0c5d56f20;  1 drivers
v0x55d0c515afd0_0 .net "sum", 0 0, L_0x55d0c5d56760;  1 drivers
v0x55d0c515a240_0 .net "w1", 0 0, L_0x55d0c5d56300;  1 drivers
v0x55d0c515a300_0 .net "w2", 0 0, L_0x55d0c5d56820;  1 drivers
v0x55d0c5149ae0_0 .net "w3", 0 0, L_0x55d0c5d56930;  1 drivers
v0x55d0c5149ba0_0 .net "w4", 0 0, L_0x55d0c5d569f0;  1 drivers
v0x55d0c5138fc0_0 .net "w5", 0 0, L_0x55d0c5d56a60;  1 drivers
S_0x55d0c5138c10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c517d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d57050 .functor XOR 1, L_0x55d0c5d57530, L_0x55d0c5d57660, C4<0>, C4<0>;
L_0x55d0c5d570c0 .functor XOR 1, L_0x55d0c5d57050, L_0x55d0c5d57790, C4<0>, C4<0>;
L_0x55d0c5d57130 .functor AND 1, L_0x55d0c5d57530, L_0x55d0c5d57660, C4<1>, C4<1>;
L_0x55d0c5d571a0 .functor AND 1, L_0x55d0c5d57530, L_0x55d0c5d57790, C4<1>, C4<1>;
L_0x55d0c5d57260 .functor AND 1, L_0x55d0c5d57660, L_0x55d0c5d57790, C4<1>, C4<1>;
L_0x55d0c5d572d0 .functor OR 1, L_0x55d0c5d57130, L_0x55d0c5d571a0, C4<0>, C4<0>;
L_0x55d0c5d57420 .functor OR 1, L_0x55d0c5d57260, L_0x55d0c5d572d0, C4<0>, C4<0>;
v0x55d0c51389a0_0 .net "a", 0 0, L_0x55d0c5d57530;  1 drivers
v0x55d0c50ae5d0_0 .net "b", 0 0, L_0x55d0c5d57660;  1 drivers
v0x55d0c50ae690_0 .net "ca", 0 0, L_0x55d0c5d57420;  1 drivers
v0x55d0c50ae2d0_0 .net "cin", 0 0, L_0x55d0c5d57790;  1 drivers
v0x55d0c50ae390_0 .net "sum", 0 0, L_0x55d0c5d570c0;  1 drivers
v0x55d0c50adfe0_0 .net "w1", 0 0, L_0x55d0c5d57050;  1 drivers
v0x55d0c50ae0a0_0 .net "w2", 0 0, L_0x55d0c5d57130;  1 drivers
v0x55d0c5136ed0_0 .net "w3", 0 0, L_0x55d0c5d571a0;  1 drivers
v0x55d0c5136f90_0 .net "w4", 0 0, L_0x55d0c5d57260;  1 drivers
v0x55d0c5136200_0 .net "w5", 0 0, L_0x55d0c5d572d0;  1 drivers
S_0x55d0c5135530 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c517d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d57900 .functor XOR 1, L_0x55d0c5d57ed0, L_0x55d0c5d58000, C4<0>, C4<0>;
L_0x55d0c5d57970 .functor XOR 1, L_0x55d0c5d57900, L_0x55d0c5d58180, C4<0>, C4<0>;
L_0x55d0c5d57a30 .functor AND 1, L_0x55d0c5d57ed0, L_0x55d0c5d58000, C4<1>, C4<1>;
L_0x55d0c5d57b40 .functor AND 1, L_0x55d0c5d57ed0, L_0x55d0c5d58180, C4<1>, C4<1>;
L_0x55d0c5d57c00 .functor AND 1, L_0x55d0c5d58000, L_0x55d0c5d58180, C4<1>, C4<1>;
L_0x55d0c5d57c70 .functor OR 1, L_0x55d0c5d57a30, L_0x55d0c5d57b40, C4<0>, C4<0>;
L_0x55d0c5d57dc0 .functor OR 1, L_0x55d0c5d57c00, L_0x55d0c5d57c70, C4<0>, C4<0>;
v0x55d0c5124e50_0 .net "a", 0 0, L_0x55d0c5d57ed0;  1 drivers
v0x55d0c51144e0_0 .net "b", 0 0, L_0x55d0c5d58000;  1 drivers
v0x55d0c51145a0_0 .net "ca", 0 0, L_0x55d0c5d57dc0;  1 drivers
v0x55d0c5113810_0 .net "cin", 0 0, L_0x55d0c5d58180;  1 drivers
v0x55d0c51138d0_0 .net "sum", 0 0, L_0x55d0c5d57970;  1 drivers
v0x55d0c51030b0_0 .net "w1", 0 0, L_0x55d0c5d57900;  1 drivers
v0x55d0c5103170_0 .net "w2", 0 0, L_0x55d0c5d57a30;  1 drivers
v0x55d0c50f2690_0 .net "w3", 0 0, L_0x55d0c5d57b40;  1 drivers
v0x55d0c50f2750_0 .net "w4", 0 0, L_0x55d0c5d57c00;  1 drivers
v0x55d0c50f19c0_0 .net "w5", 0 0, L_0x55d0c5d57c70;  1 drivers
S_0x55d0c50f0cf0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c517d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d582b0 .functor XOR 1, L_0x55d0c5d58750, L_0x55d0c5d58910, C4<0>, C4<0>;
L_0x55d0c5d58320 .functor XOR 1, L_0x55d0c5d582b0, L_0x55d0c5d58ad0, C4<0>, C4<0>;
L_0x55d0c5d58390 .functor AND 1, L_0x55d0c5d58750, L_0x55d0c5d58910, C4<1>, C4<1>;
L_0x55d0c5d58400 .functor AND 1, L_0x55d0c5d58750, L_0x55d0c5d58ad0, C4<1>, C4<1>;
L_0x55d0c5d584c0 .functor AND 1, L_0x55d0c5d58910, L_0x55d0c5d58ad0, C4<1>, C4<1>;
L_0x55d0c5d58530 .functor OR 1, L_0x55d0c5d58390, L_0x55d0c5d58400, C4<0>, C4<0>;
L_0x55d0c5d58640 .functor OR 1, L_0x55d0c5d584c0, L_0x55d0c5d58530, C4<0>, C4<0>;
v0x55d0c50e0610_0 .net "a", 0 0, L_0x55d0c5d58750;  1 drivers
v0x55d0c50cfca0_0 .net "b", 0 0, L_0x55d0c5d58910;  1 drivers
v0x55d0c50cfd60_0 .net "ca", 0 0, L_0x55d0c5d58640;  1 drivers
v0x55d0c50cefd0_0 .net "cin", 0 0, L_0x55d0c5d58ad0;  1 drivers
v0x55d0c50cf090_0 .net "sum", 0 0, L_0x55d0c5d58320;  1 drivers
v0x55d0c50be870_0 .net "w1", 0 0, L_0x55d0c5d582b0;  1 drivers
v0x55d0c50be930_0 .net "w2", 0 0, L_0x55d0c5d58390;  1 drivers
v0x55d0c50ac590_0 .net "w3", 0 0, L_0x55d0c5d58400;  1 drivers
v0x55d0c50ac650_0 .net "w4", 0 0, L_0x55d0c5d584c0;  1 drivers
v0x55d0c50ab970_0 .net "w5", 0 0, L_0x55d0c5d58530;  1 drivers
S_0x55d0c5045360 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c57c77c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c540d0e0_0 .net "a", 15 0, L_0x55d0c5d65160;  1 drivers
v0x55d0c540d1e0_0 .net "b", 15 0, L_0x55d0c5d65250;  1 drivers
v0x55d0c540b500_0 .net "ca", 15 0, L_0x55d0c5d64fd0;  1 drivers
v0x55d0c540b5c0_0 .net "cin", 15 0, L_0x55d0c5d65340;  1 drivers
v0x55d0c5407040_0 .net "sum", 15 0, L_0x55d0c5d64ee0;  1 drivers
L_0x55d0c5d5f350 .part L_0x55d0c5d65160, 0, 8;
L_0x55d0c5d5f3f0 .part L_0x55d0c5d65250, 0, 8;
L_0x55d0c5d5f490 .part L_0x55d0c5d65340, 0, 8;
L_0x55d0c5d64c10 .part L_0x55d0c5d65160, 8, 8;
L_0x55d0c5d64d00 .part L_0x55d0c5d65250, 8, 8;
L_0x55d0c5d64df0 .part L_0x55d0c5d65340, 8, 8;
L_0x55d0c5d64ee0 .concat8 [ 8 8 0 0], L_0x55d0c5d5f080, L_0x55d0c5d64940;
L_0x55d0c5d64fd0 .concat8 [ 8 8 0 0], L_0x55d0c5d5f1c0, L_0x55d0c5d64a80;
S_0x55d0c5033f30 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5045360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4dd4f90_0 .net "a", 7 0, L_0x55d0c5d5f350;  1 drivers
v0x55d0c4dd5090_0 .net "b", 7 0, L_0x55d0c5d5f3f0;  1 drivers
v0x55d0c4dc46a0_0 .net "ca", 7 0, L_0x55d0c5d5f1c0;  1 drivers
v0x55d0c4dc4780_0 .net "cin", 7 0, L_0x55d0c5d5f490;  1 drivers
v0x55d0c4dc39d0_0 .net "sum", 7 0, L_0x55d0c5d5f080;  1 drivers
L_0x55d0c5d5c3e0 .part L_0x55d0c5d5f350, 0, 4;
L_0x55d0c5d5c480 .part L_0x55d0c5d5f3f0, 0, 4;
L_0x55d0c5d5c520 .part L_0x55d0c5d5f490, 0, 4;
L_0x55d0c5d5ed70 .part L_0x55d0c5d5f350, 4, 4;
L_0x55d0c5d5ee60 .part L_0x55d0c5d5f3f0, 4, 4;
L_0x55d0c5d5ef50 .part L_0x55d0c5d5f490, 4, 4;
L_0x55d0c5d5f080 .concat8 [ 4 4 0 0], L_0x55d0c5d5c1d0, L_0x55d0c5d5eb60;
L_0x55d0c5d5f1c0 .concat8 [ 4 4 0 0], L_0x55d0c5d5c270, L_0x55d0c5d5ec00;
S_0x55d0c5021b90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5033f30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f2ff20_0 .net "a", 3 0, L_0x55d0c5d5c3e0;  1 drivers
v0x55d0c4f30020_0 .net "b", 3 0, L_0x55d0c5d5c480;  1 drivers
v0x55d0c4f1f630_0 .net "ca", 3 0, L_0x55d0c5d5c270;  1 drivers
v0x55d0c4f1f710_0 .net "cin", 3 0, L_0x55d0c5d5c520;  1 drivers
v0x55d0c4f1e960_0 .net "sum", 3 0, L_0x55d0c5d5c1d0;  1 drivers
L_0x55d0c5d5a190 .part L_0x55d0c5d5c3e0, 0, 1;
L_0x55d0c5d5a2c0 .part L_0x55d0c5d5c480, 0, 1;
L_0x55d0c5d5a3f0 .part L_0x55d0c5d5c520, 0, 1;
L_0x55d0c5d5aa00 .part L_0x55d0c5d5c3e0, 1, 1;
L_0x55d0c5d5ab30 .part L_0x55d0c5d5c480, 1, 1;
L_0x55d0c5d5ac60 .part L_0x55d0c5d5c520, 1, 1;
L_0x55d0c5d5b3a0 .part L_0x55d0c5d5c3e0, 2, 1;
L_0x55d0c5d5b4d0 .part L_0x55d0c5d5c480, 2, 1;
L_0x55d0c5d5b650 .part L_0x55d0c5d5c520, 2, 1;
L_0x55d0c5d5bc20 .part L_0x55d0c5d5c3e0, 3, 1;
L_0x55d0c5d5bde0 .part L_0x55d0c5d5c480, 3, 1;
L_0x55d0c5d5bfa0 .part L_0x55d0c5d5c520, 3, 1;
L_0x55d0c5d5c1d0 .concat8 [ 1 1 1 1], L_0x55d0c5d59c70, L_0x55d0c5d5a590, L_0x55d0c5d5ae40, L_0x55d0c5d5b7f0;
L_0x55d0c5d5c270 .concat8 [ 1 1 1 1], L_0x55d0c5d5a080, L_0x55d0c5d5a8f0, L_0x55d0c5d5b290, L_0x55d0c5d5bb10;
S_0x55d0c5020ec0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5021b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d58c90 .functor XOR 1, L_0x55d0c5d5a190, L_0x55d0c5d5a2c0, C4<0>, C4<0>;
L_0x55d0c5d59c70 .functor XOR 1, L_0x55d0c5d58c90, L_0x55d0c5d5a3f0, C4<0>, C4<0>;
L_0x55d0c5d59d30 .functor AND 1, L_0x55d0c5d5a190, L_0x55d0c5d5a2c0, C4<1>, C4<1>;
L_0x55d0c5d59e40 .functor AND 1, L_0x55d0c5d5a190, L_0x55d0c5d5a3f0, C4<1>, C4<1>;
L_0x55d0c5d59f00 .functor AND 1, L_0x55d0c5d5a2c0, L_0x55d0c5d5a3f0, C4<1>, C4<1>;
L_0x55d0c5d59f70 .functor OR 1, L_0x55d0c5d59d30, L_0x55d0c5d59e40, C4<0>, C4<0>;
L_0x55d0c5d5a080 .functor OR 1, L_0x55d0c5d59f00, L_0x55d0c5d59f70, C4<0>, C4<0>;
v0x55d0c5020270_0 .net "a", 0 0, L_0x55d0c5d5a190;  1 drivers
v0x55d0c500fa90_0 .net "b", 0 0, L_0x55d0c5d5a2c0;  1 drivers
v0x55d0c500fb50_0 .net "ca", 0 0, L_0x55d0c5d5a080;  1 drivers
v0x55d0c4fff1a0_0 .net "cin", 0 0, L_0x55d0c5d5a3f0;  1 drivers
v0x55d0c4fff260_0 .net "sum", 0 0, L_0x55d0c5d59c70;  1 drivers
v0x55d0c4ffe4d0_0 .net "w1", 0 0, L_0x55d0c5d58c90;  1 drivers
v0x55d0c4ffe590_0 .net "w2", 0 0, L_0x55d0c5d59d30;  1 drivers
v0x55d0c4fedd70_0 .net "w3", 0 0, L_0x55d0c5d59e40;  1 drivers
v0x55d0c4fede30_0 .net "w4", 0 0, L_0x55d0c5d59f00;  1 drivers
v0x55d0c4fdd400_0 .net "w5", 0 0, L_0x55d0c5d59f70;  1 drivers
S_0x55d0c4fdc680 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5021b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d5a520 .functor XOR 1, L_0x55d0c5d5aa00, L_0x55d0c5d5ab30, C4<0>, C4<0>;
L_0x55d0c5d5a590 .functor XOR 1, L_0x55d0c5d5a520, L_0x55d0c5d5ac60, C4<0>, C4<0>;
L_0x55d0c5d5a600 .functor AND 1, L_0x55d0c5d5aa00, L_0x55d0c5d5ab30, C4<1>, C4<1>;
L_0x55d0c5d5a670 .functor AND 1, L_0x55d0c5d5aa00, L_0x55d0c5d5ac60, C4<1>, C4<1>;
L_0x55d0c5d5a730 .functor AND 1, L_0x55d0c5d5ab30, L_0x55d0c5d5ac60, C4<1>, C4<1>;
L_0x55d0c5d5a7a0 .functor OR 1, L_0x55d0c5d5a600, L_0x55d0c5d5a670, C4<0>, C4<0>;
L_0x55d0c5d5a8f0 .functor OR 1, L_0x55d0c5d5a730, L_0x55d0c5d5a7a0, C4<0>, C4<0>;
v0x55d0c4fdba30_0 .net "a", 0 0, L_0x55d0c5d5aa00;  1 drivers
v0x55d0c4fcb250_0 .net "b", 0 0, L_0x55d0c5d5ab30;  1 drivers
v0x55d0c4fcb310_0 .net "ca", 0 0, L_0x55d0c5d5a8f0;  1 drivers
v0x55d0c4faa950_0 .net "cin", 0 0, L_0x55d0c5d5ac60;  1 drivers
v0x55d0c4faaa10_0 .net "sum", 0 0, L_0x55d0c5d5a590;  1 drivers
v0x55d0c4fa9c80_0 .net "w1", 0 0, L_0x55d0c5d5a520;  1 drivers
v0x55d0c4fa9d40_0 .net "w2", 0 0, L_0x55d0c5d5a600;  1 drivers
v0x55d0c4f99520_0 .net "w3", 0 0, L_0x55d0c5d5a670;  1 drivers
v0x55d0c4f995e0_0 .net "w4", 0 0, L_0x55d0c5d5a730;  1 drivers
v0x55d0c4f888a0_0 .net "w5", 0 0, L_0x55d0c5d5a7a0;  1 drivers
S_0x55d0c4f885a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5021b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d5add0 .functor XOR 1, L_0x55d0c5d5b3a0, L_0x55d0c5d5b4d0, C4<0>, C4<0>;
L_0x55d0c5d5ae40 .functor XOR 1, L_0x55d0c5d5add0, L_0x55d0c5d5b650, C4<0>, C4<0>;
L_0x55d0c5d5af00 .functor AND 1, L_0x55d0c5d5b3a0, L_0x55d0c5d5b4d0, C4<1>, C4<1>;
L_0x55d0c5d5b010 .functor AND 1, L_0x55d0c5d5b3a0, L_0x55d0c5d5b650, C4<1>, C4<1>;
L_0x55d0c5d5b0d0 .functor AND 1, L_0x55d0c5d5b4d0, L_0x55d0c5d5b650, C4<1>, C4<1>;
L_0x55d0c5d5b140 .functor OR 1, L_0x55d0c5d5af00, L_0x55d0c5d5b010, C4<0>, C4<0>;
L_0x55d0c5d5b290 .functor OR 1, L_0x55d0c5d5b0d0, L_0x55d0c5d5b140, C4<0>, C4<0>;
v0x55d0c4efdfe0_0 .net "a", 0 0, L_0x55d0c5d5b3a0;  1 drivers
v0x55d0c4efdc60_0 .net "b", 0 0, L_0x55d0c5d5b4d0;  1 drivers
v0x55d0c4efdd20_0 .net "ca", 0 0, L_0x55d0c5d5b290;  1 drivers
v0x55d0c4efd970_0 .net "cin", 0 0, L_0x55d0c5d5b650;  1 drivers
v0x55d0c4efda30_0 .net "sum", 0 0, L_0x55d0c5d5ae40;  1 drivers
v0x55d0c4f86860_0 .net "w1", 0 0, L_0x55d0c5d5add0;  1 drivers
v0x55d0c4f86920_0 .net "w2", 0 0, L_0x55d0c5d5af00;  1 drivers
v0x55d0c4f85b90_0 .net "w3", 0 0, L_0x55d0c5d5b010;  1 drivers
v0x55d0c4f85c50_0 .net "w4", 0 0, L_0x55d0c5d5b0d0;  1 drivers
v0x55d0c4f84ec0_0 .net "w5", 0 0, L_0x55d0c5d5b140;  1 drivers
S_0x55d0c4f74760 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5021b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d5b780 .functor XOR 1, L_0x55d0c5d5bc20, L_0x55d0c5d5bde0, C4<0>, C4<0>;
L_0x55d0c5d5b7f0 .functor XOR 1, L_0x55d0c5d5b780, L_0x55d0c5d5bfa0, C4<0>, C4<0>;
L_0x55d0c5d5b860 .functor AND 1, L_0x55d0c5d5bc20, L_0x55d0c5d5bde0, C4<1>, C4<1>;
L_0x55d0c5d5b8d0 .functor AND 1, L_0x55d0c5d5bc20, L_0x55d0c5d5bfa0, C4<1>, C4<1>;
L_0x55d0c5d5b990 .functor AND 1, L_0x55d0c5d5bde0, L_0x55d0c5d5bfa0, C4<1>, C4<1>;
L_0x55d0c5d5ba00 .functor OR 1, L_0x55d0c5d5b860, L_0x55d0c5d5b8d0, C4<0>, C4<0>;
L_0x55d0c5d5bb10 .functor OR 1, L_0x55d0c5d5b990, L_0x55d0c5d5ba00, C4<0>, C4<0>;
v0x55d0c4f63ef0_0 .net "a", 0 0, L_0x55d0c5d5bc20;  1 drivers
v0x55d0c4f631a0_0 .net "b", 0 0, L_0x55d0c5d5bde0;  1 drivers
v0x55d0c4f63260_0 .net "ca", 0 0, L_0x55d0c5d5bb10;  1 drivers
v0x55d0c4f52a40_0 .net "cin", 0 0, L_0x55d0c5d5bfa0;  1 drivers
v0x55d0c4f52b00_0 .net "sum", 0 0, L_0x55d0c5d5b7f0;  1 drivers
v0x55d0c4f42020_0 .net "w1", 0 0, L_0x55d0c5d5b780;  1 drivers
v0x55d0c4f420e0_0 .net "w2", 0 0, L_0x55d0c5d5b860;  1 drivers
v0x55d0c4f41350_0 .net "w3", 0 0, L_0x55d0c5d5b8d0;  1 drivers
v0x55d0c4f41410_0 .net "w4", 0 0, L_0x55d0c5d5b990;  1 drivers
v0x55d0c4f40730_0 .net "w5", 0 0, L_0x55d0c5d5ba00;  1 drivers
S_0x55d0c4f0e200 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5033f30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4de7090_0 .net "a", 3 0, L_0x55d0c5d5ed70;  1 drivers
v0x55d0c4de7190_0 .net "b", 3 0, L_0x55d0c5d5ee60;  1 drivers
v0x55d0c4de63c0_0 .net "ca", 3 0, L_0x55d0c5d5ec00;  1 drivers
v0x55d0c4de6480_0 .net "cin", 3 0, L_0x55d0c5d5ef50;  1 drivers
v0x55d0c4de56f0_0 .net "sum", 3 0, L_0x55d0c5d5eb60;  1 drivers
L_0x55d0c5d5cb20 .part L_0x55d0c5d5ed70, 0, 1;
L_0x55d0c5d5cc50 .part L_0x55d0c5d5ee60, 0, 1;
L_0x55d0c5d5cd80 .part L_0x55d0c5d5ef50, 0, 1;
L_0x55d0c5d5d390 .part L_0x55d0c5d5ed70, 1, 1;
L_0x55d0c5d5d4c0 .part L_0x55d0c5d5ee60, 1, 1;
L_0x55d0c5d5d5f0 .part L_0x55d0c5d5ef50, 1, 1;
L_0x55d0c5d5dd30 .part L_0x55d0c5d5ed70, 2, 1;
L_0x55d0c5d5de60 .part L_0x55d0c5d5ee60, 2, 1;
L_0x55d0c5d5dfe0 .part L_0x55d0c5d5ef50, 2, 1;
L_0x55d0c5d5e5b0 .part L_0x55d0c5d5ed70, 3, 1;
L_0x55d0c5d5e770 .part L_0x55d0c5d5ee60, 3, 1;
L_0x55d0c5d5e930 .part L_0x55d0c5d5ef50, 3, 1;
L_0x55d0c5d5eb60 .concat8 [ 1 1 1 1], L_0x55d0c5d5c5c0, L_0x55d0c5d5cf20, L_0x55d0c5d5d7d0, L_0x55d0c5d5e180;
L_0x55d0c5d5ec00 .concat8 [ 1 1 1 1], L_0x55d0c5d5ca10, L_0x55d0c5d5d280, L_0x55d0c5d5dc20, L_0x55d0c5d5e4a0;
S_0x55d0c4efb250 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4f0e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d5c160 .functor XOR 1, L_0x55d0c5d5cb20, L_0x55d0c5d5cc50, C4<0>, C4<0>;
L_0x55d0c5d5c5c0 .functor XOR 1, L_0x55d0c5d5c160, L_0x55d0c5d5cd80, C4<0>, C4<0>;
L_0x55d0c5d5c680 .functor AND 1, L_0x55d0c5d5cb20, L_0x55d0c5d5cc50, C4<1>, C4<1>;
L_0x55d0c5d5c790 .functor AND 1, L_0x55d0c5d5cb20, L_0x55d0c5d5cd80, C4<1>, C4<1>;
L_0x55d0c5d5c850 .functor AND 1, L_0x55d0c5d5cc50, L_0x55d0c5d5cd80, C4<1>, C4<1>;
L_0x55d0c5d5c8c0 .functor OR 1, L_0x55d0c5d5c680, L_0x55d0c5d5c790, C4<0>, C4<0>;
L_0x55d0c5d5ca10 .functor OR 1, L_0x55d0c5d5c850, L_0x55d0c5d5c8c0, C4<0>, C4<0>;
v0x55d0c4efc020_0 .net "a", 0 0, L_0x55d0c5d5cb20;  1 drivers
v0x55d0c4efa580_0 .net "b", 0 0, L_0x55d0c5d5cc50;  1 drivers
v0x55d0c4efa660_0 .net "ca", 0 0, L_0x55d0c5d5ca10;  1 drivers
v0x55d0c4ee9e20_0 .net "cin", 0 0, L_0x55d0c5d5cd80;  1 drivers
v0x55d0c4ee9ee0_0 .net "sum", 0 0, L_0x55d0c5d5c5c0;  1 drivers
v0x55d0c4ed9530_0 .net "w1", 0 0, L_0x55d0c5d5c160;  1 drivers
v0x55d0c4ed95f0_0 .net "w2", 0 0, L_0x55d0c5d5c680;  1 drivers
v0x55d0c4ed8860_0 .net "w3", 0 0, L_0x55d0c5d5c790;  1 drivers
v0x55d0c4ed8920_0 .net "w4", 0 0, L_0x55d0c5d5c850;  1 drivers
v0x55d0c4ec81b0_0 .net "w5", 0 0, L_0x55d0c5d5c8c0;  1 drivers
S_0x55d0c4eb76e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4f0e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d5ceb0 .functor XOR 1, L_0x55d0c5d5d390, L_0x55d0c5d5d4c0, C4<0>, C4<0>;
L_0x55d0c5d5cf20 .functor XOR 1, L_0x55d0c5d5ceb0, L_0x55d0c5d5d5f0, C4<0>, C4<0>;
L_0x55d0c5d5cf90 .functor AND 1, L_0x55d0c5d5d390, L_0x55d0c5d5d4c0, C4<1>, C4<1>;
L_0x55d0c5d5d000 .functor AND 1, L_0x55d0c5d5d390, L_0x55d0c5d5d5f0, C4<1>, C4<1>;
L_0x55d0c5d5d0c0 .functor AND 1, L_0x55d0c5d5d4c0, L_0x55d0c5d5d5f0, C4<1>, C4<1>;
L_0x55d0c5d5d130 .functor OR 1, L_0x55d0c5d5cf90, L_0x55d0c5d5d000, C4<0>, C4<0>;
L_0x55d0c5d5d280 .functor OR 1, L_0x55d0c5d5d0c0, L_0x55d0c5d5d130, C4<0>, C4<0>;
v0x55d0c4eb6a90_0 .net "a", 0 0, L_0x55d0c5d5d390;  1 drivers
v0x55d0c4eb5d40_0 .net "b", 0 0, L_0x55d0c5d5d4c0;  1 drivers
v0x55d0c4eb5e00_0 .net "ca", 0 0, L_0x55d0c5d5d280;  1 drivers
v0x55d0c4ea55e0_0 .net "cin", 0 0, L_0x55d0c5d5d5f0;  1 drivers
v0x55d0c4ea56a0_0 .net "sum", 0 0, L_0x55d0c5d5cf20;  1 drivers
v0x55d0c4e94cf0_0 .net "w1", 0 0, L_0x55d0c5d5ceb0;  1 drivers
v0x55d0c4e94db0_0 .net "w2", 0 0, L_0x55d0c5d5cf90;  1 drivers
v0x55d0c4e94020_0 .net "w3", 0 0, L_0x55d0c5d5d000;  1 drivers
v0x55d0c4e940e0_0 .net "w4", 0 0, L_0x55d0c5d5d0c0;  1 drivers
v0x55d0c4e838c0_0 .net "w5", 0 0, L_0x55d0c5d5d130;  1 drivers
S_0x55d0c4e71520 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4f0e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d5d760 .functor XOR 1, L_0x55d0c5d5dd30, L_0x55d0c5d5de60, C4<0>, C4<0>;
L_0x55d0c5d5d7d0 .functor XOR 1, L_0x55d0c5d5d760, L_0x55d0c5d5dfe0, C4<0>, C4<0>;
L_0x55d0c5d5d890 .functor AND 1, L_0x55d0c5d5dd30, L_0x55d0c5d5de60, C4<1>, C4<1>;
L_0x55d0c5d5d9a0 .functor AND 1, L_0x55d0c5d5dd30, L_0x55d0c5d5dfe0, C4<1>, C4<1>;
L_0x55d0c5d5da60 .functor AND 1, L_0x55d0c5d5de60, L_0x55d0c5d5dfe0, C4<1>, C4<1>;
L_0x55d0c5d5dad0 .functor OR 1, L_0x55d0c5d5d890, L_0x55d0c5d5d9a0, C4<0>, C4<0>;
L_0x55d0c5d5dc20 .functor OR 1, L_0x55d0c5d5da60, L_0x55d0c5d5dad0, C4<0>, C4<0>;
v0x55d0c4e708d0_0 .net "a", 0 0, L_0x55d0c5d5dd30;  1 drivers
v0x55d0c4e6fb80_0 .net "b", 0 0, L_0x55d0c5d5de60;  1 drivers
v0x55d0c4e6fc40_0 .net "ca", 0 0, L_0x55d0c5d5dc20;  1 drivers
v0x55d0c4e5f420_0 .net "cin", 0 0, L_0x55d0c5d5dfe0;  1 drivers
v0x55d0c4e5f4e0_0 .net "sum", 0 0, L_0x55d0c5d5d7d0;  1 drivers
v0x55d0c4e4eb30_0 .net "w1", 0 0, L_0x55d0c5d5d760;  1 drivers
v0x55d0c4e4ebf0_0 .net "w2", 0 0, L_0x55d0c5d5d890;  1 drivers
v0x55d0c4e4de60_0 .net "w3", 0 0, L_0x55d0c5d5d9a0;  1 drivers
v0x55d0c4e4df20_0 .net "w4", 0 0, L_0x55d0c5d5da60;  1 drivers
v0x55d0c4e3d700_0 .net "w5", 0 0, L_0x55d0c5d5dad0;  1 drivers
S_0x55d0c4e2cce0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4f0e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d5e110 .functor XOR 1, L_0x55d0c5d5e5b0, L_0x55d0c5d5e770, C4<0>, C4<0>;
L_0x55d0c5d5e180 .functor XOR 1, L_0x55d0c5d5e110, L_0x55d0c5d5e930, C4<0>, C4<0>;
L_0x55d0c5d5e1f0 .functor AND 1, L_0x55d0c5d5e5b0, L_0x55d0c5d5e770, C4<1>, C4<1>;
L_0x55d0c5d5e260 .functor AND 1, L_0x55d0c5d5e5b0, L_0x55d0c5d5e930, C4<1>, C4<1>;
L_0x55d0c5d5e320 .functor AND 1, L_0x55d0c5d5e770, L_0x55d0c5d5e930, C4<1>, C4<1>;
L_0x55d0c5d5e390 .functor OR 1, L_0x55d0c5d5e1f0, L_0x55d0c5d5e260, C4<0>, C4<0>;
L_0x55d0c5d5e4a0 .functor OR 1, L_0x55d0c5d5e320, L_0x55d0c5d5e390, C4<0>, C4<0>;
v0x55d0c4e2c090_0 .net "a", 0 0, L_0x55d0c5d5e5b0;  1 drivers
v0x55d0c4e2b340_0 .net "b", 0 0, L_0x55d0c5d5e770;  1 drivers
v0x55d0c4e2b400_0 .net "ca", 0 0, L_0x55d0c5d5e4a0;  1 drivers
v0x55d0c4e1abe0_0 .net "cin", 0 0, L_0x55d0c5d5e930;  1 drivers
v0x55d0c4e1aca0_0 .net "sum", 0 0, L_0x55d0c5d5e180;  1 drivers
v0x55d0c4e0a2f0_0 .net "w1", 0 0, L_0x55d0c5d5e110;  1 drivers
v0x55d0c4e0a3b0_0 .net "w2", 0 0, L_0x55d0c5d5e1f0;  1 drivers
v0x55d0c4e09620_0 .net "w3", 0 0, L_0x55d0c5d5e260;  1 drivers
v0x55d0c4e096e0_0 .net "w4", 0 0, L_0x55d0c5d5e320;  1 drivers
v0x55d0c4df8f70_0 .net "w5", 0 0, L_0x55d0c5d5e390;  1 drivers
S_0x55d0c4db3270 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5045360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5418600_0 .net "a", 7 0, L_0x55d0c5d64c10;  1 drivers
v0x55d0c5418700_0 .net "b", 7 0, L_0x55d0c5d64d00;  1 drivers
v0x55d0c5416a20_0 .net "ca", 7 0, L_0x55d0c5d64a80;  1 drivers
v0x55d0c5416ae0_0 .net "cin", 7 0, L_0x55d0c5d64df0;  1 drivers
v0x55d0c5414e40_0 .net "sum", 7 0, L_0x55d0c5d64940;  1 drivers
L_0x55d0c5d61ca0 .part L_0x55d0c5d64c10, 0, 4;
L_0x55d0c5d61d40 .part L_0x55d0c5d64d00, 0, 4;
L_0x55d0c5d61de0 .part L_0x55d0c5d64df0, 0, 4;
L_0x55d0c5d64630 .part L_0x55d0c5d64c10, 4, 4;
L_0x55d0c5d64720 .part L_0x55d0c5d64d00, 4, 4;
L_0x55d0c5d64810 .part L_0x55d0c5d64df0, 4, 4;
L_0x55d0c5d64940 .concat8 [ 4 4 0 0], L_0x55d0c5d61a90, L_0x55d0c5d64420;
L_0x55d0c5d64a80 .concat8 [ 4 4 0 0], L_0x55d0c5d61b30, L_0x55d0c5d644c0;
S_0x55d0c4da1b80 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4db3270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4cbf700_0 .net "a", 3 0, L_0x55d0c5d61ca0;  1 drivers
v0x55d0c4cbf800_0 .net "b", 3 0, L_0x55d0c5d61d40;  1 drivers
v0x55d0c4caee10_0 .net "ca", 3 0, L_0x55d0c5d61b30;  1 drivers
v0x55d0c4caeef0_0 .net "cin", 3 0, L_0x55d0c5d61de0;  1 drivers
v0x55d0c4cae140_0 .net "sum", 3 0, L_0x55d0c5d61a90;  1 drivers
L_0x55d0c5d5fa50 .part L_0x55d0c5d61ca0, 0, 1;
L_0x55d0c5d5fb80 .part L_0x55d0c5d61d40, 0, 1;
L_0x55d0c5d5fcb0 .part L_0x55d0c5d61de0, 0, 1;
L_0x55d0c5d602c0 .part L_0x55d0c5d61ca0, 1, 1;
L_0x55d0c5d603f0 .part L_0x55d0c5d61d40, 1, 1;
L_0x55d0c5d60520 .part L_0x55d0c5d61de0, 1, 1;
L_0x55d0c5d60c60 .part L_0x55d0c5d61ca0, 2, 1;
L_0x55d0c5d60d90 .part L_0x55d0c5d61d40, 2, 1;
L_0x55d0c5d60f10 .part L_0x55d0c5d61de0, 2, 1;
L_0x55d0c5d614e0 .part L_0x55d0c5d61ca0, 3, 1;
L_0x55d0c5d616a0 .part L_0x55d0c5d61d40, 3, 1;
L_0x55d0c5d61860 .part L_0x55d0c5d61de0, 3, 1;
L_0x55d0c5d61a90 .concat8 [ 1 1 1 1], L_0x55d0c5d5f530, L_0x55d0c5d5fe50, L_0x55d0c5d60700, L_0x55d0c5d610b0;
L_0x55d0c5d61b30 .concat8 [ 1 1 1 1], L_0x55d0c5d5f940, L_0x55d0c5d601b0, L_0x55d0c5d60b50, L_0x55d0c5d613d0;
S_0x55d0c4da0eb0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4da1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d5eaf0 .functor XOR 1, L_0x55d0c5d5fa50, L_0x55d0c5d5fb80, C4<0>, C4<0>;
L_0x55d0c5d5f530 .functor XOR 1, L_0x55d0c5d5eaf0, L_0x55d0c5d5fcb0, C4<0>, C4<0>;
L_0x55d0c5d5f5f0 .functor AND 1, L_0x55d0c5d5fa50, L_0x55d0c5d5fb80, C4<1>, C4<1>;
L_0x55d0c5d5f700 .functor AND 1, L_0x55d0c5d5fa50, L_0x55d0c5d5fcb0, C4<1>, C4<1>;
L_0x55d0c5d5f7c0 .functor AND 1, L_0x55d0c5d5fb80, L_0x55d0c5d5fcb0, C4<1>, C4<1>;
L_0x55d0c5d5f830 .functor OR 1, L_0x55d0c5d5f5f0, L_0x55d0c5d5f700, C4<0>, C4<0>;
L_0x55d0c5d5f940 .functor OR 1, L_0x55d0c5d5f7c0, L_0x55d0c5d5f830, C4<0>, C4<0>;
v0x55d0c4d90750_0 .net "a", 0 0, L_0x55d0c5d5fa50;  1 drivers
v0x55d0c4d90830_0 .net "b", 0 0, L_0x55d0c5d5fb80;  1 drivers
v0x55d0c4d7fe60_0 .net "ca", 0 0, L_0x55d0c5d5f940;  1 drivers
v0x55d0c4d7ff00_0 .net "cin", 0 0, L_0x55d0c5d5fcb0;  1 drivers
v0x55d0c4d7f190_0 .net "sum", 0 0, L_0x55d0c5d5f530;  1 drivers
v0x55d0c4d7f250_0 .net "w1", 0 0, L_0x55d0c5d5eaf0;  1 drivers
v0x55d0c4d6ea30_0 .net "w2", 0 0, L_0x55d0c5d5f5f0;  1 drivers
v0x55d0c4d6eaf0_0 .net "w3", 0 0, L_0x55d0c5d5f700;  1 drivers
v0x55d0c4c48ea0_0 .net "w4", 0 0, L_0x55d0c5d5f7c0;  1 drivers
v0x55d0c4d5de80_0 .net "w5", 0 0, L_0x55d0c5d5f830;  1 drivers
S_0x55d0c4cd3840 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4da1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d5fde0 .functor XOR 1, L_0x55d0c5d602c0, L_0x55d0c5d603f0, C4<0>, C4<0>;
L_0x55d0c5d5fe50 .functor XOR 1, L_0x55d0c5d5fde0, L_0x55d0c5d60520, C4<0>, C4<0>;
L_0x55d0c5d5fec0 .functor AND 1, L_0x55d0c5d602c0, L_0x55d0c5d603f0, C4<1>, C4<1>;
L_0x55d0c5d5ff30 .functor AND 1, L_0x55d0c5d602c0, L_0x55d0c5d60520, C4<1>, C4<1>;
L_0x55d0c5d5fff0 .functor AND 1, L_0x55d0c5d603f0, L_0x55d0c5d60520, C4<1>, C4<1>;
L_0x55d0c5d60060 .functor OR 1, L_0x55d0c5d5fec0, L_0x55d0c5d5ff30, C4<0>, C4<0>;
L_0x55d0c5d601b0 .functor OR 1, L_0x55d0c5d5fff0, L_0x55d0c5d60060, C4<0>, C4<0>;
v0x55d0c4cd3540_0 .net "a", 0 0, L_0x55d0c5d602c0;  1 drivers
v0x55d0c4cd3600_0 .net "b", 0 0, L_0x55d0c5d603f0;  1 drivers
v0x55d0c4cd3250_0 .net "ca", 0 0, L_0x55d0c5d601b0;  1 drivers
v0x55d0c4cd32f0_0 .net "cin", 0 0, L_0x55d0c5d60520;  1 drivers
v0x55d0c4c488c0_0 .net "sum", 0 0, L_0x55d0c5d5fe50;  1 drivers
v0x55d0c4c48980_0 .net "w1", 0 0, L_0x55d0c5d5fde0;  1 drivers
v0x55d0c4d5c140_0 .net "w2", 0 0, L_0x55d0c5d5fec0;  1 drivers
v0x55d0c4d5c200_0 .net "w3", 0 0, L_0x55d0c5d5ff30;  1 drivers
v0x55d0c4d5b470_0 .net "w4", 0 0, L_0x55d0c5d5fff0;  1 drivers
v0x55d0c4d5a7a0_0 .net "w5", 0 0, L_0x55d0c5d60060;  1 drivers
S_0x55d0c4d4a040 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4da1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d60690 .functor XOR 1, L_0x55d0c5d60c60, L_0x55d0c5d60d90, C4<0>, C4<0>;
L_0x55d0c5d60700 .functor XOR 1, L_0x55d0c5d60690, L_0x55d0c5d60f10, C4<0>, C4<0>;
L_0x55d0c5d607c0 .functor AND 1, L_0x55d0c5d60c60, L_0x55d0c5d60d90, C4<1>, C4<1>;
L_0x55d0c5d608d0 .functor AND 1, L_0x55d0c5d60c60, L_0x55d0c5d60f10, C4<1>, C4<1>;
L_0x55d0c5d60990 .functor AND 1, L_0x55d0c5d60d90, L_0x55d0c5d60f10, C4<1>, C4<1>;
L_0x55d0c5d60a00 .functor OR 1, L_0x55d0c5d607c0, L_0x55d0c5d608d0, C4<0>, C4<0>;
L_0x55d0c5d60b50 .functor OR 1, L_0x55d0c5d60990, L_0x55d0c5d60a00, C4<0>, C4<0>;
v0x55d0c4d39750_0 .net "a", 0 0, L_0x55d0c5d60c60;  1 drivers
v0x55d0c4d39810_0 .net "b", 0 0, L_0x55d0c5d60d90;  1 drivers
v0x55d0c4d38a80_0 .net "ca", 0 0, L_0x55d0c5d60b50;  1 drivers
v0x55d0c4d38b20_0 .net "cin", 0 0, L_0x55d0c5d60f10;  1 drivers
v0x55d0c4d28320_0 .net "sum", 0 0, L_0x55d0c5d60700;  1 drivers
v0x55d0c4d283e0_0 .net "w1", 0 0, L_0x55d0c5d60690;  1 drivers
v0x55d0c4d17900_0 .net "w2", 0 0, L_0x55d0c5d607c0;  1 drivers
v0x55d0c4d179c0_0 .net "w3", 0 0, L_0x55d0c5d608d0;  1 drivers
v0x55d0c4d16c30_0 .net "w4", 0 0, L_0x55d0c5d60990;  1 drivers
v0x55d0c4d15f60_0 .net "w5", 0 0, L_0x55d0c5d60a00;  1 drivers
S_0x55d0c4d05800 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4da1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d61040 .functor XOR 1, L_0x55d0c5d614e0, L_0x55d0c5d616a0, C4<0>, C4<0>;
L_0x55d0c5d610b0 .functor XOR 1, L_0x55d0c5d61040, L_0x55d0c5d61860, C4<0>, C4<0>;
L_0x55d0c5d61120 .functor AND 1, L_0x55d0c5d614e0, L_0x55d0c5d616a0, C4<1>, C4<1>;
L_0x55d0c5d61190 .functor AND 1, L_0x55d0c5d614e0, L_0x55d0c5d61860, C4<1>, C4<1>;
L_0x55d0c5d61250 .functor AND 1, L_0x55d0c5d616a0, L_0x55d0c5d61860, C4<1>, C4<1>;
L_0x55d0c5d612c0 .functor OR 1, L_0x55d0c5d61120, L_0x55d0c5d61190, C4<0>, C4<0>;
L_0x55d0c5d613d0 .functor OR 1, L_0x55d0c5d61250, L_0x55d0c5d612c0, C4<0>, C4<0>;
v0x55d0c4cf4f10_0 .net "a", 0 0, L_0x55d0c5d614e0;  1 drivers
v0x55d0c4cf4ff0_0 .net "b", 0 0, L_0x55d0c5d616a0;  1 drivers
v0x55d0c4cf4240_0 .net "ca", 0 0, L_0x55d0c5d613d0;  1 drivers
v0x55d0c4cf42e0_0 .net "cin", 0 0, L_0x55d0c5d61860;  1 drivers
v0x55d0c4ce3ae0_0 .net "sum", 0 0, L_0x55d0c5d610b0;  1 drivers
v0x55d0c4ce3ba0_0 .net "w1", 0 0, L_0x55d0c5d61040;  1 drivers
v0x55d0c4cd1800_0 .net "w2", 0 0, L_0x55d0c5d61120;  1 drivers
v0x55d0c4cd18c0_0 .net "w3", 0 0, L_0x55d0c5d61190;  1 drivers
v0x55d0c4cd0b30_0 .net "w4", 0 0, L_0x55d0c5d61250;  1 drivers
v0x55d0c4ccfe60_0 .net "w5", 0 0, L_0x55d0c5d612c0;  1 drivers
S_0x55d0c4c9d9e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4db3270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c54255a0_0 .net "a", 3 0, L_0x55d0c5d64630;  1 drivers
v0x55d0c5425680_0 .net "b", 3 0, L_0x55d0c5d64720;  1 drivers
v0x55d0c541e6a0_0 .net "ca", 3 0, L_0x55d0c5d644c0;  1 drivers
v0x55d0c541e740_0 .net "cin", 3 0, L_0x55d0c5d64810;  1 drivers
v0x55d0c541cac0_0 .net "sum", 3 0, L_0x55d0c5d64420;  1 drivers
L_0x55d0c5d623e0 .part L_0x55d0c5d64630, 0, 1;
L_0x55d0c5d62510 .part L_0x55d0c5d64720, 0, 1;
L_0x55d0c5d62640 .part L_0x55d0c5d64810, 0, 1;
L_0x55d0c5d62c50 .part L_0x55d0c5d64630, 1, 1;
L_0x55d0c5d62d80 .part L_0x55d0c5d64720, 1, 1;
L_0x55d0c5d62eb0 .part L_0x55d0c5d64810, 1, 1;
L_0x55d0c5d635f0 .part L_0x55d0c5d64630, 2, 1;
L_0x55d0c5d63720 .part L_0x55d0c5d64720, 2, 1;
L_0x55d0c5d638a0 .part L_0x55d0c5d64810, 2, 1;
L_0x55d0c5d63e70 .part L_0x55d0c5d64630, 3, 1;
L_0x55d0c5d64030 .part L_0x55d0c5d64720, 3, 1;
L_0x55d0c5d641f0 .part L_0x55d0c5d64810, 3, 1;
L_0x55d0c5d64420 .concat8 [ 1 1 1 1], L_0x55d0c5d61e80, L_0x55d0c5d627e0, L_0x55d0c5d63090, L_0x55d0c5d63a40;
L_0x55d0c5d644c0 .concat8 [ 1 1 1 1], L_0x55d0c5d622d0, L_0x55d0c5d62b40, L_0x55d0c5d634e0, L_0x55d0c5d63d60;
S_0x55d0c4c8cfc0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c9d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d61a20 .functor XOR 1, L_0x55d0c5d623e0, L_0x55d0c5d62510, C4<0>, C4<0>;
L_0x55d0c5d61e80 .functor XOR 1, L_0x55d0c5d61a20, L_0x55d0c5d62640, C4<0>, C4<0>;
L_0x55d0c5d61f40 .functor AND 1, L_0x55d0c5d623e0, L_0x55d0c5d62510, C4<1>, C4<1>;
L_0x55d0c5d62050 .functor AND 1, L_0x55d0c5d623e0, L_0x55d0c5d62640, C4<1>, C4<1>;
L_0x55d0c5d62110 .functor AND 1, L_0x55d0c5d62510, L_0x55d0c5d62640, C4<1>, C4<1>;
L_0x55d0c5d62180 .functor OR 1, L_0x55d0c5d61f40, L_0x55d0c5d62050, C4<0>, C4<0>;
L_0x55d0c5d622d0 .functor OR 1, L_0x55d0c5d62110, L_0x55d0c5d62180, C4<0>, C4<0>;
v0x55d0c4c8c370_0 .net "a", 0 0, L_0x55d0c5d623e0;  1 drivers
v0x55d0c4c8b620_0 .net "b", 0 0, L_0x55d0c5d62510;  1 drivers
v0x55d0c4c8b6e0_0 .net "ca", 0 0, L_0x55d0c5d622d0;  1 drivers
v0x55d0c4c7aec0_0 .net "cin", 0 0, L_0x55d0c5d62640;  1 drivers
v0x55d0c4c7af80_0 .net "sum", 0 0, L_0x55d0c5d61e80;  1 drivers
v0x55d0c4c6a5d0_0 .net "w1", 0 0, L_0x55d0c5d61a20;  1 drivers
v0x55d0c4c6a690_0 .net "w2", 0 0, L_0x55d0c5d61f40;  1 drivers
v0x55d0c4c69900_0 .net "w3", 0 0, L_0x55d0c5d62050;  1 drivers
v0x55d0c4c699c0_0 .net "w4", 0 0, L_0x55d0c5d62110;  1 drivers
v0x55d0c4c59250_0 .net "w5", 0 0, L_0x55d0c5d62180;  1 drivers
S_0x55d0c4c46e30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c9d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d62770 .functor XOR 1, L_0x55d0c5d62c50, L_0x55d0c5d62d80, C4<0>, C4<0>;
L_0x55d0c5d627e0 .functor XOR 1, L_0x55d0c5d62770, L_0x55d0c5d62eb0, C4<0>, C4<0>;
L_0x55d0c5d62850 .functor AND 1, L_0x55d0c5d62c50, L_0x55d0c5d62d80, C4<1>, C4<1>;
L_0x55d0c5d628c0 .functor AND 1, L_0x55d0c5d62c50, L_0x55d0c5d62eb0, C4<1>, C4<1>;
L_0x55d0c5d62980 .functor AND 1, L_0x55d0c5d62d80, L_0x55d0c5d62eb0, C4<1>, C4<1>;
L_0x55d0c5d629f0 .functor OR 1, L_0x55d0c5d62850, L_0x55d0c5d628c0, C4<0>, C4<0>;
L_0x55d0c5d62b40 .functor OR 1, L_0x55d0c5d62980, L_0x55d0c5d629f0, C4<0>, C4<0>;
v0x55d0c4c461e0_0 .net "a", 0 0, L_0x55d0c5d62c50;  1 drivers
v0x55d0c4c45490_0 .net "b", 0 0, L_0x55d0c5d62d80;  1 drivers
v0x55d0c4c45550_0 .net "ca", 0 0, L_0x55d0c5d62b40;  1 drivers
v0x55d0c4c34d30_0 .net "cin", 0 0, L_0x55d0c5d62eb0;  1 drivers
v0x55d0c4c34df0_0 .net "sum", 0 0, L_0x55d0c5d627e0;  1 drivers
v0x55d0c4c24440_0 .net "w1", 0 0, L_0x55d0c5d62770;  1 drivers
v0x55d0c4c24500_0 .net "w2", 0 0, L_0x55d0c5d62850;  1 drivers
v0x55d0c4c23770_0 .net "w3", 0 0, L_0x55d0c5d628c0;  1 drivers
v0x55d0c4c23830_0 .net "w4", 0 0, L_0x55d0c5d62980;  1 drivers
v0x55d0c4c13010_0 .net "w5", 0 0, L_0x55d0c5d629f0;  1 drivers
S_0x55d0c4c025f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c9d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d63020 .functor XOR 1, L_0x55d0c5d635f0, L_0x55d0c5d63720, C4<0>, C4<0>;
L_0x55d0c5d63090 .functor XOR 1, L_0x55d0c5d63020, L_0x55d0c5d638a0, C4<0>, C4<0>;
L_0x55d0c5d63150 .functor AND 1, L_0x55d0c5d635f0, L_0x55d0c5d63720, C4<1>, C4<1>;
L_0x55d0c5d63260 .functor AND 1, L_0x55d0c5d635f0, L_0x55d0c5d638a0, C4<1>, C4<1>;
L_0x55d0c5d63320 .functor AND 1, L_0x55d0c5d63720, L_0x55d0c5d638a0, C4<1>, C4<1>;
L_0x55d0c5d63390 .functor OR 1, L_0x55d0c5d63150, L_0x55d0c5d63260, C4<0>, C4<0>;
L_0x55d0c5d634e0 .functor OR 1, L_0x55d0c5d63320, L_0x55d0c5d63390, C4<0>, C4<0>;
v0x55d0c4c019a0_0 .net "a", 0 0, L_0x55d0c5d635f0;  1 drivers
v0x55d0c4c00c50_0 .net "b", 0 0, L_0x55d0c5d63720;  1 drivers
v0x55d0c4c00d10_0 .net "ca", 0 0, L_0x55d0c5d634e0;  1 drivers
v0x55d0c4bf04f0_0 .net "cin", 0 0, L_0x55d0c5d638a0;  1 drivers
v0x55d0c4bf05b0_0 .net "sum", 0 0, L_0x55d0c5d63090;  1 drivers
v0x55d0c4bdfc00_0 .net "w1", 0 0, L_0x55d0c5d63020;  1 drivers
v0x55d0c4bdfcc0_0 .net "w2", 0 0, L_0x55d0c5d63150;  1 drivers
v0x55d0c4bdef30_0 .net "w3", 0 0, L_0x55d0c5d63260;  1 drivers
v0x55d0c4bdeff0_0 .net "w4", 0 0, L_0x55d0c5d63320;  1 drivers
v0x55d0c4bce7d0_0 .net "w5", 0 0, L_0x55d0c5d63390;  1 drivers
S_0x55d0c58da890 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c9d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d639d0 .functor XOR 1, L_0x55d0c5d63e70, L_0x55d0c5d64030, C4<0>, C4<0>;
L_0x55d0c5d63a40 .functor XOR 1, L_0x55d0c5d639d0, L_0x55d0c5d641f0, C4<0>, C4<0>;
L_0x55d0c5d63ab0 .functor AND 1, L_0x55d0c5d63e70, L_0x55d0c5d64030, C4<1>, C4<1>;
L_0x55d0c5d63b20 .functor AND 1, L_0x55d0c5d63e70, L_0x55d0c5d641f0, C4<1>, C4<1>;
L_0x55d0c5d63be0 .functor AND 1, L_0x55d0c5d64030, L_0x55d0c5d641f0, C4<1>, C4<1>;
L_0x55d0c5d63c50 .functor OR 1, L_0x55d0c5d63ab0, L_0x55d0c5d63b20, C4<0>, C4<0>;
L_0x55d0c5d63d60 .functor OR 1, L_0x55d0c5d63be0, L_0x55d0c5d63c50, C4<0>, C4<0>;
v0x55d0c58d9c40_0 .net "a", 0 0, L_0x55d0c5d63e70;  1 drivers
v0x55d0c5437960_0 .net "b", 0 0, L_0x55d0c5d64030;  1 drivers
v0x55d0c5437a20_0 .net "ca", 0 0, L_0x55d0c5d63d60;  1 drivers
v0x55d0c542ee00_0 .net "cin", 0 0, L_0x55d0c5d641f0;  1 drivers
v0x55d0c542eec0_0 .net "sum", 0 0, L_0x55d0c5d63a40;  1 drivers
v0x55d0c542d220_0 .net "w1", 0 0, L_0x55d0c5d639d0;  1 drivers
v0x55d0c542d2e0_0 .net "w2", 0 0, L_0x55d0c5d63ab0;  1 drivers
v0x55d0c5428d60_0 .net "w3", 0 0, L_0x55d0c5d63b20;  1 drivers
v0x55d0c5428e20_0 .net "w4", 0 0, L_0x55d0c5d63be0;  1 drivers
v0x55d0c5427230_0 .net "w5", 0 0, L_0x55d0c5d63c50;  1 drivers
S_0x55d0c53e8d00 .scope module, "a_1" "SixtyfourBA" 11 11, 5 3 0, S_0x55d0c49818f0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4c76c00_0 .net/2u *"_s2", 0 0, L_0x7f868395b690;  1 drivers
L_0x7f868395b6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4c76d00_0 .net/2u *"_s6", 0 0, L_0x7f868395b6d8;  1 drivers
v0x55d0c4c72740_0 .net "a", 64 0, L_0x55d0c5d94560;  1 drivers
v0x55d0c4c72830_0 .net "b", 64 0, L_0x55d0c5d94650;  1 drivers
v0x55d0c4c70b60_0 .net "ca", 64 0, L_0x55d0c5d94380;  1 drivers
v0x55d0c4c70c90_0 .net "cin", 64 0, L_0x55d0c5d946f0;  1 drivers
v0x55d0c4c6ef80_0 .net "sum", 64 0, L_0x55d0c5d941f0;  1 drivers
L_0x55d0c5d7cdd0 .part L_0x55d0c5d94560, 0, 32;
L_0x55d0c5d7ce70 .part L_0x55d0c5d94650, 0, 32;
L_0x55d0c5d7cf10 .part L_0x55d0c5d946f0, 0, 32;
L_0x55d0c5d93f20 .part L_0x55d0c5d94560, 32, 32;
L_0x55d0c5d94010 .part L_0x55d0c5d94650, 32, 32;
L_0x55d0c5d94100 .part L_0x55d0c5d946f0, 32, 32;
L_0x55d0c5d941f0 .concat8 [ 32 32 1 0], L_0x55d0c5d7cb00, L_0x55d0c5d93c50, L_0x7f868395b6d8;
L_0x55d0c5d94380 .concat8 [ 1 32 32 0], L_0x7f868395b690, L_0x55d0c5d7cc40, L_0x55d0c5d93d90;
S_0x55d0c53e7120 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c53e8d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c50403d0_0 .net "a", 31 0, L_0x55d0c5d7cdd0;  1 drivers
v0x55d0c50404d0_0 .net "b", 31 0, L_0x55d0c5d7ce70;  1 drivers
v0x55d0c503bf10_0 .net "ca", 31 0, L_0x55d0c5d7cc40;  1 drivers
v0x55d0c503c000_0 .net "cin", 31 0, L_0x55d0c5d7cf10;  1 drivers
v0x55d0c503a330_0 .net "sum", 31 0, L_0x55d0c5d7cb00;  1 drivers
L_0x55d0c5d71110 .part L_0x55d0c5d7cdd0, 0, 16;
L_0x55d0c5d711b0 .part L_0x55d0c5d7ce70, 0, 16;
L_0x55d0c5d71250 .part L_0x55d0c5d7cf10, 0, 16;
L_0x55d0c5d7c830 .part L_0x55d0c5d7cdd0, 16, 16;
L_0x55d0c5d7c920 .part L_0x55d0c5d7ce70, 16, 16;
L_0x55d0c5d7ca10 .part L_0x55d0c5d7cf10, 16, 16;
L_0x55d0c5d7cb00 .concat8 [ 16 16 0 0], L_0x55d0c5d70e40, L_0x55d0c5d7c560;
L_0x55d0c5d7cc40 .concat8 [ 16 16 0 0], L_0x55d0c5d70f80, L_0x55d0c5d7c6a0;
S_0x55d0c53e2c60 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c53e7120;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c521d170_0 .net "a", 15 0, L_0x55d0c5d71110;  1 drivers
v0x55d0c521d270_0 .net "b", 15 0, L_0x55d0c5d711b0;  1 drivers
v0x55d0c5216270_0 .net "ca", 15 0, L_0x55d0c5d70f80;  1 drivers
v0x55d0c5216360_0 .net "cin", 15 0, L_0x55d0c5d71250;  1 drivers
v0x55d0c5214690_0 .net "sum", 15 0, L_0x55d0c5d70e40;  1 drivers
L_0x55d0c5d6b4b0 .part L_0x55d0c5d71110, 0, 8;
L_0x55d0c5d6b550 .part L_0x55d0c5d711b0, 0, 8;
L_0x55d0c5d6b5f0 .part L_0x55d0c5d71250, 0, 8;
L_0x55d0c5d70b70 .part L_0x55d0c5d71110, 8, 8;
L_0x55d0c5d70c60 .part L_0x55d0c5d711b0, 8, 8;
L_0x55d0c5d70d50 .part L_0x55d0c5d71250, 8, 8;
L_0x55d0c5d70e40 .concat8 [ 8 8 0 0], L_0x55d0c5d6b1e0, L_0x55d0c5d708a0;
L_0x55d0c5d70f80 .concat8 [ 8 8 0 0], L_0x55d0c5d6b320, L_0x55d0c5d709e0;
S_0x55d0c53df4a0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c53e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5306eb0_0 .net "a", 7 0, L_0x55d0c5d6b4b0;  1 drivers
v0x55d0c5306fb0_0 .net "b", 7 0, L_0x55d0c5d6b550;  1 drivers
v0x55d0c53029f0_0 .net "ca", 7 0, L_0x55d0c5d6b320;  1 drivers
v0x55d0c5302ab0_0 .net "cin", 7 0, L_0x55d0c5d6b5f0;  1 drivers
v0x55d0c5300e10_0 .net "sum", 7 0, L_0x55d0c5d6b1e0;  1 drivers
L_0x55d0c5d68680 .part L_0x55d0c5d6b4b0, 0, 4;
L_0x55d0c5d68720 .part L_0x55d0c5d6b550, 0, 4;
L_0x55d0c5d687c0 .part L_0x55d0c5d6b5f0, 0, 4;
L_0x55d0c5d6af10 .part L_0x55d0c5d6b4b0, 4, 4;
L_0x55d0c5d6b000 .part L_0x55d0c5d6b550, 4, 4;
L_0x55d0c5d6b0f0 .part L_0x55d0c5d6b5f0, 4, 4;
L_0x55d0c5d6b1e0 .concat8 [ 4 4 0 0], L_0x55d0c5d68470, L_0x55d0c5d6ad00;
L_0x55d0c5d6b320 .concat8 [ 4 4 0 0], L_0x55d0c5d68510, L_0x55d0c5d6ada0;
S_0x55d0c53d85a0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c53df4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c537ab20_0 .net "a", 3 0, L_0x55d0c5d68680;  1 drivers
v0x55d0c537ac20_0 .net "b", 3 0, L_0x55d0c5d68720;  1 drivers
v0x55d0c5378f40_0 .net "ca", 3 0, L_0x55d0c5d68510;  1 drivers
v0x55d0c5379000_0 .net "cin", 3 0, L_0x55d0c5d687c0;  1 drivers
v0x55d0c5372040_0 .net "sum", 3 0, L_0x55d0c5d68470;  1 drivers
L_0x55d0c5d66490 .part L_0x55d0c5d68680, 0, 1;
L_0x55d0c5d665c0 .part L_0x55d0c5d68720, 0, 1;
L_0x55d0c5d666f0 .part L_0x55d0c5d687c0, 0, 1;
L_0x55d0c5d66cc0 .part L_0x55d0c5d68680, 1, 1;
L_0x55d0c5d66df0 .part L_0x55d0c5d68720, 1, 1;
L_0x55d0c5d66f20 .part L_0x55d0c5d687c0, 1, 1;
L_0x55d0c5d675e0 .part L_0x55d0c5d68680, 2, 1;
L_0x55d0c5d67710 .part L_0x55d0c5d68720, 2, 1;
L_0x55d0c5d67890 .part L_0x55d0c5d687c0, 2, 1;
L_0x55d0c5d67e60 .part L_0x55d0c5d68680, 3, 1;
L_0x55d0c5d68080 .part L_0x55d0c5d68720, 3, 1;
L_0x55d0c5d68240 .part L_0x55d0c5d687c0, 3, 1;
L_0x55d0c5d68470 .concat8 [ 1 1 1 1], L_0x55d0c5d65f70, L_0x55d0c5d66890, L_0x55d0c5d670c0, L_0x55d0c5d67a30;
L_0x55d0c5d68510 .concat8 [ 1 1 1 1], L_0x55d0c5d66380, L_0x55d0c5d66bb0, L_0x55d0c5d674d0, L_0x55d0c5d67d50;
S_0x55d0c53d69c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c53d85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d643b0 .functor XOR 1, L_0x55d0c5d66490, L_0x55d0c5d665c0, C4<0>, C4<0>;
L_0x55d0c5d65f70 .functor XOR 1, L_0x55d0c5d643b0, L_0x55d0c5d666f0, C4<0>, C4<0>;
L_0x55d0c5d66030 .functor AND 1, L_0x55d0c5d66490, L_0x55d0c5d665c0, C4<1>, C4<1>;
L_0x55d0c5d66140 .functor AND 1, L_0x55d0c5d66490, L_0x55d0c5d666f0, C4<1>, C4<1>;
L_0x55d0c5d66200 .functor AND 1, L_0x55d0c5d665c0, L_0x55d0c5d666f0, C4<1>, C4<1>;
L_0x55d0c5d66270 .functor OR 1, L_0x55d0c5d66030, L_0x55d0c5d66140, C4<0>, C4<0>;
L_0x55d0c5d66380 .functor OR 1, L_0x55d0c5d66200, L_0x55d0c5d66270, C4<0>, C4<0>;
v0x55d0c53d2580_0 .net "a", 0 0, L_0x55d0c5d66490;  1 drivers
v0x55d0c53d0920_0 .net "b", 0 0, L_0x55d0c5d665c0;  1 drivers
v0x55d0c53d09e0_0 .net "ca", 0 0, L_0x55d0c5d66380;  1 drivers
v0x55d0c53ced40_0 .net "cin", 0 0, L_0x55d0c5d666f0;  1 drivers
v0x55d0c53cee00_0 .net "sum", 0 0, L_0x55d0c5d65f70;  1 drivers
v0x55d0c53c6fe0_0 .net "w1", 0 0, L_0x55d0c5d643b0;  1 drivers
v0x55d0c53c70a0_0 .net "w2", 0 0, L_0x55d0c5d66030;  1 drivers
v0x55d0c53c5400_0 .net "w3", 0 0, L_0x55d0c5d66140;  1 drivers
v0x55d0c53c54c0_0 .net "w4", 0 0, L_0x55d0c5d66200;  1 drivers
v0x55d0c53c0ff0_0 .net "w5", 0 0, L_0x55d0c5d66270;  1 drivers
S_0x55d0c53bf360 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c53d85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d66820 .functor XOR 1, L_0x55d0c5d66cc0, L_0x55d0c5d66df0, C4<0>, C4<0>;
L_0x55d0c5d66890 .functor XOR 1, L_0x55d0c5d66820, L_0x55d0c5d66f20, C4<0>, C4<0>;
L_0x55d0c5d66900 .functor AND 1, L_0x55d0c5d66cc0, L_0x55d0c5d66df0, C4<1>, C4<1>;
L_0x55d0c5d66970 .functor AND 1, L_0x55d0c5d66cc0, L_0x55d0c5d66f20, C4<1>, C4<1>;
L_0x55d0c5d66a30 .functor AND 1, L_0x55d0c5d66df0, L_0x55d0c5d66f20, C4<1>, C4<1>;
L_0x55d0c5d66aa0 .functor OR 1, L_0x55d0c5d66900, L_0x55d0c5d66970, C4<0>, C4<0>;
L_0x55d0c5d66bb0 .functor OR 1, L_0x55d0c5d66a30, L_0x55d0c5d66aa0, C4<0>, C4<0>;
v0x55d0c53bd780_0 .net "a", 0 0, L_0x55d0c5d66cc0;  1 drivers
v0x55d0c53bd840_0 .net "b", 0 0, L_0x55d0c5d66df0;  1 drivers
v0x55d0c53b6880_0 .net "ca", 0 0, L_0x55d0c5d66bb0;  1 drivers
v0x55d0c53b6920_0 .net "cin", 0 0, L_0x55d0c5d66f20;  1 drivers
v0x55d0c53b4ca0_0 .net "sum", 0 0, L_0x55d0c5d66890;  1 drivers
v0x55d0c53b4db0_0 .net "w1", 0 0, L_0x55d0c5d66820;  1 drivers
v0x55d0c53b07e0_0 .net "w2", 0 0, L_0x55d0c5d66900;  1 drivers
v0x55d0c53b08a0_0 .net "w3", 0 0, L_0x55d0c5d66970;  1 drivers
v0x55d0c53aec00_0 .net "w4", 0 0, L_0x55d0c5d66a30;  1 drivers
v0x55d0c53ad020_0 .net "w5", 0 0, L_0x55d0c5d66aa0;  1 drivers
S_0x55d0c53a44c0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c53d85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d67050 .functor XOR 1, L_0x55d0c5d675e0, L_0x55d0c5d67710, C4<0>, C4<0>;
L_0x55d0c5d670c0 .functor XOR 1, L_0x55d0c5d67050, L_0x55d0c5d67890, C4<0>, C4<0>;
L_0x55d0c5d67180 .functor AND 1, L_0x55d0c5d675e0, L_0x55d0c5d67710, C4<1>, C4<1>;
L_0x55d0c5d67290 .functor AND 1, L_0x55d0c5d675e0, L_0x55d0c5d67890, C4<1>, C4<1>;
L_0x55d0c5d67350 .functor AND 1, L_0x55d0c5d67710, L_0x55d0c5d67890, C4<1>, C4<1>;
L_0x55d0c5d673c0 .functor OR 1, L_0x55d0c5d67180, L_0x55d0c5d67290, C4<0>, C4<0>;
L_0x55d0c5d674d0 .functor OR 1, L_0x55d0c5d67350, L_0x55d0c5d673c0, C4<0>, C4<0>;
v0x55d0c53a28e0_0 .net "a", 0 0, L_0x55d0c5d675e0;  1 drivers
v0x55d0c53a29a0_0 .net "b", 0 0, L_0x55d0c5d67710;  1 drivers
v0x55d0c539e420_0 .net "ca", 0 0, L_0x55d0c5d674d0;  1 drivers
v0x55d0c539e4c0_0 .net "cin", 0 0, L_0x55d0c5d67890;  1 drivers
v0x55d0c539c840_0 .net "sum", 0 0, L_0x55d0c5d670c0;  1 drivers
v0x55d0c539c950_0 .net "w1", 0 0, L_0x55d0c5d67050;  1 drivers
v0x55d0c539ac60_0 .net "w2", 0 0, L_0x55d0c5d67180;  1 drivers
v0x55d0c539ad20_0 .net "w3", 0 0, L_0x55d0c5d67290;  1 drivers
v0x55d0c5393d60_0 .net "w4", 0 0, L_0x55d0c5d67350;  1 drivers
v0x55d0c5393e20_0 .net "w5", 0 0, L_0x55d0c5d673c0;  1 drivers
S_0x55d0c5392180 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c53d85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d679c0 .functor XOR 1, L_0x55d0c5d67e60, L_0x55d0c5d68080, C4<0>, C4<0>;
L_0x55d0c5d67a30 .functor XOR 1, L_0x55d0c5d679c0, L_0x55d0c5d68240, C4<0>, C4<0>;
L_0x55d0c5d67aa0 .functor AND 1, L_0x55d0c5d67e60, L_0x55d0c5d68080, C4<1>, C4<1>;
L_0x55d0c5d67b10 .functor AND 1, L_0x55d0c5d67e60, L_0x55d0c5d68240, C4<1>, C4<1>;
L_0x55d0c5d67bd0 .functor AND 1, L_0x55d0c5d68080, L_0x55d0c5d68240, C4<1>, C4<1>;
L_0x55d0c5d67c40 .functor OR 1, L_0x55d0c5d67aa0, L_0x55d0c5d67b10, C4<0>, C4<0>;
L_0x55d0c5d67d50 .functor OR 1, L_0x55d0c5d67bd0, L_0x55d0c5d67c40, C4<0>, C4<0>;
v0x55d0c538dcc0_0 .net "a", 0 0, L_0x55d0c5d67e60;  1 drivers
v0x55d0c538dd80_0 .net "b", 0 0, L_0x55d0c5d68080;  1 drivers
v0x55d0c538c0e0_0 .net "ca", 0 0, L_0x55d0c5d67d50;  1 drivers
v0x55d0c538c1b0_0 .net "cin", 0 0, L_0x55d0c5d68240;  1 drivers
v0x55d0c538a500_0 .net "sum", 0 0, L_0x55d0c5d67a30;  1 drivers
v0x55d0c538a5c0_0 .net "w1", 0 0, L_0x55d0c5d679c0;  1 drivers
v0x55d0c53827a0_0 .net "w2", 0 0, L_0x55d0c5d67aa0;  1 drivers
v0x55d0c5382860_0 .net "w3", 0 0, L_0x55d0c5d67b10;  1 drivers
v0x55d0c5380bc0_0 .net "w4", 0 0, L_0x55d0c5d67bd0;  1 drivers
v0x55d0c537c700_0 .net "w5", 0 0, L_0x55d0c5d67c40;  1 drivers
S_0x55d0c5370460 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c53df4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5311570_0 .net "a", 3 0, L_0x55d0c5d6af10;  1 drivers
v0x55d0c5311670_0 .net "b", 3 0, L_0x55d0c5d6b000;  1 drivers
v0x55d0c530f990_0 .net "ca", 3 0, L_0x55d0c5d6ada0;  1 drivers
v0x55d0c530fa50_0 .net "cin", 3 0, L_0x55d0c5d6b0f0;  1 drivers
v0x55d0c5308a90_0 .net "sum", 3 0, L_0x55d0c5d6ad00;  1 drivers
L_0x55d0c5d68d80 .part L_0x55d0c5d6af10, 0, 1;
L_0x55d0c5d68eb0 .part L_0x55d0c5d6b000, 0, 1;
L_0x55d0c5d68fe0 .part L_0x55d0c5d6b0f0, 0, 1;
L_0x55d0c5d695b0 .part L_0x55d0c5d6af10, 1, 1;
L_0x55d0c5d696e0 .part L_0x55d0c5d6b000, 1, 1;
L_0x55d0c5d69810 .part L_0x55d0c5d6b0f0, 1, 1;
L_0x55d0c5d69ed0 .part L_0x55d0c5d6af10, 2, 1;
L_0x55d0c5d6a000 .part L_0x55d0c5d6b000, 2, 1;
L_0x55d0c5d6a180 .part L_0x55d0c5d6b0f0, 2, 1;
L_0x55d0c5d6a750 .part L_0x55d0c5d6af10, 3, 1;
L_0x55d0c5d6a910 .part L_0x55d0c5d6b000, 3, 1;
L_0x55d0c5d6aad0 .part L_0x55d0c5d6b0f0, 3, 1;
L_0x55d0c5d6ad00 .concat8 [ 1 1 1 1], L_0x55d0c5d68860, L_0x55d0c5d69180, L_0x55d0c5d699b0, L_0x55d0c5d6a320;
L_0x55d0c5d6ada0 .concat8 [ 1 1 1 1], L_0x55d0c5d68c70, L_0x55d0c5d694a0, L_0x55d0c5d69dc0, L_0x55d0c5d6a640;
S_0x55d0c536bfa0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5370460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d68400 .functor XOR 1, L_0x55d0c5d68d80, L_0x55d0c5d68eb0, C4<0>, C4<0>;
L_0x55d0c5d68860 .functor XOR 1, L_0x55d0c5d68400, L_0x55d0c5d68fe0, C4<0>, C4<0>;
L_0x55d0c5d68920 .functor AND 1, L_0x55d0c5d68d80, L_0x55d0c5d68eb0, C4<1>, C4<1>;
L_0x55d0c5d68a30 .functor AND 1, L_0x55d0c5d68d80, L_0x55d0c5d68fe0, C4<1>, C4<1>;
L_0x55d0c5d68af0 .functor AND 1, L_0x55d0c5d68eb0, L_0x55d0c5d68fe0, C4<1>, C4<1>;
L_0x55d0c5d68b60 .functor OR 1, L_0x55d0c5d68920, L_0x55d0c5d68a30, C4<0>, C4<0>;
L_0x55d0c5d68c70 .functor OR 1, L_0x55d0c5d68af0, L_0x55d0c5d68b60, C4<0>, C4<0>;
v0x55d0c536a3c0_0 .net "a", 0 0, L_0x55d0c5d68d80;  1 drivers
v0x55d0c536a480_0 .net "b", 0 0, L_0x55d0c5d68eb0;  1 drivers
v0x55d0c53687e0_0 .net "ca", 0 0, L_0x55d0c5d68c70;  1 drivers
v0x55d0c53688b0_0 .net "cin", 0 0, L_0x55d0c5d68fe0;  1 drivers
v0x55d0c535da30_0 .net "sum", 0 0, L_0x55d0c5d68860;  1 drivers
v0x55d0c535daf0_0 .net "w1", 0 0, L_0x55d0c5d68400;  1 drivers
v0x55d0c535be50_0 .net "w2", 0 0, L_0x55d0c5d68920;  1 drivers
v0x55d0c535bf10_0 .net "w3", 0 0, L_0x55d0c5d68a30;  1 drivers
v0x55d0c5357990_0 .net "w4", 0 0, L_0x55d0c5d68af0;  1 drivers
v0x55d0c5357a50_0 .net "w5", 0 0, L_0x55d0c5d68b60;  1 drivers
S_0x55d0c5355db0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5370460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d69110 .functor XOR 1, L_0x55d0c5d695b0, L_0x55d0c5d696e0, C4<0>, C4<0>;
L_0x55d0c5d69180 .functor XOR 1, L_0x55d0c5d69110, L_0x55d0c5d69810, C4<0>, C4<0>;
L_0x55d0c5d691f0 .functor AND 1, L_0x55d0c5d695b0, L_0x55d0c5d696e0, C4<1>, C4<1>;
L_0x55d0c5d69260 .functor AND 1, L_0x55d0c5d695b0, L_0x55d0c5d69810, C4<1>, C4<1>;
L_0x55d0c5d69320 .functor AND 1, L_0x55d0c5d696e0, L_0x55d0c5d69810, C4<1>, C4<1>;
L_0x55d0c5d69390 .functor OR 1, L_0x55d0c5d691f0, L_0x55d0c5d69260, C4<0>, C4<0>;
L_0x55d0c5d694a0 .functor OR 1, L_0x55d0c5d69320, L_0x55d0c5d69390, C4<0>, C4<0>;
v0x55d0c53541d0_0 .net "a", 0 0, L_0x55d0c5d695b0;  1 drivers
v0x55d0c5354290_0 .net "b", 0 0, L_0x55d0c5d696e0;  1 drivers
v0x55d0c534d2d0_0 .net "ca", 0 0, L_0x55d0c5d694a0;  1 drivers
v0x55d0c534d3a0_0 .net "cin", 0 0, L_0x55d0c5d69810;  1 drivers
v0x55d0c534b6f0_0 .net "sum", 0 0, L_0x55d0c5d69180;  1 drivers
v0x55d0c534b7b0_0 .net "w1", 0 0, L_0x55d0c5d69110;  1 drivers
v0x55d0c5347230_0 .net "w2", 0 0, L_0x55d0c5d691f0;  1 drivers
v0x55d0c53472f0_0 .net "w3", 0 0, L_0x55d0c5d69260;  1 drivers
v0x55d0c5345650_0 .net "w4", 0 0, L_0x55d0c5d69320;  1 drivers
v0x55d0c5343a70_0 .net "w5", 0 0, L_0x55d0c5d69390;  1 drivers
S_0x55d0c533bd10 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5370460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d69940 .functor XOR 1, L_0x55d0c5d69ed0, L_0x55d0c5d6a000, C4<0>, C4<0>;
L_0x55d0c5d699b0 .functor XOR 1, L_0x55d0c5d69940, L_0x55d0c5d6a180, C4<0>, C4<0>;
L_0x55d0c5d69a70 .functor AND 1, L_0x55d0c5d69ed0, L_0x55d0c5d6a000, C4<1>, C4<1>;
L_0x55d0c5d69b80 .functor AND 1, L_0x55d0c5d69ed0, L_0x55d0c5d6a180, C4<1>, C4<1>;
L_0x55d0c5d69c40 .functor AND 1, L_0x55d0c5d6a000, L_0x55d0c5d6a180, C4<1>, C4<1>;
L_0x55d0c5d69cb0 .functor OR 1, L_0x55d0c5d69a70, L_0x55d0c5d69b80, C4<0>, C4<0>;
L_0x55d0c5d69dc0 .functor OR 1, L_0x55d0c5d69c40, L_0x55d0c5d69cb0, C4<0>, C4<0>;
v0x55d0c533a130_0 .net "a", 0 0, L_0x55d0c5d69ed0;  1 drivers
v0x55d0c533a1f0_0 .net "b", 0 0, L_0x55d0c5d6a000;  1 drivers
v0x55d0c5335c70_0 .net "ca", 0 0, L_0x55d0c5d69dc0;  1 drivers
v0x55d0c5335d10_0 .net "cin", 0 0, L_0x55d0c5d6a180;  1 drivers
v0x55d0c5334090_0 .net "sum", 0 0, L_0x55d0c5d699b0;  1 drivers
v0x55d0c53341a0_0 .net "w1", 0 0, L_0x55d0c5d69940;  1 drivers
v0x55d0c53324b0_0 .net "w2", 0 0, L_0x55d0c5d69a70;  1 drivers
v0x55d0c5332570_0 .net "w3", 0 0, L_0x55d0c5d69b80;  1 drivers
v0x55d0c532b5b0_0 .net "w4", 0 0, L_0x55d0c5d69c40;  1 drivers
v0x55d0c532b670_0 .net "w5", 0 0, L_0x55d0c5d69cb0;  1 drivers
S_0x55d0c53299d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5370460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d6a2b0 .functor XOR 1, L_0x55d0c5d6a750, L_0x55d0c5d6a910, C4<0>, C4<0>;
L_0x55d0c5d6a320 .functor XOR 1, L_0x55d0c5d6a2b0, L_0x55d0c5d6aad0, C4<0>, C4<0>;
L_0x55d0c5d6a390 .functor AND 1, L_0x55d0c5d6a750, L_0x55d0c5d6a910, C4<1>, C4<1>;
L_0x55d0c5d6a400 .functor AND 1, L_0x55d0c5d6a750, L_0x55d0c5d6aad0, C4<1>, C4<1>;
L_0x55d0c5d6a4c0 .functor AND 1, L_0x55d0c5d6a910, L_0x55d0c5d6aad0, C4<1>, C4<1>;
L_0x55d0c5d6a530 .functor OR 1, L_0x55d0c5d6a390, L_0x55d0c5d6a400, C4<0>, C4<0>;
L_0x55d0c5d6a640 .functor OR 1, L_0x55d0c5d6a4c0, L_0x55d0c5d6a530, C4<0>, C4<0>;
v0x55d0c5325510_0 .net "a", 0 0, L_0x55d0c5d6a750;  1 drivers
v0x55d0c53255d0_0 .net "b", 0 0, L_0x55d0c5d6a910;  1 drivers
v0x55d0c5323930_0 .net "ca", 0 0, L_0x55d0c5d6a640;  1 drivers
v0x55d0c5323a00_0 .net "cin", 0 0, L_0x55d0c5d6aad0;  1 drivers
v0x55d0c5321d50_0 .net "sum", 0 0, L_0x55d0c5d6a320;  1 drivers
v0x55d0c5321e10_0 .net "w1", 0 0, L_0x55d0c5d6a2b0;  1 drivers
v0x55d0c53191f0_0 .net "w2", 0 0, L_0x55d0c5d6a390;  1 drivers
v0x55d0c53192b0_0 .net "w3", 0 0, L_0x55d0c5d6a400;  1 drivers
v0x55d0c5317610_0 .net "w4", 0 0, L_0x55d0c5d6a4c0;  1 drivers
v0x55d0c5313150_0 .net "w5", 0 0, L_0x55d0c5d6a530;  1 drivers
S_0x55d0c52ff230 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c53e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5224df0_0 .net "a", 7 0, L_0x55d0c5d70b70;  1 drivers
v0x55d0c5224ef0_0 .net "b", 7 0, L_0x55d0c5d70c60;  1 drivers
v0x55d0c5220930_0 .net "ca", 7 0, L_0x55d0c5d709e0;  1 drivers
v0x55d0c52209f0_0 .net "cin", 7 0, L_0x55d0c5d70d50;  1 drivers
v0x55d0c521ed50_0 .net "sum", 7 0, L_0x55d0c5d708a0;  1 drivers
L_0x55d0c5d6dd40 .part L_0x55d0c5d70b70, 0, 4;
L_0x55d0c5d6dde0 .part L_0x55d0c5d70c60, 0, 4;
L_0x55d0c5d6de80 .part L_0x55d0c5d70d50, 0, 4;
L_0x55d0c5d705d0 .part L_0x55d0c5d70b70, 4, 4;
L_0x55d0c5d706c0 .part L_0x55d0c5d70c60, 4, 4;
L_0x55d0c5d707b0 .part L_0x55d0c5d70d50, 4, 4;
L_0x55d0c5d708a0 .concat8 [ 4 4 0 0], L_0x55d0c5d6db30, L_0x55d0c5d703c0;
L_0x55d0c5d709e0 .concat8 [ 4 4 0 0], L_0x55d0c5d6dbd0, L_0x55d0c5d70460;
S_0x55d0c52f74d0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c52ff230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5298ff0_0 .net "a", 3 0, L_0x55d0c5d6dd40;  1 drivers
v0x55d0c52990f0_0 .net "b", 3 0, L_0x55d0c5d6dde0;  1 drivers
v0x55d0c5297410_0 .net "ca", 3 0, L_0x55d0c5d6dbd0;  1 drivers
v0x55d0c52974d0_0 .net "cin", 3 0, L_0x55d0c5d6de80;  1 drivers
v0x55d0c528e8b0_0 .net "sum", 3 0, L_0x55d0c5d6db30;  1 drivers
L_0x55d0c5d6bbb0 .part L_0x55d0c5d6dd40, 0, 1;
L_0x55d0c5d6bce0 .part L_0x55d0c5d6dde0, 0, 1;
L_0x55d0c5d6be10 .part L_0x55d0c5d6de80, 0, 1;
L_0x55d0c5d6c3e0 .part L_0x55d0c5d6dd40, 1, 1;
L_0x55d0c5d6c510 .part L_0x55d0c5d6dde0, 1, 1;
L_0x55d0c5d6c640 .part L_0x55d0c5d6de80, 1, 1;
L_0x55d0c5d6cd00 .part L_0x55d0c5d6dd40, 2, 1;
L_0x55d0c5d6ce30 .part L_0x55d0c5d6dde0, 2, 1;
L_0x55d0c5d6cfb0 .part L_0x55d0c5d6de80, 2, 1;
L_0x55d0c5d6d580 .part L_0x55d0c5d6dd40, 3, 1;
L_0x55d0c5d6d740 .part L_0x55d0c5d6dde0, 3, 1;
L_0x55d0c5d6d900 .part L_0x55d0c5d6de80, 3, 1;
L_0x55d0c5d6db30 .concat8 [ 1 1 1 1], L_0x55d0c5d6b690, L_0x55d0c5d6bfb0, L_0x55d0c5d6c7e0, L_0x55d0c5d6d150;
L_0x55d0c5d6dbd0 .concat8 [ 1 1 1 1], L_0x55d0c5d6baa0, L_0x55d0c5d6c2d0, L_0x55d0c5d6cbf0, L_0x55d0c5d6d470;
S_0x55d0c52f58f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c52f74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d6ac90 .functor XOR 1, L_0x55d0c5d6bbb0, L_0x55d0c5d6bce0, C4<0>, C4<0>;
L_0x55d0c5d6b690 .functor XOR 1, L_0x55d0c5d6ac90, L_0x55d0c5d6be10, C4<0>, C4<0>;
L_0x55d0c5d6b750 .functor AND 1, L_0x55d0c5d6bbb0, L_0x55d0c5d6bce0, C4<1>, C4<1>;
L_0x55d0c5d6b860 .functor AND 1, L_0x55d0c5d6bbb0, L_0x55d0c5d6be10, C4<1>, C4<1>;
L_0x55d0c5d6b920 .functor AND 1, L_0x55d0c5d6bce0, L_0x55d0c5d6be10, C4<1>, C4<1>;
L_0x55d0c5d6b990 .functor OR 1, L_0x55d0c5d6b750, L_0x55d0c5d6b860, C4<0>, C4<0>;
L_0x55d0c5d6baa0 .functor OR 1, L_0x55d0c5d6b920, L_0x55d0c5d6b990, C4<0>, C4<0>;
v0x55d0c52f14b0_0 .net "a", 0 0, L_0x55d0c5d6bbb0;  1 drivers
v0x55d0c52ef850_0 .net "b", 0 0, L_0x55d0c5d6bce0;  1 drivers
v0x55d0c52ef910_0 .net "ca", 0 0, L_0x55d0c5d6baa0;  1 drivers
v0x55d0c52edc70_0 .net "cin", 0 0, L_0x55d0c5d6be10;  1 drivers
v0x55d0c52edd30_0 .net "sum", 0 0, L_0x55d0c5d6b690;  1 drivers
v0x55d0c52e6d70_0 .net "w1", 0 0, L_0x55d0c5d6ac90;  1 drivers
v0x55d0c52e6e30_0 .net "w2", 0 0, L_0x55d0c5d6b750;  1 drivers
v0x55d0c52e5190_0 .net "w3", 0 0, L_0x55d0c5d6b860;  1 drivers
v0x55d0c52e5250_0 .net "w4", 0 0, L_0x55d0c5d6b920;  1 drivers
v0x55d0c52e0d80_0 .net "w5", 0 0, L_0x55d0c5d6b990;  1 drivers
S_0x55d0c52df0f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c52f74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d6bf40 .functor XOR 1, L_0x55d0c5d6c3e0, L_0x55d0c5d6c510, C4<0>, C4<0>;
L_0x55d0c5d6bfb0 .functor XOR 1, L_0x55d0c5d6bf40, L_0x55d0c5d6c640, C4<0>, C4<0>;
L_0x55d0c5d6c020 .functor AND 1, L_0x55d0c5d6c3e0, L_0x55d0c5d6c510, C4<1>, C4<1>;
L_0x55d0c5d6c090 .functor AND 1, L_0x55d0c5d6c3e0, L_0x55d0c5d6c640, C4<1>, C4<1>;
L_0x55d0c5d6c150 .functor AND 1, L_0x55d0c5d6c510, L_0x55d0c5d6c640, C4<1>, C4<1>;
L_0x55d0c5d6c1c0 .functor OR 1, L_0x55d0c5d6c020, L_0x55d0c5d6c090, C4<0>, C4<0>;
L_0x55d0c5d6c2d0 .functor OR 1, L_0x55d0c5d6c150, L_0x55d0c5d6c1c0, C4<0>, C4<0>;
v0x55d0c52dd510_0 .net "a", 0 0, L_0x55d0c5d6c3e0;  1 drivers
v0x55d0c52dd5d0_0 .net "b", 0 0, L_0x55d0c5d6c510;  1 drivers
v0x55d0c52d30f0_0 .net "ca", 0 0, L_0x55d0c5d6c2d0;  1 drivers
v0x55d0c52d31c0_0 .net "cin", 0 0, L_0x55d0c5d6c640;  1 drivers
v0x55d0c52d1510_0 .net "sum", 0 0, L_0x55d0c5d6bfb0;  1 drivers
v0x55d0c52d15d0_0 .net "w1", 0 0, L_0x55d0c5d6bf40;  1 drivers
v0x55d0c52cd050_0 .net "w2", 0 0, L_0x55d0c5d6c020;  1 drivers
v0x55d0c52cd110_0 .net "w3", 0 0, L_0x55d0c5d6c090;  1 drivers
v0x55d0c52cb470_0 .net "w4", 0 0, L_0x55d0c5d6c150;  1 drivers
v0x55d0c52c9890_0 .net "w5", 0 0, L_0x55d0c5d6c1c0;  1 drivers
S_0x55d0c52c2990 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c52f74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d6c770 .functor XOR 1, L_0x55d0c5d6cd00, L_0x55d0c5d6ce30, C4<0>, C4<0>;
L_0x55d0c5d6c7e0 .functor XOR 1, L_0x55d0c5d6c770, L_0x55d0c5d6cfb0, C4<0>, C4<0>;
L_0x55d0c5d6c8a0 .functor AND 1, L_0x55d0c5d6cd00, L_0x55d0c5d6ce30, C4<1>, C4<1>;
L_0x55d0c5d6c9b0 .functor AND 1, L_0x55d0c5d6cd00, L_0x55d0c5d6cfb0, C4<1>, C4<1>;
L_0x55d0c5d6ca70 .functor AND 1, L_0x55d0c5d6ce30, L_0x55d0c5d6cfb0, C4<1>, C4<1>;
L_0x55d0c5d6cae0 .functor OR 1, L_0x55d0c5d6c8a0, L_0x55d0c5d6c9b0, C4<0>, C4<0>;
L_0x55d0c5d6cbf0 .functor OR 1, L_0x55d0c5d6ca70, L_0x55d0c5d6cae0, C4<0>, C4<0>;
v0x55d0c52c0db0_0 .net "a", 0 0, L_0x55d0c5d6cd00;  1 drivers
v0x55d0c52c0e70_0 .net "b", 0 0, L_0x55d0c5d6ce30;  1 drivers
v0x55d0c52bc8f0_0 .net "ca", 0 0, L_0x55d0c5d6cbf0;  1 drivers
v0x55d0c52bc990_0 .net "cin", 0 0, L_0x55d0c5d6cfb0;  1 drivers
v0x55d0c52bad10_0 .net "sum", 0 0, L_0x55d0c5d6c7e0;  1 drivers
v0x55d0c52bae20_0 .net "w1", 0 0, L_0x55d0c5d6c770;  1 drivers
v0x55d0c52b9130_0 .net "w2", 0 0, L_0x55d0c5d6c8a0;  1 drivers
v0x55d0c52b91f0_0 .net "w3", 0 0, L_0x55d0c5d6c9b0;  1 drivers
v0x55d0c52b13d0_0 .net "w4", 0 0, L_0x55d0c5d6ca70;  1 drivers
v0x55d0c52b1490_0 .net "w5", 0 0, L_0x55d0c5d6cae0;  1 drivers
S_0x55d0c52af7f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c52f74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d6d0e0 .functor XOR 1, L_0x55d0c5d6d580, L_0x55d0c5d6d740, C4<0>, C4<0>;
L_0x55d0c5d6d150 .functor XOR 1, L_0x55d0c5d6d0e0, L_0x55d0c5d6d900, C4<0>, C4<0>;
L_0x55d0c5d6d1c0 .functor AND 1, L_0x55d0c5d6d580, L_0x55d0c5d6d740, C4<1>, C4<1>;
L_0x55d0c5d6d230 .functor AND 1, L_0x55d0c5d6d580, L_0x55d0c5d6d900, C4<1>, C4<1>;
L_0x55d0c5d6d2f0 .functor AND 1, L_0x55d0c5d6d740, L_0x55d0c5d6d900, C4<1>, C4<1>;
L_0x55d0c5d6d360 .functor OR 1, L_0x55d0c5d6d1c0, L_0x55d0c5d6d230, C4<0>, C4<0>;
L_0x55d0c5d6d470 .functor OR 1, L_0x55d0c5d6d2f0, L_0x55d0c5d6d360, C4<0>, C4<0>;
v0x55d0c52ab330_0 .net "a", 0 0, L_0x55d0c5d6d580;  1 drivers
v0x55d0c52ab3f0_0 .net "b", 0 0, L_0x55d0c5d6d740;  1 drivers
v0x55d0c52a9750_0 .net "ca", 0 0, L_0x55d0c5d6d470;  1 drivers
v0x55d0c52a9820_0 .net "cin", 0 0, L_0x55d0c5d6d900;  1 drivers
v0x55d0c52a7b70_0 .net "sum", 0 0, L_0x55d0c5d6d150;  1 drivers
v0x55d0c52a7c30_0 .net "w1", 0 0, L_0x55d0c5d6d0e0;  1 drivers
v0x55d0c52a0c70_0 .net "w2", 0 0, L_0x55d0c5d6d1c0;  1 drivers
v0x55d0c52a0d30_0 .net "w3", 0 0, L_0x55d0c5d6d230;  1 drivers
v0x55d0c529f090_0 .net "w4", 0 0, L_0x55d0c5d6d2f0;  1 drivers
v0x55d0c529abd0_0 .net "w5", 0 0, L_0x55d0c5d6d360;  1 drivers
S_0x55d0c528ccd0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c52ff230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5230310_0 .net "a", 3 0, L_0x55d0c5d705d0;  1 drivers
v0x55d0c5230410_0 .net "b", 3 0, L_0x55d0c5d706c0;  1 drivers
v0x55d0c522e730_0 .net "ca", 3 0, L_0x55d0c5d70460;  1 drivers
v0x55d0c522e7f0_0 .net "cin", 3 0, L_0x55d0c5d707b0;  1 drivers
v0x55d0c52269d0_0 .net "sum", 3 0, L_0x55d0c5d703c0;  1 drivers
L_0x55d0c5d6e440 .part L_0x55d0c5d705d0, 0, 1;
L_0x55d0c5d6e570 .part L_0x55d0c5d706c0, 0, 1;
L_0x55d0c5d6e6a0 .part L_0x55d0c5d707b0, 0, 1;
L_0x55d0c5d6ec70 .part L_0x55d0c5d705d0, 1, 1;
L_0x55d0c5d6eda0 .part L_0x55d0c5d706c0, 1, 1;
L_0x55d0c5d6eed0 .part L_0x55d0c5d707b0, 1, 1;
L_0x55d0c5d6f590 .part L_0x55d0c5d705d0, 2, 1;
L_0x55d0c5d6f6c0 .part L_0x55d0c5d706c0, 2, 1;
L_0x55d0c5d6f840 .part L_0x55d0c5d707b0, 2, 1;
L_0x55d0c5d6fe10 .part L_0x55d0c5d705d0, 3, 1;
L_0x55d0c5d6ffd0 .part L_0x55d0c5d706c0, 3, 1;
L_0x55d0c5d70190 .part L_0x55d0c5d707b0, 3, 1;
L_0x55d0c5d703c0 .concat8 [ 1 1 1 1], L_0x55d0c5d6df20, L_0x55d0c5d6e840, L_0x55d0c5d6f070, L_0x55d0c5d6f9e0;
L_0x55d0c5d70460 .concat8 [ 1 1 1 1], L_0x55d0c5d6e330, L_0x55d0c5d6eb60, L_0x55d0c5d6f480, L_0x55d0c5d6fd00;
S_0x55d0c5288810 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c528ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d6dac0 .functor XOR 1, L_0x55d0c5d6e440, L_0x55d0c5d6e570, C4<0>, C4<0>;
L_0x55d0c5d6df20 .functor XOR 1, L_0x55d0c5d6dac0, L_0x55d0c5d6e6a0, C4<0>, C4<0>;
L_0x55d0c5d6dfe0 .functor AND 1, L_0x55d0c5d6e440, L_0x55d0c5d6e570, C4<1>, C4<1>;
L_0x55d0c5d6e0f0 .functor AND 1, L_0x55d0c5d6e440, L_0x55d0c5d6e6a0, C4<1>, C4<1>;
L_0x55d0c5d6e1b0 .functor AND 1, L_0x55d0c5d6e570, L_0x55d0c5d6e6a0, C4<1>, C4<1>;
L_0x55d0c5d6e220 .functor OR 1, L_0x55d0c5d6dfe0, L_0x55d0c5d6e0f0, C4<0>, C4<0>;
L_0x55d0c5d6e330 .functor OR 1, L_0x55d0c5d6e1b0, L_0x55d0c5d6e220, C4<0>, C4<0>;
v0x55d0c5286c30_0 .net "a", 0 0, L_0x55d0c5d6e440;  1 drivers
v0x55d0c5286cf0_0 .net "b", 0 0, L_0x55d0c5d6e570;  1 drivers
v0x55d0c5285050_0 .net "ca", 0 0, L_0x55d0c5d6e330;  1 drivers
v0x55d0c52850f0_0 .net "cin", 0 0, L_0x55d0c5d6e6a0;  1 drivers
v0x55d0c527e150_0 .net "sum", 0 0, L_0x55d0c5d6df20;  1 drivers
v0x55d0c527e260_0 .net "w1", 0 0, L_0x55d0c5d6dac0;  1 drivers
v0x55d0c527c570_0 .net "w2", 0 0, L_0x55d0c5d6dfe0;  1 drivers
v0x55d0c527c630_0 .net "w3", 0 0, L_0x55d0c5d6e0f0;  1 drivers
v0x55d0c52780b0_0 .net "w4", 0 0, L_0x55d0c5d6e1b0;  1 drivers
v0x55d0c5278170_0 .net "w5", 0 0, L_0x55d0c5d6e220;  1 drivers
S_0x55d0c52764d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c528ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d6e7d0 .functor XOR 1, L_0x55d0c5d6ec70, L_0x55d0c5d6eda0, C4<0>, C4<0>;
L_0x55d0c5d6e840 .functor XOR 1, L_0x55d0c5d6e7d0, L_0x55d0c5d6eed0, C4<0>, C4<0>;
L_0x55d0c5d6e8b0 .functor AND 1, L_0x55d0c5d6ec70, L_0x55d0c5d6eda0, C4<1>, C4<1>;
L_0x55d0c5d6e920 .functor AND 1, L_0x55d0c5d6ec70, L_0x55d0c5d6eed0, C4<1>, C4<1>;
L_0x55d0c5d6e9e0 .functor AND 1, L_0x55d0c5d6eda0, L_0x55d0c5d6eed0, C4<1>, C4<1>;
L_0x55d0c5d6ea50 .functor OR 1, L_0x55d0c5d6e8b0, L_0x55d0c5d6e920, C4<0>, C4<0>;
L_0x55d0c5d6eb60 .functor OR 1, L_0x55d0c5d6e9e0, L_0x55d0c5d6ea50, C4<0>, C4<0>;
v0x55d0c52748f0_0 .net "a", 0 0, L_0x55d0c5d6ec70;  1 drivers
v0x55d0c52749b0_0 .net "b", 0 0, L_0x55d0c5d6eda0;  1 drivers
v0x55d0c526cb90_0 .net "ca", 0 0, L_0x55d0c5d6eb60;  1 drivers
v0x55d0c526cc60_0 .net "cin", 0 0, L_0x55d0c5d6eed0;  1 drivers
v0x55d0c526afb0_0 .net "sum", 0 0, L_0x55d0c5d6e840;  1 drivers
v0x55d0c526b070_0 .net "w1", 0 0, L_0x55d0c5d6e7d0;  1 drivers
v0x55d0c5266af0_0 .net "w2", 0 0, L_0x55d0c5d6e8b0;  1 drivers
v0x55d0c5266bb0_0 .net "w3", 0 0, L_0x55d0c5d6e920;  1 drivers
v0x55d0c5264f10_0 .net "w4", 0 0, L_0x55d0c5d6e9e0;  1 drivers
v0x55d0c5263330_0 .net "w5", 0 0, L_0x55d0c5d6ea50;  1 drivers
S_0x55d0c525c430 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c528ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d6f000 .functor XOR 1, L_0x55d0c5d6f590, L_0x55d0c5d6f6c0, C4<0>, C4<0>;
L_0x55d0c5d6f070 .functor XOR 1, L_0x55d0c5d6f000, L_0x55d0c5d6f840, C4<0>, C4<0>;
L_0x55d0c5d6f130 .functor AND 1, L_0x55d0c5d6f590, L_0x55d0c5d6f6c0, C4<1>, C4<1>;
L_0x55d0c5d6f240 .functor AND 1, L_0x55d0c5d6f590, L_0x55d0c5d6f840, C4<1>, C4<1>;
L_0x55d0c5d6f300 .functor AND 1, L_0x55d0c5d6f6c0, L_0x55d0c5d6f840, C4<1>, C4<1>;
L_0x55d0c5d6f370 .functor OR 1, L_0x55d0c5d6f130, L_0x55d0c5d6f240, C4<0>, C4<0>;
L_0x55d0c5d6f480 .functor OR 1, L_0x55d0c5d6f300, L_0x55d0c5d6f370, C4<0>, C4<0>;
v0x55d0c525a850_0 .net "a", 0 0, L_0x55d0c5d6f590;  1 drivers
v0x55d0c525a910_0 .net "b", 0 0, L_0x55d0c5d6f6c0;  1 drivers
v0x55d0c5256390_0 .net "ca", 0 0, L_0x55d0c5d6f480;  1 drivers
v0x55d0c5256430_0 .net "cin", 0 0, L_0x55d0c5d6f840;  1 drivers
v0x55d0c52547b0_0 .net "sum", 0 0, L_0x55d0c5d6f070;  1 drivers
v0x55d0c52548c0_0 .net "w1", 0 0, L_0x55d0c5d6f000;  1 drivers
v0x55d0c5252bd0_0 .net "w2", 0 0, L_0x55d0c5d6f130;  1 drivers
v0x55d0c5252c90_0 .net "w3", 0 0, L_0x55d0c5d6f240;  1 drivers
v0x55d0c52486f0_0 .net "w4", 0 0, L_0x55d0c5d6f300;  1 drivers
v0x55d0c52487b0_0 .net "w5", 0 0, L_0x55d0c5d6f370;  1 drivers
S_0x55d0c5246b10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c528ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d6f970 .functor XOR 1, L_0x55d0c5d6fe10, L_0x55d0c5d6ffd0, C4<0>, C4<0>;
L_0x55d0c5d6f9e0 .functor XOR 1, L_0x55d0c5d6f970, L_0x55d0c5d70190, C4<0>, C4<0>;
L_0x55d0c5d6fa50 .functor AND 1, L_0x55d0c5d6fe10, L_0x55d0c5d6ffd0, C4<1>, C4<1>;
L_0x55d0c5d6fac0 .functor AND 1, L_0x55d0c5d6fe10, L_0x55d0c5d70190, C4<1>, C4<1>;
L_0x55d0c5d6fb80 .functor AND 1, L_0x55d0c5d6ffd0, L_0x55d0c5d70190, C4<1>, C4<1>;
L_0x55d0c5d6fbf0 .functor OR 1, L_0x55d0c5d6fa50, L_0x55d0c5d6fac0, C4<0>, C4<0>;
L_0x55d0c5d6fd00 .functor OR 1, L_0x55d0c5d6fb80, L_0x55d0c5d6fbf0, C4<0>, C4<0>;
v0x55d0c5242650_0 .net "a", 0 0, L_0x55d0c5d6fe10;  1 drivers
v0x55d0c5242710_0 .net "b", 0 0, L_0x55d0c5d6ffd0;  1 drivers
v0x55d0c5240a70_0 .net "ca", 0 0, L_0x55d0c5d6fd00;  1 drivers
v0x55d0c5240b40_0 .net "cin", 0 0, L_0x55d0c5d70190;  1 drivers
v0x55d0c523ee90_0 .net "sum", 0 0, L_0x55d0c5d6f9e0;  1 drivers
v0x55d0c523ef50_0 .net "w1", 0 0, L_0x55d0c5d6f970;  1 drivers
v0x55d0c5237f90_0 .net "w2", 0 0, L_0x55d0c5d6fa50;  1 drivers
v0x55d0c5238050_0 .net "w3", 0 0, L_0x55d0c5d6fac0;  1 drivers
v0x55d0c52363b0_0 .net "w4", 0 0, L_0x55d0c5d6fb80;  1 drivers
v0x55d0c5231ef0_0 .net "w5", 0 0, L_0x55d0c5d6fbf0;  1 drivers
S_0x55d0c52101d0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c53e7120;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c504b8f0_0 .net "a", 15 0, L_0x55d0c5d7c830;  1 drivers
v0x55d0c504b9f0_0 .net "b", 15 0, L_0x55d0c5d7c920;  1 drivers
v0x55d0c5049d10_0 .net "ca", 15 0, L_0x55d0c5d7c6a0;  1 drivers
v0x55d0c5049dd0_0 .net "cin", 15 0, L_0x55d0c5d7ca10;  1 drivers
v0x55d0c5041fb0_0 .net "sum", 15 0, L_0x55d0c5d7c560;  1 drivers
L_0x55d0c5d769d0 .part L_0x55d0c5d7c830, 0, 8;
L_0x55d0c5d76a70 .part L_0x55d0c5d7c920, 0, 8;
L_0x55d0c5d76b10 .part L_0x55d0c5d7ca10, 0, 8;
L_0x55d0c5d7c290 .part L_0x55d0c5d7c830, 8, 8;
L_0x55d0c5d7c380 .part L_0x55d0c5d7c920, 8, 8;
L_0x55d0c5d7c470 .part L_0x55d0c5d7ca10, 8, 8;
L_0x55d0c5d7c560 .concat8 [ 8 8 0 0], L_0x55d0c5d76700, L_0x55d0c5d7bfc0;
L_0x55d0c5d7c6a0 .concat8 [ 8 8 0 0], L_0x55d0c5d76840, L_0x55d0c5d7c100;
S_0x55d0c520e5f0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c52101d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5132e50_0 .net "a", 7 0, L_0x55d0c5d769d0;  1 drivers
v0x55d0c5132f50_0 .net "b", 7 0, L_0x55d0c5d76a70;  1 drivers
v0x55d0c5131270_0 .net "ca", 7 0, L_0x55d0c5d76840;  1 drivers
v0x55d0c5131330_0 .net "cin", 7 0, L_0x55d0c5d76b10;  1 drivers
v0x55d0c512cdb0_0 .net "sum", 7 0, L_0x55d0c5d76700;  1 drivers
L_0x55d0c5d73a60 .part L_0x55d0c5d769d0, 0, 4;
L_0x55d0c5d73b00 .part L_0x55d0c5d76a70, 0, 4;
L_0x55d0c5d73ba0 .part L_0x55d0c5d76b10, 0, 4;
L_0x55d0c5d763f0 .part L_0x55d0c5d769d0, 4, 4;
L_0x55d0c5d764e0 .part L_0x55d0c5d76a70, 4, 4;
L_0x55d0c5d765d0 .part L_0x55d0c5d76b10, 4, 4;
L_0x55d0c5d76700 .concat8 [ 4 4 0 0], L_0x55d0c5d73850, L_0x55d0c5d761e0;
L_0x55d0c5d76840 .concat8 [ 4 4 0 0], L_0x55d0c5d738f0, L_0x55d0c5d76280;
S_0x55d0c520ca10 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c520e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c51a78c0_0 .net "a", 3 0, L_0x55d0c5d73a60;  1 drivers
v0x55d0c51a79c0_0 .net "b", 3 0, L_0x55d0c5d73b00;  1 drivers
v0x55d0c51a5ce0_0 .net "ca", 3 0, L_0x55d0c5d738f0;  1 drivers
v0x55d0c51a5da0_0 .net "cin", 3 0, L_0x55d0c5d73ba0;  1 drivers
v0x55d0c51a4100_0 .net "sum", 3 0, L_0x55d0c5d73850;  1 drivers
L_0x55d0c5d71810 .part L_0x55d0c5d73a60, 0, 1;
L_0x55d0c5d71940 .part L_0x55d0c5d73b00, 0, 1;
L_0x55d0c5d71a70 .part L_0x55d0c5d73ba0, 0, 1;
L_0x55d0c5d72080 .part L_0x55d0c5d73a60, 1, 1;
L_0x55d0c5d721b0 .part L_0x55d0c5d73b00, 1, 1;
L_0x55d0c5d722e0 .part L_0x55d0c5d73ba0, 1, 1;
L_0x55d0c5d72a20 .part L_0x55d0c5d73a60, 2, 1;
L_0x55d0c5d72b50 .part L_0x55d0c5d73b00, 2, 1;
L_0x55d0c5d72cd0 .part L_0x55d0c5d73ba0, 2, 1;
L_0x55d0c5d732a0 .part L_0x55d0c5d73a60, 3, 1;
L_0x55d0c5d73460 .part L_0x55d0c5d73b00, 3, 1;
L_0x55d0c5d73620 .part L_0x55d0c5d73ba0, 3, 1;
L_0x55d0c5d73850 .concat8 [ 1 1 1 1], L_0x55d0c5d712f0, L_0x55d0c5d71c10, L_0x55d0c5d724c0, L_0x55d0c5d72e70;
L_0x55d0c5d738f0 .concat8 [ 1 1 1 1], L_0x55d0c5d71700, L_0x55d0c5d71f70, L_0x55d0c5d72910, L_0x55d0c5d73190;
S_0x55d0c52022d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c520ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d70350 .functor XOR 1, L_0x55d0c5d71810, L_0x55d0c5d71940, C4<0>, C4<0>;
L_0x55d0c5d712f0 .functor XOR 1, L_0x55d0c5d70350, L_0x55d0c5d71a70, C4<0>, C4<0>;
L_0x55d0c5d713b0 .functor AND 1, L_0x55d0c5d71810, L_0x55d0c5d71940, C4<1>, C4<1>;
L_0x55d0c5d714c0 .functor AND 1, L_0x55d0c5d71810, L_0x55d0c5d71a70, C4<1>, C4<1>;
L_0x55d0c5d71580 .functor AND 1, L_0x55d0c5d71940, L_0x55d0c5d71a70, C4<1>, C4<1>;
L_0x55d0c5d715f0 .functor OR 1, L_0x55d0c5d713b0, L_0x55d0c5d714c0, C4<0>, C4<0>;
L_0x55d0c5d71700 .functor OR 1, L_0x55d0c5d71580, L_0x55d0c5d715f0, C4<0>, C4<0>;
v0x55d0c5203fb0_0 .net "a", 0 0, L_0x55d0c5d71810;  1 drivers
v0x55d0c51fde10_0 .net "b", 0 0, L_0x55d0c5d71940;  1 drivers
v0x55d0c51fded0_0 .net "ca", 0 0, L_0x55d0c5d71700;  1 drivers
v0x55d0c51fc230_0 .net "cin", 0 0, L_0x55d0c5d71a70;  1 drivers
v0x55d0c51fc2f0_0 .net "sum", 0 0, L_0x55d0c5d712f0;  1 drivers
v0x55d0c51fa650_0 .net "w1", 0 0, L_0x55d0c5d70350;  1 drivers
v0x55d0c51fa710_0 .net "w2", 0 0, L_0x55d0c5d713b0;  1 drivers
v0x55d0c51f3750_0 .net "w3", 0 0, L_0x55d0c5d714c0;  1 drivers
v0x55d0c51f3810_0 .net "w4", 0 0, L_0x55d0c5d71580;  1 drivers
v0x55d0c51f1c20_0 .net "w5", 0 0, L_0x55d0c5d715f0;  1 drivers
S_0x55d0c51ed6b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c520ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d71ba0 .functor XOR 1, L_0x55d0c5d72080, L_0x55d0c5d721b0, C4<0>, C4<0>;
L_0x55d0c5d71c10 .functor XOR 1, L_0x55d0c5d71ba0, L_0x55d0c5d722e0, C4<0>, C4<0>;
L_0x55d0c5d71c80 .functor AND 1, L_0x55d0c5d72080, L_0x55d0c5d721b0, C4<1>, C4<1>;
L_0x55d0c5d71cf0 .functor AND 1, L_0x55d0c5d72080, L_0x55d0c5d722e0, C4<1>, C4<1>;
L_0x55d0c5d71db0 .functor AND 1, L_0x55d0c5d721b0, L_0x55d0c5d722e0, C4<1>, C4<1>;
L_0x55d0c5d71e20 .functor OR 1, L_0x55d0c5d71c80, L_0x55d0c5d71cf0, C4<0>, C4<0>;
L_0x55d0c5d71f70 .functor OR 1, L_0x55d0c5d71db0, L_0x55d0c5d71e20, C4<0>, C4<0>;
v0x55d0c51ebad0_0 .net "a", 0 0, L_0x55d0c5d72080;  1 drivers
v0x55d0c51ebb90_0 .net "b", 0 0, L_0x55d0c5d721b0;  1 drivers
v0x55d0c51e9ef0_0 .net "ca", 0 0, L_0x55d0c5d71f70;  1 drivers
v0x55d0c51e9f90_0 .net "cin", 0 0, L_0x55d0c5d722e0;  1 drivers
v0x55d0c51e2190_0 .net "sum", 0 0, L_0x55d0c5d71c10;  1 drivers
v0x55d0c51e22a0_0 .net "w1", 0 0, L_0x55d0c5d71ba0;  1 drivers
v0x55d0c51e05b0_0 .net "w2", 0 0, L_0x55d0c5d71c80;  1 drivers
v0x55d0c51e0670_0 .net "w3", 0 0, L_0x55d0c5d71cf0;  1 drivers
v0x55d0c51dc0f0_0 .net "w4", 0 0, L_0x55d0c5d71db0;  1 drivers
v0x55d0c51da510_0 .net "w5", 0 0, L_0x55d0c5d71e20;  1 drivers
S_0x55d0c51d8930 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c520ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d72450 .functor XOR 1, L_0x55d0c5d72a20, L_0x55d0c5d72b50, C4<0>, C4<0>;
L_0x55d0c5d724c0 .functor XOR 1, L_0x55d0c5d72450, L_0x55d0c5d72cd0, C4<0>, C4<0>;
L_0x55d0c5d72580 .functor AND 1, L_0x55d0c5d72a20, L_0x55d0c5d72b50, C4<1>, C4<1>;
L_0x55d0c5d72690 .functor AND 1, L_0x55d0c5d72a20, L_0x55d0c5d72cd0, C4<1>, C4<1>;
L_0x55d0c5d72750 .functor AND 1, L_0x55d0c5d72b50, L_0x55d0c5d72cd0, C4<1>, C4<1>;
L_0x55d0c5d727c0 .functor OR 1, L_0x55d0c5d72580, L_0x55d0c5d72690, C4<0>, C4<0>;
L_0x55d0c5d72910 .functor OR 1, L_0x55d0c5d72750, L_0x55d0c5d727c0, C4<0>, C4<0>;
v0x55d0c51d1a30_0 .net "a", 0 0, L_0x55d0c5d72a20;  1 drivers
v0x55d0c51d1af0_0 .net "b", 0 0, L_0x55d0c5d72b50;  1 drivers
v0x55d0c51cfe50_0 .net "ca", 0 0, L_0x55d0c5d72910;  1 drivers
v0x55d0c51cfef0_0 .net "cin", 0 0, L_0x55d0c5d72cd0;  1 drivers
v0x55d0c51cb990_0 .net "sum", 0 0, L_0x55d0c5d724c0;  1 drivers
v0x55d0c51cbaa0_0 .net "w1", 0 0, L_0x55d0c5d72450;  1 drivers
v0x55d0c51c9db0_0 .net "w2", 0 0, L_0x55d0c5d72580;  1 drivers
v0x55d0c51c9e70_0 .net "w3", 0 0, L_0x55d0c5d72690;  1 drivers
v0x55d0c51c81d0_0 .net "w4", 0 0, L_0x55d0c5d72750;  1 drivers
v0x55d0c51c8290_0 .net "w5", 0 0, L_0x55d0c5d727c0;  1 drivers
S_0x55d0c51be0c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c520ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d72e00 .functor XOR 1, L_0x55d0c5d732a0, L_0x55d0c5d73460, C4<0>, C4<0>;
L_0x55d0c5d72e70 .functor XOR 1, L_0x55d0c5d72e00, L_0x55d0c5d73620, C4<0>, C4<0>;
L_0x55d0c5d72ee0 .functor AND 1, L_0x55d0c5d732a0, L_0x55d0c5d73460, C4<1>, C4<1>;
L_0x55d0c5d72f50 .functor AND 1, L_0x55d0c5d732a0, L_0x55d0c5d73620, C4<1>, C4<1>;
L_0x55d0c5d73010 .functor AND 1, L_0x55d0c5d73460, L_0x55d0c5d73620, C4<1>, C4<1>;
L_0x55d0c5d73080 .functor OR 1, L_0x55d0c5d72ee0, L_0x55d0c5d72f50, C4<0>, C4<0>;
L_0x55d0c5d73190 .functor OR 1, L_0x55d0c5d73010, L_0x55d0c5d73080, C4<0>, C4<0>;
v0x55d0c51bc4e0_0 .net "a", 0 0, L_0x55d0c5d732a0;  1 drivers
v0x55d0c51bc5a0_0 .net "b", 0 0, L_0x55d0c5d73460;  1 drivers
v0x55d0c51b8020_0 .net "ca", 0 0, L_0x55d0c5d73190;  1 drivers
v0x55d0c51b80f0_0 .net "cin", 0 0, L_0x55d0c5d73620;  1 drivers
v0x55d0c51b6440_0 .net "sum", 0 0, L_0x55d0c5d72e70;  1 drivers
v0x55d0c51b6500_0 .net "w1", 0 0, L_0x55d0c5d72e00;  1 drivers
v0x55d0c51b4860_0 .net "w2", 0 0, L_0x55d0c5d72ee0;  1 drivers
v0x55d0c51b4920_0 .net "w3", 0 0, L_0x55d0c5d72f50;  1 drivers
v0x55d0c51ad960_0 .net "w4", 0 0, L_0x55d0c5d73010;  1 drivers
v0x55d0c51abd80_0 .net "w5", 0 0, L_0x55d0c5d73080;  1 drivers
S_0x55d0c519c3a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c520e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5141360_0 .net "a", 3 0, L_0x55d0c5d763f0;  1 drivers
v0x55d0c5141460_0 .net "b", 3 0, L_0x55d0c5d764e0;  1 drivers
v0x55d0c513f780_0 .net "ca", 3 0, L_0x55d0c5d76280;  1 drivers
v0x55d0c513f840_0 .net "cin", 3 0, L_0x55d0c5d765d0;  1 drivers
v0x55d0c513dba0_0 .net "sum", 3 0, L_0x55d0c5d761e0;  1 drivers
L_0x55d0c5d741a0 .part L_0x55d0c5d763f0, 0, 1;
L_0x55d0c5d742d0 .part L_0x55d0c5d764e0, 0, 1;
L_0x55d0c5d74400 .part L_0x55d0c5d765d0, 0, 1;
L_0x55d0c5d74a10 .part L_0x55d0c5d763f0, 1, 1;
L_0x55d0c5d74b40 .part L_0x55d0c5d764e0, 1, 1;
L_0x55d0c5d74c70 .part L_0x55d0c5d765d0, 1, 1;
L_0x55d0c5d753b0 .part L_0x55d0c5d763f0, 2, 1;
L_0x55d0c5d754e0 .part L_0x55d0c5d764e0, 2, 1;
L_0x55d0c5d75660 .part L_0x55d0c5d765d0, 2, 1;
L_0x55d0c5d75c30 .part L_0x55d0c5d763f0, 3, 1;
L_0x55d0c5d75df0 .part L_0x55d0c5d764e0, 3, 1;
L_0x55d0c5d75fb0 .part L_0x55d0c5d765d0, 3, 1;
L_0x55d0c5d761e0 .concat8 [ 1 1 1 1], L_0x55d0c5d73c40, L_0x55d0c5d745a0, L_0x55d0c5d74e50, L_0x55d0c5d75800;
L_0x55d0c5d76280 .concat8 [ 1 1 1 1], L_0x55d0c5d74090, L_0x55d0c5d74900, L_0x55d0c5d752a0, L_0x55d0c5d75b20;
S_0x55d0c519a7c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c519c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d737e0 .functor XOR 1, L_0x55d0c5d741a0, L_0x55d0c5d742d0, C4<0>, C4<0>;
L_0x55d0c5d73c40 .functor XOR 1, L_0x55d0c5d737e0, L_0x55d0c5d74400, C4<0>, C4<0>;
L_0x55d0c5d73d00 .functor AND 1, L_0x55d0c5d741a0, L_0x55d0c5d742d0, C4<1>, C4<1>;
L_0x55d0c5d73e10 .functor AND 1, L_0x55d0c5d741a0, L_0x55d0c5d74400, C4<1>, C4<1>;
L_0x55d0c5d73ed0 .functor AND 1, L_0x55d0c5d742d0, L_0x55d0c5d74400, C4<1>, C4<1>;
L_0x55d0c5d73f40 .functor OR 1, L_0x55d0c5d73d00, L_0x55d0c5d73e10, C4<0>, C4<0>;
L_0x55d0c5d74090 .functor OR 1, L_0x55d0c5d73ed0, L_0x55d0c5d73f40, C4<0>, C4<0>;
v0x55d0c5196300_0 .net "a", 0 0, L_0x55d0c5d741a0;  1 drivers
v0x55d0c51963c0_0 .net "b", 0 0, L_0x55d0c5d742d0;  1 drivers
v0x55d0c5194720_0 .net "ca", 0 0, L_0x55d0c5d74090;  1 drivers
v0x55d0c51947c0_0 .net "cin", 0 0, L_0x55d0c5d74400;  1 drivers
v0x55d0c5192b40_0 .net "sum", 0 0, L_0x55d0c5d73c40;  1 drivers
v0x55d0c5192c50_0 .net "w1", 0 0, L_0x55d0c5d737e0;  1 drivers
v0x55d0c518bc40_0 .net "w2", 0 0, L_0x55d0c5d73d00;  1 drivers
v0x55d0c518bd00_0 .net "w3", 0 0, L_0x55d0c5d73e10;  1 drivers
v0x55d0c518a060_0 .net "w4", 0 0, L_0x55d0c5d73ed0;  1 drivers
v0x55d0c518a120_0 .net "w5", 0 0, L_0x55d0c5d73f40;  1 drivers
S_0x55d0c5185ba0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c519c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d74530 .functor XOR 1, L_0x55d0c5d74a10, L_0x55d0c5d74b40, C4<0>, C4<0>;
L_0x55d0c5d745a0 .functor XOR 1, L_0x55d0c5d74530, L_0x55d0c5d74c70, C4<0>, C4<0>;
L_0x55d0c5d74610 .functor AND 1, L_0x55d0c5d74a10, L_0x55d0c5d74b40, C4<1>, C4<1>;
L_0x55d0c5d74680 .functor AND 1, L_0x55d0c5d74a10, L_0x55d0c5d74c70, C4<1>, C4<1>;
L_0x55d0c5d74740 .functor AND 1, L_0x55d0c5d74b40, L_0x55d0c5d74c70, C4<1>, C4<1>;
L_0x55d0c5d747b0 .functor OR 1, L_0x55d0c5d74610, L_0x55d0c5d74680, C4<0>, C4<0>;
L_0x55d0c5d74900 .functor OR 1, L_0x55d0c5d74740, L_0x55d0c5d747b0, C4<0>, C4<0>;
v0x55d0c5183fc0_0 .net "a", 0 0, L_0x55d0c5d74a10;  1 drivers
v0x55d0c5184080_0 .net "b", 0 0, L_0x55d0c5d74b40;  1 drivers
v0x55d0c51823e0_0 .net "ca", 0 0, L_0x55d0c5d74900;  1 drivers
v0x55d0c51824b0_0 .net "cin", 0 0, L_0x55d0c5d74c70;  1 drivers
v0x55d0c5179880_0 .net "sum", 0 0, L_0x55d0c5d745a0;  1 drivers
v0x55d0c5179940_0 .net "w1", 0 0, L_0x55d0c5d74530;  1 drivers
v0x55d0c5177ca0_0 .net "w2", 0 0, L_0x55d0c5d74610;  1 drivers
v0x55d0c5177d60_0 .net "w3", 0 0, L_0x55d0c5d74680;  1 drivers
v0x55d0c51737e0_0 .net "w4", 0 0, L_0x55d0c5d74740;  1 drivers
v0x55d0c5171c00_0 .net "w5", 0 0, L_0x55d0c5d747b0;  1 drivers
S_0x55d0c5170020 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c519c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d74de0 .functor XOR 1, L_0x55d0c5d753b0, L_0x55d0c5d754e0, C4<0>, C4<0>;
L_0x55d0c5d74e50 .functor XOR 1, L_0x55d0c5d74de0, L_0x55d0c5d75660, C4<0>, C4<0>;
L_0x55d0c5d74f10 .functor AND 1, L_0x55d0c5d753b0, L_0x55d0c5d754e0, C4<1>, C4<1>;
L_0x55d0c5d75020 .functor AND 1, L_0x55d0c5d753b0, L_0x55d0c5d75660, C4<1>, C4<1>;
L_0x55d0c5d750e0 .functor AND 1, L_0x55d0c5d754e0, L_0x55d0c5d75660, C4<1>, C4<1>;
L_0x55d0c5d75150 .functor OR 1, L_0x55d0c5d74f10, L_0x55d0c5d75020, C4<0>, C4<0>;
L_0x55d0c5d752a0 .functor OR 1, L_0x55d0c5d750e0, L_0x55d0c5d75150, C4<0>, C4<0>;
v0x55d0c5169120_0 .net "a", 0 0, L_0x55d0c5d753b0;  1 drivers
v0x55d0c51691e0_0 .net "b", 0 0, L_0x55d0c5d754e0;  1 drivers
v0x55d0c5167540_0 .net "ca", 0 0, L_0x55d0c5d752a0;  1 drivers
v0x55d0c51675e0_0 .net "cin", 0 0, L_0x55d0c5d75660;  1 drivers
v0x55d0c5163080_0 .net "sum", 0 0, L_0x55d0c5d74e50;  1 drivers
v0x55d0c5163190_0 .net "w1", 0 0, L_0x55d0c5d74de0;  1 drivers
v0x55d0c51614a0_0 .net "w2", 0 0, L_0x55d0c5d74f10;  1 drivers
v0x55d0c5161560_0 .net "w3", 0 0, L_0x55d0c5d75020;  1 drivers
v0x55d0c515f8c0_0 .net "w4", 0 0, L_0x55d0c5d750e0;  1 drivers
v0x55d0c515f980_0 .net "w5", 0 0, L_0x55d0c5d75150;  1 drivers
S_0x55d0c5157b60 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c519c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d75790 .functor XOR 1, L_0x55d0c5d75c30, L_0x55d0c5d75df0, C4<0>, C4<0>;
L_0x55d0c5d75800 .functor XOR 1, L_0x55d0c5d75790, L_0x55d0c5d75fb0, C4<0>, C4<0>;
L_0x55d0c5d75870 .functor AND 1, L_0x55d0c5d75c30, L_0x55d0c5d75df0, C4<1>, C4<1>;
L_0x55d0c5d758e0 .functor AND 1, L_0x55d0c5d75c30, L_0x55d0c5d75fb0, C4<1>, C4<1>;
L_0x55d0c5d759a0 .functor AND 1, L_0x55d0c5d75df0, L_0x55d0c5d75fb0, C4<1>, C4<1>;
L_0x55d0c5d75a10 .functor OR 1, L_0x55d0c5d75870, L_0x55d0c5d758e0, C4<0>, C4<0>;
L_0x55d0c5d75b20 .functor OR 1, L_0x55d0c5d759a0, L_0x55d0c5d75a10, C4<0>, C4<0>;
v0x55d0c5155f80_0 .net "a", 0 0, L_0x55d0c5d75c30;  1 drivers
v0x55d0c5156040_0 .net "b", 0 0, L_0x55d0c5d75df0;  1 drivers
v0x55d0c5151ac0_0 .net "ca", 0 0, L_0x55d0c5d75b20;  1 drivers
v0x55d0c5151b90_0 .net "cin", 0 0, L_0x55d0c5d75fb0;  1 drivers
v0x55d0c514fee0_0 .net "sum", 0 0, L_0x55d0c5d75800;  1 drivers
v0x55d0c514ffa0_0 .net "w1", 0 0, L_0x55d0c5d75790;  1 drivers
v0x55d0c514e300_0 .net "w2", 0 0, L_0x55d0c5d75870;  1 drivers
v0x55d0c514e3c0_0 .net "w3", 0 0, L_0x55d0c5d758e0;  1 drivers
v0x55d0c5147400_0 .net "w4", 0 0, L_0x55d0c5d759a0;  1 drivers
v0x55d0c5145820_0 .net "w5", 0 0, L_0x55d0c5d75a10;  1 drivers
S_0x55d0c512b1d0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c52101d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5053570_0 .net "a", 7 0, L_0x55d0c5d7c290;  1 drivers
v0x55d0c5053670_0 .net "b", 7 0, L_0x55d0c5d7c380;  1 drivers
v0x55d0c5051990_0 .net "ca", 7 0, L_0x55d0c5d7c100;  1 drivers
v0x55d0c5051a50_0 .net "cin", 7 0, L_0x55d0c5d7c470;  1 drivers
v0x55d0c504d4d0_0 .net "sum", 7 0, L_0x55d0c5d7bfc0;  1 drivers
L_0x55d0c5d79320 .part L_0x55d0c5d7c290, 0, 4;
L_0x55d0c5d793c0 .part L_0x55d0c5d7c380, 0, 4;
L_0x55d0c5d79460 .part L_0x55d0c5d7c470, 0, 4;
L_0x55d0c5d7bcb0 .part L_0x55d0c5d7c290, 4, 4;
L_0x55d0c5d7bda0 .part L_0x55d0c5d7c380, 4, 4;
L_0x55d0c5d7be90 .part L_0x55d0c5d7c470, 4, 4;
L_0x55d0c5d7bfc0 .concat8 [ 4 4 0 0], L_0x55d0c5d79110, L_0x55d0c5d7baa0;
L_0x55d0c5d7c100 .concat8 [ 4 4 0 0], L_0x55d0c5d791b0, L_0x55d0c5d7bb40;
S_0x55d0c51295f0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c512b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c50c6850_0 .net "a", 3 0, L_0x55d0c5d79320;  1 drivers
v0x55d0c50c6950_0 .net "b", 3 0, L_0x55d0c5d793c0;  1 drivers
v0x55d0c50c4c70_0 .net "ca", 3 0, L_0x55d0c5d791b0;  1 drivers
v0x55d0c50c4d30_0 .net "cin", 3 0, L_0x55d0c5d79460;  1 drivers
v0x55d0c50c3090_0 .net "sum", 3 0, L_0x55d0c5d79110;  1 drivers
L_0x55d0c5d770d0 .part L_0x55d0c5d79320, 0, 1;
L_0x55d0c5d77200 .part L_0x55d0c5d793c0, 0, 1;
L_0x55d0c5d77330 .part L_0x55d0c5d79460, 0, 1;
L_0x55d0c5d77940 .part L_0x55d0c5d79320, 1, 1;
L_0x55d0c5d77a70 .part L_0x55d0c5d793c0, 1, 1;
L_0x55d0c5d77ba0 .part L_0x55d0c5d79460, 1, 1;
L_0x55d0c5d782e0 .part L_0x55d0c5d79320, 2, 1;
L_0x55d0c5d78410 .part L_0x55d0c5d793c0, 2, 1;
L_0x55d0c5d78590 .part L_0x55d0c5d79460, 2, 1;
L_0x55d0c5d78b60 .part L_0x55d0c5d79320, 3, 1;
L_0x55d0c5d78d20 .part L_0x55d0c5d793c0, 3, 1;
L_0x55d0c5d78ee0 .part L_0x55d0c5d79460, 3, 1;
L_0x55d0c5d79110 .concat8 [ 1 1 1 1], L_0x55d0c5d76bb0, L_0x55d0c5d774d0, L_0x55d0c5d77d80, L_0x55d0c5d78730;
L_0x55d0c5d791b0 .concat8 [ 1 1 1 1], L_0x55d0c5d76fc0, L_0x55d0c5d77830, L_0x55d0c5d781d0, L_0x55d0c5d78a50;
S_0x55d0c51226f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c51295f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d76170 .functor XOR 1, L_0x55d0c5d770d0, L_0x55d0c5d77200, C4<0>, C4<0>;
L_0x55d0c5d76bb0 .functor XOR 1, L_0x55d0c5d76170, L_0x55d0c5d77330, C4<0>, C4<0>;
L_0x55d0c5d76c70 .functor AND 1, L_0x55d0c5d770d0, L_0x55d0c5d77200, C4<1>, C4<1>;
L_0x55d0c5d76d80 .functor AND 1, L_0x55d0c5d770d0, L_0x55d0c5d77330, C4<1>, C4<1>;
L_0x55d0c5d76e40 .functor AND 1, L_0x55d0c5d77200, L_0x55d0c5d77330, C4<1>, C4<1>;
L_0x55d0c5d76eb0 .functor OR 1, L_0x55d0c5d76c70, L_0x55d0c5d76d80, C4<0>, C4<0>;
L_0x55d0c5d76fc0 .functor OR 1, L_0x55d0c5d76e40, L_0x55d0c5d76eb0, C4<0>, C4<0>;
v0x55d0c5120b90_0 .net "a", 0 0, L_0x55d0c5d770d0;  1 drivers
v0x55d0c511c650_0 .net "b", 0 0, L_0x55d0c5d77200;  1 drivers
v0x55d0c511c710_0 .net "ca", 0 0, L_0x55d0c5d76fc0;  1 drivers
v0x55d0c511aa70_0 .net "cin", 0 0, L_0x55d0c5d77330;  1 drivers
v0x55d0c511ab30_0 .net "sum", 0 0, L_0x55d0c5d76bb0;  1 drivers
v0x55d0c5118e90_0 .net "w1", 0 0, L_0x55d0c5d76170;  1 drivers
v0x55d0c5118f50_0 .net "w2", 0 0, L_0x55d0c5d76c70;  1 drivers
v0x55d0c5111130_0 .net "w3", 0 0, L_0x55d0c5d76d80;  1 drivers
v0x55d0c51111f0_0 .net "w4", 0 0, L_0x55d0c5d76e40;  1 drivers
v0x55d0c510f600_0 .net "w5", 0 0, L_0x55d0c5d76eb0;  1 drivers
S_0x55d0c510b090 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c51295f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d77460 .functor XOR 1, L_0x55d0c5d77940, L_0x55d0c5d77a70, C4<0>, C4<0>;
L_0x55d0c5d774d0 .functor XOR 1, L_0x55d0c5d77460, L_0x55d0c5d77ba0, C4<0>, C4<0>;
L_0x55d0c5d77540 .functor AND 1, L_0x55d0c5d77940, L_0x55d0c5d77a70, C4<1>, C4<1>;
L_0x55d0c5d775b0 .functor AND 1, L_0x55d0c5d77940, L_0x55d0c5d77ba0, C4<1>, C4<1>;
L_0x55d0c5d77670 .functor AND 1, L_0x55d0c5d77a70, L_0x55d0c5d77ba0, C4<1>, C4<1>;
L_0x55d0c5d776e0 .functor OR 1, L_0x55d0c5d77540, L_0x55d0c5d775b0, C4<0>, C4<0>;
L_0x55d0c5d77830 .functor OR 1, L_0x55d0c5d77670, L_0x55d0c5d776e0, C4<0>, C4<0>;
v0x55d0c51094b0_0 .net "a", 0 0, L_0x55d0c5d77940;  1 drivers
v0x55d0c5109570_0 .net "b", 0 0, L_0x55d0c5d77a70;  1 drivers
v0x55d0c51078d0_0 .net "ca", 0 0, L_0x55d0c5d77830;  1 drivers
v0x55d0c51079a0_0 .net "cin", 0 0, L_0x55d0c5d77ba0;  1 drivers
v0x55d0c51009d0_0 .net "sum", 0 0, L_0x55d0c5d774d0;  1 drivers
v0x55d0c5100a90_0 .net "w1", 0 0, L_0x55d0c5d77460;  1 drivers
v0x55d0c50fedf0_0 .net "w2", 0 0, L_0x55d0c5d77540;  1 drivers
v0x55d0c50feeb0_0 .net "w3", 0 0, L_0x55d0c5d775b0;  1 drivers
v0x55d0c50fa930_0 .net "w4", 0 0, L_0x55d0c5d77670;  1 drivers
v0x55d0c50f8d50_0 .net "w5", 0 0, L_0x55d0c5d776e0;  1 drivers
S_0x55d0c50f7170 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c51295f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d77d10 .functor XOR 1, L_0x55d0c5d782e0, L_0x55d0c5d78410, C4<0>, C4<0>;
L_0x55d0c5d77d80 .functor XOR 1, L_0x55d0c5d77d10, L_0x55d0c5d78590, C4<0>, C4<0>;
L_0x55d0c5d77e40 .functor AND 1, L_0x55d0c5d782e0, L_0x55d0c5d78410, C4<1>, C4<1>;
L_0x55d0c5d77f50 .functor AND 1, L_0x55d0c5d782e0, L_0x55d0c5d78590, C4<1>, C4<1>;
L_0x55d0c5d78010 .functor AND 1, L_0x55d0c5d78410, L_0x55d0c5d78590, C4<1>, C4<1>;
L_0x55d0c5d78080 .functor OR 1, L_0x55d0c5d77e40, L_0x55d0c5d77f50, C4<0>, C4<0>;
L_0x55d0c5d781d0 .functor OR 1, L_0x55d0c5d78010, L_0x55d0c5d78080, C4<0>, C4<0>;
v0x55d0c50ee610_0 .net "a", 0 0, L_0x55d0c5d782e0;  1 drivers
v0x55d0c50ee6d0_0 .net "b", 0 0, L_0x55d0c5d78410;  1 drivers
v0x55d0c50eca30_0 .net "ca", 0 0, L_0x55d0c5d781d0;  1 drivers
v0x55d0c50ecad0_0 .net "cin", 0 0, L_0x55d0c5d78590;  1 drivers
v0x55d0c50e8570_0 .net "sum", 0 0, L_0x55d0c5d77d80;  1 drivers
v0x55d0c50e8680_0 .net "w1", 0 0, L_0x55d0c5d77d10;  1 drivers
v0x55d0c50e6990_0 .net "w2", 0 0, L_0x55d0c5d77e40;  1 drivers
v0x55d0c50e6a50_0 .net "w3", 0 0, L_0x55d0c5d77f50;  1 drivers
v0x55d0c50e4db0_0 .net "w4", 0 0, L_0x55d0c5d78010;  1 drivers
v0x55d0c50e4e70_0 .net "w5", 0 0, L_0x55d0c5d78080;  1 drivers
S_0x55d0c50ddeb0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c51295f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d786c0 .functor XOR 1, L_0x55d0c5d78b60, L_0x55d0c5d78d20, C4<0>, C4<0>;
L_0x55d0c5d78730 .functor XOR 1, L_0x55d0c5d786c0, L_0x55d0c5d78ee0, C4<0>, C4<0>;
L_0x55d0c5d787a0 .functor AND 1, L_0x55d0c5d78b60, L_0x55d0c5d78d20, C4<1>, C4<1>;
L_0x55d0c5d78810 .functor AND 1, L_0x55d0c5d78b60, L_0x55d0c5d78ee0, C4<1>, C4<1>;
L_0x55d0c5d788d0 .functor AND 1, L_0x55d0c5d78d20, L_0x55d0c5d78ee0, C4<1>, C4<1>;
L_0x55d0c5d78940 .functor OR 1, L_0x55d0c5d787a0, L_0x55d0c5d78810, C4<0>, C4<0>;
L_0x55d0c5d78a50 .functor OR 1, L_0x55d0c5d788d0, L_0x55d0c5d78940, C4<0>, C4<0>;
v0x55d0c50dc2d0_0 .net "a", 0 0, L_0x55d0c5d78b60;  1 drivers
v0x55d0c50dc390_0 .net "b", 0 0, L_0x55d0c5d78d20;  1 drivers
v0x55d0c50d7e10_0 .net "ca", 0 0, L_0x55d0c5d78a50;  1 drivers
v0x55d0c50d7ee0_0 .net "cin", 0 0, L_0x55d0c5d78ee0;  1 drivers
v0x55d0c50d6230_0 .net "sum", 0 0, L_0x55d0c5d78730;  1 drivers
v0x55d0c50d62f0_0 .net "w1", 0 0, L_0x55d0c5d786c0;  1 drivers
v0x55d0c50d4650_0 .net "w2", 0 0, L_0x55d0c5d787a0;  1 drivers
v0x55d0c50d4710_0 .net "w3", 0 0, L_0x55d0c5d78810;  1 drivers
v0x55d0c50cc8f0_0 .net "w4", 0 0, L_0x55d0c5d788d0;  1 drivers
v0x55d0c50cad10_0 .net "w5", 0 0, L_0x55d0c5d78940;  1 drivers
S_0x55d0c50bc190 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c512b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c505dc30_0 .net "a", 3 0, L_0x55d0c5d7bcb0;  1 drivers
v0x55d0c505dd30_0 .net "b", 3 0, L_0x55d0c5d7bda0;  1 drivers
v0x55d0c505c050_0 .net "ca", 3 0, L_0x55d0c5d7bb40;  1 drivers
v0x55d0c505c110_0 .net "cin", 3 0, L_0x55d0c5d7be90;  1 drivers
v0x55d0c505a470_0 .net "sum", 3 0, L_0x55d0c5d7baa0;  1 drivers
L_0x55d0c5d79a60 .part L_0x55d0c5d7bcb0, 0, 1;
L_0x55d0c5d79b90 .part L_0x55d0c5d7bda0, 0, 1;
L_0x55d0c5d79cc0 .part L_0x55d0c5d7be90, 0, 1;
L_0x55d0c5d7a2d0 .part L_0x55d0c5d7bcb0, 1, 1;
L_0x55d0c5d7a400 .part L_0x55d0c5d7bda0, 1, 1;
L_0x55d0c5d7a530 .part L_0x55d0c5d7be90, 1, 1;
L_0x55d0c5d7ac70 .part L_0x55d0c5d7bcb0, 2, 1;
L_0x55d0c5d7ada0 .part L_0x55d0c5d7bda0, 2, 1;
L_0x55d0c5d7af20 .part L_0x55d0c5d7be90, 2, 1;
L_0x55d0c5d7b4f0 .part L_0x55d0c5d7bcb0, 3, 1;
L_0x55d0c5d7b6b0 .part L_0x55d0c5d7bda0, 3, 1;
L_0x55d0c5d7b870 .part L_0x55d0c5d7be90, 3, 1;
L_0x55d0c5d7baa0 .concat8 [ 1 1 1 1], L_0x55d0c5d79500, L_0x55d0c5d79e60, L_0x55d0c5d7a710, L_0x55d0c5d7b0c0;
L_0x55d0c5d7bb40 .concat8 [ 1 1 1 1], L_0x55d0c5d79950, L_0x55d0c5d7a1c0, L_0x55d0c5d7ab60, L_0x55d0c5d7b3e0;
S_0x55d0c50ba5b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50bc190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d790a0 .functor XOR 1, L_0x55d0c5d79a60, L_0x55d0c5d79b90, C4<0>, C4<0>;
L_0x55d0c5d79500 .functor XOR 1, L_0x55d0c5d790a0, L_0x55d0c5d79cc0, C4<0>, C4<0>;
L_0x55d0c5d795c0 .functor AND 1, L_0x55d0c5d79a60, L_0x55d0c5d79b90, C4<1>, C4<1>;
L_0x55d0c5d796d0 .functor AND 1, L_0x55d0c5d79a60, L_0x55d0c5d79cc0, C4<1>, C4<1>;
L_0x55d0c5d79790 .functor AND 1, L_0x55d0c5d79b90, L_0x55d0c5d79cc0, C4<1>, C4<1>;
L_0x55d0c5d79800 .functor OR 1, L_0x55d0c5d795c0, L_0x55d0c5d796d0, C4<0>, C4<0>;
L_0x55d0c5d79950 .functor OR 1, L_0x55d0c5d79790, L_0x55d0c5d79800, C4<0>, C4<0>;
v0x55d0c50b60f0_0 .net "a", 0 0, L_0x55d0c5d79a60;  1 drivers
v0x55d0c50b61b0_0 .net "b", 0 0, L_0x55d0c5d79b90;  1 drivers
v0x55d0c50b4510_0 .net "ca", 0 0, L_0x55d0c5d79950;  1 drivers
v0x55d0c50b45e0_0 .net "cin", 0 0, L_0x55d0c5d79cc0;  1 drivers
v0x55d0c50b2930_0 .net "sum", 0 0, L_0x55d0c5d79500;  1 drivers
v0x55d0c50b29f0_0 .net "w1", 0 0, L_0x55d0c5d790a0;  1 drivers
v0x55d0c50a8510_0 .net "w2", 0 0, L_0x55d0c5d795c0;  1 drivers
v0x55d0c50a85d0_0 .net "w3", 0 0, L_0x55d0c5d796d0;  1 drivers
v0x55d0c50a6930_0 .net "w4", 0 0, L_0x55d0c5d79790;  1 drivers
v0x55d0c50a69f0_0 .net "w5", 0 0, L_0x55d0c5d79800;  1 drivers
S_0x55d0c50a2470 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50bc190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d79df0 .functor XOR 1, L_0x55d0c5d7a2d0, L_0x55d0c5d7a400, C4<0>, C4<0>;
L_0x55d0c5d79e60 .functor XOR 1, L_0x55d0c5d79df0, L_0x55d0c5d7a530, C4<0>, C4<0>;
L_0x55d0c5d79ed0 .functor AND 1, L_0x55d0c5d7a2d0, L_0x55d0c5d7a400, C4<1>, C4<1>;
L_0x55d0c5d79f40 .functor AND 1, L_0x55d0c5d7a2d0, L_0x55d0c5d7a530, C4<1>, C4<1>;
L_0x55d0c5d7a000 .functor AND 1, L_0x55d0c5d7a400, L_0x55d0c5d7a530, C4<1>, C4<1>;
L_0x55d0c5d7a070 .functor OR 1, L_0x55d0c5d79ed0, L_0x55d0c5d79f40, C4<0>, C4<0>;
L_0x55d0c5d7a1c0 .functor OR 1, L_0x55d0c5d7a000, L_0x55d0c5d7a070, C4<0>, C4<0>;
v0x55d0c50a0890_0 .net "a", 0 0, L_0x55d0c5d7a2d0;  1 drivers
v0x55d0c50a0950_0 .net "b", 0 0, L_0x55d0c5d7a400;  1 drivers
v0x55d0c509ecb0_0 .net "ca", 0 0, L_0x55d0c5d7a1c0;  1 drivers
v0x55d0c509ed80_0 .net "cin", 0 0, L_0x55d0c5d7a530;  1 drivers
v0x55d0c5097db0_0 .net "sum", 0 0, L_0x55d0c5d79e60;  1 drivers
v0x55d0c5097e70_0 .net "w1", 0 0, L_0x55d0c5d79df0;  1 drivers
v0x55d0c50961d0_0 .net "w2", 0 0, L_0x55d0c5d79ed0;  1 drivers
v0x55d0c5096290_0 .net "w3", 0 0, L_0x55d0c5d79f40;  1 drivers
v0x55d0c5091d10_0 .net "w4", 0 0, L_0x55d0c5d7a000;  1 drivers
v0x55d0c5090130_0 .net "w5", 0 0, L_0x55d0c5d7a070;  1 drivers
S_0x55d0c508e550 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50bc190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d7a6a0 .functor XOR 1, L_0x55d0c5d7ac70, L_0x55d0c5d7ada0, C4<0>, C4<0>;
L_0x55d0c5d7a710 .functor XOR 1, L_0x55d0c5d7a6a0, L_0x55d0c5d7af20, C4<0>, C4<0>;
L_0x55d0c5d7a7d0 .functor AND 1, L_0x55d0c5d7ac70, L_0x55d0c5d7ada0, C4<1>, C4<1>;
L_0x55d0c5d7a8e0 .functor AND 1, L_0x55d0c5d7ac70, L_0x55d0c5d7af20, C4<1>, C4<1>;
L_0x55d0c5d7a9a0 .functor AND 1, L_0x55d0c5d7ada0, L_0x55d0c5d7af20, C4<1>, C4<1>;
L_0x55d0c5d7aa10 .functor OR 1, L_0x55d0c5d7a7d0, L_0x55d0c5d7a8e0, C4<0>, C4<0>;
L_0x55d0c5d7ab60 .functor OR 1, L_0x55d0c5d7a9a0, L_0x55d0c5d7aa10, C4<0>, C4<0>;
v0x55d0c50867f0_0 .net "a", 0 0, L_0x55d0c5d7ac70;  1 drivers
v0x55d0c50868b0_0 .net "b", 0 0, L_0x55d0c5d7ada0;  1 drivers
v0x55d0c5084c10_0 .net "ca", 0 0, L_0x55d0c5d7ab60;  1 drivers
v0x55d0c5084cb0_0 .net "cin", 0 0, L_0x55d0c5d7af20;  1 drivers
v0x55d0c5080750_0 .net "sum", 0 0, L_0x55d0c5d7a710;  1 drivers
v0x55d0c5080860_0 .net "w1", 0 0, L_0x55d0c5d7a6a0;  1 drivers
v0x55d0c507eb70_0 .net "w2", 0 0, L_0x55d0c5d7a7d0;  1 drivers
v0x55d0c507ec30_0 .net "w3", 0 0, L_0x55d0c5d7a8e0;  1 drivers
v0x55d0c507cf90_0 .net "w4", 0 0, L_0x55d0c5d7a9a0;  1 drivers
v0x55d0c507d050_0 .net "w5", 0 0, L_0x55d0c5d7aa10;  1 drivers
S_0x55d0c5076090 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50bc190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d7b050 .functor XOR 1, L_0x55d0c5d7b4f0, L_0x55d0c5d7b6b0, C4<0>, C4<0>;
L_0x55d0c5d7b0c0 .functor XOR 1, L_0x55d0c5d7b050, L_0x55d0c5d7b870, C4<0>, C4<0>;
L_0x55d0c5d7b130 .functor AND 1, L_0x55d0c5d7b4f0, L_0x55d0c5d7b6b0, C4<1>, C4<1>;
L_0x55d0c5d7b1a0 .functor AND 1, L_0x55d0c5d7b4f0, L_0x55d0c5d7b870, C4<1>, C4<1>;
L_0x55d0c5d7b260 .functor AND 1, L_0x55d0c5d7b6b0, L_0x55d0c5d7b870, C4<1>, C4<1>;
L_0x55d0c5d7b2d0 .functor OR 1, L_0x55d0c5d7b130, L_0x55d0c5d7b1a0, C4<0>, C4<0>;
L_0x55d0c5d7b3e0 .functor OR 1, L_0x55d0c5d7b260, L_0x55d0c5d7b2d0, C4<0>, C4<0>;
v0x55d0c50744b0_0 .net "a", 0 0, L_0x55d0c5d7b4f0;  1 drivers
v0x55d0c5074570_0 .net "b", 0 0, L_0x55d0c5d7b6b0;  1 drivers
v0x55d0c506fff0_0 .net "ca", 0 0, L_0x55d0c5d7b3e0;  1 drivers
v0x55d0c50700c0_0 .net "cin", 0 0, L_0x55d0c5d7b870;  1 drivers
v0x55d0c506e410_0 .net "sum", 0 0, L_0x55d0c5d7b0c0;  1 drivers
v0x55d0c506e4d0_0 .net "w1", 0 0, L_0x55d0c5d7b050;  1 drivers
v0x55d0c506c830_0 .net "w2", 0 0, L_0x55d0c5d7b130;  1 drivers
v0x55d0c506c8f0_0 .net "w3", 0 0, L_0x55d0c5d7b1a0;  1 drivers
v0x55d0c5063cd0_0 .net "w4", 0 0, L_0x55d0c5d7b260;  1 drivers
v0x55d0c50620f0_0 .net "w5", 0 0, L_0x55d0c5d7b2d0;  1 drivers
S_0x55d0c5038750 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c53e8d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4c812c0_0 .net "a", 31 0, L_0x55d0c5d93f20;  1 drivers
v0x55d0c4c813c0_0 .net "b", 31 0, L_0x55d0c5d94010;  1 drivers
v0x55d0c4c7f6e0_0 .net "ca", 31 0, L_0x55d0c5d93d90;  1 drivers
v0x55d0c4c7f7d0_0 .net "cin", 31 0, L_0x55d0c5d94100;  1 drivers
v0x55d0c4c787e0_0 .net "sum", 31 0, L_0x55d0c5d93c50;  1 drivers
L_0x55d0c5d883e0 .part L_0x55d0c5d93f20, 0, 16;
L_0x55d0c5d88480 .part L_0x55d0c5d94010, 0, 16;
L_0x55d0c5d88520 .part L_0x55d0c5d94100, 0, 16;
L_0x55d0c5d93980 .part L_0x55d0c5d93f20, 16, 16;
L_0x55d0c5d93a70 .part L_0x55d0c5d94010, 16, 16;
L_0x55d0c5d93b60 .part L_0x55d0c5d94100, 16, 16;
L_0x55d0c5d93c50 .concat8 [ 16 16 0 0], L_0x55d0c5d88110, L_0x55d0c5d936b0;
L_0x55d0c5d93d90 .concat8 [ 16 16 0 0], L_0x55d0c5d88250, L_0x55d0c5d937f0;
S_0x55d0c5031850 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5038750;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4e5b160_0 .net "a", 15 0, L_0x55d0c5d883e0;  1 drivers
v0x55d0c4e5b260_0 .net "b", 15 0, L_0x55d0c5d88480;  1 drivers
v0x55d0c4e56ca0_0 .net "ca", 15 0, L_0x55d0c5d88250;  1 drivers
v0x55d0c4e56d60_0 .net "cin", 15 0, L_0x55d0c5d88520;  1 drivers
v0x55d0c4e550c0_0 .net "sum", 15 0, L_0x55d0c5d88110;  1 drivers
L_0x55d0c5d82690 .part L_0x55d0c5d883e0, 0, 8;
L_0x55d0c5d82730 .part L_0x55d0c5d88480, 0, 8;
L_0x55d0c5d827d0 .part L_0x55d0c5d88520, 0, 8;
L_0x55d0c5d87e40 .part L_0x55d0c5d883e0, 8, 8;
L_0x55d0c5d87f30 .part L_0x55d0c5d88480, 8, 8;
L_0x55d0c5d88020 .part L_0x55d0c5d88520, 8, 8;
L_0x55d0c5d88110 .concat8 [ 8 8 0 0], L_0x55d0c5d823c0, L_0x55d0c5d87b70;
L_0x55d0c5d88250 .concat8 [ 8 8 0 0], L_0x55d0c5d82500, L_0x55d0c5d87cb0;
S_0x55d0c502fc70 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5031850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4f486e0_0 .net "a", 7 0, L_0x55d0c5d82690;  1 drivers
v0x55d0c4f487e0_0 .net "b", 7 0, L_0x55d0c5d82730;  1 drivers
v0x55d0c4f46b00_0 .net "ca", 7 0, L_0x55d0c5d82500;  1 drivers
v0x55d0c4f46bc0_0 .net "cin", 7 0, L_0x55d0c5d827d0;  1 drivers
v0x55d0c4f3dfa0_0 .net "sum", 7 0, L_0x55d0c5d823c0;  1 drivers
L_0x55d0c5d7f720 .part L_0x55d0c5d82690, 0, 4;
L_0x55d0c5d7f7c0 .part L_0x55d0c5d82730, 0, 4;
L_0x55d0c5d7f860 .part L_0x55d0c5d827d0, 0, 4;
L_0x55d0c5d820b0 .part L_0x55d0c5d82690, 4, 4;
L_0x55d0c5d821a0 .part L_0x55d0c5d82730, 4, 4;
L_0x55d0c5d82290 .part L_0x55d0c5d827d0, 4, 4;
L_0x55d0c5d823c0 .concat8 [ 4 4 0 0], L_0x55d0c5d7f510, L_0x55d0c5d81ea0;
L_0x55d0c5d82500 .concat8 [ 4 4 0 0], L_0x55d0c5d7f5b0, L_0x55d0c5d81f40;
S_0x55d0c5029bd0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c502fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4fb8b60_0 .net "a", 3 0, L_0x55d0c5d7f720;  1 drivers
v0x55d0c4fb8c60_0 .net "b", 3 0, L_0x55d0c5d7f7c0;  1 drivers
v0x55d0c4fb6f80_0 .net "ca", 3 0, L_0x55d0c5d7f5b0;  1 drivers
v0x55d0c4fb7040_0 .net "cin", 3 0, L_0x55d0c5d7f860;  1 drivers
v0x55d0c4fb2ac0_0 .net "sum", 3 0, L_0x55d0c5d7f510;  1 drivers
L_0x55d0c5d7d4d0 .part L_0x55d0c5d7f720, 0, 1;
L_0x55d0c5d7d600 .part L_0x55d0c5d7f7c0, 0, 1;
L_0x55d0c5d7d730 .part L_0x55d0c5d7f860, 0, 1;
L_0x55d0c5d7dd40 .part L_0x55d0c5d7f720, 1, 1;
L_0x55d0c5d7de70 .part L_0x55d0c5d7f7c0, 1, 1;
L_0x55d0c5d7dfa0 .part L_0x55d0c5d7f860, 1, 1;
L_0x55d0c5d7e6e0 .part L_0x55d0c5d7f720, 2, 1;
L_0x55d0c5d7e810 .part L_0x55d0c5d7f7c0, 2, 1;
L_0x55d0c5d7e990 .part L_0x55d0c5d7f860, 2, 1;
L_0x55d0c5d7ef60 .part L_0x55d0c5d7f720, 3, 1;
L_0x55d0c5d7f120 .part L_0x55d0c5d7f7c0, 3, 1;
L_0x55d0c5d7f2e0 .part L_0x55d0c5d7f860, 3, 1;
L_0x55d0c5d7f510 .concat8 [ 1 1 1 1], L_0x55d0c5d7cfb0, L_0x55d0c5d7d8d0, L_0x55d0c5d7e180, L_0x55d0c5d7eb30;
L_0x55d0c5d7f5b0 .concat8 [ 1 1 1 1], L_0x55d0c5d7d3c0, L_0x55d0c5d7dc30, L_0x55d0c5d7e5d0, L_0x55d0c5d7ee50;
S_0x55d0c5027ff0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5029bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d7ba30 .functor XOR 1, L_0x55d0c5d7d4d0, L_0x55d0c5d7d600, C4<0>, C4<0>;
L_0x55d0c5d7cfb0 .functor XOR 1, L_0x55d0c5d7ba30, L_0x55d0c5d7d730, C4<0>, C4<0>;
L_0x55d0c5d7d070 .functor AND 1, L_0x55d0c5d7d4d0, L_0x55d0c5d7d600, C4<1>, C4<1>;
L_0x55d0c5d7d180 .functor AND 1, L_0x55d0c5d7d4d0, L_0x55d0c5d7d730, C4<1>, C4<1>;
L_0x55d0c5d7d240 .functor AND 1, L_0x55d0c5d7d600, L_0x55d0c5d7d730, C4<1>, C4<1>;
L_0x55d0c5d7d2b0 .functor OR 1, L_0x55d0c5d7d070, L_0x55d0c5d7d180, C4<0>, C4<0>;
L_0x55d0c5d7d3c0 .functor OR 1, L_0x55d0c5d7d240, L_0x55d0c5d7d2b0, C4<0>, C4<0>;
v0x55d0c501db10_0 .net "a", 0 0, L_0x55d0c5d7d4d0;  1 drivers
v0x55d0c501dbf0_0 .net "b", 0 0, L_0x55d0c5d7d600;  1 drivers
v0x55d0c501bf30_0 .net "ca", 0 0, L_0x55d0c5d7d3c0;  1 drivers
v0x55d0c501bfd0_0 .net "cin", 0 0, L_0x55d0c5d7d730;  1 drivers
v0x55d0c5017a70_0 .net "sum", 0 0, L_0x55d0c5d7cfb0;  1 drivers
v0x55d0c5017b80_0 .net "w1", 0 0, L_0x55d0c5d7ba30;  1 drivers
v0x55d0c5015e90_0 .net "w2", 0 0, L_0x55d0c5d7d070;  1 drivers
v0x55d0c5015f50_0 .net "w3", 0 0, L_0x55d0c5d7d180;  1 drivers
v0x55d0c50142b0_0 .net "w4", 0 0, L_0x55d0c5d7d240;  1 drivers
v0x55d0c500d3b0_0 .net "w5", 0 0, L_0x55d0c5d7d2b0;  1 drivers
S_0x55d0c500b7d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5029bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d7d860 .functor XOR 1, L_0x55d0c5d7dd40, L_0x55d0c5d7de70, C4<0>, C4<0>;
L_0x55d0c5d7d8d0 .functor XOR 1, L_0x55d0c5d7d860, L_0x55d0c5d7dfa0, C4<0>, C4<0>;
L_0x55d0c5d7d940 .functor AND 1, L_0x55d0c5d7dd40, L_0x55d0c5d7de70, C4<1>, C4<1>;
L_0x55d0c5d7d9b0 .functor AND 1, L_0x55d0c5d7dd40, L_0x55d0c5d7dfa0, C4<1>, C4<1>;
L_0x55d0c5d7da70 .functor AND 1, L_0x55d0c5d7de70, L_0x55d0c5d7dfa0, C4<1>, C4<1>;
L_0x55d0c5d7dae0 .functor OR 1, L_0x55d0c5d7d940, L_0x55d0c5d7d9b0, C4<0>, C4<0>;
L_0x55d0c5d7dc30 .functor OR 1, L_0x55d0c5d7da70, L_0x55d0c5d7dae0, C4<0>, C4<0>;
v0x55d0c5007310_0 .net "a", 0 0, L_0x55d0c5d7dd40;  1 drivers
v0x55d0c50073f0_0 .net "b", 0 0, L_0x55d0c5d7de70;  1 drivers
v0x55d0c5005730_0 .net "ca", 0 0, L_0x55d0c5d7dc30;  1 drivers
v0x55d0c50057d0_0 .net "cin", 0 0, L_0x55d0c5d7dfa0;  1 drivers
v0x55d0c5003b50_0 .net "sum", 0 0, L_0x55d0c5d7d8d0;  1 drivers
v0x55d0c5003c60_0 .net "w1", 0 0, L_0x55d0c5d7d860;  1 drivers
v0x55d0c4ffbdf0_0 .net "w2", 0 0, L_0x55d0c5d7d940;  1 drivers
v0x55d0c4ffbeb0_0 .net "w3", 0 0, L_0x55d0c5d7d9b0;  1 drivers
v0x55d0c4ffa210_0 .net "w4", 0 0, L_0x55d0c5d7da70;  1 drivers
v0x55d0c4ffa2d0_0 .net "w5", 0 0, L_0x55d0c5d7dae0;  1 drivers
S_0x55d0c4ff5d50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5029bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d7e110 .functor XOR 1, L_0x55d0c5d7e6e0, L_0x55d0c5d7e810, C4<0>, C4<0>;
L_0x55d0c5d7e180 .functor XOR 1, L_0x55d0c5d7e110, L_0x55d0c5d7e990, C4<0>, C4<0>;
L_0x55d0c5d7e240 .functor AND 1, L_0x55d0c5d7e6e0, L_0x55d0c5d7e810, C4<1>, C4<1>;
L_0x55d0c5d7e350 .functor AND 1, L_0x55d0c5d7e6e0, L_0x55d0c5d7e990, C4<1>, C4<1>;
L_0x55d0c5d7e410 .functor AND 1, L_0x55d0c5d7e810, L_0x55d0c5d7e990, C4<1>, C4<1>;
L_0x55d0c5d7e480 .functor OR 1, L_0x55d0c5d7e240, L_0x55d0c5d7e350, C4<0>, C4<0>;
L_0x55d0c5d7e5d0 .functor OR 1, L_0x55d0c5d7e410, L_0x55d0c5d7e480, C4<0>, C4<0>;
v0x55d0c4ff4170_0 .net "a", 0 0, L_0x55d0c5d7e6e0;  1 drivers
v0x55d0c4ff4230_0 .net "b", 0 0, L_0x55d0c5d7e810;  1 drivers
v0x55d0c4ff2590_0 .net "ca", 0 0, L_0x55d0c5d7e5d0;  1 drivers
v0x55d0c4ff2630_0 .net "cin", 0 0, L_0x55d0c5d7e990;  1 drivers
v0x55d0c4feb690_0 .net "sum", 0 0, L_0x55d0c5d7e180;  1 drivers
v0x55d0c4feb7a0_0 .net "w1", 0 0, L_0x55d0c5d7e110;  1 drivers
v0x55d0c4fe9ab0_0 .net "w2", 0 0, L_0x55d0c5d7e240;  1 drivers
v0x55d0c4fe9b70_0 .net "w3", 0 0, L_0x55d0c5d7e350;  1 drivers
v0x55d0c4fe55f0_0 .net "w4", 0 0, L_0x55d0c5d7e410;  1 drivers
v0x55d0c4fe3a10_0 .net "w5", 0 0, L_0x55d0c5d7e480;  1 drivers
S_0x55d0c4fe1e30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5029bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d7eac0 .functor XOR 1, L_0x55d0c5d7ef60, L_0x55d0c5d7f120, C4<0>, C4<0>;
L_0x55d0c5d7eb30 .functor XOR 1, L_0x55d0c5d7eac0, L_0x55d0c5d7f2e0, C4<0>, C4<0>;
L_0x55d0c5d7eba0 .functor AND 1, L_0x55d0c5d7ef60, L_0x55d0c5d7f120, C4<1>, C4<1>;
L_0x55d0c5d7ec10 .functor AND 1, L_0x55d0c5d7ef60, L_0x55d0c5d7f2e0, C4<1>, C4<1>;
L_0x55d0c5d7ecd0 .functor AND 1, L_0x55d0c5d7f120, L_0x55d0c5d7f2e0, C4<1>, C4<1>;
L_0x55d0c5d7ed40 .functor OR 1, L_0x55d0c5d7eba0, L_0x55d0c5d7ec10, C4<0>, C4<0>;
L_0x55d0c5d7ee50 .functor OR 1, L_0x55d0c5d7ecd0, L_0x55d0c5d7ed40, C4<0>, C4<0>;
v0x55d0c4fd92d0_0 .net "a", 0 0, L_0x55d0c5d7ef60;  1 drivers
v0x55d0c4fd93b0_0 .net "b", 0 0, L_0x55d0c5d7f120;  1 drivers
v0x55d0c4fd76f0_0 .net "ca", 0 0, L_0x55d0c5d7ee50;  1 drivers
v0x55d0c4fd77c0_0 .net "cin", 0 0, L_0x55d0c5d7f2e0;  1 drivers
v0x55d0c4fd3230_0 .net "sum", 0 0, L_0x55d0c5d7eb30;  1 drivers
v0x55d0c4fd32f0_0 .net "w1", 0 0, L_0x55d0c5d7eac0;  1 drivers
v0x55d0c4fd1650_0 .net "w2", 0 0, L_0x55d0c5d7eba0;  1 drivers
v0x55d0c4fd1710_0 .net "w3", 0 0, L_0x55d0c5d7ec10;  1 drivers
v0x55d0c4fcfa70_0 .net "w4", 0 0, L_0x55d0c5d7ecd0;  1 drivers
v0x55d0c4fcfb30_0 .net "w5", 0 0, L_0x55d0c5d7ed40;  1 drivers
S_0x55d0c4fb0ee0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c502fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f50360_0 .net "a", 3 0, L_0x55d0c5d820b0;  1 drivers
v0x55d0c4f50440_0 .net "b", 3 0, L_0x55d0c5d821a0;  1 drivers
v0x55d0c4f4e780_0 .net "ca", 3 0, L_0x55d0c5d81f40;  1 drivers
v0x55d0c4f4e820_0 .net "cin", 3 0, L_0x55d0c5d82290;  1 drivers
v0x55d0c4f4a2c0_0 .net "sum", 3 0, L_0x55d0c5d81ea0;  1 drivers
L_0x55d0c5d7fe60 .part L_0x55d0c5d820b0, 0, 1;
L_0x55d0c5d7ff90 .part L_0x55d0c5d821a0, 0, 1;
L_0x55d0c5d800c0 .part L_0x55d0c5d82290, 0, 1;
L_0x55d0c5d806d0 .part L_0x55d0c5d820b0, 1, 1;
L_0x55d0c5d80800 .part L_0x55d0c5d821a0, 1, 1;
L_0x55d0c5d80930 .part L_0x55d0c5d82290, 1, 1;
L_0x55d0c5d81070 .part L_0x55d0c5d820b0, 2, 1;
L_0x55d0c5d811a0 .part L_0x55d0c5d821a0, 2, 1;
L_0x55d0c5d81320 .part L_0x55d0c5d82290, 2, 1;
L_0x55d0c5d818f0 .part L_0x55d0c5d820b0, 3, 1;
L_0x55d0c5d81ab0 .part L_0x55d0c5d821a0, 3, 1;
L_0x55d0c5d81c70 .part L_0x55d0c5d82290, 3, 1;
L_0x55d0c5d81ea0 .concat8 [ 1 1 1 1], L_0x55d0c5d7f900, L_0x55d0c5d80260, L_0x55d0c5d80b10, L_0x55d0c5d814c0;
L_0x55d0c5d81f40 .concat8 [ 1 1 1 1], L_0x55d0c5d7fd50, L_0x55d0c5d805c0, L_0x55d0c5d80f60, L_0x55d0c5d817e0;
S_0x55d0c4faf300 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4fb0ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d7f4a0 .functor XOR 1, L_0x55d0c5d7fe60, L_0x55d0c5d7ff90, C4<0>, C4<0>;
L_0x55d0c5d7f900 .functor XOR 1, L_0x55d0c5d7f4a0, L_0x55d0c5d800c0, C4<0>, C4<0>;
L_0x55d0c5d7f9c0 .functor AND 1, L_0x55d0c5d7fe60, L_0x55d0c5d7ff90, C4<1>, C4<1>;
L_0x55d0c5d7fad0 .functor AND 1, L_0x55d0c5d7fe60, L_0x55d0c5d800c0, C4<1>, C4<1>;
L_0x55d0c5d7fb90 .functor AND 1, L_0x55d0c5d7ff90, L_0x55d0c5d800c0, C4<1>, C4<1>;
L_0x55d0c5d7fc00 .functor OR 1, L_0x55d0c5d7f9c0, L_0x55d0c5d7fad0, C4<0>, C4<0>;
L_0x55d0c5d7fd50 .functor OR 1, L_0x55d0c5d7fb90, L_0x55d0c5d7fc00, C4<0>, C4<0>;
v0x55d0c4fa75a0_0 .net "a", 0 0, L_0x55d0c5d7fe60;  1 drivers
v0x55d0c4fa7680_0 .net "b", 0 0, L_0x55d0c5d7ff90;  1 drivers
v0x55d0c4fa59c0_0 .net "ca", 0 0, L_0x55d0c5d7fd50;  1 drivers
v0x55d0c4fa5a90_0 .net "cin", 0 0, L_0x55d0c5d800c0;  1 drivers
v0x55d0c4fa1500_0 .net "sum", 0 0, L_0x55d0c5d7f900;  1 drivers
v0x55d0c4fa15c0_0 .net "w1", 0 0, L_0x55d0c5d7f4a0;  1 drivers
v0x55d0c4f9f920_0 .net "w2", 0 0, L_0x55d0c5d7f9c0;  1 drivers
v0x55d0c4f9f9e0_0 .net "w3", 0 0, L_0x55d0c5d7fad0;  1 drivers
v0x55d0c4f9dd40_0 .net "w4", 0 0, L_0x55d0c5d7fb90;  1 drivers
v0x55d0c4f96e40_0 .net "w5", 0 0, L_0x55d0c5d7fc00;  1 drivers
S_0x55d0c4f95260 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4fb0ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d801f0 .functor XOR 1, L_0x55d0c5d806d0, L_0x55d0c5d80800, C4<0>, C4<0>;
L_0x55d0c5d80260 .functor XOR 1, L_0x55d0c5d801f0, L_0x55d0c5d80930, C4<0>, C4<0>;
L_0x55d0c5d802d0 .functor AND 1, L_0x55d0c5d806d0, L_0x55d0c5d80800, C4<1>, C4<1>;
L_0x55d0c5d80340 .functor AND 1, L_0x55d0c5d806d0, L_0x55d0c5d80930, C4<1>, C4<1>;
L_0x55d0c5d80400 .functor AND 1, L_0x55d0c5d80800, L_0x55d0c5d80930, C4<1>, C4<1>;
L_0x55d0c5d80470 .functor OR 1, L_0x55d0c5d802d0, L_0x55d0c5d80340, C4<0>, C4<0>;
L_0x55d0c5d805c0 .functor OR 1, L_0x55d0c5d80400, L_0x55d0c5d80470, C4<0>, C4<0>;
v0x55d0c4f90da0_0 .net "a", 0 0, L_0x55d0c5d806d0;  1 drivers
v0x55d0c4f90e60_0 .net "b", 0 0, L_0x55d0c5d80800;  1 drivers
v0x55d0c4f8f1c0_0 .net "ca", 0 0, L_0x55d0c5d805c0;  1 drivers
v0x55d0c4f8f290_0 .net "cin", 0 0, L_0x55d0c5d80930;  1 drivers
v0x55d0c4f8d5e0_0 .net "sum", 0 0, L_0x55d0c5d80260;  1 drivers
v0x55d0c4f8d6a0_0 .net "w1", 0 0, L_0x55d0c5d801f0;  1 drivers
v0x55d0c4f827e0_0 .net "w2", 0 0, L_0x55d0c5d802d0;  1 drivers
v0x55d0c4f828a0_0 .net "w3", 0 0, L_0x55d0c5d80340;  1 drivers
v0x55d0c4f80c00_0 .net "w4", 0 0, L_0x55d0c5d80400;  1 drivers
v0x55d0c4f80cc0_0 .net "w5", 0 0, L_0x55d0c5d80470;  1 drivers
S_0x55d0c4f7c740 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4fb0ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d80aa0 .functor XOR 1, L_0x55d0c5d81070, L_0x55d0c5d811a0, C4<0>, C4<0>;
L_0x55d0c5d80b10 .functor XOR 1, L_0x55d0c5d80aa0, L_0x55d0c5d81320, C4<0>, C4<0>;
L_0x55d0c5d80bd0 .functor AND 1, L_0x55d0c5d81070, L_0x55d0c5d811a0, C4<1>, C4<1>;
L_0x55d0c5d80ce0 .functor AND 1, L_0x55d0c5d81070, L_0x55d0c5d81320, C4<1>, C4<1>;
L_0x55d0c5d80da0 .functor AND 1, L_0x55d0c5d811a0, L_0x55d0c5d81320, C4<1>, C4<1>;
L_0x55d0c5d80e10 .functor OR 1, L_0x55d0c5d80bd0, L_0x55d0c5d80ce0, C4<0>, C4<0>;
L_0x55d0c5d80f60 .functor OR 1, L_0x55d0c5d80da0, L_0x55d0c5d80e10, C4<0>, C4<0>;
v0x55d0c4f7abe0_0 .net "a", 0 0, L_0x55d0c5d81070;  1 drivers
v0x55d0c4f7aca0_0 .net "b", 0 0, L_0x55d0c5d811a0;  1 drivers
v0x55d0c4f78f80_0 .net "ca", 0 0, L_0x55d0c5d80f60;  1 drivers
v0x55d0c4f79070_0 .net "cin", 0 0, L_0x55d0c5d81320;  1 drivers
v0x55d0c4f72080_0 .net "sum", 0 0, L_0x55d0c5d80b10;  1 drivers
v0x55d0c4f72190_0 .net "w1", 0 0, L_0x55d0c5d80aa0;  1 drivers
v0x55d0c4f704a0_0 .net "w2", 0 0, L_0x55d0c5d80bd0;  1 drivers
v0x55d0c4f70560_0 .net "w3", 0 0, L_0x55d0c5d80ce0;  1 drivers
v0x55d0c4f6bfe0_0 .net "w4", 0 0, L_0x55d0c5d80da0;  1 drivers
v0x55d0c4f6a400_0 .net "w5", 0 0, L_0x55d0c5d80e10;  1 drivers
S_0x55d0c4f68820 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4fb0ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d81450 .functor XOR 1, L_0x55d0c5d818f0, L_0x55d0c5d81ab0, C4<0>, C4<0>;
L_0x55d0c5d814c0 .functor XOR 1, L_0x55d0c5d81450, L_0x55d0c5d81c70, C4<0>, C4<0>;
L_0x55d0c5d81530 .functor AND 1, L_0x55d0c5d818f0, L_0x55d0c5d81ab0, C4<1>, C4<1>;
L_0x55d0c5d815a0 .functor AND 1, L_0x55d0c5d818f0, L_0x55d0c5d81c70, C4<1>, C4<1>;
L_0x55d0c5d81660 .functor AND 1, L_0x55d0c5d81ab0, L_0x55d0c5d81c70, C4<1>, C4<1>;
L_0x55d0c5d816d0 .functor OR 1, L_0x55d0c5d81530, L_0x55d0c5d815a0, C4<0>, C4<0>;
L_0x55d0c5d817e0 .functor OR 1, L_0x55d0c5d81660, L_0x55d0c5d816d0, C4<0>, C4<0>;
v0x55d0c4f60ac0_0 .net "a", 0 0, L_0x55d0c5d818f0;  1 drivers
v0x55d0c4f60ba0_0 .net "b", 0 0, L_0x55d0c5d81ab0;  1 drivers
v0x55d0c4f5eee0_0 .net "ca", 0 0, L_0x55d0c5d817e0;  1 drivers
v0x55d0c4f5ef80_0 .net "cin", 0 0, L_0x55d0c5d81c70;  1 drivers
v0x55d0c4f5aa20_0 .net "sum", 0 0, L_0x55d0c5d814c0;  1 drivers
v0x55d0c4f5ab30_0 .net "w1", 0 0, L_0x55d0c5d81450;  1 drivers
v0x55d0c4f58e40_0 .net "w2", 0 0, L_0x55d0c5d81530;  1 drivers
v0x55d0c4f58f00_0 .net "w3", 0 0, L_0x55d0c5d815a0;  1 drivers
v0x55d0c4f57260_0 .net "w4", 0 0, L_0x55d0c5d81660;  1 drivers
v0x55d0c4f57320_0 .net "w5", 0 0, L_0x55d0c5d816d0;  1 drivers
S_0x55d0c4f3c3c0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5031850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4e65820_0 .net "a", 7 0, L_0x55d0c5d87e40;  1 drivers
v0x55d0c4e65920_0 .net "b", 7 0, L_0x55d0c5d87f30;  1 drivers
v0x55d0c4e63c40_0 .net "ca", 7 0, L_0x55d0c5d87cb0;  1 drivers
v0x55d0c4e63d30_0 .net "cin", 7 0, L_0x55d0c5d88020;  1 drivers
v0x55d0c4e5cd40_0 .net "sum", 7 0, L_0x55d0c5d87b70;  1 drivers
L_0x55d0c5d84fe0 .part L_0x55d0c5d87e40, 0, 4;
L_0x55d0c5d85080 .part L_0x55d0c5d87f30, 0, 4;
L_0x55d0c5d85120 .part L_0x55d0c5d88020, 0, 4;
L_0x55d0c5d878a0 .part L_0x55d0c5d87e40, 4, 4;
L_0x55d0c5d87990 .part L_0x55d0c5d87f30, 4, 4;
L_0x55d0c5d87a80 .part L_0x55d0c5d88020, 4, 4;
L_0x55d0c5d87b70 .concat8 [ 4 4 0 0], L_0x55d0c5d84dd0, L_0x55d0c5d87690;
L_0x55d0c5d87cb0 .concat8 [ 4 4 0 0], L_0x55d0c5d84e70, L_0x55d0c5d87730;
S_0x55d0c4f37f00 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4f3c3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4ed6180_0 .net "a", 3 0, L_0x55d0c5d84fe0;  1 drivers
v0x55d0c4ed6280_0 .net "b", 3 0, L_0x55d0c5d85080;  1 drivers
v0x55d0c4ed45a0_0 .net "ca", 3 0, L_0x55d0c5d84e70;  1 drivers
v0x55d0c4ed4660_0 .net "cin", 3 0, L_0x55d0c5d85120;  1 drivers
v0x55d0c4ed00e0_0 .net "sum", 3 0, L_0x55d0c5d84dd0;  1 drivers
L_0x55d0c5d82d90 .part L_0x55d0c5d84fe0, 0, 1;
L_0x55d0c5d82ec0 .part L_0x55d0c5d85080, 0, 1;
L_0x55d0c5d82ff0 .part L_0x55d0c5d85120, 0, 1;
L_0x55d0c5d83600 .part L_0x55d0c5d84fe0, 1, 1;
L_0x55d0c5d83730 .part L_0x55d0c5d85080, 1, 1;
L_0x55d0c5d83860 .part L_0x55d0c5d85120, 1, 1;
L_0x55d0c5d83fa0 .part L_0x55d0c5d84fe0, 2, 1;
L_0x55d0c5d840d0 .part L_0x55d0c5d85080, 2, 1;
L_0x55d0c5d84250 .part L_0x55d0c5d85120, 2, 1;
L_0x55d0c5d84820 .part L_0x55d0c5d84fe0, 3, 1;
L_0x55d0c5d849e0 .part L_0x55d0c5d85080, 3, 1;
L_0x55d0c5d84ba0 .part L_0x55d0c5d85120, 3, 1;
L_0x55d0c5d84dd0 .concat8 [ 1 1 1 1], L_0x55d0c5d82870, L_0x55d0c5d83190, L_0x55d0c5d83a40, L_0x55d0c5d843f0;
L_0x55d0c5d84e70 .concat8 [ 1 1 1 1], L_0x55d0c5d82c80, L_0x55d0c5d834f0, L_0x55d0c5d83e90, L_0x55d0c5d84710;
S_0x55d0c4f34740 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4f37f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d81e30 .functor XOR 1, L_0x55d0c5d82d90, L_0x55d0c5d82ec0, C4<0>, C4<0>;
L_0x55d0c5d82870 .functor XOR 1, L_0x55d0c5d81e30, L_0x55d0c5d82ff0, C4<0>, C4<0>;
L_0x55d0c5d82930 .functor AND 1, L_0x55d0c5d82d90, L_0x55d0c5d82ec0, C4<1>, C4<1>;
L_0x55d0c5d82a40 .functor AND 1, L_0x55d0c5d82d90, L_0x55d0c5d82ff0, C4<1>, C4<1>;
L_0x55d0c5d82b00 .functor AND 1, L_0x55d0c5d82ec0, L_0x55d0c5d82ff0, C4<1>, C4<1>;
L_0x55d0c5d82b70 .functor OR 1, L_0x55d0c5d82930, L_0x55d0c5d82a40, C4<0>, C4<0>;
L_0x55d0c5d82c80 .functor OR 1, L_0x55d0c5d82b00, L_0x55d0c5d82b70, C4<0>, C4<0>;
v0x55d0c4f36420_0 .net "a", 0 0, L_0x55d0c5d82d90;  1 drivers
v0x55d0c4f2d840_0 .net "b", 0 0, L_0x55d0c5d82ec0;  1 drivers
v0x55d0c4f2d900_0 .net "ca", 0 0, L_0x55d0c5d82c80;  1 drivers
v0x55d0c4f2bc60_0 .net "cin", 0 0, L_0x55d0c5d82ff0;  1 drivers
v0x55d0c4f2bd20_0 .net "sum", 0 0, L_0x55d0c5d82870;  1 drivers
v0x55d0c4f277a0_0 .net "w1", 0 0, L_0x55d0c5d81e30;  1 drivers
v0x55d0c4f27860_0 .net "w2", 0 0, L_0x55d0c5d82930;  1 drivers
v0x55d0c4f25bc0_0 .net "w3", 0 0, L_0x55d0c5d82a40;  1 drivers
v0x55d0c4f25c80_0 .net "w4", 0 0, L_0x55d0c5d82b00;  1 drivers
v0x55d0c4f24090_0 .net "w5", 0 0, L_0x55d0c5d82b70;  1 drivers
S_0x55d0c4f1c280 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4f37f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d83120 .functor XOR 1, L_0x55d0c5d83600, L_0x55d0c5d83730, C4<0>, C4<0>;
L_0x55d0c5d83190 .functor XOR 1, L_0x55d0c5d83120, L_0x55d0c5d83860, C4<0>, C4<0>;
L_0x55d0c5d83200 .functor AND 1, L_0x55d0c5d83600, L_0x55d0c5d83730, C4<1>, C4<1>;
L_0x55d0c5d83270 .functor AND 1, L_0x55d0c5d83600, L_0x55d0c5d83860, C4<1>, C4<1>;
L_0x55d0c5d83330 .functor AND 1, L_0x55d0c5d83730, L_0x55d0c5d83860, C4<1>, C4<1>;
L_0x55d0c5d833a0 .functor OR 1, L_0x55d0c5d83200, L_0x55d0c5d83270, C4<0>, C4<0>;
L_0x55d0c5d834f0 .functor OR 1, L_0x55d0c5d83330, L_0x55d0c5d833a0, C4<0>, C4<0>;
v0x55d0c4f1a6a0_0 .net "a", 0 0, L_0x55d0c5d83600;  1 drivers
v0x55d0c4f1a760_0 .net "b", 0 0, L_0x55d0c5d83730;  1 drivers
v0x55d0c4f161e0_0 .net "ca", 0 0, L_0x55d0c5d834f0;  1 drivers
v0x55d0c4f162b0_0 .net "cin", 0 0, L_0x55d0c5d83860;  1 drivers
v0x55d0c4f14600_0 .net "sum", 0 0, L_0x55d0c5d83190;  1 drivers
v0x55d0c4f146c0_0 .net "w1", 0 0, L_0x55d0c5d83120;  1 drivers
v0x55d0c4f12a20_0 .net "w2", 0 0, L_0x55d0c5d83200;  1 drivers
v0x55d0c4f12ae0_0 .net "w3", 0 0, L_0x55d0c5d83270;  1 drivers
v0x55d0c4f0bb20_0 .net "w4", 0 0, L_0x55d0c5d83330;  1 drivers
v0x55d0c4f09f40_0 .net "w5", 0 0, L_0x55d0c5d833a0;  1 drivers
S_0x55d0c4f05a80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4f37f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d839d0 .functor XOR 1, L_0x55d0c5d83fa0, L_0x55d0c5d840d0, C4<0>, C4<0>;
L_0x55d0c5d83a40 .functor XOR 1, L_0x55d0c5d839d0, L_0x55d0c5d84250, C4<0>, C4<0>;
L_0x55d0c5d83b00 .functor AND 1, L_0x55d0c5d83fa0, L_0x55d0c5d840d0, C4<1>, C4<1>;
L_0x55d0c5d83c10 .functor AND 1, L_0x55d0c5d83fa0, L_0x55d0c5d84250, C4<1>, C4<1>;
L_0x55d0c5d83cd0 .functor AND 1, L_0x55d0c5d840d0, L_0x55d0c5d84250, C4<1>, C4<1>;
L_0x55d0c5d83d40 .functor OR 1, L_0x55d0c5d83b00, L_0x55d0c5d83c10, C4<0>, C4<0>;
L_0x55d0c5d83e90 .functor OR 1, L_0x55d0c5d83cd0, L_0x55d0c5d83d40, C4<0>, C4<0>;
v0x55d0c4f03ea0_0 .net "a", 0 0, L_0x55d0c5d83fa0;  1 drivers
v0x55d0c4f03f60_0 .net "b", 0 0, L_0x55d0c5d840d0;  1 drivers
v0x55d0c4f022c0_0 .net "ca", 0 0, L_0x55d0c5d83e90;  1 drivers
v0x55d0c4f02390_0 .net "cin", 0 0, L_0x55d0c5d84250;  1 drivers
v0x55d0c4ef7ea0_0 .net "sum", 0 0, L_0x55d0c5d83a40;  1 drivers
v0x55d0c4ef7f60_0 .net "w1", 0 0, L_0x55d0c5d839d0;  1 drivers
v0x55d0c4ef62c0_0 .net "w2", 0 0, L_0x55d0c5d83b00;  1 drivers
v0x55d0c4ef6380_0 .net "w3", 0 0, L_0x55d0c5d83c10;  1 drivers
v0x55d0c4ef1e00_0 .net "w4", 0 0, L_0x55d0c5d83cd0;  1 drivers
v0x55d0c4ef1ec0_0 .net "w5", 0 0, L_0x55d0c5d83d40;  1 drivers
S_0x55d0c4ef0220 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4f37f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d84380 .functor XOR 1, L_0x55d0c5d84820, L_0x55d0c5d849e0, C4<0>, C4<0>;
L_0x55d0c5d843f0 .functor XOR 1, L_0x55d0c5d84380, L_0x55d0c5d84ba0, C4<0>, C4<0>;
L_0x55d0c5d84460 .functor AND 1, L_0x55d0c5d84820, L_0x55d0c5d849e0, C4<1>, C4<1>;
L_0x55d0c5d844d0 .functor AND 1, L_0x55d0c5d84820, L_0x55d0c5d84ba0, C4<1>, C4<1>;
L_0x55d0c5d84590 .functor AND 1, L_0x55d0c5d849e0, L_0x55d0c5d84ba0, C4<1>, C4<1>;
L_0x55d0c5d84600 .functor OR 1, L_0x55d0c5d84460, L_0x55d0c5d844d0, C4<0>, C4<0>;
L_0x55d0c5d84710 .functor OR 1, L_0x55d0c5d84590, L_0x55d0c5d84600, C4<0>, C4<0>;
v0x55d0c4eee6c0_0 .net "a", 0 0, L_0x55d0c5d84820;  1 drivers
v0x55d0c4eee780_0 .net "b", 0 0, L_0x55d0c5d849e0;  1 drivers
v0x55d0c4ee7740_0 .net "ca", 0 0, L_0x55d0c5d84710;  1 drivers
v0x55d0c4ee7810_0 .net "cin", 0 0, L_0x55d0c5d84ba0;  1 drivers
v0x55d0c4ee5b60_0 .net "sum", 0 0, L_0x55d0c5d843f0;  1 drivers
v0x55d0c4ee5c20_0 .net "w1", 0 0, L_0x55d0c5d84380;  1 drivers
v0x55d0c4ee16a0_0 .net "w2", 0 0, L_0x55d0c5d84460;  1 drivers
v0x55d0c4ee1760_0 .net "w3", 0 0, L_0x55d0c5d844d0;  1 drivers
v0x55d0c4edfac0_0 .net "w4", 0 0, L_0x55d0c5d84590;  1 drivers
v0x55d0c4eddee0_0 .net "w5", 0 0, L_0x55d0c5d84600;  1 drivers
S_0x55d0c4ece500 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4f3c3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e6d4a0_0 .net "a", 3 0, L_0x55d0c5d878a0;  1 drivers
v0x55d0c4e6d5a0_0 .net "b", 3 0, L_0x55d0c5d87990;  1 drivers
v0x55d0c4e6b8c0_0 .net "ca", 3 0, L_0x55d0c5d87730;  1 drivers
v0x55d0c4e6b980_0 .net "cin", 3 0, L_0x55d0c5d87a80;  1 drivers
v0x55d0c4e67400_0 .net "sum", 3 0, L_0x55d0c5d87690;  1 drivers
L_0x55d0c5d85720 .part L_0x55d0c5d878a0, 0, 1;
L_0x55d0c5d85850 .part L_0x55d0c5d87990, 0, 1;
L_0x55d0c5d85980 .part L_0x55d0c5d87a80, 0, 1;
L_0x55d0c5d85f90 .part L_0x55d0c5d878a0, 1, 1;
L_0x55d0c5d860c0 .part L_0x55d0c5d87990, 1, 1;
L_0x55d0c5d861f0 .part L_0x55d0c5d87a80, 1, 1;
L_0x55d0c5d86810 .part L_0x55d0c5d878a0, 2, 1;
L_0x55d0c5d86940 .part L_0x55d0c5d87990, 2, 1;
L_0x55d0c5d86ac0 .part L_0x55d0c5d87a80, 2, 1;
L_0x55d0c5d870e0 .part L_0x55d0c5d878a0, 3, 1;
L_0x55d0c5d872a0 .part L_0x55d0c5d87990, 3, 1;
L_0x55d0c5d87460 .part L_0x55d0c5d87a80, 3, 1;
L_0x55d0c5d87690 .concat8 [ 1 1 1 1], L_0x55d0c5d851c0, L_0x55d0c5d85b20, L_0x55d0c5d86390, L_0x55d0c5d86c60;
L_0x55d0c5d87730 .concat8 [ 1 1 1 1], L_0x55d0c5d85610, L_0x55d0c5d85e80, L_0x55d0c5d86700, L_0x55d0c5d86fd0;
S_0x55d0c4ecc920 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4ece500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d84d60 .functor XOR 1, L_0x55d0c5d85720, L_0x55d0c5d85850, C4<0>, C4<0>;
L_0x55d0c5d851c0 .functor XOR 1, L_0x55d0c5d84d60, L_0x55d0c5d85980, C4<0>, C4<0>;
L_0x55d0c5d85280 .functor AND 1, L_0x55d0c5d85720, L_0x55d0c5d85850, C4<1>, C4<1>;
L_0x55d0c5d85390 .functor AND 1, L_0x55d0c5d85720, L_0x55d0c5d85980, C4<1>, C4<1>;
L_0x55d0c5d85450 .functor AND 1, L_0x55d0c5d85850, L_0x55d0c5d85980, C4<1>, C4<1>;
L_0x55d0c5d854c0 .functor OR 1, L_0x55d0c5d85280, L_0x55d0c5d85390, C4<0>, C4<0>;
L_0x55d0c5d85610 .functor OR 1, L_0x55d0c5d85450, L_0x55d0c5d854c0, C4<0>, C4<0>;
v0x55d0c4ec5a20_0 .net "a", 0 0, L_0x55d0c5d85720;  1 drivers
v0x55d0c4ec5ae0_0 .net "b", 0 0, L_0x55d0c5d85850;  1 drivers
v0x55d0c4ec3e40_0 .net "ca", 0 0, L_0x55d0c5d85610;  1 drivers
v0x55d0c4ec3ee0_0 .net "cin", 0 0, L_0x55d0c5d85980;  1 drivers
v0x55d0c4ebf980_0 .net "sum", 0 0, L_0x55d0c5d851c0;  1 drivers
v0x55d0c4ebfa90_0 .net "w1", 0 0, L_0x55d0c5d84d60;  1 drivers
v0x55d0c4ebdda0_0 .net "w2", 0 0, L_0x55d0c5d85280;  1 drivers
v0x55d0c4ebde60_0 .net "w3", 0 0, L_0x55d0c5d85390;  1 drivers
v0x55d0c4ebc1c0_0 .net "w4", 0 0, L_0x55d0c5d85450;  1 drivers
v0x55d0c4eb3660_0 .net "w5", 0 0, L_0x55d0c5d854c0;  1 drivers
S_0x55d0c4eb1a80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4ece500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d85ab0 .functor XOR 1, L_0x55d0c5d85f90, L_0x55d0c5d860c0, C4<0>, C4<0>;
L_0x55d0c5d85b20 .functor XOR 1, L_0x55d0c5d85ab0, L_0x55d0c5d861f0, C4<0>, C4<0>;
L_0x55d0c5d85b90 .functor AND 1, L_0x55d0c5d85f90, L_0x55d0c5d860c0, C4<1>, C4<1>;
L_0x55d0c5d85c00 .functor AND 1, L_0x55d0c5d85f90, L_0x55d0c5d861f0, C4<1>, C4<1>;
L_0x55d0c5d85cc0 .functor AND 1, L_0x55d0c5d860c0, L_0x55d0c5d861f0, C4<1>, C4<1>;
L_0x55d0c5d85d30 .functor OR 1, L_0x55d0c5d85b90, L_0x55d0c5d85c00, C4<0>, C4<0>;
L_0x55d0c5d85e80 .functor OR 1, L_0x55d0c5d85cc0, L_0x55d0c5d85d30, C4<0>, C4<0>;
v0x55d0c4ead5c0_0 .net "a", 0 0, L_0x55d0c5d85f90;  1 drivers
v0x55d0c4ead680_0 .net "b", 0 0, L_0x55d0c5d860c0;  1 drivers
v0x55d0c4eab9e0_0 .net "ca", 0 0, L_0x55d0c5d85e80;  1 drivers
v0x55d0c4eabab0_0 .net "cin", 0 0, L_0x55d0c5d861f0;  1 drivers
v0x55d0c4ea9e00_0 .net "sum", 0 0, L_0x55d0c5d85b20;  1 drivers
v0x55d0c4ea9ec0_0 .net "w1", 0 0, L_0x55d0c5d85ab0;  1 drivers
v0x55d0c4ea2f00_0 .net "w2", 0 0, L_0x55d0c5d85b90;  1 drivers
v0x55d0c4ea2fc0_0 .net "w3", 0 0, L_0x55d0c5d85c00;  1 drivers
v0x55d0c4ea1320_0 .net "w4", 0 0, L_0x55d0c5d85cc0;  1 drivers
v0x55d0c4ea13e0_0 .net "w5", 0 0, L_0x55d0c5d85d30;  1 drivers
S_0x55d0c4e9ce60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4ece500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d86320 .functor XOR 1, L_0x55d0c5d86810, L_0x55d0c5d86940, C4<0>, C4<0>;
L_0x55d0c5d86390 .functor XOR 1, L_0x55d0c5d86320, L_0x55d0c5d86ac0, C4<0>, C4<0>;
L_0x55d0c5d86400 .functor AND 1, L_0x55d0c5d86810, L_0x55d0c5d86940, C4<1>, C4<1>;
L_0x55d0c5d864c0 .functor AND 1, L_0x55d0c5d86810, L_0x55d0c5d86ac0, C4<1>, C4<1>;
L_0x55d0c5d86580 .functor AND 1, L_0x55d0c5d86940, L_0x55d0c5d86ac0, C4<1>, C4<1>;
L_0x55d0c5d865f0 .functor OR 1, L_0x55d0c5d86400, L_0x55d0c5d864c0, C4<0>, C4<0>;
L_0x55d0c5d86700 .functor OR 1, L_0x55d0c5d86580, L_0x55d0c5d865f0, C4<0>, C4<0>;
v0x55d0c4e9b280_0 .net "a", 0 0, L_0x55d0c5d86810;  1 drivers
v0x55d0c4e9b340_0 .net "b", 0 0, L_0x55d0c5d86940;  1 drivers
v0x55d0c4e996a0_0 .net "ca", 0 0, L_0x55d0c5d86700;  1 drivers
v0x55d0c4e99740_0 .net "cin", 0 0, L_0x55d0c5d86ac0;  1 drivers
v0x55d0c4e91940_0 .net "sum", 0 0, L_0x55d0c5d86390;  1 drivers
v0x55d0c4e91a50_0 .net "w1", 0 0, L_0x55d0c5d86320;  1 drivers
v0x55d0c4e8fd60_0 .net "w2", 0 0, L_0x55d0c5d86400;  1 drivers
v0x55d0c4e8fe20_0 .net "w3", 0 0, L_0x55d0c5d864c0;  1 drivers
v0x55d0c4e8b8a0_0 .net "w4", 0 0, L_0x55d0c5d86580;  1 drivers
v0x55d0c4e89cc0_0 .net "w5", 0 0, L_0x55d0c5d865f0;  1 drivers
S_0x55d0c4e880e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4ece500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d86bf0 .functor XOR 1, L_0x55d0c5d870e0, L_0x55d0c5d872a0, C4<0>, C4<0>;
L_0x55d0c5d86c60 .functor XOR 1, L_0x55d0c5d86bf0, L_0x55d0c5d87460, C4<0>, C4<0>;
L_0x55d0c5d86cd0 .functor AND 1, L_0x55d0c5d870e0, L_0x55d0c5d872a0, C4<1>, C4<1>;
L_0x55d0c5d86d90 .functor AND 1, L_0x55d0c5d870e0, L_0x55d0c5d87460, C4<1>, C4<1>;
L_0x55d0c5d86e50 .functor AND 1, L_0x55d0c5d872a0, L_0x55d0c5d87460, C4<1>, C4<1>;
L_0x55d0c5d86ec0 .functor OR 1, L_0x55d0c5d86cd0, L_0x55d0c5d86d90, C4<0>, C4<0>;
L_0x55d0c5d86fd0 .functor OR 1, L_0x55d0c5d86e50, L_0x55d0c5d86ec0, C4<0>, C4<0>;
v0x55d0c4e811e0_0 .net "a", 0 0, L_0x55d0c5d870e0;  1 drivers
v0x55d0c4e812c0_0 .net "b", 0 0, L_0x55d0c5d872a0;  1 drivers
v0x55d0c4e7f600_0 .net "ca", 0 0, L_0x55d0c5d86fd0;  1 drivers
v0x55d0c4e7f6d0_0 .net "cin", 0 0, L_0x55d0c5d87460;  1 drivers
v0x55d0c4e7b140_0 .net "sum", 0 0, L_0x55d0c5d86c60;  1 drivers
v0x55d0c4e7b200_0 .net "w1", 0 0, L_0x55d0c5d86bf0;  1 drivers
v0x55d0c4e79560_0 .net "w2", 0 0, L_0x55d0c5d86cd0;  1 drivers
v0x55d0c4e79620_0 .net "w3", 0 0, L_0x55d0c5d86d90;  1 drivers
v0x55d0c4e77980_0 .net "w4", 0 0, L_0x55d0c5d86e50;  1 drivers
v0x55d0c4e77a40_0 .net "w5", 0 0, L_0x55d0c5d86ec0;  1 drivers
S_0x55d0c4e534e0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5038750;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4c88f40_0 .net "a", 15 0, L_0x55d0c5d93980;  1 drivers
v0x55d0c4c89040_0 .net "b", 15 0, L_0x55d0c5d93a70;  1 drivers
v0x55d0c4c87360_0 .net "ca", 15 0, L_0x55d0c5d937f0;  1 drivers
v0x55d0c4c87420_0 .net "cin", 15 0, L_0x55d0c5d93b60;  1 drivers
v0x55d0c4c82ea0_0 .net "sum", 15 0, L_0x55d0c5d936b0;  1 drivers
L_0x55d0c5d8db20 .part L_0x55d0c5d93980, 0, 8;
L_0x55d0c5d8dbc0 .part L_0x55d0c5d93a70, 0, 8;
L_0x55d0c5d8dc60 .part L_0x55d0c5d93b60, 0, 8;
L_0x55d0c5d933e0 .part L_0x55d0c5d93980, 8, 8;
L_0x55d0c5d934d0 .part L_0x55d0c5d93a70, 8, 8;
L_0x55d0c5d935c0 .part L_0x55d0c5d93b60, 8, 8;
L_0x55d0c5d936b0 .concat8 [ 8 8 0 0], L_0x55d0c5d8d850, L_0x55d0c5d93110;
L_0x55d0c5d937f0 .concat8 [ 8 8 0 0], L_0x55d0c5d8d990, L_0x55d0c5d93250;
S_0x55d0c4e4b780 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4e534e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4d74e30_0 .net "a", 7 0, L_0x55d0c5d8db20;  1 drivers
v0x55d0c4d74f30_0 .net "b", 7 0, L_0x55d0c5d8dbc0;  1 drivers
v0x55d0c4d73250_0 .net "ca", 7 0, L_0x55d0c5d8d990;  1 drivers
v0x55d0c4d73310_0 .net "cin", 7 0, L_0x55d0c5d8dc60;  1 drivers
v0x55d0c4d6c350_0 .net "sum", 7 0, L_0x55d0c5d8d850;  1 drivers
L_0x55d0c5d8ac70 .part L_0x55d0c5d8db20, 0, 4;
L_0x55d0c5d8ad10 .part L_0x55d0c5d8dbc0, 0, 4;
L_0x55d0c5d8adb0 .part L_0x55d0c5d8dc60, 0, 4;
L_0x55d0c5d8d540 .part L_0x55d0c5d8db20, 4, 4;
L_0x55d0c5d8d630 .part L_0x55d0c5d8dbc0, 4, 4;
L_0x55d0c5d8d720 .part L_0x55d0c5d8dc60, 4, 4;
L_0x55d0c5d8d850 .concat8 [ 4 4 0 0], L_0x55d0c5d8aa60, L_0x55d0c5d8d330;
L_0x55d0c5d8d990 .concat8 [ 4 4 0 0], L_0x55d0c5d8ab00, L_0x55d0c5d8d3d0;
S_0x55d0c4e456e0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4e4b780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4decf80_0 .net "a", 3 0, L_0x55d0c5d8ac70;  1 drivers
v0x55d0c4ded080_0 .net "b", 3 0, L_0x55d0c5d8ad10;  1 drivers
v0x55d0c4de3010_0 .net "ca", 3 0, L_0x55d0c5d8ab00;  1 drivers
v0x55d0c4de30d0_0 .net "cin", 3 0, L_0x55d0c5d8adb0;  1 drivers
v0x55d0c4de1430_0 .net "sum", 3 0, L_0x55d0c5d8aa60;  1 drivers
L_0x55d0c5d88ae0 .part L_0x55d0c5d8ac70, 0, 1;
L_0x55d0c5d88c10 .part L_0x55d0c5d8ad10, 0, 1;
L_0x55d0c5d88d40 .part L_0x55d0c5d8adb0, 0, 1;
L_0x55d0c5d89310 .part L_0x55d0c5d8ac70, 1, 1;
L_0x55d0c5d89440 .part L_0x55d0c5d8ad10, 1, 1;
L_0x55d0c5d89570 .part L_0x55d0c5d8adb0, 1, 1;
L_0x55d0c5d89c30 .part L_0x55d0c5d8ac70, 2, 1;
L_0x55d0c5d89d60 .part L_0x55d0c5d8ad10, 2, 1;
L_0x55d0c5d89ee0 .part L_0x55d0c5d8adb0, 2, 1;
L_0x55d0c5d8a4b0 .part L_0x55d0c5d8ac70, 3, 1;
L_0x55d0c5d8a670 .part L_0x55d0c5d8ad10, 3, 1;
L_0x55d0c5d8a830 .part L_0x55d0c5d8adb0, 3, 1;
L_0x55d0c5d8aa60 .concat8 [ 1 1 1 1], L_0x55d0c5d885c0, L_0x55d0c5d88ee0, L_0x55d0c5d89710, L_0x55d0c5d8a080;
L_0x55d0c5d8ab00 .concat8 [ 1 1 1 1], L_0x55d0c5d889d0, L_0x55d0c5d89200, L_0x55d0c5d89b20, L_0x55d0c5d8a3a0;
S_0x55d0c4e43b00 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4e456e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d87620 .functor XOR 1, L_0x55d0c5d88ae0, L_0x55d0c5d88c10, C4<0>, C4<0>;
L_0x55d0c5d885c0 .functor XOR 1, L_0x55d0c5d87620, L_0x55d0c5d88d40, C4<0>, C4<0>;
L_0x55d0c5d88680 .functor AND 1, L_0x55d0c5d88ae0, L_0x55d0c5d88c10, C4<1>, C4<1>;
L_0x55d0c5d88790 .functor AND 1, L_0x55d0c5d88ae0, L_0x55d0c5d88d40, C4<1>, C4<1>;
L_0x55d0c5d88850 .functor AND 1, L_0x55d0c5d88c10, L_0x55d0c5d88d40, C4<1>, C4<1>;
L_0x55d0c5d888c0 .functor OR 1, L_0x55d0c5d88680, L_0x55d0c5d88790, C4<0>, C4<0>;
L_0x55d0c5d889d0 .functor OR 1, L_0x55d0c5d88850, L_0x55d0c5d888c0, C4<0>, C4<0>;
v0x55d0c4e41f20_0 .net "a", 0 0, L_0x55d0c5d88ae0;  1 drivers
v0x55d0c4e42000_0 .net "b", 0 0, L_0x55d0c5d88c10;  1 drivers
v0x55d0c4e3b020_0 .net "ca", 0 0, L_0x55d0c5d889d0;  1 drivers
v0x55d0c4e3b0f0_0 .net "cin", 0 0, L_0x55d0c5d88d40;  1 drivers
v0x55d0c4e39440_0 .net "sum", 0 0, L_0x55d0c5d885c0;  1 drivers
v0x55d0c4e39500_0 .net "w1", 0 0, L_0x55d0c5d87620;  1 drivers
v0x55d0c4e34f80_0 .net "w2", 0 0, L_0x55d0c5d88680;  1 drivers
v0x55d0c4e35040_0 .net "w3", 0 0, L_0x55d0c5d88790;  1 drivers
v0x55d0c4e333a0_0 .net "w4", 0 0, L_0x55d0c5d88850;  1 drivers
v0x55d0c4e317c0_0 .net "w5", 0 0, L_0x55d0c5d888c0;  1 drivers
S_0x55d0c4e28c60 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4e456e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d88e70 .functor XOR 1, L_0x55d0c5d89310, L_0x55d0c5d89440, C4<0>, C4<0>;
L_0x55d0c5d88ee0 .functor XOR 1, L_0x55d0c5d88e70, L_0x55d0c5d89570, C4<0>, C4<0>;
L_0x55d0c5d88f50 .functor AND 1, L_0x55d0c5d89310, L_0x55d0c5d89440, C4<1>, C4<1>;
L_0x55d0c5d88fc0 .functor AND 1, L_0x55d0c5d89310, L_0x55d0c5d89570, C4<1>, C4<1>;
L_0x55d0c5d89080 .functor AND 1, L_0x55d0c5d89440, L_0x55d0c5d89570, C4<1>, C4<1>;
L_0x55d0c5d890f0 .functor OR 1, L_0x55d0c5d88f50, L_0x55d0c5d88fc0, C4<0>, C4<0>;
L_0x55d0c5d89200 .functor OR 1, L_0x55d0c5d89080, L_0x55d0c5d890f0, C4<0>, C4<0>;
v0x55d0c4e27080_0 .net "a", 0 0, L_0x55d0c5d89310;  1 drivers
v0x55d0c4e27140_0 .net "b", 0 0, L_0x55d0c5d89440;  1 drivers
v0x55d0c4e22bc0_0 .net "ca", 0 0, L_0x55d0c5d89200;  1 drivers
v0x55d0c4e22c90_0 .net "cin", 0 0, L_0x55d0c5d89570;  1 drivers
v0x55d0c4e20fe0_0 .net "sum", 0 0, L_0x55d0c5d88ee0;  1 drivers
v0x55d0c4e210a0_0 .net "w1", 0 0, L_0x55d0c5d88e70;  1 drivers
v0x55d0c4e1f400_0 .net "w2", 0 0, L_0x55d0c5d88f50;  1 drivers
v0x55d0c4e1f4c0_0 .net "w3", 0 0, L_0x55d0c5d88fc0;  1 drivers
v0x55d0c4e18500_0 .net "w4", 0 0, L_0x55d0c5d89080;  1 drivers
v0x55d0c4e185c0_0 .net "w5", 0 0, L_0x55d0c5d890f0;  1 drivers
S_0x55d0c4e16920 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4e456e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d896a0 .functor XOR 1, L_0x55d0c5d89c30, L_0x55d0c5d89d60, C4<0>, C4<0>;
L_0x55d0c5d89710 .functor XOR 1, L_0x55d0c5d896a0, L_0x55d0c5d89ee0, C4<0>, C4<0>;
L_0x55d0c5d897d0 .functor AND 1, L_0x55d0c5d89c30, L_0x55d0c5d89d60, C4<1>, C4<1>;
L_0x55d0c5d898e0 .functor AND 1, L_0x55d0c5d89c30, L_0x55d0c5d89ee0, C4<1>, C4<1>;
L_0x55d0c5d899a0 .functor AND 1, L_0x55d0c5d89d60, L_0x55d0c5d89ee0, C4<1>, C4<1>;
L_0x55d0c5d89a10 .functor OR 1, L_0x55d0c5d897d0, L_0x55d0c5d898e0, C4<0>, C4<0>;
L_0x55d0c5d89b20 .functor OR 1, L_0x55d0c5d899a0, L_0x55d0c5d89a10, C4<0>, C4<0>;
v0x55d0c4e124e0_0 .net "a", 0 0, L_0x55d0c5d89c30;  1 drivers
v0x55d0c4e125a0_0 .net "b", 0 0, L_0x55d0c5d89d60;  1 drivers
v0x55d0c4e10880_0 .net "ca", 0 0, L_0x55d0c5d89b20;  1 drivers
v0x55d0c4e10950_0 .net "cin", 0 0, L_0x55d0c5d89ee0;  1 drivers
v0x55d0c4e0eca0_0 .net "sum", 0 0, L_0x55d0c5d89710;  1 drivers
v0x55d0c4e0ed60_0 .net "w1", 0 0, L_0x55d0c5d896a0;  1 drivers
v0x55d0c4e06f40_0 .net "w2", 0 0, L_0x55d0c5d897d0;  1 drivers
v0x55d0c4e07000_0 .net "w3", 0 0, L_0x55d0c5d898e0;  1 drivers
v0x55d0c4e05360_0 .net "w4", 0 0, L_0x55d0c5d899a0;  1 drivers
v0x55d0c4e00ea0_0 .net "w5", 0 0, L_0x55d0c5d89a10;  1 drivers
S_0x55d0c4dff2c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4e456e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d8a010 .functor XOR 1, L_0x55d0c5d8a4b0, L_0x55d0c5d8a670, C4<0>, C4<0>;
L_0x55d0c5d8a080 .functor XOR 1, L_0x55d0c5d8a010, L_0x55d0c5d8a830, C4<0>, C4<0>;
L_0x55d0c5d8a0f0 .functor AND 1, L_0x55d0c5d8a4b0, L_0x55d0c5d8a670, C4<1>, C4<1>;
L_0x55d0c5d8a160 .functor AND 1, L_0x55d0c5d8a4b0, L_0x55d0c5d8a830, C4<1>, C4<1>;
L_0x55d0c5d8a220 .functor AND 1, L_0x55d0c5d8a670, L_0x55d0c5d8a830, C4<1>, C4<1>;
L_0x55d0c5d8a290 .functor OR 1, L_0x55d0c5d8a0f0, L_0x55d0c5d8a160, C4<0>, C4<0>;
L_0x55d0c5d8a3a0 .functor OR 1, L_0x55d0c5d8a220, L_0x55d0c5d8a290, C4<0>, C4<0>;
v0x55d0c4dfd6e0_0 .net "a", 0 0, L_0x55d0c5d8a4b0;  1 drivers
v0x55d0c4dfd7c0_0 .net "b", 0 0, L_0x55d0c5d8a670;  1 drivers
v0x55d0c4df67e0_0 .net "ca", 0 0, L_0x55d0c5d8a3a0;  1 drivers
v0x55d0c4df68b0_0 .net "cin", 0 0, L_0x55d0c5d8a830;  1 drivers
v0x55d0c4df4c00_0 .net "sum", 0 0, L_0x55d0c5d8a080;  1 drivers
v0x55d0c4df4cc0_0 .net "w1", 0 0, L_0x55d0c5d8a010;  1 drivers
v0x55d0c4df0740_0 .net "w2", 0 0, L_0x55d0c5d8a0f0;  1 drivers
v0x55d0c4df0800_0 .net "w3", 0 0, L_0x55d0c5d8a160;  1 drivers
v0x55d0c4deeb60_0 .net "w4", 0 0, L_0x55d0c5d8a220;  1 drivers
v0x55d0c4deec20_0 .net "w5", 0 0, L_0x55d0c5d8a290;  1 drivers
S_0x55d0c4ddcf70 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4e4b780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d7cab0_0 .net "a", 3 0, L_0x55d0c5d8d540;  1 drivers
v0x55d0c4d7cbb0_0 .net "b", 3 0, L_0x55d0c5d8d630;  1 drivers
v0x55d0c4d7aed0_0 .net "ca", 3 0, L_0x55d0c5d8d3d0;  1 drivers
v0x55d0c4d7af90_0 .net "cin", 3 0, L_0x55d0c5d8d720;  1 drivers
v0x55d0c4d76a10_0 .net "sum", 3 0, L_0x55d0c5d8d330;  1 drivers
L_0x55d0c5d8b370 .part L_0x55d0c5d8d540, 0, 1;
L_0x55d0c5d8b4a0 .part L_0x55d0c5d8d630, 0, 1;
L_0x55d0c5d8b5d0 .part L_0x55d0c5d8d720, 0, 1;
L_0x55d0c5d8bba0 .part L_0x55d0c5d8d540, 1, 1;
L_0x55d0c5d8bcd0 .part L_0x55d0c5d8d630, 1, 1;
L_0x55d0c5d8be00 .part L_0x55d0c5d8d720, 1, 1;
L_0x55d0c5d8c500 .part L_0x55d0c5d8d540, 2, 1;
L_0x55d0c5d8c630 .part L_0x55d0c5d8d630, 2, 1;
L_0x55d0c5d8c7b0 .part L_0x55d0c5d8d720, 2, 1;
L_0x55d0c5d8cd80 .part L_0x55d0c5d8d540, 3, 1;
L_0x55d0c5d8cf40 .part L_0x55d0c5d8d630, 3, 1;
L_0x55d0c5d8d100 .part L_0x55d0c5d8d720, 3, 1;
L_0x55d0c5d8d330 .concat8 [ 1 1 1 1], L_0x55d0c5d8ae50, L_0x55d0c5d8b770, L_0x55d0c5d8bfa0, L_0x55d0c5d8c950;
L_0x55d0c5d8d3d0 .concat8 [ 1 1 1 1], L_0x55d0c5d8b260, L_0x55d0c5d8ba90, L_0x55d0c5d8c3f0, L_0x55d0c5d8cc70;
S_0x55d0c4dd97b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4ddcf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d8a9f0 .functor XOR 1, L_0x55d0c5d8b370, L_0x55d0c5d8b4a0, C4<0>, C4<0>;
L_0x55d0c5d8ae50 .functor XOR 1, L_0x55d0c5d8a9f0, L_0x55d0c5d8b5d0, C4<0>, C4<0>;
L_0x55d0c5d8af10 .functor AND 1, L_0x55d0c5d8b370, L_0x55d0c5d8b4a0, C4<1>, C4<1>;
L_0x55d0c5d8b020 .functor AND 1, L_0x55d0c5d8b370, L_0x55d0c5d8b5d0, C4<1>, C4<1>;
L_0x55d0c5d8b0e0 .functor AND 1, L_0x55d0c5d8b4a0, L_0x55d0c5d8b5d0, C4<1>, C4<1>;
L_0x55d0c5d8b150 .functor OR 1, L_0x55d0c5d8af10, L_0x55d0c5d8b020, C4<0>, C4<0>;
L_0x55d0c5d8b260 .functor OR 1, L_0x55d0c5d8b0e0, L_0x55d0c5d8b150, C4<0>, C4<0>;
v0x55d0c4ddb490_0 .net "a", 0 0, L_0x55d0c5d8b370;  1 drivers
v0x55d0c4dd28b0_0 .net "b", 0 0, L_0x55d0c5d8b4a0;  1 drivers
v0x55d0c4dd2950_0 .net "ca", 0 0, L_0x55d0c5d8b260;  1 drivers
v0x55d0c4dd0cd0_0 .net "cin", 0 0, L_0x55d0c5d8b5d0;  1 drivers
v0x55d0c4dd0d90_0 .net "sum", 0 0, L_0x55d0c5d8ae50;  1 drivers
v0x55d0c4dcc810_0 .net "w1", 0 0, L_0x55d0c5d8a9f0;  1 drivers
v0x55d0c4dcc8d0_0 .net "w2", 0 0, L_0x55d0c5d8af10;  1 drivers
v0x55d0c4dcac30_0 .net "w3", 0 0, L_0x55d0c5d8b020;  1 drivers
v0x55d0c4dcacf0_0 .net "w4", 0 0, L_0x55d0c5d8b0e0;  1 drivers
v0x55d0c4dc9100_0 .net "w5", 0 0, L_0x55d0c5d8b150;  1 drivers
S_0x55d0c4dc12f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4ddcf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d8b700 .functor XOR 1, L_0x55d0c5d8bba0, L_0x55d0c5d8bcd0, C4<0>, C4<0>;
L_0x55d0c5d8b770 .functor XOR 1, L_0x55d0c5d8b700, L_0x55d0c5d8be00, C4<0>, C4<0>;
L_0x55d0c5d8b7e0 .functor AND 1, L_0x55d0c5d8bba0, L_0x55d0c5d8bcd0, C4<1>, C4<1>;
L_0x55d0c5d8b850 .functor AND 1, L_0x55d0c5d8bba0, L_0x55d0c5d8be00, C4<1>, C4<1>;
L_0x55d0c5d8b910 .functor AND 1, L_0x55d0c5d8bcd0, L_0x55d0c5d8be00, C4<1>, C4<1>;
L_0x55d0c5d8b980 .functor OR 1, L_0x55d0c5d8b7e0, L_0x55d0c5d8b850, C4<0>, C4<0>;
L_0x55d0c5d8ba90 .functor OR 1, L_0x55d0c5d8b910, L_0x55d0c5d8b980, C4<0>, C4<0>;
v0x55d0c4dbf710_0 .net "a", 0 0, L_0x55d0c5d8bba0;  1 drivers
v0x55d0c4dbf7d0_0 .net "b", 0 0, L_0x55d0c5d8bcd0;  1 drivers
v0x55d0c4dbb250_0 .net "ca", 0 0, L_0x55d0c5d8ba90;  1 drivers
v0x55d0c4dbb2f0_0 .net "cin", 0 0, L_0x55d0c5d8be00;  1 drivers
v0x55d0c4db9670_0 .net "sum", 0 0, L_0x55d0c5d8b770;  1 drivers
v0x55d0c4db9780_0 .net "w1", 0 0, L_0x55d0c5d8b700;  1 drivers
v0x55d0c4db7a90_0 .net "w2", 0 0, L_0x55d0c5d8b7e0;  1 drivers
v0x55d0c4db7b50_0 .net "w3", 0 0, L_0x55d0c5d8b850;  1 drivers
v0x55d0c4db0b90_0 .net "w4", 0 0, L_0x55d0c5d8b910;  1 drivers
v0x55d0c4daefb0_0 .net "w5", 0 0, L_0x55d0c5d8b980;  1 drivers
S_0x55d0c4daaaf0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4ddcf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d8bf30 .functor XOR 1, L_0x55d0c5d8c500, L_0x55d0c5d8c630, C4<0>, C4<0>;
L_0x55d0c5d8bfa0 .functor XOR 1, L_0x55d0c5d8bf30, L_0x55d0c5d8c7b0, C4<0>, C4<0>;
L_0x55d0c5d8c060 .functor AND 1, L_0x55d0c5d8c500, L_0x55d0c5d8c630, C4<1>, C4<1>;
L_0x55d0c5d8c170 .functor AND 1, L_0x55d0c5d8c500, L_0x55d0c5d8c7b0, C4<1>, C4<1>;
L_0x55d0c5d8c230 .functor AND 1, L_0x55d0c5d8c630, L_0x55d0c5d8c7b0, C4<1>, C4<1>;
L_0x55d0c5d8c2a0 .functor OR 1, L_0x55d0c5d8c060, L_0x55d0c5d8c170, C4<0>, C4<0>;
L_0x55d0c5d8c3f0 .functor OR 1, L_0x55d0c5d8c230, L_0x55d0c5d8c2a0, C4<0>, C4<0>;
v0x55d0c4da8f10_0 .net "a", 0 0, L_0x55d0c5d8c500;  1 drivers
v0x55d0c4da8fd0_0 .net "b", 0 0, L_0x55d0c5d8c630;  1 drivers
v0x55d0c4da7330_0 .net "ca", 0 0, L_0x55d0c5d8c3f0;  1 drivers
v0x55d0c4da73d0_0 .net "cin", 0 0, L_0x55d0c5d8c7b0;  1 drivers
v0x55d0c4d9e7d0_0 .net "sum", 0 0, L_0x55d0c5d8bfa0;  1 drivers
v0x55d0c4d9e8e0_0 .net "w1", 0 0, L_0x55d0c5d8bf30;  1 drivers
v0x55d0c4d9cbf0_0 .net "w2", 0 0, L_0x55d0c5d8c060;  1 drivers
v0x55d0c4d9ccb0_0 .net "w3", 0 0, L_0x55d0c5d8c170;  1 drivers
v0x55d0c4d98730_0 .net "w4", 0 0, L_0x55d0c5d8c230;  1 drivers
v0x55d0c4d987f0_0 .net "w5", 0 0, L_0x55d0c5d8c2a0;  1 drivers
S_0x55d0c4d96b50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4ddcf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d8c8e0 .functor XOR 1, L_0x55d0c5d8cd80, L_0x55d0c5d8cf40, C4<0>, C4<0>;
L_0x55d0c5d8c950 .functor XOR 1, L_0x55d0c5d8c8e0, L_0x55d0c5d8d100, C4<0>, C4<0>;
L_0x55d0c5d8c9c0 .functor AND 1, L_0x55d0c5d8cd80, L_0x55d0c5d8cf40, C4<1>, C4<1>;
L_0x55d0c5d8ca30 .functor AND 1, L_0x55d0c5d8cd80, L_0x55d0c5d8d100, C4<1>, C4<1>;
L_0x55d0c5d8caf0 .functor AND 1, L_0x55d0c5d8cf40, L_0x55d0c5d8d100, C4<1>, C4<1>;
L_0x55d0c5d8cb60 .functor OR 1, L_0x55d0c5d8c9c0, L_0x55d0c5d8ca30, C4<0>, C4<0>;
L_0x55d0c5d8cc70 .functor OR 1, L_0x55d0c5d8caf0, L_0x55d0c5d8cb60, C4<0>, C4<0>;
v0x55d0c4d94f70_0 .net "a", 0 0, L_0x55d0c5d8cd80;  1 drivers
v0x55d0c4d95030_0 .net "b", 0 0, L_0x55d0c5d8cf40;  1 drivers
v0x55d0c4d8e070_0 .net "ca", 0 0, L_0x55d0c5d8cc70;  1 drivers
v0x55d0c4d8e140_0 .net "cin", 0 0, L_0x55d0c5d8d100;  1 drivers
v0x55d0c4d8c490_0 .net "sum", 0 0, L_0x55d0c5d8c950;  1 drivers
v0x55d0c4d8c550_0 .net "w1", 0 0, L_0x55d0c5d8c8e0;  1 drivers
v0x55d0c4d87fd0_0 .net "w2", 0 0, L_0x55d0c5d8c9c0;  1 drivers
v0x55d0c4d88090_0 .net "w3", 0 0, L_0x55d0c5d8ca30;  1 drivers
v0x55d0c4d863f0_0 .net "w4", 0 0, L_0x55d0c5d8caf0;  1 drivers
v0x55d0c4d84810_0 .net "w5", 0 0, L_0x55d0c5d8cb60;  1 drivers
S_0x55d0c4d6a770 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4e534e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4c95260_0 .net "a", 7 0, L_0x55d0c5d933e0;  1 drivers
v0x55d0c4c95360_0 .net "b", 7 0, L_0x55d0c5d934d0;  1 drivers
v0x55d0c4c93680_0 .net "ca", 7 0, L_0x55d0c5d93250;  1 drivers
v0x55d0c4c93770_0 .net "cin", 7 0, L_0x55d0c5d935c0;  1 drivers
v0x55d0c4c91aa0_0 .net "sum", 7 0, L_0x55d0c5d93110;  1 drivers
L_0x55d0c5d90470 .part L_0x55d0c5d933e0, 0, 4;
L_0x55d0c5d90510 .part L_0x55d0c5d934d0, 0, 4;
L_0x55d0c5d905b0 .part L_0x55d0c5d935c0, 0, 4;
L_0x55d0c5d92e00 .part L_0x55d0c5d933e0, 4, 4;
L_0x55d0c5d92ef0 .part L_0x55d0c5d934d0, 4, 4;
L_0x55d0c5d92fe0 .part L_0x55d0c5d935c0, 4, 4;
L_0x55d0c5d93110 .concat8 [ 4 4 0 0], L_0x55d0c5d90260, L_0x55d0c5d92bf0;
L_0x55d0c5d93250 .concat8 [ 4 4 0 0], L_0x55d0c5d90300, L_0x55d0c5d92c90;
S_0x55d0c4d662b0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4d6a770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4d0a020_0 .net "a", 3 0, L_0x55d0c5d90470;  1 drivers
v0x55d0c4d0a120_0 .net "b", 3 0, L_0x55d0c5d90510;  1 drivers
v0x55d0c4d03120_0 .net "ca", 3 0, L_0x55d0c5d90300;  1 drivers
v0x55d0c4d031e0_0 .net "cin", 3 0, L_0x55d0c5d905b0;  1 drivers
v0x55d0c4d01540_0 .net "sum", 3 0, L_0x55d0c5d90260;  1 drivers
L_0x55d0c5d8e220 .part L_0x55d0c5d90470, 0, 1;
L_0x55d0c5d8e350 .part L_0x55d0c5d90510, 0, 1;
L_0x55d0c5d8e480 .part L_0x55d0c5d905b0, 0, 1;
L_0x55d0c5d8ea90 .part L_0x55d0c5d90470, 1, 1;
L_0x55d0c5d8ebc0 .part L_0x55d0c5d90510, 1, 1;
L_0x55d0c5d8ecf0 .part L_0x55d0c5d905b0, 1, 1;
L_0x55d0c5d8f430 .part L_0x55d0c5d90470, 2, 1;
L_0x55d0c5d8f560 .part L_0x55d0c5d90510, 2, 1;
L_0x55d0c5d8f6e0 .part L_0x55d0c5d905b0, 2, 1;
L_0x55d0c5d8fcb0 .part L_0x55d0c5d90470, 3, 1;
L_0x55d0c5d8fe70 .part L_0x55d0c5d90510, 3, 1;
L_0x55d0c5d90030 .part L_0x55d0c5d905b0, 3, 1;
L_0x55d0c5d90260 .concat8 [ 1 1 1 1], L_0x55d0c5d8dd00, L_0x55d0c5d8e620, L_0x55d0c5d8eed0, L_0x55d0c5d8f880;
L_0x55d0c5d90300 .concat8 [ 1 1 1 1], L_0x55d0c5d8e110, L_0x55d0c5d8e980, L_0x55d0c5d8f320, L_0x55d0c5d8fba0;
S_0x55d0c4d646d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d662b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d8d2c0 .functor XOR 1, L_0x55d0c5d8e220, L_0x55d0c5d8e350, C4<0>, C4<0>;
L_0x55d0c5d8dd00 .functor XOR 1, L_0x55d0c5d8d2c0, L_0x55d0c5d8e480, C4<0>, C4<0>;
L_0x55d0c5d8ddc0 .functor AND 1, L_0x55d0c5d8e220, L_0x55d0c5d8e350, C4<1>, C4<1>;
L_0x55d0c5d8ded0 .functor AND 1, L_0x55d0c5d8e220, L_0x55d0c5d8e480, C4<1>, C4<1>;
L_0x55d0c5d8df90 .functor AND 1, L_0x55d0c5d8e350, L_0x55d0c5d8e480, C4<1>, C4<1>;
L_0x55d0c5d8e000 .functor OR 1, L_0x55d0c5d8ddc0, L_0x55d0c5d8ded0, C4<0>, C4<0>;
L_0x55d0c5d8e110 .functor OR 1, L_0x55d0c5d8df90, L_0x55d0c5d8e000, C4<0>, C4<0>;
v0x55d0c4d62af0_0 .net "a", 0 0, L_0x55d0c5d8e220;  1 drivers
v0x55d0c4d62bd0_0 .net "b", 0 0, L_0x55d0c5d8e350;  1 drivers
v0x55d0c4d580c0_0 .net "ca", 0 0, L_0x55d0c5d8e110;  1 drivers
v0x55d0c4d58160_0 .net "cin", 0 0, L_0x55d0c5d8e480;  1 drivers
v0x55d0c4d564e0_0 .net "sum", 0 0, L_0x55d0c5d8dd00;  1 drivers
v0x55d0c4d565f0_0 .net "w1", 0 0, L_0x55d0c5d8d2c0;  1 drivers
v0x55d0c4d52020_0 .net "w2", 0 0, L_0x55d0c5d8ddc0;  1 drivers
v0x55d0c4d520e0_0 .net "w3", 0 0, L_0x55d0c5d8ded0;  1 drivers
v0x55d0c4d50440_0 .net "w4", 0 0, L_0x55d0c5d8df90;  1 drivers
v0x55d0c4d4e860_0 .net "w5", 0 0, L_0x55d0c5d8e000;  1 drivers
S_0x55d0c4d47960 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d662b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d8e5b0 .functor XOR 1, L_0x55d0c5d8ea90, L_0x55d0c5d8ebc0, C4<0>, C4<0>;
L_0x55d0c5d8e620 .functor XOR 1, L_0x55d0c5d8e5b0, L_0x55d0c5d8ecf0, C4<0>, C4<0>;
L_0x55d0c5d8e690 .functor AND 1, L_0x55d0c5d8ea90, L_0x55d0c5d8ebc0, C4<1>, C4<1>;
L_0x55d0c5d8e700 .functor AND 1, L_0x55d0c5d8ea90, L_0x55d0c5d8ecf0, C4<1>, C4<1>;
L_0x55d0c5d8e7c0 .functor AND 1, L_0x55d0c5d8ebc0, L_0x55d0c5d8ecf0, C4<1>, C4<1>;
L_0x55d0c5d8e830 .functor OR 1, L_0x55d0c5d8e690, L_0x55d0c5d8e700, C4<0>, C4<0>;
L_0x55d0c5d8e980 .functor OR 1, L_0x55d0c5d8e7c0, L_0x55d0c5d8e830, C4<0>, C4<0>;
v0x55d0c4d45d80_0 .net "a", 0 0, L_0x55d0c5d8ea90;  1 drivers
v0x55d0c4d45e40_0 .net "b", 0 0, L_0x55d0c5d8ebc0;  1 drivers
v0x55d0c4d418c0_0 .net "ca", 0 0, L_0x55d0c5d8e980;  1 drivers
v0x55d0c4d41990_0 .net "cin", 0 0, L_0x55d0c5d8ecf0;  1 drivers
v0x55d0c4d3fce0_0 .net "sum", 0 0, L_0x55d0c5d8e620;  1 drivers
v0x55d0c4d3fda0_0 .net "w1", 0 0, L_0x55d0c5d8e5b0;  1 drivers
v0x55d0c4d3e100_0 .net "w2", 0 0, L_0x55d0c5d8e690;  1 drivers
v0x55d0c4d3e1c0_0 .net "w3", 0 0, L_0x55d0c5d8e700;  1 drivers
v0x55d0c4d363a0_0 .net "w4", 0 0, L_0x55d0c5d8e7c0;  1 drivers
v0x55d0c4d36460_0 .net "w5", 0 0, L_0x55d0c5d8e830;  1 drivers
S_0x55d0c4d347c0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d662b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d8ee60 .functor XOR 1, L_0x55d0c5d8f430, L_0x55d0c5d8f560, C4<0>, C4<0>;
L_0x55d0c5d8eed0 .functor XOR 1, L_0x55d0c5d8ee60, L_0x55d0c5d8f6e0, C4<0>, C4<0>;
L_0x55d0c5d8ef90 .functor AND 1, L_0x55d0c5d8f430, L_0x55d0c5d8f560, C4<1>, C4<1>;
L_0x55d0c5d8f0a0 .functor AND 1, L_0x55d0c5d8f430, L_0x55d0c5d8f6e0, C4<1>, C4<1>;
L_0x55d0c5d8f160 .functor AND 1, L_0x55d0c5d8f560, L_0x55d0c5d8f6e0, C4<1>, C4<1>;
L_0x55d0c5d8f1d0 .functor OR 1, L_0x55d0c5d8ef90, L_0x55d0c5d8f0a0, C4<0>, C4<0>;
L_0x55d0c5d8f320 .functor OR 1, L_0x55d0c5d8f160, L_0x55d0c5d8f1d0, C4<0>, C4<0>;
v0x55d0c4d30300_0 .net "a", 0 0, L_0x55d0c5d8f430;  1 drivers
v0x55d0c4d303c0_0 .net "b", 0 0, L_0x55d0c5d8f560;  1 drivers
v0x55d0c4d2e720_0 .net "ca", 0 0, L_0x55d0c5d8f320;  1 drivers
v0x55d0c4d2e7c0_0 .net "cin", 0 0, L_0x55d0c5d8f6e0;  1 drivers
v0x55d0c4d2cb40_0 .net "sum", 0 0, L_0x55d0c5d8eed0;  1 drivers
v0x55d0c4d2cc50_0 .net "w1", 0 0, L_0x55d0c5d8ee60;  1 drivers
v0x55d0c4d25c40_0 .net "w2", 0 0, L_0x55d0c5d8ef90;  1 drivers
v0x55d0c4d25d00_0 .net "w3", 0 0, L_0x55d0c5d8f0a0;  1 drivers
v0x55d0c4d24060_0 .net "w4", 0 0, L_0x55d0c5d8f160;  1 drivers
v0x55d0c4d1fba0_0 .net "w5", 0 0, L_0x55d0c5d8f1d0;  1 drivers
S_0x55d0c4d1dfc0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d662b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d8f810 .functor XOR 1, L_0x55d0c5d8fcb0, L_0x55d0c5d8fe70, C4<0>, C4<0>;
L_0x55d0c5d8f880 .functor XOR 1, L_0x55d0c5d8f810, L_0x55d0c5d90030, C4<0>, C4<0>;
L_0x55d0c5d8f8f0 .functor AND 1, L_0x55d0c5d8fcb0, L_0x55d0c5d8fe70, C4<1>, C4<1>;
L_0x55d0c5d8f960 .functor AND 1, L_0x55d0c5d8fcb0, L_0x55d0c5d90030, C4<1>, C4<1>;
L_0x55d0c5d8fa20 .functor AND 1, L_0x55d0c5d8fe70, L_0x55d0c5d90030, C4<1>, C4<1>;
L_0x55d0c5d8fa90 .functor OR 1, L_0x55d0c5d8f8f0, L_0x55d0c5d8f960, C4<0>, C4<0>;
L_0x55d0c5d8fba0 .functor OR 1, L_0x55d0c5d8fa20, L_0x55d0c5d8fa90, C4<0>, C4<0>;
v0x55d0c4d1c3e0_0 .net "a", 0 0, L_0x55d0c5d8fcb0;  1 drivers
v0x55d0c4d1c4c0_0 .net "b", 0 0, L_0x55d0c5d8fe70;  1 drivers
v0x55d0c4d13880_0 .net "ca", 0 0, L_0x55d0c5d8fba0;  1 drivers
v0x55d0c4d13950_0 .net "cin", 0 0, L_0x55d0c5d90030;  1 drivers
v0x55d0c4d11ca0_0 .net "sum", 0 0, L_0x55d0c5d8f880;  1 drivers
v0x55d0c4d11d60_0 .net "w1", 0 0, L_0x55d0c5d8f810;  1 drivers
v0x55d0c4d0d7e0_0 .net "w2", 0 0, L_0x55d0c5d8f8f0;  1 drivers
v0x55d0c4d0d8a0_0 .net "w3", 0 0, L_0x55d0c5d8f960;  1 drivers
v0x55d0c4d0bc00_0 .net "w4", 0 0, L_0x55d0c5d8fa20;  1 drivers
v0x55d0c4d0bcc0_0 .net "w5", 0 0, L_0x55d0c5d8fa90;  1 drivers
S_0x55d0c4cfd080 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4d6a770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4ca2200_0 .net "a", 3 0, L_0x55d0c5d92e00;  1 drivers
v0x55d0c4ca2300_0 .net "b", 3 0, L_0x55d0c5d92ef0;  1 drivers
v0x55d0c4c9b300_0 .net "ca", 3 0, L_0x55d0c5d92c90;  1 drivers
v0x55d0c4c9b3c0_0 .net "cin", 3 0, L_0x55d0c5d92fe0;  1 drivers
v0x55d0c4c99720_0 .net "sum", 3 0, L_0x55d0c5d92bf0;  1 drivers
L_0x55d0c5d90bb0 .part L_0x55d0c5d92e00, 0, 1;
L_0x55d0c5d90ce0 .part L_0x55d0c5d92ef0, 0, 1;
L_0x55d0c5d90e10 .part L_0x55d0c5d92fe0, 0, 1;
L_0x55d0c5d91420 .part L_0x55d0c5d92e00, 1, 1;
L_0x55d0c5d91550 .part L_0x55d0c5d92ef0, 1, 1;
L_0x55d0c5d91680 .part L_0x55d0c5d92fe0, 1, 1;
L_0x55d0c5d91dc0 .part L_0x55d0c5d92e00, 2, 1;
L_0x55d0c5d91ef0 .part L_0x55d0c5d92ef0, 2, 1;
L_0x55d0c5d92070 .part L_0x55d0c5d92fe0, 2, 1;
L_0x55d0c5d92640 .part L_0x55d0c5d92e00, 3, 1;
L_0x55d0c5d92800 .part L_0x55d0c5d92ef0, 3, 1;
L_0x55d0c5d929c0 .part L_0x55d0c5d92fe0, 3, 1;
L_0x55d0c5d92bf0 .concat8 [ 1 1 1 1], L_0x55d0c5d90650, L_0x55d0c5d90fb0, L_0x55d0c5d91860, L_0x55d0c5d92210;
L_0x55d0c5d92c90 .concat8 [ 1 1 1 1], L_0x55d0c5d90aa0, L_0x55d0c5d91310, L_0x55d0c5d91cb0, L_0x55d0c5d92530;
S_0x55d0c4cfb4a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4cfd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d901f0 .functor XOR 1, L_0x55d0c5d90bb0, L_0x55d0c5d90ce0, C4<0>, C4<0>;
L_0x55d0c5d90650 .functor XOR 1, L_0x55d0c5d901f0, L_0x55d0c5d90e10, C4<0>, C4<0>;
L_0x55d0c5d90710 .functor AND 1, L_0x55d0c5d90bb0, L_0x55d0c5d90ce0, C4<1>, C4<1>;
L_0x55d0c5d90820 .functor AND 1, L_0x55d0c5d90bb0, L_0x55d0c5d90e10, C4<1>, C4<1>;
L_0x55d0c5d908e0 .functor AND 1, L_0x55d0c5d90ce0, L_0x55d0c5d90e10, C4<1>, C4<1>;
L_0x55d0c5d90950 .functor OR 1, L_0x55d0c5d90710, L_0x55d0c5d90820, C4<0>, C4<0>;
L_0x55d0c5d90aa0 .functor OR 1, L_0x55d0c5d908e0, L_0x55d0c5d90950, C4<0>, C4<0>;
v0x55d0c4cf9940_0 .net "a", 0 0, L_0x55d0c5d90bb0;  1 drivers
v0x55d0c4cf9a00_0 .net "b", 0 0, L_0x55d0c5d90ce0;  1 drivers
v0x55d0c4cf1b60_0 .net "ca", 0 0, L_0x55d0c5d90aa0;  1 drivers
v0x55d0c4cf1c50_0 .net "cin", 0 0, L_0x55d0c5d90e10;  1 drivers
v0x55d0c4ceff80_0 .net "sum", 0 0, L_0x55d0c5d90650;  1 drivers
v0x55d0c4cf0090_0 .net "w1", 0 0, L_0x55d0c5d901f0;  1 drivers
v0x55d0c4cebac0_0 .net "w2", 0 0, L_0x55d0c5d90710;  1 drivers
v0x55d0c4cebb80_0 .net "w3", 0 0, L_0x55d0c5d90820;  1 drivers
v0x55d0c4ce9ee0_0 .net "w4", 0 0, L_0x55d0c5d908e0;  1 drivers
v0x55d0c4ce8300_0 .net "w5", 0 0, L_0x55d0c5d90950;  1 drivers
S_0x55d0c4ce1400 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4cfd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d90f40 .functor XOR 1, L_0x55d0c5d91420, L_0x55d0c5d91550, C4<0>, C4<0>;
L_0x55d0c5d90fb0 .functor XOR 1, L_0x55d0c5d90f40, L_0x55d0c5d91680, C4<0>, C4<0>;
L_0x55d0c5d91020 .functor AND 1, L_0x55d0c5d91420, L_0x55d0c5d91550, C4<1>, C4<1>;
L_0x55d0c5d91090 .functor AND 1, L_0x55d0c5d91420, L_0x55d0c5d91680, C4<1>, C4<1>;
L_0x55d0c5d91150 .functor AND 1, L_0x55d0c5d91550, L_0x55d0c5d91680, C4<1>, C4<1>;
L_0x55d0c5d911c0 .functor OR 1, L_0x55d0c5d91020, L_0x55d0c5d91090, C4<0>, C4<0>;
L_0x55d0c5d91310 .functor OR 1, L_0x55d0c5d91150, L_0x55d0c5d911c0, C4<0>, C4<0>;
v0x55d0c4cdf820_0 .net "a", 0 0, L_0x55d0c5d91420;  1 drivers
v0x55d0c4cdf8e0_0 .net "b", 0 0, L_0x55d0c5d91550;  1 drivers
v0x55d0c4cdb360_0 .net "ca", 0 0, L_0x55d0c5d91310;  1 drivers
v0x55d0c4cdb400_0 .net "cin", 0 0, L_0x55d0c5d91680;  1 drivers
v0x55d0c4cd9780_0 .net "sum", 0 0, L_0x55d0c5d90fb0;  1 drivers
v0x55d0c4cd9890_0 .net "w1", 0 0, L_0x55d0c5d90f40;  1 drivers
v0x55d0c4cd7ba0_0 .net "w2", 0 0, L_0x55d0c5d91020;  1 drivers
v0x55d0c4cd7c60_0 .net "w3", 0 0, L_0x55d0c5d91090;  1 drivers
v0x55d0c4ccd780_0 .net "w4", 0 0, L_0x55d0c5d91150;  1 drivers
v0x55d0c4ccd840_0 .net "w5", 0 0, L_0x55d0c5d911c0;  1 drivers
S_0x55d0c4ccbba0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4cfd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d917f0 .functor XOR 1, L_0x55d0c5d91dc0, L_0x55d0c5d91ef0, C4<0>, C4<0>;
L_0x55d0c5d91860 .functor XOR 1, L_0x55d0c5d917f0, L_0x55d0c5d92070, C4<0>, C4<0>;
L_0x55d0c5d91920 .functor AND 1, L_0x55d0c5d91dc0, L_0x55d0c5d91ef0, C4<1>, C4<1>;
L_0x55d0c5d91a30 .functor AND 1, L_0x55d0c5d91dc0, L_0x55d0c5d92070, C4<1>, C4<1>;
L_0x55d0c5d91af0 .functor AND 1, L_0x55d0c5d91ef0, L_0x55d0c5d92070, C4<1>, C4<1>;
L_0x55d0c5d91b60 .functor OR 1, L_0x55d0c5d91920, L_0x55d0c5d91a30, C4<0>, C4<0>;
L_0x55d0c5d91cb0 .functor OR 1, L_0x55d0c5d91af0, L_0x55d0c5d91b60, C4<0>, C4<0>;
v0x55d0c4cc76e0_0 .net "a", 0 0, L_0x55d0c5d91dc0;  1 drivers
v0x55d0c4cc7780_0 .net "b", 0 0, L_0x55d0c5d91ef0;  1 drivers
v0x55d0c4cc5b00_0 .net "ca", 0 0, L_0x55d0c5d91cb0;  1 drivers
v0x55d0c4cc5ba0_0 .net "cin", 0 0, L_0x55d0c5d92070;  1 drivers
v0x55d0c4cc3f20_0 .net "sum", 0 0, L_0x55d0c5d91860;  1 drivers
v0x55d0c4cc4030_0 .net "w1", 0 0, L_0x55d0c5d917f0;  1 drivers
v0x55d0c4cbd020_0 .net "w2", 0 0, L_0x55d0c5d91920;  1 drivers
v0x55d0c4cbd0e0_0 .net "w3", 0 0, L_0x55d0c5d91a30;  1 drivers
v0x55d0c4cbb440_0 .net "w4", 0 0, L_0x55d0c5d91af0;  1 drivers
v0x55d0c4cb6f80_0 .net "w5", 0 0, L_0x55d0c5d91b60;  1 drivers
S_0x55d0c4cb53a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4cfd080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d921a0 .functor XOR 1, L_0x55d0c5d92640, L_0x55d0c5d92800, C4<0>, C4<0>;
L_0x55d0c5d92210 .functor XOR 1, L_0x55d0c5d921a0, L_0x55d0c5d929c0, C4<0>, C4<0>;
L_0x55d0c5d92280 .functor AND 1, L_0x55d0c5d92640, L_0x55d0c5d92800, C4<1>, C4<1>;
L_0x55d0c5d922f0 .functor AND 1, L_0x55d0c5d92640, L_0x55d0c5d929c0, C4<1>, C4<1>;
L_0x55d0c5d923b0 .functor AND 1, L_0x55d0c5d92800, L_0x55d0c5d929c0, C4<1>, C4<1>;
L_0x55d0c5d92420 .functor OR 1, L_0x55d0c5d92280, L_0x55d0c5d922f0, C4<0>, C4<0>;
L_0x55d0c5d92530 .functor OR 1, L_0x55d0c5d923b0, L_0x55d0c5d92420, C4<0>, C4<0>;
v0x55d0c4cb37c0_0 .net "a", 0 0, L_0x55d0c5d92640;  1 drivers
v0x55d0c4cb38a0_0 .net "b", 0 0, L_0x55d0c5d92800;  1 drivers
v0x55d0c4caba60_0 .net "ca", 0 0, L_0x55d0c5d92530;  1 drivers
v0x55d0c4cabb30_0 .net "cin", 0 0, L_0x55d0c5d929c0;  1 drivers
v0x55d0c4ca9e80_0 .net "sum", 0 0, L_0x55d0c5d92210;  1 drivers
v0x55d0c4ca9f40_0 .net "w1", 0 0, L_0x55d0c5d921a0;  1 drivers
v0x55d0c4ca59c0_0 .net "w2", 0 0, L_0x55d0c5d92280;  1 drivers
v0x55d0c4ca5a80_0 .net "w3", 0 0, L_0x55d0c5d922f0;  1 drivers
v0x55d0c4ca3de0_0 .net "w4", 0 0, L_0x55d0c5d923b0;  1 drivers
v0x55d0c4ca3ea0_0 .net "w5", 0 0, L_0x55d0c5d92420;  1 drivers
S_0x55d0c4c67220 .scope module, "a_2" "SixtyfourBA" 11 12, 5 3 0, S_0x55d0c49818f0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4959180_0 .net/2u *"_s2", 0 0, L_0x7f868395b720;  1 drivers
L_0x7f868395b768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4959280_0 .net/2u *"_s6", 0 0, L_0x7f868395b768;  1 drivers
v0x55d0c4954cc0_0 .net "a", 64 0, L_0x55d0c5dc2fb0;  1 drivers
v0x55d0c4954d80_0 .net "b", 64 0, L_0x55d0c5dc30e0;  1 drivers
v0x55d0c49530e0_0 .net "ca", 64 0, L_0x55d0c5dc2dd0;  1 drivers
v0x55d0c4953210_0 .net "cin", 64 0, L_0x55d0c5dc31d0;  1 drivers
v0x55d0c4951500_0 .net "sum", 64 0, L_0x55d0c5dc2c40;  1 drivers
L_0x55d0c5dab890 .part L_0x55d0c5dc2fb0, 0, 32;
L_0x55d0c5dab930 .part L_0x55d0c5dc30e0, 0, 32;
L_0x55d0c5dab9d0 .part L_0x55d0c5dc31d0, 0, 32;
L_0x55d0c5dc2970 .part L_0x55d0c5dc2fb0, 32, 32;
L_0x55d0c5dc2a60 .part L_0x55d0c5dc30e0, 32, 32;
L_0x55d0c5dc2b50 .part L_0x55d0c5dc31d0, 32, 32;
L_0x55d0c5dc2c40 .concat8 [ 32 32 1 0], L_0x55d0c5dab5c0, L_0x55d0c5dc26a0, L_0x7f868395b768;
L_0x55d0c5dc2dd0 .concat8 [ 1 32 32 0], L_0x7f868395b720, L_0x55d0c5dab700, L_0x55d0c5dc27e0;
S_0x55d0c4c65640 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4c67220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c55ccb90_0 .net "a", 31 0, L_0x55d0c5dab890;  1 drivers
v0x55d0c55ccc90_0 .net "b", 31 0, L_0x55d0c5dab930;  1 drivers
v0x55d0c55c86d0_0 .net "ca", 31 0, L_0x55d0c5dab700;  1 drivers
v0x55d0c55c8790_0 .net "cin", 31 0, L_0x55d0c5dab9d0;  1 drivers
v0x55d0c55c6af0_0 .net "sum", 31 0, L_0x55d0c5dab5c0;  1 drivers
L_0x55d0c5d9fd10 .part L_0x55d0c5dab890, 0, 16;
L_0x55d0c5d9fdb0 .part L_0x55d0c5dab930, 0, 16;
L_0x55d0c5d9fe50 .part L_0x55d0c5dab9d0, 0, 16;
L_0x55d0c5dab2f0 .part L_0x55d0c5dab890, 16, 16;
L_0x55d0c5dab3e0 .part L_0x55d0c5dab930, 16, 16;
L_0x55d0c5dab4d0 .part L_0x55d0c5dab9d0, 16, 16;
L_0x55d0c5dab5c0 .concat8 [ 16 16 0 0], L_0x55d0c5d9fa40, L_0x55d0c5dab020;
L_0x55d0c5dab700 .concat8 [ 16 16 0 0], L_0x55d0c5d9fb80, L_0x55d0c5dab160;
S_0x55d0c4c61180 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4c65640;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c57b9190_0 .net "a", 15 0, L_0x55d0c5d9fd10;  1 drivers
v0x55d0c57b9290_0 .net "b", 15 0, L_0x55d0c5d9fdb0;  1 drivers
v0x55d0c57b2290_0 .net "ca", 15 0, L_0x55d0c5d9fb80;  1 drivers
v0x55d0c57b2350_0 .net "cin", 15 0, L_0x55d0c5d9fe50;  1 drivers
v0x55d0c57b06b0_0 .net "sum", 15 0, L_0x55d0c5d9fa40;  1 drivers
L_0x55d0c5d99eb0 .part L_0x55d0c5d9fd10, 0, 8;
L_0x55d0c5d99f50 .part L_0x55d0c5d9fdb0, 0, 8;
L_0x55d0c5d99ff0 .part L_0x55d0c5d9fe50, 0, 8;
L_0x55d0c5d9f770 .part L_0x55d0c5d9fd10, 8, 8;
L_0x55d0c5d9f860 .part L_0x55d0c5d9fdb0, 8, 8;
L_0x55d0c5d9f950 .part L_0x55d0c5d9fe50, 8, 8;
L_0x55d0c5d9fa40 .concat8 [ 8 8 0 0], L_0x55d0c5d99be0, L_0x55d0c5d9f4a0;
L_0x55d0c5d9fb80 .concat8 [ 8 8 0 0], L_0x55d0c5d99d20, L_0x55d0c5d9f5e0;
S_0x55d0c4c5d9c0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4c61180;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c58a27b0_0 .net "a", 7 0, L_0x55d0c5d99eb0;  1 drivers
v0x55d0c58a28b0_0 .net "b", 7 0, L_0x55d0c5d99f50;  1 drivers
v0x55d0c589e2f0_0 .net "ca", 7 0, L_0x55d0c5d99d20;  1 drivers
v0x55d0c589e3b0_0 .net "cin", 7 0, L_0x55d0c5d99ff0;  1 drivers
v0x55d0c589c710_0 .net "sum", 7 0, L_0x55d0c5d99be0;  1 drivers
L_0x55d0c5d96f40 .part L_0x55d0c5d99eb0, 0, 4;
L_0x55d0c5d96fe0 .part L_0x55d0c5d99f50, 0, 4;
L_0x55d0c5d97080 .part L_0x55d0c5d99ff0, 0, 4;
L_0x55d0c5d998d0 .part L_0x55d0c5d99eb0, 4, 4;
L_0x55d0c5d999c0 .part L_0x55d0c5d99f50, 4, 4;
L_0x55d0c5d99ab0 .part L_0x55d0c5d99ff0, 4, 4;
L_0x55d0c5d99be0 .concat8 [ 4 4 0 0], L_0x55d0c5d96d30, L_0x55d0c5d996c0;
L_0x55d0c5d99d20 .concat8 [ 4 4 0 0], L_0x55d0c5d96dd0, L_0x55d0c5d99760;
S_0x55d0c4c56ac0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4c5d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4bf68f0_0 .net "a", 3 0, L_0x55d0c5d96f40;  1 drivers
v0x55d0c4bf69f0_0 .net "b", 3 0, L_0x55d0c5d96fe0;  1 drivers
v0x55d0c4bf4d10_0 .net "ca", 3 0, L_0x55d0c5d96dd0;  1 drivers
v0x55d0c4bf4dd0_0 .net "cin", 3 0, L_0x55d0c5d97080;  1 drivers
v0x55d0c4bede10_0 .net "sum", 3 0, L_0x55d0c5d96d30;  1 drivers
L_0x55d0c5d94cf0 .part L_0x55d0c5d96f40, 0, 1;
L_0x55d0c5d94e20 .part L_0x55d0c5d96fe0, 0, 1;
L_0x55d0c5d94f50 .part L_0x55d0c5d97080, 0, 1;
L_0x55d0c5d95560 .part L_0x55d0c5d96f40, 1, 1;
L_0x55d0c5d95690 .part L_0x55d0c5d96fe0, 1, 1;
L_0x55d0c5d957c0 .part L_0x55d0c5d97080, 1, 1;
L_0x55d0c5d95f00 .part L_0x55d0c5d96f40, 2, 1;
L_0x55d0c5d96030 .part L_0x55d0c5d96fe0, 2, 1;
L_0x55d0c5d961b0 .part L_0x55d0c5d97080, 2, 1;
L_0x55d0c5d96780 .part L_0x55d0c5d96f40, 3, 1;
L_0x55d0c5d96940 .part L_0x55d0c5d96fe0, 3, 1;
L_0x55d0c5d96b00 .part L_0x55d0c5d97080, 3, 1;
L_0x55d0c5d96d30 .concat8 [ 1 1 1 1], L_0x55d0c5d94790, L_0x55d0c5d950f0, L_0x55d0c5d959a0, L_0x55d0c5d96350;
L_0x55d0c5d96dd0 .concat8 [ 1 1 1 1], L_0x55d0c5d94be0, L_0x55d0c5d95450, L_0x55d0c5d95df0, L_0x55d0c5d96670;
S_0x55d0c4c54ee0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c56ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d92b80 .functor XOR 1, L_0x55d0c5d94cf0, L_0x55d0c5d94e20, C4<0>, C4<0>;
L_0x55d0c5d94790 .functor XOR 1, L_0x55d0c5d92b80, L_0x55d0c5d94f50, C4<0>, C4<0>;
L_0x55d0c5d94850 .functor AND 1, L_0x55d0c5d94cf0, L_0x55d0c5d94e20, C4<1>, C4<1>;
L_0x55d0c5d94960 .functor AND 1, L_0x55d0c5d94cf0, L_0x55d0c5d94f50, C4<1>, C4<1>;
L_0x55d0c5d94a20 .functor AND 1, L_0x55d0c5d94e20, L_0x55d0c5d94f50, C4<1>, C4<1>;
L_0x55d0c5d94a90 .functor OR 1, L_0x55d0c5d94850, L_0x55d0c5d94960, C4<0>, C4<0>;
L_0x55d0c5d94be0 .functor OR 1, L_0x55d0c5d94a20, L_0x55d0c5d94a90, C4<0>, C4<0>;
v0x55d0c4c50aa0_0 .net "a", 0 0, L_0x55d0c5d94cf0;  1 drivers
v0x55d0c4c4ee40_0 .net "b", 0 0, L_0x55d0c5d94e20;  1 drivers
v0x55d0c4c4ef00_0 .net "ca", 0 0, L_0x55d0c5d94be0;  1 drivers
v0x55d0c4c4d260_0 .net "cin", 0 0, L_0x55d0c5d94f50;  1 drivers
v0x55d0c4c4d320_0 .net "sum", 0 0, L_0x55d0c5d94790;  1 drivers
v0x55d0c4c42db0_0 .net "w1", 0 0, L_0x55d0c5d92b80;  1 drivers
v0x55d0c4c42e70_0 .net "w2", 0 0, L_0x55d0c5d94850;  1 drivers
v0x55d0c4c411d0_0 .net "w3", 0 0, L_0x55d0c5d94960;  1 drivers
v0x55d0c4c41290_0 .net "w4", 0 0, L_0x55d0c5d94a20;  1 drivers
v0x55d0c4c3cdc0_0 .net "w5", 0 0, L_0x55d0c5d94a90;  1 drivers
S_0x55d0c4c3b130 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c56ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d95080 .functor XOR 1, L_0x55d0c5d95560, L_0x55d0c5d95690, C4<0>, C4<0>;
L_0x55d0c5d950f0 .functor XOR 1, L_0x55d0c5d95080, L_0x55d0c5d957c0, C4<0>, C4<0>;
L_0x55d0c5d95160 .functor AND 1, L_0x55d0c5d95560, L_0x55d0c5d95690, C4<1>, C4<1>;
L_0x55d0c5d951d0 .functor AND 1, L_0x55d0c5d95560, L_0x55d0c5d957c0, C4<1>, C4<1>;
L_0x55d0c5d95290 .functor AND 1, L_0x55d0c5d95690, L_0x55d0c5d957c0, C4<1>, C4<1>;
L_0x55d0c5d95300 .functor OR 1, L_0x55d0c5d95160, L_0x55d0c5d951d0, C4<0>, C4<0>;
L_0x55d0c5d95450 .functor OR 1, L_0x55d0c5d95290, L_0x55d0c5d95300, C4<0>, C4<0>;
v0x55d0c4c39550_0 .net "a", 0 0, L_0x55d0c5d95560;  1 drivers
v0x55d0c4c39630_0 .net "b", 0 0, L_0x55d0c5d95690;  1 drivers
v0x55d0c4c32650_0 .net "ca", 0 0, L_0x55d0c5d95450;  1 drivers
v0x55d0c4c326f0_0 .net "cin", 0 0, L_0x55d0c5d957c0;  1 drivers
v0x55d0c4c30a70_0 .net "sum", 0 0, L_0x55d0c5d950f0;  1 drivers
v0x55d0c4c30b80_0 .net "w1", 0 0, L_0x55d0c5d95080;  1 drivers
v0x55d0c4c2c5b0_0 .net "w2", 0 0, L_0x55d0c5d95160;  1 drivers
v0x55d0c4c2c670_0 .net "w3", 0 0, L_0x55d0c5d951d0;  1 drivers
v0x55d0c4c2a9d0_0 .net "w4", 0 0, L_0x55d0c5d95290;  1 drivers
v0x55d0c4c28df0_0 .net "w5", 0 0, L_0x55d0c5d95300;  1 drivers
S_0x55d0c4c21090 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c56ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d95930 .functor XOR 1, L_0x55d0c5d95f00, L_0x55d0c5d96030, C4<0>, C4<0>;
L_0x55d0c5d959a0 .functor XOR 1, L_0x55d0c5d95930, L_0x55d0c5d961b0, C4<0>, C4<0>;
L_0x55d0c5d95a60 .functor AND 1, L_0x55d0c5d95f00, L_0x55d0c5d96030, C4<1>, C4<1>;
L_0x55d0c5d95b70 .functor AND 1, L_0x55d0c5d95f00, L_0x55d0c5d961b0, C4<1>, C4<1>;
L_0x55d0c5d95c30 .functor AND 1, L_0x55d0c5d96030, L_0x55d0c5d961b0, C4<1>, C4<1>;
L_0x55d0c5d95ca0 .functor OR 1, L_0x55d0c5d95a60, L_0x55d0c5d95b70, C4<0>, C4<0>;
L_0x55d0c5d95df0 .functor OR 1, L_0x55d0c5d95c30, L_0x55d0c5d95ca0, C4<0>, C4<0>;
v0x55d0c4c1f4b0_0 .net "a", 0 0, L_0x55d0c5d95f00;  1 drivers
v0x55d0c4c1f570_0 .net "b", 0 0, L_0x55d0c5d96030;  1 drivers
v0x55d0c4c1aff0_0 .net "ca", 0 0, L_0x55d0c5d95df0;  1 drivers
v0x55d0c4c1b090_0 .net "cin", 0 0, L_0x55d0c5d961b0;  1 drivers
v0x55d0c4c19410_0 .net "sum", 0 0, L_0x55d0c5d959a0;  1 drivers
v0x55d0c4c19520_0 .net "w1", 0 0, L_0x55d0c5d95930;  1 drivers
v0x55d0c4c17830_0 .net "w2", 0 0, L_0x55d0c5d95a60;  1 drivers
v0x55d0c4c178f0_0 .net "w3", 0 0, L_0x55d0c5d95b70;  1 drivers
v0x55d0c4c10930_0 .net "w4", 0 0, L_0x55d0c5d95c30;  1 drivers
v0x55d0c4c109f0_0 .net "w5", 0 0, L_0x55d0c5d95ca0;  1 drivers
S_0x55d0c4c0ed50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c56ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d962e0 .functor XOR 1, L_0x55d0c5d96780, L_0x55d0c5d96940, C4<0>, C4<0>;
L_0x55d0c5d96350 .functor XOR 1, L_0x55d0c5d962e0, L_0x55d0c5d96b00, C4<0>, C4<0>;
L_0x55d0c5d963c0 .functor AND 1, L_0x55d0c5d96780, L_0x55d0c5d96940, C4<1>, C4<1>;
L_0x55d0c5d96430 .functor AND 1, L_0x55d0c5d96780, L_0x55d0c5d96b00, C4<1>, C4<1>;
L_0x55d0c5d964f0 .functor AND 1, L_0x55d0c5d96940, L_0x55d0c5d96b00, C4<1>, C4<1>;
L_0x55d0c5d96560 .functor OR 1, L_0x55d0c5d963c0, L_0x55d0c5d96430, C4<0>, C4<0>;
L_0x55d0c5d96670 .functor OR 1, L_0x55d0c5d964f0, L_0x55d0c5d96560, C4<0>, C4<0>;
v0x55d0c4c0a890_0 .net "a", 0 0, L_0x55d0c5d96780;  1 drivers
v0x55d0c4c0a970_0 .net "b", 0 0, L_0x55d0c5d96940;  1 drivers
v0x55d0c4c08cb0_0 .net "ca", 0 0, L_0x55d0c5d96670;  1 drivers
v0x55d0c4c08d80_0 .net "cin", 0 0, L_0x55d0c5d96b00;  1 drivers
v0x55d0c4c070d0_0 .net "sum", 0 0, L_0x55d0c5d96350;  1 drivers
v0x55d0c4c07190_0 .net "w1", 0 0, L_0x55d0c5d962e0;  1 drivers
v0x55d0c4bfe570_0 .net "w2", 0 0, L_0x55d0c5d963c0;  1 drivers
v0x55d0c4bfe630_0 .net "w3", 0 0, L_0x55d0c5d96430;  1 drivers
v0x55d0c4bfc990_0 .net "w4", 0 0, L_0x55d0c5d964f0;  1 drivers
v0x55d0c4bf84d0_0 .net "w5", 0 0, L_0x55d0c5d96560;  1 drivers
S_0x55d0c4bec230 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4c5d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c58ace70_0 .net "a", 3 0, L_0x55d0c5d998d0;  1 drivers
v0x55d0c58acf70_0 .net "b", 3 0, L_0x55d0c5d999c0;  1 drivers
v0x55d0c58ab290_0 .net "ca", 3 0, L_0x55d0c5d99760;  1 drivers
v0x55d0c58ab350_0 .net "cin", 3 0, L_0x55d0c5d99ab0;  1 drivers
v0x55d0c58a4390_0 .net "sum", 3 0, L_0x55d0c5d996c0;  1 drivers
L_0x55d0c5d97680 .part L_0x55d0c5d998d0, 0, 1;
L_0x55d0c5d977b0 .part L_0x55d0c5d999c0, 0, 1;
L_0x55d0c5d978e0 .part L_0x55d0c5d99ab0, 0, 1;
L_0x55d0c5d97ef0 .part L_0x55d0c5d998d0, 1, 1;
L_0x55d0c5d98020 .part L_0x55d0c5d999c0, 1, 1;
L_0x55d0c5d98150 .part L_0x55d0c5d99ab0, 1, 1;
L_0x55d0c5d98890 .part L_0x55d0c5d998d0, 2, 1;
L_0x55d0c5d989c0 .part L_0x55d0c5d999c0, 2, 1;
L_0x55d0c5d98b40 .part L_0x55d0c5d99ab0, 2, 1;
L_0x55d0c5d99110 .part L_0x55d0c5d998d0, 3, 1;
L_0x55d0c5d992d0 .part L_0x55d0c5d999c0, 3, 1;
L_0x55d0c5d99490 .part L_0x55d0c5d99ab0, 3, 1;
L_0x55d0c5d996c0 .concat8 [ 1 1 1 1], L_0x55d0c5d97120, L_0x55d0c5d97a80, L_0x55d0c5d98330, L_0x55d0c5d98ce0;
L_0x55d0c5d99760 .concat8 [ 1 1 1 1], L_0x55d0c5d97570, L_0x55d0c5d97de0, L_0x55d0c5d98780, L_0x55d0c5d99000;
S_0x55d0c4be7d70 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4bec230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d96cc0 .functor XOR 1, L_0x55d0c5d97680, L_0x55d0c5d977b0, C4<0>, C4<0>;
L_0x55d0c5d97120 .functor XOR 1, L_0x55d0c5d96cc0, L_0x55d0c5d978e0, C4<0>, C4<0>;
L_0x55d0c5d971e0 .functor AND 1, L_0x55d0c5d97680, L_0x55d0c5d977b0, C4<1>, C4<1>;
L_0x55d0c5d972f0 .functor AND 1, L_0x55d0c5d97680, L_0x55d0c5d978e0, C4<1>, C4<1>;
L_0x55d0c5d973b0 .functor AND 1, L_0x55d0c5d977b0, L_0x55d0c5d978e0, C4<1>, C4<1>;
L_0x55d0c5d97420 .functor OR 1, L_0x55d0c5d971e0, L_0x55d0c5d972f0, C4<0>, C4<0>;
L_0x55d0c5d97570 .functor OR 1, L_0x55d0c5d973b0, L_0x55d0c5d97420, C4<0>, C4<0>;
v0x55d0c4be6190_0 .net "a", 0 0, L_0x55d0c5d97680;  1 drivers
v0x55d0c4be6270_0 .net "b", 0 0, L_0x55d0c5d977b0;  1 drivers
v0x55d0c4be45b0_0 .net "ca", 0 0, L_0x55d0c5d97570;  1 drivers
v0x55d0c4be4680_0 .net "cin", 0 0, L_0x55d0c5d978e0;  1 drivers
v0x55d0c4bdc850_0 .net "sum", 0 0, L_0x55d0c5d97120;  1 drivers
v0x55d0c4bdc910_0 .net "w1", 0 0, L_0x55d0c5d96cc0;  1 drivers
v0x55d0c4bdac70_0 .net "w2", 0 0, L_0x55d0c5d971e0;  1 drivers
v0x55d0c4bdad30_0 .net "w3", 0 0, L_0x55d0c5d972f0;  1 drivers
v0x55d0c4bd67b0_0 .net "w4", 0 0, L_0x55d0c5d973b0;  1 drivers
v0x55d0c4bd6870_0 .net "w5", 0 0, L_0x55d0c5d97420;  1 drivers
S_0x55d0c4bd4bd0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4bec230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d97a10 .functor XOR 1, L_0x55d0c5d97ef0, L_0x55d0c5d98020, C4<0>, C4<0>;
L_0x55d0c5d97a80 .functor XOR 1, L_0x55d0c5d97a10, L_0x55d0c5d98150, C4<0>, C4<0>;
L_0x55d0c5d97af0 .functor AND 1, L_0x55d0c5d97ef0, L_0x55d0c5d98020, C4<1>, C4<1>;
L_0x55d0c5d97b60 .functor AND 1, L_0x55d0c5d97ef0, L_0x55d0c5d98150, C4<1>, C4<1>;
L_0x55d0c5d97c20 .functor AND 1, L_0x55d0c5d98020, L_0x55d0c5d98150, C4<1>, C4<1>;
L_0x55d0c5d97c90 .functor OR 1, L_0x55d0c5d97af0, L_0x55d0c5d97b60, C4<0>, C4<0>;
L_0x55d0c5d97de0 .functor OR 1, L_0x55d0c5d97c20, L_0x55d0c5d97c90, C4<0>, C4<0>;
v0x55d0c4bd2ff0_0 .net "a", 0 0, L_0x55d0c5d97ef0;  1 drivers
v0x55d0c4bd30b0_0 .net "b", 0 0, L_0x55d0c5d98020;  1 drivers
v0x55d0c4bcc0f0_0 .net "ca", 0 0, L_0x55d0c5d97de0;  1 drivers
v0x55d0c4bcc1c0_0 .net "cin", 0 0, L_0x55d0c5d98150;  1 drivers
v0x55d0c4bca510_0 .net "sum", 0 0, L_0x55d0c5d97a80;  1 drivers
v0x55d0c4bca5d0_0 .net "w1", 0 0, L_0x55d0c5d97a10;  1 drivers
v0x55d0c4bc6050_0 .net "w2", 0 0, L_0x55d0c5d97af0;  1 drivers
v0x55d0c4bc6110_0 .net "w3", 0 0, L_0x55d0c5d97b60;  1 drivers
v0x55d0c4bc4470_0 .net "w4", 0 0, L_0x55d0c5d97c20;  1 drivers
v0x55d0c4bc2890_0 .net "w5", 0 0, L_0x55d0c5d97c90;  1 drivers
S_0x55d0c58d6810 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4bec230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d982c0 .functor XOR 1, L_0x55d0c5d98890, L_0x55d0c5d989c0, C4<0>, C4<0>;
L_0x55d0c5d98330 .functor XOR 1, L_0x55d0c5d982c0, L_0x55d0c5d98b40, C4<0>, C4<0>;
L_0x55d0c5d983f0 .functor AND 1, L_0x55d0c5d98890, L_0x55d0c5d989c0, C4<1>, C4<1>;
L_0x55d0c5d98500 .functor AND 1, L_0x55d0c5d98890, L_0x55d0c5d98b40, C4<1>, C4<1>;
L_0x55d0c5d985c0 .functor AND 1, L_0x55d0c5d989c0, L_0x55d0c5d98b40, C4<1>, C4<1>;
L_0x55d0c5d98630 .functor OR 1, L_0x55d0c5d983f0, L_0x55d0c5d98500, C4<0>, C4<0>;
L_0x55d0c5d98780 .functor OR 1, L_0x55d0c5d985c0, L_0x55d0c5d98630, C4<0>, C4<0>;
v0x55d0c58d4c30_0 .net "a", 0 0, L_0x55d0c5d98890;  1 drivers
v0x55d0c58d4cf0_0 .net "b", 0 0, L_0x55d0c5d989c0;  1 drivers
v0x55d0c58d0770_0 .net "ca", 0 0, L_0x55d0c5d98780;  1 drivers
v0x55d0c58d0810_0 .net "cin", 0 0, L_0x55d0c5d98b40;  1 drivers
v0x55d0c58ceb90_0 .net "sum", 0 0, L_0x55d0c5d98330;  1 drivers
v0x55d0c58ceca0_0 .net "w1", 0 0, L_0x55d0c5d982c0;  1 drivers
v0x55d0c58ccfb0_0 .net "w2", 0 0, L_0x55d0c5d983f0;  1 drivers
v0x55d0c58cd070_0 .net "w3", 0 0, L_0x55d0c5d98500;  1 drivers
v0x55d0c58c60b0_0 .net "w4", 0 0, L_0x55d0c5d985c0;  1 drivers
v0x55d0c58c6170_0 .net "w5", 0 0, L_0x55d0c5d98630;  1 drivers
S_0x55d0c58c44d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4bec230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d98c70 .functor XOR 1, L_0x55d0c5d99110, L_0x55d0c5d992d0, C4<0>, C4<0>;
L_0x55d0c5d98ce0 .functor XOR 1, L_0x55d0c5d98c70, L_0x55d0c5d99490, C4<0>, C4<0>;
L_0x55d0c5d98d50 .functor AND 1, L_0x55d0c5d99110, L_0x55d0c5d992d0, C4<1>, C4<1>;
L_0x55d0c5d98dc0 .functor AND 1, L_0x55d0c5d99110, L_0x55d0c5d99490, C4<1>, C4<1>;
L_0x55d0c5d98e80 .functor AND 1, L_0x55d0c5d992d0, L_0x55d0c5d99490, C4<1>, C4<1>;
L_0x55d0c5d98ef0 .functor OR 1, L_0x55d0c5d98d50, L_0x55d0c5d98dc0, C4<0>, C4<0>;
L_0x55d0c5d99000 .functor OR 1, L_0x55d0c5d98e80, L_0x55d0c5d98ef0, C4<0>, C4<0>;
v0x55d0c58c0010_0 .net "a", 0 0, L_0x55d0c5d99110;  1 drivers
v0x55d0c58c00f0_0 .net "b", 0 0, L_0x55d0c5d992d0;  1 drivers
v0x55d0c58be430_0 .net "ca", 0 0, L_0x55d0c5d99000;  1 drivers
v0x55d0c58be500_0 .net "cin", 0 0, L_0x55d0c5d99490;  1 drivers
v0x55d0c58bc850_0 .net "sum", 0 0, L_0x55d0c5d98ce0;  1 drivers
v0x55d0c58bc910_0 .net "w1", 0 0, L_0x55d0c5d98c70;  1 drivers
v0x55d0c58b4af0_0 .net "w2", 0 0, L_0x55d0c5d98d50;  1 drivers
v0x55d0c58b4bb0_0 .net "w3", 0 0, L_0x55d0c5d98dc0;  1 drivers
v0x55d0c58b2f10_0 .net "w4", 0 0, L_0x55d0c5d98e80;  1 drivers
v0x55d0c58aea50_0 .net "w5", 0 0, L_0x55d0c5d98ef0;  1 drivers
S_0x55d0c589ab30 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4c61180;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c57c0e10_0 .net "a", 7 0, L_0x55d0c5d9f770;  1 drivers
v0x55d0c57c0f10_0 .net "b", 7 0, L_0x55d0c5d9f860;  1 drivers
v0x55d0c57bc950_0 .net "ca", 7 0, L_0x55d0c5d9f5e0;  1 drivers
v0x55d0c57bca10_0 .net "cin", 7 0, L_0x55d0c5d9f950;  1 drivers
v0x55d0c57bad70_0 .net "sum", 7 0, L_0x55d0c5d9f4a0;  1 drivers
L_0x55d0c5d9c800 .part L_0x55d0c5d9f770, 0, 4;
L_0x55d0c5d9c8a0 .part L_0x55d0c5d9f860, 0, 4;
L_0x55d0c5d9c940 .part L_0x55d0c5d9f950, 0, 4;
L_0x55d0c5d9f190 .part L_0x55d0c5d9f770, 4, 4;
L_0x55d0c5d9f280 .part L_0x55d0c5d9f860, 4, 4;
L_0x55d0c5d9f370 .part L_0x55d0c5d9f950, 4, 4;
L_0x55d0c5d9f4a0 .concat8 [ 4 4 0 0], L_0x55d0c5d9c5f0, L_0x55d0c5d9ef80;
L_0x55d0c5d9f5e0 .concat8 [ 4 4 0 0], L_0x55d0c5d9c690, L_0x55d0c5d9f020;
S_0x55d0c5891fd0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c589ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5836510_0 .net "a", 3 0, L_0x55d0c5d9c800;  1 drivers
v0x55d0c5836610_0 .net "b", 3 0, L_0x55d0c5d9c8a0;  1 drivers
v0x55d0c5834930_0 .net "ca", 3 0, L_0x55d0c5d9c690;  1 drivers
v0x55d0c58349f0_0 .net "cin", 3 0, L_0x55d0c5d9c940;  1 drivers
v0x55d0c5832d50_0 .net "sum", 3 0, L_0x55d0c5d9c5f0;  1 drivers
L_0x55d0c5d9a5b0 .part L_0x55d0c5d9c800, 0, 1;
L_0x55d0c5d9a6e0 .part L_0x55d0c5d9c8a0, 0, 1;
L_0x55d0c5d9a810 .part L_0x55d0c5d9c940, 0, 1;
L_0x55d0c5d9ae20 .part L_0x55d0c5d9c800, 1, 1;
L_0x55d0c5d9af50 .part L_0x55d0c5d9c8a0, 1, 1;
L_0x55d0c5d9b080 .part L_0x55d0c5d9c940, 1, 1;
L_0x55d0c5d9b7c0 .part L_0x55d0c5d9c800, 2, 1;
L_0x55d0c5d9b8f0 .part L_0x55d0c5d9c8a0, 2, 1;
L_0x55d0c5d9ba70 .part L_0x55d0c5d9c940, 2, 1;
L_0x55d0c5d9c040 .part L_0x55d0c5d9c800, 3, 1;
L_0x55d0c5d9c200 .part L_0x55d0c5d9c8a0, 3, 1;
L_0x55d0c5d9c3c0 .part L_0x55d0c5d9c940, 3, 1;
L_0x55d0c5d9c5f0 .concat8 [ 1 1 1 1], L_0x55d0c5d9a090, L_0x55d0c5d9a9b0, L_0x55d0c5d9b260, L_0x55d0c5d9bc10;
L_0x55d0c5d9c690 .concat8 [ 1 1 1 1], L_0x55d0c5d9a4a0, L_0x55d0c5d9ad10, L_0x55d0c5d9b6b0, L_0x55d0c5d9bf30;
S_0x55d0c58903f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5891fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d99650 .functor XOR 1, L_0x55d0c5d9a5b0, L_0x55d0c5d9a6e0, C4<0>, C4<0>;
L_0x55d0c5d9a090 .functor XOR 1, L_0x55d0c5d99650, L_0x55d0c5d9a810, C4<0>, C4<0>;
L_0x55d0c5d9a150 .functor AND 1, L_0x55d0c5d9a5b0, L_0x55d0c5d9a6e0, C4<1>, C4<1>;
L_0x55d0c5d9a260 .functor AND 1, L_0x55d0c5d9a5b0, L_0x55d0c5d9a810, C4<1>, C4<1>;
L_0x55d0c5d9a320 .functor AND 1, L_0x55d0c5d9a6e0, L_0x55d0c5d9a810, C4<1>, C4<1>;
L_0x55d0c5d9a390 .functor OR 1, L_0x55d0c5d9a150, L_0x55d0c5d9a260, C4<0>, C4<0>;
L_0x55d0c5d9a4a0 .functor OR 1, L_0x55d0c5d9a320, L_0x55d0c5d9a390, C4<0>, C4<0>;
v0x55d0c588bf30_0 .net "a", 0 0, L_0x55d0c5d9a5b0;  1 drivers
v0x55d0c588bff0_0 .net "b", 0 0, L_0x55d0c5d9a6e0;  1 drivers
v0x55d0c588a350_0 .net "ca", 0 0, L_0x55d0c5d9a4a0;  1 drivers
v0x55d0c588a420_0 .net "cin", 0 0, L_0x55d0c5d9a810;  1 drivers
v0x55d0c5888770_0 .net "sum", 0 0, L_0x55d0c5d9a090;  1 drivers
v0x55d0c5888830_0 .net "w1", 0 0, L_0x55d0c5d99650;  1 drivers
v0x55d0c5881870_0 .net "w2", 0 0, L_0x55d0c5d9a150;  1 drivers
v0x55d0c5881930_0 .net "w3", 0 0, L_0x55d0c5d9a260;  1 drivers
v0x55d0c587fc90_0 .net "w4", 0 0, L_0x55d0c5d9a320;  1 drivers
v0x55d0c587b7d0_0 .net "w5", 0 0, L_0x55d0c5d9a390;  1 drivers
S_0x55d0c5879bf0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5891fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d9a940 .functor XOR 1, L_0x55d0c5d9ae20, L_0x55d0c5d9af50, C4<0>, C4<0>;
L_0x55d0c5d9a9b0 .functor XOR 1, L_0x55d0c5d9a940, L_0x55d0c5d9b080, C4<0>, C4<0>;
L_0x55d0c5d9aa20 .functor AND 1, L_0x55d0c5d9ae20, L_0x55d0c5d9af50, C4<1>, C4<1>;
L_0x55d0c5d9aa90 .functor AND 1, L_0x55d0c5d9ae20, L_0x55d0c5d9b080, C4<1>, C4<1>;
L_0x55d0c5d9ab50 .functor AND 1, L_0x55d0c5d9af50, L_0x55d0c5d9b080, C4<1>, C4<1>;
L_0x55d0c5d9abc0 .functor OR 1, L_0x55d0c5d9aa20, L_0x55d0c5d9aa90, C4<0>, C4<0>;
L_0x55d0c5d9ad10 .functor OR 1, L_0x55d0c5d9ab50, L_0x55d0c5d9abc0, C4<0>, C4<0>;
v0x55d0c5878010_0 .net "a", 0 0, L_0x55d0c5d9ae20;  1 drivers
v0x55d0c58780d0_0 .net "b", 0 0, L_0x55d0c5d9af50;  1 drivers
v0x55d0c58702b0_0 .net "ca", 0 0, L_0x55d0c5d9ad10;  1 drivers
v0x55d0c5870380_0 .net "cin", 0 0, L_0x55d0c5d9b080;  1 drivers
v0x55d0c586e6d0_0 .net "sum", 0 0, L_0x55d0c5d9a9b0;  1 drivers
v0x55d0c586e790_0 .net "w1", 0 0, L_0x55d0c5d9a940;  1 drivers
v0x55d0c586a210_0 .net "w2", 0 0, L_0x55d0c5d9aa20;  1 drivers
v0x55d0c586a2d0_0 .net "w3", 0 0, L_0x55d0c5d9aa90;  1 drivers
v0x55d0c5868630_0 .net "w4", 0 0, L_0x55d0c5d9ab50;  1 drivers
v0x55d0c58686f0_0 .net "w5", 0 0, L_0x55d0c5d9abc0;  1 drivers
S_0x55d0c5866a50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5891fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d9b1f0 .functor XOR 1, L_0x55d0c5d9b7c0, L_0x55d0c5d9b8f0, C4<0>, C4<0>;
L_0x55d0c5d9b260 .functor XOR 1, L_0x55d0c5d9b1f0, L_0x55d0c5d9ba70, C4<0>, C4<0>;
L_0x55d0c5d9b320 .functor AND 1, L_0x55d0c5d9b7c0, L_0x55d0c5d9b8f0, C4<1>, C4<1>;
L_0x55d0c5d9b430 .functor AND 1, L_0x55d0c5d9b7c0, L_0x55d0c5d9ba70, C4<1>, C4<1>;
L_0x55d0c5d9b4f0 .functor AND 1, L_0x55d0c5d9b8f0, L_0x55d0c5d9ba70, C4<1>, C4<1>;
L_0x55d0c5d9b560 .functor OR 1, L_0x55d0c5d9b320, L_0x55d0c5d9b430, C4<0>, C4<0>;
L_0x55d0c5d9b6b0 .functor OR 1, L_0x55d0c5d9b4f0, L_0x55d0c5d9b560, C4<0>, C4<0>;
v0x55d0c585fbd0_0 .net "a", 0 0, L_0x55d0c5d9b7c0;  1 drivers
v0x55d0c585fc90_0 .net "b", 0 0, L_0x55d0c5d9b8f0;  1 drivers
v0x55d0c585df70_0 .net "ca", 0 0, L_0x55d0c5d9b6b0;  1 drivers
v0x55d0c585e040_0 .net "cin", 0 0, L_0x55d0c5d9ba70;  1 drivers
v0x55d0c5859ab0_0 .net "sum", 0 0, L_0x55d0c5d9b260;  1 drivers
v0x55d0c5859b70_0 .net "w1", 0 0, L_0x55d0c5d9b1f0;  1 drivers
v0x55d0c5857ed0_0 .net "w2", 0 0, L_0x55d0c5d9b320;  1 drivers
v0x55d0c5857f90_0 .net "w3", 0 0, L_0x55d0c5d9b430;  1 drivers
v0x55d0c58562f0_0 .net "w4", 0 0, L_0x55d0c5d9b4f0;  1 drivers
v0x55d0c584cd10_0 .net "w5", 0 0, L_0x55d0c5d9b560;  1 drivers
S_0x55d0c584b130 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5891fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d9bba0 .functor XOR 1, L_0x55d0c5d9c040, L_0x55d0c5d9c200, C4<0>, C4<0>;
L_0x55d0c5d9bc10 .functor XOR 1, L_0x55d0c5d9bba0, L_0x55d0c5d9c3c0, C4<0>, C4<0>;
L_0x55d0c5d9bc80 .functor AND 1, L_0x55d0c5d9c040, L_0x55d0c5d9c200, C4<1>, C4<1>;
L_0x55d0c5d9bcf0 .functor AND 1, L_0x55d0c5d9c040, L_0x55d0c5d9c3c0, C4<1>, C4<1>;
L_0x55d0c5d9bdb0 .functor AND 1, L_0x55d0c5d9c200, L_0x55d0c5d9c3c0, C4<1>, C4<1>;
L_0x55d0c5d9be20 .functor OR 1, L_0x55d0c5d9bc80, L_0x55d0c5d9bcf0, C4<0>, C4<0>;
L_0x55d0c5d9bf30 .functor OR 1, L_0x55d0c5d9bdb0, L_0x55d0c5d9be20, C4<0>, C4<0>;
v0x55d0c5846c70_0 .net "a", 0 0, L_0x55d0c5d9c040;  1 drivers
v0x55d0c5846d50_0 .net "b", 0 0, L_0x55d0c5d9c200;  1 drivers
v0x55d0c5845090_0 .net "ca", 0 0, L_0x55d0c5d9bf30;  1 drivers
v0x55d0c5845160_0 .net "cin", 0 0, L_0x55d0c5d9c3c0;  1 drivers
v0x55d0c58434b0_0 .net "sum", 0 0, L_0x55d0c5d9bc10;  1 drivers
v0x55d0c5843570_0 .net "w1", 0 0, L_0x55d0c5d9bba0;  1 drivers
v0x55d0c583c5b0_0 .net "w2", 0 0, L_0x55d0c5d9bc80;  1 drivers
v0x55d0c583c670_0 .net "w3", 0 0, L_0x55d0c5d9bcf0;  1 drivers
v0x55d0c583a9d0_0 .net "w4", 0 0, L_0x55d0c5d9bdb0;  1 drivers
v0x55d0c583aa90_0 .net "w5", 0 0, L_0x55d0c5d9be20;  1 drivers
S_0x55d0c582aff0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c589ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c57ce3d0_0 .net "a", 3 0, L_0x55d0c5d9f190;  1 drivers
v0x55d0c57ce4d0_0 .net "b", 3 0, L_0x55d0c5d9f280;  1 drivers
v0x55d0c57cc7f0_0 .net "ca", 3 0, L_0x55d0c5d9f020;  1 drivers
v0x55d0c57cc8b0_0 .net "cin", 3 0, L_0x55d0c5d9f370;  1 drivers
v0x55d0c57c29f0_0 .net "sum", 3 0, L_0x55d0c5d9ef80;  1 drivers
L_0x55d0c5d9cf40 .part L_0x55d0c5d9f190, 0, 1;
L_0x55d0c5d9d070 .part L_0x55d0c5d9f280, 0, 1;
L_0x55d0c5d9d1a0 .part L_0x55d0c5d9f370, 0, 1;
L_0x55d0c5d9d7b0 .part L_0x55d0c5d9f190, 1, 1;
L_0x55d0c5d9d8e0 .part L_0x55d0c5d9f280, 1, 1;
L_0x55d0c5d9da10 .part L_0x55d0c5d9f370, 1, 1;
L_0x55d0c5d9e150 .part L_0x55d0c5d9f190, 2, 1;
L_0x55d0c5d9e280 .part L_0x55d0c5d9f280, 2, 1;
L_0x55d0c5d9e400 .part L_0x55d0c5d9f370, 2, 1;
L_0x55d0c5d9e9d0 .part L_0x55d0c5d9f190, 3, 1;
L_0x55d0c5d9eb90 .part L_0x55d0c5d9f280, 3, 1;
L_0x55d0c5d9ed50 .part L_0x55d0c5d9f370, 3, 1;
L_0x55d0c5d9ef80 .concat8 [ 1 1 1 1], L_0x55d0c5d9c9e0, L_0x55d0c5d9d340, L_0x55d0c5d9dbf0, L_0x55d0c5d9e5a0;
L_0x55d0c5d9f020 .concat8 [ 1 1 1 1], L_0x55d0c5d9ce30, L_0x55d0c5d9d6a0, L_0x55d0c5d9e040, L_0x55d0c5d9e8c0;
S_0x55d0c5824f50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c582aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d9c580 .functor XOR 1, L_0x55d0c5d9cf40, L_0x55d0c5d9d070, C4<0>, C4<0>;
L_0x55d0c5d9c9e0 .functor XOR 1, L_0x55d0c5d9c580, L_0x55d0c5d9d1a0, C4<0>, C4<0>;
L_0x55d0c5d9caa0 .functor AND 1, L_0x55d0c5d9cf40, L_0x55d0c5d9d070, C4<1>, C4<1>;
L_0x55d0c5d9cbb0 .functor AND 1, L_0x55d0c5d9cf40, L_0x55d0c5d9d1a0, C4<1>, C4<1>;
L_0x55d0c5d9cc70 .functor AND 1, L_0x55d0c5d9d070, L_0x55d0c5d9d1a0, C4<1>, C4<1>;
L_0x55d0c5d9cce0 .functor OR 1, L_0x55d0c5d9caa0, L_0x55d0c5d9cbb0, C4<0>, C4<0>;
L_0x55d0c5d9ce30 .functor OR 1, L_0x55d0c5d9cc70, L_0x55d0c5d9cce0, C4<0>, C4<0>;
v0x55d0c5829510_0 .net "a", 0 0, L_0x55d0c5d9cf40;  1 drivers
v0x55d0c5823370_0 .net "b", 0 0, L_0x55d0c5d9d070;  1 drivers
v0x55d0c5823410_0 .net "ca", 0 0, L_0x55d0c5d9ce30;  1 drivers
v0x55d0c5821790_0 .net "cin", 0 0, L_0x55d0c5d9d1a0;  1 drivers
v0x55d0c5821850_0 .net "sum", 0 0, L_0x55d0c5d9c9e0;  1 drivers
v0x55d0c581a890_0 .net "w1", 0 0, L_0x55d0c5d9c580;  1 drivers
v0x55d0c581a950_0 .net "w2", 0 0, L_0x55d0c5d9caa0;  1 drivers
v0x55d0c5818cb0_0 .net "w3", 0 0, L_0x55d0c5d9cbb0;  1 drivers
v0x55d0c5818d70_0 .net "w4", 0 0, L_0x55d0c5d9cc70;  1 drivers
v0x55d0c58148a0_0 .net "w5", 0 0, L_0x55d0c5d9cce0;  1 drivers
S_0x55d0c5812c10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c582aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d9d2d0 .functor XOR 1, L_0x55d0c5d9d7b0, L_0x55d0c5d9d8e0, C4<0>, C4<0>;
L_0x55d0c5d9d340 .functor XOR 1, L_0x55d0c5d9d2d0, L_0x55d0c5d9da10, C4<0>, C4<0>;
L_0x55d0c5d9d3b0 .functor AND 1, L_0x55d0c5d9d7b0, L_0x55d0c5d9d8e0, C4<1>, C4<1>;
L_0x55d0c5d9d420 .functor AND 1, L_0x55d0c5d9d7b0, L_0x55d0c5d9da10, C4<1>, C4<1>;
L_0x55d0c5d9d4e0 .functor AND 1, L_0x55d0c5d9d8e0, L_0x55d0c5d9da10, C4<1>, C4<1>;
L_0x55d0c5d9d550 .functor OR 1, L_0x55d0c5d9d3b0, L_0x55d0c5d9d420, C4<0>, C4<0>;
L_0x55d0c5d9d6a0 .functor OR 1, L_0x55d0c5d9d4e0, L_0x55d0c5d9d550, C4<0>, C4<0>;
v0x55d0c5811030_0 .net "a", 0 0, L_0x55d0c5d9d7b0;  1 drivers
v0x55d0c58110f0_0 .net "b", 0 0, L_0x55d0c5d9d8e0;  1 drivers
v0x55d0c58084d0_0 .net "ca", 0 0, L_0x55d0c5d9d6a0;  1 drivers
v0x55d0c5808570_0 .net "cin", 0 0, L_0x55d0c5d9da10;  1 drivers
v0x55d0c58068f0_0 .net "sum", 0 0, L_0x55d0c5d9d340;  1 drivers
v0x55d0c5806a00_0 .net "w1", 0 0, L_0x55d0c5d9d2d0;  1 drivers
v0x55d0c5802430_0 .net "w2", 0 0, L_0x55d0c5d9d3b0;  1 drivers
v0x55d0c58024f0_0 .net "w3", 0 0, L_0x55d0c5d9d420;  1 drivers
v0x55d0c5800850_0 .net "w4", 0 0, L_0x55d0c5d9d4e0;  1 drivers
v0x55d0c57fec70_0 .net "w5", 0 0, L_0x55d0c5d9d550;  1 drivers
S_0x55d0c57f7d70 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c582aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d9db80 .functor XOR 1, L_0x55d0c5d9e150, L_0x55d0c5d9e280, C4<0>, C4<0>;
L_0x55d0c5d9dbf0 .functor XOR 1, L_0x55d0c5d9db80, L_0x55d0c5d9e400, C4<0>, C4<0>;
L_0x55d0c5d9dcb0 .functor AND 1, L_0x55d0c5d9e150, L_0x55d0c5d9e280, C4<1>, C4<1>;
L_0x55d0c5d9ddc0 .functor AND 1, L_0x55d0c5d9e150, L_0x55d0c5d9e400, C4<1>, C4<1>;
L_0x55d0c5d9de80 .functor AND 1, L_0x55d0c5d9e280, L_0x55d0c5d9e400, C4<1>, C4<1>;
L_0x55d0c5d9def0 .functor OR 1, L_0x55d0c5d9dcb0, L_0x55d0c5d9ddc0, C4<0>, C4<0>;
L_0x55d0c5d9e040 .functor OR 1, L_0x55d0c5d9de80, L_0x55d0c5d9def0, C4<0>, C4<0>;
v0x55d0c57f6190_0 .net "a", 0 0, L_0x55d0c5d9e150;  1 drivers
v0x55d0c57f6250_0 .net "b", 0 0, L_0x55d0c5d9e280;  1 drivers
v0x55d0c57f1cd0_0 .net "ca", 0 0, L_0x55d0c5d9e040;  1 drivers
v0x55d0c57f1d70_0 .net "cin", 0 0, L_0x55d0c5d9e400;  1 drivers
v0x55d0c57f00f0_0 .net "sum", 0 0, L_0x55d0c5d9dbf0;  1 drivers
v0x55d0c57f0200_0 .net "w1", 0 0, L_0x55d0c5d9db80;  1 drivers
v0x55d0c57ee510_0 .net "w2", 0 0, L_0x55d0c5d9dcb0;  1 drivers
v0x55d0c57ee5d0_0 .net "w3", 0 0, L_0x55d0c5d9ddc0;  1 drivers
v0x55d0c57e67b0_0 .net "w4", 0 0, L_0x55d0c5d9de80;  1 drivers
v0x55d0c57e6870_0 .net "w5", 0 0, L_0x55d0c5d9def0;  1 drivers
S_0x55d0c57e4bd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c582aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d9e530 .functor XOR 1, L_0x55d0c5d9e9d0, L_0x55d0c5d9eb90, C4<0>, C4<0>;
L_0x55d0c5d9e5a0 .functor XOR 1, L_0x55d0c5d9e530, L_0x55d0c5d9ed50, C4<0>, C4<0>;
L_0x55d0c5d9e610 .functor AND 1, L_0x55d0c5d9e9d0, L_0x55d0c5d9eb90, C4<1>, C4<1>;
L_0x55d0c5d9e680 .functor AND 1, L_0x55d0c5d9e9d0, L_0x55d0c5d9ed50, C4<1>, C4<1>;
L_0x55d0c5d9e740 .functor AND 1, L_0x55d0c5d9eb90, L_0x55d0c5d9ed50, C4<1>, C4<1>;
L_0x55d0c5d9e7b0 .functor OR 1, L_0x55d0c5d9e610, L_0x55d0c5d9e680, C4<0>, C4<0>;
L_0x55d0c5d9e8c0 .functor OR 1, L_0x55d0c5d9e740, L_0x55d0c5d9e7b0, C4<0>, C4<0>;
v0x55d0c57e0710_0 .net "a", 0 0, L_0x55d0c5d9e9d0;  1 drivers
v0x55d0c57e07d0_0 .net "b", 0 0, L_0x55d0c5d9eb90;  1 drivers
v0x55d0c57deb30_0 .net "ca", 0 0, L_0x55d0c5d9e8c0;  1 drivers
v0x55d0c57dec00_0 .net "cin", 0 0, L_0x55d0c5d9ed50;  1 drivers
v0x55d0c57dcf50_0 .net "sum", 0 0, L_0x55d0c5d9e5a0;  1 drivers
v0x55d0c57dd010_0 .net "w1", 0 0, L_0x55d0c5d9e530;  1 drivers
v0x55d0c57d6050_0 .net "w2", 0 0, L_0x55d0c5d9e610;  1 drivers
v0x55d0c57d6110_0 .net "w3", 0 0, L_0x55d0c5d9e680;  1 drivers
v0x55d0c57d4470_0 .net "w4", 0 0, L_0x55d0c5d9e740;  1 drivers
v0x55d0c57cffb0_0 .net "w5", 0 0, L_0x55d0c5d9e7b0;  1 drivers
S_0x55d0c57ac1f0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4c65640;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c55d8eb0_0 .net "a", 15 0, L_0x55d0c5dab2f0;  1 drivers
v0x55d0c55d8fb0_0 .net "b", 15 0, L_0x55d0c5dab3e0;  1 drivers
v0x55d0c55d72d0_0 .net "ca", 15 0, L_0x55d0c5dab160;  1 drivers
v0x55d0c55d7390_0 .net "cin", 15 0, L_0x55d0c5dab4d0;  1 drivers
v0x55d0c55ce770_0 .net "sum", 15 0, L_0x55d0c5dab020;  1 drivers
L_0x55d0c5da55d0 .part L_0x55d0c5dab2f0, 0, 8;
L_0x55d0c5da5670 .part L_0x55d0c5dab3e0, 0, 8;
L_0x55d0c5da5710 .part L_0x55d0c5dab4d0, 0, 8;
L_0x55d0c5daad50 .part L_0x55d0c5dab2f0, 8, 8;
L_0x55d0c5daae40 .part L_0x55d0c5dab3e0, 8, 8;
L_0x55d0c5daaf30 .part L_0x55d0c5dab4d0, 8, 8;
L_0x55d0c5dab020 .concat8 [ 8 8 0 0], L_0x55d0c5da5300, L_0x55d0c5daaa80;
L_0x55d0c5dab160 .concat8 [ 8 8 0 0], L_0x55d0c5da5440, L_0x55d0c5daabc0;
S_0x55d0c57aa610 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c57ac1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c56c1d00_0 .net "a", 7 0, L_0x55d0c5da55d0;  1 drivers
v0x55d0c56c1e00_0 .net "b", 7 0, L_0x55d0c5da5670;  1 drivers
v0x55d0c56c0120_0 .net "ca", 7 0, L_0x55d0c5da5440;  1 drivers
v0x55d0c56c01e0_0 .net "cin", 7 0, L_0x55d0c5da5710;  1 drivers
v0x55d0c56bbc60_0 .net "sum", 7 0, L_0x55d0c5da5300;  1 drivers
L_0x55d0c5da2660 .part L_0x55d0c5da55d0, 0, 4;
L_0x55d0c5da2700 .part L_0x55d0c5da5670, 0, 4;
L_0x55d0c5da27a0 .part L_0x55d0c5da5710, 0, 4;
L_0x55d0c5da4ff0 .part L_0x55d0c5da55d0, 4, 4;
L_0x55d0c5da50e0 .part L_0x55d0c5da5670, 4, 4;
L_0x55d0c5da51d0 .part L_0x55d0c5da5710, 4, 4;
L_0x55d0c5da5300 .concat8 [ 4 4 0 0], L_0x55d0c5da2450, L_0x55d0c5da4de0;
L_0x55d0c5da5440 .concat8 [ 4 4 0 0], L_0x55d0c5da24f0, L_0x55d0c5da4e80;
S_0x55d0c57a8a30 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c57aa610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5745c90_0 .net "a", 3 0, L_0x55d0c5da2660;  1 drivers
v0x55d0c5745d90_0 .net "b", 3 0, L_0x55d0c5da2700;  1 drivers
v0x55d0c57440b0_0 .net "ca", 3 0, L_0x55d0c5da24f0;  1 drivers
v0x55d0c5744170_0 .net "cin", 3 0, L_0x55d0c5da27a0;  1 drivers
v0x55d0c57424d0_0 .net "sum", 3 0, L_0x55d0c5da2450;  1 drivers
L_0x55d0c5da0410 .part L_0x55d0c5da2660, 0, 1;
L_0x55d0c5da0540 .part L_0x55d0c5da2700, 0, 1;
L_0x55d0c5da0670 .part L_0x55d0c5da27a0, 0, 1;
L_0x55d0c5da0c80 .part L_0x55d0c5da2660, 1, 1;
L_0x55d0c5da0db0 .part L_0x55d0c5da2700, 1, 1;
L_0x55d0c5da0ee0 .part L_0x55d0c5da27a0, 1, 1;
L_0x55d0c5da1620 .part L_0x55d0c5da2660, 2, 1;
L_0x55d0c5da1750 .part L_0x55d0c5da2700, 2, 1;
L_0x55d0c5da18d0 .part L_0x55d0c5da27a0, 2, 1;
L_0x55d0c5da1ea0 .part L_0x55d0c5da2660, 3, 1;
L_0x55d0c5da2060 .part L_0x55d0c5da2700, 3, 1;
L_0x55d0c5da2220 .part L_0x55d0c5da27a0, 3, 1;
L_0x55d0c5da2450 .concat8 [ 1 1 1 1], L_0x55d0c5d9fef0, L_0x55d0c5da0810, L_0x55d0c5da10c0, L_0x55d0c5da1a70;
L_0x55d0c5da24f0 .concat8 [ 1 1 1 1], L_0x55d0c5da0300, L_0x55d0c5da0b70, L_0x55d0c5da1510, L_0x55d0c5da1d90;
S_0x55d0c57a0cd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c57a8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5d9ef10 .functor XOR 1, L_0x55d0c5da0410, L_0x55d0c5da0540, C4<0>, C4<0>;
L_0x55d0c5d9fef0 .functor XOR 1, L_0x55d0c5d9ef10, L_0x55d0c5da0670, C4<0>, C4<0>;
L_0x55d0c5d9ffb0 .functor AND 1, L_0x55d0c5da0410, L_0x55d0c5da0540, C4<1>, C4<1>;
L_0x55d0c5da00c0 .functor AND 1, L_0x55d0c5da0410, L_0x55d0c5da0670, C4<1>, C4<1>;
L_0x55d0c5da0180 .functor AND 1, L_0x55d0c5da0540, L_0x55d0c5da0670, C4<1>, C4<1>;
L_0x55d0c5da01f0 .functor OR 1, L_0x55d0c5d9ffb0, L_0x55d0c5da00c0, C4<0>, C4<0>;
L_0x55d0c5da0300 .functor OR 1, L_0x55d0c5da0180, L_0x55d0c5da01f0, C4<0>, C4<0>;
v0x55d0c579f170_0 .net "a", 0 0, L_0x55d0c5da0410;  1 drivers
v0x55d0c579ac30_0 .net "b", 0 0, L_0x55d0c5da0540;  1 drivers
v0x55d0c579acf0_0 .net "ca", 0 0, L_0x55d0c5da0300;  1 drivers
v0x55d0c5799050_0 .net "cin", 0 0, L_0x55d0c5da0670;  1 drivers
v0x55d0c5799110_0 .net "sum", 0 0, L_0x55d0c5d9fef0;  1 drivers
v0x55d0c5797470_0 .net "w1", 0 0, L_0x55d0c5d9ef10;  1 drivers
v0x55d0c5797530_0 .net "w2", 0 0, L_0x55d0c5d9ffb0;  1 drivers
v0x55d0c5790570_0 .net "w3", 0 0, L_0x55d0c5da00c0;  1 drivers
v0x55d0c5790630_0 .net "w4", 0 0, L_0x55d0c5da0180;  1 drivers
v0x55d0c578ea40_0 .net "w5", 0 0, L_0x55d0c5da01f0;  1 drivers
S_0x55d0c578a4d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c57a8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da07a0 .functor XOR 1, L_0x55d0c5da0c80, L_0x55d0c5da0db0, C4<0>, C4<0>;
L_0x55d0c5da0810 .functor XOR 1, L_0x55d0c5da07a0, L_0x55d0c5da0ee0, C4<0>, C4<0>;
L_0x55d0c5da0880 .functor AND 1, L_0x55d0c5da0c80, L_0x55d0c5da0db0, C4<1>, C4<1>;
L_0x55d0c5da08f0 .functor AND 1, L_0x55d0c5da0c80, L_0x55d0c5da0ee0, C4<1>, C4<1>;
L_0x55d0c5da09b0 .functor AND 1, L_0x55d0c5da0db0, L_0x55d0c5da0ee0, C4<1>, C4<1>;
L_0x55d0c5da0a20 .functor OR 1, L_0x55d0c5da0880, L_0x55d0c5da08f0, C4<0>, C4<0>;
L_0x55d0c5da0b70 .functor OR 1, L_0x55d0c5da09b0, L_0x55d0c5da0a20, C4<0>, C4<0>;
v0x55d0c57888f0_0 .net "a", 0 0, L_0x55d0c5da0c80;  1 drivers
v0x55d0c57889b0_0 .net "b", 0 0, L_0x55d0c5da0db0;  1 drivers
v0x55d0c5786d10_0 .net "ca", 0 0, L_0x55d0c5da0b70;  1 drivers
v0x55d0c5786de0_0 .net "cin", 0 0, L_0x55d0c5da0ee0;  1 drivers
v0x55d0c577e1b0_0 .net "sum", 0 0, L_0x55d0c5da0810;  1 drivers
v0x55d0c577e270_0 .net "w1", 0 0, L_0x55d0c5da07a0;  1 drivers
v0x55d0c577c5d0_0 .net "w2", 0 0, L_0x55d0c5da0880;  1 drivers
v0x55d0c577c690_0 .net "w3", 0 0, L_0x55d0c5da08f0;  1 drivers
v0x55d0c5778110_0 .net "w4", 0 0, L_0x55d0c5da09b0;  1 drivers
v0x55d0c5776530_0 .net "w5", 0 0, L_0x55d0c5da0a20;  1 drivers
S_0x55d0c5774950 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c57a8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da1050 .functor XOR 1, L_0x55d0c5da1620, L_0x55d0c5da1750, C4<0>, C4<0>;
L_0x55d0c5da10c0 .functor XOR 1, L_0x55d0c5da1050, L_0x55d0c5da18d0, C4<0>, C4<0>;
L_0x55d0c5da1180 .functor AND 1, L_0x55d0c5da1620, L_0x55d0c5da1750, C4<1>, C4<1>;
L_0x55d0c5da1290 .functor AND 1, L_0x55d0c5da1620, L_0x55d0c5da18d0, C4<1>, C4<1>;
L_0x55d0c5da1350 .functor AND 1, L_0x55d0c5da1750, L_0x55d0c5da18d0, C4<1>, C4<1>;
L_0x55d0c5da13c0 .functor OR 1, L_0x55d0c5da1180, L_0x55d0c5da1290, C4<0>, C4<0>;
L_0x55d0c5da1510 .functor OR 1, L_0x55d0c5da1350, L_0x55d0c5da13c0, C4<0>, C4<0>;
v0x55d0c576da50_0 .net "a", 0 0, L_0x55d0c5da1620;  1 drivers
v0x55d0c576db10_0 .net "b", 0 0, L_0x55d0c5da1750;  1 drivers
v0x55d0c576be70_0 .net "ca", 0 0, L_0x55d0c5da1510;  1 drivers
v0x55d0c576bf10_0 .net "cin", 0 0, L_0x55d0c5da18d0;  1 drivers
v0x55d0c57679b0_0 .net "sum", 0 0, L_0x55d0c5da10c0;  1 drivers
v0x55d0c5767ac0_0 .net "w1", 0 0, L_0x55d0c5da1050;  1 drivers
v0x55d0c5765dd0_0 .net "w2", 0 0, L_0x55d0c5da1180;  1 drivers
v0x55d0c5765e90_0 .net "w3", 0 0, L_0x55d0c5da1290;  1 drivers
v0x55d0c57641f0_0 .net "w4", 0 0, L_0x55d0c5da1350;  1 drivers
v0x55d0c57642b0_0 .net "w5", 0 0, L_0x55d0c5da13c0;  1 drivers
S_0x55d0c575c490 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c57a8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da1a00 .functor XOR 1, L_0x55d0c5da1ea0, L_0x55d0c5da2060, C4<0>, C4<0>;
L_0x55d0c5da1a70 .functor XOR 1, L_0x55d0c5da1a00, L_0x55d0c5da2220, C4<0>, C4<0>;
L_0x55d0c5da1ae0 .functor AND 1, L_0x55d0c5da1ea0, L_0x55d0c5da2060, C4<1>, C4<1>;
L_0x55d0c5da1b50 .functor AND 1, L_0x55d0c5da1ea0, L_0x55d0c5da2220, C4<1>, C4<1>;
L_0x55d0c5da1c10 .functor AND 1, L_0x55d0c5da2060, L_0x55d0c5da2220, C4<1>, C4<1>;
L_0x55d0c5da1c80 .functor OR 1, L_0x55d0c5da1ae0, L_0x55d0c5da1b50, C4<0>, C4<0>;
L_0x55d0c5da1d90 .functor OR 1, L_0x55d0c5da1c10, L_0x55d0c5da1c80, C4<0>, C4<0>;
v0x55d0c575a8b0_0 .net "a", 0 0, L_0x55d0c5da1ea0;  1 drivers
v0x55d0c575a970_0 .net "b", 0 0, L_0x55d0c5da2060;  1 drivers
v0x55d0c57563f0_0 .net "ca", 0 0, L_0x55d0c5da1d90;  1 drivers
v0x55d0c57564c0_0 .net "cin", 0 0, L_0x55d0c5da2220;  1 drivers
v0x55d0c5754810_0 .net "sum", 0 0, L_0x55d0c5da1a70;  1 drivers
v0x55d0c57548d0_0 .net "w1", 0 0, L_0x55d0c5da1a00;  1 drivers
v0x55d0c5752c30_0 .net "w2", 0 0, L_0x55d0c5da1ae0;  1 drivers
v0x55d0c5752cf0_0 .net "w3", 0 0, L_0x55d0c5da1b50;  1 drivers
v0x55d0c574bd30_0 .net "w4", 0 0, L_0x55d0c5da1c10;  1 drivers
v0x55d0c574a150_0 .net "w5", 0 0, L_0x55d0c5da1c80;  1 drivers
S_0x55d0c5738270 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c57aa610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c56cd220_0 .net "a", 3 0, L_0x55d0c5da4ff0;  1 drivers
v0x55d0c56cd320_0 .net "b", 3 0, L_0x55d0c5da50e0;  1 drivers
v0x55d0c56cb640_0 .net "ca", 3 0, L_0x55d0c5da4e80;  1 drivers
v0x55d0c56cb700_0 .net "cin", 3 0, L_0x55d0c5da51d0;  1 drivers
v0x55d0c56c9a60_0 .net "sum", 3 0, L_0x55d0c5da4de0;  1 drivers
L_0x55d0c5da2da0 .part L_0x55d0c5da4ff0, 0, 1;
L_0x55d0c5da2ed0 .part L_0x55d0c5da50e0, 0, 1;
L_0x55d0c5da3000 .part L_0x55d0c5da51d0, 0, 1;
L_0x55d0c5da3610 .part L_0x55d0c5da4ff0, 1, 1;
L_0x55d0c5da3740 .part L_0x55d0c5da50e0, 1, 1;
L_0x55d0c5da3870 .part L_0x55d0c5da51d0, 1, 1;
L_0x55d0c5da3fb0 .part L_0x55d0c5da4ff0, 2, 1;
L_0x55d0c5da40e0 .part L_0x55d0c5da50e0, 2, 1;
L_0x55d0c5da4260 .part L_0x55d0c5da51d0, 2, 1;
L_0x55d0c5da4830 .part L_0x55d0c5da4ff0, 3, 1;
L_0x55d0c5da49f0 .part L_0x55d0c5da50e0, 3, 1;
L_0x55d0c5da4bb0 .part L_0x55d0c5da51d0, 3, 1;
L_0x55d0c5da4de0 .concat8 [ 1 1 1 1], L_0x55d0c5da2840, L_0x55d0c5da31a0, L_0x55d0c5da3a50, L_0x55d0c5da4400;
L_0x55d0c5da4e80 .concat8 [ 1 1 1 1], L_0x55d0c5da2c90, L_0x55d0c5da3500, L_0x55d0c5da3ea0, L_0x55d0c5da4720;
S_0x55d0c5736690 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5738270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da23e0 .functor XOR 1, L_0x55d0c5da2da0, L_0x55d0c5da2ed0, C4<0>, C4<0>;
L_0x55d0c5da2840 .functor XOR 1, L_0x55d0c5da23e0, L_0x55d0c5da3000, C4<0>, C4<0>;
L_0x55d0c5da2900 .functor AND 1, L_0x55d0c5da2da0, L_0x55d0c5da2ed0, C4<1>, C4<1>;
L_0x55d0c5da2a10 .functor AND 1, L_0x55d0c5da2da0, L_0x55d0c5da3000, C4<1>, C4<1>;
L_0x55d0c5da2ad0 .functor AND 1, L_0x55d0c5da2ed0, L_0x55d0c5da3000, C4<1>, C4<1>;
L_0x55d0c5da2b40 .functor OR 1, L_0x55d0c5da2900, L_0x55d0c5da2a10, C4<0>, C4<0>;
L_0x55d0c5da2c90 .functor OR 1, L_0x55d0c5da2ad0, L_0x55d0c5da2b40, C4<0>, C4<0>;
v0x55d0c57221c0_0 .net "a", 0 0, L_0x55d0c5da2da0;  1 drivers
v0x55d0c5722280_0 .net "b", 0 0, L_0x55d0c5da2ed0;  1 drivers
v0x55d0c57205e0_0 .net "ca", 0 0, L_0x55d0c5da2c90;  1 drivers
v0x55d0c57206b0_0 .net "cin", 0 0, L_0x55d0c5da3000;  1 drivers
v0x55d0c571ea00_0 .net "sum", 0 0, L_0x55d0c5da2840;  1 drivers
v0x55d0c571eac0_0 .net "w1", 0 0, L_0x55d0c5da23e0;  1 drivers
v0x55d0c5717b00_0 .net "w2", 0 0, L_0x55d0c5da2900;  1 drivers
v0x55d0c5717bc0_0 .net "w3", 0 0, L_0x55d0c5da2a10;  1 drivers
v0x55d0c5715f20_0 .net "w4", 0 0, L_0x55d0c5da2ad0;  1 drivers
v0x55d0c5715fe0_0 .net "w5", 0 0, L_0x55d0c5da2b40;  1 drivers
S_0x55d0c5711a60 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5738270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da3130 .functor XOR 1, L_0x55d0c5da3610, L_0x55d0c5da3740, C4<0>, C4<0>;
L_0x55d0c5da31a0 .functor XOR 1, L_0x55d0c5da3130, L_0x55d0c5da3870, C4<0>, C4<0>;
L_0x55d0c5da3210 .functor AND 1, L_0x55d0c5da3610, L_0x55d0c5da3740, C4<1>, C4<1>;
L_0x55d0c5da3280 .functor AND 1, L_0x55d0c5da3610, L_0x55d0c5da3870, C4<1>, C4<1>;
L_0x55d0c5da3340 .functor AND 1, L_0x55d0c5da3740, L_0x55d0c5da3870, C4<1>, C4<1>;
L_0x55d0c5da33b0 .functor OR 1, L_0x55d0c5da3210, L_0x55d0c5da3280, C4<0>, C4<0>;
L_0x55d0c5da3500 .functor OR 1, L_0x55d0c5da3340, L_0x55d0c5da33b0, C4<0>, C4<0>;
v0x55d0c570fe80_0 .net "a", 0 0, L_0x55d0c5da3610;  1 drivers
v0x55d0c570ff40_0 .net "b", 0 0, L_0x55d0c5da3740;  1 drivers
v0x55d0c570e2a0_0 .net "ca", 0 0, L_0x55d0c5da3500;  1 drivers
v0x55d0c570e370_0 .net "cin", 0 0, L_0x55d0c5da3870;  1 drivers
v0x55d0c5706540_0 .net "sum", 0 0, L_0x55d0c5da31a0;  1 drivers
v0x55d0c5706600_0 .net "w1", 0 0, L_0x55d0c5da3130;  1 drivers
v0x55d0c5704960_0 .net "w2", 0 0, L_0x55d0c5da3210;  1 drivers
v0x55d0c5704a20_0 .net "w3", 0 0, L_0x55d0c5da3280;  1 drivers
v0x55d0c57004a0_0 .net "w4", 0 0, L_0x55d0c5da3340;  1 drivers
v0x55d0c56fe8c0_0 .net "w5", 0 0, L_0x55d0c5da33b0;  1 drivers
S_0x55d0c56fcce0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5738270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da39e0 .functor XOR 1, L_0x55d0c5da3fb0, L_0x55d0c5da40e0, C4<0>, C4<0>;
L_0x55d0c5da3a50 .functor XOR 1, L_0x55d0c5da39e0, L_0x55d0c5da4260, C4<0>, C4<0>;
L_0x55d0c5da3b10 .functor AND 1, L_0x55d0c5da3fb0, L_0x55d0c5da40e0, C4<1>, C4<1>;
L_0x55d0c5da3c20 .functor AND 1, L_0x55d0c5da3fb0, L_0x55d0c5da4260, C4<1>, C4<1>;
L_0x55d0c5da3ce0 .functor AND 1, L_0x55d0c5da40e0, L_0x55d0c5da4260, C4<1>, C4<1>;
L_0x55d0c5da3d50 .functor OR 1, L_0x55d0c5da3b10, L_0x55d0c5da3c20, C4<0>, C4<0>;
L_0x55d0c5da3ea0 .functor OR 1, L_0x55d0c5da3ce0, L_0x55d0c5da3d50, C4<0>, C4<0>;
v0x55d0c56f5de0_0 .net "a", 0 0, L_0x55d0c5da3fb0;  1 drivers
v0x55d0c56f5ea0_0 .net "b", 0 0, L_0x55d0c5da40e0;  1 drivers
v0x55d0c56f4200_0 .net "ca", 0 0, L_0x55d0c5da3ea0;  1 drivers
v0x55d0c56f42a0_0 .net "cin", 0 0, L_0x55d0c5da4260;  1 drivers
v0x55d0c56efd40_0 .net "sum", 0 0, L_0x55d0c5da3a50;  1 drivers
v0x55d0c56efe50_0 .net "w1", 0 0, L_0x55d0c5da39e0;  1 drivers
v0x55d0c56ee160_0 .net "w2", 0 0, L_0x55d0c5da3b10;  1 drivers
v0x55d0c56ee220_0 .net "w3", 0 0, L_0x55d0c5da3c20;  1 drivers
v0x55d0c56ec580_0 .net "w4", 0 0, L_0x55d0c5da3ce0;  1 drivers
v0x55d0c56ec640_0 .net "w5", 0 0, L_0x55d0c5da3d50;  1 drivers
S_0x55d0c56e3a20 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5738270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da4390 .functor XOR 1, L_0x55d0c5da4830, L_0x55d0c5da49f0, C4<0>, C4<0>;
L_0x55d0c5da4400 .functor XOR 1, L_0x55d0c5da4390, L_0x55d0c5da4bb0, C4<0>, C4<0>;
L_0x55d0c5da4470 .functor AND 1, L_0x55d0c5da4830, L_0x55d0c5da49f0, C4<1>, C4<1>;
L_0x55d0c5da44e0 .functor AND 1, L_0x55d0c5da4830, L_0x55d0c5da4bb0, C4<1>, C4<1>;
L_0x55d0c5da45a0 .functor AND 1, L_0x55d0c5da49f0, L_0x55d0c5da4bb0, C4<1>, C4<1>;
L_0x55d0c5da4610 .functor OR 1, L_0x55d0c5da4470, L_0x55d0c5da44e0, C4<0>, C4<0>;
L_0x55d0c5da4720 .functor OR 1, L_0x55d0c5da45a0, L_0x55d0c5da4610, C4<0>, C4<0>;
v0x55d0c56e1e40_0 .net "a", 0 0, L_0x55d0c5da4830;  1 drivers
v0x55d0c56e1f00_0 .net "b", 0 0, L_0x55d0c5da49f0;  1 drivers
v0x55d0c56dd980_0 .net "ca", 0 0, L_0x55d0c5da4720;  1 drivers
v0x55d0c56dda50_0 .net "cin", 0 0, L_0x55d0c5da4bb0;  1 drivers
v0x55d0c56dbda0_0 .net "sum", 0 0, L_0x55d0c5da4400;  1 drivers
v0x55d0c56dbe60_0 .net "w1", 0 0, L_0x55d0c5da4390;  1 drivers
v0x55d0c56da1c0_0 .net "w2", 0 0, L_0x55d0c5da4470;  1 drivers
v0x55d0c56da280_0 .net "w3", 0 0, L_0x55d0c5da44e0;  1 drivers
v0x55d0c56d32c0_0 .net "w4", 0 0, L_0x55d0c5da45a0;  1 drivers
v0x55d0c56d16e0_0 .net "w5", 0 0, L_0x55d0c5da4610;  1 drivers
S_0x55d0c56ba080 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c57ac1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c55e0b30_0 .net "a", 7 0, L_0x55d0c5daad50;  1 drivers
v0x55d0c55e0c30_0 .net "b", 7 0, L_0x55d0c5daae40;  1 drivers
v0x55d0c55def50_0 .net "ca", 7 0, L_0x55d0c5daabc0;  1 drivers
v0x55d0c55df010_0 .net "cin", 7 0, L_0x55d0c5daaf30;  1 drivers
v0x55d0c55daa90_0 .net "sum", 7 0, L_0x55d0c5daaa80;  1 drivers
L_0x55d0c5da7f20 .part L_0x55d0c5daad50, 0, 4;
L_0x55d0c5da7fc0 .part L_0x55d0c5daae40, 0, 4;
L_0x55d0c5da8060 .part L_0x55d0c5daaf30, 0, 4;
L_0x55d0c5daa7b0 .part L_0x55d0c5daad50, 4, 4;
L_0x55d0c5daa8a0 .part L_0x55d0c5daae40, 4, 4;
L_0x55d0c5daa990 .part L_0x55d0c5daaf30, 4, 4;
L_0x55d0c5daaa80 .concat8 [ 4 4 0 0], L_0x55d0c5da7c70, L_0x55d0c5daa5a0;
L_0x55d0c5daabc0 .concat8 [ 4 4 0 0], L_0x55d0c5da7d10, L_0x55d0c5daa640;
S_0x55d0c56b84a0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c56ba080;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5652fe0_0 .net "a", 3 0, L_0x55d0c5da7f20;  1 drivers
v0x55d0c56530e0_0 .net "b", 3 0, L_0x55d0c5da7fc0;  1 drivers
v0x55d0c5651400_0 .net "ca", 3 0, L_0x55d0c5da7d10;  1 drivers
v0x55d0c56514c0_0 .net "cin", 3 0, L_0x55d0c5da8060;  1 drivers
v0x55d0c564f820_0 .net "sum", 3 0, L_0x55d0c5da7c70;  1 drivers
L_0x55d0c5da5cd0 .part L_0x55d0c5da7f20, 0, 1;
L_0x55d0c5da5e00 .part L_0x55d0c5da7fc0, 0, 1;
L_0x55d0c5da5f30 .part L_0x55d0c5da8060, 0, 1;
L_0x55d0c5da6540 .part L_0x55d0c5da7f20, 1, 1;
L_0x55d0c5da6670 .part L_0x55d0c5da7fc0, 1, 1;
L_0x55d0c5da67a0 .part L_0x55d0c5da8060, 1, 1;
L_0x55d0c5da6ee0 .part L_0x55d0c5da7f20, 2, 1;
L_0x55d0c5da7010 .part L_0x55d0c5da7fc0, 2, 1;
L_0x55d0c5da7140 .part L_0x55d0c5da8060, 2, 1;
L_0x55d0c5da76c0 .part L_0x55d0c5da7f20, 3, 1;
L_0x55d0c5da7880 .part L_0x55d0c5da7fc0, 3, 1;
L_0x55d0c5da7a40 .part L_0x55d0c5da8060, 3, 1;
L_0x55d0c5da7c70 .concat8 [ 1 1 1 1], L_0x55d0c5da57b0, L_0x55d0c5da60d0, L_0x55d0c5da6980, L_0x55d0c5da72e0;
L_0x55d0c5da7d10 .concat8 [ 1 1 1 1], L_0x55d0c5da5bc0, L_0x55d0c5da6430, L_0x55d0c5da6dd0, L_0x55d0c5da75b0;
S_0x55d0c56b15a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c56b84a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da4d70 .functor XOR 1, L_0x55d0c5da5cd0, L_0x55d0c5da5e00, C4<0>, C4<0>;
L_0x55d0c5da57b0 .functor XOR 1, L_0x55d0c5da4d70, L_0x55d0c5da5f30, C4<0>, C4<0>;
L_0x55d0c5da5870 .functor AND 1, L_0x55d0c5da5cd0, L_0x55d0c5da5e00, C4<1>, C4<1>;
L_0x55d0c5da5980 .functor AND 1, L_0x55d0c5da5cd0, L_0x55d0c5da5f30, C4<1>, C4<1>;
L_0x55d0c5da5a40 .functor AND 1, L_0x55d0c5da5e00, L_0x55d0c5da5f30, C4<1>, C4<1>;
L_0x55d0c5da5ab0 .functor OR 1, L_0x55d0c5da5870, L_0x55d0c5da5980, C4<0>, C4<0>;
L_0x55d0c5da5bc0 .functor OR 1, L_0x55d0c5da5a40, L_0x55d0c5da5ab0, C4<0>, C4<0>;
v0x55d0c56afa40_0 .net "a", 0 0, L_0x55d0c5da5cd0;  1 drivers
v0x55d0c56ab500_0 .net "b", 0 0, L_0x55d0c5da5e00;  1 drivers
v0x55d0c56ab5c0_0 .net "ca", 0 0, L_0x55d0c5da5bc0;  1 drivers
v0x55d0c56a9920_0 .net "cin", 0 0, L_0x55d0c5da5f30;  1 drivers
v0x55d0c56a99e0_0 .net "sum", 0 0, L_0x55d0c5da57b0;  1 drivers
v0x55d0c56a7d40_0 .net "w1", 0 0, L_0x55d0c5da4d70;  1 drivers
v0x55d0c56a7e00_0 .net "w2", 0 0, L_0x55d0c5da5870;  1 drivers
v0x55d0c569d8c0_0 .net "w3", 0 0, L_0x55d0c5da5980;  1 drivers
v0x55d0c569d980_0 .net "w4", 0 0, L_0x55d0c5da5a40;  1 drivers
v0x55d0c569bd90_0 .net "w5", 0 0, L_0x55d0c5da5ab0;  1 drivers
S_0x55d0c5697820 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c56b84a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da6060 .functor XOR 1, L_0x55d0c5da6540, L_0x55d0c5da6670, C4<0>, C4<0>;
L_0x55d0c5da60d0 .functor XOR 1, L_0x55d0c5da6060, L_0x55d0c5da67a0, C4<0>, C4<0>;
L_0x55d0c5da6140 .functor AND 1, L_0x55d0c5da6540, L_0x55d0c5da6670, C4<1>, C4<1>;
L_0x55d0c5da61b0 .functor AND 1, L_0x55d0c5da6540, L_0x55d0c5da67a0, C4<1>, C4<1>;
L_0x55d0c5da6270 .functor AND 1, L_0x55d0c5da6670, L_0x55d0c5da67a0, C4<1>, C4<1>;
L_0x55d0c5da62e0 .functor OR 1, L_0x55d0c5da6140, L_0x55d0c5da61b0, C4<0>, C4<0>;
L_0x55d0c5da6430 .functor OR 1, L_0x55d0c5da6270, L_0x55d0c5da62e0, C4<0>, C4<0>;
v0x55d0c5695c40_0 .net "a", 0 0, L_0x55d0c5da6540;  1 drivers
v0x55d0c5695d00_0 .net "b", 0 0, L_0x55d0c5da6670;  1 drivers
v0x55d0c5694060_0 .net "ca", 0 0, L_0x55d0c5da6430;  1 drivers
v0x55d0c5694130_0 .net "cin", 0 0, L_0x55d0c5da67a0;  1 drivers
v0x55d0c568d160_0 .net "sum", 0 0, L_0x55d0c5da60d0;  1 drivers
v0x55d0c568d220_0 .net "w1", 0 0, L_0x55d0c5da6060;  1 drivers
v0x55d0c568b580_0 .net "w2", 0 0, L_0x55d0c5da6140;  1 drivers
v0x55d0c568b640_0 .net "w3", 0 0, L_0x55d0c5da61b0;  1 drivers
v0x55d0c56870c0_0 .net "w4", 0 0, L_0x55d0c5da6270;  1 drivers
v0x55d0c56854e0_0 .net "w5", 0 0, L_0x55d0c5da62e0;  1 drivers
S_0x55d0c5683900 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c56b84a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da6910 .functor XOR 1, L_0x55d0c5da6ee0, L_0x55d0c5da7010, C4<0>, C4<0>;
L_0x55d0c5da6980 .functor XOR 1, L_0x55d0c5da6910, L_0x55d0c5da7140, C4<0>, C4<0>;
L_0x55d0c5da6a40 .functor AND 1, L_0x55d0c5da6ee0, L_0x55d0c5da7010, C4<1>, C4<1>;
L_0x55d0c5da6b50 .functor AND 1, L_0x55d0c5da6ee0, L_0x55d0c5da7140, C4<1>, C4<1>;
L_0x55d0c5da6c10 .functor AND 1, L_0x55d0c5da7010, L_0x55d0c5da7140, C4<1>, C4<1>;
L_0x55d0c5da6c80 .functor OR 1, L_0x55d0c5da6a40, L_0x55d0c5da6b50, C4<0>, C4<0>;
L_0x55d0c5da6dd0 .functor OR 1, L_0x55d0c5da6c10, L_0x55d0c5da6c80, C4<0>, C4<0>;
v0x55d0c567bba0_0 .net "a", 0 0, L_0x55d0c5da6ee0;  1 drivers
v0x55d0c567bc60_0 .net "b", 0 0, L_0x55d0c5da7010;  1 drivers
v0x55d0c5679fc0_0 .net "ca", 0 0, L_0x55d0c5da6dd0;  1 drivers
v0x55d0c567a060_0 .net "cin", 0 0, L_0x55d0c5da7140;  1 drivers
v0x55d0c5675b00_0 .net "sum", 0 0, L_0x55d0c5da6980;  1 drivers
v0x55d0c5675c10_0 .net "w1", 0 0, L_0x55d0c5da6910;  1 drivers
v0x55d0c5673f20_0 .net "w2", 0 0, L_0x55d0c5da6a40;  1 drivers
v0x55d0c5673fe0_0 .net "w3", 0 0, L_0x55d0c5da6b50;  1 drivers
v0x55d0c5672340_0 .net "w4", 0 0, L_0x55d0c5da6c10;  1 drivers
v0x55d0c5672400_0 .net "w5", 0 0, L_0x55d0c5da6c80;  1 drivers
S_0x55d0c566b440 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c56b84a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da7270 .functor XOR 1, L_0x55d0c5da76c0, L_0x55d0c5da7880, C4<0>, C4<0>;
L_0x55d0c5da72e0 .functor XOR 1, L_0x55d0c5da7270, L_0x55d0c5da7a40, C4<0>, C4<0>;
L_0x55d0c5da7350 .functor AND 1, L_0x55d0c5da76c0, L_0x55d0c5da7880, C4<1>, C4<1>;
L_0x55d0c5da73c0 .functor AND 1, L_0x55d0c5da76c0, L_0x55d0c5da7a40, C4<1>, C4<1>;
L_0x55d0c5da7430 .functor AND 1, L_0x55d0c5da7880, L_0x55d0c5da7a40, C4<1>, C4<1>;
L_0x55d0c5da74a0 .functor OR 1, L_0x55d0c5da7350, L_0x55d0c5da73c0, C4<0>, C4<0>;
L_0x55d0c5da75b0 .functor OR 1, L_0x55d0c5da7430, L_0x55d0c5da74a0, C4<0>, C4<0>;
v0x55d0c5669860_0 .net "a", 0 0, L_0x55d0c5da76c0;  1 drivers
v0x55d0c5669920_0 .net "b", 0 0, L_0x55d0c5da7880;  1 drivers
v0x55d0c56653a0_0 .net "ca", 0 0, L_0x55d0c5da75b0;  1 drivers
v0x55d0c5665470_0 .net "cin", 0 0, L_0x55d0c5da7a40;  1 drivers
v0x55d0c56637c0_0 .net "sum", 0 0, L_0x55d0c5da72e0;  1 drivers
v0x55d0c5663880_0 .net "w1", 0 0, L_0x55d0c5da7270;  1 drivers
v0x55d0c5661be0_0 .net "w2", 0 0, L_0x55d0c5da7350;  1 drivers
v0x55d0c5661ca0_0 .net "w3", 0 0, L_0x55d0c5da73c0;  1 drivers
v0x55d0c5659080_0 .net "w4", 0 0, L_0x55d0c5da7430;  1 drivers
v0x55d0c56574a0_0 .net "w5", 0 0, L_0x55d0c5da74a0;  1 drivers
S_0x55d0c5648920 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c56ba080;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55eb1f0_0 .net "a", 3 0, L_0x55d0c5daa7b0;  1 drivers
v0x55d0c55eb2f0_0 .net "b", 3 0, L_0x55d0c5daa8a0;  1 drivers
v0x55d0c55e9610_0 .net "ca", 3 0, L_0x55d0c5daa640;  1 drivers
v0x55d0c55e96d0_0 .net "cin", 3 0, L_0x55d0c5daa990;  1 drivers
v0x55d0c55e7a30_0 .net "sum", 3 0, L_0x55d0c5daa5a0;  1 drivers
L_0x55d0c5da8620 .part L_0x55d0c5daa7b0, 0, 1;
L_0x55d0c5da8750 .part L_0x55d0c5daa8a0, 0, 1;
L_0x55d0c5da8880 .part L_0x55d0c5daa990, 0, 1;
L_0x55d0c5da8e50 .part L_0x55d0c5daa7b0, 1, 1;
L_0x55d0c5da8f80 .part L_0x55d0c5daa8a0, 1, 1;
L_0x55d0c5da90b0 .part L_0x55d0c5daa990, 1, 1;
L_0x55d0c5da9770 .part L_0x55d0c5daa7b0, 2, 1;
L_0x55d0c5da98a0 .part L_0x55d0c5daa8a0, 2, 1;
L_0x55d0c5da9a20 .part L_0x55d0c5daa990, 2, 1;
L_0x55d0c5da9ff0 .part L_0x55d0c5daa7b0, 3, 1;
L_0x55d0c5daa1b0 .part L_0x55d0c5daa8a0, 3, 1;
L_0x55d0c5daa370 .part L_0x55d0c5daa990, 3, 1;
L_0x55d0c5daa5a0 .concat8 [ 1 1 1 1], L_0x55d0c5da8100, L_0x55d0c5da8a20, L_0x55d0c5da9250, L_0x55d0c5da9bc0;
L_0x55d0c5daa640 .concat8 [ 1 1 1 1], L_0x55d0c5da8510, L_0x55d0c5da8d40, L_0x55d0c5da9660, L_0x55d0c5da9ee0;
S_0x55d0c5646d40 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5648920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da7c00 .functor XOR 1, L_0x55d0c5da8620, L_0x55d0c5da8750, C4<0>, C4<0>;
L_0x55d0c5da8100 .functor XOR 1, L_0x55d0c5da7c00, L_0x55d0c5da8880, C4<0>, C4<0>;
L_0x55d0c5da81c0 .functor AND 1, L_0x55d0c5da8620, L_0x55d0c5da8750, C4<1>, C4<1>;
L_0x55d0c5da82d0 .functor AND 1, L_0x55d0c5da8620, L_0x55d0c5da8880, C4<1>, C4<1>;
L_0x55d0c5da8390 .functor AND 1, L_0x55d0c5da8750, L_0x55d0c5da8880, C4<1>, C4<1>;
L_0x55d0c5da8400 .functor OR 1, L_0x55d0c5da81c0, L_0x55d0c5da82d0, C4<0>, C4<0>;
L_0x55d0c5da8510 .functor OR 1, L_0x55d0c5da8390, L_0x55d0c5da8400, C4<0>, C4<0>;
v0x55d0c5642880_0 .net "a", 0 0, L_0x55d0c5da8620;  1 drivers
v0x55d0c5642940_0 .net "b", 0 0, L_0x55d0c5da8750;  1 drivers
v0x55d0c5640ca0_0 .net "ca", 0 0, L_0x55d0c5da8510;  1 drivers
v0x55d0c5640d70_0 .net "cin", 0 0, L_0x55d0c5da8880;  1 drivers
v0x55d0c563f0c0_0 .net "sum", 0 0, L_0x55d0c5da8100;  1 drivers
v0x55d0c563f180_0 .net "w1", 0 0, L_0x55d0c5da7c00;  1 drivers
v0x55d0c5637360_0 .net "w2", 0 0, L_0x55d0c5da81c0;  1 drivers
v0x55d0c5637420_0 .net "w3", 0 0, L_0x55d0c5da82d0;  1 drivers
v0x55d0c5635780_0 .net "w4", 0 0, L_0x55d0c5da8390;  1 drivers
v0x55d0c5635840_0 .net "w5", 0 0, L_0x55d0c5da8400;  1 drivers
S_0x55d0c56312c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5648920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da89b0 .functor XOR 1, L_0x55d0c5da8e50, L_0x55d0c5da8f80, C4<0>, C4<0>;
L_0x55d0c5da8a20 .functor XOR 1, L_0x55d0c5da89b0, L_0x55d0c5da90b0, C4<0>, C4<0>;
L_0x55d0c5da8a90 .functor AND 1, L_0x55d0c5da8e50, L_0x55d0c5da8f80, C4<1>, C4<1>;
L_0x55d0c5da8b00 .functor AND 1, L_0x55d0c5da8e50, L_0x55d0c5da90b0, C4<1>, C4<1>;
L_0x55d0c5da8bc0 .functor AND 1, L_0x55d0c5da8f80, L_0x55d0c5da90b0, C4<1>, C4<1>;
L_0x55d0c5da8c30 .functor OR 1, L_0x55d0c5da8a90, L_0x55d0c5da8b00, C4<0>, C4<0>;
L_0x55d0c5da8d40 .functor OR 1, L_0x55d0c5da8bc0, L_0x55d0c5da8c30, C4<0>, C4<0>;
v0x55d0c562f6e0_0 .net "a", 0 0, L_0x55d0c5da8e50;  1 drivers
v0x55d0c562f7a0_0 .net "b", 0 0, L_0x55d0c5da8f80;  1 drivers
v0x55d0c562db00_0 .net "ca", 0 0, L_0x55d0c5da8d40;  1 drivers
v0x55d0c562dbd0_0 .net "cin", 0 0, L_0x55d0c5da90b0;  1 drivers
v0x55d0c5626c00_0 .net "sum", 0 0, L_0x55d0c5da8a20;  1 drivers
v0x55d0c5626cc0_0 .net "w1", 0 0, L_0x55d0c5da89b0;  1 drivers
v0x55d0c5625020_0 .net "w2", 0 0, L_0x55d0c5da8a90;  1 drivers
v0x55d0c56250e0_0 .net "w3", 0 0, L_0x55d0c5da8b00;  1 drivers
v0x55d0c5620b60_0 .net "w4", 0 0, L_0x55d0c5da8bc0;  1 drivers
v0x55d0c561ef80_0 .net "w5", 0 0, L_0x55d0c5da8c30;  1 drivers
S_0x55d0c561d3a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5648920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da91e0 .functor XOR 1, L_0x55d0c5da9770, L_0x55d0c5da98a0, C4<0>, C4<0>;
L_0x55d0c5da9250 .functor XOR 1, L_0x55d0c5da91e0, L_0x55d0c5da9a20, C4<0>, C4<0>;
L_0x55d0c5da9310 .functor AND 1, L_0x55d0c5da9770, L_0x55d0c5da98a0, C4<1>, C4<1>;
L_0x55d0c5da9420 .functor AND 1, L_0x55d0c5da9770, L_0x55d0c5da9a20, C4<1>, C4<1>;
L_0x55d0c5da94e0 .functor AND 1, L_0x55d0c5da98a0, L_0x55d0c5da9a20, C4<1>, C4<1>;
L_0x55d0c5da9550 .functor OR 1, L_0x55d0c5da9310, L_0x55d0c5da9420, C4<0>, C4<0>;
L_0x55d0c5da9660 .functor OR 1, L_0x55d0c5da94e0, L_0x55d0c5da9550, C4<0>, C4<0>;
v0x55d0c5612fb0_0 .net "a", 0 0, L_0x55d0c5da9770;  1 drivers
v0x55d0c5613070_0 .net "b", 0 0, L_0x55d0c5da98a0;  1 drivers
v0x55d0c56113d0_0 .net "ca", 0 0, L_0x55d0c5da9660;  1 drivers
v0x55d0c5611470_0 .net "cin", 0 0, L_0x55d0c5da9a20;  1 drivers
v0x55d0c560cf10_0 .net "sum", 0 0, L_0x55d0c5da9250;  1 drivers
v0x55d0c560d020_0 .net "w1", 0 0, L_0x55d0c5da91e0;  1 drivers
v0x55d0c560b330_0 .net "w2", 0 0, L_0x55d0c5da9310;  1 drivers
v0x55d0c560b3f0_0 .net "w3", 0 0, L_0x55d0c5da9420;  1 drivers
v0x55d0c5609750_0 .net "w4", 0 0, L_0x55d0c5da94e0;  1 drivers
v0x55d0c5609810_0 .net "w5", 0 0, L_0x55d0c5da9550;  1 drivers
S_0x55d0c5602850 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5648920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5da9b50 .functor XOR 1, L_0x55d0c5da9ff0, L_0x55d0c5daa1b0, C4<0>, C4<0>;
L_0x55d0c5da9bc0 .functor XOR 1, L_0x55d0c5da9b50, L_0x55d0c5daa370, C4<0>, C4<0>;
L_0x55d0c5da9c30 .functor AND 1, L_0x55d0c5da9ff0, L_0x55d0c5daa1b0, C4<1>, C4<1>;
L_0x55d0c5da9ca0 .functor AND 1, L_0x55d0c5da9ff0, L_0x55d0c5daa370, C4<1>, C4<1>;
L_0x55d0c5da9d60 .functor AND 1, L_0x55d0c5daa1b0, L_0x55d0c5daa370, C4<1>, C4<1>;
L_0x55d0c5da9dd0 .functor OR 1, L_0x55d0c5da9c30, L_0x55d0c5da9ca0, C4<0>, C4<0>;
L_0x55d0c5da9ee0 .functor OR 1, L_0x55d0c5da9d60, L_0x55d0c5da9dd0, C4<0>, C4<0>;
v0x55d0c5600c70_0 .net "a", 0 0, L_0x55d0c5da9ff0;  1 drivers
v0x55d0c5600d30_0 .net "b", 0 0, L_0x55d0c5daa1b0;  1 drivers
v0x55d0c55fc7b0_0 .net "ca", 0 0, L_0x55d0c5da9ee0;  1 drivers
v0x55d0c55fc880_0 .net "cin", 0 0, L_0x55d0c5daa370;  1 drivers
v0x55d0c55fabd0_0 .net "sum", 0 0, L_0x55d0c5da9bc0;  1 drivers
v0x55d0c55fac90_0 .net "w1", 0 0, L_0x55d0c5da9b50;  1 drivers
v0x55d0c55f8ff0_0 .net "w2", 0 0, L_0x55d0c5da9c30;  1 drivers
v0x55d0c55f90b0_0 .net "w3", 0 0, L_0x55d0c5da9ca0;  1 drivers
v0x55d0c55f1290_0 .net "w4", 0 0, L_0x55d0c5da9d60;  1 drivers
v0x55d0c55ef6b0_0 .net "w5", 0 0, L_0x55d0c5da9dd0;  1 drivers
S_0x55d0c55c4f10 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4c67220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4963840_0 .net "a", 31 0, L_0x55d0c5dc2970;  1 drivers
v0x55d0c4963940_0 .net "b", 31 0, L_0x55d0c5dc2a60;  1 drivers
v0x55d0c4961c60_0 .net "ca", 31 0, L_0x55d0c5dc27e0;  1 drivers
v0x55d0c4961d50_0 .net "cin", 31 0, L_0x55d0c5dc2b50;  1 drivers
v0x55d0c495ad60_0 .net "sum", 31 0, L_0x55d0c5dc26a0;  1 drivers
L_0x55d0c5db6cb0 .part L_0x55d0c5dc2970, 0, 16;
L_0x55d0c5db6d50 .part L_0x55d0c5dc2a60, 0, 16;
L_0x55d0c5db6df0 .part L_0x55d0c5dc2b50, 0, 16;
L_0x55d0c5dc23d0 .part L_0x55d0c5dc2970, 16, 16;
L_0x55d0c5dc24c0 .part L_0x55d0c5dc2a60, 16, 16;
L_0x55d0c5dc25b0 .part L_0x55d0c5dc2b50, 16, 16;
L_0x55d0c5dc26a0 .concat8 [ 16 16 0 0], L_0x55d0c5db69e0, L_0x55d0c5dc2100;
L_0x55d0c5dc27e0 .concat8 [ 16 16 0 0], L_0x55d0c5db6b20, L_0x55d0c5dc2240;
S_0x55d0c55be010 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c55c4f10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4b3f580_0 .net "a", 15 0, L_0x55d0c5db6cb0;  1 drivers
v0x55d0c4b3f680_0 .net "b", 15 0, L_0x55d0c5db6d50;  1 drivers
v0x55d0c4b3b0c0_0 .net "ca", 15 0, L_0x55d0c5db6b20;  1 drivers
v0x55d0c4b3b1b0_0 .net "cin", 15 0, L_0x55d0c5db6df0;  1 drivers
v0x55d0c4b394e0_0 .net "sum", 15 0, L_0x55d0c5db69e0;  1 drivers
L_0x55d0c5db0f50 .part L_0x55d0c5db6cb0, 0, 8;
L_0x55d0c5db0ff0 .part L_0x55d0c5db6d50, 0, 8;
L_0x55d0c5db1090 .part L_0x55d0c5db6df0, 0, 8;
L_0x55d0c5db6710 .part L_0x55d0c5db6cb0, 8, 8;
L_0x55d0c5db6800 .part L_0x55d0c5db6d50, 8, 8;
L_0x55d0c5db68f0 .part L_0x55d0c5db6df0, 8, 8;
L_0x55d0c5db69e0 .concat8 [ 8 8 0 0], L_0x55d0c5db0c80, L_0x55d0c5db6440;
L_0x55d0c5db6b20 .concat8 [ 8 8 0 0], L_0x55d0c5db0dc0, L_0x55d0c5db6580;
S_0x55d0c55bc430 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c55be010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c54e5890_0 .net "a", 7 0, L_0x55d0c5db0f50;  1 drivers
v0x55d0c54e5990_0 .net "b", 7 0, L_0x55d0c5db0ff0;  1 drivers
v0x55d0c54e3cb0_0 .net "ca", 7 0, L_0x55d0c5db0dc0;  1 drivers
v0x55d0c54e3d70_0 .net "cin", 7 0, L_0x55d0c5db1090;  1 drivers
v0x55d0c54dbf50_0 .net "sum", 7 0, L_0x55d0c5db0c80;  1 drivers
L_0x55d0c5dae120 .part L_0x55d0c5db0f50, 0, 4;
L_0x55d0c5dae1c0 .part L_0x55d0c5db0ff0, 0, 4;
L_0x55d0c5dae260 .part L_0x55d0c5db1090, 0, 4;
L_0x55d0c5db09b0 .part L_0x55d0c5db0f50, 4, 4;
L_0x55d0c5db0aa0 .part L_0x55d0c5db0ff0, 4, 4;
L_0x55d0c5db0b90 .part L_0x55d0c5db1090, 4, 4;
L_0x55d0c5db0c80 .concat8 [ 4 4 0 0], L_0x55d0c5dadf10, L_0x55d0c5db07a0;
L_0x55d0c5db0dc0 .concat8 [ 4 4 0 0], L_0x55d0c5dadfb0, L_0x55d0c5db0840;
S_0x55d0c55b6390 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c55bc430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c55561f0_0 .net "a", 3 0, L_0x55d0c5dae120;  1 drivers
v0x55d0c55562d0_0 .net "b", 3 0, L_0x55d0c5dae1c0;  1 drivers
v0x55d0c5554610_0 .net "ca", 3 0, L_0x55d0c5dadfb0;  1 drivers
v0x55d0c55546b0_0 .net "cin", 3 0, L_0x55d0c5dae260;  1 drivers
v0x55d0c5550150_0 .net "sum", 3 0, L_0x55d0c5dadf10;  1 drivers
L_0x55d0c5dabf90 .part L_0x55d0c5dae120, 0, 1;
L_0x55d0c5dac0c0 .part L_0x55d0c5dae1c0, 0, 1;
L_0x55d0c5dac1f0 .part L_0x55d0c5dae260, 0, 1;
L_0x55d0c5dac7c0 .part L_0x55d0c5dae120, 1, 1;
L_0x55d0c5dac8f0 .part L_0x55d0c5dae1c0, 1, 1;
L_0x55d0c5daca20 .part L_0x55d0c5dae260, 1, 1;
L_0x55d0c5dad0e0 .part L_0x55d0c5dae120, 2, 1;
L_0x55d0c5dad210 .part L_0x55d0c5dae1c0, 2, 1;
L_0x55d0c5dad390 .part L_0x55d0c5dae260, 2, 1;
L_0x55d0c5dad960 .part L_0x55d0c5dae120, 3, 1;
L_0x55d0c5dadb20 .part L_0x55d0c5dae1c0, 3, 1;
L_0x55d0c5dadce0 .part L_0x55d0c5dae260, 3, 1;
L_0x55d0c5dadf10 .concat8 [ 1 1 1 1], L_0x55d0c5daba70, L_0x55d0c5dac390, L_0x55d0c5dacbc0, L_0x55d0c5dad530;
L_0x55d0c5dadfb0 .concat8 [ 1 1 1 1], L_0x55d0c5dabe80, L_0x55d0c5dac6b0, L_0x55d0c5dacfd0, L_0x55d0c5dad850;
S_0x55d0c55b47b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c55b6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5daa530 .functor XOR 1, L_0x55d0c5dabf90, L_0x55d0c5dac0c0, C4<0>, C4<0>;
L_0x55d0c5daba70 .functor XOR 1, L_0x55d0c5daa530, L_0x55d0c5dac1f0, C4<0>, C4<0>;
L_0x55d0c5dabb30 .functor AND 1, L_0x55d0c5dabf90, L_0x55d0c5dac0c0, C4<1>, C4<1>;
L_0x55d0c5dabc40 .functor AND 1, L_0x55d0c5dabf90, L_0x55d0c5dac1f0, C4<1>, C4<1>;
L_0x55d0c5dabd00 .functor AND 1, L_0x55d0c5dac0c0, L_0x55d0c5dac1f0, C4<1>, C4<1>;
L_0x55d0c5dabd70 .functor OR 1, L_0x55d0c5dabb30, L_0x55d0c5dabc40, C4<0>, C4<0>;
L_0x55d0c5dabe80 .functor OR 1, L_0x55d0c5dabd00, L_0x55d0c5dabd70, C4<0>, C4<0>;
v0x55d0c55aca50_0 .net "a", 0 0, L_0x55d0c5dabf90;  1 drivers
v0x55d0c55acb30_0 .net "b", 0 0, L_0x55d0c5dac0c0;  1 drivers
v0x55d0c55aae70_0 .net "ca", 0 0, L_0x55d0c5dabe80;  1 drivers
v0x55d0c55aaf40_0 .net "cin", 0 0, L_0x55d0c5dac1f0;  1 drivers
v0x55d0c55a69b0_0 .net "sum", 0 0, L_0x55d0c5daba70;  1 drivers
v0x55d0c55a6a70_0 .net "w1", 0 0, L_0x55d0c5daa530;  1 drivers
v0x55d0c55a4dd0_0 .net "w2", 0 0, L_0x55d0c5dabb30;  1 drivers
v0x55d0c55a4e90_0 .net "w3", 0 0, L_0x55d0c5dabc40;  1 drivers
v0x55d0c55a31f0_0 .net "w4", 0 0, L_0x55d0c5dabd00;  1 drivers
v0x55d0c559c2f0_0 .net "w5", 0 0, L_0x55d0c5dabd70;  1 drivers
S_0x55d0c559a710 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c55b6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dac320 .functor XOR 1, L_0x55d0c5dac7c0, L_0x55d0c5dac8f0, C4<0>, C4<0>;
L_0x55d0c5dac390 .functor XOR 1, L_0x55d0c5dac320, L_0x55d0c5daca20, C4<0>, C4<0>;
L_0x55d0c5dac400 .functor AND 1, L_0x55d0c5dac7c0, L_0x55d0c5dac8f0, C4<1>, C4<1>;
L_0x55d0c5dac470 .functor AND 1, L_0x55d0c5dac7c0, L_0x55d0c5daca20, C4<1>, C4<1>;
L_0x55d0c5dac530 .functor AND 1, L_0x55d0c5dac8f0, L_0x55d0c5daca20, C4<1>, C4<1>;
L_0x55d0c5dac5a0 .functor OR 1, L_0x55d0c5dac400, L_0x55d0c5dac470, C4<0>, C4<0>;
L_0x55d0c5dac6b0 .functor OR 1, L_0x55d0c5dac530, L_0x55d0c5dac5a0, C4<0>, C4<0>;
v0x55d0c5596250_0 .net "a", 0 0, L_0x55d0c5dac7c0;  1 drivers
v0x55d0c5596310_0 .net "b", 0 0, L_0x55d0c5dac8f0;  1 drivers
v0x55d0c5594670_0 .net "ca", 0 0, L_0x55d0c5dac6b0;  1 drivers
v0x55d0c5594740_0 .net "cin", 0 0, L_0x55d0c5daca20;  1 drivers
v0x55d0c5592a90_0 .net "sum", 0 0, L_0x55d0c5dac390;  1 drivers
v0x55d0c5592b50_0 .net "w1", 0 0, L_0x55d0c5dac320;  1 drivers
v0x55d0c5588670_0 .net "w2", 0 0, L_0x55d0c5dac400;  1 drivers
v0x55d0c5588730_0 .net "w3", 0 0, L_0x55d0c5dac470;  1 drivers
v0x55d0c5586a90_0 .net "w4", 0 0, L_0x55d0c5dac530;  1 drivers
v0x55d0c5586b50_0 .net "w5", 0 0, L_0x55d0c5dac5a0;  1 drivers
S_0x55d0c55825d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c55b6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dacb50 .functor XOR 1, L_0x55d0c5dad0e0, L_0x55d0c5dad210, C4<0>, C4<0>;
L_0x55d0c5dacbc0 .functor XOR 1, L_0x55d0c5dacb50, L_0x55d0c5dad390, C4<0>, C4<0>;
L_0x55d0c5dacc80 .functor AND 1, L_0x55d0c5dad0e0, L_0x55d0c5dad210, C4<1>, C4<1>;
L_0x55d0c5dacd90 .functor AND 1, L_0x55d0c5dad0e0, L_0x55d0c5dad390, C4<1>, C4<1>;
L_0x55d0c5dace50 .functor AND 1, L_0x55d0c5dad210, L_0x55d0c5dad390, C4<1>, C4<1>;
L_0x55d0c5dacec0 .functor OR 1, L_0x55d0c5dacc80, L_0x55d0c5dacd90, C4<0>, C4<0>;
L_0x55d0c5dacfd0 .functor OR 1, L_0x55d0c5dace50, L_0x55d0c5dacec0, C4<0>, C4<0>;
v0x55d0c5580a70_0 .net "a", 0 0, L_0x55d0c5dad0e0;  1 drivers
v0x55d0c5580b30_0 .net "b", 0 0, L_0x55d0c5dad210;  1 drivers
v0x55d0c557ee10_0 .net "ca", 0 0, L_0x55d0c5dacfd0;  1 drivers
v0x55d0c557ef00_0 .net "cin", 0 0, L_0x55d0c5dad390;  1 drivers
v0x55d0c5577f10_0 .net "sum", 0 0, L_0x55d0c5dacbc0;  1 drivers
v0x55d0c5578020_0 .net "w1", 0 0, L_0x55d0c5dacb50;  1 drivers
v0x55d0c5576330_0 .net "w2", 0 0, L_0x55d0c5dacc80;  1 drivers
v0x55d0c55763f0_0 .net "w3", 0 0, L_0x55d0c5dacd90;  1 drivers
v0x55d0c5571e70_0 .net "w4", 0 0, L_0x55d0c5dace50;  1 drivers
v0x55d0c5570290_0 .net "w5", 0 0, L_0x55d0c5dacec0;  1 drivers
S_0x55d0c556e6b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c55b6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dad4c0 .functor XOR 1, L_0x55d0c5dad960, L_0x55d0c5dadb20, C4<0>, C4<0>;
L_0x55d0c5dad530 .functor XOR 1, L_0x55d0c5dad4c0, L_0x55d0c5dadce0, C4<0>, C4<0>;
L_0x55d0c5dad5a0 .functor AND 1, L_0x55d0c5dad960, L_0x55d0c5dadb20, C4<1>, C4<1>;
L_0x55d0c5dad610 .functor AND 1, L_0x55d0c5dad960, L_0x55d0c5dadce0, C4<1>, C4<1>;
L_0x55d0c5dad6d0 .functor AND 1, L_0x55d0c5dadb20, L_0x55d0c5dadce0, C4<1>, C4<1>;
L_0x55d0c5dad740 .functor OR 1, L_0x55d0c5dad5a0, L_0x55d0c5dad610, C4<0>, C4<0>;
L_0x55d0c5dad850 .functor OR 1, L_0x55d0c5dad6d0, L_0x55d0c5dad740, C4<0>, C4<0>;
v0x55d0c5566950_0 .net "a", 0 0, L_0x55d0c5dad960;  1 drivers
v0x55d0c5566a30_0 .net "b", 0 0, L_0x55d0c5dadb20;  1 drivers
v0x55d0c5564d70_0 .net "ca", 0 0, L_0x55d0c5dad850;  1 drivers
v0x55d0c5564e10_0 .net "cin", 0 0, L_0x55d0c5dadce0;  1 drivers
v0x55d0c55608b0_0 .net "sum", 0 0, L_0x55d0c5dad530;  1 drivers
v0x55d0c55609c0_0 .net "w1", 0 0, L_0x55d0c5dad4c0;  1 drivers
v0x55d0c555ecd0_0 .net "w2", 0 0, L_0x55d0c5dad5a0;  1 drivers
v0x55d0c555ed90_0 .net "w3", 0 0, L_0x55d0c5dad610;  1 drivers
v0x55d0c555d0f0_0 .net "w4", 0 0, L_0x55d0c5dad6d0;  1 drivers
v0x55d0c555d1b0_0 .net "w5", 0 0, L_0x55d0c5dad740;  1 drivers
S_0x55d0c554e570 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c55bc430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c54ed510_0 .net "a", 3 0, L_0x55d0c5db09b0;  1 drivers
v0x55d0c54ed610_0 .net "b", 3 0, L_0x55d0c5db0aa0;  1 drivers
v0x55d0c54eb930_0 .net "ca", 3 0, L_0x55d0c5db0840;  1 drivers
v0x55d0c54eb9f0_0 .net "cin", 3 0, L_0x55d0c5db0b90;  1 drivers
v0x55d0c54e7470_0 .net "sum", 3 0, L_0x55d0c5db07a0;  1 drivers
L_0x55d0c5dae820 .part L_0x55d0c5db09b0, 0, 1;
L_0x55d0c5dae950 .part L_0x55d0c5db0aa0, 0, 1;
L_0x55d0c5daea80 .part L_0x55d0c5db0b90, 0, 1;
L_0x55d0c5daf050 .part L_0x55d0c5db09b0, 1, 1;
L_0x55d0c5daf180 .part L_0x55d0c5db0aa0, 1, 1;
L_0x55d0c5daf2b0 .part L_0x55d0c5db0b90, 1, 1;
L_0x55d0c5daf970 .part L_0x55d0c5db09b0, 2, 1;
L_0x55d0c5dafaa0 .part L_0x55d0c5db0aa0, 2, 1;
L_0x55d0c5dafc20 .part L_0x55d0c5db0b90, 2, 1;
L_0x55d0c5db01f0 .part L_0x55d0c5db09b0, 3, 1;
L_0x55d0c5db03b0 .part L_0x55d0c5db0aa0, 3, 1;
L_0x55d0c5db0570 .part L_0x55d0c5db0b90, 3, 1;
L_0x55d0c5db07a0 .concat8 [ 1 1 1 1], L_0x55d0c5dae300, L_0x55d0c5daec20, L_0x55d0c5daf450, L_0x55d0c5dafdc0;
L_0x55d0c5db0840 .concat8 [ 1 1 1 1], L_0x55d0c5dae710, L_0x55d0c5daef40, L_0x55d0c5daf860, L_0x55d0c5db00e0;
S_0x55d0c554c990 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c554e570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dadea0 .functor XOR 1, L_0x55d0c5dae820, L_0x55d0c5dae950, C4<0>, C4<0>;
L_0x55d0c5dae300 .functor XOR 1, L_0x55d0c5dadea0, L_0x55d0c5daea80, C4<0>, C4<0>;
L_0x55d0c5dae3c0 .functor AND 1, L_0x55d0c5dae820, L_0x55d0c5dae950, C4<1>, C4<1>;
L_0x55d0c5dae4d0 .functor AND 1, L_0x55d0c5dae820, L_0x55d0c5daea80, C4<1>, C4<1>;
L_0x55d0c5dae590 .functor AND 1, L_0x55d0c5dae950, L_0x55d0c5daea80, C4<1>, C4<1>;
L_0x55d0c5dae600 .functor OR 1, L_0x55d0c5dae3c0, L_0x55d0c5dae4d0, C4<0>, C4<0>;
L_0x55d0c5dae710 .functor OR 1, L_0x55d0c5dae590, L_0x55d0c5dae600, C4<0>, C4<0>;
v0x55d0c5543eb0_0 .net "a", 0 0, L_0x55d0c5dae820;  1 drivers
v0x55d0c5543f70_0 .net "b", 0 0, L_0x55d0c5dae950;  1 drivers
v0x55d0c5542250_0 .net "ca", 0 0, L_0x55d0c5dae710;  1 drivers
v0x55d0c5542340_0 .net "cin", 0 0, L_0x55d0c5daea80;  1 drivers
v0x55d0c553dd90_0 .net "sum", 0 0, L_0x55d0c5dae300;  1 drivers
v0x55d0c553dea0_0 .net "w1", 0 0, L_0x55d0c5dadea0;  1 drivers
v0x55d0c553c1b0_0 .net "w2", 0 0, L_0x55d0c5dae3c0;  1 drivers
v0x55d0c553c270_0 .net "w3", 0 0, L_0x55d0c5dae4d0;  1 drivers
v0x55d0c553a5d0_0 .net "w4", 0 0, L_0x55d0c5dae590;  1 drivers
v0x55d0c55336d0_0 .net "w5", 0 0, L_0x55d0c5dae600;  1 drivers
S_0x55d0c5531af0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c554e570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5daebb0 .functor XOR 1, L_0x55d0c5daf050, L_0x55d0c5daf180, C4<0>, C4<0>;
L_0x55d0c5daec20 .functor XOR 1, L_0x55d0c5daebb0, L_0x55d0c5daf2b0, C4<0>, C4<0>;
L_0x55d0c5daec90 .functor AND 1, L_0x55d0c5daf050, L_0x55d0c5daf180, C4<1>, C4<1>;
L_0x55d0c5daed00 .functor AND 1, L_0x55d0c5daf050, L_0x55d0c5daf2b0, C4<1>, C4<1>;
L_0x55d0c5daedc0 .functor AND 1, L_0x55d0c5daf180, L_0x55d0c5daf2b0, C4<1>, C4<1>;
L_0x55d0c5daee30 .functor OR 1, L_0x55d0c5daec90, L_0x55d0c5daed00, C4<0>, C4<0>;
L_0x55d0c5daef40 .functor OR 1, L_0x55d0c5daedc0, L_0x55d0c5daee30, C4<0>, C4<0>;
v0x55d0c552d630_0 .net "a", 0 0, L_0x55d0c5daf050;  1 drivers
v0x55d0c552d6f0_0 .net "b", 0 0, L_0x55d0c5daf180;  1 drivers
v0x55d0c552ba50_0 .net "ca", 0 0, L_0x55d0c5daef40;  1 drivers
v0x55d0c552baf0_0 .net "cin", 0 0, L_0x55d0c5daf2b0;  1 drivers
v0x55d0c5529e70_0 .net "sum", 0 0, L_0x55d0c5daec20;  1 drivers
v0x55d0c5529f80_0 .net "w1", 0 0, L_0x55d0c5daebb0;  1 drivers
v0x55d0c5522110_0 .net "w2", 0 0, L_0x55d0c5daec90;  1 drivers
v0x55d0c55221d0_0 .net "w3", 0 0, L_0x55d0c5daed00;  1 drivers
v0x55d0c5520530_0 .net "w4", 0 0, L_0x55d0c5daedc0;  1 drivers
v0x55d0c55205f0_0 .net "w5", 0 0, L_0x55d0c5daee30;  1 drivers
S_0x55d0c551c070 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c554e570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5daf3e0 .functor XOR 1, L_0x55d0c5daf970, L_0x55d0c5dafaa0, C4<0>, C4<0>;
L_0x55d0c5daf450 .functor XOR 1, L_0x55d0c5daf3e0, L_0x55d0c5dafc20, C4<0>, C4<0>;
L_0x55d0c5daf510 .functor AND 1, L_0x55d0c5daf970, L_0x55d0c5dafaa0, C4<1>, C4<1>;
L_0x55d0c5daf620 .functor AND 1, L_0x55d0c5daf970, L_0x55d0c5dafc20, C4<1>, C4<1>;
L_0x55d0c5daf6e0 .functor AND 1, L_0x55d0c5dafaa0, L_0x55d0c5dafc20, C4<1>, C4<1>;
L_0x55d0c5daf750 .functor OR 1, L_0x55d0c5daf510, L_0x55d0c5daf620, C4<0>, C4<0>;
L_0x55d0c5daf860 .functor OR 1, L_0x55d0c5daf6e0, L_0x55d0c5daf750, C4<0>, C4<0>;
v0x55d0c551a490_0 .net "a", 0 0, L_0x55d0c5daf970;  1 drivers
v0x55d0c551a530_0 .net "b", 0 0, L_0x55d0c5dafaa0;  1 drivers
v0x55d0c55188b0_0 .net "ca", 0 0, L_0x55d0c5daf860;  1 drivers
v0x55d0c5518950_0 .net "cin", 0 0, L_0x55d0c5dafc20;  1 drivers
v0x55d0c55119b0_0 .net "sum", 0 0, L_0x55d0c5daf450;  1 drivers
v0x55d0c5511ac0_0 .net "w1", 0 0, L_0x55d0c5daf3e0;  1 drivers
v0x55d0c550fdd0_0 .net "w2", 0 0, L_0x55d0c5daf510;  1 drivers
v0x55d0c550fe90_0 .net "w3", 0 0, L_0x55d0c5daf620;  1 drivers
v0x55d0c550b910_0 .net "w4", 0 0, L_0x55d0c5daf6e0;  1 drivers
v0x55d0c5509d30_0 .net "w5", 0 0, L_0x55d0c5daf750;  1 drivers
S_0x55d0c5508150 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c554e570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dafd50 .functor XOR 1, L_0x55d0c5db01f0, L_0x55d0c5db03b0, C4<0>, C4<0>;
L_0x55d0c5dafdc0 .functor XOR 1, L_0x55d0c5dafd50, L_0x55d0c5db0570, C4<0>, C4<0>;
L_0x55d0c5dafe30 .functor AND 1, L_0x55d0c5db01f0, L_0x55d0c5db03b0, C4<1>, C4<1>;
L_0x55d0c5dafea0 .functor AND 1, L_0x55d0c5db01f0, L_0x55d0c5db0570, C4<1>, C4<1>;
L_0x55d0c5daff60 .functor AND 1, L_0x55d0c5db03b0, L_0x55d0c5db0570, C4<1>, C4<1>;
L_0x55d0c5daffd0 .functor OR 1, L_0x55d0c5dafe30, L_0x55d0c5dafea0, C4<0>, C4<0>;
L_0x55d0c5db00e0 .functor OR 1, L_0x55d0c5daff60, L_0x55d0c5daffd0, C4<0>, C4<0>;
v0x55d0c54fdc70_0 .net "a", 0 0, L_0x55d0c5db01f0;  1 drivers
v0x55d0c54fdd50_0 .net "b", 0 0, L_0x55d0c5db03b0;  1 drivers
v0x55d0c54fc090_0 .net "ca", 0 0, L_0x55d0c5db00e0;  1 drivers
v0x55d0c54fc160_0 .net "cin", 0 0, L_0x55d0c5db0570;  1 drivers
v0x55d0c54f7bd0_0 .net "sum", 0 0, L_0x55d0c5dafdc0;  1 drivers
v0x55d0c54f7c90_0 .net "w1", 0 0, L_0x55d0c5dafd50;  1 drivers
v0x55d0c54f5ff0_0 .net "w2", 0 0, L_0x55d0c5dafe30;  1 drivers
v0x55d0c54f60b0_0 .net "w3", 0 0, L_0x55d0c5dafea0;  1 drivers
v0x55d0c54f4410_0 .net "w4", 0 0, L_0x55d0c5daff60;  1 drivers
v0x55d0c54f44d0_0 .net "w5", 0 0, L_0x55d0c5daffd0;  1 drivers
S_0x55d0c54da370 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c55be010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4b49c40_0 .net "a", 7 0, L_0x55d0c5db6710;  1 drivers
v0x55d0c4b49d40_0 .net "b", 7 0, L_0x55d0c5db6800;  1 drivers
v0x55d0c4b48060_0 .net "ca", 7 0, L_0x55d0c5db6580;  1 drivers
v0x55d0c4b48120_0 .net "cin", 7 0, L_0x55d0c5db68f0;  1 drivers
v0x55d0c4b41160_0 .net "sum", 7 0, L_0x55d0c5db6440;  1 drivers
L_0x55d0c5db37e0 .part L_0x55d0c5db6710, 0, 4;
L_0x55d0c5db3880 .part L_0x55d0c5db6800, 0, 4;
L_0x55d0c5db3920 .part L_0x55d0c5db68f0, 0, 4;
L_0x55d0c5db6130 .part L_0x55d0c5db6710, 4, 4;
L_0x55d0c5db6220 .part L_0x55d0c5db6800, 4, 4;
L_0x55d0c5db6310 .part L_0x55d0c5db68f0, 4, 4;
L_0x55d0c5db6440 .concat8 [ 4 4 0 0], L_0x55d0c5db35d0, L_0x55d0c5db5f20;
L_0x55d0c5db6580 .concat8 [ 4 4 0 0], L_0x55d0c5db3670, L_0x55d0c5db5fc0;
S_0x55d0c54d5eb0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c54da370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4bb7e20_0 .net "a", 3 0, L_0x55d0c5db37e0;  1 drivers
v0x55d0c4bb7f20_0 .net "b", 3 0, L_0x55d0c5db3880;  1 drivers
v0x55d0c4bb6240_0 .net "ca", 3 0, L_0x55d0c5db3670;  1 drivers
v0x55d0c4bb6300_0 .net "cin", 3 0, L_0x55d0c5db3920;  1 drivers
v0x55d0c4bb1d80_0 .net "sum", 3 0, L_0x55d0c5db35d0;  1 drivers
L_0x55d0c5db1650 .part L_0x55d0c5db37e0, 0, 1;
L_0x55d0c5db1780 .part L_0x55d0c5db3880, 0, 1;
L_0x55d0c5db18b0 .part L_0x55d0c5db3920, 0, 1;
L_0x55d0c5db1e80 .part L_0x55d0c5db37e0, 1, 1;
L_0x55d0c5db1fb0 .part L_0x55d0c5db3880, 1, 1;
L_0x55d0c5db20e0 .part L_0x55d0c5db3920, 1, 1;
L_0x55d0c5db27a0 .part L_0x55d0c5db37e0, 2, 1;
L_0x55d0c5db28d0 .part L_0x55d0c5db3880, 2, 1;
L_0x55d0c5db2a50 .part L_0x55d0c5db3920, 2, 1;
L_0x55d0c5db3020 .part L_0x55d0c5db37e0, 3, 1;
L_0x55d0c5db31e0 .part L_0x55d0c5db3880, 3, 1;
L_0x55d0c5db33a0 .part L_0x55d0c5db3920, 3, 1;
L_0x55d0c5db35d0 .concat8 [ 1 1 1 1], L_0x55d0c5db1130, L_0x55d0c5db1a50, L_0x55d0c5db2280, L_0x55d0c5db2bf0;
L_0x55d0c5db3670 .concat8 [ 1 1 1 1], L_0x55d0c5db1540, L_0x55d0c5db1d70, L_0x55d0c5db2690, L_0x55d0c5db2f10;
S_0x55d0c54d42d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c54d5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db0730 .functor XOR 1, L_0x55d0c5db1650, L_0x55d0c5db1780, C4<0>, C4<0>;
L_0x55d0c5db1130 .functor XOR 1, L_0x55d0c5db0730, L_0x55d0c5db18b0, C4<0>, C4<0>;
L_0x55d0c5db11f0 .functor AND 1, L_0x55d0c5db1650, L_0x55d0c5db1780, C4<1>, C4<1>;
L_0x55d0c5db1300 .functor AND 1, L_0x55d0c5db1650, L_0x55d0c5db18b0, C4<1>, C4<1>;
L_0x55d0c5db13c0 .functor AND 1, L_0x55d0c5db1780, L_0x55d0c5db18b0, C4<1>, C4<1>;
L_0x55d0c5db1430 .functor OR 1, L_0x55d0c5db11f0, L_0x55d0c5db1300, C4<0>, C4<0>;
L_0x55d0c5db1540 .functor OR 1, L_0x55d0c5db13c0, L_0x55d0c5db1430, C4<0>, C4<0>;
v0x55d0c54d2770_0 .net "a", 0 0, L_0x55d0c5db1650;  1 drivers
v0x55d0c54cb7f0_0 .net "b", 0 0, L_0x55d0c5db1780;  1 drivers
v0x55d0c54cb8b0_0 .net "ca", 0 0, L_0x55d0c5db1540;  1 drivers
v0x55d0c54c9c10_0 .net "cin", 0 0, L_0x55d0c5db18b0;  1 drivers
v0x55d0c54c9cd0_0 .net "sum", 0 0, L_0x55d0c5db1130;  1 drivers
v0x55d0c54c5750_0 .net "w1", 0 0, L_0x55d0c5db0730;  1 drivers
v0x55d0c54c5810_0 .net "w2", 0 0, L_0x55d0c5db11f0;  1 drivers
v0x55d0c54c3b70_0 .net "w3", 0 0, L_0x55d0c5db1300;  1 drivers
v0x55d0c54c3c30_0 .net "w4", 0 0, L_0x55d0c5db13c0;  1 drivers
v0x55d0c54c2040_0 .net "w5", 0 0, L_0x55d0c5db1430;  1 drivers
S_0x55d0c54b9430 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c54d5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db19e0 .functor XOR 1, L_0x55d0c5db1e80, L_0x55d0c5db1fb0, C4<0>, C4<0>;
L_0x55d0c5db1a50 .functor XOR 1, L_0x55d0c5db19e0, L_0x55d0c5db20e0, C4<0>, C4<0>;
L_0x55d0c5db1ac0 .functor AND 1, L_0x55d0c5db1e80, L_0x55d0c5db1fb0, C4<1>, C4<1>;
L_0x55d0c5db1b30 .functor AND 1, L_0x55d0c5db1e80, L_0x55d0c5db20e0, C4<1>, C4<1>;
L_0x55d0c5db1bf0 .functor AND 1, L_0x55d0c5db1fb0, L_0x55d0c5db20e0, C4<1>, C4<1>;
L_0x55d0c5db1c60 .functor OR 1, L_0x55d0c5db1ac0, L_0x55d0c5db1b30, C4<0>, C4<0>;
L_0x55d0c5db1d70 .functor OR 1, L_0x55d0c5db1bf0, L_0x55d0c5db1c60, C4<0>, C4<0>;
v0x55d0c54b7850_0 .net "a", 0 0, L_0x55d0c5db1e80;  1 drivers
v0x55d0c54b7910_0 .net "b", 0 0, L_0x55d0c5db1fb0;  1 drivers
v0x55d0c54b3390_0 .net "ca", 0 0, L_0x55d0c5db1d70;  1 drivers
v0x55d0c54b3460_0 .net "cin", 0 0, L_0x55d0c5db20e0;  1 drivers
v0x55d0c54b17b0_0 .net "sum", 0 0, L_0x55d0c5db1a50;  1 drivers
v0x55d0c54b1870_0 .net "w1", 0 0, L_0x55d0c5db19e0;  1 drivers
v0x55d0c54afbd0_0 .net "w2", 0 0, L_0x55d0c5db1ac0;  1 drivers
v0x55d0c54afc90_0 .net "w3", 0 0, L_0x55d0c5db1b30;  1 drivers
v0x55d0c54a8cd0_0 .net "w4", 0 0, L_0x55d0c5db1bf0;  1 drivers
v0x55d0c54a70f0_0 .net "w5", 0 0, L_0x55d0c5db1c60;  1 drivers
S_0x55d0c54a2c30 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c54d5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db2210 .functor XOR 1, L_0x55d0c5db27a0, L_0x55d0c5db28d0, C4<0>, C4<0>;
L_0x55d0c5db2280 .functor XOR 1, L_0x55d0c5db2210, L_0x55d0c5db2a50, C4<0>, C4<0>;
L_0x55d0c5db2340 .functor AND 1, L_0x55d0c5db27a0, L_0x55d0c5db28d0, C4<1>, C4<1>;
L_0x55d0c5db2450 .functor AND 1, L_0x55d0c5db27a0, L_0x55d0c5db2a50, C4<1>, C4<1>;
L_0x55d0c5db2510 .functor AND 1, L_0x55d0c5db28d0, L_0x55d0c5db2a50, C4<1>, C4<1>;
L_0x55d0c5db2580 .functor OR 1, L_0x55d0c5db2340, L_0x55d0c5db2450, C4<0>, C4<0>;
L_0x55d0c5db2690 .functor OR 1, L_0x55d0c5db2510, L_0x55d0c5db2580, C4<0>, C4<0>;
v0x55d0c54a1050_0 .net "a", 0 0, L_0x55d0c5db27a0;  1 drivers
v0x55d0c54a1110_0 .net "b", 0 0, L_0x55d0c5db28d0;  1 drivers
v0x55d0c549f470_0 .net "ca", 0 0, L_0x55d0c5db2690;  1 drivers
v0x55d0c549f510_0 .net "cin", 0 0, L_0x55d0c5db2a50;  1 drivers
v0x55d0c5497710_0 .net "sum", 0 0, L_0x55d0c5db2280;  1 drivers
v0x55d0c5497820_0 .net "w1", 0 0, L_0x55d0c5db2210;  1 drivers
v0x55d0c5495b30_0 .net "w2", 0 0, L_0x55d0c5db2340;  1 drivers
v0x55d0c5495bf0_0 .net "w3", 0 0, L_0x55d0c5db2450;  1 drivers
v0x55d0c5491670_0 .net "w4", 0 0, L_0x55d0c5db2510;  1 drivers
v0x55d0c5491730_0 .net "w5", 0 0, L_0x55d0c5db2580;  1 drivers
S_0x55d0c548fa90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c54d5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db2b80 .functor XOR 1, L_0x55d0c5db3020, L_0x55d0c5db31e0, C4<0>, C4<0>;
L_0x55d0c5db2bf0 .functor XOR 1, L_0x55d0c5db2b80, L_0x55d0c5db33a0, C4<0>, C4<0>;
L_0x55d0c5db2c60 .functor AND 1, L_0x55d0c5db3020, L_0x55d0c5db31e0, C4<1>, C4<1>;
L_0x55d0c5db2cd0 .functor AND 1, L_0x55d0c5db3020, L_0x55d0c5db33a0, C4<1>, C4<1>;
L_0x55d0c5db2d90 .functor AND 1, L_0x55d0c5db31e0, L_0x55d0c5db33a0, C4<1>, C4<1>;
L_0x55d0c5db2e00 .functor OR 1, L_0x55d0c5db2c60, L_0x55d0c5db2cd0, C4<0>, C4<0>;
L_0x55d0c5db2f10 .functor OR 1, L_0x55d0c5db2d90, L_0x55d0c5db2e00, C4<0>, C4<0>;
v0x55d0c548deb0_0 .net "a", 0 0, L_0x55d0c5db3020;  1 drivers
v0x55d0c548df70_0 .net "b", 0 0, L_0x55d0c5db31e0;  1 drivers
v0x55d0c5486fb0_0 .net "ca", 0 0, L_0x55d0c5db2f10;  1 drivers
v0x55d0c5487080_0 .net "cin", 0 0, L_0x55d0c5db33a0;  1 drivers
v0x55d0c54853d0_0 .net "sum", 0 0, L_0x55d0c5db2bf0;  1 drivers
v0x55d0c5485490_0 .net "w1", 0 0, L_0x55d0c5db2b80;  1 drivers
v0x55d0c5480f10_0 .net "w2", 0 0, L_0x55d0c5db2c60;  1 drivers
v0x55d0c5480fd0_0 .net "w3", 0 0, L_0x55d0c5db2cd0;  1 drivers
v0x55d0c547f330_0 .net "w4", 0 0, L_0x55d0c5db2d90;  1 drivers
v0x55d0c547d750_0 .net "w5", 0 0, L_0x55d0c5db2e00;  1 drivers
S_0x55d0c4bb01a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c54da370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b518c0_0 .net "a", 3 0, L_0x55d0c5db6130;  1 drivers
v0x55d0c4b519c0_0 .net "b", 3 0, L_0x55d0c5db6220;  1 drivers
v0x55d0c4b4fce0_0 .net "ca", 3 0, L_0x55d0c5db5fc0;  1 drivers
v0x55d0c4b4fda0_0 .net "cin", 3 0, L_0x55d0c5db6310;  1 drivers
v0x55d0c4b4b820_0 .net "sum", 3 0, L_0x55d0c5db5f20;  1 drivers
L_0x55d0c5db3ee0 .part L_0x55d0c5db6130, 0, 1;
L_0x55d0c5db4010 .part L_0x55d0c5db6220, 0, 1;
L_0x55d0c5db4140 .part L_0x55d0c5db6310, 0, 1;
L_0x55d0c5db4750 .part L_0x55d0c5db6130, 1, 1;
L_0x55d0c5db4880 .part L_0x55d0c5db6220, 1, 1;
L_0x55d0c5db49b0 .part L_0x55d0c5db6310, 1, 1;
L_0x55d0c5db50f0 .part L_0x55d0c5db6130, 2, 1;
L_0x55d0c5db5220 .part L_0x55d0c5db6220, 2, 1;
L_0x55d0c5db53a0 .part L_0x55d0c5db6310, 2, 1;
L_0x55d0c5db5970 .part L_0x55d0c5db6130, 3, 1;
L_0x55d0c5db5b30 .part L_0x55d0c5db6220, 3, 1;
L_0x55d0c5db5cf0 .part L_0x55d0c5db6310, 3, 1;
L_0x55d0c5db5f20 .concat8 [ 1 1 1 1], L_0x55d0c5db39c0, L_0x55d0c5db42e0, L_0x55d0c5db4b90, L_0x55d0c5db5540;
L_0x55d0c5db5fc0 .concat8 [ 1 1 1 1], L_0x55d0c5db3dd0, L_0x55d0c5db4640, L_0x55d0c5db4fe0, L_0x55d0c5db5860;
S_0x55d0c4bae5c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4bb01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db3560 .functor XOR 1, L_0x55d0c5db3ee0, L_0x55d0c5db4010, C4<0>, C4<0>;
L_0x55d0c5db39c0 .functor XOR 1, L_0x55d0c5db3560, L_0x55d0c5db4140, C4<0>, C4<0>;
L_0x55d0c5db3a80 .functor AND 1, L_0x55d0c5db3ee0, L_0x55d0c5db4010, C4<1>, C4<1>;
L_0x55d0c5db3b90 .functor AND 1, L_0x55d0c5db3ee0, L_0x55d0c5db4140, C4<1>, C4<1>;
L_0x55d0c5db3c50 .functor AND 1, L_0x55d0c5db4010, L_0x55d0c5db4140, C4<1>, C4<1>;
L_0x55d0c5db3cc0 .functor OR 1, L_0x55d0c5db3a80, L_0x55d0c5db3b90, C4<0>, C4<0>;
L_0x55d0c5db3dd0 .functor OR 1, L_0x55d0c5db3c50, L_0x55d0c5db3cc0, C4<0>, C4<0>;
v0x55d0c4ba76c0_0 .net "a", 0 0, L_0x55d0c5db3ee0;  1 drivers
v0x55d0c4ba7780_0 .net "b", 0 0, L_0x55d0c5db4010;  1 drivers
v0x55d0c4ba5ae0_0 .net "ca", 0 0, L_0x55d0c5db3dd0;  1 drivers
v0x55d0c4ba5b80_0 .net "cin", 0 0, L_0x55d0c5db4140;  1 drivers
v0x55d0c4ba1620_0 .net "sum", 0 0, L_0x55d0c5db39c0;  1 drivers
v0x55d0c4ba1730_0 .net "w1", 0 0, L_0x55d0c5db3560;  1 drivers
v0x55d0c4b9fa40_0 .net "w2", 0 0, L_0x55d0c5db3a80;  1 drivers
v0x55d0c4b9fb00_0 .net "w3", 0 0, L_0x55d0c5db3b90;  1 drivers
v0x55d0c4b9de60_0 .net "w4", 0 0, L_0x55d0c5db3c50;  1 drivers
v0x55d0c4b9df20_0 .net "w5", 0 0, L_0x55d0c5db3cc0;  1 drivers
S_0x55d0c4b96100 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4bb01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db4270 .functor XOR 1, L_0x55d0c5db4750, L_0x55d0c5db4880, C4<0>, C4<0>;
L_0x55d0c5db42e0 .functor XOR 1, L_0x55d0c5db4270, L_0x55d0c5db49b0, C4<0>, C4<0>;
L_0x55d0c5db4350 .functor AND 1, L_0x55d0c5db4750, L_0x55d0c5db4880, C4<1>, C4<1>;
L_0x55d0c5db43c0 .functor AND 1, L_0x55d0c5db4750, L_0x55d0c5db49b0, C4<1>, C4<1>;
L_0x55d0c5db4480 .functor AND 1, L_0x55d0c5db4880, L_0x55d0c5db49b0, C4<1>, C4<1>;
L_0x55d0c5db44f0 .functor OR 1, L_0x55d0c5db4350, L_0x55d0c5db43c0, C4<0>, C4<0>;
L_0x55d0c5db4640 .functor OR 1, L_0x55d0c5db4480, L_0x55d0c5db44f0, C4<0>, C4<0>;
v0x55d0c4b94520_0 .net "a", 0 0, L_0x55d0c5db4750;  1 drivers
v0x55d0c4b945e0_0 .net "b", 0 0, L_0x55d0c5db4880;  1 drivers
v0x55d0c4b90060_0 .net "ca", 0 0, L_0x55d0c5db4640;  1 drivers
v0x55d0c4b90130_0 .net "cin", 0 0, L_0x55d0c5db49b0;  1 drivers
v0x55d0c4b8e480_0 .net "sum", 0 0, L_0x55d0c5db42e0;  1 drivers
v0x55d0c4b8e540_0 .net "w1", 0 0, L_0x55d0c5db4270;  1 drivers
v0x55d0c4b8c8a0_0 .net "w2", 0 0, L_0x55d0c5db4350;  1 drivers
v0x55d0c4b8c960_0 .net "w3", 0 0, L_0x55d0c5db43c0;  1 drivers
v0x55d0c4b859a0_0 .net "w4", 0 0, L_0x55d0c5db4480;  1 drivers
v0x55d0c4b83dc0_0 .net "w5", 0 0, L_0x55d0c5db44f0;  1 drivers
S_0x55d0c4b7f900 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4bb01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db4b20 .functor XOR 1, L_0x55d0c5db50f0, L_0x55d0c5db5220, C4<0>, C4<0>;
L_0x55d0c5db4b90 .functor XOR 1, L_0x55d0c5db4b20, L_0x55d0c5db53a0, C4<0>, C4<0>;
L_0x55d0c5db4c50 .functor AND 1, L_0x55d0c5db50f0, L_0x55d0c5db5220, C4<1>, C4<1>;
L_0x55d0c5db4d60 .functor AND 1, L_0x55d0c5db50f0, L_0x55d0c5db53a0, C4<1>, C4<1>;
L_0x55d0c5db4e20 .functor AND 1, L_0x55d0c5db5220, L_0x55d0c5db53a0, C4<1>, C4<1>;
L_0x55d0c5db4e90 .functor OR 1, L_0x55d0c5db4c50, L_0x55d0c5db4d60, C4<0>, C4<0>;
L_0x55d0c5db4fe0 .functor OR 1, L_0x55d0c5db4e20, L_0x55d0c5db4e90, C4<0>, C4<0>;
v0x55d0c4b7dd20_0 .net "a", 0 0, L_0x55d0c5db50f0;  1 drivers
v0x55d0c4b7dde0_0 .net "b", 0 0, L_0x55d0c5db5220;  1 drivers
v0x55d0c4b7c140_0 .net "ca", 0 0, L_0x55d0c5db4fe0;  1 drivers
v0x55d0c4b7c1e0_0 .net "cin", 0 0, L_0x55d0c5db53a0;  1 drivers
v0x55d0c4b735e0_0 .net "sum", 0 0, L_0x55d0c5db4b90;  1 drivers
v0x55d0c4b736f0_0 .net "w1", 0 0, L_0x55d0c5db4b20;  1 drivers
v0x55d0c4b71a00_0 .net "w2", 0 0, L_0x55d0c5db4c50;  1 drivers
v0x55d0c4b71ac0_0 .net "w3", 0 0, L_0x55d0c5db4d60;  1 drivers
v0x55d0c4b6d540_0 .net "w4", 0 0, L_0x55d0c5db4e20;  1 drivers
v0x55d0c4b6d600_0 .net "w5", 0 0, L_0x55d0c5db4e90;  1 drivers
S_0x55d0c4b6b960 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4bb01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db54d0 .functor XOR 1, L_0x55d0c5db5970, L_0x55d0c5db5b30, C4<0>, C4<0>;
L_0x55d0c5db5540 .functor XOR 1, L_0x55d0c5db54d0, L_0x55d0c5db5cf0, C4<0>, C4<0>;
L_0x55d0c5db55b0 .functor AND 1, L_0x55d0c5db5970, L_0x55d0c5db5b30, C4<1>, C4<1>;
L_0x55d0c5db5620 .functor AND 1, L_0x55d0c5db5970, L_0x55d0c5db5cf0, C4<1>, C4<1>;
L_0x55d0c5db56e0 .functor AND 1, L_0x55d0c5db5b30, L_0x55d0c5db5cf0, C4<1>, C4<1>;
L_0x55d0c5db5750 .functor OR 1, L_0x55d0c5db55b0, L_0x55d0c5db5620, C4<0>, C4<0>;
L_0x55d0c5db5860 .functor OR 1, L_0x55d0c5db56e0, L_0x55d0c5db5750, C4<0>, C4<0>;
v0x55d0c4b69d80_0 .net "a", 0 0, L_0x55d0c5db5970;  1 drivers
v0x55d0c4b69e40_0 .net "b", 0 0, L_0x55d0c5db5b30;  1 drivers
v0x55d0c4b62e80_0 .net "ca", 0 0, L_0x55d0c5db5860;  1 drivers
v0x55d0c4b62f50_0 .net "cin", 0 0, L_0x55d0c5db5cf0;  1 drivers
v0x55d0c4b612a0_0 .net "sum", 0 0, L_0x55d0c5db5540;  1 drivers
v0x55d0c4b61360_0 .net "w1", 0 0, L_0x55d0c5db54d0;  1 drivers
v0x55d0c4b5cde0_0 .net "w2", 0 0, L_0x55d0c5db55b0;  1 drivers
v0x55d0c4b5cea0_0 .net "w3", 0 0, L_0x55d0c5db5620;  1 drivers
v0x55d0c4b5b200_0 .net "w4", 0 0, L_0x55d0c5db56e0;  1 drivers
v0x55d0c4b59620_0 .net "w5", 0 0, L_0x55d0c5db5750;  1 drivers
S_0x55d0c4b37900 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c55c4f10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c496b4c0_0 .net "a", 15 0, L_0x55d0c5dc23d0;  1 drivers
v0x55d0c496b5c0_0 .net "b", 15 0, L_0x55d0c5dc24c0;  1 drivers
v0x55d0c49698e0_0 .net "ca", 15 0, L_0x55d0c5dc2240;  1 drivers
v0x55d0c49699a0_0 .net "cin", 15 0, L_0x55d0c5dc25b0;  1 drivers
v0x55d0c4965420_0 .net "sum", 15 0, L_0x55d0c5dc2100;  1 drivers
L_0x55d0c5dbc570 .part L_0x55d0c5dc23d0, 0, 8;
L_0x55d0c5dbc610 .part L_0x55d0c5dc24c0, 0, 8;
L_0x55d0c5dbc6b0 .part L_0x55d0c5dc25b0, 0, 8;
L_0x55d0c5dc1e30 .part L_0x55d0c5dc23d0, 8, 8;
L_0x55d0c5dc1f20 .part L_0x55d0c5dc24c0, 8, 8;
L_0x55d0c5dc2010 .part L_0x55d0c5dc25b0, 8, 8;
L_0x55d0c5dc2100 .concat8 [ 8 8 0 0], L_0x55d0c5dbc2a0, L_0x55d0c5dc1b60;
L_0x55d0c5dc2240 .concat8 [ 8 8 0 0], L_0x55d0c5dbc3e0, L_0x55d0c5dc1ca0;
S_0x55d0c4b2d4e0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4b37900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4a58230_0 .net "a", 7 0, L_0x55d0c5dbc570;  1 drivers
v0x55d0c4a58330_0 .net "b", 7 0, L_0x55d0c5dbc610;  1 drivers
v0x55d0c4a56650_0 .net "ca", 7 0, L_0x55d0c5dbc3e0;  1 drivers
v0x55d0c4a56710_0 .net "cin", 7 0, L_0x55d0c5dbc6b0;  1 drivers
v0x55d0c4a54a70_0 .net "sum", 7 0, L_0x55d0c5dbc2a0;  1 drivers
L_0x55d0c5db9600 .part L_0x55d0c5dbc570, 0, 4;
L_0x55d0c5db96a0 .part L_0x55d0c5dbc610, 0, 4;
L_0x55d0c5db9740 .part L_0x55d0c5dbc6b0, 0, 4;
L_0x55d0c5dbbf90 .part L_0x55d0c5dbc570, 4, 4;
L_0x55d0c5dbc080 .part L_0x55d0c5dbc610, 4, 4;
L_0x55d0c5dbc170 .part L_0x55d0c5dbc6b0, 4, 4;
L_0x55d0c5dbc2a0 .concat8 [ 4 4 0 0], L_0x55d0c5db93f0, L_0x55d0c5dbbd80;
L_0x55d0c5dbc3e0 .concat8 [ 4 4 0 0], L_0x55d0c5db9490, L_0x55d0c5dbbe20;
S_0x55d0c4b2b900 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4b2d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4acece0_0 .net "a", 3 0, L_0x55d0c5db9600;  1 drivers
v0x55d0c4acede0_0 .net "b", 3 0, L_0x55d0c5db96a0;  1 drivers
v0x55d0c4ac6f80_0 .net "ca", 3 0, L_0x55d0c5db9490;  1 drivers
v0x55d0c4ac7040_0 .net "cin", 3 0, L_0x55d0c5db9740;  1 drivers
v0x55d0c4ac53a0_0 .net "sum", 3 0, L_0x55d0c5db93f0;  1 drivers
L_0x55d0c5db73b0 .part L_0x55d0c5db9600, 0, 1;
L_0x55d0c5db74e0 .part L_0x55d0c5db96a0, 0, 1;
L_0x55d0c5db7610 .part L_0x55d0c5db9740, 0, 1;
L_0x55d0c5db7c20 .part L_0x55d0c5db9600, 1, 1;
L_0x55d0c5db7d50 .part L_0x55d0c5db96a0, 1, 1;
L_0x55d0c5db7e80 .part L_0x55d0c5db9740, 1, 1;
L_0x55d0c5db85c0 .part L_0x55d0c5db9600, 2, 1;
L_0x55d0c5db86f0 .part L_0x55d0c5db96a0, 2, 1;
L_0x55d0c5db8870 .part L_0x55d0c5db9740, 2, 1;
L_0x55d0c5db8e40 .part L_0x55d0c5db9600, 3, 1;
L_0x55d0c5db9000 .part L_0x55d0c5db96a0, 3, 1;
L_0x55d0c5db91c0 .part L_0x55d0c5db9740, 3, 1;
L_0x55d0c5db93f0 .concat8 [ 1 1 1 1], L_0x55d0c5db6e90, L_0x55d0c5db77b0, L_0x55d0c5db8060, L_0x55d0c5db8a10;
L_0x55d0c5db9490 .concat8 [ 1 1 1 1], L_0x55d0c5db72a0, L_0x55d0c5db7b10, L_0x55d0c5db84b0, L_0x55d0c5db8d30;
S_0x55d0c4b25860 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4b2b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db5eb0 .functor XOR 1, L_0x55d0c5db73b0, L_0x55d0c5db74e0, C4<0>, C4<0>;
L_0x55d0c5db6e90 .functor XOR 1, L_0x55d0c5db5eb0, L_0x55d0c5db7610, C4<0>, C4<0>;
L_0x55d0c5db6f50 .functor AND 1, L_0x55d0c5db73b0, L_0x55d0c5db74e0, C4<1>, C4<1>;
L_0x55d0c5db7060 .functor AND 1, L_0x55d0c5db73b0, L_0x55d0c5db7610, C4<1>, C4<1>;
L_0x55d0c5db7120 .functor AND 1, L_0x55d0c5db74e0, L_0x55d0c5db7610, C4<1>, C4<1>;
L_0x55d0c5db7190 .functor OR 1, L_0x55d0c5db6f50, L_0x55d0c5db7060, C4<0>, C4<0>;
L_0x55d0c5db72a0 .functor OR 1, L_0x55d0c5db7120, L_0x55d0c5db7190, C4<0>, C4<0>;
v0x55d0c4b27540_0 .net "a", 0 0, L_0x55d0c5db73b0;  1 drivers
v0x55d0c4b23c80_0 .net "b", 0 0, L_0x55d0c5db74e0;  1 drivers
v0x55d0c4b23d40_0 .net "ca", 0 0, L_0x55d0c5db72a0;  1 drivers
v0x55d0c4b1cd80_0 .net "cin", 0 0, L_0x55d0c5db7610;  1 drivers
v0x55d0c4b1ce40_0 .net "sum", 0 0, L_0x55d0c5db6e90;  1 drivers
v0x55d0c4b1b1a0_0 .net "w1", 0 0, L_0x55d0c5db5eb0;  1 drivers
v0x55d0c4b1b260_0 .net "w2", 0 0, L_0x55d0c5db6f50;  1 drivers
v0x55d0c4b16ce0_0 .net "w3", 0 0, L_0x55d0c5db7060;  1 drivers
v0x55d0c4b16da0_0 .net "w4", 0 0, L_0x55d0c5db7120;  1 drivers
v0x55d0c4b151b0_0 .net "w5", 0 0, L_0x55d0c5db7190;  1 drivers
S_0x55d0c4b13520 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4b2b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db7740 .functor XOR 1, L_0x55d0c5db7c20, L_0x55d0c5db7d50, C4<0>, C4<0>;
L_0x55d0c5db77b0 .functor XOR 1, L_0x55d0c5db7740, L_0x55d0c5db7e80, C4<0>, C4<0>;
L_0x55d0c5db7820 .functor AND 1, L_0x55d0c5db7c20, L_0x55d0c5db7d50, C4<1>, C4<1>;
L_0x55d0c5db7890 .functor AND 1, L_0x55d0c5db7c20, L_0x55d0c5db7e80, C4<1>, C4<1>;
L_0x55d0c5db7950 .functor AND 1, L_0x55d0c5db7d50, L_0x55d0c5db7e80, C4<1>, C4<1>;
L_0x55d0c5db79c0 .functor OR 1, L_0x55d0c5db7820, L_0x55d0c5db7890, C4<0>, C4<0>;
L_0x55d0c5db7b10 .functor OR 1, L_0x55d0c5db7950, L_0x55d0c5db79c0, C4<0>, C4<0>;
v0x55d0c4b0b7c0_0 .net "a", 0 0, L_0x55d0c5db7c20;  1 drivers
v0x55d0c4b0b880_0 .net "b", 0 0, L_0x55d0c5db7d50;  1 drivers
v0x55d0c4b09be0_0 .net "ca", 0 0, L_0x55d0c5db7b10;  1 drivers
v0x55d0c4b09c80_0 .net "cin", 0 0, L_0x55d0c5db7e80;  1 drivers
v0x55d0c4b05720_0 .net "sum", 0 0, L_0x55d0c5db77b0;  1 drivers
v0x55d0c4b05830_0 .net "w1", 0 0, L_0x55d0c5db7740;  1 drivers
v0x55d0c4b03b40_0 .net "w2", 0 0, L_0x55d0c5db7820;  1 drivers
v0x55d0c4b03c00_0 .net "w3", 0 0, L_0x55d0c5db7890;  1 drivers
v0x55d0c4b01f60_0 .net "w4", 0 0, L_0x55d0c5db7950;  1 drivers
v0x55d0c4afb060_0 .net "w5", 0 0, L_0x55d0c5db79c0;  1 drivers
S_0x55d0c4af9480 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4b2b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db7ff0 .functor XOR 1, L_0x55d0c5db85c0, L_0x55d0c5db86f0, C4<0>, C4<0>;
L_0x55d0c5db8060 .functor XOR 1, L_0x55d0c5db7ff0, L_0x55d0c5db8870, C4<0>, C4<0>;
L_0x55d0c5db8120 .functor AND 1, L_0x55d0c5db85c0, L_0x55d0c5db86f0, C4<1>, C4<1>;
L_0x55d0c5db8230 .functor AND 1, L_0x55d0c5db85c0, L_0x55d0c5db8870, C4<1>, C4<1>;
L_0x55d0c5db82f0 .functor AND 1, L_0x55d0c5db86f0, L_0x55d0c5db8870, C4<1>, C4<1>;
L_0x55d0c5db8360 .functor OR 1, L_0x55d0c5db8120, L_0x55d0c5db8230, C4<0>, C4<0>;
L_0x55d0c5db84b0 .functor OR 1, L_0x55d0c5db82f0, L_0x55d0c5db8360, C4<0>, C4<0>;
v0x55d0c4af4fc0_0 .net "a", 0 0, L_0x55d0c5db85c0;  1 drivers
v0x55d0c4af5080_0 .net "b", 0 0, L_0x55d0c5db86f0;  1 drivers
v0x55d0c4af33e0_0 .net "ca", 0 0, L_0x55d0c5db84b0;  1 drivers
v0x55d0c4af3480_0 .net "cin", 0 0, L_0x55d0c5db8870;  1 drivers
v0x55d0c4af1800_0 .net "sum", 0 0, L_0x55d0c5db8060;  1 drivers
v0x55d0c4af1910_0 .net "w1", 0 0, L_0x55d0c5db7ff0;  1 drivers
v0x55d0c4ae8ca0_0 .net "w2", 0 0, L_0x55d0c5db8120;  1 drivers
v0x55d0c4ae8d60_0 .net "w3", 0 0, L_0x55d0c5db8230;  1 drivers
v0x55d0c4ae70c0_0 .net "w4", 0 0, L_0x55d0c5db82f0;  1 drivers
v0x55d0c4ae7180_0 .net "w5", 0 0, L_0x55d0c5db8360;  1 drivers
S_0x55d0c4ae2c00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4b2b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db89a0 .functor XOR 1, L_0x55d0c5db8e40, L_0x55d0c5db9000, C4<0>, C4<0>;
L_0x55d0c5db8a10 .functor XOR 1, L_0x55d0c5db89a0, L_0x55d0c5db91c0, C4<0>, C4<0>;
L_0x55d0c5db8a80 .functor AND 1, L_0x55d0c5db8e40, L_0x55d0c5db9000, C4<1>, C4<1>;
L_0x55d0c5db8af0 .functor AND 1, L_0x55d0c5db8e40, L_0x55d0c5db91c0, C4<1>, C4<1>;
L_0x55d0c5db8bb0 .functor AND 1, L_0x55d0c5db9000, L_0x55d0c5db91c0, C4<1>, C4<1>;
L_0x55d0c5db8c20 .functor OR 1, L_0x55d0c5db8a80, L_0x55d0c5db8af0, C4<0>, C4<0>;
L_0x55d0c5db8d30 .functor OR 1, L_0x55d0c5db8bb0, L_0x55d0c5db8c20, C4<0>, C4<0>;
v0x55d0c4ae1020_0 .net "a", 0 0, L_0x55d0c5db8e40;  1 drivers
v0x55d0c4ae10e0_0 .net "b", 0 0, L_0x55d0c5db9000;  1 drivers
v0x55d0c4adf440_0 .net "ca", 0 0, L_0x55d0c5db8d30;  1 drivers
v0x55d0c4adf510_0 .net "cin", 0 0, L_0x55d0c5db91c0;  1 drivers
v0x55d0c4ad8540_0 .net "sum", 0 0, L_0x55d0c5db8a10;  1 drivers
v0x55d0c4ad8600_0 .net "w1", 0 0, L_0x55d0c5db89a0;  1 drivers
v0x55d0c4ad6960_0 .net "w2", 0 0, L_0x55d0c5db8a80;  1 drivers
v0x55d0c4ad6a20_0 .net "w3", 0 0, L_0x55d0c5db8af0;  1 drivers
v0x55d0c4ad24a0_0 .net "w4", 0 0, L_0x55d0c5db8bb0;  1 drivers
v0x55d0c4ad08c0_0 .net "w5", 0 0, L_0x55d0c5db8c20;  1 drivers
S_0x55d0c4ac0ee0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4b2d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a66e30_0 .net "a", 3 0, L_0x55d0c5dbbf90;  1 drivers
v0x55d0c4a66f30_0 .net "b", 3 0, L_0x55d0c5dbc080;  1 drivers
v0x55d0c4a5e2d0_0 .net "ca", 3 0, L_0x55d0c5dbbe20;  1 drivers
v0x55d0c4a5e390_0 .net "cin", 3 0, L_0x55d0c5dbc170;  1 drivers
v0x55d0c4a5c6f0_0 .net "sum", 3 0, L_0x55d0c5dbbd80;  1 drivers
L_0x55d0c5db9d40 .part L_0x55d0c5dbbf90, 0, 1;
L_0x55d0c5db9e70 .part L_0x55d0c5dbc080, 0, 1;
L_0x55d0c5db9fa0 .part L_0x55d0c5dbc170, 0, 1;
L_0x55d0c5dba5b0 .part L_0x55d0c5dbbf90, 1, 1;
L_0x55d0c5dba6e0 .part L_0x55d0c5dbc080, 1, 1;
L_0x55d0c5dba810 .part L_0x55d0c5dbc170, 1, 1;
L_0x55d0c5dbaf50 .part L_0x55d0c5dbbf90, 2, 1;
L_0x55d0c5dbb080 .part L_0x55d0c5dbc080, 2, 1;
L_0x55d0c5dbb200 .part L_0x55d0c5dbc170, 2, 1;
L_0x55d0c5dbb7d0 .part L_0x55d0c5dbbf90, 3, 1;
L_0x55d0c5dbb990 .part L_0x55d0c5dbc080, 3, 1;
L_0x55d0c5dbbb50 .part L_0x55d0c5dbc170, 3, 1;
L_0x55d0c5dbbd80 .concat8 [ 1 1 1 1], L_0x55d0c5db97e0, L_0x55d0c5dba140, L_0x55d0c5dba9f0, L_0x55d0c5dbb3a0;
L_0x55d0c5dbbe20 .concat8 [ 1 1 1 1], L_0x55d0c5db9c30, L_0x55d0c5dba4a0, L_0x55d0c5dbae40, L_0x55d0c5dbb6c0;
S_0x55d0c4abf300 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4ac0ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5db9380 .functor XOR 1, L_0x55d0c5db9d40, L_0x55d0c5db9e70, C4<0>, C4<0>;
L_0x55d0c5db97e0 .functor XOR 1, L_0x55d0c5db9380, L_0x55d0c5db9fa0, C4<0>, C4<0>;
L_0x55d0c5db98a0 .functor AND 1, L_0x55d0c5db9d40, L_0x55d0c5db9e70, C4<1>, C4<1>;
L_0x55d0c5db99b0 .functor AND 1, L_0x55d0c5db9d40, L_0x55d0c5db9fa0, C4<1>, C4<1>;
L_0x55d0c5db9a70 .functor AND 1, L_0x55d0c5db9e70, L_0x55d0c5db9fa0, C4<1>, C4<1>;
L_0x55d0c5db9ae0 .functor OR 1, L_0x55d0c5db98a0, L_0x55d0c5db99b0, C4<0>, C4<0>;
L_0x55d0c5db9c30 .functor OR 1, L_0x55d0c5db9a70, L_0x55d0c5db9ae0, C4<0>, C4<0>;
v0x55d0c4abd720_0 .net "a", 0 0, L_0x55d0c5db9d40;  1 drivers
v0x55d0c4abd7e0_0 .net "b", 0 0, L_0x55d0c5db9e70;  1 drivers
v0x55d0c4ab6820_0 .net "ca", 0 0, L_0x55d0c5db9c30;  1 drivers
v0x55d0c4ab68c0_0 .net "cin", 0 0, L_0x55d0c5db9fa0;  1 drivers
v0x55d0c4ab4c40_0 .net "sum", 0 0, L_0x55d0c5db97e0;  1 drivers
v0x55d0c4ab4d50_0 .net "w1", 0 0, L_0x55d0c5db9380;  1 drivers
v0x55d0c4ab0780_0 .net "w2", 0 0, L_0x55d0c5db98a0;  1 drivers
v0x55d0c4ab0840_0 .net "w3", 0 0, L_0x55d0c5db99b0;  1 drivers
v0x55d0c4aaeba0_0 .net "w4", 0 0, L_0x55d0c5db9a70;  1 drivers
v0x55d0c4aaec60_0 .net "w5", 0 0, L_0x55d0c5db9ae0;  1 drivers
S_0x55d0c4aacfc0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4ac0ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dba0d0 .functor XOR 1, L_0x55d0c5dba5b0, L_0x55d0c5dba6e0, C4<0>, C4<0>;
L_0x55d0c5dba140 .functor XOR 1, L_0x55d0c5dba0d0, L_0x55d0c5dba810, C4<0>, C4<0>;
L_0x55d0c5dba1b0 .functor AND 1, L_0x55d0c5dba5b0, L_0x55d0c5dba6e0, C4<1>, C4<1>;
L_0x55d0c5dba220 .functor AND 1, L_0x55d0c5dba5b0, L_0x55d0c5dba810, C4<1>, C4<1>;
L_0x55d0c5dba2e0 .functor AND 1, L_0x55d0c5dba6e0, L_0x55d0c5dba810, C4<1>, C4<1>;
L_0x55d0c5dba350 .functor OR 1, L_0x55d0c5dba1b0, L_0x55d0c5dba220, C4<0>, C4<0>;
L_0x55d0c5dba4a0 .functor OR 1, L_0x55d0c5dba2e0, L_0x55d0c5dba350, C4<0>, C4<0>;
v0x55d0c4aa2b10_0 .net "a", 0 0, L_0x55d0c5dba5b0;  1 drivers
v0x55d0c4aa2bd0_0 .net "b", 0 0, L_0x55d0c5dba6e0;  1 drivers
v0x55d0c4aa0f30_0 .net "ca", 0 0, L_0x55d0c5dba4a0;  1 drivers
v0x55d0c4aa1000_0 .net "cin", 0 0, L_0x55d0c5dba810;  1 drivers
v0x55d0c4a9ca70_0 .net "sum", 0 0, L_0x55d0c5dba140;  1 drivers
v0x55d0c4a9cb30_0 .net "w1", 0 0, L_0x55d0c5dba0d0;  1 drivers
v0x55d0c4a9ae90_0 .net "w2", 0 0, L_0x55d0c5dba1b0;  1 drivers
v0x55d0c4a9af50_0 .net "w3", 0 0, L_0x55d0c5dba220;  1 drivers
v0x55d0c4a992b0_0 .net "w4", 0 0, L_0x55d0c5dba2e0;  1 drivers
v0x55d0c4a923b0_0 .net "w5", 0 0, L_0x55d0c5dba350;  1 drivers
S_0x55d0c4a907d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4ac0ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dba980 .functor XOR 1, L_0x55d0c5dbaf50, L_0x55d0c5dbb080, C4<0>, C4<0>;
L_0x55d0c5dba9f0 .functor XOR 1, L_0x55d0c5dba980, L_0x55d0c5dbb200, C4<0>, C4<0>;
L_0x55d0c5dbaab0 .functor AND 1, L_0x55d0c5dbaf50, L_0x55d0c5dbb080, C4<1>, C4<1>;
L_0x55d0c5dbabc0 .functor AND 1, L_0x55d0c5dbaf50, L_0x55d0c5dbb200, C4<1>, C4<1>;
L_0x55d0c5dbac80 .functor AND 1, L_0x55d0c5dbb080, L_0x55d0c5dbb200, C4<1>, C4<1>;
L_0x55d0c5dbacf0 .functor OR 1, L_0x55d0c5dbaab0, L_0x55d0c5dbabc0, C4<0>, C4<0>;
L_0x55d0c5dbae40 .functor OR 1, L_0x55d0c5dbac80, L_0x55d0c5dbacf0, C4<0>, C4<0>;
v0x55d0c4a8c310_0 .net "a", 0 0, L_0x55d0c5dbaf50;  1 drivers
v0x55d0c4a8c3d0_0 .net "b", 0 0, L_0x55d0c5dbb080;  1 drivers
v0x55d0c4a8a730_0 .net "ca", 0 0, L_0x55d0c5dbae40;  1 drivers
v0x55d0c4a8a7d0_0 .net "cin", 0 0, L_0x55d0c5dbb200;  1 drivers
v0x55d0c4a88b50_0 .net "sum", 0 0, L_0x55d0c5dba9f0;  1 drivers
v0x55d0c4a88c60_0 .net "w1", 0 0, L_0x55d0c5dba980;  1 drivers
v0x55d0c4a80df0_0 .net "w2", 0 0, L_0x55d0c5dbaab0;  1 drivers
v0x55d0c4a80eb0_0 .net "w3", 0 0, L_0x55d0c5dbabc0;  1 drivers
v0x55d0c4a7f210_0 .net "w4", 0 0, L_0x55d0c5dbac80;  1 drivers
v0x55d0c4a7f2d0_0 .net "w5", 0 0, L_0x55d0c5dbacf0;  1 drivers
S_0x55d0c4a7ad50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4ac0ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dbb330 .functor XOR 1, L_0x55d0c5dbb7d0, L_0x55d0c5dbb990, C4<0>, C4<0>;
L_0x55d0c5dbb3a0 .functor XOR 1, L_0x55d0c5dbb330, L_0x55d0c5dbbb50, C4<0>, C4<0>;
L_0x55d0c5dbb410 .functor AND 1, L_0x55d0c5dbb7d0, L_0x55d0c5dbb990, C4<1>, C4<1>;
L_0x55d0c5dbb480 .functor AND 1, L_0x55d0c5dbb7d0, L_0x55d0c5dbbb50, C4<1>, C4<1>;
L_0x55d0c5dbb540 .functor AND 1, L_0x55d0c5dbb990, L_0x55d0c5dbbb50, C4<1>, C4<1>;
L_0x55d0c5dbb5b0 .functor OR 1, L_0x55d0c5dbb410, L_0x55d0c5dbb480, C4<0>, C4<0>;
L_0x55d0c5dbb6c0 .functor OR 1, L_0x55d0c5dbb540, L_0x55d0c5dbb5b0, C4<0>, C4<0>;
v0x55d0c4a79170_0 .net "a", 0 0, L_0x55d0c5dbb7d0;  1 drivers
v0x55d0c4a79230_0 .net "b", 0 0, L_0x55d0c5dbb990;  1 drivers
v0x55d0c4a77590_0 .net "ca", 0 0, L_0x55d0c5dbb6c0;  1 drivers
v0x55d0c4a77660_0 .net "cin", 0 0, L_0x55d0c5dbbb50;  1 drivers
v0x55d0c4a70690_0 .net "sum", 0 0, L_0x55d0c5dbb3a0;  1 drivers
v0x55d0c4a70750_0 .net "w1", 0 0, L_0x55d0c5dbb330;  1 drivers
v0x55d0c4a6eab0_0 .net "w2", 0 0, L_0x55d0c5dbb410;  1 drivers
v0x55d0c4a6eb70_0 .net "w3", 0 0, L_0x55d0c5dbb480;  1 drivers
v0x55d0c4a6a5f0_0 .net "w4", 0 0, L_0x55d0c5dbb540;  1 drivers
v0x55d0c4a68a10_0 .net "w5", 0 0, L_0x55d0c5dbb5b0;  1 drivers
S_0x55d0c4a4db70 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4b37900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c49769e0_0 .net "a", 7 0, L_0x55d0c5dc1e30;  1 drivers
v0x55d0c4976ae0_0 .net "b", 7 0, L_0x55d0c5dc1f20;  1 drivers
v0x55d0c4974e00_0 .net "ca", 7 0, L_0x55d0c5dc1ca0;  1 drivers
v0x55d0c4974ec0_0 .net "cin", 7 0, L_0x55d0c5dc2010;  1 drivers
v0x55d0c4973220_0 .net "sum", 7 0, L_0x55d0c5dc1b60;  1 drivers
L_0x55d0c5dbeec0 .part L_0x55d0c5dc1e30, 0, 4;
L_0x55d0c5dbef60 .part L_0x55d0c5dc1f20, 0, 4;
L_0x55d0c5dbf000 .part L_0x55d0c5dc2010, 0, 4;
L_0x55d0c5dc1850 .part L_0x55d0c5dc1e30, 4, 4;
L_0x55d0c5dc1940 .part L_0x55d0c5dc1f20, 4, 4;
L_0x55d0c5dc1a30 .part L_0x55d0c5dc2010, 4, 4;
L_0x55d0c5dc1b60 .concat8 [ 4 4 0 0], L_0x55d0c5dbecb0, L_0x55d0c5dc1640;
L_0x55d0c5dc1ca0 .concat8 [ 4 4 0 0], L_0x55d0c5dbed50, L_0x55d0c5dc16e0;
S_0x55d0c4a4bf90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4a4db70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c49ec5a0_0 .net "a", 3 0, L_0x55d0c5dbeec0;  1 drivers
v0x55d0c49ec6a0_0 .net "b", 3 0, L_0x55d0c5dbef60;  1 drivers
v0x55d0c49e56a0_0 .net "ca", 3 0, L_0x55d0c5dbed50;  1 drivers
v0x55d0c49e5760_0 .net "cin", 3 0, L_0x55d0c5dbf000;  1 drivers
v0x55d0c49e3ac0_0 .net "sum", 3 0, L_0x55d0c5dbecb0;  1 drivers
L_0x55d0c5dbcc70 .part L_0x55d0c5dbeec0, 0, 1;
L_0x55d0c5dbcda0 .part L_0x55d0c5dbef60, 0, 1;
L_0x55d0c5dbced0 .part L_0x55d0c5dbf000, 0, 1;
L_0x55d0c5dbd4e0 .part L_0x55d0c5dbeec0, 1, 1;
L_0x55d0c5dbd610 .part L_0x55d0c5dbef60, 1, 1;
L_0x55d0c5dbd740 .part L_0x55d0c5dbf000, 1, 1;
L_0x55d0c5dbde80 .part L_0x55d0c5dbeec0, 2, 1;
L_0x55d0c5dbdfb0 .part L_0x55d0c5dbef60, 2, 1;
L_0x55d0c5dbe130 .part L_0x55d0c5dbf000, 2, 1;
L_0x55d0c5dbe700 .part L_0x55d0c5dbeec0, 3, 1;
L_0x55d0c5dbe8c0 .part L_0x55d0c5dbef60, 3, 1;
L_0x55d0c5dbea80 .part L_0x55d0c5dbf000, 3, 1;
L_0x55d0c5dbecb0 .concat8 [ 1 1 1 1], L_0x55d0c5dbc750, L_0x55d0c5dbd070, L_0x55d0c5dbd920, L_0x55d0c5dbe2d0;
L_0x55d0c5dbed50 .concat8 [ 1 1 1 1], L_0x55d0c5dbcb60, L_0x55d0c5dbd3d0, L_0x55d0c5dbdd70, L_0x55d0c5dbe5f0;
S_0x55d0c4a47ad0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4a4bf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dbbd10 .functor XOR 1, L_0x55d0c5dbcc70, L_0x55d0c5dbcda0, C4<0>, C4<0>;
L_0x55d0c5dbc750 .functor XOR 1, L_0x55d0c5dbbd10, L_0x55d0c5dbced0, C4<0>, C4<0>;
L_0x55d0c5dbc810 .functor AND 1, L_0x55d0c5dbcc70, L_0x55d0c5dbcda0, C4<1>, C4<1>;
L_0x55d0c5dbc920 .functor AND 1, L_0x55d0c5dbcc70, L_0x55d0c5dbced0, C4<1>, C4<1>;
L_0x55d0c5dbc9e0 .functor AND 1, L_0x55d0c5dbcda0, L_0x55d0c5dbced0, C4<1>, C4<1>;
L_0x55d0c5dbca50 .functor OR 1, L_0x55d0c5dbc810, L_0x55d0c5dbc920, C4<0>, C4<0>;
L_0x55d0c5dbcb60 .functor OR 1, L_0x55d0c5dbc9e0, L_0x55d0c5dbca50, C4<0>, C4<0>;
v0x55d0c4a45f70_0 .net "a", 0 0, L_0x55d0c5dbcc70;  1 drivers
v0x55d0c4a44310_0 .net "b", 0 0, L_0x55d0c5dbcda0;  1 drivers
v0x55d0c4a443d0_0 .net "ca", 0 0, L_0x55d0c5dbcb60;  1 drivers
v0x55d0c4a3c5b0_0 .net "cin", 0 0, L_0x55d0c5dbced0;  1 drivers
v0x55d0c4a3c670_0 .net "sum", 0 0, L_0x55d0c5dbc750;  1 drivers
v0x55d0c4a3a9d0_0 .net "w1", 0 0, L_0x55d0c5dbbd10;  1 drivers
v0x55d0c4a3aa90_0 .net "w2", 0 0, L_0x55d0c5dbc810;  1 drivers
v0x55d0c4a36510_0 .net "w3", 0 0, L_0x55d0c5dbc920;  1 drivers
v0x55d0c4a365d0_0 .net "w4", 0 0, L_0x55d0c5dbc9e0;  1 drivers
v0x55d0c4a349e0_0 .net "w5", 0 0, L_0x55d0c5dbca50;  1 drivers
S_0x55d0c4a32d50 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4a4bf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dbd000 .functor XOR 1, L_0x55d0c5dbd4e0, L_0x55d0c5dbd610, C4<0>, C4<0>;
L_0x55d0c5dbd070 .functor XOR 1, L_0x55d0c5dbd000, L_0x55d0c5dbd740, C4<0>, C4<0>;
L_0x55d0c5dbd0e0 .functor AND 1, L_0x55d0c5dbd4e0, L_0x55d0c5dbd610, C4<1>, C4<1>;
L_0x55d0c5dbd150 .functor AND 1, L_0x55d0c5dbd4e0, L_0x55d0c5dbd740, C4<1>, C4<1>;
L_0x55d0c5dbd210 .functor AND 1, L_0x55d0c5dbd610, L_0x55d0c5dbd740, C4<1>, C4<1>;
L_0x55d0c5dbd280 .functor OR 1, L_0x55d0c5dbd0e0, L_0x55d0c5dbd150, C4<0>, C4<0>;
L_0x55d0c5dbd3d0 .functor OR 1, L_0x55d0c5dbd210, L_0x55d0c5dbd280, C4<0>, C4<0>;
v0x55d0c4a2be50_0 .net "a", 0 0, L_0x55d0c5dbd4e0;  1 drivers
v0x55d0c4a2bf10_0 .net "b", 0 0, L_0x55d0c5dbd610;  1 drivers
v0x55d0c4a2a270_0 .net "ca", 0 0, L_0x55d0c5dbd3d0;  1 drivers
v0x55d0c4a2a340_0 .net "cin", 0 0, L_0x55d0c5dbd740;  1 drivers
v0x55d0c4a25db0_0 .net "sum", 0 0, L_0x55d0c5dbd070;  1 drivers
v0x55d0c4a25e70_0 .net "w1", 0 0, L_0x55d0c5dbd000;  1 drivers
v0x55d0c4a241d0_0 .net "w2", 0 0, L_0x55d0c5dbd0e0;  1 drivers
v0x55d0c4a24290_0 .net "w3", 0 0, L_0x55d0c5dbd150;  1 drivers
v0x55d0c4a225f0_0 .net "w4", 0 0, L_0x55d0c5dbd210;  1 drivers
v0x55d0c4a17b20_0 .net "w5", 0 0, L_0x55d0c5dbd280;  1 drivers
S_0x55d0c4a15f40 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4a4bf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dbd8b0 .functor XOR 1, L_0x55d0c5dbde80, L_0x55d0c5dbdfb0, C4<0>, C4<0>;
L_0x55d0c5dbd920 .functor XOR 1, L_0x55d0c5dbd8b0, L_0x55d0c5dbe130, C4<0>, C4<0>;
L_0x55d0c5dbd9e0 .functor AND 1, L_0x55d0c5dbde80, L_0x55d0c5dbdfb0, C4<1>, C4<1>;
L_0x55d0c5dbdaf0 .functor AND 1, L_0x55d0c5dbde80, L_0x55d0c5dbe130, C4<1>, C4<1>;
L_0x55d0c5dbdbb0 .functor AND 1, L_0x55d0c5dbdfb0, L_0x55d0c5dbe130, C4<1>, C4<1>;
L_0x55d0c5dbdc20 .functor OR 1, L_0x55d0c5dbd9e0, L_0x55d0c5dbdaf0, C4<0>, C4<0>;
L_0x55d0c5dbdd70 .functor OR 1, L_0x55d0c5dbdbb0, L_0x55d0c5dbdc20, C4<0>, C4<0>;
v0x55d0c4a11a80_0 .net "a", 0 0, L_0x55d0c5dbde80;  1 drivers
v0x55d0c4a11b40_0 .net "b", 0 0, L_0x55d0c5dbdfb0;  1 drivers
v0x55d0c4a0fea0_0 .net "ca", 0 0, L_0x55d0c5dbdd70;  1 drivers
v0x55d0c4a0ff40_0 .net "cin", 0 0, L_0x55d0c5dbe130;  1 drivers
v0x55d0c4a0e2c0_0 .net "sum", 0 0, L_0x55d0c5dbd920;  1 drivers
v0x55d0c4a0e3d0_0 .net "w1", 0 0, L_0x55d0c5dbd8b0;  1 drivers
v0x55d0c4a073c0_0 .net "w2", 0 0, L_0x55d0c5dbd9e0;  1 drivers
v0x55d0c4a07480_0 .net "w3", 0 0, L_0x55d0c5dbdaf0;  1 drivers
v0x55d0c4a057e0_0 .net "w4", 0 0, L_0x55d0c5dbdbb0;  1 drivers
v0x55d0c4a058a0_0 .net "w5", 0 0, L_0x55d0c5dbdc20;  1 drivers
S_0x55d0c4a01320 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4a4bf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dbe260 .functor XOR 1, L_0x55d0c5dbe700, L_0x55d0c5dbe8c0, C4<0>, C4<0>;
L_0x55d0c5dbe2d0 .functor XOR 1, L_0x55d0c5dbe260, L_0x55d0c5dbea80, C4<0>, C4<0>;
L_0x55d0c5dbe340 .functor AND 1, L_0x55d0c5dbe700, L_0x55d0c5dbe8c0, C4<1>, C4<1>;
L_0x55d0c5dbe3b0 .functor AND 1, L_0x55d0c5dbe700, L_0x55d0c5dbea80, C4<1>, C4<1>;
L_0x55d0c5dbe470 .functor AND 1, L_0x55d0c5dbe8c0, L_0x55d0c5dbea80, C4<1>, C4<1>;
L_0x55d0c5dbe4e0 .functor OR 1, L_0x55d0c5dbe340, L_0x55d0c5dbe3b0, C4<0>, C4<0>;
L_0x55d0c5dbe5f0 .functor OR 1, L_0x55d0c5dbe470, L_0x55d0c5dbe4e0, C4<0>, C4<0>;
v0x55d0c49ff740_0 .net "a", 0 0, L_0x55d0c5dbe700;  1 drivers
v0x55d0c49ff800_0 .net "b", 0 0, L_0x55d0c5dbe8c0;  1 drivers
v0x55d0c49fdb60_0 .net "ca", 0 0, L_0x55d0c5dbe5f0;  1 drivers
v0x55d0c49fdc30_0 .net "cin", 0 0, L_0x55d0c5dbea80;  1 drivers
v0x55d0c49f5e00_0 .net "sum", 0 0, L_0x55d0c5dbe2d0;  1 drivers
v0x55d0c49f5ec0_0 .net "w1", 0 0, L_0x55d0c5dbe260;  1 drivers
v0x55d0c49f4220_0 .net "w2", 0 0, L_0x55d0c5dbe340;  1 drivers
v0x55d0c49f42e0_0 .net "w3", 0 0, L_0x55d0c5dbe3b0;  1 drivers
v0x55d0c49efd60_0 .net "w4", 0 0, L_0x55d0c5dbe470;  1 drivers
v0x55d0c49ee180_0 .net "w5", 0 0, L_0x55d0c5dbe4e0;  1 drivers
S_0x55d0c49df600 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4a4db70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4983980_0 .net "a", 3 0, L_0x55d0c5dc1850;  1 drivers
v0x55d0c4983a80_0 .net "b", 3 0, L_0x55d0c5dc1940;  1 drivers
v0x55d0c497ca80_0 .net "ca", 3 0, L_0x55d0c5dc16e0;  1 drivers
v0x55d0c497cb40_0 .net "cin", 3 0, L_0x55d0c5dc1a30;  1 drivers
v0x55d0c497aea0_0 .net "sum", 3 0, L_0x55d0c5dc1640;  1 drivers
L_0x55d0c5dbf600 .part L_0x55d0c5dc1850, 0, 1;
L_0x55d0c5dbf730 .part L_0x55d0c5dc1940, 0, 1;
L_0x55d0c5dbf860 .part L_0x55d0c5dc1a30, 0, 1;
L_0x55d0c5dbfe70 .part L_0x55d0c5dc1850, 1, 1;
L_0x55d0c5dbffa0 .part L_0x55d0c5dc1940, 1, 1;
L_0x55d0c5dc00d0 .part L_0x55d0c5dc1a30, 1, 1;
L_0x55d0c5dc0810 .part L_0x55d0c5dc1850, 2, 1;
L_0x55d0c5dc0940 .part L_0x55d0c5dc1940, 2, 1;
L_0x55d0c5dc0ac0 .part L_0x55d0c5dc1a30, 2, 1;
L_0x55d0c5dc1090 .part L_0x55d0c5dc1850, 3, 1;
L_0x55d0c5dc1250 .part L_0x55d0c5dc1940, 3, 1;
L_0x55d0c5dc1410 .part L_0x55d0c5dc1a30, 3, 1;
L_0x55d0c5dc1640 .concat8 [ 1 1 1 1], L_0x55d0c5dbf0a0, L_0x55d0c5dbfa00, L_0x55d0c5dc02b0, L_0x55d0c5dc0c60;
L_0x55d0c5dc16e0 .concat8 [ 1 1 1 1], L_0x55d0c5dbf4f0, L_0x55d0c5dbfd60, L_0x55d0c5dc0700, L_0x55d0c5dc0f80;
S_0x55d0c49dda20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c49df600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dbec40 .functor XOR 1, L_0x55d0c5dbf600, L_0x55d0c5dbf730, C4<0>, C4<0>;
L_0x55d0c5dbf0a0 .functor XOR 1, L_0x55d0c5dbec40, L_0x55d0c5dbf860, C4<0>, C4<0>;
L_0x55d0c5dbf160 .functor AND 1, L_0x55d0c5dbf600, L_0x55d0c5dbf730, C4<1>, C4<1>;
L_0x55d0c5dbf270 .functor AND 1, L_0x55d0c5dbf600, L_0x55d0c5dbf860, C4<1>, C4<1>;
L_0x55d0c5dbf330 .functor AND 1, L_0x55d0c5dbf730, L_0x55d0c5dbf860, C4<1>, C4<1>;
L_0x55d0c5dbf3a0 .functor OR 1, L_0x55d0c5dbf160, L_0x55d0c5dbf270, C4<0>, C4<0>;
L_0x55d0c5dbf4f0 .functor OR 1, L_0x55d0c5dbf330, L_0x55d0c5dbf3a0, C4<0>, C4<0>;
v0x55d0c49dbe40_0 .net "a", 0 0, L_0x55d0c5dbf600;  1 drivers
v0x55d0c49dbf00_0 .net "b", 0 0, L_0x55d0c5dbf730;  1 drivers
v0x55d0c49d32e0_0 .net "ca", 0 0, L_0x55d0c5dbf4f0;  1 drivers
v0x55d0c49d33b0_0 .net "cin", 0 0, L_0x55d0c5dbf860;  1 drivers
v0x55d0c49d1700_0 .net "sum", 0 0, L_0x55d0c5dbf0a0;  1 drivers
v0x55d0c49d17c0_0 .net "w1", 0 0, L_0x55d0c5dbec40;  1 drivers
v0x55d0c49cd240_0 .net "w2", 0 0, L_0x55d0c5dbf160;  1 drivers
v0x55d0c49cd300_0 .net "w3", 0 0, L_0x55d0c5dbf270;  1 drivers
v0x55d0c49cb660_0 .net "w4", 0 0, L_0x55d0c5dbf330;  1 drivers
v0x55d0c49cb720_0 .net "w5", 0 0, L_0x55d0c5dbf3a0;  1 drivers
S_0x55d0c49c9a80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c49df600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dbf990 .functor XOR 1, L_0x55d0c5dbfe70, L_0x55d0c5dbffa0, C4<0>, C4<0>;
L_0x55d0c5dbfa00 .functor XOR 1, L_0x55d0c5dbf990, L_0x55d0c5dc00d0, C4<0>, C4<0>;
L_0x55d0c5dbfa70 .functor AND 1, L_0x55d0c5dbfe70, L_0x55d0c5dbffa0, C4<1>, C4<1>;
L_0x55d0c5dbfae0 .functor AND 1, L_0x55d0c5dbfe70, L_0x55d0c5dc00d0, C4<1>, C4<1>;
L_0x55d0c5dbfba0 .functor AND 1, L_0x55d0c5dbffa0, L_0x55d0c5dc00d0, C4<1>, C4<1>;
L_0x55d0c5dbfc10 .functor OR 1, L_0x55d0c5dbfa70, L_0x55d0c5dbfae0, C4<0>, C4<0>;
L_0x55d0c5dbfd60 .functor OR 1, L_0x55d0c5dbfba0, L_0x55d0c5dbfc10, C4<0>, C4<0>;
v0x55d0c49c2b80_0 .net "a", 0 0, L_0x55d0c5dbfe70;  1 drivers
v0x55d0c49c2c40_0 .net "b", 0 0, L_0x55d0c5dbffa0;  1 drivers
v0x55d0c49c0fa0_0 .net "ca", 0 0, L_0x55d0c5dbfd60;  1 drivers
v0x55d0c49c1070_0 .net "cin", 0 0, L_0x55d0c5dc00d0;  1 drivers
v0x55d0c49bcae0_0 .net "sum", 0 0, L_0x55d0c5dbfa00;  1 drivers
v0x55d0c49bcba0_0 .net "w1", 0 0, L_0x55d0c5dbf990;  1 drivers
v0x55d0c49baf00_0 .net "w2", 0 0, L_0x55d0c5dbfa70;  1 drivers
v0x55d0c49bafc0_0 .net "w3", 0 0, L_0x55d0c5dbfae0;  1 drivers
v0x55d0c49b9320_0 .net "w4", 0 0, L_0x55d0c5dbfba0;  1 drivers
v0x55d0c49b15c0_0 .net "w5", 0 0, L_0x55d0c5dbfc10;  1 drivers
S_0x55d0c49af9e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c49df600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc0240 .functor XOR 1, L_0x55d0c5dc0810, L_0x55d0c5dc0940, C4<0>, C4<0>;
L_0x55d0c5dc02b0 .functor XOR 1, L_0x55d0c5dc0240, L_0x55d0c5dc0ac0, C4<0>, C4<0>;
L_0x55d0c5dc0370 .functor AND 1, L_0x55d0c5dc0810, L_0x55d0c5dc0940, C4<1>, C4<1>;
L_0x55d0c5dc0480 .functor AND 1, L_0x55d0c5dc0810, L_0x55d0c5dc0ac0, C4<1>, C4<1>;
L_0x55d0c5dc0540 .functor AND 1, L_0x55d0c5dc0940, L_0x55d0c5dc0ac0, C4<1>, C4<1>;
L_0x55d0c5dc05b0 .functor OR 1, L_0x55d0c5dc0370, L_0x55d0c5dc0480, C4<0>, C4<0>;
L_0x55d0c5dc0700 .functor OR 1, L_0x55d0c5dc0540, L_0x55d0c5dc05b0, C4<0>, C4<0>;
v0x55d0c49ab520_0 .net "a", 0 0, L_0x55d0c5dc0810;  1 drivers
v0x55d0c49ab5e0_0 .net "b", 0 0, L_0x55d0c5dc0940;  1 drivers
v0x55d0c49a9940_0 .net "ca", 0 0, L_0x55d0c5dc0700;  1 drivers
v0x55d0c49a99e0_0 .net "cin", 0 0, L_0x55d0c5dc0ac0;  1 drivers
v0x55d0c49a7d60_0 .net "sum", 0 0, L_0x55d0c5dc02b0;  1 drivers
v0x55d0c49a7e70_0 .net "w1", 0 0, L_0x55d0c5dc0240;  1 drivers
v0x55d0c49a0e60_0 .net "w2", 0 0, L_0x55d0c5dc0370;  1 drivers
v0x55d0c49a0f20_0 .net "w3", 0 0, L_0x55d0c5dc0480;  1 drivers
v0x55d0c499f280_0 .net "w4", 0 0, L_0x55d0c5dc0540;  1 drivers
v0x55d0c499f340_0 .net "w5", 0 0, L_0x55d0c5dc05b0;  1 drivers
S_0x55d0c499adc0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c49df600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc0bf0 .functor XOR 1, L_0x55d0c5dc1090, L_0x55d0c5dc1250, C4<0>, C4<0>;
L_0x55d0c5dc0c60 .functor XOR 1, L_0x55d0c5dc0bf0, L_0x55d0c5dc1410, C4<0>, C4<0>;
L_0x55d0c5dc0cd0 .functor AND 1, L_0x55d0c5dc1090, L_0x55d0c5dc1250, C4<1>, C4<1>;
L_0x55d0c5dc0d40 .functor AND 1, L_0x55d0c5dc1090, L_0x55d0c5dc1410, C4<1>, C4<1>;
L_0x55d0c5dc0e00 .functor AND 1, L_0x55d0c5dc1250, L_0x55d0c5dc1410, C4<1>, C4<1>;
L_0x55d0c5dc0e70 .functor OR 1, L_0x55d0c5dc0cd0, L_0x55d0c5dc0d40, C4<0>, C4<0>;
L_0x55d0c5dc0f80 .functor OR 1, L_0x55d0c5dc0e00, L_0x55d0c5dc0e70, C4<0>, C4<0>;
v0x55d0c49991e0_0 .net "a", 0 0, L_0x55d0c5dc1090;  1 drivers
v0x55d0c49992a0_0 .net "b", 0 0, L_0x55d0c5dc1250;  1 drivers
v0x55d0c4997600_0 .net "ca", 0 0, L_0x55d0c5dc0f80;  1 drivers
v0x55d0c49976d0_0 .net "cin", 0 0, L_0x55d0c5dc1410;  1 drivers
v0x55d0c498d1e0_0 .net "sum", 0 0, L_0x55d0c5dc0c60;  1 drivers
v0x55d0c498d2a0_0 .net "w1", 0 0, L_0x55d0c5dc0bf0;  1 drivers
v0x55d0c498b600_0 .net "w2", 0 0, L_0x55d0c5dc0cd0;  1 drivers
v0x55d0c498b6c0_0 .net "w3", 0 0, L_0x55d0c5dc0d40;  1 drivers
v0x55d0c4987140_0 .net "w4", 0 0, L_0x55d0c5dc0e00;  1 drivers
v0x55d0c4985560_0 .net "w5", 0 0, L_0x55d0c5dc0e70;  1 drivers
S_0x55d0c4942900 .scope module, "a_5" "triple_fam" 3 33, 11 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55d0c59b74f0_0 .net "c", 259 0, L_0x55d0c5e4f150;  1 drivers
v0x55d0c59b75d0_0 .net "ca", 194 0, L_0x55d0c5e4ef70;  1 drivers
v0x55d0c59b76c0_0 .net "s", 324 0, L_0x55d0c5e4f0b0;  1 drivers
v0x55d0c59b77c0_0 .net "sum", 194 0, L_0x55d0c5e4ee80;  1 drivers
L_0x55d0c5df1ca0 .part L_0x55d0c5e4f0b0, 0, 65;
L_0x55d0c5df1d40 .part L_0x55d0c5e4f0b0, 65, 65;
L_0x55d0c5df1e30 .part L_0x55d0c5e4f150, 0, 65;
L_0x55d0c5e20320 .part L_0x55d0c5e4f150, 65, 65;
L_0x55d0c5e20410 .part L_0x55d0c5e4f0b0, 130, 65;
L_0x55d0c5e204b0 .part L_0x55d0c5e4f150, 130, 65;
L_0x55d0c5e4eb30 .part L_0x55d0c5e4f0b0, 195, 65;
L_0x55d0c5e4ec60 .part L_0x55d0c5e4f0b0, 260, 65;
L_0x55d0c5e4ed50 .part L_0x55d0c5e4f150, 195, 65;
L_0x55d0c5e4ee80 .concat8 [ 65 65 65 0], L_0x55d0c5df1930, L_0x55d0c5e1ffb0, L_0x55d0c5e4e7c0;
L_0x55d0c5e4ef70 .concat8 [ 65 65 65 0], L_0x55d0c5df1ac0, L_0x55d0c5e20140, L_0x55d0c5e4e950;
S_0x55d0c4940d20 .scope module, "a_0" "SixtyfourBA" 11 10, 5 3 0, S_0x55d0c4942900;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4de69c0_0 .net/2u *"_s2", 0 0, L_0x7f868395b7b0;  1 drivers
L_0x7f868395b7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c4de5b40_0 .net/2u *"_s6", 0 0, L_0x7f868395b7f8;  1 drivers
v0x55d0c4de5c20_0 .net "a", 64 0, L_0x55d0c5df1ca0;  1 drivers
v0x55d0c4de5ce0_0 .net "b", 64 0, L_0x55d0c5df1d40;  1 drivers
v0x55d0c4de5dc0_0 .net "ca", 64 0, L_0x55d0c5df1ac0;  1 drivers
v0x55d0c4dc3e20_0 .net "cin", 64 0, L_0x55d0c5df1e30;  1 drivers
v0x55d0c4dc3f00_0 .net "sum", 64 0, L_0x55d0c5df1930;  1 drivers
L_0x55d0c5dda580 .part L_0x55d0c5df1ca0, 0, 32;
L_0x55d0c5dda620 .part L_0x55d0c5df1d40, 0, 32;
L_0x55d0c5dda6c0 .part L_0x55d0c5df1e30, 0, 32;
L_0x55d0c5df1660 .part L_0x55d0c5df1ca0, 32, 32;
L_0x55d0c5df1750 .part L_0x55d0c5df1d40, 32, 32;
L_0x55d0c5df1840 .part L_0x55d0c5df1e30, 32, 32;
L_0x55d0c5df1930 .concat8 [ 32 32 1 0], L_0x55d0c5dda2b0, L_0x55d0c5df1390, L_0x7f868395b7f8;
L_0x55d0c5df1ac0 .concat8 [ 1 32 32 0], L_0x7f868395b7b0, L_0x55d0c5dda3f0, L_0x55d0c5df14d0;
S_0x55d0c493f140 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4940d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c57196e0_0 .net "a", 31 0, L_0x55d0c5dda580;  1 drivers
v0x55d0c57197e0_0 .net "b", 31 0, L_0x55d0c5dda620;  1 drivers
v0x55d0c5708120_0 .net "ca", 31 0, L_0x55d0c5dda3f0;  1 drivers
v0x55d0c57081e0_0 .net "cin", 31 0, L_0x55d0c5dda6c0;  1 drivers
v0x55d0c57082c0_0 .net "sum", 31 0, L_0x55d0c5dda2b0;  1 drivers
L_0x55d0c5dce940 .part L_0x55d0c5dda580, 0, 16;
L_0x55d0c5dce9e0 .part L_0x55d0c5dda620, 0, 16;
L_0x55d0c5dcea80 .part L_0x55d0c5dda6c0, 0, 16;
L_0x55d0c5dd9fe0 .part L_0x55d0c5dda580, 16, 16;
L_0x55d0c5dda0d0 .part L_0x55d0c5dda620, 16, 16;
L_0x55d0c5dda1c0 .part L_0x55d0c5dda6c0, 16, 16;
L_0x55d0c5dda2b0 .concat8 [ 16 16 0 0], L_0x55d0c5dce670, L_0x55d0c5dd9d10;
L_0x55d0c5dda3f0 .concat8 [ 16 16 0 0], L_0x55d0c5dce7b0, L_0x55d0c5dd9e50;
S_0x55d0c4938240 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c493f140;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c51242d0_0 .net "a", 15 0, L_0x55d0c5dce940;  1 drivers
v0x55d0c51243b0_0 .net "b", 15 0, L_0x55d0c5dce9e0;  1 drivers
v0x55d0c5112d10_0 .net "ca", 15 0, L_0x55d0c5dce7b0;  1 drivers
v0x55d0c5112dd0_0 .net "cin", 15 0, L_0x55d0c5dcea80;  1 drivers
v0x55d0c5112eb0_0 .net "sum", 15 0, L_0x55d0c5dce670;  1 drivers
L_0x55d0c5dc8ce0 .part L_0x55d0c5dce940, 0, 8;
L_0x55d0c5dc8d80 .part L_0x55d0c5dce9e0, 0, 8;
L_0x55d0c5dc8e20 .part L_0x55d0c5dcea80, 0, 8;
L_0x55d0c5dce3a0 .part L_0x55d0c5dce940, 8, 8;
L_0x55d0c5dce490 .part L_0x55d0c5dce9e0, 8, 8;
L_0x55d0c5dce580 .part L_0x55d0c5dcea80, 8, 8;
L_0x55d0c5dce670 .concat8 [ 8 8 0 0], L_0x55d0c5dc8a10, L_0x55d0c5dce0d0;
L_0x55d0c5dce7b0 .concat8 [ 8 8 0 0], L_0x55d0c5dc8b50, L_0x55d0c5dce210;
S_0x55d0c49321a0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4938240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5479880_0 .net "a", 7 0, L_0x55d0c5dc8ce0;  1 drivers
v0x55d0c4d5e180_0 .net "b", 7 0, L_0x55d0c5dc8d80;  1 drivers
v0x55d0c4d5e260_0 .net "ca", 7 0, L_0x55d0c5dc8b50;  1 drivers
v0x55d0c4bbdee0_0 .net "cin", 7 0, L_0x55d0c5dc8e20;  1 drivers
v0x55d0c4bbdfc0_0 .net "sum", 7 0, L_0x55d0c5dc8a10;  1 drivers
L_0x55d0c5dc5e50 .part L_0x55d0c5dc8ce0, 0, 4;
L_0x55d0c5dc5ef0 .part L_0x55d0c5dc8d80, 0, 4;
L_0x55d0c5dc5f90 .part L_0x55d0c5dc8e20, 0, 4;
L_0x55d0c5dc8740 .part L_0x55d0c5dc8ce0, 4, 4;
L_0x55d0c5dc8830 .part L_0x55d0c5dc8d80, 4, 4;
L_0x55d0c5dc8920 .part L_0x55d0c5dc8e20, 4, 4;
L_0x55d0c5dc8a10 .concat8 [ 4 4 0 0], L_0x55d0c5dc5c40, L_0x55d0c5dc8580;
L_0x55d0c5dc8b50 .concat8 [ 4 4 0 0], L_0x55d0c5dc5ce0, L_0x55d0c5dc8620;
S_0x55d0c49305c0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c49321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c48ce7b0_0 .net "a", 3 0, L_0x55d0c5dc5e50;  1 drivers
v0x55d0c48ce8b0_0 .net "b", 3 0, L_0x55d0c5dc5ef0;  1 drivers
v0x55d0c48ca2f0_0 .net "ca", 3 0, L_0x55d0c5dc5ce0;  1 drivers
v0x55d0c48ca3b0_0 .net "cin", 3 0, L_0x55d0c5dc5f90;  1 drivers
v0x55d0c48c8710_0 .net "sum", 3 0, L_0x55d0c5dc5c40;  1 drivers
L_0x55d0c5dc3be0 .part L_0x55d0c5dc5e50, 0, 1;
L_0x55d0c5dc3d10 .part L_0x55d0c5dc5ef0, 0, 1;
L_0x55d0c5dc3e40 .part L_0x55d0c5dc5f90, 0, 1;
L_0x55d0c5dc4410 .part L_0x55d0c5dc5e50, 1, 1;
L_0x55d0c5dc4540 .part L_0x55d0c5dc5ef0, 1, 1;
L_0x55d0c5dc4670 .part L_0x55d0c5dc5f90, 1, 1;
L_0x55d0c5dc4db0 .part L_0x55d0c5dc5e50, 2, 1;
L_0x55d0c5dc4ee0 .part L_0x55d0c5dc5ef0, 2, 1;
L_0x55d0c5dc5060 .part L_0x55d0c5dc5f90, 2, 1;
L_0x55d0c5dc5630 .part L_0x55d0c5dc5e50, 3, 1;
L_0x55d0c5dc5850 .part L_0x55d0c5dc5ef0, 3, 1;
L_0x55d0c5dc5a10 .part L_0x55d0c5dc5f90, 3, 1;
L_0x55d0c5dc5c40 .concat8 [ 1 1 1 1], L_0x55d0c5dc3710, L_0x55d0c5dc3fe0, L_0x55d0c5dc4850, L_0x55d0c5dc5200;
L_0x55d0c5dc5ce0 .concat8 [ 1 1 1 1], L_0x55d0c5dc3ad0, L_0x55d0c5dc4300, L_0x55d0c5dc4ca0, L_0x55d0c5dc5520;
S_0x55d0c492e9e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c49305c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc15d0 .functor XOR 1, L_0x55d0c5dc3be0, L_0x55d0c5dc3d10, C4<0>, C4<0>;
L_0x55d0c5dc3710 .functor XOR 1, L_0x55d0c5dc15d0, L_0x55d0c5dc3e40, C4<0>, C4<0>;
L_0x55d0c5dc3780 .functor AND 1, L_0x55d0c5dc3be0, L_0x55d0c5dc3d10, C4<1>, C4<1>;
L_0x55d0c5dc3890 .functor AND 1, L_0x55d0c5dc3be0, L_0x55d0c5dc3e40, C4<1>, C4<1>;
L_0x55d0c5dc3950 .functor AND 1, L_0x55d0c5dc3d10, L_0x55d0c5dc3e40, C4<1>, C4<1>;
L_0x55d0c5dc39c0 .functor OR 1, L_0x55d0c5dc3780, L_0x55d0c5dc3890, C4<0>, C4<0>;
L_0x55d0c5dc3ad0 .functor OR 1, L_0x55d0c5dc3950, L_0x55d0c5dc39c0, C4<0>, C4<0>;
v0x55d0c4926d00_0 .net "a", 0 0, L_0x55d0c5dc3be0;  1 drivers
v0x55d0c49250a0_0 .net "b", 0 0, L_0x55d0c5dc3d10;  1 drivers
v0x55d0c4925160_0 .net "ca", 0 0, L_0x55d0c5dc3ad0;  1 drivers
v0x55d0c4920be0_0 .net "cin", 0 0, L_0x55d0c5dc3e40;  1 drivers
v0x55d0c4920ca0_0 .net "sum", 0 0, L_0x55d0c5dc3710;  1 drivers
v0x55d0c491f000_0 .net "w1", 0 0, L_0x55d0c5dc15d0;  1 drivers
v0x55d0c491f0c0_0 .net "w2", 0 0, L_0x55d0c5dc3780;  1 drivers
v0x55d0c491d420_0 .net "w3", 0 0, L_0x55d0c5dc3890;  1 drivers
v0x55d0c491d4e0_0 .net "w4", 0 0, L_0x55d0c5dc3950;  1 drivers
v0x55d0c49165d0_0 .net "w5", 0 0, L_0x55d0c5dc39c0;  1 drivers
S_0x55d0c4914940 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c49305c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc3f70 .functor XOR 1, L_0x55d0c5dc4410, L_0x55d0c5dc4540, C4<0>, C4<0>;
L_0x55d0c5dc3fe0 .functor XOR 1, L_0x55d0c5dc3f70, L_0x55d0c5dc4670, C4<0>, C4<0>;
L_0x55d0c5dc4050 .functor AND 1, L_0x55d0c5dc4410, L_0x55d0c5dc4540, C4<1>, C4<1>;
L_0x55d0c5dc40c0 .functor AND 1, L_0x55d0c5dc4410, L_0x55d0c5dc4670, C4<1>, C4<1>;
L_0x55d0c5dc4180 .functor AND 1, L_0x55d0c5dc4540, L_0x55d0c5dc4670, C4<1>, C4<1>;
L_0x55d0c5dc41f0 .functor OR 1, L_0x55d0c5dc4050, L_0x55d0c5dc40c0, C4<0>, C4<0>;
L_0x55d0c5dc4300 .functor OR 1, L_0x55d0c5dc4180, L_0x55d0c5dc41f0, C4<0>, C4<0>;
v0x55d0c4910480_0 .net "a", 0 0, L_0x55d0c5dc4410;  1 drivers
v0x55d0c4910560_0 .net "b", 0 0, L_0x55d0c5dc4540;  1 drivers
v0x55d0c490e8a0_0 .net "ca", 0 0, L_0x55d0c5dc4300;  1 drivers
v0x55d0c490e940_0 .net "cin", 0 0, L_0x55d0c5dc4670;  1 drivers
v0x55d0c490ccc0_0 .net "sum", 0 0, L_0x55d0c5dc3fe0;  1 drivers
v0x55d0c490cdd0_0 .net "w1", 0 0, L_0x55d0c5dc3f70;  1 drivers
v0x55d0c4902810_0 .net "w2", 0 0, L_0x55d0c5dc4050;  1 drivers
v0x55d0c49028d0_0 .net "w3", 0 0, L_0x55d0c5dc40c0;  1 drivers
v0x55d0c4900c30_0 .net "w4", 0 0, L_0x55d0c5dc4180;  1 drivers
v0x55d0c48fc770_0 .net "w5", 0 0, L_0x55d0c5dc41f0;  1 drivers
S_0x55d0c48fab90 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c49305c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc47e0 .functor XOR 1, L_0x55d0c5dc4db0, L_0x55d0c5dc4ee0, C4<0>, C4<0>;
L_0x55d0c5dc4850 .functor XOR 1, L_0x55d0c5dc47e0, L_0x55d0c5dc5060, C4<0>, C4<0>;
L_0x55d0c5dc4910 .functor AND 1, L_0x55d0c5dc4db0, L_0x55d0c5dc4ee0, C4<1>, C4<1>;
L_0x55d0c5dc4a20 .functor AND 1, L_0x55d0c5dc4db0, L_0x55d0c5dc5060, C4<1>, C4<1>;
L_0x55d0c5dc4ae0 .functor AND 1, L_0x55d0c5dc4ee0, L_0x55d0c5dc5060, C4<1>, C4<1>;
L_0x55d0c5dc4b50 .functor OR 1, L_0x55d0c5dc4910, L_0x55d0c5dc4a20, C4<0>, C4<0>;
L_0x55d0c5dc4ca0 .functor OR 1, L_0x55d0c5dc4ae0, L_0x55d0c5dc4b50, C4<0>, C4<0>;
v0x55d0c48f8fb0_0 .net "a", 0 0, L_0x55d0c5dc4db0;  1 drivers
v0x55d0c48f9070_0 .net "b", 0 0, L_0x55d0c5dc4ee0;  1 drivers
v0x55d0c48f20b0_0 .net "ca", 0 0, L_0x55d0c5dc4ca0;  1 drivers
v0x55d0c48f2150_0 .net "cin", 0 0, L_0x55d0c5dc5060;  1 drivers
v0x55d0c48f04d0_0 .net "sum", 0 0, L_0x55d0c5dc4850;  1 drivers
v0x55d0c48f05e0_0 .net "w1", 0 0, L_0x55d0c5dc47e0;  1 drivers
v0x55d0c48ec010_0 .net "w2", 0 0, L_0x55d0c5dc4910;  1 drivers
v0x55d0c48ec0d0_0 .net "w3", 0 0, L_0x55d0c5dc4a20;  1 drivers
v0x55d0c48ea430_0 .net "w4", 0 0, L_0x55d0c5dc4ae0;  1 drivers
v0x55d0c48ea4f0_0 .net "w5", 0 0, L_0x55d0c5dc4b50;  1 drivers
S_0x55d0c48e8850 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c49305c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc5190 .functor XOR 1, L_0x55d0c5dc5630, L_0x55d0c5dc5850, C4<0>, C4<0>;
L_0x55d0c5dc5200 .functor XOR 1, L_0x55d0c5dc5190, L_0x55d0c5dc5a10, C4<0>, C4<0>;
L_0x55d0c5dc5270 .functor AND 1, L_0x55d0c5dc5630, L_0x55d0c5dc5850, C4<1>, C4<1>;
L_0x55d0c5dc52e0 .functor AND 1, L_0x55d0c5dc5630, L_0x55d0c5dc5a10, C4<1>, C4<1>;
L_0x55d0c5dc53a0 .functor AND 1, L_0x55d0c5dc5850, L_0x55d0c5dc5a10, C4<1>, C4<1>;
L_0x55d0c5dc5410 .functor OR 1, L_0x55d0c5dc5270, L_0x55d0c5dc52e0, C4<0>, C4<0>;
L_0x55d0c5dc5520 .functor OR 1, L_0x55d0c5dc53a0, L_0x55d0c5dc5410, C4<0>, C4<0>;
v0x55d0c48e0af0_0 .net "a", 0 0, L_0x55d0c5dc5630;  1 drivers
v0x55d0c48e0bd0_0 .net "b", 0 0, L_0x55d0c5dc5850;  1 drivers
v0x55d0c48def10_0 .net "ca", 0 0, L_0x55d0c5dc5520;  1 drivers
v0x55d0c48defe0_0 .net "cin", 0 0, L_0x55d0c5dc5a10;  1 drivers
v0x55d0c48daa50_0 .net "sum", 0 0, L_0x55d0c5dc5200;  1 drivers
v0x55d0c48dab10_0 .net "w1", 0 0, L_0x55d0c5dc5190;  1 drivers
v0x55d0c48d8e70_0 .net "w2", 0 0, L_0x55d0c5dc5270;  1 drivers
v0x55d0c48d8f30_0 .net "w3", 0 0, L_0x55d0c5dc52e0;  1 drivers
v0x55d0c48d7290_0 .net "w4", 0 0, L_0x55d0c5dc53a0;  1 drivers
v0x55d0c48d0390_0 .net "w5", 0 0, L_0x55d0c5dc5410;  1 drivers
S_0x55d0c48c6b30 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c49321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4a1d5f0_0 .net "a", 3 0, L_0x55d0c5dc8740;  1 drivers
v0x55d0c4a1d6f0_0 .net "b", 3 0, L_0x55d0c5dc8830;  1 drivers
v0x55d0c56a39c0_0 .net "ca", 3 0, L_0x55d0c5dc8620;  1 drivers
v0x55d0c56a3a60_0 .net "cin", 3 0, L_0x55d0c5dc8920;  1 drivers
v0x55d0c5479700_0 .net "sum", 3 0, L_0x55d0c5dc8580;  1 drivers
L_0x55d0c5dc6590 .part L_0x55d0c5dc8740, 0, 1;
L_0x55d0c5dc66c0 .part L_0x55d0c5dc8830, 0, 1;
L_0x55d0c5dc67f0 .part L_0x55d0c5dc8920, 0, 1;
L_0x55d0c5dc6e00 .part L_0x55d0c5dc8740, 1, 1;
L_0x55d0c5dc6f30 .part L_0x55d0c5dc8830, 1, 1;
L_0x55d0c5dc7060 .part L_0x55d0c5dc8920, 1, 1;
L_0x55d0c5dc77a0 .part L_0x55d0c5dc8740, 2, 1;
L_0x55d0c5dc78d0 .part L_0x55d0c5dc8830, 2, 1;
L_0x55d0c5dc7a50 .part L_0x55d0c5dc8920, 2, 1;
L_0x55d0c5dc7fd0 .part L_0x55d0c5dc8740, 3, 1;
L_0x55d0c5dc8190 .part L_0x55d0c5dc8830, 3, 1;
L_0x55d0c5dc8350 .part L_0x55d0c5dc8920, 3, 1;
L_0x55d0c5dc8580 .concat8 [ 1 1 1 1], L_0x55d0c5dc6030, L_0x55d0c5dc6990, L_0x55d0c5dc7240, L_0x55d0c5dc7bf0;
L_0x55d0c5dc8620 .concat8 [ 1 1 1 1], L_0x55d0c5dc6480, L_0x55d0c5dc6cf0, L_0x55d0c5dc7690, L_0x55d0c5dc7f10;
S_0x55d0c48bdfd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c48c6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc5bd0 .functor XOR 1, L_0x55d0c5dc6590, L_0x55d0c5dc66c0, C4<0>, C4<0>;
L_0x55d0c5dc6030 .functor XOR 1, L_0x55d0c5dc5bd0, L_0x55d0c5dc67f0, C4<0>, C4<0>;
L_0x55d0c5dc60f0 .functor AND 1, L_0x55d0c5dc6590, L_0x55d0c5dc66c0, C4<1>, C4<1>;
L_0x55d0c5dc6200 .functor AND 1, L_0x55d0c5dc6590, L_0x55d0c5dc67f0, C4<1>, C4<1>;
L_0x55d0c5dc62c0 .functor AND 1, L_0x55d0c5dc66c0, L_0x55d0c5dc67f0, C4<1>, C4<1>;
L_0x55d0c5dc6330 .functor OR 1, L_0x55d0c5dc60f0, L_0x55d0c5dc6200, C4<0>, C4<0>;
L_0x55d0c5dc6480 .functor OR 1, L_0x55d0c5dc62c0, L_0x55d0c5dc6330, C4<0>, C4<0>;
v0x55d0c48bc3f0_0 .net "a", 0 0, L_0x55d0c5dc6590;  1 drivers
v0x55d0c48bc4d0_0 .net "b", 0 0, L_0x55d0c5dc66c0;  1 drivers
v0x55d0c48b7f30_0 .net "ca", 0 0, L_0x55d0c5dc6480;  1 drivers
v0x55d0c48b8000_0 .net "cin", 0 0, L_0x55d0c5dc67f0;  1 drivers
v0x55d0c48b6350_0 .net "sum", 0 0, L_0x55d0c5dc6030;  1 drivers
v0x55d0c48b6410_0 .net "w1", 0 0, L_0x55d0c5dc5bd0;  1 drivers
v0x55d0c48b4770_0 .net "w2", 0 0, L_0x55d0c5dc60f0;  1 drivers
v0x55d0c48b4830_0 .net "w3", 0 0, L_0x55d0c5dc6200;  1 drivers
v0x55d0c48ad870_0 .net "w4", 0 0, L_0x55d0c5dc62c0;  1 drivers
v0x55d0c48ad930_0 .net "w5", 0 0, L_0x55d0c5dc6330;  1 drivers
S_0x55d0c48abc90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c48c6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc6920 .functor XOR 1, L_0x55d0c5dc6e00, L_0x55d0c5dc6f30, C4<0>, C4<0>;
L_0x55d0c5dc6990 .functor XOR 1, L_0x55d0c5dc6920, L_0x55d0c5dc7060, C4<0>, C4<0>;
L_0x55d0c5dc6a00 .functor AND 1, L_0x55d0c5dc6e00, L_0x55d0c5dc6f30, C4<1>, C4<1>;
L_0x55d0c5dc6a70 .functor AND 1, L_0x55d0c5dc6e00, L_0x55d0c5dc7060, C4<1>, C4<1>;
L_0x55d0c5dc6b30 .functor AND 1, L_0x55d0c5dc6f30, L_0x55d0c5dc7060, C4<1>, C4<1>;
L_0x55d0c5dc6ba0 .functor OR 1, L_0x55d0c5dc6a00, L_0x55d0c5dc6a70, C4<0>, C4<0>;
L_0x55d0c5dc6cf0 .functor OR 1, L_0x55d0c5dc6b30, L_0x55d0c5dc6ba0, C4<0>, C4<0>;
v0x55d0c48a77d0_0 .net "a", 0 0, L_0x55d0c5dc6e00;  1 drivers
v0x55d0c48a7890_0 .net "b", 0 0, L_0x55d0c5dc6f30;  1 drivers
v0x55d0c48a5bf0_0 .net "ca", 0 0, L_0x55d0c5dc6cf0;  1 drivers
v0x55d0c48a5cc0_0 .net "cin", 0 0, L_0x55d0c5dc7060;  1 drivers
v0x55d0c48a4010_0 .net "sum", 0 0, L_0x55d0c5dc6990;  1 drivers
v0x55d0c48a40d0_0 .net "w1", 0 0, L_0x55d0c5dc6920;  1 drivers
v0x55d0c489c2b0_0 .net "w2", 0 0, L_0x55d0c5dc6a00;  1 drivers
v0x55d0c489c370_0 .net "w3", 0 0, L_0x55d0c5dc6a70;  1 drivers
v0x55d0c489a6d0_0 .net "w4", 0 0, L_0x55d0c5dc6b30;  1 drivers
v0x55d0c4896210_0 .net "w5", 0 0, L_0x55d0c5dc6ba0;  1 drivers
S_0x55d0c4894630 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c48c6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc71d0 .functor XOR 1, L_0x55d0c5dc77a0, L_0x55d0c5dc78d0, C4<0>, C4<0>;
L_0x55d0c5dc7240 .functor XOR 1, L_0x55d0c5dc71d0, L_0x55d0c5dc7a50, C4<0>, C4<0>;
L_0x55d0c5dc7300 .functor AND 1, L_0x55d0c5dc77a0, L_0x55d0c5dc78d0, C4<1>, C4<1>;
L_0x55d0c5dc7410 .functor AND 1, L_0x55d0c5dc77a0, L_0x55d0c5dc7a50, C4<1>, C4<1>;
L_0x55d0c5dc74d0 .functor AND 1, L_0x55d0c5dc78d0, L_0x55d0c5dc7a50, C4<1>, C4<1>;
L_0x55d0c5dc7540 .functor OR 1, L_0x55d0c5dc7300, L_0x55d0c5dc7410, C4<0>, C4<0>;
L_0x55d0c5dc7690 .functor OR 1, L_0x55d0c5dc74d0, L_0x55d0c5dc7540, C4<0>, C4<0>;
v0x55d0c4892a50_0 .net "a", 0 0, L_0x55d0c5dc77a0;  1 drivers
v0x55d0c4892b10_0 .net "b", 0 0, L_0x55d0c5dc78d0;  1 drivers
v0x55d0c488bb50_0 .net "ca", 0 0, L_0x55d0c5dc7690;  1 drivers
v0x55d0c488bbf0_0 .net "cin", 0 0, L_0x55d0c5dc7a50;  1 drivers
v0x55d0c4889f70_0 .net "sum", 0 0, L_0x55d0c5dc7240;  1 drivers
v0x55d0c488a080_0 .net "w1", 0 0, L_0x55d0c5dc71d0;  1 drivers
v0x55d0c4885ab0_0 .net "w2", 0 0, L_0x55d0c5dc7300;  1 drivers
v0x55d0c4885b70_0 .net "w3", 0 0, L_0x55d0c5dc7410;  1 drivers
v0x55d0c4883ed0_0 .net "w4", 0 0, L_0x55d0c5dc74d0;  1 drivers
v0x55d0c4883f90_0 .net "w5", 0 0, L_0x55d0c5dc7540;  1 drivers
S_0x55d0c5479110 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c48c6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc7b80 .functor XOR 1, L_0x55d0c5dc7fd0, L_0x55d0c5dc8190, C4<0>, C4<0>;
L_0x55d0c5dc7bf0 .functor XOR 1, L_0x55d0c5dc7b80, L_0x55d0c5dc8350, C4<0>, C4<0>;
L_0x55d0c5dc7c60 .functor AND 1, L_0x55d0c5dc7fd0, L_0x55d0c5dc8190, C4<1>, C4<1>;
L_0x55d0c5dc7cd0 .functor AND 1, L_0x55d0c5dc7fd0, L_0x55d0c5dc8350, C4<1>, C4<1>;
L_0x55d0c5dc7d90 .functor AND 1, L_0x55d0c5dc8190, L_0x55d0c5dc8350, C4<1>, C4<1>;
L_0x55d0c5dc7e00 .functor OR 1, L_0x55d0c5dc7c60, L_0x55d0c5dc7cd0, C4<0>, C4<0>;
L_0x55d0c5dc7f10 .functor OR 1, L_0x55d0c5dc7d90, L_0x55d0c5dc7e00, C4<0>, C4<0>;
v0x55d0c5363500_0 .net "a", 0 0, L_0x55d0c5dc7fd0;  1 drivers
v0x55d0c53635e0_0 .net "b", 0 0, L_0x55d0c5dc8190;  1 drivers
v0x55d0c4f882b0_0 .net "ca", 0 0, L_0x55d0c5dc7f10;  1 drivers
v0x55d0c4f88380_0 .net "cin", 0 0, L_0x55d0c5dc8350;  1 drivers
v0x55d0c4d5db90_0 .net "sum", 0 0, L_0x55d0c5dc7bf0;  1 drivers
v0x55d0c4d5dca0_0 .net "w1", 0 0, L_0x55d0c5dc7b80;  1 drivers
v0x55d0c5618a80_0 .net "w2", 0 0, L_0x55d0c5dc7c60;  1 drivers
v0x55d0c5618b40_0 .net "w3", 0 0, L_0x55d0c5dc7cd0;  1 drivers
v0x55d0c4bbd8f0_0 .net "w4", 0 0, L_0x55d0c5dc7d90;  1 drivers
v0x55d0c4bbda40_0 .net "w5", 0 0, L_0x55d0c5dc7e00;  1 drivers
S_0x55d0c5475220 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4938240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5148fe0_0 .net "a", 7 0, L_0x55d0c5dce3a0;  1 drivers
v0x55d0c51490e0_0 .net "b", 7 0, L_0x55d0c5dce490;  1 drivers
v0x55d0c5134a30_0 .net "ca", 7 0, L_0x55d0c5dce210;  1 drivers
v0x55d0c5134af0_0 .net "cin", 7 0, L_0x55d0c5dce580;  1 drivers
v0x55d0c5134bd0_0 .net "sum", 7 0, L_0x55d0c5dce0d0;  1 drivers
L_0x55d0c5dcb570 .part L_0x55d0c5dce3a0, 0, 4;
L_0x55d0c5dcb610 .part L_0x55d0c5dce490, 0, 4;
L_0x55d0c5dcb6b0 .part L_0x55d0c5dce580, 0, 4;
L_0x55d0c5dcde00 .part L_0x55d0c5dce3a0, 4, 4;
L_0x55d0c5dcdef0 .part L_0x55d0c5dce490, 4, 4;
L_0x55d0c5dcdfe0 .part L_0x55d0c5dce580, 4, 4;
L_0x55d0c5dce0d0 .concat8 [ 4 4 0 0], L_0x55d0c5dcb360, L_0x55d0c5dcdbf0;
L_0x55d0c5dce210 .concat8 [ 4 4 0 0], L_0x55d0c5dcb400, L_0x55d0c5dcdc90;
S_0x55d0c5464ac0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5475220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c52f90b0_0 .net "a", 3 0, L_0x55d0c5dcb570;  1 drivers
v0x55d0c52f9190_0 .net "b", 3 0, L_0x55d0c5dcb610;  1 drivers
v0x55d0c52e8950_0 .net "ca", 3 0, L_0x55d0c5dcb400;  1 drivers
v0x55d0c52e8a10_0 .net "cin", 3 0, L_0x55d0c5dcb6b0;  1 drivers
v0x55d0c52e8af0_0 .net "sum", 3 0, L_0x55d0c5dcb360;  1 drivers
L_0x55d0c5dc93e0 .part L_0x55d0c5dcb570, 0, 1;
L_0x55d0c5dc9510 .part L_0x55d0c5dcb610, 0, 1;
L_0x55d0c5dc9640 .part L_0x55d0c5dcb6b0, 0, 1;
L_0x55d0c5dc9c10 .part L_0x55d0c5dcb570, 1, 1;
L_0x55d0c5dc9d40 .part L_0x55d0c5dcb610, 1, 1;
L_0x55d0c5dc9e70 .part L_0x55d0c5dcb6b0, 1, 1;
L_0x55d0c5dca530 .part L_0x55d0c5dcb570, 2, 1;
L_0x55d0c5dca660 .part L_0x55d0c5dcb610, 2, 1;
L_0x55d0c5dca7e0 .part L_0x55d0c5dcb6b0, 2, 1;
L_0x55d0c5dcadb0 .part L_0x55d0c5dcb570, 3, 1;
L_0x55d0c5dcaf70 .part L_0x55d0c5dcb610, 3, 1;
L_0x55d0c5dcb130 .part L_0x55d0c5dcb6b0, 3, 1;
L_0x55d0c5dcb360 .concat8 [ 1 1 1 1], L_0x55d0c5dc8ec0, L_0x55d0c5dc97e0, L_0x55d0c5dca010, L_0x55d0c5dca980;
L_0x55d0c5dcb400 .concat8 [ 1 1 1 1], L_0x55d0c5dc92d0, L_0x55d0c5dc9b00, L_0x55d0c5dca420, L_0x55d0c5dcaca0;
S_0x55d0c5453500 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5464ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc8510 .functor XOR 1, L_0x55d0c5dc93e0, L_0x55d0c5dc9510, C4<0>, C4<0>;
L_0x55d0c5dc8ec0 .functor XOR 1, L_0x55d0c5dc8510, L_0x55d0c5dc9640, C4<0>, C4<0>;
L_0x55d0c5dc8f80 .functor AND 1, L_0x55d0c5dc93e0, L_0x55d0c5dc9510, C4<1>, C4<1>;
L_0x55d0c5dc9090 .functor AND 1, L_0x55d0c5dc93e0, L_0x55d0c5dc9640, C4<1>, C4<1>;
L_0x55d0c5dc9150 .functor AND 1, L_0x55d0c5dc9510, L_0x55d0c5dc9640, C4<1>, C4<1>;
L_0x55d0c5dc91c0 .functor OR 1, L_0x55d0c5dc8f80, L_0x55d0c5dc9090, C4<0>, C4<0>;
L_0x55d0c5dc92d0 .functor OR 1, L_0x55d0c5dc9150, L_0x55d0c5dc91c0, C4<0>, C4<0>;
v0x55d0c5442da0_0 .net "a", 0 0, L_0x55d0c5dc93e0;  1 drivers
v0x55d0c5442e80_0 .net "b", 0 0, L_0x55d0c5dc9510;  1 drivers
v0x55d0c5442f40_0 .net "ca", 0 0, L_0x55d0c5dc92d0;  1 drivers
v0x55d0c54309e0_0 .net "cin", 0 0, L_0x55d0c5dc9640;  1 drivers
v0x55d0c5430aa0_0 .net "sum", 0 0, L_0x55d0c5dc8ec0;  1 drivers
v0x55d0c5420280_0 .net "w1", 0 0, L_0x55d0c5dc8510;  1 drivers
v0x55d0c5420340_0 .net "w2", 0 0, L_0x55d0c5dc8f80;  1 drivers
v0x55d0c5420400_0 .net "w3", 0 0, L_0x55d0c5dc9090;  1 drivers
v0x55d0c540ecc0_0 .net "w4", 0 0, L_0x55d0c5dc9150;  1 drivers
v0x55d0c540ed80_0 .net "w5", 0 0, L_0x55d0c5dc91c0;  1 drivers
S_0x55d0c53fe560 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5464ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc9770 .functor XOR 1, L_0x55d0c5dc9c10, L_0x55d0c5dc9d40, C4<0>, C4<0>;
L_0x55d0c5dc97e0 .functor XOR 1, L_0x55d0c5dc9770, L_0x55d0c5dc9e70, C4<0>, C4<0>;
L_0x55d0c5dc9850 .functor AND 1, L_0x55d0c5dc9c10, L_0x55d0c5dc9d40, C4<1>, C4<1>;
L_0x55d0c5dc98c0 .functor AND 1, L_0x55d0c5dc9c10, L_0x55d0c5dc9e70, C4<1>, C4<1>;
L_0x55d0c5dc9980 .functor AND 1, L_0x55d0c5dc9d40, L_0x55d0c5dc9e70, C4<1>, C4<1>;
L_0x55d0c5dc99f0 .functor OR 1, L_0x55d0c5dc9850, L_0x55d0c5dc98c0, C4<0>, C4<0>;
L_0x55d0c5dc9b00 .functor OR 1, L_0x55d0c5dc9980, L_0x55d0c5dc99f0, C4<0>, C4<0>;
v0x55d0c53fe700_0 .net "a", 0 0, L_0x55d0c5dc9c10;  1 drivers
v0x55d0c53ea8e0_0 .net "b", 0 0, L_0x55d0c5dc9d40;  1 drivers
v0x55d0c53ea980_0 .net "ca", 0 0, L_0x55d0c5dc9b00;  1 drivers
v0x55d0c53eaa50_0 .net "cin", 0 0, L_0x55d0c5dc9e70;  1 drivers
v0x55d0c53da180_0 .net "sum", 0 0, L_0x55d0c5dc97e0;  1 drivers
v0x55d0c53da290_0 .net "w1", 0 0, L_0x55d0c5dc9770;  1 drivers
v0x55d0c53c8bc0_0 .net "w2", 0 0, L_0x55d0c5dc9850;  1 drivers
v0x55d0c53c8c80_0 .net "w3", 0 0, L_0x55d0c5dc98c0;  1 drivers
v0x55d0c53c8d40_0 .net "w4", 0 0, L_0x55d0c5dc9980;  1 drivers
v0x55d0c53b84f0_0 .net "w5", 0 0, L_0x55d0c5dc99f0;  1 drivers
S_0x55d0c53a60a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5464ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dc9fa0 .functor XOR 1, L_0x55d0c5dca530, L_0x55d0c5dca660, C4<0>, C4<0>;
L_0x55d0c5dca010 .functor XOR 1, L_0x55d0c5dc9fa0, L_0x55d0c5dca7e0, C4<0>, C4<0>;
L_0x55d0c5dca0d0 .functor AND 1, L_0x55d0c5dca530, L_0x55d0c5dca660, C4<1>, C4<1>;
L_0x55d0c5dca1e0 .functor AND 1, L_0x55d0c5dca530, L_0x55d0c5dca7e0, C4<1>, C4<1>;
L_0x55d0c5dca2a0 .functor AND 1, L_0x55d0c5dca660, L_0x55d0c5dca7e0, C4<1>, C4<1>;
L_0x55d0c5dca310 .functor OR 1, L_0x55d0c5dca0d0, L_0x55d0c5dca1e0, C4<0>, C4<0>;
L_0x55d0c5dca420 .functor OR 1, L_0x55d0c5dca2a0, L_0x55d0c5dca310, C4<0>, C4<0>;
v0x55d0c5395940_0 .net "a", 0 0, L_0x55d0c5dca530;  1 drivers
v0x55d0c5395a00_0 .net "b", 0 0, L_0x55d0c5dca660;  1 drivers
v0x55d0c5395ac0_0 .net "ca", 0 0, L_0x55d0c5dca420;  1 drivers
v0x55d0c5384380_0 .net "cin", 0 0, L_0x55d0c5dca7e0;  1 drivers
v0x55d0c5384420_0 .net "sum", 0 0, L_0x55d0c5dca010;  1 drivers
v0x55d0c5384510_0 .net "w1", 0 0, L_0x55d0c5dc9fa0;  1 drivers
v0x55d0c5373c20_0 .net "w2", 0 0, L_0x55d0c5dca0d0;  1 drivers
v0x55d0c5373ce0_0 .net "w3", 0 0, L_0x55d0c5dca1e0;  1 drivers
v0x55d0c5373da0_0 .net "w4", 0 0, L_0x55d0c5dca2a0;  1 drivers
v0x55d0c535f6a0_0 .net "w5", 0 0, L_0x55d0c5dca310;  1 drivers
S_0x55d0c534eeb0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5464ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dca910 .functor XOR 1, L_0x55d0c5dcadb0, L_0x55d0c5dcaf70, C4<0>, C4<0>;
L_0x55d0c5dca980 .functor XOR 1, L_0x55d0c5dca910, L_0x55d0c5dcb130, C4<0>, C4<0>;
L_0x55d0c5dca9f0 .functor AND 1, L_0x55d0c5dcadb0, L_0x55d0c5dcaf70, C4<1>, C4<1>;
L_0x55d0c5dcaa60 .functor AND 1, L_0x55d0c5dcadb0, L_0x55d0c5dcb130, C4<1>, C4<1>;
L_0x55d0c5dcab20 .functor AND 1, L_0x55d0c5dcaf70, L_0x55d0c5dcb130, C4<1>, C4<1>;
L_0x55d0c5dcab90 .functor OR 1, L_0x55d0c5dca9f0, L_0x55d0c5dcaa60, C4<0>, C4<0>;
L_0x55d0c5dcaca0 .functor OR 1, L_0x55d0c5dcab20, L_0x55d0c5dcab90, C4<0>, C4<0>;
v0x55d0c533d8f0_0 .net "a", 0 0, L_0x55d0c5dcadb0;  1 drivers
v0x55d0c533d9d0_0 .net "b", 0 0, L_0x55d0c5dcaf70;  1 drivers
v0x55d0c533da90_0 .net "ca", 0 0, L_0x55d0c5dcaca0;  1 drivers
v0x55d0c532d190_0 .net "cin", 0 0, L_0x55d0c5dcb130;  1 drivers
v0x55d0c532d250_0 .net "sum", 0 0, L_0x55d0c5dca980;  1 drivers
v0x55d0c532d310_0 .net "w1", 0 0, L_0x55d0c5dca910;  1 drivers
v0x55d0c531add0_0 .net "w2", 0 0, L_0x55d0c5dca9f0;  1 drivers
v0x55d0c531ae90_0 .net "w3", 0 0, L_0x55d0c5dcaa60;  1 drivers
v0x55d0c531af50_0 .net "w4", 0 0, L_0x55d0c5dcab20;  1 drivers
v0x55d0c530a700_0 .net "w5", 0 0, L_0x55d0c5dcab90;  1 drivers
S_0x55d0c52d4cd0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5475220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c516ad00_0 .net "a", 3 0, L_0x55d0c5dcde00;  1 drivers
v0x55d0c516ade0_0 .net "b", 3 0, L_0x55d0c5dcdef0;  1 drivers
v0x55d0c5159740_0 .net "ca", 3 0, L_0x55d0c5dcdc90;  1 drivers
v0x55d0c5159800_0 .net "cin", 3 0, L_0x55d0c5dcdfe0;  1 drivers
v0x55d0c51598e0_0 .net "sum", 3 0, L_0x55d0c5dcdbf0;  1 drivers
L_0x55d0c5dcbc70 .part L_0x55d0c5dcde00, 0, 1;
L_0x55d0c5dcbda0 .part L_0x55d0c5dcdef0, 0, 1;
L_0x55d0c5dcbed0 .part L_0x55d0c5dcdfe0, 0, 1;
L_0x55d0c5dcc4a0 .part L_0x55d0c5dcde00, 1, 1;
L_0x55d0c5dcc5d0 .part L_0x55d0c5dcdef0, 1, 1;
L_0x55d0c5dcc700 .part L_0x55d0c5dcdfe0, 1, 1;
L_0x55d0c5dccdc0 .part L_0x55d0c5dcde00, 2, 1;
L_0x55d0c5dccef0 .part L_0x55d0c5dcdef0, 2, 1;
L_0x55d0c5dcd070 .part L_0x55d0c5dcdfe0, 2, 1;
L_0x55d0c5dcd640 .part L_0x55d0c5dcde00, 3, 1;
L_0x55d0c5dcd800 .part L_0x55d0c5dcdef0, 3, 1;
L_0x55d0c5dcd9c0 .part L_0x55d0c5dcdfe0, 3, 1;
L_0x55d0c5dcdbf0 .concat8 [ 1 1 1 1], L_0x55d0c5dcb750, L_0x55d0c5dcc070, L_0x55d0c5dcc8a0, L_0x55d0c5dcd210;
L_0x55d0c5dcdc90 .concat8 [ 1 1 1 1], L_0x55d0c5dcbb60, L_0x55d0c5dcc390, L_0x55d0c5dcccb0, L_0x55d0c5dcd530;
S_0x55d0c52c4570 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c52d4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dcb2f0 .functor XOR 1, L_0x55d0c5dcbc70, L_0x55d0c5dcbda0, C4<0>, C4<0>;
L_0x55d0c5dcb750 .functor XOR 1, L_0x55d0c5dcb2f0, L_0x55d0c5dcbed0, C4<0>, C4<0>;
L_0x55d0c5dcb810 .functor AND 1, L_0x55d0c5dcbc70, L_0x55d0c5dcbda0, C4<1>, C4<1>;
L_0x55d0c5dcb920 .functor AND 1, L_0x55d0c5dcbc70, L_0x55d0c5dcbed0, C4<1>, C4<1>;
L_0x55d0c5dcb9e0 .functor AND 1, L_0x55d0c5dcbda0, L_0x55d0c5dcbed0, C4<1>, C4<1>;
L_0x55d0c5dcba50 .functor OR 1, L_0x55d0c5dcb810, L_0x55d0c5dcb920, C4<0>, C4<0>;
L_0x55d0c5dcbb60 .functor OR 1, L_0x55d0c5dcb9e0, L_0x55d0c5dcba50, C4<0>, C4<0>;
v0x55d0c52b3030_0 .net "a", 0 0, L_0x55d0c5dcbc70;  1 drivers
v0x55d0c52b3110_0 .net "b", 0 0, L_0x55d0c5dcbda0;  1 drivers
v0x55d0c52a2850_0 .net "ca", 0 0, L_0x55d0c5dcbb60;  1 drivers
v0x55d0c52a2920_0 .net "cin", 0 0, L_0x55d0c5dcbed0;  1 drivers
v0x55d0c52a29c0_0 .net "sum", 0 0, L_0x55d0c5dcb750;  1 drivers
v0x55d0c5290490_0 .net "w1", 0 0, L_0x55d0c5dcb2f0;  1 drivers
v0x55d0c5290550_0 .net "w2", 0 0, L_0x55d0c5dcb810;  1 drivers
v0x55d0c5290610_0 .net "w3", 0 0, L_0x55d0c5dcb920;  1 drivers
v0x55d0c527fd30_0 .net "w4", 0 0, L_0x55d0c5dcb9e0;  1 drivers
v0x55d0c527fe80_0 .net "w5", 0 0, L_0x55d0c5dcba50;  1 drivers
S_0x55d0c526e770 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c52d4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dcc000 .functor XOR 1, L_0x55d0c5dcc4a0, L_0x55d0c5dcc5d0, C4<0>, C4<0>;
L_0x55d0c5dcc070 .functor XOR 1, L_0x55d0c5dcc000, L_0x55d0c5dcc700, C4<0>, C4<0>;
L_0x55d0c5dcc0e0 .functor AND 1, L_0x55d0c5dcc4a0, L_0x55d0c5dcc5d0, C4<1>, C4<1>;
L_0x55d0c5dcc150 .functor AND 1, L_0x55d0c5dcc4a0, L_0x55d0c5dcc700, C4<1>, C4<1>;
L_0x55d0c5dcc210 .functor AND 1, L_0x55d0c5dcc5d0, L_0x55d0c5dcc700, C4<1>, C4<1>;
L_0x55d0c5dcc280 .functor OR 1, L_0x55d0c5dcc0e0, L_0x55d0c5dcc150, C4<0>, C4<0>;
L_0x55d0c5dcc390 .functor OR 1, L_0x55d0c5dcc210, L_0x55d0c5dcc280, C4<0>, C4<0>;
v0x55d0c525e090_0 .net "a", 0 0, L_0x55d0c5dcc4a0;  1 drivers
v0x55d0c525e150_0 .net "b", 0 0, L_0x55d0c5dcc5d0;  1 drivers
v0x55d0c524a2d0_0 .net "ca", 0 0, L_0x55d0c5dcc390;  1 drivers
v0x55d0c524a3a0_0 .net "cin", 0 0, L_0x55d0c5dcc700;  1 drivers
v0x55d0c524a460_0 .net "sum", 0 0, L_0x55d0c5dcc070;  1 drivers
v0x55d0c5239b70_0 .net "w1", 0 0, L_0x55d0c5dcc000;  1 drivers
v0x55d0c5239c10_0 .net "w2", 0 0, L_0x55d0c5dcc0e0;  1 drivers
v0x55d0c5239cd0_0 .net "w3", 0 0, L_0x55d0c5dcc150;  1 drivers
v0x55d0c52285b0_0 .net "w4", 0 0, L_0x55d0c5dcc210;  1 drivers
v0x55d0c52286e0_0 .net "w5", 0 0, L_0x55d0c5dcc280;  1 drivers
S_0x55d0c5217e50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c52d4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dcc830 .functor XOR 1, L_0x55d0c5dccdc0, L_0x55d0c5dccef0, C4<0>, C4<0>;
L_0x55d0c5dcc8a0 .functor XOR 1, L_0x55d0c5dcc830, L_0x55d0c5dcd070, C4<0>, C4<0>;
L_0x55d0c5dcc960 .functor AND 1, L_0x55d0c5dccdc0, L_0x55d0c5dccef0, C4<1>, C4<1>;
L_0x55d0c5dcca70 .functor AND 1, L_0x55d0c5dccdc0, L_0x55d0c5dcd070, C4<1>, C4<1>;
L_0x55d0c5dccb30 .functor AND 1, L_0x55d0c5dccef0, L_0x55d0c5dcd070, C4<1>, C4<1>;
L_0x55d0c5dccba0 .functor OR 1, L_0x55d0c5dcc960, L_0x55d0c5dcca70, C4<0>, C4<0>;
L_0x55d0c5dcccb0 .functor OR 1, L_0x55d0c5dccb30, L_0x55d0c5dccba0, C4<0>, C4<0>;
v0x55d0c5205b10_0 .net "a", 0 0, L_0x55d0c5dccdc0;  1 drivers
v0x55d0c5205bd0_0 .net "b", 0 0, L_0x55d0c5dccef0;  1 drivers
v0x55d0c51f5330_0 .net "ca", 0 0, L_0x55d0c5dcccb0;  1 drivers
v0x55d0c51f5400_0 .net "cin", 0 0, L_0x55d0c5dcd070;  1 drivers
v0x55d0c51f54c0_0 .net "sum", 0 0, L_0x55d0c5dcc8a0;  1 drivers
v0x55d0c51e3d70_0 .net "w1", 0 0, L_0x55d0c5dcc830;  1 drivers
v0x55d0c51e3e10_0 .net "w2", 0 0, L_0x55d0c5dcc960;  1 drivers
v0x55d0c51e3ed0_0 .net "w3", 0 0, L_0x55d0c5dcca70;  1 drivers
v0x55d0c51d3610_0 .net "w4", 0 0, L_0x55d0c5dccb30;  1 drivers
v0x55d0c51d3740_0 .net "w5", 0 0, L_0x55d0c5dccba0;  1 drivers
S_0x55d0c51bfca0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c52d4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dcd1a0 .functor XOR 1, L_0x55d0c5dcd640, L_0x55d0c5dcd800, C4<0>, C4<0>;
L_0x55d0c5dcd210 .functor XOR 1, L_0x55d0c5dcd1a0, L_0x55d0c5dcd9c0, C4<0>, C4<0>;
L_0x55d0c5dcd280 .functor AND 1, L_0x55d0c5dcd640, L_0x55d0c5dcd800, C4<1>, C4<1>;
L_0x55d0c5dcd2f0 .functor AND 1, L_0x55d0c5dcd640, L_0x55d0c5dcd9c0, C4<1>, C4<1>;
L_0x55d0c5dcd3b0 .functor AND 1, L_0x55d0c5dcd800, L_0x55d0c5dcd9c0, C4<1>, C4<1>;
L_0x55d0c5dcd420 .functor OR 1, L_0x55d0c5dcd280, L_0x55d0c5dcd2f0, C4<0>, C4<0>;
L_0x55d0c5dcd530 .functor OR 1, L_0x55d0c5dcd3b0, L_0x55d0c5dcd420, C4<0>, C4<0>;
v0x55d0c51af5c0_0 .net "a", 0 0, L_0x55d0c5dcd640;  1 drivers
v0x55d0c51af6a0_0 .net "b", 0 0, L_0x55d0c5dcd800;  1 drivers
v0x55d0c519df80_0 .net "ca", 0 0, L_0x55d0c5dcd530;  1 drivers
v0x55d0c519e050_0 .net "cin", 0 0, L_0x55d0c5dcd9c0;  1 drivers
v0x55d0c519e0f0_0 .net "sum", 0 0, L_0x55d0c5dcd210;  1 drivers
v0x55d0c518d820_0 .net "w1", 0 0, L_0x55d0c5dcd1a0;  1 drivers
v0x55d0c518d8e0_0 .net "w2", 0 0, L_0x55d0c5dcd280;  1 drivers
v0x55d0c518d9a0_0 .net "w3", 0 0, L_0x55d0c5dcd2f0;  1 drivers
v0x55d0c517b460_0 .net "w4", 0 0, L_0x55d0c5dcd3b0;  1 drivers
v0x55d0c517b5b0_0 .net "w5", 0 0, L_0x55d0c5dcd420;  1 drivers
S_0x55d0c51025b0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c493f140;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c574d910_0 .net "a", 15 0, L_0x55d0c5dd9fe0;  1 drivers
v0x55d0c574da10_0 .net "b", 15 0, L_0x55d0c5dda0d0;  1 drivers
v0x55d0c5739e50_0 .net "ca", 15 0, L_0x55d0c5dd9e50;  1 drivers
v0x55d0c5739f10_0 .net "cin", 15 0, L_0x55d0c5dda1c0;  1 drivers
v0x55d0c5739ff0_0 .net "sum", 15 0, L_0x55d0c5dd9d10;  1 drivers
L_0x55d0c5dd4180 .part L_0x55d0c5dd9fe0, 0, 8;
L_0x55d0c5dd4220 .part L_0x55d0c5dda0d0, 0, 8;
L_0x55d0c5dd42c0 .part L_0x55d0c5dda1c0, 0, 8;
L_0x55d0c5dd9a40 .part L_0x55d0c5dd9fe0, 8, 8;
L_0x55d0c5dd9b30 .part L_0x55d0c5dda0d0, 8, 8;
L_0x55d0c5dd9c20 .part L_0x55d0c5dda1c0, 8, 8;
L_0x55d0c5dd9d10 .concat8 [ 8 8 0 0], L_0x55d0c5dd3eb0, L_0x55d0c5dd9770;
L_0x55d0c5dd9e50 .concat8 [ 8 8 0 0], L_0x55d0c5dd3ff0, L_0x55d0c5dd98b0;
S_0x55d0c50f01f0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c51025b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4db2770_0 .net "a", 7 0, L_0x55d0c5dd4180;  1 drivers
v0x55d0c4db2870_0 .net "b", 7 0, L_0x55d0c5dd4220;  1 drivers
v0x55d0c4da03b0_0 .net "ca", 7 0, L_0x55d0c5dd3ff0;  1 drivers
v0x55d0c4da0470_0 .net "cin", 7 0, L_0x55d0c5dd42c0;  1 drivers
v0x55d0c4da0550_0 .net "sum", 7 0, L_0x55d0c5dd3eb0;  1 drivers
L_0x55d0c5dd1210 .part L_0x55d0c5dd4180, 0, 4;
L_0x55d0c5dd12b0 .part L_0x55d0c5dd4220, 0, 4;
L_0x55d0c5dd1350 .part L_0x55d0c5dd42c0, 0, 4;
L_0x55d0c5dd3ba0 .part L_0x55d0c5dd4180, 4, 4;
L_0x55d0c5dd3c90 .part L_0x55d0c5dd4220, 4, 4;
L_0x55d0c5dd3d80 .part L_0x55d0c5dd42c0, 4, 4;
L_0x55d0c5dd3eb0 .concat8 [ 4 4 0 0], L_0x55d0c5dd1000, L_0x55d0c5dd3990;
L_0x55d0c5dd3ff0 .concat8 [ 4 4 0 0], L_0x55d0c5dd10a0, L_0x55d0c5dd3a30;
S_0x55d0c50dfa90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c50f01f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f626a0_0 .net "a", 3 0, L_0x55d0c5dd1210;  1 drivers
v0x55d0c4f627a0_0 .net "b", 3 0, L_0x55d0c5dd12b0;  1 drivers
v0x55d0c4f51f40_0 .net "ca", 3 0, L_0x55d0c5dd10a0;  1 drivers
v0x55d0c4f52000_0 .net "cin", 3 0, L_0x55d0c5dd1350;  1 drivers
v0x55d0c4f520e0_0 .net "sum", 3 0, L_0x55d0c5dd1000;  1 drivers
L_0x55d0c5dcf040 .part L_0x55d0c5dd1210, 0, 1;
L_0x55d0c5dcf170 .part L_0x55d0c5dd12b0, 0, 1;
L_0x55d0c5dcf2a0 .part L_0x55d0c5dd1350, 0, 1;
L_0x55d0c5dcf870 .part L_0x55d0c5dd1210, 1, 1;
L_0x55d0c5dcf9a0 .part L_0x55d0c5dd12b0, 1, 1;
L_0x55d0c5dcfad0 .part L_0x55d0c5dd1350, 1, 1;
L_0x55d0c5dd01d0 .part L_0x55d0c5dd1210, 2, 1;
L_0x55d0c5dd0300 .part L_0x55d0c5dd12b0, 2, 1;
L_0x55d0c5dd0480 .part L_0x55d0c5dd1350, 2, 1;
L_0x55d0c5dd0a50 .part L_0x55d0c5dd1210, 3, 1;
L_0x55d0c5dd0c10 .part L_0x55d0c5dd12b0, 3, 1;
L_0x55d0c5dd0dd0 .part L_0x55d0c5dd1350, 3, 1;
L_0x55d0c5dd1000 .concat8 [ 1 1 1 1], L_0x55d0c5dceb20, L_0x55d0c5dcf440, L_0x55d0c5dcfc70, L_0x55d0c5dd0620;
L_0x55d0c5dd10a0 .concat8 [ 1 1 1 1], L_0x55d0c5dcef30, L_0x55d0c5dcf760, L_0x55d0c5dd00c0, L_0x55d0c5dd0940;
S_0x55d0c50ce4d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50dfa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dcdb80 .functor XOR 1, L_0x55d0c5dcf040, L_0x55d0c5dcf170, C4<0>, C4<0>;
L_0x55d0c5dceb20 .functor XOR 1, L_0x55d0c5dcdb80, L_0x55d0c5dcf2a0, C4<0>, C4<0>;
L_0x55d0c5dcebe0 .functor AND 1, L_0x55d0c5dcf040, L_0x55d0c5dcf170, C4<1>, C4<1>;
L_0x55d0c5dcecf0 .functor AND 1, L_0x55d0c5dcf040, L_0x55d0c5dcf2a0, C4<1>, C4<1>;
L_0x55d0c5dcedb0 .functor AND 1, L_0x55d0c5dcf170, L_0x55d0c5dcf2a0, C4<1>, C4<1>;
L_0x55d0c5dcee20 .functor OR 1, L_0x55d0c5dcebe0, L_0x55d0c5dcecf0, C4<0>, C4<0>;
L_0x55d0c5dcef30 .functor OR 1, L_0x55d0c5dcedb0, L_0x55d0c5dcee20, C4<0>, C4<0>;
v0x55d0c50bdd70_0 .net "a", 0 0, L_0x55d0c5dcf040;  1 drivers
v0x55d0c50bde50_0 .net "b", 0 0, L_0x55d0c5dcf170;  1 drivers
v0x55d0c50bdf10_0 .net "ca", 0 0, L_0x55d0c5dcef30;  1 drivers
v0x55d0c50aa0f0_0 .net "cin", 0 0, L_0x55d0c5dcf2a0;  1 drivers
v0x55d0c50aa1b0_0 .net "sum", 0 0, L_0x55d0c5dceb20;  1 drivers
v0x55d0c5099990_0 .net "w1", 0 0, L_0x55d0c5dcdb80;  1 drivers
v0x55d0c5099a50_0 .net "w2", 0 0, L_0x55d0c5dcebe0;  1 drivers
v0x55d0c5099b10_0 .net "w3", 0 0, L_0x55d0c5dcecf0;  1 drivers
v0x55d0c50883d0_0 .net "w4", 0 0, L_0x55d0c5dcedb0;  1 drivers
v0x55d0c5088520_0 .net "w5", 0 0, L_0x55d0c5dcee20;  1 drivers
S_0x55d0c5077c70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50dfa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dcf3d0 .functor XOR 1, L_0x55d0c5dcf870, L_0x55d0c5dcf9a0, C4<0>, C4<0>;
L_0x55d0c5dcf440 .functor XOR 1, L_0x55d0c5dcf3d0, L_0x55d0c5dcfad0, C4<0>, C4<0>;
L_0x55d0c5dcf4b0 .functor AND 1, L_0x55d0c5dcf870, L_0x55d0c5dcf9a0, C4<1>, C4<1>;
L_0x55d0c5dcf520 .functor AND 1, L_0x55d0c5dcf870, L_0x55d0c5dcfad0, C4<1>, C4<1>;
L_0x55d0c5dcf5e0 .functor AND 1, L_0x55d0c5dcf9a0, L_0x55d0c5dcfad0, C4<1>, C4<1>;
L_0x55d0c5dcf650 .functor OR 1, L_0x55d0c5dcf4b0, L_0x55d0c5dcf520, C4<0>, C4<0>;
L_0x55d0c5dcf760 .functor OR 1, L_0x55d0c5dcf5e0, L_0x55d0c5dcf650, C4<0>, C4<0>;
v0x55d0c50658b0_0 .net "a", 0 0, L_0x55d0c5dcf870;  1 drivers
v0x55d0c5065950_0 .net "b", 0 0, L_0x55d0c5dcf9a0;  1 drivers
v0x55d0c5065a10_0 .net "ca", 0 0, L_0x55d0c5dcf760;  1 drivers
v0x55d0c5055150_0 .net "cin", 0 0, L_0x55d0c5dcfad0;  1 drivers
v0x55d0c5055210_0 .net "sum", 0 0, L_0x55d0c5dcf440;  1 drivers
v0x55d0c5043b90_0 .net "w1", 0 0, L_0x55d0c5dcf3d0;  1 drivers
v0x55d0c5043c50_0 .net "w2", 0 0, L_0x55d0c5dcf4b0;  1 drivers
v0x55d0c5043d10_0 .net "w3", 0 0, L_0x55d0c5dcf520;  1 drivers
v0x55d0c5033430_0 .net "w4", 0 0, L_0x55d0c5dcf5e0;  1 drivers
v0x55d0c5033580_0 .net "w5", 0 0, L_0x55d0c5dcf650;  1 drivers
S_0x55d0c501f6f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50dfa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dcfc00 .functor XOR 1, L_0x55d0c5dd01d0, L_0x55d0c5dd0300, C4<0>, C4<0>;
L_0x55d0c5dcfc70 .functor XOR 1, L_0x55d0c5dcfc00, L_0x55d0c5dd0480, C4<0>, C4<0>;
L_0x55d0c5dcfd30 .functor AND 1, L_0x55d0c5dd01d0, L_0x55d0c5dd0300, C4<1>, C4<1>;
L_0x55d0c5dcfe40 .functor AND 1, L_0x55d0c5dd01d0, L_0x55d0c5dd0480, C4<1>, C4<1>;
L_0x55d0c5dcff00 .functor AND 1, L_0x55d0c5dd0300, L_0x55d0c5dd0480, C4<1>, C4<1>;
L_0x55d0c5dcff70 .functor OR 1, L_0x55d0c5dcfd30, L_0x55d0c5dcfe40, C4<0>, C4<0>;
L_0x55d0c5dd00c0 .functor OR 1, L_0x55d0c5dcff00, L_0x55d0c5dcff70, C4<0>, C4<0>;
v0x55d0c500ef90_0 .net "a", 0 0, L_0x55d0c5dd01d0;  1 drivers
v0x55d0c500f030_0 .net "b", 0 0, L_0x55d0c5dd0300;  1 drivers
v0x55d0c500f0f0_0 .net "ca", 0 0, L_0x55d0c5dd00c0;  1 drivers
v0x55d0c4ffd9d0_0 .net "cin", 0 0, L_0x55d0c5dd0480;  1 drivers
v0x55d0c4ffda90_0 .net "sum", 0 0, L_0x55d0c5dcfc70;  1 drivers
v0x55d0c4fed270_0 .net "w1", 0 0, L_0x55d0c5dcfc00;  1 drivers
v0x55d0c4fed330_0 .net "w2", 0 0, L_0x55d0c5dcfd30;  1 drivers
v0x55d0c4fed3f0_0 .net "w3", 0 0, L_0x55d0c5dcfe40;  1 drivers
v0x55d0c4fdaeb0_0 .net "w4", 0 0, L_0x55d0c5dcff00;  1 drivers
v0x55d0c4fdb000_0 .net "w5", 0 0, L_0x55d0c5dcff70;  1 drivers
S_0x55d0c4fca750 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50dfa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd05b0 .functor XOR 1, L_0x55d0c5dd0a50, L_0x55d0c5dd0c10, C4<0>, C4<0>;
L_0x55d0c5dd0620 .functor XOR 1, L_0x55d0c5dd05b0, L_0x55d0c5dd0dd0, C4<0>, C4<0>;
L_0x55d0c5dd0690 .functor AND 1, L_0x55d0c5dd0a50, L_0x55d0c5dd0c10, C4<1>, C4<1>;
L_0x55d0c5dd0700 .functor AND 1, L_0x55d0c5dd0a50, L_0x55d0c5dd0dd0, C4<1>, C4<1>;
L_0x55d0c5dd07c0 .functor AND 1, L_0x55d0c5dd0c10, L_0x55d0c5dd0dd0, C4<1>, C4<1>;
L_0x55d0c5dd0830 .functor OR 1, L_0x55d0c5dd0690, L_0x55d0c5dd0700, C4<0>, C4<0>;
L_0x55d0c5dd0940 .functor OR 1, L_0x55d0c5dd07c0, L_0x55d0c5dd0830, C4<0>, C4<0>;
v0x55d0c4fa9180_0 .net "a", 0 0, L_0x55d0c5dd0a50;  1 drivers
v0x55d0c4fa9240_0 .net "b", 0 0, L_0x55d0c5dd0c10;  1 drivers
v0x55d0c4fa9300_0 .net "ca", 0 0, L_0x55d0c5dd0940;  1 drivers
v0x55d0c4f98a20_0 .net "cin", 0 0, L_0x55d0c5dd0dd0;  1 drivers
v0x55d0c4f98ac0_0 .net "sum", 0 0, L_0x55d0c5dd0620;  1 drivers
v0x55d0c4f843c0_0 .net "w1", 0 0, L_0x55d0c5dd05b0;  1 drivers
v0x55d0c4f84480_0 .net "w2", 0 0, L_0x55d0c5dd0690;  1 drivers
v0x55d0c4f84540_0 .net "w3", 0 0, L_0x55d0c5dd0700;  1 drivers
v0x55d0c4f73c60_0 .net "w4", 0 0, L_0x55d0c5dd07c0;  1 drivers
v0x55d0c4f73d20_0 .net "w5", 0 0, L_0x55d0c5dd0830;  1 drivers
S_0x55d0c4f3fb80 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c50f01f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4dd4490_0 .net "a", 3 0, L_0x55d0c5dd3ba0;  1 drivers
v0x55d0c4dd4590_0 .net "b", 3 0, L_0x55d0c5dd3c90;  1 drivers
v0x55d0c4dc2ed0_0 .net "ca", 3 0, L_0x55d0c5dd3a30;  1 drivers
v0x55d0c4dc2f90_0 .net "cin", 3 0, L_0x55d0c5dd3d80;  1 drivers
v0x55d0c4dc3070_0 .net "sum", 3 0, L_0x55d0c5dd3990;  1 drivers
L_0x55d0c5dd1950 .part L_0x55d0c5dd3ba0, 0, 1;
L_0x55d0c5dd1a80 .part L_0x55d0c5dd3c90, 0, 1;
L_0x55d0c5dd1bb0 .part L_0x55d0c5dd3d80, 0, 1;
L_0x55d0c5dd21c0 .part L_0x55d0c5dd3ba0, 1, 1;
L_0x55d0c5dd22f0 .part L_0x55d0c5dd3c90, 1, 1;
L_0x55d0c5dd2420 .part L_0x55d0c5dd3d80, 1, 1;
L_0x55d0c5dd2b60 .part L_0x55d0c5dd3ba0, 2, 1;
L_0x55d0c5dd2c90 .part L_0x55d0c5dd3c90, 2, 1;
L_0x55d0c5dd2e10 .part L_0x55d0c5dd3d80, 2, 1;
L_0x55d0c5dd33e0 .part L_0x55d0c5dd3ba0, 3, 1;
L_0x55d0c5dd35a0 .part L_0x55d0c5dd3c90, 3, 1;
L_0x55d0c5dd3760 .part L_0x55d0c5dd3d80, 3, 1;
L_0x55d0c5dd3990 .concat8 [ 1 1 1 1], L_0x55d0c5dd13f0, L_0x55d0c5dd1d50, L_0x55d0c5dd2600, L_0x55d0c5dd2fb0;
L_0x55d0c5dd3a30 .concat8 [ 1 1 1 1], L_0x55d0c5dd1840, L_0x55d0c5dd20b0, L_0x55d0c5dd2a50, L_0x55d0c5dd32d0;
S_0x55d0c4f2f4a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4f3fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd0f90 .functor XOR 1, L_0x55d0c5dd1950, L_0x55d0c5dd1a80, C4<0>, C4<0>;
L_0x55d0c5dd13f0 .functor XOR 1, L_0x55d0c5dd0f90, L_0x55d0c5dd1bb0, C4<0>, C4<0>;
L_0x55d0c5dd14b0 .functor AND 1, L_0x55d0c5dd1950, L_0x55d0c5dd1a80, C4<1>, C4<1>;
L_0x55d0c5dd15c0 .functor AND 1, L_0x55d0c5dd1950, L_0x55d0c5dd1bb0, C4<1>, C4<1>;
L_0x55d0c5dd1680 .functor AND 1, L_0x55d0c5dd1a80, L_0x55d0c5dd1bb0, C4<1>, C4<1>;
L_0x55d0c5dd16f0 .functor OR 1, L_0x55d0c5dd14b0, L_0x55d0c5dd15c0, C4<0>, C4<0>;
L_0x55d0c5dd1840 .functor OR 1, L_0x55d0c5dd1680, L_0x55d0c5dd16f0, C4<0>, C4<0>;
v0x55d0c4f1dee0_0 .net "a", 0 0, L_0x55d0c5dd1950;  1 drivers
v0x55d0c4f1dfc0_0 .net "b", 0 0, L_0x55d0c5dd1a80;  1 drivers
v0x55d0c4f0d700_0 .net "ca", 0 0, L_0x55d0c5dd1840;  1 drivers
v0x55d0c4f0d7d0_0 .net "cin", 0 0, L_0x55d0c5dd1bb0;  1 drivers
v0x55d0c4f0d870_0 .net "sum", 0 0, L_0x55d0c5dd13f0;  1 drivers
v0x55d0c4ef9a80_0 .net "w1", 0 0, L_0x55d0c5dd0f90;  1 drivers
v0x55d0c4ef9b40_0 .net "w2", 0 0, L_0x55d0c5dd14b0;  1 drivers
v0x55d0c4ef9c00_0 .net "w3", 0 0, L_0x55d0c5dd15c0;  1 drivers
v0x55d0c4ee9320_0 .net "w4", 0 0, L_0x55d0c5dd1680;  1 drivers
v0x55d0c4ee9470_0 .net "w5", 0 0, L_0x55d0c5dd16f0;  1 drivers
S_0x55d0c4ed7d60 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4f3fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd1ce0 .functor XOR 1, L_0x55d0c5dd21c0, L_0x55d0c5dd22f0, C4<0>, C4<0>;
L_0x55d0c5dd1d50 .functor XOR 1, L_0x55d0c5dd1ce0, L_0x55d0c5dd2420, C4<0>, C4<0>;
L_0x55d0c5dd1dc0 .functor AND 1, L_0x55d0c5dd21c0, L_0x55d0c5dd22f0, C4<1>, C4<1>;
L_0x55d0c5dd1e30 .functor AND 1, L_0x55d0c5dd21c0, L_0x55d0c5dd2420, C4<1>, C4<1>;
L_0x55d0c5dd1ef0 .functor AND 1, L_0x55d0c5dd22f0, L_0x55d0c5dd2420, C4<1>, C4<1>;
L_0x55d0c5dd1f60 .functor OR 1, L_0x55d0c5dd1dc0, L_0x55d0c5dd1e30, C4<0>, C4<0>;
L_0x55d0c5dd20b0 .functor OR 1, L_0x55d0c5dd1ef0, L_0x55d0c5dd1f60, C4<0>, C4<0>;
v0x55d0c4ec7680_0 .net "a", 0 0, L_0x55d0c5dd21c0;  1 drivers
v0x55d0c4ec7740_0 .net "b", 0 0, L_0x55d0c5dd22f0;  1 drivers
v0x55d0c4eb5240_0 .net "ca", 0 0, L_0x55d0c5dd20b0;  1 drivers
v0x55d0c4eb5310_0 .net "cin", 0 0, L_0x55d0c5dd2420;  1 drivers
v0x55d0c4eb53d0_0 .net "sum", 0 0, L_0x55d0c5dd1d50;  1 drivers
v0x55d0c4ea4ae0_0 .net "w1", 0 0, L_0x55d0c5dd1ce0;  1 drivers
v0x55d0c4ea4b80_0 .net "w2", 0 0, L_0x55d0c5dd1dc0;  1 drivers
v0x55d0c4ea4c40_0 .net "w3", 0 0, L_0x55d0c5dd1e30;  1 drivers
v0x55d0c4e93520_0 .net "w4", 0 0, L_0x55d0c5dd1ef0;  1 drivers
v0x55d0c4e93650_0 .net "w5", 0 0, L_0x55d0c5dd1f60;  1 drivers
S_0x55d0c4e82dc0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4f3fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd2590 .functor XOR 1, L_0x55d0c5dd2b60, L_0x55d0c5dd2c90, C4<0>, C4<0>;
L_0x55d0c5dd2600 .functor XOR 1, L_0x55d0c5dd2590, L_0x55d0c5dd2e10, C4<0>, C4<0>;
L_0x55d0c5dd26c0 .functor AND 1, L_0x55d0c5dd2b60, L_0x55d0c5dd2c90, C4<1>, C4<1>;
L_0x55d0c5dd27d0 .functor AND 1, L_0x55d0c5dd2b60, L_0x55d0c5dd2e10, C4<1>, C4<1>;
L_0x55d0c5dd2890 .functor AND 1, L_0x55d0c5dd2c90, L_0x55d0c5dd2e10, C4<1>, C4<1>;
L_0x55d0c5dd2900 .functor OR 1, L_0x55d0c5dd26c0, L_0x55d0c5dd27d0, C4<0>, C4<0>;
L_0x55d0c5dd2a50 .functor OR 1, L_0x55d0c5dd2890, L_0x55d0c5dd2900, C4<0>, C4<0>;
v0x55d0c4e6f100_0 .net "a", 0 0, L_0x55d0c5dd2b60;  1 drivers
v0x55d0c4e6f1c0_0 .net "b", 0 0, L_0x55d0c5dd2c90;  1 drivers
v0x55d0c4e5e920_0 .net "ca", 0 0, L_0x55d0c5dd2a50;  1 drivers
v0x55d0c4e5e9f0_0 .net "cin", 0 0, L_0x55d0c5dd2e10;  1 drivers
v0x55d0c4e5eab0_0 .net "sum", 0 0, L_0x55d0c5dd2600;  1 drivers
v0x55d0c4e4d360_0 .net "w1", 0 0, L_0x55d0c5dd2590;  1 drivers
v0x55d0c4e4d400_0 .net "w2", 0 0, L_0x55d0c5dd26c0;  1 drivers
v0x55d0c4e4d4c0_0 .net "w3", 0 0, L_0x55d0c5dd27d0;  1 drivers
v0x55d0c4e3cc00_0 .net "w4", 0 0, L_0x55d0c5dd2890;  1 drivers
v0x55d0c4e3cd30_0 .net "w5", 0 0, L_0x55d0c5dd2900;  1 drivers
S_0x55d0c4e2a840 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4f3fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd2f40 .functor XOR 1, L_0x55d0c5dd33e0, L_0x55d0c5dd35a0, C4<0>, C4<0>;
L_0x55d0c5dd2fb0 .functor XOR 1, L_0x55d0c5dd2f40, L_0x55d0c5dd3760, C4<0>, C4<0>;
L_0x55d0c5dd3020 .functor AND 1, L_0x55d0c5dd33e0, L_0x55d0c5dd35a0, C4<1>, C4<1>;
L_0x55d0c5dd3090 .functor AND 1, L_0x55d0c5dd33e0, L_0x55d0c5dd3760, C4<1>, C4<1>;
L_0x55d0c5dd3150 .functor AND 1, L_0x55d0c5dd35a0, L_0x55d0c5dd3760, C4<1>, C4<1>;
L_0x55d0c5dd31c0 .functor OR 1, L_0x55d0c5dd3020, L_0x55d0c5dd3090, C4<0>, C4<0>;
L_0x55d0c5dd32d0 .functor OR 1, L_0x55d0c5dd3150, L_0x55d0c5dd31c0, C4<0>, C4<0>;
v0x55d0c4e1a160_0 .net "a", 0 0, L_0x55d0c5dd33e0;  1 drivers
v0x55d0c4e1a220_0 .net "b", 0 0, L_0x55d0c5dd35a0;  1 drivers
v0x55d0c4e08b20_0 .net "ca", 0 0, L_0x55d0c5dd32d0;  1 drivers
v0x55d0c4e08bf0_0 .net "cin", 0 0, L_0x55d0c5dd3760;  1 drivers
v0x55d0c4e08cb0_0 .net "sum", 0 0, L_0x55d0c5dd2fb0;  1 drivers
v0x55d0c4df83c0_0 .net "w1", 0 0, L_0x55d0c5dd2f40;  1 drivers
v0x55d0c4df8460_0 .net "w2", 0 0, L_0x55d0c5dd3020;  1 drivers
v0x55d0c4df8520_0 .net "w3", 0 0, L_0x55d0c5dd3090;  1 drivers
v0x55d0c4de4bf0_0 .net "w4", 0 0, L_0x55d0c5dd3150;  1 drivers
v0x55d0c4de4d20_0 .net "w5", 0 0, L_0x55d0c5dd31c0;  1 drivers
S_0x55d0c4d8fc50 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c51025b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c577fd90_0 .net "a", 7 0, L_0x55d0c5dd9a40;  1 drivers
v0x55d0c577fe70_0 .net "b", 7 0, L_0x55d0c5dd9b30;  1 drivers
v0x55d0c576f630_0 .net "ca", 7 0, L_0x55d0c5dd98b0;  1 drivers
v0x55d0c576f720_0 .net "cin", 7 0, L_0x55d0c5dd9c20;  1 drivers
v0x55d0c575e070_0 .net "sum", 7 0, L_0x55d0c5dd9770;  1 drivers
L_0x55d0c5dd6ad0 .part L_0x55d0c5dd9a40, 0, 4;
L_0x55d0c5dd6b70 .part L_0x55d0c5dd9b30, 0, 4;
L_0x55d0c5dd6c10 .part L_0x55d0c5dd9c20, 0, 4;
L_0x55d0c5dd9460 .part L_0x55d0c5dd9a40, 4, 4;
L_0x55d0c5dd9550 .part L_0x55d0c5dd9b30, 4, 4;
L_0x55d0c5dd9640 .part L_0x55d0c5dd9c20, 4, 4;
L_0x55d0c5dd9770 .concat8 [ 4 4 0 0], L_0x55d0c5dd68c0, L_0x55d0c5dd9250;
L_0x55d0c5dd98b0 .concat8 [ 4 4 0 0], L_0x55d0c5dd6960, L_0x55d0c5dd92f0;
S_0x55d0c4d7e710 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4d8fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c12510_0 .net "a", 3 0, L_0x55d0c5dd6ad0;  1 drivers
v0x55d0c4c12610_0 .net "b", 3 0, L_0x55d0c5dd6b70;  1 drivers
v0x55d0c4c00150_0 .net "ca", 3 0, L_0x55d0c5dd6960;  1 drivers
v0x55d0c4c00210_0 .net "cin", 3 0, L_0x55d0c5dd6c10;  1 drivers
v0x55d0c4c002f0_0 .net "sum", 3 0, L_0x55d0c5dd68c0;  1 drivers
L_0x55d0c5dd4880 .part L_0x55d0c5dd6ad0, 0, 1;
L_0x55d0c5dd49b0 .part L_0x55d0c5dd6b70, 0, 1;
L_0x55d0c5dd4ae0 .part L_0x55d0c5dd6c10, 0, 1;
L_0x55d0c5dd50f0 .part L_0x55d0c5dd6ad0, 1, 1;
L_0x55d0c5dd5220 .part L_0x55d0c5dd6b70, 1, 1;
L_0x55d0c5dd5350 .part L_0x55d0c5dd6c10, 1, 1;
L_0x55d0c5dd5a90 .part L_0x55d0c5dd6ad0, 2, 1;
L_0x55d0c5dd5bc0 .part L_0x55d0c5dd6b70, 2, 1;
L_0x55d0c5dd5d40 .part L_0x55d0c5dd6c10, 2, 1;
L_0x55d0c5dd6310 .part L_0x55d0c5dd6ad0, 3, 1;
L_0x55d0c5dd64d0 .part L_0x55d0c5dd6b70, 3, 1;
L_0x55d0c5dd6690 .part L_0x55d0c5dd6c10, 3, 1;
L_0x55d0c5dd68c0 .concat8 [ 1 1 1 1], L_0x55d0c5dd4360, L_0x55d0c5dd4c80, L_0x55d0c5dd5530, L_0x55d0c5dd5ee0;
L_0x55d0c5dd6960 .concat8 [ 1 1 1 1], L_0x55d0c5dd4770, L_0x55d0c5dd4fe0, L_0x55d0c5dd5980, L_0x55d0c5dd6200;
S_0x55d0c4d6dfb0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d7e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd3920 .functor XOR 1, L_0x55d0c5dd4880, L_0x55d0c5dd49b0, C4<0>, C4<0>;
L_0x55d0c5dd4360 .functor XOR 1, L_0x55d0c5dd3920, L_0x55d0c5dd4ae0, C4<0>, C4<0>;
L_0x55d0c5dd4420 .functor AND 1, L_0x55d0c5dd4880, L_0x55d0c5dd49b0, C4<1>, C4<1>;
L_0x55d0c5dd4530 .functor AND 1, L_0x55d0c5dd4880, L_0x55d0c5dd4ae0, C4<1>, C4<1>;
L_0x55d0c5dd45f0 .functor AND 1, L_0x55d0c5dd49b0, L_0x55d0c5dd4ae0, C4<1>, C4<1>;
L_0x55d0c5dd4660 .functor OR 1, L_0x55d0c5dd4420, L_0x55d0c5dd4530, C4<0>, C4<0>;
L_0x55d0c5dd4770 .functor OR 1, L_0x55d0c5dd45f0, L_0x55d0c5dd4660, C4<0>, C4<0>;
v0x55d0c4d59d20_0 .net "a", 0 0, L_0x55d0c5dd4880;  1 drivers
v0x55d0c4d59de0_0 .net "b", 0 0, L_0x55d0c5dd49b0;  1 drivers
v0x55d0c4d49540_0 .net "ca", 0 0, L_0x55d0c5dd4770;  1 drivers
v0x55d0c4d495e0_0 .net "cin", 0 0, L_0x55d0c5dd4ae0;  1 drivers
v0x55d0c4d496a0_0 .net "sum", 0 0, L_0x55d0c5dd4360;  1 drivers
v0x55d0c4d37f80_0 .net "w1", 0 0, L_0x55d0c5dd3920;  1 drivers
v0x55d0c4d38020_0 .net "w2", 0 0, L_0x55d0c5dd4420;  1 drivers
v0x55d0c4d380e0_0 .net "w3", 0 0, L_0x55d0c5dd4530;  1 drivers
v0x55d0c4d27820_0 .net "w4", 0 0, L_0x55d0c5dd45f0;  1 drivers
v0x55d0c4d27950_0 .net "w5", 0 0, L_0x55d0c5dd4660;  1 drivers
S_0x55d0c4d15460 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d7e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd4c10 .functor XOR 1, L_0x55d0c5dd50f0, L_0x55d0c5dd5220, C4<0>, C4<0>;
L_0x55d0c5dd4c80 .functor XOR 1, L_0x55d0c5dd4c10, L_0x55d0c5dd5350, C4<0>, C4<0>;
L_0x55d0c5dd4cf0 .functor AND 1, L_0x55d0c5dd50f0, L_0x55d0c5dd5220, C4<1>, C4<1>;
L_0x55d0c5dd4d60 .functor AND 1, L_0x55d0c5dd50f0, L_0x55d0c5dd5350, C4<1>, C4<1>;
L_0x55d0c5dd4e20 .functor AND 1, L_0x55d0c5dd5220, L_0x55d0c5dd5350, C4<1>, C4<1>;
L_0x55d0c5dd4e90 .functor OR 1, L_0x55d0c5dd4cf0, L_0x55d0c5dd4d60, C4<0>, C4<0>;
L_0x55d0c5dd4fe0 .functor OR 1, L_0x55d0c5dd4e20, L_0x55d0c5dd4e90, C4<0>, C4<0>;
v0x55d0c4d04d80_0 .net "a", 0 0, L_0x55d0c5dd50f0;  1 drivers
v0x55d0c4d04e40_0 .net "b", 0 0, L_0x55d0c5dd5220;  1 drivers
v0x55d0c4cf3740_0 .net "ca", 0 0, L_0x55d0c5dd4fe0;  1 drivers
v0x55d0c4cf3810_0 .net "cin", 0 0, L_0x55d0c5dd5350;  1 drivers
v0x55d0c4cf38d0_0 .net "sum", 0 0, L_0x55d0c5dd4c80;  1 drivers
v0x55d0c4ce2fe0_0 .net "w1", 0 0, L_0x55d0c5dd4c10;  1 drivers
v0x55d0c4ce3080_0 .net "w2", 0 0, L_0x55d0c5dd4cf0;  1 drivers
v0x55d0c4ce3140_0 .net "w3", 0 0, L_0x55d0c5dd4d60;  1 drivers
v0x55d0c4ccf360_0 .net "w4", 0 0, L_0x55d0c5dd4e20;  1 drivers
v0x55d0c4ccf490_0 .net "w5", 0 0, L_0x55d0c5dd4e90;  1 drivers
S_0x55d0c4cbec00 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d7e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd54c0 .functor XOR 1, L_0x55d0c5dd5a90, L_0x55d0c5dd5bc0, C4<0>, C4<0>;
L_0x55d0c5dd5530 .functor XOR 1, L_0x55d0c5dd54c0, L_0x55d0c5dd5d40, C4<0>, C4<0>;
L_0x55d0c5dd55f0 .functor AND 1, L_0x55d0c5dd5a90, L_0x55d0c5dd5bc0, C4<1>, C4<1>;
L_0x55d0c5dd5700 .functor AND 1, L_0x55d0c5dd5a90, L_0x55d0c5dd5d40, C4<1>, C4<1>;
L_0x55d0c5dd57c0 .functor AND 1, L_0x55d0c5dd5bc0, L_0x55d0c5dd5d40, C4<1>, C4<1>;
L_0x55d0c5dd5830 .functor OR 1, L_0x55d0c5dd55f0, L_0x55d0c5dd5700, C4<0>, C4<0>;
L_0x55d0c5dd5980 .functor OR 1, L_0x55d0c5dd57c0, L_0x55d0c5dd5830, C4<0>, C4<0>;
v0x55d0c4cad640_0 .net "a", 0 0, L_0x55d0c5dd5a90;  1 drivers
v0x55d0c4cad700_0 .net "b", 0 0, L_0x55d0c5dd5bc0;  1 drivers
v0x55d0c4cad7c0_0 .net "ca", 0 0, L_0x55d0c5dd5980;  1 drivers
v0x55d0c4c9cee0_0 .net "cin", 0 0, L_0x55d0c5dd5d40;  1 drivers
v0x55d0c4c9cf80_0 .net "sum", 0 0, L_0x55d0c5dd5530;  1 drivers
v0x55d0c4c8ab20_0 .net "w1", 0 0, L_0x55d0c5dd54c0;  1 drivers
v0x55d0c4c8abe0_0 .net "w2", 0 0, L_0x55d0c5dd55f0;  1 drivers
v0x55d0c4c8aca0_0 .net "w3", 0 0, L_0x55d0c5dd5700;  1 drivers
v0x55d0c4c7a3c0_0 .net "w4", 0 0, L_0x55d0c5dd57c0;  1 drivers
v0x55d0c4c7a480_0 .net "w5", 0 0, L_0x55d0c5dd5830;  1 drivers
S_0x55d0c4c68e00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d7e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd5e70 .functor XOR 1, L_0x55d0c5dd6310, L_0x55d0c5dd64d0, C4<0>, C4<0>;
L_0x55d0c5dd5ee0 .functor XOR 1, L_0x55d0c5dd5e70, L_0x55d0c5dd6690, C4<0>, C4<0>;
L_0x55d0c5dd5f50 .functor AND 1, L_0x55d0c5dd6310, L_0x55d0c5dd64d0, C4<1>, C4<1>;
L_0x55d0c5dd5fc0 .functor AND 1, L_0x55d0c5dd6310, L_0x55d0c5dd6690, C4<1>, C4<1>;
L_0x55d0c5dd6080 .functor AND 1, L_0x55d0c5dd64d0, L_0x55d0c5dd6690, C4<1>, C4<1>;
L_0x55d0c5dd60f0 .functor OR 1, L_0x55d0c5dd5f50, L_0x55d0c5dd5fc0, C4<0>, C4<0>;
L_0x55d0c5dd6200 .functor OR 1, L_0x55d0c5dd6080, L_0x55d0c5dd60f0, C4<0>, C4<0>;
v0x55d0c4c586a0_0 .net "a", 0 0, L_0x55d0c5dd6310;  1 drivers
v0x55d0c4c58780_0 .net "b", 0 0, L_0x55d0c5dd64d0;  1 drivers
v0x55d0c4c58840_0 .net "ca", 0 0, L_0x55d0c5dd6200;  1 drivers
v0x55d0c4c44990_0 .net "cin", 0 0, L_0x55d0c5dd6690;  1 drivers
v0x55d0c4c44a50_0 .net "sum", 0 0, L_0x55d0c5dd5ee0;  1 drivers
v0x55d0c4c34230_0 .net "w1", 0 0, L_0x55d0c5dd5e70;  1 drivers
v0x55d0c4c342f0_0 .net "w2", 0 0, L_0x55d0c5dd5f50;  1 drivers
v0x55d0c4c343b0_0 .net "w3", 0 0, L_0x55d0c5dd5fc0;  1 drivers
v0x55d0c4c22c70_0 .net "w4", 0 0, L_0x55d0c5dd6080;  1 drivers
v0x55d0c4c22dc0_0 .net "w5", 0 0, L_0x55d0c5dd60f0;  1 drivers
S_0x55d0c4bef9f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4d8fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c57a28b0_0 .net "a", 3 0, L_0x55d0c5dd9460;  1 drivers
v0x55d0c57a29b0_0 .net "b", 3 0, L_0x55d0c5dd9550;  1 drivers
v0x55d0c5792150_0 .net "ca", 3 0, L_0x55d0c5dd92f0;  1 drivers
v0x55d0c5792210_0 .net "cin", 3 0, L_0x55d0c5dd9640;  1 drivers
v0x55d0c57922f0_0 .net "sum", 3 0, L_0x55d0c5dd9250;  1 drivers
L_0x55d0c5dd7210 .part L_0x55d0c5dd9460, 0, 1;
L_0x55d0c5dd7340 .part L_0x55d0c5dd9550, 0, 1;
L_0x55d0c5dd7470 .part L_0x55d0c5dd9640, 0, 1;
L_0x55d0c5dd7a80 .part L_0x55d0c5dd9460, 1, 1;
L_0x55d0c5dd7bb0 .part L_0x55d0c5dd9550, 1, 1;
L_0x55d0c5dd7ce0 .part L_0x55d0c5dd9640, 1, 1;
L_0x55d0c5dd8420 .part L_0x55d0c5dd9460, 2, 1;
L_0x55d0c5dd8550 .part L_0x55d0c5dd9550, 2, 1;
L_0x55d0c5dd86d0 .part L_0x55d0c5dd9640, 2, 1;
L_0x55d0c5dd8ca0 .part L_0x55d0c5dd9460, 3, 1;
L_0x55d0c5dd8e60 .part L_0x55d0c5dd9550, 3, 1;
L_0x55d0c5dd9020 .part L_0x55d0c5dd9640, 3, 1;
L_0x55d0c5dd9250 .concat8 [ 1 1 1 1], L_0x55d0c5dd6cb0, L_0x55d0c5dd7610, L_0x55d0c5dd7ec0, L_0x55d0c5dd8870;
L_0x55d0c5dd92f0 .concat8 [ 1 1 1 1], L_0x55d0c5dd7100, L_0x55d0c5dd7970, L_0x55d0c5dd8310, L_0x55d0c5dd8b90;
S_0x55d0c4bde4b0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4bef9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd6850 .functor XOR 1, L_0x55d0c5dd7210, L_0x55d0c5dd7340, C4<0>, C4<0>;
L_0x55d0c5dd6cb0 .functor XOR 1, L_0x55d0c5dd6850, L_0x55d0c5dd7470, C4<0>, C4<0>;
L_0x55d0c5dd6d70 .functor AND 1, L_0x55d0c5dd7210, L_0x55d0c5dd7340, C4<1>, C4<1>;
L_0x55d0c5dd6e80 .functor AND 1, L_0x55d0c5dd7210, L_0x55d0c5dd7470, C4<1>, C4<1>;
L_0x55d0c5dd6f40 .functor AND 1, L_0x55d0c5dd7340, L_0x55d0c5dd7470, C4<1>, C4<1>;
L_0x55d0c5dd6fb0 .functor OR 1, L_0x55d0c5dd6d70, L_0x55d0c5dd6e80, C4<0>, C4<0>;
L_0x55d0c5dd7100 .functor OR 1, L_0x55d0c5dd6f40, L_0x55d0c5dd6fb0, C4<0>, C4<0>;
v0x55d0c4bcdd50_0 .net "a", 0 0, L_0x55d0c5dd7210;  1 drivers
v0x55d0c4bcde30_0 .net "b", 0 0, L_0x55d0c5dd7340;  1 drivers
v0x55d0c58d83f0_0 .net "ca", 0 0, L_0x55d0c5dd7100;  1 drivers
v0x55d0c58d84c0_0 .net "cin", 0 0, L_0x55d0c5dd7470;  1 drivers
v0x55d0c58d8560_0 .net "sum", 0 0, L_0x55d0c5dd6cb0;  1 drivers
v0x55d0c58c7c90_0 .net "w1", 0 0, L_0x55d0c5dd6850;  1 drivers
v0x55d0c58c7d50_0 .net "w2", 0 0, L_0x55d0c5dd6d70;  1 drivers
v0x55d0c58c7e10_0 .net "w3", 0 0, L_0x55d0c5dd6e80;  1 drivers
v0x55d0c58b66d0_0 .net "w4", 0 0, L_0x55d0c5dd6f40;  1 drivers
v0x55d0c58b6820_0 .net "w5", 0 0, L_0x55d0c5dd6fb0;  1 drivers
S_0x55d0c58a5f70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4bef9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd75a0 .functor XOR 1, L_0x55d0c5dd7a80, L_0x55d0c5dd7bb0, C4<0>, C4<0>;
L_0x55d0c5dd7610 .functor XOR 1, L_0x55d0c5dd75a0, L_0x55d0c5dd7ce0, C4<0>, C4<0>;
L_0x55d0c5dd7680 .functor AND 1, L_0x55d0c5dd7a80, L_0x55d0c5dd7bb0, C4<1>, C4<1>;
L_0x55d0c5dd76f0 .functor AND 1, L_0x55d0c5dd7a80, L_0x55d0c5dd7ce0, C4<1>, C4<1>;
L_0x55d0c5dd77b0 .functor AND 1, L_0x55d0c5dd7bb0, L_0x55d0c5dd7ce0, C4<1>, C4<1>;
L_0x55d0c5dd7820 .functor OR 1, L_0x55d0c5dd7680, L_0x55d0c5dd76f0, C4<0>, C4<0>;
L_0x55d0c5dd7970 .functor OR 1, L_0x55d0c5dd77b0, L_0x55d0c5dd7820, C4<0>, C4<0>;
v0x55d0c5893c30_0 .net "a", 0 0, L_0x55d0c5dd7a80;  1 drivers
v0x55d0c5893cf0_0 .net "b", 0 0, L_0x55d0c5dd7bb0;  1 drivers
v0x55d0c5883450_0 .net "ca", 0 0, L_0x55d0c5dd7970;  1 drivers
v0x55d0c5883520_0 .net "cin", 0 0, L_0x55d0c5dd7ce0;  1 drivers
v0x55d0c58835e0_0 .net "sum", 0 0, L_0x55d0c5dd7610;  1 drivers
v0x55d0c5871e90_0 .net "w1", 0 0, L_0x55d0c5dd75a0;  1 drivers
v0x55d0c5871f30_0 .net "w2", 0 0, L_0x55d0c5dd7680;  1 drivers
v0x55d0c5871ff0_0 .net "w3", 0 0, L_0x55d0c5dd76f0;  1 drivers
v0x55d0c5861730_0 .net "w4", 0 0, L_0x55d0c5dd77b0;  1 drivers
v0x55d0c5861860_0 .net "w5", 0 0, L_0x55d0c5dd7820;  1 drivers
S_0x55d0c584e8f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4bef9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd7e50 .functor XOR 1, L_0x55d0c5dd8420, L_0x55d0c5dd8550, C4<0>, C4<0>;
L_0x55d0c5dd7ec0 .functor XOR 1, L_0x55d0c5dd7e50, L_0x55d0c5dd86d0, C4<0>, C4<0>;
L_0x55d0c5dd7f80 .functor AND 1, L_0x55d0c5dd8420, L_0x55d0c5dd8550, C4<1>, C4<1>;
L_0x55d0c5dd8090 .functor AND 1, L_0x55d0c5dd8420, L_0x55d0c5dd86d0, C4<1>, C4<1>;
L_0x55d0c5dd8150 .functor AND 1, L_0x55d0c5dd8550, L_0x55d0c5dd86d0, C4<1>, C4<1>;
L_0x55d0c5dd81c0 .functor OR 1, L_0x55d0c5dd7f80, L_0x55d0c5dd8090, C4<0>, C4<0>;
L_0x55d0c5dd8310 .functor OR 1, L_0x55d0c5dd8150, L_0x55d0c5dd81c0, C4<0>, C4<0>;
v0x55d0c583e210_0 .net "a", 0 0, L_0x55d0c5dd8420;  1 drivers
v0x55d0c583e2d0_0 .net "b", 0 0, L_0x55d0c5dd8550;  1 drivers
v0x55d0c582cbd0_0 .net "ca", 0 0, L_0x55d0c5dd8310;  1 drivers
v0x55d0c582cca0_0 .net "cin", 0 0, L_0x55d0c5dd86d0;  1 drivers
v0x55d0c582cd60_0 .net "sum", 0 0, L_0x55d0c5dd7ec0;  1 drivers
v0x55d0c581c470_0 .net "w1", 0 0, L_0x55d0c5dd7e50;  1 drivers
v0x55d0c581c510_0 .net "w2", 0 0, L_0x55d0c5dd7f80;  1 drivers
v0x55d0c581c5d0_0 .net "w3", 0 0, L_0x55d0c5dd8090;  1 drivers
v0x55d0c580a0b0_0 .net "w4", 0 0, L_0x55d0c5dd8150;  1 drivers
v0x55d0c580a1e0_0 .net "w5", 0 0, L_0x55d0c5dd81c0;  1 drivers
S_0x55d0c57f9950 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4bef9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd8800 .functor XOR 1, L_0x55d0c5dd8ca0, L_0x55d0c5dd8e60, C4<0>, C4<0>;
L_0x55d0c5dd8870 .functor XOR 1, L_0x55d0c5dd8800, L_0x55d0c5dd9020, C4<0>, C4<0>;
L_0x55d0c5dd88e0 .functor AND 1, L_0x55d0c5dd8ca0, L_0x55d0c5dd8e60, C4<1>, C4<1>;
L_0x55d0c5dd8950 .functor AND 1, L_0x55d0c5dd8ca0, L_0x55d0c5dd9020, C4<1>, C4<1>;
L_0x55d0c5dd8a10 .functor AND 1, L_0x55d0c5dd8e60, L_0x55d0c5dd9020, C4<1>, C4<1>;
L_0x55d0c5dd8a80 .functor OR 1, L_0x55d0c5dd88e0, L_0x55d0c5dd8950, C4<0>, C4<0>;
L_0x55d0c5dd8b90 .functor OR 1, L_0x55d0c5dd8a10, L_0x55d0c5dd8a80, C4<0>, C4<0>;
v0x55d0c57e8410_0 .net "a", 0 0, L_0x55d0c5dd8ca0;  1 drivers
v0x55d0c57e84f0_0 .net "b", 0 0, L_0x55d0c5dd8e60;  1 drivers
v0x55d0c57d7c30_0 .net "ca", 0 0, L_0x55d0c5dd8b90;  1 drivers
v0x55d0c57d7d00_0 .net "cin", 0 0, L_0x55d0c5dd9020;  1 drivers
v0x55d0c57d7da0_0 .net "sum", 0 0, L_0x55d0c5dd8870;  1 drivers
v0x55d0c57c45d0_0 .net "w1", 0 0, L_0x55d0c5dd8800;  1 drivers
v0x55d0c57c4690_0 .net "w2", 0 0, L_0x55d0c5dd88e0;  1 drivers
v0x55d0c57c4750_0 .net "w3", 0 0, L_0x55d0c5dd8950;  1 drivers
v0x55d0c57b3e70_0 .net "w4", 0 0, L_0x55d0c5dd8a10;  1 drivers
v0x55d0c57b3fc0_0 .net "w5", 0 0, L_0x55d0c5dd8a80;  1 drivers
S_0x55d0c56f79c0 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4940d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c4de7580_0 .net "a", 31 0, L_0x55d0c5df1660;  1 drivers
v0x55d0c4de7680_0 .net "b", 31 0, L_0x55d0c5df1750;  1 drivers
v0x55d0c4de7760_0 .net "ca", 31 0, L_0x55d0c5df14d0;  1 drivers
v0x55d0c4de7820_0 .net "cin", 31 0, L_0x55d0c5df1840;  1 drivers
v0x55d0c4de6810_0 .net "sum", 31 0, L_0x55d0c5df1390;  1 drivers
L_0x55d0c5de5ca0 .part L_0x55d0c5df1660, 0, 16;
L_0x55d0c5de5d40 .part L_0x55d0c5df1750, 0, 16;
L_0x55d0c5de5de0 .part L_0x55d0c5df1840, 0, 16;
L_0x55d0c5df10c0 .part L_0x55d0c5df1660, 16, 16;
L_0x55d0c5df11b0 .part L_0x55d0c5df1750, 16, 16;
L_0x55d0c5df12a0 .part L_0x55d0c5df1840, 16, 16;
L_0x55d0c5df1390 .concat8 [ 16 16 0 0], L_0x55d0c5de59d0, L_0x55d0c5df0df0;
L_0x55d0c5df14d0 .concat8 [ 16 16 0 0], L_0x55d0c5de5b10, L_0x55d0c5df0f30;
S_0x55d0c56e5600 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c56f79c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c53c9ce0_0 .net "a", 15 0, L_0x55d0c5de5ca0;  1 drivers
v0x55d0c53a7cc0_0 .net "b", 15 0, L_0x55d0c5de5d40;  1 drivers
v0x55d0c53a7da0_0 .net "ca", 15 0, L_0x55d0c5de5b10;  1 drivers
v0x55d0c53a7e60_0 .net "cin", 15 0, L_0x55d0c5de5de0;  1 drivers
v0x55d0c53a7f40_0 .net "sum", 15 0, L_0x55d0c5de59d0;  1 drivers
L_0x55d0c5ddfe40 .part L_0x55d0c5de5ca0, 0, 8;
L_0x55d0c5ddfee0 .part L_0x55d0c5de5d40, 0, 8;
L_0x55d0c5ddff80 .part L_0x55d0c5de5de0, 0, 8;
L_0x55d0c5de5700 .part L_0x55d0c5de5ca0, 8, 8;
L_0x55d0c5de57f0 .part L_0x55d0c5de5d40, 8, 8;
L_0x55d0c5de58e0 .part L_0x55d0c5de5de0, 8, 8;
L_0x55d0c5de59d0 .concat8 [ 8 8 0 0], L_0x55d0c5ddfb70, L_0x55d0c5de5430;
L_0x55d0c5de5b10 .concat8 [ 8 8 0 0], L_0x55d0c5ddfcb0, L_0x55d0c5de5570;
S_0x55d0c56d4f20 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c56e5600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4aea880_0 .net "a", 7 0, L_0x55d0c5ddfe40;  1 drivers
v0x55d0c4aea960_0 .net "b", 7 0, L_0x55d0c5ddfee0;  1 drivers
v0x55d0c4ada120_0 .net "ca", 7 0, L_0x55d0c5ddfcb0;  1 drivers
v0x55d0c4ada1e0_0 .net "cin", 7 0, L_0x55d0c5ddff80;  1 drivers
v0x55d0c4ada2c0_0 .net "sum", 7 0, L_0x55d0c5ddfb70;  1 drivers
L_0x55d0c5ddced0 .part L_0x55d0c5ddfe40, 0, 4;
L_0x55d0c5ddcf70 .part L_0x55d0c5ddfee0, 0, 4;
L_0x55d0c5ddd010 .part L_0x55d0c5ddff80, 0, 4;
L_0x55d0c5ddf860 .part L_0x55d0c5ddfe40, 4, 4;
L_0x55d0c5ddf950 .part L_0x55d0c5ddfee0, 4, 4;
L_0x55d0c5ddfa40 .part L_0x55d0c5ddff80, 4, 4;
L_0x55d0c5ddfb70 .concat8 [ 4 4 0 0], L_0x55d0c5ddccc0, L_0x55d0c5ddf650;
L_0x55d0c5ddfcb0 .concat8 [ 4 4 0 0], L_0x55d0c5ddcd60, L_0x55d0c5ddf6f0;
S_0x55d0c56c3960 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c56d4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5557dd0_0 .net "a", 3 0, L_0x55d0c5ddced0;  1 drivers
v0x55d0c5557ed0_0 .net "b", 3 0, L_0x55d0c5ddcf70;  1 drivers
v0x55d0c5545a10_0 .net "ca", 3 0, L_0x55d0c5ddcd60;  1 drivers
v0x55d0c5545ad0_0 .net "cin", 3 0, L_0x55d0c5ddd010;  1 drivers
v0x55d0c5545bb0_0 .net "sum", 3 0, L_0x55d0c5ddccc0;  1 drivers
L_0x55d0c5ddac80 .part L_0x55d0c5ddced0, 0, 1;
L_0x55d0c5ddadb0 .part L_0x55d0c5ddcf70, 0, 1;
L_0x55d0c5ddaee0 .part L_0x55d0c5ddd010, 0, 1;
L_0x55d0c5ddb4f0 .part L_0x55d0c5ddced0, 1, 1;
L_0x55d0c5ddb620 .part L_0x55d0c5ddcf70, 1, 1;
L_0x55d0c5ddb750 .part L_0x55d0c5ddd010, 1, 1;
L_0x55d0c5ddbe90 .part L_0x55d0c5ddced0, 2, 1;
L_0x55d0c5ddbfc0 .part L_0x55d0c5ddcf70, 2, 1;
L_0x55d0c5ddc140 .part L_0x55d0c5ddd010, 2, 1;
L_0x55d0c5ddc710 .part L_0x55d0c5ddced0, 3, 1;
L_0x55d0c5ddc8d0 .part L_0x55d0c5ddcf70, 3, 1;
L_0x55d0c5ddca90 .part L_0x55d0c5ddd010, 3, 1;
L_0x55d0c5ddccc0 .concat8 [ 1 1 1 1], L_0x55d0c5dda760, L_0x55d0c5ddb080, L_0x55d0c5ddb930, L_0x55d0c5ddc2e0;
L_0x55d0c5ddcd60 .concat8 [ 1 1 1 1], L_0x55d0c5ddab70, L_0x55d0c5ddb3e0, L_0x55d0c5ddbd80, L_0x55d0c5ddc600;
S_0x55d0c56b3200 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c56c3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dd91e0 .functor XOR 1, L_0x55d0c5ddac80, L_0x55d0c5ddadb0, C4<0>, C4<0>;
L_0x55d0c5dda760 .functor XOR 1, L_0x55d0c5dd91e0, L_0x55d0c5ddaee0, C4<0>, C4<0>;
L_0x55d0c5dda820 .functor AND 1, L_0x55d0c5ddac80, L_0x55d0c5ddadb0, C4<1>, C4<1>;
L_0x55d0c5dda930 .functor AND 1, L_0x55d0c5ddac80, L_0x55d0c5ddaee0, C4<1>, C4<1>;
L_0x55d0c5dda9f0 .functor AND 1, L_0x55d0c5ddadb0, L_0x55d0c5ddaee0, C4<1>, C4<1>;
L_0x55d0c5ddaa60 .functor OR 1, L_0x55d0c5dda820, L_0x55d0c5dda930, C4<0>, C4<0>;
L_0x55d0c5ddab70 .functor OR 1, L_0x55d0c5dda9f0, L_0x55d0c5ddaa60, C4<0>, C4<0>;
v0x55d0c569f520_0 .net "a", 0 0, L_0x55d0c5ddac80;  1 drivers
v0x55d0c569f5e0_0 .net "b", 0 0, L_0x55d0c5ddadb0;  1 drivers
v0x55d0c568ed40_0 .net "ca", 0 0, L_0x55d0c5ddab70;  1 drivers
v0x55d0c568ee10_0 .net "cin", 0 0, L_0x55d0c5ddaee0;  1 drivers
v0x55d0c568eed0_0 .net "sum", 0 0, L_0x55d0c5dda760;  1 drivers
v0x55d0c567d780_0 .net "w1", 0 0, L_0x55d0c5dd91e0;  1 drivers
v0x55d0c567d820_0 .net "w2", 0 0, L_0x55d0c5dda820;  1 drivers
v0x55d0c567d8e0_0 .net "w3", 0 0, L_0x55d0c5dda930;  1 drivers
v0x55d0c566d020_0 .net "w4", 0 0, L_0x55d0c5dda9f0;  1 drivers
v0x55d0c566d150_0 .net "w5", 0 0, L_0x55d0c5ddaa60;  1 drivers
S_0x55d0c565ac60 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c56c3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ddb010 .functor XOR 1, L_0x55d0c5ddb4f0, L_0x55d0c5ddb620, C4<0>, C4<0>;
L_0x55d0c5ddb080 .functor XOR 1, L_0x55d0c5ddb010, L_0x55d0c5ddb750, C4<0>, C4<0>;
L_0x55d0c5ddb0f0 .functor AND 1, L_0x55d0c5ddb4f0, L_0x55d0c5ddb620, C4<1>, C4<1>;
L_0x55d0c5ddb160 .functor AND 1, L_0x55d0c5ddb4f0, L_0x55d0c5ddb750, C4<1>, C4<1>;
L_0x55d0c5ddb220 .functor AND 1, L_0x55d0c5ddb620, L_0x55d0c5ddb750, C4<1>, C4<1>;
L_0x55d0c5ddb290 .functor OR 1, L_0x55d0c5ddb0f0, L_0x55d0c5ddb160, C4<0>, C4<0>;
L_0x55d0c5ddb3e0 .functor OR 1, L_0x55d0c5ddb220, L_0x55d0c5ddb290, C4<0>, C4<0>;
v0x55d0c564a580_0 .net "a", 0 0, L_0x55d0c5ddb4f0;  1 drivers
v0x55d0c564a620_0 .net "b", 0 0, L_0x55d0c5ddb620;  1 drivers
v0x55d0c5638f40_0 .net "ca", 0 0, L_0x55d0c5ddb3e0;  1 drivers
v0x55d0c5639010_0 .net "cin", 0 0, L_0x55d0c5ddb750;  1 drivers
v0x55d0c56390d0_0 .net "sum", 0 0, L_0x55d0c5ddb080;  1 drivers
v0x55d0c56287e0_0 .net "w1", 0 0, L_0x55d0c5ddb010;  1 drivers
v0x55d0c56288a0_0 .net "w2", 0 0, L_0x55d0c5ddb0f0;  1 drivers
v0x55d0c5628960_0 .net "w3", 0 0, L_0x55d0c5ddb160;  1 drivers
v0x55d0c5614b90_0 .net "w4", 0 0, L_0x55d0c5ddb220;  1 drivers
v0x55d0c5614ce0_0 .net "w5", 0 0, L_0x55d0c5ddb290;  1 drivers
S_0x55d0c5604430 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c56c3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ddb8c0 .functor XOR 1, L_0x55d0c5ddbe90, L_0x55d0c5ddbfc0, C4<0>, C4<0>;
L_0x55d0c5ddb930 .functor XOR 1, L_0x55d0c5ddb8c0, L_0x55d0c5ddc140, C4<0>, C4<0>;
L_0x55d0c5ddb9f0 .functor AND 1, L_0x55d0c5ddbe90, L_0x55d0c5ddbfc0, C4<1>, C4<1>;
L_0x55d0c5ddbb00 .functor AND 1, L_0x55d0c5ddbe90, L_0x55d0c5ddc140, C4<1>, C4<1>;
L_0x55d0c5ddbbc0 .functor AND 1, L_0x55d0c5ddbfc0, L_0x55d0c5ddc140, C4<1>, C4<1>;
L_0x55d0c5ddbc30 .functor OR 1, L_0x55d0c5ddb9f0, L_0x55d0c5ddbb00, C4<0>, C4<0>;
L_0x55d0c5ddbd80 .functor OR 1, L_0x55d0c5ddbbc0, L_0x55d0c5ddbc30, C4<0>, C4<0>;
v0x55d0c55f2ef0_0 .net "a", 0 0, L_0x55d0c5ddbe90;  1 drivers
v0x55d0c55f2f90_0 .net "b", 0 0, L_0x55d0c5ddbfc0;  1 drivers
v0x55d0c55e2710_0 .net "ca", 0 0, L_0x55d0c5ddbd80;  1 drivers
v0x55d0c55e27e0_0 .net "cin", 0 0, L_0x55d0c5ddc140;  1 drivers
v0x55d0c55e28a0_0 .net "sum", 0 0, L_0x55d0c5ddb930;  1 drivers
v0x55d0c55d0350_0 .net "w1", 0 0, L_0x55d0c5ddb8c0;  1 drivers
v0x55d0c55d03f0_0 .net "w2", 0 0, L_0x55d0c5ddb9f0;  1 drivers
v0x55d0c55d04b0_0 .net "w3", 0 0, L_0x55d0c5ddbb00;  1 drivers
v0x55d0c55bfbf0_0 .net "w4", 0 0, L_0x55d0c5ddbbc0;  1 drivers
v0x55d0c55bfd20_0 .net "w5", 0 0, L_0x55d0c5ddbc30;  1 drivers
S_0x55d0c55ae630 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c56c3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ddc270 .functor XOR 1, L_0x55d0c5ddc710, L_0x55d0c5ddc8d0, C4<0>, C4<0>;
L_0x55d0c5ddc2e0 .functor XOR 1, L_0x55d0c5ddc270, L_0x55d0c5ddca90, C4<0>, C4<0>;
L_0x55d0c5ddc350 .functor AND 1, L_0x55d0c5ddc710, L_0x55d0c5ddc8d0, C4<1>, C4<1>;
L_0x55d0c5ddc3c0 .functor AND 1, L_0x55d0c5ddc710, L_0x55d0c5ddca90, C4<1>, C4<1>;
L_0x55d0c5ddc480 .functor AND 1, L_0x55d0c5ddc8d0, L_0x55d0c5ddca90, C4<1>, C4<1>;
L_0x55d0c5ddc4f0 .functor OR 1, L_0x55d0c5ddc350, L_0x55d0c5ddc3c0, C4<0>, C4<0>;
L_0x55d0c5ddc600 .functor OR 1, L_0x55d0c5ddc480, L_0x55d0c5ddc4f0, C4<0>, C4<0>;
v0x55d0c559df50_0 .net "a", 0 0, L_0x55d0c5ddc710;  1 drivers
v0x55d0c559e030_0 .net "b", 0 0, L_0x55d0c5ddc8d0;  1 drivers
v0x55d0c558a250_0 .net "ca", 0 0, L_0x55d0c5ddc600;  1 drivers
v0x55d0c558a320_0 .net "cin", 0 0, L_0x55d0c5ddca90;  1 drivers
v0x55d0c558a3c0_0 .net "sum", 0 0, L_0x55d0c5ddc2e0;  1 drivers
v0x55d0c5579af0_0 .net "w1", 0 0, L_0x55d0c5ddc270;  1 drivers
v0x55d0c5579bb0_0 .net "w2", 0 0, L_0x55d0c5ddc350;  1 drivers
v0x55d0c5579c70_0 .net "w3", 0 0, L_0x55d0c5ddc3c0;  1 drivers
v0x55d0c5568530_0 .net "w4", 0 0, L_0x55d0c5ddc480;  1 drivers
v0x55d0c5568680_0 .net "w5", 0 0, L_0x55d0c5ddc4f0;  1 drivers
S_0x55d0c55352b0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c56d4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4b0d3a0_0 .net "a", 3 0, L_0x55d0c5ddf860;  1 drivers
v0x55d0c4b0d4a0_0 .net "b", 3 0, L_0x55d0c5ddf950;  1 drivers
v0x55d0c4afcc40_0 .net "ca", 3 0, L_0x55d0c5ddf6f0;  1 drivers
v0x55d0c4afcd00_0 .net "cin", 3 0, L_0x55d0c5ddfa40;  1 drivers
v0x55d0c4afcde0_0 .net "sum", 3 0, L_0x55d0c5ddf650;  1 drivers
L_0x55d0c5ddd610 .part L_0x55d0c5ddf860, 0, 1;
L_0x55d0c5ddd740 .part L_0x55d0c5ddf950, 0, 1;
L_0x55d0c5ddd870 .part L_0x55d0c5ddfa40, 0, 1;
L_0x55d0c5ddde80 .part L_0x55d0c5ddf860, 1, 1;
L_0x55d0c5dddfb0 .part L_0x55d0c5ddf950, 1, 1;
L_0x55d0c5dde0e0 .part L_0x55d0c5ddfa40, 1, 1;
L_0x55d0c5dde820 .part L_0x55d0c5ddf860, 2, 1;
L_0x55d0c5dde950 .part L_0x55d0c5ddf950, 2, 1;
L_0x55d0c5ddead0 .part L_0x55d0c5ddfa40, 2, 1;
L_0x55d0c5ddf0a0 .part L_0x55d0c5ddf860, 3, 1;
L_0x55d0c5ddf260 .part L_0x55d0c5ddf950, 3, 1;
L_0x55d0c5ddf420 .part L_0x55d0c5ddfa40, 3, 1;
L_0x55d0c5ddf650 .concat8 [ 1 1 1 1], L_0x55d0c5ddd0b0, L_0x55d0c5ddda10, L_0x55d0c5dde2c0, L_0x55d0c5ddec70;
L_0x55d0c5ddf6f0 .concat8 [ 1 1 1 1], L_0x55d0c5ddd500, L_0x55d0c5dddd70, L_0x55d0c5dde710, L_0x55d0c5ddef90;
S_0x55d0c5523d70 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c55352b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ddcc50 .functor XOR 1, L_0x55d0c5ddd610, L_0x55d0c5ddd740, C4<0>, C4<0>;
L_0x55d0c5ddd0b0 .functor XOR 1, L_0x55d0c5ddcc50, L_0x55d0c5ddd870, C4<0>, C4<0>;
L_0x55d0c5ddd170 .functor AND 1, L_0x55d0c5ddd610, L_0x55d0c5ddd740, C4<1>, C4<1>;
L_0x55d0c5ddd280 .functor AND 1, L_0x55d0c5ddd610, L_0x55d0c5ddd870, C4<1>, C4<1>;
L_0x55d0c5ddd340 .functor AND 1, L_0x55d0c5ddd740, L_0x55d0c5ddd870, C4<1>, C4<1>;
L_0x55d0c5ddd3b0 .functor OR 1, L_0x55d0c5ddd170, L_0x55d0c5ddd280, C4<0>, C4<0>;
L_0x55d0c5ddd500 .functor OR 1, L_0x55d0c5ddd340, L_0x55d0c5ddd3b0, C4<0>, C4<0>;
v0x55d0c5513610_0 .net "a", 0 0, L_0x55d0c5ddd610;  1 drivers
v0x55d0c55136f0_0 .net "b", 0 0, L_0x55d0c5ddd740;  1 drivers
v0x55d0c54ff850_0 .net "ca", 0 0, L_0x55d0c5ddd500;  1 drivers
v0x55d0c54ff920_0 .net "cin", 0 0, L_0x55d0c5ddd870;  1 drivers
v0x55d0c54ff9c0_0 .net "sum", 0 0, L_0x55d0c5ddd0b0;  1 drivers
v0x55d0c54ef0f0_0 .net "w1", 0 0, L_0x55d0c5ddcc50;  1 drivers
v0x55d0c54ef1b0_0 .net "w2", 0 0, L_0x55d0c5ddd170;  1 drivers
v0x55d0c54ef270_0 .net "w3", 0 0, L_0x55d0c5ddd280;  1 drivers
v0x55d0c54ddb30_0 .net "w4", 0 0, L_0x55d0c5ddd340;  1 drivers
v0x55d0c54ddc80_0 .net "w5", 0 0, L_0x55d0c5ddd3b0;  1 drivers
S_0x55d0c54cd3d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c55352b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ddd9a0 .functor XOR 1, L_0x55d0c5ddde80, L_0x55d0c5dddfb0, C4<0>, C4<0>;
L_0x55d0c5ddda10 .functor XOR 1, L_0x55d0c5ddd9a0, L_0x55d0c5dde0e0, C4<0>, C4<0>;
L_0x55d0c5ddda80 .functor AND 1, L_0x55d0c5ddde80, L_0x55d0c5dddfb0, C4<1>, C4<1>;
L_0x55d0c5dddaf0 .functor AND 1, L_0x55d0c5ddde80, L_0x55d0c5dde0e0, C4<1>, C4<1>;
L_0x55d0c5dddbb0 .functor AND 1, L_0x55d0c5dddfb0, L_0x55d0c5dde0e0, C4<1>, C4<1>;
L_0x55d0c5dddc20 .functor OR 1, L_0x55d0c5ddda80, L_0x55d0c5dddaf0, C4<0>, C4<0>;
L_0x55d0c5dddd70 .functor OR 1, L_0x55d0c5dddbb0, L_0x55d0c5dddc20, C4<0>, C4<0>;
v0x55d0c54bb090_0 .net "a", 0 0, L_0x55d0c5ddde80;  1 drivers
v0x55d0c54bb150_0 .net "b", 0 0, L_0x55d0c5dddfb0;  1 drivers
v0x55d0c54aa8b0_0 .net "ca", 0 0, L_0x55d0c5dddd70;  1 drivers
v0x55d0c54aa980_0 .net "cin", 0 0, L_0x55d0c5dde0e0;  1 drivers
v0x55d0c54aaa40_0 .net "sum", 0 0, L_0x55d0c5ddda10;  1 drivers
v0x55d0c54992f0_0 .net "w1", 0 0, L_0x55d0c5ddd9a0;  1 drivers
v0x55d0c5499390_0 .net "w2", 0 0, L_0x55d0c5ddda80;  1 drivers
v0x55d0c5499450_0 .net "w3", 0 0, L_0x55d0c5dddaf0;  1 drivers
v0x55d0c5488b90_0 .net "w4", 0 0, L_0x55d0c5dddbb0;  1 drivers
v0x55d0c5488cc0_0 .net "w5", 0 0, L_0x55d0c5dddc20;  1 drivers
S_0x55d0c4bb9a00 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c55352b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dde250 .functor XOR 1, L_0x55d0c5dde820, L_0x55d0c5dde950, C4<0>, C4<0>;
L_0x55d0c5dde2c0 .functor XOR 1, L_0x55d0c5dde250, L_0x55d0c5ddead0, C4<0>, C4<0>;
L_0x55d0c5dde380 .functor AND 1, L_0x55d0c5dde820, L_0x55d0c5dde950, C4<1>, C4<1>;
L_0x55d0c5dde490 .functor AND 1, L_0x55d0c5dde820, L_0x55d0c5ddead0, C4<1>, C4<1>;
L_0x55d0c5dde550 .functor AND 1, L_0x55d0c5dde950, L_0x55d0c5ddead0, C4<1>, C4<1>;
L_0x55d0c5dde5c0 .functor OR 1, L_0x55d0c5dde380, L_0x55d0c5dde490, C4<0>, C4<0>;
L_0x55d0c5dde710 .functor OR 1, L_0x55d0c5dde550, L_0x55d0c5dde5c0, C4<0>, C4<0>;
v0x55d0c4ba9320_0 .net "a", 0 0, L_0x55d0c5dde820;  1 drivers
v0x55d0c4ba93e0_0 .net "b", 0 0, L_0x55d0c5dde950;  1 drivers
v0x55d0c4b97ce0_0 .net "ca", 0 0, L_0x55d0c5dde710;  1 drivers
v0x55d0c4b97db0_0 .net "cin", 0 0, L_0x55d0c5ddead0;  1 drivers
v0x55d0c4b97e70_0 .net "sum", 0 0, L_0x55d0c5dde2c0;  1 drivers
v0x55d0c4b87580_0 .net "w1", 0 0, L_0x55d0c5dde250;  1 drivers
v0x55d0c4b87620_0 .net "w2", 0 0, L_0x55d0c5dde380;  1 drivers
v0x55d0c4b876e0_0 .net "w3", 0 0, L_0x55d0c5dde490;  1 drivers
v0x55d0c4b751c0_0 .net "w4", 0 0, L_0x55d0c5dde550;  1 drivers
v0x55d0c4b752f0_0 .net "w5", 0 0, L_0x55d0c5dde5c0;  1 drivers
S_0x55d0c4b64a60 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c55352b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ddec00 .functor XOR 1, L_0x55d0c5ddf0a0, L_0x55d0c5ddf260, C4<0>, C4<0>;
L_0x55d0c5ddec70 .functor XOR 1, L_0x55d0c5ddec00, L_0x55d0c5ddf420, C4<0>, C4<0>;
L_0x55d0c5ddece0 .functor AND 1, L_0x55d0c5ddf0a0, L_0x55d0c5ddf260, C4<1>, C4<1>;
L_0x55d0c5dded50 .functor AND 1, L_0x55d0c5ddf0a0, L_0x55d0c5ddf420, C4<1>, C4<1>;
L_0x55d0c5ddee10 .functor AND 1, L_0x55d0c5ddf260, L_0x55d0c5ddf420, C4<1>, C4<1>;
L_0x55d0c5ddee80 .functor OR 1, L_0x55d0c5ddece0, L_0x55d0c5dded50, C4<0>, C4<0>;
L_0x55d0c5ddef90 .functor OR 1, L_0x55d0c5ddee10, L_0x55d0c5ddee80, C4<0>, C4<0>;
v0x55d0c4b53520_0 .net "a", 0 0, L_0x55d0c5ddf0a0;  1 drivers
v0x55d0c4b53600_0 .net "b", 0 0, L_0x55d0c5ddf260;  1 drivers
v0x55d0c4b42d40_0 .net "ca", 0 0, L_0x55d0c5ddef90;  1 drivers
v0x55d0c4b42e10_0 .net "cin", 0 0, L_0x55d0c5ddf420;  1 drivers
v0x55d0c4b42eb0_0 .net "sum", 0 0, L_0x55d0c5ddec70;  1 drivers
v0x55d0c4b2f0c0_0 .net "w1", 0 0, L_0x55d0c5ddec00;  1 drivers
v0x55d0c4b2f180_0 .net "w2", 0 0, L_0x55d0c5ddece0;  1 drivers
v0x55d0c4b2f240_0 .net "w3", 0 0, L_0x55d0c5dded50;  1 drivers
v0x55d0c4b1e960_0 .net "w4", 0 0, L_0x55d0c5ddee10;  1 drivers
v0x55d0c4b1eab0_0 .net "w5", 0 0, L_0x55d0c5ddee80;  1 drivers
S_0x55d0c4ac8b60 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c56e5600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c53eb830_0 .net "a", 7 0, L_0x55d0c5de5700;  1 drivers
v0x55d0c53eb910_0 .net "b", 7 0, L_0x55d0c5de57f0;  1 drivers
v0x55d0c53eb9f0_0 .net "ca", 7 0, L_0x55d0c5de5570;  1 drivers
v0x55d0c53ebab0_0 .net "cin", 7 0, L_0x55d0c5de58e0;  1 drivers
v0x55d0c53c9b10_0 .net "sum", 7 0, L_0x55d0c5de5430;  1 drivers
L_0x55d0c5de2790 .part L_0x55d0c5de5700, 0, 4;
L_0x55d0c5de2830 .part L_0x55d0c5de57f0, 0, 4;
L_0x55d0c5de28d0 .part L_0x55d0c5de58e0, 0, 4;
L_0x55d0c5de5120 .part L_0x55d0c5de5700, 4, 4;
L_0x55d0c5de5210 .part L_0x55d0c5de57f0, 4, 4;
L_0x55d0c5de5300 .part L_0x55d0c5de58e0, 4, 4;
L_0x55d0c5de5430 .concat8 [ 4 4 0 0], L_0x55d0c5de2580, L_0x55d0c5de4f10;
L_0x55d0c5de5570 .concat8 [ 4 4 0 0], L_0x55d0c5de2620, L_0x55d0c5de4fb0;
S_0x55d0c4ab8400 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4ac8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c494a580_0 .net "a", 3 0, L_0x55d0c5de2790;  1 drivers
v0x55d0c494a680_0 .net "b", 3 0, L_0x55d0c5de2830;  1 drivers
v0x55d0c4939e20_0 .net "ca", 3 0, L_0x55d0c5de2620;  1 drivers
v0x55d0c4939ee0_0 .net "cin", 3 0, L_0x55d0c5de28d0;  1 drivers
v0x55d0c4939fc0_0 .net "sum", 3 0, L_0x55d0c5de2580;  1 drivers
L_0x55d0c5de0540 .part L_0x55d0c5de2790, 0, 1;
L_0x55d0c5de0670 .part L_0x55d0c5de2830, 0, 1;
L_0x55d0c5de07a0 .part L_0x55d0c5de28d0, 0, 1;
L_0x55d0c5de0db0 .part L_0x55d0c5de2790, 1, 1;
L_0x55d0c5de0ee0 .part L_0x55d0c5de2830, 1, 1;
L_0x55d0c5de1010 .part L_0x55d0c5de28d0, 1, 1;
L_0x55d0c5de1750 .part L_0x55d0c5de2790, 2, 1;
L_0x55d0c5de1880 .part L_0x55d0c5de2830, 2, 1;
L_0x55d0c5de1a00 .part L_0x55d0c5de28d0, 2, 1;
L_0x55d0c5de1fd0 .part L_0x55d0c5de2790, 3, 1;
L_0x55d0c5de2190 .part L_0x55d0c5de2830, 3, 1;
L_0x55d0c5de2350 .part L_0x55d0c5de28d0, 3, 1;
L_0x55d0c5de2580 .concat8 [ 1 1 1 1], L_0x55d0c5de0020, L_0x55d0c5de0940, L_0x55d0c5de11f0, L_0x55d0c5de1ba0;
L_0x55d0c5de2620 .concat8 [ 1 1 1 1], L_0x55d0c5de0430, L_0x55d0c5de0ca0, L_0x55d0c5de1640, L_0x55d0c5de1ec0;
S_0x55d0c4aa46f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4ab8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ddf5e0 .functor XOR 1, L_0x55d0c5de0540, L_0x55d0c5de0670, C4<0>, C4<0>;
L_0x55d0c5de0020 .functor XOR 1, L_0x55d0c5ddf5e0, L_0x55d0c5de07a0, C4<0>, C4<0>;
L_0x55d0c5de00e0 .functor AND 1, L_0x55d0c5de0540, L_0x55d0c5de0670, C4<1>, C4<1>;
L_0x55d0c5de01f0 .functor AND 1, L_0x55d0c5de0540, L_0x55d0c5de07a0, C4<1>, C4<1>;
L_0x55d0c5de02b0 .functor AND 1, L_0x55d0c5de0670, L_0x55d0c5de07a0, C4<1>, C4<1>;
L_0x55d0c5de0320 .functor OR 1, L_0x55d0c5de00e0, L_0x55d0c5de01f0, C4<0>, C4<0>;
L_0x55d0c5de0430 .functor OR 1, L_0x55d0c5de02b0, L_0x55d0c5de0320, C4<0>, C4<0>;
v0x55d0c4a94010_0 .net "a", 0 0, L_0x55d0c5de0540;  1 drivers
v0x55d0c4a940f0_0 .net "b", 0 0, L_0x55d0c5de0670;  1 drivers
v0x55d0c4a829d0_0 .net "ca", 0 0, L_0x55d0c5de0430;  1 drivers
v0x55d0c4a82aa0_0 .net "cin", 0 0, L_0x55d0c5de07a0;  1 drivers
v0x55d0c4a82b40_0 .net "sum", 0 0, L_0x55d0c5de0020;  1 drivers
v0x55d0c4a72270_0 .net "w1", 0 0, L_0x55d0c5ddf5e0;  1 drivers
v0x55d0c4a72330_0 .net "w2", 0 0, L_0x55d0c5de00e0;  1 drivers
v0x55d0c4a723f0_0 .net "w3", 0 0, L_0x55d0c5de01f0;  1 drivers
v0x55d0c4a5feb0_0 .net "w4", 0 0, L_0x55d0c5de02b0;  1 drivers
v0x55d0c4a60000_0 .net "w5", 0 0, L_0x55d0c5de0320;  1 drivers
S_0x55d0c4a4f750 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4ab8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de08d0 .functor XOR 1, L_0x55d0c5de0db0, L_0x55d0c5de0ee0, C4<0>, C4<0>;
L_0x55d0c5de0940 .functor XOR 1, L_0x55d0c5de08d0, L_0x55d0c5de1010, C4<0>, C4<0>;
L_0x55d0c5de09b0 .functor AND 1, L_0x55d0c5de0db0, L_0x55d0c5de0ee0, C4<1>, C4<1>;
L_0x55d0c5de0a20 .functor AND 1, L_0x55d0c5de0db0, L_0x55d0c5de1010, C4<1>, C4<1>;
L_0x55d0c5de0ae0 .functor AND 1, L_0x55d0c5de0ee0, L_0x55d0c5de1010, C4<1>, C4<1>;
L_0x55d0c5de0b50 .functor OR 1, L_0x55d0c5de09b0, L_0x55d0c5de0a20, C4<0>, C4<0>;
L_0x55d0c5de0ca0 .functor OR 1, L_0x55d0c5de0ae0, L_0x55d0c5de0b50, C4<0>, C4<0>;
v0x55d0c4a3e210_0 .net "a", 0 0, L_0x55d0c5de0db0;  1 drivers
v0x55d0c4a3e2d0_0 .net "b", 0 0, L_0x55d0c5de0ee0;  1 drivers
v0x55d0c4a2da30_0 .net "ca", 0 0, L_0x55d0c5de0ca0;  1 drivers
v0x55d0c4a2db00_0 .net "cin", 0 0, L_0x55d0c5de1010;  1 drivers
v0x55d0c4a2dbc0_0 .net "sum", 0 0, L_0x55d0c5de0940;  1 drivers
v0x55d0c4a19700_0 .net "w1", 0 0, L_0x55d0c5de08d0;  1 drivers
v0x55d0c4a197a0_0 .net "w2", 0 0, L_0x55d0c5de09b0;  1 drivers
v0x55d0c4a19860_0 .net "w3", 0 0, L_0x55d0c5de0a20;  1 drivers
v0x55d0c4a08fa0_0 .net "w4", 0 0, L_0x55d0c5de0ae0;  1 drivers
v0x55d0c4a090d0_0 .net "w5", 0 0, L_0x55d0c5de0b50;  1 drivers
S_0x55d0c49f79e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4ab8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de1180 .functor XOR 1, L_0x55d0c5de1750, L_0x55d0c5de1880, C4<0>, C4<0>;
L_0x55d0c5de11f0 .functor XOR 1, L_0x55d0c5de1180, L_0x55d0c5de1a00, C4<0>, C4<0>;
L_0x55d0c5de12b0 .functor AND 1, L_0x55d0c5de1750, L_0x55d0c5de1880, C4<1>, C4<1>;
L_0x55d0c5de13c0 .functor AND 1, L_0x55d0c5de1750, L_0x55d0c5de1a00, C4<1>, C4<1>;
L_0x55d0c5de1480 .functor AND 1, L_0x55d0c5de1880, L_0x55d0c5de1a00, C4<1>, C4<1>;
L_0x55d0c5de14f0 .functor OR 1, L_0x55d0c5de12b0, L_0x55d0c5de13c0, C4<0>, C4<0>;
L_0x55d0c5de1640 .functor OR 1, L_0x55d0c5de1480, L_0x55d0c5de14f0, C4<0>, C4<0>;
v0x55d0c49e7300_0 .net "a", 0 0, L_0x55d0c5de1750;  1 drivers
v0x55d0c49e73c0_0 .net "b", 0 0, L_0x55d0c5de1880;  1 drivers
v0x55d0c49d4ec0_0 .net "ca", 0 0, L_0x55d0c5de1640;  1 drivers
v0x55d0c49d4f90_0 .net "cin", 0 0, L_0x55d0c5de1a00;  1 drivers
v0x55d0c49d5050_0 .net "sum", 0 0, L_0x55d0c5de11f0;  1 drivers
v0x55d0c49c4760_0 .net "w1", 0 0, L_0x55d0c5de1180;  1 drivers
v0x55d0c49c4800_0 .net "w2", 0 0, L_0x55d0c5de12b0;  1 drivers
v0x55d0c49c48c0_0 .net "w3", 0 0, L_0x55d0c5de13c0;  1 drivers
v0x55d0c49b31a0_0 .net "w4", 0 0, L_0x55d0c5de1480;  1 drivers
v0x55d0c49b32d0_0 .net "w5", 0 0, L_0x55d0c5de14f0;  1 drivers
S_0x55d0c49a2a40 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4ab8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de1b30 .functor XOR 1, L_0x55d0c5de1fd0, L_0x55d0c5de2190, C4<0>, C4<0>;
L_0x55d0c5de1ba0 .functor XOR 1, L_0x55d0c5de1b30, L_0x55d0c5de2350, C4<0>, C4<0>;
L_0x55d0c5de1c10 .functor AND 1, L_0x55d0c5de1fd0, L_0x55d0c5de2190, C4<1>, C4<1>;
L_0x55d0c5de1c80 .functor AND 1, L_0x55d0c5de1fd0, L_0x55d0c5de2350, C4<1>, C4<1>;
L_0x55d0c5de1d40 .functor AND 1, L_0x55d0c5de2190, L_0x55d0c5de2350, C4<1>, C4<1>;
L_0x55d0c5de1db0 .functor OR 1, L_0x55d0c5de1c10, L_0x55d0c5de1c80, C4<0>, C4<0>;
L_0x55d0c5de1ec0 .functor OR 1, L_0x55d0c5de1d40, L_0x55d0c5de1db0, C4<0>, C4<0>;
v0x55d0c498ee40_0 .net "a", 0 0, L_0x55d0c5de1fd0;  1 drivers
v0x55d0c498ef00_0 .net "b", 0 0, L_0x55d0c5de2190;  1 drivers
v0x55d0c497e660_0 .net "ca", 0 0, L_0x55d0c5de1ec0;  1 drivers
v0x55d0c497e730_0 .net "cin", 0 0, L_0x55d0c5de2350;  1 drivers
v0x55d0c497e7f0_0 .net "sum", 0 0, L_0x55d0c5de1ba0;  1 drivers
v0x55d0c496d0a0_0 .net "w1", 0 0, L_0x55d0c5de1b30;  1 drivers
v0x55d0c496d140_0 .net "w2", 0 0, L_0x55d0c5de1c10;  1 drivers
v0x55d0c496d200_0 .net "w3", 0 0, L_0x55d0c5de1c80;  1 drivers
v0x55d0c495c940_0 .net "w4", 0 0, L_0x55d0c5de1d40;  1 drivers
v0x55d0c495ca70_0 .net "w5", 0 0, L_0x55d0c5de1db0;  1 drivers
S_0x55d0c4928860 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4ac8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c53ed3d0_0 .net "a", 3 0, L_0x55d0c5de5120;  1 drivers
v0x55d0c53ed4d0_0 .net "b", 3 0, L_0x55d0c5de5210;  1 drivers
v0x55d0c53ec500_0 .net "ca", 3 0, L_0x55d0c5de4fb0;  1 drivers
v0x55d0c53ec5c0_0 .net "cin", 3 0, L_0x55d0c5de5300;  1 drivers
v0x55d0c53ec6a0_0 .net "sum", 3 0, L_0x55d0c5de4f10;  1 drivers
L_0x55d0c5de2ed0 .part L_0x55d0c5de5120, 0, 1;
L_0x55d0c5de3000 .part L_0x55d0c5de5210, 0, 1;
L_0x55d0c5de3130 .part L_0x55d0c5de5300, 0, 1;
L_0x55d0c5de3740 .part L_0x55d0c5de5120, 1, 1;
L_0x55d0c5de3870 .part L_0x55d0c5de5210, 1, 1;
L_0x55d0c5de39a0 .part L_0x55d0c5de5300, 1, 1;
L_0x55d0c5de40e0 .part L_0x55d0c5de5120, 2, 1;
L_0x55d0c5de4210 .part L_0x55d0c5de5210, 2, 1;
L_0x55d0c5de4390 .part L_0x55d0c5de5300, 2, 1;
L_0x55d0c5de4960 .part L_0x55d0c5de5120, 3, 1;
L_0x55d0c5de4b20 .part L_0x55d0c5de5210, 3, 1;
L_0x55d0c5de4ce0 .part L_0x55d0c5de5300, 3, 1;
L_0x55d0c5de4f10 .concat8 [ 1 1 1 1], L_0x55d0c5de2970, L_0x55d0c5de32d0, L_0x55d0c5de3b80, L_0x55d0c5de4530;
L_0x55d0c5de4fb0 .concat8 [ 1 1 1 1], L_0x55d0c5de2dc0, L_0x55d0c5de3630, L_0x55d0c5de3fd0, L_0x55d0c5de4850;
S_0x55d0c4918180 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4928860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de2510 .functor XOR 1, L_0x55d0c5de2ed0, L_0x55d0c5de3000, C4<0>, C4<0>;
L_0x55d0c5de2970 .functor XOR 1, L_0x55d0c5de2510, L_0x55d0c5de3130, C4<0>, C4<0>;
L_0x55d0c5de2a30 .functor AND 1, L_0x55d0c5de2ed0, L_0x55d0c5de3000, C4<1>, C4<1>;
L_0x55d0c5de2b40 .functor AND 1, L_0x55d0c5de2ed0, L_0x55d0c5de3130, C4<1>, C4<1>;
L_0x55d0c5de2c00 .functor AND 1, L_0x55d0c5de3000, L_0x55d0c5de3130, C4<1>, C4<1>;
L_0x55d0c5de2c70 .functor OR 1, L_0x55d0c5de2a30, L_0x55d0c5de2b40, C4<0>, C4<0>;
L_0x55d0c5de2dc0 .functor OR 1, L_0x55d0c5de2c00, L_0x55d0c5de2c70, C4<0>, C4<0>;
v0x55d0c4904470_0 .net "a", 0 0, L_0x55d0c5de2ed0;  1 drivers
v0x55d0c4904550_0 .net "b", 0 0, L_0x55d0c5de3000;  1 drivers
v0x55d0c48f3c90_0 .net "ca", 0 0, L_0x55d0c5de2dc0;  1 drivers
v0x55d0c48f3d60_0 .net "cin", 0 0, L_0x55d0c5de3130;  1 drivers
v0x55d0c48f3e00_0 .net "sum", 0 0, L_0x55d0c5de2970;  1 drivers
v0x55d0c48e26d0_0 .net "w1", 0 0, L_0x55d0c5de2510;  1 drivers
v0x55d0c48e2790_0 .net "w2", 0 0, L_0x55d0c5de2a30;  1 drivers
v0x55d0c48e2850_0 .net "w3", 0 0, L_0x55d0c5de2b40;  1 drivers
v0x55d0c48d1f70_0 .net "w4", 0 0, L_0x55d0c5de2c00;  1 drivers
v0x55d0c48d20c0_0 .net "w5", 0 0, L_0x55d0c5de2c70;  1 drivers
S_0x55d0c48bfbb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4928860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de3260 .functor XOR 1, L_0x55d0c5de3740, L_0x55d0c5de3870, C4<0>, C4<0>;
L_0x55d0c5de32d0 .functor XOR 1, L_0x55d0c5de3260, L_0x55d0c5de39a0, C4<0>, C4<0>;
L_0x55d0c5de3340 .functor AND 1, L_0x55d0c5de3740, L_0x55d0c5de3870, C4<1>, C4<1>;
L_0x55d0c5de33b0 .functor AND 1, L_0x55d0c5de3740, L_0x55d0c5de39a0, C4<1>, C4<1>;
L_0x55d0c5de3470 .functor AND 1, L_0x55d0c5de3870, L_0x55d0c5de39a0, C4<1>, C4<1>;
L_0x55d0c5de34e0 .functor OR 1, L_0x55d0c5de3340, L_0x55d0c5de33b0, C4<0>, C4<0>;
L_0x55d0c5de3630 .functor OR 1, L_0x55d0c5de3470, L_0x55d0c5de34e0, C4<0>, C4<0>;
v0x55d0c48af4d0_0 .net "a", 0 0, L_0x55d0c5de3740;  1 drivers
v0x55d0c48af590_0 .net "b", 0 0, L_0x55d0c5de3870;  1 drivers
v0x55d0c489de90_0 .net "ca", 0 0, L_0x55d0c5de3630;  1 drivers
v0x55d0c489df60_0 .net "cin", 0 0, L_0x55d0c5de39a0;  1 drivers
v0x55d0c489e020_0 .net "sum", 0 0, L_0x55d0c5de32d0;  1 drivers
v0x55d0c488d730_0 .net "w1", 0 0, L_0x55d0c5de3260;  1 drivers
v0x55d0c488d7d0_0 .net "w2", 0 0, L_0x55d0c5de3340;  1 drivers
v0x55d0c488d890_0 .net "w3", 0 0, L_0x55d0c5de33b0;  1 drivers
v0x55d0c4a1dbe0_0 .net "w4", 0 0, L_0x55d0c5de3470;  1 drivers
v0x55d0c4a1dd10_0 .net "w5", 0 0, L_0x55d0c5de34e0;  1 drivers
S_0x55d0c5477bb0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4928860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de3b10 .functor XOR 1, L_0x55d0c5de40e0, L_0x55d0c5de4210, C4<0>, C4<0>;
L_0x55d0c5de3b80 .functor XOR 1, L_0x55d0c5de3b10, L_0x55d0c5de4390, C4<0>, C4<0>;
L_0x55d0c5de3c40 .functor AND 1, L_0x55d0c5de40e0, L_0x55d0c5de4210, C4<1>, C4<1>;
L_0x55d0c5de3d50 .functor AND 1, L_0x55d0c5de40e0, L_0x55d0c5de4390, C4<1>, C4<1>;
L_0x55d0c5de3e10 .functor AND 1, L_0x55d0c5de4210, L_0x55d0c5de4390, C4<1>, C4<1>;
L_0x55d0c5de3e80 .functor OR 1, L_0x55d0c5de3c40, L_0x55d0c5de3d50, C4<0>, C4<0>;
L_0x55d0c5de3fd0 .functor OR 1, L_0x55d0c5de3e10, L_0x55d0c5de3e80, C4<0>, C4<0>;
v0x55d0c5477e30_0 .net "a", 0 0, L_0x55d0c5de40e0;  1 drivers
v0x55d0c5476e40_0 .net "b", 0 0, L_0x55d0c5de4210;  1 drivers
v0x55d0c5476ee0_0 .net "ca", 0 0, L_0x55d0c5de3fd0;  1 drivers
v0x55d0c5476fb0_0 .net "cin", 0 0, L_0x55d0c5de4390;  1 drivers
v0x55d0c5477070_0 .net "sum", 0 0, L_0x55d0c5de3b80;  1 drivers
v0x55d0c5476170_0 .net "w1", 0 0, L_0x55d0c5de3b10;  1 drivers
v0x55d0c5476230_0 .net "w2", 0 0, L_0x55d0c5de3c40;  1 drivers
v0x55d0c54762f0_0 .net "w3", 0 0, L_0x55d0c5de3d50;  1 drivers
v0x55d0c54763b0_0 .net "w4", 0 0, L_0x55d0c5de3e10;  1 drivers
v0x55d0c5454500_0 .net "w5", 0 0, L_0x55d0c5de3e80;  1 drivers
S_0x55d0c5432600 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4928860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de44c0 .functor XOR 1, L_0x55d0c5de4960, L_0x55d0c5de4b20, C4<0>, C4<0>;
L_0x55d0c5de4530 .functor XOR 1, L_0x55d0c5de44c0, L_0x55d0c5de4ce0, C4<0>, C4<0>;
L_0x55d0c5de45a0 .functor AND 1, L_0x55d0c5de4960, L_0x55d0c5de4b20, C4<1>, C4<1>;
L_0x55d0c5de4610 .functor AND 1, L_0x55d0c5de4960, L_0x55d0c5de4ce0, C4<1>, C4<1>;
L_0x55d0c5de46d0 .functor AND 1, L_0x55d0c5de4b20, L_0x55d0c5de4ce0, C4<1>, C4<1>;
L_0x55d0c5de4740 .functor OR 1, L_0x55d0c5de45a0, L_0x55d0c5de4610, C4<0>, C4<0>;
L_0x55d0c5de4850 .functor OR 1, L_0x55d0c5de46d0, L_0x55d0c5de4740, C4<0>, C4<0>;
v0x55d0c5432850_0 .net "a", 0 0, L_0x55d0c5de4960;  1 drivers
v0x55d0c5454660_0 .net "b", 0 0, L_0x55d0c5de4b20;  1 drivers
v0x55d0c5431930_0 .net "ca", 0 0, L_0x55d0c5de4850;  1 drivers
v0x55d0c5431a00_0 .net "cin", 0 0, L_0x55d0c5de4ce0;  1 drivers
v0x55d0c5431ac0_0 .net "sum", 0 0, L_0x55d0c5de4530;  1 drivers
v0x55d0c5431bd0_0 .net "w1", 0 0, L_0x55d0c5de44c0;  1 drivers
v0x55d0c540fc10_0 .net "w2", 0 0, L_0x55d0c5de45a0;  1 drivers
v0x55d0c540fcb0_0 .net "w3", 0 0, L_0x55d0c5de4610;  1 drivers
v0x55d0c540fd70_0 .net "w4", 0 0, L_0x55d0c5de46d0;  1 drivers
v0x55d0c53ed270_0 .net "w5", 0 0, L_0x55d0c5de4740;  1 drivers
S_0x55d0c53a6ff0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c56f79c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c4e2b940_0 .net "a", 15 0, L_0x55d0c5df10c0;  1 drivers
v0x55d0c4e09a70_0 .net "b", 15 0, L_0x55d0c5df11b0;  1 drivers
v0x55d0c4e09b50_0 .net "ca", 15 0, L_0x55d0c5df0f30;  1 drivers
v0x55d0c4e09c10_0 .net "cin", 15 0, L_0x55d0c5df12a0;  1 drivers
v0x55d0c4e09cf0_0 .net "sum", 15 0, L_0x55d0c5df0df0;  1 drivers
L_0x55d0c5deb460 .part L_0x55d0c5df10c0, 0, 8;
L_0x55d0c5deb500 .part L_0x55d0c5df11b0, 0, 8;
L_0x55d0c5deb5a0 .part L_0x55d0c5df12a0, 0, 8;
L_0x55d0c5df0b20 .part L_0x55d0c5df10c0, 8, 8;
L_0x55d0c5df0c10 .part L_0x55d0c5df11b0, 8, 8;
L_0x55d0c5df0d00 .part L_0x55d0c5df12a0, 8, 8;
L_0x55d0c5df0df0 .concat8 [ 8 8 0 0], L_0x55d0c5deb190, L_0x55d0c5df0850;
L_0x55d0c5df0f30 .concat8 [ 8 8 0 0], L_0x55d0c5deb2d0, L_0x55d0c5df0990;
S_0x55d0c53852d0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c53a6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c50f1e10_0 .net "a", 7 0, L_0x55d0c5deb460;  1 drivers
v0x55d0c50f1f10_0 .net "b", 7 0, L_0x55d0c5deb500;  1 drivers
v0x55d0c50f1ff0_0 .net "ca", 7 0, L_0x55d0c5deb2d0;  1 drivers
v0x55d0c50f20b0_0 .net "cin", 7 0, L_0x55d0c5deb5a0;  1 drivers
v0x55d0c50f1140_0 .net "sum", 7 0, L_0x55d0c5deb190;  1 drivers
L_0x55d0c5de85f0 .part L_0x55d0c5deb460, 0, 4;
L_0x55d0c5de8690 .part L_0x55d0c5deb500, 0, 4;
L_0x55d0c5de8730 .part L_0x55d0c5deb5a0, 0, 4;
L_0x55d0c5deaec0 .part L_0x55d0c5deb460, 4, 4;
L_0x55d0c5deafb0 .part L_0x55d0c5deb500, 4, 4;
L_0x55d0c5deb0a0 .part L_0x55d0c5deb5a0, 4, 4;
L_0x55d0c5deb190 .concat8 [ 4 4 0 0], L_0x55d0c5de83e0, L_0x55d0c5deacb0;
L_0x55d0c5deb2d0 .concat8 [ 4 4 0 0], L_0x55d0c5de8480, L_0x55d0c5dead50;
S_0x55d0c5361fa0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c53852d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c524cdc0_0 .net "a", 3 0, L_0x55d0c5de85f0;  1 drivers
v0x55d0c524cec0_0 .net "b", 3 0, L_0x55d0c5de8690;  1 drivers
v0x55d0c524bef0_0 .net "ca", 3 0, L_0x55d0c5de8480;  1 drivers
v0x55d0c524bfb0_0 .net "cin", 3 0, L_0x55d0c5de8730;  1 drivers
v0x55d0c524c090_0 .net "sum", 3 0, L_0x55d0c5de83e0;  1 drivers
L_0x55d0c5de63a0 .part L_0x55d0c5de85f0, 0, 1;
L_0x55d0c5de64d0 .part L_0x55d0c5de8690, 0, 1;
L_0x55d0c5de6600 .part L_0x55d0c5de8730, 0, 1;
L_0x55d0c5de6c10 .part L_0x55d0c5de85f0, 1, 1;
L_0x55d0c5de6d40 .part L_0x55d0c5de8690, 1, 1;
L_0x55d0c5de6e70 .part L_0x55d0c5de8730, 1, 1;
L_0x55d0c5de75b0 .part L_0x55d0c5de85f0, 2, 1;
L_0x55d0c5de76e0 .part L_0x55d0c5de8690, 2, 1;
L_0x55d0c5de7860 .part L_0x55d0c5de8730, 2, 1;
L_0x55d0c5de7e30 .part L_0x55d0c5de85f0, 3, 1;
L_0x55d0c5de7ff0 .part L_0x55d0c5de8690, 3, 1;
L_0x55d0c5de81b0 .part L_0x55d0c5de8730, 3, 1;
L_0x55d0c5de83e0 .concat8 [ 1 1 1 1], L_0x55d0c5de5e80, L_0x55d0c5de67a0, L_0x55d0c5de7050, L_0x55d0c5de7a00;
L_0x55d0c5de8480 .concat8 [ 1 1 1 1], L_0x55d0c5de6290, L_0x55d0c5de6b00, L_0x55d0c5de74a0, L_0x55d0c5de7d20;
S_0x55d0c5361230 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5361fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de4ea0 .functor XOR 1, L_0x55d0c5de63a0, L_0x55d0c5de64d0, C4<0>, C4<0>;
L_0x55d0c5de5e80 .functor XOR 1, L_0x55d0c5de4ea0, L_0x55d0c5de6600, C4<0>, C4<0>;
L_0x55d0c5de5f40 .functor AND 1, L_0x55d0c5de63a0, L_0x55d0c5de64d0, C4<1>, C4<1>;
L_0x55d0c5de6050 .functor AND 1, L_0x55d0c5de63a0, L_0x55d0c5de6600, C4<1>, C4<1>;
L_0x55d0c5de6110 .functor AND 1, L_0x55d0c5de64d0, L_0x55d0c5de6600, C4<1>, C4<1>;
L_0x55d0c5de6180 .functor OR 1, L_0x55d0c5de5f40, L_0x55d0c5de6050, C4<0>, C4<0>;
L_0x55d0c5de6290 .functor OR 1, L_0x55d0c5de6110, L_0x55d0c5de6180, C4<0>, C4<0>;
v0x55d0c5362240_0 .net "a", 0 0, L_0x55d0c5de63a0;  1 drivers
v0x55d0c5385550_0 .net "b", 0 0, L_0x55d0c5de64d0;  1 drivers
v0x55d0c53a7260_0 .net "ca", 0 0, L_0x55d0c5de6290;  1 drivers
v0x55d0c5360560_0 .net "cin", 0 0, L_0x55d0c5de6600;  1 drivers
v0x55d0c5360620_0 .net "sum", 0 0, L_0x55d0c5de5e80;  1 drivers
v0x55d0c5360730_0 .net "w1", 0 0, L_0x55d0c5de4ea0;  1 drivers
v0x55d0c53607f0_0 .net "w2", 0 0, L_0x55d0c5de5f40;  1 drivers
v0x55d0c533e840_0 .net "w3", 0 0, L_0x55d0c5de6050;  1 drivers
v0x55d0c533e8e0_0 .net "w4", 0 0, L_0x55d0c5de6110;  1 drivers
v0x55d0c533e9a0_0 .net "w5", 0 0, L_0x55d0c5de6180;  1 drivers
S_0x55d0c531c9f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5361fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de6730 .functor XOR 1, L_0x55d0c5de6c10, L_0x55d0c5de6d40, C4<0>, C4<0>;
L_0x55d0c5de67a0 .functor XOR 1, L_0x55d0c5de6730, L_0x55d0c5de6e70, C4<0>, C4<0>;
L_0x55d0c5de6810 .functor AND 1, L_0x55d0c5de6c10, L_0x55d0c5de6d40, C4<1>, C4<1>;
L_0x55d0c5de6880 .functor AND 1, L_0x55d0c5de6c10, L_0x55d0c5de6e70, C4<1>, C4<1>;
L_0x55d0c5de6940 .functor AND 1, L_0x55d0c5de6d40, L_0x55d0c5de6e70, C4<1>, C4<1>;
L_0x55d0c5de69b0 .functor OR 1, L_0x55d0c5de6810, L_0x55d0c5de6880, C4<0>, C4<0>;
L_0x55d0c5de6b00 .functor OR 1, L_0x55d0c5de6940, L_0x55d0c5de69b0, C4<0>, C4<0>;
v0x55d0c531cb90_0 .net "a", 0 0, L_0x55d0c5de6c10;  1 drivers
v0x55d0c531cc50_0 .net "b", 0 0, L_0x55d0c5de6d40;  1 drivers
v0x55d0c531bd20_0 .net "ca", 0 0, L_0x55d0c5de6b00;  1 drivers
v0x55d0c531bdf0_0 .net "cin", 0 0, L_0x55d0c5de6e70;  1 drivers
v0x55d0c531be90_0 .net "sum", 0 0, L_0x55d0c5de67a0;  1 drivers
v0x55d0c531bfa0_0 .net "w1", 0 0, L_0x55d0c5de6730;  1 drivers
v0x55d0c52fa000_0 .net "w2", 0 0, L_0x55d0c5de6810;  1 drivers
v0x55d0c52fa0c0_0 .net "w3", 0 0, L_0x55d0c5de6880;  1 drivers
v0x55d0c52fa180_0 .net "w4", 0 0, L_0x55d0c5de6940;  1 drivers
v0x55d0c52d7660_0 .net "w5", 0 0, L_0x55d0c5de69b0;  1 drivers
S_0x55d0c52d77c0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5361fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de6fe0 .functor XOR 1, L_0x55d0c5de75b0, L_0x55d0c5de76e0, C4<0>, C4<0>;
L_0x55d0c5de7050 .functor XOR 1, L_0x55d0c5de6fe0, L_0x55d0c5de7860, C4<0>, C4<0>;
L_0x55d0c5de7110 .functor AND 1, L_0x55d0c5de75b0, L_0x55d0c5de76e0, C4<1>, C4<1>;
L_0x55d0c5de7220 .functor AND 1, L_0x55d0c5de75b0, L_0x55d0c5de7860, C4<1>, C4<1>;
L_0x55d0c5de72e0 .functor AND 1, L_0x55d0c5de76e0, L_0x55d0c5de7860, C4<1>, C4<1>;
L_0x55d0c5de7350 .functor OR 1, L_0x55d0c5de7110, L_0x55d0c5de7220, C4<0>, C4<0>;
L_0x55d0c5de74a0 .functor OR 1, L_0x55d0c5de72e0, L_0x55d0c5de7350, C4<0>, C4<0>;
v0x55d0c52d6970_0 .net "a", 0 0, L_0x55d0c5de75b0;  1 drivers
v0x55d0c52d6a30_0 .net "b", 0 0, L_0x55d0c5de76e0;  1 drivers
v0x55d0c52d6af0_0 .net "ca", 0 0, L_0x55d0c5de74a0;  1 drivers
v0x55d0c52d6b90_0 .net "cin", 0 0, L_0x55d0c5de7860;  1 drivers
v0x55d0c52d5c20_0 .net "sum", 0 0, L_0x55d0c5de7050;  1 drivers
v0x55d0c52d5d30_0 .net "w1", 0 0, L_0x55d0c5de6fe0;  1 drivers
v0x55d0c52d5df0_0 .net "w2", 0 0, L_0x55d0c5de7110;  1 drivers
v0x55d0c52d5eb0_0 .net "w3", 0 0, L_0x55d0c5de7220;  1 drivers
v0x55d0c52b3f00_0 .net "w4", 0 0, L_0x55d0c5de72e0;  1 drivers
v0x55d0c52b4030_0 .net "w5", 0 0, L_0x55d0c5de7350;  1 drivers
S_0x55d0c52920b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5361fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de7990 .functor XOR 1, L_0x55d0c5de7e30, L_0x55d0c5de7ff0, C4<0>, C4<0>;
L_0x55d0c5de7a00 .functor XOR 1, L_0x55d0c5de7990, L_0x55d0c5de81b0, C4<0>, C4<0>;
L_0x55d0c5de7a70 .functor AND 1, L_0x55d0c5de7e30, L_0x55d0c5de7ff0, C4<1>, C4<1>;
L_0x55d0c5de7ae0 .functor AND 1, L_0x55d0c5de7e30, L_0x55d0c5de81b0, C4<1>, C4<1>;
L_0x55d0c5de7ba0 .functor AND 1, L_0x55d0c5de7ff0, L_0x55d0c5de81b0, C4<1>, C4<1>;
L_0x55d0c5de7c10 .functor OR 1, L_0x55d0c5de7a70, L_0x55d0c5de7ae0, C4<0>, C4<0>;
L_0x55d0c5de7d20 .functor OR 1, L_0x55d0c5de7ba0, L_0x55d0c5de7c10, C4<0>, C4<0>;
v0x55d0c52922b0_0 .net "a", 0 0, L_0x55d0c5de7e30;  1 drivers
v0x55d0c52b4190_0 .net "b", 0 0, L_0x55d0c5de7ff0;  1 drivers
v0x55d0c52913e0_0 .net "ca", 0 0, L_0x55d0c5de7d20;  1 drivers
v0x55d0c52914b0_0 .net "cin", 0 0, L_0x55d0c5de81b0;  1 drivers
v0x55d0c5291570_0 .net "sum", 0 0, L_0x55d0c5de7a00;  1 drivers
v0x55d0c5291680_0 .net "w1", 0 0, L_0x55d0c5de7990;  1 drivers
v0x55d0c526f6c0_0 .net "w2", 0 0, L_0x55d0c5de7a70;  1 drivers
v0x55d0c526f760_0 .net "w3", 0 0, L_0x55d0c5de7ae0;  1 drivers
v0x55d0c526f820_0 .net "w4", 0 0, L_0x55d0c5de7ba0;  1 drivers
v0x55d0c524cc60_0 .net "w5", 0 0, L_0x55d0c5de7c10;  1 drivers
S_0x55d0c524b220 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c53852d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5135b90_0 .net "a", 3 0, L_0x55d0c5deaec0;  1 drivers
v0x55d0c5113c60_0 .net "b", 3 0, L_0x55d0c5deafb0;  1 drivers
v0x55d0c5113d40_0 .net "ca", 3 0, L_0x55d0c5dead50;  1 drivers
v0x55d0c5113e00_0 .net "cin", 3 0, L_0x55d0c5deb0a0;  1 drivers
v0x55d0c5113ee0_0 .net "sum", 3 0, L_0x55d0c5deacb0;  1 drivers
L_0x55d0c5de8d30 .part L_0x55d0c5deaec0, 0, 1;
L_0x55d0c5de8e60 .part L_0x55d0c5deafb0, 0, 1;
L_0x55d0c5de8f90 .part L_0x55d0c5deb0a0, 0, 1;
L_0x55d0c5de9510 .part L_0x55d0c5deaec0, 1, 1;
L_0x55d0c5de9640 .part L_0x55d0c5deafb0, 1, 1;
L_0x55d0c5de9770 .part L_0x55d0c5deb0a0, 1, 1;
L_0x55d0c5de9e80 .part L_0x55d0c5deaec0, 2, 1;
L_0x55d0c5de9fb0 .part L_0x55d0c5deafb0, 2, 1;
L_0x55d0c5dea130 .part L_0x55d0c5deb0a0, 2, 1;
L_0x55d0c5dea700 .part L_0x55d0c5deaec0, 3, 1;
L_0x55d0c5dea8c0 .part L_0x55d0c5deafb0, 3, 1;
L_0x55d0c5deaa80 .part L_0x55d0c5deb0a0, 3, 1;
L_0x55d0c5deacb0 .concat8 [ 1 1 1 1], L_0x55d0c5de87d0, L_0x55d0c5de9130, L_0x55d0c5de9960, L_0x55d0c5dea2d0;
L_0x55d0c5dead50 .concat8 [ 1 1 1 1], L_0x55d0c5de8c20, L_0x55d0c5de9400, L_0x55d0c5de9d70, L_0x55d0c5dea5f0;
S_0x55d0c5229500 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c524b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de8370 .functor XOR 1, L_0x55d0c5de8d30, L_0x55d0c5de8e60, C4<0>, C4<0>;
L_0x55d0c5de87d0 .functor XOR 1, L_0x55d0c5de8370, L_0x55d0c5de8f90, C4<0>, C4<0>;
L_0x55d0c5de8890 .functor AND 1, L_0x55d0c5de8d30, L_0x55d0c5de8e60, C4<1>, C4<1>;
L_0x55d0c5de89a0 .functor AND 1, L_0x55d0c5de8d30, L_0x55d0c5de8f90, C4<1>, C4<1>;
L_0x55d0c5de8a60 .functor AND 1, L_0x55d0c5de8e60, L_0x55d0c5de8f90, C4<1>, C4<1>;
L_0x55d0c5de8ad0 .functor OR 1, L_0x55d0c5de8890, L_0x55d0c5de89a0, C4<0>, C4<0>;
L_0x55d0c5de8c20 .functor OR 1, L_0x55d0c5de8a60, L_0x55d0c5de8ad0, C4<0>, C4<0>;
v0x55d0c5229780_0 .net "a", 0 0, L_0x55d0c5de8d30;  1 drivers
v0x55d0c524b470_0 .net "b", 0 0, L_0x55d0c5de8e60;  1 drivers
v0x55d0c52076b0_0 .net "ca", 0 0, L_0x55d0c5de8c20;  1 drivers
v0x55d0c5207750_0 .net "cin", 0 0, L_0x55d0c5de8f90;  1 drivers
v0x55d0c5207810_0 .net "sum", 0 0, L_0x55d0c5de87d0;  1 drivers
v0x55d0c5207920_0 .net "w1", 0 0, L_0x55d0c5de8370;  1 drivers
v0x55d0c52069e0_0 .net "w2", 0 0, L_0x55d0c5de8890;  1 drivers
v0x55d0c5206aa0_0 .net "w3", 0 0, L_0x55d0c5de89a0;  1 drivers
v0x55d0c5206b60_0 .net "w4", 0 0, L_0x55d0c5de8a60;  1 drivers
v0x55d0c5206c20_0 .net "w5", 0 0, L_0x55d0c5de8ad0;  1 drivers
S_0x55d0c51e4cc0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c524b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de90c0 .functor XOR 1, L_0x55d0c5de9510, L_0x55d0c5de9640, C4<0>, C4<0>;
L_0x55d0c5de9130 .functor XOR 1, L_0x55d0c5de90c0, L_0x55d0c5de9770, C4<0>, C4<0>;
L_0x55d0c5de91a0 .functor AND 1, L_0x55d0c5de9510, L_0x55d0c5de9640, C4<1>, C4<1>;
L_0x55d0c5de9210 .functor AND 1, L_0x55d0c5de9510, L_0x55d0c5de9770, C4<1>, C4<1>;
L_0x55d0c5de9280 .functor AND 1, L_0x55d0c5de9640, L_0x55d0c5de9770, C4<1>, C4<1>;
L_0x55d0c5de92f0 .functor OR 1, L_0x55d0c5de91a0, L_0x55d0c5de9210, C4<0>, C4<0>;
L_0x55d0c5de9400 .functor OR 1, L_0x55d0c5de9280, L_0x55d0c5de92f0, C4<0>, C4<0>;
v0x55d0c51e4ee0_0 .net "a", 0 0, L_0x55d0c5de9510;  1 drivers
v0x55d0c51c2630_0 .net "b", 0 0, L_0x55d0c5de9640;  1 drivers
v0x55d0c51c26f0_0 .net "ca", 0 0, L_0x55d0c5de9400;  1 drivers
v0x55d0c51c27c0_0 .net "cin", 0 0, L_0x55d0c5de9770;  1 drivers
v0x55d0c51c2880_0 .net "sum", 0 0, L_0x55d0c5de9130;  1 drivers
v0x55d0c51c18c0_0 .net "w1", 0 0, L_0x55d0c5de90c0;  1 drivers
v0x55d0c51c1960_0 .net "w2", 0 0, L_0x55d0c5de91a0;  1 drivers
v0x55d0c51c1a20_0 .net "w3", 0 0, L_0x55d0c5de9210;  1 drivers
v0x55d0c51c1ae0_0 .net "w4", 0 0, L_0x55d0c5de9280;  1 drivers
v0x55d0c51c0ca0_0 .net "w5", 0 0, L_0x55d0c5de92f0;  1 drivers
S_0x55d0c519eed0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c524b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5de98f0 .functor XOR 1, L_0x55d0c5de9e80, L_0x55d0c5de9fb0, C4<0>, C4<0>;
L_0x55d0c5de9960 .functor XOR 1, L_0x55d0c5de98f0, L_0x55d0c5dea130, C4<0>, C4<0>;
L_0x55d0c5de9a20 .functor AND 1, L_0x55d0c5de9e80, L_0x55d0c5de9fb0, C4<1>, C4<1>;
L_0x55d0c5de9b30 .functor AND 1, L_0x55d0c5de9e80, L_0x55d0c5dea130, C4<1>, C4<1>;
L_0x55d0c5de9bf0 .functor AND 1, L_0x55d0c5de9fb0, L_0x55d0c5dea130, C4<1>, C4<1>;
L_0x55d0c5de9c60 .functor OR 1, L_0x55d0c5de9a20, L_0x55d0c5de9b30, C4<0>, C4<0>;
L_0x55d0c5de9d70 .functor OR 1, L_0x55d0c5de9bf0, L_0x55d0c5de9c60, C4<0>, C4<0>;
v0x55d0c519f080_0 .net "a", 0 0, L_0x55d0c5de9e80;  1 drivers
v0x55d0c519f140_0 .net "b", 0 0, L_0x55d0c5de9fb0;  1 drivers
v0x55d0c51c0e00_0 .net "ca", 0 0, L_0x55d0c5de9d70;  1 drivers
v0x55d0c517d080_0 .net "cin", 0 0, L_0x55d0c5dea130;  1 drivers
v0x55d0c517d140_0 .net "sum", 0 0, L_0x55d0c5de9960;  1 drivers
v0x55d0c517d250_0 .net "w1", 0 0, L_0x55d0c5de98f0;  1 drivers
v0x55d0c517d310_0 .net "w2", 0 0, L_0x55d0c5de9a20;  1 drivers
v0x55d0c517c3b0_0 .net "w3", 0 0, L_0x55d0c5de9b30;  1 drivers
v0x55d0c517c450_0 .net "w4", 0 0, L_0x55d0c5de9bf0;  1 drivers
v0x55d0c517c5a0_0 .net "w5", 0 0, L_0x55d0c5de9c60;  1 drivers
S_0x55d0c515a690 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c524b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dea260 .functor XOR 1, L_0x55d0c5dea700, L_0x55d0c5dea8c0, C4<0>, C4<0>;
L_0x55d0c5dea2d0 .functor XOR 1, L_0x55d0c5dea260, L_0x55d0c5deaa80, C4<0>, C4<0>;
L_0x55d0c5dea340 .functor AND 1, L_0x55d0c5dea700, L_0x55d0c5dea8c0, C4<1>, C4<1>;
L_0x55d0c5dea3b0 .functor AND 1, L_0x55d0c5dea700, L_0x55d0c5deaa80, C4<1>, C4<1>;
L_0x55d0c5dea470 .functor AND 1, L_0x55d0c5dea8c0, L_0x55d0c5deaa80, C4<1>, C4<1>;
L_0x55d0c5dea4e0 .functor OR 1, L_0x55d0c5dea340, L_0x55d0c5dea3b0, C4<0>, C4<0>;
L_0x55d0c5dea5f0 .functor OR 1, L_0x55d0c5dea470, L_0x55d0c5dea4e0, C4<0>, C4<0>;
v0x55d0c515a890_0 .net "a", 0 0, L_0x55d0c5dea700;  1 drivers
v0x55d0c51373c0_0 .net "b", 0 0, L_0x55d0c5dea8c0;  1 drivers
v0x55d0c5137480_0 .net "ca", 0 0, L_0x55d0c5dea5f0;  1 drivers
v0x55d0c5137520_0 .net "cin", 0 0, L_0x55d0c5deaa80;  1 drivers
v0x55d0c51375e0_0 .net "sum", 0 0, L_0x55d0c5dea2d0;  1 drivers
v0x55d0c5136650_0 .net "w1", 0 0, L_0x55d0c5dea260;  1 drivers
v0x55d0c5136710_0 .net "w2", 0 0, L_0x55d0c5dea340;  1 drivers
v0x55d0c51367d0_0 .net "w3", 0 0, L_0x55d0c5dea3b0;  1 drivers
v0x55d0c5136890_0 .net "w4", 0 0, L_0x55d0c5dea470;  1 drivers
v0x55d0c5135a30_0 .net "w5", 0 0, L_0x55d0c5dea4e0;  1 drivers
S_0x55d0c50f12f0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c53a6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c4e2c460_0 .net "a", 7 0, L_0x55d0c5df0b20;  1 drivers
v0x55d0c4e2c560_0 .net "b", 7 0, L_0x55d0c5df0c10;  1 drivers
v0x55d0c4e2c640_0 .net "ca", 7 0, L_0x55d0c5df0990;  1 drivers
v0x55d0c4e2c700_0 .net "cin", 7 0, L_0x55d0c5df0d00;  1 drivers
v0x55d0c4e2b790_0 .net "sum", 7 0, L_0x55d0c5df0850;  1 drivers
L_0x55d0c5dedcf0 .part L_0x55d0c5df0b20, 0, 4;
L_0x55d0c5dedd90 .part L_0x55d0c5df0c10, 0, 4;
L_0x55d0c5dede30 .part L_0x55d0c5df0d00, 0, 4;
L_0x55d0c5df0580 .part L_0x55d0c5df0b20, 4, 4;
L_0x55d0c5df0670 .part L_0x55d0c5df0c10, 4, 4;
L_0x55d0c5df0760 .part L_0x55d0c5df0d00, 4, 4;
L_0x55d0c5df0850 .concat8 [ 4 4 0 0], L_0x55d0c5dedae0, L_0x55d0c5df0370;
L_0x55d0c5df0990 .concat8 [ 4 4 0 0], L_0x55d0c5dedb80, L_0x55d0c5df0410;
S_0x55d0c50cf4a0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c50f12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4f86eb0_0 .net "a", 3 0, L_0x55d0c5dedcf0;  1 drivers
v0x55d0c4f86fb0_0 .net "b", 3 0, L_0x55d0c5dedd90;  1 drivers
v0x55d0c4f85fe0_0 .net "ca", 3 0, L_0x55d0c5dedb80;  1 drivers
v0x55d0c4f860a0_0 .net "cin", 3 0, L_0x55d0c5dede30;  1 drivers
v0x55d0c4f86180_0 .net "sum", 3 0, L_0x55d0c5dedae0;  1 drivers
L_0x55d0c5debb60 .part L_0x55d0c5dedcf0, 0, 1;
L_0x55d0c5debc90 .part L_0x55d0c5dedd90, 0, 1;
L_0x55d0c5debdc0 .part L_0x55d0c5dede30, 0, 1;
L_0x55d0c5dec390 .part L_0x55d0c5dedcf0, 1, 1;
L_0x55d0c5dec4c0 .part L_0x55d0c5dedd90, 1, 1;
L_0x55d0c5dec5f0 .part L_0x55d0c5dede30, 1, 1;
L_0x55d0c5deccb0 .part L_0x55d0c5dedcf0, 2, 1;
L_0x55d0c5decde0 .part L_0x55d0c5dedd90, 2, 1;
L_0x55d0c5decf60 .part L_0x55d0c5dede30, 2, 1;
L_0x55d0c5ded530 .part L_0x55d0c5dedcf0, 3, 1;
L_0x55d0c5ded6f0 .part L_0x55d0c5dedd90, 3, 1;
L_0x55d0c5ded8b0 .part L_0x55d0c5dede30, 3, 1;
L_0x55d0c5dedae0 .concat8 [ 1 1 1 1], L_0x55d0c5deb640, L_0x55d0c5debf60, L_0x55d0c5dec790, L_0x55d0c5ded100;
L_0x55d0c5dedb80 .concat8 [ 1 1 1 1], L_0x55d0c5deba50, L_0x55d0c5dec280, L_0x55d0c5decba0, L_0x55d0c5ded420;
S_0x55d0c50aca80 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c50cf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5deac40 .functor XOR 1, L_0x55d0c5debb60, L_0x55d0c5debc90, C4<0>, C4<0>;
L_0x55d0c5deb640 .functor XOR 1, L_0x55d0c5deac40, L_0x55d0c5debdc0, C4<0>, C4<0>;
L_0x55d0c5deb700 .functor AND 1, L_0x55d0c5debb60, L_0x55d0c5debc90, C4<1>, C4<1>;
L_0x55d0c5deb810 .functor AND 1, L_0x55d0c5debb60, L_0x55d0c5debdc0, C4<1>, C4<1>;
L_0x55d0c5deb8d0 .functor AND 1, L_0x55d0c5debc90, L_0x55d0c5debdc0, C4<1>, C4<1>;
L_0x55d0c5deb940 .functor OR 1, L_0x55d0c5deb700, L_0x55d0c5deb810, C4<0>, C4<0>;
L_0x55d0c5deba50 .functor OR 1, L_0x55d0c5deb8d0, L_0x55d0c5deb940, C4<0>, C4<0>;
v0x55d0c50acd20_0 .net "a", 0 0, L_0x55d0c5debb60;  1 drivers
v0x55d0c50abd10_0 .net "b", 0 0, L_0x55d0c5debc90;  1 drivers
v0x55d0c50abdd0_0 .net "ca", 0 0, L_0x55d0c5deba50;  1 drivers
v0x55d0c50abea0_0 .net "cin", 0 0, L_0x55d0c5debdc0;  1 drivers
v0x55d0c50abf60_0 .net "sum", 0 0, L_0x55d0c5deb640;  1 drivers
v0x55d0c50ab040_0 .net "w1", 0 0, L_0x55d0c5deac40;  1 drivers
v0x55d0c50ab0e0_0 .net "w2", 0 0, L_0x55d0c5deb700;  1 drivers
v0x55d0c50ab1a0_0 .net "w3", 0 0, L_0x55d0c5deb810;  1 drivers
v0x55d0c50ab260_0 .net "w4", 0 0, L_0x55d0c5deb8d0;  1 drivers
v0x55d0c50893d0_0 .net "w5", 0 0, L_0x55d0c5deb940;  1 drivers
S_0x55d0c50674d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c50cf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5debef0 .functor XOR 1, L_0x55d0c5dec390, L_0x55d0c5dec4c0, C4<0>, C4<0>;
L_0x55d0c5debf60 .functor XOR 1, L_0x55d0c5debef0, L_0x55d0c5dec5f0, C4<0>, C4<0>;
L_0x55d0c5debfd0 .functor AND 1, L_0x55d0c5dec390, L_0x55d0c5dec4c0, C4<1>, C4<1>;
L_0x55d0c5dec040 .functor AND 1, L_0x55d0c5dec390, L_0x55d0c5dec5f0, C4<1>, C4<1>;
L_0x55d0c5dec100 .functor AND 1, L_0x55d0c5dec4c0, L_0x55d0c5dec5f0, C4<1>, C4<1>;
L_0x55d0c5dec170 .functor OR 1, L_0x55d0c5debfd0, L_0x55d0c5dec040, C4<0>, C4<0>;
L_0x55d0c5dec280 .functor OR 1, L_0x55d0c5dec100, L_0x55d0c5dec170, C4<0>, C4<0>;
v0x55d0c5067670_0 .net "a", 0 0, L_0x55d0c5dec390;  1 drivers
v0x55d0c5067730_0 .net "b", 0 0, L_0x55d0c5dec4c0;  1 drivers
v0x55d0c5089530_0 .net "ca", 0 0, L_0x55d0c5dec280;  1 drivers
v0x55d0c5066800_0 .net "cin", 0 0, L_0x55d0c5dec5f0;  1 drivers
v0x55d0c50668a0_0 .net "sum", 0 0, L_0x55d0c5debf60;  1 drivers
v0x55d0c50669b0_0 .net "w1", 0 0, L_0x55d0c5debef0;  1 drivers
v0x55d0c5066a70_0 .net "w2", 0 0, L_0x55d0c5debfd0;  1 drivers
v0x55d0c5044ae0_0 .net "w3", 0 0, L_0x55d0c5dec040;  1 drivers
v0x55d0c5044ba0_0 .net "w4", 0 0, L_0x55d0c5dec100;  1 drivers
v0x55d0c5044cf0_0 .net "w5", 0 0, L_0x55d0c5dec170;  1 drivers
S_0x55d0c5022080 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c50cf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dec720 .functor XOR 1, L_0x55d0c5deccb0, L_0x55d0c5decde0, C4<0>, C4<0>;
L_0x55d0c5dec790 .functor XOR 1, L_0x55d0c5dec720, L_0x55d0c5decf60, C4<0>, C4<0>;
L_0x55d0c5dec850 .functor AND 1, L_0x55d0c5deccb0, L_0x55d0c5decde0, C4<1>, C4<1>;
L_0x55d0c5dec960 .functor AND 1, L_0x55d0c5deccb0, L_0x55d0c5decf60, C4<1>, C4<1>;
L_0x55d0c5deca20 .functor AND 1, L_0x55d0c5decde0, L_0x55d0c5decf60, C4<1>, C4<1>;
L_0x55d0c5deca90 .functor OR 1, L_0x55d0c5dec850, L_0x55d0c5dec960, C4<0>, C4<0>;
L_0x55d0c5decba0 .functor OR 1, L_0x55d0c5deca20, L_0x55d0c5deca90, C4<0>, C4<0>;
v0x55d0c50222b0_0 .net "a", 0 0, L_0x55d0c5deccb0;  1 drivers
v0x55d0c5021310_0 .net "b", 0 0, L_0x55d0c5decde0;  1 drivers
v0x55d0c50213d0_0 .net "ca", 0 0, L_0x55d0c5decba0;  1 drivers
v0x55d0c50214a0_0 .net "cin", 0 0, L_0x55d0c5decf60;  1 drivers
v0x55d0c5021560_0 .net "sum", 0 0, L_0x55d0c5dec790;  1 drivers
v0x55d0c5020640_0 .net "w1", 0 0, L_0x55d0c5dec720;  1 drivers
v0x55d0c5020700_0 .net "w2", 0 0, L_0x55d0c5dec850;  1 drivers
v0x55d0c50207c0_0 .net "w3", 0 0, L_0x55d0c5dec960;  1 drivers
v0x55d0c5020880_0 .net "w4", 0 0, L_0x55d0c5deca20;  1 drivers
v0x55d0c4ffe9d0_0 .net "w5", 0 0, L_0x55d0c5deca90;  1 drivers
S_0x55d0c4fdcad0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c50cf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ded090 .functor XOR 1, L_0x55d0c5ded530, L_0x55d0c5ded6f0, C4<0>, C4<0>;
L_0x55d0c5ded100 .functor XOR 1, L_0x55d0c5ded090, L_0x55d0c5ded8b0, C4<0>, C4<0>;
L_0x55d0c5ded170 .functor AND 1, L_0x55d0c5ded530, L_0x55d0c5ded6f0, C4<1>, C4<1>;
L_0x55d0c5ded1e0 .functor AND 1, L_0x55d0c5ded530, L_0x55d0c5ded8b0, C4<1>, C4<1>;
L_0x55d0c5ded2a0 .functor AND 1, L_0x55d0c5ded6f0, L_0x55d0c5ded8b0, C4<1>, C4<1>;
L_0x55d0c5ded310 .functor OR 1, L_0x55d0c5ded170, L_0x55d0c5ded1e0, C4<0>, C4<0>;
L_0x55d0c5ded420 .functor OR 1, L_0x55d0c5ded2a0, L_0x55d0c5ded310, C4<0>, C4<0>;
v0x55d0c4fdccd0_0 .net "a", 0 0, L_0x55d0c5ded530;  1 drivers
v0x55d0c4ffeb30_0 .net "b", 0 0, L_0x55d0c5ded6f0;  1 drivers
v0x55d0c4fdbe00_0 .net "ca", 0 0, L_0x55d0c5ded420;  1 drivers
v0x55d0c4fdbed0_0 .net "cin", 0 0, L_0x55d0c5ded8b0;  1 drivers
v0x55d0c4fdbf90_0 .net "sum", 0 0, L_0x55d0c5ded100;  1 drivers
v0x55d0c4fdc0a0_0 .net "w1", 0 0, L_0x55d0c5ded090;  1 drivers
v0x55d0c4faa0d0_0 .net "w2", 0 0, L_0x55d0c5ded170;  1 drivers
v0x55d0c4faa170_0 .net "w3", 0 0, L_0x55d0c5ded1e0;  1 drivers
v0x55d0c4faa230_0 .net "w4", 0 0, L_0x55d0c5ded2a0;  1 drivers
v0x55d0c4f86d50_0 .net "w5", 0 0, L_0x55d0c5ded310;  1 drivers
S_0x55d0c4f85310 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c50f12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4e701e0_0 .net "a", 3 0, L_0x55d0c5df0580;  1 drivers
v0x55d0c4e4e2b0_0 .net "b", 3 0, L_0x55d0c5df0670;  1 drivers
v0x55d0c4e4e390_0 .net "ca", 3 0, L_0x55d0c5df0410;  1 drivers
v0x55d0c4e4e450_0 .net "cin", 3 0, L_0x55d0c5df0760;  1 drivers
v0x55d0c4e4e530_0 .net "sum", 3 0, L_0x55d0c5df0370;  1 drivers
L_0x55d0c5dee3f0 .part L_0x55d0c5df0580, 0, 1;
L_0x55d0c5dee520 .part L_0x55d0c5df0670, 0, 1;
L_0x55d0c5dee650 .part L_0x55d0c5df0760, 0, 1;
L_0x55d0c5deec20 .part L_0x55d0c5df0580, 1, 1;
L_0x55d0c5deed50 .part L_0x55d0c5df0670, 1, 1;
L_0x55d0c5deee80 .part L_0x55d0c5df0760, 1, 1;
L_0x55d0c5def540 .part L_0x55d0c5df0580, 2, 1;
L_0x55d0c5def670 .part L_0x55d0c5df0670, 2, 1;
L_0x55d0c5def7f0 .part L_0x55d0c5df0760, 2, 1;
L_0x55d0c5defdc0 .part L_0x55d0c5df0580, 3, 1;
L_0x55d0c5deff80 .part L_0x55d0c5df0670, 3, 1;
L_0x55d0c5df0140 .part L_0x55d0c5df0760, 3, 1;
L_0x55d0c5df0370 .concat8 [ 1 1 1 1], L_0x55d0c5deded0, L_0x55d0c5dee7f0, L_0x55d0c5def020, L_0x55d0c5def990;
L_0x55d0c5df0410 .concat8 [ 1 1 1 1], L_0x55d0c5dee2e0, L_0x55d0c5deeb10, L_0x55d0c5def430, L_0x55d0c5defcb0;
S_0x55d0c4f635f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4f85310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5deda70 .functor XOR 1, L_0x55d0c5dee3f0, L_0x55d0c5dee520, C4<0>, C4<0>;
L_0x55d0c5deded0 .functor XOR 1, L_0x55d0c5deda70, L_0x55d0c5dee650, C4<0>, C4<0>;
L_0x55d0c5dedf90 .functor AND 1, L_0x55d0c5dee3f0, L_0x55d0c5dee520, C4<1>, C4<1>;
L_0x55d0c5dee0a0 .functor AND 1, L_0x55d0c5dee3f0, L_0x55d0c5dee650, C4<1>, C4<1>;
L_0x55d0c5dee160 .functor AND 1, L_0x55d0c5dee520, L_0x55d0c5dee650, C4<1>, C4<1>;
L_0x55d0c5dee1d0 .functor OR 1, L_0x55d0c5dedf90, L_0x55d0c5dee0a0, C4<0>, C4<0>;
L_0x55d0c5dee2e0 .functor OR 1, L_0x55d0c5dee160, L_0x55d0c5dee1d0, C4<0>, C4<0>;
v0x55d0c4f63870_0 .net "a", 0 0, L_0x55d0c5dee3f0;  1 drivers
v0x55d0c4f85560_0 .net "b", 0 0, L_0x55d0c5dee520;  1 drivers
v0x55d0c4f417a0_0 .net "ca", 0 0, L_0x55d0c5dee2e0;  1 drivers
v0x55d0c4f41840_0 .net "cin", 0 0, L_0x55d0c5dee650;  1 drivers
v0x55d0c4f41900_0 .net "sum", 0 0, L_0x55d0c5deded0;  1 drivers
v0x55d0c4f41a10_0 .net "w1", 0 0, L_0x55d0c5deda70;  1 drivers
v0x55d0c4f40ad0_0 .net "w2", 0 0, L_0x55d0c5dedf90;  1 drivers
v0x55d0c4f40b90_0 .net "w3", 0 0, L_0x55d0c5dee0a0;  1 drivers
v0x55d0c4f40c50_0 .net "w4", 0 0, L_0x55d0c5dee160;  1 drivers
v0x55d0c4f40d10_0 .net "w5", 0 0, L_0x55d0c5dee1d0;  1 drivers
S_0x55d0c4f1edb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4f85310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dee780 .functor XOR 1, L_0x55d0c5deec20, L_0x55d0c5deed50, C4<0>, C4<0>;
L_0x55d0c5dee7f0 .functor XOR 1, L_0x55d0c5dee780, L_0x55d0c5deee80, C4<0>, C4<0>;
L_0x55d0c5dee860 .functor AND 1, L_0x55d0c5deec20, L_0x55d0c5deed50, C4<1>, C4<1>;
L_0x55d0c5dee8d0 .functor AND 1, L_0x55d0c5deec20, L_0x55d0c5deee80, C4<1>, C4<1>;
L_0x55d0c5dee990 .functor AND 1, L_0x55d0c5deed50, L_0x55d0c5deee80, C4<1>, C4<1>;
L_0x55d0c5deea00 .functor OR 1, L_0x55d0c5dee860, L_0x55d0c5dee8d0, C4<0>, C4<0>;
L_0x55d0c5deeb10 .functor OR 1, L_0x55d0c5dee990, L_0x55d0c5deea00, C4<0>, C4<0>;
v0x55d0c4f1efd0_0 .net "a", 0 0, L_0x55d0c5deec20;  1 drivers
v0x55d0c4efc410_0 .net "b", 0 0, L_0x55d0c5deed50;  1 drivers
v0x55d0c4efc4d0_0 .net "ca", 0 0, L_0x55d0c5deeb10;  1 drivers
v0x55d0c4efc5a0_0 .net "cin", 0 0, L_0x55d0c5deee80;  1 drivers
v0x55d0c4efc660_0 .net "sum", 0 0, L_0x55d0c5dee7f0;  1 drivers
v0x55d0c4efb6a0_0 .net "w1", 0 0, L_0x55d0c5dee780;  1 drivers
v0x55d0c4efb740_0 .net "w2", 0 0, L_0x55d0c5dee860;  1 drivers
v0x55d0c4efb800_0 .net "w3", 0 0, L_0x55d0c5dee8d0;  1 drivers
v0x55d0c4efb8c0_0 .net "w4", 0 0, L_0x55d0c5dee990;  1 drivers
v0x55d0c4efaa80_0 .net "w5", 0 0, L_0x55d0c5deea00;  1 drivers
S_0x55d0c4ed8cb0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4f85310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5deefb0 .functor XOR 1, L_0x55d0c5def540, L_0x55d0c5def670, C4<0>, C4<0>;
L_0x55d0c5def020 .functor XOR 1, L_0x55d0c5deefb0, L_0x55d0c5def7f0, C4<0>, C4<0>;
L_0x55d0c5def0e0 .functor AND 1, L_0x55d0c5def540, L_0x55d0c5def670, C4<1>, C4<1>;
L_0x55d0c5def1f0 .functor AND 1, L_0x55d0c5def540, L_0x55d0c5def7f0, C4<1>, C4<1>;
L_0x55d0c5def2b0 .functor AND 1, L_0x55d0c5def670, L_0x55d0c5def7f0, C4<1>, C4<1>;
L_0x55d0c5def320 .functor OR 1, L_0x55d0c5def0e0, L_0x55d0c5def1f0, C4<0>, C4<0>;
L_0x55d0c5def430 .functor OR 1, L_0x55d0c5def2b0, L_0x55d0c5def320, C4<0>, C4<0>;
v0x55d0c4ed8e60_0 .net "a", 0 0, L_0x55d0c5def540;  1 drivers
v0x55d0c4ed8f20_0 .net "b", 0 0, L_0x55d0c5def670;  1 drivers
v0x55d0c4efabe0_0 .net "ca", 0 0, L_0x55d0c5def430;  1 drivers
v0x55d0c4eb6e60_0 .net "cin", 0 0, L_0x55d0c5def7f0;  1 drivers
v0x55d0c4eb6f20_0 .net "sum", 0 0, L_0x55d0c5def020;  1 drivers
v0x55d0c4eb7030_0 .net "w1", 0 0, L_0x55d0c5deefb0;  1 drivers
v0x55d0c4eb70f0_0 .net "w2", 0 0, L_0x55d0c5def0e0;  1 drivers
v0x55d0c4eb6190_0 .net "w3", 0 0, L_0x55d0c5def1f0;  1 drivers
v0x55d0c4eb6230_0 .net "w4", 0 0, L_0x55d0c5def2b0;  1 drivers
v0x55d0c4eb6380_0 .net "w5", 0 0, L_0x55d0c5def320;  1 drivers
S_0x55d0c4e94470 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4f85310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5def920 .functor XOR 1, L_0x55d0c5defdc0, L_0x55d0c5deff80, C4<0>, C4<0>;
L_0x55d0c5def990 .functor XOR 1, L_0x55d0c5def920, L_0x55d0c5df0140, C4<0>, C4<0>;
L_0x55d0c5defa00 .functor AND 1, L_0x55d0c5defdc0, L_0x55d0c5deff80, C4<1>, C4<1>;
L_0x55d0c5defa70 .functor AND 1, L_0x55d0c5defdc0, L_0x55d0c5df0140, C4<1>, C4<1>;
L_0x55d0c5defb30 .functor AND 1, L_0x55d0c5deff80, L_0x55d0c5df0140, C4<1>, C4<1>;
L_0x55d0c5defba0 .functor OR 1, L_0x55d0c5defa00, L_0x55d0c5defa70, C4<0>, C4<0>;
L_0x55d0c5defcb0 .functor OR 1, L_0x55d0c5defb30, L_0x55d0c5defba0, C4<0>, C4<0>;
v0x55d0c4e94670_0 .net "a", 0 0, L_0x55d0c5defdc0;  1 drivers
v0x55d0c4e71a10_0 .net "b", 0 0, L_0x55d0c5deff80;  1 drivers
v0x55d0c4e71ad0_0 .net "ca", 0 0, L_0x55d0c5defcb0;  1 drivers
v0x55d0c4e71b70_0 .net "cin", 0 0, L_0x55d0c5df0140;  1 drivers
v0x55d0c4e71c30_0 .net "sum", 0 0, L_0x55d0c5def990;  1 drivers
v0x55d0c4e70ca0_0 .net "w1", 0 0, L_0x55d0c5def920;  1 drivers
v0x55d0c4e70d60_0 .net "w2", 0 0, L_0x55d0c5defa00;  1 drivers
v0x55d0c4e70e20_0 .net "w3", 0 0, L_0x55d0c5defa70;  1 drivers
v0x55d0c4e70ee0_0 .net "w4", 0 0, L_0x55d0c5defb30;  1 drivers
v0x55d0c4e70080_0 .net "w5", 0 0, L_0x55d0c5defba0;  1 drivers
S_0x55d0c4da1fd0 .scope module, "a_1" "SixtyfourBA" 11 11, 5 3 0, S_0x55d0c4942900;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c597a900_0 .net/2u *"_s2", 0 0, L_0x7f868395b840;  1 drivers
L_0x7f868395b888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c597aa00_0 .net/2u *"_s6", 0 0, L_0x7f868395b888;  1 drivers
v0x55d0c597aae0_0 .net "a", 64 0, L_0x55d0c5e20320;  1 drivers
v0x55d0c597aba0_0 .net "b", 64 0, L_0x55d0c5e20410;  1 drivers
v0x55d0c597ac80_0 .net "ca", 64 0, L_0x55d0c5e20140;  1 drivers
v0x55d0c597adb0_0 .net "cin", 64 0, L_0x55d0c5e204b0;  1 drivers
v0x55d0c597ae90_0 .net "sum", 64 0, L_0x55d0c5e1ffb0;  1 drivers
L_0x55d0c5e08ed0 .part L_0x55d0c5e20320, 0, 32;
L_0x55d0c5e08f70 .part L_0x55d0c5e20410, 0, 32;
L_0x55d0c5e09010 .part L_0x55d0c5e204b0, 0, 32;
L_0x55d0c5e1fce0 .part L_0x55d0c5e20320, 32, 32;
L_0x55d0c5e1fdd0 .part L_0x55d0c5e20410, 32, 32;
L_0x55d0c5e1fec0 .part L_0x55d0c5e204b0, 32, 32;
L_0x55d0c5e1ffb0 .concat8 [ 32 32 1 0], L_0x55d0c5e08c00, L_0x55d0c5e1fa10, L_0x7f868395b888;
L_0x55d0c5e20140 .concat8 [ 1 32 32 0], L_0x7f868395b840, L_0x55d0c5e08d40, L_0x55d0c5e1fb50;
S_0x55d0c4da1300 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c4da1fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c595c620_0 .net "a", 31 0, L_0x55d0c5e08ed0;  1 drivers
v0x55d0c595c720_0 .net "b", 31 0, L_0x55d0c5e08f70;  1 drivers
v0x55d0c595c800_0 .net "ca", 31 0, L_0x55d0c5e08d40;  1 drivers
v0x55d0c595c8c0_0 .net "cin", 31 0, L_0x55d0c5e09010;  1 drivers
v0x55d0c595c9a0_0 .net "sum", 31 0, L_0x55d0c5e08c00;  1 drivers
L_0x55d0c5dfd210 .part L_0x55d0c5e08ed0, 0, 16;
L_0x55d0c5dfd2b0 .part L_0x55d0c5e08f70, 0, 16;
L_0x55d0c5dfd350 .part L_0x55d0c5e09010, 0, 16;
L_0x55d0c5e08930 .part L_0x55d0c5e08ed0, 16, 16;
L_0x55d0c5e08a20 .part L_0x55d0c5e08f70, 16, 16;
L_0x55d0c5e08b10 .part L_0x55d0c5e09010, 16, 16;
L_0x55d0c5e08c00 .concat8 [ 16 16 0 0], L_0x55d0c5dfcf40, L_0x55d0c5e08660;
L_0x55d0c5e08d40 .concat8 [ 16 16 0 0], L_0x55d0c5dfd080, L_0x55d0c5e087a0;
S_0x55d0c4d7f5e0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c4da1300;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c594d600_0 .net "a", 15 0, L_0x55d0c5dfd210;  1 drivers
v0x55d0c594d700_0 .net "b", 15 0, L_0x55d0c5dfd2b0;  1 drivers
v0x55d0c594d7e0_0 .net "ca", 15 0, L_0x55d0c5dfd080;  1 drivers
v0x55d0c594d8a0_0 .net "cin", 15 0, L_0x55d0c5dfd350;  1 drivers
v0x55d0c594d980_0 .net "sum", 15 0, L_0x55d0c5dfcf40;  1 drivers
L_0x55d0c5df73b0 .part L_0x55d0c5dfd210, 0, 8;
L_0x55d0c5df7450 .part L_0x55d0c5dfd2b0, 0, 8;
L_0x55d0c5df74f0 .part L_0x55d0c5dfd350, 0, 8;
L_0x55d0c5dfcc70 .part L_0x55d0c5dfd210, 8, 8;
L_0x55d0c5dfcd60 .part L_0x55d0c5dfd2b0, 8, 8;
L_0x55d0c5dfce50 .part L_0x55d0c5dfd350, 8, 8;
L_0x55d0c5dfcf40 .concat8 [ 8 8 0 0], L_0x55d0c5df70e0, L_0x55d0c5dfc9a0;
L_0x55d0c5dfd080 .concat8 [ 8 8 0 0], L_0x55d0c5df7220, L_0x55d0c5dfcae0;
S_0x55d0c4d5c630 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c4d7f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c580be50_0 .net "a", 7 0, L_0x55d0c5df73b0;  1 drivers
v0x55d0c580bf50_0 .net "b", 7 0, L_0x55d0c5df7450;  1 drivers
v0x55d0c580b000_0 .net "ca", 7 0, L_0x55d0c5df7220;  1 drivers
v0x55d0c580b0a0_0 .net "cin", 7 0, L_0x55d0c5df74f0;  1 drivers
v0x55d0c580b180_0 .net "sum", 7 0, L_0x55d0c5df70e0;  1 drivers
L_0x55d0c5df4580 .part L_0x55d0c5df73b0, 0, 4;
L_0x55d0c5df4620 .part L_0x55d0c5df7450, 0, 4;
L_0x55d0c5df46c0 .part L_0x55d0c5df74f0, 0, 4;
L_0x55d0c5df6e10 .part L_0x55d0c5df73b0, 4, 4;
L_0x55d0c5df6f00 .part L_0x55d0c5df7450, 4, 4;
L_0x55d0c5df6ff0 .part L_0x55d0c5df74f0, 4, 4;
L_0x55d0c5df70e0 .concat8 [ 4 4 0 0], L_0x55d0c5df4370, L_0x55d0c5df6c00;
L_0x55d0c5df7220 .concat8 [ 4 4 0 0], L_0x55d0c5df4410, L_0x55d0c5df6ca0;
S_0x55d0c4d5b8c0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c4d5c630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c4c47480_0 .net "a", 3 0, L_0x55d0c5df4580;  1 drivers
v0x55d0c4c47580_0 .net "b", 3 0, L_0x55d0c5df4620;  1 drivers
v0x55d0c4c465b0_0 .net "ca", 3 0, L_0x55d0c5df4410;  1 drivers
v0x55d0c4c46670_0 .net "cin", 3 0, L_0x55d0c5df46c0;  1 drivers
v0x55d0c4c46750_0 .net "sum", 3 0, L_0x55d0c5df4370;  1 drivers
L_0x55d0c5df23f0 .part L_0x55d0c5df4580, 0, 1;
L_0x55d0c5df2520 .part L_0x55d0c5df4620, 0, 1;
L_0x55d0c5df2650 .part L_0x55d0c5df46c0, 0, 1;
L_0x55d0c5df2c20 .part L_0x55d0c5df4580, 1, 1;
L_0x55d0c5df2d50 .part L_0x55d0c5df4620, 1, 1;
L_0x55d0c5df2e80 .part L_0x55d0c5df46c0, 1, 1;
L_0x55d0c5df3540 .part L_0x55d0c5df4580, 2, 1;
L_0x55d0c5df3670 .part L_0x55d0c5df4620, 2, 1;
L_0x55d0c5df37f0 .part L_0x55d0c5df46c0, 2, 1;
L_0x55d0c5df3dc0 .part L_0x55d0c5df4580, 3, 1;
L_0x55d0c5df3f80 .part L_0x55d0c5df4620, 3, 1;
L_0x55d0c5df4140 .part L_0x55d0c5df46c0, 3, 1;
L_0x55d0c5df4370 .concat8 [ 1 1 1 1], L_0x55d0c5df1ed0, L_0x55d0c5df27f0, L_0x55d0c5df3020, L_0x55d0c5df3990;
L_0x55d0c5df4410 .concat8 [ 1 1 1 1], L_0x55d0c5df22e0, L_0x55d0c5df2b10, L_0x55d0c5df3430, L_0x55d0c5df3cb0;
S_0x55d0c4d5abf0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4d5b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df0300 .functor XOR 1, L_0x55d0c5df23f0, L_0x55d0c5df2520, C4<0>, C4<0>;
L_0x55d0c5df1ed0 .functor XOR 1, L_0x55d0c5df0300, L_0x55d0c5df2650, C4<0>, C4<0>;
L_0x55d0c5df1f90 .functor AND 1, L_0x55d0c5df23f0, L_0x55d0c5df2520, C4<1>, C4<1>;
L_0x55d0c5df20a0 .functor AND 1, L_0x55d0c5df23f0, L_0x55d0c5df2650, C4<1>, C4<1>;
L_0x55d0c5df2160 .functor AND 1, L_0x55d0c5df2520, L_0x55d0c5df2650, C4<1>, C4<1>;
L_0x55d0c5df21d0 .functor OR 1, L_0x55d0c5df1f90, L_0x55d0c5df20a0, C4<0>, C4<0>;
L_0x55d0c5df22e0 .functor OR 1, L_0x55d0c5df2160, L_0x55d0c5df21d0, C4<0>, C4<0>;
v0x55d0c4d7f880_0 .net "a", 0 0, L_0x55d0c5df23f0;  1 drivers
v0x55d0c4d5bb60_0 .net "b", 0 0, L_0x55d0c5df2520;  1 drivers
v0x55d0c4d5c8d0_0 .net "ca", 0 0, L_0x55d0c5df22e0;  1 drivers
v0x55d0c4da1580_0 .net "cin", 0 0, L_0x55d0c5df2650;  1 drivers
v0x55d0c4da2240_0 .net "sum", 0 0, L_0x55d0c5df1ed0;  1 drivers
v0x55d0c4dc4080_0 .net "w1", 0 0, L_0x55d0c5df0300;  1 drivers
v0x55d0c4d38ed0_0 .net "w2", 0 0, L_0x55d0c5df1f90;  1 drivers
v0x55d0c4d38f70_0 .net "w3", 0 0, L_0x55d0c5df20a0;  1 drivers
v0x55d0c4d39030_0 .net "w4", 0 0, L_0x55d0c5df2160;  1 drivers
v0x55d0c4d390f0_0 .net "w5", 0 0, L_0x55d0c5df21d0;  1 drivers
S_0x55d0c4d17080 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4d5b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df2780 .functor XOR 1, L_0x55d0c5df2c20, L_0x55d0c5df2d50, C4<0>, C4<0>;
L_0x55d0c5df27f0 .functor XOR 1, L_0x55d0c5df2780, L_0x55d0c5df2e80, C4<0>, C4<0>;
L_0x55d0c5df2860 .functor AND 1, L_0x55d0c5df2c20, L_0x55d0c5df2d50, C4<1>, C4<1>;
L_0x55d0c5df28d0 .functor AND 1, L_0x55d0c5df2c20, L_0x55d0c5df2e80, C4<1>, C4<1>;
L_0x55d0c5df2990 .functor AND 1, L_0x55d0c5df2d50, L_0x55d0c5df2e80, C4<1>, C4<1>;
L_0x55d0c5df2a00 .functor OR 1, L_0x55d0c5df2860, L_0x55d0c5df28d0, C4<0>, C4<0>;
L_0x55d0c5df2b10 .functor OR 1, L_0x55d0c5df2990, L_0x55d0c5df2a00, C4<0>, C4<0>;
v0x55d0c4d172d0_0 .net "a", 0 0, L_0x55d0c5df2c20;  1 drivers
v0x55d0c4d163b0_0 .net "b", 0 0, L_0x55d0c5df2d50;  1 drivers
v0x55d0c4d16470_0 .net "ca", 0 0, L_0x55d0c5df2b10;  1 drivers
v0x55d0c4d16510_0 .net "cin", 0 0, L_0x55d0c5df2e80;  1 drivers
v0x55d0c4d165d0_0 .net "sum", 0 0, L_0x55d0c5df27f0;  1 drivers
v0x55d0c4cf4690_0 .net "w1", 0 0, L_0x55d0c5df2780;  1 drivers
v0x55d0c4cf4750_0 .net "w2", 0 0, L_0x55d0c5df2860;  1 drivers
v0x55d0c4cf4810_0 .net "w3", 0 0, L_0x55d0c5df28d0;  1 drivers
v0x55d0c4cf48d0_0 .net "w4", 0 0, L_0x55d0c5df2990;  1 drivers
v0x55d0c4cd1cf0_0 .net "w5", 0 0, L_0x55d0c5df2a00;  1 drivers
S_0x55d0c4cd1e50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4d5b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df2fb0 .functor XOR 1, L_0x55d0c5df3540, L_0x55d0c5df3670, C4<0>, C4<0>;
L_0x55d0c5df3020 .functor XOR 1, L_0x55d0c5df2fb0, L_0x55d0c5df37f0, C4<0>, C4<0>;
L_0x55d0c5df30e0 .functor AND 1, L_0x55d0c5df3540, L_0x55d0c5df3670, C4<1>, C4<1>;
L_0x55d0c5df31f0 .functor AND 1, L_0x55d0c5df3540, L_0x55d0c5df37f0, C4<1>, C4<1>;
L_0x55d0c5df32b0 .functor AND 1, L_0x55d0c5df3670, L_0x55d0c5df37f0, C4<1>, C4<1>;
L_0x55d0c5df3320 .functor OR 1, L_0x55d0c5df30e0, L_0x55d0c5df31f0, C4<0>, C4<0>;
L_0x55d0c5df3430 .functor OR 1, L_0x55d0c5df32b0, L_0x55d0c5df3320, C4<0>, C4<0>;
v0x55d0c4cd1000_0 .net "a", 0 0, L_0x55d0c5df3540;  1 drivers
v0x55d0c4cd10c0_0 .net "b", 0 0, L_0x55d0c5df3670;  1 drivers
v0x55d0c4cd1180_0 .net "ca", 0 0, L_0x55d0c5df3430;  1 drivers
v0x55d0c4cd1220_0 .net "cin", 0 0, L_0x55d0c5df37f0;  1 drivers
v0x55d0c4cd02b0_0 .net "sum", 0 0, L_0x55d0c5df3020;  1 drivers
v0x55d0c4cd03a0_0 .net "w1", 0 0, L_0x55d0c5df2fb0;  1 drivers
v0x55d0c4cd0460_0 .net "w2", 0 0, L_0x55d0c5df30e0;  1 drivers
v0x55d0c4cd0520_0 .net "w3", 0 0, L_0x55d0c5df31f0;  1 drivers
v0x55d0c4cae590_0 .net "w4", 0 0, L_0x55d0c5df32b0;  1 drivers
v0x55d0c4cae6e0_0 .net "w5", 0 0, L_0x55d0c5df3320;  1 drivers
S_0x55d0c4c8c740 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4d5b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df3920 .functor XOR 1, L_0x55d0c5df3dc0, L_0x55d0c5df3f80, C4<0>, C4<0>;
L_0x55d0c5df3990 .functor XOR 1, L_0x55d0c5df3920, L_0x55d0c5df4140, C4<0>, C4<0>;
L_0x55d0c5df3a00 .functor AND 1, L_0x55d0c5df3dc0, L_0x55d0c5df3f80, C4<1>, C4<1>;
L_0x55d0c5df3a70 .functor AND 1, L_0x55d0c5df3dc0, L_0x55d0c5df4140, C4<1>, C4<1>;
L_0x55d0c5df3b30 .functor AND 1, L_0x55d0c5df3f80, L_0x55d0c5df4140, C4<1>, C4<1>;
L_0x55d0c5df3ba0 .functor OR 1, L_0x55d0c5df3a00, L_0x55d0c5df3a70, C4<0>, C4<0>;
L_0x55d0c5df3cb0 .functor OR 1, L_0x55d0c5df3b30, L_0x55d0c5df3ba0, C4<0>, C4<0>;
v0x55d0c4c8c940_0 .net "a", 0 0, L_0x55d0c5df3dc0;  1 drivers
v0x55d0c4c8ba70_0 .net "b", 0 0, L_0x55d0c5df3f80;  1 drivers
v0x55d0c4c8bb30_0 .net "ca", 0 0, L_0x55d0c5df3cb0;  1 drivers
v0x55d0c4c8bc00_0 .net "cin", 0 0, L_0x55d0c5df4140;  1 drivers
v0x55d0c4c8bcc0_0 .net "sum", 0 0, L_0x55d0c5df3990;  1 drivers
v0x55d0c4c69d50_0 .net "w1", 0 0, L_0x55d0c5df3920;  1 drivers
v0x55d0c4c69e10_0 .net "w2", 0 0, L_0x55d0c5df3a00;  1 drivers
v0x55d0c4c69ed0_0 .net "w3", 0 0, L_0x55d0c5df3a70;  1 drivers
v0x55d0c4c69f90_0 .net "w4", 0 0, L_0x55d0c5df3b30;  1 drivers
v0x55d0c4c47320_0 .net "w5", 0 0, L_0x55d0c5df3ba0;  1 drivers
S_0x55d0c4c458e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c4d5c630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c582db20_0 .net "a", 3 0, L_0x55d0c5df6e10;  1 drivers
v0x55d0c582dc00_0 .net "b", 3 0, L_0x55d0c5df6f00;  1 drivers
v0x55d0c582dce0_0 .net "ca", 3 0, L_0x55d0c5df6ca0;  1 drivers
v0x55d0c582dda0_0 .net "cin", 3 0, L_0x55d0c5df6ff0;  1 drivers
v0x55d0c580bcd0_0 .net "sum", 3 0, L_0x55d0c5df6c00;  1 drivers
L_0x55d0c5df4c80 .part L_0x55d0c5df6e10, 0, 1;
L_0x55d0c5df4db0 .part L_0x55d0c5df6f00, 0, 1;
L_0x55d0c5df4ee0 .part L_0x55d0c5df6ff0, 0, 1;
L_0x55d0c5df54b0 .part L_0x55d0c5df6e10, 1, 1;
L_0x55d0c5df55e0 .part L_0x55d0c5df6f00, 1, 1;
L_0x55d0c5df5710 .part L_0x55d0c5df6ff0, 1, 1;
L_0x55d0c5df5dd0 .part L_0x55d0c5df6e10, 2, 1;
L_0x55d0c5df5f00 .part L_0x55d0c5df6f00, 2, 1;
L_0x55d0c5df6080 .part L_0x55d0c5df6ff0, 2, 1;
L_0x55d0c5df6650 .part L_0x55d0c5df6e10, 3, 1;
L_0x55d0c5df6810 .part L_0x55d0c5df6f00, 3, 1;
L_0x55d0c5df69d0 .part L_0x55d0c5df6ff0, 3, 1;
L_0x55d0c5df6c00 .concat8 [ 1 1 1 1], L_0x55d0c5df4760, L_0x55d0c5df5080, L_0x55d0c5df58b0, L_0x55d0c5df6220;
L_0x55d0c5df6ca0 .concat8 [ 1 1 1 1], L_0x55d0c5df4b70, L_0x55d0c5df53a0, L_0x55d0c5df5cc0, L_0x55d0c5df6540;
S_0x55d0c4c23bc0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c4c458e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df4300 .functor XOR 1, L_0x55d0c5df4c80, L_0x55d0c5df4db0, C4<0>, C4<0>;
L_0x55d0c5df4760 .functor XOR 1, L_0x55d0c5df4300, L_0x55d0c5df4ee0, C4<0>, C4<0>;
L_0x55d0c5df4820 .functor AND 1, L_0x55d0c5df4c80, L_0x55d0c5df4db0, C4<1>, C4<1>;
L_0x55d0c5df4930 .functor AND 1, L_0x55d0c5df4c80, L_0x55d0c5df4ee0, C4<1>, C4<1>;
L_0x55d0c5df49f0 .functor AND 1, L_0x55d0c5df4db0, L_0x55d0c5df4ee0, C4<1>, C4<1>;
L_0x55d0c5df4a60 .functor OR 1, L_0x55d0c5df4820, L_0x55d0c5df4930, C4<0>, C4<0>;
L_0x55d0c5df4b70 .functor OR 1, L_0x55d0c5df49f0, L_0x55d0c5df4a60, C4<0>, C4<0>;
v0x55d0c4c23e40_0 .net "a", 0 0, L_0x55d0c5df4c80;  1 drivers
v0x55d0c4c45b30_0 .net "b", 0 0, L_0x55d0c5df4db0;  1 drivers
v0x55d0c4c01d70_0 .net "ca", 0 0, L_0x55d0c5df4b70;  1 drivers
v0x55d0c4c01e40_0 .net "cin", 0 0, L_0x55d0c5df4ee0;  1 drivers
v0x55d0c4c01f00_0 .net "sum", 0 0, L_0x55d0c5df4760;  1 drivers
v0x55d0c4c01fc0_0 .net "w1", 0 0, L_0x55d0c5df4300;  1 drivers
v0x55d0c4c010a0_0 .net "w2", 0 0, L_0x55d0c5df4820;  1 drivers
v0x55d0c4c01160_0 .net "w3", 0 0, L_0x55d0c5df4930;  1 drivers
v0x55d0c4c01220_0 .net "w4", 0 0, L_0x55d0c5df49f0;  1 drivers
v0x55d0c4bdf380_0 .net "w5", 0 0, L_0x55d0c5df4a60;  1 drivers
S_0x55d0c4bdf4e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c4c458e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df5010 .functor XOR 1, L_0x55d0c5df54b0, L_0x55d0c5df55e0, C4<0>, C4<0>;
L_0x55d0c5df5080 .functor XOR 1, L_0x55d0c5df5010, L_0x55d0c5df5710, C4<0>, C4<0>;
L_0x55d0c5df50f0 .functor AND 1, L_0x55d0c5df54b0, L_0x55d0c5df55e0, C4<1>, C4<1>;
L_0x55d0c5df5160 .functor AND 1, L_0x55d0c5df54b0, L_0x55d0c5df5710, C4<1>, C4<1>;
L_0x55d0c5df5220 .functor AND 1, L_0x55d0c5df55e0, L_0x55d0c5df5710, C4<1>, C4<1>;
L_0x55d0c5df5290 .functor OR 1, L_0x55d0c5df50f0, L_0x55d0c5df5160, C4<0>, C4<0>;
L_0x55d0c5df53a0 .functor OR 1, L_0x55d0c5df5220, L_0x55d0c5df5290, C4<0>, C4<0>;
v0x55d0c58dae00_0 .net "a", 0 0, L_0x55d0c5df54b0;  1 drivers
v0x55d0c58daec0_0 .net "b", 0 0, L_0x55d0c5df55e0;  1 drivers
v0x55d0c58daf80_0 .net "ca", 0 0, L_0x55d0c5df53a0;  1 drivers
v0x55d0c58db020_0 .net "cin", 0 0, L_0x55d0c5df5710;  1 drivers
v0x55d0c58da010_0 .net "sum", 0 0, L_0x55d0c5df5080;  1 drivers
v0x55d0c58da100_0 .net "w1", 0 0, L_0x55d0c5df5010;  1 drivers
v0x55d0c58da1c0_0 .net "w2", 0 0, L_0x55d0c5df50f0;  1 drivers
v0x55d0c58da280_0 .net "w3", 0 0, L_0x55d0c5df5160;  1 drivers
v0x55d0c58d9340_0 .net "w4", 0 0, L_0x55d0c5df5220;  1 drivers
v0x55d0c58d9490_0 .net "w5", 0 0, L_0x55d0c5df5290;  1 drivers
S_0x55d0c58b7620 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c4c458e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df5840 .functor XOR 1, L_0x55d0c5df5dd0, L_0x55d0c5df5f00, C4<0>, C4<0>;
L_0x55d0c5df58b0 .functor XOR 1, L_0x55d0c5df5840, L_0x55d0c5df6080, C4<0>, C4<0>;
L_0x55d0c5df5970 .functor AND 1, L_0x55d0c5df5dd0, L_0x55d0c5df5f00, C4<1>, C4<1>;
L_0x55d0c5df5a80 .functor AND 1, L_0x55d0c5df5dd0, L_0x55d0c5df6080, C4<1>, C4<1>;
L_0x55d0c5df5b40 .functor AND 1, L_0x55d0c5df5f00, L_0x55d0c5df6080, C4<1>, C4<1>;
L_0x55d0c5df5bb0 .functor OR 1, L_0x55d0c5df5970, L_0x55d0c5df5a80, C4<0>, C4<0>;
L_0x55d0c5df5cc0 .functor OR 1, L_0x55d0c5df5b40, L_0x55d0c5df5bb0, C4<0>, C4<0>;
v0x55d0c58b7850_0 .net "a", 0 0, L_0x55d0c5df5dd0;  1 drivers
v0x55d0c58957d0_0 .net "b", 0 0, L_0x55d0c5df5f00;  1 drivers
v0x55d0c5895890_0 .net "ca", 0 0, L_0x55d0c5df5cc0;  1 drivers
v0x55d0c5895960_0 .net "cin", 0 0, L_0x55d0c5df6080;  1 drivers
v0x55d0c5895a20_0 .net "sum", 0 0, L_0x55d0c5df58b0;  1 drivers
v0x55d0c5894b00_0 .net "w1", 0 0, L_0x55d0c5df5840;  1 drivers
v0x55d0c5894bc0_0 .net "w2", 0 0, L_0x55d0c5df5970;  1 drivers
v0x55d0c5894c80_0 .net "w3", 0 0, L_0x55d0c5df5a80;  1 drivers
v0x55d0c5894d40_0 .net "w4", 0 0, L_0x55d0c5df5b40;  1 drivers
v0x55d0c5872de0_0 .net "w5", 0 0, L_0x55d0c5df5bb0;  1 drivers
S_0x55d0c5872f40 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c4c458e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df61b0 .functor XOR 1, L_0x55d0c5df6650, L_0x55d0c5df6810, C4<0>, C4<0>;
L_0x55d0c5df6220 .functor XOR 1, L_0x55d0c5df61b0, L_0x55d0c5df69d0, C4<0>, C4<0>;
L_0x55d0c5df6290 .functor AND 1, L_0x55d0c5df6650, L_0x55d0c5df6810, C4<1>, C4<1>;
L_0x55d0c5df6300 .functor AND 1, L_0x55d0c5df6650, L_0x55d0c5df69d0, C4<1>, C4<1>;
L_0x55d0c5df63c0 .functor AND 1, L_0x55d0c5df6810, L_0x55d0c5df69d0, C4<1>, C4<1>;
L_0x55d0c5df6430 .functor OR 1, L_0x55d0c5df6290, L_0x55d0c5df6300, C4<0>, C4<0>;
L_0x55d0c5df6540 .functor OR 1, L_0x55d0c5df63c0, L_0x55d0c5df6430, C4<0>, C4<0>;
v0x55d0c5851300_0 .net "a", 0 0, L_0x55d0c5df6650;  1 drivers
v0x55d0c58513e0_0 .net "b", 0 0, L_0x55d0c5df6810;  1 drivers
v0x55d0c58514a0_0 .net "ca", 0 0, L_0x55d0c5df6540;  1 drivers
v0x55d0c5850510_0 .net "cin", 0 0, L_0x55d0c5df69d0;  1 drivers
v0x55d0c58505d0_0 .net "sum", 0 0, L_0x55d0c5df6220;  1 drivers
v0x55d0c58506e0_0 .net "w1", 0 0, L_0x55d0c5df61b0;  1 drivers
v0x55d0c58507a0_0 .net "w2", 0 0, L_0x55d0c5df6290;  1 drivers
v0x55d0c584f840_0 .net "w3", 0 0, L_0x55d0c5df6300;  1 drivers
v0x55d0c584f8e0_0 .net "w4", 0 0, L_0x55d0c5df63c0;  1 drivers
v0x55d0c584fa30_0 .net "w5", 0 0, L_0x55d0c5df6430;  1 drivers
S_0x55d0c57e92e0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c4d7f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c594d0b0_0 .net "a", 7 0, L_0x55d0c5dfcc70;  1 drivers
v0x55d0c594d1b0_0 .net "b", 7 0, L_0x55d0c5dfcd60;  1 drivers
v0x55d0c594d290_0 .net "ca", 7 0, L_0x55d0c5dfcae0;  1 drivers
v0x55d0c594d350_0 .net "cin", 7 0, L_0x55d0c5dfce50;  1 drivers
v0x55d0c594d430_0 .net "sum", 7 0, L_0x55d0c5dfc9a0;  1 drivers
L_0x55d0c5df9d00 .part L_0x55d0c5dfcc70, 0, 4;
L_0x55d0c5df9da0 .part L_0x55d0c5dfcd60, 0, 4;
L_0x55d0c5df9e40 .part L_0x55d0c5dfce50, 0, 4;
L_0x55d0c5dfc690 .part L_0x55d0c5dfcc70, 4, 4;
L_0x55d0c5dfc780 .part L_0x55d0c5dfcd60, 4, 4;
L_0x55d0c5dfc870 .part L_0x55d0c5dfce50, 4, 4;
L_0x55d0c5dfc9a0 .concat8 [ 4 4 0 0], L_0x55d0c5df9af0, L_0x55d0c5dfc480;
L_0x55d0c5dfcae0 .concat8 [ 4 4 0 0], L_0x55d0c5df9b90, L_0x55d0c5dfc520;
S_0x55d0c57c6f60 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c57e92e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59496f0_0 .net "a", 3 0, L_0x55d0c5df9d00;  1 drivers
v0x55d0c59497f0_0 .net "b", 3 0, L_0x55d0c5df9da0;  1 drivers
v0x55d0c59498d0_0 .net "ca", 3 0, L_0x55d0c5df9b90;  1 drivers
v0x55d0c5949990_0 .net "cin", 3 0, L_0x55d0c5df9e40;  1 drivers
v0x55d0c5949a70_0 .net "sum", 3 0, L_0x55d0c5df9af0;  1 drivers
L_0x55d0c5df7ab0 .part L_0x55d0c5df9d00, 0, 1;
L_0x55d0c5df7be0 .part L_0x55d0c5df9da0, 0, 1;
L_0x55d0c5df7d10 .part L_0x55d0c5df9e40, 0, 1;
L_0x55d0c5df8320 .part L_0x55d0c5df9d00, 1, 1;
L_0x55d0c5df8450 .part L_0x55d0c5df9da0, 1, 1;
L_0x55d0c5df8580 .part L_0x55d0c5df9e40, 1, 1;
L_0x55d0c5df8cc0 .part L_0x55d0c5df9d00, 2, 1;
L_0x55d0c5df8df0 .part L_0x55d0c5df9da0, 2, 1;
L_0x55d0c5df8f70 .part L_0x55d0c5df9e40, 2, 1;
L_0x55d0c5df9540 .part L_0x55d0c5df9d00, 3, 1;
L_0x55d0c5df9700 .part L_0x55d0c5df9da0, 3, 1;
L_0x55d0c5df98c0 .part L_0x55d0c5df9e40, 3, 1;
L_0x55d0c5df9af0 .concat8 [ 1 1 1 1], L_0x55d0c5df7590, L_0x55d0c5df7eb0, L_0x55d0c5df8760, L_0x55d0c5df9110;
L_0x55d0c5df9b90 .concat8 [ 1 1 1 1], L_0x55d0c5df79a0, L_0x55d0c5df8210, L_0x55d0c5df8bb0, L_0x55d0c5df9430;
S_0x55d0c57c61f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c57c6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df6b90 .functor XOR 1, L_0x55d0c5df7ab0, L_0x55d0c5df7be0, C4<0>, C4<0>;
L_0x55d0c5df7590 .functor XOR 1, L_0x55d0c5df6b90, L_0x55d0c5df7d10, C4<0>, C4<0>;
L_0x55d0c5df7650 .functor AND 1, L_0x55d0c5df7ab0, L_0x55d0c5df7be0, C4<1>, C4<1>;
L_0x55d0c5df7760 .functor AND 1, L_0x55d0c5df7ab0, L_0x55d0c5df7d10, C4<1>, C4<1>;
L_0x55d0c5df7820 .functor AND 1, L_0x55d0c5df7be0, L_0x55d0c5df7d10, C4<1>, C4<1>;
L_0x55d0c5df7890 .functor OR 1, L_0x55d0c5df7650, L_0x55d0c5df7760, C4<0>, C4<0>;
L_0x55d0c5df79a0 .functor OR 1, L_0x55d0c5df7820, L_0x55d0c5df7890, C4<0>, C4<0>;
v0x55d0c57c6490_0 .net "a", 0 0, L_0x55d0c5df7ab0;  1 drivers
v0x55d0c57c71e0_0 .net "b", 0 0, L_0x55d0c5df7be0;  1 drivers
v0x55d0c57e94d0_0 .net "ca", 0 0, L_0x55d0c5df79a0;  1 drivers
v0x55d0c57c5520_0 .net "cin", 0 0, L_0x55d0c5df7d10;  1 drivers
v0x55d0c57c55e0_0 .net "sum", 0 0, L_0x55d0c5df7590;  1 drivers
v0x55d0c57c56f0_0 .net "w1", 0 0, L_0x55d0c5df6b90;  1 drivers
v0x55d0c57c57b0_0 .net "w2", 0 0, L_0x55d0c5df7650;  1 drivers
v0x55d0c57a3800_0 .net "w3", 0 0, L_0x55d0c5df7760;  1 drivers
v0x55d0c57a38c0_0 .net "w4", 0 0, L_0x55d0c5df7820;  1 drivers
v0x55d0c57a3a10_0 .net "w5", 0 0, L_0x55d0c5df7890;  1 drivers
S_0x55d0c57819b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c57c6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df7e40 .functor XOR 1, L_0x55d0c5df8320, L_0x55d0c5df8450, C4<0>, C4<0>;
L_0x55d0c5df7eb0 .functor XOR 1, L_0x55d0c5df7e40, L_0x55d0c5df8580, C4<0>, C4<0>;
L_0x55d0c5df7f20 .functor AND 1, L_0x55d0c5df8320, L_0x55d0c5df8450, C4<1>, C4<1>;
L_0x55d0c5df7f90 .functor AND 1, L_0x55d0c5df8320, L_0x55d0c5df8580, C4<1>, C4<1>;
L_0x55d0c5df8050 .functor AND 1, L_0x55d0c5df8450, L_0x55d0c5df8580, C4<1>, C4<1>;
L_0x55d0c5df80c0 .functor OR 1, L_0x55d0c5df7f20, L_0x55d0c5df7f90, C4<0>, C4<0>;
L_0x55d0c5df8210 .functor OR 1, L_0x55d0c5df8050, L_0x55d0c5df80c0, C4<0>, C4<0>;
v0x55d0c5781b50_0 .net "a", 0 0, L_0x55d0c5df8320;  1 drivers
v0x55d0c5781c10_0 .net "b", 0 0, L_0x55d0c5df8450;  1 drivers
v0x55d0c5780ce0_0 .net "ca", 0 0, L_0x55d0c5df8210;  1 drivers
v0x55d0c5780db0_0 .net "cin", 0 0, L_0x55d0c5df8580;  1 drivers
v0x55d0c5780e50_0 .net "sum", 0 0, L_0x55d0c5df7eb0;  1 drivers
v0x55d0c5780f60_0 .net "w1", 0 0, L_0x55d0c5df7e40;  1 drivers
v0x55d0c575efc0_0 .net "w2", 0 0, L_0x55d0c5df7f20;  1 drivers
v0x55d0c575f080_0 .net "w3", 0 0, L_0x55d0c5df7f90;  1 drivers
v0x55d0c575f140_0 .net "w4", 0 0, L_0x55d0c5df8050;  1 drivers
v0x55d0c573c7e0_0 .net "w5", 0 0, L_0x55d0c5df80c0;  1 drivers
S_0x55d0c573c940 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c57c6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df86f0 .functor XOR 1, L_0x55d0c5df8cc0, L_0x55d0c5df8df0, C4<0>, C4<0>;
L_0x55d0c5df8760 .functor XOR 1, L_0x55d0c5df86f0, L_0x55d0c5df8f70, C4<0>, C4<0>;
L_0x55d0c5df8820 .functor AND 1, L_0x55d0c5df8cc0, L_0x55d0c5df8df0, C4<1>, C4<1>;
L_0x55d0c5df8930 .functor AND 1, L_0x55d0c5df8cc0, L_0x55d0c5df8f70, C4<1>, C4<1>;
L_0x55d0c5df89f0 .functor AND 1, L_0x55d0c5df8df0, L_0x55d0c5df8f70, C4<1>, C4<1>;
L_0x55d0c5df8a60 .functor OR 1, L_0x55d0c5df8820, L_0x55d0c5df8930, C4<0>, C4<0>;
L_0x55d0c5df8bb0 .functor OR 1, L_0x55d0c5df89f0, L_0x55d0c5df8a60, C4<0>, C4<0>;
v0x55d0c573baf0_0 .net "a", 0 0, L_0x55d0c5df8cc0;  1 drivers
v0x55d0c573bbb0_0 .net "b", 0 0, L_0x55d0c5df8df0;  1 drivers
v0x55d0c573bc70_0 .net "ca", 0 0, L_0x55d0c5df8bb0;  1 drivers
v0x55d0c573bd10_0 .net "cin", 0 0, L_0x55d0c5df8f70;  1 drivers
v0x55d0c573ada0_0 .net "sum", 0 0, L_0x55d0c5df8760;  1 drivers
v0x55d0c573aeb0_0 .net "w1", 0 0, L_0x55d0c5df86f0;  1 drivers
v0x55d0c573af70_0 .net "w2", 0 0, L_0x55d0c5df8820;  1 drivers
v0x55d0c573b030_0 .net "w3", 0 0, L_0x55d0c5df8930;  1 drivers
v0x55d0c5709070_0 .net "w4", 0 0, L_0x55d0c5df89f0;  1 drivers
v0x55d0c57091a0_0 .net "w5", 0 0, L_0x55d0c5df8a60;  1 drivers
S_0x55d0c56e7220 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c57c6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df90a0 .functor XOR 1, L_0x55d0c5df9540, L_0x55d0c5df9700, C4<0>, C4<0>;
L_0x55d0c5df9110 .functor XOR 1, L_0x55d0c5df90a0, L_0x55d0c5df98c0, C4<0>, C4<0>;
L_0x55d0c5df9180 .functor AND 1, L_0x55d0c5df9540, L_0x55d0c5df9700, C4<1>, C4<1>;
L_0x55d0c5df91f0 .functor AND 1, L_0x55d0c5df9540, L_0x55d0c5df98c0, C4<1>, C4<1>;
L_0x55d0c5df92b0 .functor AND 1, L_0x55d0c5df9700, L_0x55d0c5df98c0, C4<1>, C4<1>;
L_0x55d0c5df9320 .functor OR 1, L_0x55d0c5df9180, L_0x55d0c5df91f0, C4<0>, C4<0>;
L_0x55d0c5df9430 .functor OR 1, L_0x55d0c5df92b0, L_0x55d0c5df9320, C4<0>, C4<0>;
v0x55d0c56e7420_0 .net "a", 0 0, L_0x55d0c5df9540;  1 drivers
v0x55d0c5709300_0 .net "b", 0 0, L_0x55d0c5df9700;  1 drivers
v0x55d0c56e6550_0 .net "ca", 0 0, L_0x55d0c5df9430;  1 drivers
v0x55d0c56e6620_0 .net "cin", 0 0, L_0x55d0c5df98c0;  1 drivers
v0x55d0c56e66e0_0 .net "sum", 0 0, L_0x55d0c5df9110;  1 drivers
v0x55d0c56e67f0_0 .net "w1", 0 0, L_0x55d0c5df90a0;  1 drivers
v0x55d0c56c4830_0 .net "w2", 0 0, L_0x55d0c5df9180;  1 drivers
v0x55d0c56c48d0_0 .net "w3", 0 0, L_0x55d0c5df91f0;  1 drivers
v0x55d0c56c4990_0 .net "w4", 0 0, L_0x55d0c5df92b0;  1 drivers
v0x55d0c56a1e30_0 .net "w5", 0 0, L_0x55d0c5df9320;  1 drivers
S_0x55d0c5949bf0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c57e92e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c594cbb0_0 .net "a", 3 0, L_0x55d0c5dfc690;  1 drivers
v0x55d0c594ccb0_0 .net "b", 3 0, L_0x55d0c5dfc780;  1 drivers
v0x55d0c594cd90_0 .net "ca", 3 0, L_0x55d0c5dfc520;  1 drivers
v0x55d0c594ce50_0 .net "cin", 3 0, L_0x55d0c5dfc870;  1 drivers
v0x55d0c594cf30_0 .net "sum", 3 0, L_0x55d0c5dfc480;  1 drivers
L_0x55d0c5dfa440 .part L_0x55d0c5dfc690, 0, 1;
L_0x55d0c5dfa570 .part L_0x55d0c5dfc780, 0, 1;
L_0x55d0c5dfa6a0 .part L_0x55d0c5dfc870, 0, 1;
L_0x55d0c5dfacb0 .part L_0x55d0c5dfc690, 1, 1;
L_0x55d0c5dfade0 .part L_0x55d0c5dfc780, 1, 1;
L_0x55d0c5dfaf10 .part L_0x55d0c5dfc870, 1, 1;
L_0x55d0c5dfb650 .part L_0x55d0c5dfc690, 2, 1;
L_0x55d0c5dfb780 .part L_0x55d0c5dfc780, 2, 1;
L_0x55d0c5dfb900 .part L_0x55d0c5dfc870, 2, 1;
L_0x55d0c5dfbed0 .part L_0x55d0c5dfc690, 3, 1;
L_0x55d0c5dfc090 .part L_0x55d0c5dfc780, 3, 1;
L_0x55d0c5dfc250 .part L_0x55d0c5dfc870, 3, 1;
L_0x55d0c5dfc480 .concat8 [ 1 1 1 1], L_0x55d0c5df9ee0, L_0x55d0c5dfa840, L_0x55d0c5dfb0f0, L_0x55d0c5dfbaa0;
L_0x55d0c5dfc520 .concat8 [ 1 1 1 1], L_0x55d0c5dfa330, L_0x55d0c5dfaba0, L_0x55d0c5dfb540, L_0x55d0c5dfbdc0;
S_0x55d0c5949e60 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5949bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5df9a80 .functor XOR 1, L_0x55d0c5dfa440, L_0x55d0c5dfa570, C4<0>, C4<0>;
L_0x55d0c5df9ee0 .functor XOR 1, L_0x55d0c5df9a80, L_0x55d0c5dfa6a0, C4<0>, C4<0>;
L_0x55d0c5df9fa0 .functor AND 1, L_0x55d0c5dfa440, L_0x55d0c5dfa570, C4<1>, C4<1>;
L_0x55d0c5dfa0b0 .functor AND 1, L_0x55d0c5dfa440, L_0x55d0c5dfa6a0, C4<1>, C4<1>;
L_0x55d0c5dfa170 .functor AND 1, L_0x55d0c5dfa570, L_0x55d0c5dfa6a0, C4<1>, C4<1>;
L_0x55d0c5dfa1e0 .functor OR 1, L_0x55d0c5df9fa0, L_0x55d0c5dfa0b0, C4<0>, C4<0>;
L_0x55d0c5dfa330 .functor OR 1, L_0x55d0c5dfa170, L_0x55d0c5dfa1e0, C4<0>, C4<0>;
v0x55d0c594a0e0_0 .net "a", 0 0, L_0x55d0c5dfa440;  1 drivers
v0x55d0c594a1c0_0 .net "b", 0 0, L_0x55d0c5dfa570;  1 drivers
v0x55d0c594a280_0 .net "ca", 0 0, L_0x55d0c5dfa330;  1 drivers
v0x55d0c594a350_0 .net "cin", 0 0, L_0x55d0c5dfa6a0;  1 drivers
v0x55d0c594a410_0 .net "sum", 0 0, L_0x55d0c5df9ee0;  1 drivers
v0x55d0c594a520_0 .net "w1", 0 0, L_0x55d0c5df9a80;  1 drivers
v0x55d0c594a5e0_0 .net "w2", 0 0, L_0x55d0c5df9fa0;  1 drivers
v0x55d0c594a6a0_0 .net "w3", 0 0, L_0x55d0c5dfa0b0;  1 drivers
v0x55d0c594a760_0 .net "w4", 0 0, L_0x55d0c5dfa170;  1 drivers
v0x55d0c594a8b0_0 .net "w5", 0 0, L_0x55d0c5dfa1e0;  1 drivers
S_0x55d0c594aa10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5949bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dfa7d0 .functor XOR 1, L_0x55d0c5dfacb0, L_0x55d0c5dfade0, C4<0>, C4<0>;
L_0x55d0c5dfa840 .functor XOR 1, L_0x55d0c5dfa7d0, L_0x55d0c5dfaf10, C4<0>, C4<0>;
L_0x55d0c5dfa8b0 .functor AND 1, L_0x55d0c5dfacb0, L_0x55d0c5dfade0, C4<1>, C4<1>;
L_0x55d0c5dfa920 .functor AND 1, L_0x55d0c5dfacb0, L_0x55d0c5dfaf10, C4<1>, C4<1>;
L_0x55d0c5dfa9e0 .functor AND 1, L_0x55d0c5dfade0, L_0x55d0c5dfaf10, C4<1>, C4<1>;
L_0x55d0c5dfaa50 .functor OR 1, L_0x55d0c5dfa8b0, L_0x55d0c5dfa920, C4<0>, C4<0>;
L_0x55d0c5dfaba0 .functor OR 1, L_0x55d0c5dfa9e0, L_0x55d0c5dfaa50, C4<0>, C4<0>;
v0x55d0c594ac30_0 .net "a", 0 0, L_0x55d0c5dfacb0;  1 drivers
v0x55d0c594acf0_0 .net "b", 0 0, L_0x55d0c5dfade0;  1 drivers
v0x55d0c594adb0_0 .net "ca", 0 0, L_0x55d0c5dfaba0;  1 drivers
v0x55d0c594ae80_0 .net "cin", 0 0, L_0x55d0c5dfaf10;  1 drivers
v0x55d0c594af40_0 .net "sum", 0 0, L_0x55d0c5dfa840;  1 drivers
v0x55d0c594b050_0 .net "w1", 0 0, L_0x55d0c5dfa7d0;  1 drivers
v0x55d0c594b110_0 .net "w2", 0 0, L_0x55d0c5dfa8b0;  1 drivers
v0x55d0c594b1d0_0 .net "w3", 0 0, L_0x55d0c5dfa920;  1 drivers
v0x55d0c594b290_0 .net "w4", 0 0, L_0x55d0c5dfa9e0;  1 drivers
v0x55d0c594b3e0_0 .net "w5", 0 0, L_0x55d0c5dfaa50;  1 drivers
S_0x55d0c594b540 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5949bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dfb080 .functor XOR 1, L_0x55d0c5dfb650, L_0x55d0c5dfb780, C4<0>, C4<0>;
L_0x55d0c5dfb0f0 .functor XOR 1, L_0x55d0c5dfb080, L_0x55d0c5dfb900, C4<0>, C4<0>;
L_0x55d0c5dfb1b0 .functor AND 1, L_0x55d0c5dfb650, L_0x55d0c5dfb780, C4<1>, C4<1>;
L_0x55d0c5dfb2c0 .functor AND 1, L_0x55d0c5dfb650, L_0x55d0c5dfb900, C4<1>, C4<1>;
L_0x55d0c5dfb380 .functor AND 1, L_0x55d0c5dfb780, L_0x55d0c5dfb900, C4<1>, C4<1>;
L_0x55d0c5dfb3f0 .functor OR 1, L_0x55d0c5dfb1b0, L_0x55d0c5dfb2c0, C4<0>, C4<0>;
L_0x55d0c5dfb540 .functor OR 1, L_0x55d0c5dfb380, L_0x55d0c5dfb3f0, C4<0>, C4<0>;
v0x55d0c594b770_0 .net "a", 0 0, L_0x55d0c5dfb650;  1 drivers
v0x55d0c594b830_0 .net "b", 0 0, L_0x55d0c5dfb780;  1 drivers
v0x55d0c594b8f0_0 .net "ca", 0 0, L_0x55d0c5dfb540;  1 drivers
v0x55d0c594b9c0_0 .net "cin", 0 0, L_0x55d0c5dfb900;  1 drivers
v0x55d0c594ba80_0 .net "sum", 0 0, L_0x55d0c5dfb0f0;  1 drivers
v0x55d0c594bb90_0 .net "w1", 0 0, L_0x55d0c5dfb080;  1 drivers
v0x55d0c594bc50_0 .net "w2", 0 0, L_0x55d0c5dfb1b0;  1 drivers
v0x55d0c594bd10_0 .net "w3", 0 0, L_0x55d0c5dfb2c0;  1 drivers
v0x55d0c594bdd0_0 .net "w4", 0 0, L_0x55d0c5dfb380;  1 drivers
v0x55d0c594bf20_0 .net "w5", 0 0, L_0x55d0c5dfb3f0;  1 drivers
S_0x55d0c594c080 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5949bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dfba30 .functor XOR 1, L_0x55d0c5dfbed0, L_0x55d0c5dfc090, C4<0>, C4<0>;
L_0x55d0c5dfbaa0 .functor XOR 1, L_0x55d0c5dfba30, L_0x55d0c5dfc250, C4<0>, C4<0>;
L_0x55d0c5dfbb10 .functor AND 1, L_0x55d0c5dfbed0, L_0x55d0c5dfc090, C4<1>, C4<1>;
L_0x55d0c5dfbb80 .functor AND 1, L_0x55d0c5dfbed0, L_0x55d0c5dfc250, C4<1>, C4<1>;
L_0x55d0c5dfbc40 .functor AND 1, L_0x55d0c5dfc090, L_0x55d0c5dfc250, C4<1>, C4<1>;
L_0x55d0c5dfbcb0 .functor OR 1, L_0x55d0c5dfbb10, L_0x55d0c5dfbb80, C4<0>, C4<0>;
L_0x55d0c5dfbdc0 .functor OR 1, L_0x55d0c5dfbc40, L_0x55d0c5dfbcb0, C4<0>, C4<0>;
v0x55d0c594c280_0 .net "a", 0 0, L_0x55d0c5dfbed0;  1 drivers
v0x55d0c594c360_0 .net "b", 0 0, L_0x55d0c5dfc090;  1 drivers
v0x55d0c594c420_0 .net "ca", 0 0, L_0x55d0c5dfbdc0;  1 drivers
v0x55d0c594c4f0_0 .net "cin", 0 0, L_0x55d0c5dfc250;  1 drivers
v0x55d0c594c5b0_0 .net "sum", 0 0, L_0x55d0c5dfbaa0;  1 drivers
v0x55d0c594c6c0_0 .net "w1", 0 0, L_0x55d0c5dfba30;  1 drivers
v0x55d0c594c780_0 .net "w2", 0 0, L_0x55d0c5dfbb10;  1 drivers
v0x55d0c594c840_0 .net "w3", 0 0, L_0x55d0c5dfbb80;  1 drivers
v0x55d0c594c900_0 .net "w4", 0 0, L_0x55d0c5dfbc40;  1 drivers
v0x55d0c594ca50_0 .net "w5", 0 0, L_0x55d0c5dfbcb0;  1 drivers
S_0x55d0c594db50 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c4da1300;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c595c0d0_0 .net "a", 15 0, L_0x55d0c5e08930;  1 drivers
v0x55d0c595c1d0_0 .net "b", 15 0, L_0x55d0c5e08a20;  1 drivers
v0x55d0c595c2b0_0 .net "ca", 15 0, L_0x55d0c5e087a0;  1 drivers
v0x55d0c595c370_0 .net "cin", 15 0, L_0x55d0c5e08b10;  1 drivers
v0x55d0c595c450_0 .net "sum", 15 0, L_0x55d0c5e08660;  1 drivers
L_0x55d0c5e02ad0 .part L_0x55d0c5e08930, 0, 8;
L_0x55d0c5e02b70 .part L_0x55d0c5e08a20, 0, 8;
L_0x55d0c5e02c10 .part L_0x55d0c5e08b10, 0, 8;
L_0x55d0c5e08390 .part L_0x55d0c5e08930, 8, 8;
L_0x55d0c5e08480 .part L_0x55d0c5e08a20, 8, 8;
L_0x55d0c5e08570 .part L_0x55d0c5e08b10, 8, 8;
L_0x55d0c5e08660 .concat8 [ 8 8 0 0], L_0x55d0c5e02800, L_0x55d0c5e080c0;
L_0x55d0c5e087a0 .concat8 [ 8 8 0 0], L_0x55d0c5e02940, L_0x55d0c5e08200;
S_0x55d0c594ddc0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c594db50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5954a10_0 .net "a", 7 0, L_0x55d0c5e02ad0;  1 drivers
v0x55d0c5954b10_0 .net "b", 7 0, L_0x55d0c5e02b70;  1 drivers
v0x55d0c5954bf0_0 .net "ca", 7 0, L_0x55d0c5e02940;  1 drivers
v0x55d0c5954cb0_0 .net "cin", 7 0, L_0x55d0c5e02c10;  1 drivers
v0x55d0c5954d90_0 .net "sum", 7 0, L_0x55d0c5e02800;  1 drivers
L_0x55d0c5dffb60 .part L_0x55d0c5e02ad0, 0, 4;
L_0x55d0c5dffc00 .part L_0x55d0c5e02b70, 0, 4;
L_0x55d0c5dffca0 .part L_0x55d0c5e02c10, 0, 4;
L_0x55d0c5e024f0 .part L_0x55d0c5e02ad0, 4, 4;
L_0x55d0c5e025e0 .part L_0x55d0c5e02b70, 4, 4;
L_0x55d0c5e026d0 .part L_0x55d0c5e02c10, 4, 4;
L_0x55d0c5e02800 .concat8 [ 4 4 0 0], L_0x55d0c5dff950, L_0x55d0c5e022e0;
L_0x55d0c5e02940 .concat8 [ 4 4 0 0], L_0x55d0c5dff9f0, L_0x55d0c5e02380;
S_0x55d0c594e040 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c594ddc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5951050_0 .net "a", 3 0, L_0x55d0c5dffb60;  1 drivers
v0x55d0c5951150_0 .net "b", 3 0, L_0x55d0c5dffc00;  1 drivers
v0x55d0c5951230_0 .net "ca", 3 0, L_0x55d0c5dff9f0;  1 drivers
v0x55d0c59512f0_0 .net "cin", 3 0, L_0x55d0c5dffca0;  1 drivers
v0x55d0c59513d0_0 .net "sum", 3 0, L_0x55d0c5dff950;  1 drivers
L_0x55d0c5dfd910 .part L_0x55d0c5dffb60, 0, 1;
L_0x55d0c5dfda40 .part L_0x55d0c5dffc00, 0, 1;
L_0x55d0c5dfdb70 .part L_0x55d0c5dffca0, 0, 1;
L_0x55d0c5dfe180 .part L_0x55d0c5dffb60, 1, 1;
L_0x55d0c5dfe2b0 .part L_0x55d0c5dffc00, 1, 1;
L_0x55d0c5dfe3e0 .part L_0x55d0c5dffca0, 1, 1;
L_0x55d0c5dfeb20 .part L_0x55d0c5dffb60, 2, 1;
L_0x55d0c5dfec50 .part L_0x55d0c5dffc00, 2, 1;
L_0x55d0c5dfedd0 .part L_0x55d0c5dffca0, 2, 1;
L_0x55d0c5dff3a0 .part L_0x55d0c5dffb60, 3, 1;
L_0x55d0c5dff560 .part L_0x55d0c5dffc00, 3, 1;
L_0x55d0c5dff720 .part L_0x55d0c5dffca0, 3, 1;
L_0x55d0c5dff950 .concat8 [ 1 1 1 1], L_0x55d0c5dfd3f0, L_0x55d0c5dfdd10, L_0x55d0c5dfe5c0, L_0x55d0c5dfef70;
L_0x55d0c5dff9f0 .concat8 [ 1 1 1 1], L_0x55d0c5dfd800, L_0x55d0c5dfe070, L_0x55d0c5dfea10, L_0x55d0c5dff290;
S_0x55d0c594e2e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c594e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dfc410 .functor XOR 1, L_0x55d0c5dfd910, L_0x55d0c5dfda40, C4<0>, C4<0>;
L_0x55d0c5dfd3f0 .functor XOR 1, L_0x55d0c5dfc410, L_0x55d0c5dfdb70, C4<0>, C4<0>;
L_0x55d0c5dfd4b0 .functor AND 1, L_0x55d0c5dfd910, L_0x55d0c5dfda40, C4<1>, C4<1>;
L_0x55d0c5dfd5c0 .functor AND 1, L_0x55d0c5dfd910, L_0x55d0c5dfdb70, C4<1>, C4<1>;
L_0x55d0c5dfd680 .functor AND 1, L_0x55d0c5dfda40, L_0x55d0c5dfdb70, C4<1>, C4<1>;
L_0x55d0c5dfd6f0 .functor OR 1, L_0x55d0c5dfd4b0, L_0x55d0c5dfd5c0, C4<0>, C4<0>;
L_0x55d0c5dfd800 .functor OR 1, L_0x55d0c5dfd680, L_0x55d0c5dfd6f0, C4<0>, C4<0>;
v0x55d0c594e580_0 .net "a", 0 0, L_0x55d0c5dfd910;  1 drivers
v0x55d0c594e660_0 .net "b", 0 0, L_0x55d0c5dfda40;  1 drivers
v0x55d0c594e720_0 .net "ca", 0 0, L_0x55d0c5dfd800;  1 drivers
v0x55d0c594e7f0_0 .net "cin", 0 0, L_0x55d0c5dfdb70;  1 drivers
v0x55d0c594e8b0_0 .net "sum", 0 0, L_0x55d0c5dfd3f0;  1 drivers
v0x55d0c594e9c0_0 .net "w1", 0 0, L_0x55d0c5dfc410;  1 drivers
v0x55d0c594ea80_0 .net "w2", 0 0, L_0x55d0c5dfd4b0;  1 drivers
v0x55d0c594eb40_0 .net "w3", 0 0, L_0x55d0c5dfd5c0;  1 drivers
v0x55d0c594ec00_0 .net "w4", 0 0, L_0x55d0c5dfd680;  1 drivers
v0x55d0c594ed50_0 .net "w5", 0 0, L_0x55d0c5dfd6f0;  1 drivers
S_0x55d0c594eeb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c594e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dfdca0 .functor XOR 1, L_0x55d0c5dfe180, L_0x55d0c5dfe2b0, C4<0>, C4<0>;
L_0x55d0c5dfdd10 .functor XOR 1, L_0x55d0c5dfdca0, L_0x55d0c5dfe3e0, C4<0>, C4<0>;
L_0x55d0c5dfdd80 .functor AND 1, L_0x55d0c5dfe180, L_0x55d0c5dfe2b0, C4<1>, C4<1>;
L_0x55d0c5dfddf0 .functor AND 1, L_0x55d0c5dfe180, L_0x55d0c5dfe3e0, C4<1>, C4<1>;
L_0x55d0c5dfdeb0 .functor AND 1, L_0x55d0c5dfe2b0, L_0x55d0c5dfe3e0, C4<1>, C4<1>;
L_0x55d0c5dfdf20 .functor OR 1, L_0x55d0c5dfdd80, L_0x55d0c5dfddf0, C4<0>, C4<0>;
L_0x55d0c5dfe070 .functor OR 1, L_0x55d0c5dfdeb0, L_0x55d0c5dfdf20, C4<0>, C4<0>;
v0x55d0c594f0d0_0 .net "a", 0 0, L_0x55d0c5dfe180;  1 drivers
v0x55d0c594f190_0 .net "b", 0 0, L_0x55d0c5dfe2b0;  1 drivers
v0x55d0c594f250_0 .net "ca", 0 0, L_0x55d0c5dfe070;  1 drivers
v0x55d0c594f320_0 .net "cin", 0 0, L_0x55d0c5dfe3e0;  1 drivers
v0x55d0c594f3e0_0 .net "sum", 0 0, L_0x55d0c5dfdd10;  1 drivers
v0x55d0c594f4f0_0 .net "w1", 0 0, L_0x55d0c5dfdca0;  1 drivers
v0x55d0c594f5b0_0 .net "w2", 0 0, L_0x55d0c5dfdd80;  1 drivers
v0x55d0c594f670_0 .net "w3", 0 0, L_0x55d0c5dfddf0;  1 drivers
v0x55d0c594f730_0 .net "w4", 0 0, L_0x55d0c5dfdeb0;  1 drivers
v0x55d0c594f880_0 .net "w5", 0 0, L_0x55d0c5dfdf20;  1 drivers
S_0x55d0c594f9e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c594e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dfe550 .functor XOR 1, L_0x55d0c5dfeb20, L_0x55d0c5dfec50, C4<0>, C4<0>;
L_0x55d0c5dfe5c0 .functor XOR 1, L_0x55d0c5dfe550, L_0x55d0c5dfedd0, C4<0>, C4<0>;
L_0x55d0c5dfe680 .functor AND 1, L_0x55d0c5dfeb20, L_0x55d0c5dfec50, C4<1>, C4<1>;
L_0x55d0c5dfe790 .functor AND 1, L_0x55d0c5dfeb20, L_0x55d0c5dfedd0, C4<1>, C4<1>;
L_0x55d0c5dfe850 .functor AND 1, L_0x55d0c5dfec50, L_0x55d0c5dfedd0, C4<1>, C4<1>;
L_0x55d0c5dfe8c0 .functor OR 1, L_0x55d0c5dfe680, L_0x55d0c5dfe790, C4<0>, C4<0>;
L_0x55d0c5dfea10 .functor OR 1, L_0x55d0c5dfe850, L_0x55d0c5dfe8c0, C4<0>, C4<0>;
v0x55d0c594fc10_0 .net "a", 0 0, L_0x55d0c5dfeb20;  1 drivers
v0x55d0c594fcd0_0 .net "b", 0 0, L_0x55d0c5dfec50;  1 drivers
v0x55d0c594fd90_0 .net "ca", 0 0, L_0x55d0c5dfea10;  1 drivers
v0x55d0c594fe60_0 .net "cin", 0 0, L_0x55d0c5dfedd0;  1 drivers
v0x55d0c594ff20_0 .net "sum", 0 0, L_0x55d0c5dfe5c0;  1 drivers
v0x55d0c5950030_0 .net "w1", 0 0, L_0x55d0c5dfe550;  1 drivers
v0x55d0c59500f0_0 .net "w2", 0 0, L_0x55d0c5dfe680;  1 drivers
v0x55d0c59501b0_0 .net "w3", 0 0, L_0x55d0c5dfe790;  1 drivers
v0x55d0c5950270_0 .net "w4", 0 0, L_0x55d0c5dfe850;  1 drivers
v0x55d0c59503c0_0 .net "w5", 0 0, L_0x55d0c5dfe8c0;  1 drivers
S_0x55d0c5950520 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c594e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dfef00 .functor XOR 1, L_0x55d0c5dff3a0, L_0x55d0c5dff560, C4<0>, C4<0>;
L_0x55d0c5dfef70 .functor XOR 1, L_0x55d0c5dfef00, L_0x55d0c5dff720, C4<0>, C4<0>;
L_0x55d0c5dfefe0 .functor AND 1, L_0x55d0c5dff3a0, L_0x55d0c5dff560, C4<1>, C4<1>;
L_0x55d0c5dff050 .functor AND 1, L_0x55d0c5dff3a0, L_0x55d0c5dff720, C4<1>, C4<1>;
L_0x55d0c5dff110 .functor AND 1, L_0x55d0c5dff560, L_0x55d0c5dff720, C4<1>, C4<1>;
L_0x55d0c5dff180 .functor OR 1, L_0x55d0c5dfefe0, L_0x55d0c5dff050, C4<0>, C4<0>;
L_0x55d0c5dff290 .functor OR 1, L_0x55d0c5dff110, L_0x55d0c5dff180, C4<0>, C4<0>;
v0x55d0c5950720_0 .net "a", 0 0, L_0x55d0c5dff3a0;  1 drivers
v0x55d0c5950800_0 .net "b", 0 0, L_0x55d0c5dff560;  1 drivers
v0x55d0c59508c0_0 .net "ca", 0 0, L_0x55d0c5dff290;  1 drivers
v0x55d0c5950990_0 .net "cin", 0 0, L_0x55d0c5dff720;  1 drivers
v0x55d0c5950a50_0 .net "sum", 0 0, L_0x55d0c5dfef70;  1 drivers
v0x55d0c5950b60_0 .net "w1", 0 0, L_0x55d0c5dfef00;  1 drivers
v0x55d0c5950c20_0 .net "w2", 0 0, L_0x55d0c5dfefe0;  1 drivers
v0x55d0c5950ce0_0 .net "w3", 0 0, L_0x55d0c5dff050;  1 drivers
v0x55d0c5950da0_0 .net "w4", 0 0, L_0x55d0c5dff110;  1 drivers
v0x55d0c5950ef0_0 .net "w5", 0 0, L_0x55d0c5dff180;  1 drivers
S_0x55d0c5951550 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c594ddc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5954510_0 .net "a", 3 0, L_0x55d0c5e024f0;  1 drivers
v0x55d0c5954610_0 .net "b", 3 0, L_0x55d0c5e025e0;  1 drivers
v0x55d0c59546f0_0 .net "ca", 3 0, L_0x55d0c5e02380;  1 drivers
v0x55d0c59547b0_0 .net "cin", 3 0, L_0x55d0c5e026d0;  1 drivers
v0x55d0c5954890_0 .net "sum", 3 0, L_0x55d0c5e022e0;  1 drivers
L_0x55d0c5e002a0 .part L_0x55d0c5e024f0, 0, 1;
L_0x55d0c5e003d0 .part L_0x55d0c5e025e0, 0, 1;
L_0x55d0c5e00500 .part L_0x55d0c5e026d0, 0, 1;
L_0x55d0c5e00b10 .part L_0x55d0c5e024f0, 1, 1;
L_0x55d0c5e00c40 .part L_0x55d0c5e025e0, 1, 1;
L_0x55d0c5e00d70 .part L_0x55d0c5e026d0, 1, 1;
L_0x55d0c5e014b0 .part L_0x55d0c5e024f0, 2, 1;
L_0x55d0c5e015e0 .part L_0x55d0c5e025e0, 2, 1;
L_0x55d0c5e01760 .part L_0x55d0c5e026d0, 2, 1;
L_0x55d0c5e01d30 .part L_0x55d0c5e024f0, 3, 1;
L_0x55d0c5e01ef0 .part L_0x55d0c5e025e0, 3, 1;
L_0x55d0c5e020b0 .part L_0x55d0c5e026d0, 3, 1;
L_0x55d0c5e022e0 .concat8 [ 1 1 1 1], L_0x55d0c5dffd40, L_0x55d0c5e006a0, L_0x55d0c5e00f50, L_0x55d0c5e01900;
L_0x55d0c5e02380 .concat8 [ 1 1 1 1], L_0x55d0c5e00190, L_0x55d0c5e00a00, L_0x55d0c5e013a0, L_0x55d0c5e01c20;
S_0x55d0c59517c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5951550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5dff8e0 .functor XOR 1, L_0x55d0c5e002a0, L_0x55d0c5e003d0, C4<0>, C4<0>;
L_0x55d0c5dffd40 .functor XOR 1, L_0x55d0c5dff8e0, L_0x55d0c5e00500, C4<0>, C4<0>;
L_0x55d0c5dffe00 .functor AND 1, L_0x55d0c5e002a0, L_0x55d0c5e003d0, C4<1>, C4<1>;
L_0x55d0c5dfff10 .functor AND 1, L_0x55d0c5e002a0, L_0x55d0c5e00500, C4<1>, C4<1>;
L_0x55d0c5dfffd0 .functor AND 1, L_0x55d0c5e003d0, L_0x55d0c5e00500, C4<1>, C4<1>;
L_0x55d0c5e00040 .functor OR 1, L_0x55d0c5dffe00, L_0x55d0c5dfff10, C4<0>, C4<0>;
L_0x55d0c5e00190 .functor OR 1, L_0x55d0c5dfffd0, L_0x55d0c5e00040, C4<0>, C4<0>;
v0x55d0c5951a40_0 .net "a", 0 0, L_0x55d0c5e002a0;  1 drivers
v0x55d0c5951b20_0 .net "b", 0 0, L_0x55d0c5e003d0;  1 drivers
v0x55d0c5951be0_0 .net "ca", 0 0, L_0x55d0c5e00190;  1 drivers
v0x55d0c5951cb0_0 .net "cin", 0 0, L_0x55d0c5e00500;  1 drivers
v0x55d0c5951d70_0 .net "sum", 0 0, L_0x55d0c5dffd40;  1 drivers
v0x55d0c5951e80_0 .net "w1", 0 0, L_0x55d0c5dff8e0;  1 drivers
v0x55d0c5951f40_0 .net "w2", 0 0, L_0x55d0c5dffe00;  1 drivers
v0x55d0c5952000_0 .net "w3", 0 0, L_0x55d0c5dfff10;  1 drivers
v0x55d0c59520c0_0 .net "w4", 0 0, L_0x55d0c5dfffd0;  1 drivers
v0x55d0c5952210_0 .net "w5", 0 0, L_0x55d0c5e00040;  1 drivers
S_0x55d0c5952370 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5951550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e00630 .functor XOR 1, L_0x55d0c5e00b10, L_0x55d0c5e00c40, C4<0>, C4<0>;
L_0x55d0c5e006a0 .functor XOR 1, L_0x55d0c5e00630, L_0x55d0c5e00d70, C4<0>, C4<0>;
L_0x55d0c5e00710 .functor AND 1, L_0x55d0c5e00b10, L_0x55d0c5e00c40, C4<1>, C4<1>;
L_0x55d0c5e00780 .functor AND 1, L_0x55d0c5e00b10, L_0x55d0c5e00d70, C4<1>, C4<1>;
L_0x55d0c5e00840 .functor AND 1, L_0x55d0c5e00c40, L_0x55d0c5e00d70, C4<1>, C4<1>;
L_0x55d0c5e008b0 .functor OR 1, L_0x55d0c5e00710, L_0x55d0c5e00780, C4<0>, C4<0>;
L_0x55d0c5e00a00 .functor OR 1, L_0x55d0c5e00840, L_0x55d0c5e008b0, C4<0>, C4<0>;
v0x55d0c5952590_0 .net "a", 0 0, L_0x55d0c5e00b10;  1 drivers
v0x55d0c5952650_0 .net "b", 0 0, L_0x55d0c5e00c40;  1 drivers
v0x55d0c5952710_0 .net "ca", 0 0, L_0x55d0c5e00a00;  1 drivers
v0x55d0c59527e0_0 .net "cin", 0 0, L_0x55d0c5e00d70;  1 drivers
v0x55d0c59528a0_0 .net "sum", 0 0, L_0x55d0c5e006a0;  1 drivers
v0x55d0c59529b0_0 .net "w1", 0 0, L_0x55d0c5e00630;  1 drivers
v0x55d0c5952a70_0 .net "w2", 0 0, L_0x55d0c5e00710;  1 drivers
v0x55d0c5952b30_0 .net "w3", 0 0, L_0x55d0c5e00780;  1 drivers
v0x55d0c5952bf0_0 .net "w4", 0 0, L_0x55d0c5e00840;  1 drivers
v0x55d0c5952d40_0 .net "w5", 0 0, L_0x55d0c5e008b0;  1 drivers
S_0x55d0c5952ea0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5951550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e00ee0 .functor XOR 1, L_0x55d0c5e014b0, L_0x55d0c5e015e0, C4<0>, C4<0>;
L_0x55d0c5e00f50 .functor XOR 1, L_0x55d0c5e00ee0, L_0x55d0c5e01760, C4<0>, C4<0>;
L_0x55d0c5e01010 .functor AND 1, L_0x55d0c5e014b0, L_0x55d0c5e015e0, C4<1>, C4<1>;
L_0x55d0c5e01120 .functor AND 1, L_0x55d0c5e014b0, L_0x55d0c5e01760, C4<1>, C4<1>;
L_0x55d0c5e011e0 .functor AND 1, L_0x55d0c5e015e0, L_0x55d0c5e01760, C4<1>, C4<1>;
L_0x55d0c5e01250 .functor OR 1, L_0x55d0c5e01010, L_0x55d0c5e01120, C4<0>, C4<0>;
L_0x55d0c5e013a0 .functor OR 1, L_0x55d0c5e011e0, L_0x55d0c5e01250, C4<0>, C4<0>;
v0x55d0c59530d0_0 .net "a", 0 0, L_0x55d0c5e014b0;  1 drivers
v0x55d0c5953190_0 .net "b", 0 0, L_0x55d0c5e015e0;  1 drivers
v0x55d0c5953250_0 .net "ca", 0 0, L_0x55d0c5e013a0;  1 drivers
v0x55d0c5953320_0 .net "cin", 0 0, L_0x55d0c5e01760;  1 drivers
v0x55d0c59533e0_0 .net "sum", 0 0, L_0x55d0c5e00f50;  1 drivers
v0x55d0c59534f0_0 .net "w1", 0 0, L_0x55d0c5e00ee0;  1 drivers
v0x55d0c59535b0_0 .net "w2", 0 0, L_0x55d0c5e01010;  1 drivers
v0x55d0c5953670_0 .net "w3", 0 0, L_0x55d0c5e01120;  1 drivers
v0x55d0c5953730_0 .net "w4", 0 0, L_0x55d0c5e011e0;  1 drivers
v0x55d0c5953880_0 .net "w5", 0 0, L_0x55d0c5e01250;  1 drivers
S_0x55d0c59539e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5951550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e01890 .functor XOR 1, L_0x55d0c5e01d30, L_0x55d0c5e01ef0, C4<0>, C4<0>;
L_0x55d0c5e01900 .functor XOR 1, L_0x55d0c5e01890, L_0x55d0c5e020b0, C4<0>, C4<0>;
L_0x55d0c5e01970 .functor AND 1, L_0x55d0c5e01d30, L_0x55d0c5e01ef0, C4<1>, C4<1>;
L_0x55d0c5e019e0 .functor AND 1, L_0x55d0c5e01d30, L_0x55d0c5e020b0, C4<1>, C4<1>;
L_0x55d0c5e01aa0 .functor AND 1, L_0x55d0c5e01ef0, L_0x55d0c5e020b0, C4<1>, C4<1>;
L_0x55d0c5e01b10 .functor OR 1, L_0x55d0c5e01970, L_0x55d0c5e019e0, C4<0>, C4<0>;
L_0x55d0c5e01c20 .functor OR 1, L_0x55d0c5e01aa0, L_0x55d0c5e01b10, C4<0>, C4<0>;
v0x55d0c5953be0_0 .net "a", 0 0, L_0x55d0c5e01d30;  1 drivers
v0x55d0c5953cc0_0 .net "b", 0 0, L_0x55d0c5e01ef0;  1 drivers
v0x55d0c5953d80_0 .net "ca", 0 0, L_0x55d0c5e01c20;  1 drivers
v0x55d0c5953e50_0 .net "cin", 0 0, L_0x55d0c5e020b0;  1 drivers
v0x55d0c5953f10_0 .net "sum", 0 0, L_0x55d0c5e01900;  1 drivers
v0x55d0c5954020_0 .net "w1", 0 0, L_0x55d0c5e01890;  1 drivers
v0x55d0c59540e0_0 .net "w2", 0 0, L_0x55d0c5e01970;  1 drivers
v0x55d0c59541a0_0 .net "w3", 0 0, L_0x55d0c5e019e0;  1 drivers
v0x55d0c5954260_0 .net "w4", 0 0, L_0x55d0c5e01aa0;  1 drivers
v0x55d0c59543b0_0 .net "w5", 0 0, L_0x55d0c5e01b10;  1 drivers
S_0x55d0c5954f60 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c594db50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c595bb80_0 .net "a", 7 0, L_0x55d0c5e08390;  1 drivers
v0x55d0c595bc80_0 .net "b", 7 0, L_0x55d0c5e08480;  1 drivers
v0x55d0c595bd60_0 .net "ca", 7 0, L_0x55d0c5e08200;  1 drivers
v0x55d0c595be20_0 .net "cin", 7 0, L_0x55d0c5e08570;  1 drivers
v0x55d0c595bf00_0 .net "sum", 7 0, L_0x55d0c5e080c0;  1 drivers
L_0x55d0c5e05420 .part L_0x55d0c5e08390, 0, 4;
L_0x55d0c5e054c0 .part L_0x55d0c5e08480, 0, 4;
L_0x55d0c5e05560 .part L_0x55d0c5e08570, 0, 4;
L_0x55d0c5e07db0 .part L_0x55d0c5e08390, 4, 4;
L_0x55d0c5e07ea0 .part L_0x55d0c5e08480, 4, 4;
L_0x55d0c5e07f90 .part L_0x55d0c5e08570, 4, 4;
L_0x55d0c5e080c0 .concat8 [ 4 4 0 0], L_0x55d0c5e05210, L_0x55d0c5e07ba0;
L_0x55d0c5e08200 .concat8 [ 4 4 0 0], L_0x55d0c5e052b0, L_0x55d0c5e07c40;
S_0x55d0c59551d0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5954f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59581c0_0 .net "a", 3 0, L_0x55d0c5e05420;  1 drivers
v0x55d0c59582c0_0 .net "b", 3 0, L_0x55d0c5e054c0;  1 drivers
v0x55d0c59583a0_0 .net "ca", 3 0, L_0x55d0c5e052b0;  1 drivers
v0x55d0c5958460_0 .net "cin", 3 0, L_0x55d0c5e05560;  1 drivers
v0x55d0c5958540_0 .net "sum", 3 0, L_0x55d0c5e05210;  1 drivers
L_0x55d0c5e031d0 .part L_0x55d0c5e05420, 0, 1;
L_0x55d0c5e03300 .part L_0x55d0c5e054c0, 0, 1;
L_0x55d0c5e03430 .part L_0x55d0c5e05560, 0, 1;
L_0x55d0c5e03a40 .part L_0x55d0c5e05420, 1, 1;
L_0x55d0c5e03b70 .part L_0x55d0c5e054c0, 1, 1;
L_0x55d0c5e03ca0 .part L_0x55d0c5e05560, 1, 1;
L_0x55d0c5e043e0 .part L_0x55d0c5e05420, 2, 1;
L_0x55d0c5e04510 .part L_0x55d0c5e054c0, 2, 1;
L_0x55d0c5e04690 .part L_0x55d0c5e05560, 2, 1;
L_0x55d0c5e04c60 .part L_0x55d0c5e05420, 3, 1;
L_0x55d0c5e04e20 .part L_0x55d0c5e054c0, 3, 1;
L_0x55d0c5e04fe0 .part L_0x55d0c5e05560, 3, 1;
L_0x55d0c5e05210 .concat8 [ 1 1 1 1], L_0x55d0c5e02cb0, L_0x55d0c5e035d0, L_0x55d0c5e03e80, L_0x55d0c5e04830;
L_0x55d0c5e052b0 .concat8 [ 1 1 1 1], L_0x55d0c5e030c0, L_0x55d0c5e03930, L_0x55d0c5e042d0, L_0x55d0c5e04b50;
S_0x55d0c5955450 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59551d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e02270 .functor XOR 1, L_0x55d0c5e031d0, L_0x55d0c5e03300, C4<0>, C4<0>;
L_0x55d0c5e02cb0 .functor XOR 1, L_0x55d0c5e02270, L_0x55d0c5e03430, C4<0>, C4<0>;
L_0x55d0c5e02d70 .functor AND 1, L_0x55d0c5e031d0, L_0x55d0c5e03300, C4<1>, C4<1>;
L_0x55d0c5e02e80 .functor AND 1, L_0x55d0c5e031d0, L_0x55d0c5e03430, C4<1>, C4<1>;
L_0x55d0c5e02f40 .functor AND 1, L_0x55d0c5e03300, L_0x55d0c5e03430, C4<1>, C4<1>;
L_0x55d0c5e02fb0 .functor OR 1, L_0x55d0c5e02d70, L_0x55d0c5e02e80, C4<0>, C4<0>;
L_0x55d0c5e030c0 .functor OR 1, L_0x55d0c5e02f40, L_0x55d0c5e02fb0, C4<0>, C4<0>;
v0x55d0c59556f0_0 .net "a", 0 0, L_0x55d0c5e031d0;  1 drivers
v0x55d0c59557d0_0 .net "b", 0 0, L_0x55d0c5e03300;  1 drivers
v0x55d0c5955890_0 .net "ca", 0 0, L_0x55d0c5e030c0;  1 drivers
v0x55d0c5955960_0 .net "cin", 0 0, L_0x55d0c5e03430;  1 drivers
v0x55d0c5955a20_0 .net "sum", 0 0, L_0x55d0c5e02cb0;  1 drivers
v0x55d0c5955b30_0 .net "w1", 0 0, L_0x55d0c5e02270;  1 drivers
v0x55d0c5955bf0_0 .net "w2", 0 0, L_0x55d0c5e02d70;  1 drivers
v0x55d0c5955cb0_0 .net "w3", 0 0, L_0x55d0c5e02e80;  1 drivers
v0x55d0c5955d70_0 .net "w4", 0 0, L_0x55d0c5e02f40;  1 drivers
v0x55d0c5955ec0_0 .net "w5", 0 0, L_0x55d0c5e02fb0;  1 drivers
S_0x55d0c5956020 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59551d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e03560 .functor XOR 1, L_0x55d0c5e03a40, L_0x55d0c5e03b70, C4<0>, C4<0>;
L_0x55d0c5e035d0 .functor XOR 1, L_0x55d0c5e03560, L_0x55d0c5e03ca0, C4<0>, C4<0>;
L_0x55d0c5e03640 .functor AND 1, L_0x55d0c5e03a40, L_0x55d0c5e03b70, C4<1>, C4<1>;
L_0x55d0c5e036b0 .functor AND 1, L_0x55d0c5e03a40, L_0x55d0c5e03ca0, C4<1>, C4<1>;
L_0x55d0c5e03770 .functor AND 1, L_0x55d0c5e03b70, L_0x55d0c5e03ca0, C4<1>, C4<1>;
L_0x55d0c5e037e0 .functor OR 1, L_0x55d0c5e03640, L_0x55d0c5e036b0, C4<0>, C4<0>;
L_0x55d0c5e03930 .functor OR 1, L_0x55d0c5e03770, L_0x55d0c5e037e0, C4<0>, C4<0>;
v0x55d0c5956240_0 .net "a", 0 0, L_0x55d0c5e03a40;  1 drivers
v0x55d0c5956300_0 .net "b", 0 0, L_0x55d0c5e03b70;  1 drivers
v0x55d0c59563c0_0 .net "ca", 0 0, L_0x55d0c5e03930;  1 drivers
v0x55d0c5956490_0 .net "cin", 0 0, L_0x55d0c5e03ca0;  1 drivers
v0x55d0c5956550_0 .net "sum", 0 0, L_0x55d0c5e035d0;  1 drivers
v0x55d0c5956660_0 .net "w1", 0 0, L_0x55d0c5e03560;  1 drivers
v0x55d0c5956720_0 .net "w2", 0 0, L_0x55d0c5e03640;  1 drivers
v0x55d0c59567e0_0 .net "w3", 0 0, L_0x55d0c5e036b0;  1 drivers
v0x55d0c59568a0_0 .net "w4", 0 0, L_0x55d0c5e03770;  1 drivers
v0x55d0c59569f0_0 .net "w5", 0 0, L_0x55d0c5e037e0;  1 drivers
S_0x55d0c5956b50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59551d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e03e10 .functor XOR 1, L_0x55d0c5e043e0, L_0x55d0c5e04510, C4<0>, C4<0>;
L_0x55d0c5e03e80 .functor XOR 1, L_0x55d0c5e03e10, L_0x55d0c5e04690, C4<0>, C4<0>;
L_0x55d0c5e03f40 .functor AND 1, L_0x55d0c5e043e0, L_0x55d0c5e04510, C4<1>, C4<1>;
L_0x55d0c5e04050 .functor AND 1, L_0x55d0c5e043e0, L_0x55d0c5e04690, C4<1>, C4<1>;
L_0x55d0c5e04110 .functor AND 1, L_0x55d0c5e04510, L_0x55d0c5e04690, C4<1>, C4<1>;
L_0x55d0c5e04180 .functor OR 1, L_0x55d0c5e03f40, L_0x55d0c5e04050, C4<0>, C4<0>;
L_0x55d0c5e042d0 .functor OR 1, L_0x55d0c5e04110, L_0x55d0c5e04180, C4<0>, C4<0>;
v0x55d0c5956d80_0 .net "a", 0 0, L_0x55d0c5e043e0;  1 drivers
v0x55d0c5956e40_0 .net "b", 0 0, L_0x55d0c5e04510;  1 drivers
v0x55d0c5956f00_0 .net "ca", 0 0, L_0x55d0c5e042d0;  1 drivers
v0x55d0c5956fd0_0 .net "cin", 0 0, L_0x55d0c5e04690;  1 drivers
v0x55d0c5957090_0 .net "sum", 0 0, L_0x55d0c5e03e80;  1 drivers
v0x55d0c59571a0_0 .net "w1", 0 0, L_0x55d0c5e03e10;  1 drivers
v0x55d0c5957260_0 .net "w2", 0 0, L_0x55d0c5e03f40;  1 drivers
v0x55d0c5957320_0 .net "w3", 0 0, L_0x55d0c5e04050;  1 drivers
v0x55d0c59573e0_0 .net "w4", 0 0, L_0x55d0c5e04110;  1 drivers
v0x55d0c5957530_0 .net "w5", 0 0, L_0x55d0c5e04180;  1 drivers
S_0x55d0c5957690 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59551d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e047c0 .functor XOR 1, L_0x55d0c5e04c60, L_0x55d0c5e04e20, C4<0>, C4<0>;
L_0x55d0c5e04830 .functor XOR 1, L_0x55d0c5e047c0, L_0x55d0c5e04fe0, C4<0>, C4<0>;
L_0x55d0c5e048a0 .functor AND 1, L_0x55d0c5e04c60, L_0x55d0c5e04e20, C4<1>, C4<1>;
L_0x55d0c5e04910 .functor AND 1, L_0x55d0c5e04c60, L_0x55d0c5e04fe0, C4<1>, C4<1>;
L_0x55d0c5e049d0 .functor AND 1, L_0x55d0c5e04e20, L_0x55d0c5e04fe0, C4<1>, C4<1>;
L_0x55d0c5e04a40 .functor OR 1, L_0x55d0c5e048a0, L_0x55d0c5e04910, C4<0>, C4<0>;
L_0x55d0c5e04b50 .functor OR 1, L_0x55d0c5e049d0, L_0x55d0c5e04a40, C4<0>, C4<0>;
v0x55d0c5957890_0 .net "a", 0 0, L_0x55d0c5e04c60;  1 drivers
v0x55d0c5957970_0 .net "b", 0 0, L_0x55d0c5e04e20;  1 drivers
v0x55d0c5957a30_0 .net "ca", 0 0, L_0x55d0c5e04b50;  1 drivers
v0x55d0c5957b00_0 .net "cin", 0 0, L_0x55d0c5e04fe0;  1 drivers
v0x55d0c5957bc0_0 .net "sum", 0 0, L_0x55d0c5e04830;  1 drivers
v0x55d0c5957cd0_0 .net "w1", 0 0, L_0x55d0c5e047c0;  1 drivers
v0x55d0c5957d90_0 .net "w2", 0 0, L_0x55d0c5e048a0;  1 drivers
v0x55d0c5957e50_0 .net "w3", 0 0, L_0x55d0c5e04910;  1 drivers
v0x55d0c5957f10_0 .net "w4", 0 0, L_0x55d0c5e049d0;  1 drivers
v0x55d0c5958060_0 .net "w5", 0 0, L_0x55d0c5e04a40;  1 drivers
S_0x55d0c59586c0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5954f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c595b680_0 .net "a", 3 0, L_0x55d0c5e07db0;  1 drivers
v0x55d0c595b780_0 .net "b", 3 0, L_0x55d0c5e07ea0;  1 drivers
v0x55d0c595b860_0 .net "ca", 3 0, L_0x55d0c5e07c40;  1 drivers
v0x55d0c595b920_0 .net "cin", 3 0, L_0x55d0c5e07f90;  1 drivers
v0x55d0c595ba00_0 .net "sum", 3 0, L_0x55d0c5e07ba0;  1 drivers
L_0x55d0c5e05b60 .part L_0x55d0c5e07db0, 0, 1;
L_0x55d0c5e05c90 .part L_0x55d0c5e07ea0, 0, 1;
L_0x55d0c5e05dc0 .part L_0x55d0c5e07f90, 0, 1;
L_0x55d0c5e063d0 .part L_0x55d0c5e07db0, 1, 1;
L_0x55d0c5e06500 .part L_0x55d0c5e07ea0, 1, 1;
L_0x55d0c5e06630 .part L_0x55d0c5e07f90, 1, 1;
L_0x55d0c5e06d70 .part L_0x55d0c5e07db0, 2, 1;
L_0x55d0c5e06ea0 .part L_0x55d0c5e07ea0, 2, 1;
L_0x55d0c5e07020 .part L_0x55d0c5e07f90, 2, 1;
L_0x55d0c5e075f0 .part L_0x55d0c5e07db0, 3, 1;
L_0x55d0c5e077b0 .part L_0x55d0c5e07ea0, 3, 1;
L_0x55d0c5e07970 .part L_0x55d0c5e07f90, 3, 1;
L_0x55d0c5e07ba0 .concat8 [ 1 1 1 1], L_0x55d0c5e05600, L_0x55d0c5e05f60, L_0x55d0c5e06810, L_0x55d0c5e071c0;
L_0x55d0c5e07c40 .concat8 [ 1 1 1 1], L_0x55d0c5e05a50, L_0x55d0c5e062c0, L_0x55d0c5e06c60, L_0x55d0c5e074e0;
S_0x55d0c5958930 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59586c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e051a0 .functor XOR 1, L_0x55d0c5e05b60, L_0x55d0c5e05c90, C4<0>, C4<0>;
L_0x55d0c5e05600 .functor XOR 1, L_0x55d0c5e051a0, L_0x55d0c5e05dc0, C4<0>, C4<0>;
L_0x55d0c5e056c0 .functor AND 1, L_0x55d0c5e05b60, L_0x55d0c5e05c90, C4<1>, C4<1>;
L_0x55d0c5e057d0 .functor AND 1, L_0x55d0c5e05b60, L_0x55d0c5e05dc0, C4<1>, C4<1>;
L_0x55d0c5e05890 .functor AND 1, L_0x55d0c5e05c90, L_0x55d0c5e05dc0, C4<1>, C4<1>;
L_0x55d0c5e05900 .functor OR 1, L_0x55d0c5e056c0, L_0x55d0c5e057d0, C4<0>, C4<0>;
L_0x55d0c5e05a50 .functor OR 1, L_0x55d0c5e05890, L_0x55d0c5e05900, C4<0>, C4<0>;
v0x55d0c5958bb0_0 .net "a", 0 0, L_0x55d0c5e05b60;  1 drivers
v0x55d0c5958c90_0 .net "b", 0 0, L_0x55d0c5e05c90;  1 drivers
v0x55d0c5958d50_0 .net "ca", 0 0, L_0x55d0c5e05a50;  1 drivers
v0x55d0c5958e20_0 .net "cin", 0 0, L_0x55d0c5e05dc0;  1 drivers
v0x55d0c5958ee0_0 .net "sum", 0 0, L_0x55d0c5e05600;  1 drivers
v0x55d0c5958ff0_0 .net "w1", 0 0, L_0x55d0c5e051a0;  1 drivers
v0x55d0c59590b0_0 .net "w2", 0 0, L_0x55d0c5e056c0;  1 drivers
v0x55d0c5959170_0 .net "w3", 0 0, L_0x55d0c5e057d0;  1 drivers
v0x55d0c5959230_0 .net "w4", 0 0, L_0x55d0c5e05890;  1 drivers
v0x55d0c5959380_0 .net "w5", 0 0, L_0x55d0c5e05900;  1 drivers
S_0x55d0c59594e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59586c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e05ef0 .functor XOR 1, L_0x55d0c5e063d0, L_0x55d0c5e06500, C4<0>, C4<0>;
L_0x55d0c5e05f60 .functor XOR 1, L_0x55d0c5e05ef0, L_0x55d0c5e06630, C4<0>, C4<0>;
L_0x55d0c5e05fd0 .functor AND 1, L_0x55d0c5e063d0, L_0x55d0c5e06500, C4<1>, C4<1>;
L_0x55d0c5e06040 .functor AND 1, L_0x55d0c5e063d0, L_0x55d0c5e06630, C4<1>, C4<1>;
L_0x55d0c5e06100 .functor AND 1, L_0x55d0c5e06500, L_0x55d0c5e06630, C4<1>, C4<1>;
L_0x55d0c5e06170 .functor OR 1, L_0x55d0c5e05fd0, L_0x55d0c5e06040, C4<0>, C4<0>;
L_0x55d0c5e062c0 .functor OR 1, L_0x55d0c5e06100, L_0x55d0c5e06170, C4<0>, C4<0>;
v0x55d0c5959700_0 .net "a", 0 0, L_0x55d0c5e063d0;  1 drivers
v0x55d0c59597c0_0 .net "b", 0 0, L_0x55d0c5e06500;  1 drivers
v0x55d0c5959880_0 .net "ca", 0 0, L_0x55d0c5e062c0;  1 drivers
v0x55d0c5959950_0 .net "cin", 0 0, L_0x55d0c5e06630;  1 drivers
v0x55d0c5959a10_0 .net "sum", 0 0, L_0x55d0c5e05f60;  1 drivers
v0x55d0c5959b20_0 .net "w1", 0 0, L_0x55d0c5e05ef0;  1 drivers
v0x55d0c5959be0_0 .net "w2", 0 0, L_0x55d0c5e05fd0;  1 drivers
v0x55d0c5959ca0_0 .net "w3", 0 0, L_0x55d0c5e06040;  1 drivers
v0x55d0c5959d60_0 .net "w4", 0 0, L_0x55d0c5e06100;  1 drivers
v0x55d0c5959eb0_0 .net "w5", 0 0, L_0x55d0c5e06170;  1 drivers
S_0x55d0c595a010 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59586c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e067a0 .functor XOR 1, L_0x55d0c5e06d70, L_0x55d0c5e06ea0, C4<0>, C4<0>;
L_0x55d0c5e06810 .functor XOR 1, L_0x55d0c5e067a0, L_0x55d0c5e07020, C4<0>, C4<0>;
L_0x55d0c5e068d0 .functor AND 1, L_0x55d0c5e06d70, L_0x55d0c5e06ea0, C4<1>, C4<1>;
L_0x55d0c5e069e0 .functor AND 1, L_0x55d0c5e06d70, L_0x55d0c5e07020, C4<1>, C4<1>;
L_0x55d0c5e06aa0 .functor AND 1, L_0x55d0c5e06ea0, L_0x55d0c5e07020, C4<1>, C4<1>;
L_0x55d0c5e06b10 .functor OR 1, L_0x55d0c5e068d0, L_0x55d0c5e069e0, C4<0>, C4<0>;
L_0x55d0c5e06c60 .functor OR 1, L_0x55d0c5e06aa0, L_0x55d0c5e06b10, C4<0>, C4<0>;
v0x55d0c595a240_0 .net "a", 0 0, L_0x55d0c5e06d70;  1 drivers
v0x55d0c595a300_0 .net "b", 0 0, L_0x55d0c5e06ea0;  1 drivers
v0x55d0c595a3c0_0 .net "ca", 0 0, L_0x55d0c5e06c60;  1 drivers
v0x55d0c595a490_0 .net "cin", 0 0, L_0x55d0c5e07020;  1 drivers
v0x55d0c595a550_0 .net "sum", 0 0, L_0x55d0c5e06810;  1 drivers
v0x55d0c595a660_0 .net "w1", 0 0, L_0x55d0c5e067a0;  1 drivers
v0x55d0c595a720_0 .net "w2", 0 0, L_0x55d0c5e068d0;  1 drivers
v0x55d0c595a7e0_0 .net "w3", 0 0, L_0x55d0c5e069e0;  1 drivers
v0x55d0c595a8a0_0 .net "w4", 0 0, L_0x55d0c5e06aa0;  1 drivers
v0x55d0c595a9f0_0 .net "w5", 0 0, L_0x55d0c5e06b10;  1 drivers
S_0x55d0c595ab50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59586c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e07150 .functor XOR 1, L_0x55d0c5e075f0, L_0x55d0c5e077b0, C4<0>, C4<0>;
L_0x55d0c5e071c0 .functor XOR 1, L_0x55d0c5e07150, L_0x55d0c5e07970, C4<0>, C4<0>;
L_0x55d0c5e07230 .functor AND 1, L_0x55d0c5e075f0, L_0x55d0c5e077b0, C4<1>, C4<1>;
L_0x55d0c5e072a0 .functor AND 1, L_0x55d0c5e075f0, L_0x55d0c5e07970, C4<1>, C4<1>;
L_0x55d0c5e07360 .functor AND 1, L_0x55d0c5e077b0, L_0x55d0c5e07970, C4<1>, C4<1>;
L_0x55d0c5e073d0 .functor OR 1, L_0x55d0c5e07230, L_0x55d0c5e072a0, C4<0>, C4<0>;
L_0x55d0c5e074e0 .functor OR 1, L_0x55d0c5e07360, L_0x55d0c5e073d0, C4<0>, C4<0>;
v0x55d0c595ad50_0 .net "a", 0 0, L_0x55d0c5e075f0;  1 drivers
v0x55d0c595ae30_0 .net "b", 0 0, L_0x55d0c5e077b0;  1 drivers
v0x55d0c595aef0_0 .net "ca", 0 0, L_0x55d0c5e074e0;  1 drivers
v0x55d0c595afc0_0 .net "cin", 0 0, L_0x55d0c5e07970;  1 drivers
v0x55d0c595b080_0 .net "sum", 0 0, L_0x55d0c5e071c0;  1 drivers
v0x55d0c595b190_0 .net "w1", 0 0, L_0x55d0c5e07150;  1 drivers
v0x55d0c595b250_0 .net "w2", 0 0, L_0x55d0c5e07230;  1 drivers
v0x55d0c595b310_0 .net "w3", 0 0, L_0x55d0c5e072a0;  1 drivers
v0x55d0c595b3d0_0 .net "w4", 0 0, L_0x55d0c5e07360;  1 drivers
v0x55d0c595b520_0 .net "w5", 0 0, L_0x55d0c5e073d0;  1 drivers
S_0x55d0c595cb70 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c4da1fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c597a3b0_0 .net "a", 31 0, L_0x55d0c5e1fce0;  1 drivers
v0x55d0c597a4b0_0 .net "b", 31 0, L_0x55d0c5e1fdd0;  1 drivers
v0x55d0c597a590_0 .net "ca", 31 0, L_0x55d0c5e1fb50;  1 drivers
v0x55d0c597a650_0 .net "cin", 31 0, L_0x55d0c5e1fec0;  1 drivers
v0x55d0c597a730_0 .net "sum", 31 0, L_0x55d0c5e1fa10;  1 drivers
L_0x55d0c5e141e0 .part L_0x55d0c5e1fce0, 0, 16;
L_0x55d0c5e14280 .part L_0x55d0c5e1fdd0, 0, 16;
L_0x55d0c5e14320 .part L_0x55d0c5e1fec0, 0, 16;
L_0x55d0c5e1f740 .part L_0x55d0c5e1fce0, 16, 16;
L_0x55d0c5e1f830 .part L_0x55d0c5e1fdd0, 16, 16;
L_0x55d0c5e1f920 .part L_0x55d0c5e1fec0, 16, 16;
L_0x55d0c5e1fa10 .concat8 [ 16 16 0 0], L_0x55d0c5e13f10, L_0x55d0c5e1f470;
L_0x55d0c5e1fb50 .concat8 [ 16 16 0 0], L_0x55d0c5e14050, L_0x55d0c5e1f5b0;
S_0x55d0c595cde0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c595cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c596b390_0 .net "a", 15 0, L_0x55d0c5e141e0;  1 drivers
v0x55d0c596b490_0 .net "b", 15 0, L_0x55d0c5e14280;  1 drivers
v0x55d0c596b570_0 .net "ca", 15 0, L_0x55d0c5e14050;  1 drivers
v0x55d0c596b630_0 .net "cin", 15 0, L_0x55d0c5e14320;  1 drivers
v0x55d0c596b710_0 .net "sum", 15 0, L_0x55d0c5e13f10;  1 drivers
L_0x55d0c5e0e580 .part L_0x55d0c5e141e0, 0, 8;
L_0x55d0c5e0e620 .part L_0x55d0c5e14280, 0, 8;
L_0x55d0c5e0e6c0 .part L_0x55d0c5e14320, 0, 8;
L_0x55d0c5e13c40 .part L_0x55d0c5e141e0, 8, 8;
L_0x55d0c5e13d30 .part L_0x55d0c5e14280, 8, 8;
L_0x55d0c5e13e20 .part L_0x55d0c5e14320, 8, 8;
L_0x55d0c5e13f10 .concat8 [ 8 8 0 0], L_0x55d0c5e0e2b0, L_0x55d0c5e13970;
L_0x55d0c5e14050 .concat8 [ 8 8 0 0], L_0x55d0c5e0e3f0, L_0x55d0c5e13ab0;
S_0x55d0c595d060 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c595cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5963cd0_0 .net "a", 7 0, L_0x55d0c5e0e580;  1 drivers
v0x55d0c5963dd0_0 .net "b", 7 0, L_0x55d0c5e0e620;  1 drivers
v0x55d0c5963eb0_0 .net "ca", 7 0, L_0x55d0c5e0e3f0;  1 drivers
v0x55d0c5963f70_0 .net "cin", 7 0, L_0x55d0c5e0e6c0;  1 drivers
v0x55d0c5964050_0 .net "sum", 7 0, L_0x55d0c5e0e2b0;  1 drivers
L_0x55d0c5e0b750 .part L_0x55d0c5e0e580, 0, 4;
L_0x55d0c5e0b7f0 .part L_0x55d0c5e0e620, 0, 4;
L_0x55d0c5e0b890 .part L_0x55d0c5e0e6c0, 0, 4;
L_0x55d0c5e0dfe0 .part L_0x55d0c5e0e580, 4, 4;
L_0x55d0c5e0e0d0 .part L_0x55d0c5e0e620, 4, 4;
L_0x55d0c5e0e1c0 .part L_0x55d0c5e0e6c0, 4, 4;
L_0x55d0c5e0e2b0 .concat8 [ 4 4 0 0], L_0x55d0c5e0b540, L_0x55d0c5e0ddd0;
L_0x55d0c5e0e3f0 .concat8 [ 4 4 0 0], L_0x55d0c5e0b5e0, L_0x55d0c5e0de70;
S_0x55d0c595d300 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c595d060;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5960310_0 .net "a", 3 0, L_0x55d0c5e0b750;  1 drivers
v0x55d0c5960410_0 .net "b", 3 0, L_0x55d0c5e0b7f0;  1 drivers
v0x55d0c59604f0_0 .net "ca", 3 0, L_0x55d0c5e0b5e0;  1 drivers
v0x55d0c59605b0_0 .net "cin", 3 0, L_0x55d0c5e0b890;  1 drivers
v0x55d0c5960690_0 .net "sum", 3 0, L_0x55d0c5e0b540;  1 drivers
L_0x55d0c5e095d0 .part L_0x55d0c5e0b750, 0, 1;
L_0x55d0c5e09700 .part L_0x55d0c5e0b7f0, 0, 1;
L_0x55d0c5e09830 .part L_0x55d0c5e0b890, 0, 1;
L_0x55d0c5e09e40 .part L_0x55d0c5e0b750, 1, 1;
L_0x55d0c5e09f70 .part L_0x55d0c5e0b7f0, 1, 1;
L_0x55d0c5e0a0a0 .part L_0x55d0c5e0b890, 1, 1;
L_0x55d0c5e0a670 .part L_0x55d0c5e0b750, 2, 1;
L_0x55d0c5e0a7a0 .part L_0x55d0c5e0b7f0, 2, 1;
L_0x55d0c5e0a920 .part L_0x55d0c5e0b890, 2, 1;
L_0x55d0c5e0af90 .part L_0x55d0c5e0b750, 3, 1;
L_0x55d0c5e0b150 .part L_0x55d0c5e0b7f0, 3, 1;
L_0x55d0c5e0b310 .part L_0x55d0c5e0b890, 3, 1;
L_0x55d0c5e0b540 .concat8 [ 1 1 1 1], L_0x55d0c5e090b0, L_0x55d0c5e099d0, L_0x55d0c5e0a240, L_0x55d0c5e0aac0;
L_0x55d0c5e0b5e0 .concat8 [ 1 1 1 1], L_0x55d0c5e094c0, L_0x55d0c5e09d30, L_0x55d0c5e0a560, L_0x55d0c5e0ae80;
S_0x55d0c595d5a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c595d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e07b30 .functor XOR 1, L_0x55d0c5e095d0, L_0x55d0c5e09700, C4<0>, C4<0>;
L_0x55d0c5e090b0 .functor XOR 1, L_0x55d0c5e07b30, L_0x55d0c5e09830, C4<0>, C4<0>;
L_0x55d0c5e09170 .functor AND 1, L_0x55d0c5e095d0, L_0x55d0c5e09700, C4<1>, C4<1>;
L_0x55d0c5e09280 .functor AND 1, L_0x55d0c5e095d0, L_0x55d0c5e09830, C4<1>, C4<1>;
L_0x55d0c5e09340 .functor AND 1, L_0x55d0c5e09700, L_0x55d0c5e09830, C4<1>, C4<1>;
L_0x55d0c5e093b0 .functor OR 1, L_0x55d0c5e09170, L_0x55d0c5e09280, C4<0>, C4<0>;
L_0x55d0c5e094c0 .functor OR 1, L_0x55d0c5e09340, L_0x55d0c5e093b0, C4<0>, C4<0>;
v0x55d0c595d840_0 .net "a", 0 0, L_0x55d0c5e095d0;  1 drivers
v0x55d0c595d920_0 .net "b", 0 0, L_0x55d0c5e09700;  1 drivers
v0x55d0c595d9e0_0 .net "ca", 0 0, L_0x55d0c5e094c0;  1 drivers
v0x55d0c595dab0_0 .net "cin", 0 0, L_0x55d0c5e09830;  1 drivers
v0x55d0c595db70_0 .net "sum", 0 0, L_0x55d0c5e090b0;  1 drivers
v0x55d0c595dc80_0 .net "w1", 0 0, L_0x55d0c5e07b30;  1 drivers
v0x55d0c595dd40_0 .net "w2", 0 0, L_0x55d0c5e09170;  1 drivers
v0x55d0c595de00_0 .net "w3", 0 0, L_0x55d0c5e09280;  1 drivers
v0x55d0c595dec0_0 .net "w4", 0 0, L_0x55d0c5e09340;  1 drivers
v0x55d0c595e010_0 .net "w5", 0 0, L_0x55d0c5e093b0;  1 drivers
S_0x55d0c595e170 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c595d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e09960 .functor XOR 1, L_0x55d0c5e09e40, L_0x55d0c5e09f70, C4<0>, C4<0>;
L_0x55d0c5e099d0 .functor XOR 1, L_0x55d0c5e09960, L_0x55d0c5e0a0a0, C4<0>, C4<0>;
L_0x55d0c5e09a40 .functor AND 1, L_0x55d0c5e09e40, L_0x55d0c5e09f70, C4<1>, C4<1>;
L_0x55d0c5e09ab0 .functor AND 1, L_0x55d0c5e09e40, L_0x55d0c5e0a0a0, C4<1>, C4<1>;
L_0x55d0c5e09b70 .functor AND 1, L_0x55d0c5e09f70, L_0x55d0c5e0a0a0, C4<1>, C4<1>;
L_0x55d0c5e09be0 .functor OR 1, L_0x55d0c5e09a40, L_0x55d0c5e09ab0, C4<0>, C4<0>;
L_0x55d0c5e09d30 .functor OR 1, L_0x55d0c5e09b70, L_0x55d0c5e09be0, C4<0>, C4<0>;
v0x55d0c595e390_0 .net "a", 0 0, L_0x55d0c5e09e40;  1 drivers
v0x55d0c595e450_0 .net "b", 0 0, L_0x55d0c5e09f70;  1 drivers
v0x55d0c595e510_0 .net "ca", 0 0, L_0x55d0c5e09d30;  1 drivers
v0x55d0c595e5e0_0 .net "cin", 0 0, L_0x55d0c5e0a0a0;  1 drivers
v0x55d0c595e6a0_0 .net "sum", 0 0, L_0x55d0c5e099d0;  1 drivers
v0x55d0c595e7b0_0 .net "w1", 0 0, L_0x55d0c5e09960;  1 drivers
v0x55d0c595e870_0 .net "w2", 0 0, L_0x55d0c5e09a40;  1 drivers
v0x55d0c595e930_0 .net "w3", 0 0, L_0x55d0c5e09ab0;  1 drivers
v0x55d0c595e9f0_0 .net "w4", 0 0, L_0x55d0c5e09b70;  1 drivers
v0x55d0c595eb40_0 .net "w5", 0 0, L_0x55d0c5e09be0;  1 drivers
S_0x55d0c595eca0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c595d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e0a1d0 .functor XOR 1, L_0x55d0c5e0a670, L_0x55d0c5e0a7a0, C4<0>, C4<0>;
L_0x55d0c5e0a240 .functor XOR 1, L_0x55d0c5e0a1d0, L_0x55d0c5e0a920, C4<0>, C4<0>;
L_0x55d0c5e0a2b0 .functor AND 1, L_0x55d0c5e0a670, L_0x55d0c5e0a7a0, C4<1>, C4<1>;
L_0x55d0c5e0a320 .functor AND 1, L_0x55d0c5e0a670, L_0x55d0c5e0a920, C4<1>, C4<1>;
L_0x55d0c5e0a3e0 .functor AND 1, L_0x55d0c5e0a7a0, L_0x55d0c5e0a920, C4<1>, C4<1>;
L_0x55d0c5e0a450 .functor OR 1, L_0x55d0c5e0a2b0, L_0x55d0c5e0a320, C4<0>, C4<0>;
L_0x55d0c5e0a560 .functor OR 1, L_0x55d0c5e0a3e0, L_0x55d0c5e0a450, C4<0>, C4<0>;
v0x55d0c595eed0_0 .net "a", 0 0, L_0x55d0c5e0a670;  1 drivers
v0x55d0c595ef90_0 .net "b", 0 0, L_0x55d0c5e0a7a0;  1 drivers
v0x55d0c595f050_0 .net "ca", 0 0, L_0x55d0c5e0a560;  1 drivers
v0x55d0c595f120_0 .net "cin", 0 0, L_0x55d0c5e0a920;  1 drivers
v0x55d0c595f1e0_0 .net "sum", 0 0, L_0x55d0c5e0a240;  1 drivers
v0x55d0c595f2f0_0 .net "w1", 0 0, L_0x55d0c5e0a1d0;  1 drivers
v0x55d0c595f3b0_0 .net "w2", 0 0, L_0x55d0c5e0a2b0;  1 drivers
v0x55d0c595f470_0 .net "w3", 0 0, L_0x55d0c5e0a320;  1 drivers
v0x55d0c595f530_0 .net "w4", 0 0, L_0x55d0c5e0a3e0;  1 drivers
v0x55d0c595f680_0 .net "w5", 0 0, L_0x55d0c5e0a450;  1 drivers
S_0x55d0c595f7e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c595d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e0aa50 .functor XOR 1, L_0x55d0c5e0af90, L_0x55d0c5e0b150, C4<0>, C4<0>;
L_0x55d0c5e0aac0 .functor XOR 1, L_0x55d0c5e0aa50, L_0x55d0c5e0b310, C4<0>, C4<0>;
L_0x55d0c5e0ab30 .functor AND 1, L_0x55d0c5e0af90, L_0x55d0c5e0b150, C4<1>, C4<1>;
L_0x55d0c5e0ac40 .functor AND 1, L_0x55d0c5e0af90, L_0x55d0c5e0b310, C4<1>, C4<1>;
L_0x55d0c5e0ad00 .functor AND 1, L_0x55d0c5e0b150, L_0x55d0c5e0b310, C4<1>, C4<1>;
L_0x55d0c5e0ad70 .functor OR 1, L_0x55d0c5e0ab30, L_0x55d0c5e0ac40, C4<0>, C4<0>;
L_0x55d0c5e0ae80 .functor OR 1, L_0x55d0c5e0ad00, L_0x55d0c5e0ad70, C4<0>, C4<0>;
v0x55d0c595f9e0_0 .net "a", 0 0, L_0x55d0c5e0af90;  1 drivers
v0x55d0c595fac0_0 .net "b", 0 0, L_0x55d0c5e0b150;  1 drivers
v0x55d0c595fb80_0 .net "ca", 0 0, L_0x55d0c5e0ae80;  1 drivers
v0x55d0c595fc50_0 .net "cin", 0 0, L_0x55d0c5e0b310;  1 drivers
v0x55d0c595fd10_0 .net "sum", 0 0, L_0x55d0c5e0aac0;  1 drivers
v0x55d0c595fe20_0 .net "w1", 0 0, L_0x55d0c5e0aa50;  1 drivers
v0x55d0c595fee0_0 .net "w2", 0 0, L_0x55d0c5e0ab30;  1 drivers
v0x55d0c595ffa0_0 .net "w3", 0 0, L_0x55d0c5e0ac40;  1 drivers
v0x55d0c5960060_0 .net "w4", 0 0, L_0x55d0c5e0ad00;  1 drivers
v0x55d0c59601b0_0 .net "w5", 0 0, L_0x55d0c5e0ad70;  1 drivers
S_0x55d0c5960810 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c595d060;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59637d0_0 .net "a", 3 0, L_0x55d0c5e0dfe0;  1 drivers
v0x55d0c59638d0_0 .net "b", 3 0, L_0x55d0c5e0e0d0;  1 drivers
v0x55d0c59639b0_0 .net "ca", 3 0, L_0x55d0c5e0de70;  1 drivers
v0x55d0c5963a70_0 .net "cin", 3 0, L_0x55d0c5e0e1c0;  1 drivers
v0x55d0c5963b50_0 .net "sum", 3 0, L_0x55d0c5e0ddd0;  1 drivers
L_0x55d0c5e0be50 .part L_0x55d0c5e0dfe0, 0, 1;
L_0x55d0c5e0bf80 .part L_0x55d0c5e0e0d0, 0, 1;
L_0x55d0c5e0c0b0 .part L_0x55d0c5e0e1c0, 0, 1;
L_0x55d0c5e0c680 .part L_0x55d0c5e0dfe0, 1, 1;
L_0x55d0c5e0c7b0 .part L_0x55d0c5e0e0d0, 1, 1;
L_0x55d0c5e0c8e0 .part L_0x55d0c5e0e1c0, 1, 1;
L_0x55d0c5e0cfa0 .part L_0x55d0c5e0dfe0, 2, 1;
L_0x55d0c5e0d0d0 .part L_0x55d0c5e0e0d0, 2, 1;
L_0x55d0c5e0d250 .part L_0x55d0c5e0e1c0, 2, 1;
L_0x55d0c5e0d820 .part L_0x55d0c5e0dfe0, 3, 1;
L_0x55d0c5e0d9e0 .part L_0x55d0c5e0e0d0, 3, 1;
L_0x55d0c5e0dba0 .part L_0x55d0c5e0e1c0, 3, 1;
L_0x55d0c5e0ddd0 .concat8 [ 1 1 1 1], L_0x55d0c5e0b930, L_0x55d0c5e0c250, L_0x55d0c5e0ca80, L_0x55d0c5e0d3f0;
L_0x55d0c5e0de70 .concat8 [ 1 1 1 1], L_0x55d0c5e0bd40, L_0x55d0c5e0c570, L_0x55d0c5e0ce90, L_0x55d0c5e0d710;
S_0x55d0c5960a80 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5960810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e0b4d0 .functor XOR 1, L_0x55d0c5e0be50, L_0x55d0c5e0bf80, C4<0>, C4<0>;
L_0x55d0c5e0b930 .functor XOR 1, L_0x55d0c5e0b4d0, L_0x55d0c5e0c0b0, C4<0>, C4<0>;
L_0x55d0c5e0b9f0 .functor AND 1, L_0x55d0c5e0be50, L_0x55d0c5e0bf80, C4<1>, C4<1>;
L_0x55d0c5e0bb00 .functor AND 1, L_0x55d0c5e0be50, L_0x55d0c5e0c0b0, C4<1>, C4<1>;
L_0x55d0c5e0bbc0 .functor AND 1, L_0x55d0c5e0bf80, L_0x55d0c5e0c0b0, C4<1>, C4<1>;
L_0x55d0c5e0bc30 .functor OR 1, L_0x55d0c5e0b9f0, L_0x55d0c5e0bb00, C4<0>, C4<0>;
L_0x55d0c5e0bd40 .functor OR 1, L_0x55d0c5e0bbc0, L_0x55d0c5e0bc30, C4<0>, C4<0>;
v0x55d0c5960d00_0 .net "a", 0 0, L_0x55d0c5e0be50;  1 drivers
v0x55d0c5960de0_0 .net "b", 0 0, L_0x55d0c5e0bf80;  1 drivers
v0x55d0c5960ea0_0 .net "ca", 0 0, L_0x55d0c5e0bd40;  1 drivers
v0x55d0c5960f70_0 .net "cin", 0 0, L_0x55d0c5e0c0b0;  1 drivers
v0x55d0c5961030_0 .net "sum", 0 0, L_0x55d0c5e0b930;  1 drivers
v0x55d0c5961140_0 .net "w1", 0 0, L_0x55d0c5e0b4d0;  1 drivers
v0x55d0c5961200_0 .net "w2", 0 0, L_0x55d0c5e0b9f0;  1 drivers
v0x55d0c59612c0_0 .net "w3", 0 0, L_0x55d0c5e0bb00;  1 drivers
v0x55d0c5961380_0 .net "w4", 0 0, L_0x55d0c5e0bbc0;  1 drivers
v0x55d0c59614d0_0 .net "w5", 0 0, L_0x55d0c5e0bc30;  1 drivers
S_0x55d0c5961630 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5960810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e0c1e0 .functor XOR 1, L_0x55d0c5e0c680, L_0x55d0c5e0c7b0, C4<0>, C4<0>;
L_0x55d0c5e0c250 .functor XOR 1, L_0x55d0c5e0c1e0, L_0x55d0c5e0c8e0, C4<0>, C4<0>;
L_0x55d0c5e0c2c0 .functor AND 1, L_0x55d0c5e0c680, L_0x55d0c5e0c7b0, C4<1>, C4<1>;
L_0x55d0c5e0c330 .functor AND 1, L_0x55d0c5e0c680, L_0x55d0c5e0c8e0, C4<1>, C4<1>;
L_0x55d0c5e0c3f0 .functor AND 1, L_0x55d0c5e0c7b0, L_0x55d0c5e0c8e0, C4<1>, C4<1>;
L_0x55d0c5e0c460 .functor OR 1, L_0x55d0c5e0c2c0, L_0x55d0c5e0c330, C4<0>, C4<0>;
L_0x55d0c5e0c570 .functor OR 1, L_0x55d0c5e0c3f0, L_0x55d0c5e0c460, C4<0>, C4<0>;
v0x55d0c5961850_0 .net "a", 0 0, L_0x55d0c5e0c680;  1 drivers
v0x55d0c5961910_0 .net "b", 0 0, L_0x55d0c5e0c7b0;  1 drivers
v0x55d0c59619d0_0 .net "ca", 0 0, L_0x55d0c5e0c570;  1 drivers
v0x55d0c5961aa0_0 .net "cin", 0 0, L_0x55d0c5e0c8e0;  1 drivers
v0x55d0c5961b60_0 .net "sum", 0 0, L_0x55d0c5e0c250;  1 drivers
v0x55d0c5961c70_0 .net "w1", 0 0, L_0x55d0c5e0c1e0;  1 drivers
v0x55d0c5961d30_0 .net "w2", 0 0, L_0x55d0c5e0c2c0;  1 drivers
v0x55d0c5961df0_0 .net "w3", 0 0, L_0x55d0c5e0c330;  1 drivers
v0x55d0c5961eb0_0 .net "w4", 0 0, L_0x55d0c5e0c3f0;  1 drivers
v0x55d0c5962000_0 .net "w5", 0 0, L_0x55d0c5e0c460;  1 drivers
S_0x55d0c5962160 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5960810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e0ca10 .functor XOR 1, L_0x55d0c5e0cfa0, L_0x55d0c5e0d0d0, C4<0>, C4<0>;
L_0x55d0c5e0ca80 .functor XOR 1, L_0x55d0c5e0ca10, L_0x55d0c5e0d250, C4<0>, C4<0>;
L_0x55d0c5e0cb40 .functor AND 1, L_0x55d0c5e0cfa0, L_0x55d0c5e0d0d0, C4<1>, C4<1>;
L_0x55d0c5e0cc50 .functor AND 1, L_0x55d0c5e0cfa0, L_0x55d0c5e0d250, C4<1>, C4<1>;
L_0x55d0c5e0cd10 .functor AND 1, L_0x55d0c5e0d0d0, L_0x55d0c5e0d250, C4<1>, C4<1>;
L_0x55d0c5e0cd80 .functor OR 1, L_0x55d0c5e0cb40, L_0x55d0c5e0cc50, C4<0>, C4<0>;
L_0x55d0c5e0ce90 .functor OR 1, L_0x55d0c5e0cd10, L_0x55d0c5e0cd80, C4<0>, C4<0>;
v0x55d0c5962390_0 .net "a", 0 0, L_0x55d0c5e0cfa0;  1 drivers
v0x55d0c5962450_0 .net "b", 0 0, L_0x55d0c5e0d0d0;  1 drivers
v0x55d0c5962510_0 .net "ca", 0 0, L_0x55d0c5e0ce90;  1 drivers
v0x55d0c59625e0_0 .net "cin", 0 0, L_0x55d0c5e0d250;  1 drivers
v0x55d0c59626a0_0 .net "sum", 0 0, L_0x55d0c5e0ca80;  1 drivers
v0x55d0c59627b0_0 .net "w1", 0 0, L_0x55d0c5e0ca10;  1 drivers
v0x55d0c5962870_0 .net "w2", 0 0, L_0x55d0c5e0cb40;  1 drivers
v0x55d0c5962930_0 .net "w3", 0 0, L_0x55d0c5e0cc50;  1 drivers
v0x55d0c59629f0_0 .net "w4", 0 0, L_0x55d0c5e0cd10;  1 drivers
v0x55d0c5962b40_0 .net "w5", 0 0, L_0x55d0c5e0cd80;  1 drivers
S_0x55d0c5962ca0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5960810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e0d380 .functor XOR 1, L_0x55d0c5e0d820, L_0x55d0c5e0d9e0, C4<0>, C4<0>;
L_0x55d0c5e0d3f0 .functor XOR 1, L_0x55d0c5e0d380, L_0x55d0c5e0dba0, C4<0>, C4<0>;
L_0x55d0c5e0d460 .functor AND 1, L_0x55d0c5e0d820, L_0x55d0c5e0d9e0, C4<1>, C4<1>;
L_0x55d0c5e0d4d0 .functor AND 1, L_0x55d0c5e0d820, L_0x55d0c5e0dba0, C4<1>, C4<1>;
L_0x55d0c5e0d590 .functor AND 1, L_0x55d0c5e0d9e0, L_0x55d0c5e0dba0, C4<1>, C4<1>;
L_0x55d0c5e0d600 .functor OR 1, L_0x55d0c5e0d460, L_0x55d0c5e0d4d0, C4<0>, C4<0>;
L_0x55d0c5e0d710 .functor OR 1, L_0x55d0c5e0d590, L_0x55d0c5e0d600, C4<0>, C4<0>;
v0x55d0c5962ea0_0 .net "a", 0 0, L_0x55d0c5e0d820;  1 drivers
v0x55d0c5962f80_0 .net "b", 0 0, L_0x55d0c5e0d9e0;  1 drivers
v0x55d0c5963040_0 .net "ca", 0 0, L_0x55d0c5e0d710;  1 drivers
v0x55d0c5963110_0 .net "cin", 0 0, L_0x55d0c5e0dba0;  1 drivers
v0x55d0c59631d0_0 .net "sum", 0 0, L_0x55d0c5e0d3f0;  1 drivers
v0x55d0c59632e0_0 .net "w1", 0 0, L_0x55d0c5e0d380;  1 drivers
v0x55d0c59633a0_0 .net "w2", 0 0, L_0x55d0c5e0d460;  1 drivers
v0x55d0c5963460_0 .net "w3", 0 0, L_0x55d0c5e0d4d0;  1 drivers
v0x55d0c5963520_0 .net "w4", 0 0, L_0x55d0c5e0d590;  1 drivers
v0x55d0c5963670_0 .net "w5", 0 0, L_0x55d0c5e0d600;  1 drivers
S_0x55d0c5964220 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c595cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c596ae40_0 .net "a", 7 0, L_0x55d0c5e13c40;  1 drivers
v0x55d0c596af40_0 .net "b", 7 0, L_0x55d0c5e13d30;  1 drivers
v0x55d0c596b020_0 .net "ca", 7 0, L_0x55d0c5e13ab0;  1 drivers
v0x55d0c596b0e0_0 .net "cin", 7 0, L_0x55d0c5e13e20;  1 drivers
v0x55d0c596b1c0_0 .net "sum", 7 0, L_0x55d0c5e13970;  1 drivers
L_0x55d0c5e10e10 .part L_0x55d0c5e13c40, 0, 4;
L_0x55d0c5e10eb0 .part L_0x55d0c5e13d30, 0, 4;
L_0x55d0c5e10f50 .part L_0x55d0c5e13e20, 0, 4;
L_0x55d0c5e136a0 .part L_0x55d0c5e13c40, 4, 4;
L_0x55d0c5e13790 .part L_0x55d0c5e13d30, 4, 4;
L_0x55d0c5e13880 .part L_0x55d0c5e13e20, 4, 4;
L_0x55d0c5e13970 .concat8 [ 4 4 0 0], L_0x55d0c5e10c00, L_0x55d0c5e13490;
L_0x55d0c5e13ab0 .concat8 [ 4 4 0 0], L_0x55d0c5e10ca0, L_0x55d0c5e13530;
S_0x55d0c5964490 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5964220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5967480_0 .net "a", 3 0, L_0x55d0c5e10e10;  1 drivers
v0x55d0c5967580_0 .net "b", 3 0, L_0x55d0c5e10eb0;  1 drivers
v0x55d0c5967660_0 .net "ca", 3 0, L_0x55d0c5e10ca0;  1 drivers
v0x55d0c5967720_0 .net "cin", 3 0, L_0x55d0c5e10f50;  1 drivers
v0x55d0c5967800_0 .net "sum", 3 0, L_0x55d0c5e10c00;  1 drivers
L_0x55d0c5e0ec80 .part L_0x55d0c5e10e10, 0, 1;
L_0x55d0c5e0edb0 .part L_0x55d0c5e10eb0, 0, 1;
L_0x55d0c5e0eee0 .part L_0x55d0c5e10f50, 0, 1;
L_0x55d0c5e0f4b0 .part L_0x55d0c5e10e10, 1, 1;
L_0x55d0c5e0f5e0 .part L_0x55d0c5e10eb0, 1, 1;
L_0x55d0c5e0f710 .part L_0x55d0c5e10f50, 1, 1;
L_0x55d0c5e0fdd0 .part L_0x55d0c5e10e10, 2, 1;
L_0x55d0c5e0ff00 .part L_0x55d0c5e10eb0, 2, 1;
L_0x55d0c5e10080 .part L_0x55d0c5e10f50, 2, 1;
L_0x55d0c5e10650 .part L_0x55d0c5e10e10, 3, 1;
L_0x55d0c5e10810 .part L_0x55d0c5e10eb0, 3, 1;
L_0x55d0c5e109d0 .part L_0x55d0c5e10f50, 3, 1;
L_0x55d0c5e10c00 .concat8 [ 1 1 1 1], L_0x55d0c5e0e760, L_0x55d0c5e0f080, L_0x55d0c5e0f8b0, L_0x55d0c5e10220;
L_0x55d0c5e10ca0 .concat8 [ 1 1 1 1], L_0x55d0c5e0eb70, L_0x55d0c5e0f3a0, L_0x55d0c5e0fcc0, L_0x55d0c5e10540;
S_0x55d0c5964710 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5964490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e0dd60 .functor XOR 1, L_0x55d0c5e0ec80, L_0x55d0c5e0edb0, C4<0>, C4<0>;
L_0x55d0c5e0e760 .functor XOR 1, L_0x55d0c5e0dd60, L_0x55d0c5e0eee0, C4<0>, C4<0>;
L_0x55d0c5e0e820 .functor AND 1, L_0x55d0c5e0ec80, L_0x55d0c5e0edb0, C4<1>, C4<1>;
L_0x55d0c5e0e930 .functor AND 1, L_0x55d0c5e0ec80, L_0x55d0c5e0eee0, C4<1>, C4<1>;
L_0x55d0c5e0e9f0 .functor AND 1, L_0x55d0c5e0edb0, L_0x55d0c5e0eee0, C4<1>, C4<1>;
L_0x55d0c5e0ea60 .functor OR 1, L_0x55d0c5e0e820, L_0x55d0c5e0e930, C4<0>, C4<0>;
L_0x55d0c5e0eb70 .functor OR 1, L_0x55d0c5e0e9f0, L_0x55d0c5e0ea60, C4<0>, C4<0>;
v0x55d0c59649b0_0 .net "a", 0 0, L_0x55d0c5e0ec80;  1 drivers
v0x55d0c5964a90_0 .net "b", 0 0, L_0x55d0c5e0edb0;  1 drivers
v0x55d0c5964b50_0 .net "ca", 0 0, L_0x55d0c5e0eb70;  1 drivers
v0x55d0c5964c20_0 .net "cin", 0 0, L_0x55d0c5e0eee0;  1 drivers
v0x55d0c5964ce0_0 .net "sum", 0 0, L_0x55d0c5e0e760;  1 drivers
v0x55d0c5964df0_0 .net "w1", 0 0, L_0x55d0c5e0dd60;  1 drivers
v0x55d0c5964eb0_0 .net "w2", 0 0, L_0x55d0c5e0e820;  1 drivers
v0x55d0c5964f70_0 .net "w3", 0 0, L_0x55d0c5e0e930;  1 drivers
v0x55d0c5965030_0 .net "w4", 0 0, L_0x55d0c5e0e9f0;  1 drivers
v0x55d0c5965180_0 .net "w5", 0 0, L_0x55d0c5e0ea60;  1 drivers
S_0x55d0c59652e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5964490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e0f010 .functor XOR 1, L_0x55d0c5e0f4b0, L_0x55d0c5e0f5e0, C4<0>, C4<0>;
L_0x55d0c5e0f080 .functor XOR 1, L_0x55d0c5e0f010, L_0x55d0c5e0f710, C4<0>, C4<0>;
L_0x55d0c5e0f0f0 .functor AND 1, L_0x55d0c5e0f4b0, L_0x55d0c5e0f5e0, C4<1>, C4<1>;
L_0x55d0c5e0f160 .functor AND 1, L_0x55d0c5e0f4b0, L_0x55d0c5e0f710, C4<1>, C4<1>;
L_0x55d0c5e0f220 .functor AND 1, L_0x55d0c5e0f5e0, L_0x55d0c5e0f710, C4<1>, C4<1>;
L_0x55d0c5e0f290 .functor OR 1, L_0x55d0c5e0f0f0, L_0x55d0c5e0f160, C4<0>, C4<0>;
L_0x55d0c5e0f3a0 .functor OR 1, L_0x55d0c5e0f220, L_0x55d0c5e0f290, C4<0>, C4<0>;
v0x55d0c5965500_0 .net "a", 0 0, L_0x55d0c5e0f4b0;  1 drivers
v0x55d0c59655c0_0 .net "b", 0 0, L_0x55d0c5e0f5e0;  1 drivers
v0x55d0c5965680_0 .net "ca", 0 0, L_0x55d0c5e0f3a0;  1 drivers
v0x55d0c5965750_0 .net "cin", 0 0, L_0x55d0c5e0f710;  1 drivers
v0x55d0c5965810_0 .net "sum", 0 0, L_0x55d0c5e0f080;  1 drivers
v0x55d0c5965920_0 .net "w1", 0 0, L_0x55d0c5e0f010;  1 drivers
v0x55d0c59659e0_0 .net "w2", 0 0, L_0x55d0c5e0f0f0;  1 drivers
v0x55d0c5965aa0_0 .net "w3", 0 0, L_0x55d0c5e0f160;  1 drivers
v0x55d0c5965b60_0 .net "w4", 0 0, L_0x55d0c5e0f220;  1 drivers
v0x55d0c5965cb0_0 .net "w5", 0 0, L_0x55d0c5e0f290;  1 drivers
S_0x55d0c5965e10 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5964490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e0f840 .functor XOR 1, L_0x55d0c5e0fdd0, L_0x55d0c5e0ff00, C4<0>, C4<0>;
L_0x55d0c5e0f8b0 .functor XOR 1, L_0x55d0c5e0f840, L_0x55d0c5e10080, C4<0>, C4<0>;
L_0x55d0c5e0f970 .functor AND 1, L_0x55d0c5e0fdd0, L_0x55d0c5e0ff00, C4<1>, C4<1>;
L_0x55d0c5e0fa80 .functor AND 1, L_0x55d0c5e0fdd0, L_0x55d0c5e10080, C4<1>, C4<1>;
L_0x55d0c5e0fb40 .functor AND 1, L_0x55d0c5e0ff00, L_0x55d0c5e10080, C4<1>, C4<1>;
L_0x55d0c5e0fbb0 .functor OR 1, L_0x55d0c5e0f970, L_0x55d0c5e0fa80, C4<0>, C4<0>;
L_0x55d0c5e0fcc0 .functor OR 1, L_0x55d0c5e0fb40, L_0x55d0c5e0fbb0, C4<0>, C4<0>;
v0x55d0c5966040_0 .net "a", 0 0, L_0x55d0c5e0fdd0;  1 drivers
v0x55d0c5966100_0 .net "b", 0 0, L_0x55d0c5e0ff00;  1 drivers
v0x55d0c59661c0_0 .net "ca", 0 0, L_0x55d0c5e0fcc0;  1 drivers
v0x55d0c5966290_0 .net "cin", 0 0, L_0x55d0c5e10080;  1 drivers
v0x55d0c5966350_0 .net "sum", 0 0, L_0x55d0c5e0f8b0;  1 drivers
v0x55d0c5966460_0 .net "w1", 0 0, L_0x55d0c5e0f840;  1 drivers
v0x55d0c5966520_0 .net "w2", 0 0, L_0x55d0c5e0f970;  1 drivers
v0x55d0c59665e0_0 .net "w3", 0 0, L_0x55d0c5e0fa80;  1 drivers
v0x55d0c59666a0_0 .net "w4", 0 0, L_0x55d0c5e0fb40;  1 drivers
v0x55d0c59667f0_0 .net "w5", 0 0, L_0x55d0c5e0fbb0;  1 drivers
S_0x55d0c5966950 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5964490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e101b0 .functor XOR 1, L_0x55d0c5e10650, L_0x55d0c5e10810, C4<0>, C4<0>;
L_0x55d0c5e10220 .functor XOR 1, L_0x55d0c5e101b0, L_0x55d0c5e109d0, C4<0>, C4<0>;
L_0x55d0c5e10290 .functor AND 1, L_0x55d0c5e10650, L_0x55d0c5e10810, C4<1>, C4<1>;
L_0x55d0c5e10300 .functor AND 1, L_0x55d0c5e10650, L_0x55d0c5e109d0, C4<1>, C4<1>;
L_0x55d0c5e103c0 .functor AND 1, L_0x55d0c5e10810, L_0x55d0c5e109d0, C4<1>, C4<1>;
L_0x55d0c5e10430 .functor OR 1, L_0x55d0c5e10290, L_0x55d0c5e10300, C4<0>, C4<0>;
L_0x55d0c5e10540 .functor OR 1, L_0x55d0c5e103c0, L_0x55d0c5e10430, C4<0>, C4<0>;
v0x55d0c5966b50_0 .net "a", 0 0, L_0x55d0c5e10650;  1 drivers
v0x55d0c5966c30_0 .net "b", 0 0, L_0x55d0c5e10810;  1 drivers
v0x55d0c5966cf0_0 .net "ca", 0 0, L_0x55d0c5e10540;  1 drivers
v0x55d0c5966dc0_0 .net "cin", 0 0, L_0x55d0c5e109d0;  1 drivers
v0x55d0c5966e80_0 .net "sum", 0 0, L_0x55d0c5e10220;  1 drivers
v0x55d0c5966f90_0 .net "w1", 0 0, L_0x55d0c5e101b0;  1 drivers
v0x55d0c5967050_0 .net "w2", 0 0, L_0x55d0c5e10290;  1 drivers
v0x55d0c5967110_0 .net "w3", 0 0, L_0x55d0c5e10300;  1 drivers
v0x55d0c59671d0_0 .net "w4", 0 0, L_0x55d0c5e103c0;  1 drivers
v0x55d0c5967320_0 .net "w5", 0 0, L_0x55d0c5e10430;  1 drivers
S_0x55d0c5967980 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5964220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c596a940_0 .net "a", 3 0, L_0x55d0c5e136a0;  1 drivers
v0x55d0c596aa40_0 .net "b", 3 0, L_0x55d0c5e13790;  1 drivers
v0x55d0c596ab20_0 .net "ca", 3 0, L_0x55d0c5e13530;  1 drivers
v0x55d0c596abe0_0 .net "cin", 3 0, L_0x55d0c5e13880;  1 drivers
v0x55d0c596acc0_0 .net "sum", 3 0, L_0x55d0c5e13490;  1 drivers
L_0x55d0c5e11510 .part L_0x55d0c5e136a0, 0, 1;
L_0x55d0c5e11640 .part L_0x55d0c5e13790, 0, 1;
L_0x55d0c5e11770 .part L_0x55d0c5e13880, 0, 1;
L_0x55d0c5e11d40 .part L_0x55d0c5e136a0, 1, 1;
L_0x55d0c5e11e70 .part L_0x55d0c5e13790, 1, 1;
L_0x55d0c5e11fa0 .part L_0x55d0c5e13880, 1, 1;
L_0x55d0c5e12660 .part L_0x55d0c5e136a0, 2, 1;
L_0x55d0c5e12790 .part L_0x55d0c5e13790, 2, 1;
L_0x55d0c5e12910 .part L_0x55d0c5e13880, 2, 1;
L_0x55d0c5e12ee0 .part L_0x55d0c5e136a0, 3, 1;
L_0x55d0c5e130a0 .part L_0x55d0c5e13790, 3, 1;
L_0x55d0c5e13260 .part L_0x55d0c5e13880, 3, 1;
L_0x55d0c5e13490 .concat8 [ 1 1 1 1], L_0x55d0c5e10ff0, L_0x55d0c5e11910, L_0x55d0c5e12140, L_0x55d0c5e12ab0;
L_0x55d0c5e13530 .concat8 [ 1 1 1 1], L_0x55d0c5e11400, L_0x55d0c5e11c30, L_0x55d0c5e12550, L_0x55d0c5e12dd0;
S_0x55d0c5967bf0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5967980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e10b90 .functor XOR 1, L_0x55d0c5e11510, L_0x55d0c5e11640, C4<0>, C4<0>;
L_0x55d0c5e10ff0 .functor XOR 1, L_0x55d0c5e10b90, L_0x55d0c5e11770, C4<0>, C4<0>;
L_0x55d0c5e110b0 .functor AND 1, L_0x55d0c5e11510, L_0x55d0c5e11640, C4<1>, C4<1>;
L_0x55d0c5e111c0 .functor AND 1, L_0x55d0c5e11510, L_0x55d0c5e11770, C4<1>, C4<1>;
L_0x55d0c5e11280 .functor AND 1, L_0x55d0c5e11640, L_0x55d0c5e11770, C4<1>, C4<1>;
L_0x55d0c5e112f0 .functor OR 1, L_0x55d0c5e110b0, L_0x55d0c5e111c0, C4<0>, C4<0>;
L_0x55d0c5e11400 .functor OR 1, L_0x55d0c5e11280, L_0x55d0c5e112f0, C4<0>, C4<0>;
v0x55d0c5967e70_0 .net "a", 0 0, L_0x55d0c5e11510;  1 drivers
v0x55d0c5967f50_0 .net "b", 0 0, L_0x55d0c5e11640;  1 drivers
v0x55d0c5968010_0 .net "ca", 0 0, L_0x55d0c5e11400;  1 drivers
v0x55d0c59680e0_0 .net "cin", 0 0, L_0x55d0c5e11770;  1 drivers
v0x55d0c59681a0_0 .net "sum", 0 0, L_0x55d0c5e10ff0;  1 drivers
v0x55d0c59682b0_0 .net "w1", 0 0, L_0x55d0c5e10b90;  1 drivers
v0x55d0c5968370_0 .net "w2", 0 0, L_0x55d0c5e110b0;  1 drivers
v0x55d0c5968430_0 .net "w3", 0 0, L_0x55d0c5e111c0;  1 drivers
v0x55d0c59684f0_0 .net "w4", 0 0, L_0x55d0c5e11280;  1 drivers
v0x55d0c5968640_0 .net "w5", 0 0, L_0x55d0c5e112f0;  1 drivers
S_0x55d0c59687a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5967980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e118a0 .functor XOR 1, L_0x55d0c5e11d40, L_0x55d0c5e11e70, C4<0>, C4<0>;
L_0x55d0c5e11910 .functor XOR 1, L_0x55d0c5e118a0, L_0x55d0c5e11fa0, C4<0>, C4<0>;
L_0x55d0c5e11980 .functor AND 1, L_0x55d0c5e11d40, L_0x55d0c5e11e70, C4<1>, C4<1>;
L_0x55d0c5e119f0 .functor AND 1, L_0x55d0c5e11d40, L_0x55d0c5e11fa0, C4<1>, C4<1>;
L_0x55d0c5e11ab0 .functor AND 1, L_0x55d0c5e11e70, L_0x55d0c5e11fa0, C4<1>, C4<1>;
L_0x55d0c5e11b20 .functor OR 1, L_0x55d0c5e11980, L_0x55d0c5e119f0, C4<0>, C4<0>;
L_0x55d0c5e11c30 .functor OR 1, L_0x55d0c5e11ab0, L_0x55d0c5e11b20, C4<0>, C4<0>;
v0x55d0c59689c0_0 .net "a", 0 0, L_0x55d0c5e11d40;  1 drivers
v0x55d0c5968a80_0 .net "b", 0 0, L_0x55d0c5e11e70;  1 drivers
v0x55d0c5968b40_0 .net "ca", 0 0, L_0x55d0c5e11c30;  1 drivers
v0x55d0c5968c10_0 .net "cin", 0 0, L_0x55d0c5e11fa0;  1 drivers
v0x55d0c5968cd0_0 .net "sum", 0 0, L_0x55d0c5e11910;  1 drivers
v0x55d0c5968de0_0 .net "w1", 0 0, L_0x55d0c5e118a0;  1 drivers
v0x55d0c5968ea0_0 .net "w2", 0 0, L_0x55d0c5e11980;  1 drivers
v0x55d0c5968f60_0 .net "w3", 0 0, L_0x55d0c5e119f0;  1 drivers
v0x55d0c5969020_0 .net "w4", 0 0, L_0x55d0c5e11ab0;  1 drivers
v0x55d0c5969170_0 .net "w5", 0 0, L_0x55d0c5e11b20;  1 drivers
S_0x55d0c59692d0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5967980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e120d0 .functor XOR 1, L_0x55d0c5e12660, L_0x55d0c5e12790, C4<0>, C4<0>;
L_0x55d0c5e12140 .functor XOR 1, L_0x55d0c5e120d0, L_0x55d0c5e12910, C4<0>, C4<0>;
L_0x55d0c5e12200 .functor AND 1, L_0x55d0c5e12660, L_0x55d0c5e12790, C4<1>, C4<1>;
L_0x55d0c5e12310 .functor AND 1, L_0x55d0c5e12660, L_0x55d0c5e12910, C4<1>, C4<1>;
L_0x55d0c5e123d0 .functor AND 1, L_0x55d0c5e12790, L_0x55d0c5e12910, C4<1>, C4<1>;
L_0x55d0c5e12440 .functor OR 1, L_0x55d0c5e12200, L_0x55d0c5e12310, C4<0>, C4<0>;
L_0x55d0c5e12550 .functor OR 1, L_0x55d0c5e123d0, L_0x55d0c5e12440, C4<0>, C4<0>;
v0x55d0c5969500_0 .net "a", 0 0, L_0x55d0c5e12660;  1 drivers
v0x55d0c59695c0_0 .net "b", 0 0, L_0x55d0c5e12790;  1 drivers
v0x55d0c5969680_0 .net "ca", 0 0, L_0x55d0c5e12550;  1 drivers
v0x55d0c5969750_0 .net "cin", 0 0, L_0x55d0c5e12910;  1 drivers
v0x55d0c5969810_0 .net "sum", 0 0, L_0x55d0c5e12140;  1 drivers
v0x55d0c5969920_0 .net "w1", 0 0, L_0x55d0c5e120d0;  1 drivers
v0x55d0c59699e0_0 .net "w2", 0 0, L_0x55d0c5e12200;  1 drivers
v0x55d0c5969aa0_0 .net "w3", 0 0, L_0x55d0c5e12310;  1 drivers
v0x55d0c5969b60_0 .net "w4", 0 0, L_0x55d0c5e123d0;  1 drivers
v0x55d0c5969cb0_0 .net "w5", 0 0, L_0x55d0c5e12440;  1 drivers
S_0x55d0c5969e10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5967980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e12a40 .functor XOR 1, L_0x55d0c5e12ee0, L_0x55d0c5e130a0, C4<0>, C4<0>;
L_0x55d0c5e12ab0 .functor XOR 1, L_0x55d0c5e12a40, L_0x55d0c5e13260, C4<0>, C4<0>;
L_0x55d0c5e12b20 .functor AND 1, L_0x55d0c5e12ee0, L_0x55d0c5e130a0, C4<1>, C4<1>;
L_0x55d0c5e12b90 .functor AND 1, L_0x55d0c5e12ee0, L_0x55d0c5e13260, C4<1>, C4<1>;
L_0x55d0c5e12c50 .functor AND 1, L_0x55d0c5e130a0, L_0x55d0c5e13260, C4<1>, C4<1>;
L_0x55d0c5e12cc0 .functor OR 1, L_0x55d0c5e12b20, L_0x55d0c5e12b90, C4<0>, C4<0>;
L_0x55d0c5e12dd0 .functor OR 1, L_0x55d0c5e12c50, L_0x55d0c5e12cc0, C4<0>, C4<0>;
v0x55d0c596a010_0 .net "a", 0 0, L_0x55d0c5e12ee0;  1 drivers
v0x55d0c596a0f0_0 .net "b", 0 0, L_0x55d0c5e130a0;  1 drivers
v0x55d0c596a1b0_0 .net "ca", 0 0, L_0x55d0c5e12dd0;  1 drivers
v0x55d0c596a280_0 .net "cin", 0 0, L_0x55d0c5e13260;  1 drivers
v0x55d0c596a340_0 .net "sum", 0 0, L_0x55d0c5e12ab0;  1 drivers
v0x55d0c596a450_0 .net "w1", 0 0, L_0x55d0c5e12a40;  1 drivers
v0x55d0c596a510_0 .net "w2", 0 0, L_0x55d0c5e12b20;  1 drivers
v0x55d0c596a5d0_0 .net "w3", 0 0, L_0x55d0c5e12b90;  1 drivers
v0x55d0c596a690_0 .net "w4", 0 0, L_0x55d0c5e12c50;  1 drivers
v0x55d0c596a7e0_0 .net "w5", 0 0, L_0x55d0c5e12cc0;  1 drivers
S_0x55d0c596b8e0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c595cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5979e60_0 .net "a", 15 0, L_0x55d0c5e1f740;  1 drivers
v0x55d0c5979f60_0 .net "b", 15 0, L_0x55d0c5e1f830;  1 drivers
v0x55d0c597a040_0 .net "ca", 15 0, L_0x55d0c5e1f5b0;  1 drivers
v0x55d0c597a100_0 .net "cin", 15 0, L_0x55d0c5e1f920;  1 drivers
v0x55d0c597a1e0_0 .net "sum", 15 0, L_0x55d0c5e1f470;  1 drivers
L_0x55d0c5e198e0 .part L_0x55d0c5e1f740, 0, 8;
L_0x55d0c5e19980 .part L_0x55d0c5e1f830, 0, 8;
L_0x55d0c5e19a20 .part L_0x55d0c5e1f920, 0, 8;
L_0x55d0c5e1f1a0 .part L_0x55d0c5e1f740, 8, 8;
L_0x55d0c5e1f290 .part L_0x55d0c5e1f830, 8, 8;
L_0x55d0c5e1f380 .part L_0x55d0c5e1f920, 8, 8;
L_0x55d0c5e1f470 .concat8 [ 8 8 0 0], L_0x55d0c5e19610, L_0x55d0c5e1eed0;
L_0x55d0c5e1f5b0 .concat8 [ 8 8 0 0], L_0x55d0c5e19750, L_0x55d0c5e1f010;
S_0x55d0c596bb50 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c596b8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59727a0_0 .net "a", 7 0, L_0x55d0c5e198e0;  1 drivers
v0x55d0c59728a0_0 .net "b", 7 0, L_0x55d0c5e19980;  1 drivers
v0x55d0c5972980_0 .net "ca", 7 0, L_0x55d0c5e19750;  1 drivers
v0x55d0c5972a40_0 .net "cin", 7 0, L_0x55d0c5e19a20;  1 drivers
v0x55d0c5972b20_0 .net "sum", 7 0, L_0x55d0c5e19610;  1 drivers
L_0x55d0c5e16a70 .part L_0x55d0c5e198e0, 0, 4;
L_0x55d0c5e16b10 .part L_0x55d0c5e19980, 0, 4;
L_0x55d0c5e16bb0 .part L_0x55d0c5e19a20, 0, 4;
L_0x55d0c5e19300 .part L_0x55d0c5e198e0, 4, 4;
L_0x55d0c5e193f0 .part L_0x55d0c5e19980, 4, 4;
L_0x55d0c5e194e0 .part L_0x55d0c5e19a20, 4, 4;
L_0x55d0c5e19610 .concat8 [ 4 4 0 0], L_0x55d0c5e16860, L_0x55d0c5e190f0;
L_0x55d0c5e19750 .concat8 [ 4 4 0 0], L_0x55d0c5e16900, L_0x55d0c5e19190;
S_0x55d0c596bdd0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c596bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c596ede0_0 .net "a", 3 0, L_0x55d0c5e16a70;  1 drivers
v0x55d0c596eee0_0 .net "b", 3 0, L_0x55d0c5e16b10;  1 drivers
v0x55d0c596efc0_0 .net "ca", 3 0, L_0x55d0c5e16900;  1 drivers
v0x55d0c596f080_0 .net "cin", 3 0, L_0x55d0c5e16bb0;  1 drivers
v0x55d0c596f160_0 .net "sum", 3 0, L_0x55d0c5e16860;  1 drivers
L_0x55d0c5e148e0 .part L_0x55d0c5e16a70, 0, 1;
L_0x55d0c5e14a10 .part L_0x55d0c5e16b10, 0, 1;
L_0x55d0c5e14b40 .part L_0x55d0c5e16bb0, 0, 1;
L_0x55d0c5e15110 .part L_0x55d0c5e16a70, 1, 1;
L_0x55d0c5e15240 .part L_0x55d0c5e16b10, 1, 1;
L_0x55d0c5e15370 .part L_0x55d0c5e16bb0, 1, 1;
L_0x55d0c5e15a30 .part L_0x55d0c5e16a70, 2, 1;
L_0x55d0c5e15b60 .part L_0x55d0c5e16b10, 2, 1;
L_0x55d0c5e15ce0 .part L_0x55d0c5e16bb0, 2, 1;
L_0x55d0c5e162b0 .part L_0x55d0c5e16a70, 3, 1;
L_0x55d0c5e16470 .part L_0x55d0c5e16b10, 3, 1;
L_0x55d0c5e16630 .part L_0x55d0c5e16bb0, 3, 1;
L_0x55d0c5e16860 .concat8 [ 1 1 1 1], L_0x55d0c5e143c0, L_0x55d0c5e14ce0, L_0x55d0c5e15510, L_0x55d0c5e15e80;
L_0x55d0c5e16900 .concat8 [ 1 1 1 1], L_0x55d0c5e147d0, L_0x55d0c5e15000, L_0x55d0c5e15920, L_0x55d0c5e161a0;
S_0x55d0c596c070 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c596bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e13420 .functor XOR 1, L_0x55d0c5e148e0, L_0x55d0c5e14a10, C4<0>, C4<0>;
L_0x55d0c5e143c0 .functor XOR 1, L_0x55d0c5e13420, L_0x55d0c5e14b40, C4<0>, C4<0>;
L_0x55d0c5e14480 .functor AND 1, L_0x55d0c5e148e0, L_0x55d0c5e14a10, C4<1>, C4<1>;
L_0x55d0c5e14590 .functor AND 1, L_0x55d0c5e148e0, L_0x55d0c5e14b40, C4<1>, C4<1>;
L_0x55d0c5e14650 .functor AND 1, L_0x55d0c5e14a10, L_0x55d0c5e14b40, C4<1>, C4<1>;
L_0x55d0c5e146c0 .functor OR 1, L_0x55d0c5e14480, L_0x55d0c5e14590, C4<0>, C4<0>;
L_0x55d0c5e147d0 .functor OR 1, L_0x55d0c5e14650, L_0x55d0c5e146c0, C4<0>, C4<0>;
v0x55d0c596c310_0 .net "a", 0 0, L_0x55d0c5e148e0;  1 drivers
v0x55d0c596c3f0_0 .net "b", 0 0, L_0x55d0c5e14a10;  1 drivers
v0x55d0c596c4b0_0 .net "ca", 0 0, L_0x55d0c5e147d0;  1 drivers
v0x55d0c596c580_0 .net "cin", 0 0, L_0x55d0c5e14b40;  1 drivers
v0x55d0c596c640_0 .net "sum", 0 0, L_0x55d0c5e143c0;  1 drivers
v0x55d0c596c750_0 .net "w1", 0 0, L_0x55d0c5e13420;  1 drivers
v0x55d0c596c810_0 .net "w2", 0 0, L_0x55d0c5e14480;  1 drivers
v0x55d0c596c8d0_0 .net "w3", 0 0, L_0x55d0c5e14590;  1 drivers
v0x55d0c596c990_0 .net "w4", 0 0, L_0x55d0c5e14650;  1 drivers
v0x55d0c596cae0_0 .net "w5", 0 0, L_0x55d0c5e146c0;  1 drivers
S_0x55d0c596cc40 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c596bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e14c70 .functor XOR 1, L_0x55d0c5e15110, L_0x55d0c5e15240, C4<0>, C4<0>;
L_0x55d0c5e14ce0 .functor XOR 1, L_0x55d0c5e14c70, L_0x55d0c5e15370, C4<0>, C4<0>;
L_0x55d0c5e14d50 .functor AND 1, L_0x55d0c5e15110, L_0x55d0c5e15240, C4<1>, C4<1>;
L_0x55d0c5e14dc0 .functor AND 1, L_0x55d0c5e15110, L_0x55d0c5e15370, C4<1>, C4<1>;
L_0x55d0c5e14e80 .functor AND 1, L_0x55d0c5e15240, L_0x55d0c5e15370, C4<1>, C4<1>;
L_0x55d0c5e14ef0 .functor OR 1, L_0x55d0c5e14d50, L_0x55d0c5e14dc0, C4<0>, C4<0>;
L_0x55d0c5e15000 .functor OR 1, L_0x55d0c5e14e80, L_0x55d0c5e14ef0, C4<0>, C4<0>;
v0x55d0c596ce60_0 .net "a", 0 0, L_0x55d0c5e15110;  1 drivers
v0x55d0c596cf20_0 .net "b", 0 0, L_0x55d0c5e15240;  1 drivers
v0x55d0c596cfe0_0 .net "ca", 0 0, L_0x55d0c5e15000;  1 drivers
v0x55d0c596d0b0_0 .net "cin", 0 0, L_0x55d0c5e15370;  1 drivers
v0x55d0c596d170_0 .net "sum", 0 0, L_0x55d0c5e14ce0;  1 drivers
v0x55d0c596d280_0 .net "w1", 0 0, L_0x55d0c5e14c70;  1 drivers
v0x55d0c596d340_0 .net "w2", 0 0, L_0x55d0c5e14d50;  1 drivers
v0x55d0c596d400_0 .net "w3", 0 0, L_0x55d0c5e14dc0;  1 drivers
v0x55d0c596d4c0_0 .net "w4", 0 0, L_0x55d0c5e14e80;  1 drivers
v0x55d0c596d610_0 .net "w5", 0 0, L_0x55d0c5e14ef0;  1 drivers
S_0x55d0c596d770 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c596bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e154a0 .functor XOR 1, L_0x55d0c5e15a30, L_0x55d0c5e15b60, C4<0>, C4<0>;
L_0x55d0c5e15510 .functor XOR 1, L_0x55d0c5e154a0, L_0x55d0c5e15ce0, C4<0>, C4<0>;
L_0x55d0c5e155d0 .functor AND 1, L_0x55d0c5e15a30, L_0x55d0c5e15b60, C4<1>, C4<1>;
L_0x55d0c5e156e0 .functor AND 1, L_0x55d0c5e15a30, L_0x55d0c5e15ce0, C4<1>, C4<1>;
L_0x55d0c5e157a0 .functor AND 1, L_0x55d0c5e15b60, L_0x55d0c5e15ce0, C4<1>, C4<1>;
L_0x55d0c5e15810 .functor OR 1, L_0x55d0c5e155d0, L_0x55d0c5e156e0, C4<0>, C4<0>;
L_0x55d0c5e15920 .functor OR 1, L_0x55d0c5e157a0, L_0x55d0c5e15810, C4<0>, C4<0>;
v0x55d0c596d9a0_0 .net "a", 0 0, L_0x55d0c5e15a30;  1 drivers
v0x55d0c596da60_0 .net "b", 0 0, L_0x55d0c5e15b60;  1 drivers
v0x55d0c596db20_0 .net "ca", 0 0, L_0x55d0c5e15920;  1 drivers
v0x55d0c596dbf0_0 .net "cin", 0 0, L_0x55d0c5e15ce0;  1 drivers
v0x55d0c596dcb0_0 .net "sum", 0 0, L_0x55d0c5e15510;  1 drivers
v0x55d0c596ddc0_0 .net "w1", 0 0, L_0x55d0c5e154a0;  1 drivers
v0x55d0c596de80_0 .net "w2", 0 0, L_0x55d0c5e155d0;  1 drivers
v0x55d0c596df40_0 .net "w3", 0 0, L_0x55d0c5e156e0;  1 drivers
v0x55d0c596e000_0 .net "w4", 0 0, L_0x55d0c5e157a0;  1 drivers
v0x55d0c596e150_0 .net "w5", 0 0, L_0x55d0c5e15810;  1 drivers
S_0x55d0c596e2b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c596bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e15e10 .functor XOR 1, L_0x55d0c5e162b0, L_0x55d0c5e16470, C4<0>, C4<0>;
L_0x55d0c5e15e80 .functor XOR 1, L_0x55d0c5e15e10, L_0x55d0c5e16630, C4<0>, C4<0>;
L_0x55d0c5e15ef0 .functor AND 1, L_0x55d0c5e162b0, L_0x55d0c5e16470, C4<1>, C4<1>;
L_0x55d0c5e15f60 .functor AND 1, L_0x55d0c5e162b0, L_0x55d0c5e16630, C4<1>, C4<1>;
L_0x55d0c5e16020 .functor AND 1, L_0x55d0c5e16470, L_0x55d0c5e16630, C4<1>, C4<1>;
L_0x55d0c5e16090 .functor OR 1, L_0x55d0c5e15ef0, L_0x55d0c5e15f60, C4<0>, C4<0>;
L_0x55d0c5e161a0 .functor OR 1, L_0x55d0c5e16020, L_0x55d0c5e16090, C4<0>, C4<0>;
v0x55d0c596e4b0_0 .net "a", 0 0, L_0x55d0c5e162b0;  1 drivers
v0x55d0c596e590_0 .net "b", 0 0, L_0x55d0c5e16470;  1 drivers
v0x55d0c596e650_0 .net "ca", 0 0, L_0x55d0c5e161a0;  1 drivers
v0x55d0c596e720_0 .net "cin", 0 0, L_0x55d0c5e16630;  1 drivers
v0x55d0c596e7e0_0 .net "sum", 0 0, L_0x55d0c5e15e80;  1 drivers
v0x55d0c596e8f0_0 .net "w1", 0 0, L_0x55d0c5e15e10;  1 drivers
v0x55d0c596e9b0_0 .net "w2", 0 0, L_0x55d0c5e15ef0;  1 drivers
v0x55d0c596ea70_0 .net "w3", 0 0, L_0x55d0c5e15f60;  1 drivers
v0x55d0c596eb30_0 .net "w4", 0 0, L_0x55d0c5e16020;  1 drivers
v0x55d0c596ec80_0 .net "w5", 0 0, L_0x55d0c5e16090;  1 drivers
S_0x55d0c596f2e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c596bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59722a0_0 .net "a", 3 0, L_0x55d0c5e19300;  1 drivers
v0x55d0c59723a0_0 .net "b", 3 0, L_0x55d0c5e193f0;  1 drivers
v0x55d0c5972480_0 .net "ca", 3 0, L_0x55d0c5e19190;  1 drivers
v0x55d0c5972540_0 .net "cin", 3 0, L_0x55d0c5e194e0;  1 drivers
v0x55d0c5972620_0 .net "sum", 3 0, L_0x55d0c5e190f0;  1 drivers
L_0x55d0c5e17170 .part L_0x55d0c5e19300, 0, 1;
L_0x55d0c5e172a0 .part L_0x55d0c5e193f0, 0, 1;
L_0x55d0c5e173d0 .part L_0x55d0c5e194e0, 0, 1;
L_0x55d0c5e179a0 .part L_0x55d0c5e19300, 1, 1;
L_0x55d0c5e17ad0 .part L_0x55d0c5e193f0, 1, 1;
L_0x55d0c5e17c00 .part L_0x55d0c5e194e0, 1, 1;
L_0x55d0c5e182c0 .part L_0x55d0c5e19300, 2, 1;
L_0x55d0c5e183f0 .part L_0x55d0c5e193f0, 2, 1;
L_0x55d0c5e18570 .part L_0x55d0c5e194e0, 2, 1;
L_0x55d0c5e18b40 .part L_0x55d0c5e19300, 3, 1;
L_0x55d0c5e18d00 .part L_0x55d0c5e193f0, 3, 1;
L_0x55d0c5e18ec0 .part L_0x55d0c5e194e0, 3, 1;
L_0x55d0c5e190f0 .concat8 [ 1 1 1 1], L_0x55d0c5e16c50, L_0x55d0c5e17570, L_0x55d0c5e17da0, L_0x55d0c5e18710;
L_0x55d0c5e19190 .concat8 [ 1 1 1 1], L_0x55d0c5e17060, L_0x55d0c5e17890, L_0x55d0c5e181b0, L_0x55d0c5e18a30;
S_0x55d0c596f550 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c596f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e167f0 .functor XOR 1, L_0x55d0c5e17170, L_0x55d0c5e172a0, C4<0>, C4<0>;
L_0x55d0c5e16c50 .functor XOR 1, L_0x55d0c5e167f0, L_0x55d0c5e173d0, C4<0>, C4<0>;
L_0x55d0c5e16d10 .functor AND 1, L_0x55d0c5e17170, L_0x55d0c5e172a0, C4<1>, C4<1>;
L_0x55d0c5e16e20 .functor AND 1, L_0x55d0c5e17170, L_0x55d0c5e173d0, C4<1>, C4<1>;
L_0x55d0c5e16ee0 .functor AND 1, L_0x55d0c5e172a0, L_0x55d0c5e173d0, C4<1>, C4<1>;
L_0x55d0c5e16f50 .functor OR 1, L_0x55d0c5e16d10, L_0x55d0c5e16e20, C4<0>, C4<0>;
L_0x55d0c5e17060 .functor OR 1, L_0x55d0c5e16ee0, L_0x55d0c5e16f50, C4<0>, C4<0>;
v0x55d0c596f7d0_0 .net "a", 0 0, L_0x55d0c5e17170;  1 drivers
v0x55d0c596f8b0_0 .net "b", 0 0, L_0x55d0c5e172a0;  1 drivers
v0x55d0c596f970_0 .net "ca", 0 0, L_0x55d0c5e17060;  1 drivers
v0x55d0c596fa40_0 .net "cin", 0 0, L_0x55d0c5e173d0;  1 drivers
v0x55d0c596fb00_0 .net "sum", 0 0, L_0x55d0c5e16c50;  1 drivers
v0x55d0c596fc10_0 .net "w1", 0 0, L_0x55d0c5e167f0;  1 drivers
v0x55d0c596fcd0_0 .net "w2", 0 0, L_0x55d0c5e16d10;  1 drivers
v0x55d0c596fd90_0 .net "w3", 0 0, L_0x55d0c5e16e20;  1 drivers
v0x55d0c596fe50_0 .net "w4", 0 0, L_0x55d0c5e16ee0;  1 drivers
v0x55d0c596ffa0_0 .net "w5", 0 0, L_0x55d0c5e16f50;  1 drivers
S_0x55d0c5970100 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c596f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e17500 .functor XOR 1, L_0x55d0c5e179a0, L_0x55d0c5e17ad0, C4<0>, C4<0>;
L_0x55d0c5e17570 .functor XOR 1, L_0x55d0c5e17500, L_0x55d0c5e17c00, C4<0>, C4<0>;
L_0x55d0c5e175e0 .functor AND 1, L_0x55d0c5e179a0, L_0x55d0c5e17ad0, C4<1>, C4<1>;
L_0x55d0c5e17650 .functor AND 1, L_0x55d0c5e179a0, L_0x55d0c5e17c00, C4<1>, C4<1>;
L_0x55d0c5e17710 .functor AND 1, L_0x55d0c5e17ad0, L_0x55d0c5e17c00, C4<1>, C4<1>;
L_0x55d0c5e17780 .functor OR 1, L_0x55d0c5e175e0, L_0x55d0c5e17650, C4<0>, C4<0>;
L_0x55d0c5e17890 .functor OR 1, L_0x55d0c5e17710, L_0x55d0c5e17780, C4<0>, C4<0>;
v0x55d0c5970320_0 .net "a", 0 0, L_0x55d0c5e179a0;  1 drivers
v0x55d0c59703e0_0 .net "b", 0 0, L_0x55d0c5e17ad0;  1 drivers
v0x55d0c59704a0_0 .net "ca", 0 0, L_0x55d0c5e17890;  1 drivers
v0x55d0c5970570_0 .net "cin", 0 0, L_0x55d0c5e17c00;  1 drivers
v0x55d0c5970630_0 .net "sum", 0 0, L_0x55d0c5e17570;  1 drivers
v0x55d0c5970740_0 .net "w1", 0 0, L_0x55d0c5e17500;  1 drivers
v0x55d0c5970800_0 .net "w2", 0 0, L_0x55d0c5e175e0;  1 drivers
v0x55d0c59708c0_0 .net "w3", 0 0, L_0x55d0c5e17650;  1 drivers
v0x55d0c5970980_0 .net "w4", 0 0, L_0x55d0c5e17710;  1 drivers
v0x55d0c5970ad0_0 .net "w5", 0 0, L_0x55d0c5e17780;  1 drivers
S_0x55d0c5970c30 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c596f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e17d30 .functor XOR 1, L_0x55d0c5e182c0, L_0x55d0c5e183f0, C4<0>, C4<0>;
L_0x55d0c5e17da0 .functor XOR 1, L_0x55d0c5e17d30, L_0x55d0c5e18570, C4<0>, C4<0>;
L_0x55d0c5e17e60 .functor AND 1, L_0x55d0c5e182c0, L_0x55d0c5e183f0, C4<1>, C4<1>;
L_0x55d0c5e17f70 .functor AND 1, L_0x55d0c5e182c0, L_0x55d0c5e18570, C4<1>, C4<1>;
L_0x55d0c5e18030 .functor AND 1, L_0x55d0c5e183f0, L_0x55d0c5e18570, C4<1>, C4<1>;
L_0x55d0c5e180a0 .functor OR 1, L_0x55d0c5e17e60, L_0x55d0c5e17f70, C4<0>, C4<0>;
L_0x55d0c5e181b0 .functor OR 1, L_0x55d0c5e18030, L_0x55d0c5e180a0, C4<0>, C4<0>;
v0x55d0c5970e60_0 .net "a", 0 0, L_0x55d0c5e182c0;  1 drivers
v0x55d0c5970f20_0 .net "b", 0 0, L_0x55d0c5e183f0;  1 drivers
v0x55d0c5970fe0_0 .net "ca", 0 0, L_0x55d0c5e181b0;  1 drivers
v0x55d0c59710b0_0 .net "cin", 0 0, L_0x55d0c5e18570;  1 drivers
v0x55d0c5971170_0 .net "sum", 0 0, L_0x55d0c5e17da0;  1 drivers
v0x55d0c5971280_0 .net "w1", 0 0, L_0x55d0c5e17d30;  1 drivers
v0x55d0c5971340_0 .net "w2", 0 0, L_0x55d0c5e17e60;  1 drivers
v0x55d0c5971400_0 .net "w3", 0 0, L_0x55d0c5e17f70;  1 drivers
v0x55d0c59714c0_0 .net "w4", 0 0, L_0x55d0c5e18030;  1 drivers
v0x55d0c5971610_0 .net "w5", 0 0, L_0x55d0c5e180a0;  1 drivers
S_0x55d0c5971770 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c596f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e186a0 .functor XOR 1, L_0x55d0c5e18b40, L_0x55d0c5e18d00, C4<0>, C4<0>;
L_0x55d0c5e18710 .functor XOR 1, L_0x55d0c5e186a0, L_0x55d0c5e18ec0, C4<0>, C4<0>;
L_0x55d0c5e18780 .functor AND 1, L_0x55d0c5e18b40, L_0x55d0c5e18d00, C4<1>, C4<1>;
L_0x55d0c5e187f0 .functor AND 1, L_0x55d0c5e18b40, L_0x55d0c5e18ec0, C4<1>, C4<1>;
L_0x55d0c5e188b0 .functor AND 1, L_0x55d0c5e18d00, L_0x55d0c5e18ec0, C4<1>, C4<1>;
L_0x55d0c5e18920 .functor OR 1, L_0x55d0c5e18780, L_0x55d0c5e187f0, C4<0>, C4<0>;
L_0x55d0c5e18a30 .functor OR 1, L_0x55d0c5e188b0, L_0x55d0c5e18920, C4<0>, C4<0>;
v0x55d0c5971970_0 .net "a", 0 0, L_0x55d0c5e18b40;  1 drivers
v0x55d0c5971a50_0 .net "b", 0 0, L_0x55d0c5e18d00;  1 drivers
v0x55d0c5971b10_0 .net "ca", 0 0, L_0x55d0c5e18a30;  1 drivers
v0x55d0c5971be0_0 .net "cin", 0 0, L_0x55d0c5e18ec0;  1 drivers
v0x55d0c5971ca0_0 .net "sum", 0 0, L_0x55d0c5e18710;  1 drivers
v0x55d0c5971db0_0 .net "w1", 0 0, L_0x55d0c5e186a0;  1 drivers
v0x55d0c5971e70_0 .net "w2", 0 0, L_0x55d0c5e18780;  1 drivers
v0x55d0c5971f30_0 .net "w3", 0 0, L_0x55d0c5e187f0;  1 drivers
v0x55d0c5971ff0_0 .net "w4", 0 0, L_0x55d0c5e188b0;  1 drivers
v0x55d0c5972140_0 .net "w5", 0 0, L_0x55d0c5e18920;  1 drivers
S_0x55d0c5972cf0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c596b8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5979910_0 .net "a", 7 0, L_0x55d0c5e1f1a0;  1 drivers
v0x55d0c5979a10_0 .net "b", 7 0, L_0x55d0c5e1f290;  1 drivers
v0x55d0c5979af0_0 .net "ca", 7 0, L_0x55d0c5e1f010;  1 drivers
v0x55d0c5979bb0_0 .net "cin", 7 0, L_0x55d0c5e1f380;  1 drivers
v0x55d0c5979c90_0 .net "sum", 7 0, L_0x55d0c5e1eed0;  1 drivers
L_0x55d0c5e1c230 .part L_0x55d0c5e1f1a0, 0, 4;
L_0x55d0c5e1c2d0 .part L_0x55d0c5e1f290, 0, 4;
L_0x55d0c5e1c370 .part L_0x55d0c5e1f380, 0, 4;
L_0x55d0c5e1ebc0 .part L_0x55d0c5e1f1a0, 4, 4;
L_0x55d0c5e1ecb0 .part L_0x55d0c5e1f290, 4, 4;
L_0x55d0c5e1eda0 .part L_0x55d0c5e1f380, 4, 4;
L_0x55d0c5e1eed0 .concat8 [ 4 4 0 0], L_0x55d0c5e1c020, L_0x55d0c5e1e9b0;
L_0x55d0c5e1f010 .concat8 [ 4 4 0 0], L_0x55d0c5e1c0c0, L_0x55d0c5e1ea50;
S_0x55d0c5972f60 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5972cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5975f50_0 .net "a", 3 0, L_0x55d0c5e1c230;  1 drivers
v0x55d0c5976050_0 .net "b", 3 0, L_0x55d0c5e1c2d0;  1 drivers
v0x55d0c5976130_0 .net "ca", 3 0, L_0x55d0c5e1c0c0;  1 drivers
v0x55d0c59761f0_0 .net "cin", 3 0, L_0x55d0c5e1c370;  1 drivers
v0x55d0c59762d0_0 .net "sum", 3 0, L_0x55d0c5e1c020;  1 drivers
L_0x55d0c5e19fe0 .part L_0x55d0c5e1c230, 0, 1;
L_0x55d0c5e1a110 .part L_0x55d0c5e1c2d0, 0, 1;
L_0x55d0c5e1a240 .part L_0x55d0c5e1c370, 0, 1;
L_0x55d0c5e1a850 .part L_0x55d0c5e1c230, 1, 1;
L_0x55d0c5e1a980 .part L_0x55d0c5e1c2d0, 1, 1;
L_0x55d0c5e1aab0 .part L_0x55d0c5e1c370, 1, 1;
L_0x55d0c5e1b1f0 .part L_0x55d0c5e1c230, 2, 1;
L_0x55d0c5e1b320 .part L_0x55d0c5e1c2d0, 2, 1;
L_0x55d0c5e1b4a0 .part L_0x55d0c5e1c370, 2, 1;
L_0x55d0c5e1ba70 .part L_0x55d0c5e1c230, 3, 1;
L_0x55d0c5e1bc30 .part L_0x55d0c5e1c2d0, 3, 1;
L_0x55d0c5e1bdf0 .part L_0x55d0c5e1c370, 3, 1;
L_0x55d0c5e1c020 .concat8 [ 1 1 1 1], L_0x55d0c5e19ac0, L_0x55d0c5e1a3e0, L_0x55d0c5e1ac90, L_0x55d0c5e1b640;
L_0x55d0c5e1c0c0 .concat8 [ 1 1 1 1], L_0x55d0c5e19ed0, L_0x55d0c5e1a740, L_0x55d0c5e1b0e0, L_0x55d0c5e1b960;
S_0x55d0c59731e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5972f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e19080 .functor XOR 1, L_0x55d0c5e19fe0, L_0x55d0c5e1a110, C4<0>, C4<0>;
L_0x55d0c5e19ac0 .functor XOR 1, L_0x55d0c5e19080, L_0x55d0c5e1a240, C4<0>, C4<0>;
L_0x55d0c5e19b80 .functor AND 1, L_0x55d0c5e19fe0, L_0x55d0c5e1a110, C4<1>, C4<1>;
L_0x55d0c5e19c90 .functor AND 1, L_0x55d0c5e19fe0, L_0x55d0c5e1a240, C4<1>, C4<1>;
L_0x55d0c5e19d50 .functor AND 1, L_0x55d0c5e1a110, L_0x55d0c5e1a240, C4<1>, C4<1>;
L_0x55d0c5e19dc0 .functor OR 1, L_0x55d0c5e19b80, L_0x55d0c5e19c90, C4<0>, C4<0>;
L_0x55d0c5e19ed0 .functor OR 1, L_0x55d0c5e19d50, L_0x55d0c5e19dc0, C4<0>, C4<0>;
v0x55d0c5973480_0 .net "a", 0 0, L_0x55d0c5e19fe0;  1 drivers
v0x55d0c5973560_0 .net "b", 0 0, L_0x55d0c5e1a110;  1 drivers
v0x55d0c5973620_0 .net "ca", 0 0, L_0x55d0c5e19ed0;  1 drivers
v0x55d0c59736f0_0 .net "cin", 0 0, L_0x55d0c5e1a240;  1 drivers
v0x55d0c59737b0_0 .net "sum", 0 0, L_0x55d0c5e19ac0;  1 drivers
v0x55d0c59738c0_0 .net "w1", 0 0, L_0x55d0c5e19080;  1 drivers
v0x55d0c5973980_0 .net "w2", 0 0, L_0x55d0c5e19b80;  1 drivers
v0x55d0c5973a40_0 .net "w3", 0 0, L_0x55d0c5e19c90;  1 drivers
v0x55d0c5973b00_0 .net "w4", 0 0, L_0x55d0c5e19d50;  1 drivers
v0x55d0c5973c50_0 .net "w5", 0 0, L_0x55d0c5e19dc0;  1 drivers
S_0x55d0c5973db0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5972f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e1a370 .functor XOR 1, L_0x55d0c5e1a850, L_0x55d0c5e1a980, C4<0>, C4<0>;
L_0x55d0c5e1a3e0 .functor XOR 1, L_0x55d0c5e1a370, L_0x55d0c5e1aab0, C4<0>, C4<0>;
L_0x55d0c5e1a450 .functor AND 1, L_0x55d0c5e1a850, L_0x55d0c5e1a980, C4<1>, C4<1>;
L_0x55d0c5e1a4c0 .functor AND 1, L_0x55d0c5e1a850, L_0x55d0c5e1aab0, C4<1>, C4<1>;
L_0x55d0c5e1a580 .functor AND 1, L_0x55d0c5e1a980, L_0x55d0c5e1aab0, C4<1>, C4<1>;
L_0x55d0c5e1a5f0 .functor OR 1, L_0x55d0c5e1a450, L_0x55d0c5e1a4c0, C4<0>, C4<0>;
L_0x55d0c5e1a740 .functor OR 1, L_0x55d0c5e1a580, L_0x55d0c5e1a5f0, C4<0>, C4<0>;
v0x55d0c5973fd0_0 .net "a", 0 0, L_0x55d0c5e1a850;  1 drivers
v0x55d0c5974090_0 .net "b", 0 0, L_0x55d0c5e1a980;  1 drivers
v0x55d0c5974150_0 .net "ca", 0 0, L_0x55d0c5e1a740;  1 drivers
v0x55d0c5974220_0 .net "cin", 0 0, L_0x55d0c5e1aab0;  1 drivers
v0x55d0c59742e0_0 .net "sum", 0 0, L_0x55d0c5e1a3e0;  1 drivers
v0x55d0c59743f0_0 .net "w1", 0 0, L_0x55d0c5e1a370;  1 drivers
v0x55d0c59744b0_0 .net "w2", 0 0, L_0x55d0c5e1a450;  1 drivers
v0x55d0c5974570_0 .net "w3", 0 0, L_0x55d0c5e1a4c0;  1 drivers
v0x55d0c5974630_0 .net "w4", 0 0, L_0x55d0c5e1a580;  1 drivers
v0x55d0c5974780_0 .net "w5", 0 0, L_0x55d0c5e1a5f0;  1 drivers
S_0x55d0c59748e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5972f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e1ac20 .functor XOR 1, L_0x55d0c5e1b1f0, L_0x55d0c5e1b320, C4<0>, C4<0>;
L_0x55d0c5e1ac90 .functor XOR 1, L_0x55d0c5e1ac20, L_0x55d0c5e1b4a0, C4<0>, C4<0>;
L_0x55d0c5e1ad50 .functor AND 1, L_0x55d0c5e1b1f0, L_0x55d0c5e1b320, C4<1>, C4<1>;
L_0x55d0c5e1ae60 .functor AND 1, L_0x55d0c5e1b1f0, L_0x55d0c5e1b4a0, C4<1>, C4<1>;
L_0x55d0c5e1af20 .functor AND 1, L_0x55d0c5e1b320, L_0x55d0c5e1b4a0, C4<1>, C4<1>;
L_0x55d0c5e1af90 .functor OR 1, L_0x55d0c5e1ad50, L_0x55d0c5e1ae60, C4<0>, C4<0>;
L_0x55d0c5e1b0e0 .functor OR 1, L_0x55d0c5e1af20, L_0x55d0c5e1af90, C4<0>, C4<0>;
v0x55d0c5974b10_0 .net "a", 0 0, L_0x55d0c5e1b1f0;  1 drivers
v0x55d0c5974bd0_0 .net "b", 0 0, L_0x55d0c5e1b320;  1 drivers
v0x55d0c5974c90_0 .net "ca", 0 0, L_0x55d0c5e1b0e0;  1 drivers
v0x55d0c5974d60_0 .net "cin", 0 0, L_0x55d0c5e1b4a0;  1 drivers
v0x55d0c5974e20_0 .net "sum", 0 0, L_0x55d0c5e1ac90;  1 drivers
v0x55d0c5974f30_0 .net "w1", 0 0, L_0x55d0c5e1ac20;  1 drivers
v0x55d0c5974ff0_0 .net "w2", 0 0, L_0x55d0c5e1ad50;  1 drivers
v0x55d0c59750b0_0 .net "w3", 0 0, L_0x55d0c5e1ae60;  1 drivers
v0x55d0c5975170_0 .net "w4", 0 0, L_0x55d0c5e1af20;  1 drivers
v0x55d0c59752c0_0 .net "w5", 0 0, L_0x55d0c5e1af90;  1 drivers
S_0x55d0c5975420 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5972f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e1b5d0 .functor XOR 1, L_0x55d0c5e1ba70, L_0x55d0c5e1bc30, C4<0>, C4<0>;
L_0x55d0c5e1b640 .functor XOR 1, L_0x55d0c5e1b5d0, L_0x55d0c5e1bdf0, C4<0>, C4<0>;
L_0x55d0c5e1b6b0 .functor AND 1, L_0x55d0c5e1ba70, L_0x55d0c5e1bc30, C4<1>, C4<1>;
L_0x55d0c5e1b720 .functor AND 1, L_0x55d0c5e1ba70, L_0x55d0c5e1bdf0, C4<1>, C4<1>;
L_0x55d0c5e1b7e0 .functor AND 1, L_0x55d0c5e1bc30, L_0x55d0c5e1bdf0, C4<1>, C4<1>;
L_0x55d0c5e1b850 .functor OR 1, L_0x55d0c5e1b6b0, L_0x55d0c5e1b720, C4<0>, C4<0>;
L_0x55d0c5e1b960 .functor OR 1, L_0x55d0c5e1b7e0, L_0x55d0c5e1b850, C4<0>, C4<0>;
v0x55d0c5975620_0 .net "a", 0 0, L_0x55d0c5e1ba70;  1 drivers
v0x55d0c5975700_0 .net "b", 0 0, L_0x55d0c5e1bc30;  1 drivers
v0x55d0c59757c0_0 .net "ca", 0 0, L_0x55d0c5e1b960;  1 drivers
v0x55d0c5975890_0 .net "cin", 0 0, L_0x55d0c5e1bdf0;  1 drivers
v0x55d0c5975950_0 .net "sum", 0 0, L_0x55d0c5e1b640;  1 drivers
v0x55d0c5975a60_0 .net "w1", 0 0, L_0x55d0c5e1b5d0;  1 drivers
v0x55d0c5975b20_0 .net "w2", 0 0, L_0x55d0c5e1b6b0;  1 drivers
v0x55d0c5975be0_0 .net "w3", 0 0, L_0x55d0c5e1b720;  1 drivers
v0x55d0c5975ca0_0 .net "w4", 0 0, L_0x55d0c5e1b7e0;  1 drivers
v0x55d0c5975df0_0 .net "w5", 0 0, L_0x55d0c5e1b850;  1 drivers
S_0x55d0c5976450 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5972cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5979410_0 .net "a", 3 0, L_0x55d0c5e1ebc0;  1 drivers
v0x55d0c5979510_0 .net "b", 3 0, L_0x55d0c5e1ecb0;  1 drivers
v0x55d0c59795f0_0 .net "ca", 3 0, L_0x55d0c5e1ea50;  1 drivers
v0x55d0c59796b0_0 .net "cin", 3 0, L_0x55d0c5e1eda0;  1 drivers
v0x55d0c5979790_0 .net "sum", 3 0, L_0x55d0c5e1e9b0;  1 drivers
L_0x55d0c5e1c970 .part L_0x55d0c5e1ebc0, 0, 1;
L_0x55d0c5e1caa0 .part L_0x55d0c5e1ecb0, 0, 1;
L_0x55d0c5e1cbd0 .part L_0x55d0c5e1eda0, 0, 1;
L_0x55d0c5e1d1e0 .part L_0x55d0c5e1ebc0, 1, 1;
L_0x55d0c5e1d310 .part L_0x55d0c5e1ecb0, 1, 1;
L_0x55d0c5e1d440 .part L_0x55d0c5e1eda0, 1, 1;
L_0x55d0c5e1db80 .part L_0x55d0c5e1ebc0, 2, 1;
L_0x55d0c5e1dcb0 .part L_0x55d0c5e1ecb0, 2, 1;
L_0x55d0c5e1de30 .part L_0x55d0c5e1eda0, 2, 1;
L_0x55d0c5e1e400 .part L_0x55d0c5e1ebc0, 3, 1;
L_0x55d0c5e1e5c0 .part L_0x55d0c5e1ecb0, 3, 1;
L_0x55d0c5e1e780 .part L_0x55d0c5e1eda0, 3, 1;
L_0x55d0c5e1e9b0 .concat8 [ 1 1 1 1], L_0x55d0c5e1c410, L_0x55d0c5e1cd70, L_0x55d0c5e1d620, L_0x55d0c5e1dfd0;
L_0x55d0c5e1ea50 .concat8 [ 1 1 1 1], L_0x55d0c5e1c860, L_0x55d0c5e1d0d0, L_0x55d0c5e1da70, L_0x55d0c5e1e2f0;
S_0x55d0c59766c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5976450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e1bfb0 .functor XOR 1, L_0x55d0c5e1c970, L_0x55d0c5e1caa0, C4<0>, C4<0>;
L_0x55d0c5e1c410 .functor XOR 1, L_0x55d0c5e1bfb0, L_0x55d0c5e1cbd0, C4<0>, C4<0>;
L_0x55d0c5e1c4d0 .functor AND 1, L_0x55d0c5e1c970, L_0x55d0c5e1caa0, C4<1>, C4<1>;
L_0x55d0c5e1c5e0 .functor AND 1, L_0x55d0c5e1c970, L_0x55d0c5e1cbd0, C4<1>, C4<1>;
L_0x55d0c5e1c6a0 .functor AND 1, L_0x55d0c5e1caa0, L_0x55d0c5e1cbd0, C4<1>, C4<1>;
L_0x55d0c5e1c710 .functor OR 1, L_0x55d0c5e1c4d0, L_0x55d0c5e1c5e0, C4<0>, C4<0>;
L_0x55d0c5e1c860 .functor OR 1, L_0x55d0c5e1c6a0, L_0x55d0c5e1c710, C4<0>, C4<0>;
v0x55d0c5976940_0 .net "a", 0 0, L_0x55d0c5e1c970;  1 drivers
v0x55d0c5976a20_0 .net "b", 0 0, L_0x55d0c5e1caa0;  1 drivers
v0x55d0c5976ae0_0 .net "ca", 0 0, L_0x55d0c5e1c860;  1 drivers
v0x55d0c5976bb0_0 .net "cin", 0 0, L_0x55d0c5e1cbd0;  1 drivers
v0x55d0c5976c70_0 .net "sum", 0 0, L_0x55d0c5e1c410;  1 drivers
v0x55d0c5976d80_0 .net "w1", 0 0, L_0x55d0c5e1bfb0;  1 drivers
v0x55d0c5976e40_0 .net "w2", 0 0, L_0x55d0c5e1c4d0;  1 drivers
v0x55d0c5976f00_0 .net "w3", 0 0, L_0x55d0c5e1c5e0;  1 drivers
v0x55d0c5976fc0_0 .net "w4", 0 0, L_0x55d0c5e1c6a0;  1 drivers
v0x55d0c5977110_0 .net "w5", 0 0, L_0x55d0c5e1c710;  1 drivers
S_0x55d0c5977270 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5976450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e1cd00 .functor XOR 1, L_0x55d0c5e1d1e0, L_0x55d0c5e1d310, C4<0>, C4<0>;
L_0x55d0c5e1cd70 .functor XOR 1, L_0x55d0c5e1cd00, L_0x55d0c5e1d440, C4<0>, C4<0>;
L_0x55d0c5e1cde0 .functor AND 1, L_0x55d0c5e1d1e0, L_0x55d0c5e1d310, C4<1>, C4<1>;
L_0x55d0c5e1ce50 .functor AND 1, L_0x55d0c5e1d1e0, L_0x55d0c5e1d440, C4<1>, C4<1>;
L_0x55d0c5e1cf10 .functor AND 1, L_0x55d0c5e1d310, L_0x55d0c5e1d440, C4<1>, C4<1>;
L_0x55d0c5e1cf80 .functor OR 1, L_0x55d0c5e1cde0, L_0x55d0c5e1ce50, C4<0>, C4<0>;
L_0x55d0c5e1d0d0 .functor OR 1, L_0x55d0c5e1cf10, L_0x55d0c5e1cf80, C4<0>, C4<0>;
v0x55d0c5977490_0 .net "a", 0 0, L_0x55d0c5e1d1e0;  1 drivers
v0x55d0c5977550_0 .net "b", 0 0, L_0x55d0c5e1d310;  1 drivers
v0x55d0c5977610_0 .net "ca", 0 0, L_0x55d0c5e1d0d0;  1 drivers
v0x55d0c59776e0_0 .net "cin", 0 0, L_0x55d0c5e1d440;  1 drivers
v0x55d0c59777a0_0 .net "sum", 0 0, L_0x55d0c5e1cd70;  1 drivers
v0x55d0c59778b0_0 .net "w1", 0 0, L_0x55d0c5e1cd00;  1 drivers
v0x55d0c5977970_0 .net "w2", 0 0, L_0x55d0c5e1cde0;  1 drivers
v0x55d0c5977a30_0 .net "w3", 0 0, L_0x55d0c5e1ce50;  1 drivers
v0x55d0c5977af0_0 .net "w4", 0 0, L_0x55d0c5e1cf10;  1 drivers
v0x55d0c5977c40_0 .net "w5", 0 0, L_0x55d0c5e1cf80;  1 drivers
S_0x55d0c5977da0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5976450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e1d5b0 .functor XOR 1, L_0x55d0c5e1db80, L_0x55d0c5e1dcb0, C4<0>, C4<0>;
L_0x55d0c5e1d620 .functor XOR 1, L_0x55d0c5e1d5b0, L_0x55d0c5e1de30, C4<0>, C4<0>;
L_0x55d0c5e1d6e0 .functor AND 1, L_0x55d0c5e1db80, L_0x55d0c5e1dcb0, C4<1>, C4<1>;
L_0x55d0c5e1d7f0 .functor AND 1, L_0x55d0c5e1db80, L_0x55d0c5e1de30, C4<1>, C4<1>;
L_0x55d0c5e1d8b0 .functor AND 1, L_0x55d0c5e1dcb0, L_0x55d0c5e1de30, C4<1>, C4<1>;
L_0x55d0c5e1d920 .functor OR 1, L_0x55d0c5e1d6e0, L_0x55d0c5e1d7f0, C4<0>, C4<0>;
L_0x55d0c5e1da70 .functor OR 1, L_0x55d0c5e1d8b0, L_0x55d0c5e1d920, C4<0>, C4<0>;
v0x55d0c5977fd0_0 .net "a", 0 0, L_0x55d0c5e1db80;  1 drivers
v0x55d0c5978090_0 .net "b", 0 0, L_0x55d0c5e1dcb0;  1 drivers
v0x55d0c5978150_0 .net "ca", 0 0, L_0x55d0c5e1da70;  1 drivers
v0x55d0c5978220_0 .net "cin", 0 0, L_0x55d0c5e1de30;  1 drivers
v0x55d0c59782e0_0 .net "sum", 0 0, L_0x55d0c5e1d620;  1 drivers
v0x55d0c59783f0_0 .net "w1", 0 0, L_0x55d0c5e1d5b0;  1 drivers
v0x55d0c59784b0_0 .net "w2", 0 0, L_0x55d0c5e1d6e0;  1 drivers
v0x55d0c5978570_0 .net "w3", 0 0, L_0x55d0c5e1d7f0;  1 drivers
v0x55d0c5978630_0 .net "w4", 0 0, L_0x55d0c5e1d8b0;  1 drivers
v0x55d0c5978780_0 .net "w5", 0 0, L_0x55d0c5e1d920;  1 drivers
S_0x55d0c59788e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5976450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e1df60 .functor XOR 1, L_0x55d0c5e1e400, L_0x55d0c5e1e5c0, C4<0>, C4<0>;
L_0x55d0c5e1dfd0 .functor XOR 1, L_0x55d0c5e1df60, L_0x55d0c5e1e780, C4<0>, C4<0>;
L_0x55d0c5e1e040 .functor AND 1, L_0x55d0c5e1e400, L_0x55d0c5e1e5c0, C4<1>, C4<1>;
L_0x55d0c5e1e0b0 .functor AND 1, L_0x55d0c5e1e400, L_0x55d0c5e1e780, C4<1>, C4<1>;
L_0x55d0c5e1e170 .functor AND 1, L_0x55d0c5e1e5c0, L_0x55d0c5e1e780, C4<1>, C4<1>;
L_0x55d0c5e1e1e0 .functor OR 1, L_0x55d0c5e1e040, L_0x55d0c5e1e0b0, C4<0>, C4<0>;
L_0x55d0c5e1e2f0 .functor OR 1, L_0x55d0c5e1e170, L_0x55d0c5e1e1e0, C4<0>, C4<0>;
v0x55d0c5978ae0_0 .net "a", 0 0, L_0x55d0c5e1e400;  1 drivers
v0x55d0c5978bc0_0 .net "b", 0 0, L_0x55d0c5e1e5c0;  1 drivers
v0x55d0c5978c80_0 .net "ca", 0 0, L_0x55d0c5e1e2f0;  1 drivers
v0x55d0c5978d50_0 .net "cin", 0 0, L_0x55d0c5e1e780;  1 drivers
v0x55d0c5978e10_0 .net "sum", 0 0, L_0x55d0c5e1dfd0;  1 drivers
v0x55d0c5978f20_0 .net "w1", 0 0, L_0x55d0c5e1df60;  1 drivers
v0x55d0c5978fe0_0 .net "w2", 0 0, L_0x55d0c5e1e040;  1 drivers
v0x55d0c59790a0_0 .net "w3", 0 0, L_0x55d0c5e1e0b0;  1 drivers
v0x55d0c5979160_0 .net "w4", 0 0, L_0x55d0c5e1e170;  1 drivers
v0x55d0c59792b0_0 .net "w5", 0 0, L_0x55d0c5e1e1e0;  1 drivers
S_0x55d0c597b010 .scope module, "a_2" "SixtyfourBA" 11 12, 5 3 0, S_0x55d0c4942900;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c59b6de0_0 .net/2u *"_s2", 0 0, L_0x7f868395b8d0;  1 drivers
L_0x7f868395b918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c59b6ee0_0 .net/2u *"_s6", 0 0, L_0x7f868395b918;  1 drivers
v0x55d0c59b6fc0_0 .net "a", 64 0, L_0x55d0c5e4eb30;  1 drivers
v0x55d0c59b7080_0 .net "b", 64 0, L_0x55d0c5e4ec60;  1 drivers
v0x55d0c59b7160_0 .net "ca", 64 0, L_0x55d0c5e4e950;  1 drivers
v0x55d0c59b7290_0 .net "cin", 64 0, L_0x55d0c5e4ed50;  1 drivers
v0x55d0c59b7370_0 .net "sum", 64 0, L_0x55d0c5e4e7c0;  1 drivers
L_0x55d0c5e37310 .part L_0x55d0c5e4eb30, 0, 32;
L_0x55d0c5e373b0 .part L_0x55d0c5e4ec60, 0, 32;
L_0x55d0c5e37450 .part L_0x55d0c5e4ed50, 0, 32;
L_0x55d0c5e4e4f0 .part L_0x55d0c5e4eb30, 32, 32;
L_0x55d0c5e4e5e0 .part L_0x55d0c5e4ec60, 32, 32;
L_0x55d0c5e4e6d0 .part L_0x55d0c5e4ed50, 32, 32;
L_0x55d0c5e4e7c0 .concat8 [ 32 32 1 0], L_0x55d0c5e37040, L_0x55d0c5e4e220, L_0x7f868395b918;
L_0x55d0c5e4e950 .concat8 [ 1 32 32 0], L_0x7f868395b8d0, L_0x55d0c5e37180, L_0x55d0c5e4e360;
S_0x55d0c597b290 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c597b010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5998b00_0 .net "a", 31 0, L_0x55d0c5e37310;  1 drivers
v0x55d0c5998c00_0 .net "b", 31 0, L_0x55d0c5e373b0;  1 drivers
v0x55d0c5998ce0_0 .net "ca", 31 0, L_0x55d0c5e37180;  1 drivers
v0x55d0c5998da0_0 .net "cin", 31 0, L_0x55d0c5e37450;  1 drivers
v0x55d0c5998e80_0 .net "sum", 31 0, L_0x55d0c5e37040;  1 drivers
L_0x55d0c5e2b9f0 .part L_0x55d0c5e37310, 0, 16;
L_0x55d0c5e2ba90 .part L_0x55d0c5e373b0, 0, 16;
L_0x55d0c5e2bb30 .part L_0x55d0c5e37450, 0, 16;
L_0x55d0c5e36d70 .part L_0x55d0c5e37310, 16, 16;
L_0x55d0c5e36e60 .part L_0x55d0c5e373b0, 16, 16;
L_0x55d0c5e36f50 .part L_0x55d0c5e37450, 16, 16;
L_0x55d0c5e37040 .concat8 [ 16 16 0 0], L_0x55d0c5e2b720, L_0x55d0c5e36aa0;
L_0x55d0c5e37180 .concat8 [ 16 16 0 0], L_0x55d0c5e2b860, L_0x55d0c5e36be0;
S_0x55d0c597b510 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c597b290;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5989ae0_0 .net "a", 15 0, L_0x55d0c5e2b9f0;  1 drivers
v0x55d0c5989be0_0 .net "b", 15 0, L_0x55d0c5e2ba90;  1 drivers
v0x55d0c5989cc0_0 .net "ca", 15 0, L_0x55d0c5e2b860;  1 drivers
v0x55d0c5989d80_0 .net "cin", 15 0, L_0x55d0c5e2bb30;  1 drivers
v0x55d0c5989e60_0 .net "sum", 15 0, L_0x55d0c5e2b720;  1 drivers
L_0x55d0c5e25c70 .part L_0x55d0c5e2b9f0, 0, 8;
L_0x55d0c5e25d10 .part L_0x55d0c5e2ba90, 0, 8;
L_0x55d0c5e25db0 .part L_0x55d0c5e2bb30, 0, 8;
L_0x55d0c5e2b450 .part L_0x55d0c5e2b9f0, 8, 8;
L_0x55d0c5e2b540 .part L_0x55d0c5e2ba90, 8, 8;
L_0x55d0c5e2b630 .part L_0x55d0c5e2bb30, 8, 8;
L_0x55d0c5e2b720 .concat8 [ 8 8 0 0], L_0x55d0c5e259a0, L_0x55d0c5e2b180;
L_0x55d0c5e2b860 .concat8 [ 8 8 0 0], L_0x55d0c5e25ae0, L_0x55d0c5e2b2c0;
S_0x55d0c597b7b0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c597b510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5982420_0 .net "a", 7 0, L_0x55d0c5e25c70;  1 drivers
v0x55d0c5982520_0 .net "b", 7 0, L_0x55d0c5e25d10;  1 drivers
v0x55d0c5982600_0 .net "ca", 7 0, L_0x55d0c5e25ae0;  1 drivers
v0x55d0c59826c0_0 .net "cin", 7 0, L_0x55d0c5e25db0;  1 drivers
v0x55d0c59827a0_0 .net "sum", 7 0, L_0x55d0c5e259a0;  1 drivers
L_0x55d0c5e22d00 .part L_0x55d0c5e25c70, 0, 4;
L_0x55d0c5e22da0 .part L_0x55d0c5e25d10, 0, 4;
L_0x55d0c5e22e40 .part L_0x55d0c5e25db0, 0, 4;
L_0x55d0c5e25690 .part L_0x55d0c5e25c70, 4, 4;
L_0x55d0c5e25780 .part L_0x55d0c5e25d10, 4, 4;
L_0x55d0c5e25870 .part L_0x55d0c5e25db0, 4, 4;
L_0x55d0c5e259a0 .concat8 [ 4 4 0 0], L_0x55d0c5e22af0, L_0x55d0c5e25480;
L_0x55d0c5e25ae0 .concat8 [ 4 4 0 0], L_0x55d0c5e22b90, L_0x55d0c5e25520;
S_0x55d0c597ba50 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c597b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c597ea60_0 .net "a", 3 0, L_0x55d0c5e22d00;  1 drivers
v0x55d0c597eb60_0 .net "b", 3 0, L_0x55d0c5e22da0;  1 drivers
v0x55d0c597ec40_0 .net "ca", 3 0, L_0x55d0c5e22b90;  1 drivers
v0x55d0c597ed00_0 .net "cin", 3 0, L_0x55d0c5e22e40;  1 drivers
v0x55d0c597ede0_0 .net "sum", 3 0, L_0x55d0c5e22af0;  1 drivers
L_0x55d0c5e20ab0 .part L_0x55d0c5e22d00, 0, 1;
L_0x55d0c5e20be0 .part L_0x55d0c5e22da0, 0, 1;
L_0x55d0c5e20d10 .part L_0x55d0c5e22e40, 0, 1;
L_0x55d0c5e21320 .part L_0x55d0c5e22d00, 1, 1;
L_0x55d0c5e21450 .part L_0x55d0c5e22da0, 1, 1;
L_0x55d0c5e21580 .part L_0x55d0c5e22e40, 1, 1;
L_0x55d0c5e21cc0 .part L_0x55d0c5e22d00, 2, 1;
L_0x55d0c5e21df0 .part L_0x55d0c5e22da0, 2, 1;
L_0x55d0c5e21f70 .part L_0x55d0c5e22e40, 2, 1;
L_0x55d0c5e22540 .part L_0x55d0c5e22d00, 3, 1;
L_0x55d0c5e22700 .part L_0x55d0c5e22da0, 3, 1;
L_0x55d0c5e228c0 .part L_0x55d0c5e22e40, 3, 1;
L_0x55d0c5e22af0 .concat8 [ 1 1 1 1], L_0x55d0c5e20550, L_0x55d0c5e20eb0, L_0x55d0c5e21760, L_0x55d0c5e22110;
L_0x55d0c5e22b90 .concat8 [ 1 1 1 1], L_0x55d0c5e209a0, L_0x55d0c5e21210, L_0x55d0c5e21bb0, L_0x55d0c5e22430;
S_0x55d0c597bcf0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c597ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e1e940 .functor XOR 1, L_0x55d0c5e20ab0, L_0x55d0c5e20be0, C4<0>, C4<0>;
L_0x55d0c5e20550 .functor XOR 1, L_0x55d0c5e1e940, L_0x55d0c5e20d10, C4<0>, C4<0>;
L_0x55d0c5e20610 .functor AND 1, L_0x55d0c5e20ab0, L_0x55d0c5e20be0, C4<1>, C4<1>;
L_0x55d0c5e20720 .functor AND 1, L_0x55d0c5e20ab0, L_0x55d0c5e20d10, C4<1>, C4<1>;
L_0x55d0c5e207e0 .functor AND 1, L_0x55d0c5e20be0, L_0x55d0c5e20d10, C4<1>, C4<1>;
L_0x55d0c5e20850 .functor OR 1, L_0x55d0c5e20610, L_0x55d0c5e20720, C4<0>, C4<0>;
L_0x55d0c5e209a0 .functor OR 1, L_0x55d0c5e207e0, L_0x55d0c5e20850, C4<0>, C4<0>;
v0x55d0c597bf90_0 .net "a", 0 0, L_0x55d0c5e20ab0;  1 drivers
v0x55d0c597c070_0 .net "b", 0 0, L_0x55d0c5e20be0;  1 drivers
v0x55d0c597c130_0 .net "ca", 0 0, L_0x55d0c5e209a0;  1 drivers
v0x55d0c597c200_0 .net "cin", 0 0, L_0x55d0c5e20d10;  1 drivers
v0x55d0c597c2c0_0 .net "sum", 0 0, L_0x55d0c5e20550;  1 drivers
v0x55d0c597c3d0_0 .net "w1", 0 0, L_0x55d0c5e1e940;  1 drivers
v0x55d0c597c490_0 .net "w2", 0 0, L_0x55d0c5e20610;  1 drivers
v0x55d0c597c550_0 .net "w3", 0 0, L_0x55d0c5e20720;  1 drivers
v0x55d0c597c610_0 .net "w4", 0 0, L_0x55d0c5e207e0;  1 drivers
v0x55d0c597c760_0 .net "w5", 0 0, L_0x55d0c5e20850;  1 drivers
S_0x55d0c597c8c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c597ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e20e40 .functor XOR 1, L_0x55d0c5e21320, L_0x55d0c5e21450, C4<0>, C4<0>;
L_0x55d0c5e20eb0 .functor XOR 1, L_0x55d0c5e20e40, L_0x55d0c5e21580, C4<0>, C4<0>;
L_0x55d0c5e20f20 .functor AND 1, L_0x55d0c5e21320, L_0x55d0c5e21450, C4<1>, C4<1>;
L_0x55d0c5e20f90 .functor AND 1, L_0x55d0c5e21320, L_0x55d0c5e21580, C4<1>, C4<1>;
L_0x55d0c5e21050 .functor AND 1, L_0x55d0c5e21450, L_0x55d0c5e21580, C4<1>, C4<1>;
L_0x55d0c5e210c0 .functor OR 1, L_0x55d0c5e20f20, L_0x55d0c5e20f90, C4<0>, C4<0>;
L_0x55d0c5e21210 .functor OR 1, L_0x55d0c5e21050, L_0x55d0c5e210c0, C4<0>, C4<0>;
v0x55d0c597cae0_0 .net "a", 0 0, L_0x55d0c5e21320;  1 drivers
v0x55d0c597cba0_0 .net "b", 0 0, L_0x55d0c5e21450;  1 drivers
v0x55d0c597cc60_0 .net "ca", 0 0, L_0x55d0c5e21210;  1 drivers
v0x55d0c597cd30_0 .net "cin", 0 0, L_0x55d0c5e21580;  1 drivers
v0x55d0c597cdf0_0 .net "sum", 0 0, L_0x55d0c5e20eb0;  1 drivers
v0x55d0c597cf00_0 .net "w1", 0 0, L_0x55d0c5e20e40;  1 drivers
v0x55d0c597cfc0_0 .net "w2", 0 0, L_0x55d0c5e20f20;  1 drivers
v0x55d0c597d080_0 .net "w3", 0 0, L_0x55d0c5e20f90;  1 drivers
v0x55d0c597d140_0 .net "w4", 0 0, L_0x55d0c5e21050;  1 drivers
v0x55d0c597d290_0 .net "w5", 0 0, L_0x55d0c5e210c0;  1 drivers
S_0x55d0c597d3f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c597ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e216f0 .functor XOR 1, L_0x55d0c5e21cc0, L_0x55d0c5e21df0, C4<0>, C4<0>;
L_0x55d0c5e21760 .functor XOR 1, L_0x55d0c5e216f0, L_0x55d0c5e21f70, C4<0>, C4<0>;
L_0x55d0c5e21820 .functor AND 1, L_0x55d0c5e21cc0, L_0x55d0c5e21df0, C4<1>, C4<1>;
L_0x55d0c5e21930 .functor AND 1, L_0x55d0c5e21cc0, L_0x55d0c5e21f70, C4<1>, C4<1>;
L_0x55d0c5e219f0 .functor AND 1, L_0x55d0c5e21df0, L_0x55d0c5e21f70, C4<1>, C4<1>;
L_0x55d0c5e21a60 .functor OR 1, L_0x55d0c5e21820, L_0x55d0c5e21930, C4<0>, C4<0>;
L_0x55d0c5e21bb0 .functor OR 1, L_0x55d0c5e219f0, L_0x55d0c5e21a60, C4<0>, C4<0>;
v0x55d0c597d620_0 .net "a", 0 0, L_0x55d0c5e21cc0;  1 drivers
v0x55d0c597d6e0_0 .net "b", 0 0, L_0x55d0c5e21df0;  1 drivers
v0x55d0c597d7a0_0 .net "ca", 0 0, L_0x55d0c5e21bb0;  1 drivers
v0x55d0c597d870_0 .net "cin", 0 0, L_0x55d0c5e21f70;  1 drivers
v0x55d0c597d930_0 .net "sum", 0 0, L_0x55d0c5e21760;  1 drivers
v0x55d0c597da40_0 .net "w1", 0 0, L_0x55d0c5e216f0;  1 drivers
v0x55d0c597db00_0 .net "w2", 0 0, L_0x55d0c5e21820;  1 drivers
v0x55d0c597dbc0_0 .net "w3", 0 0, L_0x55d0c5e21930;  1 drivers
v0x55d0c597dc80_0 .net "w4", 0 0, L_0x55d0c5e219f0;  1 drivers
v0x55d0c597ddd0_0 .net "w5", 0 0, L_0x55d0c5e21a60;  1 drivers
S_0x55d0c597df30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c597ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e220a0 .functor XOR 1, L_0x55d0c5e22540, L_0x55d0c5e22700, C4<0>, C4<0>;
L_0x55d0c5e22110 .functor XOR 1, L_0x55d0c5e220a0, L_0x55d0c5e228c0, C4<0>, C4<0>;
L_0x55d0c5e22180 .functor AND 1, L_0x55d0c5e22540, L_0x55d0c5e22700, C4<1>, C4<1>;
L_0x55d0c5e221f0 .functor AND 1, L_0x55d0c5e22540, L_0x55d0c5e228c0, C4<1>, C4<1>;
L_0x55d0c5e222b0 .functor AND 1, L_0x55d0c5e22700, L_0x55d0c5e228c0, C4<1>, C4<1>;
L_0x55d0c5e22320 .functor OR 1, L_0x55d0c5e22180, L_0x55d0c5e221f0, C4<0>, C4<0>;
L_0x55d0c5e22430 .functor OR 1, L_0x55d0c5e222b0, L_0x55d0c5e22320, C4<0>, C4<0>;
v0x55d0c597e130_0 .net "a", 0 0, L_0x55d0c5e22540;  1 drivers
v0x55d0c597e210_0 .net "b", 0 0, L_0x55d0c5e22700;  1 drivers
v0x55d0c597e2d0_0 .net "ca", 0 0, L_0x55d0c5e22430;  1 drivers
v0x55d0c597e3a0_0 .net "cin", 0 0, L_0x55d0c5e228c0;  1 drivers
v0x55d0c597e460_0 .net "sum", 0 0, L_0x55d0c5e22110;  1 drivers
v0x55d0c597e570_0 .net "w1", 0 0, L_0x55d0c5e220a0;  1 drivers
v0x55d0c597e630_0 .net "w2", 0 0, L_0x55d0c5e22180;  1 drivers
v0x55d0c597e6f0_0 .net "w3", 0 0, L_0x55d0c5e221f0;  1 drivers
v0x55d0c597e7b0_0 .net "w4", 0 0, L_0x55d0c5e222b0;  1 drivers
v0x55d0c597e900_0 .net "w5", 0 0, L_0x55d0c5e22320;  1 drivers
S_0x55d0c597ef60 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c597b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5981f20_0 .net "a", 3 0, L_0x55d0c5e25690;  1 drivers
v0x55d0c5982020_0 .net "b", 3 0, L_0x55d0c5e25780;  1 drivers
v0x55d0c5982100_0 .net "ca", 3 0, L_0x55d0c5e25520;  1 drivers
v0x55d0c59821c0_0 .net "cin", 3 0, L_0x55d0c5e25870;  1 drivers
v0x55d0c59822a0_0 .net "sum", 3 0, L_0x55d0c5e25480;  1 drivers
L_0x55d0c5e23440 .part L_0x55d0c5e25690, 0, 1;
L_0x55d0c5e23570 .part L_0x55d0c5e25780, 0, 1;
L_0x55d0c5e236a0 .part L_0x55d0c5e25870, 0, 1;
L_0x55d0c5e23cb0 .part L_0x55d0c5e25690, 1, 1;
L_0x55d0c5e23de0 .part L_0x55d0c5e25780, 1, 1;
L_0x55d0c5e23f10 .part L_0x55d0c5e25870, 1, 1;
L_0x55d0c5e24650 .part L_0x55d0c5e25690, 2, 1;
L_0x55d0c5e24780 .part L_0x55d0c5e25780, 2, 1;
L_0x55d0c5e24900 .part L_0x55d0c5e25870, 2, 1;
L_0x55d0c5e24ed0 .part L_0x55d0c5e25690, 3, 1;
L_0x55d0c5e25090 .part L_0x55d0c5e25780, 3, 1;
L_0x55d0c5e25250 .part L_0x55d0c5e25870, 3, 1;
L_0x55d0c5e25480 .concat8 [ 1 1 1 1], L_0x55d0c5e22ee0, L_0x55d0c5e23840, L_0x55d0c5e240f0, L_0x55d0c5e24aa0;
L_0x55d0c5e25520 .concat8 [ 1 1 1 1], L_0x55d0c5e23330, L_0x55d0c5e23ba0, L_0x55d0c5e24540, L_0x55d0c5e24dc0;
S_0x55d0c597f1d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c597ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e22a80 .functor XOR 1, L_0x55d0c5e23440, L_0x55d0c5e23570, C4<0>, C4<0>;
L_0x55d0c5e22ee0 .functor XOR 1, L_0x55d0c5e22a80, L_0x55d0c5e236a0, C4<0>, C4<0>;
L_0x55d0c5e22fa0 .functor AND 1, L_0x55d0c5e23440, L_0x55d0c5e23570, C4<1>, C4<1>;
L_0x55d0c5e230b0 .functor AND 1, L_0x55d0c5e23440, L_0x55d0c5e236a0, C4<1>, C4<1>;
L_0x55d0c5e23170 .functor AND 1, L_0x55d0c5e23570, L_0x55d0c5e236a0, C4<1>, C4<1>;
L_0x55d0c5e231e0 .functor OR 1, L_0x55d0c5e22fa0, L_0x55d0c5e230b0, C4<0>, C4<0>;
L_0x55d0c5e23330 .functor OR 1, L_0x55d0c5e23170, L_0x55d0c5e231e0, C4<0>, C4<0>;
v0x55d0c597f450_0 .net "a", 0 0, L_0x55d0c5e23440;  1 drivers
v0x55d0c597f530_0 .net "b", 0 0, L_0x55d0c5e23570;  1 drivers
v0x55d0c597f5f0_0 .net "ca", 0 0, L_0x55d0c5e23330;  1 drivers
v0x55d0c597f6c0_0 .net "cin", 0 0, L_0x55d0c5e236a0;  1 drivers
v0x55d0c597f780_0 .net "sum", 0 0, L_0x55d0c5e22ee0;  1 drivers
v0x55d0c597f890_0 .net "w1", 0 0, L_0x55d0c5e22a80;  1 drivers
v0x55d0c597f950_0 .net "w2", 0 0, L_0x55d0c5e22fa0;  1 drivers
v0x55d0c597fa10_0 .net "w3", 0 0, L_0x55d0c5e230b0;  1 drivers
v0x55d0c597fad0_0 .net "w4", 0 0, L_0x55d0c5e23170;  1 drivers
v0x55d0c597fc20_0 .net "w5", 0 0, L_0x55d0c5e231e0;  1 drivers
S_0x55d0c597fd80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c597ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e237d0 .functor XOR 1, L_0x55d0c5e23cb0, L_0x55d0c5e23de0, C4<0>, C4<0>;
L_0x55d0c5e23840 .functor XOR 1, L_0x55d0c5e237d0, L_0x55d0c5e23f10, C4<0>, C4<0>;
L_0x55d0c5e238b0 .functor AND 1, L_0x55d0c5e23cb0, L_0x55d0c5e23de0, C4<1>, C4<1>;
L_0x55d0c5e23920 .functor AND 1, L_0x55d0c5e23cb0, L_0x55d0c5e23f10, C4<1>, C4<1>;
L_0x55d0c5e239e0 .functor AND 1, L_0x55d0c5e23de0, L_0x55d0c5e23f10, C4<1>, C4<1>;
L_0x55d0c5e23a50 .functor OR 1, L_0x55d0c5e238b0, L_0x55d0c5e23920, C4<0>, C4<0>;
L_0x55d0c5e23ba0 .functor OR 1, L_0x55d0c5e239e0, L_0x55d0c5e23a50, C4<0>, C4<0>;
v0x55d0c597ffa0_0 .net "a", 0 0, L_0x55d0c5e23cb0;  1 drivers
v0x55d0c5980060_0 .net "b", 0 0, L_0x55d0c5e23de0;  1 drivers
v0x55d0c5980120_0 .net "ca", 0 0, L_0x55d0c5e23ba0;  1 drivers
v0x55d0c59801f0_0 .net "cin", 0 0, L_0x55d0c5e23f10;  1 drivers
v0x55d0c59802b0_0 .net "sum", 0 0, L_0x55d0c5e23840;  1 drivers
v0x55d0c59803c0_0 .net "w1", 0 0, L_0x55d0c5e237d0;  1 drivers
v0x55d0c5980480_0 .net "w2", 0 0, L_0x55d0c5e238b0;  1 drivers
v0x55d0c5980540_0 .net "w3", 0 0, L_0x55d0c5e23920;  1 drivers
v0x55d0c5980600_0 .net "w4", 0 0, L_0x55d0c5e239e0;  1 drivers
v0x55d0c5980750_0 .net "w5", 0 0, L_0x55d0c5e23a50;  1 drivers
S_0x55d0c59808b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c597ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e24080 .functor XOR 1, L_0x55d0c5e24650, L_0x55d0c5e24780, C4<0>, C4<0>;
L_0x55d0c5e240f0 .functor XOR 1, L_0x55d0c5e24080, L_0x55d0c5e24900, C4<0>, C4<0>;
L_0x55d0c5e241b0 .functor AND 1, L_0x55d0c5e24650, L_0x55d0c5e24780, C4<1>, C4<1>;
L_0x55d0c5e242c0 .functor AND 1, L_0x55d0c5e24650, L_0x55d0c5e24900, C4<1>, C4<1>;
L_0x55d0c5e24380 .functor AND 1, L_0x55d0c5e24780, L_0x55d0c5e24900, C4<1>, C4<1>;
L_0x55d0c5e243f0 .functor OR 1, L_0x55d0c5e241b0, L_0x55d0c5e242c0, C4<0>, C4<0>;
L_0x55d0c5e24540 .functor OR 1, L_0x55d0c5e24380, L_0x55d0c5e243f0, C4<0>, C4<0>;
v0x55d0c5980ae0_0 .net "a", 0 0, L_0x55d0c5e24650;  1 drivers
v0x55d0c5980ba0_0 .net "b", 0 0, L_0x55d0c5e24780;  1 drivers
v0x55d0c5980c60_0 .net "ca", 0 0, L_0x55d0c5e24540;  1 drivers
v0x55d0c5980d30_0 .net "cin", 0 0, L_0x55d0c5e24900;  1 drivers
v0x55d0c5980df0_0 .net "sum", 0 0, L_0x55d0c5e240f0;  1 drivers
v0x55d0c5980f00_0 .net "w1", 0 0, L_0x55d0c5e24080;  1 drivers
v0x55d0c5980fc0_0 .net "w2", 0 0, L_0x55d0c5e241b0;  1 drivers
v0x55d0c5981080_0 .net "w3", 0 0, L_0x55d0c5e242c0;  1 drivers
v0x55d0c5981140_0 .net "w4", 0 0, L_0x55d0c5e24380;  1 drivers
v0x55d0c5981290_0 .net "w5", 0 0, L_0x55d0c5e243f0;  1 drivers
S_0x55d0c59813f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c597ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e24a30 .functor XOR 1, L_0x55d0c5e24ed0, L_0x55d0c5e25090, C4<0>, C4<0>;
L_0x55d0c5e24aa0 .functor XOR 1, L_0x55d0c5e24a30, L_0x55d0c5e25250, C4<0>, C4<0>;
L_0x55d0c5e24b10 .functor AND 1, L_0x55d0c5e24ed0, L_0x55d0c5e25090, C4<1>, C4<1>;
L_0x55d0c5e24b80 .functor AND 1, L_0x55d0c5e24ed0, L_0x55d0c5e25250, C4<1>, C4<1>;
L_0x55d0c5e24c40 .functor AND 1, L_0x55d0c5e25090, L_0x55d0c5e25250, C4<1>, C4<1>;
L_0x55d0c5e24cb0 .functor OR 1, L_0x55d0c5e24b10, L_0x55d0c5e24b80, C4<0>, C4<0>;
L_0x55d0c5e24dc0 .functor OR 1, L_0x55d0c5e24c40, L_0x55d0c5e24cb0, C4<0>, C4<0>;
v0x55d0c59815f0_0 .net "a", 0 0, L_0x55d0c5e24ed0;  1 drivers
v0x55d0c59816d0_0 .net "b", 0 0, L_0x55d0c5e25090;  1 drivers
v0x55d0c5981790_0 .net "ca", 0 0, L_0x55d0c5e24dc0;  1 drivers
v0x55d0c5981860_0 .net "cin", 0 0, L_0x55d0c5e25250;  1 drivers
v0x55d0c5981920_0 .net "sum", 0 0, L_0x55d0c5e24aa0;  1 drivers
v0x55d0c5981a30_0 .net "w1", 0 0, L_0x55d0c5e24a30;  1 drivers
v0x55d0c5981af0_0 .net "w2", 0 0, L_0x55d0c5e24b10;  1 drivers
v0x55d0c5981bb0_0 .net "w3", 0 0, L_0x55d0c5e24b80;  1 drivers
v0x55d0c5981c70_0 .net "w4", 0 0, L_0x55d0c5e24c40;  1 drivers
v0x55d0c5981dc0_0 .net "w5", 0 0, L_0x55d0c5e24cb0;  1 drivers
S_0x55d0c5982970 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c597b510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5989590_0 .net "a", 7 0, L_0x55d0c5e2b450;  1 drivers
v0x55d0c5989690_0 .net "b", 7 0, L_0x55d0c5e2b540;  1 drivers
v0x55d0c5989770_0 .net "ca", 7 0, L_0x55d0c5e2b2c0;  1 drivers
v0x55d0c5989830_0 .net "cin", 7 0, L_0x55d0c5e2b630;  1 drivers
v0x55d0c5989910_0 .net "sum", 7 0, L_0x55d0c5e2b180;  1 drivers
L_0x55d0c5e285c0 .part L_0x55d0c5e2b450, 0, 4;
L_0x55d0c5e28660 .part L_0x55d0c5e2b540, 0, 4;
L_0x55d0c5e28700 .part L_0x55d0c5e2b630, 0, 4;
L_0x55d0c5e2af50 .part L_0x55d0c5e2b450, 4, 4;
L_0x55d0c5e2aff0 .part L_0x55d0c5e2b540, 4, 4;
L_0x55d0c5e2b090 .part L_0x55d0c5e2b630, 4, 4;
L_0x55d0c5e2b180 .concat8 [ 4 4 0 0], L_0x55d0c5e283b0, L_0x55d0c5e2ad40;
L_0x55d0c5e2b2c0 .concat8 [ 4 4 0 0], L_0x55d0c5e28450, L_0x55d0c5e2ade0;
S_0x55d0c5982be0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5982970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5985bd0_0 .net "a", 3 0, L_0x55d0c5e285c0;  1 drivers
v0x55d0c5985cd0_0 .net "b", 3 0, L_0x55d0c5e28660;  1 drivers
v0x55d0c5985db0_0 .net "ca", 3 0, L_0x55d0c5e28450;  1 drivers
v0x55d0c5985e70_0 .net "cin", 3 0, L_0x55d0c5e28700;  1 drivers
v0x55d0c5985f50_0 .net "sum", 3 0, L_0x55d0c5e283b0;  1 drivers
L_0x55d0c5e26370 .part L_0x55d0c5e285c0, 0, 1;
L_0x55d0c5e264a0 .part L_0x55d0c5e28660, 0, 1;
L_0x55d0c5e265d0 .part L_0x55d0c5e28700, 0, 1;
L_0x55d0c5e26be0 .part L_0x55d0c5e285c0, 1, 1;
L_0x55d0c5e26d10 .part L_0x55d0c5e28660, 1, 1;
L_0x55d0c5e26e40 .part L_0x55d0c5e28700, 1, 1;
L_0x55d0c5e27580 .part L_0x55d0c5e285c0, 2, 1;
L_0x55d0c5e276b0 .part L_0x55d0c5e28660, 2, 1;
L_0x55d0c5e27830 .part L_0x55d0c5e28700, 2, 1;
L_0x55d0c5e27e00 .part L_0x55d0c5e285c0, 3, 1;
L_0x55d0c5e27fc0 .part L_0x55d0c5e28660, 3, 1;
L_0x55d0c5e28180 .part L_0x55d0c5e28700, 3, 1;
L_0x55d0c5e283b0 .concat8 [ 1 1 1 1], L_0x55d0c5e25e50, L_0x55d0c5e26770, L_0x55d0c5e27020, L_0x55d0c5e279d0;
L_0x55d0c5e28450 .concat8 [ 1 1 1 1], L_0x55d0c5e26260, L_0x55d0c5e26ad0, L_0x55d0c5e27470, L_0x55d0c5e27cf0;
S_0x55d0c5982e60 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5982be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e25410 .functor XOR 1, L_0x55d0c5e26370, L_0x55d0c5e264a0, C4<0>, C4<0>;
L_0x55d0c5e25e50 .functor XOR 1, L_0x55d0c5e25410, L_0x55d0c5e265d0, C4<0>, C4<0>;
L_0x55d0c5e25f10 .functor AND 1, L_0x55d0c5e26370, L_0x55d0c5e264a0, C4<1>, C4<1>;
L_0x55d0c5e26020 .functor AND 1, L_0x55d0c5e26370, L_0x55d0c5e265d0, C4<1>, C4<1>;
L_0x55d0c5e260e0 .functor AND 1, L_0x55d0c5e264a0, L_0x55d0c5e265d0, C4<1>, C4<1>;
L_0x55d0c5e26150 .functor OR 1, L_0x55d0c5e25f10, L_0x55d0c5e26020, C4<0>, C4<0>;
L_0x55d0c5e26260 .functor OR 1, L_0x55d0c5e260e0, L_0x55d0c5e26150, C4<0>, C4<0>;
v0x55d0c5983100_0 .net "a", 0 0, L_0x55d0c5e26370;  1 drivers
v0x55d0c59831e0_0 .net "b", 0 0, L_0x55d0c5e264a0;  1 drivers
v0x55d0c59832a0_0 .net "ca", 0 0, L_0x55d0c5e26260;  1 drivers
v0x55d0c5983370_0 .net "cin", 0 0, L_0x55d0c5e265d0;  1 drivers
v0x55d0c5983430_0 .net "sum", 0 0, L_0x55d0c5e25e50;  1 drivers
v0x55d0c5983540_0 .net "w1", 0 0, L_0x55d0c5e25410;  1 drivers
v0x55d0c5983600_0 .net "w2", 0 0, L_0x55d0c5e25f10;  1 drivers
v0x55d0c59836c0_0 .net "w3", 0 0, L_0x55d0c5e26020;  1 drivers
v0x55d0c5983780_0 .net "w4", 0 0, L_0x55d0c5e260e0;  1 drivers
v0x55d0c59838d0_0 .net "w5", 0 0, L_0x55d0c5e26150;  1 drivers
S_0x55d0c5983a30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5982be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e26700 .functor XOR 1, L_0x55d0c5e26be0, L_0x55d0c5e26d10, C4<0>, C4<0>;
L_0x55d0c5e26770 .functor XOR 1, L_0x55d0c5e26700, L_0x55d0c5e26e40, C4<0>, C4<0>;
L_0x55d0c5e267e0 .functor AND 1, L_0x55d0c5e26be0, L_0x55d0c5e26d10, C4<1>, C4<1>;
L_0x55d0c5e26850 .functor AND 1, L_0x55d0c5e26be0, L_0x55d0c5e26e40, C4<1>, C4<1>;
L_0x55d0c5e26910 .functor AND 1, L_0x55d0c5e26d10, L_0x55d0c5e26e40, C4<1>, C4<1>;
L_0x55d0c5e26980 .functor OR 1, L_0x55d0c5e267e0, L_0x55d0c5e26850, C4<0>, C4<0>;
L_0x55d0c5e26ad0 .functor OR 1, L_0x55d0c5e26910, L_0x55d0c5e26980, C4<0>, C4<0>;
v0x55d0c5983c50_0 .net "a", 0 0, L_0x55d0c5e26be0;  1 drivers
v0x55d0c5983d10_0 .net "b", 0 0, L_0x55d0c5e26d10;  1 drivers
v0x55d0c5983dd0_0 .net "ca", 0 0, L_0x55d0c5e26ad0;  1 drivers
v0x55d0c5983ea0_0 .net "cin", 0 0, L_0x55d0c5e26e40;  1 drivers
v0x55d0c5983f60_0 .net "sum", 0 0, L_0x55d0c5e26770;  1 drivers
v0x55d0c5984070_0 .net "w1", 0 0, L_0x55d0c5e26700;  1 drivers
v0x55d0c5984130_0 .net "w2", 0 0, L_0x55d0c5e267e0;  1 drivers
v0x55d0c59841f0_0 .net "w3", 0 0, L_0x55d0c5e26850;  1 drivers
v0x55d0c59842b0_0 .net "w4", 0 0, L_0x55d0c5e26910;  1 drivers
v0x55d0c5984400_0 .net "w5", 0 0, L_0x55d0c5e26980;  1 drivers
S_0x55d0c5984560 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5982be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e26fb0 .functor XOR 1, L_0x55d0c5e27580, L_0x55d0c5e276b0, C4<0>, C4<0>;
L_0x55d0c5e27020 .functor XOR 1, L_0x55d0c5e26fb0, L_0x55d0c5e27830, C4<0>, C4<0>;
L_0x55d0c5e270e0 .functor AND 1, L_0x55d0c5e27580, L_0x55d0c5e276b0, C4<1>, C4<1>;
L_0x55d0c5e271f0 .functor AND 1, L_0x55d0c5e27580, L_0x55d0c5e27830, C4<1>, C4<1>;
L_0x55d0c5e272b0 .functor AND 1, L_0x55d0c5e276b0, L_0x55d0c5e27830, C4<1>, C4<1>;
L_0x55d0c5e27320 .functor OR 1, L_0x55d0c5e270e0, L_0x55d0c5e271f0, C4<0>, C4<0>;
L_0x55d0c5e27470 .functor OR 1, L_0x55d0c5e272b0, L_0x55d0c5e27320, C4<0>, C4<0>;
v0x55d0c5984790_0 .net "a", 0 0, L_0x55d0c5e27580;  1 drivers
v0x55d0c5984850_0 .net "b", 0 0, L_0x55d0c5e276b0;  1 drivers
v0x55d0c5984910_0 .net "ca", 0 0, L_0x55d0c5e27470;  1 drivers
v0x55d0c59849e0_0 .net "cin", 0 0, L_0x55d0c5e27830;  1 drivers
v0x55d0c5984aa0_0 .net "sum", 0 0, L_0x55d0c5e27020;  1 drivers
v0x55d0c5984bb0_0 .net "w1", 0 0, L_0x55d0c5e26fb0;  1 drivers
v0x55d0c5984c70_0 .net "w2", 0 0, L_0x55d0c5e270e0;  1 drivers
v0x55d0c5984d30_0 .net "w3", 0 0, L_0x55d0c5e271f0;  1 drivers
v0x55d0c5984df0_0 .net "w4", 0 0, L_0x55d0c5e272b0;  1 drivers
v0x55d0c5984f40_0 .net "w5", 0 0, L_0x55d0c5e27320;  1 drivers
S_0x55d0c59850a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5982be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e27960 .functor XOR 1, L_0x55d0c5e27e00, L_0x55d0c5e27fc0, C4<0>, C4<0>;
L_0x55d0c5e279d0 .functor XOR 1, L_0x55d0c5e27960, L_0x55d0c5e28180, C4<0>, C4<0>;
L_0x55d0c5e27a40 .functor AND 1, L_0x55d0c5e27e00, L_0x55d0c5e27fc0, C4<1>, C4<1>;
L_0x55d0c5e27ab0 .functor AND 1, L_0x55d0c5e27e00, L_0x55d0c5e28180, C4<1>, C4<1>;
L_0x55d0c5e27b70 .functor AND 1, L_0x55d0c5e27fc0, L_0x55d0c5e28180, C4<1>, C4<1>;
L_0x55d0c5e27be0 .functor OR 1, L_0x55d0c5e27a40, L_0x55d0c5e27ab0, C4<0>, C4<0>;
L_0x55d0c5e27cf0 .functor OR 1, L_0x55d0c5e27b70, L_0x55d0c5e27be0, C4<0>, C4<0>;
v0x55d0c59852a0_0 .net "a", 0 0, L_0x55d0c5e27e00;  1 drivers
v0x55d0c5985380_0 .net "b", 0 0, L_0x55d0c5e27fc0;  1 drivers
v0x55d0c5985440_0 .net "ca", 0 0, L_0x55d0c5e27cf0;  1 drivers
v0x55d0c5985510_0 .net "cin", 0 0, L_0x55d0c5e28180;  1 drivers
v0x55d0c59855d0_0 .net "sum", 0 0, L_0x55d0c5e279d0;  1 drivers
v0x55d0c59856e0_0 .net "w1", 0 0, L_0x55d0c5e27960;  1 drivers
v0x55d0c59857a0_0 .net "w2", 0 0, L_0x55d0c5e27a40;  1 drivers
v0x55d0c5985860_0 .net "w3", 0 0, L_0x55d0c5e27ab0;  1 drivers
v0x55d0c5985920_0 .net "w4", 0 0, L_0x55d0c5e27b70;  1 drivers
v0x55d0c5985a70_0 .net "w5", 0 0, L_0x55d0c5e27be0;  1 drivers
S_0x55d0c59860d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5982970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5989090_0 .net "a", 3 0, L_0x55d0c5e2af50;  1 drivers
v0x55d0c5989190_0 .net "b", 3 0, L_0x55d0c5e2aff0;  1 drivers
v0x55d0c5989270_0 .net "ca", 3 0, L_0x55d0c5e2ade0;  1 drivers
v0x55d0c5989330_0 .net "cin", 3 0, L_0x55d0c5e2b090;  1 drivers
v0x55d0c5989410_0 .net "sum", 3 0, L_0x55d0c5e2ad40;  1 drivers
L_0x55d0c5e28d00 .part L_0x55d0c5e2af50, 0, 1;
L_0x55d0c5e28e30 .part L_0x55d0c5e2aff0, 0, 1;
L_0x55d0c5e28f60 .part L_0x55d0c5e2b090, 0, 1;
L_0x55d0c5e29570 .part L_0x55d0c5e2af50, 1, 1;
L_0x55d0c5e296a0 .part L_0x55d0c5e2aff0, 1, 1;
L_0x55d0c5e297d0 .part L_0x55d0c5e2b090, 1, 1;
L_0x55d0c5e29f10 .part L_0x55d0c5e2af50, 2, 1;
L_0x55d0c5e2a040 .part L_0x55d0c5e2aff0, 2, 1;
L_0x55d0c5e2a1c0 .part L_0x55d0c5e2b090, 2, 1;
L_0x55d0c5e2a790 .part L_0x55d0c5e2af50, 3, 1;
L_0x55d0c5e2a950 .part L_0x55d0c5e2aff0, 3, 1;
L_0x55d0c5e2ab10 .part L_0x55d0c5e2b090, 3, 1;
L_0x55d0c5e2ad40 .concat8 [ 1 1 1 1], L_0x55d0c5e287a0, L_0x55d0c5e29100, L_0x55d0c5e299b0, L_0x55d0c5e2a360;
L_0x55d0c5e2ade0 .concat8 [ 1 1 1 1], L_0x55d0c5e28bf0, L_0x55d0c5e29460, L_0x55d0c5e29e00, L_0x55d0c5e2a680;
S_0x55d0c5986340 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59860d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e28340 .functor XOR 1, L_0x55d0c5e28d00, L_0x55d0c5e28e30, C4<0>, C4<0>;
L_0x55d0c5e287a0 .functor XOR 1, L_0x55d0c5e28340, L_0x55d0c5e28f60, C4<0>, C4<0>;
L_0x55d0c5e28860 .functor AND 1, L_0x55d0c5e28d00, L_0x55d0c5e28e30, C4<1>, C4<1>;
L_0x55d0c5e28970 .functor AND 1, L_0x55d0c5e28d00, L_0x55d0c5e28f60, C4<1>, C4<1>;
L_0x55d0c5e28a30 .functor AND 1, L_0x55d0c5e28e30, L_0x55d0c5e28f60, C4<1>, C4<1>;
L_0x55d0c5e28aa0 .functor OR 1, L_0x55d0c5e28860, L_0x55d0c5e28970, C4<0>, C4<0>;
L_0x55d0c5e28bf0 .functor OR 1, L_0x55d0c5e28a30, L_0x55d0c5e28aa0, C4<0>, C4<0>;
v0x55d0c59865c0_0 .net "a", 0 0, L_0x55d0c5e28d00;  1 drivers
v0x55d0c59866a0_0 .net "b", 0 0, L_0x55d0c5e28e30;  1 drivers
v0x55d0c5986760_0 .net "ca", 0 0, L_0x55d0c5e28bf0;  1 drivers
v0x55d0c5986830_0 .net "cin", 0 0, L_0x55d0c5e28f60;  1 drivers
v0x55d0c59868f0_0 .net "sum", 0 0, L_0x55d0c5e287a0;  1 drivers
v0x55d0c5986a00_0 .net "w1", 0 0, L_0x55d0c5e28340;  1 drivers
v0x55d0c5986ac0_0 .net "w2", 0 0, L_0x55d0c5e28860;  1 drivers
v0x55d0c5986b80_0 .net "w3", 0 0, L_0x55d0c5e28970;  1 drivers
v0x55d0c5986c40_0 .net "w4", 0 0, L_0x55d0c5e28a30;  1 drivers
v0x55d0c5986d90_0 .net "w5", 0 0, L_0x55d0c5e28aa0;  1 drivers
S_0x55d0c5986ef0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59860d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e29090 .functor XOR 1, L_0x55d0c5e29570, L_0x55d0c5e296a0, C4<0>, C4<0>;
L_0x55d0c5e29100 .functor XOR 1, L_0x55d0c5e29090, L_0x55d0c5e297d0, C4<0>, C4<0>;
L_0x55d0c5e29170 .functor AND 1, L_0x55d0c5e29570, L_0x55d0c5e296a0, C4<1>, C4<1>;
L_0x55d0c5e291e0 .functor AND 1, L_0x55d0c5e29570, L_0x55d0c5e297d0, C4<1>, C4<1>;
L_0x55d0c5e292a0 .functor AND 1, L_0x55d0c5e296a0, L_0x55d0c5e297d0, C4<1>, C4<1>;
L_0x55d0c5e29310 .functor OR 1, L_0x55d0c5e29170, L_0x55d0c5e291e0, C4<0>, C4<0>;
L_0x55d0c5e29460 .functor OR 1, L_0x55d0c5e292a0, L_0x55d0c5e29310, C4<0>, C4<0>;
v0x55d0c5987110_0 .net "a", 0 0, L_0x55d0c5e29570;  1 drivers
v0x55d0c59871d0_0 .net "b", 0 0, L_0x55d0c5e296a0;  1 drivers
v0x55d0c5987290_0 .net "ca", 0 0, L_0x55d0c5e29460;  1 drivers
v0x55d0c5987360_0 .net "cin", 0 0, L_0x55d0c5e297d0;  1 drivers
v0x55d0c5987420_0 .net "sum", 0 0, L_0x55d0c5e29100;  1 drivers
v0x55d0c5987530_0 .net "w1", 0 0, L_0x55d0c5e29090;  1 drivers
v0x55d0c59875f0_0 .net "w2", 0 0, L_0x55d0c5e29170;  1 drivers
v0x55d0c59876b0_0 .net "w3", 0 0, L_0x55d0c5e291e0;  1 drivers
v0x55d0c5987770_0 .net "w4", 0 0, L_0x55d0c5e292a0;  1 drivers
v0x55d0c59878c0_0 .net "w5", 0 0, L_0x55d0c5e29310;  1 drivers
S_0x55d0c5987a20 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59860d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e29940 .functor XOR 1, L_0x55d0c5e29f10, L_0x55d0c5e2a040, C4<0>, C4<0>;
L_0x55d0c5e299b0 .functor XOR 1, L_0x55d0c5e29940, L_0x55d0c5e2a1c0, C4<0>, C4<0>;
L_0x55d0c5e29a70 .functor AND 1, L_0x55d0c5e29f10, L_0x55d0c5e2a040, C4<1>, C4<1>;
L_0x55d0c5e29b80 .functor AND 1, L_0x55d0c5e29f10, L_0x55d0c5e2a1c0, C4<1>, C4<1>;
L_0x55d0c5e29c40 .functor AND 1, L_0x55d0c5e2a040, L_0x55d0c5e2a1c0, C4<1>, C4<1>;
L_0x55d0c5e29cb0 .functor OR 1, L_0x55d0c5e29a70, L_0x55d0c5e29b80, C4<0>, C4<0>;
L_0x55d0c5e29e00 .functor OR 1, L_0x55d0c5e29c40, L_0x55d0c5e29cb0, C4<0>, C4<0>;
v0x55d0c5987c50_0 .net "a", 0 0, L_0x55d0c5e29f10;  1 drivers
v0x55d0c5987d10_0 .net "b", 0 0, L_0x55d0c5e2a040;  1 drivers
v0x55d0c5987dd0_0 .net "ca", 0 0, L_0x55d0c5e29e00;  1 drivers
v0x55d0c5987ea0_0 .net "cin", 0 0, L_0x55d0c5e2a1c0;  1 drivers
v0x55d0c5987f60_0 .net "sum", 0 0, L_0x55d0c5e299b0;  1 drivers
v0x55d0c5988070_0 .net "w1", 0 0, L_0x55d0c5e29940;  1 drivers
v0x55d0c5988130_0 .net "w2", 0 0, L_0x55d0c5e29a70;  1 drivers
v0x55d0c59881f0_0 .net "w3", 0 0, L_0x55d0c5e29b80;  1 drivers
v0x55d0c59882b0_0 .net "w4", 0 0, L_0x55d0c5e29c40;  1 drivers
v0x55d0c5988400_0 .net "w5", 0 0, L_0x55d0c5e29cb0;  1 drivers
S_0x55d0c5988560 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59860d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e2a2f0 .functor XOR 1, L_0x55d0c5e2a790, L_0x55d0c5e2a950, C4<0>, C4<0>;
L_0x55d0c5e2a360 .functor XOR 1, L_0x55d0c5e2a2f0, L_0x55d0c5e2ab10, C4<0>, C4<0>;
L_0x55d0c5e2a3d0 .functor AND 1, L_0x55d0c5e2a790, L_0x55d0c5e2a950, C4<1>, C4<1>;
L_0x55d0c5e2a440 .functor AND 1, L_0x55d0c5e2a790, L_0x55d0c5e2ab10, C4<1>, C4<1>;
L_0x55d0c5e2a500 .functor AND 1, L_0x55d0c5e2a950, L_0x55d0c5e2ab10, C4<1>, C4<1>;
L_0x55d0c5e2a570 .functor OR 1, L_0x55d0c5e2a3d0, L_0x55d0c5e2a440, C4<0>, C4<0>;
L_0x55d0c5e2a680 .functor OR 1, L_0x55d0c5e2a500, L_0x55d0c5e2a570, C4<0>, C4<0>;
v0x55d0c5988760_0 .net "a", 0 0, L_0x55d0c5e2a790;  1 drivers
v0x55d0c5988840_0 .net "b", 0 0, L_0x55d0c5e2a950;  1 drivers
v0x55d0c5988900_0 .net "ca", 0 0, L_0x55d0c5e2a680;  1 drivers
v0x55d0c59889d0_0 .net "cin", 0 0, L_0x55d0c5e2ab10;  1 drivers
v0x55d0c5988a90_0 .net "sum", 0 0, L_0x55d0c5e2a360;  1 drivers
v0x55d0c5988ba0_0 .net "w1", 0 0, L_0x55d0c5e2a2f0;  1 drivers
v0x55d0c5988c60_0 .net "w2", 0 0, L_0x55d0c5e2a3d0;  1 drivers
v0x55d0c5988d20_0 .net "w3", 0 0, L_0x55d0c5e2a440;  1 drivers
v0x55d0c5988de0_0 .net "w4", 0 0, L_0x55d0c5e2a500;  1 drivers
v0x55d0c5988f30_0 .net "w5", 0 0, L_0x55d0c5e2a570;  1 drivers
S_0x55d0c598a030 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c597b290;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c59985b0_0 .net "a", 15 0, L_0x55d0c5e36d70;  1 drivers
v0x55d0c59986b0_0 .net "b", 15 0, L_0x55d0c5e36e60;  1 drivers
v0x55d0c5998790_0 .net "ca", 15 0, L_0x55d0c5e36be0;  1 drivers
v0x55d0c5998850_0 .net "cin", 15 0, L_0x55d0c5e36f50;  1 drivers
v0x55d0c5998930_0 .net "sum", 15 0, L_0x55d0c5e36aa0;  1 drivers
L_0x55d0c5e31110 .part L_0x55d0c5e36d70, 0, 8;
L_0x55d0c5e311b0 .part L_0x55d0c5e36e60, 0, 8;
L_0x55d0c5e31250 .part L_0x55d0c5e36f50, 0, 8;
L_0x55d0c5e367d0 .part L_0x55d0c5e36d70, 8, 8;
L_0x55d0c5e368c0 .part L_0x55d0c5e36e60, 8, 8;
L_0x55d0c5e369b0 .part L_0x55d0c5e36f50, 8, 8;
L_0x55d0c5e36aa0 .concat8 [ 8 8 0 0], L_0x55d0c5e30e40, L_0x55d0c5e36500;
L_0x55d0c5e36be0 .concat8 [ 8 8 0 0], L_0x55d0c5e30f80, L_0x55d0c5e36640;
S_0x55d0c598a2a0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c598a030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5990ef0_0 .net "a", 7 0, L_0x55d0c5e31110;  1 drivers
v0x55d0c5990ff0_0 .net "b", 7 0, L_0x55d0c5e311b0;  1 drivers
v0x55d0c59910d0_0 .net "ca", 7 0, L_0x55d0c5e30f80;  1 drivers
v0x55d0c5991190_0 .net "cin", 7 0, L_0x55d0c5e31250;  1 drivers
v0x55d0c5991270_0 .net "sum", 7 0, L_0x55d0c5e30e40;  1 drivers
L_0x55d0c5e2e2e0 .part L_0x55d0c5e31110, 0, 4;
L_0x55d0c5e2e380 .part L_0x55d0c5e311b0, 0, 4;
L_0x55d0c5e2e420 .part L_0x55d0c5e31250, 0, 4;
L_0x55d0c5e30b70 .part L_0x55d0c5e31110, 4, 4;
L_0x55d0c5e30c60 .part L_0x55d0c5e311b0, 4, 4;
L_0x55d0c5e30d50 .part L_0x55d0c5e31250, 4, 4;
L_0x55d0c5e30e40 .concat8 [ 4 4 0 0], L_0x55d0c5e2e0d0, L_0x55d0c5e30960;
L_0x55d0c5e30f80 .concat8 [ 4 4 0 0], L_0x55d0c5e2e170, L_0x55d0c5e30a00;
S_0x55d0c598a520 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c598a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c598d530_0 .net "a", 3 0, L_0x55d0c5e2e2e0;  1 drivers
v0x55d0c598d630_0 .net "b", 3 0, L_0x55d0c5e2e380;  1 drivers
v0x55d0c598d710_0 .net "ca", 3 0, L_0x55d0c5e2e170;  1 drivers
v0x55d0c598d7d0_0 .net "cin", 3 0, L_0x55d0c5e2e420;  1 drivers
v0x55d0c598d8b0_0 .net "sum", 3 0, L_0x55d0c5e2e0d0;  1 drivers
L_0x55d0c5e2c0f0 .part L_0x55d0c5e2e2e0, 0, 1;
L_0x55d0c5e2c220 .part L_0x55d0c5e2e380, 0, 1;
L_0x55d0c5e2c350 .part L_0x55d0c5e2e420, 0, 1;
L_0x55d0c5e2c920 .part L_0x55d0c5e2e2e0, 1, 1;
L_0x55d0c5e2ca50 .part L_0x55d0c5e2e380, 1, 1;
L_0x55d0c5e2cb80 .part L_0x55d0c5e2e420, 1, 1;
L_0x55d0c5e2d240 .part L_0x55d0c5e2e2e0, 2, 1;
L_0x55d0c5e2d370 .part L_0x55d0c5e2e380, 2, 1;
L_0x55d0c5e2d4f0 .part L_0x55d0c5e2e420, 2, 1;
L_0x55d0c5e2dac0 .part L_0x55d0c5e2e2e0, 3, 1;
L_0x55d0c5e2dce0 .part L_0x55d0c5e2e380, 3, 1;
L_0x55d0c5e2dea0 .part L_0x55d0c5e2e420, 3, 1;
L_0x55d0c5e2e0d0 .concat8 [ 1 1 1 1], L_0x55d0c5e2bbd0, L_0x55d0c5e2c4f0, L_0x55d0c5e2cd20, L_0x55d0c5e2d690;
L_0x55d0c5e2e170 .concat8 [ 1 1 1 1], L_0x55d0c5e2bfe0, L_0x55d0c5e2c810, L_0x55d0c5e2d130, L_0x55d0c5e2d9b0;
S_0x55d0c598a7c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c598a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e2acd0 .functor XOR 1, L_0x55d0c5e2c0f0, L_0x55d0c5e2c220, C4<0>, C4<0>;
L_0x55d0c5e2bbd0 .functor XOR 1, L_0x55d0c5e2acd0, L_0x55d0c5e2c350, C4<0>, C4<0>;
L_0x55d0c5e2bc90 .functor AND 1, L_0x55d0c5e2c0f0, L_0x55d0c5e2c220, C4<1>, C4<1>;
L_0x55d0c5e2bda0 .functor AND 1, L_0x55d0c5e2c0f0, L_0x55d0c5e2c350, C4<1>, C4<1>;
L_0x55d0c5e2be60 .functor AND 1, L_0x55d0c5e2c220, L_0x55d0c5e2c350, C4<1>, C4<1>;
L_0x55d0c5e2bed0 .functor OR 1, L_0x55d0c5e2bc90, L_0x55d0c5e2bda0, C4<0>, C4<0>;
L_0x55d0c5e2bfe0 .functor OR 1, L_0x55d0c5e2be60, L_0x55d0c5e2bed0, C4<0>, C4<0>;
v0x55d0c598aa60_0 .net "a", 0 0, L_0x55d0c5e2c0f0;  1 drivers
v0x55d0c598ab40_0 .net "b", 0 0, L_0x55d0c5e2c220;  1 drivers
v0x55d0c598ac00_0 .net "ca", 0 0, L_0x55d0c5e2bfe0;  1 drivers
v0x55d0c598acd0_0 .net "cin", 0 0, L_0x55d0c5e2c350;  1 drivers
v0x55d0c598ad90_0 .net "sum", 0 0, L_0x55d0c5e2bbd0;  1 drivers
v0x55d0c598aea0_0 .net "w1", 0 0, L_0x55d0c5e2acd0;  1 drivers
v0x55d0c598af60_0 .net "w2", 0 0, L_0x55d0c5e2bc90;  1 drivers
v0x55d0c598b020_0 .net "w3", 0 0, L_0x55d0c5e2bda0;  1 drivers
v0x55d0c598b0e0_0 .net "w4", 0 0, L_0x55d0c5e2be60;  1 drivers
v0x55d0c598b230_0 .net "w5", 0 0, L_0x55d0c5e2bed0;  1 drivers
S_0x55d0c598b390 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c598a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e2c480 .functor XOR 1, L_0x55d0c5e2c920, L_0x55d0c5e2ca50, C4<0>, C4<0>;
L_0x55d0c5e2c4f0 .functor XOR 1, L_0x55d0c5e2c480, L_0x55d0c5e2cb80, C4<0>, C4<0>;
L_0x55d0c5e2c560 .functor AND 1, L_0x55d0c5e2c920, L_0x55d0c5e2ca50, C4<1>, C4<1>;
L_0x55d0c5e2c5d0 .functor AND 1, L_0x55d0c5e2c920, L_0x55d0c5e2cb80, C4<1>, C4<1>;
L_0x55d0c5e2c690 .functor AND 1, L_0x55d0c5e2ca50, L_0x55d0c5e2cb80, C4<1>, C4<1>;
L_0x55d0c5e2c700 .functor OR 1, L_0x55d0c5e2c560, L_0x55d0c5e2c5d0, C4<0>, C4<0>;
L_0x55d0c5e2c810 .functor OR 1, L_0x55d0c5e2c690, L_0x55d0c5e2c700, C4<0>, C4<0>;
v0x55d0c598b5b0_0 .net "a", 0 0, L_0x55d0c5e2c920;  1 drivers
v0x55d0c598b670_0 .net "b", 0 0, L_0x55d0c5e2ca50;  1 drivers
v0x55d0c598b730_0 .net "ca", 0 0, L_0x55d0c5e2c810;  1 drivers
v0x55d0c598b800_0 .net "cin", 0 0, L_0x55d0c5e2cb80;  1 drivers
v0x55d0c598b8c0_0 .net "sum", 0 0, L_0x55d0c5e2c4f0;  1 drivers
v0x55d0c598b9d0_0 .net "w1", 0 0, L_0x55d0c5e2c480;  1 drivers
v0x55d0c598ba90_0 .net "w2", 0 0, L_0x55d0c5e2c560;  1 drivers
v0x55d0c598bb50_0 .net "w3", 0 0, L_0x55d0c5e2c5d0;  1 drivers
v0x55d0c598bc10_0 .net "w4", 0 0, L_0x55d0c5e2c690;  1 drivers
v0x55d0c598bd60_0 .net "w5", 0 0, L_0x55d0c5e2c700;  1 drivers
S_0x55d0c598bec0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c598a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e2ccb0 .functor XOR 1, L_0x55d0c5e2d240, L_0x55d0c5e2d370, C4<0>, C4<0>;
L_0x55d0c5e2cd20 .functor XOR 1, L_0x55d0c5e2ccb0, L_0x55d0c5e2d4f0, C4<0>, C4<0>;
L_0x55d0c5e2cde0 .functor AND 1, L_0x55d0c5e2d240, L_0x55d0c5e2d370, C4<1>, C4<1>;
L_0x55d0c5e2cef0 .functor AND 1, L_0x55d0c5e2d240, L_0x55d0c5e2d4f0, C4<1>, C4<1>;
L_0x55d0c5e2cfb0 .functor AND 1, L_0x55d0c5e2d370, L_0x55d0c5e2d4f0, C4<1>, C4<1>;
L_0x55d0c5e2d020 .functor OR 1, L_0x55d0c5e2cde0, L_0x55d0c5e2cef0, C4<0>, C4<0>;
L_0x55d0c5e2d130 .functor OR 1, L_0x55d0c5e2cfb0, L_0x55d0c5e2d020, C4<0>, C4<0>;
v0x55d0c598c0f0_0 .net "a", 0 0, L_0x55d0c5e2d240;  1 drivers
v0x55d0c598c1b0_0 .net "b", 0 0, L_0x55d0c5e2d370;  1 drivers
v0x55d0c598c270_0 .net "ca", 0 0, L_0x55d0c5e2d130;  1 drivers
v0x55d0c598c340_0 .net "cin", 0 0, L_0x55d0c5e2d4f0;  1 drivers
v0x55d0c598c400_0 .net "sum", 0 0, L_0x55d0c5e2cd20;  1 drivers
v0x55d0c598c510_0 .net "w1", 0 0, L_0x55d0c5e2ccb0;  1 drivers
v0x55d0c598c5d0_0 .net "w2", 0 0, L_0x55d0c5e2cde0;  1 drivers
v0x55d0c598c690_0 .net "w3", 0 0, L_0x55d0c5e2cef0;  1 drivers
v0x55d0c598c750_0 .net "w4", 0 0, L_0x55d0c5e2cfb0;  1 drivers
v0x55d0c598c8a0_0 .net "w5", 0 0, L_0x55d0c5e2d020;  1 drivers
S_0x55d0c598ca00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c598a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e2d620 .functor XOR 1, L_0x55d0c5e2dac0, L_0x55d0c5e2dce0, C4<0>, C4<0>;
L_0x55d0c5e2d690 .functor XOR 1, L_0x55d0c5e2d620, L_0x55d0c5e2dea0, C4<0>, C4<0>;
L_0x55d0c5e2d700 .functor AND 1, L_0x55d0c5e2dac0, L_0x55d0c5e2dce0, C4<1>, C4<1>;
L_0x55d0c5e2d770 .functor AND 1, L_0x55d0c5e2dac0, L_0x55d0c5e2dea0, C4<1>, C4<1>;
L_0x55d0c5e2d830 .functor AND 1, L_0x55d0c5e2dce0, L_0x55d0c5e2dea0, C4<1>, C4<1>;
L_0x55d0c5e2d8a0 .functor OR 1, L_0x55d0c5e2d700, L_0x55d0c5e2d770, C4<0>, C4<0>;
L_0x55d0c5e2d9b0 .functor OR 1, L_0x55d0c5e2d830, L_0x55d0c5e2d8a0, C4<0>, C4<0>;
v0x55d0c598cc00_0 .net "a", 0 0, L_0x55d0c5e2dac0;  1 drivers
v0x55d0c598cce0_0 .net "b", 0 0, L_0x55d0c5e2dce0;  1 drivers
v0x55d0c598cda0_0 .net "ca", 0 0, L_0x55d0c5e2d9b0;  1 drivers
v0x55d0c598ce70_0 .net "cin", 0 0, L_0x55d0c5e2dea0;  1 drivers
v0x55d0c598cf30_0 .net "sum", 0 0, L_0x55d0c5e2d690;  1 drivers
v0x55d0c598d040_0 .net "w1", 0 0, L_0x55d0c5e2d620;  1 drivers
v0x55d0c598d100_0 .net "w2", 0 0, L_0x55d0c5e2d700;  1 drivers
v0x55d0c598d1c0_0 .net "w3", 0 0, L_0x55d0c5e2d770;  1 drivers
v0x55d0c598d280_0 .net "w4", 0 0, L_0x55d0c5e2d830;  1 drivers
v0x55d0c598d3d0_0 .net "w5", 0 0, L_0x55d0c5e2d8a0;  1 drivers
S_0x55d0c598da30 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c598a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59909f0_0 .net "a", 3 0, L_0x55d0c5e30b70;  1 drivers
v0x55d0c5990af0_0 .net "b", 3 0, L_0x55d0c5e30c60;  1 drivers
v0x55d0c5990bd0_0 .net "ca", 3 0, L_0x55d0c5e30a00;  1 drivers
v0x55d0c5990c90_0 .net "cin", 3 0, L_0x55d0c5e30d50;  1 drivers
v0x55d0c5990d70_0 .net "sum", 3 0, L_0x55d0c5e30960;  1 drivers
L_0x55d0c5e2e9e0 .part L_0x55d0c5e30b70, 0, 1;
L_0x55d0c5e2eb10 .part L_0x55d0c5e30c60, 0, 1;
L_0x55d0c5e2ec40 .part L_0x55d0c5e30d50, 0, 1;
L_0x55d0c5e2f210 .part L_0x55d0c5e30b70, 1, 1;
L_0x55d0c5e2f340 .part L_0x55d0c5e30c60, 1, 1;
L_0x55d0c5e2f470 .part L_0x55d0c5e30d50, 1, 1;
L_0x55d0c5e2fb30 .part L_0x55d0c5e30b70, 2, 1;
L_0x55d0c5e2fc60 .part L_0x55d0c5e30c60, 2, 1;
L_0x55d0c5e2fde0 .part L_0x55d0c5e30d50, 2, 1;
L_0x55d0c5e303b0 .part L_0x55d0c5e30b70, 3, 1;
L_0x55d0c5e30570 .part L_0x55d0c5e30c60, 3, 1;
L_0x55d0c5e30730 .part L_0x55d0c5e30d50, 3, 1;
L_0x55d0c5e30960 .concat8 [ 1 1 1 1], L_0x55d0c5e2e4c0, L_0x55d0c5e2ede0, L_0x55d0c5e2f610, L_0x55d0c5e2ff80;
L_0x55d0c5e30a00 .concat8 [ 1 1 1 1], L_0x55d0c5e2e8d0, L_0x55d0c5e2f100, L_0x55d0c5e2fa20, L_0x55d0c5e302a0;
S_0x55d0c598dca0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c598da30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e2e060 .functor XOR 1, L_0x55d0c5e2e9e0, L_0x55d0c5e2eb10, C4<0>, C4<0>;
L_0x55d0c5e2e4c0 .functor XOR 1, L_0x55d0c5e2e060, L_0x55d0c5e2ec40, C4<0>, C4<0>;
L_0x55d0c5e2e580 .functor AND 1, L_0x55d0c5e2e9e0, L_0x55d0c5e2eb10, C4<1>, C4<1>;
L_0x55d0c5e2e690 .functor AND 1, L_0x55d0c5e2e9e0, L_0x55d0c5e2ec40, C4<1>, C4<1>;
L_0x55d0c5e2e750 .functor AND 1, L_0x55d0c5e2eb10, L_0x55d0c5e2ec40, C4<1>, C4<1>;
L_0x55d0c5e2e7c0 .functor OR 1, L_0x55d0c5e2e580, L_0x55d0c5e2e690, C4<0>, C4<0>;
L_0x55d0c5e2e8d0 .functor OR 1, L_0x55d0c5e2e750, L_0x55d0c5e2e7c0, C4<0>, C4<0>;
v0x55d0c598df20_0 .net "a", 0 0, L_0x55d0c5e2e9e0;  1 drivers
v0x55d0c598e000_0 .net "b", 0 0, L_0x55d0c5e2eb10;  1 drivers
v0x55d0c598e0c0_0 .net "ca", 0 0, L_0x55d0c5e2e8d0;  1 drivers
v0x55d0c598e190_0 .net "cin", 0 0, L_0x55d0c5e2ec40;  1 drivers
v0x55d0c598e250_0 .net "sum", 0 0, L_0x55d0c5e2e4c0;  1 drivers
v0x55d0c598e360_0 .net "w1", 0 0, L_0x55d0c5e2e060;  1 drivers
v0x55d0c598e420_0 .net "w2", 0 0, L_0x55d0c5e2e580;  1 drivers
v0x55d0c598e4e0_0 .net "w3", 0 0, L_0x55d0c5e2e690;  1 drivers
v0x55d0c598e5a0_0 .net "w4", 0 0, L_0x55d0c5e2e750;  1 drivers
v0x55d0c598e6f0_0 .net "w5", 0 0, L_0x55d0c5e2e7c0;  1 drivers
S_0x55d0c598e850 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c598da30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e2ed70 .functor XOR 1, L_0x55d0c5e2f210, L_0x55d0c5e2f340, C4<0>, C4<0>;
L_0x55d0c5e2ede0 .functor XOR 1, L_0x55d0c5e2ed70, L_0x55d0c5e2f470, C4<0>, C4<0>;
L_0x55d0c5e2ee50 .functor AND 1, L_0x55d0c5e2f210, L_0x55d0c5e2f340, C4<1>, C4<1>;
L_0x55d0c5e2eec0 .functor AND 1, L_0x55d0c5e2f210, L_0x55d0c5e2f470, C4<1>, C4<1>;
L_0x55d0c5e2ef80 .functor AND 1, L_0x55d0c5e2f340, L_0x55d0c5e2f470, C4<1>, C4<1>;
L_0x55d0c5e2eff0 .functor OR 1, L_0x55d0c5e2ee50, L_0x55d0c5e2eec0, C4<0>, C4<0>;
L_0x55d0c5e2f100 .functor OR 1, L_0x55d0c5e2ef80, L_0x55d0c5e2eff0, C4<0>, C4<0>;
v0x55d0c598ea70_0 .net "a", 0 0, L_0x55d0c5e2f210;  1 drivers
v0x55d0c598eb30_0 .net "b", 0 0, L_0x55d0c5e2f340;  1 drivers
v0x55d0c598ebf0_0 .net "ca", 0 0, L_0x55d0c5e2f100;  1 drivers
v0x55d0c598ecc0_0 .net "cin", 0 0, L_0x55d0c5e2f470;  1 drivers
v0x55d0c598ed80_0 .net "sum", 0 0, L_0x55d0c5e2ede0;  1 drivers
v0x55d0c598ee90_0 .net "w1", 0 0, L_0x55d0c5e2ed70;  1 drivers
v0x55d0c598ef50_0 .net "w2", 0 0, L_0x55d0c5e2ee50;  1 drivers
v0x55d0c598f010_0 .net "w3", 0 0, L_0x55d0c5e2eec0;  1 drivers
v0x55d0c598f0d0_0 .net "w4", 0 0, L_0x55d0c5e2ef80;  1 drivers
v0x55d0c598f220_0 .net "w5", 0 0, L_0x55d0c5e2eff0;  1 drivers
S_0x55d0c598f380 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c598da30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e2f5a0 .functor XOR 1, L_0x55d0c5e2fb30, L_0x55d0c5e2fc60, C4<0>, C4<0>;
L_0x55d0c5e2f610 .functor XOR 1, L_0x55d0c5e2f5a0, L_0x55d0c5e2fde0, C4<0>, C4<0>;
L_0x55d0c5e2f6d0 .functor AND 1, L_0x55d0c5e2fb30, L_0x55d0c5e2fc60, C4<1>, C4<1>;
L_0x55d0c5e2f7e0 .functor AND 1, L_0x55d0c5e2fb30, L_0x55d0c5e2fde0, C4<1>, C4<1>;
L_0x55d0c5e2f8a0 .functor AND 1, L_0x55d0c5e2fc60, L_0x55d0c5e2fde0, C4<1>, C4<1>;
L_0x55d0c5e2f910 .functor OR 1, L_0x55d0c5e2f6d0, L_0x55d0c5e2f7e0, C4<0>, C4<0>;
L_0x55d0c5e2fa20 .functor OR 1, L_0x55d0c5e2f8a0, L_0x55d0c5e2f910, C4<0>, C4<0>;
v0x55d0c598f5b0_0 .net "a", 0 0, L_0x55d0c5e2fb30;  1 drivers
v0x55d0c598f670_0 .net "b", 0 0, L_0x55d0c5e2fc60;  1 drivers
v0x55d0c598f730_0 .net "ca", 0 0, L_0x55d0c5e2fa20;  1 drivers
v0x55d0c598f800_0 .net "cin", 0 0, L_0x55d0c5e2fde0;  1 drivers
v0x55d0c598f8c0_0 .net "sum", 0 0, L_0x55d0c5e2f610;  1 drivers
v0x55d0c598f9d0_0 .net "w1", 0 0, L_0x55d0c5e2f5a0;  1 drivers
v0x55d0c598fa90_0 .net "w2", 0 0, L_0x55d0c5e2f6d0;  1 drivers
v0x55d0c598fb50_0 .net "w3", 0 0, L_0x55d0c5e2f7e0;  1 drivers
v0x55d0c598fc10_0 .net "w4", 0 0, L_0x55d0c5e2f8a0;  1 drivers
v0x55d0c598fd60_0 .net "w5", 0 0, L_0x55d0c5e2f910;  1 drivers
S_0x55d0c598fec0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c598da30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e2ff10 .functor XOR 1, L_0x55d0c5e303b0, L_0x55d0c5e30570, C4<0>, C4<0>;
L_0x55d0c5e2ff80 .functor XOR 1, L_0x55d0c5e2ff10, L_0x55d0c5e30730, C4<0>, C4<0>;
L_0x55d0c5e2fff0 .functor AND 1, L_0x55d0c5e303b0, L_0x55d0c5e30570, C4<1>, C4<1>;
L_0x55d0c5e30060 .functor AND 1, L_0x55d0c5e303b0, L_0x55d0c5e30730, C4<1>, C4<1>;
L_0x55d0c5e30120 .functor AND 1, L_0x55d0c5e30570, L_0x55d0c5e30730, C4<1>, C4<1>;
L_0x55d0c5e30190 .functor OR 1, L_0x55d0c5e2fff0, L_0x55d0c5e30060, C4<0>, C4<0>;
L_0x55d0c5e302a0 .functor OR 1, L_0x55d0c5e30120, L_0x55d0c5e30190, C4<0>, C4<0>;
v0x55d0c59900c0_0 .net "a", 0 0, L_0x55d0c5e303b0;  1 drivers
v0x55d0c59901a0_0 .net "b", 0 0, L_0x55d0c5e30570;  1 drivers
v0x55d0c5990260_0 .net "ca", 0 0, L_0x55d0c5e302a0;  1 drivers
v0x55d0c5990330_0 .net "cin", 0 0, L_0x55d0c5e30730;  1 drivers
v0x55d0c59903f0_0 .net "sum", 0 0, L_0x55d0c5e2ff80;  1 drivers
v0x55d0c5990500_0 .net "w1", 0 0, L_0x55d0c5e2ff10;  1 drivers
v0x55d0c59905c0_0 .net "w2", 0 0, L_0x55d0c5e2fff0;  1 drivers
v0x55d0c5990680_0 .net "w3", 0 0, L_0x55d0c5e30060;  1 drivers
v0x55d0c5990740_0 .net "w4", 0 0, L_0x55d0c5e30120;  1 drivers
v0x55d0c5990890_0 .net "w5", 0 0, L_0x55d0c5e30190;  1 drivers
S_0x55d0c5991440 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c598a030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5998060_0 .net "a", 7 0, L_0x55d0c5e367d0;  1 drivers
v0x55d0c5998160_0 .net "b", 7 0, L_0x55d0c5e368c0;  1 drivers
v0x55d0c5998240_0 .net "ca", 7 0, L_0x55d0c5e36640;  1 drivers
v0x55d0c5998300_0 .net "cin", 7 0, L_0x55d0c5e369b0;  1 drivers
v0x55d0c59983e0_0 .net "sum", 7 0, L_0x55d0c5e36500;  1 drivers
L_0x55d0c5e339a0 .part L_0x55d0c5e367d0, 0, 4;
L_0x55d0c5e33a40 .part L_0x55d0c5e368c0, 0, 4;
L_0x55d0c5e33ae0 .part L_0x55d0c5e369b0, 0, 4;
L_0x55d0c5e36230 .part L_0x55d0c5e367d0, 4, 4;
L_0x55d0c5e36320 .part L_0x55d0c5e368c0, 4, 4;
L_0x55d0c5e36410 .part L_0x55d0c5e369b0, 4, 4;
L_0x55d0c5e36500 .concat8 [ 4 4 0 0], L_0x55d0c5e33790, L_0x55d0c5e36020;
L_0x55d0c5e36640 .concat8 [ 4 4 0 0], L_0x55d0c5e33830, L_0x55d0c5e360c0;
S_0x55d0c59916b0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5991440;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59946a0_0 .net "a", 3 0, L_0x55d0c5e339a0;  1 drivers
v0x55d0c59947a0_0 .net "b", 3 0, L_0x55d0c5e33a40;  1 drivers
v0x55d0c5994880_0 .net "ca", 3 0, L_0x55d0c5e33830;  1 drivers
v0x55d0c5994940_0 .net "cin", 3 0, L_0x55d0c5e33ae0;  1 drivers
v0x55d0c5994a20_0 .net "sum", 3 0, L_0x55d0c5e33790;  1 drivers
L_0x55d0c5e31810 .part L_0x55d0c5e339a0, 0, 1;
L_0x55d0c5e31940 .part L_0x55d0c5e33a40, 0, 1;
L_0x55d0c5e31a70 .part L_0x55d0c5e33ae0, 0, 1;
L_0x55d0c5e32040 .part L_0x55d0c5e339a0, 1, 1;
L_0x55d0c5e32170 .part L_0x55d0c5e33a40, 1, 1;
L_0x55d0c5e322a0 .part L_0x55d0c5e33ae0, 1, 1;
L_0x55d0c5e32960 .part L_0x55d0c5e339a0, 2, 1;
L_0x55d0c5e32a90 .part L_0x55d0c5e33a40, 2, 1;
L_0x55d0c5e32c10 .part L_0x55d0c5e33ae0, 2, 1;
L_0x55d0c5e331e0 .part L_0x55d0c5e339a0, 3, 1;
L_0x55d0c5e333a0 .part L_0x55d0c5e33a40, 3, 1;
L_0x55d0c5e33560 .part L_0x55d0c5e33ae0, 3, 1;
L_0x55d0c5e33790 .concat8 [ 1 1 1 1], L_0x55d0c5e312f0, L_0x55d0c5e31c10, L_0x55d0c5e32440, L_0x55d0c5e32db0;
L_0x55d0c5e33830 .concat8 [ 1 1 1 1], L_0x55d0c5e31700, L_0x55d0c5e31f30, L_0x55d0c5e32850, L_0x55d0c5e330d0;
S_0x55d0c5991930 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59916b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e308f0 .functor XOR 1, L_0x55d0c5e31810, L_0x55d0c5e31940, C4<0>, C4<0>;
L_0x55d0c5e312f0 .functor XOR 1, L_0x55d0c5e308f0, L_0x55d0c5e31a70, C4<0>, C4<0>;
L_0x55d0c5e313b0 .functor AND 1, L_0x55d0c5e31810, L_0x55d0c5e31940, C4<1>, C4<1>;
L_0x55d0c5e314c0 .functor AND 1, L_0x55d0c5e31810, L_0x55d0c5e31a70, C4<1>, C4<1>;
L_0x55d0c5e31580 .functor AND 1, L_0x55d0c5e31940, L_0x55d0c5e31a70, C4<1>, C4<1>;
L_0x55d0c5e315f0 .functor OR 1, L_0x55d0c5e313b0, L_0x55d0c5e314c0, C4<0>, C4<0>;
L_0x55d0c5e31700 .functor OR 1, L_0x55d0c5e31580, L_0x55d0c5e315f0, C4<0>, C4<0>;
v0x55d0c5991bd0_0 .net "a", 0 0, L_0x55d0c5e31810;  1 drivers
v0x55d0c5991cb0_0 .net "b", 0 0, L_0x55d0c5e31940;  1 drivers
v0x55d0c5991d70_0 .net "ca", 0 0, L_0x55d0c5e31700;  1 drivers
v0x55d0c5991e40_0 .net "cin", 0 0, L_0x55d0c5e31a70;  1 drivers
v0x55d0c5991f00_0 .net "sum", 0 0, L_0x55d0c5e312f0;  1 drivers
v0x55d0c5992010_0 .net "w1", 0 0, L_0x55d0c5e308f0;  1 drivers
v0x55d0c59920d0_0 .net "w2", 0 0, L_0x55d0c5e313b0;  1 drivers
v0x55d0c5992190_0 .net "w3", 0 0, L_0x55d0c5e314c0;  1 drivers
v0x55d0c5992250_0 .net "w4", 0 0, L_0x55d0c5e31580;  1 drivers
v0x55d0c59923a0_0 .net "w5", 0 0, L_0x55d0c5e315f0;  1 drivers
S_0x55d0c5992500 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59916b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e31ba0 .functor XOR 1, L_0x55d0c5e32040, L_0x55d0c5e32170, C4<0>, C4<0>;
L_0x55d0c5e31c10 .functor XOR 1, L_0x55d0c5e31ba0, L_0x55d0c5e322a0, C4<0>, C4<0>;
L_0x55d0c5e31c80 .functor AND 1, L_0x55d0c5e32040, L_0x55d0c5e32170, C4<1>, C4<1>;
L_0x55d0c5e31cf0 .functor AND 1, L_0x55d0c5e32040, L_0x55d0c5e322a0, C4<1>, C4<1>;
L_0x55d0c5e31db0 .functor AND 1, L_0x55d0c5e32170, L_0x55d0c5e322a0, C4<1>, C4<1>;
L_0x55d0c5e31e20 .functor OR 1, L_0x55d0c5e31c80, L_0x55d0c5e31cf0, C4<0>, C4<0>;
L_0x55d0c5e31f30 .functor OR 1, L_0x55d0c5e31db0, L_0x55d0c5e31e20, C4<0>, C4<0>;
v0x55d0c5992720_0 .net "a", 0 0, L_0x55d0c5e32040;  1 drivers
v0x55d0c59927e0_0 .net "b", 0 0, L_0x55d0c5e32170;  1 drivers
v0x55d0c59928a0_0 .net "ca", 0 0, L_0x55d0c5e31f30;  1 drivers
v0x55d0c5992970_0 .net "cin", 0 0, L_0x55d0c5e322a0;  1 drivers
v0x55d0c5992a30_0 .net "sum", 0 0, L_0x55d0c5e31c10;  1 drivers
v0x55d0c5992b40_0 .net "w1", 0 0, L_0x55d0c5e31ba0;  1 drivers
v0x55d0c5992c00_0 .net "w2", 0 0, L_0x55d0c5e31c80;  1 drivers
v0x55d0c5992cc0_0 .net "w3", 0 0, L_0x55d0c5e31cf0;  1 drivers
v0x55d0c5992d80_0 .net "w4", 0 0, L_0x55d0c5e31db0;  1 drivers
v0x55d0c5992ed0_0 .net "w5", 0 0, L_0x55d0c5e31e20;  1 drivers
S_0x55d0c5993030 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59916b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e323d0 .functor XOR 1, L_0x55d0c5e32960, L_0x55d0c5e32a90, C4<0>, C4<0>;
L_0x55d0c5e32440 .functor XOR 1, L_0x55d0c5e323d0, L_0x55d0c5e32c10, C4<0>, C4<0>;
L_0x55d0c5e32500 .functor AND 1, L_0x55d0c5e32960, L_0x55d0c5e32a90, C4<1>, C4<1>;
L_0x55d0c5e32610 .functor AND 1, L_0x55d0c5e32960, L_0x55d0c5e32c10, C4<1>, C4<1>;
L_0x55d0c5e326d0 .functor AND 1, L_0x55d0c5e32a90, L_0x55d0c5e32c10, C4<1>, C4<1>;
L_0x55d0c5e32740 .functor OR 1, L_0x55d0c5e32500, L_0x55d0c5e32610, C4<0>, C4<0>;
L_0x55d0c5e32850 .functor OR 1, L_0x55d0c5e326d0, L_0x55d0c5e32740, C4<0>, C4<0>;
v0x55d0c5993260_0 .net "a", 0 0, L_0x55d0c5e32960;  1 drivers
v0x55d0c5993320_0 .net "b", 0 0, L_0x55d0c5e32a90;  1 drivers
v0x55d0c59933e0_0 .net "ca", 0 0, L_0x55d0c5e32850;  1 drivers
v0x55d0c59934b0_0 .net "cin", 0 0, L_0x55d0c5e32c10;  1 drivers
v0x55d0c5993570_0 .net "sum", 0 0, L_0x55d0c5e32440;  1 drivers
v0x55d0c5993680_0 .net "w1", 0 0, L_0x55d0c5e323d0;  1 drivers
v0x55d0c5993740_0 .net "w2", 0 0, L_0x55d0c5e32500;  1 drivers
v0x55d0c5993800_0 .net "w3", 0 0, L_0x55d0c5e32610;  1 drivers
v0x55d0c59938c0_0 .net "w4", 0 0, L_0x55d0c5e326d0;  1 drivers
v0x55d0c5993a10_0 .net "w5", 0 0, L_0x55d0c5e32740;  1 drivers
S_0x55d0c5993b70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59916b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e32d40 .functor XOR 1, L_0x55d0c5e331e0, L_0x55d0c5e333a0, C4<0>, C4<0>;
L_0x55d0c5e32db0 .functor XOR 1, L_0x55d0c5e32d40, L_0x55d0c5e33560, C4<0>, C4<0>;
L_0x55d0c5e32e20 .functor AND 1, L_0x55d0c5e331e0, L_0x55d0c5e333a0, C4<1>, C4<1>;
L_0x55d0c5e32e90 .functor AND 1, L_0x55d0c5e331e0, L_0x55d0c5e33560, C4<1>, C4<1>;
L_0x55d0c5e32f50 .functor AND 1, L_0x55d0c5e333a0, L_0x55d0c5e33560, C4<1>, C4<1>;
L_0x55d0c5e32fc0 .functor OR 1, L_0x55d0c5e32e20, L_0x55d0c5e32e90, C4<0>, C4<0>;
L_0x55d0c5e330d0 .functor OR 1, L_0x55d0c5e32f50, L_0x55d0c5e32fc0, C4<0>, C4<0>;
v0x55d0c5993d70_0 .net "a", 0 0, L_0x55d0c5e331e0;  1 drivers
v0x55d0c5993e50_0 .net "b", 0 0, L_0x55d0c5e333a0;  1 drivers
v0x55d0c5993f10_0 .net "ca", 0 0, L_0x55d0c5e330d0;  1 drivers
v0x55d0c5993fe0_0 .net "cin", 0 0, L_0x55d0c5e33560;  1 drivers
v0x55d0c59940a0_0 .net "sum", 0 0, L_0x55d0c5e32db0;  1 drivers
v0x55d0c59941b0_0 .net "w1", 0 0, L_0x55d0c5e32d40;  1 drivers
v0x55d0c5994270_0 .net "w2", 0 0, L_0x55d0c5e32e20;  1 drivers
v0x55d0c5994330_0 .net "w3", 0 0, L_0x55d0c5e32e90;  1 drivers
v0x55d0c59943f0_0 .net "w4", 0 0, L_0x55d0c5e32f50;  1 drivers
v0x55d0c5994540_0 .net "w5", 0 0, L_0x55d0c5e32fc0;  1 drivers
S_0x55d0c5994ba0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5991440;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5997b60_0 .net "a", 3 0, L_0x55d0c5e36230;  1 drivers
v0x55d0c5997c60_0 .net "b", 3 0, L_0x55d0c5e36320;  1 drivers
v0x55d0c5997d40_0 .net "ca", 3 0, L_0x55d0c5e360c0;  1 drivers
v0x55d0c5997e00_0 .net "cin", 3 0, L_0x55d0c5e36410;  1 drivers
v0x55d0c5997ee0_0 .net "sum", 3 0, L_0x55d0c5e36020;  1 drivers
L_0x55d0c5e340a0 .part L_0x55d0c5e36230, 0, 1;
L_0x55d0c5e341d0 .part L_0x55d0c5e36320, 0, 1;
L_0x55d0c5e34300 .part L_0x55d0c5e36410, 0, 1;
L_0x55d0c5e348d0 .part L_0x55d0c5e36230, 1, 1;
L_0x55d0c5e34a00 .part L_0x55d0c5e36320, 1, 1;
L_0x55d0c5e34b30 .part L_0x55d0c5e36410, 1, 1;
L_0x55d0c5e351f0 .part L_0x55d0c5e36230, 2, 1;
L_0x55d0c5e35320 .part L_0x55d0c5e36320, 2, 1;
L_0x55d0c5e354a0 .part L_0x55d0c5e36410, 2, 1;
L_0x55d0c5e35a70 .part L_0x55d0c5e36230, 3, 1;
L_0x55d0c5e35c30 .part L_0x55d0c5e36320, 3, 1;
L_0x55d0c5e35df0 .part L_0x55d0c5e36410, 3, 1;
L_0x55d0c5e36020 .concat8 [ 1 1 1 1], L_0x55d0c5e33b80, L_0x55d0c5e344a0, L_0x55d0c5e34cd0, L_0x55d0c5e35640;
L_0x55d0c5e360c0 .concat8 [ 1 1 1 1], L_0x55d0c5e33f90, L_0x55d0c5e347c0, L_0x55d0c5e350e0, L_0x55d0c5e35960;
S_0x55d0c5994e10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5994ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e33720 .functor XOR 1, L_0x55d0c5e340a0, L_0x55d0c5e341d0, C4<0>, C4<0>;
L_0x55d0c5e33b80 .functor XOR 1, L_0x55d0c5e33720, L_0x55d0c5e34300, C4<0>, C4<0>;
L_0x55d0c5e33c40 .functor AND 1, L_0x55d0c5e340a0, L_0x55d0c5e341d0, C4<1>, C4<1>;
L_0x55d0c5e33d50 .functor AND 1, L_0x55d0c5e340a0, L_0x55d0c5e34300, C4<1>, C4<1>;
L_0x55d0c5e33e10 .functor AND 1, L_0x55d0c5e341d0, L_0x55d0c5e34300, C4<1>, C4<1>;
L_0x55d0c5e33e80 .functor OR 1, L_0x55d0c5e33c40, L_0x55d0c5e33d50, C4<0>, C4<0>;
L_0x55d0c5e33f90 .functor OR 1, L_0x55d0c5e33e10, L_0x55d0c5e33e80, C4<0>, C4<0>;
v0x55d0c5995090_0 .net "a", 0 0, L_0x55d0c5e340a0;  1 drivers
v0x55d0c5995170_0 .net "b", 0 0, L_0x55d0c5e341d0;  1 drivers
v0x55d0c5995230_0 .net "ca", 0 0, L_0x55d0c5e33f90;  1 drivers
v0x55d0c5995300_0 .net "cin", 0 0, L_0x55d0c5e34300;  1 drivers
v0x55d0c59953c0_0 .net "sum", 0 0, L_0x55d0c5e33b80;  1 drivers
v0x55d0c59954d0_0 .net "w1", 0 0, L_0x55d0c5e33720;  1 drivers
v0x55d0c5995590_0 .net "w2", 0 0, L_0x55d0c5e33c40;  1 drivers
v0x55d0c5995650_0 .net "w3", 0 0, L_0x55d0c5e33d50;  1 drivers
v0x55d0c5995710_0 .net "w4", 0 0, L_0x55d0c5e33e10;  1 drivers
v0x55d0c5995860_0 .net "w5", 0 0, L_0x55d0c5e33e80;  1 drivers
S_0x55d0c59959c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5994ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e34430 .functor XOR 1, L_0x55d0c5e348d0, L_0x55d0c5e34a00, C4<0>, C4<0>;
L_0x55d0c5e344a0 .functor XOR 1, L_0x55d0c5e34430, L_0x55d0c5e34b30, C4<0>, C4<0>;
L_0x55d0c5e34510 .functor AND 1, L_0x55d0c5e348d0, L_0x55d0c5e34a00, C4<1>, C4<1>;
L_0x55d0c5e34580 .functor AND 1, L_0x55d0c5e348d0, L_0x55d0c5e34b30, C4<1>, C4<1>;
L_0x55d0c5e34640 .functor AND 1, L_0x55d0c5e34a00, L_0x55d0c5e34b30, C4<1>, C4<1>;
L_0x55d0c5e346b0 .functor OR 1, L_0x55d0c5e34510, L_0x55d0c5e34580, C4<0>, C4<0>;
L_0x55d0c5e347c0 .functor OR 1, L_0x55d0c5e34640, L_0x55d0c5e346b0, C4<0>, C4<0>;
v0x55d0c5995be0_0 .net "a", 0 0, L_0x55d0c5e348d0;  1 drivers
v0x55d0c5995ca0_0 .net "b", 0 0, L_0x55d0c5e34a00;  1 drivers
v0x55d0c5995d60_0 .net "ca", 0 0, L_0x55d0c5e347c0;  1 drivers
v0x55d0c5995e30_0 .net "cin", 0 0, L_0x55d0c5e34b30;  1 drivers
v0x55d0c5995ef0_0 .net "sum", 0 0, L_0x55d0c5e344a0;  1 drivers
v0x55d0c5996000_0 .net "w1", 0 0, L_0x55d0c5e34430;  1 drivers
v0x55d0c59960c0_0 .net "w2", 0 0, L_0x55d0c5e34510;  1 drivers
v0x55d0c5996180_0 .net "w3", 0 0, L_0x55d0c5e34580;  1 drivers
v0x55d0c5996240_0 .net "w4", 0 0, L_0x55d0c5e34640;  1 drivers
v0x55d0c5996390_0 .net "w5", 0 0, L_0x55d0c5e346b0;  1 drivers
S_0x55d0c59964f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5994ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e34c60 .functor XOR 1, L_0x55d0c5e351f0, L_0x55d0c5e35320, C4<0>, C4<0>;
L_0x55d0c5e34cd0 .functor XOR 1, L_0x55d0c5e34c60, L_0x55d0c5e354a0, C4<0>, C4<0>;
L_0x55d0c5e34d90 .functor AND 1, L_0x55d0c5e351f0, L_0x55d0c5e35320, C4<1>, C4<1>;
L_0x55d0c5e34ea0 .functor AND 1, L_0x55d0c5e351f0, L_0x55d0c5e354a0, C4<1>, C4<1>;
L_0x55d0c5e34f60 .functor AND 1, L_0x55d0c5e35320, L_0x55d0c5e354a0, C4<1>, C4<1>;
L_0x55d0c5e34fd0 .functor OR 1, L_0x55d0c5e34d90, L_0x55d0c5e34ea0, C4<0>, C4<0>;
L_0x55d0c5e350e0 .functor OR 1, L_0x55d0c5e34f60, L_0x55d0c5e34fd0, C4<0>, C4<0>;
v0x55d0c5996720_0 .net "a", 0 0, L_0x55d0c5e351f0;  1 drivers
v0x55d0c59967e0_0 .net "b", 0 0, L_0x55d0c5e35320;  1 drivers
v0x55d0c59968a0_0 .net "ca", 0 0, L_0x55d0c5e350e0;  1 drivers
v0x55d0c5996970_0 .net "cin", 0 0, L_0x55d0c5e354a0;  1 drivers
v0x55d0c5996a30_0 .net "sum", 0 0, L_0x55d0c5e34cd0;  1 drivers
v0x55d0c5996b40_0 .net "w1", 0 0, L_0x55d0c5e34c60;  1 drivers
v0x55d0c5996c00_0 .net "w2", 0 0, L_0x55d0c5e34d90;  1 drivers
v0x55d0c5996cc0_0 .net "w3", 0 0, L_0x55d0c5e34ea0;  1 drivers
v0x55d0c5996d80_0 .net "w4", 0 0, L_0x55d0c5e34f60;  1 drivers
v0x55d0c5996ed0_0 .net "w5", 0 0, L_0x55d0c5e34fd0;  1 drivers
S_0x55d0c5997030 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5994ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e355d0 .functor XOR 1, L_0x55d0c5e35a70, L_0x55d0c5e35c30, C4<0>, C4<0>;
L_0x55d0c5e35640 .functor XOR 1, L_0x55d0c5e355d0, L_0x55d0c5e35df0, C4<0>, C4<0>;
L_0x55d0c5e356b0 .functor AND 1, L_0x55d0c5e35a70, L_0x55d0c5e35c30, C4<1>, C4<1>;
L_0x55d0c5e35720 .functor AND 1, L_0x55d0c5e35a70, L_0x55d0c5e35df0, C4<1>, C4<1>;
L_0x55d0c5e357e0 .functor AND 1, L_0x55d0c5e35c30, L_0x55d0c5e35df0, C4<1>, C4<1>;
L_0x55d0c5e35850 .functor OR 1, L_0x55d0c5e356b0, L_0x55d0c5e35720, C4<0>, C4<0>;
L_0x55d0c5e35960 .functor OR 1, L_0x55d0c5e357e0, L_0x55d0c5e35850, C4<0>, C4<0>;
v0x55d0c5997230_0 .net "a", 0 0, L_0x55d0c5e35a70;  1 drivers
v0x55d0c5997310_0 .net "b", 0 0, L_0x55d0c5e35c30;  1 drivers
v0x55d0c59973d0_0 .net "ca", 0 0, L_0x55d0c5e35960;  1 drivers
v0x55d0c59974a0_0 .net "cin", 0 0, L_0x55d0c5e35df0;  1 drivers
v0x55d0c5997560_0 .net "sum", 0 0, L_0x55d0c5e35640;  1 drivers
v0x55d0c5997670_0 .net "w1", 0 0, L_0x55d0c5e355d0;  1 drivers
v0x55d0c5997730_0 .net "w2", 0 0, L_0x55d0c5e356b0;  1 drivers
v0x55d0c59977f0_0 .net "w3", 0 0, L_0x55d0c5e35720;  1 drivers
v0x55d0c59978b0_0 .net "w4", 0 0, L_0x55d0c5e357e0;  1 drivers
v0x55d0c5997a00_0 .net "w5", 0 0, L_0x55d0c5e35850;  1 drivers
S_0x55d0c5999050 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c597b010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c59b6890_0 .net "a", 31 0, L_0x55d0c5e4e4f0;  1 drivers
v0x55d0c59b6990_0 .net "b", 31 0, L_0x55d0c5e4e5e0;  1 drivers
v0x55d0c59b6a70_0 .net "ca", 31 0, L_0x55d0c5e4e360;  1 drivers
v0x55d0c59b6b30_0 .net "cin", 31 0, L_0x55d0c5e4e6d0;  1 drivers
v0x55d0c59b6c10_0 .net "sum", 31 0, L_0x55d0c5e4e220;  1 drivers
L_0x55d0c5e428b0 .part L_0x55d0c5e4e4f0, 0, 16;
L_0x55d0c5e42950 .part L_0x55d0c5e4e5e0, 0, 16;
L_0x55d0c5e429f0 .part L_0x55d0c5e4e6d0, 0, 16;
L_0x55d0c5e4df50 .part L_0x55d0c5e4e4f0, 16, 16;
L_0x55d0c5e4e040 .part L_0x55d0c5e4e5e0, 16, 16;
L_0x55d0c5e4e130 .part L_0x55d0c5e4e6d0, 16, 16;
L_0x55d0c5e4e220 .concat8 [ 16 16 0 0], L_0x55d0c5e425e0, L_0x55d0c5e4dc80;
L_0x55d0c5e4e360 .concat8 [ 16 16 0 0], L_0x55d0c5e42720, L_0x55d0c5e4ddc0;
S_0x55d0c59992c0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5999050;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c59a7870_0 .net "a", 15 0, L_0x55d0c5e428b0;  1 drivers
v0x55d0c59a7970_0 .net "b", 15 0, L_0x55d0c5e42950;  1 drivers
v0x55d0c59a7a50_0 .net "ca", 15 0, L_0x55d0c5e42720;  1 drivers
v0x55d0c59a7b10_0 .net "cin", 15 0, L_0x55d0c5e429f0;  1 drivers
v0x55d0c59a7bf0_0 .net "sum", 15 0, L_0x55d0c5e425e0;  1 drivers
L_0x55d0c5e3ca50 .part L_0x55d0c5e428b0, 0, 8;
L_0x55d0c5e3caf0 .part L_0x55d0c5e42950, 0, 8;
L_0x55d0c5e3cb90 .part L_0x55d0c5e429f0, 0, 8;
L_0x55d0c5e42310 .part L_0x55d0c5e428b0, 8, 8;
L_0x55d0c5e42400 .part L_0x55d0c5e42950, 8, 8;
L_0x55d0c5e424f0 .part L_0x55d0c5e429f0, 8, 8;
L_0x55d0c5e425e0 .concat8 [ 8 8 0 0], L_0x55d0c5e3c780, L_0x55d0c5e42040;
L_0x55d0c5e42720 .concat8 [ 8 8 0 0], L_0x55d0c5e3c8c0, L_0x55d0c5e42180;
S_0x55d0c5999540 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c59992c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59a01b0_0 .net "a", 7 0, L_0x55d0c5e3ca50;  1 drivers
v0x55d0c59a02b0_0 .net "b", 7 0, L_0x55d0c5e3caf0;  1 drivers
v0x55d0c59a0390_0 .net "ca", 7 0, L_0x55d0c5e3c8c0;  1 drivers
v0x55d0c59a0450_0 .net "cin", 7 0, L_0x55d0c5e3cb90;  1 drivers
v0x55d0c59a0530_0 .net "sum", 7 0, L_0x55d0c5e3c780;  1 drivers
L_0x55d0c5e39ba0 .part L_0x55d0c5e3ca50, 0, 4;
L_0x55d0c5e39c40 .part L_0x55d0c5e3caf0, 0, 4;
L_0x55d0c5e39ce0 .part L_0x55d0c5e3cb90, 0, 4;
L_0x55d0c5e3c470 .part L_0x55d0c5e3ca50, 4, 4;
L_0x55d0c5e3c560 .part L_0x55d0c5e3caf0, 4, 4;
L_0x55d0c5e3c650 .part L_0x55d0c5e3cb90, 4, 4;
L_0x55d0c5e3c780 .concat8 [ 4 4 0 0], L_0x55d0c5e39990, L_0x55d0c5e3c260;
L_0x55d0c5e3c8c0 .concat8 [ 4 4 0 0], L_0x55d0c5e39a30, L_0x55d0c5e3c300;
S_0x55d0c59997e0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5999540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c599c7f0_0 .net "a", 3 0, L_0x55d0c5e39ba0;  1 drivers
v0x55d0c599c8f0_0 .net "b", 3 0, L_0x55d0c5e39c40;  1 drivers
v0x55d0c599c9d0_0 .net "ca", 3 0, L_0x55d0c5e39a30;  1 drivers
v0x55d0c599ca90_0 .net "cin", 3 0, L_0x55d0c5e39ce0;  1 drivers
v0x55d0c599cb70_0 .net "sum", 3 0, L_0x55d0c5e39990;  1 drivers
L_0x55d0c5e37a10 .part L_0x55d0c5e39ba0, 0, 1;
L_0x55d0c5e37b40 .part L_0x55d0c5e39c40, 0, 1;
L_0x55d0c5e37c70 .part L_0x55d0c5e39ce0, 0, 1;
L_0x55d0c5e38240 .part L_0x55d0c5e39ba0, 1, 1;
L_0x55d0c5e38370 .part L_0x55d0c5e39c40, 1, 1;
L_0x55d0c5e384a0 .part L_0x55d0c5e39ce0, 1, 1;
L_0x55d0c5e38b60 .part L_0x55d0c5e39ba0, 2, 1;
L_0x55d0c5e38c90 .part L_0x55d0c5e39c40, 2, 1;
L_0x55d0c5e38e10 .part L_0x55d0c5e39ce0, 2, 1;
L_0x55d0c5e393e0 .part L_0x55d0c5e39ba0, 3, 1;
L_0x55d0c5e395a0 .part L_0x55d0c5e39c40, 3, 1;
L_0x55d0c5e39760 .part L_0x55d0c5e39ce0, 3, 1;
L_0x55d0c5e39990 .concat8 [ 1 1 1 1], L_0x55d0c5e374f0, L_0x55d0c5e37e10, L_0x55d0c5e38640, L_0x55d0c5e38fb0;
L_0x55d0c5e39a30 .concat8 [ 1 1 1 1], L_0x55d0c5e37900, L_0x55d0c5e38130, L_0x55d0c5e38a50, L_0x55d0c5e392d0;
S_0x55d0c5999a80 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59997e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e35fb0 .functor XOR 1, L_0x55d0c5e37a10, L_0x55d0c5e37b40, C4<0>, C4<0>;
L_0x55d0c5e374f0 .functor XOR 1, L_0x55d0c5e35fb0, L_0x55d0c5e37c70, C4<0>, C4<0>;
L_0x55d0c5e375b0 .functor AND 1, L_0x55d0c5e37a10, L_0x55d0c5e37b40, C4<1>, C4<1>;
L_0x55d0c5e376c0 .functor AND 1, L_0x55d0c5e37a10, L_0x55d0c5e37c70, C4<1>, C4<1>;
L_0x55d0c5e37780 .functor AND 1, L_0x55d0c5e37b40, L_0x55d0c5e37c70, C4<1>, C4<1>;
L_0x55d0c5e377f0 .functor OR 1, L_0x55d0c5e375b0, L_0x55d0c5e376c0, C4<0>, C4<0>;
L_0x55d0c5e37900 .functor OR 1, L_0x55d0c5e37780, L_0x55d0c5e377f0, C4<0>, C4<0>;
v0x55d0c5999d20_0 .net "a", 0 0, L_0x55d0c5e37a10;  1 drivers
v0x55d0c5999e00_0 .net "b", 0 0, L_0x55d0c5e37b40;  1 drivers
v0x55d0c5999ec0_0 .net "ca", 0 0, L_0x55d0c5e37900;  1 drivers
v0x55d0c5999f90_0 .net "cin", 0 0, L_0x55d0c5e37c70;  1 drivers
v0x55d0c599a050_0 .net "sum", 0 0, L_0x55d0c5e374f0;  1 drivers
v0x55d0c599a160_0 .net "w1", 0 0, L_0x55d0c5e35fb0;  1 drivers
v0x55d0c599a220_0 .net "w2", 0 0, L_0x55d0c5e375b0;  1 drivers
v0x55d0c599a2e0_0 .net "w3", 0 0, L_0x55d0c5e376c0;  1 drivers
v0x55d0c599a3a0_0 .net "w4", 0 0, L_0x55d0c5e37780;  1 drivers
v0x55d0c599a4f0_0 .net "w5", 0 0, L_0x55d0c5e377f0;  1 drivers
S_0x55d0c599a650 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59997e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e37da0 .functor XOR 1, L_0x55d0c5e38240, L_0x55d0c5e38370, C4<0>, C4<0>;
L_0x55d0c5e37e10 .functor XOR 1, L_0x55d0c5e37da0, L_0x55d0c5e384a0, C4<0>, C4<0>;
L_0x55d0c5e37e80 .functor AND 1, L_0x55d0c5e38240, L_0x55d0c5e38370, C4<1>, C4<1>;
L_0x55d0c5e37ef0 .functor AND 1, L_0x55d0c5e38240, L_0x55d0c5e384a0, C4<1>, C4<1>;
L_0x55d0c5e37fb0 .functor AND 1, L_0x55d0c5e38370, L_0x55d0c5e384a0, C4<1>, C4<1>;
L_0x55d0c5e38020 .functor OR 1, L_0x55d0c5e37e80, L_0x55d0c5e37ef0, C4<0>, C4<0>;
L_0x55d0c5e38130 .functor OR 1, L_0x55d0c5e37fb0, L_0x55d0c5e38020, C4<0>, C4<0>;
v0x55d0c599a870_0 .net "a", 0 0, L_0x55d0c5e38240;  1 drivers
v0x55d0c599a930_0 .net "b", 0 0, L_0x55d0c5e38370;  1 drivers
v0x55d0c599a9f0_0 .net "ca", 0 0, L_0x55d0c5e38130;  1 drivers
v0x55d0c599aac0_0 .net "cin", 0 0, L_0x55d0c5e384a0;  1 drivers
v0x55d0c599ab80_0 .net "sum", 0 0, L_0x55d0c5e37e10;  1 drivers
v0x55d0c599ac90_0 .net "w1", 0 0, L_0x55d0c5e37da0;  1 drivers
v0x55d0c599ad50_0 .net "w2", 0 0, L_0x55d0c5e37e80;  1 drivers
v0x55d0c599ae10_0 .net "w3", 0 0, L_0x55d0c5e37ef0;  1 drivers
v0x55d0c599aed0_0 .net "w4", 0 0, L_0x55d0c5e37fb0;  1 drivers
v0x55d0c599b020_0 .net "w5", 0 0, L_0x55d0c5e38020;  1 drivers
S_0x55d0c599b180 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59997e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e385d0 .functor XOR 1, L_0x55d0c5e38b60, L_0x55d0c5e38c90, C4<0>, C4<0>;
L_0x55d0c5e38640 .functor XOR 1, L_0x55d0c5e385d0, L_0x55d0c5e38e10, C4<0>, C4<0>;
L_0x55d0c5e38700 .functor AND 1, L_0x55d0c5e38b60, L_0x55d0c5e38c90, C4<1>, C4<1>;
L_0x55d0c5e38810 .functor AND 1, L_0x55d0c5e38b60, L_0x55d0c5e38e10, C4<1>, C4<1>;
L_0x55d0c5e388d0 .functor AND 1, L_0x55d0c5e38c90, L_0x55d0c5e38e10, C4<1>, C4<1>;
L_0x55d0c5e38940 .functor OR 1, L_0x55d0c5e38700, L_0x55d0c5e38810, C4<0>, C4<0>;
L_0x55d0c5e38a50 .functor OR 1, L_0x55d0c5e388d0, L_0x55d0c5e38940, C4<0>, C4<0>;
v0x55d0c599b3b0_0 .net "a", 0 0, L_0x55d0c5e38b60;  1 drivers
v0x55d0c599b470_0 .net "b", 0 0, L_0x55d0c5e38c90;  1 drivers
v0x55d0c599b530_0 .net "ca", 0 0, L_0x55d0c5e38a50;  1 drivers
v0x55d0c599b600_0 .net "cin", 0 0, L_0x55d0c5e38e10;  1 drivers
v0x55d0c599b6c0_0 .net "sum", 0 0, L_0x55d0c5e38640;  1 drivers
v0x55d0c599b7d0_0 .net "w1", 0 0, L_0x55d0c5e385d0;  1 drivers
v0x55d0c599b890_0 .net "w2", 0 0, L_0x55d0c5e38700;  1 drivers
v0x55d0c599b950_0 .net "w3", 0 0, L_0x55d0c5e38810;  1 drivers
v0x55d0c599ba10_0 .net "w4", 0 0, L_0x55d0c5e388d0;  1 drivers
v0x55d0c599bb60_0 .net "w5", 0 0, L_0x55d0c5e38940;  1 drivers
S_0x55d0c599bcc0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59997e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e38f40 .functor XOR 1, L_0x55d0c5e393e0, L_0x55d0c5e395a0, C4<0>, C4<0>;
L_0x55d0c5e38fb0 .functor XOR 1, L_0x55d0c5e38f40, L_0x55d0c5e39760, C4<0>, C4<0>;
L_0x55d0c5e39020 .functor AND 1, L_0x55d0c5e393e0, L_0x55d0c5e395a0, C4<1>, C4<1>;
L_0x55d0c5e39090 .functor AND 1, L_0x55d0c5e393e0, L_0x55d0c5e39760, C4<1>, C4<1>;
L_0x55d0c5e39150 .functor AND 1, L_0x55d0c5e395a0, L_0x55d0c5e39760, C4<1>, C4<1>;
L_0x55d0c5e391c0 .functor OR 1, L_0x55d0c5e39020, L_0x55d0c5e39090, C4<0>, C4<0>;
L_0x55d0c5e392d0 .functor OR 1, L_0x55d0c5e39150, L_0x55d0c5e391c0, C4<0>, C4<0>;
v0x55d0c599bec0_0 .net "a", 0 0, L_0x55d0c5e393e0;  1 drivers
v0x55d0c599bfa0_0 .net "b", 0 0, L_0x55d0c5e395a0;  1 drivers
v0x55d0c599c060_0 .net "ca", 0 0, L_0x55d0c5e392d0;  1 drivers
v0x55d0c599c130_0 .net "cin", 0 0, L_0x55d0c5e39760;  1 drivers
v0x55d0c599c1f0_0 .net "sum", 0 0, L_0x55d0c5e38fb0;  1 drivers
v0x55d0c599c300_0 .net "w1", 0 0, L_0x55d0c5e38f40;  1 drivers
v0x55d0c599c3c0_0 .net "w2", 0 0, L_0x55d0c5e39020;  1 drivers
v0x55d0c599c480_0 .net "w3", 0 0, L_0x55d0c5e39090;  1 drivers
v0x55d0c599c540_0 .net "w4", 0 0, L_0x55d0c5e39150;  1 drivers
v0x55d0c599c690_0 .net "w5", 0 0, L_0x55d0c5e391c0;  1 drivers
S_0x55d0c599ccf0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5999540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c599fcb0_0 .net "a", 3 0, L_0x55d0c5e3c470;  1 drivers
v0x55d0c599fdb0_0 .net "b", 3 0, L_0x55d0c5e3c560;  1 drivers
v0x55d0c599fe90_0 .net "ca", 3 0, L_0x55d0c5e3c300;  1 drivers
v0x55d0c599ff50_0 .net "cin", 3 0, L_0x55d0c5e3c650;  1 drivers
v0x55d0c59a0030_0 .net "sum", 3 0, L_0x55d0c5e3c260;  1 drivers
L_0x55d0c5e3a2a0 .part L_0x55d0c5e3c470, 0, 1;
L_0x55d0c5e3a3d0 .part L_0x55d0c5e3c560, 0, 1;
L_0x55d0c5e3a500 .part L_0x55d0c5e3c650, 0, 1;
L_0x55d0c5e3aad0 .part L_0x55d0c5e3c470, 1, 1;
L_0x55d0c5e3ac00 .part L_0x55d0c5e3c560, 1, 1;
L_0x55d0c5e3ad30 .part L_0x55d0c5e3c650, 1, 1;
L_0x55d0c5e3b430 .part L_0x55d0c5e3c470, 2, 1;
L_0x55d0c5e3b560 .part L_0x55d0c5e3c560, 2, 1;
L_0x55d0c5e3b6e0 .part L_0x55d0c5e3c650, 2, 1;
L_0x55d0c5e3bcb0 .part L_0x55d0c5e3c470, 3, 1;
L_0x55d0c5e3be70 .part L_0x55d0c5e3c560, 3, 1;
L_0x55d0c5e3c030 .part L_0x55d0c5e3c650, 3, 1;
L_0x55d0c5e3c260 .concat8 [ 1 1 1 1], L_0x55d0c5e39d80, L_0x55d0c5e3a6a0, L_0x55d0c5e3aed0, L_0x55d0c5e3b880;
L_0x55d0c5e3c300 .concat8 [ 1 1 1 1], L_0x55d0c5e3a190, L_0x55d0c5e3a9c0, L_0x55d0c5e3b320, L_0x55d0c5e3bba0;
S_0x55d0c599cf60 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c599ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e39920 .functor XOR 1, L_0x55d0c5e3a2a0, L_0x55d0c5e3a3d0, C4<0>, C4<0>;
L_0x55d0c5e39d80 .functor XOR 1, L_0x55d0c5e39920, L_0x55d0c5e3a500, C4<0>, C4<0>;
L_0x55d0c5e39e40 .functor AND 1, L_0x55d0c5e3a2a0, L_0x55d0c5e3a3d0, C4<1>, C4<1>;
L_0x55d0c5e39f50 .functor AND 1, L_0x55d0c5e3a2a0, L_0x55d0c5e3a500, C4<1>, C4<1>;
L_0x55d0c5e3a010 .functor AND 1, L_0x55d0c5e3a3d0, L_0x55d0c5e3a500, C4<1>, C4<1>;
L_0x55d0c5e3a080 .functor OR 1, L_0x55d0c5e39e40, L_0x55d0c5e39f50, C4<0>, C4<0>;
L_0x55d0c5e3a190 .functor OR 1, L_0x55d0c5e3a010, L_0x55d0c5e3a080, C4<0>, C4<0>;
v0x55d0c599d1e0_0 .net "a", 0 0, L_0x55d0c5e3a2a0;  1 drivers
v0x55d0c599d2c0_0 .net "b", 0 0, L_0x55d0c5e3a3d0;  1 drivers
v0x55d0c599d380_0 .net "ca", 0 0, L_0x55d0c5e3a190;  1 drivers
v0x55d0c599d450_0 .net "cin", 0 0, L_0x55d0c5e3a500;  1 drivers
v0x55d0c599d510_0 .net "sum", 0 0, L_0x55d0c5e39d80;  1 drivers
v0x55d0c599d620_0 .net "w1", 0 0, L_0x55d0c5e39920;  1 drivers
v0x55d0c599d6e0_0 .net "w2", 0 0, L_0x55d0c5e39e40;  1 drivers
v0x55d0c599d7a0_0 .net "w3", 0 0, L_0x55d0c5e39f50;  1 drivers
v0x55d0c599d860_0 .net "w4", 0 0, L_0x55d0c5e3a010;  1 drivers
v0x55d0c599d9b0_0 .net "w5", 0 0, L_0x55d0c5e3a080;  1 drivers
S_0x55d0c599db10 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c599ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e3a630 .functor XOR 1, L_0x55d0c5e3aad0, L_0x55d0c5e3ac00, C4<0>, C4<0>;
L_0x55d0c5e3a6a0 .functor XOR 1, L_0x55d0c5e3a630, L_0x55d0c5e3ad30, C4<0>, C4<0>;
L_0x55d0c5e3a710 .functor AND 1, L_0x55d0c5e3aad0, L_0x55d0c5e3ac00, C4<1>, C4<1>;
L_0x55d0c5e3a780 .functor AND 1, L_0x55d0c5e3aad0, L_0x55d0c5e3ad30, C4<1>, C4<1>;
L_0x55d0c5e3a840 .functor AND 1, L_0x55d0c5e3ac00, L_0x55d0c5e3ad30, C4<1>, C4<1>;
L_0x55d0c5e3a8b0 .functor OR 1, L_0x55d0c5e3a710, L_0x55d0c5e3a780, C4<0>, C4<0>;
L_0x55d0c5e3a9c0 .functor OR 1, L_0x55d0c5e3a840, L_0x55d0c5e3a8b0, C4<0>, C4<0>;
v0x55d0c599dd30_0 .net "a", 0 0, L_0x55d0c5e3aad0;  1 drivers
v0x55d0c599ddf0_0 .net "b", 0 0, L_0x55d0c5e3ac00;  1 drivers
v0x55d0c599deb0_0 .net "ca", 0 0, L_0x55d0c5e3a9c0;  1 drivers
v0x55d0c599df80_0 .net "cin", 0 0, L_0x55d0c5e3ad30;  1 drivers
v0x55d0c599e040_0 .net "sum", 0 0, L_0x55d0c5e3a6a0;  1 drivers
v0x55d0c599e150_0 .net "w1", 0 0, L_0x55d0c5e3a630;  1 drivers
v0x55d0c599e210_0 .net "w2", 0 0, L_0x55d0c5e3a710;  1 drivers
v0x55d0c599e2d0_0 .net "w3", 0 0, L_0x55d0c5e3a780;  1 drivers
v0x55d0c599e390_0 .net "w4", 0 0, L_0x55d0c5e3a840;  1 drivers
v0x55d0c599e4e0_0 .net "w5", 0 0, L_0x55d0c5e3a8b0;  1 drivers
S_0x55d0c599e640 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c599ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e3ae60 .functor XOR 1, L_0x55d0c5e3b430, L_0x55d0c5e3b560, C4<0>, C4<0>;
L_0x55d0c5e3aed0 .functor XOR 1, L_0x55d0c5e3ae60, L_0x55d0c5e3b6e0, C4<0>, C4<0>;
L_0x55d0c5e3af90 .functor AND 1, L_0x55d0c5e3b430, L_0x55d0c5e3b560, C4<1>, C4<1>;
L_0x55d0c5e3b0a0 .functor AND 1, L_0x55d0c5e3b430, L_0x55d0c5e3b6e0, C4<1>, C4<1>;
L_0x55d0c5e3b160 .functor AND 1, L_0x55d0c5e3b560, L_0x55d0c5e3b6e0, C4<1>, C4<1>;
L_0x55d0c5e3b1d0 .functor OR 1, L_0x55d0c5e3af90, L_0x55d0c5e3b0a0, C4<0>, C4<0>;
L_0x55d0c5e3b320 .functor OR 1, L_0x55d0c5e3b160, L_0x55d0c5e3b1d0, C4<0>, C4<0>;
v0x55d0c599e870_0 .net "a", 0 0, L_0x55d0c5e3b430;  1 drivers
v0x55d0c599e930_0 .net "b", 0 0, L_0x55d0c5e3b560;  1 drivers
v0x55d0c599e9f0_0 .net "ca", 0 0, L_0x55d0c5e3b320;  1 drivers
v0x55d0c599eac0_0 .net "cin", 0 0, L_0x55d0c5e3b6e0;  1 drivers
v0x55d0c599eb80_0 .net "sum", 0 0, L_0x55d0c5e3aed0;  1 drivers
v0x55d0c599ec90_0 .net "w1", 0 0, L_0x55d0c5e3ae60;  1 drivers
v0x55d0c599ed50_0 .net "w2", 0 0, L_0x55d0c5e3af90;  1 drivers
v0x55d0c599ee10_0 .net "w3", 0 0, L_0x55d0c5e3b0a0;  1 drivers
v0x55d0c599eed0_0 .net "w4", 0 0, L_0x55d0c5e3b160;  1 drivers
v0x55d0c599f020_0 .net "w5", 0 0, L_0x55d0c5e3b1d0;  1 drivers
S_0x55d0c599f180 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c599ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e3b810 .functor XOR 1, L_0x55d0c5e3bcb0, L_0x55d0c5e3be70, C4<0>, C4<0>;
L_0x55d0c5e3b880 .functor XOR 1, L_0x55d0c5e3b810, L_0x55d0c5e3c030, C4<0>, C4<0>;
L_0x55d0c5e3b8f0 .functor AND 1, L_0x55d0c5e3bcb0, L_0x55d0c5e3be70, C4<1>, C4<1>;
L_0x55d0c5e3b960 .functor AND 1, L_0x55d0c5e3bcb0, L_0x55d0c5e3c030, C4<1>, C4<1>;
L_0x55d0c5e3ba20 .functor AND 1, L_0x55d0c5e3be70, L_0x55d0c5e3c030, C4<1>, C4<1>;
L_0x55d0c5e3ba90 .functor OR 1, L_0x55d0c5e3b8f0, L_0x55d0c5e3b960, C4<0>, C4<0>;
L_0x55d0c5e3bba0 .functor OR 1, L_0x55d0c5e3ba20, L_0x55d0c5e3ba90, C4<0>, C4<0>;
v0x55d0c599f380_0 .net "a", 0 0, L_0x55d0c5e3bcb0;  1 drivers
v0x55d0c599f460_0 .net "b", 0 0, L_0x55d0c5e3be70;  1 drivers
v0x55d0c599f520_0 .net "ca", 0 0, L_0x55d0c5e3bba0;  1 drivers
v0x55d0c599f5f0_0 .net "cin", 0 0, L_0x55d0c5e3c030;  1 drivers
v0x55d0c599f6b0_0 .net "sum", 0 0, L_0x55d0c5e3b880;  1 drivers
v0x55d0c599f7c0_0 .net "w1", 0 0, L_0x55d0c5e3b810;  1 drivers
v0x55d0c599f880_0 .net "w2", 0 0, L_0x55d0c5e3b8f0;  1 drivers
v0x55d0c599f940_0 .net "w3", 0 0, L_0x55d0c5e3b960;  1 drivers
v0x55d0c599fa00_0 .net "w4", 0 0, L_0x55d0c5e3ba20;  1 drivers
v0x55d0c599fb50_0 .net "w5", 0 0, L_0x55d0c5e3ba90;  1 drivers
S_0x55d0c59a0700 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c59992c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59a7320_0 .net "a", 7 0, L_0x55d0c5e42310;  1 drivers
v0x55d0c59a7420_0 .net "b", 7 0, L_0x55d0c5e42400;  1 drivers
v0x55d0c59a7500_0 .net "ca", 7 0, L_0x55d0c5e42180;  1 drivers
v0x55d0c59a75c0_0 .net "cin", 7 0, L_0x55d0c5e424f0;  1 drivers
v0x55d0c59a76a0_0 .net "sum", 7 0, L_0x55d0c5e42040;  1 drivers
L_0x55d0c5e3f3a0 .part L_0x55d0c5e42310, 0, 4;
L_0x55d0c5e3f440 .part L_0x55d0c5e42400, 0, 4;
L_0x55d0c5e3f4e0 .part L_0x55d0c5e424f0, 0, 4;
L_0x55d0c5e41d30 .part L_0x55d0c5e42310, 4, 4;
L_0x55d0c5e41e20 .part L_0x55d0c5e42400, 4, 4;
L_0x55d0c5e41f10 .part L_0x55d0c5e424f0, 4, 4;
L_0x55d0c5e42040 .concat8 [ 4 4 0 0], L_0x55d0c5e3f190, L_0x55d0c5e41b20;
L_0x55d0c5e42180 .concat8 [ 4 4 0 0], L_0x55d0c5e3f230, L_0x55d0c5e41bc0;
S_0x55d0c59a0970 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59a0700;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59a3960_0 .net "a", 3 0, L_0x55d0c5e3f3a0;  1 drivers
v0x55d0c59a3a60_0 .net "b", 3 0, L_0x55d0c5e3f440;  1 drivers
v0x55d0c59a3b40_0 .net "ca", 3 0, L_0x55d0c5e3f230;  1 drivers
v0x55d0c59a3c00_0 .net "cin", 3 0, L_0x55d0c5e3f4e0;  1 drivers
v0x55d0c59a3ce0_0 .net "sum", 3 0, L_0x55d0c5e3f190;  1 drivers
L_0x55d0c5e3d150 .part L_0x55d0c5e3f3a0, 0, 1;
L_0x55d0c5e3d280 .part L_0x55d0c5e3f440, 0, 1;
L_0x55d0c5e3d3b0 .part L_0x55d0c5e3f4e0, 0, 1;
L_0x55d0c5e3d9c0 .part L_0x55d0c5e3f3a0, 1, 1;
L_0x55d0c5e3daf0 .part L_0x55d0c5e3f440, 1, 1;
L_0x55d0c5e3dc20 .part L_0x55d0c5e3f4e0, 1, 1;
L_0x55d0c5e3e360 .part L_0x55d0c5e3f3a0, 2, 1;
L_0x55d0c5e3e490 .part L_0x55d0c5e3f440, 2, 1;
L_0x55d0c5e3e610 .part L_0x55d0c5e3f4e0, 2, 1;
L_0x55d0c5e3ebe0 .part L_0x55d0c5e3f3a0, 3, 1;
L_0x55d0c5e3eda0 .part L_0x55d0c5e3f440, 3, 1;
L_0x55d0c5e3ef60 .part L_0x55d0c5e3f4e0, 3, 1;
L_0x55d0c5e3f190 .concat8 [ 1 1 1 1], L_0x55d0c5e3cc30, L_0x55d0c5e3d550, L_0x55d0c5e3de00, L_0x55d0c5e3e7b0;
L_0x55d0c5e3f230 .concat8 [ 1 1 1 1], L_0x55d0c5e3d040, L_0x55d0c5e3d8b0, L_0x55d0c5e3e250, L_0x55d0c5e3ead0;
S_0x55d0c59a0bf0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59a0970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e3c1f0 .functor XOR 1, L_0x55d0c5e3d150, L_0x55d0c5e3d280, C4<0>, C4<0>;
L_0x55d0c5e3cc30 .functor XOR 1, L_0x55d0c5e3c1f0, L_0x55d0c5e3d3b0, C4<0>, C4<0>;
L_0x55d0c5e3ccf0 .functor AND 1, L_0x55d0c5e3d150, L_0x55d0c5e3d280, C4<1>, C4<1>;
L_0x55d0c5e3ce00 .functor AND 1, L_0x55d0c5e3d150, L_0x55d0c5e3d3b0, C4<1>, C4<1>;
L_0x55d0c5e3cec0 .functor AND 1, L_0x55d0c5e3d280, L_0x55d0c5e3d3b0, C4<1>, C4<1>;
L_0x55d0c5e3cf30 .functor OR 1, L_0x55d0c5e3ccf0, L_0x55d0c5e3ce00, C4<0>, C4<0>;
L_0x55d0c5e3d040 .functor OR 1, L_0x55d0c5e3cec0, L_0x55d0c5e3cf30, C4<0>, C4<0>;
v0x55d0c59a0e90_0 .net "a", 0 0, L_0x55d0c5e3d150;  1 drivers
v0x55d0c59a0f70_0 .net "b", 0 0, L_0x55d0c5e3d280;  1 drivers
v0x55d0c59a1030_0 .net "ca", 0 0, L_0x55d0c5e3d040;  1 drivers
v0x55d0c59a1100_0 .net "cin", 0 0, L_0x55d0c5e3d3b0;  1 drivers
v0x55d0c59a11c0_0 .net "sum", 0 0, L_0x55d0c5e3cc30;  1 drivers
v0x55d0c59a12d0_0 .net "w1", 0 0, L_0x55d0c5e3c1f0;  1 drivers
v0x55d0c59a1390_0 .net "w2", 0 0, L_0x55d0c5e3ccf0;  1 drivers
v0x55d0c59a1450_0 .net "w3", 0 0, L_0x55d0c5e3ce00;  1 drivers
v0x55d0c59a1510_0 .net "w4", 0 0, L_0x55d0c5e3cec0;  1 drivers
v0x55d0c59a1660_0 .net "w5", 0 0, L_0x55d0c5e3cf30;  1 drivers
S_0x55d0c59a17c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59a0970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e3d4e0 .functor XOR 1, L_0x55d0c5e3d9c0, L_0x55d0c5e3daf0, C4<0>, C4<0>;
L_0x55d0c5e3d550 .functor XOR 1, L_0x55d0c5e3d4e0, L_0x55d0c5e3dc20, C4<0>, C4<0>;
L_0x55d0c5e3d5c0 .functor AND 1, L_0x55d0c5e3d9c0, L_0x55d0c5e3daf0, C4<1>, C4<1>;
L_0x55d0c5e3d630 .functor AND 1, L_0x55d0c5e3d9c0, L_0x55d0c5e3dc20, C4<1>, C4<1>;
L_0x55d0c5e3d6f0 .functor AND 1, L_0x55d0c5e3daf0, L_0x55d0c5e3dc20, C4<1>, C4<1>;
L_0x55d0c5e3d760 .functor OR 1, L_0x55d0c5e3d5c0, L_0x55d0c5e3d630, C4<0>, C4<0>;
L_0x55d0c5e3d8b0 .functor OR 1, L_0x55d0c5e3d6f0, L_0x55d0c5e3d760, C4<0>, C4<0>;
v0x55d0c59a19e0_0 .net "a", 0 0, L_0x55d0c5e3d9c0;  1 drivers
v0x55d0c59a1aa0_0 .net "b", 0 0, L_0x55d0c5e3daf0;  1 drivers
v0x55d0c59a1b60_0 .net "ca", 0 0, L_0x55d0c5e3d8b0;  1 drivers
v0x55d0c59a1c30_0 .net "cin", 0 0, L_0x55d0c5e3dc20;  1 drivers
v0x55d0c59a1cf0_0 .net "sum", 0 0, L_0x55d0c5e3d550;  1 drivers
v0x55d0c59a1e00_0 .net "w1", 0 0, L_0x55d0c5e3d4e0;  1 drivers
v0x55d0c59a1ec0_0 .net "w2", 0 0, L_0x55d0c5e3d5c0;  1 drivers
v0x55d0c59a1f80_0 .net "w3", 0 0, L_0x55d0c5e3d630;  1 drivers
v0x55d0c59a2040_0 .net "w4", 0 0, L_0x55d0c5e3d6f0;  1 drivers
v0x55d0c59a2190_0 .net "w5", 0 0, L_0x55d0c5e3d760;  1 drivers
S_0x55d0c59a22f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59a0970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e3dd90 .functor XOR 1, L_0x55d0c5e3e360, L_0x55d0c5e3e490, C4<0>, C4<0>;
L_0x55d0c5e3de00 .functor XOR 1, L_0x55d0c5e3dd90, L_0x55d0c5e3e610, C4<0>, C4<0>;
L_0x55d0c5e3dec0 .functor AND 1, L_0x55d0c5e3e360, L_0x55d0c5e3e490, C4<1>, C4<1>;
L_0x55d0c5e3dfd0 .functor AND 1, L_0x55d0c5e3e360, L_0x55d0c5e3e610, C4<1>, C4<1>;
L_0x55d0c5e3e090 .functor AND 1, L_0x55d0c5e3e490, L_0x55d0c5e3e610, C4<1>, C4<1>;
L_0x55d0c5e3e100 .functor OR 1, L_0x55d0c5e3dec0, L_0x55d0c5e3dfd0, C4<0>, C4<0>;
L_0x55d0c5e3e250 .functor OR 1, L_0x55d0c5e3e090, L_0x55d0c5e3e100, C4<0>, C4<0>;
v0x55d0c59a2520_0 .net "a", 0 0, L_0x55d0c5e3e360;  1 drivers
v0x55d0c59a25e0_0 .net "b", 0 0, L_0x55d0c5e3e490;  1 drivers
v0x55d0c59a26a0_0 .net "ca", 0 0, L_0x55d0c5e3e250;  1 drivers
v0x55d0c59a2770_0 .net "cin", 0 0, L_0x55d0c5e3e610;  1 drivers
v0x55d0c59a2830_0 .net "sum", 0 0, L_0x55d0c5e3de00;  1 drivers
v0x55d0c59a2940_0 .net "w1", 0 0, L_0x55d0c5e3dd90;  1 drivers
v0x55d0c59a2a00_0 .net "w2", 0 0, L_0x55d0c5e3dec0;  1 drivers
v0x55d0c59a2ac0_0 .net "w3", 0 0, L_0x55d0c5e3dfd0;  1 drivers
v0x55d0c59a2b80_0 .net "w4", 0 0, L_0x55d0c5e3e090;  1 drivers
v0x55d0c59a2cd0_0 .net "w5", 0 0, L_0x55d0c5e3e100;  1 drivers
S_0x55d0c59a2e30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59a0970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e3e740 .functor XOR 1, L_0x55d0c5e3ebe0, L_0x55d0c5e3eda0, C4<0>, C4<0>;
L_0x55d0c5e3e7b0 .functor XOR 1, L_0x55d0c5e3e740, L_0x55d0c5e3ef60, C4<0>, C4<0>;
L_0x55d0c5e3e820 .functor AND 1, L_0x55d0c5e3ebe0, L_0x55d0c5e3eda0, C4<1>, C4<1>;
L_0x55d0c5e3e890 .functor AND 1, L_0x55d0c5e3ebe0, L_0x55d0c5e3ef60, C4<1>, C4<1>;
L_0x55d0c5e3e950 .functor AND 1, L_0x55d0c5e3eda0, L_0x55d0c5e3ef60, C4<1>, C4<1>;
L_0x55d0c5e3e9c0 .functor OR 1, L_0x55d0c5e3e820, L_0x55d0c5e3e890, C4<0>, C4<0>;
L_0x55d0c5e3ead0 .functor OR 1, L_0x55d0c5e3e950, L_0x55d0c5e3e9c0, C4<0>, C4<0>;
v0x55d0c59a3030_0 .net "a", 0 0, L_0x55d0c5e3ebe0;  1 drivers
v0x55d0c59a3110_0 .net "b", 0 0, L_0x55d0c5e3eda0;  1 drivers
v0x55d0c59a31d0_0 .net "ca", 0 0, L_0x55d0c5e3ead0;  1 drivers
v0x55d0c59a32a0_0 .net "cin", 0 0, L_0x55d0c5e3ef60;  1 drivers
v0x55d0c59a3360_0 .net "sum", 0 0, L_0x55d0c5e3e7b0;  1 drivers
v0x55d0c59a3470_0 .net "w1", 0 0, L_0x55d0c5e3e740;  1 drivers
v0x55d0c59a3530_0 .net "w2", 0 0, L_0x55d0c5e3e820;  1 drivers
v0x55d0c59a35f0_0 .net "w3", 0 0, L_0x55d0c5e3e890;  1 drivers
v0x55d0c59a36b0_0 .net "w4", 0 0, L_0x55d0c5e3e950;  1 drivers
v0x55d0c59a3800_0 .net "w5", 0 0, L_0x55d0c5e3e9c0;  1 drivers
S_0x55d0c59a3e60 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59a0700;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59a6e20_0 .net "a", 3 0, L_0x55d0c5e41d30;  1 drivers
v0x55d0c59a6f20_0 .net "b", 3 0, L_0x55d0c5e41e20;  1 drivers
v0x55d0c59a7000_0 .net "ca", 3 0, L_0x55d0c5e41bc0;  1 drivers
v0x55d0c59a70c0_0 .net "cin", 3 0, L_0x55d0c5e41f10;  1 drivers
v0x55d0c59a71a0_0 .net "sum", 3 0, L_0x55d0c5e41b20;  1 drivers
L_0x55d0c5e3fae0 .part L_0x55d0c5e41d30, 0, 1;
L_0x55d0c5e3fc10 .part L_0x55d0c5e41e20, 0, 1;
L_0x55d0c5e3fd40 .part L_0x55d0c5e41f10, 0, 1;
L_0x55d0c5e40350 .part L_0x55d0c5e41d30, 1, 1;
L_0x55d0c5e40480 .part L_0x55d0c5e41e20, 1, 1;
L_0x55d0c5e405b0 .part L_0x55d0c5e41f10, 1, 1;
L_0x55d0c5e40cf0 .part L_0x55d0c5e41d30, 2, 1;
L_0x55d0c5e40e20 .part L_0x55d0c5e41e20, 2, 1;
L_0x55d0c5e40fa0 .part L_0x55d0c5e41f10, 2, 1;
L_0x55d0c5e41570 .part L_0x55d0c5e41d30, 3, 1;
L_0x55d0c5e41730 .part L_0x55d0c5e41e20, 3, 1;
L_0x55d0c5e418f0 .part L_0x55d0c5e41f10, 3, 1;
L_0x55d0c5e41b20 .concat8 [ 1 1 1 1], L_0x55d0c5e3f580, L_0x55d0c5e3fee0, L_0x55d0c5e40790, L_0x55d0c5e41140;
L_0x55d0c5e41bc0 .concat8 [ 1 1 1 1], L_0x55d0c5e3f9d0, L_0x55d0c5e40240, L_0x55d0c5e40be0, L_0x55d0c5e41460;
S_0x55d0c59a40d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59a3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e3f120 .functor XOR 1, L_0x55d0c5e3fae0, L_0x55d0c5e3fc10, C4<0>, C4<0>;
L_0x55d0c5e3f580 .functor XOR 1, L_0x55d0c5e3f120, L_0x55d0c5e3fd40, C4<0>, C4<0>;
L_0x55d0c5e3f640 .functor AND 1, L_0x55d0c5e3fae0, L_0x55d0c5e3fc10, C4<1>, C4<1>;
L_0x55d0c5e3f750 .functor AND 1, L_0x55d0c5e3fae0, L_0x55d0c5e3fd40, C4<1>, C4<1>;
L_0x55d0c5e3f810 .functor AND 1, L_0x55d0c5e3fc10, L_0x55d0c5e3fd40, C4<1>, C4<1>;
L_0x55d0c5e3f880 .functor OR 1, L_0x55d0c5e3f640, L_0x55d0c5e3f750, C4<0>, C4<0>;
L_0x55d0c5e3f9d0 .functor OR 1, L_0x55d0c5e3f810, L_0x55d0c5e3f880, C4<0>, C4<0>;
v0x55d0c59a4350_0 .net "a", 0 0, L_0x55d0c5e3fae0;  1 drivers
v0x55d0c59a4430_0 .net "b", 0 0, L_0x55d0c5e3fc10;  1 drivers
v0x55d0c59a44f0_0 .net "ca", 0 0, L_0x55d0c5e3f9d0;  1 drivers
v0x55d0c59a45c0_0 .net "cin", 0 0, L_0x55d0c5e3fd40;  1 drivers
v0x55d0c59a4680_0 .net "sum", 0 0, L_0x55d0c5e3f580;  1 drivers
v0x55d0c59a4790_0 .net "w1", 0 0, L_0x55d0c5e3f120;  1 drivers
v0x55d0c59a4850_0 .net "w2", 0 0, L_0x55d0c5e3f640;  1 drivers
v0x55d0c59a4910_0 .net "w3", 0 0, L_0x55d0c5e3f750;  1 drivers
v0x55d0c59a49d0_0 .net "w4", 0 0, L_0x55d0c5e3f810;  1 drivers
v0x55d0c59a4b20_0 .net "w5", 0 0, L_0x55d0c5e3f880;  1 drivers
S_0x55d0c59a4c80 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59a3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e3fe70 .functor XOR 1, L_0x55d0c5e40350, L_0x55d0c5e40480, C4<0>, C4<0>;
L_0x55d0c5e3fee0 .functor XOR 1, L_0x55d0c5e3fe70, L_0x55d0c5e405b0, C4<0>, C4<0>;
L_0x55d0c5e3ff50 .functor AND 1, L_0x55d0c5e40350, L_0x55d0c5e40480, C4<1>, C4<1>;
L_0x55d0c5e3ffc0 .functor AND 1, L_0x55d0c5e40350, L_0x55d0c5e405b0, C4<1>, C4<1>;
L_0x55d0c5e40080 .functor AND 1, L_0x55d0c5e40480, L_0x55d0c5e405b0, C4<1>, C4<1>;
L_0x55d0c5e400f0 .functor OR 1, L_0x55d0c5e3ff50, L_0x55d0c5e3ffc0, C4<0>, C4<0>;
L_0x55d0c5e40240 .functor OR 1, L_0x55d0c5e40080, L_0x55d0c5e400f0, C4<0>, C4<0>;
v0x55d0c59a4ea0_0 .net "a", 0 0, L_0x55d0c5e40350;  1 drivers
v0x55d0c59a4f60_0 .net "b", 0 0, L_0x55d0c5e40480;  1 drivers
v0x55d0c59a5020_0 .net "ca", 0 0, L_0x55d0c5e40240;  1 drivers
v0x55d0c59a50f0_0 .net "cin", 0 0, L_0x55d0c5e405b0;  1 drivers
v0x55d0c59a51b0_0 .net "sum", 0 0, L_0x55d0c5e3fee0;  1 drivers
v0x55d0c59a52c0_0 .net "w1", 0 0, L_0x55d0c5e3fe70;  1 drivers
v0x55d0c59a5380_0 .net "w2", 0 0, L_0x55d0c5e3ff50;  1 drivers
v0x55d0c59a5440_0 .net "w3", 0 0, L_0x55d0c5e3ffc0;  1 drivers
v0x55d0c59a5500_0 .net "w4", 0 0, L_0x55d0c5e40080;  1 drivers
v0x55d0c59a5650_0 .net "w5", 0 0, L_0x55d0c5e400f0;  1 drivers
S_0x55d0c59a57b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59a3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e40720 .functor XOR 1, L_0x55d0c5e40cf0, L_0x55d0c5e40e20, C4<0>, C4<0>;
L_0x55d0c5e40790 .functor XOR 1, L_0x55d0c5e40720, L_0x55d0c5e40fa0, C4<0>, C4<0>;
L_0x55d0c5e40850 .functor AND 1, L_0x55d0c5e40cf0, L_0x55d0c5e40e20, C4<1>, C4<1>;
L_0x55d0c5e40960 .functor AND 1, L_0x55d0c5e40cf0, L_0x55d0c5e40fa0, C4<1>, C4<1>;
L_0x55d0c5e40a20 .functor AND 1, L_0x55d0c5e40e20, L_0x55d0c5e40fa0, C4<1>, C4<1>;
L_0x55d0c5e40a90 .functor OR 1, L_0x55d0c5e40850, L_0x55d0c5e40960, C4<0>, C4<0>;
L_0x55d0c5e40be0 .functor OR 1, L_0x55d0c5e40a20, L_0x55d0c5e40a90, C4<0>, C4<0>;
v0x55d0c59a59e0_0 .net "a", 0 0, L_0x55d0c5e40cf0;  1 drivers
v0x55d0c59a5aa0_0 .net "b", 0 0, L_0x55d0c5e40e20;  1 drivers
v0x55d0c59a5b60_0 .net "ca", 0 0, L_0x55d0c5e40be0;  1 drivers
v0x55d0c59a5c30_0 .net "cin", 0 0, L_0x55d0c5e40fa0;  1 drivers
v0x55d0c59a5cf0_0 .net "sum", 0 0, L_0x55d0c5e40790;  1 drivers
v0x55d0c59a5e00_0 .net "w1", 0 0, L_0x55d0c5e40720;  1 drivers
v0x55d0c59a5ec0_0 .net "w2", 0 0, L_0x55d0c5e40850;  1 drivers
v0x55d0c59a5f80_0 .net "w3", 0 0, L_0x55d0c5e40960;  1 drivers
v0x55d0c59a6040_0 .net "w4", 0 0, L_0x55d0c5e40a20;  1 drivers
v0x55d0c59a6190_0 .net "w5", 0 0, L_0x55d0c5e40a90;  1 drivers
S_0x55d0c59a62f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59a3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e410d0 .functor XOR 1, L_0x55d0c5e41570, L_0x55d0c5e41730, C4<0>, C4<0>;
L_0x55d0c5e41140 .functor XOR 1, L_0x55d0c5e410d0, L_0x55d0c5e418f0, C4<0>, C4<0>;
L_0x55d0c5e411b0 .functor AND 1, L_0x55d0c5e41570, L_0x55d0c5e41730, C4<1>, C4<1>;
L_0x55d0c5e41220 .functor AND 1, L_0x55d0c5e41570, L_0x55d0c5e418f0, C4<1>, C4<1>;
L_0x55d0c5e412e0 .functor AND 1, L_0x55d0c5e41730, L_0x55d0c5e418f0, C4<1>, C4<1>;
L_0x55d0c5e41350 .functor OR 1, L_0x55d0c5e411b0, L_0x55d0c5e41220, C4<0>, C4<0>;
L_0x55d0c5e41460 .functor OR 1, L_0x55d0c5e412e0, L_0x55d0c5e41350, C4<0>, C4<0>;
v0x55d0c59a64f0_0 .net "a", 0 0, L_0x55d0c5e41570;  1 drivers
v0x55d0c59a65d0_0 .net "b", 0 0, L_0x55d0c5e41730;  1 drivers
v0x55d0c59a6690_0 .net "ca", 0 0, L_0x55d0c5e41460;  1 drivers
v0x55d0c59a6760_0 .net "cin", 0 0, L_0x55d0c5e418f0;  1 drivers
v0x55d0c59a6820_0 .net "sum", 0 0, L_0x55d0c5e41140;  1 drivers
v0x55d0c59a6930_0 .net "w1", 0 0, L_0x55d0c5e410d0;  1 drivers
v0x55d0c59a69f0_0 .net "w2", 0 0, L_0x55d0c5e411b0;  1 drivers
v0x55d0c59a6ab0_0 .net "w3", 0 0, L_0x55d0c5e41220;  1 drivers
v0x55d0c59a6b70_0 .net "w4", 0 0, L_0x55d0c5e412e0;  1 drivers
v0x55d0c59a6cc0_0 .net "w5", 0 0, L_0x55d0c5e41350;  1 drivers
S_0x55d0c59a7dc0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5999050;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c59b6340_0 .net "a", 15 0, L_0x55d0c5e4df50;  1 drivers
v0x55d0c59b6440_0 .net "b", 15 0, L_0x55d0c5e4e040;  1 drivers
v0x55d0c59b6520_0 .net "ca", 15 0, L_0x55d0c5e4ddc0;  1 drivers
v0x55d0c59b65e0_0 .net "cin", 15 0, L_0x55d0c5e4e130;  1 drivers
v0x55d0c59b66c0_0 .net "sum", 15 0, L_0x55d0c5e4dc80;  1 drivers
L_0x55d0c5e48170 .part L_0x55d0c5e4df50, 0, 8;
L_0x55d0c5e48210 .part L_0x55d0c5e4e040, 0, 8;
L_0x55d0c5e482b0 .part L_0x55d0c5e4e130, 0, 8;
L_0x55d0c5e4d9b0 .part L_0x55d0c5e4df50, 8, 8;
L_0x55d0c5e4daa0 .part L_0x55d0c5e4e040, 8, 8;
L_0x55d0c5e4db90 .part L_0x55d0c5e4e130, 8, 8;
L_0x55d0c5e4dc80 .concat8 [ 8 8 0 0], L_0x55d0c5e47ea0, L_0x55d0c5e4d6e0;
L_0x55d0c5e4ddc0 .concat8 [ 8 8 0 0], L_0x55d0c5e47fe0, L_0x55d0c5e4d820;
S_0x55d0c59a8030 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c59a7dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59aec80_0 .net "a", 7 0, L_0x55d0c5e48170;  1 drivers
v0x55d0c59aed80_0 .net "b", 7 0, L_0x55d0c5e48210;  1 drivers
v0x55d0c59aee60_0 .net "ca", 7 0, L_0x55d0c5e47fe0;  1 drivers
v0x55d0c59aef20_0 .net "cin", 7 0, L_0x55d0c5e482b0;  1 drivers
v0x55d0c59af000_0 .net "sum", 7 0, L_0x55d0c5e47ea0;  1 drivers
L_0x55d0c5e45200 .part L_0x55d0c5e48170, 0, 4;
L_0x55d0c5e452a0 .part L_0x55d0c5e48210, 0, 4;
L_0x55d0c5e45340 .part L_0x55d0c5e482b0, 0, 4;
L_0x55d0c5e47b90 .part L_0x55d0c5e48170, 4, 4;
L_0x55d0c5e47c80 .part L_0x55d0c5e48210, 4, 4;
L_0x55d0c5e47d70 .part L_0x55d0c5e482b0, 4, 4;
L_0x55d0c5e47ea0 .concat8 [ 4 4 0 0], L_0x55d0c5e44ff0, L_0x55d0c5e47980;
L_0x55d0c5e47fe0 .concat8 [ 4 4 0 0], L_0x55d0c5e45090, L_0x55d0c5e47a20;
S_0x55d0c59a82b0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59a8030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59ab2c0_0 .net "a", 3 0, L_0x55d0c5e45200;  1 drivers
v0x55d0c59ab3c0_0 .net "b", 3 0, L_0x55d0c5e452a0;  1 drivers
v0x55d0c59ab4a0_0 .net "ca", 3 0, L_0x55d0c5e45090;  1 drivers
v0x55d0c59ab560_0 .net "cin", 3 0, L_0x55d0c5e45340;  1 drivers
v0x55d0c59ab640_0 .net "sum", 3 0, L_0x55d0c5e44ff0;  1 drivers
L_0x55d0c5e42fb0 .part L_0x55d0c5e45200, 0, 1;
L_0x55d0c5e430e0 .part L_0x55d0c5e452a0, 0, 1;
L_0x55d0c5e43210 .part L_0x55d0c5e45340, 0, 1;
L_0x55d0c5e43820 .part L_0x55d0c5e45200, 1, 1;
L_0x55d0c5e43950 .part L_0x55d0c5e452a0, 1, 1;
L_0x55d0c5e43a80 .part L_0x55d0c5e45340, 1, 1;
L_0x55d0c5e441c0 .part L_0x55d0c5e45200, 2, 1;
L_0x55d0c5e442f0 .part L_0x55d0c5e452a0, 2, 1;
L_0x55d0c5e44470 .part L_0x55d0c5e45340, 2, 1;
L_0x55d0c5e44a40 .part L_0x55d0c5e45200, 3, 1;
L_0x55d0c5e44c00 .part L_0x55d0c5e452a0, 3, 1;
L_0x55d0c5e44dc0 .part L_0x55d0c5e45340, 3, 1;
L_0x55d0c5e44ff0 .concat8 [ 1 1 1 1], L_0x55d0c5e42a90, L_0x55d0c5e433b0, L_0x55d0c5e43c60, L_0x55d0c5e44610;
L_0x55d0c5e45090 .concat8 [ 1 1 1 1], L_0x55d0c5e42ea0, L_0x55d0c5e43710, L_0x55d0c5e440b0, L_0x55d0c5e44930;
S_0x55d0c59a8550 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59a82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e41ab0 .functor XOR 1, L_0x55d0c5e42fb0, L_0x55d0c5e430e0, C4<0>, C4<0>;
L_0x55d0c5e42a90 .functor XOR 1, L_0x55d0c5e41ab0, L_0x55d0c5e43210, C4<0>, C4<0>;
L_0x55d0c5e42b50 .functor AND 1, L_0x55d0c5e42fb0, L_0x55d0c5e430e0, C4<1>, C4<1>;
L_0x55d0c5e42c60 .functor AND 1, L_0x55d0c5e42fb0, L_0x55d0c5e43210, C4<1>, C4<1>;
L_0x55d0c5e42d20 .functor AND 1, L_0x55d0c5e430e0, L_0x55d0c5e43210, C4<1>, C4<1>;
L_0x55d0c5e42d90 .functor OR 1, L_0x55d0c5e42b50, L_0x55d0c5e42c60, C4<0>, C4<0>;
L_0x55d0c5e42ea0 .functor OR 1, L_0x55d0c5e42d20, L_0x55d0c5e42d90, C4<0>, C4<0>;
v0x55d0c59a87f0_0 .net "a", 0 0, L_0x55d0c5e42fb0;  1 drivers
v0x55d0c59a88d0_0 .net "b", 0 0, L_0x55d0c5e430e0;  1 drivers
v0x55d0c59a8990_0 .net "ca", 0 0, L_0x55d0c5e42ea0;  1 drivers
v0x55d0c59a8a60_0 .net "cin", 0 0, L_0x55d0c5e43210;  1 drivers
v0x55d0c59a8b20_0 .net "sum", 0 0, L_0x55d0c5e42a90;  1 drivers
v0x55d0c59a8c30_0 .net "w1", 0 0, L_0x55d0c5e41ab0;  1 drivers
v0x55d0c59a8cf0_0 .net "w2", 0 0, L_0x55d0c5e42b50;  1 drivers
v0x55d0c59a8db0_0 .net "w3", 0 0, L_0x55d0c5e42c60;  1 drivers
v0x55d0c59a8e70_0 .net "w4", 0 0, L_0x55d0c5e42d20;  1 drivers
v0x55d0c59a8fc0_0 .net "w5", 0 0, L_0x55d0c5e42d90;  1 drivers
S_0x55d0c59a9120 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59a82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e43340 .functor XOR 1, L_0x55d0c5e43820, L_0x55d0c5e43950, C4<0>, C4<0>;
L_0x55d0c5e433b0 .functor XOR 1, L_0x55d0c5e43340, L_0x55d0c5e43a80, C4<0>, C4<0>;
L_0x55d0c5e43420 .functor AND 1, L_0x55d0c5e43820, L_0x55d0c5e43950, C4<1>, C4<1>;
L_0x55d0c5e43490 .functor AND 1, L_0x55d0c5e43820, L_0x55d0c5e43a80, C4<1>, C4<1>;
L_0x55d0c5e43550 .functor AND 1, L_0x55d0c5e43950, L_0x55d0c5e43a80, C4<1>, C4<1>;
L_0x55d0c5e435c0 .functor OR 1, L_0x55d0c5e43420, L_0x55d0c5e43490, C4<0>, C4<0>;
L_0x55d0c5e43710 .functor OR 1, L_0x55d0c5e43550, L_0x55d0c5e435c0, C4<0>, C4<0>;
v0x55d0c59a9340_0 .net "a", 0 0, L_0x55d0c5e43820;  1 drivers
v0x55d0c59a9400_0 .net "b", 0 0, L_0x55d0c5e43950;  1 drivers
v0x55d0c59a94c0_0 .net "ca", 0 0, L_0x55d0c5e43710;  1 drivers
v0x55d0c59a9590_0 .net "cin", 0 0, L_0x55d0c5e43a80;  1 drivers
v0x55d0c59a9650_0 .net "sum", 0 0, L_0x55d0c5e433b0;  1 drivers
v0x55d0c59a9760_0 .net "w1", 0 0, L_0x55d0c5e43340;  1 drivers
v0x55d0c59a9820_0 .net "w2", 0 0, L_0x55d0c5e43420;  1 drivers
v0x55d0c59a98e0_0 .net "w3", 0 0, L_0x55d0c5e43490;  1 drivers
v0x55d0c59a99a0_0 .net "w4", 0 0, L_0x55d0c5e43550;  1 drivers
v0x55d0c59a9af0_0 .net "w5", 0 0, L_0x55d0c5e435c0;  1 drivers
S_0x55d0c59a9c50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59a82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e43bf0 .functor XOR 1, L_0x55d0c5e441c0, L_0x55d0c5e442f0, C4<0>, C4<0>;
L_0x55d0c5e43c60 .functor XOR 1, L_0x55d0c5e43bf0, L_0x55d0c5e44470, C4<0>, C4<0>;
L_0x55d0c5e43d20 .functor AND 1, L_0x55d0c5e441c0, L_0x55d0c5e442f0, C4<1>, C4<1>;
L_0x55d0c5e43e30 .functor AND 1, L_0x55d0c5e441c0, L_0x55d0c5e44470, C4<1>, C4<1>;
L_0x55d0c5e43ef0 .functor AND 1, L_0x55d0c5e442f0, L_0x55d0c5e44470, C4<1>, C4<1>;
L_0x55d0c5e43f60 .functor OR 1, L_0x55d0c5e43d20, L_0x55d0c5e43e30, C4<0>, C4<0>;
L_0x55d0c5e440b0 .functor OR 1, L_0x55d0c5e43ef0, L_0x55d0c5e43f60, C4<0>, C4<0>;
v0x55d0c59a9e80_0 .net "a", 0 0, L_0x55d0c5e441c0;  1 drivers
v0x55d0c59a9f40_0 .net "b", 0 0, L_0x55d0c5e442f0;  1 drivers
v0x55d0c59aa000_0 .net "ca", 0 0, L_0x55d0c5e440b0;  1 drivers
v0x55d0c59aa0d0_0 .net "cin", 0 0, L_0x55d0c5e44470;  1 drivers
v0x55d0c59aa190_0 .net "sum", 0 0, L_0x55d0c5e43c60;  1 drivers
v0x55d0c59aa2a0_0 .net "w1", 0 0, L_0x55d0c5e43bf0;  1 drivers
v0x55d0c59aa360_0 .net "w2", 0 0, L_0x55d0c5e43d20;  1 drivers
v0x55d0c59aa420_0 .net "w3", 0 0, L_0x55d0c5e43e30;  1 drivers
v0x55d0c59aa4e0_0 .net "w4", 0 0, L_0x55d0c5e43ef0;  1 drivers
v0x55d0c59aa630_0 .net "w5", 0 0, L_0x55d0c5e43f60;  1 drivers
S_0x55d0c59aa790 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59a82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e445a0 .functor XOR 1, L_0x55d0c5e44a40, L_0x55d0c5e44c00, C4<0>, C4<0>;
L_0x55d0c5e44610 .functor XOR 1, L_0x55d0c5e445a0, L_0x55d0c5e44dc0, C4<0>, C4<0>;
L_0x55d0c5e44680 .functor AND 1, L_0x55d0c5e44a40, L_0x55d0c5e44c00, C4<1>, C4<1>;
L_0x55d0c5e446f0 .functor AND 1, L_0x55d0c5e44a40, L_0x55d0c5e44dc0, C4<1>, C4<1>;
L_0x55d0c5e447b0 .functor AND 1, L_0x55d0c5e44c00, L_0x55d0c5e44dc0, C4<1>, C4<1>;
L_0x55d0c5e44820 .functor OR 1, L_0x55d0c5e44680, L_0x55d0c5e446f0, C4<0>, C4<0>;
L_0x55d0c5e44930 .functor OR 1, L_0x55d0c5e447b0, L_0x55d0c5e44820, C4<0>, C4<0>;
v0x55d0c59aa990_0 .net "a", 0 0, L_0x55d0c5e44a40;  1 drivers
v0x55d0c59aaa70_0 .net "b", 0 0, L_0x55d0c5e44c00;  1 drivers
v0x55d0c59aab30_0 .net "ca", 0 0, L_0x55d0c5e44930;  1 drivers
v0x55d0c59aac00_0 .net "cin", 0 0, L_0x55d0c5e44dc0;  1 drivers
v0x55d0c59aacc0_0 .net "sum", 0 0, L_0x55d0c5e44610;  1 drivers
v0x55d0c59aadd0_0 .net "w1", 0 0, L_0x55d0c5e445a0;  1 drivers
v0x55d0c59aae90_0 .net "w2", 0 0, L_0x55d0c5e44680;  1 drivers
v0x55d0c59aaf50_0 .net "w3", 0 0, L_0x55d0c5e446f0;  1 drivers
v0x55d0c59ab010_0 .net "w4", 0 0, L_0x55d0c5e447b0;  1 drivers
v0x55d0c59ab160_0 .net "w5", 0 0, L_0x55d0c5e44820;  1 drivers
S_0x55d0c59ab7c0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59a8030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59ae780_0 .net "a", 3 0, L_0x55d0c5e47b90;  1 drivers
v0x55d0c59ae880_0 .net "b", 3 0, L_0x55d0c5e47c80;  1 drivers
v0x55d0c59ae960_0 .net "ca", 3 0, L_0x55d0c5e47a20;  1 drivers
v0x55d0c59aea20_0 .net "cin", 3 0, L_0x55d0c5e47d70;  1 drivers
v0x55d0c59aeb00_0 .net "sum", 3 0, L_0x55d0c5e47980;  1 drivers
L_0x55d0c5e45940 .part L_0x55d0c5e47b90, 0, 1;
L_0x55d0c5e45a70 .part L_0x55d0c5e47c80, 0, 1;
L_0x55d0c5e45ba0 .part L_0x55d0c5e47d70, 0, 1;
L_0x55d0c5e461b0 .part L_0x55d0c5e47b90, 1, 1;
L_0x55d0c5e462e0 .part L_0x55d0c5e47c80, 1, 1;
L_0x55d0c5e46410 .part L_0x55d0c5e47d70, 1, 1;
L_0x55d0c5e46b50 .part L_0x55d0c5e47b90, 2, 1;
L_0x55d0c5e46c80 .part L_0x55d0c5e47c80, 2, 1;
L_0x55d0c5e46e00 .part L_0x55d0c5e47d70, 2, 1;
L_0x55d0c5e473d0 .part L_0x55d0c5e47b90, 3, 1;
L_0x55d0c5e47590 .part L_0x55d0c5e47c80, 3, 1;
L_0x55d0c5e47750 .part L_0x55d0c5e47d70, 3, 1;
L_0x55d0c5e47980 .concat8 [ 1 1 1 1], L_0x55d0c5e453e0, L_0x55d0c5e45d40, L_0x55d0c5e465f0, L_0x55d0c5e46fa0;
L_0x55d0c5e47a20 .concat8 [ 1 1 1 1], L_0x55d0c5e45830, L_0x55d0c5e460a0, L_0x55d0c5e46a40, L_0x55d0c5e472c0;
S_0x55d0c59aba30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59ab7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e44f80 .functor XOR 1, L_0x55d0c5e45940, L_0x55d0c5e45a70, C4<0>, C4<0>;
L_0x55d0c5e453e0 .functor XOR 1, L_0x55d0c5e44f80, L_0x55d0c5e45ba0, C4<0>, C4<0>;
L_0x55d0c5e454a0 .functor AND 1, L_0x55d0c5e45940, L_0x55d0c5e45a70, C4<1>, C4<1>;
L_0x55d0c5e455b0 .functor AND 1, L_0x55d0c5e45940, L_0x55d0c5e45ba0, C4<1>, C4<1>;
L_0x55d0c5e45670 .functor AND 1, L_0x55d0c5e45a70, L_0x55d0c5e45ba0, C4<1>, C4<1>;
L_0x55d0c5e456e0 .functor OR 1, L_0x55d0c5e454a0, L_0x55d0c5e455b0, C4<0>, C4<0>;
L_0x55d0c5e45830 .functor OR 1, L_0x55d0c5e45670, L_0x55d0c5e456e0, C4<0>, C4<0>;
v0x55d0c59abcb0_0 .net "a", 0 0, L_0x55d0c5e45940;  1 drivers
v0x55d0c59abd90_0 .net "b", 0 0, L_0x55d0c5e45a70;  1 drivers
v0x55d0c59abe50_0 .net "ca", 0 0, L_0x55d0c5e45830;  1 drivers
v0x55d0c59abf20_0 .net "cin", 0 0, L_0x55d0c5e45ba0;  1 drivers
v0x55d0c59abfe0_0 .net "sum", 0 0, L_0x55d0c5e453e0;  1 drivers
v0x55d0c59ac0f0_0 .net "w1", 0 0, L_0x55d0c5e44f80;  1 drivers
v0x55d0c59ac1b0_0 .net "w2", 0 0, L_0x55d0c5e454a0;  1 drivers
v0x55d0c59ac270_0 .net "w3", 0 0, L_0x55d0c5e455b0;  1 drivers
v0x55d0c59ac330_0 .net "w4", 0 0, L_0x55d0c5e45670;  1 drivers
v0x55d0c59ac480_0 .net "w5", 0 0, L_0x55d0c5e456e0;  1 drivers
S_0x55d0c59ac5e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59ab7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e45cd0 .functor XOR 1, L_0x55d0c5e461b0, L_0x55d0c5e462e0, C4<0>, C4<0>;
L_0x55d0c5e45d40 .functor XOR 1, L_0x55d0c5e45cd0, L_0x55d0c5e46410, C4<0>, C4<0>;
L_0x55d0c5e45db0 .functor AND 1, L_0x55d0c5e461b0, L_0x55d0c5e462e0, C4<1>, C4<1>;
L_0x55d0c5e45e20 .functor AND 1, L_0x55d0c5e461b0, L_0x55d0c5e46410, C4<1>, C4<1>;
L_0x55d0c5e45ee0 .functor AND 1, L_0x55d0c5e462e0, L_0x55d0c5e46410, C4<1>, C4<1>;
L_0x55d0c5e45f50 .functor OR 1, L_0x55d0c5e45db0, L_0x55d0c5e45e20, C4<0>, C4<0>;
L_0x55d0c5e460a0 .functor OR 1, L_0x55d0c5e45ee0, L_0x55d0c5e45f50, C4<0>, C4<0>;
v0x55d0c59ac800_0 .net "a", 0 0, L_0x55d0c5e461b0;  1 drivers
v0x55d0c59ac8c0_0 .net "b", 0 0, L_0x55d0c5e462e0;  1 drivers
v0x55d0c59ac980_0 .net "ca", 0 0, L_0x55d0c5e460a0;  1 drivers
v0x55d0c59aca50_0 .net "cin", 0 0, L_0x55d0c5e46410;  1 drivers
v0x55d0c59acb10_0 .net "sum", 0 0, L_0x55d0c5e45d40;  1 drivers
v0x55d0c59acc20_0 .net "w1", 0 0, L_0x55d0c5e45cd0;  1 drivers
v0x55d0c59acce0_0 .net "w2", 0 0, L_0x55d0c5e45db0;  1 drivers
v0x55d0c59acda0_0 .net "w3", 0 0, L_0x55d0c5e45e20;  1 drivers
v0x55d0c59ace60_0 .net "w4", 0 0, L_0x55d0c5e45ee0;  1 drivers
v0x55d0c59acfb0_0 .net "w5", 0 0, L_0x55d0c5e45f50;  1 drivers
S_0x55d0c59ad110 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59ab7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e46580 .functor XOR 1, L_0x55d0c5e46b50, L_0x55d0c5e46c80, C4<0>, C4<0>;
L_0x55d0c5e465f0 .functor XOR 1, L_0x55d0c5e46580, L_0x55d0c5e46e00, C4<0>, C4<0>;
L_0x55d0c5e466b0 .functor AND 1, L_0x55d0c5e46b50, L_0x55d0c5e46c80, C4<1>, C4<1>;
L_0x55d0c5e467c0 .functor AND 1, L_0x55d0c5e46b50, L_0x55d0c5e46e00, C4<1>, C4<1>;
L_0x55d0c5e46880 .functor AND 1, L_0x55d0c5e46c80, L_0x55d0c5e46e00, C4<1>, C4<1>;
L_0x55d0c5e468f0 .functor OR 1, L_0x55d0c5e466b0, L_0x55d0c5e467c0, C4<0>, C4<0>;
L_0x55d0c5e46a40 .functor OR 1, L_0x55d0c5e46880, L_0x55d0c5e468f0, C4<0>, C4<0>;
v0x55d0c59ad340_0 .net "a", 0 0, L_0x55d0c5e46b50;  1 drivers
v0x55d0c59ad400_0 .net "b", 0 0, L_0x55d0c5e46c80;  1 drivers
v0x55d0c59ad4c0_0 .net "ca", 0 0, L_0x55d0c5e46a40;  1 drivers
v0x55d0c59ad590_0 .net "cin", 0 0, L_0x55d0c5e46e00;  1 drivers
v0x55d0c59ad650_0 .net "sum", 0 0, L_0x55d0c5e465f0;  1 drivers
v0x55d0c59ad760_0 .net "w1", 0 0, L_0x55d0c5e46580;  1 drivers
v0x55d0c59ad820_0 .net "w2", 0 0, L_0x55d0c5e466b0;  1 drivers
v0x55d0c59ad8e0_0 .net "w3", 0 0, L_0x55d0c5e467c0;  1 drivers
v0x55d0c59ad9a0_0 .net "w4", 0 0, L_0x55d0c5e46880;  1 drivers
v0x55d0c59adaf0_0 .net "w5", 0 0, L_0x55d0c5e468f0;  1 drivers
S_0x55d0c59adc50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59ab7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e46f30 .functor XOR 1, L_0x55d0c5e473d0, L_0x55d0c5e47590, C4<0>, C4<0>;
L_0x55d0c5e46fa0 .functor XOR 1, L_0x55d0c5e46f30, L_0x55d0c5e47750, C4<0>, C4<0>;
L_0x55d0c5e47010 .functor AND 1, L_0x55d0c5e473d0, L_0x55d0c5e47590, C4<1>, C4<1>;
L_0x55d0c5e47080 .functor AND 1, L_0x55d0c5e473d0, L_0x55d0c5e47750, C4<1>, C4<1>;
L_0x55d0c5e47140 .functor AND 1, L_0x55d0c5e47590, L_0x55d0c5e47750, C4<1>, C4<1>;
L_0x55d0c5e471b0 .functor OR 1, L_0x55d0c5e47010, L_0x55d0c5e47080, C4<0>, C4<0>;
L_0x55d0c5e472c0 .functor OR 1, L_0x55d0c5e47140, L_0x55d0c5e471b0, C4<0>, C4<0>;
v0x55d0c59ade50_0 .net "a", 0 0, L_0x55d0c5e473d0;  1 drivers
v0x55d0c59adf30_0 .net "b", 0 0, L_0x55d0c5e47590;  1 drivers
v0x55d0c59adff0_0 .net "ca", 0 0, L_0x55d0c5e472c0;  1 drivers
v0x55d0c59ae0c0_0 .net "cin", 0 0, L_0x55d0c5e47750;  1 drivers
v0x55d0c59ae180_0 .net "sum", 0 0, L_0x55d0c5e46fa0;  1 drivers
v0x55d0c59ae290_0 .net "w1", 0 0, L_0x55d0c5e46f30;  1 drivers
v0x55d0c59ae350_0 .net "w2", 0 0, L_0x55d0c5e47010;  1 drivers
v0x55d0c59ae410_0 .net "w3", 0 0, L_0x55d0c5e47080;  1 drivers
v0x55d0c59ae4d0_0 .net "w4", 0 0, L_0x55d0c5e47140;  1 drivers
v0x55d0c59ae620_0 .net "w5", 0 0, L_0x55d0c5e471b0;  1 drivers
S_0x55d0c59af1d0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c59a7dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59b5df0_0 .net "a", 7 0, L_0x55d0c5e4d9b0;  1 drivers
v0x55d0c59b5ef0_0 .net "b", 7 0, L_0x55d0c5e4daa0;  1 drivers
v0x55d0c59b5fd0_0 .net "ca", 7 0, L_0x55d0c5e4d820;  1 drivers
v0x55d0c59b6090_0 .net "cin", 7 0, L_0x55d0c5e4db90;  1 drivers
v0x55d0c59b6170_0 .net "sum", 7 0, L_0x55d0c5e4d6e0;  1 drivers
L_0x55d0c5e4aac0 .part L_0x55d0c5e4d9b0, 0, 4;
L_0x55d0c5e4ab60 .part L_0x55d0c5e4daa0, 0, 4;
L_0x55d0c5e4ac00 .part L_0x55d0c5e4db90, 0, 4;
L_0x55d0c5e4d410 .part L_0x55d0c5e4d9b0, 4, 4;
L_0x55d0c5e4d500 .part L_0x55d0c5e4daa0, 4, 4;
L_0x55d0c5e4d5f0 .part L_0x55d0c5e4db90, 4, 4;
L_0x55d0c5e4d6e0 .concat8 [ 4 4 0 0], L_0x55d0c5e4a8b0, L_0x55d0c5e4d200;
L_0x55d0c5e4d820 .concat8 [ 4 4 0 0], L_0x55d0c5e4a950, L_0x55d0c5e4d2a0;
S_0x55d0c59af440 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59b2430_0 .net "a", 3 0, L_0x55d0c5e4aac0;  1 drivers
v0x55d0c59b2530_0 .net "b", 3 0, L_0x55d0c5e4ab60;  1 drivers
v0x55d0c59b2610_0 .net "ca", 3 0, L_0x55d0c5e4a950;  1 drivers
v0x55d0c59b26d0_0 .net "cin", 3 0, L_0x55d0c5e4ac00;  1 drivers
v0x55d0c59b27b0_0 .net "sum", 3 0, L_0x55d0c5e4a8b0;  1 drivers
L_0x55d0c5e48870 .part L_0x55d0c5e4aac0, 0, 1;
L_0x55d0c5e489a0 .part L_0x55d0c5e4ab60, 0, 1;
L_0x55d0c5e48ad0 .part L_0x55d0c5e4ac00, 0, 1;
L_0x55d0c5e490e0 .part L_0x55d0c5e4aac0, 1, 1;
L_0x55d0c5e49210 .part L_0x55d0c5e4ab60, 1, 1;
L_0x55d0c5e49340 .part L_0x55d0c5e4ac00, 1, 1;
L_0x55d0c5e49a80 .part L_0x55d0c5e4aac0, 2, 1;
L_0x55d0c5e49bb0 .part L_0x55d0c5e4ab60, 2, 1;
L_0x55d0c5e49d30 .part L_0x55d0c5e4ac00, 2, 1;
L_0x55d0c5e4a300 .part L_0x55d0c5e4aac0, 3, 1;
L_0x55d0c5e4a4c0 .part L_0x55d0c5e4ab60, 3, 1;
L_0x55d0c5e4a680 .part L_0x55d0c5e4ac00, 3, 1;
L_0x55d0c5e4a8b0 .concat8 [ 1 1 1 1], L_0x55d0c5e48350, L_0x55d0c5e48c70, L_0x55d0c5e49520, L_0x55d0c5e49ed0;
L_0x55d0c5e4a950 .concat8 [ 1 1 1 1], L_0x55d0c5e48760, L_0x55d0c5e48fd0, L_0x55d0c5e49970, L_0x55d0c5e4a1f0;
S_0x55d0c59af6c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59af440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e47910 .functor XOR 1, L_0x55d0c5e48870, L_0x55d0c5e489a0, C4<0>, C4<0>;
L_0x55d0c5e48350 .functor XOR 1, L_0x55d0c5e47910, L_0x55d0c5e48ad0, C4<0>, C4<0>;
L_0x55d0c5e48410 .functor AND 1, L_0x55d0c5e48870, L_0x55d0c5e489a0, C4<1>, C4<1>;
L_0x55d0c5e48520 .functor AND 1, L_0x55d0c5e48870, L_0x55d0c5e48ad0, C4<1>, C4<1>;
L_0x55d0c5e485e0 .functor AND 1, L_0x55d0c5e489a0, L_0x55d0c5e48ad0, C4<1>, C4<1>;
L_0x55d0c5e48650 .functor OR 1, L_0x55d0c5e48410, L_0x55d0c5e48520, C4<0>, C4<0>;
L_0x55d0c5e48760 .functor OR 1, L_0x55d0c5e485e0, L_0x55d0c5e48650, C4<0>, C4<0>;
v0x55d0c59af960_0 .net "a", 0 0, L_0x55d0c5e48870;  1 drivers
v0x55d0c59afa40_0 .net "b", 0 0, L_0x55d0c5e489a0;  1 drivers
v0x55d0c59afb00_0 .net "ca", 0 0, L_0x55d0c5e48760;  1 drivers
v0x55d0c59afbd0_0 .net "cin", 0 0, L_0x55d0c5e48ad0;  1 drivers
v0x55d0c59afc90_0 .net "sum", 0 0, L_0x55d0c5e48350;  1 drivers
v0x55d0c59afda0_0 .net "w1", 0 0, L_0x55d0c5e47910;  1 drivers
v0x55d0c59afe60_0 .net "w2", 0 0, L_0x55d0c5e48410;  1 drivers
v0x55d0c59aff20_0 .net "w3", 0 0, L_0x55d0c5e48520;  1 drivers
v0x55d0c59affe0_0 .net "w4", 0 0, L_0x55d0c5e485e0;  1 drivers
v0x55d0c59b0130_0 .net "w5", 0 0, L_0x55d0c5e48650;  1 drivers
S_0x55d0c59b0290 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59af440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e48c00 .functor XOR 1, L_0x55d0c5e490e0, L_0x55d0c5e49210, C4<0>, C4<0>;
L_0x55d0c5e48c70 .functor XOR 1, L_0x55d0c5e48c00, L_0x55d0c5e49340, C4<0>, C4<0>;
L_0x55d0c5e48ce0 .functor AND 1, L_0x55d0c5e490e0, L_0x55d0c5e49210, C4<1>, C4<1>;
L_0x55d0c5e48d50 .functor AND 1, L_0x55d0c5e490e0, L_0x55d0c5e49340, C4<1>, C4<1>;
L_0x55d0c5e48e10 .functor AND 1, L_0x55d0c5e49210, L_0x55d0c5e49340, C4<1>, C4<1>;
L_0x55d0c5e48e80 .functor OR 1, L_0x55d0c5e48ce0, L_0x55d0c5e48d50, C4<0>, C4<0>;
L_0x55d0c5e48fd0 .functor OR 1, L_0x55d0c5e48e10, L_0x55d0c5e48e80, C4<0>, C4<0>;
v0x55d0c59b04b0_0 .net "a", 0 0, L_0x55d0c5e490e0;  1 drivers
v0x55d0c59b0570_0 .net "b", 0 0, L_0x55d0c5e49210;  1 drivers
v0x55d0c59b0630_0 .net "ca", 0 0, L_0x55d0c5e48fd0;  1 drivers
v0x55d0c59b0700_0 .net "cin", 0 0, L_0x55d0c5e49340;  1 drivers
v0x55d0c59b07c0_0 .net "sum", 0 0, L_0x55d0c5e48c70;  1 drivers
v0x55d0c59b08d0_0 .net "w1", 0 0, L_0x55d0c5e48c00;  1 drivers
v0x55d0c59b0990_0 .net "w2", 0 0, L_0x55d0c5e48ce0;  1 drivers
v0x55d0c59b0a50_0 .net "w3", 0 0, L_0x55d0c5e48d50;  1 drivers
v0x55d0c59b0b10_0 .net "w4", 0 0, L_0x55d0c5e48e10;  1 drivers
v0x55d0c59b0c60_0 .net "w5", 0 0, L_0x55d0c5e48e80;  1 drivers
S_0x55d0c59b0dc0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59af440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e494b0 .functor XOR 1, L_0x55d0c5e49a80, L_0x55d0c5e49bb0, C4<0>, C4<0>;
L_0x55d0c5e49520 .functor XOR 1, L_0x55d0c5e494b0, L_0x55d0c5e49d30, C4<0>, C4<0>;
L_0x55d0c5e495e0 .functor AND 1, L_0x55d0c5e49a80, L_0x55d0c5e49bb0, C4<1>, C4<1>;
L_0x55d0c5e496f0 .functor AND 1, L_0x55d0c5e49a80, L_0x55d0c5e49d30, C4<1>, C4<1>;
L_0x55d0c5e497b0 .functor AND 1, L_0x55d0c5e49bb0, L_0x55d0c5e49d30, C4<1>, C4<1>;
L_0x55d0c5e49820 .functor OR 1, L_0x55d0c5e495e0, L_0x55d0c5e496f0, C4<0>, C4<0>;
L_0x55d0c5e49970 .functor OR 1, L_0x55d0c5e497b0, L_0x55d0c5e49820, C4<0>, C4<0>;
v0x55d0c59b0ff0_0 .net "a", 0 0, L_0x55d0c5e49a80;  1 drivers
v0x55d0c59b10b0_0 .net "b", 0 0, L_0x55d0c5e49bb0;  1 drivers
v0x55d0c59b1170_0 .net "ca", 0 0, L_0x55d0c5e49970;  1 drivers
v0x55d0c59b1240_0 .net "cin", 0 0, L_0x55d0c5e49d30;  1 drivers
v0x55d0c59b1300_0 .net "sum", 0 0, L_0x55d0c5e49520;  1 drivers
v0x55d0c59b1410_0 .net "w1", 0 0, L_0x55d0c5e494b0;  1 drivers
v0x55d0c59b14d0_0 .net "w2", 0 0, L_0x55d0c5e495e0;  1 drivers
v0x55d0c59b1590_0 .net "w3", 0 0, L_0x55d0c5e496f0;  1 drivers
v0x55d0c59b1650_0 .net "w4", 0 0, L_0x55d0c5e497b0;  1 drivers
v0x55d0c59b17a0_0 .net "w5", 0 0, L_0x55d0c5e49820;  1 drivers
S_0x55d0c59b1900 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59af440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e49e60 .functor XOR 1, L_0x55d0c5e4a300, L_0x55d0c5e4a4c0, C4<0>, C4<0>;
L_0x55d0c5e49ed0 .functor XOR 1, L_0x55d0c5e49e60, L_0x55d0c5e4a680, C4<0>, C4<0>;
L_0x55d0c5e49f40 .functor AND 1, L_0x55d0c5e4a300, L_0x55d0c5e4a4c0, C4<1>, C4<1>;
L_0x55d0c5e49fb0 .functor AND 1, L_0x55d0c5e4a300, L_0x55d0c5e4a680, C4<1>, C4<1>;
L_0x55d0c5e4a070 .functor AND 1, L_0x55d0c5e4a4c0, L_0x55d0c5e4a680, C4<1>, C4<1>;
L_0x55d0c5e4a0e0 .functor OR 1, L_0x55d0c5e49f40, L_0x55d0c5e49fb0, C4<0>, C4<0>;
L_0x55d0c5e4a1f0 .functor OR 1, L_0x55d0c5e4a070, L_0x55d0c5e4a0e0, C4<0>, C4<0>;
v0x55d0c59b1b00_0 .net "a", 0 0, L_0x55d0c5e4a300;  1 drivers
v0x55d0c59b1be0_0 .net "b", 0 0, L_0x55d0c5e4a4c0;  1 drivers
v0x55d0c59b1ca0_0 .net "ca", 0 0, L_0x55d0c5e4a1f0;  1 drivers
v0x55d0c59b1d70_0 .net "cin", 0 0, L_0x55d0c5e4a680;  1 drivers
v0x55d0c59b1e30_0 .net "sum", 0 0, L_0x55d0c5e49ed0;  1 drivers
v0x55d0c59b1f40_0 .net "w1", 0 0, L_0x55d0c5e49e60;  1 drivers
v0x55d0c59b2000_0 .net "w2", 0 0, L_0x55d0c5e49f40;  1 drivers
v0x55d0c59b20c0_0 .net "w3", 0 0, L_0x55d0c5e49fb0;  1 drivers
v0x55d0c59b2180_0 .net "w4", 0 0, L_0x55d0c5e4a070;  1 drivers
v0x55d0c59b22d0_0 .net "w5", 0 0, L_0x55d0c5e4a0e0;  1 drivers
S_0x55d0c59b2930 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59b58f0_0 .net "a", 3 0, L_0x55d0c5e4d410;  1 drivers
v0x55d0c59b59f0_0 .net "b", 3 0, L_0x55d0c5e4d500;  1 drivers
v0x55d0c59b5ad0_0 .net "ca", 3 0, L_0x55d0c5e4d2a0;  1 drivers
v0x55d0c59b5b90_0 .net "cin", 3 0, L_0x55d0c5e4d5f0;  1 drivers
v0x55d0c59b5c70_0 .net "sum", 3 0, L_0x55d0c5e4d200;  1 drivers
L_0x55d0c5e4b200 .part L_0x55d0c5e4d410, 0, 1;
L_0x55d0c5e4b330 .part L_0x55d0c5e4d500, 0, 1;
L_0x55d0c5e4b460 .part L_0x55d0c5e4d5f0, 0, 1;
L_0x55d0c5e4ba70 .part L_0x55d0c5e4d410, 1, 1;
L_0x55d0c5e4bba0 .part L_0x55d0c5e4d500, 1, 1;
L_0x55d0c5e4bcd0 .part L_0x55d0c5e4d5f0, 1, 1;
L_0x55d0c5e4c380 .part L_0x55d0c5e4d410, 2, 1;
L_0x55d0c5e4c4b0 .part L_0x55d0c5e4d500, 2, 1;
L_0x55d0c5e4c630 .part L_0x55d0c5e4d5f0, 2, 1;
L_0x55d0c5e4cc50 .part L_0x55d0c5e4d410, 3, 1;
L_0x55d0c5e4ce10 .part L_0x55d0c5e4d500, 3, 1;
L_0x55d0c5e4cfd0 .part L_0x55d0c5e4d5f0, 3, 1;
L_0x55d0c5e4d200 .concat8 [ 1 1 1 1], L_0x55d0c5e4aca0, L_0x55d0c5e4b600, L_0x55d0c5e4beb0, L_0x55d0c5e4c7d0;
L_0x55d0c5e4d2a0 .concat8 [ 1 1 1 1], L_0x55d0c5e4b0f0, L_0x55d0c5e4b960, L_0x55d0c5e4c270, L_0x55d0c5e4cb40;
S_0x55d0c59b2ba0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59b2930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e4a840 .functor XOR 1, L_0x55d0c5e4b200, L_0x55d0c5e4b330, C4<0>, C4<0>;
L_0x55d0c5e4aca0 .functor XOR 1, L_0x55d0c5e4a840, L_0x55d0c5e4b460, C4<0>, C4<0>;
L_0x55d0c5e4ad60 .functor AND 1, L_0x55d0c5e4b200, L_0x55d0c5e4b330, C4<1>, C4<1>;
L_0x55d0c5e4ae70 .functor AND 1, L_0x55d0c5e4b200, L_0x55d0c5e4b460, C4<1>, C4<1>;
L_0x55d0c5e4af30 .functor AND 1, L_0x55d0c5e4b330, L_0x55d0c5e4b460, C4<1>, C4<1>;
L_0x55d0c5e4afa0 .functor OR 1, L_0x55d0c5e4ad60, L_0x55d0c5e4ae70, C4<0>, C4<0>;
L_0x55d0c5e4b0f0 .functor OR 1, L_0x55d0c5e4af30, L_0x55d0c5e4afa0, C4<0>, C4<0>;
v0x55d0c59b2e20_0 .net "a", 0 0, L_0x55d0c5e4b200;  1 drivers
v0x55d0c59b2f00_0 .net "b", 0 0, L_0x55d0c5e4b330;  1 drivers
v0x55d0c59b2fc0_0 .net "ca", 0 0, L_0x55d0c5e4b0f0;  1 drivers
v0x55d0c59b3090_0 .net "cin", 0 0, L_0x55d0c5e4b460;  1 drivers
v0x55d0c59b3150_0 .net "sum", 0 0, L_0x55d0c5e4aca0;  1 drivers
v0x55d0c59b3260_0 .net "w1", 0 0, L_0x55d0c5e4a840;  1 drivers
v0x55d0c59b3320_0 .net "w2", 0 0, L_0x55d0c5e4ad60;  1 drivers
v0x55d0c59b33e0_0 .net "w3", 0 0, L_0x55d0c5e4ae70;  1 drivers
v0x55d0c59b34a0_0 .net "w4", 0 0, L_0x55d0c5e4af30;  1 drivers
v0x55d0c59b35f0_0 .net "w5", 0 0, L_0x55d0c5e4afa0;  1 drivers
S_0x55d0c59b3750 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59b2930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e4b590 .functor XOR 1, L_0x55d0c5e4ba70, L_0x55d0c5e4bba0, C4<0>, C4<0>;
L_0x55d0c5e4b600 .functor XOR 1, L_0x55d0c5e4b590, L_0x55d0c5e4bcd0, C4<0>, C4<0>;
L_0x55d0c5e4b670 .functor AND 1, L_0x55d0c5e4ba70, L_0x55d0c5e4bba0, C4<1>, C4<1>;
L_0x55d0c5e4b6e0 .functor AND 1, L_0x55d0c5e4ba70, L_0x55d0c5e4bcd0, C4<1>, C4<1>;
L_0x55d0c5e4b7a0 .functor AND 1, L_0x55d0c5e4bba0, L_0x55d0c5e4bcd0, C4<1>, C4<1>;
L_0x55d0c5e4b810 .functor OR 1, L_0x55d0c5e4b670, L_0x55d0c5e4b6e0, C4<0>, C4<0>;
L_0x55d0c5e4b960 .functor OR 1, L_0x55d0c5e4b7a0, L_0x55d0c5e4b810, C4<0>, C4<0>;
v0x55d0c59b3970_0 .net "a", 0 0, L_0x55d0c5e4ba70;  1 drivers
v0x55d0c59b3a30_0 .net "b", 0 0, L_0x55d0c5e4bba0;  1 drivers
v0x55d0c59b3af0_0 .net "ca", 0 0, L_0x55d0c5e4b960;  1 drivers
v0x55d0c59b3bc0_0 .net "cin", 0 0, L_0x55d0c5e4bcd0;  1 drivers
v0x55d0c59b3c80_0 .net "sum", 0 0, L_0x55d0c5e4b600;  1 drivers
v0x55d0c59b3d90_0 .net "w1", 0 0, L_0x55d0c5e4b590;  1 drivers
v0x55d0c59b3e50_0 .net "w2", 0 0, L_0x55d0c5e4b670;  1 drivers
v0x55d0c59b3f10_0 .net "w3", 0 0, L_0x55d0c5e4b6e0;  1 drivers
v0x55d0c59b3fd0_0 .net "w4", 0 0, L_0x55d0c5e4b7a0;  1 drivers
v0x55d0c59b4120_0 .net "w5", 0 0, L_0x55d0c5e4b810;  1 drivers
S_0x55d0c59b4280 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59b2930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e4be40 .functor XOR 1, L_0x55d0c5e4c380, L_0x55d0c5e4c4b0, C4<0>, C4<0>;
L_0x55d0c5e4beb0 .functor XOR 1, L_0x55d0c5e4be40, L_0x55d0c5e4c630, C4<0>, C4<0>;
L_0x55d0c5e4bf70 .functor AND 1, L_0x55d0c5e4c380, L_0x55d0c5e4c4b0, C4<1>, C4<1>;
L_0x55d0c5e4c030 .functor AND 1, L_0x55d0c5e4c380, L_0x55d0c5e4c630, C4<1>, C4<1>;
L_0x55d0c5e4c0f0 .functor AND 1, L_0x55d0c5e4c4b0, L_0x55d0c5e4c630, C4<1>, C4<1>;
L_0x55d0c5e4c160 .functor OR 1, L_0x55d0c5e4bf70, L_0x55d0c5e4c030, C4<0>, C4<0>;
L_0x55d0c5e4c270 .functor OR 1, L_0x55d0c5e4c0f0, L_0x55d0c5e4c160, C4<0>, C4<0>;
v0x55d0c59b44b0_0 .net "a", 0 0, L_0x55d0c5e4c380;  1 drivers
v0x55d0c59b4570_0 .net "b", 0 0, L_0x55d0c5e4c4b0;  1 drivers
v0x55d0c59b4630_0 .net "ca", 0 0, L_0x55d0c5e4c270;  1 drivers
v0x55d0c59b4700_0 .net "cin", 0 0, L_0x55d0c5e4c630;  1 drivers
v0x55d0c59b47c0_0 .net "sum", 0 0, L_0x55d0c5e4beb0;  1 drivers
v0x55d0c59b48d0_0 .net "w1", 0 0, L_0x55d0c5e4be40;  1 drivers
v0x55d0c59b4990_0 .net "w2", 0 0, L_0x55d0c5e4bf70;  1 drivers
v0x55d0c59b4a50_0 .net "w3", 0 0, L_0x55d0c5e4c030;  1 drivers
v0x55d0c59b4b10_0 .net "w4", 0 0, L_0x55d0c5e4c0f0;  1 drivers
v0x55d0c59b4c60_0 .net "w5", 0 0, L_0x55d0c5e4c160;  1 drivers
S_0x55d0c59b4dc0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59b2930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e4c760 .functor XOR 1, L_0x55d0c5e4cc50, L_0x55d0c5e4ce10, C4<0>, C4<0>;
L_0x55d0c5e4c7d0 .functor XOR 1, L_0x55d0c5e4c760, L_0x55d0c5e4cfd0, C4<0>, C4<0>;
L_0x55d0c5e4c840 .functor AND 1, L_0x55d0c5e4cc50, L_0x55d0c5e4ce10, C4<1>, C4<1>;
L_0x55d0c5e4c900 .functor AND 1, L_0x55d0c5e4cc50, L_0x55d0c5e4cfd0, C4<1>, C4<1>;
L_0x55d0c5e4c9c0 .functor AND 1, L_0x55d0c5e4ce10, L_0x55d0c5e4cfd0, C4<1>, C4<1>;
L_0x55d0c5e4ca30 .functor OR 1, L_0x55d0c5e4c840, L_0x55d0c5e4c900, C4<0>, C4<0>;
L_0x55d0c5e4cb40 .functor OR 1, L_0x55d0c5e4c9c0, L_0x55d0c5e4ca30, C4<0>, C4<0>;
v0x55d0c59b4fc0_0 .net "a", 0 0, L_0x55d0c5e4cc50;  1 drivers
v0x55d0c59b50a0_0 .net "b", 0 0, L_0x55d0c5e4ce10;  1 drivers
v0x55d0c59b5160_0 .net "ca", 0 0, L_0x55d0c5e4cb40;  1 drivers
v0x55d0c59b5230_0 .net "cin", 0 0, L_0x55d0c5e4cfd0;  1 drivers
v0x55d0c59b52f0_0 .net "sum", 0 0, L_0x55d0c5e4c7d0;  1 drivers
v0x55d0c59b5400_0 .net "w1", 0 0, L_0x55d0c5e4c760;  1 drivers
v0x55d0c59b54c0_0 .net "w2", 0 0, L_0x55d0c5e4c840;  1 drivers
v0x55d0c59b5580_0 .net "w3", 0 0, L_0x55d0c5e4c900;  1 drivers
v0x55d0c59b5640_0 .net "w4", 0 0, L_0x55d0c5e4c9c0;  1 drivers
v0x55d0c59b5790_0 .net "w5", 0 0, L_0x55d0c5e4ca30;  1 drivers
S_0x55d0c59b7960 .scope module, "a_6" "SixtyfourBA" 3 35, 5 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c59f3720_0 .net/2u *"_s2", 0 0, L_0x7f868395b960;  1 drivers
L_0x7f868395b9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c59f3820_0 .net/2u *"_s6", 0 0, L_0x7f868395b9a8;  1 drivers
v0x55d0c59f3900_0 .net "a", 64 0, L_0x55d0c5e7d3d0;  1 drivers
v0x55d0c59f39c0_0 .net "b", 64 0, L_0x55d0c5e7d500;  1 drivers
v0x55d0c59f3aa0_0 .net "ca", 64 0, L_0x55d0c5e7d1f0;  1 drivers
v0x55d0c59f3bd0_0 .net "cin", 64 0, L_0x55d0c5e7d6b0;  1 drivers
v0x55d0c59f3cb0_0 .net "sum", 64 0, L_0x55d0c5e7d060;  1 drivers
L_0x55d0c5e65ee0 .part L_0x55d0c5e7d3d0, 0, 32;
L_0x55d0c5e65f80 .part L_0x55d0c5e7d500, 0, 32;
L_0x55d0c5e66020 .part L_0x55d0c5e7d6b0, 0, 32;
L_0x55d0c5e7cd90 .part L_0x55d0c5e7d3d0, 32, 32;
L_0x55d0c5e7ce80 .part L_0x55d0c5e7d500, 32, 32;
L_0x55d0c5e7cf70 .part L_0x55d0c5e7d6b0, 32, 32;
L_0x55d0c5e7d060 .concat8 [ 32 32 1 0], L_0x55d0c5e65c10, L_0x55d0c5e7cac0, L_0x7f868395b9a8;
L_0x55d0c5e7d1f0 .concat8 [ 1 32 32 0], L_0x7f868395b960, L_0x55d0c5e65d50, L_0x55d0c5e7cc00;
S_0x55d0c59b7bb0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c59b7960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c59d5440_0 .net "a", 31 0, L_0x55d0c5e65ee0;  1 drivers
v0x55d0c59d5540_0 .net "b", 31 0, L_0x55d0c5e65f80;  1 drivers
v0x55d0c59d5620_0 .net "ca", 31 0, L_0x55d0c5e65d50;  1 drivers
v0x55d0c59d56e0_0 .net "cin", 31 0, L_0x55d0c5e66020;  1 drivers
v0x55d0c59d57c0_0 .net "sum", 31 0, L_0x55d0c5e65c10;  1 drivers
L_0x55d0c5e5a3a0 .part L_0x55d0c5e65ee0, 0, 16;
L_0x55d0c5e5a440 .part L_0x55d0c5e65f80, 0, 16;
L_0x55d0c5e5a4e0 .part L_0x55d0c5e66020, 0, 16;
L_0x55d0c5e65940 .part L_0x55d0c5e65ee0, 16, 16;
L_0x55d0c5e65a30 .part L_0x55d0c5e65f80, 16, 16;
L_0x55d0c5e65b20 .part L_0x55d0c5e66020, 16, 16;
L_0x55d0c5e65c10 .concat8 [ 16 16 0 0], L_0x55d0c5e5a0d0, L_0x55d0c5e65670;
L_0x55d0c5e65d50 .concat8 [ 16 16 0 0], L_0x55d0c5e5a210, L_0x55d0c5e657b0;
S_0x55d0c59b7e50 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c59b7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c59c6420_0 .net "a", 15 0, L_0x55d0c5e5a3a0;  1 drivers
v0x55d0c59c6520_0 .net "b", 15 0, L_0x55d0c5e5a440;  1 drivers
v0x55d0c59c6600_0 .net "ca", 15 0, L_0x55d0c5e5a210;  1 drivers
v0x55d0c59c66c0_0 .net "cin", 15 0, L_0x55d0c5e5a4e0;  1 drivers
v0x55d0c59c67a0_0 .net "sum", 15 0, L_0x55d0c5e5a0d0;  1 drivers
L_0x55d0c5e54740 .part L_0x55d0c5e5a3a0, 0, 8;
L_0x55d0c5e547e0 .part L_0x55d0c5e5a440, 0, 8;
L_0x55d0c5e54880 .part L_0x55d0c5e5a4e0, 0, 8;
L_0x55d0c5e59e00 .part L_0x55d0c5e5a3a0, 8, 8;
L_0x55d0c5e59ef0 .part L_0x55d0c5e5a440, 8, 8;
L_0x55d0c5e59fe0 .part L_0x55d0c5e5a4e0, 8, 8;
L_0x55d0c5e5a0d0 .concat8 [ 8 8 0 0], L_0x55d0c5e54470, L_0x55d0c5e59b30;
L_0x55d0c5e5a210 .concat8 [ 8 8 0 0], L_0x55d0c5e545b0, L_0x55d0c5e59c70;
S_0x55d0c59b80f0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c59b7e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59bed60_0 .net "a", 7 0, L_0x55d0c5e54740;  1 drivers
v0x55d0c59bee60_0 .net "b", 7 0, L_0x55d0c5e547e0;  1 drivers
v0x55d0c59bef40_0 .net "ca", 7 0, L_0x55d0c5e545b0;  1 drivers
v0x55d0c59bf000_0 .net "cin", 7 0, L_0x55d0c5e54880;  1 drivers
v0x55d0c59bf0e0_0 .net "sum", 7 0, L_0x55d0c5e54470;  1 drivers
L_0x55d0c5e51910 .part L_0x55d0c5e54740, 0, 4;
L_0x55d0c5e519b0 .part L_0x55d0c5e547e0, 0, 4;
L_0x55d0c5e51a50 .part L_0x55d0c5e54880, 0, 4;
L_0x55d0c5e541a0 .part L_0x55d0c5e54740, 4, 4;
L_0x55d0c5e54290 .part L_0x55d0c5e547e0, 4, 4;
L_0x55d0c5e54380 .part L_0x55d0c5e54880, 4, 4;
L_0x55d0c5e54470 .concat8 [ 4 4 0 0], L_0x55d0c5e51700, L_0x55d0c5e53f90;
L_0x55d0c5e545b0 .concat8 [ 4 4 0 0], L_0x55d0c5e517a0, L_0x55d0c5e54030;
S_0x55d0c59b8390 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59b80f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59bb3a0_0 .net "a", 3 0, L_0x55d0c5e51910;  1 drivers
v0x55d0c59bb4a0_0 .net "b", 3 0, L_0x55d0c5e519b0;  1 drivers
v0x55d0c59bb580_0 .net "ca", 3 0, L_0x55d0c5e517a0;  1 drivers
v0x55d0c59bb640_0 .net "cin", 3 0, L_0x55d0c5e51a50;  1 drivers
v0x55d0c59bb720_0 .net "sum", 3 0, L_0x55d0c5e51700;  1 drivers
L_0x55d0c5e4f780 .part L_0x55d0c5e51910, 0, 1;
L_0x55d0c5e4f8b0 .part L_0x55d0c5e519b0, 0, 1;
L_0x55d0c5e4f9e0 .part L_0x55d0c5e51a50, 0, 1;
L_0x55d0c5e4ffb0 .part L_0x55d0c5e51910, 1, 1;
L_0x55d0c5e500e0 .part L_0x55d0c5e519b0, 1, 1;
L_0x55d0c5e50210 .part L_0x55d0c5e51a50, 1, 1;
L_0x55d0c5e508d0 .part L_0x55d0c5e51910, 2, 1;
L_0x55d0c5e50a00 .part L_0x55d0c5e519b0, 2, 1;
L_0x55d0c5e50b80 .part L_0x55d0c5e51a50, 2, 1;
L_0x55d0c5e51150 .part L_0x55d0c5e51910, 3, 1;
L_0x55d0c5e51310 .part L_0x55d0c5e519b0, 3, 1;
L_0x55d0c5e514d0 .part L_0x55d0c5e51a50, 3, 1;
L_0x55d0c5e51700 .concat8 [ 1 1 1 1], L_0x55d0c5e4f260, L_0x55d0c5e4fb80, L_0x55d0c5e503b0, L_0x55d0c5e50d20;
L_0x55d0c5e517a0 .concat8 [ 1 1 1 1], L_0x55d0c5e4f670, L_0x55d0c5e4fea0, L_0x55d0c5e507c0, L_0x55d0c5e51040;
S_0x55d0c59b8630 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59b8390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e4d190 .functor XOR 1, L_0x55d0c5e4f780, L_0x55d0c5e4f8b0, C4<0>, C4<0>;
L_0x55d0c5e4f260 .functor XOR 1, L_0x55d0c5e4d190, L_0x55d0c5e4f9e0, C4<0>, C4<0>;
L_0x55d0c5e4f320 .functor AND 1, L_0x55d0c5e4f780, L_0x55d0c5e4f8b0, C4<1>, C4<1>;
L_0x55d0c5e4f430 .functor AND 1, L_0x55d0c5e4f780, L_0x55d0c5e4f9e0, C4<1>, C4<1>;
L_0x55d0c5e4f4f0 .functor AND 1, L_0x55d0c5e4f8b0, L_0x55d0c5e4f9e0, C4<1>, C4<1>;
L_0x55d0c5e4f560 .functor OR 1, L_0x55d0c5e4f320, L_0x55d0c5e4f430, C4<0>, C4<0>;
L_0x55d0c5e4f670 .functor OR 1, L_0x55d0c5e4f4f0, L_0x55d0c5e4f560, C4<0>, C4<0>;
v0x55d0c59b88d0_0 .net "a", 0 0, L_0x55d0c5e4f780;  1 drivers
v0x55d0c59b89b0_0 .net "b", 0 0, L_0x55d0c5e4f8b0;  1 drivers
v0x55d0c59b8a70_0 .net "ca", 0 0, L_0x55d0c5e4f670;  1 drivers
v0x55d0c59b8b40_0 .net "cin", 0 0, L_0x55d0c5e4f9e0;  1 drivers
v0x55d0c59b8c00_0 .net "sum", 0 0, L_0x55d0c5e4f260;  1 drivers
v0x55d0c59b8d10_0 .net "w1", 0 0, L_0x55d0c5e4d190;  1 drivers
v0x55d0c59b8dd0_0 .net "w2", 0 0, L_0x55d0c5e4f320;  1 drivers
v0x55d0c59b8e90_0 .net "w3", 0 0, L_0x55d0c5e4f430;  1 drivers
v0x55d0c59b8f50_0 .net "w4", 0 0, L_0x55d0c5e4f4f0;  1 drivers
v0x55d0c59b90a0_0 .net "w5", 0 0, L_0x55d0c5e4f560;  1 drivers
S_0x55d0c59b9200 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59b8390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e4fb10 .functor XOR 1, L_0x55d0c5e4ffb0, L_0x55d0c5e500e0, C4<0>, C4<0>;
L_0x55d0c5e4fb80 .functor XOR 1, L_0x55d0c5e4fb10, L_0x55d0c5e50210, C4<0>, C4<0>;
L_0x55d0c5e4fbf0 .functor AND 1, L_0x55d0c5e4ffb0, L_0x55d0c5e500e0, C4<1>, C4<1>;
L_0x55d0c5e4fc60 .functor AND 1, L_0x55d0c5e4ffb0, L_0x55d0c5e50210, C4<1>, C4<1>;
L_0x55d0c5e4fd20 .functor AND 1, L_0x55d0c5e500e0, L_0x55d0c5e50210, C4<1>, C4<1>;
L_0x55d0c5e4fd90 .functor OR 1, L_0x55d0c5e4fbf0, L_0x55d0c5e4fc60, C4<0>, C4<0>;
L_0x55d0c5e4fea0 .functor OR 1, L_0x55d0c5e4fd20, L_0x55d0c5e4fd90, C4<0>, C4<0>;
v0x55d0c59b9420_0 .net "a", 0 0, L_0x55d0c5e4ffb0;  1 drivers
v0x55d0c59b94e0_0 .net "b", 0 0, L_0x55d0c5e500e0;  1 drivers
v0x55d0c59b95a0_0 .net "ca", 0 0, L_0x55d0c5e4fea0;  1 drivers
v0x55d0c59b9670_0 .net "cin", 0 0, L_0x55d0c5e50210;  1 drivers
v0x55d0c59b9730_0 .net "sum", 0 0, L_0x55d0c5e4fb80;  1 drivers
v0x55d0c59b9840_0 .net "w1", 0 0, L_0x55d0c5e4fb10;  1 drivers
v0x55d0c59b9900_0 .net "w2", 0 0, L_0x55d0c5e4fbf0;  1 drivers
v0x55d0c59b99c0_0 .net "w3", 0 0, L_0x55d0c5e4fc60;  1 drivers
v0x55d0c59b9a80_0 .net "w4", 0 0, L_0x55d0c5e4fd20;  1 drivers
v0x55d0c59b9bd0_0 .net "w5", 0 0, L_0x55d0c5e4fd90;  1 drivers
S_0x55d0c59b9d30 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59b8390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e50340 .functor XOR 1, L_0x55d0c5e508d0, L_0x55d0c5e50a00, C4<0>, C4<0>;
L_0x55d0c5e503b0 .functor XOR 1, L_0x55d0c5e50340, L_0x55d0c5e50b80, C4<0>, C4<0>;
L_0x55d0c5e50470 .functor AND 1, L_0x55d0c5e508d0, L_0x55d0c5e50a00, C4<1>, C4<1>;
L_0x55d0c5e50580 .functor AND 1, L_0x55d0c5e508d0, L_0x55d0c5e50b80, C4<1>, C4<1>;
L_0x55d0c5e50640 .functor AND 1, L_0x55d0c5e50a00, L_0x55d0c5e50b80, C4<1>, C4<1>;
L_0x55d0c5e506b0 .functor OR 1, L_0x55d0c5e50470, L_0x55d0c5e50580, C4<0>, C4<0>;
L_0x55d0c5e507c0 .functor OR 1, L_0x55d0c5e50640, L_0x55d0c5e506b0, C4<0>, C4<0>;
v0x55d0c59b9f60_0 .net "a", 0 0, L_0x55d0c5e508d0;  1 drivers
v0x55d0c59ba020_0 .net "b", 0 0, L_0x55d0c5e50a00;  1 drivers
v0x55d0c59ba0e0_0 .net "ca", 0 0, L_0x55d0c5e507c0;  1 drivers
v0x55d0c59ba1b0_0 .net "cin", 0 0, L_0x55d0c5e50b80;  1 drivers
v0x55d0c59ba270_0 .net "sum", 0 0, L_0x55d0c5e503b0;  1 drivers
v0x55d0c59ba380_0 .net "w1", 0 0, L_0x55d0c5e50340;  1 drivers
v0x55d0c59ba440_0 .net "w2", 0 0, L_0x55d0c5e50470;  1 drivers
v0x55d0c59ba500_0 .net "w3", 0 0, L_0x55d0c5e50580;  1 drivers
v0x55d0c59ba5c0_0 .net "w4", 0 0, L_0x55d0c5e50640;  1 drivers
v0x55d0c59ba710_0 .net "w5", 0 0, L_0x55d0c5e506b0;  1 drivers
S_0x55d0c59ba870 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59b8390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e50cb0 .functor XOR 1, L_0x55d0c5e51150, L_0x55d0c5e51310, C4<0>, C4<0>;
L_0x55d0c5e50d20 .functor XOR 1, L_0x55d0c5e50cb0, L_0x55d0c5e514d0, C4<0>, C4<0>;
L_0x55d0c5e50d90 .functor AND 1, L_0x55d0c5e51150, L_0x55d0c5e51310, C4<1>, C4<1>;
L_0x55d0c5e50e00 .functor AND 1, L_0x55d0c5e51150, L_0x55d0c5e514d0, C4<1>, C4<1>;
L_0x55d0c5e50ec0 .functor AND 1, L_0x55d0c5e51310, L_0x55d0c5e514d0, C4<1>, C4<1>;
L_0x55d0c5e50f30 .functor OR 1, L_0x55d0c5e50d90, L_0x55d0c5e50e00, C4<0>, C4<0>;
L_0x55d0c5e51040 .functor OR 1, L_0x55d0c5e50ec0, L_0x55d0c5e50f30, C4<0>, C4<0>;
v0x55d0c59baa70_0 .net "a", 0 0, L_0x55d0c5e51150;  1 drivers
v0x55d0c59bab50_0 .net "b", 0 0, L_0x55d0c5e51310;  1 drivers
v0x55d0c59bac10_0 .net "ca", 0 0, L_0x55d0c5e51040;  1 drivers
v0x55d0c59bace0_0 .net "cin", 0 0, L_0x55d0c5e514d0;  1 drivers
v0x55d0c59bada0_0 .net "sum", 0 0, L_0x55d0c5e50d20;  1 drivers
v0x55d0c59baeb0_0 .net "w1", 0 0, L_0x55d0c5e50cb0;  1 drivers
v0x55d0c59baf70_0 .net "w2", 0 0, L_0x55d0c5e50d90;  1 drivers
v0x55d0c59bb030_0 .net "w3", 0 0, L_0x55d0c5e50e00;  1 drivers
v0x55d0c59bb0f0_0 .net "w4", 0 0, L_0x55d0c5e50ec0;  1 drivers
v0x55d0c59bb240_0 .net "w5", 0 0, L_0x55d0c5e50f30;  1 drivers
S_0x55d0c59bb8a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59b80f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59be860_0 .net "a", 3 0, L_0x55d0c5e541a0;  1 drivers
v0x55d0c59be960_0 .net "b", 3 0, L_0x55d0c5e54290;  1 drivers
v0x55d0c59bea40_0 .net "ca", 3 0, L_0x55d0c5e54030;  1 drivers
v0x55d0c59beb00_0 .net "cin", 3 0, L_0x55d0c5e54380;  1 drivers
v0x55d0c59bebe0_0 .net "sum", 3 0, L_0x55d0c5e53f90;  1 drivers
L_0x55d0c5e52010 .part L_0x55d0c5e541a0, 0, 1;
L_0x55d0c5e52140 .part L_0x55d0c5e54290, 0, 1;
L_0x55d0c5e52270 .part L_0x55d0c5e54380, 0, 1;
L_0x55d0c5e52840 .part L_0x55d0c5e541a0, 1, 1;
L_0x55d0c5e52970 .part L_0x55d0c5e54290, 1, 1;
L_0x55d0c5e52aa0 .part L_0x55d0c5e54380, 1, 1;
L_0x55d0c5e53160 .part L_0x55d0c5e541a0, 2, 1;
L_0x55d0c5e53290 .part L_0x55d0c5e54290, 2, 1;
L_0x55d0c5e53410 .part L_0x55d0c5e54380, 2, 1;
L_0x55d0c5e539e0 .part L_0x55d0c5e541a0, 3, 1;
L_0x55d0c5e53ba0 .part L_0x55d0c5e54290, 3, 1;
L_0x55d0c5e53d60 .part L_0x55d0c5e54380, 3, 1;
L_0x55d0c5e53f90 .concat8 [ 1 1 1 1], L_0x55d0c5e51af0, L_0x55d0c5e52410, L_0x55d0c5e52c40, L_0x55d0c5e535b0;
L_0x55d0c5e54030 .concat8 [ 1 1 1 1], L_0x55d0c5e51f00, L_0x55d0c5e52730, L_0x55d0c5e53050, L_0x55d0c5e538d0;
S_0x55d0c59bbb10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59bb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e51690 .functor XOR 1, L_0x55d0c5e52010, L_0x55d0c5e52140, C4<0>, C4<0>;
L_0x55d0c5e51af0 .functor XOR 1, L_0x55d0c5e51690, L_0x55d0c5e52270, C4<0>, C4<0>;
L_0x55d0c5e51bb0 .functor AND 1, L_0x55d0c5e52010, L_0x55d0c5e52140, C4<1>, C4<1>;
L_0x55d0c5e51cc0 .functor AND 1, L_0x55d0c5e52010, L_0x55d0c5e52270, C4<1>, C4<1>;
L_0x55d0c5e51d80 .functor AND 1, L_0x55d0c5e52140, L_0x55d0c5e52270, C4<1>, C4<1>;
L_0x55d0c5e51df0 .functor OR 1, L_0x55d0c5e51bb0, L_0x55d0c5e51cc0, C4<0>, C4<0>;
L_0x55d0c5e51f00 .functor OR 1, L_0x55d0c5e51d80, L_0x55d0c5e51df0, C4<0>, C4<0>;
v0x55d0c59bbd90_0 .net "a", 0 0, L_0x55d0c5e52010;  1 drivers
v0x55d0c59bbe70_0 .net "b", 0 0, L_0x55d0c5e52140;  1 drivers
v0x55d0c59bbf30_0 .net "ca", 0 0, L_0x55d0c5e51f00;  1 drivers
v0x55d0c59bc000_0 .net "cin", 0 0, L_0x55d0c5e52270;  1 drivers
v0x55d0c59bc0c0_0 .net "sum", 0 0, L_0x55d0c5e51af0;  1 drivers
v0x55d0c59bc1d0_0 .net "w1", 0 0, L_0x55d0c5e51690;  1 drivers
v0x55d0c59bc290_0 .net "w2", 0 0, L_0x55d0c5e51bb0;  1 drivers
v0x55d0c59bc350_0 .net "w3", 0 0, L_0x55d0c5e51cc0;  1 drivers
v0x55d0c59bc410_0 .net "w4", 0 0, L_0x55d0c5e51d80;  1 drivers
v0x55d0c59bc560_0 .net "w5", 0 0, L_0x55d0c5e51df0;  1 drivers
S_0x55d0c59bc6c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59bb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e523a0 .functor XOR 1, L_0x55d0c5e52840, L_0x55d0c5e52970, C4<0>, C4<0>;
L_0x55d0c5e52410 .functor XOR 1, L_0x55d0c5e523a0, L_0x55d0c5e52aa0, C4<0>, C4<0>;
L_0x55d0c5e52480 .functor AND 1, L_0x55d0c5e52840, L_0x55d0c5e52970, C4<1>, C4<1>;
L_0x55d0c5e524f0 .functor AND 1, L_0x55d0c5e52840, L_0x55d0c5e52aa0, C4<1>, C4<1>;
L_0x55d0c5e525b0 .functor AND 1, L_0x55d0c5e52970, L_0x55d0c5e52aa0, C4<1>, C4<1>;
L_0x55d0c5e52620 .functor OR 1, L_0x55d0c5e52480, L_0x55d0c5e524f0, C4<0>, C4<0>;
L_0x55d0c5e52730 .functor OR 1, L_0x55d0c5e525b0, L_0x55d0c5e52620, C4<0>, C4<0>;
v0x55d0c59bc8e0_0 .net "a", 0 0, L_0x55d0c5e52840;  1 drivers
v0x55d0c59bc9a0_0 .net "b", 0 0, L_0x55d0c5e52970;  1 drivers
v0x55d0c59bca60_0 .net "ca", 0 0, L_0x55d0c5e52730;  1 drivers
v0x55d0c59bcb30_0 .net "cin", 0 0, L_0x55d0c5e52aa0;  1 drivers
v0x55d0c59bcbf0_0 .net "sum", 0 0, L_0x55d0c5e52410;  1 drivers
v0x55d0c59bcd00_0 .net "w1", 0 0, L_0x55d0c5e523a0;  1 drivers
v0x55d0c59bcdc0_0 .net "w2", 0 0, L_0x55d0c5e52480;  1 drivers
v0x55d0c59bce80_0 .net "w3", 0 0, L_0x55d0c5e524f0;  1 drivers
v0x55d0c59bcf40_0 .net "w4", 0 0, L_0x55d0c5e525b0;  1 drivers
v0x55d0c59bd090_0 .net "w5", 0 0, L_0x55d0c5e52620;  1 drivers
S_0x55d0c59bd1f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59bb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e52bd0 .functor XOR 1, L_0x55d0c5e53160, L_0x55d0c5e53290, C4<0>, C4<0>;
L_0x55d0c5e52c40 .functor XOR 1, L_0x55d0c5e52bd0, L_0x55d0c5e53410, C4<0>, C4<0>;
L_0x55d0c5e52d00 .functor AND 1, L_0x55d0c5e53160, L_0x55d0c5e53290, C4<1>, C4<1>;
L_0x55d0c5e52e10 .functor AND 1, L_0x55d0c5e53160, L_0x55d0c5e53410, C4<1>, C4<1>;
L_0x55d0c5e52ed0 .functor AND 1, L_0x55d0c5e53290, L_0x55d0c5e53410, C4<1>, C4<1>;
L_0x55d0c5e52f40 .functor OR 1, L_0x55d0c5e52d00, L_0x55d0c5e52e10, C4<0>, C4<0>;
L_0x55d0c5e53050 .functor OR 1, L_0x55d0c5e52ed0, L_0x55d0c5e52f40, C4<0>, C4<0>;
v0x55d0c59bd420_0 .net "a", 0 0, L_0x55d0c5e53160;  1 drivers
v0x55d0c59bd4e0_0 .net "b", 0 0, L_0x55d0c5e53290;  1 drivers
v0x55d0c59bd5a0_0 .net "ca", 0 0, L_0x55d0c5e53050;  1 drivers
v0x55d0c59bd670_0 .net "cin", 0 0, L_0x55d0c5e53410;  1 drivers
v0x55d0c59bd730_0 .net "sum", 0 0, L_0x55d0c5e52c40;  1 drivers
v0x55d0c59bd840_0 .net "w1", 0 0, L_0x55d0c5e52bd0;  1 drivers
v0x55d0c59bd900_0 .net "w2", 0 0, L_0x55d0c5e52d00;  1 drivers
v0x55d0c59bd9c0_0 .net "w3", 0 0, L_0x55d0c5e52e10;  1 drivers
v0x55d0c59bda80_0 .net "w4", 0 0, L_0x55d0c5e52ed0;  1 drivers
v0x55d0c59bdbd0_0 .net "w5", 0 0, L_0x55d0c5e52f40;  1 drivers
S_0x55d0c59bdd30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59bb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e53540 .functor XOR 1, L_0x55d0c5e539e0, L_0x55d0c5e53ba0, C4<0>, C4<0>;
L_0x55d0c5e535b0 .functor XOR 1, L_0x55d0c5e53540, L_0x55d0c5e53d60, C4<0>, C4<0>;
L_0x55d0c5e53620 .functor AND 1, L_0x55d0c5e539e0, L_0x55d0c5e53ba0, C4<1>, C4<1>;
L_0x55d0c5e53690 .functor AND 1, L_0x55d0c5e539e0, L_0x55d0c5e53d60, C4<1>, C4<1>;
L_0x55d0c5e53750 .functor AND 1, L_0x55d0c5e53ba0, L_0x55d0c5e53d60, C4<1>, C4<1>;
L_0x55d0c5e537c0 .functor OR 1, L_0x55d0c5e53620, L_0x55d0c5e53690, C4<0>, C4<0>;
L_0x55d0c5e538d0 .functor OR 1, L_0x55d0c5e53750, L_0x55d0c5e537c0, C4<0>, C4<0>;
v0x55d0c59bdf30_0 .net "a", 0 0, L_0x55d0c5e539e0;  1 drivers
v0x55d0c59be010_0 .net "b", 0 0, L_0x55d0c5e53ba0;  1 drivers
v0x55d0c59be0d0_0 .net "ca", 0 0, L_0x55d0c5e538d0;  1 drivers
v0x55d0c59be1a0_0 .net "cin", 0 0, L_0x55d0c5e53d60;  1 drivers
v0x55d0c59be260_0 .net "sum", 0 0, L_0x55d0c5e535b0;  1 drivers
v0x55d0c59be370_0 .net "w1", 0 0, L_0x55d0c5e53540;  1 drivers
v0x55d0c59be430_0 .net "w2", 0 0, L_0x55d0c5e53620;  1 drivers
v0x55d0c59be4f0_0 .net "w3", 0 0, L_0x55d0c5e53690;  1 drivers
v0x55d0c59be5b0_0 .net "w4", 0 0, L_0x55d0c5e53750;  1 drivers
v0x55d0c59be700_0 .net "w5", 0 0, L_0x55d0c5e537c0;  1 drivers
S_0x55d0c59bf2b0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c59b7e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59c5ed0_0 .net "a", 7 0, L_0x55d0c5e59e00;  1 drivers
v0x55d0c59c5fd0_0 .net "b", 7 0, L_0x55d0c5e59ef0;  1 drivers
v0x55d0c59c60b0_0 .net "ca", 7 0, L_0x55d0c5e59c70;  1 drivers
v0x55d0c59c6170_0 .net "cin", 7 0, L_0x55d0c5e59fe0;  1 drivers
v0x55d0c59c6250_0 .net "sum", 7 0, L_0x55d0c5e59b30;  1 drivers
L_0x55d0c5e56fd0 .part L_0x55d0c5e59e00, 0, 4;
L_0x55d0c5e57070 .part L_0x55d0c5e59ef0, 0, 4;
L_0x55d0c5e57110 .part L_0x55d0c5e59fe0, 0, 4;
L_0x55d0c5e59860 .part L_0x55d0c5e59e00, 4, 4;
L_0x55d0c5e59950 .part L_0x55d0c5e59ef0, 4, 4;
L_0x55d0c5e59a40 .part L_0x55d0c5e59fe0, 4, 4;
L_0x55d0c5e59b30 .concat8 [ 4 4 0 0], L_0x55d0c5e56dc0, L_0x55d0c5e59650;
L_0x55d0c5e59c70 .concat8 [ 4 4 0 0], L_0x55d0c5e56e60, L_0x55d0c5e596f0;
S_0x55d0c59bf520 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59bf2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59c2510_0 .net "a", 3 0, L_0x55d0c5e56fd0;  1 drivers
v0x55d0c59c2610_0 .net "b", 3 0, L_0x55d0c5e57070;  1 drivers
v0x55d0c59c26f0_0 .net "ca", 3 0, L_0x55d0c5e56e60;  1 drivers
v0x55d0c59c27b0_0 .net "cin", 3 0, L_0x55d0c5e57110;  1 drivers
v0x55d0c59c2890_0 .net "sum", 3 0, L_0x55d0c5e56dc0;  1 drivers
L_0x55d0c5e54e40 .part L_0x55d0c5e56fd0, 0, 1;
L_0x55d0c5e54f70 .part L_0x55d0c5e57070, 0, 1;
L_0x55d0c5e550a0 .part L_0x55d0c5e57110, 0, 1;
L_0x55d0c5e55670 .part L_0x55d0c5e56fd0, 1, 1;
L_0x55d0c5e557a0 .part L_0x55d0c5e57070, 1, 1;
L_0x55d0c5e558d0 .part L_0x55d0c5e57110, 1, 1;
L_0x55d0c5e55f90 .part L_0x55d0c5e56fd0, 2, 1;
L_0x55d0c5e560c0 .part L_0x55d0c5e57070, 2, 1;
L_0x55d0c5e56240 .part L_0x55d0c5e57110, 2, 1;
L_0x55d0c5e56810 .part L_0x55d0c5e56fd0, 3, 1;
L_0x55d0c5e569d0 .part L_0x55d0c5e57070, 3, 1;
L_0x55d0c5e56b90 .part L_0x55d0c5e57110, 3, 1;
L_0x55d0c5e56dc0 .concat8 [ 1 1 1 1], L_0x55d0c5e54920, L_0x55d0c5e55240, L_0x55d0c5e55a70, L_0x55d0c5e563e0;
L_0x55d0c5e56e60 .concat8 [ 1 1 1 1], L_0x55d0c5e54d30, L_0x55d0c5e55560, L_0x55d0c5e55e80, L_0x55d0c5e56700;
S_0x55d0c59bf7a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59bf520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e53f20 .functor XOR 1, L_0x55d0c5e54e40, L_0x55d0c5e54f70, C4<0>, C4<0>;
L_0x55d0c5e54920 .functor XOR 1, L_0x55d0c5e53f20, L_0x55d0c5e550a0, C4<0>, C4<0>;
L_0x55d0c5e549e0 .functor AND 1, L_0x55d0c5e54e40, L_0x55d0c5e54f70, C4<1>, C4<1>;
L_0x55d0c5e54af0 .functor AND 1, L_0x55d0c5e54e40, L_0x55d0c5e550a0, C4<1>, C4<1>;
L_0x55d0c5e54bb0 .functor AND 1, L_0x55d0c5e54f70, L_0x55d0c5e550a0, C4<1>, C4<1>;
L_0x55d0c5e54c20 .functor OR 1, L_0x55d0c5e549e0, L_0x55d0c5e54af0, C4<0>, C4<0>;
L_0x55d0c5e54d30 .functor OR 1, L_0x55d0c5e54bb0, L_0x55d0c5e54c20, C4<0>, C4<0>;
v0x55d0c59bfa40_0 .net "a", 0 0, L_0x55d0c5e54e40;  1 drivers
v0x55d0c59bfb20_0 .net "b", 0 0, L_0x55d0c5e54f70;  1 drivers
v0x55d0c59bfbe0_0 .net "ca", 0 0, L_0x55d0c5e54d30;  1 drivers
v0x55d0c59bfcb0_0 .net "cin", 0 0, L_0x55d0c5e550a0;  1 drivers
v0x55d0c59bfd70_0 .net "sum", 0 0, L_0x55d0c5e54920;  1 drivers
v0x55d0c59bfe80_0 .net "w1", 0 0, L_0x55d0c5e53f20;  1 drivers
v0x55d0c59bff40_0 .net "w2", 0 0, L_0x55d0c5e549e0;  1 drivers
v0x55d0c59c0000_0 .net "w3", 0 0, L_0x55d0c5e54af0;  1 drivers
v0x55d0c59c00c0_0 .net "w4", 0 0, L_0x55d0c5e54bb0;  1 drivers
v0x55d0c59c0210_0 .net "w5", 0 0, L_0x55d0c5e54c20;  1 drivers
S_0x55d0c59c0370 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59bf520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e551d0 .functor XOR 1, L_0x55d0c5e55670, L_0x55d0c5e557a0, C4<0>, C4<0>;
L_0x55d0c5e55240 .functor XOR 1, L_0x55d0c5e551d0, L_0x55d0c5e558d0, C4<0>, C4<0>;
L_0x55d0c5e552b0 .functor AND 1, L_0x55d0c5e55670, L_0x55d0c5e557a0, C4<1>, C4<1>;
L_0x55d0c5e55320 .functor AND 1, L_0x55d0c5e55670, L_0x55d0c5e558d0, C4<1>, C4<1>;
L_0x55d0c5e553e0 .functor AND 1, L_0x55d0c5e557a0, L_0x55d0c5e558d0, C4<1>, C4<1>;
L_0x55d0c5e55450 .functor OR 1, L_0x55d0c5e552b0, L_0x55d0c5e55320, C4<0>, C4<0>;
L_0x55d0c5e55560 .functor OR 1, L_0x55d0c5e553e0, L_0x55d0c5e55450, C4<0>, C4<0>;
v0x55d0c59c0590_0 .net "a", 0 0, L_0x55d0c5e55670;  1 drivers
v0x55d0c59c0650_0 .net "b", 0 0, L_0x55d0c5e557a0;  1 drivers
v0x55d0c59c0710_0 .net "ca", 0 0, L_0x55d0c5e55560;  1 drivers
v0x55d0c59c07e0_0 .net "cin", 0 0, L_0x55d0c5e558d0;  1 drivers
v0x55d0c59c08a0_0 .net "sum", 0 0, L_0x55d0c5e55240;  1 drivers
v0x55d0c59c09b0_0 .net "w1", 0 0, L_0x55d0c5e551d0;  1 drivers
v0x55d0c59c0a70_0 .net "w2", 0 0, L_0x55d0c5e552b0;  1 drivers
v0x55d0c59c0b30_0 .net "w3", 0 0, L_0x55d0c5e55320;  1 drivers
v0x55d0c59c0bf0_0 .net "w4", 0 0, L_0x55d0c5e553e0;  1 drivers
v0x55d0c59c0d40_0 .net "w5", 0 0, L_0x55d0c5e55450;  1 drivers
S_0x55d0c59c0ea0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59bf520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e55a00 .functor XOR 1, L_0x55d0c5e55f90, L_0x55d0c5e560c0, C4<0>, C4<0>;
L_0x55d0c5e55a70 .functor XOR 1, L_0x55d0c5e55a00, L_0x55d0c5e56240, C4<0>, C4<0>;
L_0x55d0c5e55b30 .functor AND 1, L_0x55d0c5e55f90, L_0x55d0c5e560c0, C4<1>, C4<1>;
L_0x55d0c5e55c40 .functor AND 1, L_0x55d0c5e55f90, L_0x55d0c5e56240, C4<1>, C4<1>;
L_0x55d0c5e55d00 .functor AND 1, L_0x55d0c5e560c0, L_0x55d0c5e56240, C4<1>, C4<1>;
L_0x55d0c5e55d70 .functor OR 1, L_0x55d0c5e55b30, L_0x55d0c5e55c40, C4<0>, C4<0>;
L_0x55d0c5e55e80 .functor OR 1, L_0x55d0c5e55d00, L_0x55d0c5e55d70, C4<0>, C4<0>;
v0x55d0c59c10d0_0 .net "a", 0 0, L_0x55d0c5e55f90;  1 drivers
v0x55d0c59c1190_0 .net "b", 0 0, L_0x55d0c5e560c0;  1 drivers
v0x55d0c59c1250_0 .net "ca", 0 0, L_0x55d0c5e55e80;  1 drivers
v0x55d0c59c1320_0 .net "cin", 0 0, L_0x55d0c5e56240;  1 drivers
v0x55d0c59c13e0_0 .net "sum", 0 0, L_0x55d0c5e55a70;  1 drivers
v0x55d0c59c14f0_0 .net "w1", 0 0, L_0x55d0c5e55a00;  1 drivers
v0x55d0c59c15b0_0 .net "w2", 0 0, L_0x55d0c5e55b30;  1 drivers
v0x55d0c59c1670_0 .net "w3", 0 0, L_0x55d0c5e55c40;  1 drivers
v0x55d0c59c1730_0 .net "w4", 0 0, L_0x55d0c5e55d00;  1 drivers
v0x55d0c59c1880_0 .net "w5", 0 0, L_0x55d0c5e55d70;  1 drivers
S_0x55d0c59c19e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59bf520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e56370 .functor XOR 1, L_0x55d0c5e56810, L_0x55d0c5e569d0, C4<0>, C4<0>;
L_0x55d0c5e563e0 .functor XOR 1, L_0x55d0c5e56370, L_0x55d0c5e56b90, C4<0>, C4<0>;
L_0x55d0c5e56450 .functor AND 1, L_0x55d0c5e56810, L_0x55d0c5e569d0, C4<1>, C4<1>;
L_0x55d0c5e564c0 .functor AND 1, L_0x55d0c5e56810, L_0x55d0c5e56b90, C4<1>, C4<1>;
L_0x55d0c5e56580 .functor AND 1, L_0x55d0c5e569d0, L_0x55d0c5e56b90, C4<1>, C4<1>;
L_0x55d0c5e565f0 .functor OR 1, L_0x55d0c5e56450, L_0x55d0c5e564c0, C4<0>, C4<0>;
L_0x55d0c5e56700 .functor OR 1, L_0x55d0c5e56580, L_0x55d0c5e565f0, C4<0>, C4<0>;
v0x55d0c59c1be0_0 .net "a", 0 0, L_0x55d0c5e56810;  1 drivers
v0x55d0c59c1cc0_0 .net "b", 0 0, L_0x55d0c5e569d0;  1 drivers
v0x55d0c59c1d80_0 .net "ca", 0 0, L_0x55d0c5e56700;  1 drivers
v0x55d0c59c1e50_0 .net "cin", 0 0, L_0x55d0c5e56b90;  1 drivers
v0x55d0c59c1f10_0 .net "sum", 0 0, L_0x55d0c5e563e0;  1 drivers
v0x55d0c59c2020_0 .net "w1", 0 0, L_0x55d0c5e56370;  1 drivers
v0x55d0c59c20e0_0 .net "w2", 0 0, L_0x55d0c5e56450;  1 drivers
v0x55d0c59c21a0_0 .net "w3", 0 0, L_0x55d0c5e564c0;  1 drivers
v0x55d0c59c2260_0 .net "w4", 0 0, L_0x55d0c5e56580;  1 drivers
v0x55d0c59c23b0_0 .net "w5", 0 0, L_0x55d0c5e565f0;  1 drivers
S_0x55d0c59c2a10 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59bf2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59c59d0_0 .net "a", 3 0, L_0x55d0c5e59860;  1 drivers
v0x55d0c59c5ad0_0 .net "b", 3 0, L_0x55d0c5e59950;  1 drivers
v0x55d0c59c5bb0_0 .net "ca", 3 0, L_0x55d0c5e596f0;  1 drivers
v0x55d0c59c5c70_0 .net "cin", 3 0, L_0x55d0c5e59a40;  1 drivers
v0x55d0c59c5d50_0 .net "sum", 3 0, L_0x55d0c5e59650;  1 drivers
L_0x55d0c5e576d0 .part L_0x55d0c5e59860, 0, 1;
L_0x55d0c5e57800 .part L_0x55d0c5e59950, 0, 1;
L_0x55d0c5e57930 .part L_0x55d0c5e59a40, 0, 1;
L_0x55d0c5e57f00 .part L_0x55d0c5e59860, 1, 1;
L_0x55d0c5e58030 .part L_0x55d0c5e59950, 1, 1;
L_0x55d0c5e58160 .part L_0x55d0c5e59a40, 1, 1;
L_0x55d0c5e58820 .part L_0x55d0c5e59860, 2, 1;
L_0x55d0c5e58950 .part L_0x55d0c5e59950, 2, 1;
L_0x55d0c5e58ad0 .part L_0x55d0c5e59a40, 2, 1;
L_0x55d0c5e590a0 .part L_0x55d0c5e59860, 3, 1;
L_0x55d0c5e59260 .part L_0x55d0c5e59950, 3, 1;
L_0x55d0c5e59420 .part L_0x55d0c5e59a40, 3, 1;
L_0x55d0c5e59650 .concat8 [ 1 1 1 1], L_0x55d0c5e571b0, L_0x55d0c5e57ad0, L_0x55d0c5e58300, L_0x55d0c5e58c70;
L_0x55d0c5e596f0 .concat8 [ 1 1 1 1], L_0x55d0c5e575c0, L_0x55d0c5e57df0, L_0x55d0c5e58710, L_0x55d0c5e58f90;
S_0x55d0c59c2c80 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59c2a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e56d50 .functor XOR 1, L_0x55d0c5e576d0, L_0x55d0c5e57800, C4<0>, C4<0>;
L_0x55d0c5e571b0 .functor XOR 1, L_0x55d0c5e56d50, L_0x55d0c5e57930, C4<0>, C4<0>;
L_0x55d0c5e57270 .functor AND 1, L_0x55d0c5e576d0, L_0x55d0c5e57800, C4<1>, C4<1>;
L_0x55d0c5e57380 .functor AND 1, L_0x55d0c5e576d0, L_0x55d0c5e57930, C4<1>, C4<1>;
L_0x55d0c5e57440 .functor AND 1, L_0x55d0c5e57800, L_0x55d0c5e57930, C4<1>, C4<1>;
L_0x55d0c5e574b0 .functor OR 1, L_0x55d0c5e57270, L_0x55d0c5e57380, C4<0>, C4<0>;
L_0x55d0c5e575c0 .functor OR 1, L_0x55d0c5e57440, L_0x55d0c5e574b0, C4<0>, C4<0>;
v0x55d0c59c2f00_0 .net "a", 0 0, L_0x55d0c5e576d0;  1 drivers
v0x55d0c59c2fe0_0 .net "b", 0 0, L_0x55d0c5e57800;  1 drivers
v0x55d0c59c30a0_0 .net "ca", 0 0, L_0x55d0c5e575c0;  1 drivers
v0x55d0c59c3170_0 .net "cin", 0 0, L_0x55d0c5e57930;  1 drivers
v0x55d0c59c3230_0 .net "sum", 0 0, L_0x55d0c5e571b0;  1 drivers
v0x55d0c59c3340_0 .net "w1", 0 0, L_0x55d0c5e56d50;  1 drivers
v0x55d0c59c3400_0 .net "w2", 0 0, L_0x55d0c5e57270;  1 drivers
v0x55d0c59c34c0_0 .net "w3", 0 0, L_0x55d0c5e57380;  1 drivers
v0x55d0c59c3580_0 .net "w4", 0 0, L_0x55d0c5e57440;  1 drivers
v0x55d0c59c36d0_0 .net "w5", 0 0, L_0x55d0c5e574b0;  1 drivers
S_0x55d0c59c3830 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59c2a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e57a60 .functor XOR 1, L_0x55d0c5e57f00, L_0x55d0c5e58030, C4<0>, C4<0>;
L_0x55d0c5e57ad0 .functor XOR 1, L_0x55d0c5e57a60, L_0x55d0c5e58160, C4<0>, C4<0>;
L_0x55d0c5e57b40 .functor AND 1, L_0x55d0c5e57f00, L_0x55d0c5e58030, C4<1>, C4<1>;
L_0x55d0c5e57bb0 .functor AND 1, L_0x55d0c5e57f00, L_0x55d0c5e58160, C4<1>, C4<1>;
L_0x55d0c5e57c70 .functor AND 1, L_0x55d0c5e58030, L_0x55d0c5e58160, C4<1>, C4<1>;
L_0x55d0c5e57ce0 .functor OR 1, L_0x55d0c5e57b40, L_0x55d0c5e57bb0, C4<0>, C4<0>;
L_0x55d0c5e57df0 .functor OR 1, L_0x55d0c5e57c70, L_0x55d0c5e57ce0, C4<0>, C4<0>;
v0x55d0c59c3a50_0 .net "a", 0 0, L_0x55d0c5e57f00;  1 drivers
v0x55d0c59c3b10_0 .net "b", 0 0, L_0x55d0c5e58030;  1 drivers
v0x55d0c59c3bd0_0 .net "ca", 0 0, L_0x55d0c5e57df0;  1 drivers
v0x55d0c59c3ca0_0 .net "cin", 0 0, L_0x55d0c5e58160;  1 drivers
v0x55d0c59c3d60_0 .net "sum", 0 0, L_0x55d0c5e57ad0;  1 drivers
v0x55d0c59c3e70_0 .net "w1", 0 0, L_0x55d0c5e57a60;  1 drivers
v0x55d0c59c3f30_0 .net "w2", 0 0, L_0x55d0c5e57b40;  1 drivers
v0x55d0c59c3ff0_0 .net "w3", 0 0, L_0x55d0c5e57bb0;  1 drivers
v0x55d0c59c40b0_0 .net "w4", 0 0, L_0x55d0c5e57c70;  1 drivers
v0x55d0c59c4200_0 .net "w5", 0 0, L_0x55d0c5e57ce0;  1 drivers
S_0x55d0c59c4360 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59c2a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e58290 .functor XOR 1, L_0x55d0c5e58820, L_0x55d0c5e58950, C4<0>, C4<0>;
L_0x55d0c5e58300 .functor XOR 1, L_0x55d0c5e58290, L_0x55d0c5e58ad0, C4<0>, C4<0>;
L_0x55d0c5e583c0 .functor AND 1, L_0x55d0c5e58820, L_0x55d0c5e58950, C4<1>, C4<1>;
L_0x55d0c5e584d0 .functor AND 1, L_0x55d0c5e58820, L_0x55d0c5e58ad0, C4<1>, C4<1>;
L_0x55d0c5e58590 .functor AND 1, L_0x55d0c5e58950, L_0x55d0c5e58ad0, C4<1>, C4<1>;
L_0x55d0c5e58600 .functor OR 1, L_0x55d0c5e583c0, L_0x55d0c5e584d0, C4<0>, C4<0>;
L_0x55d0c5e58710 .functor OR 1, L_0x55d0c5e58590, L_0x55d0c5e58600, C4<0>, C4<0>;
v0x55d0c59c4590_0 .net "a", 0 0, L_0x55d0c5e58820;  1 drivers
v0x55d0c59c4650_0 .net "b", 0 0, L_0x55d0c5e58950;  1 drivers
v0x55d0c59c4710_0 .net "ca", 0 0, L_0x55d0c5e58710;  1 drivers
v0x55d0c59c47e0_0 .net "cin", 0 0, L_0x55d0c5e58ad0;  1 drivers
v0x55d0c59c48a0_0 .net "sum", 0 0, L_0x55d0c5e58300;  1 drivers
v0x55d0c59c49b0_0 .net "w1", 0 0, L_0x55d0c5e58290;  1 drivers
v0x55d0c59c4a70_0 .net "w2", 0 0, L_0x55d0c5e583c0;  1 drivers
v0x55d0c59c4b30_0 .net "w3", 0 0, L_0x55d0c5e584d0;  1 drivers
v0x55d0c59c4bf0_0 .net "w4", 0 0, L_0x55d0c5e58590;  1 drivers
v0x55d0c59c4d40_0 .net "w5", 0 0, L_0x55d0c5e58600;  1 drivers
S_0x55d0c59c4ea0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59c2a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e58c00 .functor XOR 1, L_0x55d0c5e590a0, L_0x55d0c5e59260, C4<0>, C4<0>;
L_0x55d0c5e58c70 .functor XOR 1, L_0x55d0c5e58c00, L_0x55d0c5e59420, C4<0>, C4<0>;
L_0x55d0c5e58ce0 .functor AND 1, L_0x55d0c5e590a0, L_0x55d0c5e59260, C4<1>, C4<1>;
L_0x55d0c5e58d50 .functor AND 1, L_0x55d0c5e590a0, L_0x55d0c5e59420, C4<1>, C4<1>;
L_0x55d0c5e58e10 .functor AND 1, L_0x55d0c5e59260, L_0x55d0c5e59420, C4<1>, C4<1>;
L_0x55d0c5e58e80 .functor OR 1, L_0x55d0c5e58ce0, L_0x55d0c5e58d50, C4<0>, C4<0>;
L_0x55d0c5e58f90 .functor OR 1, L_0x55d0c5e58e10, L_0x55d0c5e58e80, C4<0>, C4<0>;
v0x55d0c59c50a0_0 .net "a", 0 0, L_0x55d0c5e590a0;  1 drivers
v0x55d0c59c5180_0 .net "b", 0 0, L_0x55d0c5e59260;  1 drivers
v0x55d0c59c5240_0 .net "ca", 0 0, L_0x55d0c5e58f90;  1 drivers
v0x55d0c59c5310_0 .net "cin", 0 0, L_0x55d0c5e59420;  1 drivers
v0x55d0c59c53d0_0 .net "sum", 0 0, L_0x55d0c5e58c70;  1 drivers
v0x55d0c59c54e0_0 .net "w1", 0 0, L_0x55d0c5e58c00;  1 drivers
v0x55d0c59c55a0_0 .net "w2", 0 0, L_0x55d0c5e58ce0;  1 drivers
v0x55d0c59c5660_0 .net "w3", 0 0, L_0x55d0c5e58d50;  1 drivers
v0x55d0c59c5720_0 .net "w4", 0 0, L_0x55d0c5e58e10;  1 drivers
v0x55d0c59c5870_0 .net "w5", 0 0, L_0x55d0c5e58e80;  1 drivers
S_0x55d0c59c6970 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c59b7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c59d4ef0_0 .net "a", 15 0, L_0x55d0c5e65940;  1 drivers
v0x55d0c59d4ff0_0 .net "b", 15 0, L_0x55d0c5e65a30;  1 drivers
v0x55d0c59d50d0_0 .net "ca", 15 0, L_0x55d0c5e657b0;  1 drivers
v0x55d0c59d5190_0 .net "cin", 15 0, L_0x55d0c5e65b20;  1 drivers
v0x55d0c59d5270_0 .net "sum", 15 0, L_0x55d0c5e65670;  1 drivers
L_0x55d0c5e5fae0 .part L_0x55d0c5e65940, 0, 8;
L_0x55d0c5e5fb80 .part L_0x55d0c5e65a30, 0, 8;
L_0x55d0c5e5fc20 .part L_0x55d0c5e65b20, 0, 8;
L_0x55d0c5e653a0 .part L_0x55d0c5e65940, 8, 8;
L_0x55d0c5e65490 .part L_0x55d0c5e65a30, 8, 8;
L_0x55d0c5e65580 .part L_0x55d0c5e65b20, 8, 8;
L_0x55d0c5e65670 .concat8 [ 8 8 0 0], L_0x55d0c5e5f810, L_0x55d0c5e650d0;
L_0x55d0c5e657b0 .concat8 [ 8 8 0 0], L_0x55d0c5e5f950, L_0x55d0c5e65210;
S_0x55d0c59c6be0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c59c6970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59cd830_0 .net "a", 7 0, L_0x55d0c5e5fae0;  1 drivers
v0x55d0c59cd930_0 .net "b", 7 0, L_0x55d0c5e5fb80;  1 drivers
v0x55d0c59cda10_0 .net "ca", 7 0, L_0x55d0c5e5f950;  1 drivers
v0x55d0c59cdad0_0 .net "cin", 7 0, L_0x55d0c5e5fc20;  1 drivers
v0x55d0c59cdbb0_0 .net "sum", 7 0, L_0x55d0c5e5f810;  1 drivers
L_0x55d0c5e5cc30 .part L_0x55d0c5e5fae0, 0, 4;
L_0x55d0c5e5ccd0 .part L_0x55d0c5e5fb80, 0, 4;
L_0x55d0c5e5cd70 .part L_0x55d0c5e5fc20, 0, 4;
L_0x55d0c5e5f500 .part L_0x55d0c5e5fae0, 4, 4;
L_0x55d0c5e5f5f0 .part L_0x55d0c5e5fb80, 4, 4;
L_0x55d0c5e5f6e0 .part L_0x55d0c5e5fc20, 4, 4;
L_0x55d0c5e5f810 .concat8 [ 4 4 0 0], L_0x55d0c5e5ca20, L_0x55d0c5e5f2f0;
L_0x55d0c5e5f950 .concat8 [ 4 4 0 0], L_0x55d0c5e5cac0, L_0x55d0c5e5f390;
S_0x55d0c59c6e60 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59c6be0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59c9e70_0 .net "a", 3 0, L_0x55d0c5e5cc30;  1 drivers
v0x55d0c59c9f70_0 .net "b", 3 0, L_0x55d0c5e5ccd0;  1 drivers
v0x55d0c59ca050_0 .net "ca", 3 0, L_0x55d0c5e5cac0;  1 drivers
v0x55d0c59ca110_0 .net "cin", 3 0, L_0x55d0c5e5cd70;  1 drivers
v0x55d0c59ca1f0_0 .net "sum", 3 0, L_0x55d0c5e5ca20;  1 drivers
L_0x55d0c5e5aaa0 .part L_0x55d0c5e5cc30, 0, 1;
L_0x55d0c5e5abd0 .part L_0x55d0c5e5ccd0, 0, 1;
L_0x55d0c5e5ad00 .part L_0x55d0c5e5cd70, 0, 1;
L_0x55d0c5e5b2d0 .part L_0x55d0c5e5cc30, 1, 1;
L_0x55d0c5e5b400 .part L_0x55d0c5e5ccd0, 1, 1;
L_0x55d0c5e5b530 .part L_0x55d0c5e5cd70, 1, 1;
L_0x55d0c5e5bbf0 .part L_0x55d0c5e5cc30, 2, 1;
L_0x55d0c5e5bd20 .part L_0x55d0c5e5ccd0, 2, 1;
L_0x55d0c5e5bea0 .part L_0x55d0c5e5cd70, 2, 1;
L_0x55d0c5e5c470 .part L_0x55d0c5e5cc30, 3, 1;
L_0x55d0c5e5c630 .part L_0x55d0c5e5ccd0, 3, 1;
L_0x55d0c5e5c7f0 .part L_0x55d0c5e5cd70, 3, 1;
L_0x55d0c5e5ca20 .concat8 [ 1 1 1 1], L_0x55d0c5e5a580, L_0x55d0c5e5aea0, L_0x55d0c5e5b6d0, L_0x55d0c5e5c040;
L_0x55d0c5e5cac0 .concat8 [ 1 1 1 1], L_0x55d0c5e5a990, L_0x55d0c5e5b1c0, L_0x55d0c5e5bae0, L_0x55d0c5e5c360;
S_0x55d0c59c7100 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59c6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e595e0 .functor XOR 1, L_0x55d0c5e5aaa0, L_0x55d0c5e5abd0, C4<0>, C4<0>;
L_0x55d0c5e5a580 .functor XOR 1, L_0x55d0c5e595e0, L_0x55d0c5e5ad00, C4<0>, C4<0>;
L_0x55d0c5e5a640 .functor AND 1, L_0x55d0c5e5aaa0, L_0x55d0c5e5abd0, C4<1>, C4<1>;
L_0x55d0c5e5a750 .functor AND 1, L_0x55d0c5e5aaa0, L_0x55d0c5e5ad00, C4<1>, C4<1>;
L_0x55d0c5e5a810 .functor AND 1, L_0x55d0c5e5abd0, L_0x55d0c5e5ad00, C4<1>, C4<1>;
L_0x55d0c5e5a880 .functor OR 1, L_0x55d0c5e5a640, L_0x55d0c5e5a750, C4<0>, C4<0>;
L_0x55d0c5e5a990 .functor OR 1, L_0x55d0c5e5a810, L_0x55d0c5e5a880, C4<0>, C4<0>;
v0x55d0c59c73a0_0 .net "a", 0 0, L_0x55d0c5e5aaa0;  1 drivers
v0x55d0c59c7480_0 .net "b", 0 0, L_0x55d0c5e5abd0;  1 drivers
v0x55d0c59c7540_0 .net "ca", 0 0, L_0x55d0c5e5a990;  1 drivers
v0x55d0c59c7610_0 .net "cin", 0 0, L_0x55d0c5e5ad00;  1 drivers
v0x55d0c59c76d0_0 .net "sum", 0 0, L_0x55d0c5e5a580;  1 drivers
v0x55d0c59c77e0_0 .net "w1", 0 0, L_0x55d0c5e595e0;  1 drivers
v0x55d0c59c78a0_0 .net "w2", 0 0, L_0x55d0c5e5a640;  1 drivers
v0x55d0c59c7960_0 .net "w3", 0 0, L_0x55d0c5e5a750;  1 drivers
v0x55d0c59c7a20_0 .net "w4", 0 0, L_0x55d0c5e5a810;  1 drivers
v0x55d0c59c7b70_0 .net "w5", 0 0, L_0x55d0c5e5a880;  1 drivers
S_0x55d0c59c7cd0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59c6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e5ae30 .functor XOR 1, L_0x55d0c5e5b2d0, L_0x55d0c5e5b400, C4<0>, C4<0>;
L_0x55d0c5e5aea0 .functor XOR 1, L_0x55d0c5e5ae30, L_0x55d0c5e5b530, C4<0>, C4<0>;
L_0x55d0c5e5af10 .functor AND 1, L_0x55d0c5e5b2d0, L_0x55d0c5e5b400, C4<1>, C4<1>;
L_0x55d0c5e5af80 .functor AND 1, L_0x55d0c5e5b2d0, L_0x55d0c5e5b530, C4<1>, C4<1>;
L_0x55d0c5e5b040 .functor AND 1, L_0x55d0c5e5b400, L_0x55d0c5e5b530, C4<1>, C4<1>;
L_0x55d0c5e5b0b0 .functor OR 1, L_0x55d0c5e5af10, L_0x55d0c5e5af80, C4<0>, C4<0>;
L_0x55d0c5e5b1c0 .functor OR 1, L_0x55d0c5e5b040, L_0x55d0c5e5b0b0, C4<0>, C4<0>;
v0x55d0c59c7ef0_0 .net "a", 0 0, L_0x55d0c5e5b2d0;  1 drivers
v0x55d0c59c7fb0_0 .net "b", 0 0, L_0x55d0c5e5b400;  1 drivers
v0x55d0c59c8070_0 .net "ca", 0 0, L_0x55d0c5e5b1c0;  1 drivers
v0x55d0c59c8140_0 .net "cin", 0 0, L_0x55d0c5e5b530;  1 drivers
v0x55d0c59c8200_0 .net "sum", 0 0, L_0x55d0c5e5aea0;  1 drivers
v0x55d0c59c8310_0 .net "w1", 0 0, L_0x55d0c5e5ae30;  1 drivers
v0x55d0c59c83d0_0 .net "w2", 0 0, L_0x55d0c5e5af10;  1 drivers
v0x55d0c59c8490_0 .net "w3", 0 0, L_0x55d0c5e5af80;  1 drivers
v0x55d0c59c8550_0 .net "w4", 0 0, L_0x55d0c5e5b040;  1 drivers
v0x55d0c59c86a0_0 .net "w5", 0 0, L_0x55d0c5e5b0b0;  1 drivers
S_0x55d0c59c8800 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59c6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e5b660 .functor XOR 1, L_0x55d0c5e5bbf0, L_0x55d0c5e5bd20, C4<0>, C4<0>;
L_0x55d0c5e5b6d0 .functor XOR 1, L_0x55d0c5e5b660, L_0x55d0c5e5bea0, C4<0>, C4<0>;
L_0x55d0c5e5b790 .functor AND 1, L_0x55d0c5e5bbf0, L_0x55d0c5e5bd20, C4<1>, C4<1>;
L_0x55d0c5e5b8a0 .functor AND 1, L_0x55d0c5e5bbf0, L_0x55d0c5e5bea0, C4<1>, C4<1>;
L_0x55d0c5e5b960 .functor AND 1, L_0x55d0c5e5bd20, L_0x55d0c5e5bea0, C4<1>, C4<1>;
L_0x55d0c5e5b9d0 .functor OR 1, L_0x55d0c5e5b790, L_0x55d0c5e5b8a0, C4<0>, C4<0>;
L_0x55d0c5e5bae0 .functor OR 1, L_0x55d0c5e5b960, L_0x55d0c5e5b9d0, C4<0>, C4<0>;
v0x55d0c59c8a30_0 .net "a", 0 0, L_0x55d0c5e5bbf0;  1 drivers
v0x55d0c59c8af0_0 .net "b", 0 0, L_0x55d0c5e5bd20;  1 drivers
v0x55d0c59c8bb0_0 .net "ca", 0 0, L_0x55d0c5e5bae0;  1 drivers
v0x55d0c59c8c80_0 .net "cin", 0 0, L_0x55d0c5e5bea0;  1 drivers
v0x55d0c59c8d40_0 .net "sum", 0 0, L_0x55d0c5e5b6d0;  1 drivers
v0x55d0c59c8e50_0 .net "w1", 0 0, L_0x55d0c5e5b660;  1 drivers
v0x55d0c59c8f10_0 .net "w2", 0 0, L_0x55d0c5e5b790;  1 drivers
v0x55d0c59c8fd0_0 .net "w3", 0 0, L_0x55d0c5e5b8a0;  1 drivers
v0x55d0c59c9090_0 .net "w4", 0 0, L_0x55d0c5e5b960;  1 drivers
v0x55d0c59c91e0_0 .net "w5", 0 0, L_0x55d0c5e5b9d0;  1 drivers
S_0x55d0c59c9340 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59c6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e5bfd0 .functor XOR 1, L_0x55d0c5e5c470, L_0x55d0c5e5c630, C4<0>, C4<0>;
L_0x55d0c5e5c040 .functor XOR 1, L_0x55d0c5e5bfd0, L_0x55d0c5e5c7f0, C4<0>, C4<0>;
L_0x55d0c5e5c0b0 .functor AND 1, L_0x55d0c5e5c470, L_0x55d0c5e5c630, C4<1>, C4<1>;
L_0x55d0c5e5c120 .functor AND 1, L_0x55d0c5e5c470, L_0x55d0c5e5c7f0, C4<1>, C4<1>;
L_0x55d0c5e5c1e0 .functor AND 1, L_0x55d0c5e5c630, L_0x55d0c5e5c7f0, C4<1>, C4<1>;
L_0x55d0c5e5c250 .functor OR 1, L_0x55d0c5e5c0b0, L_0x55d0c5e5c120, C4<0>, C4<0>;
L_0x55d0c5e5c360 .functor OR 1, L_0x55d0c5e5c1e0, L_0x55d0c5e5c250, C4<0>, C4<0>;
v0x55d0c59c9540_0 .net "a", 0 0, L_0x55d0c5e5c470;  1 drivers
v0x55d0c59c9620_0 .net "b", 0 0, L_0x55d0c5e5c630;  1 drivers
v0x55d0c59c96e0_0 .net "ca", 0 0, L_0x55d0c5e5c360;  1 drivers
v0x55d0c59c97b0_0 .net "cin", 0 0, L_0x55d0c5e5c7f0;  1 drivers
v0x55d0c59c9870_0 .net "sum", 0 0, L_0x55d0c5e5c040;  1 drivers
v0x55d0c59c9980_0 .net "w1", 0 0, L_0x55d0c5e5bfd0;  1 drivers
v0x55d0c59c9a40_0 .net "w2", 0 0, L_0x55d0c5e5c0b0;  1 drivers
v0x55d0c59c9b00_0 .net "w3", 0 0, L_0x55d0c5e5c120;  1 drivers
v0x55d0c59c9bc0_0 .net "w4", 0 0, L_0x55d0c5e5c1e0;  1 drivers
v0x55d0c59c9d10_0 .net "w5", 0 0, L_0x55d0c5e5c250;  1 drivers
S_0x55d0c59ca370 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59c6be0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59cd330_0 .net "a", 3 0, L_0x55d0c5e5f500;  1 drivers
v0x55d0c59cd430_0 .net "b", 3 0, L_0x55d0c5e5f5f0;  1 drivers
v0x55d0c59cd510_0 .net "ca", 3 0, L_0x55d0c5e5f390;  1 drivers
v0x55d0c59cd5d0_0 .net "cin", 3 0, L_0x55d0c5e5f6e0;  1 drivers
v0x55d0c59cd6b0_0 .net "sum", 3 0, L_0x55d0c5e5f2f0;  1 drivers
L_0x55d0c5e5d330 .part L_0x55d0c5e5f500, 0, 1;
L_0x55d0c5e5d460 .part L_0x55d0c5e5f5f0, 0, 1;
L_0x55d0c5e5d590 .part L_0x55d0c5e5f6e0, 0, 1;
L_0x55d0c5e5db60 .part L_0x55d0c5e5f500, 1, 1;
L_0x55d0c5e5dc90 .part L_0x55d0c5e5f5f0, 1, 1;
L_0x55d0c5e5ddc0 .part L_0x55d0c5e5f6e0, 1, 1;
L_0x55d0c5e5e4c0 .part L_0x55d0c5e5f500, 2, 1;
L_0x55d0c5e5e5f0 .part L_0x55d0c5e5f5f0, 2, 1;
L_0x55d0c5e5e770 .part L_0x55d0c5e5f6e0, 2, 1;
L_0x55d0c5e5ed40 .part L_0x55d0c5e5f500, 3, 1;
L_0x55d0c5e5ef00 .part L_0x55d0c5e5f5f0, 3, 1;
L_0x55d0c5e5f0c0 .part L_0x55d0c5e5f6e0, 3, 1;
L_0x55d0c5e5f2f0 .concat8 [ 1 1 1 1], L_0x55d0c5e5ce10, L_0x55d0c5e5d730, L_0x55d0c5e5df60, L_0x55d0c5e5e910;
L_0x55d0c5e5f390 .concat8 [ 1 1 1 1], L_0x55d0c5e5d220, L_0x55d0c5e5da50, L_0x55d0c5e5e3b0, L_0x55d0c5e5ec30;
S_0x55d0c59ca5e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59ca370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e5c9b0 .functor XOR 1, L_0x55d0c5e5d330, L_0x55d0c5e5d460, C4<0>, C4<0>;
L_0x55d0c5e5ce10 .functor XOR 1, L_0x55d0c5e5c9b0, L_0x55d0c5e5d590, C4<0>, C4<0>;
L_0x55d0c5e5ced0 .functor AND 1, L_0x55d0c5e5d330, L_0x55d0c5e5d460, C4<1>, C4<1>;
L_0x55d0c5e5cfe0 .functor AND 1, L_0x55d0c5e5d330, L_0x55d0c5e5d590, C4<1>, C4<1>;
L_0x55d0c5e5d0a0 .functor AND 1, L_0x55d0c5e5d460, L_0x55d0c5e5d590, C4<1>, C4<1>;
L_0x55d0c5e5d110 .functor OR 1, L_0x55d0c5e5ced0, L_0x55d0c5e5cfe0, C4<0>, C4<0>;
L_0x55d0c5e5d220 .functor OR 1, L_0x55d0c5e5d0a0, L_0x55d0c5e5d110, C4<0>, C4<0>;
v0x55d0c59ca860_0 .net "a", 0 0, L_0x55d0c5e5d330;  1 drivers
v0x55d0c59ca940_0 .net "b", 0 0, L_0x55d0c5e5d460;  1 drivers
v0x55d0c59caa00_0 .net "ca", 0 0, L_0x55d0c5e5d220;  1 drivers
v0x55d0c59caad0_0 .net "cin", 0 0, L_0x55d0c5e5d590;  1 drivers
v0x55d0c59cab90_0 .net "sum", 0 0, L_0x55d0c5e5ce10;  1 drivers
v0x55d0c59caca0_0 .net "w1", 0 0, L_0x55d0c5e5c9b0;  1 drivers
v0x55d0c59cad60_0 .net "w2", 0 0, L_0x55d0c5e5ced0;  1 drivers
v0x55d0c59cae20_0 .net "w3", 0 0, L_0x55d0c5e5cfe0;  1 drivers
v0x55d0c59caee0_0 .net "w4", 0 0, L_0x55d0c5e5d0a0;  1 drivers
v0x55d0c59cb030_0 .net "w5", 0 0, L_0x55d0c5e5d110;  1 drivers
S_0x55d0c59cb190 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59ca370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e5d6c0 .functor XOR 1, L_0x55d0c5e5db60, L_0x55d0c5e5dc90, C4<0>, C4<0>;
L_0x55d0c5e5d730 .functor XOR 1, L_0x55d0c5e5d6c0, L_0x55d0c5e5ddc0, C4<0>, C4<0>;
L_0x55d0c5e5d7a0 .functor AND 1, L_0x55d0c5e5db60, L_0x55d0c5e5dc90, C4<1>, C4<1>;
L_0x55d0c5e5d810 .functor AND 1, L_0x55d0c5e5db60, L_0x55d0c5e5ddc0, C4<1>, C4<1>;
L_0x55d0c5e5d8d0 .functor AND 1, L_0x55d0c5e5dc90, L_0x55d0c5e5ddc0, C4<1>, C4<1>;
L_0x55d0c5e5d940 .functor OR 1, L_0x55d0c5e5d7a0, L_0x55d0c5e5d810, C4<0>, C4<0>;
L_0x55d0c5e5da50 .functor OR 1, L_0x55d0c5e5d8d0, L_0x55d0c5e5d940, C4<0>, C4<0>;
v0x55d0c59cb3b0_0 .net "a", 0 0, L_0x55d0c5e5db60;  1 drivers
v0x55d0c59cb470_0 .net "b", 0 0, L_0x55d0c5e5dc90;  1 drivers
v0x55d0c59cb530_0 .net "ca", 0 0, L_0x55d0c5e5da50;  1 drivers
v0x55d0c59cb600_0 .net "cin", 0 0, L_0x55d0c5e5ddc0;  1 drivers
v0x55d0c59cb6c0_0 .net "sum", 0 0, L_0x55d0c5e5d730;  1 drivers
v0x55d0c59cb7d0_0 .net "w1", 0 0, L_0x55d0c5e5d6c0;  1 drivers
v0x55d0c59cb890_0 .net "w2", 0 0, L_0x55d0c5e5d7a0;  1 drivers
v0x55d0c59cb950_0 .net "w3", 0 0, L_0x55d0c5e5d810;  1 drivers
v0x55d0c59cba10_0 .net "w4", 0 0, L_0x55d0c5e5d8d0;  1 drivers
v0x55d0c59cbb60_0 .net "w5", 0 0, L_0x55d0c5e5d940;  1 drivers
S_0x55d0c59cbcc0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59ca370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e5def0 .functor XOR 1, L_0x55d0c5e5e4c0, L_0x55d0c5e5e5f0, C4<0>, C4<0>;
L_0x55d0c5e5df60 .functor XOR 1, L_0x55d0c5e5def0, L_0x55d0c5e5e770, C4<0>, C4<0>;
L_0x55d0c5e5e020 .functor AND 1, L_0x55d0c5e5e4c0, L_0x55d0c5e5e5f0, C4<1>, C4<1>;
L_0x55d0c5e5e130 .functor AND 1, L_0x55d0c5e5e4c0, L_0x55d0c5e5e770, C4<1>, C4<1>;
L_0x55d0c5e5e1f0 .functor AND 1, L_0x55d0c5e5e5f0, L_0x55d0c5e5e770, C4<1>, C4<1>;
L_0x55d0c5e5e260 .functor OR 1, L_0x55d0c5e5e020, L_0x55d0c5e5e130, C4<0>, C4<0>;
L_0x55d0c5e5e3b0 .functor OR 1, L_0x55d0c5e5e1f0, L_0x55d0c5e5e260, C4<0>, C4<0>;
v0x55d0c59cbef0_0 .net "a", 0 0, L_0x55d0c5e5e4c0;  1 drivers
v0x55d0c59cbfb0_0 .net "b", 0 0, L_0x55d0c5e5e5f0;  1 drivers
v0x55d0c59cc070_0 .net "ca", 0 0, L_0x55d0c5e5e3b0;  1 drivers
v0x55d0c59cc140_0 .net "cin", 0 0, L_0x55d0c5e5e770;  1 drivers
v0x55d0c59cc200_0 .net "sum", 0 0, L_0x55d0c5e5df60;  1 drivers
v0x55d0c59cc310_0 .net "w1", 0 0, L_0x55d0c5e5def0;  1 drivers
v0x55d0c59cc3d0_0 .net "w2", 0 0, L_0x55d0c5e5e020;  1 drivers
v0x55d0c59cc490_0 .net "w3", 0 0, L_0x55d0c5e5e130;  1 drivers
v0x55d0c59cc550_0 .net "w4", 0 0, L_0x55d0c5e5e1f0;  1 drivers
v0x55d0c59cc6a0_0 .net "w5", 0 0, L_0x55d0c5e5e260;  1 drivers
S_0x55d0c59cc800 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59ca370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e5e8a0 .functor XOR 1, L_0x55d0c5e5ed40, L_0x55d0c5e5ef00, C4<0>, C4<0>;
L_0x55d0c5e5e910 .functor XOR 1, L_0x55d0c5e5e8a0, L_0x55d0c5e5f0c0, C4<0>, C4<0>;
L_0x55d0c5e5e980 .functor AND 1, L_0x55d0c5e5ed40, L_0x55d0c5e5ef00, C4<1>, C4<1>;
L_0x55d0c5e5e9f0 .functor AND 1, L_0x55d0c5e5ed40, L_0x55d0c5e5f0c0, C4<1>, C4<1>;
L_0x55d0c5e5eab0 .functor AND 1, L_0x55d0c5e5ef00, L_0x55d0c5e5f0c0, C4<1>, C4<1>;
L_0x55d0c5e5eb20 .functor OR 1, L_0x55d0c5e5e980, L_0x55d0c5e5e9f0, C4<0>, C4<0>;
L_0x55d0c5e5ec30 .functor OR 1, L_0x55d0c5e5eab0, L_0x55d0c5e5eb20, C4<0>, C4<0>;
v0x55d0c59cca00_0 .net "a", 0 0, L_0x55d0c5e5ed40;  1 drivers
v0x55d0c59ccae0_0 .net "b", 0 0, L_0x55d0c5e5ef00;  1 drivers
v0x55d0c59ccba0_0 .net "ca", 0 0, L_0x55d0c5e5ec30;  1 drivers
v0x55d0c59ccc70_0 .net "cin", 0 0, L_0x55d0c5e5f0c0;  1 drivers
v0x55d0c59ccd30_0 .net "sum", 0 0, L_0x55d0c5e5e910;  1 drivers
v0x55d0c59cce40_0 .net "w1", 0 0, L_0x55d0c5e5e8a0;  1 drivers
v0x55d0c59ccf00_0 .net "w2", 0 0, L_0x55d0c5e5e980;  1 drivers
v0x55d0c59ccfc0_0 .net "w3", 0 0, L_0x55d0c5e5e9f0;  1 drivers
v0x55d0c59cd080_0 .net "w4", 0 0, L_0x55d0c5e5eab0;  1 drivers
v0x55d0c59cd1d0_0 .net "w5", 0 0, L_0x55d0c5e5eb20;  1 drivers
S_0x55d0c59cdd80 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c59c6970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59d49a0_0 .net "a", 7 0, L_0x55d0c5e653a0;  1 drivers
v0x55d0c59d4aa0_0 .net "b", 7 0, L_0x55d0c5e65490;  1 drivers
v0x55d0c59d4b80_0 .net "ca", 7 0, L_0x55d0c5e65210;  1 drivers
v0x55d0c59d4c40_0 .net "cin", 7 0, L_0x55d0c5e65580;  1 drivers
v0x55d0c59d4d20_0 .net "sum", 7 0, L_0x55d0c5e650d0;  1 drivers
L_0x55d0c5e62430 .part L_0x55d0c5e653a0, 0, 4;
L_0x55d0c5e624d0 .part L_0x55d0c5e65490, 0, 4;
L_0x55d0c5e62570 .part L_0x55d0c5e65580, 0, 4;
L_0x55d0c5e64dc0 .part L_0x55d0c5e653a0, 4, 4;
L_0x55d0c5e64eb0 .part L_0x55d0c5e65490, 4, 4;
L_0x55d0c5e64fa0 .part L_0x55d0c5e65580, 4, 4;
L_0x55d0c5e650d0 .concat8 [ 4 4 0 0], L_0x55d0c5e62220, L_0x55d0c5e64bb0;
L_0x55d0c5e65210 .concat8 [ 4 4 0 0], L_0x55d0c5e622c0, L_0x55d0c5e64c50;
S_0x55d0c59cdff0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59cdd80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59d0fe0_0 .net "a", 3 0, L_0x55d0c5e62430;  1 drivers
v0x55d0c59d10e0_0 .net "b", 3 0, L_0x55d0c5e624d0;  1 drivers
v0x55d0c59d11c0_0 .net "ca", 3 0, L_0x55d0c5e622c0;  1 drivers
v0x55d0c59d1280_0 .net "cin", 3 0, L_0x55d0c5e62570;  1 drivers
v0x55d0c59d1360_0 .net "sum", 3 0, L_0x55d0c5e62220;  1 drivers
L_0x55d0c5e601e0 .part L_0x55d0c5e62430, 0, 1;
L_0x55d0c5e60310 .part L_0x55d0c5e624d0, 0, 1;
L_0x55d0c5e60440 .part L_0x55d0c5e62570, 0, 1;
L_0x55d0c5e60a50 .part L_0x55d0c5e62430, 1, 1;
L_0x55d0c5e60b80 .part L_0x55d0c5e624d0, 1, 1;
L_0x55d0c5e60cb0 .part L_0x55d0c5e62570, 1, 1;
L_0x55d0c5e613f0 .part L_0x55d0c5e62430, 2, 1;
L_0x55d0c5e61520 .part L_0x55d0c5e624d0, 2, 1;
L_0x55d0c5e616a0 .part L_0x55d0c5e62570, 2, 1;
L_0x55d0c5e61c70 .part L_0x55d0c5e62430, 3, 1;
L_0x55d0c5e61e30 .part L_0x55d0c5e624d0, 3, 1;
L_0x55d0c5e61ff0 .part L_0x55d0c5e62570, 3, 1;
L_0x55d0c5e62220 .concat8 [ 1 1 1 1], L_0x55d0c5e5fcc0, L_0x55d0c5e605e0, L_0x55d0c5e60e90, L_0x55d0c5e61840;
L_0x55d0c5e622c0 .concat8 [ 1 1 1 1], L_0x55d0c5e600d0, L_0x55d0c5e60940, L_0x55d0c5e612e0, L_0x55d0c5e61b60;
S_0x55d0c59ce270 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59cdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e5f280 .functor XOR 1, L_0x55d0c5e601e0, L_0x55d0c5e60310, C4<0>, C4<0>;
L_0x55d0c5e5fcc0 .functor XOR 1, L_0x55d0c5e5f280, L_0x55d0c5e60440, C4<0>, C4<0>;
L_0x55d0c5e5fd80 .functor AND 1, L_0x55d0c5e601e0, L_0x55d0c5e60310, C4<1>, C4<1>;
L_0x55d0c5e5fe90 .functor AND 1, L_0x55d0c5e601e0, L_0x55d0c5e60440, C4<1>, C4<1>;
L_0x55d0c5e5ff50 .functor AND 1, L_0x55d0c5e60310, L_0x55d0c5e60440, C4<1>, C4<1>;
L_0x55d0c5e5ffc0 .functor OR 1, L_0x55d0c5e5fd80, L_0x55d0c5e5fe90, C4<0>, C4<0>;
L_0x55d0c5e600d0 .functor OR 1, L_0x55d0c5e5ff50, L_0x55d0c5e5ffc0, C4<0>, C4<0>;
v0x55d0c59ce510_0 .net "a", 0 0, L_0x55d0c5e601e0;  1 drivers
v0x55d0c59ce5f0_0 .net "b", 0 0, L_0x55d0c5e60310;  1 drivers
v0x55d0c59ce6b0_0 .net "ca", 0 0, L_0x55d0c5e600d0;  1 drivers
v0x55d0c59ce780_0 .net "cin", 0 0, L_0x55d0c5e60440;  1 drivers
v0x55d0c59ce840_0 .net "sum", 0 0, L_0x55d0c5e5fcc0;  1 drivers
v0x55d0c59ce950_0 .net "w1", 0 0, L_0x55d0c5e5f280;  1 drivers
v0x55d0c59cea10_0 .net "w2", 0 0, L_0x55d0c5e5fd80;  1 drivers
v0x55d0c59cead0_0 .net "w3", 0 0, L_0x55d0c5e5fe90;  1 drivers
v0x55d0c59ceb90_0 .net "w4", 0 0, L_0x55d0c5e5ff50;  1 drivers
v0x55d0c59cece0_0 .net "w5", 0 0, L_0x55d0c5e5ffc0;  1 drivers
S_0x55d0c59cee40 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59cdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e60570 .functor XOR 1, L_0x55d0c5e60a50, L_0x55d0c5e60b80, C4<0>, C4<0>;
L_0x55d0c5e605e0 .functor XOR 1, L_0x55d0c5e60570, L_0x55d0c5e60cb0, C4<0>, C4<0>;
L_0x55d0c5e60650 .functor AND 1, L_0x55d0c5e60a50, L_0x55d0c5e60b80, C4<1>, C4<1>;
L_0x55d0c5e606c0 .functor AND 1, L_0x55d0c5e60a50, L_0x55d0c5e60cb0, C4<1>, C4<1>;
L_0x55d0c5e60780 .functor AND 1, L_0x55d0c5e60b80, L_0x55d0c5e60cb0, C4<1>, C4<1>;
L_0x55d0c5e607f0 .functor OR 1, L_0x55d0c5e60650, L_0x55d0c5e606c0, C4<0>, C4<0>;
L_0x55d0c5e60940 .functor OR 1, L_0x55d0c5e60780, L_0x55d0c5e607f0, C4<0>, C4<0>;
v0x55d0c59cf060_0 .net "a", 0 0, L_0x55d0c5e60a50;  1 drivers
v0x55d0c59cf120_0 .net "b", 0 0, L_0x55d0c5e60b80;  1 drivers
v0x55d0c59cf1e0_0 .net "ca", 0 0, L_0x55d0c5e60940;  1 drivers
v0x55d0c59cf2b0_0 .net "cin", 0 0, L_0x55d0c5e60cb0;  1 drivers
v0x55d0c59cf370_0 .net "sum", 0 0, L_0x55d0c5e605e0;  1 drivers
v0x55d0c59cf480_0 .net "w1", 0 0, L_0x55d0c5e60570;  1 drivers
v0x55d0c59cf540_0 .net "w2", 0 0, L_0x55d0c5e60650;  1 drivers
v0x55d0c59cf600_0 .net "w3", 0 0, L_0x55d0c5e606c0;  1 drivers
v0x55d0c59cf6c0_0 .net "w4", 0 0, L_0x55d0c5e60780;  1 drivers
v0x55d0c59cf810_0 .net "w5", 0 0, L_0x55d0c5e607f0;  1 drivers
S_0x55d0c59cf970 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59cdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e60e20 .functor XOR 1, L_0x55d0c5e613f0, L_0x55d0c5e61520, C4<0>, C4<0>;
L_0x55d0c5e60e90 .functor XOR 1, L_0x55d0c5e60e20, L_0x55d0c5e616a0, C4<0>, C4<0>;
L_0x55d0c5e60f50 .functor AND 1, L_0x55d0c5e613f0, L_0x55d0c5e61520, C4<1>, C4<1>;
L_0x55d0c5e61060 .functor AND 1, L_0x55d0c5e613f0, L_0x55d0c5e616a0, C4<1>, C4<1>;
L_0x55d0c5e61120 .functor AND 1, L_0x55d0c5e61520, L_0x55d0c5e616a0, C4<1>, C4<1>;
L_0x55d0c5e61190 .functor OR 1, L_0x55d0c5e60f50, L_0x55d0c5e61060, C4<0>, C4<0>;
L_0x55d0c5e612e0 .functor OR 1, L_0x55d0c5e61120, L_0x55d0c5e61190, C4<0>, C4<0>;
v0x55d0c59cfba0_0 .net "a", 0 0, L_0x55d0c5e613f0;  1 drivers
v0x55d0c59cfc60_0 .net "b", 0 0, L_0x55d0c5e61520;  1 drivers
v0x55d0c59cfd20_0 .net "ca", 0 0, L_0x55d0c5e612e0;  1 drivers
v0x55d0c59cfdf0_0 .net "cin", 0 0, L_0x55d0c5e616a0;  1 drivers
v0x55d0c59cfeb0_0 .net "sum", 0 0, L_0x55d0c5e60e90;  1 drivers
v0x55d0c59cffc0_0 .net "w1", 0 0, L_0x55d0c5e60e20;  1 drivers
v0x55d0c59d0080_0 .net "w2", 0 0, L_0x55d0c5e60f50;  1 drivers
v0x55d0c59d0140_0 .net "w3", 0 0, L_0x55d0c5e61060;  1 drivers
v0x55d0c59d0200_0 .net "w4", 0 0, L_0x55d0c5e61120;  1 drivers
v0x55d0c59d0350_0 .net "w5", 0 0, L_0x55d0c5e61190;  1 drivers
S_0x55d0c59d04b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59cdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e617d0 .functor XOR 1, L_0x55d0c5e61c70, L_0x55d0c5e61e30, C4<0>, C4<0>;
L_0x55d0c5e61840 .functor XOR 1, L_0x55d0c5e617d0, L_0x55d0c5e61ff0, C4<0>, C4<0>;
L_0x55d0c5e618b0 .functor AND 1, L_0x55d0c5e61c70, L_0x55d0c5e61e30, C4<1>, C4<1>;
L_0x55d0c5e61920 .functor AND 1, L_0x55d0c5e61c70, L_0x55d0c5e61ff0, C4<1>, C4<1>;
L_0x55d0c5e619e0 .functor AND 1, L_0x55d0c5e61e30, L_0x55d0c5e61ff0, C4<1>, C4<1>;
L_0x55d0c5e61a50 .functor OR 1, L_0x55d0c5e618b0, L_0x55d0c5e61920, C4<0>, C4<0>;
L_0x55d0c5e61b60 .functor OR 1, L_0x55d0c5e619e0, L_0x55d0c5e61a50, C4<0>, C4<0>;
v0x55d0c59d06b0_0 .net "a", 0 0, L_0x55d0c5e61c70;  1 drivers
v0x55d0c59d0790_0 .net "b", 0 0, L_0x55d0c5e61e30;  1 drivers
v0x55d0c59d0850_0 .net "ca", 0 0, L_0x55d0c5e61b60;  1 drivers
v0x55d0c59d0920_0 .net "cin", 0 0, L_0x55d0c5e61ff0;  1 drivers
v0x55d0c59d09e0_0 .net "sum", 0 0, L_0x55d0c5e61840;  1 drivers
v0x55d0c59d0af0_0 .net "w1", 0 0, L_0x55d0c5e617d0;  1 drivers
v0x55d0c59d0bb0_0 .net "w2", 0 0, L_0x55d0c5e618b0;  1 drivers
v0x55d0c59d0c70_0 .net "w3", 0 0, L_0x55d0c5e61920;  1 drivers
v0x55d0c59d0d30_0 .net "w4", 0 0, L_0x55d0c5e619e0;  1 drivers
v0x55d0c59d0e80_0 .net "w5", 0 0, L_0x55d0c5e61a50;  1 drivers
S_0x55d0c59d14e0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59cdd80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59d44a0_0 .net "a", 3 0, L_0x55d0c5e64dc0;  1 drivers
v0x55d0c59d45a0_0 .net "b", 3 0, L_0x55d0c5e64eb0;  1 drivers
v0x55d0c59d4680_0 .net "ca", 3 0, L_0x55d0c5e64c50;  1 drivers
v0x55d0c59d4740_0 .net "cin", 3 0, L_0x55d0c5e64fa0;  1 drivers
v0x55d0c59d4820_0 .net "sum", 3 0, L_0x55d0c5e64bb0;  1 drivers
L_0x55d0c5e62b70 .part L_0x55d0c5e64dc0, 0, 1;
L_0x55d0c5e62ca0 .part L_0x55d0c5e64eb0, 0, 1;
L_0x55d0c5e62dd0 .part L_0x55d0c5e64fa0, 0, 1;
L_0x55d0c5e633e0 .part L_0x55d0c5e64dc0, 1, 1;
L_0x55d0c5e63510 .part L_0x55d0c5e64eb0, 1, 1;
L_0x55d0c5e63640 .part L_0x55d0c5e64fa0, 1, 1;
L_0x55d0c5e63d80 .part L_0x55d0c5e64dc0, 2, 1;
L_0x55d0c5e63eb0 .part L_0x55d0c5e64eb0, 2, 1;
L_0x55d0c5e64030 .part L_0x55d0c5e64fa0, 2, 1;
L_0x55d0c5e64600 .part L_0x55d0c5e64dc0, 3, 1;
L_0x55d0c5e647c0 .part L_0x55d0c5e64eb0, 3, 1;
L_0x55d0c5e64980 .part L_0x55d0c5e64fa0, 3, 1;
L_0x55d0c5e64bb0 .concat8 [ 1 1 1 1], L_0x55d0c5e62610, L_0x55d0c5e62f70, L_0x55d0c5e63820, L_0x55d0c5e641d0;
L_0x55d0c5e64c50 .concat8 [ 1 1 1 1], L_0x55d0c5e62a60, L_0x55d0c5e632d0, L_0x55d0c5e63c70, L_0x55d0c5e644f0;
S_0x55d0c59d1750 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59d14e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e621b0 .functor XOR 1, L_0x55d0c5e62b70, L_0x55d0c5e62ca0, C4<0>, C4<0>;
L_0x55d0c5e62610 .functor XOR 1, L_0x55d0c5e621b0, L_0x55d0c5e62dd0, C4<0>, C4<0>;
L_0x55d0c5e626d0 .functor AND 1, L_0x55d0c5e62b70, L_0x55d0c5e62ca0, C4<1>, C4<1>;
L_0x55d0c5e627e0 .functor AND 1, L_0x55d0c5e62b70, L_0x55d0c5e62dd0, C4<1>, C4<1>;
L_0x55d0c5e628a0 .functor AND 1, L_0x55d0c5e62ca0, L_0x55d0c5e62dd0, C4<1>, C4<1>;
L_0x55d0c5e62910 .functor OR 1, L_0x55d0c5e626d0, L_0x55d0c5e627e0, C4<0>, C4<0>;
L_0x55d0c5e62a60 .functor OR 1, L_0x55d0c5e628a0, L_0x55d0c5e62910, C4<0>, C4<0>;
v0x55d0c59d19d0_0 .net "a", 0 0, L_0x55d0c5e62b70;  1 drivers
v0x55d0c59d1ab0_0 .net "b", 0 0, L_0x55d0c5e62ca0;  1 drivers
v0x55d0c59d1b70_0 .net "ca", 0 0, L_0x55d0c5e62a60;  1 drivers
v0x55d0c59d1c40_0 .net "cin", 0 0, L_0x55d0c5e62dd0;  1 drivers
v0x55d0c59d1d00_0 .net "sum", 0 0, L_0x55d0c5e62610;  1 drivers
v0x55d0c59d1e10_0 .net "w1", 0 0, L_0x55d0c5e621b0;  1 drivers
v0x55d0c59d1ed0_0 .net "w2", 0 0, L_0x55d0c5e626d0;  1 drivers
v0x55d0c59d1f90_0 .net "w3", 0 0, L_0x55d0c5e627e0;  1 drivers
v0x55d0c59d2050_0 .net "w4", 0 0, L_0x55d0c5e628a0;  1 drivers
v0x55d0c59d21a0_0 .net "w5", 0 0, L_0x55d0c5e62910;  1 drivers
S_0x55d0c59d2300 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59d14e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e62f00 .functor XOR 1, L_0x55d0c5e633e0, L_0x55d0c5e63510, C4<0>, C4<0>;
L_0x55d0c5e62f70 .functor XOR 1, L_0x55d0c5e62f00, L_0x55d0c5e63640, C4<0>, C4<0>;
L_0x55d0c5e62fe0 .functor AND 1, L_0x55d0c5e633e0, L_0x55d0c5e63510, C4<1>, C4<1>;
L_0x55d0c5e63050 .functor AND 1, L_0x55d0c5e633e0, L_0x55d0c5e63640, C4<1>, C4<1>;
L_0x55d0c5e63110 .functor AND 1, L_0x55d0c5e63510, L_0x55d0c5e63640, C4<1>, C4<1>;
L_0x55d0c5e63180 .functor OR 1, L_0x55d0c5e62fe0, L_0x55d0c5e63050, C4<0>, C4<0>;
L_0x55d0c5e632d0 .functor OR 1, L_0x55d0c5e63110, L_0x55d0c5e63180, C4<0>, C4<0>;
v0x55d0c59d2520_0 .net "a", 0 0, L_0x55d0c5e633e0;  1 drivers
v0x55d0c59d25e0_0 .net "b", 0 0, L_0x55d0c5e63510;  1 drivers
v0x55d0c59d26a0_0 .net "ca", 0 0, L_0x55d0c5e632d0;  1 drivers
v0x55d0c59d2770_0 .net "cin", 0 0, L_0x55d0c5e63640;  1 drivers
v0x55d0c59d2830_0 .net "sum", 0 0, L_0x55d0c5e62f70;  1 drivers
v0x55d0c59d2940_0 .net "w1", 0 0, L_0x55d0c5e62f00;  1 drivers
v0x55d0c59d2a00_0 .net "w2", 0 0, L_0x55d0c5e62fe0;  1 drivers
v0x55d0c59d2ac0_0 .net "w3", 0 0, L_0x55d0c5e63050;  1 drivers
v0x55d0c59d2b80_0 .net "w4", 0 0, L_0x55d0c5e63110;  1 drivers
v0x55d0c59d2cd0_0 .net "w5", 0 0, L_0x55d0c5e63180;  1 drivers
S_0x55d0c59d2e30 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59d14e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e637b0 .functor XOR 1, L_0x55d0c5e63d80, L_0x55d0c5e63eb0, C4<0>, C4<0>;
L_0x55d0c5e63820 .functor XOR 1, L_0x55d0c5e637b0, L_0x55d0c5e64030, C4<0>, C4<0>;
L_0x55d0c5e638e0 .functor AND 1, L_0x55d0c5e63d80, L_0x55d0c5e63eb0, C4<1>, C4<1>;
L_0x55d0c5e639f0 .functor AND 1, L_0x55d0c5e63d80, L_0x55d0c5e64030, C4<1>, C4<1>;
L_0x55d0c5e63ab0 .functor AND 1, L_0x55d0c5e63eb0, L_0x55d0c5e64030, C4<1>, C4<1>;
L_0x55d0c5e63b20 .functor OR 1, L_0x55d0c5e638e0, L_0x55d0c5e639f0, C4<0>, C4<0>;
L_0x55d0c5e63c70 .functor OR 1, L_0x55d0c5e63ab0, L_0x55d0c5e63b20, C4<0>, C4<0>;
v0x55d0c59d3060_0 .net "a", 0 0, L_0x55d0c5e63d80;  1 drivers
v0x55d0c59d3120_0 .net "b", 0 0, L_0x55d0c5e63eb0;  1 drivers
v0x55d0c59d31e0_0 .net "ca", 0 0, L_0x55d0c5e63c70;  1 drivers
v0x55d0c59d32b0_0 .net "cin", 0 0, L_0x55d0c5e64030;  1 drivers
v0x55d0c59d3370_0 .net "sum", 0 0, L_0x55d0c5e63820;  1 drivers
v0x55d0c59d3480_0 .net "w1", 0 0, L_0x55d0c5e637b0;  1 drivers
v0x55d0c59d3540_0 .net "w2", 0 0, L_0x55d0c5e638e0;  1 drivers
v0x55d0c59d3600_0 .net "w3", 0 0, L_0x55d0c5e639f0;  1 drivers
v0x55d0c59d36c0_0 .net "w4", 0 0, L_0x55d0c5e63ab0;  1 drivers
v0x55d0c59d3810_0 .net "w5", 0 0, L_0x55d0c5e63b20;  1 drivers
S_0x55d0c59d3970 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59d14e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e64160 .functor XOR 1, L_0x55d0c5e64600, L_0x55d0c5e647c0, C4<0>, C4<0>;
L_0x55d0c5e641d0 .functor XOR 1, L_0x55d0c5e64160, L_0x55d0c5e64980, C4<0>, C4<0>;
L_0x55d0c5e64240 .functor AND 1, L_0x55d0c5e64600, L_0x55d0c5e647c0, C4<1>, C4<1>;
L_0x55d0c5e642b0 .functor AND 1, L_0x55d0c5e64600, L_0x55d0c5e64980, C4<1>, C4<1>;
L_0x55d0c5e64370 .functor AND 1, L_0x55d0c5e647c0, L_0x55d0c5e64980, C4<1>, C4<1>;
L_0x55d0c5e643e0 .functor OR 1, L_0x55d0c5e64240, L_0x55d0c5e642b0, C4<0>, C4<0>;
L_0x55d0c5e644f0 .functor OR 1, L_0x55d0c5e64370, L_0x55d0c5e643e0, C4<0>, C4<0>;
v0x55d0c59d3b70_0 .net "a", 0 0, L_0x55d0c5e64600;  1 drivers
v0x55d0c59d3c50_0 .net "b", 0 0, L_0x55d0c5e647c0;  1 drivers
v0x55d0c59d3d10_0 .net "ca", 0 0, L_0x55d0c5e644f0;  1 drivers
v0x55d0c59d3de0_0 .net "cin", 0 0, L_0x55d0c5e64980;  1 drivers
v0x55d0c59d3ea0_0 .net "sum", 0 0, L_0x55d0c5e641d0;  1 drivers
v0x55d0c59d3fb0_0 .net "w1", 0 0, L_0x55d0c5e64160;  1 drivers
v0x55d0c59d4070_0 .net "w2", 0 0, L_0x55d0c5e64240;  1 drivers
v0x55d0c59d4130_0 .net "w3", 0 0, L_0x55d0c5e642b0;  1 drivers
v0x55d0c59d41f0_0 .net "w4", 0 0, L_0x55d0c5e64370;  1 drivers
v0x55d0c59d4340_0 .net "w5", 0 0, L_0x55d0c5e643e0;  1 drivers
S_0x55d0c59d5990 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c59b7960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c59f31d0_0 .net "a", 31 0, L_0x55d0c5e7cd90;  1 drivers
v0x55d0c59f32d0_0 .net "b", 31 0, L_0x55d0c5e7ce80;  1 drivers
v0x55d0c59f33b0_0 .net "ca", 31 0, L_0x55d0c5e7cc00;  1 drivers
v0x55d0c59f3470_0 .net "cin", 31 0, L_0x55d0c5e7cf70;  1 drivers
v0x55d0c59f3550_0 .net "sum", 31 0, L_0x55d0c5e7cac0;  1 drivers
L_0x55d0c5e714d0 .part L_0x55d0c5e7cd90, 0, 16;
L_0x55d0c5e71570 .part L_0x55d0c5e7ce80, 0, 16;
L_0x55d0c5e71610 .part L_0x55d0c5e7cf70, 0, 16;
L_0x55d0c5e7c7f0 .part L_0x55d0c5e7cd90, 16, 16;
L_0x55d0c5e7c8e0 .part L_0x55d0c5e7ce80, 16, 16;
L_0x55d0c5e7c9d0 .part L_0x55d0c5e7cf70, 16, 16;
L_0x55d0c5e7cac0 .concat8 [ 16 16 0 0], L_0x55d0c5e71200, L_0x55d0c5e7c520;
L_0x55d0c5e7cc00 .concat8 [ 16 16 0 0], L_0x55d0c5e71340, L_0x55d0c5e7c660;
S_0x55d0c59d5c00 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c59d5990;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c59e41b0_0 .net "a", 15 0, L_0x55d0c5e714d0;  1 drivers
v0x55d0c59e42b0_0 .net "b", 15 0, L_0x55d0c5e71570;  1 drivers
v0x55d0c59e4390_0 .net "ca", 15 0, L_0x55d0c5e71340;  1 drivers
v0x55d0c59e4450_0 .net "cin", 15 0, L_0x55d0c5e71610;  1 drivers
v0x55d0c59e4530_0 .net "sum", 15 0, L_0x55d0c5e71200;  1 drivers
L_0x55d0c5e6b7a0 .part L_0x55d0c5e714d0, 0, 8;
L_0x55d0c5e6b840 .part L_0x55d0c5e71570, 0, 8;
L_0x55d0c5e6b8e0 .part L_0x55d0c5e71610, 0, 8;
L_0x55d0c5e70f30 .part L_0x55d0c5e714d0, 8, 8;
L_0x55d0c5e71020 .part L_0x55d0c5e71570, 8, 8;
L_0x55d0c5e71110 .part L_0x55d0c5e71610, 8, 8;
L_0x55d0c5e71200 .concat8 [ 8 8 0 0], L_0x55d0c5e6b4d0, L_0x55d0c5e70c60;
L_0x55d0c5e71340 .concat8 [ 8 8 0 0], L_0x55d0c5e6b610, L_0x55d0c5e70da0;
S_0x55d0c59d5e80 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c59d5c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59dcaf0_0 .net "a", 7 0, L_0x55d0c5e6b7a0;  1 drivers
v0x55d0c59dcbf0_0 .net "b", 7 0, L_0x55d0c5e6b840;  1 drivers
v0x55d0c59dccd0_0 .net "ca", 7 0, L_0x55d0c5e6b610;  1 drivers
v0x55d0c59dcd90_0 .net "cin", 7 0, L_0x55d0c5e6b8e0;  1 drivers
v0x55d0c59dce70_0 .net "sum", 7 0, L_0x55d0c5e6b4d0;  1 drivers
L_0x55d0c5e68830 .part L_0x55d0c5e6b7a0, 0, 4;
L_0x55d0c5e688d0 .part L_0x55d0c5e6b840, 0, 4;
L_0x55d0c5e68970 .part L_0x55d0c5e6b8e0, 0, 4;
L_0x55d0c5e6b1c0 .part L_0x55d0c5e6b7a0, 4, 4;
L_0x55d0c5e6b2b0 .part L_0x55d0c5e6b840, 4, 4;
L_0x55d0c5e6b3a0 .part L_0x55d0c5e6b8e0, 4, 4;
L_0x55d0c5e6b4d0 .concat8 [ 4 4 0 0], L_0x55d0c5e68620, L_0x55d0c5e6afb0;
L_0x55d0c5e6b610 .concat8 [ 4 4 0 0], L_0x55d0c5e686c0, L_0x55d0c5e6b050;
S_0x55d0c59d6120 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59d5e80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59d9130_0 .net "a", 3 0, L_0x55d0c5e68830;  1 drivers
v0x55d0c59d9230_0 .net "b", 3 0, L_0x55d0c5e688d0;  1 drivers
v0x55d0c59d9310_0 .net "ca", 3 0, L_0x55d0c5e686c0;  1 drivers
v0x55d0c59d93d0_0 .net "cin", 3 0, L_0x55d0c5e68970;  1 drivers
v0x55d0c59d94b0_0 .net "sum", 3 0, L_0x55d0c5e68620;  1 drivers
L_0x55d0c5e665e0 .part L_0x55d0c5e68830, 0, 1;
L_0x55d0c5e66710 .part L_0x55d0c5e688d0, 0, 1;
L_0x55d0c5e66840 .part L_0x55d0c5e68970, 0, 1;
L_0x55d0c5e66e50 .part L_0x55d0c5e68830, 1, 1;
L_0x55d0c5e66f80 .part L_0x55d0c5e688d0, 1, 1;
L_0x55d0c5e670b0 .part L_0x55d0c5e68970, 1, 1;
L_0x55d0c5e677f0 .part L_0x55d0c5e68830, 2, 1;
L_0x55d0c5e67920 .part L_0x55d0c5e688d0, 2, 1;
L_0x55d0c5e67aa0 .part L_0x55d0c5e68970, 2, 1;
L_0x55d0c5e68070 .part L_0x55d0c5e68830, 3, 1;
L_0x55d0c5e68230 .part L_0x55d0c5e688d0, 3, 1;
L_0x55d0c5e683f0 .part L_0x55d0c5e68970, 3, 1;
L_0x55d0c5e68620 .concat8 [ 1 1 1 1], L_0x55d0c5e660c0, L_0x55d0c5e669e0, L_0x55d0c5e67290, L_0x55d0c5e67c40;
L_0x55d0c5e686c0 .concat8 [ 1 1 1 1], L_0x55d0c5e664d0, L_0x55d0c5e66d40, L_0x55d0c5e676e0, L_0x55d0c5e67f60;
S_0x55d0c59d63c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59d6120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e64b40 .functor XOR 1, L_0x55d0c5e665e0, L_0x55d0c5e66710, C4<0>, C4<0>;
L_0x55d0c5e660c0 .functor XOR 1, L_0x55d0c5e64b40, L_0x55d0c5e66840, C4<0>, C4<0>;
L_0x55d0c5e66180 .functor AND 1, L_0x55d0c5e665e0, L_0x55d0c5e66710, C4<1>, C4<1>;
L_0x55d0c5e66290 .functor AND 1, L_0x55d0c5e665e0, L_0x55d0c5e66840, C4<1>, C4<1>;
L_0x55d0c5e66350 .functor AND 1, L_0x55d0c5e66710, L_0x55d0c5e66840, C4<1>, C4<1>;
L_0x55d0c5e663c0 .functor OR 1, L_0x55d0c5e66180, L_0x55d0c5e66290, C4<0>, C4<0>;
L_0x55d0c5e664d0 .functor OR 1, L_0x55d0c5e66350, L_0x55d0c5e663c0, C4<0>, C4<0>;
v0x55d0c59d6660_0 .net "a", 0 0, L_0x55d0c5e665e0;  1 drivers
v0x55d0c59d6740_0 .net "b", 0 0, L_0x55d0c5e66710;  1 drivers
v0x55d0c59d6800_0 .net "ca", 0 0, L_0x55d0c5e664d0;  1 drivers
v0x55d0c59d68d0_0 .net "cin", 0 0, L_0x55d0c5e66840;  1 drivers
v0x55d0c59d6990_0 .net "sum", 0 0, L_0x55d0c5e660c0;  1 drivers
v0x55d0c59d6aa0_0 .net "w1", 0 0, L_0x55d0c5e64b40;  1 drivers
v0x55d0c59d6b60_0 .net "w2", 0 0, L_0x55d0c5e66180;  1 drivers
v0x55d0c59d6c20_0 .net "w3", 0 0, L_0x55d0c5e66290;  1 drivers
v0x55d0c59d6ce0_0 .net "w4", 0 0, L_0x55d0c5e66350;  1 drivers
v0x55d0c59d6e30_0 .net "w5", 0 0, L_0x55d0c5e663c0;  1 drivers
S_0x55d0c59d6f90 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59d6120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e66970 .functor XOR 1, L_0x55d0c5e66e50, L_0x55d0c5e66f80, C4<0>, C4<0>;
L_0x55d0c5e669e0 .functor XOR 1, L_0x55d0c5e66970, L_0x55d0c5e670b0, C4<0>, C4<0>;
L_0x55d0c5e66a50 .functor AND 1, L_0x55d0c5e66e50, L_0x55d0c5e66f80, C4<1>, C4<1>;
L_0x55d0c5e66ac0 .functor AND 1, L_0x55d0c5e66e50, L_0x55d0c5e670b0, C4<1>, C4<1>;
L_0x55d0c5e66b80 .functor AND 1, L_0x55d0c5e66f80, L_0x55d0c5e670b0, C4<1>, C4<1>;
L_0x55d0c5e66bf0 .functor OR 1, L_0x55d0c5e66a50, L_0x55d0c5e66ac0, C4<0>, C4<0>;
L_0x55d0c5e66d40 .functor OR 1, L_0x55d0c5e66b80, L_0x55d0c5e66bf0, C4<0>, C4<0>;
v0x55d0c59d71b0_0 .net "a", 0 0, L_0x55d0c5e66e50;  1 drivers
v0x55d0c59d7270_0 .net "b", 0 0, L_0x55d0c5e66f80;  1 drivers
v0x55d0c59d7330_0 .net "ca", 0 0, L_0x55d0c5e66d40;  1 drivers
v0x55d0c59d7400_0 .net "cin", 0 0, L_0x55d0c5e670b0;  1 drivers
v0x55d0c59d74c0_0 .net "sum", 0 0, L_0x55d0c5e669e0;  1 drivers
v0x55d0c59d75d0_0 .net "w1", 0 0, L_0x55d0c5e66970;  1 drivers
v0x55d0c59d7690_0 .net "w2", 0 0, L_0x55d0c5e66a50;  1 drivers
v0x55d0c59d7750_0 .net "w3", 0 0, L_0x55d0c5e66ac0;  1 drivers
v0x55d0c59d7810_0 .net "w4", 0 0, L_0x55d0c5e66b80;  1 drivers
v0x55d0c59d7960_0 .net "w5", 0 0, L_0x55d0c5e66bf0;  1 drivers
S_0x55d0c59d7ac0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59d6120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e67220 .functor XOR 1, L_0x55d0c5e677f0, L_0x55d0c5e67920, C4<0>, C4<0>;
L_0x55d0c5e67290 .functor XOR 1, L_0x55d0c5e67220, L_0x55d0c5e67aa0, C4<0>, C4<0>;
L_0x55d0c5e67350 .functor AND 1, L_0x55d0c5e677f0, L_0x55d0c5e67920, C4<1>, C4<1>;
L_0x55d0c5e67460 .functor AND 1, L_0x55d0c5e677f0, L_0x55d0c5e67aa0, C4<1>, C4<1>;
L_0x55d0c5e67520 .functor AND 1, L_0x55d0c5e67920, L_0x55d0c5e67aa0, C4<1>, C4<1>;
L_0x55d0c5e67590 .functor OR 1, L_0x55d0c5e67350, L_0x55d0c5e67460, C4<0>, C4<0>;
L_0x55d0c5e676e0 .functor OR 1, L_0x55d0c5e67520, L_0x55d0c5e67590, C4<0>, C4<0>;
v0x55d0c59d7cf0_0 .net "a", 0 0, L_0x55d0c5e677f0;  1 drivers
v0x55d0c59d7db0_0 .net "b", 0 0, L_0x55d0c5e67920;  1 drivers
v0x55d0c59d7e70_0 .net "ca", 0 0, L_0x55d0c5e676e0;  1 drivers
v0x55d0c59d7f40_0 .net "cin", 0 0, L_0x55d0c5e67aa0;  1 drivers
v0x55d0c59d8000_0 .net "sum", 0 0, L_0x55d0c5e67290;  1 drivers
v0x55d0c59d8110_0 .net "w1", 0 0, L_0x55d0c5e67220;  1 drivers
v0x55d0c59d81d0_0 .net "w2", 0 0, L_0x55d0c5e67350;  1 drivers
v0x55d0c59d8290_0 .net "w3", 0 0, L_0x55d0c5e67460;  1 drivers
v0x55d0c59d8350_0 .net "w4", 0 0, L_0x55d0c5e67520;  1 drivers
v0x55d0c59d84a0_0 .net "w5", 0 0, L_0x55d0c5e67590;  1 drivers
S_0x55d0c59d8600 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59d6120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e67bd0 .functor XOR 1, L_0x55d0c5e68070, L_0x55d0c5e68230, C4<0>, C4<0>;
L_0x55d0c5e67c40 .functor XOR 1, L_0x55d0c5e67bd0, L_0x55d0c5e683f0, C4<0>, C4<0>;
L_0x55d0c5e67cb0 .functor AND 1, L_0x55d0c5e68070, L_0x55d0c5e68230, C4<1>, C4<1>;
L_0x55d0c5e67d20 .functor AND 1, L_0x55d0c5e68070, L_0x55d0c5e683f0, C4<1>, C4<1>;
L_0x55d0c5e67de0 .functor AND 1, L_0x55d0c5e68230, L_0x55d0c5e683f0, C4<1>, C4<1>;
L_0x55d0c5e67e50 .functor OR 1, L_0x55d0c5e67cb0, L_0x55d0c5e67d20, C4<0>, C4<0>;
L_0x55d0c5e67f60 .functor OR 1, L_0x55d0c5e67de0, L_0x55d0c5e67e50, C4<0>, C4<0>;
v0x55d0c59d8800_0 .net "a", 0 0, L_0x55d0c5e68070;  1 drivers
v0x55d0c59d88e0_0 .net "b", 0 0, L_0x55d0c5e68230;  1 drivers
v0x55d0c59d89a0_0 .net "ca", 0 0, L_0x55d0c5e67f60;  1 drivers
v0x55d0c59d8a70_0 .net "cin", 0 0, L_0x55d0c5e683f0;  1 drivers
v0x55d0c59d8b30_0 .net "sum", 0 0, L_0x55d0c5e67c40;  1 drivers
v0x55d0c59d8c40_0 .net "w1", 0 0, L_0x55d0c5e67bd0;  1 drivers
v0x55d0c59d8d00_0 .net "w2", 0 0, L_0x55d0c5e67cb0;  1 drivers
v0x55d0c59d8dc0_0 .net "w3", 0 0, L_0x55d0c5e67d20;  1 drivers
v0x55d0c59d8e80_0 .net "w4", 0 0, L_0x55d0c5e67de0;  1 drivers
v0x55d0c59d8fd0_0 .net "w5", 0 0, L_0x55d0c5e67e50;  1 drivers
S_0x55d0c59d9630 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59d5e80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59dc5f0_0 .net "a", 3 0, L_0x55d0c5e6b1c0;  1 drivers
v0x55d0c59dc6f0_0 .net "b", 3 0, L_0x55d0c5e6b2b0;  1 drivers
v0x55d0c59dc7d0_0 .net "ca", 3 0, L_0x55d0c5e6b050;  1 drivers
v0x55d0c59dc890_0 .net "cin", 3 0, L_0x55d0c5e6b3a0;  1 drivers
v0x55d0c59dc970_0 .net "sum", 3 0, L_0x55d0c5e6afb0;  1 drivers
L_0x55d0c5e68f70 .part L_0x55d0c5e6b1c0, 0, 1;
L_0x55d0c5e690a0 .part L_0x55d0c5e6b2b0, 0, 1;
L_0x55d0c5e691d0 .part L_0x55d0c5e6b3a0, 0, 1;
L_0x55d0c5e697e0 .part L_0x55d0c5e6b1c0, 1, 1;
L_0x55d0c5e69910 .part L_0x55d0c5e6b2b0, 1, 1;
L_0x55d0c5e69a40 .part L_0x55d0c5e6b3a0, 1, 1;
L_0x55d0c5e6a180 .part L_0x55d0c5e6b1c0, 2, 1;
L_0x55d0c5e6a2b0 .part L_0x55d0c5e6b2b0, 2, 1;
L_0x55d0c5e6a430 .part L_0x55d0c5e6b3a0, 2, 1;
L_0x55d0c5e6aa00 .part L_0x55d0c5e6b1c0, 3, 1;
L_0x55d0c5e6abc0 .part L_0x55d0c5e6b2b0, 3, 1;
L_0x55d0c5e6ad80 .part L_0x55d0c5e6b3a0, 3, 1;
L_0x55d0c5e6afb0 .concat8 [ 1 1 1 1], L_0x55d0c5e68a10, L_0x55d0c5e69370, L_0x55d0c5e69c20, L_0x55d0c5e6a5d0;
L_0x55d0c5e6b050 .concat8 [ 1 1 1 1], L_0x55d0c5e68e60, L_0x55d0c5e696d0, L_0x55d0c5e6a070, L_0x55d0c5e6a8f0;
S_0x55d0c59d98a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59d9630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e685b0 .functor XOR 1, L_0x55d0c5e68f70, L_0x55d0c5e690a0, C4<0>, C4<0>;
L_0x55d0c5e68a10 .functor XOR 1, L_0x55d0c5e685b0, L_0x55d0c5e691d0, C4<0>, C4<0>;
L_0x55d0c5e68ad0 .functor AND 1, L_0x55d0c5e68f70, L_0x55d0c5e690a0, C4<1>, C4<1>;
L_0x55d0c5e68be0 .functor AND 1, L_0x55d0c5e68f70, L_0x55d0c5e691d0, C4<1>, C4<1>;
L_0x55d0c5e68ca0 .functor AND 1, L_0x55d0c5e690a0, L_0x55d0c5e691d0, C4<1>, C4<1>;
L_0x55d0c5e68d10 .functor OR 1, L_0x55d0c5e68ad0, L_0x55d0c5e68be0, C4<0>, C4<0>;
L_0x55d0c5e68e60 .functor OR 1, L_0x55d0c5e68ca0, L_0x55d0c5e68d10, C4<0>, C4<0>;
v0x55d0c59d9b20_0 .net "a", 0 0, L_0x55d0c5e68f70;  1 drivers
v0x55d0c59d9c00_0 .net "b", 0 0, L_0x55d0c5e690a0;  1 drivers
v0x55d0c59d9cc0_0 .net "ca", 0 0, L_0x55d0c5e68e60;  1 drivers
v0x55d0c59d9d90_0 .net "cin", 0 0, L_0x55d0c5e691d0;  1 drivers
v0x55d0c59d9e50_0 .net "sum", 0 0, L_0x55d0c5e68a10;  1 drivers
v0x55d0c59d9f60_0 .net "w1", 0 0, L_0x55d0c5e685b0;  1 drivers
v0x55d0c59da020_0 .net "w2", 0 0, L_0x55d0c5e68ad0;  1 drivers
v0x55d0c59da0e0_0 .net "w3", 0 0, L_0x55d0c5e68be0;  1 drivers
v0x55d0c59da1a0_0 .net "w4", 0 0, L_0x55d0c5e68ca0;  1 drivers
v0x55d0c59da2f0_0 .net "w5", 0 0, L_0x55d0c5e68d10;  1 drivers
S_0x55d0c59da450 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59d9630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e69300 .functor XOR 1, L_0x55d0c5e697e0, L_0x55d0c5e69910, C4<0>, C4<0>;
L_0x55d0c5e69370 .functor XOR 1, L_0x55d0c5e69300, L_0x55d0c5e69a40, C4<0>, C4<0>;
L_0x55d0c5e693e0 .functor AND 1, L_0x55d0c5e697e0, L_0x55d0c5e69910, C4<1>, C4<1>;
L_0x55d0c5e69450 .functor AND 1, L_0x55d0c5e697e0, L_0x55d0c5e69a40, C4<1>, C4<1>;
L_0x55d0c5e69510 .functor AND 1, L_0x55d0c5e69910, L_0x55d0c5e69a40, C4<1>, C4<1>;
L_0x55d0c5e69580 .functor OR 1, L_0x55d0c5e693e0, L_0x55d0c5e69450, C4<0>, C4<0>;
L_0x55d0c5e696d0 .functor OR 1, L_0x55d0c5e69510, L_0x55d0c5e69580, C4<0>, C4<0>;
v0x55d0c59da670_0 .net "a", 0 0, L_0x55d0c5e697e0;  1 drivers
v0x55d0c59da730_0 .net "b", 0 0, L_0x55d0c5e69910;  1 drivers
v0x55d0c59da7f0_0 .net "ca", 0 0, L_0x55d0c5e696d0;  1 drivers
v0x55d0c59da8c0_0 .net "cin", 0 0, L_0x55d0c5e69a40;  1 drivers
v0x55d0c59da980_0 .net "sum", 0 0, L_0x55d0c5e69370;  1 drivers
v0x55d0c59daa90_0 .net "w1", 0 0, L_0x55d0c5e69300;  1 drivers
v0x55d0c59dab50_0 .net "w2", 0 0, L_0x55d0c5e693e0;  1 drivers
v0x55d0c59dac10_0 .net "w3", 0 0, L_0x55d0c5e69450;  1 drivers
v0x55d0c59dacd0_0 .net "w4", 0 0, L_0x55d0c5e69510;  1 drivers
v0x55d0c59dae20_0 .net "w5", 0 0, L_0x55d0c5e69580;  1 drivers
S_0x55d0c59daf80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59d9630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e69bb0 .functor XOR 1, L_0x55d0c5e6a180, L_0x55d0c5e6a2b0, C4<0>, C4<0>;
L_0x55d0c5e69c20 .functor XOR 1, L_0x55d0c5e69bb0, L_0x55d0c5e6a430, C4<0>, C4<0>;
L_0x55d0c5e69ce0 .functor AND 1, L_0x55d0c5e6a180, L_0x55d0c5e6a2b0, C4<1>, C4<1>;
L_0x55d0c5e69df0 .functor AND 1, L_0x55d0c5e6a180, L_0x55d0c5e6a430, C4<1>, C4<1>;
L_0x55d0c5e69eb0 .functor AND 1, L_0x55d0c5e6a2b0, L_0x55d0c5e6a430, C4<1>, C4<1>;
L_0x55d0c5e69f20 .functor OR 1, L_0x55d0c5e69ce0, L_0x55d0c5e69df0, C4<0>, C4<0>;
L_0x55d0c5e6a070 .functor OR 1, L_0x55d0c5e69eb0, L_0x55d0c5e69f20, C4<0>, C4<0>;
v0x55d0c59db1b0_0 .net "a", 0 0, L_0x55d0c5e6a180;  1 drivers
v0x55d0c59db270_0 .net "b", 0 0, L_0x55d0c5e6a2b0;  1 drivers
v0x55d0c59db330_0 .net "ca", 0 0, L_0x55d0c5e6a070;  1 drivers
v0x55d0c59db400_0 .net "cin", 0 0, L_0x55d0c5e6a430;  1 drivers
v0x55d0c59db4c0_0 .net "sum", 0 0, L_0x55d0c5e69c20;  1 drivers
v0x55d0c59db5d0_0 .net "w1", 0 0, L_0x55d0c5e69bb0;  1 drivers
v0x55d0c59db690_0 .net "w2", 0 0, L_0x55d0c5e69ce0;  1 drivers
v0x55d0c59db750_0 .net "w3", 0 0, L_0x55d0c5e69df0;  1 drivers
v0x55d0c59db810_0 .net "w4", 0 0, L_0x55d0c5e69eb0;  1 drivers
v0x55d0c59db960_0 .net "w5", 0 0, L_0x55d0c5e69f20;  1 drivers
S_0x55d0c59dbac0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59d9630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e6a560 .functor XOR 1, L_0x55d0c5e6aa00, L_0x55d0c5e6abc0, C4<0>, C4<0>;
L_0x55d0c5e6a5d0 .functor XOR 1, L_0x55d0c5e6a560, L_0x55d0c5e6ad80, C4<0>, C4<0>;
L_0x55d0c5e6a640 .functor AND 1, L_0x55d0c5e6aa00, L_0x55d0c5e6abc0, C4<1>, C4<1>;
L_0x55d0c5e6a6b0 .functor AND 1, L_0x55d0c5e6aa00, L_0x55d0c5e6ad80, C4<1>, C4<1>;
L_0x55d0c5e6a770 .functor AND 1, L_0x55d0c5e6abc0, L_0x55d0c5e6ad80, C4<1>, C4<1>;
L_0x55d0c5e6a7e0 .functor OR 1, L_0x55d0c5e6a640, L_0x55d0c5e6a6b0, C4<0>, C4<0>;
L_0x55d0c5e6a8f0 .functor OR 1, L_0x55d0c5e6a770, L_0x55d0c5e6a7e0, C4<0>, C4<0>;
v0x55d0c59dbcc0_0 .net "a", 0 0, L_0x55d0c5e6aa00;  1 drivers
v0x55d0c59dbda0_0 .net "b", 0 0, L_0x55d0c5e6abc0;  1 drivers
v0x55d0c59dbe60_0 .net "ca", 0 0, L_0x55d0c5e6a8f0;  1 drivers
v0x55d0c59dbf30_0 .net "cin", 0 0, L_0x55d0c5e6ad80;  1 drivers
v0x55d0c59dbff0_0 .net "sum", 0 0, L_0x55d0c5e6a5d0;  1 drivers
v0x55d0c59dc100_0 .net "w1", 0 0, L_0x55d0c5e6a560;  1 drivers
v0x55d0c59dc1c0_0 .net "w2", 0 0, L_0x55d0c5e6a640;  1 drivers
v0x55d0c59dc280_0 .net "w3", 0 0, L_0x55d0c5e6a6b0;  1 drivers
v0x55d0c59dc340_0 .net "w4", 0 0, L_0x55d0c5e6a770;  1 drivers
v0x55d0c59dc490_0 .net "w5", 0 0, L_0x55d0c5e6a7e0;  1 drivers
S_0x55d0c59dd040 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c59d5c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59e3c60_0 .net "a", 7 0, L_0x55d0c5e70f30;  1 drivers
v0x55d0c59e3d60_0 .net "b", 7 0, L_0x55d0c5e71020;  1 drivers
v0x55d0c59e3e40_0 .net "ca", 7 0, L_0x55d0c5e70da0;  1 drivers
v0x55d0c59e3f00_0 .net "cin", 7 0, L_0x55d0c5e71110;  1 drivers
v0x55d0c59e3fe0_0 .net "sum", 7 0, L_0x55d0c5e70c60;  1 drivers
L_0x55d0c5e6e100 .part L_0x55d0c5e70f30, 0, 4;
L_0x55d0c5e6e1a0 .part L_0x55d0c5e71020, 0, 4;
L_0x55d0c5e6e240 .part L_0x55d0c5e71110, 0, 4;
L_0x55d0c5e70990 .part L_0x55d0c5e70f30, 4, 4;
L_0x55d0c5e70a80 .part L_0x55d0c5e71020, 4, 4;
L_0x55d0c5e70b70 .part L_0x55d0c5e71110, 4, 4;
L_0x55d0c5e70c60 .concat8 [ 4 4 0 0], L_0x55d0c5e6def0, L_0x55d0c5e70780;
L_0x55d0c5e70da0 .concat8 [ 4 4 0 0], L_0x55d0c5e6df90, L_0x55d0c5e70820;
S_0x55d0c59dd2b0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59dd040;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59e02a0_0 .net "a", 3 0, L_0x55d0c5e6e100;  1 drivers
v0x55d0c59e03a0_0 .net "b", 3 0, L_0x55d0c5e6e1a0;  1 drivers
v0x55d0c59e0480_0 .net "ca", 3 0, L_0x55d0c5e6df90;  1 drivers
v0x55d0c59e0540_0 .net "cin", 3 0, L_0x55d0c5e6e240;  1 drivers
v0x55d0c59e0620_0 .net "sum", 3 0, L_0x55d0c5e6def0;  1 drivers
L_0x55d0c5e6bea0 .part L_0x55d0c5e6e100, 0, 1;
L_0x55d0c5e6bfd0 .part L_0x55d0c5e6e1a0, 0, 1;
L_0x55d0c5e6c100 .part L_0x55d0c5e6e240, 0, 1;
L_0x55d0c5e6c710 .part L_0x55d0c5e6e100, 1, 1;
L_0x55d0c5e6c840 .part L_0x55d0c5e6e1a0, 1, 1;
L_0x55d0c5e6c970 .part L_0x55d0c5e6e240, 1, 1;
L_0x55d0c5e6d060 .part L_0x55d0c5e6e100, 2, 1;
L_0x55d0c5e6d190 .part L_0x55d0c5e6e1a0, 2, 1;
L_0x55d0c5e6d310 .part L_0x55d0c5e6e240, 2, 1;
L_0x55d0c5e6d8e0 .part L_0x55d0c5e6e100, 3, 1;
L_0x55d0c5e6db00 .part L_0x55d0c5e6e1a0, 3, 1;
L_0x55d0c5e6dcc0 .part L_0x55d0c5e6e240, 3, 1;
L_0x55d0c5e6def0 .concat8 [ 1 1 1 1], L_0x55d0c5e6b980, L_0x55d0c5e6c2a0, L_0x55d0c5e6cb50, L_0x55d0c5e6d4b0;
L_0x55d0c5e6df90 .concat8 [ 1 1 1 1], L_0x55d0c5e6bd90, L_0x55d0c5e6c600, L_0x55d0c5e6cfa0, L_0x55d0c5e6d7d0;
S_0x55d0c59dd530 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59dd2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e6af40 .functor XOR 1, L_0x55d0c5e6bea0, L_0x55d0c5e6bfd0, C4<0>, C4<0>;
L_0x55d0c5e6b980 .functor XOR 1, L_0x55d0c5e6af40, L_0x55d0c5e6c100, C4<0>, C4<0>;
L_0x55d0c5e6ba40 .functor AND 1, L_0x55d0c5e6bea0, L_0x55d0c5e6bfd0, C4<1>, C4<1>;
L_0x55d0c5e6bb50 .functor AND 1, L_0x55d0c5e6bea0, L_0x55d0c5e6c100, C4<1>, C4<1>;
L_0x55d0c5e6bc10 .functor AND 1, L_0x55d0c5e6bfd0, L_0x55d0c5e6c100, C4<1>, C4<1>;
L_0x55d0c5e6bc80 .functor OR 1, L_0x55d0c5e6ba40, L_0x55d0c5e6bb50, C4<0>, C4<0>;
L_0x55d0c5e6bd90 .functor OR 1, L_0x55d0c5e6bc10, L_0x55d0c5e6bc80, C4<0>, C4<0>;
v0x55d0c59dd7d0_0 .net "a", 0 0, L_0x55d0c5e6bea0;  1 drivers
v0x55d0c59dd8b0_0 .net "b", 0 0, L_0x55d0c5e6bfd0;  1 drivers
v0x55d0c59dd970_0 .net "ca", 0 0, L_0x55d0c5e6bd90;  1 drivers
v0x55d0c59dda40_0 .net "cin", 0 0, L_0x55d0c5e6c100;  1 drivers
v0x55d0c59ddb00_0 .net "sum", 0 0, L_0x55d0c5e6b980;  1 drivers
v0x55d0c59ddc10_0 .net "w1", 0 0, L_0x55d0c5e6af40;  1 drivers
v0x55d0c59ddcd0_0 .net "w2", 0 0, L_0x55d0c5e6ba40;  1 drivers
v0x55d0c59ddd90_0 .net "w3", 0 0, L_0x55d0c5e6bb50;  1 drivers
v0x55d0c59dde50_0 .net "w4", 0 0, L_0x55d0c5e6bc10;  1 drivers
v0x55d0c59ddfa0_0 .net "w5", 0 0, L_0x55d0c5e6bc80;  1 drivers
S_0x55d0c59de100 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59dd2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e6c230 .functor XOR 1, L_0x55d0c5e6c710, L_0x55d0c5e6c840, C4<0>, C4<0>;
L_0x55d0c5e6c2a0 .functor XOR 1, L_0x55d0c5e6c230, L_0x55d0c5e6c970, C4<0>, C4<0>;
L_0x55d0c5e6c310 .functor AND 1, L_0x55d0c5e6c710, L_0x55d0c5e6c840, C4<1>, C4<1>;
L_0x55d0c5e6c380 .functor AND 1, L_0x55d0c5e6c710, L_0x55d0c5e6c970, C4<1>, C4<1>;
L_0x55d0c5e6c440 .functor AND 1, L_0x55d0c5e6c840, L_0x55d0c5e6c970, C4<1>, C4<1>;
L_0x55d0c5e6c4b0 .functor OR 1, L_0x55d0c5e6c310, L_0x55d0c5e6c380, C4<0>, C4<0>;
L_0x55d0c5e6c600 .functor OR 1, L_0x55d0c5e6c440, L_0x55d0c5e6c4b0, C4<0>, C4<0>;
v0x55d0c59de320_0 .net "a", 0 0, L_0x55d0c5e6c710;  1 drivers
v0x55d0c59de3e0_0 .net "b", 0 0, L_0x55d0c5e6c840;  1 drivers
v0x55d0c59de4a0_0 .net "ca", 0 0, L_0x55d0c5e6c600;  1 drivers
v0x55d0c59de570_0 .net "cin", 0 0, L_0x55d0c5e6c970;  1 drivers
v0x55d0c59de630_0 .net "sum", 0 0, L_0x55d0c5e6c2a0;  1 drivers
v0x55d0c59de740_0 .net "w1", 0 0, L_0x55d0c5e6c230;  1 drivers
v0x55d0c59de800_0 .net "w2", 0 0, L_0x55d0c5e6c310;  1 drivers
v0x55d0c59de8c0_0 .net "w3", 0 0, L_0x55d0c5e6c380;  1 drivers
v0x55d0c59de980_0 .net "w4", 0 0, L_0x55d0c5e6c440;  1 drivers
v0x55d0c59dead0_0 .net "w5", 0 0, L_0x55d0c5e6c4b0;  1 drivers
S_0x55d0c59dec30 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59dd2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e6cae0 .functor XOR 1, L_0x55d0c5e6d060, L_0x55d0c5e6d190, C4<0>, C4<0>;
L_0x55d0c5e6cb50 .functor XOR 1, L_0x55d0c5e6cae0, L_0x55d0c5e6d310, C4<0>, C4<0>;
L_0x55d0c5e6cc10 .functor AND 1, L_0x55d0c5e6d060, L_0x55d0c5e6d190, C4<1>, C4<1>;
L_0x55d0c5e6cd20 .functor AND 1, L_0x55d0c5e6d060, L_0x55d0c5e6d310, C4<1>, C4<1>;
L_0x55d0c5e6cde0 .functor AND 1, L_0x55d0c5e6d190, L_0x55d0c5e6d310, C4<1>, C4<1>;
L_0x55d0c5e6ce50 .functor OR 1, L_0x55d0c5e6cc10, L_0x55d0c5e6cd20, C4<0>, C4<0>;
L_0x55d0c5e6cfa0 .functor OR 1, L_0x55d0c5e6cde0, L_0x55d0c5e6ce50, C4<0>, C4<0>;
v0x55d0c59dee60_0 .net "a", 0 0, L_0x55d0c5e6d060;  1 drivers
v0x55d0c59def20_0 .net "b", 0 0, L_0x55d0c5e6d190;  1 drivers
v0x55d0c59defe0_0 .net "ca", 0 0, L_0x55d0c5e6cfa0;  1 drivers
v0x55d0c59df0b0_0 .net "cin", 0 0, L_0x55d0c5e6d310;  1 drivers
v0x55d0c59df170_0 .net "sum", 0 0, L_0x55d0c5e6cb50;  1 drivers
v0x55d0c59df280_0 .net "w1", 0 0, L_0x55d0c5e6cae0;  1 drivers
v0x55d0c59df340_0 .net "w2", 0 0, L_0x55d0c5e6cc10;  1 drivers
v0x55d0c59df400_0 .net "w3", 0 0, L_0x55d0c5e6cd20;  1 drivers
v0x55d0c59df4c0_0 .net "w4", 0 0, L_0x55d0c5e6cde0;  1 drivers
v0x55d0c59df610_0 .net "w5", 0 0, L_0x55d0c5e6ce50;  1 drivers
S_0x55d0c59df770 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59dd2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e6d440 .functor XOR 1, L_0x55d0c5e6d8e0, L_0x55d0c5e6db00, C4<0>, C4<0>;
L_0x55d0c5e6d4b0 .functor XOR 1, L_0x55d0c5e6d440, L_0x55d0c5e6dcc0, C4<0>, C4<0>;
L_0x55d0c5e6d520 .functor AND 1, L_0x55d0c5e6d8e0, L_0x55d0c5e6db00, C4<1>, C4<1>;
L_0x55d0c5e6d590 .functor AND 1, L_0x55d0c5e6d8e0, L_0x55d0c5e6dcc0, C4<1>, C4<1>;
L_0x55d0c5e6d650 .functor AND 1, L_0x55d0c5e6db00, L_0x55d0c5e6dcc0, C4<1>, C4<1>;
L_0x55d0c5e6d6c0 .functor OR 1, L_0x55d0c5e6d520, L_0x55d0c5e6d590, C4<0>, C4<0>;
L_0x55d0c5e6d7d0 .functor OR 1, L_0x55d0c5e6d650, L_0x55d0c5e6d6c0, C4<0>, C4<0>;
v0x55d0c59df970_0 .net "a", 0 0, L_0x55d0c5e6d8e0;  1 drivers
v0x55d0c59dfa50_0 .net "b", 0 0, L_0x55d0c5e6db00;  1 drivers
v0x55d0c59dfb10_0 .net "ca", 0 0, L_0x55d0c5e6d7d0;  1 drivers
v0x55d0c59dfbe0_0 .net "cin", 0 0, L_0x55d0c5e6dcc0;  1 drivers
v0x55d0c59dfca0_0 .net "sum", 0 0, L_0x55d0c5e6d4b0;  1 drivers
v0x55d0c59dfdb0_0 .net "w1", 0 0, L_0x55d0c5e6d440;  1 drivers
v0x55d0c59dfe70_0 .net "w2", 0 0, L_0x55d0c5e6d520;  1 drivers
v0x55d0c59dff30_0 .net "w3", 0 0, L_0x55d0c5e6d590;  1 drivers
v0x55d0c59dfff0_0 .net "w4", 0 0, L_0x55d0c5e6d650;  1 drivers
v0x55d0c59e0140_0 .net "w5", 0 0, L_0x55d0c5e6d6c0;  1 drivers
S_0x55d0c59e07a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59dd040;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59e3760_0 .net "a", 3 0, L_0x55d0c5e70990;  1 drivers
v0x55d0c59e3860_0 .net "b", 3 0, L_0x55d0c5e70a80;  1 drivers
v0x55d0c59e3940_0 .net "ca", 3 0, L_0x55d0c5e70820;  1 drivers
v0x55d0c59e3a00_0 .net "cin", 3 0, L_0x55d0c5e70b70;  1 drivers
v0x55d0c59e3ae0_0 .net "sum", 3 0, L_0x55d0c5e70780;  1 drivers
L_0x55d0c5e6e800 .part L_0x55d0c5e70990, 0, 1;
L_0x55d0c5e6e930 .part L_0x55d0c5e70a80, 0, 1;
L_0x55d0c5e6ea60 .part L_0x55d0c5e70b70, 0, 1;
L_0x55d0c5e6f030 .part L_0x55d0c5e70990, 1, 1;
L_0x55d0c5e6f160 .part L_0x55d0c5e70a80, 1, 1;
L_0x55d0c5e6f290 .part L_0x55d0c5e70b70, 1, 1;
L_0x55d0c5e6f950 .part L_0x55d0c5e70990, 2, 1;
L_0x55d0c5e6fa80 .part L_0x55d0c5e70a80, 2, 1;
L_0x55d0c5e6fc00 .part L_0x55d0c5e70b70, 2, 1;
L_0x55d0c5e701d0 .part L_0x55d0c5e70990, 3, 1;
L_0x55d0c5e70390 .part L_0x55d0c5e70a80, 3, 1;
L_0x55d0c5e70550 .part L_0x55d0c5e70b70, 3, 1;
L_0x55d0c5e70780 .concat8 [ 1 1 1 1], L_0x55d0c5e6e2e0, L_0x55d0c5e6ec00, L_0x55d0c5e6f430, L_0x55d0c5e6fda0;
L_0x55d0c5e70820 .concat8 [ 1 1 1 1], L_0x55d0c5e6e6f0, L_0x55d0c5e6ef20, L_0x55d0c5e6f840, L_0x55d0c5e700c0;
S_0x55d0c59e0a10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59e07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e6de80 .functor XOR 1, L_0x55d0c5e6e800, L_0x55d0c5e6e930, C4<0>, C4<0>;
L_0x55d0c5e6e2e0 .functor XOR 1, L_0x55d0c5e6de80, L_0x55d0c5e6ea60, C4<0>, C4<0>;
L_0x55d0c5e6e3a0 .functor AND 1, L_0x55d0c5e6e800, L_0x55d0c5e6e930, C4<1>, C4<1>;
L_0x55d0c5e6e4b0 .functor AND 1, L_0x55d0c5e6e800, L_0x55d0c5e6ea60, C4<1>, C4<1>;
L_0x55d0c5e6e570 .functor AND 1, L_0x55d0c5e6e930, L_0x55d0c5e6ea60, C4<1>, C4<1>;
L_0x55d0c5e6e5e0 .functor OR 1, L_0x55d0c5e6e3a0, L_0x55d0c5e6e4b0, C4<0>, C4<0>;
L_0x55d0c5e6e6f0 .functor OR 1, L_0x55d0c5e6e570, L_0x55d0c5e6e5e0, C4<0>, C4<0>;
v0x55d0c59e0c90_0 .net "a", 0 0, L_0x55d0c5e6e800;  1 drivers
v0x55d0c59e0d70_0 .net "b", 0 0, L_0x55d0c5e6e930;  1 drivers
v0x55d0c59e0e30_0 .net "ca", 0 0, L_0x55d0c5e6e6f0;  1 drivers
v0x55d0c59e0f00_0 .net "cin", 0 0, L_0x55d0c5e6ea60;  1 drivers
v0x55d0c59e0fc0_0 .net "sum", 0 0, L_0x55d0c5e6e2e0;  1 drivers
v0x55d0c59e10d0_0 .net "w1", 0 0, L_0x55d0c5e6de80;  1 drivers
v0x55d0c59e1190_0 .net "w2", 0 0, L_0x55d0c5e6e3a0;  1 drivers
v0x55d0c59e1250_0 .net "w3", 0 0, L_0x55d0c5e6e4b0;  1 drivers
v0x55d0c59e1310_0 .net "w4", 0 0, L_0x55d0c5e6e570;  1 drivers
v0x55d0c59e1460_0 .net "w5", 0 0, L_0x55d0c5e6e5e0;  1 drivers
S_0x55d0c59e15c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59e07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e6eb90 .functor XOR 1, L_0x55d0c5e6f030, L_0x55d0c5e6f160, C4<0>, C4<0>;
L_0x55d0c5e6ec00 .functor XOR 1, L_0x55d0c5e6eb90, L_0x55d0c5e6f290, C4<0>, C4<0>;
L_0x55d0c5e6ec70 .functor AND 1, L_0x55d0c5e6f030, L_0x55d0c5e6f160, C4<1>, C4<1>;
L_0x55d0c5e6ece0 .functor AND 1, L_0x55d0c5e6f030, L_0x55d0c5e6f290, C4<1>, C4<1>;
L_0x55d0c5e6eda0 .functor AND 1, L_0x55d0c5e6f160, L_0x55d0c5e6f290, C4<1>, C4<1>;
L_0x55d0c5e6ee10 .functor OR 1, L_0x55d0c5e6ec70, L_0x55d0c5e6ece0, C4<0>, C4<0>;
L_0x55d0c5e6ef20 .functor OR 1, L_0x55d0c5e6eda0, L_0x55d0c5e6ee10, C4<0>, C4<0>;
v0x55d0c59e17e0_0 .net "a", 0 0, L_0x55d0c5e6f030;  1 drivers
v0x55d0c59e18a0_0 .net "b", 0 0, L_0x55d0c5e6f160;  1 drivers
v0x55d0c59e1960_0 .net "ca", 0 0, L_0x55d0c5e6ef20;  1 drivers
v0x55d0c59e1a30_0 .net "cin", 0 0, L_0x55d0c5e6f290;  1 drivers
v0x55d0c59e1af0_0 .net "sum", 0 0, L_0x55d0c5e6ec00;  1 drivers
v0x55d0c59e1c00_0 .net "w1", 0 0, L_0x55d0c5e6eb90;  1 drivers
v0x55d0c59e1cc0_0 .net "w2", 0 0, L_0x55d0c5e6ec70;  1 drivers
v0x55d0c59e1d80_0 .net "w3", 0 0, L_0x55d0c5e6ece0;  1 drivers
v0x55d0c59e1e40_0 .net "w4", 0 0, L_0x55d0c5e6eda0;  1 drivers
v0x55d0c59e1f90_0 .net "w5", 0 0, L_0x55d0c5e6ee10;  1 drivers
S_0x55d0c59e20f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59e07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e6f3c0 .functor XOR 1, L_0x55d0c5e6f950, L_0x55d0c5e6fa80, C4<0>, C4<0>;
L_0x55d0c5e6f430 .functor XOR 1, L_0x55d0c5e6f3c0, L_0x55d0c5e6fc00, C4<0>, C4<0>;
L_0x55d0c5e6f4f0 .functor AND 1, L_0x55d0c5e6f950, L_0x55d0c5e6fa80, C4<1>, C4<1>;
L_0x55d0c5e6f600 .functor AND 1, L_0x55d0c5e6f950, L_0x55d0c5e6fc00, C4<1>, C4<1>;
L_0x55d0c5e6f6c0 .functor AND 1, L_0x55d0c5e6fa80, L_0x55d0c5e6fc00, C4<1>, C4<1>;
L_0x55d0c5e6f730 .functor OR 1, L_0x55d0c5e6f4f0, L_0x55d0c5e6f600, C4<0>, C4<0>;
L_0x55d0c5e6f840 .functor OR 1, L_0x55d0c5e6f6c0, L_0x55d0c5e6f730, C4<0>, C4<0>;
v0x55d0c59e2320_0 .net "a", 0 0, L_0x55d0c5e6f950;  1 drivers
v0x55d0c59e23e0_0 .net "b", 0 0, L_0x55d0c5e6fa80;  1 drivers
v0x55d0c59e24a0_0 .net "ca", 0 0, L_0x55d0c5e6f840;  1 drivers
v0x55d0c59e2570_0 .net "cin", 0 0, L_0x55d0c5e6fc00;  1 drivers
v0x55d0c59e2630_0 .net "sum", 0 0, L_0x55d0c5e6f430;  1 drivers
v0x55d0c59e2740_0 .net "w1", 0 0, L_0x55d0c5e6f3c0;  1 drivers
v0x55d0c59e2800_0 .net "w2", 0 0, L_0x55d0c5e6f4f0;  1 drivers
v0x55d0c59e28c0_0 .net "w3", 0 0, L_0x55d0c5e6f600;  1 drivers
v0x55d0c59e2980_0 .net "w4", 0 0, L_0x55d0c5e6f6c0;  1 drivers
v0x55d0c59e2ad0_0 .net "w5", 0 0, L_0x55d0c5e6f730;  1 drivers
S_0x55d0c59e2c30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59e07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e6fd30 .functor XOR 1, L_0x55d0c5e701d0, L_0x55d0c5e70390, C4<0>, C4<0>;
L_0x55d0c5e6fda0 .functor XOR 1, L_0x55d0c5e6fd30, L_0x55d0c5e70550, C4<0>, C4<0>;
L_0x55d0c5e6fe10 .functor AND 1, L_0x55d0c5e701d0, L_0x55d0c5e70390, C4<1>, C4<1>;
L_0x55d0c5e6fe80 .functor AND 1, L_0x55d0c5e701d0, L_0x55d0c5e70550, C4<1>, C4<1>;
L_0x55d0c5e6ff40 .functor AND 1, L_0x55d0c5e70390, L_0x55d0c5e70550, C4<1>, C4<1>;
L_0x55d0c5e6ffb0 .functor OR 1, L_0x55d0c5e6fe10, L_0x55d0c5e6fe80, C4<0>, C4<0>;
L_0x55d0c5e700c0 .functor OR 1, L_0x55d0c5e6ff40, L_0x55d0c5e6ffb0, C4<0>, C4<0>;
v0x55d0c59e2e30_0 .net "a", 0 0, L_0x55d0c5e701d0;  1 drivers
v0x55d0c59e2f10_0 .net "b", 0 0, L_0x55d0c5e70390;  1 drivers
v0x55d0c59e2fd0_0 .net "ca", 0 0, L_0x55d0c5e700c0;  1 drivers
v0x55d0c59e30a0_0 .net "cin", 0 0, L_0x55d0c5e70550;  1 drivers
v0x55d0c59e3160_0 .net "sum", 0 0, L_0x55d0c5e6fda0;  1 drivers
v0x55d0c59e3270_0 .net "w1", 0 0, L_0x55d0c5e6fd30;  1 drivers
v0x55d0c59e3330_0 .net "w2", 0 0, L_0x55d0c5e6fe10;  1 drivers
v0x55d0c59e33f0_0 .net "w3", 0 0, L_0x55d0c5e6fe80;  1 drivers
v0x55d0c59e34b0_0 .net "w4", 0 0, L_0x55d0c5e6ff40;  1 drivers
v0x55d0c59e3600_0 .net "w5", 0 0, L_0x55d0c5e6ffb0;  1 drivers
S_0x55d0c59e4700 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c59d5990;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c59f2c80_0 .net "a", 15 0, L_0x55d0c5e7c7f0;  1 drivers
v0x55d0c59f2d80_0 .net "b", 15 0, L_0x55d0c5e7c8e0;  1 drivers
v0x55d0c59f2e60_0 .net "ca", 15 0, L_0x55d0c5e7c660;  1 drivers
v0x55d0c59f2f20_0 .net "cin", 15 0, L_0x55d0c5e7c9d0;  1 drivers
v0x55d0c59f3000_0 .net "sum", 15 0, L_0x55d0c5e7c520;  1 drivers
L_0x55d0c5e76b90 .part L_0x55d0c5e7c7f0, 0, 8;
L_0x55d0c5e76c30 .part L_0x55d0c5e7c8e0, 0, 8;
L_0x55d0c5e76cd0 .part L_0x55d0c5e7c9d0, 0, 8;
L_0x55d0c5e7c250 .part L_0x55d0c5e7c7f0, 8, 8;
L_0x55d0c5e7c340 .part L_0x55d0c5e7c8e0, 8, 8;
L_0x55d0c5e7c430 .part L_0x55d0c5e7c9d0, 8, 8;
L_0x55d0c5e7c520 .concat8 [ 8 8 0 0], L_0x55d0c5e768c0, L_0x55d0c5e7bf80;
L_0x55d0c5e7c660 .concat8 [ 8 8 0 0], L_0x55d0c5e76a00, L_0x55d0c5e7c0c0;
S_0x55d0c59e4970 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c59e4700;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59eb5c0_0 .net "a", 7 0, L_0x55d0c5e76b90;  1 drivers
v0x55d0c59eb6c0_0 .net "b", 7 0, L_0x55d0c5e76c30;  1 drivers
v0x55d0c59eb7a0_0 .net "ca", 7 0, L_0x55d0c5e76a00;  1 drivers
v0x55d0c59eb860_0 .net "cin", 7 0, L_0x55d0c5e76cd0;  1 drivers
v0x55d0c59eb940_0 .net "sum", 7 0, L_0x55d0c5e768c0;  1 drivers
L_0x55d0c5e73d60 .part L_0x55d0c5e76b90, 0, 4;
L_0x55d0c5e73e00 .part L_0x55d0c5e76c30, 0, 4;
L_0x55d0c5e73ea0 .part L_0x55d0c5e76cd0, 0, 4;
L_0x55d0c5e765f0 .part L_0x55d0c5e76b90, 4, 4;
L_0x55d0c5e766e0 .part L_0x55d0c5e76c30, 4, 4;
L_0x55d0c5e767d0 .part L_0x55d0c5e76cd0, 4, 4;
L_0x55d0c5e768c0 .concat8 [ 4 4 0 0], L_0x55d0c5e73b50, L_0x55d0c5e763e0;
L_0x55d0c5e76a00 .concat8 [ 4 4 0 0], L_0x55d0c5e73bf0, L_0x55d0c5e76480;
S_0x55d0c59e4bf0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59e4970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59e7c00_0 .net "a", 3 0, L_0x55d0c5e73d60;  1 drivers
v0x55d0c59e7d00_0 .net "b", 3 0, L_0x55d0c5e73e00;  1 drivers
v0x55d0c59e7de0_0 .net "ca", 3 0, L_0x55d0c5e73bf0;  1 drivers
v0x55d0c59e7ea0_0 .net "cin", 3 0, L_0x55d0c5e73ea0;  1 drivers
v0x55d0c59e7f80_0 .net "sum", 3 0, L_0x55d0c5e73b50;  1 drivers
L_0x55d0c5e71bd0 .part L_0x55d0c5e73d60, 0, 1;
L_0x55d0c5e71d00 .part L_0x55d0c5e73e00, 0, 1;
L_0x55d0c5e71e30 .part L_0x55d0c5e73ea0, 0, 1;
L_0x55d0c5e72400 .part L_0x55d0c5e73d60, 1, 1;
L_0x55d0c5e72530 .part L_0x55d0c5e73e00, 1, 1;
L_0x55d0c5e72660 .part L_0x55d0c5e73ea0, 1, 1;
L_0x55d0c5e72d20 .part L_0x55d0c5e73d60, 2, 1;
L_0x55d0c5e72e50 .part L_0x55d0c5e73e00, 2, 1;
L_0x55d0c5e72fd0 .part L_0x55d0c5e73ea0, 2, 1;
L_0x55d0c5e735a0 .part L_0x55d0c5e73d60, 3, 1;
L_0x55d0c5e73760 .part L_0x55d0c5e73e00, 3, 1;
L_0x55d0c5e73920 .part L_0x55d0c5e73ea0, 3, 1;
L_0x55d0c5e73b50 .concat8 [ 1 1 1 1], L_0x55d0c5e716b0, L_0x55d0c5e71fd0, L_0x55d0c5e72800, L_0x55d0c5e73170;
L_0x55d0c5e73bf0 .concat8 [ 1 1 1 1], L_0x55d0c5e71ac0, L_0x55d0c5e722f0, L_0x55d0c5e72c10, L_0x55d0c5e73490;
S_0x55d0c59e4e90 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59e4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e70710 .functor XOR 1, L_0x55d0c5e71bd0, L_0x55d0c5e71d00, C4<0>, C4<0>;
L_0x55d0c5e716b0 .functor XOR 1, L_0x55d0c5e70710, L_0x55d0c5e71e30, C4<0>, C4<0>;
L_0x55d0c5e71770 .functor AND 1, L_0x55d0c5e71bd0, L_0x55d0c5e71d00, C4<1>, C4<1>;
L_0x55d0c5e71880 .functor AND 1, L_0x55d0c5e71bd0, L_0x55d0c5e71e30, C4<1>, C4<1>;
L_0x55d0c5e71940 .functor AND 1, L_0x55d0c5e71d00, L_0x55d0c5e71e30, C4<1>, C4<1>;
L_0x55d0c5e719b0 .functor OR 1, L_0x55d0c5e71770, L_0x55d0c5e71880, C4<0>, C4<0>;
L_0x55d0c5e71ac0 .functor OR 1, L_0x55d0c5e71940, L_0x55d0c5e719b0, C4<0>, C4<0>;
v0x55d0c59e5130_0 .net "a", 0 0, L_0x55d0c5e71bd0;  1 drivers
v0x55d0c59e5210_0 .net "b", 0 0, L_0x55d0c5e71d00;  1 drivers
v0x55d0c59e52d0_0 .net "ca", 0 0, L_0x55d0c5e71ac0;  1 drivers
v0x55d0c59e53a0_0 .net "cin", 0 0, L_0x55d0c5e71e30;  1 drivers
v0x55d0c59e5460_0 .net "sum", 0 0, L_0x55d0c5e716b0;  1 drivers
v0x55d0c59e5570_0 .net "w1", 0 0, L_0x55d0c5e70710;  1 drivers
v0x55d0c59e5630_0 .net "w2", 0 0, L_0x55d0c5e71770;  1 drivers
v0x55d0c59e56f0_0 .net "w3", 0 0, L_0x55d0c5e71880;  1 drivers
v0x55d0c59e57b0_0 .net "w4", 0 0, L_0x55d0c5e71940;  1 drivers
v0x55d0c59e5900_0 .net "w5", 0 0, L_0x55d0c5e719b0;  1 drivers
S_0x55d0c59e5a60 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59e4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e71f60 .functor XOR 1, L_0x55d0c5e72400, L_0x55d0c5e72530, C4<0>, C4<0>;
L_0x55d0c5e71fd0 .functor XOR 1, L_0x55d0c5e71f60, L_0x55d0c5e72660, C4<0>, C4<0>;
L_0x55d0c5e72040 .functor AND 1, L_0x55d0c5e72400, L_0x55d0c5e72530, C4<1>, C4<1>;
L_0x55d0c5e720b0 .functor AND 1, L_0x55d0c5e72400, L_0x55d0c5e72660, C4<1>, C4<1>;
L_0x55d0c5e72170 .functor AND 1, L_0x55d0c5e72530, L_0x55d0c5e72660, C4<1>, C4<1>;
L_0x55d0c5e721e0 .functor OR 1, L_0x55d0c5e72040, L_0x55d0c5e720b0, C4<0>, C4<0>;
L_0x55d0c5e722f0 .functor OR 1, L_0x55d0c5e72170, L_0x55d0c5e721e0, C4<0>, C4<0>;
v0x55d0c59e5c80_0 .net "a", 0 0, L_0x55d0c5e72400;  1 drivers
v0x55d0c59e5d40_0 .net "b", 0 0, L_0x55d0c5e72530;  1 drivers
v0x55d0c59e5e00_0 .net "ca", 0 0, L_0x55d0c5e722f0;  1 drivers
v0x55d0c59e5ed0_0 .net "cin", 0 0, L_0x55d0c5e72660;  1 drivers
v0x55d0c59e5f90_0 .net "sum", 0 0, L_0x55d0c5e71fd0;  1 drivers
v0x55d0c59e60a0_0 .net "w1", 0 0, L_0x55d0c5e71f60;  1 drivers
v0x55d0c59e6160_0 .net "w2", 0 0, L_0x55d0c5e72040;  1 drivers
v0x55d0c59e6220_0 .net "w3", 0 0, L_0x55d0c5e720b0;  1 drivers
v0x55d0c59e62e0_0 .net "w4", 0 0, L_0x55d0c5e72170;  1 drivers
v0x55d0c59e6430_0 .net "w5", 0 0, L_0x55d0c5e721e0;  1 drivers
S_0x55d0c59e6590 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59e4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e72790 .functor XOR 1, L_0x55d0c5e72d20, L_0x55d0c5e72e50, C4<0>, C4<0>;
L_0x55d0c5e72800 .functor XOR 1, L_0x55d0c5e72790, L_0x55d0c5e72fd0, C4<0>, C4<0>;
L_0x55d0c5e728c0 .functor AND 1, L_0x55d0c5e72d20, L_0x55d0c5e72e50, C4<1>, C4<1>;
L_0x55d0c5e729d0 .functor AND 1, L_0x55d0c5e72d20, L_0x55d0c5e72fd0, C4<1>, C4<1>;
L_0x55d0c5e72a90 .functor AND 1, L_0x55d0c5e72e50, L_0x55d0c5e72fd0, C4<1>, C4<1>;
L_0x55d0c5e72b00 .functor OR 1, L_0x55d0c5e728c0, L_0x55d0c5e729d0, C4<0>, C4<0>;
L_0x55d0c5e72c10 .functor OR 1, L_0x55d0c5e72a90, L_0x55d0c5e72b00, C4<0>, C4<0>;
v0x55d0c59e67c0_0 .net "a", 0 0, L_0x55d0c5e72d20;  1 drivers
v0x55d0c59e6880_0 .net "b", 0 0, L_0x55d0c5e72e50;  1 drivers
v0x55d0c59e6940_0 .net "ca", 0 0, L_0x55d0c5e72c10;  1 drivers
v0x55d0c59e6a10_0 .net "cin", 0 0, L_0x55d0c5e72fd0;  1 drivers
v0x55d0c59e6ad0_0 .net "sum", 0 0, L_0x55d0c5e72800;  1 drivers
v0x55d0c59e6be0_0 .net "w1", 0 0, L_0x55d0c5e72790;  1 drivers
v0x55d0c59e6ca0_0 .net "w2", 0 0, L_0x55d0c5e728c0;  1 drivers
v0x55d0c59e6d60_0 .net "w3", 0 0, L_0x55d0c5e729d0;  1 drivers
v0x55d0c59e6e20_0 .net "w4", 0 0, L_0x55d0c5e72a90;  1 drivers
v0x55d0c59e6f70_0 .net "w5", 0 0, L_0x55d0c5e72b00;  1 drivers
S_0x55d0c59e70d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59e4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e73100 .functor XOR 1, L_0x55d0c5e735a0, L_0x55d0c5e73760, C4<0>, C4<0>;
L_0x55d0c5e73170 .functor XOR 1, L_0x55d0c5e73100, L_0x55d0c5e73920, C4<0>, C4<0>;
L_0x55d0c5e731e0 .functor AND 1, L_0x55d0c5e735a0, L_0x55d0c5e73760, C4<1>, C4<1>;
L_0x55d0c5e73250 .functor AND 1, L_0x55d0c5e735a0, L_0x55d0c5e73920, C4<1>, C4<1>;
L_0x55d0c5e73310 .functor AND 1, L_0x55d0c5e73760, L_0x55d0c5e73920, C4<1>, C4<1>;
L_0x55d0c5e73380 .functor OR 1, L_0x55d0c5e731e0, L_0x55d0c5e73250, C4<0>, C4<0>;
L_0x55d0c5e73490 .functor OR 1, L_0x55d0c5e73310, L_0x55d0c5e73380, C4<0>, C4<0>;
v0x55d0c59e72d0_0 .net "a", 0 0, L_0x55d0c5e735a0;  1 drivers
v0x55d0c59e73b0_0 .net "b", 0 0, L_0x55d0c5e73760;  1 drivers
v0x55d0c59e7470_0 .net "ca", 0 0, L_0x55d0c5e73490;  1 drivers
v0x55d0c59e7540_0 .net "cin", 0 0, L_0x55d0c5e73920;  1 drivers
v0x55d0c59e7600_0 .net "sum", 0 0, L_0x55d0c5e73170;  1 drivers
v0x55d0c59e7710_0 .net "w1", 0 0, L_0x55d0c5e73100;  1 drivers
v0x55d0c59e77d0_0 .net "w2", 0 0, L_0x55d0c5e731e0;  1 drivers
v0x55d0c59e7890_0 .net "w3", 0 0, L_0x55d0c5e73250;  1 drivers
v0x55d0c59e7950_0 .net "w4", 0 0, L_0x55d0c5e73310;  1 drivers
v0x55d0c59e7aa0_0 .net "w5", 0 0, L_0x55d0c5e73380;  1 drivers
S_0x55d0c59e8100 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59e4970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59eb0c0_0 .net "a", 3 0, L_0x55d0c5e765f0;  1 drivers
v0x55d0c59eb1c0_0 .net "b", 3 0, L_0x55d0c5e766e0;  1 drivers
v0x55d0c59eb2a0_0 .net "ca", 3 0, L_0x55d0c5e76480;  1 drivers
v0x55d0c59eb360_0 .net "cin", 3 0, L_0x55d0c5e767d0;  1 drivers
v0x55d0c59eb440_0 .net "sum", 3 0, L_0x55d0c5e763e0;  1 drivers
L_0x55d0c5e74460 .part L_0x55d0c5e765f0, 0, 1;
L_0x55d0c5e74590 .part L_0x55d0c5e766e0, 0, 1;
L_0x55d0c5e746c0 .part L_0x55d0c5e767d0, 0, 1;
L_0x55d0c5e74c90 .part L_0x55d0c5e765f0, 1, 1;
L_0x55d0c5e74dc0 .part L_0x55d0c5e766e0, 1, 1;
L_0x55d0c5e74ef0 .part L_0x55d0c5e767d0, 1, 1;
L_0x55d0c5e755b0 .part L_0x55d0c5e765f0, 2, 1;
L_0x55d0c5e756e0 .part L_0x55d0c5e766e0, 2, 1;
L_0x55d0c5e75860 .part L_0x55d0c5e767d0, 2, 1;
L_0x55d0c5e75e30 .part L_0x55d0c5e765f0, 3, 1;
L_0x55d0c5e75ff0 .part L_0x55d0c5e766e0, 3, 1;
L_0x55d0c5e761b0 .part L_0x55d0c5e767d0, 3, 1;
L_0x55d0c5e763e0 .concat8 [ 1 1 1 1], L_0x55d0c5e73f40, L_0x55d0c5e74860, L_0x55d0c5e75090, L_0x55d0c5e75a00;
L_0x55d0c5e76480 .concat8 [ 1 1 1 1], L_0x55d0c5e74350, L_0x55d0c5e74b80, L_0x55d0c5e754a0, L_0x55d0c5e75d20;
S_0x55d0c59e8370 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59e8100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e73ae0 .functor XOR 1, L_0x55d0c5e74460, L_0x55d0c5e74590, C4<0>, C4<0>;
L_0x55d0c5e73f40 .functor XOR 1, L_0x55d0c5e73ae0, L_0x55d0c5e746c0, C4<0>, C4<0>;
L_0x55d0c5e74000 .functor AND 1, L_0x55d0c5e74460, L_0x55d0c5e74590, C4<1>, C4<1>;
L_0x55d0c5e74110 .functor AND 1, L_0x55d0c5e74460, L_0x55d0c5e746c0, C4<1>, C4<1>;
L_0x55d0c5e741d0 .functor AND 1, L_0x55d0c5e74590, L_0x55d0c5e746c0, C4<1>, C4<1>;
L_0x55d0c5e74240 .functor OR 1, L_0x55d0c5e74000, L_0x55d0c5e74110, C4<0>, C4<0>;
L_0x55d0c5e74350 .functor OR 1, L_0x55d0c5e741d0, L_0x55d0c5e74240, C4<0>, C4<0>;
v0x55d0c59e85f0_0 .net "a", 0 0, L_0x55d0c5e74460;  1 drivers
v0x55d0c59e86d0_0 .net "b", 0 0, L_0x55d0c5e74590;  1 drivers
v0x55d0c59e8790_0 .net "ca", 0 0, L_0x55d0c5e74350;  1 drivers
v0x55d0c59e8860_0 .net "cin", 0 0, L_0x55d0c5e746c0;  1 drivers
v0x55d0c59e8920_0 .net "sum", 0 0, L_0x55d0c5e73f40;  1 drivers
v0x55d0c59e8a30_0 .net "w1", 0 0, L_0x55d0c5e73ae0;  1 drivers
v0x55d0c59e8af0_0 .net "w2", 0 0, L_0x55d0c5e74000;  1 drivers
v0x55d0c59e8bb0_0 .net "w3", 0 0, L_0x55d0c5e74110;  1 drivers
v0x55d0c59e8c70_0 .net "w4", 0 0, L_0x55d0c5e741d0;  1 drivers
v0x55d0c59e8dc0_0 .net "w5", 0 0, L_0x55d0c5e74240;  1 drivers
S_0x55d0c59e8f20 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59e8100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e747f0 .functor XOR 1, L_0x55d0c5e74c90, L_0x55d0c5e74dc0, C4<0>, C4<0>;
L_0x55d0c5e74860 .functor XOR 1, L_0x55d0c5e747f0, L_0x55d0c5e74ef0, C4<0>, C4<0>;
L_0x55d0c5e748d0 .functor AND 1, L_0x55d0c5e74c90, L_0x55d0c5e74dc0, C4<1>, C4<1>;
L_0x55d0c5e74940 .functor AND 1, L_0x55d0c5e74c90, L_0x55d0c5e74ef0, C4<1>, C4<1>;
L_0x55d0c5e74a00 .functor AND 1, L_0x55d0c5e74dc0, L_0x55d0c5e74ef0, C4<1>, C4<1>;
L_0x55d0c5e74a70 .functor OR 1, L_0x55d0c5e748d0, L_0x55d0c5e74940, C4<0>, C4<0>;
L_0x55d0c5e74b80 .functor OR 1, L_0x55d0c5e74a00, L_0x55d0c5e74a70, C4<0>, C4<0>;
v0x55d0c59e9140_0 .net "a", 0 0, L_0x55d0c5e74c90;  1 drivers
v0x55d0c59e9200_0 .net "b", 0 0, L_0x55d0c5e74dc0;  1 drivers
v0x55d0c59e92c0_0 .net "ca", 0 0, L_0x55d0c5e74b80;  1 drivers
v0x55d0c59e9390_0 .net "cin", 0 0, L_0x55d0c5e74ef0;  1 drivers
v0x55d0c59e9450_0 .net "sum", 0 0, L_0x55d0c5e74860;  1 drivers
v0x55d0c59e9560_0 .net "w1", 0 0, L_0x55d0c5e747f0;  1 drivers
v0x55d0c59e9620_0 .net "w2", 0 0, L_0x55d0c5e748d0;  1 drivers
v0x55d0c59e96e0_0 .net "w3", 0 0, L_0x55d0c5e74940;  1 drivers
v0x55d0c59e97a0_0 .net "w4", 0 0, L_0x55d0c5e74a00;  1 drivers
v0x55d0c59e98f0_0 .net "w5", 0 0, L_0x55d0c5e74a70;  1 drivers
S_0x55d0c59e9a50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59e8100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e75020 .functor XOR 1, L_0x55d0c5e755b0, L_0x55d0c5e756e0, C4<0>, C4<0>;
L_0x55d0c5e75090 .functor XOR 1, L_0x55d0c5e75020, L_0x55d0c5e75860, C4<0>, C4<0>;
L_0x55d0c5e75150 .functor AND 1, L_0x55d0c5e755b0, L_0x55d0c5e756e0, C4<1>, C4<1>;
L_0x55d0c5e75260 .functor AND 1, L_0x55d0c5e755b0, L_0x55d0c5e75860, C4<1>, C4<1>;
L_0x55d0c5e75320 .functor AND 1, L_0x55d0c5e756e0, L_0x55d0c5e75860, C4<1>, C4<1>;
L_0x55d0c5e75390 .functor OR 1, L_0x55d0c5e75150, L_0x55d0c5e75260, C4<0>, C4<0>;
L_0x55d0c5e754a0 .functor OR 1, L_0x55d0c5e75320, L_0x55d0c5e75390, C4<0>, C4<0>;
v0x55d0c59e9c80_0 .net "a", 0 0, L_0x55d0c5e755b0;  1 drivers
v0x55d0c59e9d40_0 .net "b", 0 0, L_0x55d0c5e756e0;  1 drivers
v0x55d0c59e9e00_0 .net "ca", 0 0, L_0x55d0c5e754a0;  1 drivers
v0x55d0c59e9ed0_0 .net "cin", 0 0, L_0x55d0c5e75860;  1 drivers
v0x55d0c59e9f90_0 .net "sum", 0 0, L_0x55d0c5e75090;  1 drivers
v0x55d0c59ea0a0_0 .net "w1", 0 0, L_0x55d0c5e75020;  1 drivers
v0x55d0c59ea160_0 .net "w2", 0 0, L_0x55d0c5e75150;  1 drivers
v0x55d0c59ea220_0 .net "w3", 0 0, L_0x55d0c5e75260;  1 drivers
v0x55d0c59ea2e0_0 .net "w4", 0 0, L_0x55d0c5e75320;  1 drivers
v0x55d0c59ea430_0 .net "w5", 0 0, L_0x55d0c5e75390;  1 drivers
S_0x55d0c59ea590 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59e8100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e75990 .functor XOR 1, L_0x55d0c5e75e30, L_0x55d0c5e75ff0, C4<0>, C4<0>;
L_0x55d0c5e75a00 .functor XOR 1, L_0x55d0c5e75990, L_0x55d0c5e761b0, C4<0>, C4<0>;
L_0x55d0c5e75a70 .functor AND 1, L_0x55d0c5e75e30, L_0x55d0c5e75ff0, C4<1>, C4<1>;
L_0x55d0c5e75ae0 .functor AND 1, L_0x55d0c5e75e30, L_0x55d0c5e761b0, C4<1>, C4<1>;
L_0x55d0c5e75ba0 .functor AND 1, L_0x55d0c5e75ff0, L_0x55d0c5e761b0, C4<1>, C4<1>;
L_0x55d0c5e75c10 .functor OR 1, L_0x55d0c5e75a70, L_0x55d0c5e75ae0, C4<0>, C4<0>;
L_0x55d0c5e75d20 .functor OR 1, L_0x55d0c5e75ba0, L_0x55d0c5e75c10, C4<0>, C4<0>;
v0x55d0c59ea790_0 .net "a", 0 0, L_0x55d0c5e75e30;  1 drivers
v0x55d0c59ea870_0 .net "b", 0 0, L_0x55d0c5e75ff0;  1 drivers
v0x55d0c59ea930_0 .net "ca", 0 0, L_0x55d0c5e75d20;  1 drivers
v0x55d0c59eaa00_0 .net "cin", 0 0, L_0x55d0c5e761b0;  1 drivers
v0x55d0c59eaac0_0 .net "sum", 0 0, L_0x55d0c5e75a00;  1 drivers
v0x55d0c59eabd0_0 .net "w1", 0 0, L_0x55d0c5e75990;  1 drivers
v0x55d0c59eac90_0 .net "w2", 0 0, L_0x55d0c5e75a70;  1 drivers
v0x55d0c59ead50_0 .net "w3", 0 0, L_0x55d0c5e75ae0;  1 drivers
v0x55d0c59eae10_0 .net "w4", 0 0, L_0x55d0c5e75ba0;  1 drivers
v0x55d0c59eaf60_0 .net "w5", 0 0, L_0x55d0c5e75c10;  1 drivers
S_0x55d0c59ebb10 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c59e4700;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59f2730_0 .net "a", 7 0, L_0x55d0c5e7c250;  1 drivers
v0x55d0c59f2830_0 .net "b", 7 0, L_0x55d0c5e7c340;  1 drivers
v0x55d0c59f2910_0 .net "ca", 7 0, L_0x55d0c5e7c0c0;  1 drivers
v0x55d0c59f29d0_0 .net "cin", 7 0, L_0x55d0c5e7c430;  1 drivers
v0x55d0c59f2ab0_0 .net "sum", 7 0, L_0x55d0c5e7bf80;  1 drivers
L_0x55d0c5e79420 .part L_0x55d0c5e7c250, 0, 4;
L_0x55d0c5e794c0 .part L_0x55d0c5e7c340, 0, 4;
L_0x55d0c5e79560 .part L_0x55d0c5e7c430, 0, 4;
L_0x55d0c5e7bcb0 .part L_0x55d0c5e7c250, 4, 4;
L_0x55d0c5e7bda0 .part L_0x55d0c5e7c340, 4, 4;
L_0x55d0c5e7be90 .part L_0x55d0c5e7c430, 4, 4;
L_0x55d0c5e7bf80 .concat8 [ 4 4 0 0], L_0x55d0c5e79210, L_0x55d0c5e7baa0;
L_0x55d0c5e7c0c0 .concat8 [ 4 4 0 0], L_0x55d0c5e792b0, L_0x55d0c5e7bb40;
S_0x55d0c59ebd80 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59ebb10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59eed70_0 .net "a", 3 0, L_0x55d0c5e79420;  1 drivers
v0x55d0c59eee70_0 .net "b", 3 0, L_0x55d0c5e794c0;  1 drivers
v0x55d0c59eef50_0 .net "ca", 3 0, L_0x55d0c5e792b0;  1 drivers
v0x55d0c59ef010_0 .net "cin", 3 0, L_0x55d0c5e79560;  1 drivers
v0x55d0c59ef0f0_0 .net "sum", 3 0, L_0x55d0c5e79210;  1 drivers
L_0x55d0c5e77290 .part L_0x55d0c5e79420, 0, 1;
L_0x55d0c5e773c0 .part L_0x55d0c5e794c0, 0, 1;
L_0x55d0c5e774f0 .part L_0x55d0c5e79560, 0, 1;
L_0x55d0c5e77ac0 .part L_0x55d0c5e79420, 1, 1;
L_0x55d0c5e77bf0 .part L_0x55d0c5e794c0, 1, 1;
L_0x55d0c5e77d20 .part L_0x55d0c5e79560, 1, 1;
L_0x55d0c5e783e0 .part L_0x55d0c5e79420, 2, 1;
L_0x55d0c5e78510 .part L_0x55d0c5e794c0, 2, 1;
L_0x55d0c5e78690 .part L_0x55d0c5e79560, 2, 1;
L_0x55d0c5e78c60 .part L_0x55d0c5e79420, 3, 1;
L_0x55d0c5e78e20 .part L_0x55d0c5e794c0, 3, 1;
L_0x55d0c5e78fe0 .part L_0x55d0c5e79560, 3, 1;
L_0x55d0c5e79210 .concat8 [ 1 1 1 1], L_0x55d0c5e76d70, L_0x55d0c5e77690, L_0x55d0c5e77ec0, L_0x55d0c5e78830;
L_0x55d0c5e792b0 .concat8 [ 1 1 1 1], L_0x55d0c5e77180, L_0x55d0c5e779b0, L_0x55d0c5e782d0, L_0x55d0c5e78b50;
S_0x55d0c59ec000 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59ebd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e76370 .functor XOR 1, L_0x55d0c5e77290, L_0x55d0c5e773c0, C4<0>, C4<0>;
L_0x55d0c5e76d70 .functor XOR 1, L_0x55d0c5e76370, L_0x55d0c5e774f0, C4<0>, C4<0>;
L_0x55d0c5e76e30 .functor AND 1, L_0x55d0c5e77290, L_0x55d0c5e773c0, C4<1>, C4<1>;
L_0x55d0c5e76f40 .functor AND 1, L_0x55d0c5e77290, L_0x55d0c5e774f0, C4<1>, C4<1>;
L_0x55d0c5e77000 .functor AND 1, L_0x55d0c5e773c0, L_0x55d0c5e774f0, C4<1>, C4<1>;
L_0x55d0c5e77070 .functor OR 1, L_0x55d0c5e76e30, L_0x55d0c5e76f40, C4<0>, C4<0>;
L_0x55d0c5e77180 .functor OR 1, L_0x55d0c5e77000, L_0x55d0c5e77070, C4<0>, C4<0>;
v0x55d0c59ec2a0_0 .net "a", 0 0, L_0x55d0c5e77290;  1 drivers
v0x55d0c59ec380_0 .net "b", 0 0, L_0x55d0c5e773c0;  1 drivers
v0x55d0c59ec440_0 .net "ca", 0 0, L_0x55d0c5e77180;  1 drivers
v0x55d0c59ec510_0 .net "cin", 0 0, L_0x55d0c5e774f0;  1 drivers
v0x55d0c59ec5d0_0 .net "sum", 0 0, L_0x55d0c5e76d70;  1 drivers
v0x55d0c59ec6e0_0 .net "w1", 0 0, L_0x55d0c5e76370;  1 drivers
v0x55d0c59ec7a0_0 .net "w2", 0 0, L_0x55d0c5e76e30;  1 drivers
v0x55d0c59ec860_0 .net "w3", 0 0, L_0x55d0c5e76f40;  1 drivers
v0x55d0c59ec920_0 .net "w4", 0 0, L_0x55d0c5e77000;  1 drivers
v0x55d0c59eca70_0 .net "w5", 0 0, L_0x55d0c5e77070;  1 drivers
S_0x55d0c59ecbd0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59ebd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e77620 .functor XOR 1, L_0x55d0c5e77ac0, L_0x55d0c5e77bf0, C4<0>, C4<0>;
L_0x55d0c5e77690 .functor XOR 1, L_0x55d0c5e77620, L_0x55d0c5e77d20, C4<0>, C4<0>;
L_0x55d0c5e77700 .functor AND 1, L_0x55d0c5e77ac0, L_0x55d0c5e77bf0, C4<1>, C4<1>;
L_0x55d0c5e77770 .functor AND 1, L_0x55d0c5e77ac0, L_0x55d0c5e77d20, C4<1>, C4<1>;
L_0x55d0c5e77830 .functor AND 1, L_0x55d0c5e77bf0, L_0x55d0c5e77d20, C4<1>, C4<1>;
L_0x55d0c5e778a0 .functor OR 1, L_0x55d0c5e77700, L_0x55d0c5e77770, C4<0>, C4<0>;
L_0x55d0c5e779b0 .functor OR 1, L_0x55d0c5e77830, L_0x55d0c5e778a0, C4<0>, C4<0>;
v0x55d0c59ecdf0_0 .net "a", 0 0, L_0x55d0c5e77ac0;  1 drivers
v0x55d0c59eceb0_0 .net "b", 0 0, L_0x55d0c5e77bf0;  1 drivers
v0x55d0c59ecf70_0 .net "ca", 0 0, L_0x55d0c5e779b0;  1 drivers
v0x55d0c59ed040_0 .net "cin", 0 0, L_0x55d0c5e77d20;  1 drivers
v0x55d0c59ed100_0 .net "sum", 0 0, L_0x55d0c5e77690;  1 drivers
v0x55d0c59ed210_0 .net "w1", 0 0, L_0x55d0c5e77620;  1 drivers
v0x55d0c59ed2d0_0 .net "w2", 0 0, L_0x55d0c5e77700;  1 drivers
v0x55d0c59ed390_0 .net "w3", 0 0, L_0x55d0c5e77770;  1 drivers
v0x55d0c59ed450_0 .net "w4", 0 0, L_0x55d0c5e77830;  1 drivers
v0x55d0c59ed5a0_0 .net "w5", 0 0, L_0x55d0c5e778a0;  1 drivers
S_0x55d0c59ed700 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59ebd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e77e50 .functor XOR 1, L_0x55d0c5e783e0, L_0x55d0c5e78510, C4<0>, C4<0>;
L_0x55d0c5e77ec0 .functor XOR 1, L_0x55d0c5e77e50, L_0x55d0c5e78690, C4<0>, C4<0>;
L_0x55d0c5e77f80 .functor AND 1, L_0x55d0c5e783e0, L_0x55d0c5e78510, C4<1>, C4<1>;
L_0x55d0c5e78090 .functor AND 1, L_0x55d0c5e783e0, L_0x55d0c5e78690, C4<1>, C4<1>;
L_0x55d0c5e78150 .functor AND 1, L_0x55d0c5e78510, L_0x55d0c5e78690, C4<1>, C4<1>;
L_0x55d0c5e781c0 .functor OR 1, L_0x55d0c5e77f80, L_0x55d0c5e78090, C4<0>, C4<0>;
L_0x55d0c5e782d0 .functor OR 1, L_0x55d0c5e78150, L_0x55d0c5e781c0, C4<0>, C4<0>;
v0x55d0c59ed930_0 .net "a", 0 0, L_0x55d0c5e783e0;  1 drivers
v0x55d0c59ed9f0_0 .net "b", 0 0, L_0x55d0c5e78510;  1 drivers
v0x55d0c59edab0_0 .net "ca", 0 0, L_0x55d0c5e782d0;  1 drivers
v0x55d0c59edb80_0 .net "cin", 0 0, L_0x55d0c5e78690;  1 drivers
v0x55d0c59edc40_0 .net "sum", 0 0, L_0x55d0c5e77ec0;  1 drivers
v0x55d0c59edd50_0 .net "w1", 0 0, L_0x55d0c5e77e50;  1 drivers
v0x55d0c59ede10_0 .net "w2", 0 0, L_0x55d0c5e77f80;  1 drivers
v0x55d0c59eded0_0 .net "w3", 0 0, L_0x55d0c5e78090;  1 drivers
v0x55d0c59edf90_0 .net "w4", 0 0, L_0x55d0c5e78150;  1 drivers
v0x55d0c59ee0e0_0 .net "w5", 0 0, L_0x55d0c5e781c0;  1 drivers
S_0x55d0c59ee240 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59ebd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e787c0 .functor XOR 1, L_0x55d0c5e78c60, L_0x55d0c5e78e20, C4<0>, C4<0>;
L_0x55d0c5e78830 .functor XOR 1, L_0x55d0c5e787c0, L_0x55d0c5e78fe0, C4<0>, C4<0>;
L_0x55d0c5e788a0 .functor AND 1, L_0x55d0c5e78c60, L_0x55d0c5e78e20, C4<1>, C4<1>;
L_0x55d0c5e78910 .functor AND 1, L_0x55d0c5e78c60, L_0x55d0c5e78fe0, C4<1>, C4<1>;
L_0x55d0c5e789d0 .functor AND 1, L_0x55d0c5e78e20, L_0x55d0c5e78fe0, C4<1>, C4<1>;
L_0x55d0c5e78a40 .functor OR 1, L_0x55d0c5e788a0, L_0x55d0c5e78910, C4<0>, C4<0>;
L_0x55d0c5e78b50 .functor OR 1, L_0x55d0c5e789d0, L_0x55d0c5e78a40, C4<0>, C4<0>;
v0x55d0c59ee440_0 .net "a", 0 0, L_0x55d0c5e78c60;  1 drivers
v0x55d0c59ee520_0 .net "b", 0 0, L_0x55d0c5e78e20;  1 drivers
v0x55d0c59ee5e0_0 .net "ca", 0 0, L_0x55d0c5e78b50;  1 drivers
v0x55d0c59ee6b0_0 .net "cin", 0 0, L_0x55d0c5e78fe0;  1 drivers
v0x55d0c59ee770_0 .net "sum", 0 0, L_0x55d0c5e78830;  1 drivers
v0x55d0c59ee880_0 .net "w1", 0 0, L_0x55d0c5e787c0;  1 drivers
v0x55d0c59ee940_0 .net "w2", 0 0, L_0x55d0c5e788a0;  1 drivers
v0x55d0c59eea00_0 .net "w3", 0 0, L_0x55d0c5e78910;  1 drivers
v0x55d0c59eeac0_0 .net "w4", 0 0, L_0x55d0c5e789d0;  1 drivers
v0x55d0c59eec10_0 .net "w5", 0 0, L_0x55d0c5e78a40;  1 drivers
S_0x55d0c59ef270 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59ebb10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59f2230_0 .net "a", 3 0, L_0x55d0c5e7bcb0;  1 drivers
v0x55d0c59f2330_0 .net "b", 3 0, L_0x55d0c5e7bda0;  1 drivers
v0x55d0c59f2410_0 .net "ca", 3 0, L_0x55d0c5e7bb40;  1 drivers
v0x55d0c59f24d0_0 .net "cin", 3 0, L_0x55d0c5e7be90;  1 drivers
v0x55d0c59f25b0_0 .net "sum", 3 0, L_0x55d0c5e7baa0;  1 drivers
L_0x55d0c5e79b20 .part L_0x55d0c5e7bcb0, 0, 1;
L_0x55d0c5e79c50 .part L_0x55d0c5e7bda0, 0, 1;
L_0x55d0c5e79d80 .part L_0x55d0c5e7be90, 0, 1;
L_0x55d0c5e7a350 .part L_0x55d0c5e7bcb0, 1, 1;
L_0x55d0c5e7a480 .part L_0x55d0c5e7bda0, 1, 1;
L_0x55d0c5e7a5b0 .part L_0x55d0c5e7be90, 1, 1;
L_0x55d0c5e7ac70 .part L_0x55d0c5e7bcb0, 2, 1;
L_0x55d0c5e7ada0 .part L_0x55d0c5e7bda0, 2, 1;
L_0x55d0c5e7af20 .part L_0x55d0c5e7be90, 2, 1;
L_0x55d0c5e7b4f0 .part L_0x55d0c5e7bcb0, 3, 1;
L_0x55d0c5e7b6b0 .part L_0x55d0c5e7bda0, 3, 1;
L_0x55d0c5e7b870 .part L_0x55d0c5e7be90, 3, 1;
L_0x55d0c5e7baa0 .concat8 [ 1 1 1 1], L_0x55d0c5e79600, L_0x55d0c5e79f20, L_0x55d0c5e7a750, L_0x55d0c5e7b0c0;
L_0x55d0c5e7bb40 .concat8 [ 1 1 1 1], L_0x55d0c5e79a10, L_0x55d0c5e7a240, L_0x55d0c5e7ab60, L_0x55d0c5e7b3e0;
S_0x55d0c59ef4e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59ef270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e791a0 .functor XOR 1, L_0x55d0c5e79b20, L_0x55d0c5e79c50, C4<0>, C4<0>;
L_0x55d0c5e79600 .functor XOR 1, L_0x55d0c5e791a0, L_0x55d0c5e79d80, C4<0>, C4<0>;
L_0x55d0c5e796c0 .functor AND 1, L_0x55d0c5e79b20, L_0x55d0c5e79c50, C4<1>, C4<1>;
L_0x55d0c5e797d0 .functor AND 1, L_0x55d0c5e79b20, L_0x55d0c5e79d80, C4<1>, C4<1>;
L_0x55d0c5e79890 .functor AND 1, L_0x55d0c5e79c50, L_0x55d0c5e79d80, C4<1>, C4<1>;
L_0x55d0c5e79900 .functor OR 1, L_0x55d0c5e796c0, L_0x55d0c5e797d0, C4<0>, C4<0>;
L_0x55d0c5e79a10 .functor OR 1, L_0x55d0c5e79890, L_0x55d0c5e79900, C4<0>, C4<0>;
v0x55d0c59ef760_0 .net "a", 0 0, L_0x55d0c5e79b20;  1 drivers
v0x55d0c59ef840_0 .net "b", 0 0, L_0x55d0c5e79c50;  1 drivers
v0x55d0c59ef900_0 .net "ca", 0 0, L_0x55d0c5e79a10;  1 drivers
v0x55d0c59ef9d0_0 .net "cin", 0 0, L_0x55d0c5e79d80;  1 drivers
v0x55d0c59efa90_0 .net "sum", 0 0, L_0x55d0c5e79600;  1 drivers
v0x55d0c59efba0_0 .net "w1", 0 0, L_0x55d0c5e791a0;  1 drivers
v0x55d0c59efc60_0 .net "w2", 0 0, L_0x55d0c5e796c0;  1 drivers
v0x55d0c59efd20_0 .net "w3", 0 0, L_0x55d0c5e797d0;  1 drivers
v0x55d0c59efde0_0 .net "w4", 0 0, L_0x55d0c5e79890;  1 drivers
v0x55d0c59eff30_0 .net "w5", 0 0, L_0x55d0c5e79900;  1 drivers
S_0x55d0c59f0090 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59ef270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e79eb0 .functor XOR 1, L_0x55d0c5e7a350, L_0x55d0c5e7a480, C4<0>, C4<0>;
L_0x55d0c5e79f20 .functor XOR 1, L_0x55d0c5e79eb0, L_0x55d0c5e7a5b0, C4<0>, C4<0>;
L_0x55d0c5e79f90 .functor AND 1, L_0x55d0c5e7a350, L_0x55d0c5e7a480, C4<1>, C4<1>;
L_0x55d0c5e7a000 .functor AND 1, L_0x55d0c5e7a350, L_0x55d0c5e7a5b0, C4<1>, C4<1>;
L_0x55d0c5e7a0c0 .functor AND 1, L_0x55d0c5e7a480, L_0x55d0c5e7a5b0, C4<1>, C4<1>;
L_0x55d0c5e7a130 .functor OR 1, L_0x55d0c5e79f90, L_0x55d0c5e7a000, C4<0>, C4<0>;
L_0x55d0c5e7a240 .functor OR 1, L_0x55d0c5e7a0c0, L_0x55d0c5e7a130, C4<0>, C4<0>;
v0x55d0c59f02b0_0 .net "a", 0 0, L_0x55d0c5e7a350;  1 drivers
v0x55d0c59f0370_0 .net "b", 0 0, L_0x55d0c5e7a480;  1 drivers
v0x55d0c59f0430_0 .net "ca", 0 0, L_0x55d0c5e7a240;  1 drivers
v0x55d0c59f0500_0 .net "cin", 0 0, L_0x55d0c5e7a5b0;  1 drivers
v0x55d0c59f05c0_0 .net "sum", 0 0, L_0x55d0c5e79f20;  1 drivers
v0x55d0c59f06d0_0 .net "w1", 0 0, L_0x55d0c5e79eb0;  1 drivers
v0x55d0c59f0790_0 .net "w2", 0 0, L_0x55d0c5e79f90;  1 drivers
v0x55d0c59f0850_0 .net "w3", 0 0, L_0x55d0c5e7a000;  1 drivers
v0x55d0c59f0910_0 .net "w4", 0 0, L_0x55d0c5e7a0c0;  1 drivers
v0x55d0c59f0a60_0 .net "w5", 0 0, L_0x55d0c5e7a130;  1 drivers
S_0x55d0c59f0bc0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59ef270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e7a6e0 .functor XOR 1, L_0x55d0c5e7ac70, L_0x55d0c5e7ada0, C4<0>, C4<0>;
L_0x55d0c5e7a750 .functor XOR 1, L_0x55d0c5e7a6e0, L_0x55d0c5e7af20, C4<0>, C4<0>;
L_0x55d0c5e7a810 .functor AND 1, L_0x55d0c5e7ac70, L_0x55d0c5e7ada0, C4<1>, C4<1>;
L_0x55d0c5e7a920 .functor AND 1, L_0x55d0c5e7ac70, L_0x55d0c5e7af20, C4<1>, C4<1>;
L_0x55d0c5e7a9e0 .functor AND 1, L_0x55d0c5e7ada0, L_0x55d0c5e7af20, C4<1>, C4<1>;
L_0x55d0c5e7aa50 .functor OR 1, L_0x55d0c5e7a810, L_0x55d0c5e7a920, C4<0>, C4<0>;
L_0x55d0c5e7ab60 .functor OR 1, L_0x55d0c5e7a9e0, L_0x55d0c5e7aa50, C4<0>, C4<0>;
v0x55d0c59f0df0_0 .net "a", 0 0, L_0x55d0c5e7ac70;  1 drivers
v0x55d0c59f0eb0_0 .net "b", 0 0, L_0x55d0c5e7ada0;  1 drivers
v0x55d0c59f0f70_0 .net "ca", 0 0, L_0x55d0c5e7ab60;  1 drivers
v0x55d0c59f1040_0 .net "cin", 0 0, L_0x55d0c5e7af20;  1 drivers
v0x55d0c59f1100_0 .net "sum", 0 0, L_0x55d0c5e7a750;  1 drivers
v0x55d0c59f1210_0 .net "w1", 0 0, L_0x55d0c5e7a6e0;  1 drivers
v0x55d0c59f12d0_0 .net "w2", 0 0, L_0x55d0c5e7a810;  1 drivers
v0x55d0c59f1390_0 .net "w3", 0 0, L_0x55d0c5e7a920;  1 drivers
v0x55d0c59f1450_0 .net "w4", 0 0, L_0x55d0c5e7a9e0;  1 drivers
v0x55d0c59f15a0_0 .net "w5", 0 0, L_0x55d0c5e7aa50;  1 drivers
S_0x55d0c59f1700 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59ef270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e7b050 .functor XOR 1, L_0x55d0c5e7b4f0, L_0x55d0c5e7b6b0, C4<0>, C4<0>;
L_0x55d0c5e7b0c0 .functor XOR 1, L_0x55d0c5e7b050, L_0x55d0c5e7b870, C4<0>, C4<0>;
L_0x55d0c5e7b130 .functor AND 1, L_0x55d0c5e7b4f0, L_0x55d0c5e7b6b0, C4<1>, C4<1>;
L_0x55d0c5e7b1a0 .functor AND 1, L_0x55d0c5e7b4f0, L_0x55d0c5e7b870, C4<1>, C4<1>;
L_0x55d0c5e7b260 .functor AND 1, L_0x55d0c5e7b6b0, L_0x55d0c5e7b870, C4<1>, C4<1>;
L_0x55d0c5e7b2d0 .functor OR 1, L_0x55d0c5e7b130, L_0x55d0c5e7b1a0, C4<0>, C4<0>;
L_0x55d0c5e7b3e0 .functor OR 1, L_0x55d0c5e7b260, L_0x55d0c5e7b2d0, C4<0>, C4<0>;
v0x55d0c59f1900_0 .net "a", 0 0, L_0x55d0c5e7b4f0;  1 drivers
v0x55d0c59f19e0_0 .net "b", 0 0, L_0x55d0c5e7b6b0;  1 drivers
v0x55d0c59f1aa0_0 .net "ca", 0 0, L_0x55d0c5e7b3e0;  1 drivers
v0x55d0c59f1b70_0 .net "cin", 0 0, L_0x55d0c5e7b870;  1 drivers
v0x55d0c59f1c30_0 .net "sum", 0 0, L_0x55d0c5e7b0c0;  1 drivers
v0x55d0c59f1d40_0 .net "w1", 0 0, L_0x55d0c5e7b050;  1 drivers
v0x55d0c59f1e00_0 .net "w2", 0 0, L_0x55d0c5e7b130;  1 drivers
v0x55d0c59f1ec0_0 .net "w3", 0 0, L_0x55d0c5e7b1a0;  1 drivers
v0x55d0c59f1f80_0 .net "w4", 0 0, L_0x55d0c5e7b260;  1 drivers
v0x55d0c59f20d0_0 .net "w5", 0 0, L_0x55d0c5e7b2d0;  1 drivers
S_0x55d0c59f3e30 .scope module, "a_7" "triple_fam" 3 41, 11 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55d0c5ac8ed0_0 .net "c", 259 0, L_0x55d0c5f09260;  1 drivers
v0x55d0c5ac8fb0_0 .net "ca", 194 0, L_0x55d0c5f08f90;  1 drivers
v0x55d0c5ac90a0_0 .net "s", 324 0, L_0x55d0c5f090d0;  1 drivers
v0x55d0c5ac91a0_0 .net "sum", 194 0, L_0x55d0c5f08ea0;  1 drivers
L_0x55d0c5eabf50 .part L_0x55d0c5f090d0, 0, 65;
L_0x55d0c5eabff0 .part L_0x55d0c5f090d0, 65, 65;
L_0x55d0c5eac0e0 .part L_0x55d0c5f09260, 0, 65;
L_0x55d0c5eda4b0 .part L_0x55d0c5f09260, 65, 65;
L_0x55d0c5eda5a0 .part L_0x55d0c5f090d0, 130, 65;
L_0x55d0c5eda640 .part L_0x55d0c5f09260, 130, 65;
L_0x55d0c5f08b50 .part L_0x55d0c5f090d0, 195, 65;
L_0x55d0c5f08c80 .part L_0x55d0c5f090d0, 260, 65;
L_0x55d0c5f08d70 .part L_0x55d0c5f09260, 195, 65;
L_0x55d0c5f08ea0 .concat8 [ 65 65 65 0], L_0x55d0c5eabbe0, L_0x55d0c5eda140, L_0x55d0c5f087e0;
L_0x55d0c5f08f90 .concat8 [ 65 65 65 0], L_0x55d0c5eabd70, L_0x55d0c5eda2d0, L_0x55d0c5f08970;
S_0x55d0c59f4000 .scope module, "a_0" "SixtyfourBA" 11 10, 5 3 0, S_0x55d0c59f3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395b9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5a4fe10_0 .net/2u *"_s2", 0 0, L_0x7f868395b9f0;  1 drivers
L_0x7f868395ba38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5a4ff10_0 .net/2u *"_s6", 0 0, L_0x7f868395ba38;  1 drivers
v0x55d0c5a4fff0_0 .net "a", 64 0, L_0x55d0c5eabf50;  1 drivers
v0x55d0c5a500b0_0 .net "b", 64 0, L_0x55d0c5eabff0;  1 drivers
v0x55d0c5a50190_0 .net "ca", 64 0, L_0x55d0c5eabd70;  1 drivers
v0x55d0c5a502c0_0 .net "cin", 64 0, L_0x55d0c5eac0e0;  1 drivers
v0x55d0c5a503a0_0 .net "sum", 64 0, L_0x55d0c5eabbe0;  1 drivers
L_0x55d0c5e948f0 .part L_0x55d0c5eabf50, 0, 32;
L_0x55d0c5e94990 .part L_0x55d0c5eabff0, 0, 32;
L_0x55d0c5e94a30 .part L_0x55d0c5eac0e0, 0, 32;
L_0x55d0c5eab910 .part L_0x55d0c5eabf50, 32, 32;
L_0x55d0c5eaba00 .part L_0x55d0c5eabff0, 32, 32;
L_0x55d0c5eabaf0 .part L_0x55d0c5eac0e0, 32, 32;
L_0x55d0c5eabbe0 .concat8 [ 32 32 1 0], L_0x55d0c5e94620, L_0x55d0c5eab640, L_0x7f868395ba38;
L_0x55d0c5eabd70 .concat8 [ 1 32 32 0], L_0x7f868395b9f0, L_0x55d0c5e94760, L_0x55d0c5eab780;
S_0x55d0c59f42a0 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c59f4000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5a31b30_0 .net "a", 31 0, L_0x55d0c5e948f0;  1 drivers
v0x55d0c5a31c30_0 .net "b", 31 0, L_0x55d0c5e94990;  1 drivers
v0x55d0c5a31d10_0 .net "ca", 31 0, L_0x55d0c5e94760;  1 drivers
v0x55d0c5a31dd0_0 .net "cin", 31 0, L_0x55d0c5e94a30;  1 drivers
v0x55d0c5a31eb0_0 .net "sum", 31 0, L_0x55d0c5e94620;  1 drivers
L_0x55d0c5e88e60 .part L_0x55d0c5e948f0, 0, 16;
L_0x55d0c5e88f00 .part L_0x55d0c5e94990, 0, 16;
L_0x55d0c5e88fa0 .part L_0x55d0c5e94a30, 0, 16;
L_0x55d0c5e94350 .part L_0x55d0c5e948f0, 16, 16;
L_0x55d0c5e94440 .part L_0x55d0c5e94990, 16, 16;
L_0x55d0c5e94530 .part L_0x55d0c5e94a30, 16, 16;
L_0x55d0c5e94620 .concat8 [ 16 16 0 0], L_0x55d0c5e88b90, L_0x55d0c5e94080;
L_0x55d0c5e94760 .concat8 [ 16 16 0 0], L_0x55d0c5e88cd0, L_0x55d0c5e941c0;
S_0x55d0c59f4540 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c59f42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5a02b10_0 .net "a", 15 0, L_0x55d0c5e88e60;  1 drivers
v0x55d0c5a02c10_0 .net "b", 15 0, L_0x55d0c5e88f00;  1 drivers
v0x55d0c5a02cf0_0 .net "ca", 15 0, L_0x55d0c5e88cd0;  1 drivers
v0x55d0c5a02db0_0 .net "cin", 15 0, L_0x55d0c5e88fa0;  1 drivers
v0x55d0c5a02e90_0 .net "sum", 15 0, L_0x55d0c5e88b90;  1 drivers
L_0x55d0c5e83000 .part L_0x55d0c5e88e60, 0, 8;
L_0x55d0c5e830a0 .part L_0x55d0c5e88f00, 0, 8;
L_0x55d0c5e83140 .part L_0x55d0c5e88fa0, 0, 8;
L_0x55d0c5e888c0 .part L_0x55d0c5e88e60, 8, 8;
L_0x55d0c5e889b0 .part L_0x55d0c5e88f00, 8, 8;
L_0x55d0c5e88aa0 .part L_0x55d0c5e88fa0, 8, 8;
L_0x55d0c5e88b90 .concat8 [ 8 8 0 0], L_0x55d0c5e82d30, L_0x55d0c5e885f0;
L_0x55d0c5e88cd0 .concat8 [ 8 8 0 0], L_0x55d0c5e82e70, L_0x55d0c5e88730;
S_0x55d0c59f47e0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c59f4540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c59fb450_0 .net "a", 7 0, L_0x55d0c5e83000;  1 drivers
v0x55d0c59fb550_0 .net "b", 7 0, L_0x55d0c5e830a0;  1 drivers
v0x55d0c59fb630_0 .net "ca", 7 0, L_0x55d0c5e82e70;  1 drivers
v0x55d0c59fb6f0_0 .net "cin", 7 0, L_0x55d0c5e83140;  1 drivers
v0x55d0c59fb7d0_0 .net "sum", 7 0, L_0x55d0c5e82d30;  1 drivers
L_0x55d0c5e80090 .part L_0x55d0c5e83000, 0, 4;
L_0x55d0c5e80130 .part L_0x55d0c5e830a0, 0, 4;
L_0x55d0c5e801d0 .part L_0x55d0c5e83140, 0, 4;
L_0x55d0c5e82a20 .part L_0x55d0c5e83000, 4, 4;
L_0x55d0c5e82b10 .part L_0x55d0c5e830a0, 4, 4;
L_0x55d0c5e82c00 .part L_0x55d0c5e83140, 4, 4;
L_0x55d0c5e82d30 .concat8 [ 4 4 0 0], L_0x55d0c5e7fe80, L_0x55d0c5e82810;
L_0x55d0c5e82e70 .concat8 [ 4 4 0 0], L_0x55d0c5e7ff20, L_0x55d0c5e828b0;
S_0x55d0c59f4a80 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59f47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59f7a90_0 .net "a", 3 0, L_0x55d0c5e80090;  1 drivers
v0x55d0c59f7b90_0 .net "b", 3 0, L_0x55d0c5e80130;  1 drivers
v0x55d0c59f7c70_0 .net "ca", 3 0, L_0x55d0c5e7ff20;  1 drivers
v0x55d0c59f7d30_0 .net "cin", 3 0, L_0x55d0c5e801d0;  1 drivers
v0x55d0c59f7e10_0 .net "sum", 3 0, L_0x55d0c5e7fe80;  1 drivers
L_0x55d0c5e7df10 .part L_0x55d0c5e80090, 0, 1;
L_0x55d0c5e7dfb0 .part L_0x55d0c5e80130, 0, 1;
L_0x55d0c5e7e0e0 .part L_0x55d0c5e801d0, 0, 1;
L_0x55d0c5e7e6b0 .part L_0x55d0c5e80090, 1, 1;
L_0x55d0c5e7e7e0 .part L_0x55d0c5e80130, 1, 1;
L_0x55d0c5e7e910 .part L_0x55d0c5e801d0, 1, 1;
L_0x55d0c5e7f050 .part L_0x55d0c5e80090, 2, 1;
L_0x55d0c5e7f180 .part L_0x55d0c5e80130, 2, 1;
L_0x55d0c5e7f300 .part L_0x55d0c5e801d0, 2, 1;
L_0x55d0c5e7f8d0 .part L_0x55d0c5e80090, 3, 1;
L_0x55d0c5e7fa90 .part L_0x55d0c5e80130, 3, 1;
L_0x55d0c5e7fc50 .part L_0x55d0c5e801d0, 3, 1;
L_0x55d0c5e7fe80 .concat8 [ 1 1 1 1], L_0x55d0c5e7ba30, L_0x55d0c5e7e280, L_0x55d0c5e7eaf0, L_0x55d0c5e7f4a0;
L_0x55d0c5e7ff20 .concat8 [ 1 1 1 1], L_0x55d0c5e7de00, L_0x55d0c5e7e5a0, L_0x55d0c5e7ef40, L_0x55d0c5e7f7c0;
S_0x55d0c59f4d20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59f4a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e4f1f0 .functor XOR 1, L_0x55d0c5e7df10, L_0x55d0c5e7dfb0, C4<0>, C4<0>;
L_0x55d0c5e7ba30 .functor XOR 1, L_0x55d0c5e4f1f0, L_0x55d0c5e7e0e0, C4<0>, C4<0>;
L_0x55d0c5e7dab0 .functor AND 1, L_0x55d0c5e7df10, L_0x55d0c5e7dfb0, C4<1>, C4<1>;
L_0x55d0c5e7dbc0 .functor AND 1, L_0x55d0c5e7df10, L_0x55d0c5e7e0e0, C4<1>, C4<1>;
L_0x55d0c5e7dc80 .functor AND 1, L_0x55d0c5e7dfb0, L_0x55d0c5e7e0e0, C4<1>, C4<1>;
L_0x55d0c5e7dcf0 .functor OR 1, L_0x55d0c5e7dab0, L_0x55d0c5e7dbc0, C4<0>, C4<0>;
L_0x55d0c5e7de00 .functor OR 1, L_0x55d0c5e7dc80, L_0x55d0c5e7dcf0, C4<0>, C4<0>;
v0x55d0c59f4fc0_0 .net "a", 0 0, L_0x55d0c5e7df10;  1 drivers
v0x55d0c59f50a0_0 .net "b", 0 0, L_0x55d0c5e7dfb0;  1 drivers
v0x55d0c59f5160_0 .net "ca", 0 0, L_0x55d0c5e7de00;  1 drivers
v0x55d0c59f5230_0 .net "cin", 0 0, L_0x55d0c5e7e0e0;  1 drivers
v0x55d0c59f52f0_0 .net "sum", 0 0, L_0x55d0c5e7ba30;  1 drivers
v0x55d0c59f5400_0 .net "w1", 0 0, L_0x55d0c5e4f1f0;  1 drivers
v0x55d0c59f54c0_0 .net "w2", 0 0, L_0x55d0c5e7dab0;  1 drivers
v0x55d0c59f5580_0 .net "w3", 0 0, L_0x55d0c5e7dbc0;  1 drivers
v0x55d0c59f5640_0 .net "w4", 0 0, L_0x55d0c5e7dc80;  1 drivers
v0x55d0c59f5790_0 .net "w5", 0 0, L_0x55d0c5e7dcf0;  1 drivers
S_0x55d0c59f58f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59f4a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e7e210 .functor XOR 1, L_0x55d0c5e7e6b0, L_0x55d0c5e7e7e0, C4<0>, C4<0>;
L_0x55d0c5e7e280 .functor XOR 1, L_0x55d0c5e7e210, L_0x55d0c5e7e910, C4<0>, C4<0>;
L_0x55d0c5e7e2f0 .functor AND 1, L_0x55d0c5e7e6b0, L_0x55d0c5e7e7e0, C4<1>, C4<1>;
L_0x55d0c5e7e360 .functor AND 1, L_0x55d0c5e7e6b0, L_0x55d0c5e7e910, C4<1>, C4<1>;
L_0x55d0c5e7e420 .functor AND 1, L_0x55d0c5e7e7e0, L_0x55d0c5e7e910, C4<1>, C4<1>;
L_0x55d0c5e7e490 .functor OR 1, L_0x55d0c5e7e2f0, L_0x55d0c5e7e360, C4<0>, C4<0>;
L_0x55d0c5e7e5a0 .functor OR 1, L_0x55d0c5e7e420, L_0x55d0c5e7e490, C4<0>, C4<0>;
v0x55d0c59f5b10_0 .net "a", 0 0, L_0x55d0c5e7e6b0;  1 drivers
v0x55d0c59f5bd0_0 .net "b", 0 0, L_0x55d0c5e7e7e0;  1 drivers
v0x55d0c59f5c90_0 .net "ca", 0 0, L_0x55d0c5e7e5a0;  1 drivers
v0x55d0c59f5d60_0 .net "cin", 0 0, L_0x55d0c5e7e910;  1 drivers
v0x55d0c59f5e20_0 .net "sum", 0 0, L_0x55d0c5e7e280;  1 drivers
v0x55d0c59f5f30_0 .net "w1", 0 0, L_0x55d0c5e7e210;  1 drivers
v0x55d0c59f5ff0_0 .net "w2", 0 0, L_0x55d0c5e7e2f0;  1 drivers
v0x55d0c59f60b0_0 .net "w3", 0 0, L_0x55d0c5e7e360;  1 drivers
v0x55d0c59f6170_0 .net "w4", 0 0, L_0x55d0c5e7e420;  1 drivers
v0x55d0c59f62c0_0 .net "w5", 0 0, L_0x55d0c5e7e490;  1 drivers
S_0x55d0c59f6420 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59f4a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e7ea80 .functor XOR 1, L_0x55d0c5e7f050, L_0x55d0c5e7f180, C4<0>, C4<0>;
L_0x55d0c5e7eaf0 .functor XOR 1, L_0x55d0c5e7ea80, L_0x55d0c5e7f300, C4<0>, C4<0>;
L_0x55d0c5e7ebb0 .functor AND 1, L_0x55d0c5e7f050, L_0x55d0c5e7f180, C4<1>, C4<1>;
L_0x55d0c5e7ecc0 .functor AND 1, L_0x55d0c5e7f050, L_0x55d0c5e7f300, C4<1>, C4<1>;
L_0x55d0c5e7ed80 .functor AND 1, L_0x55d0c5e7f180, L_0x55d0c5e7f300, C4<1>, C4<1>;
L_0x55d0c5e7edf0 .functor OR 1, L_0x55d0c5e7ebb0, L_0x55d0c5e7ecc0, C4<0>, C4<0>;
L_0x55d0c5e7ef40 .functor OR 1, L_0x55d0c5e7ed80, L_0x55d0c5e7edf0, C4<0>, C4<0>;
v0x55d0c59f6650_0 .net "a", 0 0, L_0x55d0c5e7f050;  1 drivers
v0x55d0c59f6710_0 .net "b", 0 0, L_0x55d0c5e7f180;  1 drivers
v0x55d0c59f67d0_0 .net "ca", 0 0, L_0x55d0c5e7ef40;  1 drivers
v0x55d0c59f68a0_0 .net "cin", 0 0, L_0x55d0c5e7f300;  1 drivers
v0x55d0c59f6960_0 .net "sum", 0 0, L_0x55d0c5e7eaf0;  1 drivers
v0x55d0c59f6a70_0 .net "w1", 0 0, L_0x55d0c5e7ea80;  1 drivers
v0x55d0c59f6b30_0 .net "w2", 0 0, L_0x55d0c5e7ebb0;  1 drivers
v0x55d0c59f6bf0_0 .net "w3", 0 0, L_0x55d0c5e7ecc0;  1 drivers
v0x55d0c59f6cb0_0 .net "w4", 0 0, L_0x55d0c5e7ed80;  1 drivers
v0x55d0c59f6e00_0 .net "w5", 0 0, L_0x55d0c5e7edf0;  1 drivers
S_0x55d0c59f6f60 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59f4a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e7f430 .functor XOR 1, L_0x55d0c5e7f8d0, L_0x55d0c5e7fa90, C4<0>, C4<0>;
L_0x55d0c5e7f4a0 .functor XOR 1, L_0x55d0c5e7f430, L_0x55d0c5e7fc50, C4<0>, C4<0>;
L_0x55d0c5e7f510 .functor AND 1, L_0x55d0c5e7f8d0, L_0x55d0c5e7fa90, C4<1>, C4<1>;
L_0x55d0c5e7f580 .functor AND 1, L_0x55d0c5e7f8d0, L_0x55d0c5e7fc50, C4<1>, C4<1>;
L_0x55d0c5e7f640 .functor AND 1, L_0x55d0c5e7fa90, L_0x55d0c5e7fc50, C4<1>, C4<1>;
L_0x55d0c5e7f6b0 .functor OR 1, L_0x55d0c5e7f510, L_0x55d0c5e7f580, C4<0>, C4<0>;
L_0x55d0c5e7f7c0 .functor OR 1, L_0x55d0c5e7f640, L_0x55d0c5e7f6b0, C4<0>, C4<0>;
v0x55d0c59f7160_0 .net "a", 0 0, L_0x55d0c5e7f8d0;  1 drivers
v0x55d0c59f7240_0 .net "b", 0 0, L_0x55d0c5e7fa90;  1 drivers
v0x55d0c59f7300_0 .net "ca", 0 0, L_0x55d0c5e7f7c0;  1 drivers
v0x55d0c59f73d0_0 .net "cin", 0 0, L_0x55d0c5e7fc50;  1 drivers
v0x55d0c59f7490_0 .net "sum", 0 0, L_0x55d0c5e7f4a0;  1 drivers
v0x55d0c59f75a0_0 .net "w1", 0 0, L_0x55d0c5e7f430;  1 drivers
v0x55d0c59f7660_0 .net "w2", 0 0, L_0x55d0c5e7f510;  1 drivers
v0x55d0c59f7720_0 .net "w3", 0 0, L_0x55d0c5e7f580;  1 drivers
v0x55d0c59f77e0_0 .net "w4", 0 0, L_0x55d0c5e7f640;  1 drivers
v0x55d0c59f7930_0 .net "w5", 0 0, L_0x55d0c5e7f6b0;  1 drivers
S_0x55d0c59f7f90 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59f47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59faf50_0 .net "a", 3 0, L_0x55d0c5e82a20;  1 drivers
v0x55d0c59fb050_0 .net "b", 3 0, L_0x55d0c5e82b10;  1 drivers
v0x55d0c59fb130_0 .net "ca", 3 0, L_0x55d0c5e828b0;  1 drivers
v0x55d0c59fb1f0_0 .net "cin", 3 0, L_0x55d0c5e82c00;  1 drivers
v0x55d0c59fb2d0_0 .net "sum", 3 0, L_0x55d0c5e82810;  1 drivers
L_0x55d0c5e807d0 .part L_0x55d0c5e82a20, 0, 1;
L_0x55d0c5e80900 .part L_0x55d0c5e82b10, 0, 1;
L_0x55d0c5e80a30 .part L_0x55d0c5e82c00, 0, 1;
L_0x55d0c5e81040 .part L_0x55d0c5e82a20, 1, 1;
L_0x55d0c5e81170 .part L_0x55d0c5e82b10, 1, 1;
L_0x55d0c5e812a0 .part L_0x55d0c5e82c00, 1, 1;
L_0x55d0c5e819e0 .part L_0x55d0c5e82a20, 2, 1;
L_0x55d0c5e81b10 .part L_0x55d0c5e82b10, 2, 1;
L_0x55d0c5e81c90 .part L_0x55d0c5e82c00, 2, 1;
L_0x55d0c5e82260 .part L_0x55d0c5e82a20, 3, 1;
L_0x55d0c5e82420 .part L_0x55d0c5e82b10, 3, 1;
L_0x55d0c5e825e0 .part L_0x55d0c5e82c00, 3, 1;
L_0x55d0c5e82810 .concat8 [ 1 1 1 1], L_0x55d0c5e80270, L_0x55d0c5e80bd0, L_0x55d0c5e81480, L_0x55d0c5e81e30;
L_0x55d0c5e828b0 .concat8 [ 1 1 1 1], L_0x55d0c5e806c0, L_0x55d0c5e80f30, L_0x55d0c5e818d0, L_0x55d0c5e82150;
S_0x55d0c59f8200 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59f7f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e7fe10 .functor XOR 1, L_0x55d0c5e807d0, L_0x55d0c5e80900, C4<0>, C4<0>;
L_0x55d0c5e80270 .functor XOR 1, L_0x55d0c5e7fe10, L_0x55d0c5e80a30, C4<0>, C4<0>;
L_0x55d0c5e80330 .functor AND 1, L_0x55d0c5e807d0, L_0x55d0c5e80900, C4<1>, C4<1>;
L_0x55d0c5e80440 .functor AND 1, L_0x55d0c5e807d0, L_0x55d0c5e80a30, C4<1>, C4<1>;
L_0x55d0c5e80500 .functor AND 1, L_0x55d0c5e80900, L_0x55d0c5e80a30, C4<1>, C4<1>;
L_0x55d0c5e80570 .functor OR 1, L_0x55d0c5e80330, L_0x55d0c5e80440, C4<0>, C4<0>;
L_0x55d0c5e806c0 .functor OR 1, L_0x55d0c5e80500, L_0x55d0c5e80570, C4<0>, C4<0>;
v0x55d0c59f8480_0 .net "a", 0 0, L_0x55d0c5e807d0;  1 drivers
v0x55d0c59f8560_0 .net "b", 0 0, L_0x55d0c5e80900;  1 drivers
v0x55d0c59f8620_0 .net "ca", 0 0, L_0x55d0c5e806c0;  1 drivers
v0x55d0c59f86f0_0 .net "cin", 0 0, L_0x55d0c5e80a30;  1 drivers
v0x55d0c59f87b0_0 .net "sum", 0 0, L_0x55d0c5e80270;  1 drivers
v0x55d0c59f88c0_0 .net "w1", 0 0, L_0x55d0c5e7fe10;  1 drivers
v0x55d0c59f8980_0 .net "w2", 0 0, L_0x55d0c5e80330;  1 drivers
v0x55d0c59f8a40_0 .net "w3", 0 0, L_0x55d0c5e80440;  1 drivers
v0x55d0c59f8b00_0 .net "w4", 0 0, L_0x55d0c5e80500;  1 drivers
v0x55d0c59f8c50_0 .net "w5", 0 0, L_0x55d0c5e80570;  1 drivers
S_0x55d0c59f8db0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59f7f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e80b60 .functor XOR 1, L_0x55d0c5e81040, L_0x55d0c5e81170, C4<0>, C4<0>;
L_0x55d0c5e80bd0 .functor XOR 1, L_0x55d0c5e80b60, L_0x55d0c5e812a0, C4<0>, C4<0>;
L_0x55d0c5e80c40 .functor AND 1, L_0x55d0c5e81040, L_0x55d0c5e81170, C4<1>, C4<1>;
L_0x55d0c5e80cb0 .functor AND 1, L_0x55d0c5e81040, L_0x55d0c5e812a0, C4<1>, C4<1>;
L_0x55d0c5e80d70 .functor AND 1, L_0x55d0c5e81170, L_0x55d0c5e812a0, C4<1>, C4<1>;
L_0x55d0c5e80de0 .functor OR 1, L_0x55d0c5e80c40, L_0x55d0c5e80cb0, C4<0>, C4<0>;
L_0x55d0c5e80f30 .functor OR 1, L_0x55d0c5e80d70, L_0x55d0c5e80de0, C4<0>, C4<0>;
v0x55d0c59f8fd0_0 .net "a", 0 0, L_0x55d0c5e81040;  1 drivers
v0x55d0c59f9090_0 .net "b", 0 0, L_0x55d0c5e81170;  1 drivers
v0x55d0c59f9150_0 .net "ca", 0 0, L_0x55d0c5e80f30;  1 drivers
v0x55d0c59f9220_0 .net "cin", 0 0, L_0x55d0c5e812a0;  1 drivers
v0x55d0c59f92e0_0 .net "sum", 0 0, L_0x55d0c5e80bd0;  1 drivers
v0x55d0c59f93f0_0 .net "w1", 0 0, L_0x55d0c5e80b60;  1 drivers
v0x55d0c59f94b0_0 .net "w2", 0 0, L_0x55d0c5e80c40;  1 drivers
v0x55d0c59f9570_0 .net "w3", 0 0, L_0x55d0c5e80cb0;  1 drivers
v0x55d0c59f9630_0 .net "w4", 0 0, L_0x55d0c5e80d70;  1 drivers
v0x55d0c59f9780_0 .net "w5", 0 0, L_0x55d0c5e80de0;  1 drivers
S_0x55d0c59f98e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59f7f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e81410 .functor XOR 1, L_0x55d0c5e819e0, L_0x55d0c5e81b10, C4<0>, C4<0>;
L_0x55d0c5e81480 .functor XOR 1, L_0x55d0c5e81410, L_0x55d0c5e81c90, C4<0>, C4<0>;
L_0x55d0c5e81540 .functor AND 1, L_0x55d0c5e819e0, L_0x55d0c5e81b10, C4<1>, C4<1>;
L_0x55d0c5e81650 .functor AND 1, L_0x55d0c5e819e0, L_0x55d0c5e81c90, C4<1>, C4<1>;
L_0x55d0c5e81710 .functor AND 1, L_0x55d0c5e81b10, L_0x55d0c5e81c90, C4<1>, C4<1>;
L_0x55d0c5e81780 .functor OR 1, L_0x55d0c5e81540, L_0x55d0c5e81650, C4<0>, C4<0>;
L_0x55d0c5e818d0 .functor OR 1, L_0x55d0c5e81710, L_0x55d0c5e81780, C4<0>, C4<0>;
v0x55d0c59f9b10_0 .net "a", 0 0, L_0x55d0c5e819e0;  1 drivers
v0x55d0c59f9bd0_0 .net "b", 0 0, L_0x55d0c5e81b10;  1 drivers
v0x55d0c59f9c90_0 .net "ca", 0 0, L_0x55d0c5e818d0;  1 drivers
v0x55d0c59f9d60_0 .net "cin", 0 0, L_0x55d0c5e81c90;  1 drivers
v0x55d0c59f9e20_0 .net "sum", 0 0, L_0x55d0c5e81480;  1 drivers
v0x55d0c59f9f30_0 .net "w1", 0 0, L_0x55d0c5e81410;  1 drivers
v0x55d0c59f9ff0_0 .net "w2", 0 0, L_0x55d0c5e81540;  1 drivers
v0x55d0c59fa0b0_0 .net "w3", 0 0, L_0x55d0c5e81650;  1 drivers
v0x55d0c59fa170_0 .net "w4", 0 0, L_0x55d0c5e81710;  1 drivers
v0x55d0c59fa2c0_0 .net "w5", 0 0, L_0x55d0c5e81780;  1 drivers
S_0x55d0c59fa420 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59f7f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e81dc0 .functor XOR 1, L_0x55d0c5e82260, L_0x55d0c5e82420, C4<0>, C4<0>;
L_0x55d0c5e81e30 .functor XOR 1, L_0x55d0c5e81dc0, L_0x55d0c5e825e0, C4<0>, C4<0>;
L_0x55d0c5e81ea0 .functor AND 1, L_0x55d0c5e82260, L_0x55d0c5e82420, C4<1>, C4<1>;
L_0x55d0c5e81f10 .functor AND 1, L_0x55d0c5e82260, L_0x55d0c5e825e0, C4<1>, C4<1>;
L_0x55d0c5e81fd0 .functor AND 1, L_0x55d0c5e82420, L_0x55d0c5e825e0, C4<1>, C4<1>;
L_0x55d0c5e82040 .functor OR 1, L_0x55d0c5e81ea0, L_0x55d0c5e81f10, C4<0>, C4<0>;
L_0x55d0c5e82150 .functor OR 1, L_0x55d0c5e81fd0, L_0x55d0c5e82040, C4<0>, C4<0>;
v0x55d0c59fa620_0 .net "a", 0 0, L_0x55d0c5e82260;  1 drivers
v0x55d0c59fa700_0 .net "b", 0 0, L_0x55d0c5e82420;  1 drivers
v0x55d0c59fa7c0_0 .net "ca", 0 0, L_0x55d0c5e82150;  1 drivers
v0x55d0c59fa890_0 .net "cin", 0 0, L_0x55d0c5e825e0;  1 drivers
v0x55d0c59fa950_0 .net "sum", 0 0, L_0x55d0c5e81e30;  1 drivers
v0x55d0c59faa60_0 .net "w1", 0 0, L_0x55d0c5e81dc0;  1 drivers
v0x55d0c59fab20_0 .net "w2", 0 0, L_0x55d0c5e81ea0;  1 drivers
v0x55d0c59fabe0_0 .net "w3", 0 0, L_0x55d0c5e81f10;  1 drivers
v0x55d0c59faca0_0 .net "w4", 0 0, L_0x55d0c5e81fd0;  1 drivers
v0x55d0c59fadf0_0 .net "w5", 0 0, L_0x55d0c5e82040;  1 drivers
S_0x55d0c59fb9a0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c59f4540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a025c0_0 .net "a", 7 0, L_0x55d0c5e888c0;  1 drivers
v0x55d0c5a026c0_0 .net "b", 7 0, L_0x55d0c5e889b0;  1 drivers
v0x55d0c5a027a0_0 .net "ca", 7 0, L_0x55d0c5e88730;  1 drivers
v0x55d0c5a02860_0 .net "cin", 7 0, L_0x55d0c5e88aa0;  1 drivers
v0x55d0c5a02940_0 .net "sum", 7 0, L_0x55d0c5e885f0;  1 drivers
L_0x55d0c5e85950 .part L_0x55d0c5e888c0, 0, 4;
L_0x55d0c5e859f0 .part L_0x55d0c5e889b0, 0, 4;
L_0x55d0c5e85a90 .part L_0x55d0c5e88aa0, 0, 4;
L_0x55d0c5e882e0 .part L_0x55d0c5e888c0, 4, 4;
L_0x55d0c5e883d0 .part L_0x55d0c5e889b0, 4, 4;
L_0x55d0c5e884c0 .part L_0x55d0c5e88aa0, 4, 4;
L_0x55d0c5e885f0 .concat8 [ 4 4 0 0], L_0x55d0c5e85740, L_0x55d0c5e880d0;
L_0x55d0c5e88730 .concat8 [ 4 4 0 0], L_0x55d0c5e857e0, L_0x55d0c5e88170;
S_0x55d0c59fbc10 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c59fb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c59fec00_0 .net "a", 3 0, L_0x55d0c5e85950;  1 drivers
v0x55d0c59fed00_0 .net "b", 3 0, L_0x55d0c5e859f0;  1 drivers
v0x55d0c59fede0_0 .net "ca", 3 0, L_0x55d0c5e857e0;  1 drivers
v0x55d0c59feea0_0 .net "cin", 3 0, L_0x55d0c5e85a90;  1 drivers
v0x55d0c59fef80_0 .net "sum", 3 0, L_0x55d0c5e85740;  1 drivers
L_0x55d0c5e83700 .part L_0x55d0c5e85950, 0, 1;
L_0x55d0c5e83830 .part L_0x55d0c5e859f0, 0, 1;
L_0x55d0c5e83960 .part L_0x55d0c5e85a90, 0, 1;
L_0x55d0c5e83f70 .part L_0x55d0c5e85950, 1, 1;
L_0x55d0c5e840a0 .part L_0x55d0c5e859f0, 1, 1;
L_0x55d0c5e841d0 .part L_0x55d0c5e85a90, 1, 1;
L_0x55d0c5e84910 .part L_0x55d0c5e85950, 2, 1;
L_0x55d0c5e84a40 .part L_0x55d0c5e859f0, 2, 1;
L_0x55d0c5e84bc0 .part L_0x55d0c5e85a90, 2, 1;
L_0x55d0c5e85190 .part L_0x55d0c5e85950, 3, 1;
L_0x55d0c5e85350 .part L_0x55d0c5e859f0, 3, 1;
L_0x55d0c5e85510 .part L_0x55d0c5e85a90, 3, 1;
L_0x55d0c5e85740 .concat8 [ 1 1 1 1], L_0x55d0c5e831e0, L_0x55d0c5e83b00, L_0x55d0c5e843b0, L_0x55d0c5e84d60;
L_0x55d0c5e857e0 .concat8 [ 1 1 1 1], L_0x55d0c5e835f0, L_0x55d0c5e83e60, L_0x55d0c5e84800, L_0x55d0c5e85080;
S_0x55d0c59fbe90 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59fbc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e827a0 .functor XOR 1, L_0x55d0c5e83700, L_0x55d0c5e83830, C4<0>, C4<0>;
L_0x55d0c5e831e0 .functor XOR 1, L_0x55d0c5e827a0, L_0x55d0c5e83960, C4<0>, C4<0>;
L_0x55d0c5e832a0 .functor AND 1, L_0x55d0c5e83700, L_0x55d0c5e83830, C4<1>, C4<1>;
L_0x55d0c5e833b0 .functor AND 1, L_0x55d0c5e83700, L_0x55d0c5e83960, C4<1>, C4<1>;
L_0x55d0c5e83470 .functor AND 1, L_0x55d0c5e83830, L_0x55d0c5e83960, C4<1>, C4<1>;
L_0x55d0c5e834e0 .functor OR 1, L_0x55d0c5e832a0, L_0x55d0c5e833b0, C4<0>, C4<0>;
L_0x55d0c5e835f0 .functor OR 1, L_0x55d0c5e83470, L_0x55d0c5e834e0, C4<0>, C4<0>;
v0x55d0c59fc130_0 .net "a", 0 0, L_0x55d0c5e83700;  1 drivers
v0x55d0c59fc210_0 .net "b", 0 0, L_0x55d0c5e83830;  1 drivers
v0x55d0c59fc2d0_0 .net "ca", 0 0, L_0x55d0c5e835f0;  1 drivers
v0x55d0c59fc3a0_0 .net "cin", 0 0, L_0x55d0c5e83960;  1 drivers
v0x55d0c59fc460_0 .net "sum", 0 0, L_0x55d0c5e831e0;  1 drivers
v0x55d0c59fc570_0 .net "w1", 0 0, L_0x55d0c5e827a0;  1 drivers
v0x55d0c59fc630_0 .net "w2", 0 0, L_0x55d0c5e832a0;  1 drivers
v0x55d0c59fc6f0_0 .net "w3", 0 0, L_0x55d0c5e833b0;  1 drivers
v0x55d0c59fc7b0_0 .net "w4", 0 0, L_0x55d0c5e83470;  1 drivers
v0x55d0c59fc900_0 .net "w5", 0 0, L_0x55d0c5e834e0;  1 drivers
S_0x55d0c59fca60 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59fbc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e83a90 .functor XOR 1, L_0x55d0c5e83f70, L_0x55d0c5e840a0, C4<0>, C4<0>;
L_0x55d0c5e83b00 .functor XOR 1, L_0x55d0c5e83a90, L_0x55d0c5e841d0, C4<0>, C4<0>;
L_0x55d0c5e83b70 .functor AND 1, L_0x55d0c5e83f70, L_0x55d0c5e840a0, C4<1>, C4<1>;
L_0x55d0c5e83be0 .functor AND 1, L_0x55d0c5e83f70, L_0x55d0c5e841d0, C4<1>, C4<1>;
L_0x55d0c5e83ca0 .functor AND 1, L_0x55d0c5e840a0, L_0x55d0c5e841d0, C4<1>, C4<1>;
L_0x55d0c5e83d10 .functor OR 1, L_0x55d0c5e83b70, L_0x55d0c5e83be0, C4<0>, C4<0>;
L_0x55d0c5e83e60 .functor OR 1, L_0x55d0c5e83ca0, L_0x55d0c5e83d10, C4<0>, C4<0>;
v0x55d0c59fcc80_0 .net "a", 0 0, L_0x55d0c5e83f70;  1 drivers
v0x55d0c59fcd40_0 .net "b", 0 0, L_0x55d0c5e840a0;  1 drivers
v0x55d0c59fce00_0 .net "ca", 0 0, L_0x55d0c5e83e60;  1 drivers
v0x55d0c59fced0_0 .net "cin", 0 0, L_0x55d0c5e841d0;  1 drivers
v0x55d0c59fcf90_0 .net "sum", 0 0, L_0x55d0c5e83b00;  1 drivers
v0x55d0c59fd0a0_0 .net "w1", 0 0, L_0x55d0c5e83a90;  1 drivers
v0x55d0c59fd160_0 .net "w2", 0 0, L_0x55d0c5e83b70;  1 drivers
v0x55d0c59fd220_0 .net "w3", 0 0, L_0x55d0c5e83be0;  1 drivers
v0x55d0c59fd2e0_0 .net "w4", 0 0, L_0x55d0c5e83ca0;  1 drivers
v0x55d0c59fd430_0 .net "w5", 0 0, L_0x55d0c5e83d10;  1 drivers
S_0x55d0c59fd590 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59fbc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e84340 .functor XOR 1, L_0x55d0c5e84910, L_0x55d0c5e84a40, C4<0>, C4<0>;
L_0x55d0c5e843b0 .functor XOR 1, L_0x55d0c5e84340, L_0x55d0c5e84bc0, C4<0>, C4<0>;
L_0x55d0c5e84470 .functor AND 1, L_0x55d0c5e84910, L_0x55d0c5e84a40, C4<1>, C4<1>;
L_0x55d0c5e84580 .functor AND 1, L_0x55d0c5e84910, L_0x55d0c5e84bc0, C4<1>, C4<1>;
L_0x55d0c5e84640 .functor AND 1, L_0x55d0c5e84a40, L_0x55d0c5e84bc0, C4<1>, C4<1>;
L_0x55d0c5e846b0 .functor OR 1, L_0x55d0c5e84470, L_0x55d0c5e84580, C4<0>, C4<0>;
L_0x55d0c5e84800 .functor OR 1, L_0x55d0c5e84640, L_0x55d0c5e846b0, C4<0>, C4<0>;
v0x55d0c59fd7c0_0 .net "a", 0 0, L_0x55d0c5e84910;  1 drivers
v0x55d0c59fd880_0 .net "b", 0 0, L_0x55d0c5e84a40;  1 drivers
v0x55d0c59fd940_0 .net "ca", 0 0, L_0x55d0c5e84800;  1 drivers
v0x55d0c59fda10_0 .net "cin", 0 0, L_0x55d0c5e84bc0;  1 drivers
v0x55d0c59fdad0_0 .net "sum", 0 0, L_0x55d0c5e843b0;  1 drivers
v0x55d0c59fdbe0_0 .net "w1", 0 0, L_0x55d0c5e84340;  1 drivers
v0x55d0c59fdca0_0 .net "w2", 0 0, L_0x55d0c5e84470;  1 drivers
v0x55d0c59fdd60_0 .net "w3", 0 0, L_0x55d0c5e84580;  1 drivers
v0x55d0c59fde20_0 .net "w4", 0 0, L_0x55d0c5e84640;  1 drivers
v0x55d0c59fdf70_0 .net "w5", 0 0, L_0x55d0c5e846b0;  1 drivers
S_0x55d0c59fe0d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59fbc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e84cf0 .functor XOR 1, L_0x55d0c5e85190, L_0x55d0c5e85350, C4<0>, C4<0>;
L_0x55d0c5e84d60 .functor XOR 1, L_0x55d0c5e84cf0, L_0x55d0c5e85510, C4<0>, C4<0>;
L_0x55d0c5e84dd0 .functor AND 1, L_0x55d0c5e85190, L_0x55d0c5e85350, C4<1>, C4<1>;
L_0x55d0c5e84e40 .functor AND 1, L_0x55d0c5e85190, L_0x55d0c5e85510, C4<1>, C4<1>;
L_0x55d0c5e84f00 .functor AND 1, L_0x55d0c5e85350, L_0x55d0c5e85510, C4<1>, C4<1>;
L_0x55d0c5e84f70 .functor OR 1, L_0x55d0c5e84dd0, L_0x55d0c5e84e40, C4<0>, C4<0>;
L_0x55d0c5e85080 .functor OR 1, L_0x55d0c5e84f00, L_0x55d0c5e84f70, C4<0>, C4<0>;
v0x55d0c59fe2d0_0 .net "a", 0 0, L_0x55d0c5e85190;  1 drivers
v0x55d0c59fe3b0_0 .net "b", 0 0, L_0x55d0c5e85350;  1 drivers
v0x55d0c59fe470_0 .net "ca", 0 0, L_0x55d0c5e85080;  1 drivers
v0x55d0c59fe540_0 .net "cin", 0 0, L_0x55d0c5e85510;  1 drivers
v0x55d0c59fe600_0 .net "sum", 0 0, L_0x55d0c5e84d60;  1 drivers
v0x55d0c59fe710_0 .net "w1", 0 0, L_0x55d0c5e84cf0;  1 drivers
v0x55d0c59fe7d0_0 .net "w2", 0 0, L_0x55d0c5e84dd0;  1 drivers
v0x55d0c59fe890_0 .net "w3", 0 0, L_0x55d0c5e84e40;  1 drivers
v0x55d0c59fe950_0 .net "w4", 0 0, L_0x55d0c5e84f00;  1 drivers
v0x55d0c59feaa0_0 .net "w5", 0 0, L_0x55d0c5e84f70;  1 drivers
S_0x55d0c59ff100 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c59fb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a020c0_0 .net "a", 3 0, L_0x55d0c5e882e0;  1 drivers
v0x55d0c5a021c0_0 .net "b", 3 0, L_0x55d0c5e883d0;  1 drivers
v0x55d0c5a022a0_0 .net "ca", 3 0, L_0x55d0c5e88170;  1 drivers
v0x55d0c5a02360_0 .net "cin", 3 0, L_0x55d0c5e884c0;  1 drivers
v0x55d0c5a02440_0 .net "sum", 3 0, L_0x55d0c5e880d0;  1 drivers
L_0x55d0c5e86090 .part L_0x55d0c5e882e0, 0, 1;
L_0x55d0c5e861c0 .part L_0x55d0c5e883d0, 0, 1;
L_0x55d0c5e862f0 .part L_0x55d0c5e884c0, 0, 1;
L_0x55d0c5e86900 .part L_0x55d0c5e882e0, 1, 1;
L_0x55d0c5e86a30 .part L_0x55d0c5e883d0, 1, 1;
L_0x55d0c5e86b60 .part L_0x55d0c5e884c0, 1, 1;
L_0x55d0c5e872a0 .part L_0x55d0c5e882e0, 2, 1;
L_0x55d0c5e873d0 .part L_0x55d0c5e883d0, 2, 1;
L_0x55d0c5e87550 .part L_0x55d0c5e884c0, 2, 1;
L_0x55d0c5e87b20 .part L_0x55d0c5e882e0, 3, 1;
L_0x55d0c5e87ce0 .part L_0x55d0c5e883d0, 3, 1;
L_0x55d0c5e87ea0 .part L_0x55d0c5e884c0, 3, 1;
L_0x55d0c5e880d0 .concat8 [ 1 1 1 1], L_0x55d0c5e85b30, L_0x55d0c5e86490, L_0x55d0c5e86d40, L_0x55d0c5e876f0;
L_0x55d0c5e88170 .concat8 [ 1 1 1 1], L_0x55d0c5e85f80, L_0x55d0c5e867f0, L_0x55d0c5e87190, L_0x55d0c5e87a10;
S_0x55d0c59ff370 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c59ff100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e856d0 .functor XOR 1, L_0x55d0c5e86090, L_0x55d0c5e861c0, C4<0>, C4<0>;
L_0x55d0c5e85b30 .functor XOR 1, L_0x55d0c5e856d0, L_0x55d0c5e862f0, C4<0>, C4<0>;
L_0x55d0c5e85bf0 .functor AND 1, L_0x55d0c5e86090, L_0x55d0c5e861c0, C4<1>, C4<1>;
L_0x55d0c5e85d00 .functor AND 1, L_0x55d0c5e86090, L_0x55d0c5e862f0, C4<1>, C4<1>;
L_0x55d0c5e85dc0 .functor AND 1, L_0x55d0c5e861c0, L_0x55d0c5e862f0, C4<1>, C4<1>;
L_0x55d0c5e85e30 .functor OR 1, L_0x55d0c5e85bf0, L_0x55d0c5e85d00, C4<0>, C4<0>;
L_0x55d0c5e85f80 .functor OR 1, L_0x55d0c5e85dc0, L_0x55d0c5e85e30, C4<0>, C4<0>;
v0x55d0c59ff5f0_0 .net "a", 0 0, L_0x55d0c5e86090;  1 drivers
v0x55d0c59ff6d0_0 .net "b", 0 0, L_0x55d0c5e861c0;  1 drivers
v0x55d0c59ff790_0 .net "ca", 0 0, L_0x55d0c5e85f80;  1 drivers
v0x55d0c59ff860_0 .net "cin", 0 0, L_0x55d0c5e862f0;  1 drivers
v0x55d0c59ff920_0 .net "sum", 0 0, L_0x55d0c5e85b30;  1 drivers
v0x55d0c59ffa30_0 .net "w1", 0 0, L_0x55d0c5e856d0;  1 drivers
v0x55d0c59ffaf0_0 .net "w2", 0 0, L_0x55d0c5e85bf0;  1 drivers
v0x55d0c59ffbb0_0 .net "w3", 0 0, L_0x55d0c5e85d00;  1 drivers
v0x55d0c59ffc70_0 .net "w4", 0 0, L_0x55d0c5e85dc0;  1 drivers
v0x55d0c59ffdc0_0 .net "w5", 0 0, L_0x55d0c5e85e30;  1 drivers
S_0x55d0c59fff20 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c59ff100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e86420 .functor XOR 1, L_0x55d0c5e86900, L_0x55d0c5e86a30, C4<0>, C4<0>;
L_0x55d0c5e86490 .functor XOR 1, L_0x55d0c5e86420, L_0x55d0c5e86b60, C4<0>, C4<0>;
L_0x55d0c5e86500 .functor AND 1, L_0x55d0c5e86900, L_0x55d0c5e86a30, C4<1>, C4<1>;
L_0x55d0c5e86570 .functor AND 1, L_0x55d0c5e86900, L_0x55d0c5e86b60, C4<1>, C4<1>;
L_0x55d0c5e86630 .functor AND 1, L_0x55d0c5e86a30, L_0x55d0c5e86b60, C4<1>, C4<1>;
L_0x55d0c5e866a0 .functor OR 1, L_0x55d0c5e86500, L_0x55d0c5e86570, C4<0>, C4<0>;
L_0x55d0c5e867f0 .functor OR 1, L_0x55d0c5e86630, L_0x55d0c5e866a0, C4<0>, C4<0>;
v0x55d0c5a00140_0 .net "a", 0 0, L_0x55d0c5e86900;  1 drivers
v0x55d0c5a00200_0 .net "b", 0 0, L_0x55d0c5e86a30;  1 drivers
v0x55d0c5a002c0_0 .net "ca", 0 0, L_0x55d0c5e867f0;  1 drivers
v0x55d0c5a00390_0 .net "cin", 0 0, L_0x55d0c5e86b60;  1 drivers
v0x55d0c5a00450_0 .net "sum", 0 0, L_0x55d0c5e86490;  1 drivers
v0x55d0c5a00560_0 .net "w1", 0 0, L_0x55d0c5e86420;  1 drivers
v0x55d0c5a00620_0 .net "w2", 0 0, L_0x55d0c5e86500;  1 drivers
v0x55d0c5a006e0_0 .net "w3", 0 0, L_0x55d0c5e86570;  1 drivers
v0x55d0c5a007a0_0 .net "w4", 0 0, L_0x55d0c5e86630;  1 drivers
v0x55d0c5a008f0_0 .net "w5", 0 0, L_0x55d0c5e866a0;  1 drivers
S_0x55d0c5a00a50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c59ff100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e86cd0 .functor XOR 1, L_0x55d0c5e872a0, L_0x55d0c5e873d0, C4<0>, C4<0>;
L_0x55d0c5e86d40 .functor XOR 1, L_0x55d0c5e86cd0, L_0x55d0c5e87550, C4<0>, C4<0>;
L_0x55d0c5e86e00 .functor AND 1, L_0x55d0c5e872a0, L_0x55d0c5e873d0, C4<1>, C4<1>;
L_0x55d0c5e86f10 .functor AND 1, L_0x55d0c5e872a0, L_0x55d0c5e87550, C4<1>, C4<1>;
L_0x55d0c5e86fd0 .functor AND 1, L_0x55d0c5e873d0, L_0x55d0c5e87550, C4<1>, C4<1>;
L_0x55d0c5e87040 .functor OR 1, L_0x55d0c5e86e00, L_0x55d0c5e86f10, C4<0>, C4<0>;
L_0x55d0c5e87190 .functor OR 1, L_0x55d0c5e86fd0, L_0x55d0c5e87040, C4<0>, C4<0>;
v0x55d0c5a00c80_0 .net "a", 0 0, L_0x55d0c5e872a0;  1 drivers
v0x55d0c5a00d40_0 .net "b", 0 0, L_0x55d0c5e873d0;  1 drivers
v0x55d0c5a00e00_0 .net "ca", 0 0, L_0x55d0c5e87190;  1 drivers
v0x55d0c5a00ed0_0 .net "cin", 0 0, L_0x55d0c5e87550;  1 drivers
v0x55d0c5a00f90_0 .net "sum", 0 0, L_0x55d0c5e86d40;  1 drivers
v0x55d0c5a010a0_0 .net "w1", 0 0, L_0x55d0c5e86cd0;  1 drivers
v0x55d0c5a01160_0 .net "w2", 0 0, L_0x55d0c5e86e00;  1 drivers
v0x55d0c5a01220_0 .net "w3", 0 0, L_0x55d0c5e86f10;  1 drivers
v0x55d0c5a012e0_0 .net "w4", 0 0, L_0x55d0c5e86fd0;  1 drivers
v0x55d0c5a01430_0 .net "w5", 0 0, L_0x55d0c5e87040;  1 drivers
S_0x55d0c5a01590 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c59ff100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e87680 .functor XOR 1, L_0x55d0c5e87b20, L_0x55d0c5e87ce0, C4<0>, C4<0>;
L_0x55d0c5e876f0 .functor XOR 1, L_0x55d0c5e87680, L_0x55d0c5e87ea0, C4<0>, C4<0>;
L_0x55d0c5e87760 .functor AND 1, L_0x55d0c5e87b20, L_0x55d0c5e87ce0, C4<1>, C4<1>;
L_0x55d0c5e877d0 .functor AND 1, L_0x55d0c5e87b20, L_0x55d0c5e87ea0, C4<1>, C4<1>;
L_0x55d0c5e87890 .functor AND 1, L_0x55d0c5e87ce0, L_0x55d0c5e87ea0, C4<1>, C4<1>;
L_0x55d0c5e87900 .functor OR 1, L_0x55d0c5e87760, L_0x55d0c5e877d0, C4<0>, C4<0>;
L_0x55d0c5e87a10 .functor OR 1, L_0x55d0c5e87890, L_0x55d0c5e87900, C4<0>, C4<0>;
v0x55d0c5a01790_0 .net "a", 0 0, L_0x55d0c5e87b20;  1 drivers
v0x55d0c5a01870_0 .net "b", 0 0, L_0x55d0c5e87ce0;  1 drivers
v0x55d0c5a01930_0 .net "ca", 0 0, L_0x55d0c5e87a10;  1 drivers
v0x55d0c5a01a00_0 .net "cin", 0 0, L_0x55d0c5e87ea0;  1 drivers
v0x55d0c5a01ac0_0 .net "sum", 0 0, L_0x55d0c5e876f0;  1 drivers
v0x55d0c5a01bd0_0 .net "w1", 0 0, L_0x55d0c5e87680;  1 drivers
v0x55d0c5a01c90_0 .net "w2", 0 0, L_0x55d0c5e87760;  1 drivers
v0x55d0c5a01d50_0 .net "w3", 0 0, L_0x55d0c5e877d0;  1 drivers
v0x55d0c5a01e10_0 .net "w4", 0 0, L_0x55d0c5e87890;  1 drivers
v0x55d0c5a01f60_0 .net "w5", 0 0, L_0x55d0c5e87900;  1 drivers
S_0x55d0c5a03060 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c59f42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5a315e0_0 .net "a", 15 0, L_0x55d0c5e94350;  1 drivers
v0x55d0c5a316e0_0 .net "b", 15 0, L_0x55d0c5e94440;  1 drivers
v0x55d0c5a317c0_0 .net "ca", 15 0, L_0x55d0c5e941c0;  1 drivers
v0x55d0c5a31880_0 .net "cin", 15 0, L_0x55d0c5e94530;  1 drivers
v0x55d0c5a31960_0 .net "sum", 15 0, L_0x55d0c5e94080;  1 drivers
L_0x55d0c5e8e690 .part L_0x55d0c5e94350, 0, 8;
L_0x55d0c5e8e730 .part L_0x55d0c5e94440, 0, 8;
L_0x55d0c5e8e7d0 .part L_0x55d0c5e94530, 0, 8;
L_0x55d0c5e93db0 .part L_0x55d0c5e94350, 8, 8;
L_0x55d0c5e93ea0 .part L_0x55d0c5e94440, 8, 8;
L_0x55d0c5e93f90 .part L_0x55d0c5e94530, 8, 8;
L_0x55d0c5e94080 .concat8 [ 8 8 0 0], L_0x55d0c5e8e3c0, L_0x55d0c5e93ae0;
L_0x55d0c5e941c0 .concat8 [ 8 8 0 0], L_0x55d0c5e8e500, L_0x55d0c5e93c20;
S_0x55d0c5a032d0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5a03060;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a09f20_0 .net "a", 7 0, L_0x55d0c5e8e690;  1 drivers
v0x55d0c5a0a020_0 .net "b", 7 0, L_0x55d0c5e8e730;  1 drivers
v0x55d0c5a0a100_0 .net "ca", 7 0, L_0x55d0c5e8e500;  1 drivers
v0x55d0c5a0a1c0_0 .net "cin", 7 0, L_0x55d0c5e8e7d0;  1 drivers
v0x55d0c5a0a2a0_0 .net "sum", 7 0, L_0x55d0c5e8e3c0;  1 drivers
L_0x55d0c5e8b7b0 .part L_0x55d0c5e8e690, 0, 4;
L_0x55d0c5e8b850 .part L_0x55d0c5e8e730, 0, 4;
L_0x55d0c5e8b8f0 .part L_0x55d0c5e8e7d0, 0, 4;
L_0x55d0c5e8e0f0 .part L_0x55d0c5e8e690, 4, 4;
L_0x55d0c5e8e1e0 .part L_0x55d0c5e8e730, 4, 4;
L_0x55d0c5e8e2d0 .part L_0x55d0c5e8e7d0, 4, 4;
L_0x55d0c5e8e3c0 .concat8 [ 4 4 0 0], L_0x55d0c5e8b5a0, L_0x55d0c5e8df30;
L_0x55d0c5e8e500 .concat8 [ 4 4 0 0], L_0x55d0c5e8b640, L_0x55d0c5e8dfd0;
S_0x55d0c5a03550 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a06560_0 .net "a", 3 0, L_0x55d0c5e8b7b0;  1 drivers
v0x55d0c5a06660_0 .net "b", 3 0, L_0x55d0c5e8b850;  1 drivers
v0x55d0c5a06740_0 .net "ca", 3 0, L_0x55d0c5e8b640;  1 drivers
v0x55d0c5a06800_0 .net "cin", 3 0, L_0x55d0c5e8b8f0;  1 drivers
v0x55d0c5a068e0_0 .net "sum", 3 0, L_0x55d0c5e8b5a0;  1 drivers
L_0x55d0c5e89560 .part L_0x55d0c5e8b7b0, 0, 1;
L_0x55d0c5e89690 .part L_0x55d0c5e8b850, 0, 1;
L_0x55d0c5e897c0 .part L_0x55d0c5e8b8f0, 0, 1;
L_0x55d0c5e89dd0 .part L_0x55d0c5e8b7b0, 1, 1;
L_0x55d0c5e89f00 .part L_0x55d0c5e8b850, 1, 1;
L_0x55d0c5e8a030 .part L_0x55d0c5e8b8f0, 1, 1;
L_0x55d0c5e8a770 .part L_0x55d0c5e8b7b0, 2, 1;
L_0x55d0c5e8a8a0 .part L_0x55d0c5e8b850, 2, 1;
L_0x55d0c5e8aa20 .part L_0x55d0c5e8b8f0, 2, 1;
L_0x55d0c5e8aff0 .part L_0x55d0c5e8b7b0, 3, 1;
L_0x55d0c5e8b1b0 .part L_0x55d0c5e8b850, 3, 1;
L_0x55d0c5e8b370 .part L_0x55d0c5e8b8f0, 3, 1;
L_0x55d0c5e8b5a0 .concat8 [ 1 1 1 1], L_0x55d0c5e89040, L_0x55d0c5e89960, L_0x55d0c5e8a210, L_0x55d0c5e8abc0;
L_0x55d0c5e8b640 .concat8 [ 1 1 1 1], L_0x55d0c5e89450, L_0x55d0c5e89cc0, L_0x55d0c5e8a660, L_0x55d0c5e8aee0;
S_0x55d0c5a037f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a03550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e88060 .functor XOR 1, L_0x55d0c5e89560, L_0x55d0c5e89690, C4<0>, C4<0>;
L_0x55d0c5e89040 .functor XOR 1, L_0x55d0c5e88060, L_0x55d0c5e897c0, C4<0>, C4<0>;
L_0x55d0c5e89100 .functor AND 1, L_0x55d0c5e89560, L_0x55d0c5e89690, C4<1>, C4<1>;
L_0x55d0c5e89210 .functor AND 1, L_0x55d0c5e89560, L_0x55d0c5e897c0, C4<1>, C4<1>;
L_0x55d0c5e892d0 .functor AND 1, L_0x55d0c5e89690, L_0x55d0c5e897c0, C4<1>, C4<1>;
L_0x55d0c5e89340 .functor OR 1, L_0x55d0c5e89100, L_0x55d0c5e89210, C4<0>, C4<0>;
L_0x55d0c5e89450 .functor OR 1, L_0x55d0c5e892d0, L_0x55d0c5e89340, C4<0>, C4<0>;
v0x55d0c5a03a90_0 .net "a", 0 0, L_0x55d0c5e89560;  1 drivers
v0x55d0c5a03b70_0 .net "b", 0 0, L_0x55d0c5e89690;  1 drivers
v0x55d0c5a03c30_0 .net "ca", 0 0, L_0x55d0c5e89450;  1 drivers
v0x55d0c5a03d00_0 .net "cin", 0 0, L_0x55d0c5e897c0;  1 drivers
v0x55d0c5a03dc0_0 .net "sum", 0 0, L_0x55d0c5e89040;  1 drivers
v0x55d0c5a03ed0_0 .net "w1", 0 0, L_0x55d0c5e88060;  1 drivers
v0x55d0c5a03f90_0 .net "w2", 0 0, L_0x55d0c5e89100;  1 drivers
v0x55d0c5a04050_0 .net "w3", 0 0, L_0x55d0c5e89210;  1 drivers
v0x55d0c5a04110_0 .net "w4", 0 0, L_0x55d0c5e892d0;  1 drivers
v0x55d0c5a04260_0 .net "w5", 0 0, L_0x55d0c5e89340;  1 drivers
S_0x55d0c5a043c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a03550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e898f0 .functor XOR 1, L_0x55d0c5e89dd0, L_0x55d0c5e89f00, C4<0>, C4<0>;
L_0x55d0c5e89960 .functor XOR 1, L_0x55d0c5e898f0, L_0x55d0c5e8a030, C4<0>, C4<0>;
L_0x55d0c5e899d0 .functor AND 1, L_0x55d0c5e89dd0, L_0x55d0c5e89f00, C4<1>, C4<1>;
L_0x55d0c5e89a40 .functor AND 1, L_0x55d0c5e89dd0, L_0x55d0c5e8a030, C4<1>, C4<1>;
L_0x55d0c5e89b00 .functor AND 1, L_0x55d0c5e89f00, L_0x55d0c5e8a030, C4<1>, C4<1>;
L_0x55d0c5e89b70 .functor OR 1, L_0x55d0c5e899d0, L_0x55d0c5e89a40, C4<0>, C4<0>;
L_0x55d0c5e89cc0 .functor OR 1, L_0x55d0c5e89b00, L_0x55d0c5e89b70, C4<0>, C4<0>;
v0x55d0c5a045e0_0 .net "a", 0 0, L_0x55d0c5e89dd0;  1 drivers
v0x55d0c5a046a0_0 .net "b", 0 0, L_0x55d0c5e89f00;  1 drivers
v0x55d0c5a04760_0 .net "ca", 0 0, L_0x55d0c5e89cc0;  1 drivers
v0x55d0c5a04830_0 .net "cin", 0 0, L_0x55d0c5e8a030;  1 drivers
v0x55d0c5a048f0_0 .net "sum", 0 0, L_0x55d0c5e89960;  1 drivers
v0x55d0c5a04a00_0 .net "w1", 0 0, L_0x55d0c5e898f0;  1 drivers
v0x55d0c5a04ac0_0 .net "w2", 0 0, L_0x55d0c5e899d0;  1 drivers
v0x55d0c5a04b80_0 .net "w3", 0 0, L_0x55d0c5e89a40;  1 drivers
v0x55d0c5a04c40_0 .net "w4", 0 0, L_0x55d0c5e89b00;  1 drivers
v0x55d0c5a04d90_0 .net "w5", 0 0, L_0x55d0c5e89b70;  1 drivers
S_0x55d0c5a04ef0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a03550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e8a1a0 .functor XOR 1, L_0x55d0c5e8a770, L_0x55d0c5e8a8a0, C4<0>, C4<0>;
L_0x55d0c5e8a210 .functor XOR 1, L_0x55d0c5e8a1a0, L_0x55d0c5e8aa20, C4<0>, C4<0>;
L_0x55d0c5e8a2d0 .functor AND 1, L_0x55d0c5e8a770, L_0x55d0c5e8a8a0, C4<1>, C4<1>;
L_0x55d0c5e8a3e0 .functor AND 1, L_0x55d0c5e8a770, L_0x55d0c5e8aa20, C4<1>, C4<1>;
L_0x55d0c5e8a4a0 .functor AND 1, L_0x55d0c5e8a8a0, L_0x55d0c5e8aa20, C4<1>, C4<1>;
L_0x55d0c5e8a510 .functor OR 1, L_0x55d0c5e8a2d0, L_0x55d0c5e8a3e0, C4<0>, C4<0>;
L_0x55d0c5e8a660 .functor OR 1, L_0x55d0c5e8a4a0, L_0x55d0c5e8a510, C4<0>, C4<0>;
v0x55d0c5a05120_0 .net "a", 0 0, L_0x55d0c5e8a770;  1 drivers
v0x55d0c5a051e0_0 .net "b", 0 0, L_0x55d0c5e8a8a0;  1 drivers
v0x55d0c5a052a0_0 .net "ca", 0 0, L_0x55d0c5e8a660;  1 drivers
v0x55d0c5a05370_0 .net "cin", 0 0, L_0x55d0c5e8aa20;  1 drivers
v0x55d0c5a05430_0 .net "sum", 0 0, L_0x55d0c5e8a210;  1 drivers
v0x55d0c5a05540_0 .net "w1", 0 0, L_0x55d0c5e8a1a0;  1 drivers
v0x55d0c5a05600_0 .net "w2", 0 0, L_0x55d0c5e8a2d0;  1 drivers
v0x55d0c5a056c0_0 .net "w3", 0 0, L_0x55d0c5e8a3e0;  1 drivers
v0x55d0c5a05780_0 .net "w4", 0 0, L_0x55d0c5e8a4a0;  1 drivers
v0x55d0c5a058d0_0 .net "w5", 0 0, L_0x55d0c5e8a510;  1 drivers
S_0x55d0c5a05a30 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a03550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e8ab50 .functor XOR 1, L_0x55d0c5e8aff0, L_0x55d0c5e8b1b0, C4<0>, C4<0>;
L_0x55d0c5e8abc0 .functor XOR 1, L_0x55d0c5e8ab50, L_0x55d0c5e8b370, C4<0>, C4<0>;
L_0x55d0c5e8ac30 .functor AND 1, L_0x55d0c5e8aff0, L_0x55d0c5e8b1b0, C4<1>, C4<1>;
L_0x55d0c5e8aca0 .functor AND 1, L_0x55d0c5e8aff0, L_0x55d0c5e8b370, C4<1>, C4<1>;
L_0x55d0c5e8ad60 .functor AND 1, L_0x55d0c5e8b1b0, L_0x55d0c5e8b370, C4<1>, C4<1>;
L_0x55d0c5e8add0 .functor OR 1, L_0x55d0c5e8ac30, L_0x55d0c5e8aca0, C4<0>, C4<0>;
L_0x55d0c5e8aee0 .functor OR 1, L_0x55d0c5e8ad60, L_0x55d0c5e8add0, C4<0>, C4<0>;
v0x55d0c5a05c30_0 .net "a", 0 0, L_0x55d0c5e8aff0;  1 drivers
v0x55d0c5a05d10_0 .net "b", 0 0, L_0x55d0c5e8b1b0;  1 drivers
v0x55d0c5a05dd0_0 .net "ca", 0 0, L_0x55d0c5e8aee0;  1 drivers
v0x55d0c5a05ea0_0 .net "cin", 0 0, L_0x55d0c5e8b370;  1 drivers
v0x55d0c5a05f60_0 .net "sum", 0 0, L_0x55d0c5e8abc0;  1 drivers
v0x55d0c5a06070_0 .net "w1", 0 0, L_0x55d0c5e8ab50;  1 drivers
v0x55d0c5a06130_0 .net "w2", 0 0, L_0x55d0c5e8ac30;  1 drivers
v0x55d0c5a061f0_0 .net "w3", 0 0, L_0x55d0c5e8aca0;  1 drivers
v0x55d0c5a062b0_0 .net "w4", 0 0, L_0x55d0c5e8ad60;  1 drivers
v0x55d0c5a06400_0 .net "w5", 0 0, L_0x55d0c5e8add0;  1 drivers
S_0x55d0c5a06a60 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a032d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a09a20_0 .net "a", 3 0, L_0x55d0c5e8e0f0;  1 drivers
v0x55d0c5a09b20_0 .net "b", 3 0, L_0x55d0c5e8e1e0;  1 drivers
v0x55d0c5a09c00_0 .net "ca", 3 0, L_0x55d0c5e8dfd0;  1 drivers
v0x55d0c5a09cc0_0 .net "cin", 3 0, L_0x55d0c5e8e2d0;  1 drivers
v0x55d0c5a09da0_0 .net "sum", 3 0, L_0x55d0c5e8df30;  1 drivers
L_0x55d0c5e8bef0 .part L_0x55d0c5e8e0f0, 0, 1;
L_0x55d0c5e8c020 .part L_0x55d0c5e8e1e0, 0, 1;
L_0x55d0c5e8c150 .part L_0x55d0c5e8e2d0, 0, 1;
L_0x55d0c5e8c760 .part L_0x55d0c5e8e0f0, 1, 1;
L_0x55d0c5e8c890 .part L_0x55d0c5e8e1e0, 1, 1;
L_0x55d0c5e8c9c0 .part L_0x55d0c5e8e2d0, 1, 1;
L_0x55d0c5e8d100 .part L_0x55d0c5e8e0f0, 2, 1;
L_0x55d0c5e8d230 .part L_0x55d0c5e8e1e0, 2, 1;
L_0x55d0c5e8d3b0 .part L_0x55d0c5e8e2d0, 2, 1;
L_0x55d0c5e8d980 .part L_0x55d0c5e8e0f0, 3, 1;
L_0x55d0c5e8db40 .part L_0x55d0c5e8e1e0, 3, 1;
L_0x55d0c5e8dd00 .part L_0x55d0c5e8e2d0, 3, 1;
L_0x55d0c5e8df30 .concat8 [ 1 1 1 1], L_0x55d0c5e8b990, L_0x55d0c5e8c2f0, L_0x55d0c5e8cba0, L_0x55d0c5e8d550;
L_0x55d0c5e8dfd0 .concat8 [ 1 1 1 1], L_0x55d0c5e8bde0, L_0x55d0c5e8c650, L_0x55d0c5e8cff0, L_0x55d0c5e8d870;
S_0x55d0c5a06cd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a06a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e8b530 .functor XOR 1, L_0x55d0c5e8bef0, L_0x55d0c5e8c020, C4<0>, C4<0>;
L_0x55d0c5e8b990 .functor XOR 1, L_0x55d0c5e8b530, L_0x55d0c5e8c150, C4<0>, C4<0>;
L_0x55d0c5e8ba50 .functor AND 1, L_0x55d0c5e8bef0, L_0x55d0c5e8c020, C4<1>, C4<1>;
L_0x55d0c5e8bb60 .functor AND 1, L_0x55d0c5e8bef0, L_0x55d0c5e8c150, C4<1>, C4<1>;
L_0x55d0c5e8bc20 .functor AND 1, L_0x55d0c5e8c020, L_0x55d0c5e8c150, C4<1>, C4<1>;
L_0x55d0c5e8bc90 .functor OR 1, L_0x55d0c5e8ba50, L_0x55d0c5e8bb60, C4<0>, C4<0>;
L_0x55d0c5e8bde0 .functor OR 1, L_0x55d0c5e8bc20, L_0x55d0c5e8bc90, C4<0>, C4<0>;
v0x55d0c5a06f50_0 .net "a", 0 0, L_0x55d0c5e8bef0;  1 drivers
v0x55d0c5a07030_0 .net "b", 0 0, L_0x55d0c5e8c020;  1 drivers
v0x55d0c5a070f0_0 .net "ca", 0 0, L_0x55d0c5e8bde0;  1 drivers
v0x55d0c5a071c0_0 .net "cin", 0 0, L_0x55d0c5e8c150;  1 drivers
v0x55d0c5a07280_0 .net "sum", 0 0, L_0x55d0c5e8b990;  1 drivers
v0x55d0c5a07390_0 .net "w1", 0 0, L_0x55d0c5e8b530;  1 drivers
v0x55d0c5a07450_0 .net "w2", 0 0, L_0x55d0c5e8ba50;  1 drivers
v0x55d0c5a07510_0 .net "w3", 0 0, L_0x55d0c5e8bb60;  1 drivers
v0x55d0c5a075d0_0 .net "w4", 0 0, L_0x55d0c5e8bc20;  1 drivers
v0x55d0c5a07720_0 .net "w5", 0 0, L_0x55d0c5e8bc90;  1 drivers
S_0x55d0c5a07880 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a06a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e8c280 .functor XOR 1, L_0x55d0c5e8c760, L_0x55d0c5e8c890, C4<0>, C4<0>;
L_0x55d0c5e8c2f0 .functor XOR 1, L_0x55d0c5e8c280, L_0x55d0c5e8c9c0, C4<0>, C4<0>;
L_0x55d0c5e8c360 .functor AND 1, L_0x55d0c5e8c760, L_0x55d0c5e8c890, C4<1>, C4<1>;
L_0x55d0c5e8c3d0 .functor AND 1, L_0x55d0c5e8c760, L_0x55d0c5e8c9c0, C4<1>, C4<1>;
L_0x55d0c5e8c490 .functor AND 1, L_0x55d0c5e8c890, L_0x55d0c5e8c9c0, C4<1>, C4<1>;
L_0x55d0c5e8c500 .functor OR 1, L_0x55d0c5e8c360, L_0x55d0c5e8c3d0, C4<0>, C4<0>;
L_0x55d0c5e8c650 .functor OR 1, L_0x55d0c5e8c490, L_0x55d0c5e8c500, C4<0>, C4<0>;
v0x55d0c5a07aa0_0 .net "a", 0 0, L_0x55d0c5e8c760;  1 drivers
v0x55d0c5a07b60_0 .net "b", 0 0, L_0x55d0c5e8c890;  1 drivers
v0x55d0c5a07c20_0 .net "ca", 0 0, L_0x55d0c5e8c650;  1 drivers
v0x55d0c5a07cf0_0 .net "cin", 0 0, L_0x55d0c5e8c9c0;  1 drivers
v0x55d0c5a07db0_0 .net "sum", 0 0, L_0x55d0c5e8c2f0;  1 drivers
v0x55d0c5a07ec0_0 .net "w1", 0 0, L_0x55d0c5e8c280;  1 drivers
v0x55d0c5a07f80_0 .net "w2", 0 0, L_0x55d0c5e8c360;  1 drivers
v0x55d0c5a08040_0 .net "w3", 0 0, L_0x55d0c5e8c3d0;  1 drivers
v0x55d0c5a08100_0 .net "w4", 0 0, L_0x55d0c5e8c490;  1 drivers
v0x55d0c5a08250_0 .net "w5", 0 0, L_0x55d0c5e8c500;  1 drivers
S_0x55d0c5a083b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a06a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e8cb30 .functor XOR 1, L_0x55d0c5e8d100, L_0x55d0c5e8d230, C4<0>, C4<0>;
L_0x55d0c5e8cba0 .functor XOR 1, L_0x55d0c5e8cb30, L_0x55d0c5e8d3b0, C4<0>, C4<0>;
L_0x55d0c5e8cc60 .functor AND 1, L_0x55d0c5e8d100, L_0x55d0c5e8d230, C4<1>, C4<1>;
L_0x55d0c5e8cd70 .functor AND 1, L_0x55d0c5e8d100, L_0x55d0c5e8d3b0, C4<1>, C4<1>;
L_0x55d0c5e8ce30 .functor AND 1, L_0x55d0c5e8d230, L_0x55d0c5e8d3b0, C4<1>, C4<1>;
L_0x55d0c5e8cea0 .functor OR 1, L_0x55d0c5e8cc60, L_0x55d0c5e8cd70, C4<0>, C4<0>;
L_0x55d0c5e8cff0 .functor OR 1, L_0x55d0c5e8ce30, L_0x55d0c5e8cea0, C4<0>, C4<0>;
v0x55d0c5a085e0_0 .net "a", 0 0, L_0x55d0c5e8d100;  1 drivers
v0x55d0c5a086a0_0 .net "b", 0 0, L_0x55d0c5e8d230;  1 drivers
v0x55d0c5a08760_0 .net "ca", 0 0, L_0x55d0c5e8cff0;  1 drivers
v0x55d0c5a08830_0 .net "cin", 0 0, L_0x55d0c5e8d3b0;  1 drivers
v0x55d0c5a088f0_0 .net "sum", 0 0, L_0x55d0c5e8cba0;  1 drivers
v0x55d0c5a08a00_0 .net "w1", 0 0, L_0x55d0c5e8cb30;  1 drivers
v0x55d0c5a08ac0_0 .net "w2", 0 0, L_0x55d0c5e8cc60;  1 drivers
v0x55d0c5a08b80_0 .net "w3", 0 0, L_0x55d0c5e8cd70;  1 drivers
v0x55d0c5a08c40_0 .net "w4", 0 0, L_0x55d0c5e8ce30;  1 drivers
v0x55d0c5a08d90_0 .net "w5", 0 0, L_0x55d0c5e8cea0;  1 drivers
S_0x55d0c5a08ef0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a06a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e8d4e0 .functor XOR 1, L_0x55d0c5e8d980, L_0x55d0c5e8db40, C4<0>, C4<0>;
L_0x55d0c5e8d550 .functor XOR 1, L_0x55d0c5e8d4e0, L_0x55d0c5e8dd00, C4<0>, C4<0>;
L_0x55d0c5e8d5c0 .functor AND 1, L_0x55d0c5e8d980, L_0x55d0c5e8db40, C4<1>, C4<1>;
L_0x55d0c5e8d630 .functor AND 1, L_0x55d0c5e8d980, L_0x55d0c5e8dd00, C4<1>, C4<1>;
L_0x55d0c5e8d6f0 .functor AND 1, L_0x55d0c5e8db40, L_0x55d0c5e8dd00, C4<1>, C4<1>;
L_0x55d0c5e8d760 .functor OR 1, L_0x55d0c5e8d5c0, L_0x55d0c5e8d630, C4<0>, C4<0>;
L_0x55d0c5e8d870 .functor OR 1, L_0x55d0c5e8d6f0, L_0x55d0c5e8d760, C4<0>, C4<0>;
v0x55d0c5a090f0_0 .net "a", 0 0, L_0x55d0c5e8d980;  1 drivers
v0x55d0c5a091d0_0 .net "b", 0 0, L_0x55d0c5e8db40;  1 drivers
v0x55d0c5a09290_0 .net "ca", 0 0, L_0x55d0c5e8d870;  1 drivers
v0x55d0c5a09360_0 .net "cin", 0 0, L_0x55d0c5e8dd00;  1 drivers
v0x55d0c5a09420_0 .net "sum", 0 0, L_0x55d0c5e8d550;  1 drivers
v0x55d0c5a09530_0 .net "w1", 0 0, L_0x55d0c5e8d4e0;  1 drivers
v0x55d0c5a095f0_0 .net "w2", 0 0, L_0x55d0c5e8d5c0;  1 drivers
v0x55d0c5a096b0_0 .net "w3", 0 0, L_0x55d0c5e8d630;  1 drivers
v0x55d0c5a09770_0 .net "w4", 0 0, L_0x55d0c5e8d6f0;  1 drivers
v0x55d0c5a098c0_0 .net "w5", 0 0, L_0x55d0c5e8d760;  1 drivers
S_0x55d0c5a0a470 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5a03060;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a31090_0 .net "a", 7 0, L_0x55d0c5e93db0;  1 drivers
v0x55d0c5a31190_0 .net "b", 7 0, L_0x55d0c5e93ea0;  1 drivers
v0x55d0c5a31270_0 .net "ca", 7 0, L_0x55d0c5e93c20;  1 drivers
v0x55d0c5a31330_0 .net "cin", 7 0, L_0x55d0c5e93f90;  1 drivers
v0x55d0c5a31410_0 .net "sum", 7 0, L_0x55d0c5e93ae0;  1 drivers
L_0x55d0c5e90f80 .part L_0x55d0c5e93db0, 0, 4;
L_0x55d0c5e91020 .part L_0x55d0c5e93ea0, 0, 4;
L_0x55d0c5e910c0 .part L_0x55d0c5e93f90, 0, 4;
L_0x55d0c5e93810 .part L_0x55d0c5e93db0, 4, 4;
L_0x55d0c5e93900 .part L_0x55d0c5e93ea0, 4, 4;
L_0x55d0c5e939f0 .part L_0x55d0c5e93f90, 4, 4;
L_0x55d0c5e93ae0 .concat8 [ 4 4 0 0], L_0x55d0c5e90d70, L_0x55d0c5e93600;
L_0x55d0c5e93c20 .concat8 [ 4 4 0 0], L_0x55d0c5e90e10, L_0x55d0c5e936a0;
S_0x55d0c5a0a6e0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a0a470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a2d6d0_0 .net "a", 3 0, L_0x55d0c5e90f80;  1 drivers
v0x55d0c5a2d7d0_0 .net "b", 3 0, L_0x55d0c5e91020;  1 drivers
v0x55d0c5a2d8b0_0 .net "ca", 3 0, L_0x55d0c5e90e10;  1 drivers
v0x55d0c5a2d970_0 .net "cin", 3 0, L_0x55d0c5e910c0;  1 drivers
v0x55d0c5a2da50_0 .net "sum", 3 0, L_0x55d0c5e90d70;  1 drivers
L_0x55d0c5e8ed90 .part L_0x55d0c5e90f80, 0, 1;
L_0x55d0c5e8eec0 .part L_0x55d0c5e91020, 0, 1;
L_0x55d0c5e8eff0 .part L_0x55d0c5e910c0, 0, 1;
L_0x55d0c5e8f5c0 .part L_0x55d0c5e90f80, 1, 1;
L_0x55d0c5e8f6f0 .part L_0x55d0c5e91020, 1, 1;
L_0x55d0c5e8f820 .part L_0x55d0c5e910c0, 1, 1;
L_0x55d0c5e8fee0 .part L_0x55d0c5e90f80, 2, 1;
L_0x55d0c5e90010 .part L_0x55d0c5e91020, 2, 1;
L_0x55d0c5e90190 .part L_0x55d0c5e910c0, 2, 1;
L_0x55d0c5e90760 .part L_0x55d0c5e90f80, 3, 1;
L_0x55d0c5e90980 .part L_0x55d0c5e91020, 3, 1;
L_0x55d0c5e90b40 .part L_0x55d0c5e910c0, 3, 1;
L_0x55d0c5e90d70 .concat8 [ 1 1 1 1], L_0x55d0c5e8e870, L_0x55d0c5e8f190, L_0x55d0c5e8f9c0, L_0x55d0c5e90330;
L_0x55d0c5e90e10 .concat8 [ 1 1 1 1], L_0x55d0c5e8ec80, L_0x55d0c5e8f4b0, L_0x55d0c5e8fdd0, L_0x55d0c5e90650;
S_0x55d0c5a0a960 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a0a6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e8dec0 .functor XOR 1, L_0x55d0c5e8ed90, L_0x55d0c5e8eec0, C4<0>, C4<0>;
L_0x55d0c5e8e870 .functor XOR 1, L_0x55d0c5e8dec0, L_0x55d0c5e8eff0, C4<0>, C4<0>;
L_0x55d0c5e8e930 .functor AND 1, L_0x55d0c5e8ed90, L_0x55d0c5e8eec0, C4<1>, C4<1>;
L_0x55d0c5e8ea40 .functor AND 1, L_0x55d0c5e8ed90, L_0x55d0c5e8eff0, C4<1>, C4<1>;
L_0x55d0c5e8eb00 .functor AND 1, L_0x55d0c5e8eec0, L_0x55d0c5e8eff0, C4<1>, C4<1>;
L_0x55d0c5e8eb70 .functor OR 1, L_0x55d0c5e8e930, L_0x55d0c5e8ea40, C4<0>, C4<0>;
L_0x55d0c5e8ec80 .functor OR 1, L_0x55d0c5e8eb00, L_0x55d0c5e8eb70, C4<0>, C4<0>;
v0x55d0c5a0ac00_0 .net "a", 0 0, L_0x55d0c5e8ed90;  1 drivers
v0x55d0c5a0ace0_0 .net "b", 0 0, L_0x55d0c5e8eec0;  1 drivers
v0x55d0c5a0ada0_0 .net "ca", 0 0, L_0x55d0c5e8ec80;  1 drivers
v0x55d0c5a0ae70_0 .net "cin", 0 0, L_0x55d0c5e8eff0;  1 drivers
v0x55d0c5a0af30_0 .net "sum", 0 0, L_0x55d0c5e8e870;  1 drivers
v0x55d0c5a0b040_0 .net "w1", 0 0, L_0x55d0c5e8dec0;  1 drivers
v0x55d0c5a0b100_0 .net "w2", 0 0, L_0x55d0c5e8e930;  1 drivers
v0x55d0c5a0b1c0_0 .net "w3", 0 0, L_0x55d0c5e8ea40;  1 drivers
v0x55d0c5a0b280_0 .net "w4", 0 0, L_0x55d0c5e8eb00;  1 drivers
v0x55d0c5a0b3d0_0 .net "w5", 0 0, L_0x55d0c5e8eb70;  1 drivers
S_0x55d0c5a0b530 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a0a6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e8f120 .functor XOR 1, L_0x55d0c5e8f5c0, L_0x55d0c5e8f6f0, C4<0>, C4<0>;
L_0x55d0c5e8f190 .functor XOR 1, L_0x55d0c5e8f120, L_0x55d0c5e8f820, C4<0>, C4<0>;
L_0x55d0c5e8f200 .functor AND 1, L_0x55d0c5e8f5c0, L_0x55d0c5e8f6f0, C4<1>, C4<1>;
L_0x55d0c5e8f270 .functor AND 1, L_0x55d0c5e8f5c0, L_0x55d0c5e8f820, C4<1>, C4<1>;
L_0x55d0c5e8f330 .functor AND 1, L_0x55d0c5e8f6f0, L_0x55d0c5e8f820, C4<1>, C4<1>;
L_0x55d0c5e8f3a0 .functor OR 1, L_0x55d0c5e8f200, L_0x55d0c5e8f270, C4<0>, C4<0>;
L_0x55d0c5e8f4b0 .functor OR 1, L_0x55d0c5e8f330, L_0x55d0c5e8f3a0, C4<0>, C4<0>;
v0x55d0c5a0b750_0 .net "a", 0 0, L_0x55d0c5e8f5c0;  1 drivers
v0x55d0c5a0b810_0 .net "b", 0 0, L_0x55d0c5e8f6f0;  1 drivers
v0x55d0c5a0b8d0_0 .net "ca", 0 0, L_0x55d0c5e8f4b0;  1 drivers
v0x55d0c5a2b9a0_0 .net "cin", 0 0, L_0x55d0c5e8f820;  1 drivers
v0x55d0c5a2ba60_0 .net "sum", 0 0, L_0x55d0c5e8f190;  1 drivers
v0x55d0c5a2bb70_0 .net "w1", 0 0, L_0x55d0c5e8f120;  1 drivers
v0x55d0c5a2bc30_0 .net "w2", 0 0, L_0x55d0c5e8f200;  1 drivers
v0x55d0c5a2bcf0_0 .net "w3", 0 0, L_0x55d0c5e8f270;  1 drivers
v0x55d0c5a2bdb0_0 .net "w4", 0 0, L_0x55d0c5e8f330;  1 drivers
v0x55d0c5a2bf00_0 .net "w5", 0 0, L_0x55d0c5e8f3a0;  1 drivers
S_0x55d0c5a2c060 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a0a6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e8f950 .functor XOR 1, L_0x55d0c5e8fee0, L_0x55d0c5e90010, C4<0>, C4<0>;
L_0x55d0c5e8f9c0 .functor XOR 1, L_0x55d0c5e8f950, L_0x55d0c5e90190, C4<0>, C4<0>;
L_0x55d0c5e8fa80 .functor AND 1, L_0x55d0c5e8fee0, L_0x55d0c5e90010, C4<1>, C4<1>;
L_0x55d0c5e8fb90 .functor AND 1, L_0x55d0c5e8fee0, L_0x55d0c5e90190, C4<1>, C4<1>;
L_0x55d0c5e8fc50 .functor AND 1, L_0x55d0c5e90010, L_0x55d0c5e90190, C4<1>, C4<1>;
L_0x55d0c5e8fcc0 .functor OR 1, L_0x55d0c5e8fa80, L_0x55d0c5e8fb90, C4<0>, C4<0>;
L_0x55d0c5e8fdd0 .functor OR 1, L_0x55d0c5e8fc50, L_0x55d0c5e8fcc0, C4<0>, C4<0>;
v0x55d0c5a2c290_0 .net "a", 0 0, L_0x55d0c5e8fee0;  1 drivers
v0x55d0c5a2c350_0 .net "b", 0 0, L_0x55d0c5e90010;  1 drivers
v0x55d0c5a2c410_0 .net "ca", 0 0, L_0x55d0c5e8fdd0;  1 drivers
v0x55d0c5a2c4e0_0 .net "cin", 0 0, L_0x55d0c5e90190;  1 drivers
v0x55d0c5a2c5a0_0 .net "sum", 0 0, L_0x55d0c5e8f9c0;  1 drivers
v0x55d0c5a2c6b0_0 .net "w1", 0 0, L_0x55d0c5e8f950;  1 drivers
v0x55d0c5a2c770_0 .net "w2", 0 0, L_0x55d0c5e8fa80;  1 drivers
v0x55d0c5a2c830_0 .net "w3", 0 0, L_0x55d0c5e8fb90;  1 drivers
v0x55d0c5a2c8f0_0 .net "w4", 0 0, L_0x55d0c5e8fc50;  1 drivers
v0x55d0c5a2ca40_0 .net "w5", 0 0, L_0x55d0c5e8fcc0;  1 drivers
S_0x55d0c5a2cba0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a0a6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e902c0 .functor XOR 1, L_0x55d0c5e90760, L_0x55d0c5e90980, C4<0>, C4<0>;
L_0x55d0c5e90330 .functor XOR 1, L_0x55d0c5e902c0, L_0x55d0c5e90b40, C4<0>, C4<0>;
L_0x55d0c5e903a0 .functor AND 1, L_0x55d0c5e90760, L_0x55d0c5e90980, C4<1>, C4<1>;
L_0x55d0c5e90410 .functor AND 1, L_0x55d0c5e90760, L_0x55d0c5e90b40, C4<1>, C4<1>;
L_0x55d0c5e904d0 .functor AND 1, L_0x55d0c5e90980, L_0x55d0c5e90b40, C4<1>, C4<1>;
L_0x55d0c5e90540 .functor OR 1, L_0x55d0c5e903a0, L_0x55d0c5e90410, C4<0>, C4<0>;
L_0x55d0c5e90650 .functor OR 1, L_0x55d0c5e904d0, L_0x55d0c5e90540, C4<0>, C4<0>;
v0x55d0c5a2cda0_0 .net "a", 0 0, L_0x55d0c5e90760;  1 drivers
v0x55d0c5a2ce80_0 .net "b", 0 0, L_0x55d0c5e90980;  1 drivers
v0x55d0c5a2cf40_0 .net "ca", 0 0, L_0x55d0c5e90650;  1 drivers
v0x55d0c5a2d010_0 .net "cin", 0 0, L_0x55d0c5e90b40;  1 drivers
v0x55d0c5a2d0d0_0 .net "sum", 0 0, L_0x55d0c5e90330;  1 drivers
v0x55d0c5a2d1e0_0 .net "w1", 0 0, L_0x55d0c5e902c0;  1 drivers
v0x55d0c5a2d2a0_0 .net "w2", 0 0, L_0x55d0c5e903a0;  1 drivers
v0x55d0c5a2d360_0 .net "w3", 0 0, L_0x55d0c5e90410;  1 drivers
v0x55d0c5a2d420_0 .net "w4", 0 0, L_0x55d0c5e904d0;  1 drivers
v0x55d0c5a2d570_0 .net "w5", 0 0, L_0x55d0c5e90540;  1 drivers
S_0x55d0c5a2dbd0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a0a470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a30b90_0 .net "a", 3 0, L_0x55d0c5e93810;  1 drivers
v0x55d0c5a30c90_0 .net "b", 3 0, L_0x55d0c5e93900;  1 drivers
v0x55d0c5a30d70_0 .net "ca", 3 0, L_0x55d0c5e936a0;  1 drivers
v0x55d0c5a30e30_0 .net "cin", 3 0, L_0x55d0c5e939f0;  1 drivers
v0x55d0c5a30f10_0 .net "sum", 3 0, L_0x55d0c5e93600;  1 drivers
L_0x55d0c5e91680 .part L_0x55d0c5e93810, 0, 1;
L_0x55d0c5e917b0 .part L_0x55d0c5e93900, 0, 1;
L_0x55d0c5e918e0 .part L_0x55d0c5e939f0, 0, 1;
L_0x55d0c5e91eb0 .part L_0x55d0c5e93810, 1, 1;
L_0x55d0c5e91fe0 .part L_0x55d0c5e93900, 1, 1;
L_0x55d0c5e92110 .part L_0x55d0c5e939f0, 1, 1;
L_0x55d0c5e927d0 .part L_0x55d0c5e93810, 2, 1;
L_0x55d0c5e92900 .part L_0x55d0c5e93900, 2, 1;
L_0x55d0c5e92a80 .part L_0x55d0c5e939f0, 2, 1;
L_0x55d0c5e93050 .part L_0x55d0c5e93810, 3, 1;
L_0x55d0c5e93210 .part L_0x55d0c5e93900, 3, 1;
L_0x55d0c5e933d0 .part L_0x55d0c5e939f0, 3, 1;
L_0x55d0c5e93600 .concat8 [ 1 1 1 1], L_0x55d0c5e91160, L_0x55d0c5e91a80, L_0x55d0c5e922b0, L_0x55d0c5e92c20;
L_0x55d0c5e936a0 .concat8 [ 1 1 1 1], L_0x55d0c5e91570, L_0x55d0c5e91da0, L_0x55d0c5e926c0, L_0x55d0c5e92f40;
S_0x55d0c5a2de40 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a2dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e90d00 .functor XOR 1, L_0x55d0c5e91680, L_0x55d0c5e917b0, C4<0>, C4<0>;
L_0x55d0c5e91160 .functor XOR 1, L_0x55d0c5e90d00, L_0x55d0c5e918e0, C4<0>, C4<0>;
L_0x55d0c5e91220 .functor AND 1, L_0x55d0c5e91680, L_0x55d0c5e917b0, C4<1>, C4<1>;
L_0x55d0c5e91330 .functor AND 1, L_0x55d0c5e91680, L_0x55d0c5e918e0, C4<1>, C4<1>;
L_0x55d0c5e913f0 .functor AND 1, L_0x55d0c5e917b0, L_0x55d0c5e918e0, C4<1>, C4<1>;
L_0x55d0c5e91460 .functor OR 1, L_0x55d0c5e91220, L_0x55d0c5e91330, C4<0>, C4<0>;
L_0x55d0c5e91570 .functor OR 1, L_0x55d0c5e913f0, L_0x55d0c5e91460, C4<0>, C4<0>;
v0x55d0c5a2e0c0_0 .net "a", 0 0, L_0x55d0c5e91680;  1 drivers
v0x55d0c5a2e1a0_0 .net "b", 0 0, L_0x55d0c5e917b0;  1 drivers
v0x55d0c5a2e260_0 .net "ca", 0 0, L_0x55d0c5e91570;  1 drivers
v0x55d0c5a2e330_0 .net "cin", 0 0, L_0x55d0c5e918e0;  1 drivers
v0x55d0c5a2e3f0_0 .net "sum", 0 0, L_0x55d0c5e91160;  1 drivers
v0x55d0c5a2e500_0 .net "w1", 0 0, L_0x55d0c5e90d00;  1 drivers
v0x55d0c5a2e5c0_0 .net "w2", 0 0, L_0x55d0c5e91220;  1 drivers
v0x55d0c5a2e680_0 .net "w3", 0 0, L_0x55d0c5e91330;  1 drivers
v0x55d0c5a2e740_0 .net "w4", 0 0, L_0x55d0c5e913f0;  1 drivers
v0x55d0c5a2e890_0 .net "w5", 0 0, L_0x55d0c5e91460;  1 drivers
S_0x55d0c5a2e9f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a2dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e91a10 .functor XOR 1, L_0x55d0c5e91eb0, L_0x55d0c5e91fe0, C4<0>, C4<0>;
L_0x55d0c5e91a80 .functor XOR 1, L_0x55d0c5e91a10, L_0x55d0c5e92110, C4<0>, C4<0>;
L_0x55d0c5e91af0 .functor AND 1, L_0x55d0c5e91eb0, L_0x55d0c5e91fe0, C4<1>, C4<1>;
L_0x55d0c5e91b60 .functor AND 1, L_0x55d0c5e91eb0, L_0x55d0c5e92110, C4<1>, C4<1>;
L_0x55d0c5e91c20 .functor AND 1, L_0x55d0c5e91fe0, L_0x55d0c5e92110, C4<1>, C4<1>;
L_0x55d0c5e91c90 .functor OR 1, L_0x55d0c5e91af0, L_0x55d0c5e91b60, C4<0>, C4<0>;
L_0x55d0c5e91da0 .functor OR 1, L_0x55d0c5e91c20, L_0x55d0c5e91c90, C4<0>, C4<0>;
v0x55d0c5a2ec10_0 .net "a", 0 0, L_0x55d0c5e91eb0;  1 drivers
v0x55d0c5a2ecd0_0 .net "b", 0 0, L_0x55d0c5e91fe0;  1 drivers
v0x55d0c5a2ed90_0 .net "ca", 0 0, L_0x55d0c5e91da0;  1 drivers
v0x55d0c5a2ee60_0 .net "cin", 0 0, L_0x55d0c5e92110;  1 drivers
v0x55d0c5a2ef20_0 .net "sum", 0 0, L_0x55d0c5e91a80;  1 drivers
v0x55d0c5a2f030_0 .net "w1", 0 0, L_0x55d0c5e91a10;  1 drivers
v0x55d0c5a2f0f0_0 .net "w2", 0 0, L_0x55d0c5e91af0;  1 drivers
v0x55d0c5a2f1b0_0 .net "w3", 0 0, L_0x55d0c5e91b60;  1 drivers
v0x55d0c5a2f270_0 .net "w4", 0 0, L_0x55d0c5e91c20;  1 drivers
v0x55d0c5a2f3c0_0 .net "w5", 0 0, L_0x55d0c5e91c90;  1 drivers
S_0x55d0c5a2f520 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a2dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e92240 .functor XOR 1, L_0x55d0c5e927d0, L_0x55d0c5e92900, C4<0>, C4<0>;
L_0x55d0c5e922b0 .functor XOR 1, L_0x55d0c5e92240, L_0x55d0c5e92a80, C4<0>, C4<0>;
L_0x55d0c5e92370 .functor AND 1, L_0x55d0c5e927d0, L_0x55d0c5e92900, C4<1>, C4<1>;
L_0x55d0c5e92480 .functor AND 1, L_0x55d0c5e927d0, L_0x55d0c5e92a80, C4<1>, C4<1>;
L_0x55d0c5e92540 .functor AND 1, L_0x55d0c5e92900, L_0x55d0c5e92a80, C4<1>, C4<1>;
L_0x55d0c5e925b0 .functor OR 1, L_0x55d0c5e92370, L_0x55d0c5e92480, C4<0>, C4<0>;
L_0x55d0c5e926c0 .functor OR 1, L_0x55d0c5e92540, L_0x55d0c5e925b0, C4<0>, C4<0>;
v0x55d0c5a2f750_0 .net "a", 0 0, L_0x55d0c5e927d0;  1 drivers
v0x55d0c5a2f810_0 .net "b", 0 0, L_0x55d0c5e92900;  1 drivers
v0x55d0c5a2f8d0_0 .net "ca", 0 0, L_0x55d0c5e926c0;  1 drivers
v0x55d0c5a2f9a0_0 .net "cin", 0 0, L_0x55d0c5e92a80;  1 drivers
v0x55d0c5a2fa60_0 .net "sum", 0 0, L_0x55d0c5e922b0;  1 drivers
v0x55d0c5a2fb70_0 .net "w1", 0 0, L_0x55d0c5e92240;  1 drivers
v0x55d0c5a2fc30_0 .net "w2", 0 0, L_0x55d0c5e92370;  1 drivers
v0x55d0c5a2fcf0_0 .net "w3", 0 0, L_0x55d0c5e92480;  1 drivers
v0x55d0c5a2fdb0_0 .net "w4", 0 0, L_0x55d0c5e92540;  1 drivers
v0x55d0c5a2ff00_0 .net "w5", 0 0, L_0x55d0c5e925b0;  1 drivers
S_0x55d0c5a30060 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a2dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e92bb0 .functor XOR 1, L_0x55d0c5e93050, L_0x55d0c5e93210, C4<0>, C4<0>;
L_0x55d0c5e92c20 .functor XOR 1, L_0x55d0c5e92bb0, L_0x55d0c5e933d0, C4<0>, C4<0>;
L_0x55d0c5e92c90 .functor AND 1, L_0x55d0c5e93050, L_0x55d0c5e93210, C4<1>, C4<1>;
L_0x55d0c5e92d00 .functor AND 1, L_0x55d0c5e93050, L_0x55d0c5e933d0, C4<1>, C4<1>;
L_0x55d0c5e92dc0 .functor AND 1, L_0x55d0c5e93210, L_0x55d0c5e933d0, C4<1>, C4<1>;
L_0x55d0c5e92e30 .functor OR 1, L_0x55d0c5e92c90, L_0x55d0c5e92d00, C4<0>, C4<0>;
L_0x55d0c5e92f40 .functor OR 1, L_0x55d0c5e92dc0, L_0x55d0c5e92e30, C4<0>, C4<0>;
v0x55d0c5a30260_0 .net "a", 0 0, L_0x55d0c5e93050;  1 drivers
v0x55d0c5a30340_0 .net "b", 0 0, L_0x55d0c5e93210;  1 drivers
v0x55d0c5a30400_0 .net "ca", 0 0, L_0x55d0c5e92f40;  1 drivers
v0x55d0c5a304d0_0 .net "cin", 0 0, L_0x55d0c5e933d0;  1 drivers
v0x55d0c5a30590_0 .net "sum", 0 0, L_0x55d0c5e92c20;  1 drivers
v0x55d0c5a306a0_0 .net "w1", 0 0, L_0x55d0c5e92bb0;  1 drivers
v0x55d0c5a30760_0 .net "w2", 0 0, L_0x55d0c5e92c90;  1 drivers
v0x55d0c5a30820_0 .net "w3", 0 0, L_0x55d0c5e92d00;  1 drivers
v0x55d0c5a308e0_0 .net "w4", 0 0, L_0x55d0c5e92dc0;  1 drivers
v0x55d0c5a30a30_0 .net "w5", 0 0, L_0x55d0c5e92e30;  1 drivers
S_0x55d0c5a32080 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c59f4000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5a4f8c0_0 .net "a", 31 0, L_0x55d0c5eab910;  1 drivers
v0x55d0c5a4f9c0_0 .net "b", 31 0, L_0x55d0c5eaba00;  1 drivers
v0x55d0c5a4faa0_0 .net "ca", 31 0, L_0x55d0c5eab780;  1 drivers
v0x55d0c5a4fb60_0 .net "cin", 31 0, L_0x55d0c5eabaf0;  1 drivers
v0x55d0c5a4fc40_0 .net "sum", 31 0, L_0x55d0c5eab640;  1 drivers
L_0x55d0c5e9fc50 .part L_0x55d0c5eab910, 0, 16;
L_0x55d0c5e9fcf0 .part L_0x55d0c5eaba00, 0, 16;
L_0x55d0c5e9fd90 .part L_0x55d0c5eabaf0, 0, 16;
L_0x55d0c5eab370 .part L_0x55d0c5eab910, 16, 16;
L_0x55d0c5eab460 .part L_0x55d0c5eaba00, 16, 16;
L_0x55d0c5eab550 .part L_0x55d0c5eabaf0, 16, 16;
L_0x55d0c5eab640 .concat8 [ 16 16 0 0], L_0x55d0c5e9f980, L_0x55d0c5eab0a0;
L_0x55d0c5eab780 .concat8 [ 16 16 0 0], L_0x55d0c5e9fac0, L_0x55d0c5eab1e0;
S_0x55d0c5a322f0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5a32080;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5a408a0_0 .net "a", 15 0, L_0x55d0c5e9fc50;  1 drivers
v0x55d0c5a409a0_0 .net "b", 15 0, L_0x55d0c5e9fcf0;  1 drivers
v0x55d0c5a40a80_0 .net "ca", 15 0, L_0x55d0c5e9fac0;  1 drivers
v0x55d0c5a40b40_0 .net "cin", 15 0, L_0x55d0c5e9fd90;  1 drivers
v0x55d0c5a40c20_0 .net "sum", 15 0, L_0x55d0c5e9f980;  1 drivers
L_0x55d0c5e99fb0 .part L_0x55d0c5e9fc50, 0, 8;
L_0x55d0c5e9a050 .part L_0x55d0c5e9fcf0, 0, 8;
L_0x55d0c5e9a0f0 .part L_0x55d0c5e9fd90, 0, 8;
L_0x55d0c5e9f6b0 .part L_0x55d0c5e9fc50, 8, 8;
L_0x55d0c5e9f7a0 .part L_0x55d0c5e9fcf0, 8, 8;
L_0x55d0c5e9f890 .part L_0x55d0c5e9fd90, 8, 8;
L_0x55d0c5e9f980 .concat8 [ 8 8 0 0], L_0x55d0c5e99ce0, L_0x55d0c5e9f3e0;
L_0x55d0c5e9fac0 .concat8 [ 8 8 0 0], L_0x55d0c5e99e20, L_0x55d0c5e9f520;
S_0x55d0c5a32570 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5a322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a391e0_0 .net "a", 7 0, L_0x55d0c5e99fb0;  1 drivers
v0x55d0c5a392e0_0 .net "b", 7 0, L_0x55d0c5e9a050;  1 drivers
v0x55d0c5a393c0_0 .net "ca", 7 0, L_0x55d0c5e99e20;  1 drivers
v0x55d0c5a39480_0 .net "cin", 7 0, L_0x55d0c5e9a0f0;  1 drivers
v0x55d0c5a39560_0 .net "sum", 7 0, L_0x55d0c5e99ce0;  1 drivers
L_0x55d0c5e97180 .part L_0x55d0c5e99fb0, 0, 4;
L_0x55d0c5e97220 .part L_0x55d0c5e9a050, 0, 4;
L_0x55d0c5e972c0 .part L_0x55d0c5e9a0f0, 0, 4;
L_0x55d0c5e99a10 .part L_0x55d0c5e99fb0, 4, 4;
L_0x55d0c5e99b00 .part L_0x55d0c5e9a050, 4, 4;
L_0x55d0c5e99bf0 .part L_0x55d0c5e9a0f0, 4, 4;
L_0x55d0c5e99ce0 .concat8 [ 4 4 0 0], L_0x55d0c5e96f70, L_0x55d0c5e99800;
L_0x55d0c5e99e20 .concat8 [ 4 4 0 0], L_0x55d0c5e97010, L_0x55d0c5e998a0;
S_0x55d0c5a32810 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a32570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a35820_0 .net "a", 3 0, L_0x55d0c5e97180;  1 drivers
v0x55d0c5a35920_0 .net "b", 3 0, L_0x55d0c5e97220;  1 drivers
v0x55d0c5a35a00_0 .net "ca", 3 0, L_0x55d0c5e97010;  1 drivers
v0x55d0c5a35ac0_0 .net "cin", 3 0, L_0x55d0c5e972c0;  1 drivers
v0x55d0c5a35ba0_0 .net "sum", 3 0, L_0x55d0c5e96f70;  1 drivers
L_0x55d0c5e94ff0 .part L_0x55d0c5e97180, 0, 1;
L_0x55d0c5e95120 .part L_0x55d0c5e97220, 0, 1;
L_0x55d0c5e95250 .part L_0x55d0c5e972c0, 0, 1;
L_0x55d0c5e95820 .part L_0x55d0c5e97180, 1, 1;
L_0x55d0c5e95950 .part L_0x55d0c5e97220, 1, 1;
L_0x55d0c5e95a80 .part L_0x55d0c5e972c0, 1, 1;
L_0x55d0c5e96140 .part L_0x55d0c5e97180, 2, 1;
L_0x55d0c5e96270 .part L_0x55d0c5e97220, 2, 1;
L_0x55d0c5e963f0 .part L_0x55d0c5e972c0, 2, 1;
L_0x55d0c5e969c0 .part L_0x55d0c5e97180, 3, 1;
L_0x55d0c5e96b80 .part L_0x55d0c5e97220, 3, 1;
L_0x55d0c5e96d40 .part L_0x55d0c5e972c0, 3, 1;
L_0x55d0c5e96f70 .concat8 [ 1 1 1 1], L_0x55d0c5e94ad0, L_0x55d0c5e953f0, L_0x55d0c5e95c20, L_0x55d0c5e96590;
L_0x55d0c5e97010 .concat8 [ 1 1 1 1], L_0x55d0c5e94ee0, L_0x55d0c5e95710, L_0x55d0c5e96030, L_0x55d0c5e968b0;
S_0x55d0c5a32ab0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a32810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e93590 .functor XOR 1, L_0x55d0c5e94ff0, L_0x55d0c5e95120, C4<0>, C4<0>;
L_0x55d0c5e94ad0 .functor XOR 1, L_0x55d0c5e93590, L_0x55d0c5e95250, C4<0>, C4<0>;
L_0x55d0c5e94b90 .functor AND 1, L_0x55d0c5e94ff0, L_0x55d0c5e95120, C4<1>, C4<1>;
L_0x55d0c5e94ca0 .functor AND 1, L_0x55d0c5e94ff0, L_0x55d0c5e95250, C4<1>, C4<1>;
L_0x55d0c5e94d60 .functor AND 1, L_0x55d0c5e95120, L_0x55d0c5e95250, C4<1>, C4<1>;
L_0x55d0c5e94dd0 .functor OR 1, L_0x55d0c5e94b90, L_0x55d0c5e94ca0, C4<0>, C4<0>;
L_0x55d0c5e94ee0 .functor OR 1, L_0x55d0c5e94d60, L_0x55d0c5e94dd0, C4<0>, C4<0>;
v0x55d0c5a32d50_0 .net "a", 0 0, L_0x55d0c5e94ff0;  1 drivers
v0x55d0c5a32e30_0 .net "b", 0 0, L_0x55d0c5e95120;  1 drivers
v0x55d0c5a32ef0_0 .net "ca", 0 0, L_0x55d0c5e94ee0;  1 drivers
v0x55d0c5a32fc0_0 .net "cin", 0 0, L_0x55d0c5e95250;  1 drivers
v0x55d0c5a33080_0 .net "sum", 0 0, L_0x55d0c5e94ad0;  1 drivers
v0x55d0c5a33190_0 .net "w1", 0 0, L_0x55d0c5e93590;  1 drivers
v0x55d0c5a33250_0 .net "w2", 0 0, L_0x55d0c5e94b90;  1 drivers
v0x55d0c5a33310_0 .net "w3", 0 0, L_0x55d0c5e94ca0;  1 drivers
v0x55d0c5a333d0_0 .net "w4", 0 0, L_0x55d0c5e94d60;  1 drivers
v0x55d0c5a33520_0 .net "w5", 0 0, L_0x55d0c5e94dd0;  1 drivers
S_0x55d0c5a33680 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a32810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e95380 .functor XOR 1, L_0x55d0c5e95820, L_0x55d0c5e95950, C4<0>, C4<0>;
L_0x55d0c5e953f0 .functor XOR 1, L_0x55d0c5e95380, L_0x55d0c5e95a80, C4<0>, C4<0>;
L_0x55d0c5e95460 .functor AND 1, L_0x55d0c5e95820, L_0x55d0c5e95950, C4<1>, C4<1>;
L_0x55d0c5e954d0 .functor AND 1, L_0x55d0c5e95820, L_0x55d0c5e95a80, C4<1>, C4<1>;
L_0x55d0c5e95590 .functor AND 1, L_0x55d0c5e95950, L_0x55d0c5e95a80, C4<1>, C4<1>;
L_0x55d0c5e95600 .functor OR 1, L_0x55d0c5e95460, L_0x55d0c5e954d0, C4<0>, C4<0>;
L_0x55d0c5e95710 .functor OR 1, L_0x55d0c5e95590, L_0x55d0c5e95600, C4<0>, C4<0>;
v0x55d0c5a338a0_0 .net "a", 0 0, L_0x55d0c5e95820;  1 drivers
v0x55d0c5a33960_0 .net "b", 0 0, L_0x55d0c5e95950;  1 drivers
v0x55d0c5a33a20_0 .net "ca", 0 0, L_0x55d0c5e95710;  1 drivers
v0x55d0c5a33af0_0 .net "cin", 0 0, L_0x55d0c5e95a80;  1 drivers
v0x55d0c5a33bb0_0 .net "sum", 0 0, L_0x55d0c5e953f0;  1 drivers
v0x55d0c5a33cc0_0 .net "w1", 0 0, L_0x55d0c5e95380;  1 drivers
v0x55d0c5a33d80_0 .net "w2", 0 0, L_0x55d0c5e95460;  1 drivers
v0x55d0c5a33e40_0 .net "w3", 0 0, L_0x55d0c5e954d0;  1 drivers
v0x55d0c5a33f00_0 .net "w4", 0 0, L_0x55d0c5e95590;  1 drivers
v0x55d0c5a34050_0 .net "w5", 0 0, L_0x55d0c5e95600;  1 drivers
S_0x55d0c5a341b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a32810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e95bb0 .functor XOR 1, L_0x55d0c5e96140, L_0x55d0c5e96270, C4<0>, C4<0>;
L_0x55d0c5e95c20 .functor XOR 1, L_0x55d0c5e95bb0, L_0x55d0c5e963f0, C4<0>, C4<0>;
L_0x55d0c5e95ce0 .functor AND 1, L_0x55d0c5e96140, L_0x55d0c5e96270, C4<1>, C4<1>;
L_0x55d0c5e95df0 .functor AND 1, L_0x55d0c5e96140, L_0x55d0c5e963f0, C4<1>, C4<1>;
L_0x55d0c5e95eb0 .functor AND 1, L_0x55d0c5e96270, L_0x55d0c5e963f0, C4<1>, C4<1>;
L_0x55d0c5e95f20 .functor OR 1, L_0x55d0c5e95ce0, L_0x55d0c5e95df0, C4<0>, C4<0>;
L_0x55d0c5e96030 .functor OR 1, L_0x55d0c5e95eb0, L_0x55d0c5e95f20, C4<0>, C4<0>;
v0x55d0c5a343e0_0 .net "a", 0 0, L_0x55d0c5e96140;  1 drivers
v0x55d0c5a344a0_0 .net "b", 0 0, L_0x55d0c5e96270;  1 drivers
v0x55d0c5a34560_0 .net "ca", 0 0, L_0x55d0c5e96030;  1 drivers
v0x55d0c5a34630_0 .net "cin", 0 0, L_0x55d0c5e963f0;  1 drivers
v0x55d0c5a346f0_0 .net "sum", 0 0, L_0x55d0c5e95c20;  1 drivers
v0x55d0c5a34800_0 .net "w1", 0 0, L_0x55d0c5e95bb0;  1 drivers
v0x55d0c5a348c0_0 .net "w2", 0 0, L_0x55d0c5e95ce0;  1 drivers
v0x55d0c5a34980_0 .net "w3", 0 0, L_0x55d0c5e95df0;  1 drivers
v0x55d0c5a34a40_0 .net "w4", 0 0, L_0x55d0c5e95eb0;  1 drivers
v0x55d0c5a34b90_0 .net "w5", 0 0, L_0x55d0c5e95f20;  1 drivers
S_0x55d0c5a34cf0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a32810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e96520 .functor XOR 1, L_0x55d0c5e969c0, L_0x55d0c5e96b80, C4<0>, C4<0>;
L_0x55d0c5e96590 .functor XOR 1, L_0x55d0c5e96520, L_0x55d0c5e96d40, C4<0>, C4<0>;
L_0x55d0c5e96600 .functor AND 1, L_0x55d0c5e969c0, L_0x55d0c5e96b80, C4<1>, C4<1>;
L_0x55d0c5e96670 .functor AND 1, L_0x55d0c5e969c0, L_0x55d0c5e96d40, C4<1>, C4<1>;
L_0x55d0c5e96730 .functor AND 1, L_0x55d0c5e96b80, L_0x55d0c5e96d40, C4<1>, C4<1>;
L_0x55d0c5e967a0 .functor OR 1, L_0x55d0c5e96600, L_0x55d0c5e96670, C4<0>, C4<0>;
L_0x55d0c5e968b0 .functor OR 1, L_0x55d0c5e96730, L_0x55d0c5e967a0, C4<0>, C4<0>;
v0x55d0c5a34ef0_0 .net "a", 0 0, L_0x55d0c5e969c0;  1 drivers
v0x55d0c5a34fd0_0 .net "b", 0 0, L_0x55d0c5e96b80;  1 drivers
v0x55d0c5a35090_0 .net "ca", 0 0, L_0x55d0c5e968b0;  1 drivers
v0x55d0c5a35160_0 .net "cin", 0 0, L_0x55d0c5e96d40;  1 drivers
v0x55d0c5a35220_0 .net "sum", 0 0, L_0x55d0c5e96590;  1 drivers
v0x55d0c5a35330_0 .net "w1", 0 0, L_0x55d0c5e96520;  1 drivers
v0x55d0c5a353f0_0 .net "w2", 0 0, L_0x55d0c5e96600;  1 drivers
v0x55d0c5a354b0_0 .net "w3", 0 0, L_0x55d0c5e96670;  1 drivers
v0x55d0c5a35570_0 .net "w4", 0 0, L_0x55d0c5e96730;  1 drivers
v0x55d0c5a356c0_0 .net "w5", 0 0, L_0x55d0c5e967a0;  1 drivers
S_0x55d0c5a35d20 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a32570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a38ce0_0 .net "a", 3 0, L_0x55d0c5e99a10;  1 drivers
v0x55d0c5a38de0_0 .net "b", 3 0, L_0x55d0c5e99b00;  1 drivers
v0x55d0c5a38ec0_0 .net "ca", 3 0, L_0x55d0c5e998a0;  1 drivers
v0x55d0c5a38f80_0 .net "cin", 3 0, L_0x55d0c5e99bf0;  1 drivers
v0x55d0c5a39060_0 .net "sum", 3 0, L_0x55d0c5e99800;  1 drivers
L_0x55d0c5e97880 .part L_0x55d0c5e99a10, 0, 1;
L_0x55d0c5e979b0 .part L_0x55d0c5e99b00, 0, 1;
L_0x55d0c5e97ae0 .part L_0x55d0c5e99bf0, 0, 1;
L_0x55d0c5e980b0 .part L_0x55d0c5e99a10, 1, 1;
L_0x55d0c5e981e0 .part L_0x55d0c5e99b00, 1, 1;
L_0x55d0c5e98310 .part L_0x55d0c5e99bf0, 1, 1;
L_0x55d0c5e989d0 .part L_0x55d0c5e99a10, 2, 1;
L_0x55d0c5e98b00 .part L_0x55d0c5e99b00, 2, 1;
L_0x55d0c5e98c80 .part L_0x55d0c5e99bf0, 2, 1;
L_0x55d0c5e99250 .part L_0x55d0c5e99a10, 3, 1;
L_0x55d0c5e99410 .part L_0x55d0c5e99b00, 3, 1;
L_0x55d0c5e995d0 .part L_0x55d0c5e99bf0, 3, 1;
L_0x55d0c5e99800 .concat8 [ 1 1 1 1], L_0x55d0c5e97360, L_0x55d0c5e97c80, L_0x55d0c5e984b0, L_0x55d0c5e98e20;
L_0x55d0c5e998a0 .concat8 [ 1 1 1 1], L_0x55d0c5e97770, L_0x55d0c5e97fa0, L_0x55d0c5e988c0, L_0x55d0c5e99140;
S_0x55d0c5a35f90 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a35d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e96f00 .functor XOR 1, L_0x55d0c5e97880, L_0x55d0c5e979b0, C4<0>, C4<0>;
L_0x55d0c5e97360 .functor XOR 1, L_0x55d0c5e96f00, L_0x55d0c5e97ae0, C4<0>, C4<0>;
L_0x55d0c5e97420 .functor AND 1, L_0x55d0c5e97880, L_0x55d0c5e979b0, C4<1>, C4<1>;
L_0x55d0c5e97530 .functor AND 1, L_0x55d0c5e97880, L_0x55d0c5e97ae0, C4<1>, C4<1>;
L_0x55d0c5e975f0 .functor AND 1, L_0x55d0c5e979b0, L_0x55d0c5e97ae0, C4<1>, C4<1>;
L_0x55d0c5e97660 .functor OR 1, L_0x55d0c5e97420, L_0x55d0c5e97530, C4<0>, C4<0>;
L_0x55d0c5e97770 .functor OR 1, L_0x55d0c5e975f0, L_0x55d0c5e97660, C4<0>, C4<0>;
v0x55d0c5a36210_0 .net "a", 0 0, L_0x55d0c5e97880;  1 drivers
v0x55d0c5a362f0_0 .net "b", 0 0, L_0x55d0c5e979b0;  1 drivers
v0x55d0c5a363b0_0 .net "ca", 0 0, L_0x55d0c5e97770;  1 drivers
v0x55d0c5a36480_0 .net "cin", 0 0, L_0x55d0c5e97ae0;  1 drivers
v0x55d0c5a36540_0 .net "sum", 0 0, L_0x55d0c5e97360;  1 drivers
v0x55d0c5a36650_0 .net "w1", 0 0, L_0x55d0c5e96f00;  1 drivers
v0x55d0c5a36710_0 .net "w2", 0 0, L_0x55d0c5e97420;  1 drivers
v0x55d0c5a367d0_0 .net "w3", 0 0, L_0x55d0c5e97530;  1 drivers
v0x55d0c5a36890_0 .net "w4", 0 0, L_0x55d0c5e975f0;  1 drivers
v0x55d0c5a369e0_0 .net "w5", 0 0, L_0x55d0c5e97660;  1 drivers
S_0x55d0c5a36b40 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a35d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e97c10 .functor XOR 1, L_0x55d0c5e980b0, L_0x55d0c5e981e0, C4<0>, C4<0>;
L_0x55d0c5e97c80 .functor XOR 1, L_0x55d0c5e97c10, L_0x55d0c5e98310, C4<0>, C4<0>;
L_0x55d0c5e97cf0 .functor AND 1, L_0x55d0c5e980b0, L_0x55d0c5e981e0, C4<1>, C4<1>;
L_0x55d0c5e97d60 .functor AND 1, L_0x55d0c5e980b0, L_0x55d0c5e98310, C4<1>, C4<1>;
L_0x55d0c5e97e20 .functor AND 1, L_0x55d0c5e981e0, L_0x55d0c5e98310, C4<1>, C4<1>;
L_0x55d0c5e97e90 .functor OR 1, L_0x55d0c5e97cf0, L_0x55d0c5e97d60, C4<0>, C4<0>;
L_0x55d0c5e97fa0 .functor OR 1, L_0x55d0c5e97e20, L_0x55d0c5e97e90, C4<0>, C4<0>;
v0x55d0c5a36d60_0 .net "a", 0 0, L_0x55d0c5e980b0;  1 drivers
v0x55d0c5a36e20_0 .net "b", 0 0, L_0x55d0c5e981e0;  1 drivers
v0x55d0c5a36ee0_0 .net "ca", 0 0, L_0x55d0c5e97fa0;  1 drivers
v0x55d0c5a36fb0_0 .net "cin", 0 0, L_0x55d0c5e98310;  1 drivers
v0x55d0c5a37070_0 .net "sum", 0 0, L_0x55d0c5e97c80;  1 drivers
v0x55d0c5a37180_0 .net "w1", 0 0, L_0x55d0c5e97c10;  1 drivers
v0x55d0c5a37240_0 .net "w2", 0 0, L_0x55d0c5e97cf0;  1 drivers
v0x55d0c5a37300_0 .net "w3", 0 0, L_0x55d0c5e97d60;  1 drivers
v0x55d0c5a373c0_0 .net "w4", 0 0, L_0x55d0c5e97e20;  1 drivers
v0x55d0c5a37510_0 .net "w5", 0 0, L_0x55d0c5e97e90;  1 drivers
S_0x55d0c5a37670 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a35d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e98440 .functor XOR 1, L_0x55d0c5e989d0, L_0x55d0c5e98b00, C4<0>, C4<0>;
L_0x55d0c5e984b0 .functor XOR 1, L_0x55d0c5e98440, L_0x55d0c5e98c80, C4<0>, C4<0>;
L_0x55d0c5e98570 .functor AND 1, L_0x55d0c5e989d0, L_0x55d0c5e98b00, C4<1>, C4<1>;
L_0x55d0c5e98680 .functor AND 1, L_0x55d0c5e989d0, L_0x55d0c5e98c80, C4<1>, C4<1>;
L_0x55d0c5e98740 .functor AND 1, L_0x55d0c5e98b00, L_0x55d0c5e98c80, C4<1>, C4<1>;
L_0x55d0c5e987b0 .functor OR 1, L_0x55d0c5e98570, L_0x55d0c5e98680, C4<0>, C4<0>;
L_0x55d0c5e988c0 .functor OR 1, L_0x55d0c5e98740, L_0x55d0c5e987b0, C4<0>, C4<0>;
v0x55d0c5a378a0_0 .net "a", 0 0, L_0x55d0c5e989d0;  1 drivers
v0x55d0c5a37960_0 .net "b", 0 0, L_0x55d0c5e98b00;  1 drivers
v0x55d0c5a37a20_0 .net "ca", 0 0, L_0x55d0c5e988c0;  1 drivers
v0x55d0c5a37af0_0 .net "cin", 0 0, L_0x55d0c5e98c80;  1 drivers
v0x55d0c5a37bb0_0 .net "sum", 0 0, L_0x55d0c5e984b0;  1 drivers
v0x55d0c5a37cc0_0 .net "w1", 0 0, L_0x55d0c5e98440;  1 drivers
v0x55d0c5a37d80_0 .net "w2", 0 0, L_0x55d0c5e98570;  1 drivers
v0x55d0c5a37e40_0 .net "w3", 0 0, L_0x55d0c5e98680;  1 drivers
v0x55d0c5a37f00_0 .net "w4", 0 0, L_0x55d0c5e98740;  1 drivers
v0x55d0c5a38050_0 .net "w5", 0 0, L_0x55d0c5e987b0;  1 drivers
S_0x55d0c5a381b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a35d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e98db0 .functor XOR 1, L_0x55d0c5e99250, L_0x55d0c5e99410, C4<0>, C4<0>;
L_0x55d0c5e98e20 .functor XOR 1, L_0x55d0c5e98db0, L_0x55d0c5e995d0, C4<0>, C4<0>;
L_0x55d0c5e98e90 .functor AND 1, L_0x55d0c5e99250, L_0x55d0c5e99410, C4<1>, C4<1>;
L_0x55d0c5e98f00 .functor AND 1, L_0x55d0c5e99250, L_0x55d0c5e995d0, C4<1>, C4<1>;
L_0x55d0c5e98fc0 .functor AND 1, L_0x55d0c5e99410, L_0x55d0c5e995d0, C4<1>, C4<1>;
L_0x55d0c5e99030 .functor OR 1, L_0x55d0c5e98e90, L_0x55d0c5e98f00, C4<0>, C4<0>;
L_0x55d0c5e99140 .functor OR 1, L_0x55d0c5e98fc0, L_0x55d0c5e99030, C4<0>, C4<0>;
v0x55d0c5a383b0_0 .net "a", 0 0, L_0x55d0c5e99250;  1 drivers
v0x55d0c5a38490_0 .net "b", 0 0, L_0x55d0c5e99410;  1 drivers
v0x55d0c5a38550_0 .net "ca", 0 0, L_0x55d0c5e99140;  1 drivers
v0x55d0c5a38620_0 .net "cin", 0 0, L_0x55d0c5e995d0;  1 drivers
v0x55d0c5a386e0_0 .net "sum", 0 0, L_0x55d0c5e98e20;  1 drivers
v0x55d0c5a387f0_0 .net "w1", 0 0, L_0x55d0c5e98db0;  1 drivers
v0x55d0c5a388b0_0 .net "w2", 0 0, L_0x55d0c5e98e90;  1 drivers
v0x55d0c5a38970_0 .net "w3", 0 0, L_0x55d0c5e98f00;  1 drivers
v0x55d0c5a38a30_0 .net "w4", 0 0, L_0x55d0c5e98fc0;  1 drivers
v0x55d0c5a38b80_0 .net "w5", 0 0, L_0x55d0c5e99030;  1 drivers
S_0x55d0c5a39730 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5a322f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a40350_0 .net "a", 7 0, L_0x55d0c5e9f6b0;  1 drivers
v0x55d0c5a40450_0 .net "b", 7 0, L_0x55d0c5e9f7a0;  1 drivers
v0x55d0c5a40530_0 .net "ca", 7 0, L_0x55d0c5e9f520;  1 drivers
v0x55d0c5a405f0_0 .net "cin", 7 0, L_0x55d0c5e9f890;  1 drivers
v0x55d0c5a406d0_0 .net "sum", 7 0, L_0x55d0c5e9f3e0;  1 drivers
L_0x55d0c5e9c840 .part L_0x55d0c5e9f6b0, 0, 4;
L_0x55d0c5e9c8e0 .part L_0x55d0c5e9f7a0, 0, 4;
L_0x55d0c5e9c980 .part L_0x55d0c5e9f890, 0, 4;
L_0x55d0c5e9f0d0 .part L_0x55d0c5e9f6b0, 4, 4;
L_0x55d0c5e9f1c0 .part L_0x55d0c5e9f7a0, 4, 4;
L_0x55d0c5e9f2b0 .part L_0x55d0c5e9f890, 4, 4;
L_0x55d0c5e9f3e0 .concat8 [ 4 4 0 0], L_0x55d0c5e9c630, L_0x55d0c5e9eec0;
L_0x55d0c5e9f520 .concat8 [ 4 4 0 0], L_0x55d0c5e9c6d0, L_0x55d0c5e9ef60;
S_0x55d0c5a399a0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a39730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a3c990_0 .net "a", 3 0, L_0x55d0c5e9c840;  1 drivers
v0x55d0c5a3ca90_0 .net "b", 3 0, L_0x55d0c5e9c8e0;  1 drivers
v0x55d0c5a3cb70_0 .net "ca", 3 0, L_0x55d0c5e9c6d0;  1 drivers
v0x55d0c5a3cc30_0 .net "cin", 3 0, L_0x55d0c5e9c980;  1 drivers
v0x55d0c5a3cd10_0 .net "sum", 3 0, L_0x55d0c5e9c630;  1 drivers
L_0x55d0c5e9a6b0 .part L_0x55d0c5e9c840, 0, 1;
L_0x55d0c5e9a7e0 .part L_0x55d0c5e9c8e0, 0, 1;
L_0x55d0c5e9a910 .part L_0x55d0c5e9c980, 0, 1;
L_0x55d0c5e9aee0 .part L_0x55d0c5e9c840, 1, 1;
L_0x55d0c5e9b010 .part L_0x55d0c5e9c8e0, 1, 1;
L_0x55d0c5e9b140 .part L_0x55d0c5e9c980, 1, 1;
L_0x55d0c5e9b800 .part L_0x55d0c5e9c840, 2, 1;
L_0x55d0c5e9b930 .part L_0x55d0c5e9c8e0, 2, 1;
L_0x55d0c5e9bab0 .part L_0x55d0c5e9c980, 2, 1;
L_0x55d0c5e9c080 .part L_0x55d0c5e9c840, 3, 1;
L_0x55d0c5e9c240 .part L_0x55d0c5e9c8e0, 3, 1;
L_0x55d0c5e9c400 .part L_0x55d0c5e9c980, 3, 1;
L_0x55d0c5e9c630 .concat8 [ 1 1 1 1], L_0x55d0c5e9a190, L_0x55d0c5e9aab0, L_0x55d0c5e9b2e0, L_0x55d0c5e9bc50;
L_0x55d0c5e9c6d0 .concat8 [ 1 1 1 1], L_0x55d0c5e9a5a0, L_0x55d0c5e9add0, L_0x55d0c5e9b6f0, L_0x55d0c5e9bf70;
S_0x55d0c5a39c20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a399a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e99790 .functor XOR 1, L_0x55d0c5e9a6b0, L_0x55d0c5e9a7e0, C4<0>, C4<0>;
L_0x55d0c5e9a190 .functor XOR 1, L_0x55d0c5e99790, L_0x55d0c5e9a910, C4<0>, C4<0>;
L_0x55d0c5e9a250 .functor AND 1, L_0x55d0c5e9a6b0, L_0x55d0c5e9a7e0, C4<1>, C4<1>;
L_0x55d0c5e9a360 .functor AND 1, L_0x55d0c5e9a6b0, L_0x55d0c5e9a910, C4<1>, C4<1>;
L_0x55d0c5e9a420 .functor AND 1, L_0x55d0c5e9a7e0, L_0x55d0c5e9a910, C4<1>, C4<1>;
L_0x55d0c5e9a490 .functor OR 1, L_0x55d0c5e9a250, L_0x55d0c5e9a360, C4<0>, C4<0>;
L_0x55d0c5e9a5a0 .functor OR 1, L_0x55d0c5e9a420, L_0x55d0c5e9a490, C4<0>, C4<0>;
v0x55d0c5a39ec0_0 .net "a", 0 0, L_0x55d0c5e9a6b0;  1 drivers
v0x55d0c5a39fa0_0 .net "b", 0 0, L_0x55d0c5e9a7e0;  1 drivers
v0x55d0c5a3a060_0 .net "ca", 0 0, L_0x55d0c5e9a5a0;  1 drivers
v0x55d0c5a3a130_0 .net "cin", 0 0, L_0x55d0c5e9a910;  1 drivers
v0x55d0c5a3a1f0_0 .net "sum", 0 0, L_0x55d0c5e9a190;  1 drivers
v0x55d0c5a3a300_0 .net "w1", 0 0, L_0x55d0c5e99790;  1 drivers
v0x55d0c5a3a3c0_0 .net "w2", 0 0, L_0x55d0c5e9a250;  1 drivers
v0x55d0c5a3a480_0 .net "w3", 0 0, L_0x55d0c5e9a360;  1 drivers
v0x55d0c5a3a540_0 .net "w4", 0 0, L_0x55d0c5e9a420;  1 drivers
v0x55d0c5a3a690_0 .net "w5", 0 0, L_0x55d0c5e9a490;  1 drivers
S_0x55d0c5a3a7f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a399a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e9aa40 .functor XOR 1, L_0x55d0c5e9aee0, L_0x55d0c5e9b010, C4<0>, C4<0>;
L_0x55d0c5e9aab0 .functor XOR 1, L_0x55d0c5e9aa40, L_0x55d0c5e9b140, C4<0>, C4<0>;
L_0x55d0c5e9ab20 .functor AND 1, L_0x55d0c5e9aee0, L_0x55d0c5e9b010, C4<1>, C4<1>;
L_0x55d0c5e9ab90 .functor AND 1, L_0x55d0c5e9aee0, L_0x55d0c5e9b140, C4<1>, C4<1>;
L_0x55d0c5e9ac50 .functor AND 1, L_0x55d0c5e9b010, L_0x55d0c5e9b140, C4<1>, C4<1>;
L_0x55d0c5e9acc0 .functor OR 1, L_0x55d0c5e9ab20, L_0x55d0c5e9ab90, C4<0>, C4<0>;
L_0x55d0c5e9add0 .functor OR 1, L_0x55d0c5e9ac50, L_0x55d0c5e9acc0, C4<0>, C4<0>;
v0x55d0c5a3aa10_0 .net "a", 0 0, L_0x55d0c5e9aee0;  1 drivers
v0x55d0c5a3aad0_0 .net "b", 0 0, L_0x55d0c5e9b010;  1 drivers
v0x55d0c5a3ab90_0 .net "ca", 0 0, L_0x55d0c5e9add0;  1 drivers
v0x55d0c5a3ac60_0 .net "cin", 0 0, L_0x55d0c5e9b140;  1 drivers
v0x55d0c5a3ad20_0 .net "sum", 0 0, L_0x55d0c5e9aab0;  1 drivers
v0x55d0c5a3ae30_0 .net "w1", 0 0, L_0x55d0c5e9aa40;  1 drivers
v0x55d0c5a3aef0_0 .net "w2", 0 0, L_0x55d0c5e9ab20;  1 drivers
v0x55d0c5a3afb0_0 .net "w3", 0 0, L_0x55d0c5e9ab90;  1 drivers
v0x55d0c5a3b070_0 .net "w4", 0 0, L_0x55d0c5e9ac50;  1 drivers
v0x55d0c5a3b1c0_0 .net "w5", 0 0, L_0x55d0c5e9acc0;  1 drivers
S_0x55d0c5a3b320 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a399a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e9b270 .functor XOR 1, L_0x55d0c5e9b800, L_0x55d0c5e9b930, C4<0>, C4<0>;
L_0x55d0c5e9b2e0 .functor XOR 1, L_0x55d0c5e9b270, L_0x55d0c5e9bab0, C4<0>, C4<0>;
L_0x55d0c5e9b3a0 .functor AND 1, L_0x55d0c5e9b800, L_0x55d0c5e9b930, C4<1>, C4<1>;
L_0x55d0c5e9b4b0 .functor AND 1, L_0x55d0c5e9b800, L_0x55d0c5e9bab0, C4<1>, C4<1>;
L_0x55d0c5e9b570 .functor AND 1, L_0x55d0c5e9b930, L_0x55d0c5e9bab0, C4<1>, C4<1>;
L_0x55d0c5e9b5e0 .functor OR 1, L_0x55d0c5e9b3a0, L_0x55d0c5e9b4b0, C4<0>, C4<0>;
L_0x55d0c5e9b6f0 .functor OR 1, L_0x55d0c5e9b570, L_0x55d0c5e9b5e0, C4<0>, C4<0>;
v0x55d0c5a3b550_0 .net "a", 0 0, L_0x55d0c5e9b800;  1 drivers
v0x55d0c5a3b610_0 .net "b", 0 0, L_0x55d0c5e9b930;  1 drivers
v0x55d0c5a3b6d0_0 .net "ca", 0 0, L_0x55d0c5e9b6f0;  1 drivers
v0x55d0c5a3b7a0_0 .net "cin", 0 0, L_0x55d0c5e9bab0;  1 drivers
v0x55d0c5a3b860_0 .net "sum", 0 0, L_0x55d0c5e9b2e0;  1 drivers
v0x55d0c5a3b970_0 .net "w1", 0 0, L_0x55d0c5e9b270;  1 drivers
v0x55d0c5a3ba30_0 .net "w2", 0 0, L_0x55d0c5e9b3a0;  1 drivers
v0x55d0c5a3baf0_0 .net "w3", 0 0, L_0x55d0c5e9b4b0;  1 drivers
v0x55d0c5a3bbb0_0 .net "w4", 0 0, L_0x55d0c5e9b570;  1 drivers
v0x55d0c5a3bd00_0 .net "w5", 0 0, L_0x55d0c5e9b5e0;  1 drivers
S_0x55d0c5a3be60 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a399a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e9bbe0 .functor XOR 1, L_0x55d0c5e9c080, L_0x55d0c5e9c240, C4<0>, C4<0>;
L_0x55d0c5e9bc50 .functor XOR 1, L_0x55d0c5e9bbe0, L_0x55d0c5e9c400, C4<0>, C4<0>;
L_0x55d0c5e9bcc0 .functor AND 1, L_0x55d0c5e9c080, L_0x55d0c5e9c240, C4<1>, C4<1>;
L_0x55d0c5e9bd30 .functor AND 1, L_0x55d0c5e9c080, L_0x55d0c5e9c400, C4<1>, C4<1>;
L_0x55d0c5e9bdf0 .functor AND 1, L_0x55d0c5e9c240, L_0x55d0c5e9c400, C4<1>, C4<1>;
L_0x55d0c5e9be60 .functor OR 1, L_0x55d0c5e9bcc0, L_0x55d0c5e9bd30, C4<0>, C4<0>;
L_0x55d0c5e9bf70 .functor OR 1, L_0x55d0c5e9bdf0, L_0x55d0c5e9be60, C4<0>, C4<0>;
v0x55d0c5a3c060_0 .net "a", 0 0, L_0x55d0c5e9c080;  1 drivers
v0x55d0c5a3c140_0 .net "b", 0 0, L_0x55d0c5e9c240;  1 drivers
v0x55d0c5a3c200_0 .net "ca", 0 0, L_0x55d0c5e9bf70;  1 drivers
v0x55d0c5a3c2d0_0 .net "cin", 0 0, L_0x55d0c5e9c400;  1 drivers
v0x55d0c5a3c390_0 .net "sum", 0 0, L_0x55d0c5e9bc50;  1 drivers
v0x55d0c5a3c4a0_0 .net "w1", 0 0, L_0x55d0c5e9bbe0;  1 drivers
v0x55d0c5a3c560_0 .net "w2", 0 0, L_0x55d0c5e9bcc0;  1 drivers
v0x55d0c5a3c620_0 .net "w3", 0 0, L_0x55d0c5e9bd30;  1 drivers
v0x55d0c5a3c6e0_0 .net "w4", 0 0, L_0x55d0c5e9bdf0;  1 drivers
v0x55d0c5a3c830_0 .net "w5", 0 0, L_0x55d0c5e9be60;  1 drivers
S_0x55d0c5a3ce90 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a39730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a3fe50_0 .net "a", 3 0, L_0x55d0c5e9f0d0;  1 drivers
v0x55d0c5a3ff50_0 .net "b", 3 0, L_0x55d0c5e9f1c0;  1 drivers
v0x55d0c5a40030_0 .net "ca", 3 0, L_0x55d0c5e9ef60;  1 drivers
v0x55d0c5a400f0_0 .net "cin", 3 0, L_0x55d0c5e9f2b0;  1 drivers
v0x55d0c5a401d0_0 .net "sum", 3 0, L_0x55d0c5e9eec0;  1 drivers
L_0x55d0c5e9cf40 .part L_0x55d0c5e9f0d0, 0, 1;
L_0x55d0c5e9d070 .part L_0x55d0c5e9f1c0, 0, 1;
L_0x55d0c5e9d1a0 .part L_0x55d0c5e9f2b0, 0, 1;
L_0x55d0c5e9d770 .part L_0x55d0c5e9f0d0, 1, 1;
L_0x55d0c5e9d8a0 .part L_0x55d0c5e9f1c0, 1, 1;
L_0x55d0c5e9d9d0 .part L_0x55d0c5e9f2b0, 1, 1;
L_0x55d0c5e9e090 .part L_0x55d0c5e9f0d0, 2, 1;
L_0x55d0c5e9e1c0 .part L_0x55d0c5e9f1c0, 2, 1;
L_0x55d0c5e9e340 .part L_0x55d0c5e9f2b0, 2, 1;
L_0x55d0c5e9e910 .part L_0x55d0c5e9f0d0, 3, 1;
L_0x55d0c5e9ead0 .part L_0x55d0c5e9f1c0, 3, 1;
L_0x55d0c5e9ec90 .part L_0x55d0c5e9f2b0, 3, 1;
L_0x55d0c5e9eec0 .concat8 [ 1 1 1 1], L_0x55d0c5e9ca20, L_0x55d0c5e9d340, L_0x55d0c5e9db70, L_0x55d0c5e9e4e0;
L_0x55d0c5e9ef60 .concat8 [ 1 1 1 1], L_0x55d0c5e9ce30, L_0x55d0c5e9d660, L_0x55d0c5e9df80, L_0x55d0c5e9e800;
S_0x55d0c5a3d100 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a3ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e9c5c0 .functor XOR 1, L_0x55d0c5e9cf40, L_0x55d0c5e9d070, C4<0>, C4<0>;
L_0x55d0c5e9ca20 .functor XOR 1, L_0x55d0c5e9c5c0, L_0x55d0c5e9d1a0, C4<0>, C4<0>;
L_0x55d0c5e9cae0 .functor AND 1, L_0x55d0c5e9cf40, L_0x55d0c5e9d070, C4<1>, C4<1>;
L_0x55d0c5e9cbf0 .functor AND 1, L_0x55d0c5e9cf40, L_0x55d0c5e9d1a0, C4<1>, C4<1>;
L_0x55d0c5e9ccb0 .functor AND 1, L_0x55d0c5e9d070, L_0x55d0c5e9d1a0, C4<1>, C4<1>;
L_0x55d0c5e9cd20 .functor OR 1, L_0x55d0c5e9cae0, L_0x55d0c5e9cbf0, C4<0>, C4<0>;
L_0x55d0c5e9ce30 .functor OR 1, L_0x55d0c5e9ccb0, L_0x55d0c5e9cd20, C4<0>, C4<0>;
v0x55d0c5a3d380_0 .net "a", 0 0, L_0x55d0c5e9cf40;  1 drivers
v0x55d0c5a3d460_0 .net "b", 0 0, L_0x55d0c5e9d070;  1 drivers
v0x55d0c5a3d520_0 .net "ca", 0 0, L_0x55d0c5e9ce30;  1 drivers
v0x55d0c5a3d5f0_0 .net "cin", 0 0, L_0x55d0c5e9d1a0;  1 drivers
v0x55d0c5a3d6b0_0 .net "sum", 0 0, L_0x55d0c5e9ca20;  1 drivers
v0x55d0c5a3d7c0_0 .net "w1", 0 0, L_0x55d0c5e9c5c0;  1 drivers
v0x55d0c5a3d880_0 .net "w2", 0 0, L_0x55d0c5e9cae0;  1 drivers
v0x55d0c5a3d940_0 .net "w3", 0 0, L_0x55d0c5e9cbf0;  1 drivers
v0x55d0c5a3da00_0 .net "w4", 0 0, L_0x55d0c5e9ccb0;  1 drivers
v0x55d0c5a3db50_0 .net "w5", 0 0, L_0x55d0c5e9cd20;  1 drivers
S_0x55d0c5a3dcb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a3ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e9d2d0 .functor XOR 1, L_0x55d0c5e9d770, L_0x55d0c5e9d8a0, C4<0>, C4<0>;
L_0x55d0c5e9d340 .functor XOR 1, L_0x55d0c5e9d2d0, L_0x55d0c5e9d9d0, C4<0>, C4<0>;
L_0x55d0c5e9d3b0 .functor AND 1, L_0x55d0c5e9d770, L_0x55d0c5e9d8a0, C4<1>, C4<1>;
L_0x55d0c5e9d420 .functor AND 1, L_0x55d0c5e9d770, L_0x55d0c5e9d9d0, C4<1>, C4<1>;
L_0x55d0c5e9d4e0 .functor AND 1, L_0x55d0c5e9d8a0, L_0x55d0c5e9d9d0, C4<1>, C4<1>;
L_0x55d0c5e9d550 .functor OR 1, L_0x55d0c5e9d3b0, L_0x55d0c5e9d420, C4<0>, C4<0>;
L_0x55d0c5e9d660 .functor OR 1, L_0x55d0c5e9d4e0, L_0x55d0c5e9d550, C4<0>, C4<0>;
v0x55d0c5a3ded0_0 .net "a", 0 0, L_0x55d0c5e9d770;  1 drivers
v0x55d0c5a3df90_0 .net "b", 0 0, L_0x55d0c5e9d8a0;  1 drivers
v0x55d0c5a3e050_0 .net "ca", 0 0, L_0x55d0c5e9d660;  1 drivers
v0x55d0c5a3e120_0 .net "cin", 0 0, L_0x55d0c5e9d9d0;  1 drivers
v0x55d0c5a3e1e0_0 .net "sum", 0 0, L_0x55d0c5e9d340;  1 drivers
v0x55d0c5a3e2f0_0 .net "w1", 0 0, L_0x55d0c5e9d2d0;  1 drivers
v0x55d0c5a3e3b0_0 .net "w2", 0 0, L_0x55d0c5e9d3b0;  1 drivers
v0x55d0c5a3e470_0 .net "w3", 0 0, L_0x55d0c5e9d420;  1 drivers
v0x55d0c5a3e530_0 .net "w4", 0 0, L_0x55d0c5e9d4e0;  1 drivers
v0x55d0c5a3e680_0 .net "w5", 0 0, L_0x55d0c5e9d550;  1 drivers
S_0x55d0c5a3e7e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a3ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e9db00 .functor XOR 1, L_0x55d0c5e9e090, L_0x55d0c5e9e1c0, C4<0>, C4<0>;
L_0x55d0c5e9db70 .functor XOR 1, L_0x55d0c5e9db00, L_0x55d0c5e9e340, C4<0>, C4<0>;
L_0x55d0c5e9dc30 .functor AND 1, L_0x55d0c5e9e090, L_0x55d0c5e9e1c0, C4<1>, C4<1>;
L_0x55d0c5e9dd40 .functor AND 1, L_0x55d0c5e9e090, L_0x55d0c5e9e340, C4<1>, C4<1>;
L_0x55d0c5e9de00 .functor AND 1, L_0x55d0c5e9e1c0, L_0x55d0c5e9e340, C4<1>, C4<1>;
L_0x55d0c5e9de70 .functor OR 1, L_0x55d0c5e9dc30, L_0x55d0c5e9dd40, C4<0>, C4<0>;
L_0x55d0c5e9df80 .functor OR 1, L_0x55d0c5e9de00, L_0x55d0c5e9de70, C4<0>, C4<0>;
v0x55d0c5a3ea10_0 .net "a", 0 0, L_0x55d0c5e9e090;  1 drivers
v0x55d0c5a3ead0_0 .net "b", 0 0, L_0x55d0c5e9e1c0;  1 drivers
v0x55d0c5a3eb90_0 .net "ca", 0 0, L_0x55d0c5e9df80;  1 drivers
v0x55d0c5a3ec60_0 .net "cin", 0 0, L_0x55d0c5e9e340;  1 drivers
v0x55d0c5a3ed20_0 .net "sum", 0 0, L_0x55d0c5e9db70;  1 drivers
v0x55d0c5a3ee30_0 .net "w1", 0 0, L_0x55d0c5e9db00;  1 drivers
v0x55d0c5a3eef0_0 .net "w2", 0 0, L_0x55d0c5e9dc30;  1 drivers
v0x55d0c5a3efb0_0 .net "w3", 0 0, L_0x55d0c5e9dd40;  1 drivers
v0x55d0c5a3f070_0 .net "w4", 0 0, L_0x55d0c5e9de00;  1 drivers
v0x55d0c5a3f1c0_0 .net "w5", 0 0, L_0x55d0c5e9de70;  1 drivers
S_0x55d0c5a3f320 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a3ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e9e470 .functor XOR 1, L_0x55d0c5e9e910, L_0x55d0c5e9ead0, C4<0>, C4<0>;
L_0x55d0c5e9e4e0 .functor XOR 1, L_0x55d0c5e9e470, L_0x55d0c5e9ec90, C4<0>, C4<0>;
L_0x55d0c5e9e550 .functor AND 1, L_0x55d0c5e9e910, L_0x55d0c5e9ead0, C4<1>, C4<1>;
L_0x55d0c5e9e5c0 .functor AND 1, L_0x55d0c5e9e910, L_0x55d0c5e9ec90, C4<1>, C4<1>;
L_0x55d0c5e9e680 .functor AND 1, L_0x55d0c5e9ead0, L_0x55d0c5e9ec90, C4<1>, C4<1>;
L_0x55d0c5e9e6f0 .functor OR 1, L_0x55d0c5e9e550, L_0x55d0c5e9e5c0, C4<0>, C4<0>;
L_0x55d0c5e9e800 .functor OR 1, L_0x55d0c5e9e680, L_0x55d0c5e9e6f0, C4<0>, C4<0>;
v0x55d0c5a3f520_0 .net "a", 0 0, L_0x55d0c5e9e910;  1 drivers
v0x55d0c5a3f600_0 .net "b", 0 0, L_0x55d0c5e9ead0;  1 drivers
v0x55d0c5a3f6c0_0 .net "ca", 0 0, L_0x55d0c5e9e800;  1 drivers
v0x55d0c5a3f790_0 .net "cin", 0 0, L_0x55d0c5e9ec90;  1 drivers
v0x55d0c5a3f850_0 .net "sum", 0 0, L_0x55d0c5e9e4e0;  1 drivers
v0x55d0c5a3f960_0 .net "w1", 0 0, L_0x55d0c5e9e470;  1 drivers
v0x55d0c5a3fa20_0 .net "w2", 0 0, L_0x55d0c5e9e550;  1 drivers
v0x55d0c5a3fae0_0 .net "w3", 0 0, L_0x55d0c5e9e5c0;  1 drivers
v0x55d0c5a3fba0_0 .net "w4", 0 0, L_0x55d0c5e9e680;  1 drivers
v0x55d0c5a3fcf0_0 .net "w5", 0 0, L_0x55d0c5e9e6f0;  1 drivers
S_0x55d0c5a40df0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5a32080;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5a4f370_0 .net "a", 15 0, L_0x55d0c5eab370;  1 drivers
v0x55d0c5a4f470_0 .net "b", 15 0, L_0x55d0c5eab460;  1 drivers
v0x55d0c5a4f550_0 .net "ca", 15 0, L_0x55d0c5eab1e0;  1 drivers
v0x55d0c5a4f610_0 .net "cin", 15 0, L_0x55d0c5eab550;  1 drivers
v0x55d0c5a4f6f0_0 .net "sum", 15 0, L_0x55d0c5eab0a0;  1 drivers
L_0x55d0c5ea5510 .part L_0x55d0c5eab370, 0, 8;
L_0x55d0c5ea55b0 .part L_0x55d0c5eab460, 0, 8;
L_0x55d0c5ea5650 .part L_0x55d0c5eab550, 0, 8;
L_0x55d0c5eaadd0 .part L_0x55d0c5eab370, 8, 8;
L_0x55d0c5eaaec0 .part L_0x55d0c5eab460, 8, 8;
L_0x55d0c5eaafb0 .part L_0x55d0c5eab550, 8, 8;
L_0x55d0c5eab0a0 .concat8 [ 8 8 0 0], L_0x55d0c5ea5240, L_0x55d0c5eaab00;
L_0x55d0c5eab1e0 .concat8 [ 8 8 0 0], L_0x55d0c5ea5380, L_0x55d0c5eaac40;
S_0x55d0c5a41060 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5a40df0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a47cb0_0 .net "a", 7 0, L_0x55d0c5ea5510;  1 drivers
v0x55d0c5a47db0_0 .net "b", 7 0, L_0x55d0c5ea55b0;  1 drivers
v0x55d0c5a47e90_0 .net "ca", 7 0, L_0x55d0c5ea5380;  1 drivers
v0x55d0c5a47f50_0 .net "cin", 7 0, L_0x55d0c5ea5650;  1 drivers
v0x55d0c5a48030_0 .net "sum", 7 0, L_0x55d0c5ea5240;  1 drivers
L_0x55d0c5ea25a0 .part L_0x55d0c5ea5510, 0, 4;
L_0x55d0c5ea2640 .part L_0x55d0c5ea55b0, 0, 4;
L_0x55d0c5ea26e0 .part L_0x55d0c5ea5650, 0, 4;
L_0x55d0c5ea4f30 .part L_0x55d0c5ea5510, 4, 4;
L_0x55d0c5ea5020 .part L_0x55d0c5ea55b0, 4, 4;
L_0x55d0c5ea5110 .part L_0x55d0c5ea5650, 4, 4;
L_0x55d0c5ea5240 .concat8 [ 4 4 0 0], L_0x55d0c5ea2390, L_0x55d0c5ea4d20;
L_0x55d0c5ea5380 .concat8 [ 4 4 0 0], L_0x55d0c5ea2430, L_0x55d0c5ea4dc0;
S_0x55d0c5a412e0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a41060;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a442f0_0 .net "a", 3 0, L_0x55d0c5ea25a0;  1 drivers
v0x55d0c5a443f0_0 .net "b", 3 0, L_0x55d0c5ea2640;  1 drivers
v0x55d0c5a444d0_0 .net "ca", 3 0, L_0x55d0c5ea2430;  1 drivers
v0x55d0c5a44590_0 .net "cin", 3 0, L_0x55d0c5ea26e0;  1 drivers
v0x55d0c5a44670_0 .net "sum", 3 0, L_0x55d0c5ea2390;  1 drivers
L_0x55d0c5ea0350 .part L_0x55d0c5ea25a0, 0, 1;
L_0x55d0c5ea0480 .part L_0x55d0c5ea2640, 0, 1;
L_0x55d0c5ea05b0 .part L_0x55d0c5ea26e0, 0, 1;
L_0x55d0c5ea0bc0 .part L_0x55d0c5ea25a0, 1, 1;
L_0x55d0c5ea0cf0 .part L_0x55d0c5ea2640, 1, 1;
L_0x55d0c5ea0e20 .part L_0x55d0c5ea26e0, 1, 1;
L_0x55d0c5ea1560 .part L_0x55d0c5ea25a0, 2, 1;
L_0x55d0c5ea1690 .part L_0x55d0c5ea2640, 2, 1;
L_0x55d0c5ea1810 .part L_0x55d0c5ea26e0, 2, 1;
L_0x55d0c5ea1de0 .part L_0x55d0c5ea25a0, 3, 1;
L_0x55d0c5ea1fa0 .part L_0x55d0c5ea2640, 3, 1;
L_0x55d0c5ea2160 .part L_0x55d0c5ea26e0, 3, 1;
L_0x55d0c5ea2390 .concat8 [ 1 1 1 1], L_0x55d0c5e9fe30, L_0x55d0c5ea0750, L_0x55d0c5ea1000, L_0x55d0c5ea19b0;
L_0x55d0c5ea2430 .concat8 [ 1 1 1 1], L_0x55d0c5ea0240, L_0x55d0c5ea0ab0, L_0x55d0c5ea1450, L_0x55d0c5ea1cd0;
S_0x55d0c5a41580 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a412e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5e9ee50 .functor XOR 1, L_0x55d0c5ea0350, L_0x55d0c5ea0480, C4<0>, C4<0>;
L_0x55d0c5e9fe30 .functor XOR 1, L_0x55d0c5e9ee50, L_0x55d0c5ea05b0, C4<0>, C4<0>;
L_0x55d0c5e9fef0 .functor AND 1, L_0x55d0c5ea0350, L_0x55d0c5ea0480, C4<1>, C4<1>;
L_0x55d0c5ea0000 .functor AND 1, L_0x55d0c5ea0350, L_0x55d0c5ea05b0, C4<1>, C4<1>;
L_0x55d0c5ea00c0 .functor AND 1, L_0x55d0c5ea0480, L_0x55d0c5ea05b0, C4<1>, C4<1>;
L_0x55d0c5ea0130 .functor OR 1, L_0x55d0c5e9fef0, L_0x55d0c5ea0000, C4<0>, C4<0>;
L_0x55d0c5ea0240 .functor OR 1, L_0x55d0c5ea00c0, L_0x55d0c5ea0130, C4<0>, C4<0>;
v0x55d0c5a41820_0 .net "a", 0 0, L_0x55d0c5ea0350;  1 drivers
v0x55d0c5a41900_0 .net "b", 0 0, L_0x55d0c5ea0480;  1 drivers
v0x55d0c5a419c0_0 .net "ca", 0 0, L_0x55d0c5ea0240;  1 drivers
v0x55d0c5a41a90_0 .net "cin", 0 0, L_0x55d0c5ea05b0;  1 drivers
v0x55d0c5a41b50_0 .net "sum", 0 0, L_0x55d0c5e9fe30;  1 drivers
v0x55d0c5a41c60_0 .net "w1", 0 0, L_0x55d0c5e9ee50;  1 drivers
v0x55d0c5a41d20_0 .net "w2", 0 0, L_0x55d0c5e9fef0;  1 drivers
v0x55d0c5a41de0_0 .net "w3", 0 0, L_0x55d0c5ea0000;  1 drivers
v0x55d0c5a41ea0_0 .net "w4", 0 0, L_0x55d0c5ea00c0;  1 drivers
v0x55d0c5a41ff0_0 .net "w5", 0 0, L_0x55d0c5ea0130;  1 drivers
S_0x55d0c5a42150 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a412e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea06e0 .functor XOR 1, L_0x55d0c5ea0bc0, L_0x55d0c5ea0cf0, C4<0>, C4<0>;
L_0x55d0c5ea0750 .functor XOR 1, L_0x55d0c5ea06e0, L_0x55d0c5ea0e20, C4<0>, C4<0>;
L_0x55d0c5ea07c0 .functor AND 1, L_0x55d0c5ea0bc0, L_0x55d0c5ea0cf0, C4<1>, C4<1>;
L_0x55d0c5ea0830 .functor AND 1, L_0x55d0c5ea0bc0, L_0x55d0c5ea0e20, C4<1>, C4<1>;
L_0x55d0c5ea08f0 .functor AND 1, L_0x55d0c5ea0cf0, L_0x55d0c5ea0e20, C4<1>, C4<1>;
L_0x55d0c5ea0960 .functor OR 1, L_0x55d0c5ea07c0, L_0x55d0c5ea0830, C4<0>, C4<0>;
L_0x55d0c5ea0ab0 .functor OR 1, L_0x55d0c5ea08f0, L_0x55d0c5ea0960, C4<0>, C4<0>;
v0x55d0c5a42370_0 .net "a", 0 0, L_0x55d0c5ea0bc0;  1 drivers
v0x55d0c5a42430_0 .net "b", 0 0, L_0x55d0c5ea0cf0;  1 drivers
v0x55d0c5a424f0_0 .net "ca", 0 0, L_0x55d0c5ea0ab0;  1 drivers
v0x55d0c5a425c0_0 .net "cin", 0 0, L_0x55d0c5ea0e20;  1 drivers
v0x55d0c5a42680_0 .net "sum", 0 0, L_0x55d0c5ea0750;  1 drivers
v0x55d0c5a42790_0 .net "w1", 0 0, L_0x55d0c5ea06e0;  1 drivers
v0x55d0c5a42850_0 .net "w2", 0 0, L_0x55d0c5ea07c0;  1 drivers
v0x55d0c5a42910_0 .net "w3", 0 0, L_0x55d0c5ea0830;  1 drivers
v0x55d0c5a429d0_0 .net "w4", 0 0, L_0x55d0c5ea08f0;  1 drivers
v0x55d0c5a42b20_0 .net "w5", 0 0, L_0x55d0c5ea0960;  1 drivers
S_0x55d0c5a42c80 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a412e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea0f90 .functor XOR 1, L_0x55d0c5ea1560, L_0x55d0c5ea1690, C4<0>, C4<0>;
L_0x55d0c5ea1000 .functor XOR 1, L_0x55d0c5ea0f90, L_0x55d0c5ea1810, C4<0>, C4<0>;
L_0x55d0c5ea10c0 .functor AND 1, L_0x55d0c5ea1560, L_0x55d0c5ea1690, C4<1>, C4<1>;
L_0x55d0c5ea11d0 .functor AND 1, L_0x55d0c5ea1560, L_0x55d0c5ea1810, C4<1>, C4<1>;
L_0x55d0c5ea1290 .functor AND 1, L_0x55d0c5ea1690, L_0x55d0c5ea1810, C4<1>, C4<1>;
L_0x55d0c5ea1300 .functor OR 1, L_0x55d0c5ea10c0, L_0x55d0c5ea11d0, C4<0>, C4<0>;
L_0x55d0c5ea1450 .functor OR 1, L_0x55d0c5ea1290, L_0x55d0c5ea1300, C4<0>, C4<0>;
v0x55d0c5a42eb0_0 .net "a", 0 0, L_0x55d0c5ea1560;  1 drivers
v0x55d0c5a42f70_0 .net "b", 0 0, L_0x55d0c5ea1690;  1 drivers
v0x55d0c5a43030_0 .net "ca", 0 0, L_0x55d0c5ea1450;  1 drivers
v0x55d0c5a43100_0 .net "cin", 0 0, L_0x55d0c5ea1810;  1 drivers
v0x55d0c5a431c0_0 .net "sum", 0 0, L_0x55d0c5ea1000;  1 drivers
v0x55d0c5a432d0_0 .net "w1", 0 0, L_0x55d0c5ea0f90;  1 drivers
v0x55d0c5a43390_0 .net "w2", 0 0, L_0x55d0c5ea10c0;  1 drivers
v0x55d0c5a43450_0 .net "w3", 0 0, L_0x55d0c5ea11d0;  1 drivers
v0x55d0c5a43510_0 .net "w4", 0 0, L_0x55d0c5ea1290;  1 drivers
v0x55d0c5a43660_0 .net "w5", 0 0, L_0x55d0c5ea1300;  1 drivers
S_0x55d0c5a437c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a412e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea1940 .functor XOR 1, L_0x55d0c5ea1de0, L_0x55d0c5ea1fa0, C4<0>, C4<0>;
L_0x55d0c5ea19b0 .functor XOR 1, L_0x55d0c5ea1940, L_0x55d0c5ea2160, C4<0>, C4<0>;
L_0x55d0c5ea1a20 .functor AND 1, L_0x55d0c5ea1de0, L_0x55d0c5ea1fa0, C4<1>, C4<1>;
L_0x55d0c5ea1a90 .functor AND 1, L_0x55d0c5ea1de0, L_0x55d0c5ea2160, C4<1>, C4<1>;
L_0x55d0c5ea1b50 .functor AND 1, L_0x55d0c5ea1fa0, L_0x55d0c5ea2160, C4<1>, C4<1>;
L_0x55d0c5ea1bc0 .functor OR 1, L_0x55d0c5ea1a20, L_0x55d0c5ea1a90, C4<0>, C4<0>;
L_0x55d0c5ea1cd0 .functor OR 1, L_0x55d0c5ea1b50, L_0x55d0c5ea1bc0, C4<0>, C4<0>;
v0x55d0c5a439c0_0 .net "a", 0 0, L_0x55d0c5ea1de0;  1 drivers
v0x55d0c5a43aa0_0 .net "b", 0 0, L_0x55d0c5ea1fa0;  1 drivers
v0x55d0c5a43b60_0 .net "ca", 0 0, L_0x55d0c5ea1cd0;  1 drivers
v0x55d0c5a43c30_0 .net "cin", 0 0, L_0x55d0c5ea2160;  1 drivers
v0x55d0c5a43cf0_0 .net "sum", 0 0, L_0x55d0c5ea19b0;  1 drivers
v0x55d0c5a43e00_0 .net "w1", 0 0, L_0x55d0c5ea1940;  1 drivers
v0x55d0c5a43ec0_0 .net "w2", 0 0, L_0x55d0c5ea1a20;  1 drivers
v0x55d0c5a43f80_0 .net "w3", 0 0, L_0x55d0c5ea1a90;  1 drivers
v0x55d0c5a44040_0 .net "w4", 0 0, L_0x55d0c5ea1b50;  1 drivers
v0x55d0c5a44190_0 .net "w5", 0 0, L_0x55d0c5ea1bc0;  1 drivers
S_0x55d0c5a447f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a41060;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a477b0_0 .net "a", 3 0, L_0x55d0c5ea4f30;  1 drivers
v0x55d0c5a478b0_0 .net "b", 3 0, L_0x55d0c5ea5020;  1 drivers
v0x55d0c5a47990_0 .net "ca", 3 0, L_0x55d0c5ea4dc0;  1 drivers
v0x55d0c5a47a50_0 .net "cin", 3 0, L_0x55d0c5ea5110;  1 drivers
v0x55d0c5a47b30_0 .net "sum", 3 0, L_0x55d0c5ea4d20;  1 drivers
L_0x55d0c5ea2ce0 .part L_0x55d0c5ea4f30, 0, 1;
L_0x55d0c5ea2e10 .part L_0x55d0c5ea5020, 0, 1;
L_0x55d0c5ea2f40 .part L_0x55d0c5ea5110, 0, 1;
L_0x55d0c5ea3550 .part L_0x55d0c5ea4f30, 1, 1;
L_0x55d0c5ea3680 .part L_0x55d0c5ea5020, 1, 1;
L_0x55d0c5ea37b0 .part L_0x55d0c5ea5110, 1, 1;
L_0x55d0c5ea3ef0 .part L_0x55d0c5ea4f30, 2, 1;
L_0x55d0c5ea4020 .part L_0x55d0c5ea5020, 2, 1;
L_0x55d0c5ea41a0 .part L_0x55d0c5ea5110, 2, 1;
L_0x55d0c5ea4770 .part L_0x55d0c5ea4f30, 3, 1;
L_0x55d0c5ea4930 .part L_0x55d0c5ea5020, 3, 1;
L_0x55d0c5ea4af0 .part L_0x55d0c5ea5110, 3, 1;
L_0x55d0c5ea4d20 .concat8 [ 1 1 1 1], L_0x55d0c5ea2780, L_0x55d0c5ea30e0, L_0x55d0c5ea3990, L_0x55d0c5ea4340;
L_0x55d0c5ea4dc0 .concat8 [ 1 1 1 1], L_0x55d0c5ea2bd0, L_0x55d0c5ea3440, L_0x55d0c5ea3de0, L_0x55d0c5ea4660;
S_0x55d0c5a44a60 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a447f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea2320 .functor XOR 1, L_0x55d0c5ea2ce0, L_0x55d0c5ea2e10, C4<0>, C4<0>;
L_0x55d0c5ea2780 .functor XOR 1, L_0x55d0c5ea2320, L_0x55d0c5ea2f40, C4<0>, C4<0>;
L_0x55d0c5ea2840 .functor AND 1, L_0x55d0c5ea2ce0, L_0x55d0c5ea2e10, C4<1>, C4<1>;
L_0x55d0c5ea2950 .functor AND 1, L_0x55d0c5ea2ce0, L_0x55d0c5ea2f40, C4<1>, C4<1>;
L_0x55d0c5ea2a10 .functor AND 1, L_0x55d0c5ea2e10, L_0x55d0c5ea2f40, C4<1>, C4<1>;
L_0x55d0c5ea2a80 .functor OR 1, L_0x55d0c5ea2840, L_0x55d0c5ea2950, C4<0>, C4<0>;
L_0x55d0c5ea2bd0 .functor OR 1, L_0x55d0c5ea2a10, L_0x55d0c5ea2a80, C4<0>, C4<0>;
v0x55d0c5a44ce0_0 .net "a", 0 0, L_0x55d0c5ea2ce0;  1 drivers
v0x55d0c5a44dc0_0 .net "b", 0 0, L_0x55d0c5ea2e10;  1 drivers
v0x55d0c5a44e80_0 .net "ca", 0 0, L_0x55d0c5ea2bd0;  1 drivers
v0x55d0c5a44f50_0 .net "cin", 0 0, L_0x55d0c5ea2f40;  1 drivers
v0x55d0c5a45010_0 .net "sum", 0 0, L_0x55d0c5ea2780;  1 drivers
v0x55d0c5a45120_0 .net "w1", 0 0, L_0x55d0c5ea2320;  1 drivers
v0x55d0c5a451e0_0 .net "w2", 0 0, L_0x55d0c5ea2840;  1 drivers
v0x55d0c5a452a0_0 .net "w3", 0 0, L_0x55d0c5ea2950;  1 drivers
v0x55d0c5a45360_0 .net "w4", 0 0, L_0x55d0c5ea2a10;  1 drivers
v0x55d0c5a454b0_0 .net "w5", 0 0, L_0x55d0c5ea2a80;  1 drivers
S_0x55d0c5a45610 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a447f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea3070 .functor XOR 1, L_0x55d0c5ea3550, L_0x55d0c5ea3680, C4<0>, C4<0>;
L_0x55d0c5ea30e0 .functor XOR 1, L_0x55d0c5ea3070, L_0x55d0c5ea37b0, C4<0>, C4<0>;
L_0x55d0c5ea3150 .functor AND 1, L_0x55d0c5ea3550, L_0x55d0c5ea3680, C4<1>, C4<1>;
L_0x55d0c5ea31c0 .functor AND 1, L_0x55d0c5ea3550, L_0x55d0c5ea37b0, C4<1>, C4<1>;
L_0x55d0c5ea3280 .functor AND 1, L_0x55d0c5ea3680, L_0x55d0c5ea37b0, C4<1>, C4<1>;
L_0x55d0c5ea32f0 .functor OR 1, L_0x55d0c5ea3150, L_0x55d0c5ea31c0, C4<0>, C4<0>;
L_0x55d0c5ea3440 .functor OR 1, L_0x55d0c5ea3280, L_0x55d0c5ea32f0, C4<0>, C4<0>;
v0x55d0c5a45830_0 .net "a", 0 0, L_0x55d0c5ea3550;  1 drivers
v0x55d0c5a458f0_0 .net "b", 0 0, L_0x55d0c5ea3680;  1 drivers
v0x55d0c5a459b0_0 .net "ca", 0 0, L_0x55d0c5ea3440;  1 drivers
v0x55d0c5a45a80_0 .net "cin", 0 0, L_0x55d0c5ea37b0;  1 drivers
v0x55d0c5a45b40_0 .net "sum", 0 0, L_0x55d0c5ea30e0;  1 drivers
v0x55d0c5a45c50_0 .net "w1", 0 0, L_0x55d0c5ea3070;  1 drivers
v0x55d0c5a45d10_0 .net "w2", 0 0, L_0x55d0c5ea3150;  1 drivers
v0x55d0c5a45dd0_0 .net "w3", 0 0, L_0x55d0c5ea31c0;  1 drivers
v0x55d0c5a45e90_0 .net "w4", 0 0, L_0x55d0c5ea3280;  1 drivers
v0x55d0c5a45fe0_0 .net "w5", 0 0, L_0x55d0c5ea32f0;  1 drivers
S_0x55d0c5a46140 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a447f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea3920 .functor XOR 1, L_0x55d0c5ea3ef0, L_0x55d0c5ea4020, C4<0>, C4<0>;
L_0x55d0c5ea3990 .functor XOR 1, L_0x55d0c5ea3920, L_0x55d0c5ea41a0, C4<0>, C4<0>;
L_0x55d0c5ea3a50 .functor AND 1, L_0x55d0c5ea3ef0, L_0x55d0c5ea4020, C4<1>, C4<1>;
L_0x55d0c5ea3b60 .functor AND 1, L_0x55d0c5ea3ef0, L_0x55d0c5ea41a0, C4<1>, C4<1>;
L_0x55d0c5ea3c20 .functor AND 1, L_0x55d0c5ea4020, L_0x55d0c5ea41a0, C4<1>, C4<1>;
L_0x55d0c5ea3c90 .functor OR 1, L_0x55d0c5ea3a50, L_0x55d0c5ea3b60, C4<0>, C4<0>;
L_0x55d0c5ea3de0 .functor OR 1, L_0x55d0c5ea3c20, L_0x55d0c5ea3c90, C4<0>, C4<0>;
v0x55d0c5a46370_0 .net "a", 0 0, L_0x55d0c5ea3ef0;  1 drivers
v0x55d0c5a46430_0 .net "b", 0 0, L_0x55d0c5ea4020;  1 drivers
v0x55d0c5a464f0_0 .net "ca", 0 0, L_0x55d0c5ea3de0;  1 drivers
v0x55d0c5a465c0_0 .net "cin", 0 0, L_0x55d0c5ea41a0;  1 drivers
v0x55d0c5a46680_0 .net "sum", 0 0, L_0x55d0c5ea3990;  1 drivers
v0x55d0c5a46790_0 .net "w1", 0 0, L_0x55d0c5ea3920;  1 drivers
v0x55d0c5a46850_0 .net "w2", 0 0, L_0x55d0c5ea3a50;  1 drivers
v0x55d0c5a46910_0 .net "w3", 0 0, L_0x55d0c5ea3b60;  1 drivers
v0x55d0c5a469d0_0 .net "w4", 0 0, L_0x55d0c5ea3c20;  1 drivers
v0x55d0c5a46b20_0 .net "w5", 0 0, L_0x55d0c5ea3c90;  1 drivers
S_0x55d0c5a46c80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a447f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea42d0 .functor XOR 1, L_0x55d0c5ea4770, L_0x55d0c5ea4930, C4<0>, C4<0>;
L_0x55d0c5ea4340 .functor XOR 1, L_0x55d0c5ea42d0, L_0x55d0c5ea4af0, C4<0>, C4<0>;
L_0x55d0c5ea43b0 .functor AND 1, L_0x55d0c5ea4770, L_0x55d0c5ea4930, C4<1>, C4<1>;
L_0x55d0c5ea4420 .functor AND 1, L_0x55d0c5ea4770, L_0x55d0c5ea4af0, C4<1>, C4<1>;
L_0x55d0c5ea44e0 .functor AND 1, L_0x55d0c5ea4930, L_0x55d0c5ea4af0, C4<1>, C4<1>;
L_0x55d0c5ea4550 .functor OR 1, L_0x55d0c5ea43b0, L_0x55d0c5ea4420, C4<0>, C4<0>;
L_0x55d0c5ea4660 .functor OR 1, L_0x55d0c5ea44e0, L_0x55d0c5ea4550, C4<0>, C4<0>;
v0x55d0c5a46e80_0 .net "a", 0 0, L_0x55d0c5ea4770;  1 drivers
v0x55d0c5a46f60_0 .net "b", 0 0, L_0x55d0c5ea4930;  1 drivers
v0x55d0c5a47020_0 .net "ca", 0 0, L_0x55d0c5ea4660;  1 drivers
v0x55d0c5a470f0_0 .net "cin", 0 0, L_0x55d0c5ea4af0;  1 drivers
v0x55d0c5a471b0_0 .net "sum", 0 0, L_0x55d0c5ea4340;  1 drivers
v0x55d0c5a472c0_0 .net "w1", 0 0, L_0x55d0c5ea42d0;  1 drivers
v0x55d0c5a47380_0 .net "w2", 0 0, L_0x55d0c5ea43b0;  1 drivers
v0x55d0c5a47440_0 .net "w3", 0 0, L_0x55d0c5ea4420;  1 drivers
v0x55d0c5a47500_0 .net "w4", 0 0, L_0x55d0c5ea44e0;  1 drivers
v0x55d0c5a47650_0 .net "w5", 0 0, L_0x55d0c5ea4550;  1 drivers
S_0x55d0c5a48200 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5a40df0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a4ee20_0 .net "a", 7 0, L_0x55d0c5eaadd0;  1 drivers
v0x55d0c5a4ef20_0 .net "b", 7 0, L_0x55d0c5eaaec0;  1 drivers
v0x55d0c5a4f000_0 .net "ca", 7 0, L_0x55d0c5eaac40;  1 drivers
v0x55d0c5a4f0c0_0 .net "cin", 7 0, L_0x55d0c5eaafb0;  1 drivers
v0x55d0c5a4f1a0_0 .net "sum", 7 0, L_0x55d0c5eaab00;  1 drivers
L_0x55d0c5ea7e60 .part L_0x55d0c5eaadd0, 0, 4;
L_0x55d0c5ea7f00 .part L_0x55d0c5eaaec0, 0, 4;
L_0x55d0c5ea7fa0 .part L_0x55d0c5eaafb0, 0, 4;
L_0x55d0c5eaa7f0 .part L_0x55d0c5eaadd0, 4, 4;
L_0x55d0c5eaa8e0 .part L_0x55d0c5eaaec0, 4, 4;
L_0x55d0c5eaa9d0 .part L_0x55d0c5eaafb0, 4, 4;
L_0x55d0c5eaab00 .concat8 [ 4 4 0 0], L_0x55d0c5ea7c50, L_0x55d0c5eaa5e0;
L_0x55d0c5eaac40 .concat8 [ 4 4 0 0], L_0x55d0c5ea7cf0, L_0x55d0c5eaa680;
S_0x55d0c5a48470 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a48200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a4b460_0 .net "a", 3 0, L_0x55d0c5ea7e60;  1 drivers
v0x55d0c5a4b560_0 .net "b", 3 0, L_0x55d0c5ea7f00;  1 drivers
v0x55d0c5a4b640_0 .net "ca", 3 0, L_0x55d0c5ea7cf0;  1 drivers
v0x55d0c5a4b700_0 .net "cin", 3 0, L_0x55d0c5ea7fa0;  1 drivers
v0x55d0c5a4b7e0_0 .net "sum", 3 0, L_0x55d0c5ea7c50;  1 drivers
L_0x55d0c5ea5c10 .part L_0x55d0c5ea7e60, 0, 1;
L_0x55d0c5ea5d40 .part L_0x55d0c5ea7f00, 0, 1;
L_0x55d0c5ea5e70 .part L_0x55d0c5ea7fa0, 0, 1;
L_0x55d0c5ea6480 .part L_0x55d0c5ea7e60, 1, 1;
L_0x55d0c5ea65b0 .part L_0x55d0c5ea7f00, 1, 1;
L_0x55d0c5ea66e0 .part L_0x55d0c5ea7fa0, 1, 1;
L_0x55d0c5ea6e20 .part L_0x55d0c5ea7e60, 2, 1;
L_0x55d0c5ea6f50 .part L_0x55d0c5ea7f00, 2, 1;
L_0x55d0c5ea70d0 .part L_0x55d0c5ea7fa0, 2, 1;
L_0x55d0c5ea76a0 .part L_0x55d0c5ea7e60, 3, 1;
L_0x55d0c5ea7860 .part L_0x55d0c5ea7f00, 3, 1;
L_0x55d0c5ea7a20 .part L_0x55d0c5ea7fa0, 3, 1;
L_0x55d0c5ea7c50 .concat8 [ 1 1 1 1], L_0x55d0c5ea56f0, L_0x55d0c5ea6010, L_0x55d0c5ea68c0, L_0x55d0c5ea7270;
L_0x55d0c5ea7cf0 .concat8 [ 1 1 1 1], L_0x55d0c5ea5b00, L_0x55d0c5ea6370, L_0x55d0c5ea6d10, L_0x55d0c5ea7590;
S_0x55d0c5a486f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a48470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea4cb0 .functor XOR 1, L_0x55d0c5ea5c10, L_0x55d0c5ea5d40, C4<0>, C4<0>;
L_0x55d0c5ea56f0 .functor XOR 1, L_0x55d0c5ea4cb0, L_0x55d0c5ea5e70, C4<0>, C4<0>;
L_0x55d0c5ea57b0 .functor AND 1, L_0x55d0c5ea5c10, L_0x55d0c5ea5d40, C4<1>, C4<1>;
L_0x55d0c5ea58c0 .functor AND 1, L_0x55d0c5ea5c10, L_0x55d0c5ea5e70, C4<1>, C4<1>;
L_0x55d0c5ea5980 .functor AND 1, L_0x55d0c5ea5d40, L_0x55d0c5ea5e70, C4<1>, C4<1>;
L_0x55d0c5ea59f0 .functor OR 1, L_0x55d0c5ea57b0, L_0x55d0c5ea58c0, C4<0>, C4<0>;
L_0x55d0c5ea5b00 .functor OR 1, L_0x55d0c5ea5980, L_0x55d0c5ea59f0, C4<0>, C4<0>;
v0x55d0c5a48990_0 .net "a", 0 0, L_0x55d0c5ea5c10;  1 drivers
v0x55d0c5a48a70_0 .net "b", 0 0, L_0x55d0c5ea5d40;  1 drivers
v0x55d0c5a48b30_0 .net "ca", 0 0, L_0x55d0c5ea5b00;  1 drivers
v0x55d0c5a48c00_0 .net "cin", 0 0, L_0x55d0c5ea5e70;  1 drivers
v0x55d0c5a48cc0_0 .net "sum", 0 0, L_0x55d0c5ea56f0;  1 drivers
v0x55d0c5a48dd0_0 .net "w1", 0 0, L_0x55d0c5ea4cb0;  1 drivers
v0x55d0c5a48e90_0 .net "w2", 0 0, L_0x55d0c5ea57b0;  1 drivers
v0x55d0c5a48f50_0 .net "w3", 0 0, L_0x55d0c5ea58c0;  1 drivers
v0x55d0c5a49010_0 .net "w4", 0 0, L_0x55d0c5ea5980;  1 drivers
v0x55d0c5a49160_0 .net "w5", 0 0, L_0x55d0c5ea59f0;  1 drivers
S_0x55d0c5a492c0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a48470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea5fa0 .functor XOR 1, L_0x55d0c5ea6480, L_0x55d0c5ea65b0, C4<0>, C4<0>;
L_0x55d0c5ea6010 .functor XOR 1, L_0x55d0c5ea5fa0, L_0x55d0c5ea66e0, C4<0>, C4<0>;
L_0x55d0c5ea6080 .functor AND 1, L_0x55d0c5ea6480, L_0x55d0c5ea65b0, C4<1>, C4<1>;
L_0x55d0c5ea60f0 .functor AND 1, L_0x55d0c5ea6480, L_0x55d0c5ea66e0, C4<1>, C4<1>;
L_0x55d0c5ea61b0 .functor AND 1, L_0x55d0c5ea65b0, L_0x55d0c5ea66e0, C4<1>, C4<1>;
L_0x55d0c5ea6220 .functor OR 1, L_0x55d0c5ea6080, L_0x55d0c5ea60f0, C4<0>, C4<0>;
L_0x55d0c5ea6370 .functor OR 1, L_0x55d0c5ea61b0, L_0x55d0c5ea6220, C4<0>, C4<0>;
v0x55d0c5a494e0_0 .net "a", 0 0, L_0x55d0c5ea6480;  1 drivers
v0x55d0c5a495a0_0 .net "b", 0 0, L_0x55d0c5ea65b0;  1 drivers
v0x55d0c5a49660_0 .net "ca", 0 0, L_0x55d0c5ea6370;  1 drivers
v0x55d0c5a49730_0 .net "cin", 0 0, L_0x55d0c5ea66e0;  1 drivers
v0x55d0c5a497f0_0 .net "sum", 0 0, L_0x55d0c5ea6010;  1 drivers
v0x55d0c5a49900_0 .net "w1", 0 0, L_0x55d0c5ea5fa0;  1 drivers
v0x55d0c5a499c0_0 .net "w2", 0 0, L_0x55d0c5ea6080;  1 drivers
v0x55d0c5a49a80_0 .net "w3", 0 0, L_0x55d0c5ea60f0;  1 drivers
v0x55d0c5a49b40_0 .net "w4", 0 0, L_0x55d0c5ea61b0;  1 drivers
v0x55d0c5a49c90_0 .net "w5", 0 0, L_0x55d0c5ea6220;  1 drivers
S_0x55d0c5a49df0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a48470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea6850 .functor XOR 1, L_0x55d0c5ea6e20, L_0x55d0c5ea6f50, C4<0>, C4<0>;
L_0x55d0c5ea68c0 .functor XOR 1, L_0x55d0c5ea6850, L_0x55d0c5ea70d0, C4<0>, C4<0>;
L_0x55d0c5ea6980 .functor AND 1, L_0x55d0c5ea6e20, L_0x55d0c5ea6f50, C4<1>, C4<1>;
L_0x55d0c5ea6a90 .functor AND 1, L_0x55d0c5ea6e20, L_0x55d0c5ea70d0, C4<1>, C4<1>;
L_0x55d0c5ea6b50 .functor AND 1, L_0x55d0c5ea6f50, L_0x55d0c5ea70d0, C4<1>, C4<1>;
L_0x55d0c5ea6bc0 .functor OR 1, L_0x55d0c5ea6980, L_0x55d0c5ea6a90, C4<0>, C4<0>;
L_0x55d0c5ea6d10 .functor OR 1, L_0x55d0c5ea6b50, L_0x55d0c5ea6bc0, C4<0>, C4<0>;
v0x55d0c5a4a020_0 .net "a", 0 0, L_0x55d0c5ea6e20;  1 drivers
v0x55d0c5a4a0e0_0 .net "b", 0 0, L_0x55d0c5ea6f50;  1 drivers
v0x55d0c5a4a1a0_0 .net "ca", 0 0, L_0x55d0c5ea6d10;  1 drivers
v0x55d0c5a4a270_0 .net "cin", 0 0, L_0x55d0c5ea70d0;  1 drivers
v0x55d0c5a4a330_0 .net "sum", 0 0, L_0x55d0c5ea68c0;  1 drivers
v0x55d0c5a4a440_0 .net "w1", 0 0, L_0x55d0c5ea6850;  1 drivers
v0x55d0c5a4a500_0 .net "w2", 0 0, L_0x55d0c5ea6980;  1 drivers
v0x55d0c5a4a5c0_0 .net "w3", 0 0, L_0x55d0c5ea6a90;  1 drivers
v0x55d0c5a4a680_0 .net "w4", 0 0, L_0x55d0c5ea6b50;  1 drivers
v0x55d0c5a4a7d0_0 .net "w5", 0 0, L_0x55d0c5ea6bc0;  1 drivers
S_0x55d0c5a4a930 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a48470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea7200 .functor XOR 1, L_0x55d0c5ea76a0, L_0x55d0c5ea7860, C4<0>, C4<0>;
L_0x55d0c5ea7270 .functor XOR 1, L_0x55d0c5ea7200, L_0x55d0c5ea7a20, C4<0>, C4<0>;
L_0x55d0c5ea72e0 .functor AND 1, L_0x55d0c5ea76a0, L_0x55d0c5ea7860, C4<1>, C4<1>;
L_0x55d0c5ea7350 .functor AND 1, L_0x55d0c5ea76a0, L_0x55d0c5ea7a20, C4<1>, C4<1>;
L_0x55d0c5ea7410 .functor AND 1, L_0x55d0c5ea7860, L_0x55d0c5ea7a20, C4<1>, C4<1>;
L_0x55d0c5ea7480 .functor OR 1, L_0x55d0c5ea72e0, L_0x55d0c5ea7350, C4<0>, C4<0>;
L_0x55d0c5ea7590 .functor OR 1, L_0x55d0c5ea7410, L_0x55d0c5ea7480, C4<0>, C4<0>;
v0x55d0c5a4ab30_0 .net "a", 0 0, L_0x55d0c5ea76a0;  1 drivers
v0x55d0c5a4ac10_0 .net "b", 0 0, L_0x55d0c5ea7860;  1 drivers
v0x55d0c5a4acd0_0 .net "ca", 0 0, L_0x55d0c5ea7590;  1 drivers
v0x55d0c5a4ada0_0 .net "cin", 0 0, L_0x55d0c5ea7a20;  1 drivers
v0x55d0c5a4ae60_0 .net "sum", 0 0, L_0x55d0c5ea7270;  1 drivers
v0x55d0c5a4af70_0 .net "w1", 0 0, L_0x55d0c5ea7200;  1 drivers
v0x55d0c5a4b030_0 .net "w2", 0 0, L_0x55d0c5ea72e0;  1 drivers
v0x55d0c5a4b0f0_0 .net "w3", 0 0, L_0x55d0c5ea7350;  1 drivers
v0x55d0c5a4b1b0_0 .net "w4", 0 0, L_0x55d0c5ea7410;  1 drivers
v0x55d0c5a4b300_0 .net "w5", 0 0, L_0x55d0c5ea7480;  1 drivers
S_0x55d0c5a4b960 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a48200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a4e920_0 .net "a", 3 0, L_0x55d0c5eaa7f0;  1 drivers
v0x55d0c5a4ea20_0 .net "b", 3 0, L_0x55d0c5eaa8e0;  1 drivers
v0x55d0c5a4eb00_0 .net "ca", 3 0, L_0x55d0c5eaa680;  1 drivers
v0x55d0c5a4ebc0_0 .net "cin", 3 0, L_0x55d0c5eaa9d0;  1 drivers
v0x55d0c5a4eca0_0 .net "sum", 3 0, L_0x55d0c5eaa5e0;  1 drivers
L_0x55d0c5ea85a0 .part L_0x55d0c5eaa7f0, 0, 1;
L_0x55d0c5ea86d0 .part L_0x55d0c5eaa8e0, 0, 1;
L_0x55d0c5ea8800 .part L_0x55d0c5eaa9d0, 0, 1;
L_0x55d0c5ea8e10 .part L_0x55d0c5eaa7f0, 1, 1;
L_0x55d0c5ea8f40 .part L_0x55d0c5eaa8e0, 1, 1;
L_0x55d0c5ea9070 .part L_0x55d0c5eaa9d0, 1, 1;
L_0x55d0c5ea97b0 .part L_0x55d0c5eaa7f0, 2, 1;
L_0x55d0c5ea98e0 .part L_0x55d0c5eaa8e0, 2, 1;
L_0x55d0c5ea9a60 .part L_0x55d0c5eaa9d0, 2, 1;
L_0x55d0c5eaa030 .part L_0x55d0c5eaa7f0, 3, 1;
L_0x55d0c5eaa1f0 .part L_0x55d0c5eaa8e0, 3, 1;
L_0x55d0c5eaa3b0 .part L_0x55d0c5eaa9d0, 3, 1;
L_0x55d0c5eaa5e0 .concat8 [ 1 1 1 1], L_0x55d0c5ea8040, L_0x55d0c5ea89a0, L_0x55d0c5ea9250, L_0x55d0c5ea9c00;
L_0x55d0c5eaa680 .concat8 [ 1 1 1 1], L_0x55d0c5ea8490, L_0x55d0c5ea8d00, L_0x55d0c5ea96a0, L_0x55d0c5ea9f20;
S_0x55d0c5a4bbd0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a4b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea7be0 .functor XOR 1, L_0x55d0c5ea85a0, L_0x55d0c5ea86d0, C4<0>, C4<0>;
L_0x55d0c5ea8040 .functor XOR 1, L_0x55d0c5ea7be0, L_0x55d0c5ea8800, C4<0>, C4<0>;
L_0x55d0c5ea8100 .functor AND 1, L_0x55d0c5ea85a0, L_0x55d0c5ea86d0, C4<1>, C4<1>;
L_0x55d0c5ea8210 .functor AND 1, L_0x55d0c5ea85a0, L_0x55d0c5ea8800, C4<1>, C4<1>;
L_0x55d0c5ea82d0 .functor AND 1, L_0x55d0c5ea86d0, L_0x55d0c5ea8800, C4<1>, C4<1>;
L_0x55d0c5ea8340 .functor OR 1, L_0x55d0c5ea8100, L_0x55d0c5ea8210, C4<0>, C4<0>;
L_0x55d0c5ea8490 .functor OR 1, L_0x55d0c5ea82d0, L_0x55d0c5ea8340, C4<0>, C4<0>;
v0x55d0c5a4be50_0 .net "a", 0 0, L_0x55d0c5ea85a0;  1 drivers
v0x55d0c5a4bf30_0 .net "b", 0 0, L_0x55d0c5ea86d0;  1 drivers
v0x55d0c5a4bff0_0 .net "ca", 0 0, L_0x55d0c5ea8490;  1 drivers
v0x55d0c5a4c0c0_0 .net "cin", 0 0, L_0x55d0c5ea8800;  1 drivers
v0x55d0c5a4c180_0 .net "sum", 0 0, L_0x55d0c5ea8040;  1 drivers
v0x55d0c5a4c290_0 .net "w1", 0 0, L_0x55d0c5ea7be0;  1 drivers
v0x55d0c5a4c350_0 .net "w2", 0 0, L_0x55d0c5ea8100;  1 drivers
v0x55d0c5a4c410_0 .net "w3", 0 0, L_0x55d0c5ea8210;  1 drivers
v0x55d0c5a4c4d0_0 .net "w4", 0 0, L_0x55d0c5ea82d0;  1 drivers
v0x55d0c5a4c620_0 .net "w5", 0 0, L_0x55d0c5ea8340;  1 drivers
S_0x55d0c5a4c780 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a4b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea8930 .functor XOR 1, L_0x55d0c5ea8e10, L_0x55d0c5ea8f40, C4<0>, C4<0>;
L_0x55d0c5ea89a0 .functor XOR 1, L_0x55d0c5ea8930, L_0x55d0c5ea9070, C4<0>, C4<0>;
L_0x55d0c5ea8a10 .functor AND 1, L_0x55d0c5ea8e10, L_0x55d0c5ea8f40, C4<1>, C4<1>;
L_0x55d0c5ea8a80 .functor AND 1, L_0x55d0c5ea8e10, L_0x55d0c5ea9070, C4<1>, C4<1>;
L_0x55d0c5ea8b40 .functor AND 1, L_0x55d0c5ea8f40, L_0x55d0c5ea9070, C4<1>, C4<1>;
L_0x55d0c5ea8bb0 .functor OR 1, L_0x55d0c5ea8a10, L_0x55d0c5ea8a80, C4<0>, C4<0>;
L_0x55d0c5ea8d00 .functor OR 1, L_0x55d0c5ea8b40, L_0x55d0c5ea8bb0, C4<0>, C4<0>;
v0x55d0c5a4c9a0_0 .net "a", 0 0, L_0x55d0c5ea8e10;  1 drivers
v0x55d0c5a4ca60_0 .net "b", 0 0, L_0x55d0c5ea8f40;  1 drivers
v0x55d0c5a4cb20_0 .net "ca", 0 0, L_0x55d0c5ea8d00;  1 drivers
v0x55d0c5a4cbf0_0 .net "cin", 0 0, L_0x55d0c5ea9070;  1 drivers
v0x55d0c5a4ccb0_0 .net "sum", 0 0, L_0x55d0c5ea89a0;  1 drivers
v0x55d0c5a4cdc0_0 .net "w1", 0 0, L_0x55d0c5ea8930;  1 drivers
v0x55d0c5a4ce80_0 .net "w2", 0 0, L_0x55d0c5ea8a10;  1 drivers
v0x55d0c5a4cf40_0 .net "w3", 0 0, L_0x55d0c5ea8a80;  1 drivers
v0x55d0c5a4d000_0 .net "w4", 0 0, L_0x55d0c5ea8b40;  1 drivers
v0x55d0c5a4d150_0 .net "w5", 0 0, L_0x55d0c5ea8bb0;  1 drivers
S_0x55d0c5a4d2b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a4b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea91e0 .functor XOR 1, L_0x55d0c5ea97b0, L_0x55d0c5ea98e0, C4<0>, C4<0>;
L_0x55d0c5ea9250 .functor XOR 1, L_0x55d0c5ea91e0, L_0x55d0c5ea9a60, C4<0>, C4<0>;
L_0x55d0c5ea9310 .functor AND 1, L_0x55d0c5ea97b0, L_0x55d0c5ea98e0, C4<1>, C4<1>;
L_0x55d0c5ea9420 .functor AND 1, L_0x55d0c5ea97b0, L_0x55d0c5ea9a60, C4<1>, C4<1>;
L_0x55d0c5ea94e0 .functor AND 1, L_0x55d0c5ea98e0, L_0x55d0c5ea9a60, C4<1>, C4<1>;
L_0x55d0c5ea9550 .functor OR 1, L_0x55d0c5ea9310, L_0x55d0c5ea9420, C4<0>, C4<0>;
L_0x55d0c5ea96a0 .functor OR 1, L_0x55d0c5ea94e0, L_0x55d0c5ea9550, C4<0>, C4<0>;
v0x55d0c5a4d4e0_0 .net "a", 0 0, L_0x55d0c5ea97b0;  1 drivers
v0x55d0c5a4d5a0_0 .net "b", 0 0, L_0x55d0c5ea98e0;  1 drivers
v0x55d0c5a4d660_0 .net "ca", 0 0, L_0x55d0c5ea96a0;  1 drivers
v0x55d0c5a4d730_0 .net "cin", 0 0, L_0x55d0c5ea9a60;  1 drivers
v0x55d0c5a4d7f0_0 .net "sum", 0 0, L_0x55d0c5ea9250;  1 drivers
v0x55d0c5a4d900_0 .net "w1", 0 0, L_0x55d0c5ea91e0;  1 drivers
v0x55d0c5a4d9c0_0 .net "w2", 0 0, L_0x55d0c5ea9310;  1 drivers
v0x55d0c5a4da80_0 .net "w3", 0 0, L_0x55d0c5ea9420;  1 drivers
v0x55d0c5a4db40_0 .net "w4", 0 0, L_0x55d0c5ea94e0;  1 drivers
v0x55d0c5a4dc90_0 .net "w5", 0 0, L_0x55d0c5ea9550;  1 drivers
S_0x55d0c5a4ddf0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a4b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ea9b90 .functor XOR 1, L_0x55d0c5eaa030, L_0x55d0c5eaa1f0, C4<0>, C4<0>;
L_0x55d0c5ea9c00 .functor XOR 1, L_0x55d0c5ea9b90, L_0x55d0c5eaa3b0, C4<0>, C4<0>;
L_0x55d0c5ea9c70 .functor AND 1, L_0x55d0c5eaa030, L_0x55d0c5eaa1f0, C4<1>, C4<1>;
L_0x55d0c5ea9ce0 .functor AND 1, L_0x55d0c5eaa030, L_0x55d0c5eaa3b0, C4<1>, C4<1>;
L_0x55d0c5ea9da0 .functor AND 1, L_0x55d0c5eaa1f0, L_0x55d0c5eaa3b0, C4<1>, C4<1>;
L_0x55d0c5ea9e10 .functor OR 1, L_0x55d0c5ea9c70, L_0x55d0c5ea9ce0, C4<0>, C4<0>;
L_0x55d0c5ea9f20 .functor OR 1, L_0x55d0c5ea9da0, L_0x55d0c5ea9e10, C4<0>, C4<0>;
v0x55d0c5a4dff0_0 .net "a", 0 0, L_0x55d0c5eaa030;  1 drivers
v0x55d0c5a4e0d0_0 .net "b", 0 0, L_0x55d0c5eaa1f0;  1 drivers
v0x55d0c5a4e190_0 .net "ca", 0 0, L_0x55d0c5ea9f20;  1 drivers
v0x55d0c5a4e260_0 .net "cin", 0 0, L_0x55d0c5eaa3b0;  1 drivers
v0x55d0c5a4e320_0 .net "sum", 0 0, L_0x55d0c5ea9c00;  1 drivers
v0x55d0c5a4e430_0 .net "w1", 0 0, L_0x55d0c5ea9b90;  1 drivers
v0x55d0c5a4e4f0_0 .net "w2", 0 0, L_0x55d0c5ea9c70;  1 drivers
v0x55d0c5a4e5b0_0 .net "w3", 0 0, L_0x55d0c5ea9ce0;  1 drivers
v0x55d0c5a4e670_0 .net "w4", 0 0, L_0x55d0c5ea9da0;  1 drivers
v0x55d0c5a4e7c0_0 .net "w5", 0 0, L_0x55d0c5ea9e10;  1 drivers
S_0x55d0c5a50520 .scope module, "a_1" "SixtyfourBA" 11 11, 5 3 0, S_0x55d0c59f3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395ba80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5a8c2e0_0 .net/2u *"_s2", 0 0, L_0x7f868395ba80;  1 drivers
L_0x7f868395bac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5a8c3e0_0 .net/2u *"_s6", 0 0, L_0x7f868395bac8;  1 drivers
v0x55d0c5a8c4c0_0 .net "a", 64 0, L_0x55d0c5eda4b0;  1 drivers
v0x55d0c5a8c580_0 .net "b", 64 0, L_0x55d0c5eda5a0;  1 drivers
v0x55d0c5a8c660_0 .net "ca", 64 0, L_0x55d0c5eda2d0;  1 drivers
v0x55d0c5a8c790_0 .net "cin", 64 0, L_0x55d0c5eda640;  1 drivers
v0x55d0c5a8c870_0 .net "sum", 64 0, L_0x55d0c5eda140;  1 drivers
L_0x55d0c5ec2dd0 .part L_0x55d0c5eda4b0, 0, 32;
L_0x55d0c5ec2e70 .part L_0x55d0c5eda5a0, 0, 32;
L_0x55d0c5ec2f10 .part L_0x55d0c5eda640, 0, 32;
L_0x55d0c5ed9e70 .part L_0x55d0c5eda4b0, 32, 32;
L_0x55d0c5ed9f60 .part L_0x55d0c5eda5a0, 32, 32;
L_0x55d0c5eda050 .part L_0x55d0c5eda640, 32, 32;
L_0x55d0c5eda140 .concat8 [ 32 32 1 0], L_0x55d0c5ec2b00, L_0x55d0c5ed9ba0, L_0x7f868395bac8;
L_0x55d0c5eda2d0 .concat8 [ 1 32 32 0], L_0x7f868395ba80, L_0x55d0c5ec2c40, L_0x55d0c5ed9ce0;
S_0x55d0c5a50790 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c5a50520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5a6e000_0 .net "a", 31 0, L_0x55d0c5ec2dd0;  1 drivers
v0x55d0c5a6e100_0 .net "b", 31 0, L_0x55d0c5ec2e70;  1 drivers
v0x55d0c5a6e1e0_0 .net "ca", 31 0, L_0x55d0c5ec2c40;  1 drivers
v0x55d0c5a6e2a0_0 .net "cin", 31 0, L_0x55d0c5ec2f10;  1 drivers
v0x55d0c5a6e380_0 .net "sum", 31 0, L_0x55d0c5ec2b00;  1 drivers
L_0x55d0c5eb73d0 .part L_0x55d0c5ec2dd0, 0, 16;
L_0x55d0c5eb7470 .part L_0x55d0c5ec2e70, 0, 16;
L_0x55d0c5eb7510 .part L_0x55d0c5ec2f10, 0, 16;
L_0x55d0c5ec2830 .part L_0x55d0c5ec2dd0, 16, 16;
L_0x55d0c5ec2920 .part L_0x55d0c5ec2e70, 16, 16;
L_0x55d0c5ec2a10 .part L_0x55d0c5ec2f10, 16, 16;
L_0x55d0c5ec2b00 .concat8 [ 16 16 0 0], L_0x55d0c5eb7100, L_0x55d0c5ec2560;
L_0x55d0c5ec2c40 .concat8 [ 16 16 0 0], L_0x55d0c5eb7240, L_0x55d0c5ec26a0;
S_0x55d0c5a50a10 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5a50790;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5a5efe0_0 .net "a", 15 0, L_0x55d0c5eb73d0;  1 drivers
v0x55d0c5a5f0e0_0 .net "b", 15 0, L_0x55d0c5eb7470;  1 drivers
v0x55d0c5a5f1c0_0 .net "ca", 15 0, L_0x55d0c5eb7240;  1 drivers
v0x55d0c5a5f280_0 .net "cin", 15 0, L_0x55d0c5eb7510;  1 drivers
v0x55d0c5a5f360_0 .net "sum", 15 0, L_0x55d0c5eb7100;  1 drivers
L_0x55d0c5eb1770 .part L_0x55d0c5eb73d0, 0, 8;
L_0x55d0c5eb1810 .part L_0x55d0c5eb7470, 0, 8;
L_0x55d0c5eb18b0 .part L_0x55d0c5eb7510, 0, 8;
L_0x55d0c5eb6e30 .part L_0x55d0c5eb73d0, 8, 8;
L_0x55d0c5eb6f20 .part L_0x55d0c5eb7470, 8, 8;
L_0x55d0c5eb7010 .part L_0x55d0c5eb7510, 8, 8;
L_0x55d0c5eb7100 .concat8 [ 8 8 0 0], L_0x55d0c5eb14a0, L_0x55d0c5eb6b60;
L_0x55d0c5eb7240 .concat8 [ 8 8 0 0], L_0x55d0c5eb15e0, L_0x55d0c5eb6ca0;
S_0x55d0c5a50cb0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5a50a10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a57920_0 .net "a", 7 0, L_0x55d0c5eb1770;  1 drivers
v0x55d0c5a57a20_0 .net "b", 7 0, L_0x55d0c5eb1810;  1 drivers
v0x55d0c5a57b00_0 .net "ca", 7 0, L_0x55d0c5eb15e0;  1 drivers
v0x55d0c5a57bc0_0 .net "cin", 7 0, L_0x55d0c5eb18b0;  1 drivers
v0x55d0c5a57ca0_0 .net "sum", 7 0, L_0x55d0c5eb14a0;  1 drivers
L_0x55d0c5eae8f0 .part L_0x55d0c5eb1770, 0, 4;
L_0x55d0c5eae990 .part L_0x55d0c5eb1810, 0, 4;
L_0x55d0c5eaea30 .part L_0x55d0c5eb18b0, 0, 4;
L_0x55d0c5eb11d0 .part L_0x55d0c5eb1770, 4, 4;
L_0x55d0c5eb12c0 .part L_0x55d0c5eb1810, 4, 4;
L_0x55d0c5eb13b0 .part L_0x55d0c5eb18b0, 4, 4;
L_0x55d0c5eb14a0 .concat8 [ 4 4 0 0], L_0x55d0c5eae6e0, L_0x55d0c5eb0fc0;
L_0x55d0c5eb15e0 .concat8 [ 4 4 0 0], L_0x55d0c5eae780, L_0x55d0c5eb1060;
S_0x55d0c5a50f50 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a50cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a53f60_0 .net "a", 3 0, L_0x55d0c5eae8f0;  1 drivers
v0x55d0c5a54060_0 .net "b", 3 0, L_0x55d0c5eae990;  1 drivers
v0x55d0c5a54140_0 .net "ca", 3 0, L_0x55d0c5eae780;  1 drivers
v0x55d0c5a54200_0 .net "cin", 3 0, L_0x55d0c5eaea30;  1 drivers
v0x55d0c5a542e0_0 .net "sum", 3 0, L_0x55d0c5eae6e0;  1 drivers
L_0x55d0c5eac6a0 .part L_0x55d0c5eae8f0, 0, 1;
L_0x55d0c5eac7d0 .part L_0x55d0c5eae990, 0, 1;
L_0x55d0c5eac900 .part L_0x55d0c5eaea30, 0, 1;
L_0x55d0c5eacf10 .part L_0x55d0c5eae8f0, 1, 1;
L_0x55d0c5ead040 .part L_0x55d0c5eae990, 1, 1;
L_0x55d0c5ead170 .part L_0x55d0c5eaea30, 1, 1;
L_0x55d0c5ead8b0 .part L_0x55d0c5eae8f0, 2, 1;
L_0x55d0c5ead9e0 .part L_0x55d0c5eae990, 2, 1;
L_0x55d0c5eadb60 .part L_0x55d0c5eaea30, 2, 1;
L_0x55d0c5eae130 .part L_0x55d0c5eae8f0, 3, 1;
L_0x55d0c5eae2f0 .part L_0x55d0c5eae990, 3, 1;
L_0x55d0c5eae4b0 .part L_0x55d0c5eaea30, 3, 1;
L_0x55d0c5eae6e0 .concat8 [ 1 1 1 1], L_0x55d0c5eac180, L_0x55d0c5eacaa0, L_0x55d0c5ead350, L_0x55d0c5eadd00;
L_0x55d0c5eae780 .concat8 [ 1 1 1 1], L_0x55d0c5eac590, L_0x55d0c5eace00, L_0x55d0c5ead7a0, L_0x55d0c5eae020;
S_0x55d0c5a511f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a50f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eaa570 .functor XOR 1, L_0x55d0c5eac6a0, L_0x55d0c5eac7d0, C4<0>, C4<0>;
L_0x55d0c5eac180 .functor XOR 1, L_0x55d0c5eaa570, L_0x55d0c5eac900, C4<0>, C4<0>;
L_0x55d0c5eac240 .functor AND 1, L_0x55d0c5eac6a0, L_0x55d0c5eac7d0, C4<1>, C4<1>;
L_0x55d0c5eac350 .functor AND 1, L_0x55d0c5eac6a0, L_0x55d0c5eac900, C4<1>, C4<1>;
L_0x55d0c5eac410 .functor AND 1, L_0x55d0c5eac7d0, L_0x55d0c5eac900, C4<1>, C4<1>;
L_0x55d0c5eac480 .functor OR 1, L_0x55d0c5eac240, L_0x55d0c5eac350, C4<0>, C4<0>;
L_0x55d0c5eac590 .functor OR 1, L_0x55d0c5eac410, L_0x55d0c5eac480, C4<0>, C4<0>;
v0x55d0c5a51490_0 .net "a", 0 0, L_0x55d0c5eac6a0;  1 drivers
v0x55d0c5a51570_0 .net "b", 0 0, L_0x55d0c5eac7d0;  1 drivers
v0x55d0c5a51630_0 .net "ca", 0 0, L_0x55d0c5eac590;  1 drivers
v0x55d0c5a51700_0 .net "cin", 0 0, L_0x55d0c5eac900;  1 drivers
v0x55d0c5a517c0_0 .net "sum", 0 0, L_0x55d0c5eac180;  1 drivers
v0x55d0c5a518d0_0 .net "w1", 0 0, L_0x55d0c5eaa570;  1 drivers
v0x55d0c5a51990_0 .net "w2", 0 0, L_0x55d0c5eac240;  1 drivers
v0x55d0c5a51a50_0 .net "w3", 0 0, L_0x55d0c5eac350;  1 drivers
v0x55d0c5a51b10_0 .net "w4", 0 0, L_0x55d0c5eac410;  1 drivers
v0x55d0c5a51c60_0 .net "w5", 0 0, L_0x55d0c5eac480;  1 drivers
S_0x55d0c5a51dc0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a50f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eaca30 .functor XOR 1, L_0x55d0c5eacf10, L_0x55d0c5ead040, C4<0>, C4<0>;
L_0x55d0c5eacaa0 .functor XOR 1, L_0x55d0c5eaca30, L_0x55d0c5ead170, C4<0>, C4<0>;
L_0x55d0c5eacb10 .functor AND 1, L_0x55d0c5eacf10, L_0x55d0c5ead040, C4<1>, C4<1>;
L_0x55d0c5eacb80 .functor AND 1, L_0x55d0c5eacf10, L_0x55d0c5ead170, C4<1>, C4<1>;
L_0x55d0c5eacc40 .functor AND 1, L_0x55d0c5ead040, L_0x55d0c5ead170, C4<1>, C4<1>;
L_0x55d0c5eaccb0 .functor OR 1, L_0x55d0c5eacb10, L_0x55d0c5eacb80, C4<0>, C4<0>;
L_0x55d0c5eace00 .functor OR 1, L_0x55d0c5eacc40, L_0x55d0c5eaccb0, C4<0>, C4<0>;
v0x55d0c5a51fe0_0 .net "a", 0 0, L_0x55d0c5eacf10;  1 drivers
v0x55d0c5a520a0_0 .net "b", 0 0, L_0x55d0c5ead040;  1 drivers
v0x55d0c5a52160_0 .net "ca", 0 0, L_0x55d0c5eace00;  1 drivers
v0x55d0c5a52230_0 .net "cin", 0 0, L_0x55d0c5ead170;  1 drivers
v0x55d0c5a522f0_0 .net "sum", 0 0, L_0x55d0c5eacaa0;  1 drivers
v0x55d0c5a52400_0 .net "w1", 0 0, L_0x55d0c5eaca30;  1 drivers
v0x55d0c5a524c0_0 .net "w2", 0 0, L_0x55d0c5eacb10;  1 drivers
v0x55d0c5a52580_0 .net "w3", 0 0, L_0x55d0c5eacb80;  1 drivers
v0x55d0c5a52640_0 .net "w4", 0 0, L_0x55d0c5eacc40;  1 drivers
v0x55d0c5a52790_0 .net "w5", 0 0, L_0x55d0c5eaccb0;  1 drivers
S_0x55d0c5a528f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a50f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ead2e0 .functor XOR 1, L_0x55d0c5ead8b0, L_0x55d0c5ead9e0, C4<0>, C4<0>;
L_0x55d0c5ead350 .functor XOR 1, L_0x55d0c5ead2e0, L_0x55d0c5eadb60, C4<0>, C4<0>;
L_0x55d0c5ead410 .functor AND 1, L_0x55d0c5ead8b0, L_0x55d0c5ead9e0, C4<1>, C4<1>;
L_0x55d0c5ead520 .functor AND 1, L_0x55d0c5ead8b0, L_0x55d0c5eadb60, C4<1>, C4<1>;
L_0x55d0c5ead5e0 .functor AND 1, L_0x55d0c5ead9e0, L_0x55d0c5eadb60, C4<1>, C4<1>;
L_0x55d0c5ead650 .functor OR 1, L_0x55d0c5ead410, L_0x55d0c5ead520, C4<0>, C4<0>;
L_0x55d0c5ead7a0 .functor OR 1, L_0x55d0c5ead5e0, L_0x55d0c5ead650, C4<0>, C4<0>;
v0x55d0c5a52b20_0 .net "a", 0 0, L_0x55d0c5ead8b0;  1 drivers
v0x55d0c5a52be0_0 .net "b", 0 0, L_0x55d0c5ead9e0;  1 drivers
v0x55d0c5a52ca0_0 .net "ca", 0 0, L_0x55d0c5ead7a0;  1 drivers
v0x55d0c5a52d70_0 .net "cin", 0 0, L_0x55d0c5eadb60;  1 drivers
v0x55d0c5a52e30_0 .net "sum", 0 0, L_0x55d0c5ead350;  1 drivers
v0x55d0c5a52f40_0 .net "w1", 0 0, L_0x55d0c5ead2e0;  1 drivers
v0x55d0c5a53000_0 .net "w2", 0 0, L_0x55d0c5ead410;  1 drivers
v0x55d0c5a530c0_0 .net "w3", 0 0, L_0x55d0c5ead520;  1 drivers
v0x55d0c5a53180_0 .net "w4", 0 0, L_0x55d0c5ead5e0;  1 drivers
v0x55d0c5a532d0_0 .net "w5", 0 0, L_0x55d0c5ead650;  1 drivers
S_0x55d0c5a53430 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a50f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eadc90 .functor XOR 1, L_0x55d0c5eae130, L_0x55d0c5eae2f0, C4<0>, C4<0>;
L_0x55d0c5eadd00 .functor XOR 1, L_0x55d0c5eadc90, L_0x55d0c5eae4b0, C4<0>, C4<0>;
L_0x55d0c5eadd70 .functor AND 1, L_0x55d0c5eae130, L_0x55d0c5eae2f0, C4<1>, C4<1>;
L_0x55d0c5eadde0 .functor AND 1, L_0x55d0c5eae130, L_0x55d0c5eae4b0, C4<1>, C4<1>;
L_0x55d0c5eadea0 .functor AND 1, L_0x55d0c5eae2f0, L_0x55d0c5eae4b0, C4<1>, C4<1>;
L_0x55d0c5eadf10 .functor OR 1, L_0x55d0c5eadd70, L_0x55d0c5eadde0, C4<0>, C4<0>;
L_0x55d0c5eae020 .functor OR 1, L_0x55d0c5eadea0, L_0x55d0c5eadf10, C4<0>, C4<0>;
v0x55d0c5a53630_0 .net "a", 0 0, L_0x55d0c5eae130;  1 drivers
v0x55d0c5a53710_0 .net "b", 0 0, L_0x55d0c5eae2f0;  1 drivers
v0x55d0c5a537d0_0 .net "ca", 0 0, L_0x55d0c5eae020;  1 drivers
v0x55d0c5a538a0_0 .net "cin", 0 0, L_0x55d0c5eae4b0;  1 drivers
v0x55d0c5a53960_0 .net "sum", 0 0, L_0x55d0c5eadd00;  1 drivers
v0x55d0c5a53a70_0 .net "w1", 0 0, L_0x55d0c5eadc90;  1 drivers
v0x55d0c5a53b30_0 .net "w2", 0 0, L_0x55d0c5eadd70;  1 drivers
v0x55d0c5a53bf0_0 .net "w3", 0 0, L_0x55d0c5eadde0;  1 drivers
v0x55d0c5a53cb0_0 .net "w4", 0 0, L_0x55d0c5eadea0;  1 drivers
v0x55d0c5a53e00_0 .net "w5", 0 0, L_0x55d0c5eadf10;  1 drivers
S_0x55d0c5a54460 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a50cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a57420_0 .net "a", 3 0, L_0x55d0c5eb11d0;  1 drivers
v0x55d0c5a57520_0 .net "b", 3 0, L_0x55d0c5eb12c0;  1 drivers
v0x55d0c5a57600_0 .net "ca", 3 0, L_0x55d0c5eb1060;  1 drivers
v0x55d0c5a576c0_0 .net "cin", 3 0, L_0x55d0c5eb13b0;  1 drivers
v0x55d0c5a577a0_0 .net "sum", 3 0, L_0x55d0c5eb0fc0;  1 drivers
L_0x55d0c5eaefe0 .part L_0x55d0c5eb11d0, 0, 1;
L_0x55d0c5eaf110 .part L_0x55d0c5eb12c0, 0, 1;
L_0x55d0c5eaf240 .part L_0x55d0c5eb13b0, 0, 1;
L_0x55d0c5eaf810 .part L_0x55d0c5eb11d0, 1, 1;
L_0x55d0c5eaf940 .part L_0x55d0c5eb12c0, 1, 1;
L_0x55d0c5eafa70 .part L_0x55d0c5eb13b0, 1, 1;
L_0x55d0c5eb0130 .part L_0x55d0c5eb11d0, 2, 1;
L_0x55d0c5eb0260 .part L_0x55d0c5eb12c0, 2, 1;
L_0x55d0c5eb03e0 .part L_0x55d0c5eb13b0, 2, 1;
L_0x55d0c5eb09b0 .part L_0x55d0c5eb11d0, 3, 1;
L_0x55d0c5eb0bd0 .part L_0x55d0c5eb12c0, 3, 1;
L_0x55d0c5eb0d90 .part L_0x55d0c5eb13b0, 3, 1;
L_0x55d0c5eb0fc0 .concat8 [ 1 1 1 1], L_0x55d0c5eaead0, L_0x55d0c5eaf3e0, L_0x55d0c5eafc10, L_0x55d0c5eb0580;
L_0x55d0c5eb1060 .concat8 [ 1 1 1 1], L_0x55d0c5eaef20, L_0x55d0c5eaf700, L_0x55d0c5eb0020, L_0x55d0c5eb08a0;
S_0x55d0c5a546d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a54460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eae670 .functor XOR 1, L_0x55d0c5eaefe0, L_0x55d0c5eaf110, C4<0>, C4<0>;
L_0x55d0c5eaead0 .functor XOR 1, L_0x55d0c5eae670, L_0x55d0c5eaf240, C4<0>, C4<0>;
L_0x55d0c5eaeb90 .functor AND 1, L_0x55d0c5eaefe0, L_0x55d0c5eaf110, C4<1>, C4<1>;
L_0x55d0c5eaeca0 .functor AND 1, L_0x55d0c5eaefe0, L_0x55d0c5eaf240, C4<1>, C4<1>;
L_0x55d0c5eaed60 .functor AND 1, L_0x55d0c5eaf110, L_0x55d0c5eaf240, C4<1>, C4<1>;
L_0x55d0c5eaedd0 .functor OR 1, L_0x55d0c5eaeb90, L_0x55d0c5eaeca0, C4<0>, C4<0>;
L_0x55d0c5eaef20 .functor OR 1, L_0x55d0c5eaed60, L_0x55d0c5eaedd0, C4<0>, C4<0>;
v0x55d0c5a54950_0 .net "a", 0 0, L_0x55d0c5eaefe0;  1 drivers
v0x55d0c5a54a30_0 .net "b", 0 0, L_0x55d0c5eaf110;  1 drivers
v0x55d0c5a54af0_0 .net "ca", 0 0, L_0x55d0c5eaef20;  1 drivers
v0x55d0c5a54bc0_0 .net "cin", 0 0, L_0x55d0c5eaf240;  1 drivers
v0x55d0c5a54c80_0 .net "sum", 0 0, L_0x55d0c5eaead0;  1 drivers
v0x55d0c5a54d90_0 .net "w1", 0 0, L_0x55d0c5eae670;  1 drivers
v0x55d0c5a54e50_0 .net "w2", 0 0, L_0x55d0c5eaeb90;  1 drivers
v0x55d0c5a54f10_0 .net "w3", 0 0, L_0x55d0c5eaeca0;  1 drivers
v0x55d0c5a54fd0_0 .net "w4", 0 0, L_0x55d0c5eaed60;  1 drivers
v0x55d0c5a55120_0 .net "w5", 0 0, L_0x55d0c5eaedd0;  1 drivers
S_0x55d0c5a55280 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a54460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eaf370 .functor XOR 1, L_0x55d0c5eaf810, L_0x55d0c5eaf940, C4<0>, C4<0>;
L_0x55d0c5eaf3e0 .functor XOR 1, L_0x55d0c5eaf370, L_0x55d0c5eafa70, C4<0>, C4<0>;
L_0x55d0c5eaf450 .functor AND 1, L_0x55d0c5eaf810, L_0x55d0c5eaf940, C4<1>, C4<1>;
L_0x55d0c5eaf4c0 .functor AND 1, L_0x55d0c5eaf810, L_0x55d0c5eafa70, C4<1>, C4<1>;
L_0x55d0c5eaf580 .functor AND 1, L_0x55d0c5eaf940, L_0x55d0c5eafa70, C4<1>, C4<1>;
L_0x55d0c5eaf5f0 .functor OR 1, L_0x55d0c5eaf450, L_0x55d0c5eaf4c0, C4<0>, C4<0>;
L_0x55d0c5eaf700 .functor OR 1, L_0x55d0c5eaf580, L_0x55d0c5eaf5f0, C4<0>, C4<0>;
v0x55d0c5a554a0_0 .net "a", 0 0, L_0x55d0c5eaf810;  1 drivers
v0x55d0c5a55560_0 .net "b", 0 0, L_0x55d0c5eaf940;  1 drivers
v0x55d0c5a55620_0 .net "ca", 0 0, L_0x55d0c5eaf700;  1 drivers
v0x55d0c5a556f0_0 .net "cin", 0 0, L_0x55d0c5eafa70;  1 drivers
v0x55d0c5a557b0_0 .net "sum", 0 0, L_0x55d0c5eaf3e0;  1 drivers
v0x55d0c5a558c0_0 .net "w1", 0 0, L_0x55d0c5eaf370;  1 drivers
v0x55d0c5a55980_0 .net "w2", 0 0, L_0x55d0c5eaf450;  1 drivers
v0x55d0c5a55a40_0 .net "w3", 0 0, L_0x55d0c5eaf4c0;  1 drivers
v0x55d0c5a55b00_0 .net "w4", 0 0, L_0x55d0c5eaf580;  1 drivers
v0x55d0c5a55c50_0 .net "w5", 0 0, L_0x55d0c5eaf5f0;  1 drivers
S_0x55d0c5a55db0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a54460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eafba0 .functor XOR 1, L_0x55d0c5eb0130, L_0x55d0c5eb0260, C4<0>, C4<0>;
L_0x55d0c5eafc10 .functor XOR 1, L_0x55d0c5eafba0, L_0x55d0c5eb03e0, C4<0>, C4<0>;
L_0x55d0c5eafcd0 .functor AND 1, L_0x55d0c5eb0130, L_0x55d0c5eb0260, C4<1>, C4<1>;
L_0x55d0c5eafde0 .functor AND 1, L_0x55d0c5eb0130, L_0x55d0c5eb03e0, C4<1>, C4<1>;
L_0x55d0c5eafea0 .functor AND 1, L_0x55d0c5eb0260, L_0x55d0c5eb03e0, C4<1>, C4<1>;
L_0x55d0c5eaff10 .functor OR 1, L_0x55d0c5eafcd0, L_0x55d0c5eafde0, C4<0>, C4<0>;
L_0x55d0c5eb0020 .functor OR 1, L_0x55d0c5eafea0, L_0x55d0c5eaff10, C4<0>, C4<0>;
v0x55d0c5a55fe0_0 .net "a", 0 0, L_0x55d0c5eb0130;  1 drivers
v0x55d0c5a560a0_0 .net "b", 0 0, L_0x55d0c5eb0260;  1 drivers
v0x55d0c5a56160_0 .net "ca", 0 0, L_0x55d0c5eb0020;  1 drivers
v0x55d0c5a56230_0 .net "cin", 0 0, L_0x55d0c5eb03e0;  1 drivers
v0x55d0c5a562f0_0 .net "sum", 0 0, L_0x55d0c5eafc10;  1 drivers
v0x55d0c5a56400_0 .net "w1", 0 0, L_0x55d0c5eafba0;  1 drivers
v0x55d0c5a564c0_0 .net "w2", 0 0, L_0x55d0c5eafcd0;  1 drivers
v0x55d0c5a56580_0 .net "w3", 0 0, L_0x55d0c5eafde0;  1 drivers
v0x55d0c5a56640_0 .net "w4", 0 0, L_0x55d0c5eafea0;  1 drivers
v0x55d0c5a56790_0 .net "w5", 0 0, L_0x55d0c5eaff10;  1 drivers
S_0x55d0c5a568f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a54460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb0510 .functor XOR 1, L_0x55d0c5eb09b0, L_0x55d0c5eb0bd0, C4<0>, C4<0>;
L_0x55d0c5eb0580 .functor XOR 1, L_0x55d0c5eb0510, L_0x55d0c5eb0d90, C4<0>, C4<0>;
L_0x55d0c5eb05f0 .functor AND 1, L_0x55d0c5eb09b0, L_0x55d0c5eb0bd0, C4<1>, C4<1>;
L_0x55d0c5eb0660 .functor AND 1, L_0x55d0c5eb09b0, L_0x55d0c5eb0d90, C4<1>, C4<1>;
L_0x55d0c5eb0720 .functor AND 1, L_0x55d0c5eb0bd0, L_0x55d0c5eb0d90, C4<1>, C4<1>;
L_0x55d0c5eb0790 .functor OR 1, L_0x55d0c5eb05f0, L_0x55d0c5eb0660, C4<0>, C4<0>;
L_0x55d0c5eb08a0 .functor OR 1, L_0x55d0c5eb0720, L_0x55d0c5eb0790, C4<0>, C4<0>;
v0x55d0c5a56af0_0 .net "a", 0 0, L_0x55d0c5eb09b0;  1 drivers
v0x55d0c5a56bd0_0 .net "b", 0 0, L_0x55d0c5eb0bd0;  1 drivers
v0x55d0c5a56c90_0 .net "ca", 0 0, L_0x55d0c5eb08a0;  1 drivers
v0x55d0c5a56d60_0 .net "cin", 0 0, L_0x55d0c5eb0d90;  1 drivers
v0x55d0c5a56e20_0 .net "sum", 0 0, L_0x55d0c5eb0580;  1 drivers
v0x55d0c5a56f30_0 .net "w1", 0 0, L_0x55d0c5eb0510;  1 drivers
v0x55d0c5a56ff0_0 .net "w2", 0 0, L_0x55d0c5eb05f0;  1 drivers
v0x55d0c5a570b0_0 .net "w3", 0 0, L_0x55d0c5eb0660;  1 drivers
v0x55d0c5a57170_0 .net "w4", 0 0, L_0x55d0c5eb0720;  1 drivers
v0x55d0c5a572c0_0 .net "w5", 0 0, L_0x55d0c5eb0790;  1 drivers
S_0x55d0c5a57e70 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5a50a10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a5ea90_0 .net "a", 7 0, L_0x55d0c5eb6e30;  1 drivers
v0x55d0c5a5eb90_0 .net "b", 7 0, L_0x55d0c5eb6f20;  1 drivers
v0x55d0c5a5ec70_0 .net "ca", 7 0, L_0x55d0c5eb6ca0;  1 drivers
v0x55d0c5a5ed30_0 .net "cin", 7 0, L_0x55d0c5eb7010;  1 drivers
v0x55d0c5a5ee10_0 .net "sum", 7 0, L_0x55d0c5eb6b60;  1 drivers
L_0x55d0c5eb4000 .part L_0x55d0c5eb6e30, 0, 4;
L_0x55d0c5eb40a0 .part L_0x55d0c5eb6f20, 0, 4;
L_0x55d0c5eb4140 .part L_0x55d0c5eb7010, 0, 4;
L_0x55d0c5eb6890 .part L_0x55d0c5eb6e30, 4, 4;
L_0x55d0c5eb6980 .part L_0x55d0c5eb6f20, 4, 4;
L_0x55d0c5eb6a70 .part L_0x55d0c5eb7010, 4, 4;
L_0x55d0c5eb6b60 .concat8 [ 4 4 0 0], L_0x55d0c5eb3df0, L_0x55d0c5eb6680;
L_0x55d0c5eb6ca0 .concat8 [ 4 4 0 0], L_0x55d0c5eb3e90, L_0x55d0c5eb6720;
S_0x55d0c5a580e0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a57e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a5b0d0_0 .net "a", 3 0, L_0x55d0c5eb4000;  1 drivers
v0x55d0c5a5b1d0_0 .net "b", 3 0, L_0x55d0c5eb40a0;  1 drivers
v0x55d0c5a5b2b0_0 .net "ca", 3 0, L_0x55d0c5eb3e90;  1 drivers
v0x55d0c5a5b370_0 .net "cin", 3 0, L_0x55d0c5eb4140;  1 drivers
v0x55d0c5a5b450_0 .net "sum", 3 0, L_0x55d0c5eb3df0;  1 drivers
L_0x55d0c5eb1e70 .part L_0x55d0c5eb4000, 0, 1;
L_0x55d0c5eb1fa0 .part L_0x55d0c5eb40a0, 0, 1;
L_0x55d0c5eb20d0 .part L_0x55d0c5eb4140, 0, 1;
L_0x55d0c5eb26a0 .part L_0x55d0c5eb4000, 1, 1;
L_0x55d0c5eb27d0 .part L_0x55d0c5eb40a0, 1, 1;
L_0x55d0c5eb2900 .part L_0x55d0c5eb4140, 1, 1;
L_0x55d0c5eb2fc0 .part L_0x55d0c5eb4000, 2, 1;
L_0x55d0c5eb30f0 .part L_0x55d0c5eb40a0, 2, 1;
L_0x55d0c5eb3270 .part L_0x55d0c5eb4140, 2, 1;
L_0x55d0c5eb3840 .part L_0x55d0c5eb4000, 3, 1;
L_0x55d0c5eb3a00 .part L_0x55d0c5eb40a0, 3, 1;
L_0x55d0c5eb3bc0 .part L_0x55d0c5eb4140, 3, 1;
L_0x55d0c5eb3df0 .concat8 [ 1 1 1 1], L_0x55d0c5eb1950, L_0x55d0c5eb2270, L_0x55d0c5eb2aa0, L_0x55d0c5eb3410;
L_0x55d0c5eb3e90 .concat8 [ 1 1 1 1], L_0x55d0c5eb1d60, L_0x55d0c5eb2590, L_0x55d0c5eb2eb0, L_0x55d0c5eb3730;
S_0x55d0c5a58360 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a580e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb0f50 .functor XOR 1, L_0x55d0c5eb1e70, L_0x55d0c5eb1fa0, C4<0>, C4<0>;
L_0x55d0c5eb1950 .functor XOR 1, L_0x55d0c5eb0f50, L_0x55d0c5eb20d0, C4<0>, C4<0>;
L_0x55d0c5eb1a10 .functor AND 1, L_0x55d0c5eb1e70, L_0x55d0c5eb1fa0, C4<1>, C4<1>;
L_0x55d0c5eb1b20 .functor AND 1, L_0x55d0c5eb1e70, L_0x55d0c5eb20d0, C4<1>, C4<1>;
L_0x55d0c5eb1be0 .functor AND 1, L_0x55d0c5eb1fa0, L_0x55d0c5eb20d0, C4<1>, C4<1>;
L_0x55d0c5eb1c50 .functor OR 1, L_0x55d0c5eb1a10, L_0x55d0c5eb1b20, C4<0>, C4<0>;
L_0x55d0c5eb1d60 .functor OR 1, L_0x55d0c5eb1be0, L_0x55d0c5eb1c50, C4<0>, C4<0>;
v0x55d0c5a58600_0 .net "a", 0 0, L_0x55d0c5eb1e70;  1 drivers
v0x55d0c5a586e0_0 .net "b", 0 0, L_0x55d0c5eb1fa0;  1 drivers
v0x55d0c5a587a0_0 .net "ca", 0 0, L_0x55d0c5eb1d60;  1 drivers
v0x55d0c5a58870_0 .net "cin", 0 0, L_0x55d0c5eb20d0;  1 drivers
v0x55d0c5a58930_0 .net "sum", 0 0, L_0x55d0c5eb1950;  1 drivers
v0x55d0c5a58a40_0 .net "w1", 0 0, L_0x55d0c5eb0f50;  1 drivers
v0x55d0c5a58b00_0 .net "w2", 0 0, L_0x55d0c5eb1a10;  1 drivers
v0x55d0c5a58bc0_0 .net "w3", 0 0, L_0x55d0c5eb1b20;  1 drivers
v0x55d0c5a58c80_0 .net "w4", 0 0, L_0x55d0c5eb1be0;  1 drivers
v0x55d0c5a58dd0_0 .net "w5", 0 0, L_0x55d0c5eb1c50;  1 drivers
S_0x55d0c5a58f30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a580e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb2200 .functor XOR 1, L_0x55d0c5eb26a0, L_0x55d0c5eb27d0, C4<0>, C4<0>;
L_0x55d0c5eb2270 .functor XOR 1, L_0x55d0c5eb2200, L_0x55d0c5eb2900, C4<0>, C4<0>;
L_0x55d0c5eb22e0 .functor AND 1, L_0x55d0c5eb26a0, L_0x55d0c5eb27d0, C4<1>, C4<1>;
L_0x55d0c5eb2350 .functor AND 1, L_0x55d0c5eb26a0, L_0x55d0c5eb2900, C4<1>, C4<1>;
L_0x55d0c5eb2410 .functor AND 1, L_0x55d0c5eb27d0, L_0x55d0c5eb2900, C4<1>, C4<1>;
L_0x55d0c5eb2480 .functor OR 1, L_0x55d0c5eb22e0, L_0x55d0c5eb2350, C4<0>, C4<0>;
L_0x55d0c5eb2590 .functor OR 1, L_0x55d0c5eb2410, L_0x55d0c5eb2480, C4<0>, C4<0>;
v0x55d0c5a59150_0 .net "a", 0 0, L_0x55d0c5eb26a0;  1 drivers
v0x55d0c5a59210_0 .net "b", 0 0, L_0x55d0c5eb27d0;  1 drivers
v0x55d0c5a592d0_0 .net "ca", 0 0, L_0x55d0c5eb2590;  1 drivers
v0x55d0c5a593a0_0 .net "cin", 0 0, L_0x55d0c5eb2900;  1 drivers
v0x55d0c5a59460_0 .net "sum", 0 0, L_0x55d0c5eb2270;  1 drivers
v0x55d0c5a59570_0 .net "w1", 0 0, L_0x55d0c5eb2200;  1 drivers
v0x55d0c5a59630_0 .net "w2", 0 0, L_0x55d0c5eb22e0;  1 drivers
v0x55d0c5a596f0_0 .net "w3", 0 0, L_0x55d0c5eb2350;  1 drivers
v0x55d0c5a597b0_0 .net "w4", 0 0, L_0x55d0c5eb2410;  1 drivers
v0x55d0c5a59900_0 .net "w5", 0 0, L_0x55d0c5eb2480;  1 drivers
S_0x55d0c5a59a60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a580e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb2a30 .functor XOR 1, L_0x55d0c5eb2fc0, L_0x55d0c5eb30f0, C4<0>, C4<0>;
L_0x55d0c5eb2aa0 .functor XOR 1, L_0x55d0c5eb2a30, L_0x55d0c5eb3270, C4<0>, C4<0>;
L_0x55d0c5eb2b60 .functor AND 1, L_0x55d0c5eb2fc0, L_0x55d0c5eb30f0, C4<1>, C4<1>;
L_0x55d0c5eb2c70 .functor AND 1, L_0x55d0c5eb2fc0, L_0x55d0c5eb3270, C4<1>, C4<1>;
L_0x55d0c5eb2d30 .functor AND 1, L_0x55d0c5eb30f0, L_0x55d0c5eb3270, C4<1>, C4<1>;
L_0x55d0c5eb2da0 .functor OR 1, L_0x55d0c5eb2b60, L_0x55d0c5eb2c70, C4<0>, C4<0>;
L_0x55d0c5eb2eb0 .functor OR 1, L_0x55d0c5eb2d30, L_0x55d0c5eb2da0, C4<0>, C4<0>;
v0x55d0c5a59c90_0 .net "a", 0 0, L_0x55d0c5eb2fc0;  1 drivers
v0x55d0c5a59d50_0 .net "b", 0 0, L_0x55d0c5eb30f0;  1 drivers
v0x55d0c5a59e10_0 .net "ca", 0 0, L_0x55d0c5eb2eb0;  1 drivers
v0x55d0c5a59ee0_0 .net "cin", 0 0, L_0x55d0c5eb3270;  1 drivers
v0x55d0c5a59fa0_0 .net "sum", 0 0, L_0x55d0c5eb2aa0;  1 drivers
v0x55d0c5a5a0b0_0 .net "w1", 0 0, L_0x55d0c5eb2a30;  1 drivers
v0x55d0c5a5a170_0 .net "w2", 0 0, L_0x55d0c5eb2b60;  1 drivers
v0x55d0c5a5a230_0 .net "w3", 0 0, L_0x55d0c5eb2c70;  1 drivers
v0x55d0c5a5a2f0_0 .net "w4", 0 0, L_0x55d0c5eb2d30;  1 drivers
v0x55d0c5a5a440_0 .net "w5", 0 0, L_0x55d0c5eb2da0;  1 drivers
S_0x55d0c5a5a5a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a580e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb33a0 .functor XOR 1, L_0x55d0c5eb3840, L_0x55d0c5eb3a00, C4<0>, C4<0>;
L_0x55d0c5eb3410 .functor XOR 1, L_0x55d0c5eb33a0, L_0x55d0c5eb3bc0, C4<0>, C4<0>;
L_0x55d0c5eb3480 .functor AND 1, L_0x55d0c5eb3840, L_0x55d0c5eb3a00, C4<1>, C4<1>;
L_0x55d0c5eb34f0 .functor AND 1, L_0x55d0c5eb3840, L_0x55d0c5eb3bc0, C4<1>, C4<1>;
L_0x55d0c5eb35b0 .functor AND 1, L_0x55d0c5eb3a00, L_0x55d0c5eb3bc0, C4<1>, C4<1>;
L_0x55d0c5eb3620 .functor OR 1, L_0x55d0c5eb3480, L_0x55d0c5eb34f0, C4<0>, C4<0>;
L_0x55d0c5eb3730 .functor OR 1, L_0x55d0c5eb35b0, L_0x55d0c5eb3620, C4<0>, C4<0>;
v0x55d0c5a5a7a0_0 .net "a", 0 0, L_0x55d0c5eb3840;  1 drivers
v0x55d0c5a5a880_0 .net "b", 0 0, L_0x55d0c5eb3a00;  1 drivers
v0x55d0c5a5a940_0 .net "ca", 0 0, L_0x55d0c5eb3730;  1 drivers
v0x55d0c5a5aa10_0 .net "cin", 0 0, L_0x55d0c5eb3bc0;  1 drivers
v0x55d0c5a5aad0_0 .net "sum", 0 0, L_0x55d0c5eb3410;  1 drivers
v0x55d0c5a5abe0_0 .net "w1", 0 0, L_0x55d0c5eb33a0;  1 drivers
v0x55d0c5a5aca0_0 .net "w2", 0 0, L_0x55d0c5eb3480;  1 drivers
v0x55d0c5a5ad60_0 .net "w3", 0 0, L_0x55d0c5eb34f0;  1 drivers
v0x55d0c5a5ae20_0 .net "w4", 0 0, L_0x55d0c5eb35b0;  1 drivers
v0x55d0c5a5af70_0 .net "w5", 0 0, L_0x55d0c5eb3620;  1 drivers
S_0x55d0c5a5b5d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a57e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a5e590_0 .net "a", 3 0, L_0x55d0c5eb6890;  1 drivers
v0x55d0c5a5e690_0 .net "b", 3 0, L_0x55d0c5eb6980;  1 drivers
v0x55d0c5a5e770_0 .net "ca", 3 0, L_0x55d0c5eb6720;  1 drivers
v0x55d0c5a5e830_0 .net "cin", 3 0, L_0x55d0c5eb6a70;  1 drivers
v0x55d0c5a5e910_0 .net "sum", 3 0, L_0x55d0c5eb6680;  1 drivers
L_0x55d0c5eb4700 .part L_0x55d0c5eb6890, 0, 1;
L_0x55d0c5eb4830 .part L_0x55d0c5eb6980, 0, 1;
L_0x55d0c5eb4960 .part L_0x55d0c5eb6a70, 0, 1;
L_0x55d0c5eb4f30 .part L_0x55d0c5eb6890, 1, 1;
L_0x55d0c5eb5060 .part L_0x55d0c5eb6980, 1, 1;
L_0x55d0c5eb5190 .part L_0x55d0c5eb6a70, 1, 1;
L_0x55d0c5eb5850 .part L_0x55d0c5eb6890, 2, 1;
L_0x55d0c5eb5980 .part L_0x55d0c5eb6980, 2, 1;
L_0x55d0c5eb5b00 .part L_0x55d0c5eb6a70, 2, 1;
L_0x55d0c5eb60d0 .part L_0x55d0c5eb6890, 3, 1;
L_0x55d0c5eb6290 .part L_0x55d0c5eb6980, 3, 1;
L_0x55d0c5eb6450 .part L_0x55d0c5eb6a70, 3, 1;
L_0x55d0c5eb6680 .concat8 [ 1 1 1 1], L_0x55d0c5eb41e0, L_0x55d0c5eb4b00, L_0x55d0c5eb5330, L_0x55d0c5eb5ca0;
L_0x55d0c5eb6720 .concat8 [ 1 1 1 1], L_0x55d0c5eb45f0, L_0x55d0c5eb4e20, L_0x55d0c5eb5740, L_0x55d0c5eb5fc0;
S_0x55d0c5a5b840 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a5b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb3d80 .functor XOR 1, L_0x55d0c5eb4700, L_0x55d0c5eb4830, C4<0>, C4<0>;
L_0x55d0c5eb41e0 .functor XOR 1, L_0x55d0c5eb3d80, L_0x55d0c5eb4960, C4<0>, C4<0>;
L_0x55d0c5eb42a0 .functor AND 1, L_0x55d0c5eb4700, L_0x55d0c5eb4830, C4<1>, C4<1>;
L_0x55d0c5eb43b0 .functor AND 1, L_0x55d0c5eb4700, L_0x55d0c5eb4960, C4<1>, C4<1>;
L_0x55d0c5eb4470 .functor AND 1, L_0x55d0c5eb4830, L_0x55d0c5eb4960, C4<1>, C4<1>;
L_0x55d0c5eb44e0 .functor OR 1, L_0x55d0c5eb42a0, L_0x55d0c5eb43b0, C4<0>, C4<0>;
L_0x55d0c5eb45f0 .functor OR 1, L_0x55d0c5eb4470, L_0x55d0c5eb44e0, C4<0>, C4<0>;
v0x55d0c5a5bac0_0 .net "a", 0 0, L_0x55d0c5eb4700;  1 drivers
v0x55d0c5a5bba0_0 .net "b", 0 0, L_0x55d0c5eb4830;  1 drivers
v0x55d0c5a5bc60_0 .net "ca", 0 0, L_0x55d0c5eb45f0;  1 drivers
v0x55d0c5a5bd30_0 .net "cin", 0 0, L_0x55d0c5eb4960;  1 drivers
v0x55d0c5a5bdf0_0 .net "sum", 0 0, L_0x55d0c5eb41e0;  1 drivers
v0x55d0c5a5bf00_0 .net "w1", 0 0, L_0x55d0c5eb3d80;  1 drivers
v0x55d0c5a5bfc0_0 .net "w2", 0 0, L_0x55d0c5eb42a0;  1 drivers
v0x55d0c5a5c080_0 .net "w3", 0 0, L_0x55d0c5eb43b0;  1 drivers
v0x55d0c5a5c140_0 .net "w4", 0 0, L_0x55d0c5eb4470;  1 drivers
v0x55d0c5a5c290_0 .net "w5", 0 0, L_0x55d0c5eb44e0;  1 drivers
S_0x55d0c5a5c3f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a5b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb4a90 .functor XOR 1, L_0x55d0c5eb4f30, L_0x55d0c5eb5060, C4<0>, C4<0>;
L_0x55d0c5eb4b00 .functor XOR 1, L_0x55d0c5eb4a90, L_0x55d0c5eb5190, C4<0>, C4<0>;
L_0x55d0c5eb4b70 .functor AND 1, L_0x55d0c5eb4f30, L_0x55d0c5eb5060, C4<1>, C4<1>;
L_0x55d0c5eb4be0 .functor AND 1, L_0x55d0c5eb4f30, L_0x55d0c5eb5190, C4<1>, C4<1>;
L_0x55d0c5eb4ca0 .functor AND 1, L_0x55d0c5eb5060, L_0x55d0c5eb5190, C4<1>, C4<1>;
L_0x55d0c5eb4d10 .functor OR 1, L_0x55d0c5eb4b70, L_0x55d0c5eb4be0, C4<0>, C4<0>;
L_0x55d0c5eb4e20 .functor OR 1, L_0x55d0c5eb4ca0, L_0x55d0c5eb4d10, C4<0>, C4<0>;
v0x55d0c5a5c610_0 .net "a", 0 0, L_0x55d0c5eb4f30;  1 drivers
v0x55d0c5a5c6d0_0 .net "b", 0 0, L_0x55d0c5eb5060;  1 drivers
v0x55d0c5a5c790_0 .net "ca", 0 0, L_0x55d0c5eb4e20;  1 drivers
v0x55d0c5a5c860_0 .net "cin", 0 0, L_0x55d0c5eb5190;  1 drivers
v0x55d0c5a5c920_0 .net "sum", 0 0, L_0x55d0c5eb4b00;  1 drivers
v0x55d0c5a5ca30_0 .net "w1", 0 0, L_0x55d0c5eb4a90;  1 drivers
v0x55d0c5a5caf0_0 .net "w2", 0 0, L_0x55d0c5eb4b70;  1 drivers
v0x55d0c5a5cbb0_0 .net "w3", 0 0, L_0x55d0c5eb4be0;  1 drivers
v0x55d0c5a5cc70_0 .net "w4", 0 0, L_0x55d0c5eb4ca0;  1 drivers
v0x55d0c5a5cdc0_0 .net "w5", 0 0, L_0x55d0c5eb4d10;  1 drivers
S_0x55d0c5a5cf20 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a5b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb52c0 .functor XOR 1, L_0x55d0c5eb5850, L_0x55d0c5eb5980, C4<0>, C4<0>;
L_0x55d0c5eb5330 .functor XOR 1, L_0x55d0c5eb52c0, L_0x55d0c5eb5b00, C4<0>, C4<0>;
L_0x55d0c5eb53f0 .functor AND 1, L_0x55d0c5eb5850, L_0x55d0c5eb5980, C4<1>, C4<1>;
L_0x55d0c5eb5500 .functor AND 1, L_0x55d0c5eb5850, L_0x55d0c5eb5b00, C4<1>, C4<1>;
L_0x55d0c5eb55c0 .functor AND 1, L_0x55d0c5eb5980, L_0x55d0c5eb5b00, C4<1>, C4<1>;
L_0x55d0c5eb5630 .functor OR 1, L_0x55d0c5eb53f0, L_0x55d0c5eb5500, C4<0>, C4<0>;
L_0x55d0c5eb5740 .functor OR 1, L_0x55d0c5eb55c0, L_0x55d0c5eb5630, C4<0>, C4<0>;
v0x55d0c5a5d150_0 .net "a", 0 0, L_0x55d0c5eb5850;  1 drivers
v0x55d0c5a5d210_0 .net "b", 0 0, L_0x55d0c5eb5980;  1 drivers
v0x55d0c5a5d2d0_0 .net "ca", 0 0, L_0x55d0c5eb5740;  1 drivers
v0x55d0c5a5d3a0_0 .net "cin", 0 0, L_0x55d0c5eb5b00;  1 drivers
v0x55d0c5a5d460_0 .net "sum", 0 0, L_0x55d0c5eb5330;  1 drivers
v0x55d0c5a5d570_0 .net "w1", 0 0, L_0x55d0c5eb52c0;  1 drivers
v0x55d0c5a5d630_0 .net "w2", 0 0, L_0x55d0c5eb53f0;  1 drivers
v0x55d0c5a5d6f0_0 .net "w3", 0 0, L_0x55d0c5eb5500;  1 drivers
v0x55d0c5a5d7b0_0 .net "w4", 0 0, L_0x55d0c5eb55c0;  1 drivers
v0x55d0c5a5d900_0 .net "w5", 0 0, L_0x55d0c5eb5630;  1 drivers
S_0x55d0c5a5da60 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a5b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb5c30 .functor XOR 1, L_0x55d0c5eb60d0, L_0x55d0c5eb6290, C4<0>, C4<0>;
L_0x55d0c5eb5ca0 .functor XOR 1, L_0x55d0c5eb5c30, L_0x55d0c5eb6450, C4<0>, C4<0>;
L_0x55d0c5eb5d10 .functor AND 1, L_0x55d0c5eb60d0, L_0x55d0c5eb6290, C4<1>, C4<1>;
L_0x55d0c5eb5d80 .functor AND 1, L_0x55d0c5eb60d0, L_0x55d0c5eb6450, C4<1>, C4<1>;
L_0x55d0c5eb5e40 .functor AND 1, L_0x55d0c5eb6290, L_0x55d0c5eb6450, C4<1>, C4<1>;
L_0x55d0c5eb5eb0 .functor OR 1, L_0x55d0c5eb5d10, L_0x55d0c5eb5d80, C4<0>, C4<0>;
L_0x55d0c5eb5fc0 .functor OR 1, L_0x55d0c5eb5e40, L_0x55d0c5eb5eb0, C4<0>, C4<0>;
v0x55d0c5a5dc60_0 .net "a", 0 0, L_0x55d0c5eb60d0;  1 drivers
v0x55d0c5a5dd40_0 .net "b", 0 0, L_0x55d0c5eb6290;  1 drivers
v0x55d0c5a5de00_0 .net "ca", 0 0, L_0x55d0c5eb5fc0;  1 drivers
v0x55d0c5a5ded0_0 .net "cin", 0 0, L_0x55d0c5eb6450;  1 drivers
v0x55d0c5a5df90_0 .net "sum", 0 0, L_0x55d0c5eb5ca0;  1 drivers
v0x55d0c5a5e0a0_0 .net "w1", 0 0, L_0x55d0c5eb5c30;  1 drivers
v0x55d0c5a5e160_0 .net "w2", 0 0, L_0x55d0c5eb5d10;  1 drivers
v0x55d0c5a5e220_0 .net "w3", 0 0, L_0x55d0c5eb5d80;  1 drivers
v0x55d0c5a5e2e0_0 .net "w4", 0 0, L_0x55d0c5eb5e40;  1 drivers
v0x55d0c5a5e430_0 .net "w5", 0 0, L_0x55d0c5eb5eb0;  1 drivers
S_0x55d0c5a5f530 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5a50790;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5a6dab0_0 .net "a", 15 0, L_0x55d0c5ec2830;  1 drivers
v0x55d0c5a6dbb0_0 .net "b", 15 0, L_0x55d0c5ec2920;  1 drivers
v0x55d0c5a6dc90_0 .net "ca", 15 0, L_0x55d0c5ec26a0;  1 drivers
v0x55d0c5a6dd50_0 .net "cin", 15 0, L_0x55d0c5ec2a10;  1 drivers
v0x55d0c5a6de30_0 .net "sum", 15 0, L_0x55d0c5ec2560;  1 drivers
L_0x55d0c5ebca90 .part L_0x55d0c5ec2830, 0, 8;
L_0x55d0c5ebcb30 .part L_0x55d0c5ec2920, 0, 8;
L_0x55d0c5ebcbd0 .part L_0x55d0c5ec2a10, 0, 8;
L_0x55d0c5ec2290 .part L_0x55d0c5ec2830, 8, 8;
L_0x55d0c5ec2380 .part L_0x55d0c5ec2920, 8, 8;
L_0x55d0c5ec2470 .part L_0x55d0c5ec2a10, 8, 8;
L_0x55d0c5ec2560 .concat8 [ 8 8 0 0], L_0x55d0c5ebc7c0, L_0x55d0c5ec1fc0;
L_0x55d0c5ec26a0 .concat8 [ 8 8 0 0], L_0x55d0c5ebc900, L_0x55d0c5ec2100;
S_0x55d0c5a5f7a0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5a5f530;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a663f0_0 .net "a", 7 0, L_0x55d0c5ebca90;  1 drivers
v0x55d0c5a664f0_0 .net "b", 7 0, L_0x55d0c5ebcb30;  1 drivers
v0x55d0c5a665d0_0 .net "ca", 7 0, L_0x55d0c5ebc900;  1 drivers
v0x55d0c5a66690_0 .net "cin", 7 0, L_0x55d0c5ebcbd0;  1 drivers
v0x55d0c5a66770_0 .net "sum", 7 0, L_0x55d0c5ebc7c0;  1 drivers
L_0x55d0c5eb9c60 .part L_0x55d0c5ebca90, 0, 4;
L_0x55d0c5eb9d00 .part L_0x55d0c5ebcb30, 0, 4;
L_0x55d0c5eb9da0 .part L_0x55d0c5ebcbd0, 0, 4;
L_0x55d0c5ebc4f0 .part L_0x55d0c5ebca90, 4, 4;
L_0x55d0c5ebc5e0 .part L_0x55d0c5ebcb30, 4, 4;
L_0x55d0c5ebc6d0 .part L_0x55d0c5ebcbd0, 4, 4;
L_0x55d0c5ebc7c0 .concat8 [ 4 4 0 0], L_0x55d0c5eb9a50, L_0x55d0c5ebc2e0;
L_0x55d0c5ebc900 .concat8 [ 4 4 0 0], L_0x55d0c5eb9af0, L_0x55d0c5ebc380;
S_0x55d0c5a5fa20 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a5f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a62a30_0 .net "a", 3 0, L_0x55d0c5eb9c60;  1 drivers
v0x55d0c5a62b30_0 .net "b", 3 0, L_0x55d0c5eb9d00;  1 drivers
v0x55d0c5a62c10_0 .net "ca", 3 0, L_0x55d0c5eb9af0;  1 drivers
v0x55d0c5a62cd0_0 .net "cin", 3 0, L_0x55d0c5eb9da0;  1 drivers
v0x55d0c5a62db0_0 .net "sum", 3 0, L_0x55d0c5eb9a50;  1 drivers
L_0x55d0c5eb7ad0 .part L_0x55d0c5eb9c60, 0, 1;
L_0x55d0c5eb7c00 .part L_0x55d0c5eb9d00, 0, 1;
L_0x55d0c5eb7d30 .part L_0x55d0c5eb9da0, 0, 1;
L_0x55d0c5eb8300 .part L_0x55d0c5eb9c60, 1, 1;
L_0x55d0c5eb8430 .part L_0x55d0c5eb9d00, 1, 1;
L_0x55d0c5eb8560 .part L_0x55d0c5eb9da0, 1, 1;
L_0x55d0c5eb8c20 .part L_0x55d0c5eb9c60, 2, 1;
L_0x55d0c5eb8d50 .part L_0x55d0c5eb9d00, 2, 1;
L_0x55d0c5eb8ed0 .part L_0x55d0c5eb9da0, 2, 1;
L_0x55d0c5eb94a0 .part L_0x55d0c5eb9c60, 3, 1;
L_0x55d0c5eb9660 .part L_0x55d0c5eb9d00, 3, 1;
L_0x55d0c5eb9820 .part L_0x55d0c5eb9da0, 3, 1;
L_0x55d0c5eb9a50 .concat8 [ 1 1 1 1], L_0x55d0c5eb75b0, L_0x55d0c5eb7ed0, L_0x55d0c5eb8700, L_0x55d0c5eb9070;
L_0x55d0c5eb9af0 .concat8 [ 1 1 1 1], L_0x55d0c5eb79c0, L_0x55d0c5eb81f0, L_0x55d0c5eb8b10, L_0x55d0c5eb9390;
S_0x55d0c5a5fcc0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a5fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb6610 .functor XOR 1, L_0x55d0c5eb7ad0, L_0x55d0c5eb7c00, C4<0>, C4<0>;
L_0x55d0c5eb75b0 .functor XOR 1, L_0x55d0c5eb6610, L_0x55d0c5eb7d30, C4<0>, C4<0>;
L_0x55d0c5eb7670 .functor AND 1, L_0x55d0c5eb7ad0, L_0x55d0c5eb7c00, C4<1>, C4<1>;
L_0x55d0c5eb7780 .functor AND 1, L_0x55d0c5eb7ad0, L_0x55d0c5eb7d30, C4<1>, C4<1>;
L_0x55d0c5eb7840 .functor AND 1, L_0x55d0c5eb7c00, L_0x55d0c5eb7d30, C4<1>, C4<1>;
L_0x55d0c5eb78b0 .functor OR 1, L_0x55d0c5eb7670, L_0x55d0c5eb7780, C4<0>, C4<0>;
L_0x55d0c5eb79c0 .functor OR 1, L_0x55d0c5eb7840, L_0x55d0c5eb78b0, C4<0>, C4<0>;
v0x55d0c5a5ff60_0 .net "a", 0 0, L_0x55d0c5eb7ad0;  1 drivers
v0x55d0c5a60040_0 .net "b", 0 0, L_0x55d0c5eb7c00;  1 drivers
v0x55d0c5a60100_0 .net "ca", 0 0, L_0x55d0c5eb79c0;  1 drivers
v0x55d0c5a601d0_0 .net "cin", 0 0, L_0x55d0c5eb7d30;  1 drivers
v0x55d0c5a60290_0 .net "sum", 0 0, L_0x55d0c5eb75b0;  1 drivers
v0x55d0c5a603a0_0 .net "w1", 0 0, L_0x55d0c5eb6610;  1 drivers
v0x55d0c5a60460_0 .net "w2", 0 0, L_0x55d0c5eb7670;  1 drivers
v0x55d0c5a60520_0 .net "w3", 0 0, L_0x55d0c5eb7780;  1 drivers
v0x55d0c5a605e0_0 .net "w4", 0 0, L_0x55d0c5eb7840;  1 drivers
v0x55d0c5a60730_0 .net "w5", 0 0, L_0x55d0c5eb78b0;  1 drivers
S_0x55d0c5a60890 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a5fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb7e60 .functor XOR 1, L_0x55d0c5eb8300, L_0x55d0c5eb8430, C4<0>, C4<0>;
L_0x55d0c5eb7ed0 .functor XOR 1, L_0x55d0c5eb7e60, L_0x55d0c5eb8560, C4<0>, C4<0>;
L_0x55d0c5eb7f40 .functor AND 1, L_0x55d0c5eb8300, L_0x55d0c5eb8430, C4<1>, C4<1>;
L_0x55d0c5eb7fb0 .functor AND 1, L_0x55d0c5eb8300, L_0x55d0c5eb8560, C4<1>, C4<1>;
L_0x55d0c5eb8070 .functor AND 1, L_0x55d0c5eb8430, L_0x55d0c5eb8560, C4<1>, C4<1>;
L_0x55d0c5eb80e0 .functor OR 1, L_0x55d0c5eb7f40, L_0x55d0c5eb7fb0, C4<0>, C4<0>;
L_0x55d0c5eb81f0 .functor OR 1, L_0x55d0c5eb8070, L_0x55d0c5eb80e0, C4<0>, C4<0>;
v0x55d0c5a60ab0_0 .net "a", 0 0, L_0x55d0c5eb8300;  1 drivers
v0x55d0c5a60b70_0 .net "b", 0 0, L_0x55d0c5eb8430;  1 drivers
v0x55d0c5a60c30_0 .net "ca", 0 0, L_0x55d0c5eb81f0;  1 drivers
v0x55d0c5a60d00_0 .net "cin", 0 0, L_0x55d0c5eb8560;  1 drivers
v0x55d0c5a60dc0_0 .net "sum", 0 0, L_0x55d0c5eb7ed0;  1 drivers
v0x55d0c5a60ed0_0 .net "w1", 0 0, L_0x55d0c5eb7e60;  1 drivers
v0x55d0c5a60f90_0 .net "w2", 0 0, L_0x55d0c5eb7f40;  1 drivers
v0x55d0c5a61050_0 .net "w3", 0 0, L_0x55d0c5eb7fb0;  1 drivers
v0x55d0c5a61110_0 .net "w4", 0 0, L_0x55d0c5eb8070;  1 drivers
v0x55d0c5a61260_0 .net "w5", 0 0, L_0x55d0c5eb80e0;  1 drivers
S_0x55d0c5a613c0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a5fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb8690 .functor XOR 1, L_0x55d0c5eb8c20, L_0x55d0c5eb8d50, C4<0>, C4<0>;
L_0x55d0c5eb8700 .functor XOR 1, L_0x55d0c5eb8690, L_0x55d0c5eb8ed0, C4<0>, C4<0>;
L_0x55d0c5eb87c0 .functor AND 1, L_0x55d0c5eb8c20, L_0x55d0c5eb8d50, C4<1>, C4<1>;
L_0x55d0c5eb88d0 .functor AND 1, L_0x55d0c5eb8c20, L_0x55d0c5eb8ed0, C4<1>, C4<1>;
L_0x55d0c5eb8990 .functor AND 1, L_0x55d0c5eb8d50, L_0x55d0c5eb8ed0, C4<1>, C4<1>;
L_0x55d0c5eb8a00 .functor OR 1, L_0x55d0c5eb87c0, L_0x55d0c5eb88d0, C4<0>, C4<0>;
L_0x55d0c5eb8b10 .functor OR 1, L_0x55d0c5eb8990, L_0x55d0c5eb8a00, C4<0>, C4<0>;
v0x55d0c5a615f0_0 .net "a", 0 0, L_0x55d0c5eb8c20;  1 drivers
v0x55d0c5a616b0_0 .net "b", 0 0, L_0x55d0c5eb8d50;  1 drivers
v0x55d0c5a61770_0 .net "ca", 0 0, L_0x55d0c5eb8b10;  1 drivers
v0x55d0c5a61840_0 .net "cin", 0 0, L_0x55d0c5eb8ed0;  1 drivers
v0x55d0c5a61900_0 .net "sum", 0 0, L_0x55d0c5eb8700;  1 drivers
v0x55d0c5a61a10_0 .net "w1", 0 0, L_0x55d0c5eb8690;  1 drivers
v0x55d0c5a61ad0_0 .net "w2", 0 0, L_0x55d0c5eb87c0;  1 drivers
v0x55d0c5a61b90_0 .net "w3", 0 0, L_0x55d0c5eb88d0;  1 drivers
v0x55d0c5a61c50_0 .net "w4", 0 0, L_0x55d0c5eb8990;  1 drivers
v0x55d0c5a61da0_0 .net "w5", 0 0, L_0x55d0c5eb8a00;  1 drivers
S_0x55d0c5a61f00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a5fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb9000 .functor XOR 1, L_0x55d0c5eb94a0, L_0x55d0c5eb9660, C4<0>, C4<0>;
L_0x55d0c5eb9070 .functor XOR 1, L_0x55d0c5eb9000, L_0x55d0c5eb9820, C4<0>, C4<0>;
L_0x55d0c5eb90e0 .functor AND 1, L_0x55d0c5eb94a0, L_0x55d0c5eb9660, C4<1>, C4<1>;
L_0x55d0c5eb9150 .functor AND 1, L_0x55d0c5eb94a0, L_0x55d0c5eb9820, C4<1>, C4<1>;
L_0x55d0c5eb9210 .functor AND 1, L_0x55d0c5eb9660, L_0x55d0c5eb9820, C4<1>, C4<1>;
L_0x55d0c5eb9280 .functor OR 1, L_0x55d0c5eb90e0, L_0x55d0c5eb9150, C4<0>, C4<0>;
L_0x55d0c5eb9390 .functor OR 1, L_0x55d0c5eb9210, L_0x55d0c5eb9280, C4<0>, C4<0>;
v0x55d0c5a62100_0 .net "a", 0 0, L_0x55d0c5eb94a0;  1 drivers
v0x55d0c5a621e0_0 .net "b", 0 0, L_0x55d0c5eb9660;  1 drivers
v0x55d0c5a622a0_0 .net "ca", 0 0, L_0x55d0c5eb9390;  1 drivers
v0x55d0c5a62370_0 .net "cin", 0 0, L_0x55d0c5eb9820;  1 drivers
v0x55d0c5a62430_0 .net "sum", 0 0, L_0x55d0c5eb9070;  1 drivers
v0x55d0c5a62540_0 .net "w1", 0 0, L_0x55d0c5eb9000;  1 drivers
v0x55d0c5a62600_0 .net "w2", 0 0, L_0x55d0c5eb90e0;  1 drivers
v0x55d0c5a626c0_0 .net "w3", 0 0, L_0x55d0c5eb9150;  1 drivers
v0x55d0c5a62780_0 .net "w4", 0 0, L_0x55d0c5eb9210;  1 drivers
v0x55d0c5a628d0_0 .net "w5", 0 0, L_0x55d0c5eb9280;  1 drivers
S_0x55d0c5a62f30 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a5f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a65ef0_0 .net "a", 3 0, L_0x55d0c5ebc4f0;  1 drivers
v0x55d0c5a65ff0_0 .net "b", 3 0, L_0x55d0c5ebc5e0;  1 drivers
v0x55d0c5a660d0_0 .net "ca", 3 0, L_0x55d0c5ebc380;  1 drivers
v0x55d0c5a66190_0 .net "cin", 3 0, L_0x55d0c5ebc6d0;  1 drivers
v0x55d0c5a66270_0 .net "sum", 3 0, L_0x55d0c5ebc2e0;  1 drivers
L_0x55d0c5eba360 .part L_0x55d0c5ebc4f0, 0, 1;
L_0x55d0c5eba490 .part L_0x55d0c5ebc5e0, 0, 1;
L_0x55d0c5eba5c0 .part L_0x55d0c5ebc6d0, 0, 1;
L_0x55d0c5ebab90 .part L_0x55d0c5ebc4f0, 1, 1;
L_0x55d0c5ebacc0 .part L_0x55d0c5ebc5e0, 1, 1;
L_0x55d0c5ebadf0 .part L_0x55d0c5ebc6d0, 1, 1;
L_0x55d0c5ebb4b0 .part L_0x55d0c5ebc4f0, 2, 1;
L_0x55d0c5ebb5e0 .part L_0x55d0c5ebc5e0, 2, 1;
L_0x55d0c5ebb760 .part L_0x55d0c5ebc6d0, 2, 1;
L_0x55d0c5ebbd30 .part L_0x55d0c5ebc4f0, 3, 1;
L_0x55d0c5ebbef0 .part L_0x55d0c5ebc5e0, 3, 1;
L_0x55d0c5ebc0b0 .part L_0x55d0c5ebc6d0, 3, 1;
L_0x55d0c5ebc2e0 .concat8 [ 1 1 1 1], L_0x55d0c5eb9e40, L_0x55d0c5eba760, L_0x55d0c5ebaf90, L_0x55d0c5ebb900;
L_0x55d0c5ebc380 .concat8 [ 1 1 1 1], L_0x55d0c5eba250, L_0x55d0c5ebaa80, L_0x55d0c5ebb3a0, L_0x55d0c5ebbc20;
S_0x55d0c5a631a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a62f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eb99e0 .functor XOR 1, L_0x55d0c5eba360, L_0x55d0c5eba490, C4<0>, C4<0>;
L_0x55d0c5eb9e40 .functor XOR 1, L_0x55d0c5eb99e0, L_0x55d0c5eba5c0, C4<0>, C4<0>;
L_0x55d0c5eb9f00 .functor AND 1, L_0x55d0c5eba360, L_0x55d0c5eba490, C4<1>, C4<1>;
L_0x55d0c5eba010 .functor AND 1, L_0x55d0c5eba360, L_0x55d0c5eba5c0, C4<1>, C4<1>;
L_0x55d0c5eba0d0 .functor AND 1, L_0x55d0c5eba490, L_0x55d0c5eba5c0, C4<1>, C4<1>;
L_0x55d0c5eba140 .functor OR 1, L_0x55d0c5eb9f00, L_0x55d0c5eba010, C4<0>, C4<0>;
L_0x55d0c5eba250 .functor OR 1, L_0x55d0c5eba0d0, L_0x55d0c5eba140, C4<0>, C4<0>;
v0x55d0c5a63420_0 .net "a", 0 0, L_0x55d0c5eba360;  1 drivers
v0x55d0c5a63500_0 .net "b", 0 0, L_0x55d0c5eba490;  1 drivers
v0x55d0c5a635c0_0 .net "ca", 0 0, L_0x55d0c5eba250;  1 drivers
v0x55d0c5a63690_0 .net "cin", 0 0, L_0x55d0c5eba5c0;  1 drivers
v0x55d0c5a63750_0 .net "sum", 0 0, L_0x55d0c5eb9e40;  1 drivers
v0x55d0c5a63860_0 .net "w1", 0 0, L_0x55d0c5eb99e0;  1 drivers
v0x55d0c5a63920_0 .net "w2", 0 0, L_0x55d0c5eb9f00;  1 drivers
v0x55d0c5a639e0_0 .net "w3", 0 0, L_0x55d0c5eba010;  1 drivers
v0x55d0c5a63aa0_0 .net "w4", 0 0, L_0x55d0c5eba0d0;  1 drivers
v0x55d0c5a63bf0_0 .net "w5", 0 0, L_0x55d0c5eba140;  1 drivers
S_0x55d0c5a63d50 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a62f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eba6f0 .functor XOR 1, L_0x55d0c5ebab90, L_0x55d0c5ebacc0, C4<0>, C4<0>;
L_0x55d0c5eba760 .functor XOR 1, L_0x55d0c5eba6f0, L_0x55d0c5ebadf0, C4<0>, C4<0>;
L_0x55d0c5eba7d0 .functor AND 1, L_0x55d0c5ebab90, L_0x55d0c5ebacc0, C4<1>, C4<1>;
L_0x55d0c5eba840 .functor AND 1, L_0x55d0c5ebab90, L_0x55d0c5ebadf0, C4<1>, C4<1>;
L_0x55d0c5eba900 .functor AND 1, L_0x55d0c5ebacc0, L_0x55d0c5ebadf0, C4<1>, C4<1>;
L_0x55d0c5eba970 .functor OR 1, L_0x55d0c5eba7d0, L_0x55d0c5eba840, C4<0>, C4<0>;
L_0x55d0c5ebaa80 .functor OR 1, L_0x55d0c5eba900, L_0x55d0c5eba970, C4<0>, C4<0>;
v0x55d0c5a63f70_0 .net "a", 0 0, L_0x55d0c5ebab90;  1 drivers
v0x55d0c5a64030_0 .net "b", 0 0, L_0x55d0c5ebacc0;  1 drivers
v0x55d0c5a640f0_0 .net "ca", 0 0, L_0x55d0c5ebaa80;  1 drivers
v0x55d0c5a641c0_0 .net "cin", 0 0, L_0x55d0c5ebadf0;  1 drivers
v0x55d0c5a64280_0 .net "sum", 0 0, L_0x55d0c5eba760;  1 drivers
v0x55d0c5a64390_0 .net "w1", 0 0, L_0x55d0c5eba6f0;  1 drivers
v0x55d0c5a64450_0 .net "w2", 0 0, L_0x55d0c5eba7d0;  1 drivers
v0x55d0c5a64510_0 .net "w3", 0 0, L_0x55d0c5eba840;  1 drivers
v0x55d0c5a645d0_0 .net "w4", 0 0, L_0x55d0c5eba900;  1 drivers
v0x55d0c5a64720_0 .net "w5", 0 0, L_0x55d0c5eba970;  1 drivers
S_0x55d0c5a64880 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a62f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ebaf20 .functor XOR 1, L_0x55d0c5ebb4b0, L_0x55d0c5ebb5e0, C4<0>, C4<0>;
L_0x55d0c5ebaf90 .functor XOR 1, L_0x55d0c5ebaf20, L_0x55d0c5ebb760, C4<0>, C4<0>;
L_0x55d0c5ebb050 .functor AND 1, L_0x55d0c5ebb4b0, L_0x55d0c5ebb5e0, C4<1>, C4<1>;
L_0x55d0c5ebb160 .functor AND 1, L_0x55d0c5ebb4b0, L_0x55d0c5ebb760, C4<1>, C4<1>;
L_0x55d0c5ebb220 .functor AND 1, L_0x55d0c5ebb5e0, L_0x55d0c5ebb760, C4<1>, C4<1>;
L_0x55d0c5ebb290 .functor OR 1, L_0x55d0c5ebb050, L_0x55d0c5ebb160, C4<0>, C4<0>;
L_0x55d0c5ebb3a0 .functor OR 1, L_0x55d0c5ebb220, L_0x55d0c5ebb290, C4<0>, C4<0>;
v0x55d0c5a64ab0_0 .net "a", 0 0, L_0x55d0c5ebb4b0;  1 drivers
v0x55d0c5a64b70_0 .net "b", 0 0, L_0x55d0c5ebb5e0;  1 drivers
v0x55d0c5a64c30_0 .net "ca", 0 0, L_0x55d0c5ebb3a0;  1 drivers
v0x55d0c5a64d00_0 .net "cin", 0 0, L_0x55d0c5ebb760;  1 drivers
v0x55d0c5a64dc0_0 .net "sum", 0 0, L_0x55d0c5ebaf90;  1 drivers
v0x55d0c5a64ed0_0 .net "w1", 0 0, L_0x55d0c5ebaf20;  1 drivers
v0x55d0c5a64f90_0 .net "w2", 0 0, L_0x55d0c5ebb050;  1 drivers
v0x55d0c5a65050_0 .net "w3", 0 0, L_0x55d0c5ebb160;  1 drivers
v0x55d0c5a65110_0 .net "w4", 0 0, L_0x55d0c5ebb220;  1 drivers
v0x55d0c5a65260_0 .net "w5", 0 0, L_0x55d0c5ebb290;  1 drivers
S_0x55d0c5a653c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a62f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ebb890 .functor XOR 1, L_0x55d0c5ebbd30, L_0x55d0c5ebbef0, C4<0>, C4<0>;
L_0x55d0c5ebb900 .functor XOR 1, L_0x55d0c5ebb890, L_0x55d0c5ebc0b0, C4<0>, C4<0>;
L_0x55d0c5ebb970 .functor AND 1, L_0x55d0c5ebbd30, L_0x55d0c5ebbef0, C4<1>, C4<1>;
L_0x55d0c5ebb9e0 .functor AND 1, L_0x55d0c5ebbd30, L_0x55d0c5ebc0b0, C4<1>, C4<1>;
L_0x55d0c5ebbaa0 .functor AND 1, L_0x55d0c5ebbef0, L_0x55d0c5ebc0b0, C4<1>, C4<1>;
L_0x55d0c5ebbb10 .functor OR 1, L_0x55d0c5ebb970, L_0x55d0c5ebb9e0, C4<0>, C4<0>;
L_0x55d0c5ebbc20 .functor OR 1, L_0x55d0c5ebbaa0, L_0x55d0c5ebbb10, C4<0>, C4<0>;
v0x55d0c5a655c0_0 .net "a", 0 0, L_0x55d0c5ebbd30;  1 drivers
v0x55d0c5a656a0_0 .net "b", 0 0, L_0x55d0c5ebbef0;  1 drivers
v0x55d0c5a65760_0 .net "ca", 0 0, L_0x55d0c5ebbc20;  1 drivers
v0x55d0c5a65830_0 .net "cin", 0 0, L_0x55d0c5ebc0b0;  1 drivers
v0x55d0c5a658f0_0 .net "sum", 0 0, L_0x55d0c5ebb900;  1 drivers
v0x55d0c5a65a00_0 .net "w1", 0 0, L_0x55d0c5ebb890;  1 drivers
v0x55d0c5a65ac0_0 .net "w2", 0 0, L_0x55d0c5ebb970;  1 drivers
v0x55d0c5a65b80_0 .net "w3", 0 0, L_0x55d0c5ebb9e0;  1 drivers
v0x55d0c5a65c40_0 .net "w4", 0 0, L_0x55d0c5ebbaa0;  1 drivers
v0x55d0c5a65d90_0 .net "w5", 0 0, L_0x55d0c5ebbb10;  1 drivers
S_0x55d0c5a66940 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5a5f530;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a6d560_0 .net "a", 7 0, L_0x55d0c5ec2290;  1 drivers
v0x55d0c5a6d660_0 .net "b", 7 0, L_0x55d0c5ec2380;  1 drivers
v0x55d0c5a6d740_0 .net "ca", 7 0, L_0x55d0c5ec2100;  1 drivers
v0x55d0c5a6d800_0 .net "cin", 7 0, L_0x55d0c5ec2470;  1 drivers
v0x55d0c5a6d8e0_0 .net "sum", 7 0, L_0x55d0c5ec1fc0;  1 drivers
L_0x55d0c5ebf320 .part L_0x55d0c5ec2290, 0, 4;
L_0x55d0c5ebf3c0 .part L_0x55d0c5ec2380, 0, 4;
L_0x55d0c5ebf460 .part L_0x55d0c5ec2470, 0, 4;
L_0x55d0c5ec1cb0 .part L_0x55d0c5ec2290, 4, 4;
L_0x55d0c5ec1da0 .part L_0x55d0c5ec2380, 4, 4;
L_0x55d0c5ec1e90 .part L_0x55d0c5ec2470, 4, 4;
L_0x55d0c5ec1fc0 .concat8 [ 4 4 0 0], L_0x55d0c5ebf110, L_0x55d0c5ec1aa0;
L_0x55d0c5ec2100 .concat8 [ 4 4 0 0], L_0x55d0c5ebf1b0, L_0x55d0c5ec1b40;
S_0x55d0c5a66bb0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a66940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a69ba0_0 .net "a", 3 0, L_0x55d0c5ebf320;  1 drivers
v0x55d0c5a69ca0_0 .net "b", 3 0, L_0x55d0c5ebf3c0;  1 drivers
v0x55d0c5a69d80_0 .net "ca", 3 0, L_0x55d0c5ebf1b0;  1 drivers
v0x55d0c5a69e40_0 .net "cin", 3 0, L_0x55d0c5ebf460;  1 drivers
v0x55d0c5a69f20_0 .net "sum", 3 0, L_0x55d0c5ebf110;  1 drivers
L_0x55d0c5ebd190 .part L_0x55d0c5ebf320, 0, 1;
L_0x55d0c5ebd2c0 .part L_0x55d0c5ebf3c0, 0, 1;
L_0x55d0c5ebd3f0 .part L_0x55d0c5ebf460, 0, 1;
L_0x55d0c5ebd9c0 .part L_0x55d0c5ebf320, 1, 1;
L_0x55d0c5ebdaf0 .part L_0x55d0c5ebf3c0, 1, 1;
L_0x55d0c5ebdc20 .part L_0x55d0c5ebf460, 1, 1;
L_0x55d0c5ebe2e0 .part L_0x55d0c5ebf320, 2, 1;
L_0x55d0c5ebe410 .part L_0x55d0c5ebf3c0, 2, 1;
L_0x55d0c5ebe590 .part L_0x55d0c5ebf460, 2, 1;
L_0x55d0c5ebeb60 .part L_0x55d0c5ebf320, 3, 1;
L_0x55d0c5ebed20 .part L_0x55d0c5ebf3c0, 3, 1;
L_0x55d0c5ebeee0 .part L_0x55d0c5ebf460, 3, 1;
L_0x55d0c5ebf110 .concat8 [ 1 1 1 1], L_0x55d0c5ebcc70, L_0x55d0c5ebd590, L_0x55d0c5ebddc0, L_0x55d0c5ebe730;
L_0x55d0c5ebf1b0 .concat8 [ 1 1 1 1], L_0x55d0c5ebd080, L_0x55d0c5ebd8b0, L_0x55d0c5ebe1d0, L_0x55d0c5ebea50;
S_0x55d0c5a66e30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a66bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ebc270 .functor XOR 1, L_0x55d0c5ebd190, L_0x55d0c5ebd2c0, C4<0>, C4<0>;
L_0x55d0c5ebcc70 .functor XOR 1, L_0x55d0c5ebc270, L_0x55d0c5ebd3f0, C4<0>, C4<0>;
L_0x55d0c5ebcd30 .functor AND 1, L_0x55d0c5ebd190, L_0x55d0c5ebd2c0, C4<1>, C4<1>;
L_0x55d0c5ebce40 .functor AND 1, L_0x55d0c5ebd190, L_0x55d0c5ebd3f0, C4<1>, C4<1>;
L_0x55d0c5ebcf00 .functor AND 1, L_0x55d0c5ebd2c0, L_0x55d0c5ebd3f0, C4<1>, C4<1>;
L_0x55d0c5ebcf70 .functor OR 1, L_0x55d0c5ebcd30, L_0x55d0c5ebce40, C4<0>, C4<0>;
L_0x55d0c5ebd080 .functor OR 1, L_0x55d0c5ebcf00, L_0x55d0c5ebcf70, C4<0>, C4<0>;
v0x55d0c5a670d0_0 .net "a", 0 0, L_0x55d0c5ebd190;  1 drivers
v0x55d0c5a671b0_0 .net "b", 0 0, L_0x55d0c5ebd2c0;  1 drivers
v0x55d0c5a67270_0 .net "ca", 0 0, L_0x55d0c5ebd080;  1 drivers
v0x55d0c5a67340_0 .net "cin", 0 0, L_0x55d0c5ebd3f0;  1 drivers
v0x55d0c5a67400_0 .net "sum", 0 0, L_0x55d0c5ebcc70;  1 drivers
v0x55d0c5a67510_0 .net "w1", 0 0, L_0x55d0c5ebc270;  1 drivers
v0x55d0c5a675d0_0 .net "w2", 0 0, L_0x55d0c5ebcd30;  1 drivers
v0x55d0c5a67690_0 .net "w3", 0 0, L_0x55d0c5ebce40;  1 drivers
v0x55d0c5a67750_0 .net "w4", 0 0, L_0x55d0c5ebcf00;  1 drivers
v0x55d0c5a678a0_0 .net "w5", 0 0, L_0x55d0c5ebcf70;  1 drivers
S_0x55d0c5a67a00 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a66bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ebd520 .functor XOR 1, L_0x55d0c5ebd9c0, L_0x55d0c5ebdaf0, C4<0>, C4<0>;
L_0x55d0c5ebd590 .functor XOR 1, L_0x55d0c5ebd520, L_0x55d0c5ebdc20, C4<0>, C4<0>;
L_0x55d0c5ebd600 .functor AND 1, L_0x55d0c5ebd9c0, L_0x55d0c5ebdaf0, C4<1>, C4<1>;
L_0x55d0c5ebd670 .functor AND 1, L_0x55d0c5ebd9c0, L_0x55d0c5ebdc20, C4<1>, C4<1>;
L_0x55d0c5ebd730 .functor AND 1, L_0x55d0c5ebdaf0, L_0x55d0c5ebdc20, C4<1>, C4<1>;
L_0x55d0c5ebd7a0 .functor OR 1, L_0x55d0c5ebd600, L_0x55d0c5ebd670, C4<0>, C4<0>;
L_0x55d0c5ebd8b0 .functor OR 1, L_0x55d0c5ebd730, L_0x55d0c5ebd7a0, C4<0>, C4<0>;
v0x55d0c5a67c20_0 .net "a", 0 0, L_0x55d0c5ebd9c0;  1 drivers
v0x55d0c5a67ce0_0 .net "b", 0 0, L_0x55d0c5ebdaf0;  1 drivers
v0x55d0c5a67da0_0 .net "ca", 0 0, L_0x55d0c5ebd8b0;  1 drivers
v0x55d0c5a67e70_0 .net "cin", 0 0, L_0x55d0c5ebdc20;  1 drivers
v0x55d0c5a67f30_0 .net "sum", 0 0, L_0x55d0c5ebd590;  1 drivers
v0x55d0c5a68040_0 .net "w1", 0 0, L_0x55d0c5ebd520;  1 drivers
v0x55d0c5a68100_0 .net "w2", 0 0, L_0x55d0c5ebd600;  1 drivers
v0x55d0c5a681c0_0 .net "w3", 0 0, L_0x55d0c5ebd670;  1 drivers
v0x55d0c5a68280_0 .net "w4", 0 0, L_0x55d0c5ebd730;  1 drivers
v0x55d0c5a683d0_0 .net "w5", 0 0, L_0x55d0c5ebd7a0;  1 drivers
S_0x55d0c5a68530 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a66bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ebdd50 .functor XOR 1, L_0x55d0c5ebe2e0, L_0x55d0c5ebe410, C4<0>, C4<0>;
L_0x55d0c5ebddc0 .functor XOR 1, L_0x55d0c5ebdd50, L_0x55d0c5ebe590, C4<0>, C4<0>;
L_0x55d0c5ebde80 .functor AND 1, L_0x55d0c5ebe2e0, L_0x55d0c5ebe410, C4<1>, C4<1>;
L_0x55d0c5ebdf90 .functor AND 1, L_0x55d0c5ebe2e0, L_0x55d0c5ebe590, C4<1>, C4<1>;
L_0x55d0c5ebe050 .functor AND 1, L_0x55d0c5ebe410, L_0x55d0c5ebe590, C4<1>, C4<1>;
L_0x55d0c5ebe0c0 .functor OR 1, L_0x55d0c5ebde80, L_0x55d0c5ebdf90, C4<0>, C4<0>;
L_0x55d0c5ebe1d0 .functor OR 1, L_0x55d0c5ebe050, L_0x55d0c5ebe0c0, C4<0>, C4<0>;
v0x55d0c5a68760_0 .net "a", 0 0, L_0x55d0c5ebe2e0;  1 drivers
v0x55d0c5a68820_0 .net "b", 0 0, L_0x55d0c5ebe410;  1 drivers
v0x55d0c5a688e0_0 .net "ca", 0 0, L_0x55d0c5ebe1d0;  1 drivers
v0x55d0c5a689b0_0 .net "cin", 0 0, L_0x55d0c5ebe590;  1 drivers
v0x55d0c5a68a70_0 .net "sum", 0 0, L_0x55d0c5ebddc0;  1 drivers
v0x55d0c5a68b80_0 .net "w1", 0 0, L_0x55d0c5ebdd50;  1 drivers
v0x55d0c5a68c40_0 .net "w2", 0 0, L_0x55d0c5ebde80;  1 drivers
v0x55d0c5a68d00_0 .net "w3", 0 0, L_0x55d0c5ebdf90;  1 drivers
v0x55d0c5a68dc0_0 .net "w4", 0 0, L_0x55d0c5ebe050;  1 drivers
v0x55d0c5a68f10_0 .net "w5", 0 0, L_0x55d0c5ebe0c0;  1 drivers
S_0x55d0c5a69070 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a66bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ebe6c0 .functor XOR 1, L_0x55d0c5ebeb60, L_0x55d0c5ebed20, C4<0>, C4<0>;
L_0x55d0c5ebe730 .functor XOR 1, L_0x55d0c5ebe6c0, L_0x55d0c5ebeee0, C4<0>, C4<0>;
L_0x55d0c5ebe7a0 .functor AND 1, L_0x55d0c5ebeb60, L_0x55d0c5ebed20, C4<1>, C4<1>;
L_0x55d0c5ebe810 .functor AND 1, L_0x55d0c5ebeb60, L_0x55d0c5ebeee0, C4<1>, C4<1>;
L_0x55d0c5ebe8d0 .functor AND 1, L_0x55d0c5ebed20, L_0x55d0c5ebeee0, C4<1>, C4<1>;
L_0x55d0c5ebe940 .functor OR 1, L_0x55d0c5ebe7a0, L_0x55d0c5ebe810, C4<0>, C4<0>;
L_0x55d0c5ebea50 .functor OR 1, L_0x55d0c5ebe8d0, L_0x55d0c5ebe940, C4<0>, C4<0>;
v0x55d0c5a69270_0 .net "a", 0 0, L_0x55d0c5ebeb60;  1 drivers
v0x55d0c5a69350_0 .net "b", 0 0, L_0x55d0c5ebed20;  1 drivers
v0x55d0c5a69410_0 .net "ca", 0 0, L_0x55d0c5ebea50;  1 drivers
v0x55d0c5a694e0_0 .net "cin", 0 0, L_0x55d0c5ebeee0;  1 drivers
v0x55d0c5a695a0_0 .net "sum", 0 0, L_0x55d0c5ebe730;  1 drivers
v0x55d0c5a696b0_0 .net "w1", 0 0, L_0x55d0c5ebe6c0;  1 drivers
v0x55d0c5a69770_0 .net "w2", 0 0, L_0x55d0c5ebe7a0;  1 drivers
v0x55d0c5a69830_0 .net "w3", 0 0, L_0x55d0c5ebe810;  1 drivers
v0x55d0c5a698f0_0 .net "w4", 0 0, L_0x55d0c5ebe8d0;  1 drivers
v0x55d0c5a69a40_0 .net "w5", 0 0, L_0x55d0c5ebe940;  1 drivers
S_0x55d0c5a6a0a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a66940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a6d060_0 .net "a", 3 0, L_0x55d0c5ec1cb0;  1 drivers
v0x55d0c5a6d160_0 .net "b", 3 0, L_0x55d0c5ec1da0;  1 drivers
v0x55d0c5a6d240_0 .net "ca", 3 0, L_0x55d0c5ec1b40;  1 drivers
v0x55d0c5a6d300_0 .net "cin", 3 0, L_0x55d0c5ec1e90;  1 drivers
v0x55d0c5a6d3e0_0 .net "sum", 3 0, L_0x55d0c5ec1aa0;  1 drivers
L_0x55d0c5ebfa60 .part L_0x55d0c5ec1cb0, 0, 1;
L_0x55d0c5ebfb90 .part L_0x55d0c5ec1da0, 0, 1;
L_0x55d0c5ebfcc0 .part L_0x55d0c5ec1e90, 0, 1;
L_0x55d0c5ec02d0 .part L_0x55d0c5ec1cb0, 1, 1;
L_0x55d0c5ec0400 .part L_0x55d0c5ec1da0, 1, 1;
L_0x55d0c5ec0530 .part L_0x55d0c5ec1e90, 1, 1;
L_0x55d0c5ec0c70 .part L_0x55d0c5ec1cb0, 2, 1;
L_0x55d0c5ec0da0 .part L_0x55d0c5ec1da0, 2, 1;
L_0x55d0c5ec0f20 .part L_0x55d0c5ec1e90, 2, 1;
L_0x55d0c5ec14f0 .part L_0x55d0c5ec1cb0, 3, 1;
L_0x55d0c5ec16b0 .part L_0x55d0c5ec1da0, 3, 1;
L_0x55d0c5ec1870 .part L_0x55d0c5ec1e90, 3, 1;
L_0x55d0c5ec1aa0 .concat8 [ 1 1 1 1], L_0x55d0c5ebf500, L_0x55d0c5ebfe60, L_0x55d0c5ec0710, L_0x55d0c5ec10c0;
L_0x55d0c5ec1b40 .concat8 [ 1 1 1 1], L_0x55d0c5ebf950, L_0x55d0c5ec01c0, L_0x55d0c5ec0b60, L_0x55d0c5ec13e0;
S_0x55d0c5a6a310 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a6a0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ebf0a0 .functor XOR 1, L_0x55d0c5ebfa60, L_0x55d0c5ebfb90, C4<0>, C4<0>;
L_0x55d0c5ebf500 .functor XOR 1, L_0x55d0c5ebf0a0, L_0x55d0c5ebfcc0, C4<0>, C4<0>;
L_0x55d0c5ebf5c0 .functor AND 1, L_0x55d0c5ebfa60, L_0x55d0c5ebfb90, C4<1>, C4<1>;
L_0x55d0c5ebf6d0 .functor AND 1, L_0x55d0c5ebfa60, L_0x55d0c5ebfcc0, C4<1>, C4<1>;
L_0x55d0c5ebf790 .functor AND 1, L_0x55d0c5ebfb90, L_0x55d0c5ebfcc0, C4<1>, C4<1>;
L_0x55d0c5ebf800 .functor OR 1, L_0x55d0c5ebf5c0, L_0x55d0c5ebf6d0, C4<0>, C4<0>;
L_0x55d0c5ebf950 .functor OR 1, L_0x55d0c5ebf790, L_0x55d0c5ebf800, C4<0>, C4<0>;
v0x55d0c5a6a590_0 .net "a", 0 0, L_0x55d0c5ebfa60;  1 drivers
v0x55d0c5a6a670_0 .net "b", 0 0, L_0x55d0c5ebfb90;  1 drivers
v0x55d0c5a6a730_0 .net "ca", 0 0, L_0x55d0c5ebf950;  1 drivers
v0x55d0c5a6a800_0 .net "cin", 0 0, L_0x55d0c5ebfcc0;  1 drivers
v0x55d0c5a6a8c0_0 .net "sum", 0 0, L_0x55d0c5ebf500;  1 drivers
v0x55d0c5a6a9d0_0 .net "w1", 0 0, L_0x55d0c5ebf0a0;  1 drivers
v0x55d0c5a6aa90_0 .net "w2", 0 0, L_0x55d0c5ebf5c0;  1 drivers
v0x55d0c5a6ab50_0 .net "w3", 0 0, L_0x55d0c5ebf6d0;  1 drivers
v0x55d0c5a6ac10_0 .net "w4", 0 0, L_0x55d0c5ebf790;  1 drivers
v0x55d0c5a6ad60_0 .net "w5", 0 0, L_0x55d0c5ebf800;  1 drivers
S_0x55d0c5a6aec0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a6a0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ebfdf0 .functor XOR 1, L_0x55d0c5ec02d0, L_0x55d0c5ec0400, C4<0>, C4<0>;
L_0x55d0c5ebfe60 .functor XOR 1, L_0x55d0c5ebfdf0, L_0x55d0c5ec0530, C4<0>, C4<0>;
L_0x55d0c5ebfed0 .functor AND 1, L_0x55d0c5ec02d0, L_0x55d0c5ec0400, C4<1>, C4<1>;
L_0x55d0c5ebff40 .functor AND 1, L_0x55d0c5ec02d0, L_0x55d0c5ec0530, C4<1>, C4<1>;
L_0x55d0c5ec0000 .functor AND 1, L_0x55d0c5ec0400, L_0x55d0c5ec0530, C4<1>, C4<1>;
L_0x55d0c5ec0070 .functor OR 1, L_0x55d0c5ebfed0, L_0x55d0c5ebff40, C4<0>, C4<0>;
L_0x55d0c5ec01c0 .functor OR 1, L_0x55d0c5ec0000, L_0x55d0c5ec0070, C4<0>, C4<0>;
v0x55d0c5a6b0e0_0 .net "a", 0 0, L_0x55d0c5ec02d0;  1 drivers
v0x55d0c5a6b1a0_0 .net "b", 0 0, L_0x55d0c5ec0400;  1 drivers
v0x55d0c5a6b260_0 .net "ca", 0 0, L_0x55d0c5ec01c0;  1 drivers
v0x55d0c5a6b330_0 .net "cin", 0 0, L_0x55d0c5ec0530;  1 drivers
v0x55d0c5a6b3f0_0 .net "sum", 0 0, L_0x55d0c5ebfe60;  1 drivers
v0x55d0c5a6b500_0 .net "w1", 0 0, L_0x55d0c5ebfdf0;  1 drivers
v0x55d0c5a6b5c0_0 .net "w2", 0 0, L_0x55d0c5ebfed0;  1 drivers
v0x55d0c5a6b680_0 .net "w3", 0 0, L_0x55d0c5ebff40;  1 drivers
v0x55d0c5a6b740_0 .net "w4", 0 0, L_0x55d0c5ec0000;  1 drivers
v0x55d0c5a6b890_0 .net "w5", 0 0, L_0x55d0c5ec0070;  1 drivers
S_0x55d0c5a6b9f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a6a0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec06a0 .functor XOR 1, L_0x55d0c5ec0c70, L_0x55d0c5ec0da0, C4<0>, C4<0>;
L_0x55d0c5ec0710 .functor XOR 1, L_0x55d0c5ec06a0, L_0x55d0c5ec0f20, C4<0>, C4<0>;
L_0x55d0c5ec07d0 .functor AND 1, L_0x55d0c5ec0c70, L_0x55d0c5ec0da0, C4<1>, C4<1>;
L_0x55d0c5ec08e0 .functor AND 1, L_0x55d0c5ec0c70, L_0x55d0c5ec0f20, C4<1>, C4<1>;
L_0x55d0c5ec09a0 .functor AND 1, L_0x55d0c5ec0da0, L_0x55d0c5ec0f20, C4<1>, C4<1>;
L_0x55d0c5ec0a10 .functor OR 1, L_0x55d0c5ec07d0, L_0x55d0c5ec08e0, C4<0>, C4<0>;
L_0x55d0c5ec0b60 .functor OR 1, L_0x55d0c5ec09a0, L_0x55d0c5ec0a10, C4<0>, C4<0>;
v0x55d0c5a6bc20_0 .net "a", 0 0, L_0x55d0c5ec0c70;  1 drivers
v0x55d0c5a6bce0_0 .net "b", 0 0, L_0x55d0c5ec0da0;  1 drivers
v0x55d0c5a6bda0_0 .net "ca", 0 0, L_0x55d0c5ec0b60;  1 drivers
v0x55d0c5a6be70_0 .net "cin", 0 0, L_0x55d0c5ec0f20;  1 drivers
v0x55d0c5a6bf30_0 .net "sum", 0 0, L_0x55d0c5ec0710;  1 drivers
v0x55d0c5a6c040_0 .net "w1", 0 0, L_0x55d0c5ec06a0;  1 drivers
v0x55d0c5a6c100_0 .net "w2", 0 0, L_0x55d0c5ec07d0;  1 drivers
v0x55d0c5a6c1c0_0 .net "w3", 0 0, L_0x55d0c5ec08e0;  1 drivers
v0x55d0c5a6c280_0 .net "w4", 0 0, L_0x55d0c5ec09a0;  1 drivers
v0x55d0c5a6c3d0_0 .net "w5", 0 0, L_0x55d0c5ec0a10;  1 drivers
S_0x55d0c5a6c530 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a6a0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec1050 .functor XOR 1, L_0x55d0c5ec14f0, L_0x55d0c5ec16b0, C4<0>, C4<0>;
L_0x55d0c5ec10c0 .functor XOR 1, L_0x55d0c5ec1050, L_0x55d0c5ec1870, C4<0>, C4<0>;
L_0x55d0c5ec1130 .functor AND 1, L_0x55d0c5ec14f0, L_0x55d0c5ec16b0, C4<1>, C4<1>;
L_0x55d0c5ec11a0 .functor AND 1, L_0x55d0c5ec14f0, L_0x55d0c5ec1870, C4<1>, C4<1>;
L_0x55d0c5ec1260 .functor AND 1, L_0x55d0c5ec16b0, L_0x55d0c5ec1870, C4<1>, C4<1>;
L_0x55d0c5ec12d0 .functor OR 1, L_0x55d0c5ec1130, L_0x55d0c5ec11a0, C4<0>, C4<0>;
L_0x55d0c5ec13e0 .functor OR 1, L_0x55d0c5ec1260, L_0x55d0c5ec12d0, C4<0>, C4<0>;
v0x55d0c5a6c730_0 .net "a", 0 0, L_0x55d0c5ec14f0;  1 drivers
v0x55d0c5a6c810_0 .net "b", 0 0, L_0x55d0c5ec16b0;  1 drivers
v0x55d0c5a6c8d0_0 .net "ca", 0 0, L_0x55d0c5ec13e0;  1 drivers
v0x55d0c5a6c9a0_0 .net "cin", 0 0, L_0x55d0c5ec1870;  1 drivers
v0x55d0c5a6ca60_0 .net "sum", 0 0, L_0x55d0c5ec10c0;  1 drivers
v0x55d0c5a6cb70_0 .net "w1", 0 0, L_0x55d0c5ec1050;  1 drivers
v0x55d0c5a6cc30_0 .net "w2", 0 0, L_0x55d0c5ec1130;  1 drivers
v0x55d0c5a6ccf0_0 .net "w3", 0 0, L_0x55d0c5ec11a0;  1 drivers
v0x55d0c5a6cdb0_0 .net "w4", 0 0, L_0x55d0c5ec1260;  1 drivers
v0x55d0c5a6cf00_0 .net "w5", 0 0, L_0x55d0c5ec12d0;  1 drivers
S_0x55d0c5a6e550 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c5a50520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5a8bd90_0 .net "a", 31 0, L_0x55d0c5ed9e70;  1 drivers
v0x55d0c5a8be90_0 .net "b", 31 0, L_0x55d0c5ed9f60;  1 drivers
v0x55d0c5a8bf70_0 .net "ca", 31 0, L_0x55d0c5ed9ce0;  1 drivers
v0x55d0c5a8c030_0 .net "cin", 31 0, L_0x55d0c5eda050;  1 drivers
v0x55d0c5a8c110_0 .net "sum", 31 0, L_0x55d0c5ed9ba0;  1 drivers
L_0x55d0c5ece4f0 .part L_0x55d0c5ed9e70, 0, 16;
L_0x55d0c5ece590 .part L_0x55d0c5ed9f60, 0, 16;
L_0x55d0c5ece630 .part L_0x55d0c5eda050, 0, 16;
L_0x55d0c5ed98d0 .part L_0x55d0c5ed9e70, 16, 16;
L_0x55d0c5ed99c0 .part L_0x55d0c5ed9f60, 16, 16;
L_0x55d0c5ed9ab0 .part L_0x55d0c5eda050, 16, 16;
L_0x55d0c5ed9ba0 .concat8 [ 16 16 0 0], L_0x55d0c5ece220, L_0x55d0c5ed9600;
L_0x55d0c5ed9ce0 .concat8 [ 16 16 0 0], L_0x55d0c5ece360, L_0x55d0c5ed9740;
S_0x55d0c5a6e7c0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5a6e550;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5a7cd70_0 .net "a", 15 0, L_0x55d0c5ece4f0;  1 drivers
v0x55d0c5a7ce70_0 .net "b", 15 0, L_0x55d0c5ece590;  1 drivers
v0x55d0c5a7cf50_0 .net "ca", 15 0, L_0x55d0c5ece360;  1 drivers
v0x55d0c5a7d010_0 .net "cin", 15 0, L_0x55d0c5ece630;  1 drivers
v0x55d0c5a7d0f0_0 .net "sum", 15 0, L_0x55d0c5ece220;  1 drivers
L_0x55d0c5ec8690 .part L_0x55d0c5ece4f0, 0, 8;
L_0x55d0c5ec8730 .part L_0x55d0c5ece590, 0, 8;
L_0x55d0c5ec87d0 .part L_0x55d0c5ece630, 0, 8;
L_0x55d0c5ecdf50 .part L_0x55d0c5ece4f0, 8, 8;
L_0x55d0c5ece040 .part L_0x55d0c5ece590, 8, 8;
L_0x55d0c5ece130 .part L_0x55d0c5ece630, 8, 8;
L_0x55d0c5ece220 .concat8 [ 8 8 0 0], L_0x55d0c5ec83c0, L_0x55d0c5ecdc80;
L_0x55d0c5ece360 .concat8 [ 8 8 0 0], L_0x55d0c5ec8500, L_0x55d0c5ecddc0;
S_0x55d0c5a6ea40 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5a6e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a756b0_0 .net "a", 7 0, L_0x55d0c5ec8690;  1 drivers
v0x55d0c5a757b0_0 .net "b", 7 0, L_0x55d0c5ec8730;  1 drivers
v0x55d0c5a75890_0 .net "ca", 7 0, L_0x55d0c5ec8500;  1 drivers
v0x55d0c5a75950_0 .net "cin", 7 0, L_0x55d0c5ec87d0;  1 drivers
v0x55d0c5a75a30_0 .net "sum", 7 0, L_0x55d0c5ec83c0;  1 drivers
L_0x55d0c5ec5720 .part L_0x55d0c5ec8690, 0, 4;
L_0x55d0c5ec57c0 .part L_0x55d0c5ec8730, 0, 4;
L_0x55d0c5ec5860 .part L_0x55d0c5ec87d0, 0, 4;
L_0x55d0c5ec80b0 .part L_0x55d0c5ec8690, 4, 4;
L_0x55d0c5ec81a0 .part L_0x55d0c5ec8730, 4, 4;
L_0x55d0c5ec8290 .part L_0x55d0c5ec87d0, 4, 4;
L_0x55d0c5ec83c0 .concat8 [ 4 4 0 0], L_0x55d0c5ec5510, L_0x55d0c5ec7ea0;
L_0x55d0c5ec8500 .concat8 [ 4 4 0 0], L_0x55d0c5ec55b0, L_0x55d0c5ec7f40;
S_0x55d0c5a6ece0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a6ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a71cf0_0 .net "a", 3 0, L_0x55d0c5ec5720;  1 drivers
v0x55d0c5a71df0_0 .net "b", 3 0, L_0x55d0c5ec57c0;  1 drivers
v0x55d0c5a71ed0_0 .net "ca", 3 0, L_0x55d0c5ec55b0;  1 drivers
v0x55d0c5a71f90_0 .net "cin", 3 0, L_0x55d0c5ec5860;  1 drivers
v0x55d0c5a72070_0 .net "sum", 3 0, L_0x55d0c5ec5510;  1 drivers
L_0x55d0c5ec34d0 .part L_0x55d0c5ec5720, 0, 1;
L_0x55d0c5ec3600 .part L_0x55d0c5ec57c0, 0, 1;
L_0x55d0c5ec3730 .part L_0x55d0c5ec5860, 0, 1;
L_0x55d0c5ec3d40 .part L_0x55d0c5ec5720, 1, 1;
L_0x55d0c5ec3e70 .part L_0x55d0c5ec57c0, 1, 1;
L_0x55d0c5ec3fa0 .part L_0x55d0c5ec5860, 1, 1;
L_0x55d0c5ec46e0 .part L_0x55d0c5ec5720, 2, 1;
L_0x55d0c5ec4810 .part L_0x55d0c5ec57c0, 2, 1;
L_0x55d0c5ec4990 .part L_0x55d0c5ec5860, 2, 1;
L_0x55d0c5ec4f60 .part L_0x55d0c5ec5720, 3, 1;
L_0x55d0c5ec5120 .part L_0x55d0c5ec57c0, 3, 1;
L_0x55d0c5ec52e0 .part L_0x55d0c5ec5860, 3, 1;
L_0x55d0c5ec5510 .concat8 [ 1 1 1 1], L_0x55d0c5ec2fb0, L_0x55d0c5ec38d0, L_0x55d0c5ec4180, L_0x55d0c5ec4b30;
L_0x55d0c5ec55b0 .concat8 [ 1 1 1 1], L_0x55d0c5ec33c0, L_0x55d0c5ec3c30, L_0x55d0c5ec45d0, L_0x55d0c5ec4e50;
S_0x55d0c5a6ef80 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a6ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec1a30 .functor XOR 1, L_0x55d0c5ec34d0, L_0x55d0c5ec3600, C4<0>, C4<0>;
L_0x55d0c5ec2fb0 .functor XOR 1, L_0x55d0c5ec1a30, L_0x55d0c5ec3730, C4<0>, C4<0>;
L_0x55d0c5ec3070 .functor AND 1, L_0x55d0c5ec34d0, L_0x55d0c5ec3600, C4<1>, C4<1>;
L_0x55d0c5ec3180 .functor AND 1, L_0x55d0c5ec34d0, L_0x55d0c5ec3730, C4<1>, C4<1>;
L_0x55d0c5ec3240 .functor AND 1, L_0x55d0c5ec3600, L_0x55d0c5ec3730, C4<1>, C4<1>;
L_0x55d0c5ec32b0 .functor OR 1, L_0x55d0c5ec3070, L_0x55d0c5ec3180, C4<0>, C4<0>;
L_0x55d0c5ec33c0 .functor OR 1, L_0x55d0c5ec3240, L_0x55d0c5ec32b0, C4<0>, C4<0>;
v0x55d0c5a6f220_0 .net "a", 0 0, L_0x55d0c5ec34d0;  1 drivers
v0x55d0c5a6f300_0 .net "b", 0 0, L_0x55d0c5ec3600;  1 drivers
v0x55d0c5a6f3c0_0 .net "ca", 0 0, L_0x55d0c5ec33c0;  1 drivers
v0x55d0c5a6f490_0 .net "cin", 0 0, L_0x55d0c5ec3730;  1 drivers
v0x55d0c5a6f550_0 .net "sum", 0 0, L_0x55d0c5ec2fb0;  1 drivers
v0x55d0c5a6f660_0 .net "w1", 0 0, L_0x55d0c5ec1a30;  1 drivers
v0x55d0c5a6f720_0 .net "w2", 0 0, L_0x55d0c5ec3070;  1 drivers
v0x55d0c5a6f7e0_0 .net "w3", 0 0, L_0x55d0c5ec3180;  1 drivers
v0x55d0c5a6f8a0_0 .net "w4", 0 0, L_0x55d0c5ec3240;  1 drivers
v0x55d0c5a6f9f0_0 .net "w5", 0 0, L_0x55d0c5ec32b0;  1 drivers
S_0x55d0c5a6fb50 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a6ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec3860 .functor XOR 1, L_0x55d0c5ec3d40, L_0x55d0c5ec3e70, C4<0>, C4<0>;
L_0x55d0c5ec38d0 .functor XOR 1, L_0x55d0c5ec3860, L_0x55d0c5ec3fa0, C4<0>, C4<0>;
L_0x55d0c5ec3940 .functor AND 1, L_0x55d0c5ec3d40, L_0x55d0c5ec3e70, C4<1>, C4<1>;
L_0x55d0c5ec39b0 .functor AND 1, L_0x55d0c5ec3d40, L_0x55d0c5ec3fa0, C4<1>, C4<1>;
L_0x55d0c5ec3a70 .functor AND 1, L_0x55d0c5ec3e70, L_0x55d0c5ec3fa0, C4<1>, C4<1>;
L_0x55d0c5ec3ae0 .functor OR 1, L_0x55d0c5ec3940, L_0x55d0c5ec39b0, C4<0>, C4<0>;
L_0x55d0c5ec3c30 .functor OR 1, L_0x55d0c5ec3a70, L_0x55d0c5ec3ae0, C4<0>, C4<0>;
v0x55d0c5a6fd70_0 .net "a", 0 0, L_0x55d0c5ec3d40;  1 drivers
v0x55d0c5a6fe30_0 .net "b", 0 0, L_0x55d0c5ec3e70;  1 drivers
v0x55d0c5a6fef0_0 .net "ca", 0 0, L_0x55d0c5ec3c30;  1 drivers
v0x55d0c5a6ffc0_0 .net "cin", 0 0, L_0x55d0c5ec3fa0;  1 drivers
v0x55d0c5a70080_0 .net "sum", 0 0, L_0x55d0c5ec38d0;  1 drivers
v0x55d0c5a70190_0 .net "w1", 0 0, L_0x55d0c5ec3860;  1 drivers
v0x55d0c5a70250_0 .net "w2", 0 0, L_0x55d0c5ec3940;  1 drivers
v0x55d0c5a70310_0 .net "w3", 0 0, L_0x55d0c5ec39b0;  1 drivers
v0x55d0c5a703d0_0 .net "w4", 0 0, L_0x55d0c5ec3a70;  1 drivers
v0x55d0c5a70520_0 .net "w5", 0 0, L_0x55d0c5ec3ae0;  1 drivers
S_0x55d0c5a70680 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a6ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec4110 .functor XOR 1, L_0x55d0c5ec46e0, L_0x55d0c5ec4810, C4<0>, C4<0>;
L_0x55d0c5ec4180 .functor XOR 1, L_0x55d0c5ec4110, L_0x55d0c5ec4990, C4<0>, C4<0>;
L_0x55d0c5ec4240 .functor AND 1, L_0x55d0c5ec46e0, L_0x55d0c5ec4810, C4<1>, C4<1>;
L_0x55d0c5ec4350 .functor AND 1, L_0x55d0c5ec46e0, L_0x55d0c5ec4990, C4<1>, C4<1>;
L_0x55d0c5ec4410 .functor AND 1, L_0x55d0c5ec4810, L_0x55d0c5ec4990, C4<1>, C4<1>;
L_0x55d0c5ec4480 .functor OR 1, L_0x55d0c5ec4240, L_0x55d0c5ec4350, C4<0>, C4<0>;
L_0x55d0c5ec45d0 .functor OR 1, L_0x55d0c5ec4410, L_0x55d0c5ec4480, C4<0>, C4<0>;
v0x55d0c5a708b0_0 .net "a", 0 0, L_0x55d0c5ec46e0;  1 drivers
v0x55d0c5a70970_0 .net "b", 0 0, L_0x55d0c5ec4810;  1 drivers
v0x55d0c5a70a30_0 .net "ca", 0 0, L_0x55d0c5ec45d0;  1 drivers
v0x55d0c5a70b00_0 .net "cin", 0 0, L_0x55d0c5ec4990;  1 drivers
v0x55d0c5a70bc0_0 .net "sum", 0 0, L_0x55d0c5ec4180;  1 drivers
v0x55d0c5a70cd0_0 .net "w1", 0 0, L_0x55d0c5ec4110;  1 drivers
v0x55d0c5a70d90_0 .net "w2", 0 0, L_0x55d0c5ec4240;  1 drivers
v0x55d0c5a70e50_0 .net "w3", 0 0, L_0x55d0c5ec4350;  1 drivers
v0x55d0c5a70f10_0 .net "w4", 0 0, L_0x55d0c5ec4410;  1 drivers
v0x55d0c5a71060_0 .net "w5", 0 0, L_0x55d0c5ec4480;  1 drivers
S_0x55d0c5a711c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a6ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec4ac0 .functor XOR 1, L_0x55d0c5ec4f60, L_0x55d0c5ec5120, C4<0>, C4<0>;
L_0x55d0c5ec4b30 .functor XOR 1, L_0x55d0c5ec4ac0, L_0x55d0c5ec52e0, C4<0>, C4<0>;
L_0x55d0c5ec4ba0 .functor AND 1, L_0x55d0c5ec4f60, L_0x55d0c5ec5120, C4<1>, C4<1>;
L_0x55d0c5ec4c10 .functor AND 1, L_0x55d0c5ec4f60, L_0x55d0c5ec52e0, C4<1>, C4<1>;
L_0x55d0c5ec4cd0 .functor AND 1, L_0x55d0c5ec5120, L_0x55d0c5ec52e0, C4<1>, C4<1>;
L_0x55d0c5ec4d40 .functor OR 1, L_0x55d0c5ec4ba0, L_0x55d0c5ec4c10, C4<0>, C4<0>;
L_0x55d0c5ec4e50 .functor OR 1, L_0x55d0c5ec4cd0, L_0x55d0c5ec4d40, C4<0>, C4<0>;
v0x55d0c5a713c0_0 .net "a", 0 0, L_0x55d0c5ec4f60;  1 drivers
v0x55d0c5a714a0_0 .net "b", 0 0, L_0x55d0c5ec5120;  1 drivers
v0x55d0c5a71560_0 .net "ca", 0 0, L_0x55d0c5ec4e50;  1 drivers
v0x55d0c5a71630_0 .net "cin", 0 0, L_0x55d0c5ec52e0;  1 drivers
v0x55d0c5a716f0_0 .net "sum", 0 0, L_0x55d0c5ec4b30;  1 drivers
v0x55d0c5a71800_0 .net "w1", 0 0, L_0x55d0c5ec4ac0;  1 drivers
v0x55d0c5a718c0_0 .net "w2", 0 0, L_0x55d0c5ec4ba0;  1 drivers
v0x55d0c5a71980_0 .net "w3", 0 0, L_0x55d0c5ec4c10;  1 drivers
v0x55d0c5a71a40_0 .net "w4", 0 0, L_0x55d0c5ec4cd0;  1 drivers
v0x55d0c5a71b90_0 .net "w5", 0 0, L_0x55d0c5ec4d40;  1 drivers
S_0x55d0c5a721f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a6ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a751b0_0 .net "a", 3 0, L_0x55d0c5ec80b0;  1 drivers
v0x55d0c5a752b0_0 .net "b", 3 0, L_0x55d0c5ec81a0;  1 drivers
v0x55d0c5a75390_0 .net "ca", 3 0, L_0x55d0c5ec7f40;  1 drivers
v0x55d0c5a75450_0 .net "cin", 3 0, L_0x55d0c5ec8290;  1 drivers
v0x55d0c5a75530_0 .net "sum", 3 0, L_0x55d0c5ec7ea0;  1 drivers
L_0x55d0c5ec5e60 .part L_0x55d0c5ec80b0, 0, 1;
L_0x55d0c5ec5f90 .part L_0x55d0c5ec81a0, 0, 1;
L_0x55d0c5ec60c0 .part L_0x55d0c5ec8290, 0, 1;
L_0x55d0c5ec66d0 .part L_0x55d0c5ec80b0, 1, 1;
L_0x55d0c5ec6800 .part L_0x55d0c5ec81a0, 1, 1;
L_0x55d0c5ec6930 .part L_0x55d0c5ec8290, 1, 1;
L_0x55d0c5ec7070 .part L_0x55d0c5ec80b0, 2, 1;
L_0x55d0c5ec71a0 .part L_0x55d0c5ec81a0, 2, 1;
L_0x55d0c5ec7320 .part L_0x55d0c5ec8290, 2, 1;
L_0x55d0c5ec78f0 .part L_0x55d0c5ec80b0, 3, 1;
L_0x55d0c5ec7ab0 .part L_0x55d0c5ec81a0, 3, 1;
L_0x55d0c5ec7c70 .part L_0x55d0c5ec8290, 3, 1;
L_0x55d0c5ec7ea0 .concat8 [ 1 1 1 1], L_0x55d0c5ec5900, L_0x55d0c5ec6260, L_0x55d0c5ec6b10, L_0x55d0c5ec74c0;
L_0x55d0c5ec7f40 .concat8 [ 1 1 1 1], L_0x55d0c5ec5d50, L_0x55d0c5ec65c0, L_0x55d0c5ec6f60, L_0x55d0c5ec77e0;
S_0x55d0c5a72460 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a721f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec54a0 .functor XOR 1, L_0x55d0c5ec5e60, L_0x55d0c5ec5f90, C4<0>, C4<0>;
L_0x55d0c5ec5900 .functor XOR 1, L_0x55d0c5ec54a0, L_0x55d0c5ec60c0, C4<0>, C4<0>;
L_0x55d0c5ec59c0 .functor AND 1, L_0x55d0c5ec5e60, L_0x55d0c5ec5f90, C4<1>, C4<1>;
L_0x55d0c5ec5ad0 .functor AND 1, L_0x55d0c5ec5e60, L_0x55d0c5ec60c0, C4<1>, C4<1>;
L_0x55d0c5ec5b90 .functor AND 1, L_0x55d0c5ec5f90, L_0x55d0c5ec60c0, C4<1>, C4<1>;
L_0x55d0c5ec5c00 .functor OR 1, L_0x55d0c5ec59c0, L_0x55d0c5ec5ad0, C4<0>, C4<0>;
L_0x55d0c5ec5d50 .functor OR 1, L_0x55d0c5ec5b90, L_0x55d0c5ec5c00, C4<0>, C4<0>;
v0x55d0c5a726e0_0 .net "a", 0 0, L_0x55d0c5ec5e60;  1 drivers
v0x55d0c5a727c0_0 .net "b", 0 0, L_0x55d0c5ec5f90;  1 drivers
v0x55d0c5a72880_0 .net "ca", 0 0, L_0x55d0c5ec5d50;  1 drivers
v0x55d0c5a72950_0 .net "cin", 0 0, L_0x55d0c5ec60c0;  1 drivers
v0x55d0c5a72a10_0 .net "sum", 0 0, L_0x55d0c5ec5900;  1 drivers
v0x55d0c5a72b20_0 .net "w1", 0 0, L_0x55d0c5ec54a0;  1 drivers
v0x55d0c5a72be0_0 .net "w2", 0 0, L_0x55d0c5ec59c0;  1 drivers
v0x55d0c5a72ca0_0 .net "w3", 0 0, L_0x55d0c5ec5ad0;  1 drivers
v0x55d0c5a72d60_0 .net "w4", 0 0, L_0x55d0c5ec5b90;  1 drivers
v0x55d0c5a72eb0_0 .net "w5", 0 0, L_0x55d0c5ec5c00;  1 drivers
S_0x55d0c5a73010 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a721f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec61f0 .functor XOR 1, L_0x55d0c5ec66d0, L_0x55d0c5ec6800, C4<0>, C4<0>;
L_0x55d0c5ec6260 .functor XOR 1, L_0x55d0c5ec61f0, L_0x55d0c5ec6930, C4<0>, C4<0>;
L_0x55d0c5ec62d0 .functor AND 1, L_0x55d0c5ec66d0, L_0x55d0c5ec6800, C4<1>, C4<1>;
L_0x55d0c5ec6340 .functor AND 1, L_0x55d0c5ec66d0, L_0x55d0c5ec6930, C4<1>, C4<1>;
L_0x55d0c5ec6400 .functor AND 1, L_0x55d0c5ec6800, L_0x55d0c5ec6930, C4<1>, C4<1>;
L_0x55d0c5ec6470 .functor OR 1, L_0x55d0c5ec62d0, L_0x55d0c5ec6340, C4<0>, C4<0>;
L_0x55d0c5ec65c0 .functor OR 1, L_0x55d0c5ec6400, L_0x55d0c5ec6470, C4<0>, C4<0>;
v0x55d0c5a73230_0 .net "a", 0 0, L_0x55d0c5ec66d0;  1 drivers
v0x55d0c5a732f0_0 .net "b", 0 0, L_0x55d0c5ec6800;  1 drivers
v0x55d0c5a733b0_0 .net "ca", 0 0, L_0x55d0c5ec65c0;  1 drivers
v0x55d0c5a73480_0 .net "cin", 0 0, L_0x55d0c5ec6930;  1 drivers
v0x55d0c5a73540_0 .net "sum", 0 0, L_0x55d0c5ec6260;  1 drivers
v0x55d0c5a73650_0 .net "w1", 0 0, L_0x55d0c5ec61f0;  1 drivers
v0x55d0c5a73710_0 .net "w2", 0 0, L_0x55d0c5ec62d0;  1 drivers
v0x55d0c5a737d0_0 .net "w3", 0 0, L_0x55d0c5ec6340;  1 drivers
v0x55d0c5a73890_0 .net "w4", 0 0, L_0x55d0c5ec6400;  1 drivers
v0x55d0c5a739e0_0 .net "w5", 0 0, L_0x55d0c5ec6470;  1 drivers
S_0x55d0c5a73b40 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a721f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec6aa0 .functor XOR 1, L_0x55d0c5ec7070, L_0x55d0c5ec71a0, C4<0>, C4<0>;
L_0x55d0c5ec6b10 .functor XOR 1, L_0x55d0c5ec6aa0, L_0x55d0c5ec7320, C4<0>, C4<0>;
L_0x55d0c5ec6bd0 .functor AND 1, L_0x55d0c5ec7070, L_0x55d0c5ec71a0, C4<1>, C4<1>;
L_0x55d0c5ec6ce0 .functor AND 1, L_0x55d0c5ec7070, L_0x55d0c5ec7320, C4<1>, C4<1>;
L_0x55d0c5ec6da0 .functor AND 1, L_0x55d0c5ec71a0, L_0x55d0c5ec7320, C4<1>, C4<1>;
L_0x55d0c5ec6e10 .functor OR 1, L_0x55d0c5ec6bd0, L_0x55d0c5ec6ce0, C4<0>, C4<0>;
L_0x55d0c5ec6f60 .functor OR 1, L_0x55d0c5ec6da0, L_0x55d0c5ec6e10, C4<0>, C4<0>;
v0x55d0c5a73d70_0 .net "a", 0 0, L_0x55d0c5ec7070;  1 drivers
v0x55d0c5a73e30_0 .net "b", 0 0, L_0x55d0c5ec71a0;  1 drivers
v0x55d0c5a73ef0_0 .net "ca", 0 0, L_0x55d0c5ec6f60;  1 drivers
v0x55d0c5a73fc0_0 .net "cin", 0 0, L_0x55d0c5ec7320;  1 drivers
v0x55d0c5a74080_0 .net "sum", 0 0, L_0x55d0c5ec6b10;  1 drivers
v0x55d0c5a74190_0 .net "w1", 0 0, L_0x55d0c5ec6aa0;  1 drivers
v0x55d0c5a74250_0 .net "w2", 0 0, L_0x55d0c5ec6bd0;  1 drivers
v0x55d0c5a74310_0 .net "w3", 0 0, L_0x55d0c5ec6ce0;  1 drivers
v0x55d0c5a743d0_0 .net "w4", 0 0, L_0x55d0c5ec6da0;  1 drivers
v0x55d0c5a74520_0 .net "w5", 0 0, L_0x55d0c5ec6e10;  1 drivers
S_0x55d0c5a74680 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a721f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec7450 .functor XOR 1, L_0x55d0c5ec78f0, L_0x55d0c5ec7ab0, C4<0>, C4<0>;
L_0x55d0c5ec74c0 .functor XOR 1, L_0x55d0c5ec7450, L_0x55d0c5ec7c70, C4<0>, C4<0>;
L_0x55d0c5ec7530 .functor AND 1, L_0x55d0c5ec78f0, L_0x55d0c5ec7ab0, C4<1>, C4<1>;
L_0x55d0c5ec75a0 .functor AND 1, L_0x55d0c5ec78f0, L_0x55d0c5ec7c70, C4<1>, C4<1>;
L_0x55d0c5ec7660 .functor AND 1, L_0x55d0c5ec7ab0, L_0x55d0c5ec7c70, C4<1>, C4<1>;
L_0x55d0c5ec76d0 .functor OR 1, L_0x55d0c5ec7530, L_0x55d0c5ec75a0, C4<0>, C4<0>;
L_0x55d0c5ec77e0 .functor OR 1, L_0x55d0c5ec7660, L_0x55d0c5ec76d0, C4<0>, C4<0>;
v0x55d0c5a74880_0 .net "a", 0 0, L_0x55d0c5ec78f0;  1 drivers
v0x55d0c5a74960_0 .net "b", 0 0, L_0x55d0c5ec7ab0;  1 drivers
v0x55d0c5a74a20_0 .net "ca", 0 0, L_0x55d0c5ec77e0;  1 drivers
v0x55d0c5a74af0_0 .net "cin", 0 0, L_0x55d0c5ec7c70;  1 drivers
v0x55d0c5a74bb0_0 .net "sum", 0 0, L_0x55d0c5ec74c0;  1 drivers
v0x55d0c5a74cc0_0 .net "w1", 0 0, L_0x55d0c5ec7450;  1 drivers
v0x55d0c5a74d80_0 .net "w2", 0 0, L_0x55d0c5ec7530;  1 drivers
v0x55d0c5a74e40_0 .net "w3", 0 0, L_0x55d0c5ec75a0;  1 drivers
v0x55d0c5a74f00_0 .net "w4", 0 0, L_0x55d0c5ec7660;  1 drivers
v0x55d0c5a75050_0 .net "w5", 0 0, L_0x55d0c5ec76d0;  1 drivers
S_0x55d0c5a75c00 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5a6e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a7c820_0 .net "a", 7 0, L_0x55d0c5ecdf50;  1 drivers
v0x55d0c5a7c920_0 .net "b", 7 0, L_0x55d0c5ece040;  1 drivers
v0x55d0c5a7ca00_0 .net "ca", 7 0, L_0x55d0c5ecddc0;  1 drivers
v0x55d0c5a7cac0_0 .net "cin", 7 0, L_0x55d0c5ece130;  1 drivers
v0x55d0c5a7cba0_0 .net "sum", 7 0, L_0x55d0c5ecdc80;  1 drivers
L_0x55d0c5ecafe0 .part L_0x55d0c5ecdf50, 0, 4;
L_0x55d0c5ecb080 .part L_0x55d0c5ece040, 0, 4;
L_0x55d0c5ecb120 .part L_0x55d0c5ece130, 0, 4;
L_0x55d0c5ecd970 .part L_0x55d0c5ecdf50, 4, 4;
L_0x55d0c5ecda60 .part L_0x55d0c5ece040, 4, 4;
L_0x55d0c5ecdb50 .part L_0x55d0c5ece130, 4, 4;
L_0x55d0c5ecdc80 .concat8 [ 4 4 0 0], L_0x55d0c5ecadd0, L_0x55d0c5ecd760;
L_0x55d0c5ecddc0 .concat8 [ 4 4 0 0], L_0x55d0c5ecae70, L_0x55d0c5ecd800;
S_0x55d0c5a75e70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a75c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a78e60_0 .net "a", 3 0, L_0x55d0c5ecafe0;  1 drivers
v0x55d0c5a78f60_0 .net "b", 3 0, L_0x55d0c5ecb080;  1 drivers
v0x55d0c5a79040_0 .net "ca", 3 0, L_0x55d0c5ecae70;  1 drivers
v0x55d0c5a79100_0 .net "cin", 3 0, L_0x55d0c5ecb120;  1 drivers
v0x55d0c5a791e0_0 .net "sum", 3 0, L_0x55d0c5ecadd0;  1 drivers
L_0x55d0c5ec8d90 .part L_0x55d0c5ecafe0, 0, 1;
L_0x55d0c5ec8ec0 .part L_0x55d0c5ecb080, 0, 1;
L_0x55d0c5ec8ff0 .part L_0x55d0c5ecb120, 0, 1;
L_0x55d0c5ec9600 .part L_0x55d0c5ecafe0, 1, 1;
L_0x55d0c5ec9730 .part L_0x55d0c5ecb080, 1, 1;
L_0x55d0c5ec9860 .part L_0x55d0c5ecb120, 1, 1;
L_0x55d0c5ec9fa0 .part L_0x55d0c5ecafe0, 2, 1;
L_0x55d0c5eca0d0 .part L_0x55d0c5ecb080, 2, 1;
L_0x55d0c5eca250 .part L_0x55d0c5ecb120, 2, 1;
L_0x55d0c5eca820 .part L_0x55d0c5ecafe0, 3, 1;
L_0x55d0c5eca9e0 .part L_0x55d0c5ecb080, 3, 1;
L_0x55d0c5ecaba0 .part L_0x55d0c5ecb120, 3, 1;
L_0x55d0c5ecadd0 .concat8 [ 1 1 1 1], L_0x55d0c5ec8870, L_0x55d0c5ec9190, L_0x55d0c5ec9a40, L_0x55d0c5eca3f0;
L_0x55d0c5ecae70 .concat8 [ 1 1 1 1], L_0x55d0c5ec8c80, L_0x55d0c5ec94f0, L_0x55d0c5ec9e90, L_0x55d0c5eca710;
S_0x55d0c5a760f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a75e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec7e30 .functor XOR 1, L_0x55d0c5ec8d90, L_0x55d0c5ec8ec0, C4<0>, C4<0>;
L_0x55d0c5ec8870 .functor XOR 1, L_0x55d0c5ec7e30, L_0x55d0c5ec8ff0, C4<0>, C4<0>;
L_0x55d0c5ec8930 .functor AND 1, L_0x55d0c5ec8d90, L_0x55d0c5ec8ec0, C4<1>, C4<1>;
L_0x55d0c5ec8a40 .functor AND 1, L_0x55d0c5ec8d90, L_0x55d0c5ec8ff0, C4<1>, C4<1>;
L_0x55d0c5ec8b00 .functor AND 1, L_0x55d0c5ec8ec0, L_0x55d0c5ec8ff0, C4<1>, C4<1>;
L_0x55d0c5ec8b70 .functor OR 1, L_0x55d0c5ec8930, L_0x55d0c5ec8a40, C4<0>, C4<0>;
L_0x55d0c5ec8c80 .functor OR 1, L_0x55d0c5ec8b00, L_0x55d0c5ec8b70, C4<0>, C4<0>;
v0x55d0c5a76390_0 .net "a", 0 0, L_0x55d0c5ec8d90;  1 drivers
v0x55d0c5a76470_0 .net "b", 0 0, L_0x55d0c5ec8ec0;  1 drivers
v0x55d0c5a76530_0 .net "ca", 0 0, L_0x55d0c5ec8c80;  1 drivers
v0x55d0c5a76600_0 .net "cin", 0 0, L_0x55d0c5ec8ff0;  1 drivers
v0x55d0c5a766c0_0 .net "sum", 0 0, L_0x55d0c5ec8870;  1 drivers
v0x55d0c5a767d0_0 .net "w1", 0 0, L_0x55d0c5ec7e30;  1 drivers
v0x55d0c5a76890_0 .net "w2", 0 0, L_0x55d0c5ec8930;  1 drivers
v0x55d0c5a76950_0 .net "w3", 0 0, L_0x55d0c5ec8a40;  1 drivers
v0x55d0c5a76a10_0 .net "w4", 0 0, L_0x55d0c5ec8b00;  1 drivers
v0x55d0c5a76b60_0 .net "w5", 0 0, L_0x55d0c5ec8b70;  1 drivers
S_0x55d0c5a76cc0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a75e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec9120 .functor XOR 1, L_0x55d0c5ec9600, L_0x55d0c5ec9730, C4<0>, C4<0>;
L_0x55d0c5ec9190 .functor XOR 1, L_0x55d0c5ec9120, L_0x55d0c5ec9860, C4<0>, C4<0>;
L_0x55d0c5ec9200 .functor AND 1, L_0x55d0c5ec9600, L_0x55d0c5ec9730, C4<1>, C4<1>;
L_0x55d0c5ec9270 .functor AND 1, L_0x55d0c5ec9600, L_0x55d0c5ec9860, C4<1>, C4<1>;
L_0x55d0c5ec9330 .functor AND 1, L_0x55d0c5ec9730, L_0x55d0c5ec9860, C4<1>, C4<1>;
L_0x55d0c5ec93a0 .functor OR 1, L_0x55d0c5ec9200, L_0x55d0c5ec9270, C4<0>, C4<0>;
L_0x55d0c5ec94f0 .functor OR 1, L_0x55d0c5ec9330, L_0x55d0c5ec93a0, C4<0>, C4<0>;
v0x55d0c5a76ee0_0 .net "a", 0 0, L_0x55d0c5ec9600;  1 drivers
v0x55d0c5a76fa0_0 .net "b", 0 0, L_0x55d0c5ec9730;  1 drivers
v0x55d0c5a77060_0 .net "ca", 0 0, L_0x55d0c5ec94f0;  1 drivers
v0x55d0c5a77130_0 .net "cin", 0 0, L_0x55d0c5ec9860;  1 drivers
v0x55d0c5a771f0_0 .net "sum", 0 0, L_0x55d0c5ec9190;  1 drivers
v0x55d0c5a77300_0 .net "w1", 0 0, L_0x55d0c5ec9120;  1 drivers
v0x55d0c5a773c0_0 .net "w2", 0 0, L_0x55d0c5ec9200;  1 drivers
v0x55d0c5a77480_0 .net "w3", 0 0, L_0x55d0c5ec9270;  1 drivers
v0x55d0c5a77540_0 .net "w4", 0 0, L_0x55d0c5ec9330;  1 drivers
v0x55d0c5a77690_0 .net "w5", 0 0, L_0x55d0c5ec93a0;  1 drivers
S_0x55d0c5a777f0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a75e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ec99d0 .functor XOR 1, L_0x55d0c5ec9fa0, L_0x55d0c5eca0d0, C4<0>, C4<0>;
L_0x55d0c5ec9a40 .functor XOR 1, L_0x55d0c5ec99d0, L_0x55d0c5eca250, C4<0>, C4<0>;
L_0x55d0c5ec9b00 .functor AND 1, L_0x55d0c5ec9fa0, L_0x55d0c5eca0d0, C4<1>, C4<1>;
L_0x55d0c5ec9c10 .functor AND 1, L_0x55d0c5ec9fa0, L_0x55d0c5eca250, C4<1>, C4<1>;
L_0x55d0c5ec9cd0 .functor AND 1, L_0x55d0c5eca0d0, L_0x55d0c5eca250, C4<1>, C4<1>;
L_0x55d0c5ec9d40 .functor OR 1, L_0x55d0c5ec9b00, L_0x55d0c5ec9c10, C4<0>, C4<0>;
L_0x55d0c5ec9e90 .functor OR 1, L_0x55d0c5ec9cd0, L_0x55d0c5ec9d40, C4<0>, C4<0>;
v0x55d0c5a77a20_0 .net "a", 0 0, L_0x55d0c5ec9fa0;  1 drivers
v0x55d0c5a77ae0_0 .net "b", 0 0, L_0x55d0c5eca0d0;  1 drivers
v0x55d0c5a77ba0_0 .net "ca", 0 0, L_0x55d0c5ec9e90;  1 drivers
v0x55d0c5a77c70_0 .net "cin", 0 0, L_0x55d0c5eca250;  1 drivers
v0x55d0c5a77d30_0 .net "sum", 0 0, L_0x55d0c5ec9a40;  1 drivers
v0x55d0c5a77e40_0 .net "w1", 0 0, L_0x55d0c5ec99d0;  1 drivers
v0x55d0c5a77f00_0 .net "w2", 0 0, L_0x55d0c5ec9b00;  1 drivers
v0x55d0c5a77fc0_0 .net "w3", 0 0, L_0x55d0c5ec9c10;  1 drivers
v0x55d0c5a78080_0 .net "w4", 0 0, L_0x55d0c5ec9cd0;  1 drivers
v0x55d0c5a781d0_0 .net "w5", 0 0, L_0x55d0c5ec9d40;  1 drivers
S_0x55d0c5a78330 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a75e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eca380 .functor XOR 1, L_0x55d0c5eca820, L_0x55d0c5eca9e0, C4<0>, C4<0>;
L_0x55d0c5eca3f0 .functor XOR 1, L_0x55d0c5eca380, L_0x55d0c5ecaba0, C4<0>, C4<0>;
L_0x55d0c5eca460 .functor AND 1, L_0x55d0c5eca820, L_0x55d0c5eca9e0, C4<1>, C4<1>;
L_0x55d0c5eca4d0 .functor AND 1, L_0x55d0c5eca820, L_0x55d0c5ecaba0, C4<1>, C4<1>;
L_0x55d0c5eca590 .functor AND 1, L_0x55d0c5eca9e0, L_0x55d0c5ecaba0, C4<1>, C4<1>;
L_0x55d0c5eca600 .functor OR 1, L_0x55d0c5eca460, L_0x55d0c5eca4d0, C4<0>, C4<0>;
L_0x55d0c5eca710 .functor OR 1, L_0x55d0c5eca590, L_0x55d0c5eca600, C4<0>, C4<0>;
v0x55d0c5a78530_0 .net "a", 0 0, L_0x55d0c5eca820;  1 drivers
v0x55d0c5a78610_0 .net "b", 0 0, L_0x55d0c5eca9e0;  1 drivers
v0x55d0c5a786d0_0 .net "ca", 0 0, L_0x55d0c5eca710;  1 drivers
v0x55d0c5a787a0_0 .net "cin", 0 0, L_0x55d0c5ecaba0;  1 drivers
v0x55d0c5a78860_0 .net "sum", 0 0, L_0x55d0c5eca3f0;  1 drivers
v0x55d0c5a78970_0 .net "w1", 0 0, L_0x55d0c5eca380;  1 drivers
v0x55d0c5a78a30_0 .net "w2", 0 0, L_0x55d0c5eca460;  1 drivers
v0x55d0c5a78af0_0 .net "w3", 0 0, L_0x55d0c5eca4d0;  1 drivers
v0x55d0c5a78bb0_0 .net "w4", 0 0, L_0x55d0c5eca590;  1 drivers
v0x55d0c5a78d00_0 .net "w5", 0 0, L_0x55d0c5eca600;  1 drivers
S_0x55d0c5a79360 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a75c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a7c320_0 .net "a", 3 0, L_0x55d0c5ecd970;  1 drivers
v0x55d0c5a7c420_0 .net "b", 3 0, L_0x55d0c5ecda60;  1 drivers
v0x55d0c5a7c500_0 .net "ca", 3 0, L_0x55d0c5ecd800;  1 drivers
v0x55d0c5a7c5c0_0 .net "cin", 3 0, L_0x55d0c5ecdb50;  1 drivers
v0x55d0c5a7c6a0_0 .net "sum", 3 0, L_0x55d0c5ecd760;  1 drivers
L_0x55d0c5ecb720 .part L_0x55d0c5ecd970, 0, 1;
L_0x55d0c5ecb850 .part L_0x55d0c5ecda60, 0, 1;
L_0x55d0c5ecb980 .part L_0x55d0c5ecdb50, 0, 1;
L_0x55d0c5ecbf90 .part L_0x55d0c5ecd970, 1, 1;
L_0x55d0c5ecc0c0 .part L_0x55d0c5ecda60, 1, 1;
L_0x55d0c5ecc1f0 .part L_0x55d0c5ecdb50, 1, 1;
L_0x55d0c5ecc930 .part L_0x55d0c5ecd970, 2, 1;
L_0x55d0c5ecca60 .part L_0x55d0c5ecda60, 2, 1;
L_0x55d0c5eccbe0 .part L_0x55d0c5ecdb50, 2, 1;
L_0x55d0c5ecd1b0 .part L_0x55d0c5ecd970, 3, 1;
L_0x55d0c5ecd370 .part L_0x55d0c5ecda60, 3, 1;
L_0x55d0c5ecd530 .part L_0x55d0c5ecdb50, 3, 1;
L_0x55d0c5ecd760 .concat8 [ 1 1 1 1], L_0x55d0c5ecb1c0, L_0x55d0c5ecbb20, L_0x55d0c5ecc3d0, L_0x55d0c5eccd80;
L_0x55d0c5ecd800 .concat8 [ 1 1 1 1], L_0x55d0c5ecb610, L_0x55d0c5ecbe80, L_0x55d0c5ecc820, L_0x55d0c5ecd0a0;
S_0x55d0c5a795d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a79360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ecad60 .functor XOR 1, L_0x55d0c5ecb720, L_0x55d0c5ecb850, C4<0>, C4<0>;
L_0x55d0c5ecb1c0 .functor XOR 1, L_0x55d0c5ecad60, L_0x55d0c5ecb980, C4<0>, C4<0>;
L_0x55d0c5ecb280 .functor AND 1, L_0x55d0c5ecb720, L_0x55d0c5ecb850, C4<1>, C4<1>;
L_0x55d0c5ecb390 .functor AND 1, L_0x55d0c5ecb720, L_0x55d0c5ecb980, C4<1>, C4<1>;
L_0x55d0c5ecb450 .functor AND 1, L_0x55d0c5ecb850, L_0x55d0c5ecb980, C4<1>, C4<1>;
L_0x55d0c5ecb4c0 .functor OR 1, L_0x55d0c5ecb280, L_0x55d0c5ecb390, C4<0>, C4<0>;
L_0x55d0c5ecb610 .functor OR 1, L_0x55d0c5ecb450, L_0x55d0c5ecb4c0, C4<0>, C4<0>;
v0x55d0c5a79850_0 .net "a", 0 0, L_0x55d0c5ecb720;  1 drivers
v0x55d0c5a79930_0 .net "b", 0 0, L_0x55d0c5ecb850;  1 drivers
v0x55d0c5a799f0_0 .net "ca", 0 0, L_0x55d0c5ecb610;  1 drivers
v0x55d0c5a79ac0_0 .net "cin", 0 0, L_0x55d0c5ecb980;  1 drivers
v0x55d0c5a79b80_0 .net "sum", 0 0, L_0x55d0c5ecb1c0;  1 drivers
v0x55d0c5a79c90_0 .net "w1", 0 0, L_0x55d0c5ecad60;  1 drivers
v0x55d0c5a79d50_0 .net "w2", 0 0, L_0x55d0c5ecb280;  1 drivers
v0x55d0c5a79e10_0 .net "w3", 0 0, L_0x55d0c5ecb390;  1 drivers
v0x55d0c5a79ed0_0 .net "w4", 0 0, L_0x55d0c5ecb450;  1 drivers
v0x55d0c5a7a020_0 .net "w5", 0 0, L_0x55d0c5ecb4c0;  1 drivers
S_0x55d0c5a7a180 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a79360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ecbab0 .functor XOR 1, L_0x55d0c5ecbf90, L_0x55d0c5ecc0c0, C4<0>, C4<0>;
L_0x55d0c5ecbb20 .functor XOR 1, L_0x55d0c5ecbab0, L_0x55d0c5ecc1f0, C4<0>, C4<0>;
L_0x55d0c5ecbb90 .functor AND 1, L_0x55d0c5ecbf90, L_0x55d0c5ecc0c0, C4<1>, C4<1>;
L_0x55d0c5ecbc00 .functor AND 1, L_0x55d0c5ecbf90, L_0x55d0c5ecc1f0, C4<1>, C4<1>;
L_0x55d0c5ecbcc0 .functor AND 1, L_0x55d0c5ecc0c0, L_0x55d0c5ecc1f0, C4<1>, C4<1>;
L_0x55d0c5ecbd30 .functor OR 1, L_0x55d0c5ecbb90, L_0x55d0c5ecbc00, C4<0>, C4<0>;
L_0x55d0c5ecbe80 .functor OR 1, L_0x55d0c5ecbcc0, L_0x55d0c5ecbd30, C4<0>, C4<0>;
v0x55d0c5a7a3a0_0 .net "a", 0 0, L_0x55d0c5ecbf90;  1 drivers
v0x55d0c5a7a460_0 .net "b", 0 0, L_0x55d0c5ecc0c0;  1 drivers
v0x55d0c5a7a520_0 .net "ca", 0 0, L_0x55d0c5ecbe80;  1 drivers
v0x55d0c5a7a5f0_0 .net "cin", 0 0, L_0x55d0c5ecc1f0;  1 drivers
v0x55d0c5a7a6b0_0 .net "sum", 0 0, L_0x55d0c5ecbb20;  1 drivers
v0x55d0c5a7a7c0_0 .net "w1", 0 0, L_0x55d0c5ecbab0;  1 drivers
v0x55d0c5a7a880_0 .net "w2", 0 0, L_0x55d0c5ecbb90;  1 drivers
v0x55d0c5a7a940_0 .net "w3", 0 0, L_0x55d0c5ecbc00;  1 drivers
v0x55d0c5a7aa00_0 .net "w4", 0 0, L_0x55d0c5ecbcc0;  1 drivers
v0x55d0c5a7ab50_0 .net "w5", 0 0, L_0x55d0c5ecbd30;  1 drivers
S_0x55d0c5a7acb0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a79360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ecc360 .functor XOR 1, L_0x55d0c5ecc930, L_0x55d0c5ecca60, C4<0>, C4<0>;
L_0x55d0c5ecc3d0 .functor XOR 1, L_0x55d0c5ecc360, L_0x55d0c5eccbe0, C4<0>, C4<0>;
L_0x55d0c5ecc490 .functor AND 1, L_0x55d0c5ecc930, L_0x55d0c5ecca60, C4<1>, C4<1>;
L_0x55d0c5ecc5a0 .functor AND 1, L_0x55d0c5ecc930, L_0x55d0c5eccbe0, C4<1>, C4<1>;
L_0x55d0c5ecc660 .functor AND 1, L_0x55d0c5ecca60, L_0x55d0c5eccbe0, C4<1>, C4<1>;
L_0x55d0c5ecc6d0 .functor OR 1, L_0x55d0c5ecc490, L_0x55d0c5ecc5a0, C4<0>, C4<0>;
L_0x55d0c5ecc820 .functor OR 1, L_0x55d0c5ecc660, L_0x55d0c5ecc6d0, C4<0>, C4<0>;
v0x55d0c5a7aee0_0 .net "a", 0 0, L_0x55d0c5ecc930;  1 drivers
v0x55d0c5a7afa0_0 .net "b", 0 0, L_0x55d0c5ecca60;  1 drivers
v0x55d0c5a7b060_0 .net "ca", 0 0, L_0x55d0c5ecc820;  1 drivers
v0x55d0c5a7b130_0 .net "cin", 0 0, L_0x55d0c5eccbe0;  1 drivers
v0x55d0c5a7b1f0_0 .net "sum", 0 0, L_0x55d0c5ecc3d0;  1 drivers
v0x55d0c5a7b300_0 .net "w1", 0 0, L_0x55d0c5ecc360;  1 drivers
v0x55d0c5a7b3c0_0 .net "w2", 0 0, L_0x55d0c5ecc490;  1 drivers
v0x55d0c5a7b480_0 .net "w3", 0 0, L_0x55d0c5ecc5a0;  1 drivers
v0x55d0c5a7b540_0 .net "w4", 0 0, L_0x55d0c5ecc660;  1 drivers
v0x55d0c5a7b690_0 .net "w5", 0 0, L_0x55d0c5ecc6d0;  1 drivers
S_0x55d0c5a7b7f0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a79360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eccd10 .functor XOR 1, L_0x55d0c5ecd1b0, L_0x55d0c5ecd370, C4<0>, C4<0>;
L_0x55d0c5eccd80 .functor XOR 1, L_0x55d0c5eccd10, L_0x55d0c5ecd530, C4<0>, C4<0>;
L_0x55d0c5eccdf0 .functor AND 1, L_0x55d0c5ecd1b0, L_0x55d0c5ecd370, C4<1>, C4<1>;
L_0x55d0c5ecce60 .functor AND 1, L_0x55d0c5ecd1b0, L_0x55d0c5ecd530, C4<1>, C4<1>;
L_0x55d0c5eccf20 .functor AND 1, L_0x55d0c5ecd370, L_0x55d0c5ecd530, C4<1>, C4<1>;
L_0x55d0c5eccf90 .functor OR 1, L_0x55d0c5eccdf0, L_0x55d0c5ecce60, C4<0>, C4<0>;
L_0x55d0c5ecd0a0 .functor OR 1, L_0x55d0c5eccf20, L_0x55d0c5eccf90, C4<0>, C4<0>;
v0x55d0c5a7b9f0_0 .net "a", 0 0, L_0x55d0c5ecd1b0;  1 drivers
v0x55d0c5a7bad0_0 .net "b", 0 0, L_0x55d0c5ecd370;  1 drivers
v0x55d0c5a7bb90_0 .net "ca", 0 0, L_0x55d0c5ecd0a0;  1 drivers
v0x55d0c5a7bc60_0 .net "cin", 0 0, L_0x55d0c5ecd530;  1 drivers
v0x55d0c5a7bd20_0 .net "sum", 0 0, L_0x55d0c5eccd80;  1 drivers
v0x55d0c5a7be30_0 .net "w1", 0 0, L_0x55d0c5eccd10;  1 drivers
v0x55d0c5a7bef0_0 .net "w2", 0 0, L_0x55d0c5eccdf0;  1 drivers
v0x55d0c5a7bfb0_0 .net "w3", 0 0, L_0x55d0c5ecce60;  1 drivers
v0x55d0c5a7c070_0 .net "w4", 0 0, L_0x55d0c5eccf20;  1 drivers
v0x55d0c5a7c1c0_0 .net "w5", 0 0, L_0x55d0c5eccf90;  1 drivers
S_0x55d0c5a7d2c0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5a6e550;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5a8b840_0 .net "a", 15 0, L_0x55d0c5ed98d0;  1 drivers
v0x55d0c5a8b940_0 .net "b", 15 0, L_0x55d0c5ed99c0;  1 drivers
v0x55d0c5a8ba20_0 .net "ca", 15 0, L_0x55d0c5ed9740;  1 drivers
v0x55d0c5a8bae0_0 .net "cin", 15 0, L_0x55d0c5ed9ab0;  1 drivers
v0x55d0c5a8bbc0_0 .net "sum", 15 0, L_0x55d0c5ed9600;  1 drivers
L_0x55d0c5ed3c70 .part L_0x55d0c5ed98d0, 0, 8;
L_0x55d0c5ed3d10 .part L_0x55d0c5ed99c0, 0, 8;
L_0x55d0c5ed3db0 .part L_0x55d0c5ed9ab0, 0, 8;
L_0x55d0c5ed9330 .part L_0x55d0c5ed98d0, 8, 8;
L_0x55d0c5ed9420 .part L_0x55d0c5ed99c0, 8, 8;
L_0x55d0c5ed9510 .part L_0x55d0c5ed9ab0, 8, 8;
L_0x55d0c5ed9600 .concat8 [ 8 8 0 0], L_0x55d0c5ed39a0, L_0x55d0c5ed9060;
L_0x55d0c5ed9740 .concat8 [ 8 8 0 0], L_0x55d0c5ed3ae0, L_0x55d0c5ed91a0;
S_0x55d0c5a7d530 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5a7d2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a84180_0 .net "a", 7 0, L_0x55d0c5ed3c70;  1 drivers
v0x55d0c5a84280_0 .net "b", 7 0, L_0x55d0c5ed3d10;  1 drivers
v0x55d0c5a84360_0 .net "ca", 7 0, L_0x55d0c5ed3ae0;  1 drivers
v0x55d0c5a84420_0 .net "cin", 7 0, L_0x55d0c5ed3db0;  1 drivers
v0x55d0c5a84500_0 .net "sum", 7 0, L_0x55d0c5ed39a0;  1 drivers
L_0x55d0c5ed0e40 .part L_0x55d0c5ed3c70, 0, 4;
L_0x55d0c5ed0ee0 .part L_0x55d0c5ed3d10, 0, 4;
L_0x55d0c5ed0f80 .part L_0x55d0c5ed3db0, 0, 4;
L_0x55d0c5ed36d0 .part L_0x55d0c5ed3c70, 4, 4;
L_0x55d0c5ed37c0 .part L_0x55d0c5ed3d10, 4, 4;
L_0x55d0c5ed38b0 .part L_0x55d0c5ed3db0, 4, 4;
L_0x55d0c5ed39a0 .concat8 [ 4 4 0 0], L_0x55d0c5ed0be0, L_0x55d0c5ed34c0;
L_0x55d0c5ed3ae0 .concat8 [ 4 4 0 0], L_0x55d0c5ed0c80, L_0x55d0c5ed3560;
S_0x55d0c5a7d7b0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a7d530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a807c0_0 .net "a", 3 0, L_0x55d0c5ed0e40;  1 drivers
v0x55d0c5a808c0_0 .net "b", 3 0, L_0x55d0c5ed0ee0;  1 drivers
v0x55d0c5a809a0_0 .net "ca", 3 0, L_0x55d0c5ed0c80;  1 drivers
v0x55d0c5a80a60_0 .net "cin", 3 0, L_0x55d0c5ed0f80;  1 drivers
v0x55d0c5a80b40_0 .net "sum", 3 0, L_0x55d0c5ed0be0;  1 drivers
L_0x55d0c5ecebf0 .part L_0x55d0c5ed0e40, 0, 1;
L_0x55d0c5eced20 .part L_0x55d0c5ed0ee0, 0, 1;
L_0x55d0c5ecee50 .part L_0x55d0c5ed0f80, 0, 1;
L_0x55d0c5ecf460 .part L_0x55d0c5ed0e40, 1, 1;
L_0x55d0c5ecf590 .part L_0x55d0c5ed0ee0, 1, 1;
L_0x55d0c5ecf6c0 .part L_0x55d0c5ed0f80, 1, 1;
L_0x55d0c5ecfe00 .part L_0x55d0c5ed0e40, 2, 1;
L_0x55d0c5ecff30 .part L_0x55d0c5ed0ee0, 2, 1;
L_0x55d0c5ed0060 .part L_0x55d0c5ed0f80, 2, 1;
L_0x55d0c5ed0630 .part L_0x55d0c5ed0e40, 3, 1;
L_0x55d0c5ed07f0 .part L_0x55d0c5ed0ee0, 3, 1;
L_0x55d0c5ed09b0 .part L_0x55d0c5ed0f80, 3, 1;
L_0x55d0c5ed0be0 .concat8 [ 1 1 1 1], L_0x55d0c5ece6d0, L_0x55d0c5eceff0, L_0x55d0c5ecf8a0, L_0x55d0c5ed0200;
L_0x55d0c5ed0c80 .concat8 [ 1 1 1 1], L_0x55d0c5eceae0, L_0x55d0c5ecf350, L_0x55d0c5ecfcf0, L_0x55d0c5ed0520;
S_0x55d0c5a7da50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a7d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ecd6f0 .functor XOR 1, L_0x55d0c5ecebf0, L_0x55d0c5eced20, C4<0>, C4<0>;
L_0x55d0c5ece6d0 .functor XOR 1, L_0x55d0c5ecd6f0, L_0x55d0c5ecee50, C4<0>, C4<0>;
L_0x55d0c5ece790 .functor AND 1, L_0x55d0c5ecebf0, L_0x55d0c5eced20, C4<1>, C4<1>;
L_0x55d0c5ece8a0 .functor AND 1, L_0x55d0c5ecebf0, L_0x55d0c5ecee50, C4<1>, C4<1>;
L_0x55d0c5ece960 .functor AND 1, L_0x55d0c5eced20, L_0x55d0c5ecee50, C4<1>, C4<1>;
L_0x55d0c5ece9d0 .functor OR 1, L_0x55d0c5ece790, L_0x55d0c5ece8a0, C4<0>, C4<0>;
L_0x55d0c5eceae0 .functor OR 1, L_0x55d0c5ece960, L_0x55d0c5ece9d0, C4<0>, C4<0>;
v0x55d0c5a7dcf0_0 .net "a", 0 0, L_0x55d0c5ecebf0;  1 drivers
v0x55d0c5a7ddd0_0 .net "b", 0 0, L_0x55d0c5eced20;  1 drivers
v0x55d0c5a7de90_0 .net "ca", 0 0, L_0x55d0c5eceae0;  1 drivers
v0x55d0c5a7df60_0 .net "cin", 0 0, L_0x55d0c5ecee50;  1 drivers
v0x55d0c5a7e020_0 .net "sum", 0 0, L_0x55d0c5ece6d0;  1 drivers
v0x55d0c5a7e130_0 .net "w1", 0 0, L_0x55d0c5ecd6f0;  1 drivers
v0x55d0c5a7e1f0_0 .net "w2", 0 0, L_0x55d0c5ece790;  1 drivers
v0x55d0c5a7e2b0_0 .net "w3", 0 0, L_0x55d0c5ece8a0;  1 drivers
v0x55d0c5a7e370_0 .net "w4", 0 0, L_0x55d0c5ece960;  1 drivers
v0x55d0c5a7e4c0_0 .net "w5", 0 0, L_0x55d0c5ece9d0;  1 drivers
S_0x55d0c5a7e620 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a7d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ecef80 .functor XOR 1, L_0x55d0c5ecf460, L_0x55d0c5ecf590, C4<0>, C4<0>;
L_0x55d0c5eceff0 .functor XOR 1, L_0x55d0c5ecef80, L_0x55d0c5ecf6c0, C4<0>, C4<0>;
L_0x55d0c5ecf060 .functor AND 1, L_0x55d0c5ecf460, L_0x55d0c5ecf590, C4<1>, C4<1>;
L_0x55d0c5ecf0d0 .functor AND 1, L_0x55d0c5ecf460, L_0x55d0c5ecf6c0, C4<1>, C4<1>;
L_0x55d0c5ecf190 .functor AND 1, L_0x55d0c5ecf590, L_0x55d0c5ecf6c0, C4<1>, C4<1>;
L_0x55d0c5ecf200 .functor OR 1, L_0x55d0c5ecf060, L_0x55d0c5ecf0d0, C4<0>, C4<0>;
L_0x55d0c5ecf350 .functor OR 1, L_0x55d0c5ecf190, L_0x55d0c5ecf200, C4<0>, C4<0>;
v0x55d0c5a7e840_0 .net "a", 0 0, L_0x55d0c5ecf460;  1 drivers
v0x55d0c5a7e900_0 .net "b", 0 0, L_0x55d0c5ecf590;  1 drivers
v0x55d0c5a7e9c0_0 .net "ca", 0 0, L_0x55d0c5ecf350;  1 drivers
v0x55d0c5a7ea90_0 .net "cin", 0 0, L_0x55d0c5ecf6c0;  1 drivers
v0x55d0c5a7eb50_0 .net "sum", 0 0, L_0x55d0c5eceff0;  1 drivers
v0x55d0c5a7ec60_0 .net "w1", 0 0, L_0x55d0c5ecef80;  1 drivers
v0x55d0c5a7ed20_0 .net "w2", 0 0, L_0x55d0c5ecf060;  1 drivers
v0x55d0c5a7ede0_0 .net "w3", 0 0, L_0x55d0c5ecf0d0;  1 drivers
v0x55d0c5a7eea0_0 .net "w4", 0 0, L_0x55d0c5ecf190;  1 drivers
v0x55d0c5a7eff0_0 .net "w5", 0 0, L_0x55d0c5ecf200;  1 drivers
S_0x55d0c5a7f150 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a7d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ecf830 .functor XOR 1, L_0x55d0c5ecfe00, L_0x55d0c5ecff30, C4<0>, C4<0>;
L_0x55d0c5ecf8a0 .functor XOR 1, L_0x55d0c5ecf830, L_0x55d0c5ed0060, C4<0>, C4<0>;
L_0x55d0c5ecf960 .functor AND 1, L_0x55d0c5ecfe00, L_0x55d0c5ecff30, C4<1>, C4<1>;
L_0x55d0c5ecfa70 .functor AND 1, L_0x55d0c5ecfe00, L_0x55d0c5ed0060, C4<1>, C4<1>;
L_0x55d0c5ecfb30 .functor AND 1, L_0x55d0c5ecff30, L_0x55d0c5ed0060, C4<1>, C4<1>;
L_0x55d0c5ecfba0 .functor OR 1, L_0x55d0c5ecf960, L_0x55d0c5ecfa70, C4<0>, C4<0>;
L_0x55d0c5ecfcf0 .functor OR 1, L_0x55d0c5ecfb30, L_0x55d0c5ecfba0, C4<0>, C4<0>;
v0x55d0c5a7f380_0 .net "a", 0 0, L_0x55d0c5ecfe00;  1 drivers
v0x55d0c5a7f440_0 .net "b", 0 0, L_0x55d0c5ecff30;  1 drivers
v0x55d0c5a7f500_0 .net "ca", 0 0, L_0x55d0c5ecfcf0;  1 drivers
v0x55d0c5a7f5d0_0 .net "cin", 0 0, L_0x55d0c5ed0060;  1 drivers
v0x55d0c5a7f690_0 .net "sum", 0 0, L_0x55d0c5ecf8a0;  1 drivers
v0x55d0c5a7f7a0_0 .net "w1", 0 0, L_0x55d0c5ecf830;  1 drivers
v0x55d0c5a7f860_0 .net "w2", 0 0, L_0x55d0c5ecf960;  1 drivers
v0x55d0c5a7f920_0 .net "w3", 0 0, L_0x55d0c5ecfa70;  1 drivers
v0x55d0c5a7f9e0_0 .net "w4", 0 0, L_0x55d0c5ecfb30;  1 drivers
v0x55d0c5a7fb30_0 .net "w5", 0 0, L_0x55d0c5ecfba0;  1 drivers
S_0x55d0c5a7fc90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a7d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed0190 .functor XOR 1, L_0x55d0c5ed0630, L_0x55d0c5ed07f0, C4<0>, C4<0>;
L_0x55d0c5ed0200 .functor XOR 1, L_0x55d0c5ed0190, L_0x55d0c5ed09b0, C4<0>, C4<0>;
L_0x55d0c5ed0270 .functor AND 1, L_0x55d0c5ed0630, L_0x55d0c5ed07f0, C4<1>, C4<1>;
L_0x55d0c5ed02e0 .functor AND 1, L_0x55d0c5ed0630, L_0x55d0c5ed09b0, C4<1>, C4<1>;
L_0x55d0c5ed03a0 .functor AND 1, L_0x55d0c5ed07f0, L_0x55d0c5ed09b0, C4<1>, C4<1>;
L_0x55d0c5ed0410 .functor OR 1, L_0x55d0c5ed0270, L_0x55d0c5ed02e0, C4<0>, C4<0>;
L_0x55d0c5ed0520 .functor OR 1, L_0x55d0c5ed03a0, L_0x55d0c5ed0410, C4<0>, C4<0>;
v0x55d0c5a7fe90_0 .net "a", 0 0, L_0x55d0c5ed0630;  1 drivers
v0x55d0c5a7ff70_0 .net "b", 0 0, L_0x55d0c5ed07f0;  1 drivers
v0x55d0c5a80030_0 .net "ca", 0 0, L_0x55d0c5ed0520;  1 drivers
v0x55d0c5a80100_0 .net "cin", 0 0, L_0x55d0c5ed09b0;  1 drivers
v0x55d0c5a801c0_0 .net "sum", 0 0, L_0x55d0c5ed0200;  1 drivers
v0x55d0c5a802d0_0 .net "w1", 0 0, L_0x55d0c5ed0190;  1 drivers
v0x55d0c5a80390_0 .net "w2", 0 0, L_0x55d0c5ed0270;  1 drivers
v0x55d0c5a80450_0 .net "w3", 0 0, L_0x55d0c5ed02e0;  1 drivers
v0x55d0c5a80510_0 .net "w4", 0 0, L_0x55d0c5ed03a0;  1 drivers
v0x55d0c5a80660_0 .net "w5", 0 0, L_0x55d0c5ed0410;  1 drivers
S_0x55d0c5a80cc0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a7d530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a83c80_0 .net "a", 3 0, L_0x55d0c5ed36d0;  1 drivers
v0x55d0c5a83d80_0 .net "b", 3 0, L_0x55d0c5ed37c0;  1 drivers
v0x55d0c5a83e60_0 .net "ca", 3 0, L_0x55d0c5ed3560;  1 drivers
v0x55d0c5a83f20_0 .net "cin", 3 0, L_0x55d0c5ed38b0;  1 drivers
v0x55d0c5a84000_0 .net "sum", 3 0, L_0x55d0c5ed34c0;  1 drivers
L_0x55d0c5ed1540 .part L_0x55d0c5ed36d0, 0, 1;
L_0x55d0c5ed1670 .part L_0x55d0c5ed37c0, 0, 1;
L_0x55d0c5ed17a0 .part L_0x55d0c5ed38b0, 0, 1;
L_0x55d0c5ed1d70 .part L_0x55d0c5ed36d0, 1, 1;
L_0x55d0c5ed1ea0 .part L_0x55d0c5ed37c0, 1, 1;
L_0x55d0c5ed1fd0 .part L_0x55d0c5ed38b0, 1, 1;
L_0x55d0c5ed2690 .part L_0x55d0c5ed36d0, 2, 1;
L_0x55d0c5ed27c0 .part L_0x55d0c5ed37c0, 2, 1;
L_0x55d0c5ed2940 .part L_0x55d0c5ed38b0, 2, 1;
L_0x55d0c5ed2f10 .part L_0x55d0c5ed36d0, 3, 1;
L_0x55d0c5ed30d0 .part L_0x55d0c5ed37c0, 3, 1;
L_0x55d0c5ed3290 .part L_0x55d0c5ed38b0, 3, 1;
L_0x55d0c5ed34c0 .concat8 [ 1 1 1 1], L_0x55d0c5ed1020, L_0x55d0c5ed1940, L_0x55d0c5ed2170, L_0x55d0c5ed2ae0;
L_0x55d0c5ed3560 .concat8 [ 1 1 1 1], L_0x55d0c5ed1430, L_0x55d0c5ed1c60, L_0x55d0c5ed2580, L_0x55d0c5ed2e00;
S_0x55d0c5a80f30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a80cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed0b70 .functor XOR 1, L_0x55d0c5ed1540, L_0x55d0c5ed1670, C4<0>, C4<0>;
L_0x55d0c5ed1020 .functor XOR 1, L_0x55d0c5ed0b70, L_0x55d0c5ed17a0, C4<0>, C4<0>;
L_0x55d0c5ed10e0 .functor AND 1, L_0x55d0c5ed1540, L_0x55d0c5ed1670, C4<1>, C4<1>;
L_0x55d0c5ed11f0 .functor AND 1, L_0x55d0c5ed1540, L_0x55d0c5ed17a0, C4<1>, C4<1>;
L_0x55d0c5ed12b0 .functor AND 1, L_0x55d0c5ed1670, L_0x55d0c5ed17a0, C4<1>, C4<1>;
L_0x55d0c5ed1320 .functor OR 1, L_0x55d0c5ed10e0, L_0x55d0c5ed11f0, C4<0>, C4<0>;
L_0x55d0c5ed1430 .functor OR 1, L_0x55d0c5ed12b0, L_0x55d0c5ed1320, C4<0>, C4<0>;
v0x55d0c5a811b0_0 .net "a", 0 0, L_0x55d0c5ed1540;  1 drivers
v0x55d0c5a81290_0 .net "b", 0 0, L_0x55d0c5ed1670;  1 drivers
v0x55d0c5a81350_0 .net "ca", 0 0, L_0x55d0c5ed1430;  1 drivers
v0x55d0c5a81420_0 .net "cin", 0 0, L_0x55d0c5ed17a0;  1 drivers
v0x55d0c5a814e0_0 .net "sum", 0 0, L_0x55d0c5ed1020;  1 drivers
v0x55d0c5a815f0_0 .net "w1", 0 0, L_0x55d0c5ed0b70;  1 drivers
v0x55d0c5a816b0_0 .net "w2", 0 0, L_0x55d0c5ed10e0;  1 drivers
v0x55d0c5a81770_0 .net "w3", 0 0, L_0x55d0c5ed11f0;  1 drivers
v0x55d0c5a81830_0 .net "w4", 0 0, L_0x55d0c5ed12b0;  1 drivers
v0x55d0c5a81980_0 .net "w5", 0 0, L_0x55d0c5ed1320;  1 drivers
S_0x55d0c5a81ae0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a80cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed18d0 .functor XOR 1, L_0x55d0c5ed1d70, L_0x55d0c5ed1ea0, C4<0>, C4<0>;
L_0x55d0c5ed1940 .functor XOR 1, L_0x55d0c5ed18d0, L_0x55d0c5ed1fd0, C4<0>, C4<0>;
L_0x55d0c5ed19b0 .functor AND 1, L_0x55d0c5ed1d70, L_0x55d0c5ed1ea0, C4<1>, C4<1>;
L_0x55d0c5ed1a20 .functor AND 1, L_0x55d0c5ed1d70, L_0x55d0c5ed1fd0, C4<1>, C4<1>;
L_0x55d0c5ed1ae0 .functor AND 1, L_0x55d0c5ed1ea0, L_0x55d0c5ed1fd0, C4<1>, C4<1>;
L_0x55d0c5ed1b50 .functor OR 1, L_0x55d0c5ed19b0, L_0x55d0c5ed1a20, C4<0>, C4<0>;
L_0x55d0c5ed1c60 .functor OR 1, L_0x55d0c5ed1ae0, L_0x55d0c5ed1b50, C4<0>, C4<0>;
v0x55d0c5a81d00_0 .net "a", 0 0, L_0x55d0c5ed1d70;  1 drivers
v0x55d0c5a81dc0_0 .net "b", 0 0, L_0x55d0c5ed1ea0;  1 drivers
v0x55d0c5a81e80_0 .net "ca", 0 0, L_0x55d0c5ed1c60;  1 drivers
v0x55d0c5a81f50_0 .net "cin", 0 0, L_0x55d0c5ed1fd0;  1 drivers
v0x55d0c5a82010_0 .net "sum", 0 0, L_0x55d0c5ed1940;  1 drivers
v0x55d0c5a82120_0 .net "w1", 0 0, L_0x55d0c5ed18d0;  1 drivers
v0x55d0c5a821e0_0 .net "w2", 0 0, L_0x55d0c5ed19b0;  1 drivers
v0x55d0c5a822a0_0 .net "w3", 0 0, L_0x55d0c5ed1a20;  1 drivers
v0x55d0c5a82360_0 .net "w4", 0 0, L_0x55d0c5ed1ae0;  1 drivers
v0x55d0c5a824b0_0 .net "w5", 0 0, L_0x55d0c5ed1b50;  1 drivers
S_0x55d0c5a82610 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a80cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed2100 .functor XOR 1, L_0x55d0c5ed2690, L_0x55d0c5ed27c0, C4<0>, C4<0>;
L_0x55d0c5ed2170 .functor XOR 1, L_0x55d0c5ed2100, L_0x55d0c5ed2940, C4<0>, C4<0>;
L_0x55d0c5ed2230 .functor AND 1, L_0x55d0c5ed2690, L_0x55d0c5ed27c0, C4<1>, C4<1>;
L_0x55d0c5ed2340 .functor AND 1, L_0x55d0c5ed2690, L_0x55d0c5ed2940, C4<1>, C4<1>;
L_0x55d0c5ed2400 .functor AND 1, L_0x55d0c5ed27c0, L_0x55d0c5ed2940, C4<1>, C4<1>;
L_0x55d0c5ed2470 .functor OR 1, L_0x55d0c5ed2230, L_0x55d0c5ed2340, C4<0>, C4<0>;
L_0x55d0c5ed2580 .functor OR 1, L_0x55d0c5ed2400, L_0x55d0c5ed2470, C4<0>, C4<0>;
v0x55d0c5a82840_0 .net "a", 0 0, L_0x55d0c5ed2690;  1 drivers
v0x55d0c5a82900_0 .net "b", 0 0, L_0x55d0c5ed27c0;  1 drivers
v0x55d0c5a829c0_0 .net "ca", 0 0, L_0x55d0c5ed2580;  1 drivers
v0x55d0c5a82a90_0 .net "cin", 0 0, L_0x55d0c5ed2940;  1 drivers
v0x55d0c5a82b50_0 .net "sum", 0 0, L_0x55d0c5ed2170;  1 drivers
v0x55d0c5a82c60_0 .net "w1", 0 0, L_0x55d0c5ed2100;  1 drivers
v0x55d0c5a82d20_0 .net "w2", 0 0, L_0x55d0c5ed2230;  1 drivers
v0x55d0c5a82de0_0 .net "w3", 0 0, L_0x55d0c5ed2340;  1 drivers
v0x55d0c5a82ea0_0 .net "w4", 0 0, L_0x55d0c5ed2400;  1 drivers
v0x55d0c5a82ff0_0 .net "w5", 0 0, L_0x55d0c5ed2470;  1 drivers
S_0x55d0c5a83150 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a80cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed2a70 .functor XOR 1, L_0x55d0c5ed2f10, L_0x55d0c5ed30d0, C4<0>, C4<0>;
L_0x55d0c5ed2ae0 .functor XOR 1, L_0x55d0c5ed2a70, L_0x55d0c5ed3290, C4<0>, C4<0>;
L_0x55d0c5ed2b50 .functor AND 1, L_0x55d0c5ed2f10, L_0x55d0c5ed30d0, C4<1>, C4<1>;
L_0x55d0c5ed2bc0 .functor AND 1, L_0x55d0c5ed2f10, L_0x55d0c5ed3290, C4<1>, C4<1>;
L_0x55d0c5ed2c80 .functor AND 1, L_0x55d0c5ed30d0, L_0x55d0c5ed3290, C4<1>, C4<1>;
L_0x55d0c5ed2cf0 .functor OR 1, L_0x55d0c5ed2b50, L_0x55d0c5ed2bc0, C4<0>, C4<0>;
L_0x55d0c5ed2e00 .functor OR 1, L_0x55d0c5ed2c80, L_0x55d0c5ed2cf0, C4<0>, C4<0>;
v0x55d0c5a83350_0 .net "a", 0 0, L_0x55d0c5ed2f10;  1 drivers
v0x55d0c5a83430_0 .net "b", 0 0, L_0x55d0c5ed30d0;  1 drivers
v0x55d0c5a834f0_0 .net "ca", 0 0, L_0x55d0c5ed2e00;  1 drivers
v0x55d0c5a835c0_0 .net "cin", 0 0, L_0x55d0c5ed3290;  1 drivers
v0x55d0c5a83680_0 .net "sum", 0 0, L_0x55d0c5ed2ae0;  1 drivers
v0x55d0c5a83790_0 .net "w1", 0 0, L_0x55d0c5ed2a70;  1 drivers
v0x55d0c5a83850_0 .net "w2", 0 0, L_0x55d0c5ed2b50;  1 drivers
v0x55d0c5a83910_0 .net "w3", 0 0, L_0x55d0c5ed2bc0;  1 drivers
v0x55d0c5a839d0_0 .net "w4", 0 0, L_0x55d0c5ed2c80;  1 drivers
v0x55d0c5a83b20_0 .net "w5", 0 0, L_0x55d0c5ed2cf0;  1 drivers
S_0x55d0c5a846d0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5a7d2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a8b2f0_0 .net "a", 7 0, L_0x55d0c5ed9330;  1 drivers
v0x55d0c5a8b3f0_0 .net "b", 7 0, L_0x55d0c5ed9420;  1 drivers
v0x55d0c5a8b4d0_0 .net "ca", 7 0, L_0x55d0c5ed91a0;  1 drivers
v0x55d0c5a8b590_0 .net "cin", 7 0, L_0x55d0c5ed9510;  1 drivers
v0x55d0c5a8b670_0 .net "sum", 7 0, L_0x55d0c5ed9060;  1 drivers
L_0x55d0c5ed6500 .part L_0x55d0c5ed9330, 0, 4;
L_0x55d0c5ed65a0 .part L_0x55d0c5ed9420, 0, 4;
L_0x55d0c5ed6640 .part L_0x55d0c5ed9510, 0, 4;
L_0x55d0c5ed8d90 .part L_0x55d0c5ed9330, 4, 4;
L_0x55d0c5ed8e80 .part L_0x55d0c5ed9420, 4, 4;
L_0x55d0c5ed8f70 .part L_0x55d0c5ed9510, 4, 4;
L_0x55d0c5ed9060 .concat8 [ 4 4 0 0], L_0x55d0c5ed62f0, L_0x55d0c5ed8b80;
L_0x55d0c5ed91a0 .concat8 [ 4 4 0 0], L_0x55d0c5ed6390, L_0x55d0c5ed8c20;
S_0x55d0c5a84940 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a846d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a87930_0 .net "a", 3 0, L_0x55d0c5ed6500;  1 drivers
v0x55d0c5a87a30_0 .net "b", 3 0, L_0x55d0c5ed65a0;  1 drivers
v0x55d0c5a87b10_0 .net "ca", 3 0, L_0x55d0c5ed6390;  1 drivers
v0x55d0c5a87bd0_0 .net "cin", 3 0, L_0x55d0c5ed6640;  1 drivers
v0x55d0c5a87cb0_0 .net "sum", 3 0, L_0x55d0c5ed62f0;  1 drivers
L_0x55d0c5ed4370 .part L_0x55d0c5ed6500, 0, 1;
L_0x55d0c5ed44a0 .part L_0x55d0c5ed65a0, 0, 1;
L_0x55d0c5ed45d0 .part L_0x55d0c5ed6640, 0, 1;
L_0x55d0c5ed4ba0 .part L_0x55d0c5ed6500, 1, 1;
L_0x55d0c5ed4cd0 .part L_0x55d0c5ed65a0, 1, 1;
L_0x55d0c5ed4e00 .part L_0x55d0c5ed6640, 1, 1;
L_0x55d0c5ed54c0 .part L_0x55d0c5ed6500, 2, 1;
L_0x55d0c5ed55f0 .part L_0x55d0c5ed65a0, 2, 1;
L_0x55d0c5ed5770 .part L_0x55d0c5ed6640, 2, 1;
L_0x55d0c5ed5d40 .part L_0x55d0c5ed6500, 3, 1;
L_0x55d0c5ed5f00 .part L_0x55d0c5ed65a0, 3, 1;
L_0x55d0c5ed60c0 .part L_0x55d0c5ed6640, 3, 1;
L_0x55d0c5ed62f0 .concat8 [ 1 1 1 1], L_0x55d0c5ed3e50, L_0x55d0c5ed4770, L_0x55d0c5ed4fa0, L_0x55d0c5ed5910;
L_0x55d0c5ed6390 .concat8 [ 1 1 1 1], L_0x55d0c5ed4260, L_0x55d0c5ed4a90, L_0x55d0c5ed53b0, L_0x55d0c5ed5c30;
S_0x55d0c5a84bc0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a84940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed3450 .functor XOR 1, L_0x55d0c5ed4370, L_0x55d0c5ed44a0, C4<0>, C4<0>;
L_0x55d0c5ed3e50 .functor XOR 1, L_0x55d0c5ed3450, L_0x55d0c5ed45d0, C4<0>, C4<0>;
L_0x55d0c5ed3f10 .functor AND 1, L_0x55d0c5ed4370, L_0x55d0c5ed44a0, C4<1>, C4<1>;
L_0x55d0c5ed4020 .functor AND 1, L_0x55d0c5ed4370, L_0x55d0c5ed45d0, C4<1>, C4<1>;
L_0x55d0c5ed40e0 .functor AND 1, L_0x55d0c5ed44a0, L_0x55d0c5ed45d0, C4<1>, C4<1>;
L_0x55d0c5ed4150 .functor OR 1, L_0x55d0c5ed3f10, L_0x55d0c5ed4020, C4<0>, C4<0>;
L_0x55d0c5ed4260 .functor OR 1, L_0x55d0c5ed40e0, L_0x55d0c5ed4150, C4<0>, C4<0>;
v0x55d0c5a84e60_0 .net "a", 0 0, L_0x55d0c5ed4370;  1 drivers
v0x55d0c5a84f40_0 .net "b", 0 0, L_0x55d0c5ed44a0;  1 drivers
v0x55d0c5a85000_0 .net "ca", 0 0, L_0x55d0c5ed4260;  1 drivers
v0x55d0c5a850d0_0 .net "cin", 0 0, L_0x55d0c5ed45d0;  1 drivers
v0x55d0c5a85190_0 .net "sum", 0 0, L_0x55d0c5ed3e50;  1 drivers
v0x55d0c5a852a0_0 .net "w1", 0 0, L_0x55d0c5ed3450;  1 drivers
v0x55d0c5a85360_0 .net "w2", 0 0, L_0x55d0c5ed3f10;  1 drivers
v0x55d0c5a85420_0 .net "w3", 0 0, L_0x55d0c5ed4020;  1 drivers
v0x55d0c5a854e0_0 .net "w4", 0 0, L_0x55d0c5ed40e0;  1 drivers
v0x55d0c5a85630_0 .net "w5", 0 0, L_0x55d0c5ed4150;  1 drivers
S_0x55d0c5a85790 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a84940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed4700 .functor XOR 1, L_0x55d0c5ed4ba0, L_0x55d0c5ed4cd0, C4<0>, C4<0>;
L_0x55d0c5ed4770 .functor XOR 1, L_0x55d0c5ed4700, L_0x55d0c5ed4e00, C4<0>, C4<0>;
L_0x55d0c5ed47e0 .functor AND 1, L_0x55d0c5ed4ba0, L_0x55d0c5ed4cd0, C4<1>, C4<1>;
L_0x55d0c5ed4850 .functor AND 1, L_0x55d0c5ed4ba0, L_0x55d0c5ed4e00, C4<1>, C4<1>;
L_0x55d0c5ed4910 .functor AND 1, L_0x55d0c5ed4cd0, L_0x55d0c5ed4e00, C4<1>, C4<1>;
L_0x55d0c5ed4980 .functor OR 1, L_0x55d0c5ed47e0, L_0x55d0c5ed4850, C4<0>, C4<0>;
L_0x55d0c5ed4a90 .functor OR 1, L_0x55d0c5ed4910, L_0x55d0c5ed4980, C4<0>, C4<0>;
v0x55d0c5a859b0_0 .net "a", 0 0, L_0x55d0c5ed4ba0;  1 drivers
v0x55d0c5a85a70_0 .net "b", 0 0, L_0x55d0c5ed4cd0;  1 drivers
v0x55d0c5a85b30_0 .net "ca", 0 0, L_0x55d0c5ed4a90;  1 drivers
v0x55d0c5a85c00_0 .net "cin", 0 0, L_0x55d0c5ed4e00;  1 drivers
v0x55d0c5a85cc0_0 .net "sum", 0 0, L_0x55d0c5ed4770;  1 drivers
v0x55d0c5a85dd0_0 .net "w1", 0 0, L_0x55d0c5ed4700;  1 drivers
v0x55d0c5a85e90_0 .net "w2", 0 0, L_0x55d0c5ed47e0;  1 drivers
v0x55d0c5a85f50_0 .net "w3", 0 0, L_0x55d0c5ed4850;  1 drivers
v0x55d0c5a86010_0 .net "w4", 0 0, L_0x55d0c5ed4910;  1 drivers
v0x55d0c5a86160_0 .net "w5", 0 0, L_0x55d0c5ed4980;  1 drivers
S_0x55d0c5a862c0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a84940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed4f30 .functor XOR 1, L_0x55d0c5ed54c0, L_0x55d0c5ed55f0, C4<0>, C4<0>;
L_0x55d0c5ed4fa0 .functor XOR 1, L_0x55d0c5ed4f30, L_0x55d0c5ed5770, C4<0>, C4<0>;
L_0x55d0c5ed5060 .functor AND 1, L_0x55d0c5ed54c0, L_0x55d0c5ed55f0, C4<1>, C4<1>;
L_0x55d0c5ed5170 .functor AND 1, L_0x55d0c5ed54c0, L_0x55d0c5ed5770, C4<1>, C4<1>;
L_0x55d0c5ed5230 .functor AND 1, L_0x55d0c5ed55f0, L_0x55d0c5ed5770, C4<1>, C4<1>;
L_0x55d0c5ed52a0 .functor OR 1, L_0x55d0c5ed5060, L_0x55d0c5ed5170, C4<0>, C4<0>;
L_0x55d0c5ed53b0 .functor OR 1, L_0x55d0c5ed5230, L_0x55d0c5ed52a0, C4<0>, C4<0>;
v0x55d0c5a864f0_0 .net "a", 0 0, L_0x55d0c5ed54c0;  1 drivers
v0x55d0c5a865b0_0 .net "b", 0 0, L_0x55d0c5ed55f0;  1 drivers
v0x55d0c5a86670_0 .net "ca", 0 0, L_0x55d0c5ed53b0;  1 drivers
v0x55d0c5a86740_0 .net "cin", 0 0, L_0x55d0c5ed5770;  1 drivers
v0x55d0c5a86800_0 .net "sum", 0 0, L_0x55d0c5ed4fa0;  1 drivers
v0x55d0c5a86910_0 .net "w1", 0 0, L_0x55d0c5ed4f30;  1 drivers
v0x55d0c5a869d0_0 .net "w2", 0 0, L_0x55d0c5ed5060;  1 drivers
v0x55d0c5a86a90_0 .net "w3", 0 0, L_0x55d0c5ed5170;  1 drivers
v0x55d0c5a86b50_0 .net "w4", 0 0, L_0x55d0c5ed5230;  1 drivers
v0x55d0c5a86ca0_0 .net "w5", 0 0, L_0x55d0c5ed52a0;  1 drivers
S_0x55d0c5a86e00 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a84940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed58a0 .functor XOR 1, L_0x55d0c5ed5d40, L_0x55d0c5ed5f00, C4<0>, C4<0>;
L_0x55d0c5ed5910 .functor XOR 1, L_0x55d0c5ed58a0, L_0x55d0c5ed60c0, C4<0>, C4<0>;
L_0x55d0c5ed5980 .functor AND 1, L_0x55d0c5ed5d40, L_0x55d0c5ed5f00, C4<1>, C4<1>;
L_0x55d0c5ed59f0 .functor AND 1, L_0x55d0c5ed5d40, L_0x55d0c5ed60c0, C4<1>, C4<1>;
L_0x55d0c5ed5ab0 .functor AND 1, L_0x55d0c5ed5f00, L_0x55d0c5ed60c0, C4<1>, C4<1>;
L_0x55d0c5ed5b20 .functor OR 1, L_0x55d0c5ed5980, L_0x55d0c5ed59f0, C4<0>, C4<0>;
L_0x55d0c5ed5c30 .functor OR 1, L_0x55d0c5ed5ab0, L_0x55d0c5ed5b20, C4<0>, C4<0>;
v0x55d0c5a87000_0 .net "a", 0 0, L_0x55d0c5ed5d40;  1 drivers
v0x55d0c5a870e0_0 .net "b", 0 0, L_0x55d0c5ed5f00;  1 drivers
v0x55d0c5a871a0_0 .net "ca", 0 0, L_0x55d0c5ed5c30;  1 drivers
v0x55d0c5a87270_0 .net "cin", 0 0, L_0x55d0c5ed60c0;  1 drivers
v0x55d0c5a87330_0 .net "sum", 0 0, L_0x55d0c5ed5910;  1 drivers
v0x55d0c5a87440_0 .net "w1", 0 0, L_0x55d0c5ed58a0;  1 drivers
v0x55d0c5a87500_0 .net "w2", 0 0, L_0x55d0c5ed5980;  1 drivers
v0x55d0c5a875c0_0 .net "w3", 0 0, L_0x55d0c5ed59f0;  1 drivers
v0x55d0c5a87680_0 .net "w4", 0 0, L_0x55d0c5ed5ab0;  1 drivers
v0x55d0c5a877d0_0 .net "w5", 0 0, L_0x55d0c5ed5b20;  1 drivers
S_0x55d0c5a87e30 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a846d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a8adf0_0 .net "a", 3 0, L_0x55d0c5ed8d90;  1 drivers
v0x55d0c5a8aef0_0 .net "b", 3 0, L_0x55d0c5ed8e80;  1 drivers
v0x55d0c5a8afd0_0 .net "ca", 3 0, L_0x55d0c5ed8c20;  1 drivers
v0x55d0c5a8b090_0 .net "cin", 3 0, L_0x55d0c5ed8f70;  1 drivers
v0x55d0c5a8b170_0 .net "sum", 3 0, L_0x55d0c5ed8b80;  1 drivers
L_0x55d0c5ed6c00 .part L_0x55d0c5ed8d90, 0, 1;
L_0x55d0c5ed6d30 .part L_0x55d0c5ed8e80, 0, 1;
L_0x55d0c5ed6e60 .part L_0x55d0c5ed8f70, 0, 1;
L_0x55d0c5ed7430 .part L_0x55d0c5ed8d90, 1, 1;
L_0x55d0c5ed7560 .part L_0x55d0c5ed8e80, 1, 1;
L_0x55d0c5ed7690 .part L_0x55d0c5ed8f70, 1, 1;
L_0x55d0c5ed7d50 .part L_0x55d0c5ed8d90, 2, 1;
L_0x55d0c5ed7e80 .part L_0x55d0c5ed8e80, 2, 1;
L_0x55d0c5ed8000 .part L_0x55d0c5ed8f70, 2, 1;
L_0x55d0c5ed85d0 .part L_0x55d0c5ed8d90, 3, 1;
L_0x55d0c5ed8790 .part L_0x55d0c5ed8e80, 3, 1;
L_0x55d0c5ed8950 .part L_0x55d0c5ed8f70, 3, 1;
L_0x55d0c5ed8b80 .concat8 [ 1 1 1 1], L_0x55d0c5ed66e0, L_0x55d0c5ed7000, L_0x55d0c5ed7830, L_0x55d0c5ed81a0;
L_0x55d0c5ed8c20 .concat8 [ 1 1 1 1], L_0x55d0c5ed6af0, L_0x55d0c5ed7320, L_0x55d0c5ed7c40, L_0x55d0c5ed84c0;
S_0x55d0c5a880a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a87e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed6280 .functor XOR 1, L_0x55d0c5ed6c00, L_0x55d0c5ed6d30, C4<0>, C4<0>;
L_0x55d0c5ed66e0 .functor XOR 1, L_0x55d0c5ed6280, L_0x55d0c5ed6e60, C4<0>, C4<0>;
L_0x55d0c5ed67a0 .functor AND 1, L_0x55d0c5ed6c00, L_0x55d0c5ed6d30, C4<1>, C4<1>;
L_0x55d0c5ed68b0 .functor AND 1, L_0x55d0c5ed6c00, L_0x55d0c5ed6e60, C4<1>, C4<1>;
L_0x55d0c5ed6970 .functor AND 1, L_0x55d0c5ed6d30, L_0x55d0c5ed6e60, C4<1>, C4<1>;
L_0x55d0c5ed69e0 .functor OR 1, L_0x55d0c5ed67a0, L_0x55d0c5ed68b0, C4<0>, C4<0>;
L_0x55d0c5ed6af0 .functor OR 1, L_0x55d0c5ed6970, L_0x55d0c5ed69e0, C4<0>, C4<0>;
v0x55d0c5a88320_0 .net "a", 0 0, L_0x55d0c5ed6c00;  1 drivers
v0x55d0c5a88400_0 .net "b", 0 0, L_0x55d0c5ed6d30;  1 drivers
v0x55d0c5a884c0_0 .net "ca", 0 0, L_0x55d0c5ed6af0;  1 drivers
v0x55d0c5a88590_0 .net "cin", 0 0, L_0x55d0c5ed6e60;  1 drivers
v0x55d0c5a88650_0 .net "sum", 0 0, L_0x55d0c5ed66e0;  1 drivers
v0x55d0c5a88760_0 .net "w1", 0 0, L_0x55d0c5ed6280;  1 drivers
v0x55d0c5a88820_0 .net "w2", 0 0, L_0x55d0c5ed67a0;  1 drivers
v0x55d0c5a888e0_0 .net "w3", 0 0, L_0x55d0c5ed68b0;  1 drivers
v0x55d0c5a889a0_0 .net "w4", 0 0, L_0x55d0c5ed6970;  1 drivers
v0x55d0c5a88af0_0 .net "w5", 0 0, L_0x55d0c5ed69e0;  1 drivers
S_0x55d0c5a88c50 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a87e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed6f90 .functor XOR 1, L_0x55d0c5ed7430, L_0x55d0c5ed7560, C4<0>, C4<0>;
L_0x55d0c5ed7000 .functor XOR 1, L_0x55d0c5ed6f90, L_0x55d0c5ed7690, C4<0>, C4<0>;
L_0x55d0c5ed7070 .functor AND 1, L_0x55d0c5ed7430, L_0x55d0c5ed7560, C4<1>, C4<1>;
L_0x55d0c5ed70e0 .functor AND 1, L_0x55d0c5ed7430, L_0x55d0c5ed7690, C4<1>, C4<1>;
L_0x55d0c5ed71a0 .functor AND 1, L_0x55d0c5ed7560, L_0x55d0c5ed7690, C4<1>, C4<1>;
L_0x55d0c5ed7210 .functor OR 1, L_0x55d0c5ed7070, L_0x55d0c5ed70e0, C4<0>, C4<0>;
L_0x55d0c5ed7320 .functor OR 1, L_0x55d0c5ed71a0, L_0x55d0c5ed7210, C4<0>, C4<0>;
v0x55d0c5a88e70_0 .net "a", 0 0, L_0x55d0c5ed7430;  1 drivers
v0x55d0c5a88f30_0 .net "b", 0 0, L_0x55d0c5ed7560;  1 drivers
v0x55d0c5a88ff0_0 .net "ca", 0 0, L_0x55d0c5ed7320;  1 drivers
v0x55d0c5a890c0_0 .net "cin", 0 0, L_0x55d0c5ed7690;  1 drivers
v0x55d0c5a89180_0 .net "sum", 0 0, L_0x55d0c5ed7000;  1 drivers
v0x55d0c5a89290_0 .net "w1", 0 0, L_0x55d0c5ed6f90;  1 drivers
v0x55d0c5a89350_0 .net "w2", 0 0, L_0x55d0c5ed7070;  1 drivers
v0x55d0c5a89410_0 .net "w3", 0 0, L_0x55d0c5ed70e0;  1 drivers
v0x55d0c5a894d0_0 .net "w4", 0 0, L_0x55d0c5ed71a0;  1 drivers
v0x55d0c5a89620_0 .net "w5", 0 0, L_0x55d0c5ed7210;  1 drivers
S_0x55d0c5a89780 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a87e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed77c0 .functor XOR 1, L_0x55d0c5ed7d50, L_0x55d0c5ed7e80, C4<0>, C4<0>;
L_0x55d0c5ed7830 .functor XOR 1, L_0x55d0c5ed77c0, L_0x55d0c5ed8000, C4<0>, C4<0>;
L_0x55d0c5ed78f0 .functor AND 1, L_0x55d0c5ed7d50, L_0x55d0c5ed7e80, C4<1>, C4<1>;
L_0x55d0c5ed7a00 .functor AND 1, L_0x55d0c5ed7d50, L_0x55d0c5ed8000, C4<1>, C4<1>;
L_0x55d0c5ed7ac0 .functor AND 1, L_0x55d0c5ed7e80, L_0x55d0c5ed8000, C4<1>, C4<1>;
L_0x55d0c5ed7b30 .functor OR 1, L_0x55d0c5ed78f0, L_0x55d0c5ed7a00, C4<0>, C4<0>;
L_0x55d0c5ed7c40 .functor OR 1, L_0x55d0c5ed7ac0, L_0x55d0c5ed7b30, C4<0>, C4<0>;
v0x55d0c5a899b0_0 .net "a", 0 0, L_0x55d0c5ed7d50;  1 drivers
v0x55d0c5a89a70_0 .net "b", 0 0, L_0x55d0c5ed7e80;  1 drivers
v0x55d0c5a89b30_0 .net "ca", 0 0, L_0x55d0c5ed7c40;  1 drivers
v0x55d0c5a89c00_0 .net "cin", 0 0, L_0x55d0c5ed8000;  1 drivers
v0x55d0c5a89cc0_0 .net "sum", 0 0, L_0x55d0c5ed7830;  1 drivers
v0x55d0c5a89dd0_0 .net "w1", 0 0, L_0x55d0c5ed77c0;  1 drivers
v0x55d0c5a89e90_0 .net "w2", 0 0, L_0x55d0c5ed78f0;  1 drivers
v0x55d0c5a89f50_0 .net "w3", 0 0, L_0x55d0c5ed7a00;  1 drivers
v0x55d0c5a8a010_0 .net "w4", 0 0, L_0x55d0c5ed7ac0;  1 drivers
v0x55d0c5a8a160_0 .net "w5", 0 0, L_0x55d0c5ed7b30;  1 drivers
S_0x55d0c5a8a2c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a87e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed8130 .functor XOR 1, L_0x55d0c5ed85d0, L_0x55d0c5ed8790, C4<0>, C4<0>;
L_0x55d0c5ed81a0 .functor XOR 1, L_0x55d0c5ed8130, L_0x55d0c5ed8950, C4<0>, C4<0>;
L_0x55d0c5ed8210 .functor AND 1, L_0x55d0c5ed85d0, L_0x55d0c5ed8790, C4<1>, C4<1>;
L_0x55d0c5ed8280 .functor AND 1, L_0x55d0c5ed85d0, L_0x55d0c5ed8950, C4<1>, C4<1>;
L_0x55d0c5ed8340 .functor AND 1, L_0x55d0c5ed8790, L_0x55d0c5ed8950, C4<1>, C4<1>;
L_0x55d0c5ed83b0 .functor OR 1, L_0x55d0c5ed8210, L_0x55d0c5ed8280, C4<0>, C4<0>;
L_0x55d0c5ed84c0 .functor OR 1, L_0x55d0c5ed8340, L_0x55d0c5ed83b0, C4<0>, C4<0>;
v0x55d0c5a8a4c0_0 .net "a", 0 0, L_0x55d0c5ed85d0;  1 drivers
v0x55d0c5a8a5a0_0 .net "b", 0 0, L_0x55d0c5ed8790;  1 drivers
v0x55d0c5a8a660_0 .net "ca", 0 0, L_0x55d0c5ed84c0;  1 drivers
v0x55d0c5a8a730_0 .net "cin", 0 0, L_0x55d0c5ed8950;  1 drivers
v0x55d0c5a8a7f0_0 .net "sum", 0 0, L_0x55d0c5ed81a0;  1 drivers
v0x55d0c5a8a900_0 .net "w1", 0 0, L_0x55d0c5ed8130;  1 drivers
v0x55d0c5a8a9c0_0 .net "w2", 0 0, L_0x55d0c5ed8210;  1 drivers
v0x55d0c5a8aa80_0 .net "w3", 0 0, L_0x55d0c5ed8280;  1 drivers
v0x55d0c5a8ab40_0 .net "w4", 0 0, L_0x55d0c5ed8340;  1 drivers
v0x55d0c5a8ac90_0 .net "w5", 0 0, L_0x55d0c5ed83b0;  1 drivers
S_0x55d0c5a8c9f0 .scope module, "a_2" "SixtyfourBA" 11 12, 5 3 0, S_0x55d0c59f3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395bb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5ac87c0_0 .net/2u *"_s2", 0 0, L_0x7f868395bb10;  1 drivers
L_0x7f868395bb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5ac88c0_0 .net/2u *"_s6", 0 0, L_0x7f868395bb58;  1 drivers
v0x55d0c5ac89a0_0 .net "a", 64 0, L_0x55d0c5f08b50;  1 drivers
v0x55d0c5ac8a60_0 .net "b", 64 0, L_0x55d0c5f08c80;  1 drivers
v0x55d0c5ac8b40_0 .net "ca", 64 0, L_0x55d0c5f08970;  1 drivers
v0x55d0c5ac8c70_0 .net "cin", 64 0, L_0x55d0c5f08d70;  1 drivers
v0x55d0c5ac8d50_0 .net "sum", 64 0, L_0x55d0c5f087e0;  1 drivers
L_0x55d0c5ef1690 .part L_0x55d0c5f08b50, 0, 32;
L_0x55d0c5ef1730 .part L_0x55d0c5f08c80, 0, 32;
L_0x55d0c5ef17d0 .part L_0x55d0c5f08d70, 0, 32;
L_0x55d0c5f08510 .part L_0x55d0c5f08b50, 32, 32;
L_0x55d0c5f08600 .part L_0x55d0c5f08c80, 32, 32;
L_0x55d0c5f086f0 .part L_0x55d0c5f08d70, 32, 32;
L_0x55d0c5f087e0 .concat8 [ 32 32 1 0], L_0x55d0c5ef13c0, L_0x55d0c5f08240, L_0x7f868395bb58;
L_0x55d0c5f08970 .concat8 [ 1 32 32 0], L_0x7f868395bb10, L_0x55d0c5ef1500, L_0x55d0c5f08380;
S_0x55d0c5a8cc70 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c5a8c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5aaa4e0_0 .net "a", 31 0, L_0x55d0c5ef1690;  1 drivers
v0x55d0c5aaa5e0_0 .net "b", 31 0, L_0x55d0c5ef1730;  1 drivers
v0x55d0c5aaa6c0_0 .net "ca", 31 0, L_0x55d0c5ef1500;  1 drivers
v0x55d0c5aaa780_0 .net "cin", 31 0, L_0x55d0c5ef17d0;  1 drivers
v0x55d0c5aaa860_0 .net "sum", 31 0, L_0x55d0c5ef13c0;  1 drivers
L_0x55d0c5ee5a20 .part L_0x55d0c5ef1690, 0, 16;
L_0x55d0c5ee5ac0 .part L_0x55d0c5ef1730, 0, 16;
L_0x55d0c5ee5b60 .part L_0x55d0c5ef17d0, 0, 16;
L_0x55d0c5ef10f0 .part L_0x55d0c5ef1690, 16, 16;
L_0x55d0c5ef11e0 .part L_0x55d0c5ef1730, 16, 16;
L_0x55d0c5ef12d0 .part L_0x55d0c5ef17d0, 16, 16;
L_0x55d0c5ef13c0 .concat8 [ 16 16 0 0], L_0x55d0c5ee5750, L_0x55d0c5ef0e70;
L_0x55d0c5ef1500 .concat8 [ 16 16 0 0], L_0x55d0c5ee5890, L_0x55d0c5ef0fb0;
S_0x55d0c5a8cef0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5a8cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5a9b4c0_0 .net "a", 15 0, L_0x55d0c5ee5a20;  1 drivers
v0x55d0c5a9b5c0_0 .net "b", 15 0, L_0x55d0c5ee5ac0;  1 drivers
v0x55d0c5a9b6a0_0 .net "ca", 15 0, L_0x55d0c5ee5890;  1 drivers
v0x55d0c5a9b760_0 .net "cin", 15 0, L_0x55d0c5ee5b60;  1 drivers
v0x55d0c5a9b840_0 .net "sum", 15 0, L_0x55d0c5ee5750;  1 drivers
L_0x55d0c5edfbc0 .part L_0x55d0c5ee5a20, 0, 8;
L_0x55d0c5edfc60 .part L_0x55d0c5ee5ac0, 0, 8;
L_0x55d0c5edfd00 .part L_0x55d0c5ee5b60, 0, 8;
L_0x55d0c5ee5480 .part L_0x55d0c5ee5a20, 8, 8;
L_0x55d0c5ee5570 .part L_0x55d0c5ee5ac0, 8, 8;
L_0x55d0c5ee5660 .part L_0x55d0c5ee5b60, 8, 8;
L_0x55d0c5ee5750 .concat8 [ 8 8 0 0], L_0x55d0c5edf8f0, L_0x55d0c5ee51b0;
L_0x55d0c5ee5890 .concat8 [ 8 8 0 0], L_0x55d0c5edfa30, L_0x55d0c5ee52f0;
S_0x55d0c5a8d190 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5a8cef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a93e00_0 .net "a", 7 0, L_0x55d0c5edfbc0;  1 drivers
v0x55d0c5a93f00_0 .net "b", 7 0, L_0x55d0c5edfc60;  1 drivers
v0x55d0c5a93fe0_0 .net "ca", 7 0, L_0x55d0c5edfa30;  1 drivers
v0x55d0c5a940a0_0 .net "cin", 7 0, L_0x55d0c5edfd00;  1 drivers
v0x55d0c5a94180_0 .net "sum", 7 0, L_0x55d0c5edf8f0;  1 drivers
L_0x55d0c5edcd90 .part L_0x55d0c5edfbc0, 0, 4;
L_0x55d0c5edce30 .part L_0x55d0c5edfc60, 0, 4;
L_0x55d0c5edced0 .part L_0x55d0c5edfd00, 0, 4;
L_0x55d0c5edf620 .part L_0x55d0c5edfbc0, 4, 4;
L_0x55d0c5edf710 .part L_0x55d0c5edfc60, 4, 4;
L_0x55d0c5edf800 .part L_0x55d0c5edfd00, 4, 4;
L_0x55d0c5edf8f0 .concat8 [ 4 4 0 0], L_0x55d0c5edcb80, L_0x55d0c5edf410;
L_0x55d0c5edfa30 .concat8 [ 4 4 0 0], L_0x55d0c5edcc20, L_0x55d0c5edf4b0;
S_0x55d0c5a8d430 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a8d190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a90440_0 .net "a", 3 0, L_0x55d0c5edcd90;  1 drivers
v0x55d0c5a90540_0 .net "b", 3 0, L_0x55d0c5edce30;  1 drivers
v0x55d0c5a90620_0 .net "ca", 3 0, L_0x55d0c5edcc20;  1 drivers
v0x55d0c5a906e0_0 .net "cin", 3 0, L_0x55d0c5edced0;  1 drivers
v0x55d0c5a907c0_0 .net "sum", 3 0, L_0x55d0c5edcb80;  1 drivers
L_0x55d0c5edac00 .part L_0x55d0c5edcd90, 0, 1;
L_0x55d0c5edad30 .part L_0x55d0c5edce30, 0, 1;
L_0x55d0c5edae60 .part L_0x55d0c5edced0, 0, 1;
L_0x55d0c5edb430 .part L_0x55d0c5edcd90, 1, 1;
L_0x55d0c5edb560 .part L_0x55d0c5edce30, 1, 1;
L_0x55d0c5edb690 .part L_0x55d0c5edced0, 1, 1;
L_0x55d0c5edbd50 .part L_0x55d0c5edcd90, 2, 1;
L_0x55d0c5edbe80 .part L_0x55d0c5edce30, 2, 1;
L_0x55d0c5edc000 .part L_0x55d0c5edced0, 2, 1;
L_0x55d0c5edc5d0 .part L_0x55d0c5edcd90, 3, 1;
L_0x55d0c5edc790 .part L_0x55d0c5edce30, 3, 1;
L_0x55d0c5edc950 .part L_0x55d0c5edced0, 3, 1;
L_0x55d0c5edcb80 .concat8 [ 1 1 1 1], L_0x55d0c5eda6e0, L_0x55d0c5edb000, L_0x55d0c5edb830, L_0x55d0c5edc1a0;
L_0x55d0c5edcc20 .concat8 [ 1 1 1 1], L_0x55d0c5edaaf0, L_0x55d0c5edb320, L_0x55d0c5edbc40, L_0x55d0c5edc4c0;
S_0x55d0c5a8d6d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a8d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ed8b10 .functor XOR 1, L_0x55d0c5edac00, L_0x55d0c5edad30, C4<0>, C4<0>;
L_0x55d0c5eda6e0 .functor XOR 1, L_0x55d0c5ed8b10, L_0x55d0c5edae60, C4<0>, C4<0>;
L_0x55d0c5eda7a0 .functor AND 1, L_0x55d0c5edac00, L_0x55d0c5edad30, C4<1>, C4<1>;
L_0x55d0c5eda8b0 .functor AND 1, L_0x55d0c5edac00, L_0x55d0c5edae60, C4<1>, C4<1>;
L_0x55d0c5eda970 .functor AND 1, L_0x55d0c5edad30, L_0x55d0c5edae60, C4<1>, C4<1>;
L_0x55d0c5eda9e0 .functor OR 1, L_0x55d0c5eda7a0, L_0x55d0c5eda8b0, C4<0>, C4<0>;
L_0x55d0c5edaaf0 .functor OR 1, L_0x55d0c5eda970, L_0x55d0c5eda9e0, C4<0>, C4<0>;
v0x55d0c5a8d970_0 .net "a", 0 0, L_0x55d0c5edac00;  1 drivers
v0x55d0c5a8da50_0 .net "b", 0 0, L_0x55d0c5edad30;  1 drivers
v0x55d0c5a8db10_0 .net "ca", 0 0, L_0x55d0c5edaaf0;  1 drivers
v0x55d0c5a8dbe0_0 .net "cin", 0 0, L_0x55d0c5edae60;  1 drivers
v0x55d0c5a8dca0_0 .net "sum", 0 0, L_0x55d0c5eda6e0;  1 drivers
v0x55d0c5a8ddb0_0 .net "w1", 0 0, L_0x55d0c5ed8b10;  1 drivers
v0x55d0c5a8de70_0 .net "w2", 0 0, L_0x55d0c5eda7a0;  1 drivers
v0x55d0c5a8df30_0 .net "w3", 0 0, L_0x55d0c5eda8b0;  1 drivers
v0x55d0c5a8dff0_0 .net "w4", 0 0, L_0x55d0c5eda970;  1 drivers
v0x55d0c5a8e140_0 .net "w5", 0 0, L_0x55d0c5eda9e0;  1 drivers
S_0x55d0c5a8e2a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a8d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5edaf90 .functor XOR 1, L_0x55d0c5edb430, L_0x55d0c5edb560, C4<0>, C4<0>;
L_0x55d0c5edb000 .functor XOR 1, L_0x55d0c5edaf90, L_0x55d0c5edb690, C4<0>, C4<0>;
L_0x55d0c5edb070 .functor AND 1, L_0x55d0c5edb430, L_0x55d0c5edb560, C4<1>, C4<1>;
L_0x55d0c5edb0e0 .functor AND 1, L_0x55d0c5edb430, L_0x55d0c5edb690, C4<1>, C4<1>;
L_0x55d0c5edb1a0 .functor AND 1, L_0x55d0c5edb560, L_0x55d0c5edb690, C4<1>, C4<1>;
L_0x55d0c5edb210 .functor OR 1, L_0x55d0c5edb070, L_0x55d0c5edb0e0, C4<0>, C4<0>;
L_0x55d0c5edb320 .functor OR 1, L_0x55d0c5edb1a0, L_0x55d0c5edb210, C4<0>, C4<0>;
v0x55d0c5a8e4c0_0 .net "a", 0 0, L_0x55d0c5edb430;  1 drivers
v0x55d0c5a8e580_0 .net "b", 0 0, L_0x55d0c5edb560;  1 drivers
v0x55d0c5a8e640_0 .net "ca", 0 0, L_0x55d0c5edb320;  1 drivers
v0x55d0c5a8e710_0 .net "cin", 0 0, L_0x55d0c5edb690;  1 drivers
v0x55d0c5a8e7d0_0 .net "sum", 0 0, L_0x55d0c5edb000;  1 drivers
v0x55d0c5a8e8e0_0 .net "w1", 0 0, L_0x55d0c5edaf90;  1 drivers
v0x55d0c5a8e9a0_0 .net "w2", 0 0, L_0x55d0c5edb070;  1 drivers
v0x55d0c5a8ea60_0 .net "w3", 0 0, L_0x55d0c5edb0e0;  1 drivers
v0x55d0c5a8eb20_0 .net "w4", 0 0, L_0x55d0c5edb1a0;  1 drivers
v0x55d0c5a8ec70_0 .net "w5", 0 0, L_0x55d0c5edb210;  1 drivers
S_0x55d0c5a8edd0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a8d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5edb7c0 .functor XOR 1, L_0x55d0c5edbd50, L_0x55d0c5edbe80, C4<0>, C4<0>;
L_0x55d0c5edb830 .functor XOR 1, L_0x55d0c5edb7c0, L_0x55d0c5edc000, C4<0>, C4<0>;
L_0x55d0c5edb8f0 .functor AND 1, L_0x55d0c5edbd50, L_0x55d0c5edbe80, C4<1>, C4<1>;
L_0x55d0c5edba00 .functor AND 1, L_0x55d0c5edbd50, L_0x55d0c5edc000, C4<1>, C4<1>;
L_0x55d0c5edbac0 .functor AND 1, L_0x55d0c5edbe80, L_0x55d0c5edc000, C4<1>, C4<1>;
L_0x55d0c5edbb30 .functor OR 1, L_0x55d0c5edb8f0, L_0x55d0c5edba00, C4<0>, C4<0>;
L_0x55d0c5edbc40 .functor OR 1, L_0x55d0c5edbac0, L_0x55d0c5edbb30, C4<0>, C4<0>;
v0x55d0c5a8f000_0 .net "a", 0 0, L_0x55d0c5edbd50;  1 drivers
v0x55d0c5a8f0c0_0 .net "b", 0 0, L_0x55d0c5edbe80;  1 drivers
v0x55d0c5a8f180_0 .net "ca", 0 0, L_0x55d0c5edbc40;  1 drivers
v0x55d0c5a8f250_0 .net "cin", 0 0, L_0x55d0c5edc000;  1 drivers
v0x55d0c5a8f310_0 .net "sum", 0 0, L_0x55d0c5edb830;  1 drivers
v0x55d0c5a8f420_0 .net "w1", 0 0, L_0x55d0c5edb7c0;  1 drivers
v0x55d0c5a8f4e0_0 .net "w2", 0 0, L_0x55d0c5edb8f0;  1 drivers
v0x55d0c5a8f5a0_0 .net "w3", 0 0, L_0x55d0c5edba00;  1 drivers
v0x55d0c5a8f660_0 .net "w4", 0 0, L_0x55d0c5edbac0;  1 drivers
v0x55d0c5a8f7b0_0 .net "w5", 0 0, L_0x55d0c5edbb30;  1 drivers
S_0x55d0c5a8f910 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a8d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5edc130 .functor XOR 1, L_0x55d0c5edc5d0, L_0x55d0c5edc790, C4<0>, C4<0>;
L_0x55d0c5edc1a0 .functor XOR 1, L_0x55d0c5edc130, L_0x55d0c5edc950, C4<0>, C4<0>;
L_0x55d0c5edc210 .functor AND 1, L_0x55d0c5edc5d0, L_0x55d0c5edc790, C4<1>, C4<1>;
L_0x55d0c5edc280 .functor AND 1, L_0x55d0c5edc5d0, L_0x55d0c5edc950, C4<1>, C4<1>;
L_0x55d0c5edc340 .functor AND 1, L_0x55d0c5edc790, L_0x55d0c5edc950, C4<1>, C4<1>;
L_0x55d0c5edc3b0 .functor OR 1, L_0x55d0c5edc210, L_0x55d0c5edc280, C4<0>, C4<0>;
L_0x55d0c5edc4c0 .functor OR 1, L_0x55d0c5edc340, L_0x55d0c5edc3b0, C4<0>, C4<0>;
v0x55d0c5a8fb10_0 .net "a", 0 0, L_0x55d0c5edc5d0;  1 drivers
v0x55d0c5a8fbf0_0 .net "b", 0 0, L_0x55d0c5edc790;  1 drivers
v0x55d0c5a8fcb0_0 .net "ca", 0 0, L_0x55d0c5edc4c0;  1 drivers
v0x55d0c5a8fd80_0 .net "cin", 0 0, L_0x55d0c5edc950;  1 drivers
v0x55d0c5a8fe40_0 .net "sum", 0 0, L_0x55d0c5edc1a0;  1 drivers
v0x55d0c5a8ff50_0 .net "w1", 0 0, L_0x55d0c5edc130;  1 drivers
v0x55d0c5a90010_0 .net "w2", 0 0, L_0x55d0c5edc210;  1 drivers
v0x55d0c5a900d0_0 .net "w3", 0 0, L_0x55d0c5edc280;  1 drivers
v0x55d0c5a90190_0 .net "w4", 0 0, L_0x55d0c5edc340;  1 drivers
v0x55d0c5a902e0_0 .net "w5", 0 0, L_0x55d0c5edc3b0;  1 drivers
S_0x55d0c5a90940 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a8d190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a93900_0 .net "a", 3 0, L_0x55d0c5edf620;  1 drivers
v0x55d0c5a93a00_0 .net "b", 3 0, L_0x55d0c5edf710;  1 drivers
v0x55d0c5a93ae0_0 .net "ca", 3 0, L_0x55d0c5edf4b0;  1 drivers
v0x55d0c5a93ba0_0 .net "cin", 3 0, L_0x55d0c5edf800;  1 drivers
v0x55d0c5a93c80_0 .net "sum", 3 0, L_0x55d0c5edf410;  1 drivers
L_0x55d0c5edd490 .part L_0x55d0c5edf620, 0, 1;
L_0x55d0c5edd5c0 .part L_0x55d0c5edf710, 0, 1;
L_0x55d0c5edd6f0 .part L_0x55d0c5edf800, 0, 1;
L_0x55d0c5eddcc0 .part L_0x55d0c5edf620, 1, 1;
L_0x55d0c5edddf0 .part L_0x55d0c5edf710, 1, 1;
L_0x55d0c5eddf20 .part L_0x55d0c5edf800, 1, 1;
L_0x55d0c5ede5e0 .part L_0x55d0c5edf620, 2, 1;
L_0x55d0c5ede710 .part L_0x55d0c5edf710, 2, 1;
L_0x55d0c5ede890 .part L_0x55d0c5edf800, 2, 1;
L_0x55d0c5edee60 .part L_0x55d0c5edf620, 3, 1;
L_0x55d0c5edf020 .part L_0x55d0c5edf710, 3, 1;
L_0x55d0c5edf1e0 .part L_0x55d0c5edf800, 3, 1;
L_0x55d0c5edf410 .concat8 [ 1 1 1 1], L_0x55d0c5edcf70, L_0x55d0c5edd890, L_0x55d0c5ede0c0, L_0x55d0c5edea30;
L_0x55d0c5edf4b0 .concat8 [ 1 1 1 1], L_0x55d0c5edd380, L_0x55d0c5eddbb0, L_0x55d0c5ede4d0, L_0x55d0c5eded50;
S_0x55d0c5a90bb0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a90940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5edcb10 .functor XOR 1, L_0x55d0c5edd490, L_0x55d0c5edd5c0, C4<0>, C4<0>;
L_0x55d0c5edcf70 .functor XOR 1, L_0x55d0c5edcb10, L_0x55d0c5edd6f0, C4<0>, C4<0>;
L_0x55d0c5edd030 .functor AND 1, L_0x55d0c5edd490, L_0x55d0c5edd5c0, C4<1>, C4<1>;
L_0x55d0c5edd140 .functor AND 1, L_0x55d0c5edd490, L_0x55d0c5edd6f0, C4<1>, C4<1>;
L_0x55d0c5edd200 .functor AND 1, L_0x55d0c5edd5c0, L_0x55d0c5edd6f0, C4<1>, C4<1>;
L_0x55d0c5edd270 .functor OR 1, L_0x55d0c5edd030, L_0x55d0c5edd140, C4<0>, C4<0>;
L_0x55d0c5edd380 .functor OR 1, L_0x55d0c5edd200, L_0x55d0c5edd270, C4<0>, C4<0>;
v0x55d0c5a90e30_0 .net "a", 0 0, L_0x55d0c5edd490;  1 drivers
v0x55d0c5a90f10_0 .net "b", 0 0, L_0x55d0c5edd5c0;  1 drivers
v0x55d0c5a90fd0_0 .net "ca", 0 0, L_0x55d0c5edd380;  1 drivers
v0x55d0c5a910a0_0 .net "cin", 0 0, L_0x55d0c5edd6f0;  1 drivers
v0x55d0c5a91160_0 .net "sum", 0 0, L_0x55d0c5edcf70;  1 drivers
v0x55d0c5a91270_0 .net "w1", 0 0, L_0x55d0c5edcb10;  1 drivers
v0x55d0c5a91330_0 .net "w2", 0 0, L_0x55d0c5edd030;  1 drivers
v0x55d0c5a913f0_0 .net "w3", 0 0, L_0x55d0c5edd140;  1 drivers
v0x55d0c5a914b0_0 .net "w4", 0 0, L_0x55d0c5edd200;  1 drivers
v0x55d0c5a91600_0 .net "w5", 0 0, L_0x55d0c5edd270;  1 drivers
S_0x55d0c5a91760 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a90940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5edd820 .functor XOR 1, L_0x55d0c5eddcc0, L_0x55d0c5edddf0, C4<0>, C4<0>;
L_0x55d0c5edd890 .functor XOR 1, L_0x55d0c5edd820, L_0x55d0c5eddf20, C4<0>, C4<0>;
L_0x55d0c5edd900 .functor AND 1, L_0x55d0c5eddcc0, L_0x55d0c5edddf0, C4<1>, C4<1>;
L_0x55d0c5edd970 .functor AND 1, L_0x55d0c5eddcc0, L_0x55d0c5eddf20, C4<1>, C4<1>;
L_0x55d0c5edda30 .functor AND 1, L_0x55d0c5edddf0, L_0x55d0c5eddf20, C4<1>, C4<1>;
L_0x55d0c5eddaa0 .functor OR 1, L_0x55d0c5edd900, L_0x55d0c5edd970, C4<0>, C4<0>;
L_0x55d0c5eddbb0 .functor OR 1, L_0x55d0c5edda30, L_0x55d0c5eddaa0, C4<0>, C4<0>;
v0x55d0c5a91980_0 .net "a", 0 0, L_0x55d0c5eddcc0;  1 drivers
v0x55d0c5a91a40_0 .net "b", 0 0, L_0x55d0c5edddf0;  1 drivers
v0x55d0c5a91b00_0 .net "ca", 0 0, L_0x55d0c5eddbb0;  1 drivers
v0x55d0c5a91bd0_0 .net "cin", 0 0, L_0x55d0c5eddf20;  1 drivers
v0x55d0c5a91c90_0 .net "sum", 0 0, L_0x55d0c5edd890;  1 drivers
v0x55d0c5a91da0_0 .net "w1", 0 0, L_0x55d0c5edd820;  1 drivers
v0x55d0c5a91e60_0 .net "w2", 0 0, L_0x55d0c5edd900;  1 drivers
v0x55d0c5a91f20_0 .net "w3", 0 0, L_0x55d0c5edd970;  1 drivers
v0x55d0c5a91fe0_0 .net "w4", 0 0, L_0x55d0c5edda30;  1 drivers
v0x55d0c5a92130_0 .net "w5", 0 0, L_0x55d0c5eddaa0;  1 drivers
S_0x55d0c5a92290 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a90940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ede050 .functor XOR 1, L_0x55d0c5ede5e0, L_0x55d0c5ede710, C4<0>, C4<0>;
L_0x55d0c5ede0c0 .functor XOR 1, L_0x55d0c5ede050, L_0x55d0c5ede890, C4<0>, C4<0>;
L_0x55d0c5ede180 .functor AND 1, L_0x55d0c5ede5e0, L_0x55d0c5ede710, C4<1>, C4<1>;
L_0x55d0c5ede290 .functor AND 1, L_0x55d0c5ede5e0, L_0x55d0c5ede890, C4<1>, C4<1>;
L_0x55d0c5ede350 .functor AND 1, L_0x55d0c5ede710, L_0x55d0c5ede890, C4<1>, C4<1>;
L_0x55d0c5ede3c0 .functor OR 1, L_0x55d0c5ede180, L_0x55d0c5ede290, C4<0>, C4<0>;
L_0x55d0c5ede4d0 .functor OR 1, L_0x55d0c5ede350, L_0x55d0c5ede3c0, C4<0>, C4<0>;
v0x55d0c5a924c0_0 .net "a", 0 0, L_0x55d0c5ede5e0;  1 drivers
v0x55d0c5a92580_0 .net "b", 0 0, L_0x55d0c5ede710;  1 drivers
v0x55d0c5a92640_0 .net "ca", 0 0, L_0x55d0c5ede4d0;  1 drivers
v0x55d0c5a92710_0 .net "cin", 0 0, L_0x55d0c5ede890;  1 drivers
v0x55d0c5a927d0_0 .net "sum", 0 0, L_0x55d0c5ede0c0;  1 drivers
v0x55d0c5a928e0_0 .net "w1", 0 0, L_0x55d0c5ede050;  1 drivers
v0x55d0c5a929a0_0 .net "w2", 0 0, L_0x55d0c5ede180;  1 drivers
v0x55d0c5a92a60_0 .net "w3", 0 0, L_0x55d0c5ede290;  1 drivers
v0x55d0c5a92b20_0 .net "w4", 0 0, L_0x55d0c5ede350;  1 drivers
v0x55d0c5a92c70_0 .net "w5", 0 0, L_0x55d0c5ede3c0;  1 drivers
S_0x55d0c5a92dd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a90940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ede9c0 .functor XOR 1, L_0x55d0c5edee60, L_0x55d0c5edf020, C4<0>, C4<0>;
L_0x55d0c5edea30 .functor XOR 1, L_0x55d0c5ede9c0, L_0x55d0c5edf1e0, C4<0>, C4<0>;
L_0x55d0c5edeaa0 .functor AND 1, L_0x55d0c5edee60, L_0x55d0c5edf020, C4<1>, C4<1>;
L_0x55d0c5edeb10 .functor AND 1, L_0x55d0c5edee60, L_0x55d0c5edf1e0, C4<1>, C4<1>;
L_0x55d0c5edebd0 .functor AND 1, L_0x55d0c5edf020, L_0x55d0c5edf1e0, C4<1>, C4<1>;
L_0x55d0c5edec40 .functor OR 1, L_0x55d0c5edeaa0, L_0x55d0c5edeb10, C4<0>, C4<0>;
L_0x55d0c5eded50 .functor OR 1, L_0x55d0c5edebd0, L_0x55d0c5edec40, C4<0>, C4<0>;
v0x55d0c5a92fd0_0 .net "a", 0 0, L_0x55d0c5edee60;  1 drivers
v0x55d0c5a930b0_0 .net "b", 0 0, L_0x55d0c5edf020;  1 drivers
v0x55d0c5a93170_0 .net "ca", 0 0, L_0x55d0c5eded50;  1 drivers
v0x55d0c5a93240_0 .net "cin", 0 0, L_0x55d0c5edf1e0;  1 drivers
v0x55d0c5a93300_0 .net "sum", 0 0, L_0x55d0c5edea30;  1 drivers
v0x55d0c5a93410_0 .net "w1", 0 0, L_0x55d0c5ede9c0;  1 drivers
v0x55d0c5a934d0_0 .net "w2", 0 0, L_0x55d0c5edeaa0;  1 drivers
v0x55d0c5a93590_0 .net "w3", 0 0, L_0x55d0c5edeb10;  1 drivers
v0x55d0c5a93650_0 .net "w4", 0 0, L_0x55d0c5edebd0;  1 drivers
v0x55d0c5a937a0_0 .net "w5", 0 0, L_0x55d0c5edec40;  1 drivers
S_0x55d0c5a94350 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5a8cef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5a9af70_0 .net "a", 7 0, L_0x55d0c5ee5480;  1 drivers
v0x55d0c5a9b070_0 .net "b", 7 0, L_0x55d0c5ee5570;  1 drivers
v0x55d0c5a9b150_0 .net "ca", 7 0, L_0x55d0c5ee52f0;  1 drivers
v0x55d0c5a9b210_0 .net "cin", 7 0, L_0x55d0c5ee5660;  1 drivers
v0x55d0c5a9b2f0_0 .net "sum", 7 0, L_0x55d0c5ee51b0;  1 drivers
L_0x55d0c5ee2510 .part L_0x55d0c5ee5480, 0, 4;
L_0x55d0c5ee25b0 .part L_0x55d0c5ee5570, 0, 4;
L_0x55d0c5ee2650 .part L_0x55d0c5ee5660, 0, 4;
L_0x55d0c5ee4ea0 .part L_0x55d0c5ee5480, 4, 4;
L_0x55d0c5ee4f90 .part L_0x55d0c5ee5570, 4, 4;
L_0x55d0c5ee5080 .part L_0x55d0c5ee5660, 4, 4;
L_0x55d0c5ee51b0 .concat8 [ 4 4 0 0], L_0x55d0c5ee2300, L_0x55d0c5ee4c90;
L_0x55d0c5ee52f0 .concat8 [ 4 4 0 0], L_0x55d0c5ee23a0, L_0x55d0c5ee4d30;
S_0x55d0c5a945c0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a94350;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a975b0_0 .net "a", 3 0, L_0x55d0c5ee2510;  1 drivers
v0x55d0c5a976b0_0 .net "b", 3 0, L_0x55d0c5ee25b0;  1 drivers
v0x55d0c5a97790_0 .net "ca", 3 0, L_0x55d0c5ee23a0;  1 drivers
v0x55d0c5a97850_0 .net "cin", 3 0, L_0x55d0c5ee2650;  1 drivers
v0x55d0c5a97930_0 .net "sum", 3 0, L_0x55d0c5ee2300;  1 drivers
L_0x55d0c5ee02c0 .part L_0x55d0c5ee2510, 0, 1;
L_0x55d0c5ee03f0 .part L_0x55d0c5ee25b0, 0, 1;
L_0x55d0c5ee0520 .part L_0x55d0c5ee2650, 0, 1;
L_0x55d0c5ee0b30 .part L_0x55d0c5ee2510, 1, 1;
L_0x55d0c5ee0c60 .part L_0x55d0c5ee25b0, 1, 1;
L_0x55d0c5ee0d90 .part L_0x55d0c5ee2650, 1, 1;
L_0x55d0c5ee14d0 .part L_0x55d0c5ee2510, 2, 1;
L_0x55d0c5ee1600 .part L_0x55d0c5ee25b0, 2, 1;
L_0x55d0c5ee1780 .part L_0x55d0c5ee2650, 2, 1;
L_0x55d0c5ee1d50 .part L_0x55d0c5ee2510, 3, 1;
L_0x55d0c5ee1f10 .part L_0x55d0c5ee25b0, 3, 1;
L_0x55d0c5ee20d0 .part L_0x55d0c5ee2650, 3, 1;
L_0x55d0c5ee2300 .concat8 [ 1 1 1 1], L_0x55d0c5edfda0, L_0x55d0c5ee06c0, L_0x55d0c5ee0f70, L_0x55d0c5ee1920;
L_0x55d0c5ee23a0 .concat8 [ 1 1 1 1], L_0x55d0c5ee01b0, L_0x55d0c5ee0a20, L_0x55d0c5ee13c0, L_0x55d0c5ee1c40;
S_0x55d0c5a94840 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a945c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5edf3a0 .functor XOR 1, L_0x55d0c5ee02c0, L_0x55d0c5ee03f0, C4<0>, C4<0>;
L_0x55d0c5edfda0 .functor XOR 1, L_0x55d0c5edf3a0, L_0x55d0c5ee0520, C4<0>, C4<0>;
L_0x55d0c5edfe60 .functor AND 1, L_0x55d0c5ee02c0, L_0x55d0c5ee03f0, C4<1>, C4<1>;
L_0x55d0c5edff70 .functor AND 1, L_0x55d0c5ee02c0, L_0x55d0c5ee0520, C4<1>, C4<1>;
L_0x55d0c5ee0030 .functor AND 1, L_0x55d0c5ee03f0, L_0x55d0c5ee0520, C4<1>, C4<1>;
L_0x55d0c5ee00a0 .functor OR 1, L_0x55d0c5edfe60, L_0x55d0c5edff70, C4<0>, C4<0>;
L_0x55d0c5ee01b0 .functor OR 1, L_0x55d0c5ee0030, L_0x55d0c5ee00a0, C4<0>, C4<0>;
v0x55d0c5a94ae0_0 .net "a", 0 0, L_0x55d0c5ee02c0;  1 drivers
v0x55d0c5a94bc0_0 .net "b", 0 0, L_0x55d0c5ee03f0;  1 drivers
v0x55d0c5a94c80_0 .net "ca", 0 0, L_0x55d0c5ee01b0;  1 drivers
v0x55d0c5a94d50_0 .net "cin", 0 0, L_0x55d0c5ee0520;  1 drivers
v0x55d0c5a94e10_0 .net "sum", 0 0, L_0x55d0c5edfda0;  1 drivers
v0x55d0c5a94f20_0 .net "w1", 0 0, L_0x55d0c5edf3a0;  1 drivers
v0x55d0c5a94fe0_0 .net "w2", 0 0, L_0x55d0c5edfe60;  1 drivers
v0x55d0c5a950a0_0 .net "w3", 0 0, L_0x55d0c5edff70;  1 drivers
v0x55d0c5a95160_0 .net "w4", 0 0, L_0x55d0c5ee0030;  1 drivers
v0x55d0c5a952b0_0 .net "w5", 0 0, L_0x55d0c5ee00a0;  1 drivers
S_0x55d0c5a95410 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a945c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee0650 .functor XOR 1, L_0x55d0c5ee0b30, L_0x55d0c5ee0c60, C4<0>, C4<0>;
L_0x55d0c5ee06c0 .functor XOR 1, L_0x55d0c5ee0650, L_0x55d0c5ee0d90, C4<0>, C4<0>;
L_0x55d0c5ee0730 .functor AND 1, L_0x55d0c5ee0b30, L_0x55d0c5ee0c60, C4<1>, C4<1>;
L_0x55d0c5ee07a0 .functor AND 1, L_0x55d0c5ee0b30, L_0x55d0c5ee0d90, C4<1>, C4<1>;
L_0x55d0c5ee0860 .functor AND 1, L_0x55d0c5ee0c60, L_0x55d0c5ee0d90, C4<1>, C4<1>;
L_0x55d0c5ee08d0 .functor OR 1, L_0x55d0c5ee0730, L_0x55d0c5ee07a0, C4<0>, C4<0>;
L_0x55d0c5ee0a20 .functor OR 1, L_0x55d0c5ee0860, L_0x55d0c5ee08d0, C4<0>, C4<0>;
v0x55d0c5a95630_0 .net "a", 0 0, L_0x55d0c5ee0b30;  1 drivers
v0x55d0c5a956f0_0 .net "b", 0 0, L_0x55d0c5ee0c60;  1 drivers
v0x55d0c5a957b0_0 .net "ca", 0 0, L_0x55d0c5ee0a20;  1 drivers
v0x55d0c5a95880_0 .net "cin", 0 0, L_0x55d0c5ee0d90;  1 drivers
v0x55d0c5a95940_0 .net "sum", 0 0, L_0x55d0c5ee06c0;  1 drivers
v0x55d0c5a95a50_0 .net "w1", 0 0, L_0x55d0c5ee0650;  1 drivers
v0x55d0c5a95b10_0 .net "w2", 0 0, L_0x55d0c5ee0730;  1 drivers
v0x55d0c5a95bd0_0 .net "w3", 0 0, L_0x55d0c5ee07a0;  1 drivers
v0x55d0c5a95c90_0 .net "w4", 0 0, L_0x55d0c5ee0860;  1 drivers
v0x55d0c5a95de0_0 .net "w5", 0 0, L_0x55d0c5ee08d0;  1 drivers
S_0x55d0c5a95f40 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a945c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee0f00 .functor XOR 1, L_0x55d0c5ee14d0, L_0x55d0c5ee1600, C4<0>, C4<0>;
L_0x55d0c5ee0f70 .functor XOR 1, L_0x55d0c5ee0f00, L_0x55d0c5ee1780, C4<0>, C4<0>;
L_0x55d0c5ee1030 .functor AND 1, L_0x55d0c5ee14d0, L_0x55d0c5ee1600, C4<1>, C4<1>;
L_0x55d0c5ee1140 .functor AND 1, L_0x55d0c5ee14d0, L_0x55d0c5ee1780, C4<1>, C4<1>;
L_0x55d0c5ee1200 .functor AND 1, L_0x55d0c5ee1600, L_0x55d0c5ee1780, C4<1>, C4<1>;
L_0x55d0c5ee1270 .functor OR 1, L_0x55d0c5ee1030, L_0x55d0c5ee1140, C4<0>, C4<0>;
L_0x55d0c5ee13c0 .functor OR 1, L_0x55d0c5ee1200, L_0x55d0c5ee1270, C4<0>, C4<0>;
v0x55d0c5a96170_0 .net "a", 0 0, L_0x55d0c5ee14d0;  1 drivers
v0x55d0c5a96230_0 .net "b", 0 0, L_0x55d0c5ee1600;  1 drivers
v0x55d0c5a962f0_0 .net "ca", 0 0, L_0x55d0c5ee13c0;  1 drivers
v0x55d0c5a963c0_0 .net "cin", 0 0, L_0x55d0c5ee1780;  1 drivers
v0x55d0c5a96480_0 .net "sum", 0 0, L_0x55d0c5ee0f70;  1 drivers
v0x55d0c5a96590_0 .net "w1", 0 0, L_0x55d0c5ee0f00;  1 drivers
v0x55d0c5a96650_0 .net "w2", 0 0, L_0x55d0c5ee1030;  1 drivers
v0x55d0c5a96710_0 .net "w3", 0 0, L_0x55d0c5ee1140;  1 drivers
v0x55d0c5a967d0_0 .net "w4", 0 0, L_0x55d0c5ee1200;  1 drivers
v0x55d0c5a96920_0 .net "w5", 0 0, L_0x55d0c5ee1270;  1 drivers
S_0x55d0c5a96a80 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a945c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee18b0 .functor XOR 1, L_0x55d0c5ee1d50, L_0x55d0c5ee1f10, C4<0>, C4<0>;
L_0x55d0c5ee1920 .functor XOR 1, L_0x55d0c5ee18b0, L_0x55d0c5ee20d0, C4<0>, C4<0>;
L_0x55d0c5ee1990 .functor AND 1, L_0x55d0c5ee1d50, L_0x55d0c5ee1f10, C4<1>, C4<1>;
L_0x55d0c5ee1a00 .functor AND 1, L_0x55d0c5ee1d50, L_0x55d0c5ee20d0, C4<1>, C4<1>;
L_0x55d0c5ee1ac0 .functor AND 1, L_0x55d0c5ee1f10, L_0x55d0c5ee20d0, C4<1>, C4<1>;
L_0x55d0c5ee1b30 .functor OR 1, L_0x55d0c5ee1990, L_0x55d0c5ee1a00, C4<0>, C4<0>;
L_0x55d0c5ee1c40 .functor OR 1, L_0x55d0c5ee1ac0, L_0x55d0c5ee1b30, C4<0>, C4<0>;
v0x55d0c5a96c80_0 .net "a", 0 0, L_0x55d0c5ee1d50;  1 drivers
v0x55d0c5a96d60_0 .net "b", 0 0, L_0x55d0c5ee1f10;  1 drivers
v0x55d0c5a96e20_0 .net "ca", 0 0, L_0x55d0c5ee1c40;  1 drivers
v0x55d0c5a96ef0_0 .net "cin", 0 0, L_0x55d0c5ee20d0;  1 drivers
v0x55d0c5a96fb0_0 .net "sum", 0 0, L_0x55d0c5ee1920;  1 drivers
v0x55d0c5a970c0_0 .net "w1", 0 0, L_0x55d0c5ee18b0;  1 drivers
v0x55d0c5a97180_0 .net "w2", 0 0, L_0x55d0c5ee1990;  1 drivers
v0x55d0c5a97240_0 .net "w3", 0 0, L_0x55d0c5ee1a00;  1 drivers
v0x55d0c5a97300_0 .net "w4", 0 0, L_0x55d0c5ee1ac0;  1 drivers
v0x55d0c5a97450_0 .net "w5", 0 0, L_0x55d0c5ee1b30;  1 drivers
S_0x55d0c5a97ab0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a94350;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a9aa70_0 .net "a", 3 0, L_0x55d0c5ee4ea0;  1 drivers
v0x55d0c5a9ab70_0 .net "b", 3 0, L_0x55d0c5ee4f90;  1 drivers
v0x55d0c5a9ac50_0 .net "ca", 3 0, L_0x55d0c5ee4d30;  1 drivers
v0x55d0c5a9ad10_0 .net "cin", 3 0, L_0x55d0c5ee5080;  1 drivers
v0x55d0c5a9adf0_0 .net "sum", 3 0, L_0x55d0c5ee4c90;  1 drivers
L_0x55d0c5ee2c50 .part L_0x55d0c5ee4ea0, 0, 1;
L_0x55d0c5ee2d80 .part L_0x55d0c5ee4f90, 0, 1;
L_0x55d0c5ee2eb0 .part L_0x55d0c5ee5080, 0, 1;
L_0x55d0c5ee34c0 .part L_0x55d0c5ee4ea0, 1, 1;
L_0x55d0c5ee35f0 .part L_0x55d0c5ee4f90, 1, 1;
L_0x55d0c5ee3720 .part L_0x55d0c5ee5080, 1, 1;
L_0x55d0c5ee3e60 .part L_0x55d0c5ee4ea0, 2, 1;
L_0x55d0c5ee3f90 .part L_0x55d0c5ee4f90, 2, 1;
L_0x55d0c5ee4110 .part L_0x55d0c5ee5080, 2, 1;
L_0x55d0c5ee46e0 .part L_0x55d0c5ee4ea0, 3, 1;
L_0x55d0c5ee48a0 .part L_0x55d0c5ee4f90, 3, 1;
L_0x55d0c5ee4a60 .part L_0x55d0c5ee5080, 3, 1;
L_0x55d0c5ee4c90 .concat8 [ 1 1 1 1], L_0x55d0c5ee26f0, L_0x55d0c5ee3050, L_0x55d0c5ee3900, L_0x55d0c5ee42b0;
L_0x55d0c5ee4d30 .concat8 [ 1 1 1 1], L_0x55d0c5ee2b40, L_0x55d0c5ee33b0, L_0x55d0c5ee3d50, L_0x55d0c5ee45d0;
S_0x55d0c5a97d20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a97ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee2290 .functor XOR 1, L_0x55d0c5ee2c50, L_0x55d0c5ee2d80, C4<0>, C4<0>;
L_0x55d0c5ee26f0 .functor XOR 1, L_0x55d0c5ee2290, L_0x55d0c5ee2eb0, C4<0>, C4<0>;
L_0x55d0c5ee27b0 .functor AND 1, L_0x55d0c5ee2c50, L_0x55d0c5ee2d80, C4<1>, C4<1>;
L_0x55d0c5ee28c0 .functor AND 1, L_0x55d0c5ee2c50, L_0x55d0c5ee2eb0, C4<1>, C4<1>;
L_0x55d0c5ee2980 .functor AND 1, L_0x55d0c5ee2d80, L_0x55d0c5ee2eb0, C4<1>, C4<1>;
L_0x55d0c5ee29f0 .functor OR 1, L_0x55d0c5ee27b0, L_0x55d0c5ee28c0, C4<0>, C4<0>;
L_0x55d0c5ee2b40 .functor OR 1, L_0x55d0c5ee2980, L_0x55d0c5ee29f0, C4<0>, C4<0>;
v0x55d0c5a97fa0_0 .net "a", 0 0, L_0x55d0c5ee2c50;  1 drivers
v0x55d0c5a98080_0 .net "b", 0 0, L_0x55d0c5ee2d80;  1 drivers
v0x55d0c5a98140_0 .net "ca", 0 0, L_0x55d0c5ee2b40;  1 drivers
v0x55d0c5a98210_0 .net "cin", 0 0, L_0x55d0c5ee2eb0;  1 drivers
v0x55d0c5a982d0_0 .net "sum", 0 0, L_0x55d0c5ee26f0;  1 drivers
v0x55d0c5a983e0_0 .net "w1", 0 0, L_0x55d0c5ee2290;  1 drivers
v0x55d0c5a984a0_0 .net "w2", 0 0, L_0x55d0c5ee27b0;  1 drivers
v0x55d0c5a98560_0 .net "w3", 0 0, L_0x55d0c5ee28c0;  1 drivers
v0x55d0c5a98620_0 .net "w4", 0 0, L_0x55d0c5ee2980;  1 drivers
v0x55d0c5a98770_0 .net "w5", 0 0, L_0x55d0c5ee29f0;  1 drivers
S_0x55d0c5a988d0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a97ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee2fe0 .functor XOR 1, L_0x55d0c5ee34c0, L_0x55d0c5ee35f0, C4<0>, C4<0>;
L_0x55d0c5ee3050 .functor XOR 1, L_0x55d0c5ee2fe0, L_0x55d0c5ee3720, C4<0>, C4<0>;
L_0x55d0c5ee30c0 .functor AND 1, L_0x55d0c5ee34c0, L_0x55d0c5ee35f0, C4<1>, C4<1>;
L_0x55d0c5ee3130 .functor AND 1, L_0x55d0c5ee34c0, L_0x55d0c5ee3720, C4<1>, C4<1>;
L_0x55d0c5ee31f0 .functor AND 1, L_0x55d0c5ee35f0, L_0x55d0c5ee3720, C4<1>, C4<1>;
L_0x55d0c5ee3260 .functor OR 1, L_0x55d0c5ee30c0, L_0x55d0c5ee3130, C4<0>, C4<0>;
L_0x55d0c5ee33b0 .functor OR 1, L_0x55d0c5ee31f0, L_0x55d0c5ee3260, C4<0>, C4<0>;
v0x55d0c5a98af0_0 .net "a", 0 0, L_0x55d0c5ee34c0;  1 drivers
v0x55d0c5a98bb0_0 .net "b", 0 0, L_0x55d0c5ee35f0;  1 drivers
v0x55d0c5a98c70_0 .net "ca", 0 0, L_0x55d0c5ee33b0;  1 drivers
v0x55d0c5a98d40_0 .net "cin", 0 0, L_0x55d0c5ee3720;  1 drivers
v0x55d0c5a98e00_0 .net "sum", 0 0, L_0x55d0c5ee3050;  1 drivers
v0x55d0c5a98f10_0 .net "w1", 0 0, L_0x55d0c5ee2fe0;  1 drivers
v0x55d0c5a98fd0_0 .net "w2", 0 0, L_0x55d0c5ee30c0;  1 drivers
v0x55d0c5a99090_0 .net "w3", 0 0, L_0x55d0c5ee3130;  1 drivers
v0x55d0c5a99150_0 .net "w4", 0 0, L_0x55d0c5ee31f0;  1 drivers
v0x55d0c5a992a0_0 .net "w5", 0 0, L_0x55d0c5ee3260;  1 drivers
S_0x55d0c5a99400 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a97ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee3890 .functor XOR 1, L_0x55d0c5ee3e60, L_0x55d0c5ee3f90, C4<0>, C4<0>;
L_0x55d0c5ee3900 .functor XOR 1, L_0x55d0c5ee3890, L_0x55d0c5ee4110, C4<0>, C4<0>;
L_0x55d0c5ee39c0 .functor AND 1, L_0x55d0c5ee3e60, L_0x55d0c5ee3f90, C4<1>, C4<1>;
L_0x55d0c5ee3ad0 .functor AND 1, L_0x55d0c5ee3e60, L_0x55d0c5ee4110, C4<1>, C4<1>;
L_0x55d0c5ee3b90 .functor AND 1, L_0x55d0c5ee3f90, L_0x55d0c5ee4110, C4<1>, C4<1>;
L_0x55d0c5ee3c00 .functor OR 1, L_0x55d0c5ee39c0, L_0x55d0c5ee3ad0, C4<0>, C4<0>;
L_0x55d0c5ee3d50 .functor OR 1, L_0x55d0c5ee3b90, L_0x55d0c5ee3c00, C4<0>, C4<0>;
v0x55d0c5a99630_0 .net "a", 0 0, L_0x55d0c5ee3e60;  1 drivers
v0x55d0c5a996f0_0 .net "b", 0 0, L_0x55d0c5ee3f90;  1 drivers
v0x55d0c5a997b0_0 .net "ca", 0 0, L_0x55d0c5ee3d50;  1 drivers
v0x55d0c5a99880_0 .net "cin", 0 0, L_0x55d0c5ee4110;  1 drivers
v0x55d0c5a99940_0 .net "sum", 0 0, L_0x55d0c5ee3900;  1 drivers
v0x55d0c5a99a50_0 .net "w1", 0 0, L_0x55d0c5ee3890;  1 drivers
v0x55d0c5a99b10_0 .net "w2", 0 0, L_0x55d0c5ee39c0;  1 drivers
v0x55d0c5a99bd0_0 .net "w3", 0 0, L_0x55d0c5ee3ad0;  1 drivers
v0x55d0c5a99c90_0 .net "w4", 0 0, L_0x55d0c5ee3b90;  1 drivers
v0x55d0c5a99de0_0 .net "w5", 0 0, L_0x55d0c5ee3c00;  1 drivers
S_0x55d0c5a99f40 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a97ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee4240 .functor XOR 1, L_0x55d0c5ee46e0, L_0x55d0c5ee48a0, C4<0>, C4<0>;
L_0x55d0c5ee42b0 .functor XOR 1, L_0x55d0c5ee4240, L_0x55d0c5ee4a60, C4<0>, C4<0>;
L_0x55d0c5ee4320 .functor AND 1, L_0x55d0c5ee46e0, L_0x55d0c5ee48a0, C4<1>, C4<1>;
L_0x55d0c5ee4390 .functor AND 1, L_0x55d0c5ee46e0, L_0x55d0c5ee4a60, C4<1>, C4<1>;
L_0x55d0c5ee4450 .functor AND 1, L_0x55d0c5ee48a0, L_0x55d0c5ee4a60, C4<1>, C4<1>;
L_0x55d0c5ee44c0 .functor OR 1, L_0x55d0c5ee4320, L_0x55d0c5ee4390, C4<0>, C4<0>;
L_0x55d0c5ee45d0 .functor OR 1, L_0x55d0c5ee4450, L_0x55d0c5ee44c0, C4<0>, C4<0>;
v0x55d0c5a9a140_0 .net "a", 0 0, L_0x55d0c5ee46e0;  1 drivers
v0x55d0c5a9a220_0 .net "b", 0 0, L_0x55d0c5ee48a0;  1 drivers
v0x55d0c5a9a2e0_0 .net "ca", 0 0, L_0x55d0c5ee45d0;  1 drivers
v0x55d0c5a9a3b0_0 .net "cin", 0 0, L_0x55d0c5ee4a60;  1 drivers
v0x55d0c5a9a470_0 .net "sum", 0 0, L_0x55d0c5ee42b0;  1 drivers
v0x55d0c5a9a580_0 .net "w1", 0 0, L_0x55d0c5ee4240;  1 drivers
v0x55d0c5a9a640_0 .net "w2", 0 0, L_0x55d0c5ee4320;  1 drivers
v0x55d0c5a9a700_0 .net "w3", 0 0, L_0x55d0c5ee4390;  1 drivers
v0x55d0c5a9a7c0_0 .net "w4", 0 0, L_0x55d0c5ee4450;  1 drivers
v0x55d0c5a9a910_0 .net "w5", 0 0, L_0x55d0c5ee44c0;  1 drivers
S_0x55d0c5a9ba10 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5a8cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5aa9f90_0 .net "a", 15 0, L_0x55d0c5ef10f0;  1 drivers
v0x55d0c5aaa090_0 .net "b", 15 0, L_0x55d0c5ef11e0;  1 drivers
v0x55d0c5aaa170_0 .net "ca", 15 0, L_0x55d0c5ef0fb0;  1 drivers
v0x55d0c5aaa230_0 .net "cin", 15 0, L_0x55d0c5ef12d0;  1 drivers
v0x55d0c5aaa310_0 .net "sum", 15 0, L_0x55d0c5ef0e70;  1 drivers
L_0x55d0c5eeb2e0 .part L_0x55d0c5ef10f0, 0, 8;
L_0x55d0c5eeb380 .part L_0x55d0c5ef11e0, 0, 8;
L_0x55d0c5eeb420 .part L_0x55d0c5ef12d0, 0, 8;
L_0x55d0c5ef0ba0 .part L_0x55d0c5ef10f0, 8, 8;
L_0x55d0c5ef0c90 .part L_0x55d0c5ef11e0, 8, 8;
L_0x55d0c5ef0d80 .part L_0x55d0c5ef12d0, 8, 8;
L_0x55d0c5ef0e70 .concat8 [ 8 8 0 0], L_0x55d0c5eeb010, L_0x55d0c5ef08d0;
L_0x55d0c5ef0fb0 .concat8 [ 8 8 0 0], L_0x55d0c5eeb150, L_0x55d0c5ef0a10;
S_0x55d0c5a9bc80 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5a9ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5aa28d0_0 .net "a", 7 0, L_0x55d0c5eeb2e0;  1 drivers
v0x55d0c5aa29d0_0 .net "b", 7 0, L_0x55d0c5eeb380;  1 drivers
v0x55d0c5aa2ab0_0 .net "ca", 7 0, L_0x55d0c5eeb150;  1 drivers
v0x55d0c5aa2b70_0 .net "cin", 7 0, L_0x55d0c5eeb420;  1 drivers
v0x55d0c5aa2c50_0 .net "sum", 7 0, L_0x55d0c5eeb010;  1 drivers
L_0x55d0c5ee8370 .part L_0x55d0c5eeb2e0, 0, 4;
L_0x55d0c5ee8410 .part L_0x55d0c5eeb380, 0, 4;
L_0x55d0c5ee84b0 .part L_0x55d0c5eeb420, 0, 4;
L_0x55d0c5eead00 .part L_0x55d0c5eeb2e0, 4, 4;
L_0x55d0c5eeadf0 .part L_0x55d0c5eeb380, 4, 4;
L_0x55d0c5eeaee0 .part L_0x55d0c5eeb420, 4, 4;
L_0x55d0c5eeb010 .concat8 [ 4 4 0 0], L_0x55d0c5ee8160, L_0x55d0c5eeaaf0;
L_0x55d0c5eeb150 .concat8 [ 4 4 0 0], L_0x55d0c5ee8200, L_0x55d0c5eeab90;
S_0x55d0c5a9bf00 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5a9bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5a9ef10_0 .net "a", 3 0, L_0x55d0c5ee8370;  1 drivers
v0x55d0c5a9f010_0 .net "b", 3 0, L_0x55d0c5ee8410;  1 drivers
v0x55d0c5a9f0f0_0 .net "ca", 3 0, L_0x55d0c5ee8200;  1 drivers
v0x55d0c5a9f1b0_0 .net "cin", 3 0, L_0x55d0c5ee84b0;  1 drivers
v0x55d0c5a9f290_0 .net "sum", 3 0, L_0x55d0c5ee8160;  1 drivers
L_0x55d0c5ee6120 .part L_0x55d0c5ee8370, 0, 1;
L_0x55d0c5ee6250 .part L_0x55d0c5ee8410, 0, 1;
L_0x55d0c5ee6380 .part L_0x55d0c5ee84b0, 0, 1;
L_0x55d0c5ee6990 .part L_0x55d0c5ee8370, 1, 1;
L_0x55d0c5ee6ac0 .part L_0x55d0c5ee8410, 1, 1;
L_0x55d0c5ee6bf0 .part L_0x55d0c5ee84b0, 1, 1;
L_0x55d0c5ee7330 .part L_0x55d0c5ee8370, 2, 1;
L_0x55d0c5ee7460 .part L_0x55d0c5ee8410, 2, 1;
L_0x55d0c5ee75e0 .part L_0x55d0c5ee84b0, 2, 1;
L_0x55d0c5ee7bb0 .part L_0x55d0c5ee8370, 3, 1;
L_0x55d0c5ee7d70 .part L_0x55d0c5ee8410, 3, 1;
L_0x55d0c5ee7f30 .part L_0x55d0c5ee84b0, 3, 1;
L_0x55d0c5ee8160 .concat8 [ 1 1 1 1], L_0x55d0c5ee5c00, L_0x55d0c5ee6520, L_0x55d0c5ee6dd0, L_0x55d0c5ee7780;
L_0x55d0c5ee8200 .concat8 [ 1 1 1 1], L_0x55d0c5ee6010, L_0x55d0c5ee6880, L_0x55d0c5ee7220, L_0x55d0c5ee7aa0;
S_0x55d0c5a9c1a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a9bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee4c20 .functor XOR 1, L_0x55d0c5ee6120, L_0x55d0c5ee6250, C4<0>, C4<0>;
L_0x55d0c5ee5c00 .functor XOR 1, L_0x55d0c5ee4c20, L_0x55d0c5ee6380, C4<0>, C4<0>;
L_0x55d0c5ee5cc0 .functor AND 1, L_0x55d0c5ee6120, L_0x55d0c5ee6250, C4<1>, C4<1>;
L_0x55d0c5ee5dd0 .functor AND 1, L_0x55d0c5ee6120, L_0x55d0c5ee6380, C4<1>, C4<1>;
L_0x55d0c5ee5e90 .functor AND 1, L_0x55d0c5ee6250, L_0x55d0c5ee6380, C4<1>, C4<1>;
L_0x55d0c5ee5f00 .functor OR 1, L_0x55d0c5ee5cc0, L_0x55d0c5ee5dd0, C4<0>, C4<0>;
L_0x55d0c5ee6010 .functor OR 1, L_0x55d0c5ee5e90, L_0x55d0c5ee5f00, C4<0>, C4<0>;
v0x55d0c5a9c440_0 .net "a", 0 0, L_0x55d0c5ee6120;  1 drivers
v0x55d0c5a9c520_0 .net "b", 0 0, L_0x55d0c5ee6250;  1 drivers
v0x55d0c5a9c5e0_0 .net "ca", 0 0, L_0x55d0c5ee6010;  1 drivers
v0x55d0c5a9c6b0_0 .net "cin", 0 0, L_0x55d0c5ee6380;  1 drivers
v0x55d0c5a9c770_0 .net "sum", 0 0, L_0x55d0c5ee5c00;  1 drivers
v0x55d0c5a9c880_0 .net "w1", 0 0, L_0x55d0c5ee4c20;  1 drivers
v0x55d0c5a9c940_0 .net "w2", 0 0, L_0x55d0c5ee5cc0;  1 drivers
v0x55d0c5a9ca00_0 .net "w3", 0 0, L_0x55d0c5ee5dd0;  1 drivers
v0x55d0c5a9cac0_0 .net "w4", 0 0, L_0x55d0c5ee5e90;  1 drivers
v0x55d0c5a9cc10_0 .net "w5", 0 0, L_0x55d0c5ee5f00;  1 drivers
S_0x55d0c5a9cd70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a9bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee64b0 .functor XOR 1, L_0x55d0c5ee6990, L_0x55d0c5ee6ac0, C4<0>, C4<0>;
L_0x55d0c5ee6520 .functor XOR 1, L_0x55d0c5ee64b0, L_0x55d0c5ee6bf0, C4<0>, C4<0>;
L_0x55d0c5ee6590 .functor AND 1, L_0x55d0c5ee6990, L_0x55d0c5ee6ac0, C4<1>, C4<1>;
L_0x55d0c5ee6600 .functor AND 1, L_0x55d0c5ee6990, L_0x55d0c5ee6bf0, C4<1>, C4<1>;
L_0x55d0c5ee66c0 .functor AND 1, L_0x55d0c5ee6ac0, L_0x55d0c5ee6bf0, C4<1>, C4<1>;
L_0x55d0c5ee6730 .functor OR 1, L_0x55d0c5ee6590, L_0x55d0c5ee6600, C4<0>, C4<0>;
L_0x55d0c5ee6880 .functor OR 1, L_0x55d0c5ee66c0, L_0x55d0c5ee6730, C4<0>, C4<0>;
v0x55d0c5a9cf90_0 .net "a", 0 0, L_0x55d0c5ee6990;  1 drivers
v0x55d0c5a9d050_0 .net "b", 0 0, L_0x55d0c5ee6ac0;  1 drivers
v0x55d0c5a9d110_0 .net "ca", 0 0, L_0x55d0c5ee6880;  1 drivers
v0x55d0c5a9d1e0_0 .net "cin", 0 0, L_0x55d0c5ee6bf0;  1 drivers
v0x55d0c5a9d2a0_0 .net "sum", 0 0, L_0x55d0c5ee6520;  1 drivers
v0x55d0c5a9d3b0_0 .net "w1", 0 0, L_0x55d0c5ee64b0;  1 drivers
v0x55d0c5a9d470_0 .net "w2", 0 0, L_0x55d0c5ee6590;  1 drivers
v0x55d0c5a9d530_0 .net "w3", 0 0, L_0x55d0c5ee6600;  1 drivers
v0x55d0c5a9d5f0_0 .net "w4", 0 0, L_0x55d0c5ee66c0;  1 drivers
v0x55d0c5a9d740_0 .net "w5", 0 0, L_0x55d0c5ee6730;  1 drivers
S_0x55d0c5a9d8a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a9bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee6d60 .functor XOR 1, L_0x55d0c5ee7330, L_0x55d0c5ee7460, C4<0>, C4<0>;
L_0x55d0c5ee6dd0 .functor XOR 1, L_0x55d0c5ee6d60, L_0x55d0c5ee75e0, C4<0>, C4<0>;
L_0x55d0c5ee6e90 .functor AND 1, L_0x55d0c5ee7330, L_0x55d0c5ee7460, C4<1>, C4<1>;
L_0x55d0c5ee6fa0 .functor AND 1, L_0x55d0c5ee7330, L_0x55d0c5ee75e0, C4<1>, C4<1>;
L_0x55d0c5ee7060 .functor AND 1, L_0x55d0c5ee7460, L_0x55d0c5ee75e0, C4<1>, C4<1>;
L_0x55d0c5ee70d0 .functor OR 1, L_0x55d0c5ee6e90, L_0x55d0c5ee6fa0, C4<0>, C4<0>;
L_0x55d0c5ee7220 .functor OR 1, L_0x55d0c5ee7060, L_0x55d0c5ee70d0, C4<0>, C4<0>;
v0x55d0c5a9dad0_0 .net "a", 0 0, L_0x55d0c5ee7330;  1 drivers
v0x55d0c5a9db90_0 .net "b", 0 0, L_0x55d0c5ee7460;  1 drivers
v0x55d0c5a9dc50_0 .net "ca", 0 0, L_0x55d0c5ee7220;  1 drivers
v0x55d0c5a9dd20_0 .net "cin", 0 0, L_0x55d0c5ee75e0;  1 drivers
v0x55d0c5a9dde0_0 .net "sum", 0 0, L_0x55d0c5ee6dd0;  1 drivers
v0x55d0c5a9def0_0 .net "w1", 0 0, L_0x55d0c5ee6d60;  1 drivers
v0x55d0c5a9dfb0_0 .net "w2", 0 0, L_0x55d0c5ee6e90;  1 drivers
v0x55d0c5a9e070_0 .net "w3", 0 0, L_0x55d0c5ee6fa0;  1 drivers
v0x55d0c5a9e130_0 .net "w4", 0 0, L_0x55d0c5ee7060;  1 drivers
v0x55d0c5a9e280_0 .net "w5", 0 0, L_0x55d0c5ee70d0;  1 drivers
S_0x55d0c5a9e3e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a9bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee7710 .functor XOR 1, L_0x55d0c5ee7bb0, L_0x55d0c5ee7d70, C4<0>, C4<0>;
L_0x55d0c5ee7780 .functor XOR 1, L_0x55d0c5ee7710, L_0x55d0c5ee7f30, C4<0>, C4<0>;
L_0x55d0c5ee77f0 .functor AND 1, L_0x55d0c5ee7bb0, L_0x55d0c5ee7d70, C4<1>, C4<1>;
L_0x55d0c5ee7860 .functor AND 1, L_0x55d0c5ee7bb0, L_0x55d0c5ee7f30, C4<1>, C4<1>;
L_0x55d0c5ee7920 .functor AND 1, L_0x55d0c5ee7d70, L_0x55d0c5ee7f30, C4<1>, C4<1>;
L_0x55d0c5ee7990 .functor OR 1, L_0x55d0c5ee77f0, L_0x55d0c5ee7860, C4<0>, C4<0>;
L_0x55d0c5ee7aa0 .functor OR 1, L_0x55d0c5ee7920, L_0x55d0c5ee7990, C4<0>, C4<0>;
v0x55d0c5a9e5e0_0 .net "a", 0 0, L_0x55d0c5ee7bb0;  1 drivers
v0x55d0c5a9e6c0_0 .net "b", 0 0, L_0x55d0c5ee7d70;  1 drivers
v0x55d0c5a9e780_0 .net "ca", 0 0, L_0x55d0c5ee7aa0;  1 drivers
v0x55d0c5a9e850_0 .net "cin", 0 0, L_0x55d0c5ee7f30;  1 drivers
v0x55d0c5a9e910_0 .net "sum", 0 0, L_0x55d0c5ee7780;  1 drivers
v0x55d0c5a9ea20_0 .net "w1", 0 0, L_0x55d0c5ee7710;  1 drivers
v0x55d0c5a9eae0_0 .net "w2", 0 0, L_0x55d0c5ee77f0;  1 drivers
v0x55d0c5a9eba0_0 .net "w3", 0 0, L_0x55d0c5ee7860;  1 drivers
v0x55d0c5a9ec60_0 .net "w4", 0 0, L_0x55d0c5ee7920;  1 drivers
v0x55d0c5a9edb0_0 .net "w5", 0 0, L_0x55d0c5ee7990;  1 drivers
S_0x55d0c5a9f410 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5a9bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5aa23d0_0 .net "a", 3 0, L_0x55d0c5eead00;  1 drivers
v0x55d0c5aa24d0_0 .net "b", 3 0, L_0x55d0c5eeadf0;  1 drivers
v0x55d0c5aa25b0_0 .net "ca", 3 0, L_0x55d0c5eeab90;  1 drivers
v0x55d0c5aa2670_0 .net "cin", 3 0, L_0x55d0c5eeaee0;  1 drivers
v0x55d0c5aa2750_0 .net "sum", 3 0, L_0x55d0c5eeaaf0;  1 drivers
L_0x55d0c5ee8ab0 .part L_0x55d0c5eead00, 0, 1;
L_0x55d0c5ee8be0 .part L_0x55d0c5eeadf0, 0, 1;
L_0x55d0c5ee8d10 .part L_0x55d0c5eeaee0, 0, 1;
L_0x55d0c5ee9320 .part L_0x55d0c5eead00, 1, 1;
L_0x55d0c5ee9450 .part L_0x55d0c5eeadf0, 1, 1;
L_0x55d0c5ee9580 .part L_0x55d0c5eeaee0, 1, 1;
L_0x55d0c5ee9cc0 .part L_0x55d0c5eead00, 2, 1;
L_0x55d0c5ee9df0 .part L_0x55d0c5eeadf0, 2, 1;
L_0x55d0c5ee9f70 .part L_0x55d0c5eeaee0, 2, 1;
L_0x55d0c5eea540 .part L_0x55d0c5eead00, 3, 1;
L_0x55d0c5eea700 .part L_0x55d0c5eeadf0, 3, 1;
L_0x55d0c5eea8c0 .part L_0x55d0c5eeaee0, 3, 1;
L_0x55d0c5eeaaf0 .concat8 [ 1 1 1 1], L_0x55d0c5ee8550, L_0x55d0c5ee8eb0, L_0x55d0c5ee9760, L_0x55d0c5eea110;
L_0x55d0c5eeab90 .concat8 [ 1 1 1 1], L_0x55d0c5ee89a0, L_0x55d0c5ee9210, L_0x55d0c5ee9bb0, L_0x55d0c5eea430;
S_0x55d0c5a9f680 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5a9f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee80f0 .functor XOR 1, L_0x55d0c5ee8ab0, L_0x55d0c5ee8be0, C4<0>, C4<0>;
L_0x55d0c5ee8550 .functor XOR 1, L_0x55d0c5ee80f0, L_0x55d0c5ee8d10, C4<0>, C4<0>;
L_0x55d0c5ee8610 .functor AND 1, L_0x55d0c5ee8ab0, L_0x55d0c5ee8be0, C4<1>, C4<1>;
L_0x55d0c5ee8720 .functor AND 1, L_0x55d0c5ee8ab0, L_0x55d0c5ee8d10, C4<1>, C4<1>;
L_0x55d0c5ee87e0 .functor AND 1, L_0x55d0c5ee8be0, L_0x55d0c5ee8d10, C4<1>, C4<1>;
L_0x55d0c5ee8850 .functor OR 1, L_0x55d0c5ee8610, L_0x55d0c5ee8720, C4<0>, C4<0>;
L_0x55d0c5ee89a0 .functor OR 1, L_0x55d0c5ee87e0, L_0x55d0c5ee8850, C4<0>, C4<0>;
v0x55d0c5a9f900_0 .net "a", 0 0, L_0x55d0c5ee8ab0;  1 drivers
v0x55d0c5a9f9e0_0 .net "b", 0 0, L_0x55d0c5ee8be0;  1 drivers
v0x55d0c5a9faa0_0 .net "ca", 0 0, L_0x55d0c5ee89a0;  1 drivers
v0x55d0c5a9fb70_0 .net "cin", 0 0, L_0x55d0c5ee8d10;  1 drivers
v0x55d0c5a9fc30_0 .net "sum", 0 0, L_0x55d0c5ee8550;  1 drivers
v0x55d0c5a9fd40_0 .net "w1", 0 0, L_0x55d0c5ee80f0;  1 drivers
v0x55d0c5a9fe00_0 .net "w2", 0 0, L_0x55d0c5ee8610;  1 drivers
v0x55d0c5a9fec0_0 .net "w3", 0 0, L_0x55d0c5ee8720;  1 drivers
v0x55d0c5a9ff80_0 .net "w4", 0 0, L_0x55d0c5ee87e0;  1 drivers
v0x55d0c5aa00d0_0 .net "w5", 0 0, L_0x55d0c5ee8850;  1 drivers
S_0x55d0c5aa0230 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5a9f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee8e40 .functor XOR 1, L_0x55d0c5ee9320, L_0x55d0c5ee9450, C4<0>, C4<0>;
L_0x55d0c5ee8eb0 .functor XOR 1, L_0x55d0c5ee8e40, L_0x55d0c5ee9580, C4<0>, C4<0>;
L_0x55d0c5ee8f20 .functor AND 1, L_0x55d0c5ee9320, L_0x55d0c5ee9450, C4<1>, C4<1>;
L_0x55d0c5ee8f90 .functor AND 1, L_0x55d0c5ee9320, L_0x55d0c5ee9580, C4<1>, C4<1>;
L_0x55d0c5ee9050 .functor AND 1, L_0x55d0c5ee9450, L_0x55d0c5ee9580, C4<1>, C4<1>;
L_0x55d0c5ee90c0 .functor OR 1, L_0x55d0c5ee8f20, L_0x55d0c5ee8f90, C4<0>, C4<0>;
L_0x55d0c5ee9210 .functor OR 1, L_0x55d0c5ee9050, L_0x55d0c5ee90c0, C4<0>, C4<0>;
v0x55d0c5aa0450_0 .net "a", 0 0, L_0x55d0c5ee9320;  1 drivers
v0x55d0c5aa0510_0 .net "b", 0 0, L_0x55d0c5ee9450;  1 drivers
v0x55d0c5aa05d0_0 .net "ca", 0 0, L_0x55d0c5ee9210;  1 drivers
v0x55d0c5aa06a0_0 .net "cin", 0 0, L_0x55d0c5ee9580;  1 drivers
v0x55d0c5aa0760_0 .net "sum", 0 0, L_0x55d0c5ee8eb0;  1 drivers
v0x55d0c5aa0870_0 .net "w1", 0 0, L_0x55d0c5ee8e40;  1 drivers
v0x55d0c5aa0930_0 .net "w2", 0 0, L_0x55d0c5ee8f20;  1 drivers
v0x55d0c5aa09f0_0 .net "w3", 0 0, L_0x55d0c5ee8f90;  1 drivers
v0x55d0c5aa0ab0_0 .net "w4", 0 0, L_0x55d0c5ee9050;  1 drivers
v0x55d0c5aa0c00_0 .net "w5", 0 0, L_0x55d0c5ee90c0;  1 drivers
S_0x55d0c5aa0d60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5a9f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ee96f0 .functor XOR 1, L_0x55d0c5ee9cc0, L_0x55d0c5ee9df0, C4<0>, C4<0>;
L_0x55d0c5ee9760 .functor XOR 1, L_0x55d0c5ee96f0, L_0x55d0c5ee9f70, C4<0>, C4<0>;
L_0x55d0c5ee9820 .functor AND 1, L_0x55d0c5ee9cc0, L_0x55d0c5ee9df0, C4<1>, C4<1>;
L_0x55d0c5ee9930 .functor AND 1, L_0x55d0c5ee9cc0, L_0x55d0c5ee9f70, C4<1>, C4<1>;
L_0x55d0c5ee99f0 .functor AND 1, L_0x55d0c5ee9df0, L_0x55d0c5ee9f70, C4<1>, C4<1>;
L_0x55d0c5ee9a60 .functor OR 1, L_0x55d0c5ee9820, L_0x55d0c5ee9930, C4<0>, C4<0>;
L_0x55d0c5ee9bb0 .functor OR 1, L_0x55d0c5ee99f0, L_0x55d0c5ee9a60, C4<0>, C4<0>;
v0x55d0c5aa0f90_0 .net "a", 0 0, L_0x55d0c5ee9cc0;  1 drivers
v0x55d0c5aa1050_0 .net "b", 0 0, L_0x55d0c5ee9df0;  1 drivers
v0x55d0c5aa1110_0 .net "ca", 0 0, L_0x55d0c5ee9bb0;  1 drivers
v0x55d0c5aa11e0_0 .net "cin", 0 0, L_0x55d0c5ee9f70;  1 drivers
v0x55d0c5aa12a0_0 .net "sum", 0 0, L_0x55d0c5ee9760;  1 drivers
v0x55d0c5aa13b0_0 .net "w1", 0 0, L_0x55d0c5ee96f0;  1 drivers
v0x55d0c5aa1470_0 .net "w2", 0 0, L_0x55d0c5ee9820;  1 drivers
v0x55d0c5aa1530_0 .net "w3", 0 0, L_0x55d0c5ee9930;  1 drivers
v0x55d0c5aa15f0_0 .net "w4", 0 0, L_0x55d0c5ee99f0;  1 drivers
v0x55d0c5aa1740_0 .net "w5", 0 0, L_0x55d0c5ee9a60;  1 drivers
S_0x55d0c5aa18a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5a9f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eea0a0 .functor XOR 1, L_0x55d0c5eea540, L_0x55d0c5eea700, C4<0>, C4<0>;
L_0x55d0c5eea110 .functor XOR 1, L_0x55d0c5eea0a0, L_0x55d0c5eea8c0, C4<0>, C4<0>;
L_0x55d0c5eea180 .functor AND 1, L_0x55d0c5eea540, L_0x55d0c5eea700, C4<1>, C4<1>;
L_0x55d0c5eea1f0 .functor AND 1, L_0x55d0c5eea540, L_0x55d0c5eea8c0, C4<1>, C4<1>;
L_0x55d0c5eea2b0 .functor AND 1, L_0x55d0c5eea700, L_0x55d0c5eea8c0, C4<1>, C4<1>;
L_0x55d0c5eea320 .functor OR 1, L_0x55d0c5eea180, L_0x55d0c5eea1f0, C4<0>, C4<0>;
L_0x55d0c5eea430 .functor OR 1, L_0x55d0c5eea2b0, L_0x55d0c5eea320, C4<0>, C4<0>;
v0x55d0c5aa1aa0_0 .net "a", 0 0, L_0x55d0c5eea540;  1 drivers
v0x55d0c5aa1b80_0 .net "b", 0 0, L_0x55d0c5eea700;  1 drivers
v0x55d0c5aa1c40_0 .net "ca", 0 0, L_0x55d0c5eea430;  1 drivers
v0x55d0c5aa1d10_0 .net "cin", 0 0, L_0x55d0c5eea8c0;  1 drivers
v0x55d0c5aa1dd0_0 .net "sum", 0 0, L_0x55d0c5eea110;  1 drivers
v0x55d0c5aa1ee0_0 .net "w1", 0 0, L_0x55d0c5eea0a0;  1 drivers
v0x55d0c5aa1fa0_0 .net "w2", 0 0, L_0x55d0c5eea180;  1 drivers
v0x55d0c5aa2060_0 .net "w3", 0 0, L_0x55d0c5eea1f0;  1 drivers
v0x55d0c5aa2120_0 .net "w4", 0 0, L_0x55d0c5eea2b0;  1 drivers
v0x55d0c5aa2270_0 .net "w5", 0 0, L_0x55d0c5eea320;  1 drivers
S_0x55d0c5aa2e20 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5a9ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5aa9a40_0 .net "a", 7 0, L_0x55d0c5ef0ba0;  1 drivers
v0x55d0c5aa9b40_0 .net "b", 7 0, L_0x55d0c5ef0c90;  1 drivers
v0x55d0c5aa9c20_0 .net "ca", 7 0, L_0x55d0c5ef0a10;  1 drivers
v0x55d0c5aa9ce0_0 .net "cin", 7 0, L_0x55d0c5ef0d80;  1 drivers
v0x55d0c5aa9dc0_0 .net "sum", 7 0, L_0x55d0c5ef08d0;  1 drivers
L_0x55d0c5eedc30 .part L_0x55d0c5ef0ba0, 0, 4;
L_0x55d0c5eedcd0 .part L_0x55d0c5ef0c90, 0, 4;
L_0x55d0c5eedd70 .part L_0x55d0c5ef0d80, 0, 4;
L_0x55d0c5ef05c0 .part L_0x55d0c5ef0ba0, 4, 4;
L_0x55d0c5ef06b0 .part L_0x55d0c5ef0c90, 4, 4;
L_0x55d0c5ef07a0 .part L_0x55d0c5ef0d80, 4, 4;
L_0x55d0c5ef08d0 .concat8 [ 4 4 0 0], L_0x55d0c5eeda20, L_0x55d0c5ef03b0;
L_0x55d0c5ef0a10 .concat8 [ 4 4 0 0], L_0x55d0c5eedac0, L_0x55d0c5ef0450;
S_0x55d0c5aa3090 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5aa2e20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5aa6080_0 .net "a", 3 0, L_0x55d0c5eedc30;  1 drivers
v0x55d0c5aa6180_0 .net "b", 3 0, L_0x55d0c5eedcd0;  1 drivers
v0x55d0c5aa6260_0 .net "ca", 3 0, L_0x55d0c5eedac0;  1 drivers
v0x55d0c5aa6320_0 .net "cin", 3 0, L_0x55d0c5eedd70;  1 drivers
v0x55d0c5aa6400_0 .net "sum", 3 0, L_0x55d0c5eeda20;  1 drivers
L_0x55d0c5eeb9e0 .part L_0x55d0c5eedc30, 0, 1;
L_0x55d0c5eebb10 .part L_0x55d0c5eedcd0, 0, 1;
L_0x55d0c5eebc40 .part L_0x55d0c5eedd70, 0, 1;
L_0x55d0c5eec250 .part L_0x55d0c5eedc30, 1, 1;
L_0x55d0c5eec380 .part L_0x55d0c5eedcd0, 1, 1;
L_0x55d0c5eec4b0 .part L_0x55d0c5eedd70, 1, 1;
L_0x55d0c5eecbf0 .part L_0x55d0c5eedc30, 2, 1;
L_0x55d0c5eecd20 .part L_0x55d0c5eedcd0, 2, 1;
L_0x55d0c5eecea0 .part L_0x55d0c5eedd70, 2, 1;
L_0x55d0c5eed470 .part L_0x55d0c5eedc30, 3, 1;
L_0x55d0c5eed630 .part L_0x55d0c5eedcd0, 3, 1;
L_0x55d0c5eed7f0 .part L_0x55d0c5eedd70, 3, 1;
L_0x55d0c5eeda20 .concat8 [ 1 1 1 1], L_0x55d0c5eeb4c0, L_0x55d0c5eebde0, L_0x55d0c5eec690, L_0x55d0c5eed040;
L_0x55d0c5eedac0 .concat8 [ 1 1 1 1], L_0x55d0c5eeb8d0, L_0x55d0c5eec140, L_0x55d0c5eecae0, L_0x55d0c5eed360;
S_0x55d0c5aa3310 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5aa3090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eeaa80 .functor XOR 1, L_0x55d0c5eeb9e0, L_0x55d0c5eebb10, C4<0>, C4<0>;
L_0x55d0c5eeb4c0 .functor XOR 1, L_0x55d0c5eeaa80, L_0x55d0c5eebc40, C4<0>, C4<0>;
L_0x55d0c5eeb580 .functor AND 1, L_0x55d0c5eeb9e0, L_0x55d0c5eebb10, C4<1>, C4<1>;
L_0x55d0c5eeb690 .functor AND 1, L_0x55d0c5eeb9e0, L_0x55d0c5eebc40, C4<1>, C4<1>;
L_0x55d0c5eeb750 .functor AND 1, L_0x55d0c5eebb10, L_0x55d0c5eebc40, C4<1>, C4<1>;
L_0x55d0c5eeb7c0 .functor OR 1, L_0x55d0c5eeb580, L_0x55d0c5eeb690, C4<0>, C4<0>;
L_0x55d0c5eeb8d0 .functor OR 1, L_0x55d0c5eeb750, L_0x55d0c5eeb7c0, C4<0>, C4<0>;
v0x55d0c5aa35b0_0 .net "a", 0 0, L_0x55d0c5eeb9e0;  1 drivers
v0x55d0c5aa3690_0 .net "b", 0 0, L_0x55d0c5eebb10;  1 drivers
v0x55d0c5aa3750_0 .net "ca", 0 0, L_0x55d0c5eeb8d0;  1 drivers
v0x55d0c5aa3820_0 .net "cin", 0 0, L_0x55d0c5eebc40;  1 drivers
v0x55d0c5aa38e0_0 .net "sum", 0 0, L_0x55d0c5eeb4c0;  1 drivers
v0x55d0c5aa39f0_0 .net "w1", 0 0, L_0x55d0c5eeaa80;  1 drivers
v0x55d0c5aa3ab0_0 .net "w2", 0 0, L_0x55d0c5eeb580;  1 drivers
v0x55d0c5aa3b70_0 .net "w3", 0 0, L_0x55d0c5eeb690;  1 drivers
v0x55d0c5aa3c30_0 .net "w4", 0 0, L_0x55d0c5eeb750;  1 drivers
v0x55d0c5aa3d80_0 .net "w5", 0 0, L_0x55d0c5eeb7c0;  1 drivers
S_0x55d0c5aa3ee0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5aa3090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eebd70 .functor XOR 1, L_0x55d0c5eec250, L_0x55d0c5eec380, C4<0>, C4<0>;
L_0x55d0c5eebde0 .functor XOR 1, L_0x55d0c5eebd70, L_0x55d0c5eec4b0, C4<0>, C4<0>;
L_0x55d0c5eebe50 .functor AND 1, L_0x55d0c5eec250, L_0x55d0c5eec380, C4<1>, C4<1>;
L_0x55d0c5eebec0 .functor AND 1, L_0x55d0c5eec250, L_0x55d0c5eec4b0, C4<1>, C4<1>;
L_0x55d0c5eebf80 .functor AND 1, L_0x55d0c5eec380, L_0x55d0c5eec4b0, C4<1>, C4<1>;
L_0x55d0c5eebff0 .functor OR 1, L_0x55d0c5eebe50, L_0x55d0c5eebec0, C4<0>, C4<0>;
L_0x55d0c5eec140 .functor OR 1, L_0x55d0c5eebf80, L_0x55d0c5eebff0, C4<0>, C4<0>;
v0x55d0c5aa4100_0 .net "a", 0 0, L_0x55d0c5eec250;  1 drivers
v0x55d0c5aa41c0_0 .net "b", 0 0, L_0x55d0c5eec380;  1 drivers
v0x55d0c5aa4280_0 .net "ca", 0 0, L_0x55d0c5eec140;  1 drivers
v0x55d0c5aa4350_0 .net "cin", 0 0, L_0x55d0c5eec4b0;  1 drivers
v0x55d0c5aa4410_0 .net "sum", 0 0, L_0x55d0c5eebde0;  1 drivers
v0x55d0c5aa4520_0 .net "w1", 0 0, L_0x55d0c5eebd70;  1 drivers
v0x55d0c5aa45e0_0 .net "w2", 0 0, L_0x55d0c5eebe50;  1 drivers
v0x55d0c5aa46a0_0 .net "w3", 0 0, L_0x55d0c5eebec0;  1 drivers
v0x55d0c5aa4760_0 .net "w4", 0 0, L_0x55d0c5eebf80;  1 drivers
v0x55d0c5aa48b0_0 .net "w5", 0 0, L_0x55d0c5eebff0;  1 drivers
S_0x55d0c5aa4a10 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5aa3090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eec620 .functor XOR 1, L_0x55d0c5eecbf0, L_0x55d0c5eecd20, C4<0>, C4<0>;
L_0x55d0c5eec690 .functor XOR 1, L_0x55d0c5eec620, L_0x55d0c5eecea0, C4<0>, C4<0>;
L_0x55d0c5eec750 .functor AND 1, L_0x55d0c5eecbf0, L_0x55d0c5eecd20, C4<1>, C4<1>;
L_0x55d0c5eec860 .functor AND 1, L_0x55d0c5eecbf0, L_0x55d0c5eecea0, C4<1>, C4<1>;
L_0x55d0c5eec920 .functor AND 1, L_0x55d0c5eecd20, L_0x55d0c5eecea0, C4<1>, C4<1>;
L_0x55d0c5eec990 .functor OR 1, L_0x55d0c5eec750, L_0x55d0c5eec860, C4<0>, C4<0>;
L_0x55d0c5eecae0 .functor OR 1, L_0x55d0c5eec920, L_0x55d0c5eec990, C4<0>, C4<0>;
v0x55d0c5aa4c40_0 .net "a", 0 0, L_0x55d0c5eecbf0;  1 drivers
v0x55d0c5aa4d00_0 .net "b", 0 0, L_0x55d0c5eecd20;  1 drivers
v0x55d0c5aa4dc0_0 .net "ca", 0 0, L_0x55d0c5eecae0;  1 drivers
v0x55d0c5aa4e90_0 .net "cin", 0 0, L_0x55d0c5eecea0;  1 drivers
v0x55d0c5aa4f50_0 .net "sum", 0 0, L_0x55d0c5eec690;  1 drivers
v0x55d0c5aa5060_0 .net "w1", 0 0, L_0x55d0c5eec620;  1 drivers
v0x55d0c5aa5120_0 .net "w2", 0 0, L_0x55d0c5eec750;  1 drivers
v0x55d0c5aa51e0_0 .net "w3", 0 0, L_0x55d0c5eec860;  1 drivers
v0x55d0c5aa52a0_0 .net "w4", 0 0, L_0x55d0c5eec920;  1 drivers
v0x55d0c5aa53f0_0 .net "w5", 0 0, L_0x55d0c5eec990;  1 drivers
S_0x55d0c5aa5550 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5aa3090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eecfd0 .functor XOR 1, L_0x55d0c5eed470, L_0x55d0c5eed630, C4<0>, C4<0>;
L_0x55d0c5eed040 .functor XOR 1, L_0x55d0c5eecfd0, L_0x55d0c5eed7f0, C4<0>, C4<0>;
L_0x55d0c5eed0b0 .functor AND 1, L_0x55d0c5eed470, L_0x55d0c5eed630, C4<1>, C4<1>;
L_0x55d0c5eed120 .functor AND 1, L_0x55d0c5eed470, L_0x55d0c5eed7f0, C4<1>, C4<1>;
L_0x55d0c5eed1e0 .functor AND 1, L_0x55d0c5eed630, L_0x55d0c5eed7f0, C4<1>, C4<1>;
L_0x55d0c5eed250 .functor OR 1, L_0x55d0c5eed0b0, L_0x55d0c5eed120, C4<0>, C4<0>;
L_0x55d0c5eed360 .functor OR 1, L_0x55d0c5eed1e0, L_0x55d0c5eed250, C4<0>, C4<0>;
v0x55d0c5aa5750_0 .net "a", 0 0, L_0x55d0c5eed470;  1 drivers
v0x55d0c5aa5830_0 .net "b", 0 0, L_0x55d0c5eed630;  1 drivers
v0x55d0c5aa58f0_0 .net "ca", 0 0, L_0x55d0c5eed360;  1 drivers
v0x55d0c5aa59c0_0 .net "cin", 0 0, L_0x55d0c5eed7f0;  1 drivers
v0x55d0c5aa5a80_0 .net "sum", 0 0, L_0x55d0c5eed040;  1 drivers
v0x55d0c5aa5b90_0 .net "w1", 0 0, L_0x55d0c5eecfd0;  1 drivers
v0x55d0c5aa5c50_0 .net "w2", 0 0, L_0x55d0c5eed0b0;  1 drivers
v0x55d0c5aa5d10_0 .net "w3", 0 0, L_0x55d0c5eed120;  1 drivers
v0x55d0c5aa5dd0_0 .net "w4", 0 0, L_0x55d0c5eed1e0;  1 drivers
v0x55d0c5aa5f20_0 .net "w5", 0 0, L_0x55d0c5eed250;  1 drivers
S_0x55d0c5aa6580 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5aa2e20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5aa9540_0 .net "a", 3 0, L_0x55d0c5ef05c0;  1 drivers
v0x55d0c5aa9640_0 .net "b", 3 0, L_0x55d0c5ef06b0;  1 drivers
v0x55d0c5aa9720_0 .net "ca", 3 0, L_0x55d0c5ef0450;  1 drivers
v0x55d0c5aa97e0_0 .net "cin", 3 0, L_0x55d0c5ef07a0;  1 drivers
v0x55d0c5aa98c0_0 .net "sum", 3 0, L_0x55d0c5ef03b0;  1 drivers
L_0x55d0c5eee370 .part L_0x55d0c5ef05c0, 0, 1;
L_0x55d0c5eee4a0 .part L_0x55d0c5ef06b0, 0, 1;
L_0x55d0c5eee5d0 .part L_0x55d0c5ef07a0, 0, 1;
L_0x55d0c5eeebe0 .part L_0x55d0c5ef05c0, 1, 1;
L_0x55d0c5eeed10 .part L_0x55d0c5ef06b0, 1, 1;
L_0x55d0c5eeee40 .part L_0x55d0c5ef07a0, 1, 1;
L_0x55d0c5eef580 .part L_0x55d0c5ef05c0, 2, 1;
L_0x55d0c5eef6b0 .part L_0x55d0c5ef06b0, 2, 1;
L_0x55d0c5eef830 .part L_0x55d0c5ef07a0, 2, 1;
L_0x55d0c5eefe00 .part L_0x55d0c5ef05c0, 3, 1;
L_0x55d0c5eeffc0 .part L_0x55d0c5ef06b0, 3, 1;
L_0x55d0c5ef0180 .part L_0x55d0c5ef07a0, 3, 1;
L_0x55d0c5ef03b0 .concat8 [ 1 1 1 1], L_0x55d0c5eede10, L_0x55d0c5eee770, L_0x55d0c5eef020, L_0x55d0c5eef9d0;
L_0x55d0c5ef0450 .concat8 [ 1 1 1 1], L_0x55d0c5eee260, L_0x55d0c5eeead0, L_0x55d0c5eef470, L_0x55d0c5eefcf0;
S_0x55d0c5aa67f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5aa6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eed9b0 .functor XOR 1, L_0x55d0c5eee370, L_0x55d0c5eee4a0, C4<0>, C4<0>;
L_0x55d0c5eede10 .functor XOR 1, L_0x55d0c5eed9b0, L_0x55d0c5eee5d0, C4<0>, C4<0>;
L_0x55d0c5eeded0 .functor AND 1, L_0x55d0c5eee370, L_0x55d0c5eee4a0, C4<1>, C4<1>;
L_0x55d0c5eedfe0 .functor AND 1, L_0x55d0c5eee370, L_0x55d0c5eee5d0, C4<1>, C4<1>;
L_0x55d0c5eee0a0 .functor AND 1, L_0x55d0c5eee4a0, L_0x55d0c5eee5d0, C4<1>, C4<1>;
L_0x55d0c5eee110 .functor OR 1, L_0x55d0c5eeded0, L_0x55d0c5eedfe0, C4<0>, C4<0>;
L_0x55d0c5eee260 .functor OR 1, L_0x55d0c5eee0a0, L_0x55d0c5eee110, C4<0>, C4<0>;
v0x55d0c5aa6a70_0 .net "a", 0 0, L_0x55d0c5eee370;  1 drivers
v0x55d0c5aa6b50_0 .net "b", 0 0, L_0x55d0c5eee4a0;  1 drivers
v0x55d0c5aa6c10_0 .net "ca", 0 0, L_0x55d0c5eee260;  1 drivers
v0x55d0c5aa6ce0_0 .net "cin", 0 0, L_0x55d0c5eee5d0;  1 drivers
v0x55d0c5aa6da0_0 .net "sum", 0 0, L_0x55d0c5eede10;  1 drivers
v0x55d0c5aa6eb0_0 .net "w1", 0 0, L_0x55d0c5eed9b0;  1 drivers
v0x55d0c5aa6f70_0 .net "w2", 0 0, L_0x55d0c5eeded0;  1 drivers
v0x55d0c5aa7030_0 .net "w3", 0 0, L_0x55d0c5eedfe0;  1 drivers
v0x55d0c5aa70f0_0 .net "w4", 0 0, L_0x55d0c5eee0a0;  1 drivers
v0x55d0c5aa7240_0 .net "w5", 0 0, L_0x55d0c5eee110;  1 drivers
S_0x55d0c5aa73a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5aa6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eee700 .functor XOR 1, L_0x55d0c5eeebe0, L_0x55d0c5eeed10, C4<0>, C4<0>;
L_0x55d0c5eee770 .functor XOR 1, L_0x55d0c5eee700, L_0x55d0c5eeee40, C4<0>, C4<0>;
L_0x55d0c5eee7e0 .functor AND 1, L_0x55d0c5eeebe0, L_0x55d0c5eeed10, C4<1>, C4<1>;
L_0x55d0c5eee850 .functor AND 1, L_0x55d0c5eeebe0, L_0x55d0c5eeee40, C4<1>, C4<1>;
L_0x55d0c5eee910 .functor AND 1, L_0x55d0c5eeed10, L_0x55d0c5eeee40, C4<1>, C4<1>;
L_0x55d0c5eee980 .functor OR 1, L_0x55d0c5eee7e0, L_0x55d0c5eee850, C4<0>, C4<0>;
L_0x55d0c5eeead0 .functor OR 1, L_0x55d0c5eee910, L_0x55d0c5eee980, C4<0>, C4<0>;
v0x55d0c5aa75c0_0 .net "a", 0 0, L_0x55d0c5eeebe0;  1 drivers
v0x55d0c5aa7680_0 .net "b", 0 0, L_0x55d0c5eeed10;  1 drivers
v0x55d0c5aa7740_0 .net "ca", 0 0, L_0x55d0c5eeead0;  1 drivers
v0x55d0c5aa7810_0 .net "cin", 0 0, L_0x55d0c5eeee40;  1 drivers
v0x55d0c5aa78d0_0 .net "sum", 0 0, L_0x55d0c5eee770;  1 drivers
v0x55d0c5aa79e0_0 .net "w1", 0 0, L_0x55d0c5eee700;  1 drivers
v0x55d0c5aa7aa0_0 .net "w2", 0 0, L_0x55d0c5eee7e0;  1 drivers
v0x55d0c5aa7b60_0 .net "w3", 0 0, L_0x55d0c5eee850;  1 drivers
v0x55d0c5aa7c20_0 .net "w4", 0 0, L_0x55d0c5eee910;  1 drivers
v0x55d0c5aa7d70_0 .net "w5", 0 0, L_0x55d0c5eee980;  1 drivers
S_0x55d0c5aa7ed0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5aa6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eeefb0 .functor XOR 1, L_0x55d0c5eef580, L_0x55d0c5eef6b0, C4<0>, C4<0>;
L_0x55d0c5eef020 .functor XOR 1, L_0x55d0c5eeefb0, L_0x55d0c5eef830, C4<0>, C4<0>;
L_0x55d0c5eef0e0 .functor AND 1, L_0x55d0c5eef580, L_0x55d0c5eef6b0, C4<1>, C4<1>;
L_0x55d0c5eef1f0 .functor AND 1, L_0x55d0c5eef580, L_0x55d0c5eef830, C4<1>, C4<1>;
L_0x55d0c5eef2b0 .functor AND 1, L_0x55d0c5eef6b0, L_0x55d0c5eef830, C4<1>, C4<1>;
L_0x55d0c5eef320 .functor OR 1, L_0x55d0c5eef0e0, L_0x55d0c5eef1f0, C4<0>, C4<0>;
L_0x55d0c5eef470 .functor OR 1, L_0x55d0c5eef2b0, L_0x55d0c5eef320, C4<0>, C4<0>;
v0x55d0c5aa8100_0 .net "a", 0 0, L_0x55d0c5eef580;  1 drivers
v0x55d0c5aa81c0_0 .net "b", 0 0, L_0x55d0c5eef6b0;  1 drivers
v0x55d0c5aa8280_0 .net "ca", 0 0, L_0x55d0c5eef470;  1 drivers
v0x55d0c5aa8350_0 .net "cin", 0 0, L_0x55d0c5eef830;  1 drivers
v0x55d0c5aa8410_0 .net "sum", 0 0, L_0x55d0c5eef020;  1 drivers
v0x55d0c5aa8520_0 .net "w1", 0 0, L_0x55d0c5eeefb0;  1 drivers
v0x55d0c5aa85e0_0 .net "w2", 0 0, L_0x55d0c5eef0e0;  1 drivers
v0x55d0c5aa86a0_0 .net "w3", 0 0, L_0x55d0c5eef1f0;  1 drivers
v0x55d0c5aa8760_0 .net "w4", 0 0, L_0x55d0c5eef2b0;  1 drivers
v0x55d0c5aa88b0_0 .net "w5", 0 0, L_0x55d0c5eef320;  1 drivers
S_0x55d0c5aa8a10 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5aa6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eef960 .functor XOR 1, L_0x55d0c5eefe00, L_0x55d0c5eeffc0, C4<0>, C4<0>;
L_0x55d0c5eef9d0 .functor XOR 1, L_0x55d0c5eef960, L_0x55d0c5ef0180, C4<0>, C4<0>;
L_0x55d0c5eefa40 .functor AND 1, L_0x55d0c5eefe00, L_0x55d0c5eeffc0, C4<1>, C4<1>;
L_0x55d0c5eefab0 .functor AND 1, L_0x55d0c5eefe00, L_0x55d0c5ef0180, C4<1>, C4<1>;
L_0x55d0c5eefb70 .functor AND 1, L_0x55d0c5eeffc0, L_0x55d0c5ef0180, C4<1>, C4<1>;
L_0x55d0c5eefbe0 .functor OR 1, L_0x55d0c5eefa40, L_0x55d0c5eefab0, C4<0>, C4<0>;
L_0x55d0c5eefcf0 .functor OR 1, L_0x55d0c5eefb70, L_0x55d0c5eefbe0, C4<0>, C4<0>;
v0x55d0c5aa8c10_0 .net "a", 0 0, L_0x55d0c5eefe00;  1 drivers
v0x55d0c5aa8cf0_0 .net "b", 0 0, L_0x55d0c5eeffc0;  1 drivers
v0x55d0c5aa8db0_0 .net "ca", 0 0, L_0x55d0c5eefcf0;  1 drivers
v0x55d0c5aa8e80_0 .net "cin", 0 0, L_0x55d0c5ef0180;  1 drivers
v0x55d0c5aa8f40_0 .net "sum", 0 0, L_0x55d0c5eef9d0;  1 drivers
v0x55d0c5aa9050_0 .net "w1", 0 0, L_0x55d0c5eef960;  1 drivers
v0x55d0c5aa9110_0 .net "w2", 0 0, L_0x55d0c5eefa40;  1 drivers
v0x55d0c5aa91d0_0 .net "w3", 0 0, L_0x55d0c5eefab0;  1 drivers
v0x55d0c5aa9290_0 .net "w4", 0 0, L_0x55d0c5eefb70;  1 drivers
v0x55d0c5aa93e0_0 .net "w5", 0 0, L_0x55d0c5eefbe0;  1 drivers
S_0x55d0c5aaaa30 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c5a8c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5ac8270_0 .net "a", 31 0, L_0x55d0c5f08510;  1 drivers
v0x55d0c5ac8370_0 .net "b", 31 0, L_0x55d0c5f08600;  1 drivers
v0x55d0c5ac8450_0 .net "ca", 31 0, L_0x55d0c5f08380;  1 drivers
v0x55d0c5ac8510_0 .net "cin", 31 0, L_0x55d0c5f086f0;  1 drivers
v0x55d0c5ac85f0_0 .net "sum", 31 0, L_0x55d0c5f08240;  1 drivers
L_0x55d0c5efca10 .part L_0x55d0c5f08510, 0, 16;
L_0x55d0c5efcab0 .part L_0x55d0c5f08600, 0, 16;
L_0x55d0c5efcb50 .part L_0x55d0c5f086f0, 0, 16;
L_0x55d0c5f07f70 .part L_0x55d0c5f08510, 16, 16;
L_0x55d0c5f08060 .part L_0x55d0c5f08600, 16, 16;
L_0x55d0c5f08150 .part L_0x55d0c5f086f0, 16, 16;
L_0x55d0c5f08240 .concat8 [ 16 16 0 0], L_0x55d0c5efc740, L_0x55d0c5f07ca0;
L_0x55d0c5f08380 .concat8 [ 16 16 0 0], L_0x55d0c5efc880, L_0x55d0c5f07de0;
S_0x55d0c5aaaca0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5aaaa30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5ab9250_0 .net "a", 15 0, L_0x55d0c5efca10;  1 drivers
v0x55d0c5ab9350_0 .net "b", 15 0, L_0x55d0c5efcab0;  1 drivers
v0x55d0c5ab9430_0 .net "ca", 15 0, L_0x55d0c5efc880;  1 drivers
v0x55d0c5ab94f0_0 .net "cin", 15 0, L_0x55d0c5efcb50;  1 drivers
v0x55d0c5ab95d0_0 .net "sum", 15 0, L_0x55d0c5efc740;  1 drivers
L_0x55d0c5ef6db0 .part L_0x55d0c5efca10, 0, 8;
L_0x55d0c5ef6e50 .part L_0x55d0c5efcab0, 0, 8;
L_0x55d0c5ef6ef0 .part L_0x55d0c5efcb50, 0, 8;
L_0x55d0c5efc470 .part L_0x55d0c5efca10, 8, 8;
L_0x55d0c5efc560 .part L_0x55d0c5efcab0, 8, 8;
L_0x55d0c5efc650 .part L_0x55d0c5efcb50, 8, 8;
L_0x55d0c5efc740 .concat8 [ 8 8 0 0], L_0x55d0c5ef6ae0, L_0x55d0c5efc1a0;
L_0x55d0c5efc880 .concat8 [ 8 8 0 0], L_0x55d0c5ef6c20, L_0x55d0c5efc2e0;
S_0x55d0c5aaaf20 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5aaaca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5ab1b90_0 .net "a", 7 0, L_0x55d0c5ef6db0;  1 drivers
v0x55d0c5ab1c90_0 .net "b", 7 0, L_0x55d0c5ef6e50;  1 drivers
v0x55d0c5ab1d70_0 .net "ca", 7 0, L_0x55d0c5ef6c20;  1 drivers
v0x55d0c5ab1e30_0 .net "cin", 7 0, L_0x55d0c5ef6ef0;  1 drivers
v0x55d0c5ab1f10_0 .net "sum", 7 0, L_0x55d0c5ef6ae0;  1 drivers
L_0x55d0c5ef3f80 .part L_0x55d0c5ef6db0, 0, 4;
L_0x55d0c5ef4020 .part L_0x55d0c5ef6e50, 0, 4;
L_0x55d0c5ef40c0 .part L_0x55d0c5ef6ef0, 0, 4;
L_0x55d0c5ef6810 .part L_0x55d0c5ef6db0, 4, 4;
L_0x55d0c5ef6900 .part L_0x55d0c5ef6e50, 4, 4;
L_0x55d0c5ef69f0 .part L_0x55d0c5ef6ef0, 4, 4;
L_0x55d0c5ef6ae0 .concat8 [ 4 4 0 0], L_0x55d0c5ef3d70, L_0x55d0c5ef6600;
L_0x55d0c5ef6c20 .concat8 [ 4 4 0 0], L_0x55d0c5ef3e10, L_0x55d0c5ef66a0;
S_0x55d0c5aab1c0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5aaaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5aae1d0_0 .net "a", 3 0, L_0x55d0c5ef3f80;  1 drivers
v0x55d0c5aae2d0_0 .net "b", 3 0, L_0x55d0c5ef4020;  1 drivers
v0x55d0c5aae3b0_0 .net "ca", 3 0, L_0x55d0c5ef3e10;  1 drivers
v0x55d0c5aae470_0 .net "cin", 3 0, L_0x55d0c5ef40c0;  1 drivers
v0x55d0c5aae550_0 .net "sum", 3 0, L_0x55d0c5ef3d70;  1 drivers
L_0x55d0c5ef1d90 .part L_0x55d0c5ef3f80, 0, 1;
L_0x55d0c5ef1ec0 .part L_0x55d0c5ef4020, 0, 1;
L_0x55d0c5ef1ff0 .part L_0x55d0c5ef40c0, 0, 1;
L_0x55d0c5ef25c0 .part L_0x55d0c5ef3f80, 1, 1;
L_0x55d0c5ef26f0 .part L_0x55d0c5ef4020, 1, 1;
L_0x55d0c5ef2820 .part L_0x55d0c5ef40c0, 1, 1;
L_0x55d0c5ef2ee0 .part L_0x55d0c5ef3f80, 2, 1;
L_0x55d0c5ef3010 .part L_0x55d0c5ef4020, 2, 1;
L_0x55d0c5ef3190 .part L_0x55d0c5ef40c0, 2, 1;
L_0x55d0c5ef3760 .part L_0x55d0c5ef3f80, 3, 1;
L_0x55d0c5ef3980 .part L_0x55d0c5ef4020, 3, 1;
L_0x55d0c5ef3b40 .part L_0x55d0c5ef40c0, 3, 1;
L_0x55d0c5ef3d70 .concat8 [ 1 1 1 1], L_0x55d0c5ef1870, L_0x55d0c5ef2190, L_0x55d0c5ef29c0, L_0x55d0c5ef3330;
L_0x55d0c5ef3e10 .concat8 [ 1 1 1 1], L_0x55d0c5ef1c80, L_0x55d0c5ef24b0, L_0x55d0c5ef2dd0, L_0x55d0c5ef3650;
S_0x55d0c5aab460 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5aab1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef0340 .functor XOR 1, L_0x55d0c5ef1d90, L_0x55d0c5ef1ec0, C4<0>, C4<0>;
L_0x55d0c5ef1870 .functor XOR 1, L_0x55d0c5ef0340, L_0x55d0c5ef1ff0, C4<0>, C4<0>;
L_0x55d0c5ef1930 .functor AND 1, L_0x55d0c5ef1d90, L_0x55d0c5ef1ec0, C4<1>, C4<1>;
L_0x55d0c5ef1a40 .functor AND 1, L_0x55d0c5ef1d90, L_0x55d0c5ef1ff0, C4<1>, C4<1>;
L_0x55d0c5ef1b00 .functor AND 1, L_0x55d0c5ef1ec0, L_0x55d0c5ef1ff0, C4<1>, C4<1>;
L_0x55d0c5ef1b70 .functor OR 1, L_0x55d0c5ef1930, L_0x55d0c5ef1a40, C4<0>, C4<0>;
L_0x55d0c5ef1c80 .functor OR 1, L_0x55d0c5ef1b00, L_0x55d0c5ef1b70, C4<0>, C4<0>;
v0x55d0c5aab700_0 .net "a", 0 0, L_0x55d0c5ef1d90;  1 drivers
v0x55d0c5aab7e0_0 .net "b", 0 0, L_0x55d0c5ef1ec0;  1 drivers
v0x55d0c5aab8a0_0 .net "ca", 0 0, L_0x55d0c5ef1c80;  1 drivers
v0x55d0c5aab970_0 .net "cin", 0 0, L_0x55d0c5ef1ff0;  1 drivers
v0x55d0c5aaba30_0 .net "sum", 0 0, L_0x55d0c5ef1870;  1 drivers
v0x55d0c5aabb40_0 .net "w1", 0 0, L_0x55d0c5ef0340;  1 drivers
v0x55d0c5aabc00_0 .net "w2", 0 0, L_0x55d0c5ef1930;  1 drivers
v0x55d0c5aabcc0_0 .net "w3", 0 0, L_0x55d0c5ef1a40;  1 drivers
v0x55d0c5aabd80_0 .net "w4", 0 0, L_0x55d0c5ef1b00;  1 drivers
v0x55d0c5aabed0_0 .net "w5", 0 0, L_0x55d0c5ef1b70;  1 drivers
S_0x55d0c5aac030 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5aab1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef2120 .functor XOR 1, L_0x55d0c5ef25c0, L_0x55d0c5ef26f0, C4<0>, C4<0>;
L_0x55d0c5ef2190 .functor XOR 1, L_0x55d0c5ef2120, L_0x55d0c5ef2820, C4<0>, C4<0>;
L_0x55d0c5ef2200 .functor AND 1, L_0x55d0c5ef25c0, L_0x55d0c5ef26f0, C4<1>, C4<1>;
L_0x55d0c5ef2270 .functor AND 1, L_0x55d0c5ef25c0, L_0x55d0c5ef2820, C4<1>, C4<1>;
L_0x55d0c5ef2330 .functor AND 1, L_0x55d0c5ef26f0, L_0x55d0c5ef2820, C4<1>, C4<1>;
L_0x55d0c5ef23a0 .functor OR 1, L_0x55d0c5ef2200, L_0x55d0c5ef2270, C4<0>, C4<0>;
L_0x55d0c5ef24b0 .functor OR 1, L_0x55d0c5ef2330, L_0x55d0c5ef23a0, C4<0>, C4<0>;
v0x55d0c5aac250_0 .net "a", 0 0, L_0x55d0c5ef25c0;  1 drivers
v0x55d0c5aac310_0 .net "b", 0 0, L_0x55d0c5ef26f0;  1 drivers
v0x55d0c5aac3d0_0 .net "ca", 0 0, L_0x55d0c5ef24b0;  1 drivers
v0x55d0c5aac4a0_0 .net "cin", 0 0, L_0x55d0c5ef2820;  1 drivers
v0x55d0c5aac560_0 .net "sum", 0 0, L_0x55d0c5ef2190;  1 drivers
v0x55d0c5aac670_0 .net "w1", 0 0, L_0x55d0c5ef2120;  1 drivers
v0x55d0c5aac730_0 .net "w2", 0 0, L_0x55d0c5ef2200;  1 drivers
v0x55d0c5aac7f0_0 .net "w3", 0 0, L_0x55d0c5ef2270;  1 drivers
v0x55d0c5aac8b0_0 .net "w4", 0 0, L_0x55d0c5ef2330;  1 drivers
v0x55d0c5aaca00_0 .net "w5", 0 0, L_0x55d0c5ef23a0;  1 drivers
S_0x55d0c5aacb60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5aab1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef2950 .functor XOR 1, L_0x55d0c5ef2ee0, L_0x55d0c5ef3010, C4<0>, C4<0>;
L_0x55d0c5ef29c0 .functor XOR 1, L_0x55d0c5ef2950, L_0x55d0c5ef3190, C4<0>, C4<0>;
L_0x55d0c5ef2a80 .functor AND 1, L_0x55d0c5ef2ee0, L_0x55d0c5ef3010, C4<1>, C4<1>;
L_0x55d0c5ef2b90 .functor AND 1, L_0x55d0c5ef2ee0, L_0x55d0c5ef3190, C4<1>, C4<1>;
L_0x55d0c5ef2c50 .functor AND 1, L_0x55d0c5ef3010, L_0x55d0c5ef3190, C4<1>, C4<1>;
L_0x55d0c5ef2cc0 .functor OR 1, L_0x55d0c5ef2a80, L_0x55d0c5ef2b90, C4<0>, C4<0>;
L_0x55d0c5ef2dd0 .functor OR 1, L_0x55d0c5ef2c50, L_0x55d0c5ef2cc0, C4<0>, C4<0>;
v0x55d0c5aacd90_0 .net "a", 0 0, L_0x55d0c5ef2ee0;  1 drivers
v0x55d0c5aace50_0 .net "b", 0 0, L_0x55d0c5ef3010;  1 drivers
v0x55d0c5aacf10_0 .net "ca", 0 0, L_0x55d0c5ef2dd0;  1 drivers
v0x55d0c5aacfe0_0 .net "cin", 0 0, L_0x55d0c5ef3190;  1 drivers
v0x55d0c5aad0a0_0 .net "sum", 0 0, L_0x55d0c5ef29c0;  1 drivers
v0x55d0c5aad1b0_0 .net "w1", 0 0, L_0x55d0c5ef2950;  1 drivers
v0x55d0c5aad270_0 .net "w2", 0 0, L_0x55d0c5ef2a80;  1 drivers
v0x55d0c5aad330_0 .net "w3", 0 0, L_0x55d0c5ef2b90;  1 drivers
v0x55d0c5aad3f0_0 .net "w4", 0 0, L_0x55d0c5ef2c50;  1 drivers
v0x55d0c5aad540_0 .net "w5", 0 0, L_0x55d0c5ef2cc0;  1 drivers
S_0x55d0c5aad6a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5aab1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef32c0 .functor XOR 1, L_0x55d0c5ef3760, L_0x55d0c5ef3980, C4<0>, C4<0>;
L_0x55d0c5ef3330 .functor XOR 1, L_0x55d0c5ef32c0, L_0x55d0c5ef3b40, C4<0>, C4<0>;
L_0x55d0c5ef33a0 .functor AND 1, L_0x55d0c5ef3760, L_0x55d0c5ef3980, C4<1>, C4<1>;
L_0x55d0c5ef3410 .functor AND 1, L_0x55d0c5ef3760, L_0x55d0c5ef3b40, C4<1>, C4<1>;
L_0x55d0c5ef34d0 .functor AND 1, L_0x55d0c5ef3980, L_0x55d0c5ef3b40, C4<1>, C4<1>;
L_0x55d0c5ef3540 .functor OR 1, L_0x55d0c5ef33a0, L_0x55d0c5ef3410, C4<0>, C4<0>;
L_0x55d0c5ef3650 .functor OR 1, L_0x55d0c5ef34d0, L_0x55d0c5ef3540, C4<0>, C4<0>;
v0x55d0c5aad8a0_0 .net "a", 0 0, L_0x55d0c5ef3760;  1 drivers
v0x55d0c5aad980_0 .net "b", 0 0, L_0x55d0c5ef3980;  1 drivers
v0x55d0c5aada40_0 .net "ca", 0 0, L_0x55d0c5ef3650;  1 drivers
v0x55d0c5aadb10_0 .net "cin", 0 0, L_0x55d0c5ef3b40;  1 drivers
v0x55d0c5aadbd0_0 .net "sum", 0 0, L_0x55d0c5ef3330;  1 drivers
v0x55d0c5aadce0_0 .net "w1", 0 0, L_0x55d0c5ef32c0;  1 drivers
v0x55d0c5aadda0_0 .net "w2", 0 0, L_0x55d0c5ef33a0;  1 drivers
v0x55d0c5aade60_0 .net "w3", 0 0, L_0x55d0c5ef3410;  1 drivers
v0x55d0c5aadf20_0 .net "w4", 0 0, L_0x55d0c5ef34d0;  1 drivers
v0x55d0c5aae070_0 .net "w5", 0 0, L_0x55d0c5ef3540;  1 drivers
S_0x55d0c5aae6d0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5aaaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ab1690_0 .net "a", 3 0, L_0x55d0c5ef6810;  1 drivers
v0x55d0c5ab1790_0 .net "b", 3 0, L_0x55d0c5ef6900;  1 drivers
v0x55d0c5ab1870_0 .net "ca", 3 0, L_0x55d0c5ef66a0;  1 drivers
v0x55d0c5ab1930_0 .net "cin", 3 0, L_0x55d0c5ef69f0;  1 drivers
v0x55d0c5ab1a10_0 .net "sum", 3 0, L_0x55d0c5ef6600;  1 drivers
L_0x55d0c5ef4680 .part L_0x55d0c5ef6810, 0, 1;
L_0x55d0c5ef47b0 .part L_0x55d0c5ef6900, 0, 1;
L_0x55d0c5ef48e0 .part L_0x55d0c5ef69f0, 0, 1;
L_0x55d0c5ef4eb0 .part L_0x55d0c5ef6810, 1, 1;
L_0x55d0c5ef4fe0 .part L_0x55d0c5ef6900, 1, 1;
L_0x55d0c5ef5110 .part L_0x55d0c5ef69f0, 1, 1;
L_0x55d0c5ef57d0 .part L_0x55d0c5ef6810, 2, 1;
L_0x55d0c5ef5900 .part L_0x55d0c5ef6900, 2, 1;
L_0x55d0c5ef5a80 .part L_0x55d0c5ef69f0, 2, 1;
L_0x55d0c5ef6050 .part L_0x55d0c5ef6810, 3, 1;
L_0x55d0c5ef6210 .part L_0x55d0c5ef6900, 3, 1;
L_0x55d0c5ef63d0 .part L_0x55d0c5ef69f0, 3, 1;
L_0x55d0c5ef6600 .concat8 [ 1 1 1 1], L_0x55d0c5ef4160, L_0x55d0c5ef4a80, L_0x55d0c5ef52b0, L_0x55d0c5ef5c20;
L_0x55d0c5ef66a0 .concat8 [ 1 1 1 1], L_0x55d0c5ef4570, L_0x55d0c5ef4da0, L_0x55d0c5ef56c0, L_0x55d0c5ef5f40;
S_0x55d0c5aae940 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5aae6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef3d00 .functor XOR 1, L_0x55d0c5ef4680, L_0x55d0c5ef47b0, C4<0>, C4<0>;
L_0x55d0c5ef4160 .functor XOR 1, L_0x55d0c5ef3d00, L_0x55d0c5ef48e0, C4<0>, C4<0>;
L_0x55d0c5ef4220 .functor AND 1, L_0x55d0c5ef4680, L_0x55d0c5ef47b0, C4<1>, C4<1>;
L_0x55d0c5ef4330 .functor AND 1, L_0x55d0c5ef4680, L_0x55d0c5ef48e0, C4<1>, C4<1>;
L_0x55d0c5ef43f0 .functor AND 1, L_0x55d0c5ef47b0, L_0x55d0c5ef48e0, C4<1>, C4<1>;
L_0x55d0c5ef4460 .functor OR 1, L_0x55d0c5ef4220, L_0x55d0c5ef4330, C4<0>, C4<0>;
L_0x55d0c5ef4570 .functor OR 1, L_0x55d0c5ef43f0, L_0x55d0c5ef4460, C4<0>, C4<0>;
v0x55d0c5aaebc0_0 .net "a", 0 0, L_0x55d0c5ef4680;  1 drivers
v0x55d0c5aaeca0_0 .net "b", 0 0, L_0x55d0c5ef47b0;  1 drivers
v0x55d0c5aaed60_0 .net "ca", 0 0, L_0x55d0c5ef4570;  1 drivers
v0x55d0c5aaee30_0 .net "cin", 0 0, L_0x55d0c5ef48e0;  1 drivers
v0x55d0c5aaeef0_0 .net "sum", 0 0, L_0x55d0c5ef4160;  1 drivers
v0x55d0c5aaf000_0 .net "w1", 0 0, L_0x55d0c5ef3d00;  1 drivers
v0x55d0c5aaf0c0_0 .net "w2", 0 0, L_0x55d0c5ef4220;  1 drivers
v0x55d0c5aaf180_0 .net "w3", 0 0, L_0x55d0c5ef4330;  1 drivers
v0x55d0c5aaf240_0 .net "w4", 0 0, L_0x55d0c5ef43f0;  1 drivers
v0x55d0c5aaf390_0 .net "w5", 0 0, L_0x55d0c5ef4460;  1 drivers
S_0x55d0c5aaf4f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5aae6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef4a10 .functor XOR 1, L_0x55d0c5ef4eb0, L_0x55d0c5ef4fe0, C4<0>, C4<0>;
L_0x55d0c5ef4a80 .functor XOR 1, L_0x55d0c5ef4a10, L_0x55d0c5ef5110, C4<0>, C4<0>;
L_0x55d0c5ef4af0 .functor AND 1, L_0x55d0c5ef4eb0, L_0x55d0c5ef4fe0, C4<1>, C4<1>;
L_0x55d0c5ef4b60 .functor AND 1, L_0x55d0c5ef4eb0, L_0x55d0c5ef5110, C4<1>, C4<1>;
L_0x55d0c5ef4c20 .functor AND 1, L_0x55d0c5ef4fe0, L_0x55d0c5ef5110, C4<1>, C4<1>;
L_0x55d0c5ef4c90 .functor OR 1, L_0x55d0c5ef4af0, L_0x55d0c5ef4b60, C4<0>, C4<0>;
L_0x55d0c5ef4da0 .functor OR 1, L_0x55d0c5ef4c20, L_0x55d0c5ef4c90, C4<0>, C4<0>;
v0x55d0c5aaf710_0 .net "a", 0 0, L_0x55d0c5ef4eb0;  1 drivers
v0x55d0c5aaf7d0_0 .net "b", 0 0, L_0x55d0c5ef4fe0;  1 drivers
v0x55d0c5aaf890_0 .net "ca", 0 0, L_0x55d0c5ef4da0;  1 drivers
v0x55d0c5aaf960_0 .net "cin", 0 0, L_0x55d0c5ef5110;  1 drivers
v0x55d0c5aafa20_0 .net "sum", 0 0, L_0x55d0c5ef4a80;  1 drivers
v0x55d0c5aafb30_0 .net "w1", 0 0, L_0x55d0c5ef4a10;  1 drivers
v0x55d0c5aafbf0_0 .net "w2", 0 0, L_0x55d0c5ef4af0;  1 drivers
v0x55d0c5aafcb0_0 .net "w3", 0 0, L_0x55d0c5ef4b60;  1 drivers
v0x55d0c5aafd70_0 .net "w4", 0 0, L_0x55d0c5ef4c20;  1 drivers
v0x55d0c5aafec0_0 .net "w5", 0 0, L_0x55d0c5ef4c90;  1 drivers
S_0x55d0c5ab0020 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5aae6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef5240 .functor XOR 1, L_0x55d0c5ef57d0, L_0x55d0c5ef5900, C4<0>, C4<0>;
L_0x55d0c5ef52b0 .functor XOR 1, L_0x55d0c5ef5240, L_0x55d0c5ef5a80, C4<0>, C4<0>;
L_0x55d0c5ef5370 .functor AND 1, L_0x55d0c5ef57d0, L_0x55d0c5ef5900, C4<1>, C4<1>;
L_0x55d0c5ef5480 .functor AND 1, L_0x55d0c5ef57d0, L_0x55d0c5ef5a80, C4<1>, C4<1>;
L_0x55d0c5ef5540 .functor AND 1, L_0x55d0c5ef5900, L_0x55d0c5ef5a80, C4<1>, C4<1>;
L_0x55d0c5ef55b0 .functor OR 1, L_0x55d0c5ef5370, L_0x55d0c5ef5480, C4<0>, C4<0>;
L_0x55d0c5ef56c0 .functor OR 1, L_0x55d0c5ef5540, L_0x55d0c5ef55b0, C4<0>, C4<0>;
v0x55d0c5ab0250_0 .net "a", 0 0, L_0x55d0c5ef57d0;  1 drivers
v0x55d0c5ab0310_0 .net "b", 0 0, L_0x55d0c5ef5900;  1 drivers
v0x55d0c5ab03d0_0 .net "ca", 0 0, L_0x55d0c5ef56c0;  1 drivers
v0x55d0c5ab04a0_0 .net "cin", 0 0, L_0x55d0c5ef5a80;  1 drivers
v0x55d0c5ab0560_0 .net "sum", 0 0, L_0x55d0c5ef52b0;  1 drivers
v0x55d0c5ab0670_0 .net "w1", 0 0, L_0x55d0c5ef5240;  1 drivers
v0x55d0c5ab0730_0 .net "w2", 0 0, L_0x55d0c5ef5370;  1 drivers
v0x55d0c5ab07f0_0 .net "w3", 0 0, L_0x55d0c5ef5480;  1 drivers
v0x55d0c5ab08b0_0 .net "w4", 0 0, L_0x55d0c5ef5540;  1 drivers
v0x55d0c5ab0a00_0 .net "w5", 0 0, L_0x55d0c5ef55b0;  1 drivers
S_0x55d0c5ab0b60 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5aae6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef5bb0 .functor XOR 1, L_0x55d0c5ef6050, L_0x55d0c5ef6210, C4<0>, C4<0>;
L_0x55d0c5ef5c20 .functor XOR 1, L_0x55d0c5ef5bb0, L_0x55d0c5ef63d0, C4<0>, C4<0>;
L_0x55d0c5ef5c90 .functor AND 1, L_0x55d0c5ef6050, L_0x55d0c5ef6210, C4<1>, C4<1>;
L_0x55d0c5ef5d00 .functor AND 1, L_0x55d0c5ef6050, L_0x55d0c5ef63d0, C4<1>, C4<1>;
L_0x55d0c5ef5dc0 .functor AND 1, L_0x55d0c5ef6210, L_0x55d0c5ef63d0, C4<1>, C4<1>;
L_0x55d0c5ef5e30 .functor OR 1, L_0x55d0c5ef5c90, L_0x55d0c5ef5d00, C4<0>, C4<0>;
L_0x55d0c5ef5f40 .functor OR 1, L_0x55d0c5ef5dc0, L_0x55d0c5ef5e30, C4<0>, C4<0>;
v0x55d0c5ab0d60_0 .net "a", 0 0, L_0x55d0c5ef6050;  1 drivers
v0x55d0c5ab0e40_0 .net "b", 0 0, L_0x55d0c5ef6210;  1 drivers
v0x55d0c5ab0f00_0 .net "ca", 0 0, L_0x55d0c5ef5f40;  1 drivers
v0x55d0c5ab0fd0_0 .net "cin", 0 0, L_0x55d0c5ef63d0;  1 drivers
v0x55d0c5ab1090_0 .net "sum", 0 0, L_0x55d0c5ef5c20;  1 drivers
v0x55d0c5ab11a0_0 .net "w1", 0 0, L_0x55d0c5ef5bb0;  1 drivers
v0x55d0c5ab1260_0 .net "w2", 0 0, L_0x55d0c5ef5c90;  1 drivers
v0x55d0c5ab1320_0 .net "w3", 0 0, L_0x55d0c5ef5d00;  1 drivers
v0x55d0c5ab13e0_0 .net "w4", 0 0, L_0x55d0c5ef5dc0;  1 drivers
v0x55d0c5ab1530_0 .net "w5", 0 0, L_0x55d0c5ef5e30;  1 drivers
S_0x55d0c5ab20e0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5aaaca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5ab8d00_0 .net "a", 7 0, L_0x55d0c5efc470;  1 drivers
v0x55d0c5ab8e00_0 .net "b", 7 0, L_0x55d0c5efc560;  1 drivers
v0x55d0c5ab8ee0_0 .net "ca", 7 0, L_0x55d0c5efc2e0;  1 drivers
v0x55d0c5ab8fa0_0 .net "cin", 7 0, L_0x55d0c5efc650;  1 drivers
v0x55d0c5ab9080_0 .net "sum", 7 0, L_0x55d0c5efc1a0;  1 drivers
L_0x55d0c5ef9640 .part L_0x55d0c5efc470, 0, 4;
L_0x55d0c5ef96e0 .part L_0x55d0c5efc560, 0, 4;
L_0x55d0c5ef9780 .part L_0x55d0c5efc650, 0, 4;
L_0x55d0c5efbed0 .part L_0x55d0c5efc470, 4, 4;
L_0x55d0c5efbfc0 .part L_0x55d0c5efc560, 4, 4;
L_0x55d0c5efc0b0 .part L_0x55d0c5efc650, 4, 4;
L_0x55d0c5efc1a0 .concat8 [ 4 4 0 0], L_0x55d0c5ef9430, L_0x55d0c5efbcc0;
L_0x55d0c5efc2e0 .concat8 [ 4 4 0 0], L_0x55d0c5ef94d0, L_0x55d0c5efbd60;
S_0x55d0c5ab2350 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5ab20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ab5340_0 .net "a", 3 0, L_0x55d0c5ef9640;  1 drivers
v0x55d0c5ab5440_0 .net "b", 3 0, L_0x55d0c5ef96e0;  1 drivers
v0x55d0c5ab5520_0 .net "ca", 3 0, L_0x55d0c5ef94d0;  1 drivers
v0x55d0c5ab55e0_0 .net "cin", 3 0, L_0x55d0c5ef9780;  1 drivers
v0x55d0c5ab56c0_0 .net "sum", 3 0, L_0x55d0c5ef9430;  1 drivers
L_0x55d0c5ef74b0 .part L_0x55d0c5ef9640, 0, 1;
L_0x55d0c5ef75e0 .part L_0x55d0c5ef96e0, 0, 1;
L_0x55d0c5ef7710 .part L_0x55d0c5ef9780, 0, 1;
L_0x55d0c5ef7ce0 .part L_0x55d0c5ef9640, 1, 1;
L_0x55d0c5ef7e10 .part L_0x55d0c5ef96e0, 1, 1;
L_0x55d0c5ef7f40 .part L_0x55d0c5ef9780, 1, 1;
L_0x55d0c5ef8600 .part L_0x55d0c5ef9640, 2, 1;
L_0x55d0c5ef8730 .part L_0x55d0c5ef96e0, 2, 1;
L_0x55d0c5ef88b0 .part L_0x55d0c5ef9780, 2, 1;
L_0x55d0c5ef8e80 .part L_0x55d0c5ef9640, 3, 1;
L_0x55d0c5ef9040 .part L_0x55d0c5ef96e0, 3, 1;
L_0x55d0c5ef9200 .part L_0x55d0c5ef9780, 3, 1;
L_0x55d0c5ef9430 .concat8 [ 1 1 1 1], L_0x55d0c5ef6f90, L_0x55d0c5ef78b0, L_0x55d0c5ef80e0, L_0x55d0c5ef8a50;
L_0x55d0c5ef94d0 .concat8 [ 1 1 1 1], L_0x55d0c5ef73a0, L_0x55d0c5ef7bd0, L_0x55d0c5ef84f0, L_0x55d0c5ef8d70;
S_0x55d0c5ab25d0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ab2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef6590 .functor XOR 1, L_0x55d0c5ef74b0, L_0x55d0c5ef75e0, C4<0>, C4<0>;
L_0x55d0c5ef6f90 .functor XOR 1, L_0x55d0c5ef6590, L_0x55d0c5ef7710, C4<0>, C4<0>;
L_0x55d0c5ef7050 .functor AND 1, L_0x55d0c5ef74b0, L_0x55d0c5ef75e0, C4<1>, C4<1>;
L_0x55d0c5ef7160 .functor AND 1, L_0x55d0c5ef74b0, L_0x55d0c5ef7710, C4<1>, C4<1>;
L_0x55d0c5ef7220 .functor AND 1, L_0x55d0c5ef75e0, L_0x55d0c5ef7710, C4<1>, C4<1>;
L_0x55d0c5ef7290 .functor OR 1, L_0x55d0c5ef7050, L_0x55d0c5ef7160, C4<0>, C4<0>;
L_0x55d0c5ef73a0 .functor OR 1, L_0x55d0c5ef7220, L_0x55d0c5ef7290, C4<0>, C4<0>;
v0x55d0c5ab2870_0 .net "a", 0 0, L_0x55d0c5ef74b0;  1 drivers
v0x55d0c5ab2950_0 .net "b", 0 0, L_0x55d0c5ef75e0;  1 drivers
v0x55d0c5ab2a10_0 .net "ca", 0 0, L_0x55d0c5ef73a0;  1 drivers
v0x55d0c5ab2ae0_0 .net "cin", 0 0, L_0x55d0c5ef7710;  1 drivers
v0x55d0c5ab2ba0_0 .net "sum", 0 0, L_0x55d0c5ef6f90;  1 drivers
v0x55d0c5ab2cb0_0 .net "w1", 0 0, L_0x55d0c5ef6590;  1 drivers
v0x55d0c5ab2d70_0 .net "w2", 0 0, L_0x55d0c5ef7050;  1 drivers
v0x55d0c5ab2e30_0 .net "w3", 0 0, L_0x55d0c5ef7160;  1 drivers
v0x55d0c5ab2ef0_0 .net "w4", 0 0, L_0x55d0c5ef7220;  1 drivers
v0x55d0c5ab3040_0 .net "w5", 0 0, L_0x55d0c5ef7290;  1 drivers
S_0x55d0c5ab31a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ab2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef7840 .functor XOR 1, L_0x55d0c5ef7ce0, L_0x55d0c5ef7e10, C4<0>, C4<0>;
L_0x55d0c5ef78b0 .functor XOR 1, L_0x55d0c5ef7840, L_0x55d0c5ef7f40, C4<0>, C4<0>;
L_0x55d0c5ef7920 .functor AND 1, L_0x55d0c5ef7ce0, L_0x55d0c5ef7e10, C4<1>, C4<1>;
L_0x55d0c5ef7990 .functor AND 1, L_0x55d0c5ef7ce0, L_0x55d0c5ef7f40, C4<1>, C4<1>;
L_0x55d0c5ef7a50 .functor AND 1, L_0x55d0c5ef7e10, L_0x55d0c5ef7f40, C4<1>, C4<1>;
L_0x55d0c5ef7ac0 .functor OR 1, L_0x55d0c5ef7920, L_0x55d0c5ef7990, C4<0>, C4<0>;
L_0x55d0c5ef7bd0 .functor OR 1, L_0x55d0c5ef7a50, L_0x55d0c5ef7ac0, C4<0>, C4<0>;
v0x55d0c5ab33c0_0 .net "a", 0 0, L_0x55d0c5ef7ce0;  1 drivers
v0x55d0c5ab3480_0 .net "b", 0 0, L_0x55d0c5ef7e10;  1 drivers
v0x55d0c5ab3540_0 .net "ca", 0 0, L_0x55d0c5ef7bd0;  1 drivers
v0x55d0c5ab3610_0 .net "cin", 0 0, L_0x55d0c5ef7f40;  1 drivers
v0x55d0c5ab36d0_0 .net "sum", 0 0, L_0x55d0c5ef78b0;  1 drivers
v0x55d0c5ab37e0_0 .net "w1", 0 0, L_0x55d0c5ef7840;  1 drivers
v0x55d0c5ab38a0_0 .net "w2", 0 0, L_0x55d0c5ef7920;  1 drivers
v0x55d0c5ab3960_0 .net "w3", 0 0, L_0x55d0c5ef7990;  1 drivers
v0x55d0c5ab3a20_0 .net "w4", 0 0, L_0x55d0c5ef7a50;  1 drivers
v0x55d0c5ab3b70_0 .net "w5", 0 0, L_0x55d0c5ef7ac0;  1 drivers
S_0x55d0c5ab3cd0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ab2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef8070 .functor XOR 1, L_0x55d0c5ef8600, L_0x55d0c5ef8730, C4<0>, C4<0>;
L_0x55d0c5ef80e0 .functor XOR 1, L_0x55d0c5ef8070, L_0x55d0c5ef88b0, C4<0>, C4<0>;
L_0x55d0c5ef81a0 .functor AND 1, L_0x55d0c5ef8600, L_0x55d0c5ef8730, C4<1>, C4<1>;
L_0x55d0c5ef82b0 .functor AND 1, L_0x55d0c5ef8600, L_0x55d0c5ef88b0, C4<1>, C4<1>;
L_0x55d0c5ef8370 .functor AND 1, L_0x55d0c5ef8730, L_0x55d0c5ef88b0, C4<1>, C4<1>;
L_0x55d0c5ef83e0 .functor OR 1, L_0x55d0c5ef81a0, L_0x55d0c5ef82b0, C4<0>, C4<0>;
L_0x55d0c5ef84f0 .functor OR 1, L_0x55d0c5ef8370, L_0x55d0c5ef83e0, C4<0>, C4<0>;
v0x55d0c5ab3f00_0 .net "a", 0 0, L_0x55d0c5ef8600;  1 drivers
v0x55d0c5ab3fc0_0 .net "b", 0 0, L_0x55d0c5ef8730;  1 drivers
v0x55d0c5ab4080_0 .net "ca", 0 0, L_0x55d0c5ef84f0;  1 drivers
v0x55d0c5ab4150_0 .net "cin", 0 0, L_0x55d0c5ef88b0;  1 drivers
v0x55d0c5ab4210_0 .net "sum", 0 0, L_0x55d0c5ef80e0;  1 drivers
v0x55d0c5ab4320_0 .net "w1", 0 0, L_0x55d0c5ef8070;  1 drivers
v0x55d0c5ab43e0_0 .net "w2", 0 0, L_0x55d0c5ef81a0;  1 drivers
v0x55d0c5ab44a0_0 .net "w3", 0 0, L_0x55d0c5ef82b0;  1 drivers
v0x55d0c5ab4560_0 .net "w4", 0 0, L_0x55d0c5ef8370;  1 drivers
v0x55d0c5ab46b0_0 .net "w5", 0 0, L_0x55d0c5ef83e0;  1 drivers
S_0x55d0c5ab4810 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ab2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef89e0 .functor XOR 1, L_0x55d0c5ef8e80, L_0x55d0c5ef9040, C4<0>, C4<0>;
L_0x55d0c5ef8a50 .functor XOR 1, L_0x55d0c5ef89e0, L_0x55d0c5ef9200, C4<0>, C4<0>;
L_0x55d0c5ef8ac0 .functor AND 1, L_0x55d0c5ef8e80, L_0x55d0c5ef9040, C4<1>, C4<1>;
L_0x55d0c5ef8b30 .functor AND 1, L_0x55d0c5ef8e80, L_0x55d0c5ef9200, C4<1>, C4<1>;
L_0x55d0c5ef8bf0 .functor AND 1, L_0x55d0c5ef9040, L_0x55d0c5ef9200, C4<1>, C4<1>;
L_0x55d0c5ef8c60 .functor OR 1, L_0x55d0c5ef8ac0, L_0x55d0c5ef8b30, C4<0>, C4<0>;
L_0x55d0c5ef8d70 .functor OR 1, L_0x55d0c5ef8bf0, L_0x55d0c5ef8c60, C4<0>, C4<0>;
v0x55d0c5ab4a10_0 .net "a", 0 0, L_0x55d0c5ef8e80;  1 drivers
v0x55d0c5ab4af0_0 .net "b", 0 0, L_0x55d0c5ef9040;  1 drivers
v0x55d0c5ab4bb0_0 .net "ca", 0 0, L_0x55d0c5ef8d70;  1 drivers
v0x55d0c5ab4c80_0 .net "cin", 0 0, L_0x55d0c5ef9200;  1 drivers
v0x55d0c5ab4d40_0 .net "sum", 0 0, L_0x55d0c5ef8a50;  1 drivers
v0x55d0c5ab4e50_0 .net "w1", 0 0, L_0x55d0c5ef89e0;  1 drivers
v0x55d0c5ab4f10_0 .net "w2", 0 0, L_0x55d0c5ef8ac0;  1 drivers
v0x55d0c5ab4fd0_0 .net "w3", 0 0, L_0x55d0c5ef8b30;  1 drivers
v0x55d0c5ab5090_0 .net "w4", 0 0, L_0x55d0c5ef8bf0;  1 drivers
v0x55d0c5ab51e0_0 .net "w5", 0 0, L_0x55d0c5ef8c60;  1 drivers
S_0x55d0c5ab5840 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5ab20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ab8800_0 .net "a", 3 0, L_0x55d0c5efbed0;  1 drivers
v0x55d0c5ab8900_0 .net "b", 3 0, L_0x55d0c5efbfc0;  1 drivers
v0x55d0c5ab89e0_0 .net "ca", 3 0, L_0x55d0c5efbd60;  1 drivers
v0x55d0c5ab8aa0_0 .net "cin", 3 0, L_0x55d0c5efc0b0;  1 drivers
v0x55d0c5ab8b80_0 .net "sum", 3 0, L_0x55d0c5efbcc0;  1 drivers
L_0x55d0c5ef9d40 .part L_0x55d0c5efbed0, 0, 1;
L_0x55d0c5ef9e70 .part L_0x55d0c5efbfc0, 0, 1;
L_0x55d0c5ef9fa0 .part L_0x55d0c5efc0b0, 0, 1;
L_0x55d0c5efa570 .part L_0x55d0c5efbed0, 1, 1;
L_0x55d0c5efa6a0 .part L_0x55d0c5efbfc0, 1, 1;
L_0x55d0c5efa7d0 .part L_0x55d0c5efc0b0, 1, 1;
L_0x55d0c5efae90 .part L_0x55d0c5efbed0, 2, 1;
L_0x55d0c5efafc0 .part L_0x55d0c5efbfc0, 2, 1;
L_0x55d0c5efb140 .part L_0x55d0c5efc0b0, 2, 1;
L_0x55d0c5efb710 .part L_0x55d0c5efbed0, 3, 1;
L_0x55d0c5efb8d0 .part L_0x55d0c5efbfc0, 3, 1;
L_0x55d0c5efba90 .part L_0x55d0c5efc0b0, 3, 1;
L_0x55d0c5efbcc0 .concat8 [ 1 1 1 1], L_0x55d0c5ef9820, L_0x55d0c5efa140, L_0x55d0c5efa970, L_0x55d0c5efb2e0;
L_0x55d0c5efbd60 .concat8 [ 1 1 1 1], L_0x55d0c5ef9c30, L_0x55d0c5efa460, L_0x55d0c5efad80, L_0x55d0c5efb600;
S_0x55d0c5ab5ab0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ab5840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5ef93c0 .functor XOR 1, L_0x55d0c5ef9d40, L_0x55d0c5ef9e70, C4<0>, C4<0>;
L_0x55d0c5ef9820 .functor XOR 1, L_0x55d0c5ef93c0, L_0x55d0c5ef9fa0, C4<0>, C4<0>;
L_0x55d0c5ef98e0 .functor AND 1, L_0x55d0c5ef9d40, L_0x55d0c5ef9e70, C4<1>, C4<1>;
L_0x55d0c5ef99f0 .functor AND 1, L_0x55d0c5ef9d40, L_0x55d0c5ef9fa0, C4<1>, C4<1>;
L_0x55d0c5ef9ab0 .functor AND 1, L_0x55d0c5ef9e70, L_0x55d0c5ef9fa0, C4<1>, C4<1>;
L_0x55d0c5ef9b20 .functor OR 1, L_0x55d0c5ef98e0, L_0x55d0c5ef99f0, C4<0>, C4<0>;
L_0x55d0c5ef9c30 .functor OR 1, L_0x55d0c5ef9ab0, L_0x55d0c5ef9b20, C4<0>, C4<0>;
v0x55d0c5ab5d30_0 .net "a", 0 0, L_0x55d0c5ef9d40;  1 drivers
v0x55d0c5ab5e10_0 .net "b", 0 0, L_0x55d0c5ef9e70;  1 drivers
v0x55d0c5ab5ed0_0 .net "ca", 0 0, L_0x55d0c5ef9c30;  1 drivers
v0x55d0c5ab5fa0_0 .net "cin", 0 0, L_0x55d0c5ef9fa0;  1 drivers
v0x55d0c5ab6060_0 .net "sum", 0 0, L_0x55d0c5ef9820;  1 drivers
v0x55d0c5ab6170_0 .net "w1", 0 0, L_0x55d0c5ef93c0;  1 drivers
v0x55d0c5ab6230_0 .net "w2", 0 0, L_0x55d0c5ef98e0;  1 drivers
v0x55d0c5ab62f0_0 .net "w3", 0 0, L_0x55d0c5ef99f0;  1 drivers
v0x55d0c5ab63b0_0 .net "w4", 0 0, L_0x55d0c5ef9ab0;  1 drivers
v0x55d0c5ab6500_0 .net "w5", 0 0, L_0x55d0c5ef9b20;  1 drivers
S_0x55d0c5ab6660 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ab5840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5efa0d0 .functor XOR 1, L_0x55d0c5efa570, L_0x55d0c5efa6a0, C4<0>, C4<0>;
L_0x55d0c5efa140 .functor XOR 1, L_0x55d0c5efa0d0, L_0x55d0c5efa7d0, C4<0>, C4<0>;
L_0x55d0c5efa1b0 .functor AND 1, L_0x55d0c5efa570, L_0x55d0c5efa6a0, C4<1>, C4<1>;
L_0x55d0c5efa220 .functor AND 1, L_0x55d0c5efa570, L_0x55d0c5efa7d0, C4<1>, C4<1>;
L_0x55d0c5efa2e0 .functor AND 1, L_0x55d0c5efa6a0, L_0x55d0c5efa7d0, C4<1>, C4<1>;
L_0x55d0c5efa350 .functor OR 1, L_0x55d0c5efa1b0, L_0x55d0c5efa220, C4<0>, C4<0>;
L_0x55d0c5efa460 .functor OR 1, L_0x55d0c5efa2e0, L_0x55d0c5efa350, C4<0>, C4<0>;
v0x55d0c5ab6880_0 .net "a", 0 0, L_0x55d0c5efa570;  1 drivers
v0x55d0c5ab6940_0 .net "b", 0 0, L_0x55d0c5efa6a0;  1 drivers
v0x55d0c5ab6a00_0 .net "ca", 0 0, L_0x55d0c5efa460;  1 drivers
v0x55d0c5ab6ad0_0 .net "cin", 0 0, L_0x55d0c5efa7d0;  1 drivers
v0x55d0c5ab6b90_0 .net "sum", 0 0, L_0x55d0c5efa140;  1 drivers
v0x55d0c5ab6ca0_0 .net "w1", 0 0, L_0x55d0c5efa0d0;  1 drivers
v0x55d0c5ab6d60_0 .net "w2", 0 0, L_0x55d0c5efa1b0;  1 drivers
v0x55d0c5ab6e20_0 .net "w3", 0 0, L_0x55d0c5efa220;  1 drivers
v0x55d0c5ab6ee0_0 .net "w4", 0 0, L_0x55d0c5efa2e0;  1 drivers
v0x55d0c5ab7030_0 .net "w5", 0 0, L_0x55d0c5efa350;  1 drivers
S_0x55d0c5ab7190 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ab5840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5efa900 .functor XOR 1, L_0x55d0c5efae90, L_0x55d0c5efafc0, C4<0>, C4<0>;
L_0x55d0c5efa970 .functor XOR 1, L_0x55d0c5efa900, L_0x55d0c5efb140, C4<0>, C4<0>;
L_0x55d0c5efaa30 .functor AND 1, L_0x55d0c5efae90, L_0x55d0c5efafc0, C4<1>, C4<1>;
L_0x55d0c5efab40 .functor AND 1, L_0x55d0c5efae90, L_0x55d0c5efb140, C4<1>, C4<1>;
L_0x55d0c5efac00 .functor AND 1, L_0x55d0c5efafc0, L_0x55d0c5efb140, C4<1>, C4<1>;
L_0x55d0c5efac70 .functor OR 1, L_0x55d0c5efaa30, L_0x55d0c5efab40, C4<0>, C4<0>;
L_0x55d0c5efad80 .functor OR 1, L_0x55d0c5efac00, L_0x55d0c5efac70, C4<0>, C4<0>;
v0x55d0c5ab73c0_0 .net "a", 0 0, L_0x55d0c5efae90;  1 drivers
v0x55d0c5ab7480_0 .net "b", 0 0, L_0x55d0c5efafc0;  1 drivers
v0x55d0c5ab7540_0 .net "ca", 0 0, L_0x55d0c5efad80;  1 drivers
v0x55d0c5ab7610_0 .net "cin", 0 0, L_0x55d0c5efb140;  1 drivers
v0x55d0c5ab76d0_0 .net "sum", 0 0, L_0x55d0c5efa970;  1 drivers
v0x55d0c5ab77e0_0 .net "w1", 0 0, L_0x55d0c5efa900;  1 drivers
v0x55d0c5ab78a0_0 .net "w2", 0 0, L_0x55d0c5efaa30;  1 drivers
v0x55d0c5ab7960_0 .net "w3", 0 0, L_0x55d0c5efab40;  1 drivers
v0x55d0c5ab7a20_0 .net "w4", 0 0, L_0x55d0c5efac00;  1 drivers
v0x55d0c5ab7b70_0 .net "w5", 0 0, L_0x55d0c5efac70;  1 drivers
S_0x55d0c5ab7cd0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ab5840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5efb270 .functor XOR 1, L_0x55d0c5efb710, L_0x55d0c5efb8d0, C4<0>, C4<0>;
L_0x55d0c5efb2e0 .functor XOR 1, L_0x55d0c5efb270, L_0x55d0c5efba90, C4<0>, C4<0>;
L_0x55d0c5efb350 .functor AND 1, L_0x55d0c5efb710, L_0x55d0c5efb8d0, C4<1>, C4<1>;
L_0x55d0c5efb3c0 .functor AND 1, L_0x55d0c5efb710, L_0x55d0c5efba90, C4<1>, C4<1>;
L_0x55d0c5efb480 .functor AND 1, L_0x55d0c5efb8d0, L_0x55d0c5efba90, C4<1>, C4<1>;
L_0x55d0c5efb4f0 .functor OR 1, L_0x55d0c5efb350, L_0x55d0c5efb3c0, C4<0>, C4<0>;
L_0x55d0c5efb600 .functor OR 1, L_0x55d0c5efb480, L_0x55d0c5efb4f0, C4<0>, C4<0>;
v0x55d0c5ab7ed0_0 .net "a", 0 0, L_0x55d0c5efb710;  1 drivers
v0x55d0c5ab7fb0_0 .net "b", 0 0, L_0x55d0c5efb8d0;  1 drivers
v0x55d0c5ab8070_0 .net "ca", 0 0, L_0x55d0c5efb600;  1 drivers
v0x55d0c5ab8140_0 .net "cin", 0 0, L_0x55d0c5efba90;  1 drivers
v0x55d0c5ab8200_0 .net "sum", 0 0, L_0x55d0c5efb2e0;  1 drivers
v0x55d0c5ab8310_0 .net "w1", 0 0, L_0x55d0c5efb270;  1 drivers
v0x55d0c5ab83d0_0 .net "w2", 0 0, L_0x55d0c5efb350;  1 drivers
v0x55d0c5ab8490_0 .net "w3", 0 0, L_0x55d0c5efb3c0;  1 drivers
v0x55d0c5ab8550_0 .net "w4", 0 0, L_0x55d0c5efb480;  1 drivers
v0x55d0c5ab86a0_0 .net "w5", 0 0, L_0x55d0c5efb4f0;  1 drivers
S_0x55d0c5ab97a0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5aaaa30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5ac7d20_0 .net "a", 15 0, L_0x55d0c5f07f70;  1 drivers
v0x55d0c5ac7e20_0 .net "b", 15 0, L_0x55d0c5f08060;  1 drivers
v0x55d0c5ac7f00_0 .net "ca", 15 0, L_0x55d0c5f07de0;  1 drivers
v0x55d0c5ac7fc0_0 .net "cin", 15 0, L_0x55d0c5f08150;  1 drivers
v0x55d0c5ac80a0_0 .net "sum", 15 0, L_0x55d0c5f07ca0;  1 drivers
L_0x55d0c5f02110 .part L_0x55d0c5f07f70, 0, 8;
L_0x55d0c5f021b0 .part L_0x55d0c5f08060, 0, 8;
L_0x55d0c5f02250 .part L_0x55d0c5f08150, 0, 8;
L_0x55d0c5f079d0 .part L_0x55d0c5f07f70, 8, 8;
L_0x55d0c5f07ac0 .part L_0x55d0c5f08060, 8, 8;
L_0x55d0c5f07bb0 .part L_0x55d0c5f08150, 8, 8;
L_0x55d0c5f07ca0 .concat8 [ 8 8 0 0], L_0x55d0c5f01e40, L_0x55d0c5f07700;
L_0x55d0c5f07de0 .concat8 [ 8 8 0 0], L_0x55d0c5f01f80, L_0x55d0c5f07840;
S_0x55d0c5ab9a10 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5ab97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5ac0660_0 .net "a", 7 0, L_0x55d0c5f02110;  1 drivers
v0x55d0c5ac0760_0 .net "b", 7 0, L_0x55d0c5f021b0;  1 drivers
v0x55d0c5ac0840_0 .net "ca", 7 0, L_0x55d0c5f01f80;  1 drivers
v0x55d0c5ac0900_0 .net "cin", 7 0, L_0x55d0c5f02250;  1 drivers
v0x55d0c5ac09e0_0 .net "sum", 7 0, L_0x55d0c5f01e40;  1 drivers
L_0x55d0c5eff2a0 .part L_0x55d0c5f02110, 0, 4;
L_0x55d0c5eff340 .part L_0x55d0c5f021b0, 0, 4;
L_0x55d0c5eff3e0 .part L_0x55d0c5f02250, 0, 4;
L_0x55d0c5f01b30 .part L_0x55d0c5f02110, 4, 4;
L_0x55d0c5f01c20 .part L_0x55d0c5f021b0, 4, 4;
L_0x55d0c5f01d10 .part L_0x55d0c5f02250, 4, 4;
L_0x55d0c5f01e40 .concat8 [ 4 4 0 0], L_0x55d0c5eff090, L_0x55d0c5f01920;
L_0x55d0c5f01f80 .concat8 [ 4 4 0 0], L_0x55d0c5eff130, L_0x55d0c5f019c0;
S_0x55d0c5ab9c90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5ab9a10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5abcca0_0 .net "a", 3 0, L_0x55d0c5eff2a0;  1 drivers
v0x55d0c5abcda0_0 .net "b", 3 0, L_0x55d0c5eff340;  1 drivers
v0x55d0c5abce80_0 .net "ca", 3 0, L_0x55d0c5eff130;  1 drivers
v0x55d0c5abcf40_0 .net "cin", 3 0, L_0x55d0c5eff3e0;  1 drivers
v0x55d0c5abd020_0 .net "sum", 3 0, L_0x55d0c5eff090;  1 drivers
L_0x55d0c5efd110 .part L_0x55d0c5eff2a0, 0, 1;
L_0x55d0c5efd240 .part L_0x55d0c5eff340, 0, 1;
L_0x55d0c5efd370 .part L_0x55d0c5eff3e0, 0, 1;
L_0x55d0c5efd940 .part L_0x55d0c5eff2a0, 1, 1;
L_0x55d0c5efda70 .part L_0x55d0c5eff340, 1, 1;
L_0x55d0c5efdba0 .part L_0x55d0c5eff3e0, 1, 1;
L_0x55d0c5efe260 .part L_0x55d0c5eff2a0, 2, 1;
L_0x55d0c5efe390 .part L_0x55d0c5eff340, 2, 1;
L_0x55d0c5efe510 .part L_0x55d0c5eff3e0, 2, 1;
L_0x55d0c5efeae0 .part L_0x55d0c5eff2a0, 3, 1;
L_0x55d0c5efeca0 .part L_0x55d0c5eff340, 3, 1;
L_0x55d0c5efee60 .part L_0x55d0c5eff3e0, 3, 1;
L_0x55d0c5eff090 .concat8 [ 1 1 1 1], L_0x55d0c5efcbf0, L_0x55d0c5efd510, L_0x55d0c5efdd40, L_0x55d0c5efe6b0;
L_0x55d0c5eff130 .concat8 [ 1 1 1 1], L_0x55d0c5efd000, L_0x55d0c5efd830, L_0x55d0c5efe150, L_0x55d0c5efe9d0;
S_0x55d0c5ab9f30 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ab9c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5efbc50 .functor XOR 1, L_0x55d0c5efd110, L_0x55d0c5efd240, C4<0>, C4<0>;
L_0x55d0c5efcbf0 .functor XOR 1, L_0x55d0c5efbc50, L_0x55d0c5efd370, C4<0>, C4<0>;
L_0x55d0c5efccb0 .functor AND 1, L_0x55d0c5efd110, L_0x55d0c5efd240, C4<1>, C4<1>;
L_0x55d0c5efcdc0 .functor AND 1, L_0x55d0c5efd110, L_0x55d0c5efd370, C4<1>, C4<1>;
L_0x55d0c5efce80 .functor AND 1, L_0x55d0c5efd240, L_0x55d0c5efd370, C4<1>, C4<1>;
L_0x55d0c5efcef0 .functor OR 1, L_0x55d0c5efccb0, L_0x55d0c5efcdc0, C4<0>, C4<0>;
L_0x55d0c5efd000 .functor OR 1, L_0x55d0c5efce80, L_0x55d0c5efcef0, C4<0>, C4<0>;
v0x55d0c5aba1d0_0 .net "a", 0 0, L_0x55d0c5efd110;  1 drivers
v0x55d0c5aba2b0_0 .net "b", 0 0, L_0x55d0c5efd240;  1 drivers
v0x55d0c5aba370_0 .net "ca", 0 0, L_0x55d0c5efd000;  1 drivers
v0x55d0c5aba440_0 .net "cin", 0 0, L_0x55d0c5efd370;  1 drivers
v0x55d0c5aba500_0 .net "sum", 0 0, L_0x55d0c5efcbf0;  1 drivers
v0x55d0c5aba610_0 .net "w1", 0 0, L_0x55d0c5efbc50;  1 drivers
v0x55d0c5aba6d0_0 .net "w2", 0 0, L_0x55d0c5efccb0;  1 drivers
v0x55d0c5aba790_0 .net "w3", 0 0, L_0x55d0c5efcdc0;  1 drivers
v0x55d0c5aba850_0 .net "w4", 0 0, L_0x55d0c5efce80;  1 drivers
v0x55d0c5aba9a0_0 .net "w5", 0 0, L_0x55d0c5efcef0;  1 drivers
S_0x55d0c5abab00 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ab9c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5efd4a0 .functor XOR 1, L_0x55d0c5efd940, L_0x55d0c5efda70, C4<0>, C4<0>;
L_0x55d0c5efd510 .functor XOR 1, L_0x55d0c5efd4a0, L_0x55d0c5efdba0, C4<0>, C4<0>;
L_0x55d0c5efd580 .functor AND 1, L_0x55d0c5efd940, L_0x55d0c5efda70, C4<1>, C4<1>;
L_0x55d0c5efd5f0 .functor AND 1, L_0x55d0c5efd940, L_0x55d0c5efdba0, C4<1>, C4<1>;
L_0x55d0c5efd6b0 .functor AND 1, L_0x55d0c5efda70, L_0x55d0c5efdba0, C4<1>, C4<1>;
L_0x55d0c5efd720 .functor OR 1, L_0x55d0c5efd580, L_0x55d0c5efd5f0, C4<0>, C4<0>;
L_0x55d0c5efd830 .functor OR 1, L_0x55d0c5efd6b0, L_0x55d0c5efd720, C4<0>, C4<0>;
v0x55d0c5abad20_0 .net "a", 0 0, L_0x55d0c5efd940;  1 drivers
v0x55d0c5abade0_0 .net "b", 0 0, L_0x55d0c5efda70;  1 drivers
v0x55d0c5abaea0_0 .net "ca", 0 0, L_0x55d0c5efd830;  1 drivers
v0x55d0c5abaf70_0 .net "cin", 0 0, L_0x55d0c5efdba0;  1 drivers
v0x55d0c5abb030_0 .net "sum", 0 0, L_0x55d0c5efd510;  1 drivers
v0x55d0c5abb140_0 .net "w1", 0 0, L_0x55d0c5efd4a0;  1 drivers
v0x55d0c5abb200_0 .net "w2", 0 0, L_0x55d0c5efd580;  1 drivers
v0x55d0c5abb2c0_0 .net "w3", 0 0, L_0x55d0c5efd5f0;  1 drivers
v0x55d0c5abb380_0 .net "w4", 0 0, L_0x55d0c5efd6b0;  1 drivers
v0x55d0c5abb4d0_0 .net "w5", 0 0, L_0x55d0c5efd720;  1 drivers
S_0x55d0c5abb630 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ab9c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5efdcd0 .functor XOR 1, L_0x55d0c5efe260, L_0x55d0c5efe390, C4<0>, C4<0>;
L_0x55d0c5efdd40 .functor XOR 1, L_0x55d0c5efdcd0, L_0x55d0c5efe510, C4<0>, C4<0>;
L_0x55d0c5efde00 .functor AND 1, L_0x55d0c5efe260, L_0x55d0c5efe390, C4<1>, C4<1>;
L_0x55d0c5efdf10 .functor AND 1, L_0x55d0c5efe260, L_0x55d0c5efe510, C4<1>, C4<1>;
L_0x55d0c5efdfd0 .functor AND 1, L_0x55d0c5efe390, L_0x55d0c5efe510, C4<1>, C4<1>;
L_0x55d0c5efe040 .functor OR 1, L_0x55d0c5efde00, L_0x55d0c5efdf10, C4<0>, C4<0>;
L_0x55d0c5efe150 .functor OR 1, L_0x55d0c5efdfd0, L_0x55d0c5efe040, C4<0>, C4<0>;
v0x55d0c5abb860_0 .net "a", 0 0, L_0x55d0c5efe260;  1 drivers
v0x55d0c5abb920_0 .net "b", 0 0, L_0x55d0c5efe390;  1 drivers
v0x55d0c5abb9e0_0 .net "ca", 0 0, L_0x55d0c5efe150;  1 drivers
v0x55d0c5abbab0_0 .net "cin", 0 0, L_0x55d0c5efe510;  1 drivers
v0x55d0c5abbb70_0 .net "sum", 0 0, L_0x55d0c5efdd40;  1 drivers
v0x55d0c5abbc80_0 .net "w1", 0 0, L_0x55d0c5efdcd0;  1 drivers
v0x55d0c5abbd40_0 .net "w2", 0 0, L_0x55d0c5efde00;  1 drivers
v0x55d0c5abbe00_0 .net "w3", 0 0, L_0x55d0c5efdf10;  1 drivers
v0x55d0c5abbec0_0 .net "w4", 0 0, L_0x55d0c5efdfd0;  1 drivers
v0x55d0c5abc010_0 .net "w5", 0 0, L_0x55d0c5efe040;  1 drivers
S_0x55d0c5abc170 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ab9c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5efe640 .functor XOR 1, L_0x55d0c5efeae0, L_0x55d0c5efeca0, C4<0>, C4<0>;
L_0x55d0c5efe6b0 .functor XOR 1, L_0x55d0c5efe640, L_0x55d0c5efee60, C4<0>, C4<0>;
L_0x55d0c5efe720 .functor AND 1, L_0x55d0c5efeae0, L_0x55d0c5efeca0, C4<1>, C4<1>;
L_0x55d0c5efe790 .functor AND 1, L_0x55d0c5efeae0, L_0x55d0c5efee60, C4<1>, C4<1>;
L_0x55d0c5efe850 .functor AND 1, L_0x55d0c5efeca0, L_0x55d0c5efee60, C4<1>, C4<1>;
L_0x55d0c5efe8c0 .functor OR 1, L_0x55d0c5efe720, L_0x55d0c5efe790, C4<0>, C4<0>;
L_0x55d0c5efe9d0 .functor OR 1, L_0x55d0c5efe850, L_0x55d0c5efe8c0, C4<0>, C4<0>;
v0x55d0c5abc370_0 .net "a", 0 0, L_0x55d0c5efeae0;  1 drivers
v0x55d0c5abc450_0 .net "b", 0 0, L_0x55d0c5efeca0;  1 drivers
v0x55d0c5abc510_0 .net "ca", 0 0, L_0x55d0c5efe9d0;  1 drivers
v0x55d0c5abc5e0_0 .net "cin", 0 0, L_0x55d0c5efee60;  1 drivers
v0x55d0c5abc6a0_0 .net "sum", 0 0, L_0x55d0c5efe6b0;  1 drivers
v0x55d0c5abc7b0_0 .net "w1", 0 0, L_0x55d0c5efe640;  1 drivers
v0x55d0c5abc870_0 .net "w2", 0 0, L_0x55d0c5efe720;  1 drivers
v0x55d0c5abc930_0 .net "w3", 0 0, L_0x55d0c5efe790;  1 drivers
v0x55d0c5abc9f0_0 .net "w4", 0 0, L_0x55d0c5efe850;  1 drivers
v0x55d0c5abcb40_0 .net "w5", 0 0, L_0x55d0c5efe8c0;  1 drivers
S_0x55d0c5abd1a0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5ab9a10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ac0160_0 .net "a", 3 0, L_0x55d0c5f01b30;  1 drivers
v0x55d0c5ac0260_0 .net "b", 3 0, L_0x55d0c5f01c20;  1 drivers
v0x55d0c5ac0340_0 .net "ca", 3 0, L_0x55d0c5f019c0;  1 drivers
v0x55d0c5ac0400_0 .net "cin", 3 0, L_0x55d0c5f01d10;  1 drivers
v0x55d0c5ac04e0_0 .net "sum", 3 0, L_0x55d0c5f01920;  1 drivers
L_0x55d0c5eff9a0 .part L_0x55d0c5f01b30, 0, 1;
L_0x55d0c5effad0 .part L_0x55d0c5f01c20, 0, 1;
L_0x55d0c5effc00 .part L_0x55d0c5f01d10, 0, 1;
L_0x55d0c5f001d0 .part L_0x55d0c5f01b30, 1, 1;
L_0x55d0c5f00300 .part L_0x55d0c5f01c20, 1, 1;
L_0x55d0c5f00430 .part L_0x55d0c5f01d10, 1, 1;
L_0x55d0c5f00af0 .part L_0x55d0c5f01b30, 2, 1;
L_0x55d0c5f00c20 .part L_0x55d0c5f01c20, 2, 1;
L_0x55d0c5f00da0 .part L_0x55d0c5f01d10, 2, 1;
L_0x55d0c5f01370 .part L_0x55d0c5f01b30, 3, 1;
L_0x55d0c5f01530 .part L_0x55d0c5f01c20, 3, 1;
L_0x55d0c5f016f0 .part L_0x55d0c5f01d10, 3, 1;
L_0x55d0c5f01920 .concat8 [ 1 1 1 1], L_0x55d0c5eff480, L_0x55d0c5effda0, L_0x55d0c5f005d0, L_0x55d0c5f00f40;
L_0x55d0c5f019c0 .concat8 [ 1 1 1 1], L_0x55d0c5eff890, L_0x55d0c5f000c0, L_0x55d0c5f009e0, L_0x55d0c5f01260;
S_0x55d0c5abd410 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5abd1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5eff020 .functor XOR 1, L_0x55d0c5eff9a0, L_0x55d0c5effad0, C4<0>, C4<0>;
L_0x55d0c5eff480 .functor XOR 1, L_0x55d0c5eff020, L_0x55d0c5effc00, C4<0>, C4<0>;
L_0x55d0c5eff540 .functor AND 1, L_0x55d0c5eff9a0, L_0x55d0c5effad0, C4<1>, C4<1>;
L_0x55d0c5eff650 .functor AND 1, L_0x55d0c5eff9a0, L_0x55d0c5effc00, C4<1>, C4<1>;
L_0x55d0c5eff710 .functor AND 1, L_0x55d0c5effad0, L_0x55d0c5effc00, C4<1>, C4<1>;
L_0x55d0c5eff780 .functor OR 1, L_0x55d0c5eff540, L_0x55d0c5eff650, C4<0>, C4<0>;
L_0x55d0c5eff890 .functor OR 1, L_0x55d0c5eff710, L_0x55d0c5eff780, C4<0>, C4<0>;
v0x55d0c5abd690_0 .net "a", 0 0, L_0x55d0c5eff9a0;  1 drivers
v0x55d0c5abd770_0 .net "b", 0 0, L_0x55d0c5effad0;  1 drivers
v0x55d0c5abd830_0 .net "ca", 0 0, L_0x55d0c5eff890;  1 drivers
v0x55d0c5abd900_0 .net "cin", 0 0, L_0x55d0c5effc00;  1 drivers
v0x55d0c5abd9c0_0 .net "sum", 0 0, L_0x55d0c5eff480;  1 drivers
v0x55d0c5abdad0_0 .net "w1", 0 0, L_0x55d0c5eff020;  1 drivers
v0x55d0c5abdb90_0 .net "w2", 0 0, L_0x55d0c5eff540;  1 drivers
v0x55d0c5abdc50_0 .net "w3", 0 0, L_0x55d0c5eff650;  1 drivers
v0x55d0c5abdd10_0 .net "w4", 0 0, L_0x55d0c5eff710;  1 drivers
v0x55d0c5abde60_0 .net "w5", 0 0, L_0x55d0c5eff780;  1 drivers
S_0x55d0c5abdfc0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5abd1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5effd30 .functor XOR 1, L_0x55d0c5f001d0, L_0x55d0c5f00300, C4<0>, C4<0>;
L_0x55d0c5effda0 .functor XOR 1, L_0x55d0c5effd30, L_0x55d0c5f00430, C4<0>, C4<0>;
L_0x55d0c5effe10 .functor AND 1, L_0x55d0c5f001d0, L_0x55d0c5f00300, C4<1>, C4<1>;
L_0x55d0c5effe80 .functor AND 1, L_0x55d0c5f001d0, L_0x55d0c5f00430, C4<1>, C4<1>;
L_0x55d0c5efff40 .functor AND 1, L_0x55d0c5f00300, L_0x55d0c5f00430, C4<1>, C4<1>;
L_0x55d0c5efffb0 .functor OR 1, L_0x55d0c5effe10, L_0x55d0c5effe80, C4<0>, C4<0>;
L_0x55d0c5f000c0 .functor OR 1, L_0x55d0c5efff40, L_0x55d0c5efffb0, C4<0>, C4<0>;
v0x55d0c5abe1e0_0 .net "a", 0 0, L_0x55d0c5f001d0;  1 drivers
v0x55d0c5abe2a0_0 .net "b", 0 0, L_0x55d0c5f00300;  1 drivers
v0x55d0c5abe360_0 .net "ca", 0 0, L_0x55d0c5f000c0;  1 drivers
v0x55d0c5abe430_0 .net "cin", 0 0, L_0x55d0c5f00430;  1 drivers
v0x55d0c5abe4f0_0 .net "sum", 0 0, L_0x55d0c5effda0;  1 drivers
v0x55d0c5abe600_0 .net "w1", 0 0, L_0x55d0c5effd30;  1 drivers
v0x55d0c5abe6c0_0 .net "w2", 0 0, L_0x55d0c5effe10;  1 drivers
v0x55d0c5abe780_0 .net "w3", 0 0, L_0x55d0c5effe80;  1 drivers
v0x55d0c5abe840_0 .net "w4", 0 0, L_0x55d0c5efff40;  1 drivers
v0x55d0c5abe990_0 .net "w5", 0 0, L_0x55d0c5efffb0;  1 drivers
S_0x55d0c5abeaf0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5abd1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f00560 .functor XOR 1, L_0x55d0c5f00af0, L_0x55d0c5f00c20, C4<0>, C4<0>;
L_0x55d0c5f005d0 .functor XOR 1, L_0x55d0c5f00560, L_0x55d0c5f00da0, C4<0>, C4<0>;
L_0x55d0c5f00690 .functor AND 1, L_0x55d0c5f00af0, L_0x55d0c5f00c20, C4<1>, C4<1>;
L_0x55d0c5f007a0 .functor AND 1, L_0x55d0c5f00af0, L_0x55d0c5f00da0, C4<1>, C4<1>;
L_0x55d0c5f00860 .functor AND 1, L_0x55d0c5f00c20, L_0x55d0c5f00da0, C4<1>, C4<1>;
L_0x55d0c5f008d0 .functor OR 1, L_0x55d0c5f00690, L_0x55d0c5f007a0, C4<0>, C4<0>;
L_0x55d0c5f009e0 .functor OR 1, L_0x55d0c5f00860, L_0x55d0c5f008d0, C4<0>, C4<0>;
v0x55d0c5abed20_0 .net "a", 0 0, L_0x55d0c5f00af0;  1 drivers
v0x55d0c5abede0_0 .net "b", 0 0, L_0x55d0c5f00c20;  1 drivers
v0x55d0c5abeea0_0 .net "ca", 0 0, L_0x55d0c5f009e0;  1 drivers
v0x55d0c5abef70_0 .net "cin", 0 0, L_0x55d0c5f00da0;  1 drivers
v0x55d0c5abf030_0 .net "sum", 0 0, L_0x55d0c5f005d0;  1 drivers
v0x55d0c5abf140_0 .net "w1", 0 0, L_0x55d0c5f00560;  1 drivers
v0x55d0c5abf200_0 .net "w2", 0 0, L_0x55d0c5f00690;  1 drivers
v0x55d0c5abf2c0_0 .net "w3", 0 0, L_0x55d0c5f007a0;  1 drivers
v0x55d0c5abf380_0 .net "w4", 0 0, L_0x55d0c5f00860;  1 drivers
v0x55d0c5abf4d0_0 .net "w5", 0 0, L_0x55d0c5f008d0;  1 drivers
S_0x55d0c5abf630 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5abd1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f00ed0 .functor XOR 1, L_0x55d0c5f01370, L_0x55d0c5f01530, C4<0>, C4<0>;
L_0x55d0c5f00f40 .functor XOR 1, L_0x55d0c5f00ed0, L_0x55d0c5f016f0, C4<0>, C4<0>;
L_0x55d0c5f00fb0 .functor AND 1, L_0x55d0c5f01370, L_0x55d0c5f01530, C4<1>, C4<1>;
L_0x55d0c5f01020 .functor AND 1, L_0x55d0c5f01370, L_0x55d0c5f016f0, C4<1>, C4<1>;
L_0x55d0c5f010e0 .functor AND 1, L_0x55d0c5f01530, L_0x55d0c5f016f0, C4<1>, C4<1>;
L_0x55d0c5f01150 .functor OR 1, L_0x55d0c5f00fb0, L_0x55d0c5f01020, C4<0>, C4<0>;
L_0x55d0c5f01260 .functor OR 1, L_0x55d0c5f010e0, L_0x55d0c5f01150, C4<0>, C4<0>;
v0x55d0c5abf830_0 .net "a", 0 0, L_0x55d0c5f01370;  1 drivers
v0x55d0c5abf910_0 .net "b", 0 0, L_0x55d0c5f01530;  1 drivers
v0x55d0c5abf9d0_0 .net "ca", 0 0, L_0x55d0c5f01260;  1 drivers
v0x55d0c5abfaa0_0 .net "cin", 0 0, L_0x55d0c5f016f0;  1 drivers
v0x55d0c5abfb60_0 .net "sum", 0 0, L_0x55d0c5f00f40;  1 drivers
v0x55d0c5abfc70_0 .net "w1", 0 0, L_0x55d0c5f00ed0;  1 drivers
v0x55d0c5abfd30_0 .net "w2", 0 0, L_0x55d0c5f00fb0;  1 drivers
v0x55d0c5abfdf0_0 .net "w3", 0 0, L_0x55d0c5f01020;  1 drivers
v0x55d0c5abfeb0_0 .net "w4", 0 0, L_0x55d0c5f010e0;  1 drivers
v0x55d0c5ac0000_0 .net "w5", 0 0, L_0x55d0c5f01150;  1 drivers
S_0x55d0c5ac0bb0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5ab97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5ac77d0_0 .net "a", 7 0, L_0x55d0c5f079d0;  1 drivers
v0x55d0c5ac78d0_0 .net "b", 7 0, L_0x55d0c5f07ac0;  1 drivers
v0x55d0c5ac79b0_0 .net "ca", 7 0, L_0x55d0c5f07840;  1 drivers
v0x55d0c5ac7a70_0 .net "cin", 7 0, L_0x55d0c5f07bb0;  1 drivers
v0x55d0c5ac7b50_0 .net "sum", 7 0, L_0x55d0c5f07700;  1 drivers
L_0x55d0c5f04a60 .part L_0x55d0c5f079d0, 0, 4;
L_0x55d0c5f04b00 .part L_0x55d0c5f07ac0, 0, 4;
L_0x55d0c5f04ba0 .part L_0x55d0c5f07bb0, 0, 4;
L_0x55d0c5f073f0 .part L_0x55d0c5f079d0, 4, 4;
L_0x55d0c5f074e0 .part L_0x55d0c5f07ac0, 4, 4;
L_0x55d0c5f075d0 .part L_0x55d0c5f07bb0, 4, 4;
L_0x55d0c5f07700 .concat8 [ 4 4 0 0], L_0x55d0c5f04850, L_0x55d0c5f071e0;
L_0x55d0c5f07840 .concat8 [ 4 4 0 0], L_0x55d0c5f048f0, L_0x55d0c5f07280;
S_0x55d0c5ac0e20 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5ac0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ac3e10_0 .net "a", 3 0, L_0x55d0c5f04a60;  1 drivers
v0x55d0c5ac3f10_0 .net "b", 3 0, L_0x55d0c5f04b00;  1 drivers
v0x55d0c5ac3ff0_0 .net "ca", 3 0, L_0x55d0c5f048f0;  1 drivers
v0x55d0c5ac40b0_0 .net "cin", 3 0, L_0x55d0c5f04ba0;  1 drivers
v0x55d0c5ac4190_0 .net "sum", 3 0, L_0x55d0c5f04850;  1 drivers
L_0x55d0c5f02810 .part L_0x55d0c5f04a60, 0, 1;
L_0x55d0c5f02940 .part L_0x55d0c5f04b00, 0, 1;
L_0x55d0c5f02a70 .part L_0x55d0c5f04ba0, 0, 1;
L_0x55d0c5f03080 .part L_0x55d0c5f04a60, 1, 1;
L_0x55d0c5f031b0 .part L_0x55d0c5f04b00, 1, 1;
L_0x55d0c5f032e0 .part L_0x55d0c5f04ba0, 1, 1;
L_0x55d0c5f03a20 .part L_0x55d0c5f04a60, 2, 1;
L_0x55d0c5f03b50 .part L_0x55d0c5f04b00, 2, 1;
L_0x55d0c5f03cd0 .part L_0x55d0c5f04ba0, 2, 1;
L_0x55d0c5f042a0 .part L_0x55d0c5f04a60, 3, 1;
L_0x55d0c5f04460 .part L_0x55d0c5f04b00, 3, 1;
L_0x55d0c5f04620 .part L_0x55d0c5f04ba0, 3, 1;
L_0x55d0c5f04850 .concat8 [ 1 1 1 1], L_0x55d0c5f022f0, L_0x55d0c5f02c10, L_0x55d0c5f034c0, L_0x55d0c5f03e70;
L_0x55d0c5f048f0 .concat8 [ 1 1 1 1], L_0x55d0c5f02700, L_0x55d0c5f02f70, L_0x55d0c5f03910, L_0x55d0c5f04190;
S_0x55d0c5ac10a0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ac0e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f018b0 .functor XOR 1, L_0x55d0c5f02810, L_0x55d0c5f02940, C4<0>, C4<0>;
L_0x55d0c5f022f0 .functor XOR 1, L_0x55d0c5f018b0, L_0x55d0c5f02a70, C4<0>, C4<0>;
L_0x55d0c5f023b0 .functor AND 1, L_0x55d0c5f02810, L_0x55d0c5f02940, C4<1>, C4<1>;
L_0x55d0c5f024c0 .functor AND 1, L_0x55d0c5f02810, L_0x55d0c5f02a70, C4<1>, C4<1>;
L_0x55d0c5f02580 .functor AND 1, L_0x55d0c5f02940, L_0x55d0c5f02a70, C4<1>, C4<1>;
L_0x55d0c5f025f0 .functor OR 1, L_0x55d0c5f023b0, L_0x55d0c5f024c0, C4<0>, C4<0>;
L_0x55d0c5f02700 .functor OR 1, L_0x55d0c5f02580, L_0x55d0c5f025f0, C4<0>, C4<0>;
v0x55d0c5ac1340_0 .net "a", 0 0, L_0x55d0c5f02810;  1 drivers
v0x55d0c5ac1420_0 .net "b", 0 0, L_0x55d0c5f02940;  1 drivers
v0x55d0c5ac14e0_0 .net "ca", 0 0, L_0x55d0c5f02700;  1 drivers
v0x55d0c5ac15b0_0 .net "cin", 0 0, L_0x55d0c5f02a70;  1 drivers
v0x55d0c5ac1670_0 .net "sum", 0 0, L_0x55d0c5f022f0;  1 drivers
v0x55d0c5ac1780_0 .net "w1", 0 0, L_0x55d0c5f018b0;  1 drivers
v0x55d0c5ac1840_0 .net "w2", 0 0, L_0x55d0c5f023b0;  1 drivers
v0x55d0c5ac1900_0 .net "w3", 0 0, L_0x55d0c5f024c0;  1 drivers
v0x55d0c5ac19c0_0 .net "w4", 0 0, L_0x55d0c5f02580;  1 drivers
v0x55d0c5ac1b10_0 .net "w5", 0 0, L_0x55d0c5f025f0;  1 drivers
S_0x55d0c5ac1c70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ac0e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f02ba0 .functor XOR 1, L_0x55d0c5f03080, L_0x55d0c5f031b0, C4<0>, C4<0>;
L_0x55d0c5f02c10 .functor XOR 1, L_0x55d0c5f02ba0, L_0x55d0c5f032e0, C4<0>, C4<0>;
L_0x55d0c5f02c80 .functor AND 1, L_0x55d0c5f03080, L_0x55d0c5f031b0, C4<1>, C4<1>;
L_0x55d0c5f02cf0 .functor AND 1, L_0x55d0c5f03080, L_0x55d0c5f032e0, C4<1>, C4<1>;
L_0x55d0c5f02db0 .functor AND 1, L_0x55d0c5f031b0, L_0x55d0c5f032e0, C4<1>, C4<1>;
L_0x55d0c5f02e20 .functor OR 1, L_0x55d0c5f02c80, L_0x55d0c5f02cf0, C4<0>, C4<0>;
L_0x55d0c5f02f70 .functor OR 1, L_0x55d0c5f02db0, L_0x55d0c5f02e20, C4<0>, C4<0>;
v0x55d0c5ac1e90_0 .net "a", 0 0, L_0x55d0c5f03080;  1 drivers
v0x55d0c5ac1f50_0 .net "b", 0 0, L_0x55d0c5f031b0;  1 drivers
v0x55d0c5ac2010_0 .net "ca", 0 0, L_0x55d0c5f02f70;  1 drivers
v0x55d0c5ac20e0_0 .net "cin", 0 0, L_0x55d0c5f032e0;  1 drivers
v0x55d0c5ac21a0_0 .net "sum", 0 0, L_0x55d0c5f02c10;  1 drivers
v0x55d0c5ac22b0_0 .net "w1", 0 0, L_0x55d0c5f02ba0;  1 drivers
v0x55d0c5ac2370_0 .net "w2", 0 0, L_0x55d0c5f02c80;  1 drivers
v0x55d0c5ac2430_0 .net "w3", 0 0, L_0x55d0c5f02cf0;  1 drivers
v0x55d0c5ac24f0_0 .net "w4", 0 0, L_0x55d0c5f02db0;  1 drivers
v0x55d0c5ac2640_0 .net "w5", 0 0, L_0x55d0c5f02e20;  1 drivers
S_0x55d0c5ac27a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ac0e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f03450 .functor XOR 1, L_0x55d0c5f03a20, L_0x55d0c5f03b50, C4<0>, C4<0>;
L_0x55d0c5f034c0 .functor XOR 1, L_0x55d0c5f03450, L_0x55d0c5f03cd0, C4<0>, C4<0>;
L_0x55d0c5f03580 .functor AND 1, L_0x55d0c5f03a20, L_0x55d0c5f03b50, C4<1>, C4<1>;
L_0x55d0c5f03690 .functor AND 1, L_0x55d0c5f03a20, L_0x55d0c5f03cd0, C4<1>, C4<1>;
L_0x55d0c5f03750 .functor AND 1, L_0x55d0c5f03b50, L_0x55d0c5f03cd0, C4<1>, C4<1>;
L_0x55d0c5f037c0 .functor OR 1, L_0x55d0c5f03580, L_0x55d0c5f03690, C4<0>, C4<0>;
L_0x55d0c5f03910 .functor OR 1, L_0x55d0c5f03750, L_0x55d0c5f037c0, C4<0>, C4<0>;
v0x55d0c5ac29d0_0 .net "a", 0 0, L_0x55d0c5f03a20;  1 drivers
v0x55d0c5ac2a90_0 .net "b", 0 0, L_0x55d0c5f03b50;  1 drivers
v0x55d0c5ac2b50_0 .net "ca", 0 0, L_0x55d0c5f03910;  1 drivers
v0x55d0c5ac2c20_0 .net "cin", 0 0, L_0x55d0c5f03cd0;  1 drivers
v0x55d0c5ac2ce0_0 .net "sum", 0 0, L_0x55d0c5f034c0;  1 drivers
v0x55d0c5ac2df0_0 .net "w1", 0 0, L_0x55d0c5f03450;  1 drivers
v0x55d0c5ac2eb0_0 .net "w2", 0 0, L_0x55d0c5f03580;  1 drivers
v0x55d0c5ac2f70_0 .net "w3", 0 0, L_0x55d0c5f03690;  1 drivers
v0x55d0c5ac3030_0 .net "w4", 0 0, L_0x55d0c5f03750;  1 drivers
v0x55d0c5ac3180_0 .net "w5", 0 0, L_0x55d0c5f037c0;  1 drivers
S_0x55d0c5ac32e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ac0e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f03e00 .functor XOR 1, L_0x55d0c5f042a0, L_0x55d0c5f04460, C4<0>, C4<0>;
L_0x55d0c5f03e70 .functor XOR 1, L_0x55d0c5f03e00, L_0x55d0c5f04620, C4<0>, C4<0>;
L_0x55d0c5f03ee0 .functor AND 1, L_0x55d0c5f042a0, L_0x55d0c5f04460, C4<1>, C4<1>;
L_0x55d0c5f03f50 .functor AND 1, L_0x55d0c5f042a0, L_0x55d0c5f04620, C4<1>, C4<1>;
L_0x55d0c5f04010 .functor AND 1, L_0x55d0c5f04460, L_0x55d0c5f04620, C4<1>, C4<1>;
L_0x55d0c5f04080 .functor OR 1, L_0x55d0c5f03ee0, L_0x55d0c5f03f50, C4<0>, C4<0>;
L_0x55d0c5f04190 .functor OR 1, L_0x55d0c5f04010, L_0x55d0c5f04080, C4<0>, C4<0>;
v0x55d0c5ac34e0_0 .net "a", 0 0, L_0x55d0c5f042a0;  1 drivers
v0x55d0c5ac35c0_0 .net "b", 0 0, L_0x55d0c5f04460;  1 drivers
v0x55d0c5ac3680_0 .net "ca", 0 0, L_0x55d0c5f04190;  1 drivers
v0x55d0c5ac3750_0 .net "cin", 0 0, L_0x55d0c5f04620;  1 drivers
v0x55d0c5ac3810_0 .net "sum", 0 0, L_0x55d0c5f03e70;  1 drivers
v0x55d0c5ac3920_0 .net "w1", 0 0, L_0x55d0c5f03e00;  1 drivers
v0x55d0c5ac39e0_0 .net "w2", 0 0, L_0x55d0c5f03ee0;  1 drivers
v0x55d0c5ac3aa0_0 .net "w3", 0 0, L_0x55d0c5f03f50;  1 drivers
v0x55d0c5ac3b60_0 .net "w4", 0 0, L_0x55d0c5f04010;  1 drivers
v0x55d0c5ac3cb0_0 .net "w5", 0 0, L_0x55d0c5f04080;  1 drivers
S_0x55d0c5ac4310 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5ac0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ac72d0_0 .net "a", 3 0, L_0x55d0c5f073f0;  1 drivers
v0x55d0c5ac73d0_0 .net "b", 3 0, L_0x55d0c5f074e0;  1 drivers
v0x55d0c5ac74b0_0 .net "ca", 3 0, L_0x55d0c5f07280;  1 drivers
v0x55d0c5ac7570_0 .net "cin", 3 0, L_0x55d0c5f075d0;  1 drivers
v0x55d0c5ac7650_0 .net "sum", 3 0, L_0x55d0c5f071e0;  1 drivers
L_0x55d0c5f051a0 .part L_0x55d0c5f073f0, 0, 1;
L_0x55d0c5f052d0 .part L_0x55d0c5f074e0, 0, 1;
L_0x55d0c5f05400 .part L_0x55d0c5f075d0, 0, 1;
L_0x55d0c5f05a10 .part L_0x55d0c5f073f0, 1, 1;
L_0x55d0c5f05b40 .part L_0x55d0c5f074e0, 1, 1;
L_0x55d0c5f05c70 .part L_0x55d0c5f075d0, 1, 1;
L_0x55d0c5f063b0 .part L_0x55d0c5f073f0, 2, 1;
L_0x55d0c5f064e0 .part L_0x55d0c5f074e0, 2, 1;
L_0x55d0c5f06660 .part L_0x55d0c5f075d0, 2, 1;
L_0x55d0c5f06c30 .part L_0x55d0c5f073f0, 3, 1;
L_0x55d0c5f06df0 .part L_0x55d0c5f074e0, 3, 1;
L_0x55d0c5f06fb0 .part L_0x55d0c5f075d0, 3, 1;
L_0x55d0c5f071e0 .concat8 [ 1 1 1 1], L_0x55d0c5f04c40, L_0x55d0c5f055a0, L_0x55d0c5f05e50, L_0x55d0c5f06800;
L_0x55d0c5f07280 .concat8 [ 1 1 1 1], L_0x55d0c5f05090, L_0x55d0c5f05900, L_0x55d0c5f062a0, L_0x55d0c5f06b20;
S_0x55d0c5ac4580 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ac4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f047e0 .functor XOR 1, L_0x55d0c5f051a0, L_0x55d0c5f052d0, C4<0>, C4<0>;
L_0x55d0c5f04c40 .functor XOR 1, L_0x55d0c5f047e0, L_0x55d0c5f05400, C4<0>, C4<0>;
L_0x55d0c5f04d00 .functor AND 1, L_0x55d0c5f051a0, L_0x55d0c5f052d0, C4<1>, C4<1>;
L_0x55d0c5f04e10 .functor AND 1, L_0x55d0c5f051a0, L_0x55d0c5f05400, C4<1>, C4<1>;
L_0x55d0c5f04ed0 .functor AND 1, L_0x55d0c5f052d0, L_0x55d0c5f05400, C4<1>, C4<1>;
L_0x55d0c5f04f40 .functor OR 1, L_0x55d0c5f04d00, L_0x55d0c5f04e10, C4<0>, C4<0>;
L_0x55d0c5f05090 .functor OR 1, L_0x55d0c5f04ed0, L_0x55d0c5f04f40, C4<0>, C4<0>;
v0x55d0c5ac4800_0 .net "a", 0 0, L_0x55d0c5f051a0;  1 drivers
v0x55d0c5ac48e0_0 .net "b", 0 0, L_0x55d0c5f052d0;  1 drivers
v0x55d0c5ac49a0_0 .net "ca", 0 0, L_0x55d0c5f05090;  1 drivers
v0x55d0c5ac4a70_0 .net "cin", 0 0, L_0x55d0c5f05400;  1 drivers
v0x55d0c5ac4b30_0 .net "sum", 0 0, L_0x55d0c5f04c40;  1 drivers
v0x55d0c5ac4c40_0 .net "w1", 0 0, L_0x55d0c5f047e0;  1 drivers
v0x55d0c5ac4d00_0 .net "w2", 0 0, L_0x55d0c5f04d00;  1 drivers
v0x55d0c5ac4dc0_0 .net "w3", 0 0, L_0x55d0c5f04e10;  1 drivers
v0x55d0c5ac4e80_0 .net "w4", 0 0, L_0x55d0c5f04ed0;  1 drivers
v0x55d0c5ac4fd0_0 .net "w5", 0 0, L_0x55d0c5f04f40;  1 drivers
S_0x55d0c5ac5130 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ac4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f05530 .functor XOR 1, L_0x55d0c5f05a10, L_0x55d0c5f05b40, C4<0>, C4<0>;
L_0x55d0c5f055a0 .functor XOR 1, L_0x55d0c5f05530, L_0x55d0c5f05c70, C4<0>, C4<0>;
L_0x55d0c5f05610 .functor AND 1, L_0x55d0c5f05a10, L_0x55d0c5f05b40, C4<1>, C4<1>;
L_0x55d0c5f05680 .functor AND 1, L_0x55d0c5f05a10, L_0x55d0c5f05c70, C4<1>, C4<1>;
L_0x55d0c5f05740 .functor AND 1, L_0x55d0c5f05b40, L_0x55d0c5f05c70, C4<1>, C4<1>;
L_0x55d0c5f057b0 .functor OR 1, L_0x55d0c5f05610, L_0x55d0c5f05680, C4<0>, C4<0>;
L_0x55d0c5f05900 .functor OR 1, L_0x55d0c5f05740, L_0x55d0c5f057b0, C4<0>, C4<0>;
v0x55d0c5ac5350_0 .net "a", 0 0, L_0x55d0c5f05a10;  1 drivers
v0x55d0c5ac5410_0 .net "b", 0 0, L_0x55d0c5f05b40;  1 drivers
v0x55d0c5ac54d0_0 .net "ca", 0 0, L_0x55d0c5f05900;  1 drivers
v0x55d0c5ac55a0_0 .net "cin", 0 0, L_0x55d0c5f05c70;  1 drivers
v0x55d0c5ac5660_0 .net "sum", 0 0, L_0x55d0c5f055a0;  1 drivers
v0x55d0c5ac5770_0 .net "w1", 0 0, L_0x55d0c5f05530;  1 drivers
v0x55d0c5ac5830_0 .net "w2", 0 0, L_0x55d0c5f05610;  1 drivers
v0x55d0c5ac58f0_0 .net "w3", 0 0, L_0x55d0c5f05680;  1 drivers
v0x55d0c5ac59b0_0 .net "w4", 0 0, L_0x55d0c5f05740;  1 drivers
v0x55d0c5ac5b00_0 .net "w5", 0 0, L_0x55d0c5f057b0;  1 drivers
S_0x55d0c5ac5c60 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ac4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f05de0 .functor XOR 1, L_0x55d0c5f063b0, L_0x55d0c5f064e0, C4<0>, C4<0>;
L_0x55d0c5f05e50 .functor XOR 1, L_0x55d0c5f05de0, L_0x55d0c5f06660, C4<0>, C4<0>;
L_0x55d0c5f05f10 .functor AND 1, L_0x55d0c5f063b0, L_0x55d0c5f064e0, C4<1>, C4<1>;
L_0x55d0c5f06020 .functor AND 1, L_0x55d0c5f063b0, L_0x55d0c5f06660, C4<1>, C4<1>;
L_0x55d0c5f060e0 .functor AND 1, L_0x55d0c5f064e0, L_0x55d0c5f06660, C4<1>, C4<1>;
L_0x55d0c5f06150 .functor OR 1, L_0x55d0c5f05f10, L_0x55d0c5f06020, C4<0>, C4<0>;
L_0x55d0c5f062a0 .functor OR 1, L_0x55d0c5f060e0, L_0x55d0c5f06150, C4<0>, C4<0>;
v0x55d0c5ac5e90_0 .net "a", 0 0, L_0x55d0c5f063b0;  1 drivers
v0x55d0c5ac5f50_0 .net "b", 0 0, L_0x55d0c5f064e0;  1 drivers
v0x55d0c5ac6010_0 .net "ca", 0 0, L_0x55d0c5f062a0;  1 drivers
v0x55d0c5ac60e0_0 .net "cin", 0 0, L_0x55d0c5f06660;  1 drivers
v0x55d0c5ac61a0_0 .net "sum", 0 0, L_0x55d0c5f05e50;  1 drivers
v0x55d0c5ac62b0_0 .net "w1", 0 0, L_0x55d0c5f05de0;  1 drivers
v0x55d0c5ac6370_0 .net "w2", 0 0, L_0x55d0c5f05f10;  1 drivers
v0x55d0c5ac6430_0 .net "w3", 0 0, L_0x55d0c5f06020;  1 drivers
v0x55d0c5ac64f0_0 .net "w4", 0 0, L_0x55d0c5f060e0;  1 drivers
v0x55d0c5ac6640_0 .net "w5", 0 0, L_0x55d0c5f06150;  1 drivers
S_0x55d0c5ac67a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ac4310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f06790 .functor XOR 1, L_0x55d0c5f06c30, L_0x55d0c5f06df0, C4<0>, C4<0>;
L_0x55d0c5f06800 .functor XOR 1, L_0x55d0c5f06790, L_0x55d0c5f06fb0, C4<0>, C4<0>;
L_0x55d0c5f06870 .functor AND 1, L_0x55d0c5f06c30, L_0x55d0c5f06df0, C4<1>, C4<1>;
L_0x55d0c5f068e0 .functor AND 1, L_0x55d0c5f06c30, L_0x55d0c5f06fb0, C4<1>, C4<1>;
L_0x55d0c5f069a0 .functor AND 1, L_0x55d0c5f06df0, L_0x55d0c5f06fb0, C4<1>, C4<1>;
L_0x55d0c5f06a10 .functor OR 1, L_0x55d0c5f06870, L_0x55d0c5f068e0, C4<0>, C4<0>;
L_0x55d0c5f06b20 .functor OR 1, L_0x55d0c5f069a0, L_0x55d0c5f06a10, C4<0>, C4<0>;
v0x55d0c5ac69a0_0 .net "a", 0 0, L_0x55d0c5f06c30;  1 drivers
v0x55d0c5ac6a80_0 .net "b", 0 0, L_0x55d0c5f06df0;  1 drivers
v0x55d0c5ac6b40_0 .net "ca", 0 0, L_0x55d0c5f06b20;  1 drivers
v0x55d0c5ac6c10_0 .net "cin", 0 0, L_0x55d0c5f06fb0;  1 drivers
v0x55d0c5ac6cd0_0 .net "sum", 0 0, L_0x55d0c5f06800;  1 drivers
v0x55d0c5ac6de0_0 .net "w1", 0 0, L_0x55d0c5f06790;  1 drivers
v0x55d0c5ac6ea0_0 .net "w2", 0 0, L_0x55d0c5f06870;  1 drivers
v0x55d0c5ac6f60_0 .net "w3", 0 0, L_0x55d0c5f068e0;  1 drivers
v0x55d0c5ac7020_0 .net "w4", 0 0, L_0x55d0c5f069a0;  1 drivers
v0x55d0c5ac7170_0 .net "w5", 0 0, L_0x55d0c5f06a10;  1 drivers
S_0x55d0c5ac9340 .scope module, "a_8" "SixtyfourBA" 3 43, 5 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395bba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5b25100_0 .net/2u *"_s2", 0 0, L_0x7f868395bba0;  1 drivers
L_0x7f868395bbe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5b25200_0 .net/2u *"_s6", 0 0, L_0x7f868395bbe8;  1 drivers
v0x55d0c5b252e0_0 .net "a", 64 0, L_0x55d0c5f37820;  1 drivers
v0x55d0c5b253a0_0 .net "b", 64 0, L_0x55d0c5f091c0;  1 drivers
v0x55d0c5b25480_0 .net "ca", 64 0, L_0x55d0c5f37640;  1 drivers
v0x55d0c5b255b0_0 .net "cin", 64 0, L_0x55d0c5f37970;  1 drivers
v0x55d0c5b25690_0 .net "sum", 64 0, L_0x55d0c5f374b0;  1 drivers
L_0x55d0c5f1fff0 .part L_0x55d0c5f37820, 0, 32;
L_0x55d0c5f20090 .part L_0x55d0c5f091c0, 0, 32;
L_0x55d0c5f20130 .part L_0x55d0c5f37970, 0, 32;
L_0x55d0c5f371e0 .part L_0x55d0c5f37820, 32, 32;
L_0x55d0c5f372d0 .part L_0x55d0c5f091c0, 32, 32;
L_0x55d0c5f373c0 .part L_0x55d0c5f37970, 32, 32;
L_0x55d0c5f374b0 .concat8 [ 32 32 1 0], L_0x55d0c5f1fd20, L_0x55d0c5f36f10, L_0x7f868395bbe8;
L_0x55d0c5f37640 .concat8 [ 1 32 32 0], L_0x7f868395bba0, L_0x55d0c5f1fe60, L_0x55d0c5f37050;
S_0x55d0c5ac9590 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c5ac9340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5ae6e20_0 .net "a", 31 0, L_0x55d0c5f1fff0;  1 drivers
v0x55d0c5ae6f20_0 .net "b", 31 0, L_0x55d0c5f20090;  1 drivers
v0x55d0c5ae7000_0 .net "ca", 31 0, L_0x55d0c5f1fe60;  1 drivers
v0x55d0c5ae70c0_0 .net "cin", 31 0, L_0x55d0c5f20130;  1 drivers
v0x55d0c5ae71a0_0 .net "sum", 31 0, L_0x55d0c5f1fd20;  1 drivers
L_0x55d0c5f14730 .part L_0x55d0c5f1fff0, 0, 16;
L_0x55d0c5f147d0 .part L_0x55d0c5f20090, 0, 16;
L_0x55d0c5f14870 .part L_0x55d0c5f20130, 0, 16;
L_0x55d0c5f1fa50 .part L_0x55d0c5f1fff0, 16, 16;
L_0x55d0c5f1fb40 .part L_0x55d0c5f20090, 16, 16;
L_0x55d0c5f1fc30 .part L_0x55d0c5f20130, 16, 16;
L_0x55d0c5f1fd20 .concat8 [ 16 16 0 0], L_0x55d0c5f14460, L_0x55d0c5f1f780;
L_0x55d0c5f1fe60 .concat8 [ 16 16 0 0], L_0x55d0c5f145a0, L_0x55d0c5f1f8c0;
S_0x55d0c5ac9830 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5ac9590;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5ad7e00_0 .net "a", 15 0, L_0x55d0c5f14730;  1 drivers
v0x55d0c5ad7f00_0 .net "b", 15 0, L_0x55d0c5f147d0;  1 drivers
v0x55d0c5ad7fe0_0 .net "ca", 15 0, L_0x55d0c5f145a0;  1 drivers
v0x55d0c5ad80a0_0 .net "cin", 15 0, L_0x55d0c5f14870;  1 drivers
v0x55d0c5ad8180_0 .net "sum", 15 0, L_0x55d0c5f14460;  1 drivers
L_0x55d0c5f0e9c0 .part L_0x55d0c5f14730, 0, 8;
L_0x55d0c5f0ea60 .part L_0x55d0c5f147d0, 0, 8;
L_0x55d0c5f0eb00 .part L_0x55d0c5f14870, 0, 8;
L_0x55d0c5f14190 .part L_0x55d0c5f14730, 8, 8;
L_0x55d0c5f14280 .part L_0x55d0c5f147d0, 8, 8;
L_0x55d0c5f14370 .part L_0x55d0c5f14870, 8, 8;
L_0x55d0c5f14460 .concat8 [ 8 8 0 0], L_0x55d0c5f0e6f0, L_0x55d0c5f13ec0;
L_0x55d0c5f145a0 .concat8 [ 8 8 0 0], L_0x55d0c5f0e830, L_0x55d0c5f14000;
S_0x55d0c5ac9ad0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5ac9830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5ad0740_0 .net "a", 7 0, L_0x55d0c5f0e9c0;  1 drivers
v0x55d0c5ad0840_0 .net "b", 7 0, L_0x55d0c5f0ea60;  1 drivers
v0x55d0c5ad0920_0 .net "ca", 7 0, L_0x55d0c5f0e830;  1 drivers
v0x55d0c5ad09e0_0 .net "cin", 7 0, L_0x55d0c5f0eb00;  1 drivers
v0x55d0c5ad0ac0_0 .net "sum", 7 0, L_0x55d0c5f0e6f0;  1 drivers
L_0x55d0c5f0ba50 .part L_0x55d0c5f0e9c0, 0, 4;
L_0x55d0c5f0baf0 .part L_0x55d0c5f0ea60, 0, 4;
L_0x55d0c5f0bb90 .part L_0x55d0c5f0eb00, 0, 4;
L_0x55d0c5f0e3e0 .part L_0x55d0c5f0e9c0, 4, 4;
L_0x55d0c5f0e4d0 .part L_0x55d0c5f0ea60, 4, 4;
L_0x55d0c5f0e5c0 .part L_0x55d0c5f0eb00, 4, 4;
L_0x55d0c5f0e6f0 .concat8 [ 4 4 0 0], L_0x55d0c5f0b840, L_0x55d0c5f0e1d0;
L_0x55d0c5f0e830 .concat8 [ 4 4 0 0], L_0x55d0c5f0b8e0, L_0x55d0c5f0e270;
S_0x55d0c5ac9d70 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5ac9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5accd80_0 .net "a", 3 0, L_0x55d0c5f0ba50;  1 drivers
v0x55d0c5acce80_0 .net "b", 3 0, L_0x55d0c5f0baf0;  1 drivers
v0x55d0c5accf60_0 .net "ca", 3 0, L_0x55d0c5f0b8e0;  1 drivers
v0x55d0c5acd020_0 .net "cin", 3 0, L_0x55d0c5f0bb90;  1 drivers
v0x55d0c5acd100_0 .net "sum", 3 0, L_0x55d0c5f0b840;  1 drivers
L_0x55d0c5f09870 .part L_0x55d0c5f0ba50, 0, 1;
L_0x55d0c5f09910 .part L_0x55d0c5f0baf0, 0, 1;
L_0x55d0c5f09a40 .part L_0x55d0c5f0bb90, 0, 1;
L_0x55d0c5f0a010 .part L_0x55d0c5f0ba50, 1, 1;
L_0x55d0c5f0a140 .part L_0x55d0c5f0baf0, 1, 1;
L_0x55d0c5f0a270 .part L_0x55d0c5f0bb90, 1, 1;
L_0x55d0c5f0a9b0 .part L_0x55d0c5f0ba50, 2, 1;
L_0x55d0c5f0aae0 .part L_0x55d0c5f0baf0, 2, 1;
L_0x55d0c5f0ac60 .part L_0x55d0c5f0bb90, 2, 1;
L_0x55d0c5f0b230 .part L_0x55d0c5f0ba50, 3, 1;
L_0x55d0c5f0b450 .part L_0x55d0c5f0baf0, 3, 1;
L_0x55d0c5f0b610 .part L_0x55d0c5f0bb90, 3, 1;
L_0x55d0c5f0b840 .concat8 [ 1 1 1 1], L_0x55d0c5f09350, L_0x55d0c5f09be0, L_0x55d0c5f0a450, L_0x55d0c5f0ae00;
L_0x55d0c5f0b8e0 .concat8 [ 1 1 1 1], L_0x55d0c5f09760, L_0x55d0c5f09f00, L_0x55d0c5f0a8a0, L_0x55d0c5f0b120;
S_0x55d0c5aca010 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ac9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f07170 .functor XOR 1, L_0x55d0c5f09870, L_0x55d0c5f09910, C4<0>, C4<0>;
L_0x55d0c5f09350 .functor XOR 1, L_0x55d0c5f07170, L_0x55d0c5f09a40, C4<0>, C4<0>;
L_0x55d0c5f09410 .functor AND 1, L_0x55d0c5f09870, L_0x55d0c5f09910, C4<1>, C4<1>;
L_0x55d0c5f09520 .functor AND 1, L_0x55d0c5f09870, L_0x55d0c5f09a40, C4<1>, C4<1>;
L_0x55d0c5f095e0 .functor AND 1, L_0x55d0c5f09910, L_0x55d0c5f09a40, C4<1>, C4<1>;
L_0x55d0c5f09650 .functor OR 1, L_0x55d0c5f09410, L_0x55d0c5f09520, C4<0>, C4<0>;
L_0x55d0c5f09760 .functor OR 1, L_0x55d0c5f095e0, L_0x55d0c5f09650, C4<0>, C4<0>;
v0x55d0c5aca2b0_0 .net "a", 0 0, L_0x55d0c5f09870;  1 drivers
v0x55d0c5aca390_0 .net "b", 0 0, L_0x55d0c5f09910;  1 drivers
v0x55d0c5aca450_0 .net "ca", 0 0, L_0x55d0c5f09760;  1 drivers
v0x55d0c5aca520_0 .net "cin", 0 0, L_0x55d0c5f09a40;  1 drivers
v0x55d0c5aca5e0_0 .net "sum", 0 0, L_0x55d0c5f09350;  1 drivers
v0x55d0c5aca6f0_0 .net "w1", 0 0, L_0x55d0c5f07170;  1 drivers
v0x55d0c5aca7b0_0 .net "w2", 0 0, L_0x55d0c5f09410;  1 drivers
v0x55d0c5aca870_0 .net "w3", 0 0, L_0x55d0c5f09520;  1 drivers
v0x55d0c5aca930_0 .net "w4", 0 0, L_0x55d0c5f095e0;  1 drivers
v0x55d0c5acaa80_0 .net "w5", 0 0, L_0x55d0c5f09650;  1 drivers
S_0x55d0c5acabe0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ac9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f09b70 .functor XOR 1, L_0x55d0c5f0a010, L_0x55d0c5f0a140, C4<0>, C4<0>;
L_0x55d0c5f09be0 .functor XOR 1, L_0x55d0c5f09b70, L_0x55d0c5f0a270, C4<0>, C4<0>;
L_0x55d0c5f09c50 .functor AND 1, L_0x55d0c5f0a010, L_0x55d0c5f0a140, C4<1>, C4<1>;
L_0x55d0c5f09cc0 .functor AND 1, L_0x55d0c5f0a010, L_0x55d0c5f0a270, C4<1>, C4<1>;
L_0x55d0c5f09d80 .functor AND 1, L_0x55d0c5f0a140, L_0x55d0c5f0a270, C4<1>, C4<1>;
L_0x55d0c5f09df0 .functor OR 1, L_0x55d0c5f09c50, L_0x55d0c5f09cc0, C4<0>, C4<0>;
L_0x55d0c5f09f00 .functor OR 1, L_0x55d0c5f09d80, L_0x55d0c5f09df0, C4<0>, C4<0>;
v0x55d0c5acae00_0 .net "a", 0 0, L_0x55d0c5f0a010;  1 drivers
v0x55d0c5acaec0_0 .net "b", 0 0, L_0x55d0c5f0a140;  1 drivers
v0x55d0c5acaf80_0 .net "ca", 0 0, L_0x55d0c5f09f00;  1 drivers
v0x55d0c5acb050_0 .net "cin", 0 0, L_0x55d0c5f0a270;  1 drivers
v0x55d0c5acb110_0 .net "sum", 0 0, L_0x55d0c5f09be0;  1 drivers
v0x55d0c5acb220_0 .net "w1", 0 0, L_0x55d0c5f09b70;  1 drivers
v0x55d0c5acb2e0_0 .net "w2", 0 0, L_0x55d0c5f09c50;  1 drivers
v0x55d0c5acb3a0_0 .net "w3", 0 0, L_0x55d0c5f09cc0;  1 drivers
v0x55d0c5acb460_0 .net "w4", 0 0, L_0x55d0c5f09d80;  1 drivers
v0x55d0c5acb5b0_0 .net "w5", 0 0, L_0x55d0c5f09df0;  1 drivers
S_0x55d0c5acb710 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ac9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f0a3e0 .functor XOR 1, L_0x55d0c5f0a9b0, L_0x55d0c5f0aae0, C4<0>, C4<0>;
L_0x55d0c5f0a450 .functor XOR 1, L_0x55d0c5f0a3e0, L_0x55d0c5f0ac60, C4<0>, C4<0>;
L_0x55d0c5f0a510 .functor AND 1, L_0x55d0c5f0a9b0, L_0x55d0c5f0aae0, C4<1>, C4<1>;
L_0x55d0c5f0a620 .functor AND 1, L_0x55d0c5f0a9b0, L_0x55d0c5f0ac60, C4<1>, C4<1>;
L_0x55d0c5f0a6e0 .functor AND 1, L_0x55d0c5f0aae0, L_0x55d0c5f0ac60, C4<1>, C4<1>;
L_0x55d0c5f0a750 .functor OR 1, L_0x55d0c5f0a510, L_0x55d0c5f0a620, C4<0>, C4<0>;
L_0x55d0c5f0a8a0 .functor OR 1, L_0x55d0c5f0a6e0, L_0x55d0c5f0a750, C4<0>, C4<0>;
v0x55d0c5acb940_0 .net "a", 0 0, L_0x55d0c5f0a9b0;  1 drivers
v0x55d0c5acba00_0 .net "b", 0 0, L_0x55d0c5f0aae0;  1 drivers
v0x55d0c5acbac0_0 .net "ca", 0 0, L_0x55d0c5f0a8a0;  1 drivers
v0x55d0c5acbb90_0 .net "cin", 0 0, L_0x55d0c5f0ac60;  1 drivers
v0x55d0c5acbc50_0 .net "sum", 0 0, L_0x55d0c5f0a450;  1 drivers
v0x55d0c5acbd60_0 .net "w1", 0 0, L_0x55d0c5f0a3e0;  1 drivers
v0x55d0c5acbe20_0 .net "w2", 0 0, L_0x55d0c5f0a510;  1 drivers
v0x55d0c5acbee0_0 .net "w3", 0 0, L_0x55d0c5f0a620;  1 drivers
v0x55d0c5acbfa0_0 .net "w4", 0 0, L_0x55d0c5f0a6e0;  1 drivers
v0x55d0c5acc0f0_0 .net "w5", 0 0, L_0x55d0c5f0a750;  1 drivers
S_0x55d0c5acc250 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ac9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f0ad90 .functor XOR 1, L_0x55d0c5f0b230, L_0x55d0c5f0b450, C4<0>, C4<0>;
L_0x55d0c5f0ae00 .functor XOR 1, L_0x55d0c5f0ad90, L_0x55d0c5f0b610, C4<0>, C4<0>;
L_0x55d0c5f0ae70 .functor AND 1, L_0x55d0c5f0b230, L_0x55d0c5f0b450, C4<1>, C4<1>;
L_0x55d0c5f0aee0 .functor AND 1, L_0x55d0c5f0b230, L_0x55d0c5f0b610, C4<1>, C4<1>;
L_0x55d0c5f0afa0 .functor AND 1, L_0x55d0c5f0b450, L_0x55d0c5f0b610, C4<1>, C4<1>;
L_0x55d0c5f0b010 .functor OR 1, L_0x55d0c5f0ae70, L_0x55d0c5f0aee0, C4<0>, C4<0>;
L_0x55d0c5f0b120 .functor OR 1, L_0x55d0c5f0afa0, L_0x55d0c5f0b010, C4<0>, C4<0>;
v0x55d0c5acc450_0 .net "a", 0 0, L_0x55d0c5f0b230;  1 drivers
v0x55d0c5acc530_0 .net "b", 0 0, L_0x55d0c5f0b450;  1 drivers
v0x55d0c5acc5f0_0 .net "ca", 0 0, L_0x55d0c5f0b120;  1 drivers
v0x55d0c5acc6c0_0 .net "cin", 0 0, L_0x55d0c5f0b610;  1 drivers
v0x55d0c5acc780_0 .net "sum", 0 0, L_0x55d0c5f0ae00;  1 drivers
v0x55d0c5acc890_0 .net "w1", 0 0, L_0x55d0c5f0ad90;  1 drivers
v0x55d0c5acc950_0 .net "w2", 0 0, L_0x55d0c5f0ae70;  1 drivers
v0x55d0c5acca10_0 .net "w3", 0 0, L_0x55d0c5f0aee0;  1 drivers
v0x55d0c5accad0_0 .net "w4", 0 0, L_0x55d0c5f0afa0;  1 drivers
v0x55d0c5accc20_0 .net "w5", 0 0, L_0x55d0c5f0b010;  1 drivers
S_0x55d0c5acd280 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5ac9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ad0240_0 .net "a", 3 0, L_0x55d0c5f0e3e0;  1 drivers
v0x55d0c5ad0340_0 .net "b", 3 0, L_0x55d0c5f0e4d0;  1 drivers
v0x55d0c5ad0420_0 .net "ca", 3 0, L_0x55d0c5f0e270;  1 drivers
v0x55d0c5ad04e0_0 .net "cin", 3 0, L_0x55d0c5f0e5c0;  1 drivers
v0x55d0c5ad05c0_0 .net "sum", 3 0, L_0x55d0c5f0e1d0;  1 drivers
L_0x55d0c5f0c190 .part L_0x55d0c5f0e3e0, 0, 1;
L_0x55d0c5f0c2c0 .part L_0x55d0c5f0e4d0, 0, 1;
L_0x55d0c5f0c3f0 .part L_0x55d0c5f0e5c0, 0, 1;
L_0x55d0c5f0ca00 .part L_0x55d0c5f0e3e0, 1, 1;
L_0x55d0c5f0cb30 .part L_0x55d0c5f0e4d0, 1, 1;
L_0x55d0c5f0cc60 .part L_0x55d0c5f0e5c0, 1, 1;
L_0x55d0c5f0d3a0 .part L_0x55d0c5f0e3e0, 2, 1;
L_0x55d0c5f0d4d0 .part L_0x55d0c5f0e4d0, 2, 1;
L_0x55d0c5f0d650 .part L_0x55d0c5f0e5c0, 2, 1;
L_0x55d0c5f0dc20 .part L_0x55d0c5f0e3e0, 3, 1;
L_0x55d0c5f0dde0 .part L_0x55d0c5f0e4d0, 3, 1;
L_0x55d0c5f0dfa0 .part L_0x55d0c5f0e5c0, 3, 1;
L_0x55d0c5f0e1d0 .concat8 [ 1 1 1 1], L_0x55d0c5f0bc30, L_0x55d0c5f0c590, L_0x55d0c5f0ce40, L_0x55d0c5f0d7f0;
L_0x55d0c5f0e270 .concat8 [ 1 1 1 1], L_0x55d0c5f0c080, L_0x55d0c5f0c8f0, L_0x55d0c5f0d290, L_0x55d0c5f0db10;
S_0x55d0c5acd4f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5acd280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f0b7d0 .functor XOR 1, L_0x55d0c5f0c190, L_0x55d0c5f0c2c0, C4<0>, C4<0>;
L_0x55d0c5f0bc30 .functor XOR 1, L_0x55d0c5f0b7d0, L_0x55d0c5f0c3f0, C4<0>, C4<0>;
L_0x55d0c5f0bcf0 .functor AND 1, L_0x55d0c5f0c190, L_0x55d0c5f0c2c0, C4<1>, C4<1>;
L_0x55d0c5f0be00 .functor AND 1, L_0x55d0c5f0c190, L_0x55d0c5f0c3f0, C4<1>, C4<1>;
L_0x55d0c5f0bec0 .functor AND 1, L_0x55d0c5f0c2c0, L_0x55d0c5f0c3f0, C4<1>, C4<1>;
L_0x55d0c5f0bf30 .functor OR 1, L_0x55d0c5f0bcf0, L_0x55d0c5f0be00, C4<0>, C4<0>;
L_0x55d0c5f0c080 .functor OR 1, L_0x55d0c5f0bec0, L_0x55d0c5f0bf30, C4<0>, C4<0>;
v0x55d0c5acd770_0 .net "a", 0 0, L_0x55d0c5f0c190;  1 drivers
v0x55d0c5acd850_0 .net "b", 0 0, L_0x55d0c5f0c2c0;  1 drivers
v0x55d0c5acd910_0 .net "ca", 0 0, L_0x55d0c5f0c080;  1 drivers
v0x55d0c5acd9e0_0 .net "cin", 0 0, L_0x55d0c5f0c3f0;  1 drivers
v0x55d0c5acdaa0_0 .net "sum", 0 0, L_0x55d0c5f0bc30;  1 drivers
v0x55d0c5acdbb0_0 .net "w1", 0 0, L_0x55d0c5f0b7d0;  1 drivers
v0x55d0c5acdc70_0 .net "w2", 0 0, L_0x55d0c5f0bcf0;  1 drivers
v0x55d0c5acdd30_0 .net "w3", 0 0, L_0x55d0c5f0be00;  1 drivers
v0x55d0c5acddf0_0 .net "w4", 0 0, L_0x55d0c5f0bec0;  1 drivers
v0x55d0c5acdf40_0 .net "w5", 0 0, L_0x55d0c5f0bf30;  1 drivers
S_0x55d0c5ace0a0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5acd280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f0c520 .functor XOR 1, L_0x55d0c5f0ca00, L_0x55d0c5f0cb30, C4<0>, C4<0>;
L_0x55d0c5f0c590 .functor XOR 1, L_0x55d0c5f0c520, L_0x55d0c5f0cc60, C4<0>, C4<0>;
L_0x55d0c5f0c600 .functor AND 1, L_0x55d0c5f0ca00, L_0x55d0c5f0cb30, C4<1>, C4<1>;
L_0x55d0c5f0c670 .functor AND 1, L_0x55d0c5f0ca00, L_0x55d0c5f0cc60, C4<1>, C4<1>;
L_0x55d0c5f0c730 .functor AND 1, L_0x55d0c5f0cb30, L_0x55d0c5f0cc60, C4<1>, C4<1>;
L_0x55d0c5f0c7a0 .functor OR 1, L_0x55d0c5f0c600, L_0x55d0c5f0c670, C4<0>, C4<0>;
L_0x55d0c5f0c8f0 .functor OR 1, L_0x55d0c5f0c730, L_0x55d0c5f0c7a0, C4<0>, C4<0>;
v0x55d0c5ace2c0_0 .net "a", 0 0, L_0x55d0c5f0ca00;  1 drivers
v0x55d0c5ace380_0 .net "b", 0 0, L_0x55d0c5f0cb30;  1 drivers
v0x55d0c5ace440_0 .net "ca", 0 0, L_0x55d0c5f0c8f0;  1 drivers
v0x55d0c5ace510_0 .net "cin", 0 0, L_0x55d0c5f0cc60;  1 drivers
v0x55d0c5ace5d0_0 .net "sum", 0 0, L_0x55d0c5f0c590;  1 drivers
v0x55d0c5ace6e0_0 .net "w1", 0 0, L_0x55d0c5f0c520;  1 drivers
v0x55d0c5ace7a0_0 .net "w2", 0 0, L_0x55d0c5f0c600;  1 drivers
v0x55d0c5ace860_0 .net "w3", 0 0, L_0x55d0c5f0c670;  1 drivers
v0x55d0c5ace920_0 .net "w4", 0 0, L_0x55d0c5f0c730;  1 drivers
v0x55d0c5acea70_0 .net "w5", 0 0, L_0x55d0c5f0c7a0;  1 drivers
S_0x55d0c5acebd0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5acd280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f0cdd0 .functor XOR 1, L_0x55d0c5f0d3a0, L_0x55d0c5f0d4d0, C4<0>, C4<0>;
L_0x55d0c5f0ce40 .functor XOR 1, L_0x55d0c5f0cdd0, L_0x55d0c5f0d650, C4<0>, C4<0>;
L_0x55d0c5f0cf00 .functor AND 1, L_0x55d0c5f0d3a0, L_0x55d0c5f0d4d0, C4<1>, C4<1>;
L_0x55d0c5f0d010 .functor AND 1, L_0x55d0c5f0d3a0, L_0x55d0c5f0d650, C4<1>, C4<1>;
L_0x55d0c5f0d0d0 .functor AND 1, L_0x55d0c5f0d4d0, L_0x55d0c5f0d650, C4<1>, C4<1>;
L_0x55d0c5f0d140 .functor OR 1, L_0x55d0c5f0cf00, L_0x55d0c5f0d010, C4<0>, C4<0>;
L_0x55d0c5f0d290 .functor OR 1, L_0x55d0c5f0d0d0, L_0x55d0c5f0d140, C4<0>, C4<0>;
v0x55d0c5acee00_0 .net "a", 0 0, L_0x55d0c5f0d3a0;  1 drivers
v0x55d0c5aceec0_0 .net "b", 0 0, L_0x55d0c5f0d4d0;  1 drivers
v0x55d0c5acef80_0 .net "ca", 0 0, L_0x55d0c5f0d290;  1 drivers
v0x55d0c5acf050_0 .net "cin", 0 0, L_0x55d0c5f0d650;  1 drivers
v0x55d0c5acf110_0 .net "sum", 0 0, L_0x55d0c5f0ce40;  1 drivers
v0x55d0c5acf220_0 .net "w1", 0 0, L_0x55d0c5f0cdd0;  1 drivers
v0x55d0c5acf2e0_0 .net "w2", 0 0, L_0x55d0c5f0cf00;  1 drivers
v0x55d0c5acf3a0_0 .net "w3", 0 0, L_0x55d0c5f0d010;  1 drivers
v0x55d0c5acf460_0 .net "w4", 0 0, L_0x55d0c5f0d0d0;  1 drivers
v0x55d0c5acf5b0_0 .net "w5", 0 0, L_0x55d0c5f0d140;  1 drivers
S_0x55d0c5acf710 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5acd280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f0d780 .functor XOR 1, L_0x55d0c5f0dc20, L_0x55d0c5f0dde0, C4<0>, C4<0>;
L_0x55d0c5f0d7f0 .functor XOR 1, L_0x55d0c5f0d780, L_0x55d0c5f0dfa0, C4<0>, C4<0>;
L_0x55d0c5f0d860 .functor AND 1, L_0x55d0c5f0dc20, L_0x55d0c5f0dde0, C4<1>, C4<1>;
L_0x55d0c5f0d8d0 .functor AND 1, L_0x55d0c5f0dc20, L_0x55d0c5f0dfa0, C4<1>, C4<1>;
L_0x55d0c5f0d990 .functor AND 1, L_0x55d0c5f0dde0, L_0x55d0c5f0dfa0, C4<1>, C4<1>;
L_0x55d0c5f0da00 .functor OR 1, L_0x55d0c5f0d860, L_0x55d0c5f0d8d0, C4<0>, C4<0>;
L_0x55d0c5f0db10 .functor OR 1, L_0x55d0c5f0d990, L_0x55d0c5f0da00, C4<0>, C4<0>;
v0x55d0c5acf910_0 .net "a", 0 0, L_0x55d0c5f0dc20;  1 drivers
v0x55d0c5acf9f0_0 .net "b", 0 0, L_0x55d0c5f0dde0;  1 drivers
v0x55d0c5acfab0_0 .net "ca", 0 0, L_0x55d0c5f0db10;  1 drivers
v0x55d0c5acfb80_0 .net "cin", 0 0, L_0x55d0c5f0dfa0;  1 drivers
v0x55d0c5acfc40_0 .net "sum", 0 0, L_0x55d0c5f0d7f0;  1 drivers
v0x55d0c5acfd50_0 .net "w1", 0 0, L_0x55d0c5f0d780;  1 drivers
v0x55d0c5acfe10_0 .net "w2", 0 0, L_0x55d0c5f0d860;  1 drivers
v0x55d0c5acfed0_0 .net "w3", 0 0, L_0x55d0c5f0d8d0;  1 drivers
v0x55d0c5acff90_0 .net "w4", 0 0, L_0x55d0c5f0d990;  1 drivers
v0x55d0c5ad00e0_0 .net "w5", 0 0, L_0x55d0c5f0da00;  1 drivers
S_0x55d0c5ad0c90 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5ac9830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5ad78b0_0 .net "a", 7 0, L_0x55d0c5f14190;  1 drivers
v0x55d0c5ad79b0_0 .net "b", 7 0, L_0x55d0c5f14280;  1 drivers
v0x55d0c5ad7a90_0 .net "ca", 7 0, L_0x55d0c5f14000;  1 drivers
v0x55d0c5ad7b50_0 .net "cin", 7 0, L_0x55d0c5f14370;  1 drivers
v0x55d0c5ad7c30_0 .net "sum", 7 0, L_0x55d0c5f13ec0;  1 drivers
L_0x55d0c5f11310 .part L_0x55d0c5f14190, 0, 4;
L_0x55d0c5f113b0 .part L_0x55d0c5f14280, 0, 4;
L_0x55d0c5f11450 .part L_0x55d0c5f14370, 0, 4;
L_0x55d0c5f13bf0 .part L_0x55d0c5f14190, 4, 4;
L_0x55d0c5f13ce0 .part L_0x55d0c5f14280, 4, 4;
L_0x55d0c5f13dd0 .part L_0x55d0c5f14370, 4, 4;
L_0x55d0c5f13ec0 .concat8 [ 4 4 0 0], L_0x55d0c5f11100, L_0x55d0c5f139e0;
L_0x55d0c5f14000 .concat8 [ 4 4 0 0], L_0x55d0c5f111a0, L_0x55d0c5f13a80;
S_0x55d0c5ad0f00 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5ad0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ad3ef0_0 .net "a", 3 0, L_0x55d0c5f11310;  1 drivers
v0x55d0c5ad3ff0_0 .net "b", 3 0, L_0x55d0c5f113b0;  1 drivers
v0x55d0c5ad40d0_0 .net "ca", 3 0, L_0x55d0c5f111a0;  1 drivers
v0x55d0c5ad4190_0 .net "cin", 3 0, L_0x55d0c5f11450;  1 drivers
v0x55d0c5ad4270_0 .net "sum", 3 0, L_0x55d0c5f11100;  1 drivers
L_0x55d0c5f0f0c0 .part L_0x55d0c5f11310, 0, 1;
L_0x55d0c5f0f1f0 .part L_0x55d0c5f113b0, 0, 1;
L_0x55d0c5f0f320 .part L_0x55d0c5f11450, 0, 1;
L_0x55d0c5f0f930 .part L_0x55d0c5f11310, 1, 1;
L_0x55d0c5f0fa60 .part L_0x55d0c5f113b0, 1, 1;
L_0x55d0c5f0fb90 .part L_0x55d0c5f11450, 1, 1;
L_0x55d0c5f102d0 .part L_0x55d0c5f11310, 2, 1;
L_0x55d0c5f10400 .part L_0x55d0c5f113b0, 2, 1;
L_0x55d0c5f10580 .part L_0x55d0c5f11450, 2, 1;
L_0x55d0c5f10b50 .part L_0x55d0c5f11310, 3, 1;
L_0x55d0c5f10d10 .part L_0x55d0c5f113b0, 3, 1;
L_0x55d0c5f10ed0 .part L_0x55d0c5f11450, 3, 1;
L_0x55d0c5f11100 .concat8 [ 1 1 1 1], L_0x55d0c5f0eba0, L_0x55d0c5f0f4c0, L_0x55d0c5f0fd70, L_0x55d0c5f10720;
L_0x55d0c5f111a0 .concat8 [ 1 1 1 1], L_0x55d0c5f0efb0, L_0x55d0c5f0f820, L_0x55d0c5f101c0, L_0x55d0c5f10a40;
S_0x55d0c5ad1180 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ad0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f0e160 .functor XOR 1, L_0x55d0c5f0f0c0, L_0x55d0c5f0f1f0, C4<0>, C4<0>;
L_0x55d0c5f0eba0 .functor XOR 1, L_0x55d0c5f0e160, L_0x55d0c5f0f320, C4<0>, C4<0>;
L_0x55d0c5f0ec60 .functor AND 1, L_0x55d0c5f0f0c0, L_0x55d0c5f0f1f0, C4<1>, C4<1>;
L_0x55d0c5f0ed70 .functor AND 1, L_0x55d0c5f0f0c0, L_0x55d0c5f0f320, C4<1>, C4<1>;
L_0x55d0c5f0ee30 .functor AND 1, L_0x55d0c5f0f1f0, L_0x55d0c5f0f320, C4<1>, C4<1>;
L_0x55d0c5f0eea0 .functor OR 1, L_0x55d0c5f0ec60, L_0x55d0c5f0ed70, C4<0>, C4<0>;
L_0x55d0c5f0efb0 .functor OR 1, L_0x55d0c5f0ee30, L_0x55d0c5f0eea0, C4<0>, C4<0>;
v0x55d0c5ad1420_0 .net "a", 0 0, L_0x55d0c5f0f0c0;  1 drivers
v0x55d0c5ad1500_0 .net "b", 0 0, L_0x55d0c5f0f1f0;  1 drivers
v0x55d0c5ad15c0_0 .net "ca", 0 0, L_0x55d0c5f0efb0;  1 drivers
v0x55d0c5ad1690_0 .net "cin", 0 0, L_0x55d0c5f0f320;  1 drivers
v0x55d0c5ad1750_0 .net "sum", 0 0, L_0x55d0c5f0eba0;  1 drivers
v0x55d0c5ad1860_0 .net "w1", 0 0, L_0x55d0c5f0e160;  1 drivers
v0x55d0c5ad1920_0 .net "w2", 0 0, L_0x55d0c5f0ec60;  1 drivers
v0x55d0c5ad19e0_0 .net "w3", 0 0, L_0x55d0c5f0ed70;  1 drivers
v0x55d0c5ad1aa0_0 .net "w4", 0 0, L_0x55d0c5f0ee30;  1 drivers
v0x55d0c5ad1bf0_0 .net "w5", 0 0, L_0x55d0c5f0eea0;  1 drivers
S_0x55d0c5ad1d50 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ad0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f0f450 .functor XOR 1, L_0x55d0c5f0f930, L_0x55d0c5f0fa60, C4<0>, C4<0>;
L_0x55d0c5f0f4c0 .functor XOR 1, L_0x55d0c5f0f450, L_0x55d0c5f0fb90, C4<0>, C4<0>;
L_0x55d0c5f0f530 .functor AND 1, L_0x55d0c5f0f930, L_0x55d0c5f0fa60, C4<1>, C4<1>;
L_0x55d0c5f0f5a0 .functor AND 1, L_0x55d0c5f0f930, L_0x55d0c5f0fb90, C4<1>, C4<1>;
L_0x55d0c5f0f660 .functor AND 1, L_0x55d0c5f0fa60, L_0x55d0c5f0fb90, C4<1>, C4<1>;
L_0x55d0c5f0f6d0 .functor OR 1, L_0x55d0c5f0f530, L_0x55d0c5f0f5a0, C4<0>, C4<0>;
L_0x55d0c5f0f820 .functor OR 1, L_0x55d0c5f0f660, L_0x55d0c5f0f6d0, C4<0>, C4<0>;
v0x55d0c5ad1f70_0 .net "a", 0 0, L_0x55d0c5f0f930;  1 drivers
v0x55d0c5ad2030_0 .net "b", 0 0, L_0x55d0c5f0fa60;  1 drivers
v0x55d0c5ad20f0_0 .net "ca", 0 0, L_0x55d0c5f0f820;  1 drivers
v0x55d0c5ad21c0_0 .net "cin", 0 0, L_0x55d0c5f0fb90;  1 drivers
v0x55d0c5ad2280_0 .net "sum", 0 0, L_0x55d0c5f0f4c0;  1 drivers
v0x55d0c5ad2390_0 .net "w1", 0 0, L_0x55d0c5f0f450;  1 drivers
v0x55d0c5ad2450_0 .net "w2", 0 0, L_0x55d0c5f0f530;  1 drivers
v0x55d0c5ad2510_0 .net "w3", 0 0, L_0x55d0c5f0f5a0;  1 drivers
v0x55d0c5ad25d0_0 .net "w4", 0 0, L_0x55d0c5f0f660;  1 drivers
v0x55d0c5ad2720_0 .net "w5", 0 0, L_0x55d0c5f0f6d0;  1 drivers
S_0x55d0c5ad2880 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ad0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f0fd00 .functor XOR 1, L_0x55d0c5f102d0, L_0x55d0c5f10400, C4<0>, C4<0>;
L_0x55d0c5f0fd70 .functor XOR 1, L_0x55d0c5f0fd00, L_0x55d0c5f10580, C4<0>, C4<0>;
L_0x55d0c5f0fe30 .functor AND 1, L_0x55d0c5f102d0, L_0x55d0c5f10400, C4<1>, C4<1>;
L_0x55d0c5f0ff40 .functor AND 1, L_0x55d0c5f102d0, L_0x55d0c5f10580, C4<1>, C4<1>;
L_0x55d0c5f10000 .functor AND 1, L_0x55d0c5f10400, L_0x55d0c5f10580, C4<1>, C4<1>;
L_0x55d0c5f10070 .functor OR 1, L_0x55d0c5f0fe30, L_0x55d0c5f0ff40, C4<0>, C4<0>;
L_0x55d0c5f101c0 .functor OR 1, L_0x55d0c5f10000, L_0x55d0c5f10070, C4<0>, C4<0>;
v0x55d0c5ad2ab0_0 .net "a", 0 0, L_0x55d0c5f102d0;  1 drivers
v0x55d0c5ad2b70_0 .net "b", 0 0, L_0x55d0c5f10400;  1 drivers
v0x55d0c5ad2c30_0 .net "ca", 0 0, L_0x55d0c5f101c0;  1 drivers
v0x55d0c5ad2d00_0 .net "cin", 0 0, L_0x55d0c5f10580;  1 drivers
v0x55d0c5ad2dc0_0 .net "sum", 0 0, L_0x55d0c5f0fd70;  1 drivers
v0x55d0c5ad2ed0_0 .net "w1", 0 0, L_0x55d0c5f0fd00;  1 drivers
v0x55d0c5ad2f90_0 .net "w2", 0 0, L_0x55d0c5f0fe30;  1 drivers
v0x55d0c5ad3050_0 .net "w3", 0 0, L_0x55d0c5f0ff40;  1 drivers
v0x55d0c5ad3110_0 .net "w4", 0 0, L_0x55d0c5f10000;  1 drivers
v0x55d0c5ad3260_0 .net "w5", 0 0, L_0x55d0c5f10070;  1 drivers
S_0x55d0c5ad33c0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ad0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f106b0 .functor XOR 1, L_0x55d0c5f10b50, L_0x55d0c5f10d10, C4<0>, C4<0>;
L_0x55d0c5f10720 .functor XOR 1, L_0x55d0c5f106b0, L_0x55d0c5f10ed0, C4<0>, C4<0>;
L_0x55d0c5f10790 .functor AND 1, L_0x55d0c5f10b50, L_0x55d0c5f10d10, C4<1>, C4<1>;
L_0x55d0c5f10800 .functor AND 1, L_0x55d0c5f10b50, L_0x55d0c5f10ed0, C4<1>, C4<1>;
L_0x55d0c5f108c0 .functor AND 1, L_0x55d0c5f10d10, L_0x55d0c5f10ed0, C4<1>, C4<1>;
L_0x55d0c5f10930 .functor OR 1, L_0x55d0c5f10790, L_0x55d0c5f10800, C4<0>, C4<0>;
L_0x55d0c5f10a40 .functor OR 1, L_0x55d0c5f108c0, L_0x55d0c5f10930, C4<0>, C4<0>;
v0x55d0c5ad35c0_0 .net "a", 0 0, L_0x55d0c5f10b50;  1 drivers
v0x55d0c5ad36a0_0 .net "b", 0 0, L_0x55d0c5f10d10;  1 drivers
v0x55d0c5ad3760_0 .net "ca", 0 0, L_0x55d0c5f10a40;  1 drivers
v0x55d0c5ad3830_0 .net "cin", 0 0, L_0x55d0c5f10ed0;  1 drivers
v0x55d0c5ad38f0_0 .net "sum", 0 0, L_0x55d0c5f10720;  1 drivers
v0x55d0c5ad3a00_0 .net "w1", 0 0, L_0x55d0c5f106b0;  1 drivers
v0x55d0c5ad3ac0_0 .net "w2", 0 0, L_0x55d0c5f10790;  1 drivers
v0x55d0c5ad3b80_0 .net "w3", 0 0, L_0x55d0c5f10800;  1 drivers
v0x55d0c5ad3c40_0 .net "w4", 0 0, L_0x55d0c5f108c0;  1 drivers
v0x55d0c5ad3d90_0 .net "w5", 0 0, L_0x55d0c5f10930;  1 drivers
S_0x55d0c5ad43f0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5ad0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ad73b0_0 .net "a", 3 0, L_0x55d0c5f13bf0;  1 drivers
v0x55d0c5ad74b0_0 .net "b", 3 0, L_0x55d0c5f13ce0;  1 drivers
v0x55d0c5ad7590_0 .net "ca", 3 0, L_0x55d0c5f13a80;  1 drivers
v0x55d0c5ad7650_0 .net "cin", 3 0, L_0x55d0c5f13dd0;  1 drivers
v0x55d0c5ad7730_0 .net "sum", 3 0, L_0x55d0c5f139e0;  1 drivers
L_0x55d0c5f11a50 .part L_0x55d0c5f13bf0, 0, 1;
L_0x55d0c5f11b80 .part L_0x55d0c5f13ce0, 0, 1;
L_0x55d0c5f11cb0 .part L_0x55d0c5f13dd0, 0, 1;
L_0x55d0c5f12230 .part L_0x55d0c5f13bf0, 1, 1;
L_0x55d0c5f12360 .part L_0x55d0c5f13ce0, 1, 1;
L_0x55d0c5f12490 .part L_0x55d0c5f13dd0, 1, 1;
L_0x55d0c5f12b50 .part L_0x55d0c5f13bf0, 2, 1;
L_0x55d0c5f12c80 .part L_0x55d0c5f13ce0, 2, 1;
L_0x55d0c5f12e00 .part L_0x55d0c5f13dd0, 2, 1;
L_0x55d0c5f133d0 .part L_0x55d0c5f13bf0, 3, 1;
L_0x55d0c5f135f0 .part L_0x55d0c5f13ce0, 3, 1;
L_0x55d0c5f137b0 .part L_0x55d0c5f13dd0, 3, 1;
L_0x55d0c5f139e0 .concat8 [ 1 1 1 1], L_0x55d0c5f114f0, L_0x55d0c5f11e50, L_0x55d0c5f12630, L_0x55d0c5f12fa0;
L_0x55d0c5f13a80 .concat8 [ 1 1 1 1], L_0x55d0c5f11940, L_0x55d0c5f12120, L_0x55d0c5f12a40, L_0x55d0c5f132c0;
S_0x55d0c5ad4660 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ad43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f11090 .functor XOR 1, L_0x55d0c5f11a50, L_0x55d0c5f11b80, C4<0>, C4<0>;
L_0x55d0c5f114f0 .functor XOR 1, L_0x55d0c5f11090, L_0x55d0c5f11cb0, C4<0>, C4<0>;
L_0x55d0c5f115b0 .functor AND 1, L_0x55d0c5f11a50, L_0x55d0c5f11b80, C4<1>, C4<1>;
L_0x55d0c5f116c0 .functor AND 1, L_0x55d0c5f11a50, L_0x55d0c5f11cb0, C4<1>, C4<1>;
L_0x55d0c5f11780 .functor AND 1, L_0x55d0c5f11b80, L_0x55d0c5f11cb0, C4<1>, C4<1>;
L_0x55d0c5f117f0 .functor OR 1, L_0x55d0c5f115b0, L_0x55d0c5f116c0, C4<0>, C4<0>;
L_0x55d0c5f11940 .functor OR 1, L_0x55d0c5f11780, L_0x55d0c5f117f0, C4<0>, C4<0>;
v0x55d0c5ad48e0_0 .net "a", 0 0, L_0x55d0c5f11a50;  1 drivers
v0x55d0c5ad49c0_0 .net "b", 0 0, L_0x55d0c5f11b80;  1 drivers
v0x55d0c5ad4a80_0 .net "ca", 0 0, L_0x55d0c5f11940;  1 drivers
v0x55d0c5ad4b50_0 .net "cin", 0 0, L_0x55d0c5f11cb0;  1 drivers
v0x55d0c5ad4c10_0 .net "sum", 0 0, L_0x55d0c5f114f0;  1 drivers
v0x55d0c5ad4d20_0 .net "w1", 0 0, L_0x55d0c5f11090;  1 drivers
v0x55d0c5ad4de0_0 .net "w2", 0 0, L_0x55d0c5f115b0;  1 drivers
v0x55d0c5ad4ea0_0 .net "w3", 0 0, L_0x55d0c5f116c0;  1 drivers
v0x55d0c5ad4f60_0 .net "w4", 0 0, L_0x55d0c5f11780;  1 drivers
v0x55d0c5ad50b0_0 .net "w5", 0 0, L_0x55d0c5f117f0;  1 drivers
S_0x55d0c5ad5210 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ad43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f11de0 .functor XOR 1, L_0x55d0c5f12230, L_0x55d0c5f12360, C4<0>, C4<0>;
L_0x55d0c5f11e50 .functor XOR 1, L_0x55d0c5f11de0, L_0x55d0c5f12490, C4<0>, C4<0>;
L_0x55d0c5f11ec0 .functor AND 1, L_0x55d0c5f12230, L_0x55d0c5f12360, C4<1>, C4<1>;
L_0x55d0c5f11f30 .functor AND 1, L_0x55d0c5f12230, L_0x55d0c5f12490, C4<1>, C4<1>;
L_0x55d0c5f11ff0 .functor AND 1, L_0x55d0c5f12360, L_0x55d0c5f12490, C4<1>, C4<1>;
L_0x55d0c5f12060 .functor OR 1, L_0x55d0c5f11ec0, L_0x55d0c5f11f30, C4<0>, C4<0>;
L_0x55d0c5f12120 .functor OR 1, L_0x55d0c5f11ff0, L_0x55d0c5f12060, C4<0>, C4<0>;
v0x55d0c5ad5430_0 .net "a", 0 0, L_0x55d0c5f12230;  1 drivers
v0x55d0c5ad54f0_0 .net "b", 0 0, L_0x55d0c5f12360;  1 drivers
v0x55d0c5ad55b0_0 .net "ca", 0 0, L_0x55d0c5f12120;  1 drivers
v0x55d0c5ad5680_0 .net "cin", 0 0, L_0x55d0c5f12490;  1 drivers
v0x55d0c5ad5740_0 .net "sum", 0 0, L_0x55d0c5f11e50;  1 drivers
v0x55d0c5ad5850_0 .net "w1", 0 0, L_0x55d0c5f11de0;  1 drivers
v0x55d0c5ad5910_0 .net "w2", 0 0, L_0x55d0c5f11ec0;  1 drivers
v0x55d0c5ad59d0_0 .net "w3", 0 0, L_0x55d0c5f11f30;  1 drivers
v0x55d0c5ad5a90_0 .net "w4", 0 0, L_0x55d0c5f11ff0;  1 drivers
v0x55d0c5ad5be0_0 .net "w5", 0 0, L_0x55d0c5f12060;  1 drivers
S_0x55d0c5ad5d40 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ad43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f125c0 .functor XOR 1, L_0x55d0c5f12b50, L_0x55d0c5f12c80, C4<0>, C4<0>;
L_0x55d0c5f12630 .functor XOR 1, L_0x55d0c5f125c0, L_0x55d0c5f12e00, C4<0>, C4<0>;
L_0x55d0c5f126f0 .functor AND 1, L_0x55d0c5f12b50, L_0x55d0c5f12c80, C4<1>, C4<1>;
L_0x55d0c5f12800 .functor AND 1, L_0x55d0c5f12b50, L_0x55d0c5f12e00, C4<1>, C4<1>;
L_0x55d0c5f128c0 .functor AND 1, L_0x55d0c5f12c80, L_0x55d0c5f12e00, C4<1>, C4<1>;
L_0x55d0c5f12930 .functor OR 1, L_0x55d0c5f126f0, L_0x55d0c5f12800, C4<0>, C4<0>;
L_0x55d0c5f12a40 .functor OR 1, L_0x55d0c5f128c0, L_0x55d0c5f12930, C4<0>, C4<0>;
v0x55d0c5ad5f70_0 .net "a", 0 0, L_0x55d0c5f12b50;  1 drivers
v0x55d0c5ad6030_0 .net "b", 0 0, L_0x55d0c5f12c80;  1 drivers
v0x55d0c5ad60f0_0 .net "ca", 0 0, L_0x55d0c5f12a40;  1 drivers
v0x55d0c5ad61c0_0 .net "cin", 0 0, L_0x55d0c5f12e00;  1 drivers
v0x55d0c5ad6280_0 .net "sum", 0 0, L_0x55d0c5f12630;  1 drivers
v0x55d0c5ad6390_0 .net "w1", 0 0, L_0x55d0c5f125c0;  1 drivers
v0x55d0c5ad6450_0 .net "w2", 0 0, L_0x55d0c5f126f0;  1 drivers
v0x55d0c5ad6510_0 .net "w3", 0 0, L_0x55d0c5f12800;  1 drivers
v0x55d0c5ad65d0_0 .net "w4", 0 0, L_0x55d0c5f128c0;  1 drivers
v0x55d0c5ad6720_0 .net "w5", 0 0, L_0x55d0c5f12930;  1 drivers
S_0x55d0c5ad6880 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ad43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f12f30 .functor XOR 1, L_0x55d0c5f133d0, L_0x55d0c5f135f0, C4<0>, C4<0>;
L_0x55d0c5f12fa0 .functor XOR 1, L_0x55d0c5f12f30, L_0x55d0c5f137b0, C4<0>, C4<0>;
L_0x55d0c5f13010 .functor AND 1, L_0x55d0c5f133d0, L_0x55d0c5f135f0, C4<1>, C4<1>;
L_0x55d0c5f13080 .functor AND 1, L_0x55d0c5f133d0, L_0x55d0c5f137b0, C4<1>, C4<1>;
L_0x55d0c5f13140 .functor AND 1, L_0x55d0c5f135f0, L_0x55d0c5f137b0, C4<1>, C4<1>;
L_0x55d0c5f131b0 .functor OR 1, L_0x55d0c5f13010, L_0x55d0c5f13080, C4<0>, C4<0>;
L_0x55d0c5f132c0 .functor OR 1, L_0x55d0c5f13140, L_0x55d0c5f131b0, C4<0>, C4<0>;
v0x55d0c5ad6a80_0 .net "a", 0 0, L_0x55d0c5f133d0;  1 drivers
v0x55d0c5ad6b60_0 .net "b", 0 0, L_0x55d0c5f135f0;  1 drivers
v0x55d0c5ad6c20_0 .net "ca", 0 0, L_0x55d0c5f132c0;  1 drivers
v0x55d0c5ad6cf0_0 .net "cin", 0 0, L_0x55d0c5f137b0;  1 drivers
v0x55d0c5ad6db0_0 .net "sum", 0 0, L_0x55d0c5f12fa0;  1 drivers
v0x55d0c5ad6ec0_0 .net "w1", 0 0, L_0x55d0c5f12f30;  1 drivers
v0x55d0c5ad6f80_0 .net "w2", 0 0, L_0x55d0c5f13010;  1 drivers
v0x55d0c5ad7040_0 .net "w3", 0 0, L_0x55d0c5f13080;  1 drivers
v0x55d0c5ad7100_0 .net "w4", 0 0, L_0x55d0c5f13140;  1 drivers
v0x55d0c5ad7250_0 .net "w5", 0 0, L_0x55d0c5f131b0;  1 drivers
S_0x55d0c5ad8350 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5ac9590;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5ae68d0_0 .net "a", 15 0, L_0x55d0c5f1fa50;  1 drivers
v0x55d0c5ae69d0_0 .net "b", 15 0, L_0x55d0c5f1fb40;  1 drivers
v0x55d0c5ae6ab0_0 .net "ca", 15 0, L_0x55d0c5f1f8c0;  1 drivers
v0x55d0c5ae6b70_0 .net "cin", 15 0, L_0x55d0c5f1fc30;  1 drivers
v0x55d0c5ae6c50_0 .net "sum", 15 0, L_0x55d0c5f1f780;  1 drivers
L_0x55d0c5f19df0 .part L_0x55d0c5f1fa50, 0, 8;
L_0x55d0c5f19e90 .part L_0x55d0c5f1fb40, 0, 8;
L_0x55d0c5f19f30 .part L_0x55d0c5f1fc30, 0, 8;
L_0x55d0c5f1f4b0 .part L_0x55d0c5f1fa50, 8, 8;
L_0x55d0c5f1f5a0 .part L_0x55d0c5f1fb40, 8, 8;
L_0x55d0c5f1f690 .part L_0x55d0c5f1fc30, 8, 8;
L_0x55d0c5f1f780 .concat8 [ 8 8 0 0], L_0x55d0c5f19b20, L_0x55d0c5f1f1e0;
L_0x55d0c5f1f8c0 .concat8 [ 8 8 0 0], L_0x55d0c5f19c60, L_0x55d0c5f1f320;
S_0x55d0c5ad85c0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5ad8350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5adf210_0 .net "a", 7 0, L_0x55d0c5f19df0;  1 drivers
v0x55d0c5adf310_0 .net "b", 7 0, L_0x55d0c5f19e90;  1 drivers
v0x55d0c5adf3f0_0 .net "ca", 7 0, L_0x55d0c5f19c60;  1 drivers
v0x55d0c5adf4b0_0 .net "cin", 7 0, L_0x55d0c5f19f30;  1 drivers
v0x55d0c5adf590_0 .net "sum", 7 0, L_0x55d0c5f19b20;  1 drivers
L_0x55d0c5f16fc0 .part L_0x55d0c5f19df0, 0, 4;
L_0x55d0c5f17060 .part L_0x55d0c5f19e90, 0, 4;
L_0x55d0c5f17100 .part L_0x55d0c5f19f30, 0, 4;
L_0x55d0c5f19850 .part L_0x55d0c5f19df0, 4, 4;
L_0x55d0c5f19940 .part L_0x55d0c5f19e90, 4, 4;
L_0x55d0c5f19a30 .part L_0x55d0c5f19f30, 4, 4;
L_0x55d0c5f19b20 .concat8 [ 4 4 0 0], L_0x55d0c5f16db0, L_0x55d0c5f19640;
L_0x55d0c5f19c60 .concat8 [ 4 4 0 0], L_0x55d0c5f16e50, L_0x55d0c5f196e0;
S_0x55d0c5ad8840 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5ad85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5adb850_0 .net "a", 3 0, L_0x55d0c5f16fc0;  1 drivers
v0x55d0c5adb950_0 .net "b", 3 0, L_0x55d0c5f17060;  1 drivers
v0x55d0c5adba30_0 .net "ca", 3 0, L_0x55d0c5f16e50;  1 drivers
v0x55d0c5adbaf0_0 .net "cin", 3 0, L_0x55d0c5f17100;  1 drivers
v0x55d0c5adbbd0_0 .net "sum", 3 0, L_0x55d0c5f16db0;  1 drivers
L_0x55d0c5f14e30 .part L_0x55d0c5f16fc0, 0, 1;
L_0x55d0c5f14f60 .part L_0x55d0c5f17060, 0, 1;
L_0x55d0c5f15090 .part L_0x55d0c5f17100, 0, 1;
L_0x55d0c5f15660 .part L_0x55d0c5f16fc0, 1, 1;
L_0x55d0c5f15790 .part L_0x55d0c5f17060, 1, 1;
L_0x55d0c5f158c0 .part L_0x55d0c5f17100, 1, 1;
L_0x55d0c5f15f80 .part L_0x55d0c5f16fc0, 2, 1;
L_0x55d0c5f160b0 .part L_0x55d0c5f17060, 2, 1;
L_0x55d0c5f16230 .part L_0x55d0c5f17100, 2, 1;
L_0x55d0c5f16800 .part L_0x55d0c5f16fc0, 3, 1;
L_0x55d0c5f169c0 .part L_0x55d0c5f17060, 3, 1;
L_0x55d0c5f16b80 .part L_0x55d0c5f17100, 3, 1;
L_0x55d0c5f16db0 .concat8 [ 1 1 1 1], L_0x55d0c5f14910, L_0x55d0c5f15230, L_0x55d0c5f15a60, L_0x55d0c5f163d0;
L_0x55d0c5f16e50 .concat8 [ 1 1 1 1], L_0x55d0c5f14d20, L_0x55d0c5f15550, L_0x55d0c5f15e70, L_0x55d0c5f166f0;
S_0x55d0c5ad8ae0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ad8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f13970 .functor XOR 1, L_0x55d0c5f14e30, L_0x55d0c5f14f60, C4<0>, C4<0>;
L_0x55d0c5f14910 .functor XOR 1, L_0x55d0c5f13970, L_0x55d0c5f15090, C4<0>, C4<0>;
L_0x55d0c5f149d0 .functor AND 1, L_0x55d0c5f14e30, L_0x55d0c5f14f60, C4<1>, C4<1>;
L_0x55d0c5f14ae0 .functor AND 1, L_0x55d0c5f14e30, L_0x55d0c5f15090, C4<1>, C4<1>;
L_0x55d0c5f14ba0 .functor AND 1, L_0x55d0c5f14f60, L_0x55d0c5f15090, C4<1>, C4<1>;
L_0x55d0c5f14c10 .functor OR 1, L_0x55d0c5f149d0, L_0x55d0c5f14ae0, C4<0>, C4<0>;
L_0x55d0c5f14d20 .functor OR 1, L_0x55d0c5f14ba0, L_0x55d0c5f14c10, C4<0>, C4<0>;
v0x55d0c5ad8d80_0 .net "a", 0 0, L_0x55d0c5f14e30;  1 drivers
v0x55d0c5ad8e60_0 .net "b", 0 0, L_0x55d0c5f14f60;  1 drivers
v0x55d0c5ad8f20_0 .net "ca", 0 0, L_0x55d0c5f14d20;  1 drivers
v0x55d0c5ad8ff0_0 .net "cin", 0 0, L_0x55d0c5f15090;  1 drivers
v0x55d0c5ad90b0_0 .net "sum", 0 0, L_0x55d0c5f14910;  1 drivers
v0x55d0c5ad91c0_0 .net "w1", 0 0, L_0x55d0c5f13970;  1 drivers
v0x55d0c5ad9280_0 .net "w2", 0 0, L_0x55d0c5f149d0;  1 drivers
v0x55d0c5ad9340_0 .net "w3", 0 0, L_0x55d0c5f14ae0;  1 drivers
v0x55d0c5ad9400_0 .net "w4", 0 0, L_0x55d0c5f14ba0;  1 drivers
v0x55d0c5ad9550_0 .net "w5", 0 0, L_0x55d0c5f14c10;  1 drivers
S_0x55d0c5ad96b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ad8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f151c0 .functor XOR 1, L_0x55d0c5f15660, L_0x55d0c5f15790, C4<0>, C4<0>;
L_0x55d0c5f15230 .functor XOR 1, L_0x55d0c5f151c0, L_0x55d0c5f158c0, C4<0>, C4<0>;
L_0x55d0c5f152a0 .functor AND 1, L_0x55d0c5f15660, L_0x55d0c5f15790, C4<1>, C4<1>;
L_0x55d0c5f15310 .functor AND 1, L_0x55d0c5f15660, L_0x55d0c5f158c0, C4<1>, C4<1>;
L_0x55d0c5f153d0 .functor AND 1, L_0x55d0c5f15790, L_0x55d0c5f158c0, C4<1>, C4<1>;
L_0x55d0c5f15440 .functor OR 1, L_0x55d0c5f152a0, L_0x55d0c5f15310, C4<0>, C4<0>;
L_0x55d0c5f15550 .functor OR 1, L_0x55d0c5f153d0, L_0x55d0c5f15440, C4<0>, C4<0>;
v0x55d0c5ad98d0_0 .net "a", 0 0, L_0x55d0c5f15660;  1 drivers
v0x55d0c5ad9990_0 .net "b", 0 0, L_0x55d0c5f15790;  1 drivers
v0x55d0c5ad9a50_0 .net "ca", 0 0, L_0x55d0c5f15550;  1 drivers
v0x55d0c5ad9b20_0 .net "cin", 0 0, L_0x55d0c5f158c0;  1 drivers
v0x55d0c5ad9be0_0 .net "sum", 0 0, L_0x55d0c5f15230;  1 drivers
v0x55d0c5ad9cf0_0 .net "w1", 0 0, L_0x55d0c5f151c0;  1 drivers
v0x55d0c5ad9db0_0 .net "w2", 0 0, L_0x55d0c5f152a0;  1 drivers
v0x55d0c5ad9e70_0 .net "w3", 0 0, L_0x55d0c5f15310;  1 drivers
v0x55d0c5ad9f30_0 .net "w4", 0 0, L_0x55d0c5f153d0;  1 drivers
v0x55d0c5ada080_0 .net "w5", 0 0, L_0x55d0c5f15440;  1 drivers
S_0x55d0c5ada1e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ad8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f159f0 .functor XOR 1, L_0x55d0c5f15f80, L_0x55d0c5f160b0, C4<0>, C4<0>;
L_0x55d0c5f15a60 .functor XOR 1, L_0x55d0c5f159f0, L_0x55d0c5f16230, C4<0>, C4<0>;
L_0x55d0c5f15b20 .functor AND 1, L_0x55d0c5f15f80, L_0x55d0c5f160b0, C4<1>, C4<1>;
L_0x55d0c5f15c30 .functor AND 1, L_0x55d0c5f15f80, L_0x55d0c5f16230, C4<1>, C4<1>;
L_0x55d0c5f15cf0 .functor AND 1, L_0x55d0c5f160b0, L_0x55d0c5f16230, C4<1>, C4<1>;
L_0x55d0c5f15d60 .functor OR 1, L_0x55d0c5f15b20, L_0x55d0c5f15c30, C4<0>, C4<0>;
L_0x55d0c5f15e70 .functor OR 1, L_0x55d0c5f15cf0, L_0x55d0c5f15d60, C4<0>, C4<0>;
v0x55d0c5ada410_0 .net "a", 0 0, L_0x55d0c5f15f80;  1 drivers
v0x55d0c5ada4d0_0 .net "b", 0 0, L_0x55d0c5f160b0;  1 drivers
v0x55d0c5ada590_0 .net "ca", 0 0, L_0x55d0c5f15e70;  1 drivers
v0x55d0c5ada660_0 .net "cin", 0 0, L_0x55d0c5f16230;  1 drivers
v0x55d0c5ada720_0 .net "sum", 0 0, L_0x55d0c5f15a60;  1 drivers
v0x55d0c5ada830_0 .net "w1", 0 0, L_0x55d0c5f159f0;  1 drivers
v0x55d0c5ada8f0_0 .net "w2", 0 0, L_0x55d0c5f15b20;  1 drivers
v0x55d0c5ada9b0_0 .net "w3", 0 0, L_0x55d0c5f15c30;  1 drivers
v0x55d0c5adaa70_0 .net "w4", 0 0, L_0x55d0c5f15cf0;  1 drivers
v0x55d0c5adabc0_0 .net "w5", 0 0, L_0x55d0c5f15d60;  1 drivers
S_0x55d0c5adad20 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ad8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f16360 .functor XOR 1, L_0x55d0c5f16800, L_0x55d0c5f169c0, C4<0>, C4<0>;
L_0x55d0c5f163d0 .functor XOR 1, L_0x55d0c5f16360, L_0x55d0c5f16b80, C4<0>, C4<0>;
L_0x55d0c5f16440 .functor AND 1, L_0x55d0c5f16800, L_0x55d0c5f169c0, C4<1>, C4<1>;
L_0x55d0c5f164b0 .functor AND 1, L_0x55d0c5f16800, L_0x55d0c5f16b80, C4<1>, C4<1>;
L_0x55d0c5f16570 .functor AND 1, L_0x55d0c5f169c0, L_0x55d0c5f16b80, C4<1>, C4<1>;
L_0x55d0c5f165e0 .functor OR 1, L_0x55d0c5f16440, L_0x55d0c5f164b0, C4<0>, C4<0>;
L_0x55d0c5f166f0 .functor OR 1, L_0x55d0c5f16570, L_0x55d0c5f165e0, C4<0>, C4<0>;
v0x55d0c5adaf20_0 .net "a", 0 0, L_0x55d0c5f16800;  1 drivers
v0x55d0c5adb000_0 .net "b", 0 0, L_0x55d0c5f169c0;  1 drivers
v0x55d0c5adb0c0_0 .net "ca", 0 0, L_0x55d0c5f166f0;  1 drivers
v0x55d0c5adb190_0 .net "cin", 0 0, L_0x55d0c5f16b80;  1 drivers
v0x55d0c5adb250_0 .net "sum", 0 0, L_0x55d0c5f163d0;  1 drivers
v0x55d0c5adb360_0 .net "w1", 0 0, L_0x55d0c5f16360;  1 drivers
v0x55d0c5adb420_0 .net "w2", 0 0, L_0x55d0c5f16440;  1 drivers
v0x55d0c5adb4e0_0 .net "w3", 0 0, L_0x55d0c5f164b0;  1 drivers
v0x55d0c5adb5a0_0 .net "w4", 0 0, L_0x55d0c5f16570;  1 drivers
v0x55d0c5adb6f0_0 .net "w5", 0 0, L_0x55d0c5f165e0;  1 drivers
S_0x55d0c5adbd50 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5ad85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5aded10_0 .net "a", 3 0, L_0x55d0c5f19850;  1 drivers
v0x55d0c5adee10_0 .net "b", 3 0, L_0x55d0c5f19940;  1 drivers
v0x55d0c5adeef0_0 .net "ca", 3 0, L_0x55d0c5f196e0;  1 drivers
v0x55d0c5adefb0_0 .net "cin", 3 0, L_0x55d0c5f19a30;  1 drivers
v0x55d0c5adf090_0 .net "sum", 3 0, L_0x55d0c5f19640;  1 drivers
L_0x55d0c5f176c0 .part L_0x55d0c5f19850, 0, 1;
L_0x55d0c5f177f0 .part L_0x55d0c5f19940, 0, 1;
L_0x55d0c5f17920 .part L_0x55d0c5f19a30, 0, 1;
L_0x55d0c5f17ef0 .part L_0x55d0c5f19850, 1, 1;
L_0x55d0c5f18020 .part L_0x55d0c5f19940, 1, 1;
L_0x55d0c5f18150 .part L_0x55d0c5f19a30, 1, 1;
L_0x55d0c5f18810 .part L_0x55d0c5f19850, 2, 1;
L_0x55d0c5f18940 .part L_0x55d0c5f19940, 2, 1;
L_0x55d0c5f18ac0 .part L_0x55d0c5f19a30, 2, 1;
L_0x55d0c5f19090 .part L_0x55d0c5f19850, 3, 1;
L_0x55d0c5f19250 .part L_0x55d0c5f19940, 3, 1;
L_0x55d0c5f19410 .part L_0x55d0c5f19a30, 3, 1;
L_0x55d0c5f19640 .concat8 [ 1 1 1 1], L_0x55d0c5f171a0, L_0x55d0c5f17ac0, L_0x55d0c5f182f0, L_0x55d0c5f18c60;
L_0x55d0c5f196e0 .concat8 [ 1 1 1 1], L_0x55d0c5f175b0, L_0x55d0c5f17de0, L_0x55d0c5f18700, L_0x55d0c5f18f80;
S_0x55d0c5adbfc0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5adbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f16d40 .functor XOR 1, L_0x55d0c5f176c0, L_0x55d0c5f177f0, C4<0>, C4<0>;
L_0x55d0c5f171a0 .functor XOR 1, L_0x55d0c5f16d40, L_0x55d0c5f17920, C4<0>, C4<0>;
L_0x55d0c5f17260 .functor AND 1, L_0x55d0c5f176c0, L_0x55d0c5f177f0, C4<1>, C4<1>;
L_0x55d0c5f17370 .functor AND 1, L_0x55d0c5f176c0, L_0x55d0c5f17920, C4<1>, C4<1>;
L_0x55d0c5f17430 .functor AND 1, L_0x55d0c5f177f0, L_0x55d0c5f17920, C4<1>, C4<1>;
L_0x55d0c5f174a0 .functor OR 1, L_0x55d0c5f17260, L_0x55d0c5f17370, C4<0>, C4<0>;
L_0x55d0c5f175b0 .functor OR 1, L_0x55d0c5f17430, L_0x55d0c5f174a0, C4<0>, C4<0>;
v0x55d0c5adc240_0 .net "a", 0 0, L_0x55d0c5f176c0;  1 drivers
v0x55d0c5adc320_0 .net "b", 0 0, L_0x55d0c5f177f0;  1 drivers
v0x55d0c5adc3e0_0 .net "ca", 0 0, L_0x55d0c5f175b0;  1 drivers
v0x55d0c5adc4b0_0 .net "cin", 0 0, L_0x55d0c5f17920;  1 drivers
v0x55d0c5adc570_0 .net "sum", 0 0, L_0x55d0c5f171a0;  1 drivers
v0x55d0c5adc680_0 .net "w1", 0 0, L_0x55d0c5f16d40;  1 drivers
v0x55d0c5adc740_0 .net "w2", 0 0, L_0x55d0c5f17260;  1 drivers
v0x55d0c5adc800_0 .net "w3", 0 0, L_0x55d0c5f17370;  1 drivers
v0x55d0c5adc8c0_0 .net "w4", 0 0, L_0x55d0c5f17430;  1 drivers
v0x55d0c5adca10_0 .net "w5", 0 0, L_0x55d0c5f174a0;  1 drivers
S_0x55d0c5adcb70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5adbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f17a50 .functor XOR 1, L_0x55d0c5f17ef0, L_0x55d0c5f18020, C4<0>, C4<0>;
L_0x55d0c5f17ac0 .functor XOR 1, L_0x55d0c5f17a50, L_0x55d0c5f18150, C4<0>, C4<0>;
L_0x55d0c5f17b30 .functor AND 1, L_0x55d0c5f17ef0, L_0x55d0c5f18020, C4<1>, C4<1>;
L_0x55d0c5f17ba0 .functor AND 1, L_0x55d0c5f17ef0, L_0x55d0c5f18150, C4<1>, C4<1>;
L_0x55d0c5f17c60 .functor AND 1, L_0x55d0c5f18020, L_0x55d0c5f18150, C4<1>, C4<1>;
L_0x55d0c5f17cd0 .functor OR 1, L_0x55d0c5f17b30, L_0x55d0c5f17ba0, C4<0>, C4<0>;
L_0x55d0c5f17de0 .functor OR 1, L_0x55d0c5f17c60, L_0x55d0c5f17cd0, C4<0>, C4<0>;
v0x55d0c5adcd90_0 .net "a", 0 0, L_0x55d0c5f17ef0;  1 drivers
v0x55d0c5adce50_0 .net "b", 0 0, L_0x55d0c5f18020;  1 drivers
v0x55d0c5adcf10_0 .net "ca", 0 0, L_0x55d0c5f17de0;  1 drivers
v0x55d0c5adcfe0_0 .net "cin", 0 0, L_0x55d0c5f18150;  1 drivers
v0x55d0c5add0a0_0 .net "sum", 0 0, L_0x55d0c5f17ac0;  1 drivers
v0x55d0c5add1b0_0 .net "w1", 0 0, L_0x55d0c5f17a50;  1 drivers
v0x55d0c5add270_0 .net "w2", 0 0, L_0x55d0c5f17b30;  1 drivers
v0x55d0c5add330_0 .net "w3", 0 0, L_0x55d0c5f17ba0;  1 drivers
v0x55d0c5add3f0_0 .net "w4", 0 0, L_0x55d0c5f17c60;  1 drivers
v0x55d0c5add540_0 .net "w5", 0 0, L_0x55d0c5f17cd0;  1 drivers
S_0x55d0c5add6a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5adbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f18280 .functor XOR 1, L_0x55d0c5f18810, L_0x55d0c5f18940, C4<0>, C4<0>;
L_0x55d0c5f182f0 .functor XOR 1, L_0x55d0c5f18280, L_0x55d0c5f18ac0, C4<0>, C4<0>;
L_0x55d0c5f183b0 .functor AND 1, L_0x55d0c5f18810, L_0x55d0c5f18940, C4<1>, C4<1>;
L_0x55d0c5f184c0 .functor AND 1, L_0x55d0c5f18810, L_0x55d0c5f18ac0, C4<1>, C4<1>;
L_0x55d0c5f18580 .functor AND 1, L_0x55d0c5f18940, L_0x55d0c5f18ac0, C4<1>, C4<1>;
L_0x55d0c5f185f0 .functor OR 1, L_0x55d0c5f183b0, L_0x55d0c5f184c0, C4<0>, C4<0>;
L_0x55d0c5f18700 .functor OR 1, L_0x55d0c5f18580, L_0x55d0c5f185f0, C4<0>, C4<0>;
v0x55d0c5add8d0_0 .net "a", 0 0, L_0x55d0c5f18810;  1 drivers
v0x55d0c5add990_0 .net "b", 0 0, L_0x55d0c5f18940;  1 drivers
v0x55d0c5adda50_0 .net "ca", 0 0, L_0x55d0c5f18700;  1 drivers
v0x55d0c5addb20_0 .net "cin", 0 0, L_0x55d0c5f18ac0;  1 drivers
v0x55d0c5addbe0_0 .net "sum", 0 0, L_0x55d0c5f182f0;  1 drivers
v0x55d0c5addcf0_0 .net "w1", 0 0, L_0x55d0c5f18280;  1 drivers
v0x55d0c5adddb0_0 .net "w2", 0 0, L_0x55d0c5f183b0;  1 drivers
v0x55d0c5adde70_0 .net "w3", 0 0, L_0x55d0c5f184c0;  1 drivers
v0x55d0c5addf30_0 .net "w4", 0 0, L_0x55d0c5f18580;  1 drivers
v0x55d0c5ade080_0 .net "w5", 0 0, L_0x55d0c5f185f0;  1 drivers
S_0x55d0c5ade1e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5adbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f18bf0 .functor XOR 1, L_0x55d0c5f19090, L_0x55d0c5f19250, C4<0>, C4<0>;
L_0x55d0c5f18c60 .functor XOR 1, L_0x55d0c5f18bf0, L_0x55d0c5f19410, C4<0>, C4<0>;
L_0x55d0c5f18cd0 .functor AND 1, L_0x55d0c5f19090, L_0x55d0c5f19250, C4<1>, C4<1>;
L_0x55d0c5f18d40 .functor AND 1, L_0x55d0c5f19090, L_0x55d0c5f19410, C4<1>, C4<1>;
L_0x55d0c5f18e00 .functor AND 1, L_0x55d0c5f19250, L_0x55d0c5f19410, C4<1>, C4<1>;
L_0x55d0c5f18e70 .functor OR 1, L_0x55d0c5f18cd0, L_0x55d0c5f18d40, C4<0>, C4<0>;
L_0x55d0c5f18f80 .functor OR 1, L_0x55d0c5f18e00, L_0x55d0c5f18e70, C4<0>, C4<0>;
v0x55d0c5ade3e0_0 .net "a", 0 0, L_0x55d0c5f19090;  1 drivers
v0x55d0c5ade4c0_0 .net "b", 0 0, L_0x55d0c5f19250;  1 drivers
v0x55d0c5ade580_0 .net "ca", 0 0, L_0x55d0c5f18f80;  1 drivers
v0x55d0c5ade650_0 .net "cin", 0 0, L_0x55d0c5f19410;  1 drivers
v0x55d0c5ade710_0 .net "sum", 0 0, L_0x55d0c5f18c60;  1 drivers
v0x55d0c5ade820_0 .net "w1", 0 0, L_0x55d0c5f18bf0;  1 drivers
v0x55d0c5ade8e0_0 .net "w2", 0 0, L_0x55d0c5f18cd0;  1 drivers
v0x55d0c5ade9a0_0 .net "w3", 0 0, L_0x55d0c5f18d40;  1 drivers
v0x55d0c5adea60_0 .net "w4", 0 0, L_0x55d0c5f18e00;  1 drivers
v0x55d0c5adebb0_0 .net "w5", 0 0, L_0x55d0c5f18e70;  1 drivers
S_0x55d0c5adf760 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5ad8350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5ae6380_0 .net "a", 7 0, L_0x55d0c5f1f4b0;  1 drivers
v0x55d0c5ae6480_0 .net "b", 7 0, L_0x55d0c5f1f5a0;  1 drivers
v0x55d0c5ae6560_0 .net "ca", 7 0, L_0x55d0c5f1f320;  1 drivers
v0x55d0c5ae6620_0 .net "cin", 7 0, L_0x55d0c5f1f690;  1 drivers
v0x55d0c5ae6700_0 .net "sum", 7 0, L_0x55d0c5f1f1e0;  1 drivers
L_0x55d0c5f1c680 .part L_0x55d0c5f1f4b0, 0, 4;
L_0x55d0c5f1c720 .part L_0x55d0c5f1f5a0, 0, 4;
L_0x55d0c5f1c7c0 .part L_0x55d0c5f1f690, 0, 4;
L_0x55d0c5f1ef10 .part L_0x55d0c5f1f4b0, 4, 4;
L_0x55d0c5f1f000 .part L_0x55d0c5f1f5a0, 4, 4;
L_0x55d0c5f1f0f0 .part L_0x55d0c5f1f690, 4, 4;
L_0x55d0c5f1f1e0 .concat8 [ 4 4 0 0], L_0x55d0c5f1c470, L_0x55d0c5f1ed00;
L_0x55d0c5f1f320 .concat8 [ 4 4 0 0], L_0x55d0c5f1c510, L_0x55d0c5f1eda0;
S_0x55d0c5adf9d0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5adf760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ae29c0_0 .net "a", 3 0, L_0x55d0c5f1c680;  1 drivers
v0x55d0c5ae2ac0_0 .net "b", 3 0, L_0x55d0c5f1c720;  1 drivers
v0x55d0c5ae2ba0_0 .net "ca", 3 0, L_0x55d0c5f1c510;  1 drivers
v0x55d0c5ae2c60_0 .net "cin", 3 0, L_0x55d0c5f1c7c0;  1 drivers
v0x55d0c5ae2d40_0 .net "sum", 3 0, L_0x55d0c5f1c470;  1 drivers
L_0x55d0c5f1a4f0 .part L_0x55d0c5f1c680, 0, 1;
L_0x55d0c5f1a620 .part L_0x55d0c5f1c720, 0, 1;
L_0x55d0c5f1a750 .part L_0x55d0c5f1c7c0, 0, 1;
L_0x55d0c5f1ad20 .part L_0x55d0c5f1c680, 1, 1;
L_0x55d0c5f1ae50 .part L_0x55d0c5f1c720, 1, 1;
L_0x55d0c5f1af80 .part L_0x55d0c5f1c7c0, 1, 1;
L_0x55d0c5f1b640 .part L_0x55d0c5f1c680, 2, 1;
L_0x55d0c5f1b770 .part L_0x55d0c5f1c720, 2, 1;
L_0x55d0c5f1b8f0 .part L_0x55d0c5f1c7c0, 2, 1;
L_0x55d0c5f1bec0 .part L_0x55d0c5f1c680, 3, 1;
L_0x55d0c5f1c080 .part L_0x55d0c5f1c720, 3, 1;
L_0x55d0c5f1c240 .part L_0x55d0c5f1c7c0, 3, 1;
L_0x55d0c5f1c470 .concat8 [ 1 1 1 1], L_0x55d0c5f19fd0, L_0x55d0c5f1a8f0, L_0x55d0c5f1b120, L_0x55d0c5f1ba90;
L_0x55d0c5f1c510 .concat8 [ 1 1 1 1], L_0x55d0c5f1a3e0, L_0x55d0c5f1ac10, L_0x55d0c5f1b530, L_0x55d0c5f1bdb0;
S_0x55d0c5adfc50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5adf9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f195d0 .functor XOR 1, L_0x55d0c5f1a4f0, L_0x55d0c5f1a620, C4<0>, C4<0>;
L_0x55d0c5f19fd0 .functor XOR 1, L_0x55d0c5f195d0, L_0x55d0c5f1a750, C4<0>, C4<0>;
L_0x55d0c5f1a090 .functor AND 1, L_0x55d0c5f1a4f0, L_0x55d0c5f1a620, C4<1>, C4<1>;
L_0x55d0c5f1a1a0 .functor AND 1, L_0x55d0c5f1a4f0, L_0x55d0c5f1a750, C4<1>, C4<1>;
L_0x55d0c5f1a260 .functor AND 1, L_0x55d0c5f1a620, L_0x55d0c5f1a750, C4<1>, C4<1>;
L_0x55d0c5f1a2d0 .functor OR 1, L_0x55d0c5f1a090, L_0x55d0c5f1a1a0, C4<0>, C4<0>;
L_0x55d0c5f1a3e0 .functor OR 1, L_0x55d0c5f1a260, L_0x55d0c5f1a2d0, C4<0>, C4<0>;
v0x55d0c5adfef0_0 .net "a", 0 0, L_0x55d0c5f1a4f0;  1 drivers
v0x55d0c5adffd0_0 .net "b", 0 0, L_0x55d0c5f1a620;  1 drivers
v0x55d0c5ae0090_0 .net "ca", 0 0, L_0x55d0c5f1a3e0;  1 drivers
v0x55d0c5ae0160_0 .net "cin", 0 0, L_0x55d0c5f1a750;  1 drivers
v0x55d0c5ae0220_0 .net "sum", 0 0, L_0x55d0c5f19fd0;  1 drivers
v0x55d0c5ae0330_0 .net "w1", 0 0, L_0x55d0c5f195d0;  1 drivers
v0x55d0c5ae03f0_0 .net "w2", 0 0, L_0x55d0c5f1a090;  1 drivers
v0x55d0c5ae04b0_0 .net "w3", 0 0, L_0x55d0c5f1a1a0;  1 drivers
v0x55d0c5ae0570_0 .net "w4", 0 0, L_0x55d0c5f1a260;  1 drivers
v0x55d0c5ae06c0_0 .net "w5", 0 0, L_0x55d0c5f1a2d0;  1 drivers
S_0x55d0c5ae0820 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5adf9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f1a880 .functor XOR 1, L_0x55d0c5f1ad20, L_0x55d0c5f1ae50, C4<0>, C4<0>;
L_0x55d0c5f1a8f0 .functor XOR 1, L_0x55d0c5f1a880, L_0x55d0c5f1af80, C4<0>, C4<0>;
L_0x55d0c5f1a960 .functor AND 1, L_0x55d0c5f1ad20, L_0x55d0c5f1ae50, C4<1>, C4<1>;
L_0x55d0c5f1a9d0 .functor AND 1, L_0x55d0c5f1ad20, L_0x55d0c5f1af80, C4<1>, C4<1>;
L_0x55d0c5f1aa90 .functor AND 1, L_0x55d0c5f1ae50, L_0x55d0c5f1af80, C4<1>, C4<1>;
L_0x55d0c5f1ab00 .functor OR 1, L_0x55d0c5f1a960, L_0x55d0c5f1a9d0, C4<0>, C4<0>;
L_0x55d0c5f1ac10 .functor OR 1, L_0x55d0c5f1aa90, L_0x55d0c5f1ab00, C4<0>, C4<0>;
v0x55d0c5ae0a40_0 .net "a", 0 0, L_0x55d0c5f1ad20;  1 drivers
v0x55d0c5ae0b00_0 .net "b", 0 0, L_0x55d0c5f1ae50;  1 drivers
v0x55d0c5ae0bc0_0 .net "ca", 0 0, L_0x55d0c5f1ac10;  1 drivers
v0x55d0c5ae0c90_0 .net "cin", 0 0, L_0x55d0c5f1af80;  1 drivers
v0x55d0c5ae0d50_0 .net "sum", 0 0, L_0x55d0c5f1a8f0;  1 drivers
v0x55d0c5ae0e60_0 .net "w1", 0 0, L_0x55d0c5f1a880;  1 drivers
v0x55d0c5ae0f20_0 .net "w2", 0 0, L_0x55d0c5f1a960;  1 drivers
v0x55d0c5ae0fe0_0 .net "w3", 0 0, L_0x55d0c5f1a9d0;  1 drivers
v0x55d0c5ae10a0_0 .net "w4", 0 0, L_0x55d0c5f1aa90;  1 drivers
v0x55d0c5ae11f0_0 .net "w5", 0 0, L_0x55d0c5f1ab00;  1 drivers
S_0x55d0c5ae1350 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5adf9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f1b0b0 .functor XOR 1, L_0x55d0c5f1b640, L_0x55d0c5f1b770, C4<0>, C4<0>;
L_0x55d0c5f1b120 .functor XOR 1, L_0x55d0c5f1b0b0, L_0x55d0c5f1b8f0, C4<0>, C4<0>;
L_0x55d0c5f1b1e0 .functor AND 1, L_0x55d0c5f1b640, L_0x55d0c5f1b770, C4<1>, C4<1>;
L_0x55d0c5f1b2f0 .functor AND 1, L_0x55d0c5f1b640, L_0x55d0c5f1b8f0, C4<1>, C4<1>;
L_0x55d0c5f1b3b0 .functor AND 1, L_0x55d0c5f1b770, L_0x55d0c5f1b8f0, C4<1>, C4<1>;
L_0x55d0c5f1b420 .functor OR 1, L_0x55d0c5f1b1e0, L_0x55d0c5f1b2f0, C4<0>, C4<0>;
L_0x55d0c5f1b530 .functor OR 1, L_0x55d0c5f1b3b0, L_0x55d0c5f1b420, C4<0>, C4<0>;
v0x55d0c5ae1580_0 .net "a", 0 0, L_0x55d0c5f1b640;  1 drivers
v0x55d0c5ae1640_0 .net "b", 0 0, L_0x55d0c5f1b770;  1 drivers
v0x55d0c5ae1700_0 .net "ca", 0 0, L_0x55d0c5f1b530;  1 drivers
v0x55d0c5ae17d0_0 .net "cin", 0 0, L_0x55d0c5f1b8f0;  1 drivers
v0x55d0c5ae1890_0 .net "sum", 0 0, L_0x55d0c5f1b120;  1 drivers
v0x55d0c5ae19a0_0 .net "w1", 0 0, L_0x55d0c5f1b0b0;  1 drivers
v0x55d0c5ae1a60_0 .net "w2", 0 0, L_0x55d0c5f1b1e0;  1 drivers
v0x55d0c5ae1b20_0 .net "w3", 0 0, L_0x55d0c5f1b2f0;  1 drivers
v0x55d0c5ae1be0_0 .net "w4", 0 0, L_0x55d0c5f1b3b0;  1 drivers
v0x55d0c5ae1d30_0 .net "w5", 0 0, L_0x55d0c5f1b420;  1 drivers
S_0x55d0c5ae1e90 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5adf9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f1ba20 .functor XOR 1, L_0x55d0c5f1bec0, L_0x55d0c5f1c080, C4<0>, C4<0>;
L_0x55d0c5f1ba90 .functor XOR 1, L_0x55d0c5f1ba20, L_0x55d0c5f1c240, C4<0>, C4<0>;
L_0x55d0c5f1bb00 .functor AND 1, L_0x55d0c5f1bec0, L_0x55d0c5f1c080, C4<1>, C4<1>;
L_0x55d0c5f1bb70 .functor AND 1, L_0x55d0c5f1bec0, L_0x55d0c5f1c240, C4<1>, C4<1>;
L_0x55d0c5f1bc30 .functor AND 1, L_0x55d0c5f1c080, L_0x55d0c5f1c240, C4<1>, C4<1>;
L_0x55d0c5f1bca0 .functor OR 1, L_0x55d0c5f1bb00, L_0x55d0c5f1bb70, C4<0>, C4<0>;
L_0x55d0c5f1bdb0 .functor OR 1, L_0x55d0c5f1bc30, L_0x55d0c5f1bca0, C4<0>, C4<0>;
v0x55d0c5ae2090_0 .net "a", 0 0, L_0x55d0c5f1bec0;  1 drivers
v0x55d0c5ae2170_0 .net "b", 0 0, L_0x55d0c5f1c080;  1 drivers
v0x55d0c5ae2230_0 .net "ca", 0 0, L_0x55d0c5f1bdb0;  1 drivers
v0x55d0c5ae2300_0 .net "cin", 0 0, L_0x55d0c5f1c240;  1 drivers
v0x55d0c5ae23c0_0 .net "sum", 0 0, L_0x55d0c5f1ba90;  1 drivers
v0x55d0c5ae24d0_0 .net "w1", 0 0, L_0x55d0c5f1ba20;  1 drivers
v0x55d0c5ae2590_0 .net "w2", 0 0, L_0x55d0c5f1bb00;  1 drivers
v0x55d0c5ae2650_0 .net "w3", 0 0, L_0x55d0c5f1bb70;  1 drivers
v0x55d0c5ae2710_0 .net "w4", 0 0, L_0x55d0c5f1bc30;  1 drivers
v0x55d0c5ae2860_0 .net "w5", 0 0, L_0x55d0c5f1bca0;  1 drivers
S_0x55d0c5ae2ec0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5adf760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5ae5e80_0 .net "a", 3 0, L_0x55d0c5f1ef10;  1 drivers
v0x55d0c5ae5f80_0 .net "b", 3 0, L_0x55d0c5f1f000;  1 drivers
v0x55d0c5ae6060_0 .net "ca", 3 0, L_0x55d0c5f1eda0;  1 drivers
v0x55d0c5ae6120_0 .net "cin", 3 0, L_0x55d0c5f1f0f0;  1 drivers
v0x55d0c5ae6200_0 .net "sum", 3 0, L_0x55d0c5f1ed00;  1 drivers
L_0x55d0c5f1cd80 .part L_0x55d0c5f1ef10, 0, 1;
L_0x55d0c5f1ceb0 .part L_0x55d0c5f1f000, 0, 1;
L_0x55d0c5f1cfe0 .part L_0x55d0c5f1f0f0, 0, 1;
L_0x55d0c5f1d5b0 .part L_0x55d0c5f1ef10, 1, 1;
L_0x55d0c5f1d6e0 .part L_0x55d0c5f1f000, 1, 1;
L_0x55d0c5f1d810 .part L_0x55d0c5f1f0f0, 1, 1;
L_0x55d0c5f1ded0 .part L_0x55d0c5f1ef10, 2, 1;
L_0x55d0c5f1e000 .part L_0x55d0c5f1f000, 2, 1;
L_0x55d0c5f1e180 .part L_0x55d0c5f1f0f0, 2, 1;
L_0x55d0c5f1e750 .part L_0x55d0c5f1ef10, 3, 1;
L_0x55d0c5f1e910 .part L_0x55d0c5f1f000, 3, 1;
L_0x55d0c5f1ead0 .part L_0x55d0c5f1f0f0, 3, 1;
L_0x55d0c5f1ed00 .concat8 [ 1 1 1 1], L_0x55d0c5f1c860, L_0x55d0c5f1d180, L_0x55d0c5f1d9b0, L_0x55d0c5f1e320;
L_0x55d0c5f1eda0 .concat8 [ 1 1 1 1], L_0x55d0c5f1cc70, L_0x55d0c5f1d4a0, L_0x55d0c5f1ddc0, L_0x55d0c5f1e640;
S_0x55d0c5ae3130 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ae2ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f1c400 .functor XOR 1, L_0x55d0c5f1cd80, L_0x55d0c5f1ceb0, C4<0>, C4<0>;
L_0x55d0c5f1c860 .functor XOR 1, L_0x55d0c5f1c400, L_0x55d0c5f1cfe0, C4<0>, C4<0>;
L_0x55d0c5f1c920 .functor AND 1, L_0x55d0c5f1cd80, L_0x55d0c5f1ceb0, C4<1>, C4<1>;
L_0x55d0c5f1ca30 .functor AND 1, L_0x55d0c5f1cd80, L_0x55d0c5f1cfe0, C4<1>, C4<1>;
L_0x55d0c5f1caf0 .functor AND 1, L_0x55d0c5f1ceb0, L_0x55d0c5f1cfe0, C4<1>, C4<1>;
L_0x55d0c5f1cb60 .functor OR 1, L_0x55d0c5f1c920, L_0x55d0c5f1ca30, C4<0>, C4<0>;
L_0x55d0c5f1cc70 .functor OR 1, L_0x55d0c5f1caf0, L_0x55d0c5f1cb60, C4<0>, C4<0>;
v0x55d0c5ae33b0_0 .net "a", 0 0, L_0x55d0c5f1cd80;  1 drivers
v0x55d0c5ae3490_0 .net "b", 0 0, L_0x55d0c5f1ceb0;  1 drivers
v0x55d0c5ae3550_0 .net "ca", 0 0, L_0x55d0c5f1cc70;  1 drivers
v0x55d0c5ae3620_0 .net "cin", 0 0, L_0x55d0c5f1cfe0;  1 drivers
v0x55d0c5ae36e0_0 .net "sum", 0 0, L_0x55d0c5f1c860;  1 drivers
v0x55d0c5ae37f0_0 .net "w1", 0 0, L_0x55d0c5f1c400;  1 drivers
v0x55d0c5ae38b0_0 .net "w2", 0 0, L_0x55d0c5f1c920;  1 drivers
v0x55d0c5ae3970_0 .net "w3", 0 0, L_0x55d0c5f1ca30;  1 drivers
v0x55d0c5ae3a30_0 .net "w4", 0 0, L_0x55d0c5f1caf0;  1 drivers
v0x55d0c5ae3b80_0 .net "w5", 0 0, L_0x55d0c5f1cb60;  1 drivers
S_0x55d0c5ae3ce0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ae2ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f1d110 .functor XOR 1, L_0x55d0c5f1d5b0, L_0x55d0c5f1d6e0, C4<0>, C4<0>;
L_0x55d0c5f1d180 .functor XOR 1, L_0x55d0c5f1d110, L_0x55d0c5f1d810, C4<0>, C4<0>;
L_0x55d0c5f1d1f0 .functor AND 1, L_0x55d0c5f1d5b0, L_0x55d0c5f1d6e0, C4<1>, C4<1>;
L_0x55d0c5f1d260 .functor AND 1, L_0x55d0c5f1d5b0, L_0x55d0c5f1d810, C4<1>, C4<1>;
L_0x55d0c5f1d320 .functor AND 1, L_0x55d0c5f1d6e0, L_0x55d0c5f1d810, C4<1>, C4<1>;
L_0x55d0c5f1d390 .functor OR 1, L_0x55d0c5f1d1f0, L_0x55d0c5f1d260, C4<0>, C4<0>;
L_0x55d0c5f1d4a0 .functor OR 1, L_0x55d0c5f1d320, L_0x55d0c5f1d390, C4<0>, C4<0>;
v0x55d0c5ae3f00_0 .net "a", 0 0, L_0x55d0c5f1d5b0;  1 drivers
v0x55d0c5ae3fc0_0 .net "b", 0 0, L_0x55d0c5f1d6e0;  1 drivers
v0x55d0c5ae4080_0 .net "ca", 0 0, L_0x55d0c5f1d4a0;  1 drivers
v0x55d0c5ae4150_0 .net "cin", 0 0, L_0x55d0c5f1d810;  1 drivers
v0x55d0c5ae4210_0 .net "sum", 0 0, L_0x55d0c5f1d180;  1 drivers
v0x55d0c5ae4320_0 .net "w1", 0 0, L_0x55d0c5f1d110;  1 drivers
v0x55d0c5ae43e0_0 .net "w2", 0 0, L_0x55d0c5f1d1f0;  1 drivers
v0x55d0c5ae44a0_0 .net "w3", 0 0, L_0x55d0c5f1d260;  1 drivers
v0x55d0c5ae4560_0 .net "w4", 0 0, L_0x55d0c5f1d320;  1 drivers
v0x55d0c5ae46b0_0 .net "w5", 0 0, L_0x55d0c5f1d390;  1 drivers
S_0x55d0c5ae4810 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ae2ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f1d940 .functor XOR 1, L_0x55d0c5f1ded0, L_0x55d0c5f1e000, C4<0>, C4<0>;
L_0x55d0c5f1d9b0 .functor XOR 1, L_0x55d0c5f1d940, L_0x55d0c5f1e180, C4<0>, C4<0>;
L_0x55d0c5f1da70 .functor AND 1, L_0x55d0c5f1ded0, L_0x55d0c5f1e000, C4<1>, C4<1>;
L_0x55d0c5f1db80 .functor AND 1, L_0x55d0c5f1ded0, L_0x55d0c5f1e180, C4<1>, C4<1>;
L_0x55d0c5f1dc40 .functor AND 1, L_0x55d0c5f1e000, L_0x55d0c5f1e180, C4<1>, C4<1>;
L_0x55d0c5f1dcb0 .functor OR 1, L_0x55d0c5f1da70, L_0x55d0c5f1db80, C4<0>, C4<0>;
L_0x55d0c5f1ddc0 .functor OR 1, L_0x55d0c5f1dc40, L_0x55d0c5f1dcb0, C4<0>, C4<0>;
v0x55d0c5ae4a40_0 .net "a", 0 0, L_0x55d0c5f1ded0;  1 drivers
v0x55d0c5ae4b00_0 .net "b", 0 0, L_0x55d0c5f1e000;  1 drivers
v0x55d0c5ae4bc0_0 .net "ca", 0 0, L_0x55d0c5f1ddc0;  1 drivers
v0x55d0c5ae4c90_0 .net "cin", 0 0, L_0x55d0c5f1e180;  1 drivers
v0x55d0c5ae4d50_0 .net "sum", 0 0, L_0x55d0c5f1d9b0;  1 drivers
v0x55d0c5ae4e60_0 .net "w1", 0 0, L_0x55d0c5f1d940;  1 drivers
v0x55d0c5ae4f20_0 .net "w2", 0 0, L_0x55d0c5f1da70;  1 drivers
v0x55d0c5ae4fe0_0 .net "w3", 0 0, L_0x55d0c5f1db80;  1 drivers
v0x55d0c5ae50a0_0 .net "w4", 0 0, L_0x55d0c5f1dc40;  1 drivers
v0x55d0c5ae51f0_0 .net "w5", 0 0, L_0x55d0c5f1dcb0;  1 drivers
S_0x55d0c5ae5350 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ae2ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f1e2b0 .functor XOR 1, L_0x55d0c5f1e750, L_0x55d0c5f1e910, C4<0>, C4<0>;
L_0x55d0c5f1e320 .functor XOR 1, L_0x55d0c5f1e2b0, L_0x55d0c5f1ead0, C4<0>, C4<0>;
L_0x55d0c5f1e390 .functor AND 1, L_0x55d0c5f1e750, L_0x55d0c5f1e910, C4<1>, C4<1>;
L_0x55d0c5f1e400 .functor AND 1, L_0x55d0c5f1e750, L_0x55d0c5f1ead0, C4<1>, C4<1>;
L_0x55d0c5f1e4c0 .functor AND 1, L_0x55d0c5f1e910, L_0x55d0c5f1ead0, C4<1>, C4<1>;
L_0x55d0c5f1e530 .functor OR 1, L_0x55d0c5f1e390, L_0x55d0c5f1e400, C4<0>, C4<0>;
L_0x55d0c5f1e640 .functor OR 1, L_0x55d0c5f1e4c0, L_0x55d0c5f1e530, C4<0>, C4<0>;
v0x55d0c5ae5550_0 .net "a", 0 0, L_0x55d0c5f1e750;  1 drivers
v0x55d0c5ae5630_0 .net "b", 0 0, L_0x55d0c5f1e910;  1 drivers
v0x55d0c5ae56f0_0 .net "ca", 0 0, L_0x55d0c5f1e640;  1 drivers
v0x55d0c5ae57c0_0 .net "cin", 0 0, L_0x55d0c5f1ead0;  1 drivers
v0x55d0c5ae5880_0 .net "sum", 0 0, L_0x55d0c5f1e320;  1 drivers
v0x55d0c5ae5990_0 .net "w1", 0 0, L_0x55d0c5f1e2b0;  1 drivers
v0x55d0c5ae5a50_0 .net "w2", 0 0, L_0x55d0c5f1e390;  1 drivers
v0x55d0c5ae5b10_0 .net "w3", 0 0, L_0x55d0c5f1e400;  1 drivers
v0x55d0c5ae5bd0_0 .net "w4", 0 0, L_0x55d0c5f1e4c0;  1 drivers
v0x55d0c5ae5d20_0 .net "w5", 0 0, L_0x55d0c5f1e530;  1 drivers
S_0x55d0c5ae7370 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c5ac9340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5b24bb0_0 .net "a", 31 0, L_0x55d0c5f371e0;  1 drivers
v0x55d0c5b24cb0_0 .net "b", 31 0, L_0x55d0c5f372d0;  1 drivers
v0x55d0c5b24d90_0 .net "ca", 31 0, L_0x55d0c5f37050;  1 drivers
v0x55d0c5b24e50_0 .net "cin", 31 0, L_0x55d0c5f373c0;  1 drivers
v0x55d0c5b24f30_0 .net "sum", 31 0, L_0x55d0c5f36f10;  1 drivers
L_0x55d0c5f2b650 .part L_0x55d0c5f371e0, 0, 16;
L_0x55d0c5f2b6f0 .part L_0x55d0c5f372d0, 0, 16;
L_0x55d0c5f2b790 .part L_0x55d0c5f373c0, 0, 16;
L_0x55d0c5f36c40 .part L_0x55d0c5f371e0, 16, 16;
L_0x55d0c5f36d30 .part L_0x55d0c5f372d0, 16, 16;
L_0x55d0c5f36e20 .part L_0x55d0c5f373c0, 16, 16;
L_0x55d0c5f36f10 .concat8 [ 16 16 0 0], L_0x55d0c5f2b380, L_0x55d0c5f36970;
L_0x55d0c5f37050 .concat8 [ 16 16 0 0], L_0x55d0c5f2b4c0, L_0x55d0c5f36ab0;
S_0x55d0c5ae75e0 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5ae7370;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5b15b90_0 .net "a", 15 0, L_0x55d0c5f2b650;  1 drivers
v0x55d0c5b15c90_0 .net "b", 15 0, L_0x55d0c5f2b6f0;  1 drivers
v0x55d0c5b15d70_0 .net "ca", 15 0, L_0x55d0c5f2b4c0;  1 drivers
v0x55d0c5b15e30_0 .net "cin", 15 0, L_0x55d0c5f2b790;  1 drivers
v0x55d0c5b15f10_0 .net "sum", 15 0, L_0x55d0c5f2b380;  1 drivers
L_0x55d0c5f257f0 .part L_0x55d0c5f2b650, 0, 8;
L_0x55d0c5f25890 .part L_0x55d0c5f2b6f0, 0, 8;
L_0x55d0c5f25930 .part L_0x55d0c5f2b790, 0, 8;
L_0x55d0c5f2b0b0 .part L_0x55d0c5f2b650, 8, 8;
L_0x55d0c5f2b1a0 .part L_0x55d0c5f2b6f0, 8, 8;
L_0x55d0c5f2b290 .part L_0x55d0c5f2b790, 8, 8;
L_0x55d0c5f2b380 .concat8 [ 8 8 0 0], L_0x55d0c5f25520, L_0x55d0c5f2ade0;
L_0x55d0c5f2b4c0 .concat8 [ 8 8 0 0], L_0x55d0c5f25660, L_0x55d0c5f2af20;
S_0x55d0c5ae7860 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5ae75e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b0e4d0_0 .net "a", 7 0, L_0x55d0c5f257f0;  1 drivers
v0x55d0c5b0e5d0_0 .net "b", 7 0, L_0x55d0c5f25890;  1 drivers
v0x55d0c5b0e6b0_0 .net "ca", 7 0, L_0x55d0c5f25660;  1 drivers
v0x55d0c5b0e770_0 .net "cin", 7 0, L_0x55d0c5f25930;  1 drivers
v0x55d0c5b0e850_0 .net "sum", 7 0, L_0x55d0c5f25520;  1 drivers
L_0x55d0c5f22880 .part L_0x55d0c5f257f0, 0, 4;
L_0x55d0c5f22920 .part L_0x55d0c5f25890, 0, 4;
L_0x55d0c5f229c0 .part L_0x55d0c5f25930, 0, 4;
L_0x55d0c5f25210 .part L_0x55d0c5f257f0, 4, 4;
L_0x55d0c5f25300 .part L_0x55d0c5f25890, 4, 4;
L_0x55d0c5f253f0 .part L_0x55d0c5f25930, 4, 4;
L_0x55d0c5f25520 .concat8 [ 4 4 0 0], L_0x55d0c5f22670, L_0x55d0c5f25000;
L_0x55d0c5f25660 .concat8 [ 4 4 0 0], L_0x55d0c5f22710, L_0x55d0c5f250a0;
S_0x55d0c5ae7b00 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5ae7860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5aeab10_0 .net "a", 3 0, L_0x55d0c5f22880;  1 drivers
v0x55d0c5aeac10_0 .net "b", 3 0, L_0x55d0c5f22920;  1 drivers
v0x55d0c5aeacf0_0 .net "ca", 3 0, L_0x55d0c5f22710;  1 drivers
v0x55d0c5aeadb0_0 .net "cin", 3 0, L_0x55d0c5f229c0;  1 drivers
v0x55d0c5aeae90_0 .net "sum", 3 0, L_0x55d0c5f22670;  1 drivers
L_0x55d0c5f206f0 .part L_0x55d0c5f22880, 0, 1;
L_0x55d0c5f20820 .part L_0x55d0c5f22920, 0, 1;
L_0x55d0c5f20950 .part L_0x55d0c5f229c0, 0, 1;
L_0x55d0c5f20f20 .part L_0x55d0c5f22880, 1, 1;
L_0x55d0c5f21050 .part L_0x55d0c5f22920, 1, 1;
L_0x55d0c5f21180 .part L_0x55d0c5f229c0, 1, 1;
L_0x55d0c5f21840 .part L_0x55d0c5f22880, 2, 1;
L_0x55d0c5f21970 .part L_0x55d0c5f22920, 2, 1;
L_0x55d0c5f21af0 .part L_0x55d0c5f229c0, 2, 1;
L_0x55d0c5f220c0 .part L_0x55d0c5f22880, 3, 1;
L_0x55d0c5f22280 .part L_0x55d0c5f22920, 3, 1;
L_0x55d0c5f22440 .part L_0x55d0c5f229c0, 3, 1;
L_0x55d0c5f22670 .concat8 [ 1 1 1 1], L_0x55d0c5f201d0, L_0x55d0c5f20af0, L_0x55d0c5f21320, L_0x55d0c5f21c90;
L_0x55d0c5f22710 .concat8 [ 1 1 1 1], L_0x55d0c5f205e0, L_0x55d0c5f20e10, L_0x55d0c5f21730, L_0x55d0c5f21fb0;
S_0x55d0c5ae7da0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5ae7b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f1ec90 .functor XOR 1, L_0x55d0c5f206f0, L_0x55d0c5f20820, C4<0>, C4<0>;
L_0x55d0c5f201d0 .functor XOR 1, L_0x55d0c5f1ec90, L_0x55d0c5f20950, C4<0>, C4<0>;
L_0x55d0c5f20290 .functor AND 1, L_0x55d0c5f206f0, L_0x55d0c5f20820, C4<1>, C4<1>;
L_0x55d0c5f203a0 .functor AND 1, L_0x55d0c5f206f0, L_0x55d0c5f20950, C4<1>, C4<1>;
L_0x55d0c5f20460 .functor AND 1, L_0x55d0c5f20820, L_0x55d0c5f20950, C4<1>, C4<1>;
L_0x55d0c5f204d0 .functor OR 1, L_0x55d0c5f20290, L_0x55d0c5f203a0, C4<0>, C4<0>;
L_0x55d0c5f205e0 .functor OR 1, L_0x55d0c5f20460, L_0x55d0c5f204d0, C4<0>, C4<0>;
v0x55d0c5ae8040_0 .net "a", 0 0, L_0x55d0c5f206f0;  1 drivers
v0x55d0c5ae8120_0 .net "b", 0 0, L_0x55d0c5f20820;  1 drivers
v0x55d0c5ae81e0_0 .net "ca", 0 0, L_0x55d0c5f205e0;  1 drivers
v0x55d0c5ae82b0_0 .net "cin", 0 0, L_0x55d0c5f20950;  1 drivers
v0x55d0c5ae8370_0 .net "sum", 0 0, L_0x55d0c5f201d0;  1 drivers
v0x55d0c5ae8480_0 .net "w1", 0 0, L_0x55d0c5f1ec90;  1 drivers
v0x55d0c5ae8540_0 .net "w2", 0 0, L_0x55d0c5f20290;  1 drivers
v0x55d0c5ae8600_0 .net "w3", 0 0, L_0x55d0c5f203a0;  1 drivers
v0x55d0c5ae86c0_0 .net "w4", 0 0, L_0x55d0c5f20460;  1 drivers
v0x55d0c5ae8810_0 .net "w5", 0 0, L_0x55d0c5f204d0;  1 drivers
S_0x55d0c5ae8970 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5ae7b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f20a80 .functor XOR 1, L_0x55d0c5f20f20, L_0x55d0c5f21050, C4<0>, C4<0>;
L_0x55d0c5f20af0 .functor XOR 1, L_0x55d0c5f20a80, L_0x55d0c5f21180, C4<0>, C4<0>;
L_0x55d0c5f20b60 .functor AND 1, L_0x55d0c5f20f20, L_0x55d0c5f21050, C4<1>, C4<1>;
L_0x55d0c5f20bd0 .functor AND 1, L_0x55d0c5f20f20, L_0x55d0c5f21180, C4<1>, C4<1>;
L_0x55d0c5f20c90 .functor AND 1, L_0x55d0c5f21050, L_0x55d0c5f21180, C4<1>, C4<1>;
L_0x55d0c5f20d00 .functor OR 1, L_0x55d0c5f20b60, L_0x55d0c5f20bd0, C4<0>, C4<0>;
L_0x55d0c5f20e10 .functor OR 1, L_0x55d0c5f20c90, L_0x55d0c5f20d00, C4<0>, C4<0>;
v0x55d0c5ae8b90_0 .net "a", 0 0, L_0x55d0c5f20f20;  1 drivers
v0x55d0c5ae8c50_0 .net "b", 0 0, L_0x55d0c5f21050;  1 drivers
v0x55d0c5ae8d10_0 .net "ca", 0 0, L_0x55d0c5f20e10;  1 drivers
v0x55d0c5ae8de0_0 .net "cin", 0 0, L_0x55d0c5f21180;  1 drivers
v0x55d0c5ae8ea0_0 .net "sum", 0 0, L_0x55d0c5f20af0;  1 drivers
v0x55d0c5ae8fb0_0 .net "w1", 0 0, L_0x55d0c5f20a80;  1 drivers
v0x55d0c5ae9070_0 .net "w2", 0 0, L_0x55d0c5f20b60;  1 drivers
v0x55d0c5ae9130_0 .net "w3", 0 0, L_0x55d0c5f20bd0;  1 drivers
v0x55d0c5ae91f0_0 .net "w4", 0 0, L_0x55d0c5f20c90;  1 drivers
v0x55d0c5ae9340_0 .net "w5", 0 0, L_0x55d0c5f20d00;  1 drivers
S_0x55d0c5ae94a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5ae7b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f212b0 .functor XOR 1, L_0x55d0c5f21840, L_0x55d0c5f21970, C4<0>, C4<0>;
L_0x55d0c5f21320 .functor XOR 1, L_0x55d0c5f212b0, L_0x55d0c5f21af0, C4<0>, C4<0>;
L_0x55d0c5f213e0 .functor AND 1, L_0x55d0c5f21840, L_0x55d0c5f21970, C4<1>, C4<1>;
L_0x55d0c5f214f0 .functor AND 1, L_0x55d0c5f21840, L_0x55d0c5f21af0, C4<1>, C4<1>;
L_0x55d0c5f215b0 .functor AND 1, L_0x55d0c5f21970, L_0x55d0c5f21af0, C4<1>, C4<1>;
L_0x55d0c5f21620 .functor OR 1, L_0x55d0c5f213e0, L_0x55d0c5f214f0, C4<0>, C4<0>;
L_0x55d0c5f21730 .functor OR 1, L_0x55d0c5f215b0, L_0x55d0c5f21620, C4<0>, C4<0>;
v0x55d0c5ae96d0_0 .net "a", 0 0, L_0x55d0c5f21840;  1 drivers
v0x55d0c5ae9790_0 .net "b", 0 0, L_0x55d0c5f21970;  1 drivers
v0x55d0c5ae9850_0 .net "ca", 0 0, L_0x55d0c5f21730;  1 drivers
v0x55d0c5ae9920_0 .net "cin", 0 0, L_0x55d0c5f21af0;  1 drivers
v0x55d0c5ae99e0_0 .net "sum", 0 0, L_0x55d0c5f21320;  1 drivers
v0x55d0c5ae9af0_0 .net "w1", 0 0, L_0x55d0c5f212b0;  1 drivers
v0x55d0c5ae9bb0_0 .net "w2", 0 0, L_0x55d0c5f213e0;  1 drivers
v0x55d0c5ae9c70_0 .net "w3", 0 0, L_0x55d0c5f214f0;  1 drivers
v0x55d0c5ae9d30_0 .net "w4", 0 0, L_0x55d0c5f215b0;  1 drivers
v0x55d0c5ae9e80_0 .net "w5", 0 0, L_0x55d0c5f21620;  1 drivers
S_0x55d0c5ae9fe0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5ae7b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f21c20 .functor XOR 1, L_0x55d0c5f220c0, L_0x55d0c5f22280, C4<0>, C4<0>;
L_0x55d0c5f21c90 .functor XOR 1, L_0x55d0c5f21c20, L_0x55d0c5f22440, C4<0>, C4<0>;
L_0x55d0c5f21d00 .functor AND 1, L_0x55d0c5f220c0, L_0x55d0c5f22280, C4<1>, C4<1>;
L_0x55d0c5f21d70 .functor AND 1, L_0x55d0c5f220c0, L_0x55d0c5f22440, C4<1>, C4<1>;
L_0x55d0c5f21e30 .functor AND 1, L_0x55d0c5f22280, L_0x55d0c5f22440, C4<1>, C4<1>;
L_0x55d0c5f21ea0 .functor OR 1, L_0x55d0c5f21d00, L_0x55d0c5f21d70, C4<0>, C4<0>;
L_0x55d0c5f21fb0 .functor OR 1, L_0x55d0c5f21e30, L_0x55d0c5f21ea0, C4<0>, C4<0>;
v0x55d0c5aea1e0_0 .net "a", 0 0, L_0x55d0c5f220c0;  1 drivers
v0x55d0c5aea2c0_0 .net "b", 0 0, L_0x55d0c5f22280;  1 drivers
v0x55d0c5aea380_0 .net "ca", 0 0, L_0x55d0c5f21fb0;  1 drivers
v0x55d0c5aea450_0 .net "cin", 0 0, L_0x55d0c5f22440;  1 drivers
v0x55d0c5aea510_0 .net "sum", 0 0, L_0x55d0c5f21c90;  1 drivers
v0x55d0c5aea620_0 .net "w1", 0 0, L_0x55d0c5f21c20;  1 drivers
v0x55d0c5aea6e0_0 .net "w2", 0 0, L_0x55d0c5f21d00;  1 drivers
v0x55d0c5aea7a0_0 .net "w3", 0 0, L_0x55d0c5f21d70;  1 drivers
v0x55d0c5aea860_0 .net "w4", 0 0, L_0x55d0c5f21e30;  1 drivers
v0x55d0c5aea9b0_0 .net "w5", 0 0, L_0x55d0c5f21ea0;  1 drivers
S_0x55d0c5aeb010 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5ae7860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b0dfd0_0 .net "a", 3 0, L_0x55d0c5f25210;  1 drivers
v0x55d0c5b0e0d0_0 .net "b", 3 0, L_0x55d0c5f25300;  1 drivers
v0x55d0c5b0e1b0_0 .net "ca", 3 0, L_0x55d0c5f250a0;  1 drivers
v0x55d0c5b0e270_0 .net "cin", 3 0, L_0x55d0c5f253f0;  1 drivers
v0x55d0c5b0e350_0 .net "sum", 3 0, L_0x55d0c5f25000;  1 drivers
L_0x55d0c5f22fc0 .part L_0x55d0c5f25210, 0, 1;
L_0x55d0c5f230f0 .part L_0x55d0c5f25300, 0, 1;
L_0x55d0c5f23220 .part L_0x55d0c5f253f0, 0, 1;
L_0x55d0c5f23830 .part L_0x55d0c5f25210, 1, 1;
L_0x55d0c5f23960 .part L_0x55d0c5f25300, 1, 1;
L_0x55d0c5f23a90 .part L_0x55d0c5f253f0, 1, 1;
L_0x55d0c5f241d0 .part L_0x55d0c5f25210, 2, 1;
L_0x55d0c5f24300 .part L_0x55d0c5f25300, 2, 1;
L_0x55d0c5f24480 .part L_0x55d0c5f253f0, 2, 1;
L_0x55d0c5f24a50 .part L_0x55d0c5f25210, 3, 1;
L_0x55d0c5f24c10 .part L_0x55d0c5f25300, 3, 1;
L_0x55d0c5f24dd0 .part L_0x55d0c5f253f0, 3, 1;
L_0x55d0c5f25000 .concat8 [ 1 1 1 1], L_0x55d0c5f22a60, L_0x55d0c5f233c0, L_0x55d0c5f23c70, L_0x55d0c5f24620;
L_0x55d0c5f250a0 .concat8 [ 1 1 1 1], L_0x55d0c5f22eb0, L_0x55d0c5f23720, L_0x55d0c5f240c0, L_0x55d0c5f24940;
S_0x55d0c5aeb280 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5aeb010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f22600 .functor XOR 1, L_0x55d0c5f22fc0, L_0x55d0c5f230f0, C4<0>, C4<0>;
L_0x55d0c5f22a60 .functor XOR 1, L_0x55d0c5f22600, L_0x55d0c5f23220, C4<0>, C4<0>;
L_0x55d0c5f22b20 .functor AND 1, L_0x55d0c5f22fc0, L_0x55d0c5f230f0, C4<1>, C4<1>;
L_0x55d0c5f22c30 .functor AND 1, L_0x55d0c5f22fc0, L_0x55d0c5f23220, C4<1>, C4<1>;
L_0x55d0c5f22cf0 .functor AND 1, L_0x55d0c5f230f0, L_0x55d0c5f23220, C4<1>, C4<1>;
L_0x55d0c5f22d60 .functor OR 1, L_0x55d0c5f22b20, L_0x55d0c5f22c30, C4<0>, C4<0>;
L_0x55d0c5f22eb0 .functor OR 1, L_0x55d0c5f22cf0, L_0x55d0c5f22d60, C4<0>, C4<0>;
v0x55d0c5aeb500_0 .net "a", 0 0, L_0x55d0c5f22fc0;  1 drivers
v0x55d0c5aeb5e0_0 .net "b", 0 0, L_0x55d0c5f230f0;  1 drivers
v0x55d0c5aeb6a0_0 .net "ca", 0 0, L_0x55d0c5f22eb0;  1 drivers
v0x55d0c5aeb770_0 .net "cin", 0 0, L_0x55d0c5f23220;  1 drivers
v0x55d0c5aeb830_0 .net "sum", 0 0, L_0x55d0c5f22a60;  1 drivers
v0x55d0c5aeb940_0 .net "w1", 0 0, L_0x55d0c5f22600;  1 drivers
v0x55d0c5aeba00_0 .net "w2", 0 0, L_0x55d0c5f22b20;  1 drivers
v0x55d0c5aebac0_0 .net "w3", 0 0, L_0x55d0c5f22c30;  1 drivers
v0x55d0c5aebb80_0 .net "w4", 0 0, L_0x55d0c5f22cf0;  1 drivers
v0x55d0c5aebcd0_0 .net "w5", 0 0, L_0x55d0c5f22d60;  1 drivers
S_0x55d0c5aebe30 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5aeb010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f23350 .functor XOR 1, L_0x55d0c5f23830, L_0x55d0c5f23960, C4<0>, C4<0>;
L_0x55d0c5f233c0 .functor XOR 1, L_0x55d0c5f23350, L_0x55d0c5f23a90, C4<0>, C4<0>;
L_0x55d0c5f23430 .functor AND 1, L_0x55d0c5f23830, L_0x55d0c5f23960, C4<1>, C4<1>;
L_0x55d0c5f234a0 .functor AND 1, L_0x55d0c5f23830, L_0x55d0c5f23a90, C4<1>, C4<1>;
L_0x55d0c5f23560 .functor AND 1, L_0x55d0c5f23960, L_0x55d0c5f23a90, C4<1>, C4<1>;
L_0x55d0c5f235d0 .functor OR 1, L_0x55d0c5f23430, L_0x55d0c5f234a0, C4<0>, C4<0>;
L_0x55d0c5f23720 .functor OR 1, L_0x55d0c5f23560, L_0x55d0c5f235d0, C4<0>, C4<0>;
v0x55d0c5aec050_0 .net "a", 0 0, L_0x55d0c5f23830;  1 drivers
v0x55d0c5aec110_0 .net "b", 0 0, L_0x55d0c5f23960;  1 drivers
v0x55d0c5aec1d0_0 .net "ca", 0 0, L_0x55d0c5f23720;  1 drivers
v0x55d0c5aec2a0_0 .net "cin", 0 0, L_0x55d0c5f23a90;  1 drivers
v0x55d0c5aec360_0 .net "sum", 0 0, L_0x55d0c5f233c0;  1 drivers
v0x55d0c5aec470_0 .net "w1", 0 0, L_0x55d0c5f23350;  1 drivers
v0x55d0c5aec530_0 .net "w2", 0 0, L_0x55d0c5f23430;  1 drivers
v0x55d0c5aec5f0_0 .net "w3", 0 0, L_0x55d0c5f234a0;  1 drivers
v0x55d0c5aec6b0_0 .net "w4", 0 0, L_0x55d0c5f23560;  1 drivers
v0x55d0c5aec800_0 .net "w5", 0 0, L_0x55d0c5f235d0;  1 drivers
S_0x55d0c5aec960 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5aeb010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f23c00 .functor XOR 1, L_0x55d0c5f241d0, L_0x55d0c5f24300, C4<0>, C4<0>;
L_0x55d0c5f23c70 .functor XOR 1, L_0x55d0c5f23c00, L_0x55d0c5f24480, C4<0>, C4<0>;
L_0x55d0c5f23d30 .functor AND 1, L_0x55d0c5f241d0, L_0x55d0c5f24300, C4<1>, C4<1>;
L_0x55d0c5f23e40 .functor AND 1, L_0x55d0c5f241d0, L_0x55d0c5f24480, C4<1>, C4<1>;
L_0x55d0c5f23f00 .functor AND 1, L_0x55d0c5f24300, L_0x55d0c5f24480, C4<1>, C4<1>;
L_0x55d0c5f23f70 .functor OR 1, L_0x55d0c5f23d30, L_0x55d0c5f23e40, C4<0>, C4<0>;
L_0x55d0c5f240c0 .functor OR 1, L_0x55d0c5f23f00, L_0x55d0c5f23f70, C4<0>, C4<0>;
v0x55d0c5aecb90_0 .net "a", 0 0, L_0x55d0c5f241d0;  1 drivers
v0x55d0c5aecc50_0 .net "b", 0 0, L_0x55d0c5f24300;  1 drivers
v0x55d0c5aecd10_0 .net "ca", 0 0, L_0x55d0c5f240c0;  1 drivers
v0x55d0c5aecde0_0 .net "cin", 0 0, L_0x55d0c5f24480;  1 drivers
v0x55d0c5aecea0_0 .net "sum", 0 0, L_0x55d0c5f23c70;  1 drivers
v0x55d0c5aecfb0_0 .net "w1", 0 0, L_0x55d0c5f23c00;  1 drivers
v0x55d0c5aed070_0 .net "w2", 0 0, L_0x55d0c5f23d30;  1 drivers
v0x55d0c5aed130_0 .net "w3", 0 0, L_0x55d0c5f23e40;  1 drivers
v0x55d0c5aed1f0_0 .net "w4", 0 0, L_0x55d0c5f23f00;  1 drivers
v0x55d0c5aed340_0 .net "w5", 0 0, L_0x55d0c5f23f70;  1 drivers
S_0x55d0c5aed4a0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5aeb010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f245b0 .functor XOR 1, L_0x55d0c5f24a50, L_0x55d0c5f24c10, C4<0>, C4<0>;
L_0x55d0c5f24620 .functor XOR 1, L_0x55d0c5f245b0, L_0x55d0c5f24dd0, C4<0>, C4<0>;
L_0x55d0c5f24690 .functor AND 1, L_0x55d0c5f24a50, L_0x55d0c5f24c10, C4<1>, C4<1>;
L_0x55d0c5f24700 .functor AND 1, L_0x55d0c5f24a50, L_0x55d0c5f24dd0, C4<1>, C4<1>;
L_0x55d0c5f247c0 .functor AND 1, L_0x55d0c5f24c10, L_0x55d0c5f24dd0, C4<1>, C4<1>;
L_0x55d0c5f24830 .functor OR 1, L_0x55d0c5f24690, L_0x55d0c5f24700, C4<0>, C4<0>;
L_0x55d0c5f24940 .functor OR 1, L_0x55d0c5f247c0, L_0x55d0c5f24830, C4<0>, C4<0>;
v0x55d0c5aed6a0_0 .net "a", 0 0, L_0x55d0c5f24a50;  1 drivers
v0x55d0c5aed780_0 .net "b", 0 0, L_0x55d0c5f24c10;  1 drivers
v0x55d0c5aed840_0 .net "ca", 0 0, L_0x55d0c5f24940;  1 drivers
v0x55d0c5aed910_0 .net "cin", 0 0, L_0x55d0c5f24dd0;  1 drivers
v0x55d0c5aed9d0_0 .net "sum", 0 0, L_0x55d0c5f24620;  1 drivers
v0x55d0c5b0dae0_0 .net "w1", 0 0, L_0x55d0c5f245b0;  1 drivers
v0x55d0c5b0dba0_0 .net "w2", 0 0, L_0x55d0c5f24690;  1 drivers
v0x55d0c5b0dc60_0 .net "w3", 0 0, L_0x55d0c5f24700;  1 drivers
v0x55d0c5b0dd20_0 .net "w4", 0 0, L_0x55d0c5f247c0;  1 drivers
v0x55d0c5b0de70_0 .net "w5", 0 0, L_0x55d0c5f24830;  1 drivers
S_0x55d0c5b0ea20 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5ae75e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b15640_0 .net "a", 7 0, L_0x55d0c5f2b0b0;  1 drivers
v0x55d0c5b15740_0 .net "b", 7 0, L_0x55d0c5f2b1a0;  1 drivers
v0x55d0c5b15820_0 .net "ca", 7 0, L_0x55d0c5f2af20;  1 drivers
v0x55d0c5b158e0_0 .net "cin", 7 0, L_0x55d0c5f2b290;  1 drivers
v0x55d0c5b159c0_0 .net "sum", 7 0, L_0x55d0c5f2ade0;  1 drivers
L_0x55d0c5f28140 .part L_0x55d0c5f2b0b0, 0, 4;
L_0x55d0c5f281e0 .part L_0x55d0c5f2b1a0, 0, 4;
L_0x55d0c5f28280 .part L_0x55d0c5f2b290, 0, 4;
L_0x55d0c5f2aad0 .part L_0x55d0c5f2b0b0, 4, 4;
L_0x55d0c5f2abc0 .part L_0x55d0c5f2b1a0, 4, 4;
L_0x55d0c5f2acb0 .part L_0x55d0c5f2b290, 4, 4;
L_0x55d0c5f2ade0 .concat8 [ 4 4 0 0], L_0x55d0c5f27f30, L_0x55d0c5f2a8c0;
L_0x55d0c5f2af20 .concat8 [ 4 4 0 0], L_0x55d0c5f27fd0, L_0x55d0c5f2a960;
S_0x55d0c5b0ec90 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b0ea20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b11c80_0 .net "a", 3 0, L_0x55d0c5f28140;  1 drivers
v0x55d0c5b11d80_0 .net "b", 3 0, L_0x55d0c5f281e0;  1 drivers
v0x55d0c5b11e60_0 .net "ca", 3 0, L_0x55d0c5f27fd0;  1 drivers
v0x55d0c5b11f20_0 .net "cin", 3 0, L_0x55d0c5f28280;  1 drivers
v0x55d0c5b12000_0 .net "sum", 3 0, L_0x55d0c5f27f30;  1 drivers
L_0x55d0c5f25ef0 .part L_0x55d0c5f28140, 0, 1;
L_0x55d0c5f26020 .part L_0x55d0c5f281e0, 0, 1;
L_0x55d0c5f26150 .part L_0x55d0c5f28280, 0, 1;
L_0x55d0c5f26760 .part L_0x55d0c5f28140, 1, 1;
L_0x55d0c5f26890 .part L_0x55d0c5f281e0, 1, 1;
L_0x55d0c5f269c0 .part L_0x55d0c5f28280, 1, 1;
L_0x55d0c5f27100 .part L_0x55d0c5f28140, 2, 1;
L_0x55d0c5f27230 .part L_0x55d0c5f281e0, 2, 1;
L_0x55d0c5f273b0 .part L_0x55d0c5f28280, 2, 1;
L_0x55d0c5f27980 .part L_0x55d0c5f28140, 3, 1;
L_0x55d0c5f27b40 .part L_0x55d0c5f281e0, 3, 1;
L_0x55d0c5f27d00 .part L_0x55d0c5f28280, 3, 1;
L_0x55d0c5f27f30 .concat8 [ 1 1 1 1], L_0x55d0c5f259d0, L_0x55d0c5f262f0, L_0x55d0c5f26ba0, L_0x55d0c5f27550;
L_0x55d0c5f27fd0 .concat8 [ 1 1 1 1], L_0x55d0c5f25de0, L_0x55d0c5f26650, L_0x55d0c5f26ff0, L_0x55d0c5f27870;
S_0x55d0c5b0ef10 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b0ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f24f90 .functor XOR 1, L_0x55d0c5f25ef0, L_0x55d0c5f26020, C4<0>, C4<0>;
L_0x55d0c5f259d0 .functor XOR 1, L_0x55d0c5f24f90, L_0x55d0c5f26150, C4<0>, C4<0>;
L_0x55d0c5f25a90 .functor AND 1, L_0x55d0c5f25ef0, L_0x55d0c5f26020, C4<1>, C4<1>;
L_0x55d0c5f25ba0 .functor AND 1, L_0x55d0c5f25ef0, L_0x55d0c5f26150, C4<1>, C4<1>;
L_0x55d0c5f25c60 .functor AND 1, L_0x55d0c5f26020, L_0x55d0c5f26150, C4<1>, C4<1>;
L_0x55d0c5f25cd0 .functor OR 1, L_0x55d0c5f25a90, L_0x55d0c5f25ba0, C4<0>, C4<0>;
L_0x55d0c5f25de0 .functor OR 1, L_0x55d0c5f25c60, L_0x55d0c5f25cd0, C4<0>, C4<0>;
v0x55d0c5b0f1b0_0 .net "a", 0 0, L_0x55d0c5f25ef0;  1 drivers
v0x55d0c5b0f290_0 .net "b", 0 0, L_0x55d0c5f26020;  1 drivers
v0x55d0c5b0f350_0 .net "ca", 0 0, L_0x55d0c5f25de0;  1 drivers
v0x55d0c5b0f420_0 .net "cin", 0 0, L_0x55d0c5f26150;  1 drivers
v0x55d0c5b0f4e0_0 .net "sum", 0 0, L_0x55d0c5f259d0;  1 drivers
v0x55d0c5b0f5f0_0 .net "w1", 0 0, L_0x55d0c5f24f90;  1 drivers
v0x55d0c5b0f6b0_0 .net "w2", 0 0, L_0x55d0c5f25a90;  1 drivers
v0x55d0c5b0f770_0 .net "w3", 0 0, L_0x55d0c5f25ba0;  1 drivers
v0x55d0c5b0f830_0 .net "w4", 0 0, L_0x55d0c5f25c60;  1 drivers
v0x55d0c5b0f980_0 .net "w5", 0 0, L_0x55d0c5f25cd0;  1 drivers
S_0x55d0c5b0fae0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b0ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f26280 .functor XOR 1, L_0x55d0c5f26760, L_0x55d0c5f26890, C4<0>, C4<0>;
L_0x55d0c5f262f0 .functor XOR 1, L_0x55d0c5f26280, L_0x55d0c5f269c0, C4<0>, C4<0>;
L_0x55d0c5f26360 .functor AND 1, L_0x55d0c5f26760, L_0x55d0c5f26890, C4<1>, C4<1>;
L_0x55d0c5f263d0 .functor AND 1, L_0x55d0c5f26760, L_0x55d0c5f269c0, C4<1>, C4<1>;
L_0x55d0c5f26490 .functor AND 1, L_0x55d0c5f26890, L_0x55d0c5f269c0, C4<1>, C4<1>;
L_0x55d0c5f26500 .functor OR 1, L_0x55d0c5f26360, L_0x55d0c5f263d0, C4<0>, C4<0>;
L_0x55d0c5f26650 .functor OR 1, L_0x55d0c5f26490, L_0x55d0c5f26500, C4<0>, C4<0>;
v0x55d0c5b0fd00_0 .net "a", 0 0, L_0x55d0c5f26760;  1 drivers
v0x55d0c5b0fdc0_0 .net "b", 0 0, L_0x55d0c5f26890;  1 drivers
v0x55d0c5b0fe80_0 .net "ca", 0 0, L_0x55d0c5f26650;  1 drivers
v0x55d0c5b0ff50_0 .net "cin", 0 0, L_0x55d0c5f269c0;  1 drivers
v0x55d0c5b10010_0 .net "sum", 0 0, L_0x55d0c5f262f0;  1 drivers
v0x55d0c5b10120_0 .net "w1", 0 0, L_0x55d0c5f26280;  1 drivers
v0x55d0c5b101e0_0 .net "w2", 0 0, L_0x55d0c5f26360;  1 drivers
v0x55d0c5b102a0_0 .net "w3", 0 0, L_0x55d0c5f263d0;  1 drivers
v0x55d0c5b10360_0 .net "w4", 0 0, L_0x55d0c5f26490;  1 drivers
v0x55d0c5b104b0_0 .net "w5", 0 0, L_0x55d0c5f26500;  1 drivers
S_0x55d0c5b10610 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b0ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f26b30 .functor XOR 1, L_0x55d0c5f27100, L_0x55d0c5f27230, C4<0>, C4<0>;
L_0x55d0c5f26ba0 .functor XOR 1, L_0x55d0c5f26b30, L_0x55d0c5f273b0, C4<0>, C4<0>;
L_0x55d0c5f26c60 .functor AND 1, L_0x55d0c5f27100, L_0x55d0c5f27230, C4<1>, C4<1>;
L_0x55d0c5f26d70 .functor AND 1, L_0x55d0c5f27100, L_0x55d0c5f273b0, C4<1>, C4<1>;
L_0x55d0c5f26e30 .functor AND 1, L_0x55d0c5f27230, L_0x55d0c5f273b0, C4<1>, C4<1>;
L_0x55d0c5f26ea0 .functor OR 1, L_0x55d0c5f26c60, L_0x55d0c5f26d70, C4<0>, C4<0>;
L_0x55d0c5f26ff0 .functor OR 1, L_0x55d0c5f26e30, L_0x55d0c5f26ea0, C4<0>, C4<0>;
v0x55d0c5b10840_0 .net "a", 0 0, L_0x55d0c5f27100;  1 drivers
v0x55d0c5b10900_0 .net "b", 0 0, L_0x55d0c5f27230;  1 drivers
v0x55d0c5b109c0_0 .net "ca", 0 0, L_0x55d0c5f26ff0;  1 drivers
v0x55d0c5b10a90_0 .net "cin", 0 0, L_0x55d0c5f273b0;  1 drivers
v0x55d0c5b10b50_0 .net "sum", 0 0, L_0x55d0c5f26ba0;  1 drivers
v0x55d0c5b10c60_0 .net "w1", 0 0, L_0x55d0c5f26b30;  1 drivers
v0x55d0c5b10d20_0 .net "w2", 0 0, L_0x55d0c5f26c60;  1 drivers
v0x55d0c5b10de0_0 .net "w3", 0 0, L_0x55d0c5f26d70;  1 drivers
v0x55d0c5b10ea0_0 .net "w4", 0 0, L_0x55d0c5f26e30;  1 drivers
v0x55d0c5b10ff0_0 .net "w5", 0 0, L_0x55d0c5f26ea0;  1 drivers
S_0x55d0c5b11150 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b0ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f274e0 .functor XOR 1, L_0x55d0c5f27980, L_0x55d0c5f27b40, C4<0>, C4<0>;
L_0x55d0c5f27550 .functor XOR 1, L_0x55d0c5f274e0, L_0x55d0c5f27d00, C4<0>, C4<0>;
L_0x55d0c5f275c0 .functor AND 1, L_0x55d0c5f27980, L_0x55d0c5f27b40, C4<1>, C4<1>;
L_0x55d0c5f27630 .functor AND 1, L_0x55d0c5f27980, L_0x55d0c5f27d00, C4<1>, C4<1>;
L_0x55d0c5f276f0 .functor AND 1, L_0x55d0c5f27b40, L_0x55d0c5f27d00, C4<1>, C4<1>;
L_0x55d0c5f27760 .functor OR 1, L_0x55d0c5f275c0, L_0x55d0c5f27630, C4<0>, C4<0>;
L_0x55d0c5f27870 .functor OR 1, L_0x55d0c5f276f0, L_0x55d0c5f27760, C4<0>, C4<0>;
v0x55d0c5b11350_0 .net "a", 0 0, L_0x55d0c5f27980;  1 drivers
v0x55d0c5b11430_0 .net "b", 0 0, L_0x55d0c5f27b40;  1 drivers
v0x55d0c5b114f0_0 .net "ca", 0 0, L_0x55d0c5f27870;  1 drivers
v0x55d0c5b115c0_0 .net "cin", 0 0, L_0x55d0c5f27d00;  1 drivers
v0x55d0c5b11680_0 .net "sum", 0 0, L_0x55d0c5f27550;  1 drivers
v0x55d0c5b11790_0 .net "w1", 0 0, L_0x55d0c5f274e0;  1 drivers
v0x55d0c5b11850_0 .net "w2", 0 0, L_0x55d0c5f275c0;  1 drivers
v0x55d0c5b11910_0 .net "w3", 0 0, L_0x55d0c5f27630;  1 drivers
v0x55d0c5b119d0_0 .net "w4", 0 0, L_0x55d0c5f276f0;  1 drivers
v0x55d0c5b11b20_0 .net "w5", 0 0, L_0x55d0c5f27760;  1 drivers
S_0x55d0c5b12180 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b0ea20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b15140_0 .net "a", 3 0, L_0x55d0c5f2aad0;  1 drivers
v0x55d0c5b15240_0 .net "b", 3 0, L_0x55d0c5f2abc0;  1 drivers
v0x55d0c5b15320_0 .net "ca", 3 0, L_0x55d0c5f2a960;  1 drivers
v0x55d0c5b153e0_0 .net "cin", 3 0, L_0x55d0c5f2acb0;  1 drivers
v0x55d0c5b154c0_0 .net "sum", 3 0, L_0x55d0c5f2a8c0;  1 drivers
L_0x55d0c5f28880 .part L_0x55d0c5f2aad0, 0, 1;
L_0x55d0c5f289b0 .part L_0x55d0c5f2abc0, 0, 1;
L_0x55d0c5f28ae0 .part L_0x55d0c5f2acb0, 0, 1;
L_0x55d0c5f290f0 .part L_0x55d0c5f2aad0, 1, 1;
L_0x55d0c5f29220 .part L_0x55d0c5f2abc0, 1, 1;
L_0x55d0c5f29350 .part L_0x55d0c5f2acb0, 1, 1;
L_0x55d0c5f29a90 .part L_0x55d0c5f2aad0, 2, 1;
L_0x55d0c5f29bc0 .part L_0x55d0c5f2abc0, 2, 1;
L_0x55d0c5f29d40 .part L_0x55d0c5f2acb0, 2, 1;
L_0x55d0c5f2a310 .part L_0x55d0c5f2aad0, 3, 1;
L_0x55d0c5f2a4d0 .part L_0x55d0c5f2abc0, 3, 1;
L_0x55d0c5f2a690 .part L_0x55d0c5f2acb0, 3, 1;
L_0x55d0c5f2a8c0 .concat8 [ 1 1 1 1], L_0x55d0c5f28320, L_0x55d0c5f28c80, L_0x55d0c5f29530, L_0x55d0c5f29ee0;
L_0x55d0c5f2a960 .concat8 [ 1 1 1 1], L_0x55d0c5f28770, L_0x55d0c5f28fe0, L_0x55d0c5f29980, L_0x55d0c5f2a200;
S_0x55d0c5b123f0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b12180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f27ec0 .functor XOR 1, L_0x55d0c5f28880, L_0x55d0c5f289b0, C4<0>, C4<0>;
L_0x55d0c5f28320 .functor XOR 1, L_0x55d0c5f27ec0, L_0x55d0c5f28ae0, C4<0>, C4<0>;
L_0x55d0c5f283e0 .functor AND 1, L_0x55d0c5f28880, L_0x55d0c5f289b0, C4<1>, C4<1>;
L_0x55d0c5f284f0 .functor AND 1, L_0x55d0c5f28880, L_0x55d0c5f28ae0, C4<1>, C4<1>;
L_0x55d0c5f285b0 .functor AND 1, L_0x55d0c5f289b0, L_0x55d0c5f28ae0, C4<1>, C4<1>;
L_0x55d0c5f28620 .functor OR 1, L_0x55d0c5f283e0, L_0x55d0c5f284f0, C4<0>, C4<0>;
L_0x55d0c5f28770 .functor OR 1, L_0x55d0c5f285b0, L_0x55d0c5f28620, C4<0>, C4<0>;
v0x55d0c5b12670_0 .net "a", 0 0, L_0x55d0c5f28880;  1 drivers
v0x55d0c5b12750_0 .net "b", 0 0, L_0x55d0c5f289b0;  1 drivers
v0x55d0c5b12810_0 .net "ca", 0 0, L_0x55d0c5f28770;  1 drivers
v0x55d0c5b128e0_0 .net "cin", 0 0, L_0x55d0c5f28ae0;  1 drivers
v0x55d0c5b129a0_0 .net "sum", 0 0, L_0x55d0c5f28320;  1 drivers
v0x55d0c5b12ab0_0 .net "w1", 0 0, L_0x55d0c5f27ec0;  1 drivers
v0x55d0c5b12b70_0 .net "w2", 0 0, L_0x55d0c5f283e0;  1 drivers
v0x55d0c5b12c30_0 .net "w3", 0 0, L_0x55d0c5f284f0;  1 drivers
v0x55d0c5b12cf0_0 .net "w4", 0 0, L_0x55d0c5f285b0;  1 drivers
v0x55d0c5b12e40_0 .net "w5", 0 0, L_0x55d0c5f28620;  1 drivers
S_0x55d0c5b12fa0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b12180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f28c10 .functor XOR 1, L_0x55d0c5f290f0, L_0x55d0c5f29220, C4<0>, C4<0>;
L_0x55d0c5f28c80 .functor XOR 1, L_0x55d0c5f28c10, L_0x55d0c5f29350, C4<0>, C4<0>;
L_0x55d0c5f28cf0 .functor AND 1, L_0x55d0c5f290f0, L_0x55d0c5f29220, C4<1>, C4<1>;
L_0x55d0c5f28d60 .functor AND 1, L_0x55d0c5f290f0, L_0x55d0c5f29350, C4<1>, C4<1>;
L_0x55d0c5f28e20 .functor AND 1, L_0x55d0c5f29220, L_0x55d0c5f29350, C4<1>, C4<1>;
L_0x55d0c5f28e90 .functor OR 1, L_0x55d0c5f28cf0, L_0x55d0c5f28d60, C4<0>, C4<0>;
L_0x55d0c5f28fe0 .functor OR 1, L_0x55d0c5f28e20, L_0x55d0c5f28e90, C4<0>, C4<0>;
v0x55d0c5b131c0_0 .net "a", 0 0, L_0x55d0c5f290f0;  1 drivers
v0x55d0c5b13280_0 .net "b", 0 0, L_0x55d0c5f29220;  1 drivers
v0x55d0c5b13340_0 .net "ca", 0 0, L_0x55d0c5f28fe0;  1 drivers
v0x55d0c5b13410_0 .net "cin", 0 0, L_0x55d0c5f29350;  1 drivers
v0x55d0c5b134d0_0 .net "sum", 0 0, L_0x55d0c5f28c80;  1 drivers
v0x55d0c5b135e0_0 .net "w1", 0 0, L_0x55d0c5f28c10;  1 drivers
v0x55d0c5b136a0_0 .net "w2", 0 0, L_0x55d0c5f28cf0;  1 drivers
v0x55d0c5b13760_0 .net "w3", 0 0, L_0x55d0c5f28d60;  1 drivers
v0x55d0c5b13820_0 .net "w4", 0 0, L_0x55d0c5f28e20;  1 drivers
v0x55d0c5b13970_0 .net "w5", 0 0, L_0x55d0c5f28e90;  1 drivers
S_0x55d0c5b13ad0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b12180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f294c0 .functor XOR 1, L_0x55d0c5f29a90, L_0x55d0c5f29bc0, C4<0>, C4<0>;
L_0x55d0c5f29530 .functor XOR 1, L_0x55d0c5f294c0, L_0x55d0c5f29d40, C4<0>, C4<0>;
L_0x55d0c5f295f0 .functor AND 1, L_0x55d0c5f29a90, L_0x55d0c5f29bc0, C4<1>, C4<1>;
L_0x55d0c5f29700 .functor AND 1, L_0x55d0c5f29a90, L_0x55d0c5f29d40, C4<1>, C4<1>;
L_0x55d0c5f297c0 .functor AND 1, L_0x55d0c5f29bc0, L_0x55d0c5f29d40, C4<1>, C4<1>;
L_0x55d0c5f29830 .functor OR 1, L_0x55d0c5f295f0, L_0x55d0c5f29700, C4<0>, C4<0>;
L_0x55d0c5f29980 .functor OR 1, L_0x55d0c5f297c0, L_0x55d0c5f29830, C4<0>, C4<0>;
v0x55d0c5b13d00_0 .net "a", 0 0, L_0x55d0c5f29a90;  1 drivers
v0x55d0c5b13dc0_0 .net "b", 0 0, L_0x55d0c5f29bc0;  1 drivers
v0x55d0c5b13e80_0 .net "ca", 0 0, L_0x55d0c5f29980;  1 drivers
v0x55d0c5b13f50_0 .net "cin", 0 0, L_0x55d0c5f29d40;  1 drivers
v0x55d0c5b14010_0 .net "sum", 0 0, L_0x55d0c5f29530;  1 drivers
v0x55d0c5b14120_0 .net "w1", 0 0, L_0x55d0c5f294c0;  1 drivers
v0x55d0c5b141e0_0 .net "w2", 0 0, L_0x55d0c5f295f0;  1 drivers
v0x55d0c5b142a0_0 .net "w3", 0 0, L_0x55d0c5f29700;  1 drivers
v0x55d0c5b14360_0 .net "w4", 0 0, L_0x55d0c5f297c0;  1 drivers
v0x55d0c5b144b0_0 .net "w5", 0 0, L_0x55d0c5f29830;  1 drivers
S_0x55d0c5b14610 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b12180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f29e70 .functor XOR 1, L_0x55d0c5f2a310, L_0x55d0c5f2a4d0, C4<0>, C4<0>;
L_0x55d0c5f29ee0 .functor XOR 1, L_0x55d0c5f29e70, L_0x55d0c5f2a690, C4<0>, C4<0>;
L_0x55d0c5f29f50 .functor AND 1, L_0x55d0c5f2a310, L_0x55d0c5f2a4d0, C4<1>, C4<1>;
L_0x55d0c5f29fc0 .functor AND 1, L_0x55d0c5f2a310, L_0x55d0c5f2a690, C4<1>, C4<1>;
L_0x55d0c5f2a080 .functor AND 1, L_0x55d0c5f2a4d0, L_0x55d0c5f2a690, C4<1>, C4<1>;
L_0x55d0c5f2a0f0 .functor OR 1, L_0x55d0c5f29f50, L_0x55d0c5f29fc0, C4<0>, C4<0>;
L_0x55d0c5f2a200 .functor OR 1, L_0x55d0c5f2a080, L_0x55d0c5f2a0f0, C4<0>, C4<0>;
v0x55d0c5b14810_0 .net "a", 0 0, L_0x55d0c5f2a310;  1 drivers
v0x55d0c5b148f0_0 .net "b", 0 0, L_0x55d0c5f2a4d0;  1 drivers
v0x55d0c5b149b0_0 .net "ca", 0 0, L_0x55d0c5f2a200;  1 drivers
v0x55d0c5b14a80_0 .net "cin", 0 0, L_0x55d0c5f2a690;  1 drivers
v0x55d0c5b14b40_0 .net "sum", 0 0, L_0x55d0c5f29ee0;  1 drivers
v0x55d0c5b14c50_0 .net "w1", 0 0, L_0x55d0c5f29e70;  1 drivers
v0x55d0c5b14d10_0 .net "w2", 0 0, L_0x55d0c5f29f50;  1 drivers
v0x55d0c5b14dd0_0 .net "w3", 0 0, L_0x55d0c5f29fc0;  1 drivers
v0x55d0c5b14e90_0 .net "w4", 0 0, L_0x55d0c5f2a080;  1 drivers
v0x55d0c5b14fe0_0 .net "w5", 0 0, L_0x55d0c5f2a0f0;  1 drivers
S_0x55d0c5b160e0 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5ae7370;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5b24660_0 .net "a", 15 0, L_0x55d0c5f36c40;  1 drivers
v0x55d0c5b24760_0 .net "b", 15 0, L_0x55d0c5f36d30;  1 drivers
v0x55d0c5b24840_0 .net "ca", 15 0, L_0x55d0c5f36ab0;  1 drivers
v0x55d0c5b24900_0 .net "cin", 15 0, L_0x55d0c5f36e20;  1 drivers
v0x55d0c5b249e0_0 .net "sum", 15 0, L_0x55d0c5f36970;  1 drivers
L_0x55d0c5f30f10 .part L_0x55d0c5f36c40, 0, 8;
L_0x55d0c5f30fb0 .part L_0x55d0c5f36d30, 0, 8;
L_0x55d0c5f31050 .part L_0x55d0c5f36e20, 0, 8;
L_0x55d0c5f366a0 .part L_0x55d0c5f36c40, 8, 8;
L_0x55d0c5f36790 .part L_0x55d0c5f36d30, 8, 8;
L_0x55d0c5f36880 .part L_0x55d0c5f36e20, 8, 8;
L_0x55d0c5f36970 .concat8 [ 8 8 0 0], L_0x55d0c5f30c40, L_0x55d0c5f363d0;
L_0x55d0c5f36ab0 .concat8 [ 8 8 0 0], L_0x55d0c5f30d80, L_0x55d0c5f36510;
S_0x55d0c5b16350 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5b160e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b1cfa0_0 .net "a", 7 0, L_0x55d0c5f30f10;  1 drivers
v0x55d0c5b1d0a0_0 .net "b", 7 0, L_0x55d0c5f30fb0;  1 drivers
v0x55d0c5b1d180_0 .net "ca", 7 0, L_0x55d0c5f30d80;  1 drivers
v0x55d0c5b1d240_0 .net "cin", 7 0, L_0x55d0c5f31050;  1 drivers
v0x55d0c5b1d320_0 .net "sum", 7 0, L_0x55d0c5f30c40;  1 drivers
L_0x55d0c5f2dfa0 .part L_0x55d0c5f30f10, 0, 4;
L_0x55d0c5f2e040 .part L_0x55d0c5f30fb0, 0, 4;
L_0x55d0c5f2e0e0 .part L_0x55d0c5f31050, 0, 4;
L_0x55d0c5f30930 .part L_0x55d0c5f30f10, 4, 4;
L_0x55d0c5f30a20 .part L_0x55d0c5f30fb0, 4, 4;
L_0x55d0c5f30b10 .part L_0x55d0c5f31050, 4, 4;
L_0x55d0c5f30c40 .concat8 [ 4 4 0 0], L_0x55d0c5f2dd90, L_0x55d0c5f30720;
L_0x55d0c5f30d80 .concat8 [ 4 4 0 0], L_0x55d0c5f2de30, L_0x55d0c5f307c0;
S_0x55d0c5b165d0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b16350;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b195e0_0 .net "a", 3 0, L_0x55d0c5f2dfa0;  1 drivers
v0x55d0c5b196e0_0 .net "b", 3 0, L_0x55d0c5f2e040;  1 drivers
v0x55d0c5b197c0_0 .net "ca", 3 0, L_0x55d0c5f2de30;  1 drivers
v0x55d0c5b19880_0 .net "cin", 3 0, L_0x55d0c5f2e0e0;  1 drivers
v0x55d0c5b19960_0 .net "sum", 3 0, L_0x55d0c5f2dd90;  1 drivers
L_0x55d0c5f2bd50 .part L_0x55d0c5f2dfa0, 0, 1;
L_0x55d0c5f2be80 .part L_0x55d0c5f2e040, 0, 1;
L_0x55d0c5f2bfb0 .part L_0x55d0c5f2e0e0, 0, 1;
L_0x55d0c5f2c5c0 .part L_0x55d0c5f2dfa0, 1, 1;
L_0x55d0c5f2c6f0 .part L_0x55d0c5f2e040, 1, 1;
L_0x55d0c5f2c820 .part L_0x55d0c5f2e0e0, 1, 1;
L_0x55d0c5f2cf60 .part L_0x55d0c5f2dfa0, 2, 1;
L_0x55d0c5f2d090 .part L_0x55d0c5f2e040, 2, 1;
L_0x55d0c5f2d210 .part L_0x55d0c5f2e0e0, 2, 1;
L_0x55d0c5f2d7e0 .part L_0x55d0c5f2dfa0, 3, 1;
L_0x55d0c5f2d9a0 .part L_0x55d0c5f2e040, 3, 1;
L_0x55d0c5f2db60 .part L_0x55d0c5f2e0e0, 3, 1;
L_0x55d0c5f2dd90 .concat8 [ 1 1 1 1], L_0x55d0c5f2b830, L_0x55d0c5f2c150, L_0x55d0c5f2ca00, L_0x55d0c5f2d3b0;
L_0x55d0c5f2de30 .concat8 [ 1 1 1 1], L_0x55d0c5f2bc40, L_0x55d0c5f2c4b0, L_0x55d0c5f2ce50, L_0x55d0c5f2d6d0;
S_0x55d0c5b16870 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b165d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f2a850 .functor XOR 1, L_0x55d0c5f2bd50, L_0x55d0c5f2be80, C4<0>, C4<0>;
L_0x55d0c5f2b830 .functor XOR 1, L_0x55d0c5f2a850, L_0x55d0c5f2bfb0, C4<0>, C4<0>;
L_0x55d0c5f2b8f0 .functor AND 1, L_0x55d0c5f2bd50, L_0x55d0c5f2be80, C4<1>, C4<1>;
L_0x55d0c5f2ba00 .functor AND 1, L_0x55d0c5f2bd50, L_0x55d0c5f2bfb0, C4<1>, C4<1>;
L_0x55d0c5f2bac0 .functor AND 1, L_0x55d0c5f2be80, L_0x55d0c5f2bfb0, C4<1>, C4<1>;
L_0x55d0c5f2bb30 .functor OR 1, L_0x55d0c5f2b8f0, L_0x55d0c5f2ba00, C4<0>, C4<0>;
L_0x55d0c5f2bc40 .functor OR 1, L_0x55d0c5f2bac0, L_0x55d0c5f2bb30, C4<0>, C4<0>;
v0x55d0c5b16b10_0 .net "a", 0 0, L_0x55d0c5f2bd50;  1 drivers
v0x55d0c5b16bf0_0 .net "b", 0 0, L_0x55d0c5f2be80;  1 drivers
v0x55d0c5b16cb0_0 .net "ca", 0 0, L_0x55d0c5f2bc40;  1 drivers
v0x55d0c5b16d80_0 .net "cin", 0 0, L_0x55d0c5f2bfb0;  1 drivers
v0x55d0c5b16e40_0 .net "sum", 0 0, L_0x55d0c5f2b830;  1 drivers
v0x55d0c5b16f50_0 .net "w1", 0 0, L_0x55d0c5f2a850;  1 drivers
v0x55d0c5b17010_0 .net "w2", 0 0, L_0x55d0c5f2b8f0;  1 drivers
v0x55d0c5b170d0_0 .net "w3", 0 0, L_0x55d0c5f2ba00;  1 drivers
v0x55d0c5b17190_0 .net "w4", 0 0, L_0x55d0c5f2bac0;  1 drivers
v0x55d0c5b172e0_0 .net "w5", 0 0, L_0x55d0c5f2bb30;  1 drivers
S_0x55d0c5b17440 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b165d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f2c0e0 .functor XOR 1, L_0x55d0c5f2c5c0, L_0x55d0c5f2c6f0, C4<0>, C4<0>;
L_0x55d0c5f2c150 .functor XOR 1, L_0x55d0c5f2c0e0, L_0x55d0c5f2c820, C4<0>, C4<0>;
L_0x55d0c5f2c1c0 .functor AND 1, L_0x55d0c5f2c5c0, L_0x55d0c5f2c6f0, C4<1>, C4<1>;
L_0x55d0c5f2c230 .functor AND 1, L_0x55d0c5f2c5c0, L_0x55d0c5f2c820, C4<1>, C4<1>;
L_0x55d0c5f2c2f0 .functor AND 1, L_0x55d0c5f2c6f0, L_0x55d0c5f2c820, C4<1>, C4<1>;
L_0x55d0c5f2c360 .functor OR 1, L_0x55d0c5f2c1c0, L_0x55d0c5f2c230, C4<0>, C4<0>;
L_0x55d0c5f2c4b0 .functor OR 1, L_0x55d0c5f2c2f0, L_0x55d0c5f2c360, C4<0>, C4<0>;
v0x55d0c5b17660_0 .net "a", 0 0, L_0x55d0c5f2c5c0;  1 drivers
v0x55d0c5b17720_0 .net "b", 0 0, L_0x55d0c5f2c6f0;  1 drivers
v0x55d0c5b177e0_0 .net "ca", 0 0, L_0x55d0c5f2c4b0;  1 drivers
v0x55d0c5b178b0_0 .net "cin", 0 0, L_0x55d0c5f2c820;  1 drivers
v0x55d0c5b17970_0 .net "sum", 0 0, L_0x55d0c5f2c150;  1 drivers
v0x55d0c5b17a80_0 .net "w1", 0 0, L_0x55d0c5f2c0e0;  1 drivers
v0x55d0c5b17b40_0 .net "w2", 0 0, L_0x55d0c5f2c1c0;  1 drivers
v0x55d0c5b17c00_0 .net "w3", 0 0, L_0x55d0c5f2c230;  1 drivers
v0x55d0c5b17cc0_0 .net "w4", 0 0, L_0x55d0c5f2c2f0;  1 drivers
v0x55d0c5b17e10_0 .net "w5", 0 0, L_0x55d0c5f2c360;  1 drivers
S_0x55d0c5b17f70 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b165d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f2c990 .functor XOR 1, L_0x55d0c5f2cf60, L_0x55d0c5f2d090, C4<0>, C4<0>;
L_0x55d0c5f2ca00 .functor XOR 1, L_0x55d0c5f2c990, L_0x55d0c5f2d210, C4<0>, C4<0>;
L_0x55d0c5f2cac0 .functor AND 1, L_0x55d0c5f2cf60, L_0x55d0c5f2d090, C4<1>, C4<1>;
L_0x55d0c5f2cbd0 .functor AND 1, L_0x55d0c5f2cf60, L_0x55d0c5f2d210, C4<1>, C4<1>;
L_0x55d0c5f2cc90 .functor AND 1, L_0x55d0c5f2d090, L_0x55d0c5f2d210, C4<1>, C4<1>;
L_0x55d0c5f2cd00 .functor OR 1, L_0x55d0c5f2cac0, L_0x55d0c5f2cbd0, C4<0>, C4<0>;
L_0x55d0c5f2ce50 .functor OR 1, L_0x55d0c5f2cc90, L_0x55d0c5f2cd00, C4<0>, C4<0>;
v0x55d0c5b181a0_0 .net "a", 0 0, L_0x55d0c5f2cf60;  1 drivers
v0x55d0c5b18260_0 .net "b", 0 0, L_0x55d0c5f2d090;  1 drivers
v0x55d0c5b18320_0 .net "ca", 0 0, L_0x55d0c5f2ce50;  1 drivers
v0x55d0c5b183f0_0 .net "cin", 0 0, L_0x55d0c5f2d210;  1 drivers
v0x55d0c5b184b0_0 .net "sum", 0 0, L_0x55d0c5f2ca00;  1 drivers
v0x55d0c5b185c0_0 .net "w1", 0 0, L_0x55d0c5f2c990;  1 drivers
v0x55d0c5b18680_0 .net "w2", 0 0, L_0x55d0c5f2cac0;  1 drivers
v0x55d0c5b18740_0 .net "w3", 0 0, L_0x55d0c5f2cbd0;  1 drivers
v0x55d0c5b18800_0 .net "w4", 0 0, L_0x55d0c5f2cc90;  1 drivers
v0x55d0c5b18950_0 .net "w5", 0 0, L_0x55d0c5f2cd00;  1 drivers
S_0x55d0c5b18ab0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b165d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f2d340 .functor XOR 1, L_0x55d0c5f2d7e0, L_0x55d0c5f2d9a0, C4<0>, C4<0>;
L_0x55d0c5f2d3b0 .functor XOR 1, L_0x55d0c5f2d340, L_0x55d0c5f2db60, C4<0>, C4<0>;
L_0x55d0c5f2d420 .functor AND 1, L_0x55d0c5f2d7e0, L_0x55d0c5f2d9a0, C4<1>, C4<1>;
L_0x55d0c5f2d490 .functor AND 1, L_0x55d0c5f2d7e0, L_0x55d0c5f2db60, C4<1>, C4<1>;
L_0x55d0c5f2d550 .functor AND 1, L_0x55d0c5f2d9a0, L_0x55d0c5f2db60, C4<1>, C4<1>;
L_0x55d0c5f2d5c0 .functor OR 1, L_0x55d0c5f2d420, L_0x55d0c5f2d490, C4<0>, C4<0>;
L_0x55d0c5f2d6d0 .functor OR 1, L_0x55d0c5f2d550, L_0x55d0c5f2d5c0, C4<0>, C4<0>;
v0x55d0c5b18cb0_0 .net "a", 0 0, L_0x55d0c5f2d7e0;  1 drivers
v0x55d0c5b18d90_0 .net "b", 0 0, L_0x55d0c5f2d9a0;  1 drivers
v0x55d0c5b18e50_0 .net "ca", 0 0, L_0x55d0c5f2d6d0;  1 drivers
v0x55d0c5b18f20_0 .net "cin", 0 0, L_0x55d0c5f2db60;  1 drivers
v0x55d0c5b18fe0_0 .net "sum", 0 0, L_0x55d0c5f2d3b0;  1 drivers
v0x55d0c5b190f0_0 .net "w1", 0 0, L_0x55d0c5f2d340;  1 drivers
v0x55d0c5b191b0_0 .net "w2", 0 0, L_0x55d0c5f2d420;  1 drivers
v0x55d0c5b19270_0 .net "w3", 0 0, L_0x55d0c5f2d490;  1 drivers
v0x55d0c5b19330_0 .net "w4", 0 0, L_0x55d0c5f2d550;  1 drivers
v0x55d0c5b19480_0 .net "w5", 0 0, L_0x55d0c5f2d5c0;  1 drivers
S_0x55d0c5b19ae0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b16350;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b1caa0_0 .net "a", 3 0, L_0x55d0c5f30930;  1 drivers
v0x55d0c5b1cba0_0 .net "b", 3 0, L_0x55d0c5f30a20;  1 drivers
v0x55d0c5b1cc80_0 .net "ca", 3 0, L_0x55d0c5f307c0;  1 drivers
v0x55d0c5b1cd40_0 .net "cin", 3 0, L_0x55d0c5f30b10;  1 drivers
v0x55d0c5b1ce20_0 .net "sum", 3 0, L_0x55d0c5f30720;  1 drivers
L_0x55d0c5f2e6e0 .part L_0x55d0c5f30930, 0, 1;
L_0x55d0c5f2e810 .part L_0x55d0c5f30a20, 0, 1;
L_0x55d0c5f2e940 .part L_0x55d0c5f30b10, 0, 1;
L_0x55d0c5f2ef50 .part L_0x55d0c5f30930, 1, 1;
L_0x55d0c5f2f080 .part L_0x55d0c5f30a20, 1, 1;
L_0x55d0c5f2f1b0 .part L_0x55d0c5f30b10, 1, 1;
L_0x55d0c5f2f8f0 .part L_0x55d0c5f30930, 2, 1;
L_0x55d0c5f2fa20 .part L_0x55d0c5f30a20, 2, 1;
L_0x55d0c5f2fba0 .part L_0x55d0c5f30b10, 2, 1;
L_0x55d0c5f30170 .part L_0x55d0c5f30930, 3, 1;
L_0x55d0c5f30330 .part L_0x55d0c5f30a20, 3, 1;
L_0x55d0c5f304f0 .part L_0x55d0c5f30b10, 3, 1;
L_0x55d0c5f30720 .concat8 [ 1 1 1 1], L_0x55d0c5f2e180, L_0x55d0c5f2eae0, L_0x55d0c5f2f390, L_0x55d0c5f2fd40;
L_0x55d0c5f307c0 .concat8 [ 1 1 1 1], L_0x55d0c5f2e5d0, L_0x55d0c5f2ee40, L_0x55d0c5f2f7e0, L_0x55d0c5f30060;
S_0x55d0c5b19d50 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b19ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f2dd20 .functor XOR 1, L_0x55d0c5f2e6e0, L_0x55d0c5f2e810, C4<0>, C4<0>;
L_0x55d0c5f2e180 .functor XOR 1, L_0x55d0c5f2dd20, L_0x55d0c5f2e940, C4<0>, C4<0>;
L_0x55d0c5f2e240 .functor AND 1, L_0x55d0c5f2e6e0, L_0x55d0c5f2e810, C4<1>, C4<1>;
L_0x55d0c5f2e350 .functor AND 1, L_0x55d0c5f2e6e0, L_0x55d0c5f2e940, C4<1>, C4<1>;
L_0x55d0c5f2e410 .functor AND 1, L_0x55d0c5f2e810, L_0x55d0c5f2e940, C4<1>, C4<1>;
L_0x55d0c5f2e480 .functor OR 1, L_0x55d0c5f2e240, L_0x55d0c5f2e350, C4<0>, C4<0>;
L_0x55d0c5f2e5d0 .functor OR 1, L_0x55d0c5f2e410, L_0x55d0c5f2e480, C4<0>, C4<0>;
v0x55d0c5b19fd0_0 .net "a", 0 0, L_0x55d0c5f2e6e0;  1 drivers
v0x55d0c5b1a0b0_0 .net "b", 0 0, L_0x55d0c5f2e810;  1 drivers
v0x55d0c5b1a170_0 .net "ca", 0 0, L_0x55d0c5f2e5d0;  1 drivers
v0x55d0c5b1a240_0 .net "cin", 0 0, L_0x55d0c5f2e940;  1 drivers
v0x55d0c5b1a300_0 .net "sum", 0 0, L_0x55d0c5f2e180;  1 drivers
v0x55d0c5b1a410_0 .net "w1", 0 0, L_0x55d0c5f2dd20;  1 drivers
v0x55d0c5b1a4d0_0 .net "w2", 0 0, L_0x55d0c5f2e240;  1 drivers
v0x55d0c5b1a590_0 .net "w3", 0 0, L_0x55d0c5f2e350;  1 drivers
v0x55d0c5b1a650_0 .net "w4", 0 0, L_0x55d0c5f2e410;  1 drivers
v0x55d0c5b1a7a0_0 .net "w5", 0 0, L_0x55d0c5f2e480;  1 drivers
S_0x55d0c5b1a900 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b19ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f2ea70 .functor XOR 1, L_0x55d0c5f2ef50, L_0x55d0c5f2f080, C4<0>, C4<0>;
L_0x55d0c5f2eae0 .functor XOR 1, L_0x55d0c5f2ea70, L_0x55d0c5f2f1b0, C4<0>, C4<0>;
L_0x55d0c5f2eb50 .functor AND 1, L_0x55d0c5f2ef50, L_0x55d0c5f2f080, C4<1>, C4<1>;
L_0x55d0c5f2ebc0 .functor AND 1, L_0x55d0c5f2ef50, L_0x55d0c5f2f1b0, C4<1>, C4<1>;
L_0x55d0c5f2ec80 .functor AND 1, L_0x55d0c5f2f080, L_0x55d0c5f2f1b0, C4<1>, C4<1>;
L_0x55d0c5f2ecf0 .functor OR 1, L_0x55d0c5f2eb50, L_0x55d0c5f2ebc0, C4<0>, C4<0>;
L_0x55d0c5f2ee40 .functor OR 1, L_0x55d0c5f2ec80, L_0x55d0c5f2ecf0, C4<0>, C4<0>;
v0x55d0c5b1ab20_0 .net "a", 0 0, L_0x55d0c5f2ef50;  1 drivers
v0x55d0c5b1abe0_0 .net "b", 0 0, L_0x55d0c5f2f080;  1 drivers
v0x55d0c5b1aca0_0 .net "ca", 0 0, L_0x55d0c5f2ee40;  1 drivers
v0x55d0c5b1ad70_0 .net "cin", 0 0, L_0x55d0c5f2f1b0;  1 drivers
v0x55d0c5b1ae30_0 .net "sum", 0 0, L_0x55d0c5f2eae0;  1 drivers
v0x55d0c5b1af40_0 .net "w1", 0 0, L_0x55d0c5f2ea70;  1 drivers
v0x55d0c5b1b000_0 .net "w2", 0 0, L_0x55d0c5f2eb50;  1 drivers
v0x55d0c5b1b0c0_0 .net "w3", 0 0, L_0x55d0c5f2ebc0;  1 drivers
v0x55d0c5b1b180_0 .net "w4", 0 0, L_0x55d0c5f2ec80;  1 drivers
v0x55d0c5b1b2d0_0 .net "w5", 0 0, L_0x55d0c5f2ecf0;  1 drivers
S_0x55d0c5b1b430 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b19ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f2f320 .functor XOR 1, L_0x55d0c5f2f8f0, L_0x55d0c5f2fa20, C4<0>, C4<0>;
L_0x55d0c5f2f390 .functor XOR 1, L_0x55d0c5f2f320, L_0x55d0c5f2fba0, C4<0>, C4<0>;
L_0x55d0c5f2f450 .functor AND 1, L_0x55d0c5f2f8f0, L_0x55d0c5f2fa20, C4<1>, C4<1>;
L_0x55d0c5f2f560 .functor AND 1, L_0x55d0c5f2f8f0, L_0x55d0c5f2fba0, C4<1>, C4<1>;
L_0x55d0c5f2f620 .functor AND 1, L_0x55d0c5f2fa20, L_0x55d0c5f2fba0, C4<1>, C4<1>;
L_0x55d0c5f2f690 .functor OR 1, L_0x55d0c5f2f450, L_0x55d0c5f2f560, C4<0>, C4<0>;
L_0x55d0c5f2f7e0 .functor OR 1, L_0x55d0c5f2f620, L_0x55d0c5f2f690, C4<0>, C4<0>;
v0x55d0c5b1b660_0 .net "a", 0 0, L_0x55d0c5f2f8f0;  1 drivers
v0x55d0c5b1b720_0 .net "b", 0 0, L_0x55d0c5f2fa20;  1 drivers
v0x55d0c5b1b7e0_0 .net "ca", 0 0, L_0x55d0c5f2f7e0;  1 drivers
v0x55d0c5b1b8b0_0 .net "cin", 0 0, L_0x55d0c5f2fba0;  1 drivers
v0x55d0c5b1b970_0 .net "sum", 0 0, L_0x55d0c5f2f390;  1 drivers
v0x55d0c5b1ba80_0 .net "w1", 0 0, L_0x55d0c5f2f320;  1 drivers
v0x55d0c5b1bb40_0 .net "w2", 0 0, L_0x55d0c5f2f450;  1 drivers
v0x55d0c5b1bc00_0 .net "w3", 0 0, L_0x55d0c5f2f560;  1 drivers
v0x55d0c5b1bcc0_0 .net "w4", 0 0, L_0x55d0c5f2f620;  1 drivers
v0x55d0c5b1be10_0 .net "w5", 0 0, L_0x55d0c5f2f690;  1 drivers
S_0x55d0c5b1bf70 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b19ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f2fcd0 .functor XOR 1, L_0x55d0c5f30170, L_0x55d0c5f30330, C4<0>, C4<0>;
L_0x55d0c5f2fd40 .functor XOR 1, L_0x55d0c5f2fcd0, L_0x55d0c5f304f0, C4<0>, C4<0>;
L_0x55d0c5f2fdb0 .functor AND 1, L_0x55d0c5f30170, L_0x55d0c5f30330, C4<1>, C4<1>;
L_0x55d0c5f2fe20 .functor AND 1, L_0x55d0c5f30170, L_0x55d0c5f304f0, C4<1>, C4<1>;
L_0x55d0c5f2fee0 .functor AND 1, L_0x55d0c5f30330, L_0x55d0c5f304f0, C4<1>, C4<1>;
L_0x55d0c5f2ff50 .functor OR 1, L_0x55d0c5f2fdb0, L_0x55d0c5f2fe20, C4<0>, C4<0>;
L_0x55d0c5f30060 .functor OR 1, L_0x55d0c5f2fee0, L_0x55d0c5f2ff50, C4<0>, C4<0>;
v0x55d0c5b1c170_0 .net "a", 0 0, L_0x55d0c5f30170;  1 drivers
v0x55d0c5b1c250_0 .net "b", 0 0, L_0x55d0c5f30330;  1 drivers
v0x55d0c5b1c310_0 .net "ca", 0 0, L_0x55d0c5f30060;  1 drivers
v0x55d0c5b1c3e0_0 .net "cin", 0 0, L_0x55d0c5f304f0;  1 drivers
v0x55d0c5b1c4a0_0 .net "sum", 0 0, L_0x55d0c5f2fd40;  1 drivers
v0x55d0c5b1c5b0_0 .net "w1", 0 0, L_0x55d0c5f2fcd0;  1 drivers
v0x55d0c5b1c670_0 .net "w2", 0 0, L_0x55d0c5f2fdb0;  1 drivers
v0x55d0c5b1c730_0 .net "w3", 0 0, L_0x55d0c5f2fe20;  1 drivers
v0x55d0c5b1c7f0_0 .net "w4", 0 0, L_0x55d0c5f2fee0;  1 drivers
v0x55d0c5b1c940_0 .net "w5", 0 0, L_0x55d0c5f2ff50;  1 drivers
S_0x55d0c5b1d4f0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5b160e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b24110_0 .net "a", 7 0, L_0x55d0c5f366a0;  1 drivers
v0x55d0c5b24210_0 .net "b", 7 0, L_0x55d0c5f36790;  1 drivers
v0x55d0c5b242f0_0 .net "ca", 7 0, L_0x55d0c5f36510;  1 drivers
v0x55d0c5b243b0_0 .net "cin", 7 0, L_0x55d0c5f36880;  1 drivers
v0x55d0c5b24490_0 .net "sum", 7 0, L_0x55d0c5f363d0;  1 drivers
L_0x55d0c5f33870 .part L_0x55d0c5f366a0, 0, 4;
L_0x55d0c5f33910 .part L_0x55d0c5f36790, 0, 4;
L_0x55d0c5f339b0 .part L_0x55d0c5f36880, 0, 4;
L_0x55d0c5f36100 .part L_0x55d0c5f366a0, 4, 4;
L_0x55d0c5f361f0 .part L_0x55d0c5f36790, 4, 4;
L_0x55d0c5f362e0 .part L_0x55d0c5f36880, 4, 4;
L_0x55d0c5f363d0 .concat8 [ 4 4 0 0], L_0x55d0c5f33660, L_0x55d0c5f35ef0;
L_0x55d0c5f36510 .concat8 [ 4 4 0 0], L_0x55d0c5f33700, L_0x55d0c5f35f90;
S_0x55d0c5b1d760 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b1d4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b20750_0 .net "a", 3 0, L_0x55d0c5f33870;  1 drivers
v0x55d0c5b20850_0 .net "b", 3 0, L_0x55d0c5f33910;  1 drivers
v0x55d0c5b20930_0 .net "ca", 3 0, L_0x55d0c5f33700;  1 drivers
v0x55d0c5b209f0_0 .net "cin", 3 0, L_0x55d0c5f339b0;  1 drivers
v0x55d0c5b20ad0_0 .net "sum", 3 0, L_0x55d0c5f33660;  1 drivers
L_0x55d0c5f31610 .part L_0x55d0c5f33870, 0, 1;
L_0x55d0c5f31740 .part L_0x55d0c5f33910, 0, 1;
L_0x55d0c5f31870 .part L_0x55d0c5f339b0, 0, 1;
L_0x55d0c5f31e80 .part L_0x55d0c5f33870, 1, 1;
L_0x55d0c5f31fb0 .part L_0x55d0c5f33910, 1, 1;
L_0x55d0c5f320e0 .part L_0x55d0c5f339b0, 1, 1;
L_0x55d0c5f32820 .part L_0x55d0c5f33870, 2, 1;
L_0x55d0c5f32950 .part L_0x55d0c5f33910, 2, 1;
L_0x55d0c5f32ad0 .part L_0x55d0c5f339b0, 2, 1;
L_0x55d0c5f33050 .part L_0x55d0c5f33870, 3, 1;
L_0x55d0c5f33270 .part L_0x55d0c5f33910, 3, 1;
L_0x55d0c5f33430 .part L_0x55d0c5f339b0, 3, 1;
L_0x55d0c5f33660 .concat8 [ 1 1 1 1], L_0x55d0c5f310f0, L_0x55d0c5f31a10, L_0x55d0c5f322c0, L_0x55d0c5f32c70;
L_0x55d0c5f33700 .concat8 [ 1 1 1 1], L_0x55d0c5f31500, L_0x55d0c5f31d70, L_0x55d0c5f32710, L_0x55d0c5f32f90;
S_0x55d0c5b1d9e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b1d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f306b0 .functor XOR 1, L_0x55d0c5f31610, L_0x55d0c5f31740, C4<0>, C4<0>;
L_0x55d0c5f310f0 .functor XOR 1, L_0x55d0c5f306b0, L_0x55d0c5f31870, C4<0>, C4<0>;
L_0x55d0c5f311b0 .functor AND 1, L_0x55d0c5f31610, L_0x55d0c5f31740, C4<1>, C4<1>;
L_0x55d0c5f312c0 .functor AND 1, L_0x55d0c5f31610, L_0x55d0c5f31870, C4<1>, C4<1>;
L_0x55d0c5f31380 .functor AND 1, L_0x55d0c5f31740, L_0x55d0c5f31870, C4<1>, C4<1>;
L_0x55d0c5f313f0 .functor OR 1, L_0x55d0c5f311b0, L_0x55d0c5f312c0, C4<0>, C4<0>;
L_0x55d0c5f31500 .functor OR 1, L_0x55d0c5f31380, L_0x55d0c5f313f0, C4<0>, C4<0>;
v0x55d0c5b1dc80_0 .net "a", 0 0, L_0x55d0c5f31610;  1 drivers
v0x55d0c5b1dd60_0 .net "b", 0 0, L_0x55d0c5f31740;  1 drivers
v0x55d0c5b1de20_0 .net "ca", 0 0, L_0x55d0c5f31500;  1 drivers
v0x55d0c5b1def0_0 .net "cin", 0 0, L_0x55d0c5f31870;  1 drivers
v0x55d0c5b1dfb0_0 .net "sum", 0 0, L_0x55d0c5f310f0;  1 drivers
v0x55d0c5b1e0c0_0 .net "w1", 0 0, L_0x55d0c5f306b0;  1 drivers
v0x55d0c5b1e180_0 .net "w2", 0 0, L_0x55d0c5f311b0;  1 drivers
v0x55d0c5b1e240_0 .net "w3", 0 0, L_0x55d0c5f312c0;  1 drivers
v0x55d0c5b1e300_0 .net "w4", 0 0, L_0x55d0c5f31380;  1 drivers
v0x55d0c5b1e450_0 .net "w5", 0 0, L_0x55d0c5f313f0;  1 drivers
S_0x55d0c5b1e5b0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b1d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f319a0 .functor XOR 1, L_0x55d0c5f31e80, L_0x55d0c5f31fb0, C4<0>, C4<0>;
L_0x55d0c5f31a10 .functor XOR 1, L_0x55d0c5f319a0, L_0x55d0c5f320e0, C4<0>, C4<0>;
L_0x55d0c5f31a80 .functor AND 1, L_0x55d0c5f31e80, L_0x55d0c5f31fb0, C4<1>, C4<1>;
L_0x55d0c5f31af0 .functor AND 1, L_0x55d0c5f31e80, L_0x55d0c5f320e0, C4<1>, C4<1>;
L_0x55d0c5f31bb0 .functor AND 1, L_0x55d0c5f31fb0, L_0x55d0c5f320e0, C4<1>, C4<1>;
L_0x55d0c5f31c20 .functor OR 1, L_0x55d0c5f31a80, L_0x55d0c5f31af0, C4<0>, C4<0>;
L_0x55d0c5f31d70 .functor OR 1, L_0x55d0c5f31bb0, L_0x55d0c5f31c20, C4<0>, C4<0>;
v0x55d0c5b1e7d0_0 .net "a", 0 0, L_0x55d0c5f31e80;  1 drivers
v0x55d0c5b1e890_0 .net "b", 0 0, L_0x55d0c5f31fb0;  1 drivers
v0x55d0c5b1e950_0 .net "ca", 0 0, L_0x55d0c5f31d70;  1 drivers
v0x55d0c5b1ea20_0 .net "cin", 0 0, L_0x55d0c5f320e0;  1 drivers
v0x55d0c5b1eae0_0 .net "sum", 0 0, L_0x55d0c5f31a10;  1 drivers
v0x55d0c5b1ebf0_0 .net "w1", 0 0, L_0x55d0c5f319a0;  1 drivers
v0x55d0c5b1ecb0_0 .net "w2", 0 0, L_0x55d0c5f31a80;  1 drivers
v0x55d0c5b1ed70_0 .net "w3", 0 0, L_0x55d0c5f31af0;  1 drivers
v0x55d0c5b1ee30_0 .net "w4", 0 0, L_0x55d0c5f31bb0;  1 drivers
v0x55d0c5b1ef80_0 .net "w5", 0 0, L_0x55d0c5f31c20;  1 drivers
S_0x55d0c5b1f0e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b1d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f32250 .functor XOR 1, L_0x55d0c5f32820, L_0x55d0c5f32950, C4<0>, C4<0>;
L_0x55d0c5f322c0 .functor XOR 1, L_0x55d0c5f32250, L_0x55d0c5f32ad0, C4<0>, C4<0>;
L_0x55d0c5f32380 .functor AND 1, L_0x55d0c5f32820, L_0x55d0c5f32950, C4<1>, C4<1>;
L_0x55d0c5f32490 .functor AND 1, L_0x55d0c5f32820, L_0x55d0c5f32ad0, C4<1>, C4<1>;
L_0x55d0c5f32550 .functor AND 1, L_0x55d0c5f32950, L_0x55d0c5f32ad0, C4<1>, C4<1>;
L_0x55d0c5f325c0 .functor OR 1, L_0x55d0c5f32380, L_0x55d0c5f32490, C4<0>, C4<0>;
L_0x55d0c5f32710 .functor OR 1, L_0x55d0c5f32550, L_0x55d0c5f325c0, C4<0>, C4<0>;
v0x55d0c5b1f310_0 .net "a", 0 0, L_0x55d0c5f32820;  1 drivers
v0x55d0c5b1f3d0_0 .net "b", 0 0, L_0x55d0c5f32950;  1 drivers
v0x55d0c5b1f490_0 .net "ca", 0 0, L_0x55d0c5f32710;  1 drivers
v0x55d0c5b1f560_0 .net "cin", 0 0, L_0x55d0c5f32ad0;  1 drivers
v0x55d0c5b1f620_0 .net "sum", 0 0, L_0x55d0c5f322c0;  1 drivers
v0x55d0c5b1f730_0 .net "w1", 0 0, L_0x55d0c5f32250;  1 drivers
v0x55d0c5b1f7f0_0 .net "w2", 0 0, L_0x55d0c5f32380;  1 drivers
v0x55d0c5b1f8b0_0 .net "w3", 0 0, L_0x55d0c5f32490;  1 drivers
v0x55d0c5b1f970_0 .net "w4", 0 0, L_0x55d0c5f32550;  1 drivers
v0x55d0c5b1fac0_0 .net "w5", 0 0, L_0x55d0c5f325c0;  1 drivers
S_0x55d0c5b1fc20 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b1d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f32c00 .functor XOR 1, L_0x55d0c5f33050, L_0x55d0c5f33270, C4<0>, C4<0>;
L_0x55d0c5f32c70 .functor XOR 1, L_0x55d0c5f32c00, L_0x55d0c5f33430, C4<0>, C4<0>;
L_0x55d0c5f32ce0 .functor AND 1, L_0x55d0c5f33050, L_0x55d0c5f33270, C4<1>, C4<1>;
L_0x55d0c5f32d50 .functor AND 1, L_0x55d0c5f33050, L_0x55d0c5f33430, C4<1>, C4<1>;
L_0x55d0c5f32e10 .functor AND 1, L_0x55d0c5f33270, L_0x55d0c5f33430, C4<1>, C4<1>;
L_0x55d0c5f32e80 .functor OR 1, L_0x55d0c5f32ce0, L_0x55d0c5f32d50, C4<0>, C4<0>;
L_0x55d0c5f32f90 .functor OR 1, L_0x55d0c5f32e10, L_0x55d0c5f32e80, C4<0>, C4<0>;
v0x55d0c5b1fe20_0 .net "a", 0 0, L_0x55d0c5f33050;  1 drivers
v0x55d0c5b1ff00_0 .net "b", 0 0, L_0x55d0c5f33270;  1 drivers
v0x55d0c5b1ffc0_0 .net "ca", 0 0, L_0x55d0c5f32f90;  1 drivers
v0x55d0c5b20090_0 .net "cin", 0 0, L_0x55d0c5f33430;  1 drivers
v0x55d0c5b20150_0 .net "sum", 0 0, L_0x55d0c5f32c70;  1 drivers
v0x55d0c5b20260_0 .net "w1", 0 0, L_0x55d0c5f32c00;  1 drivers
v0x55d0c5b20320_0 .net "w2", 0 0, L_0x55d0c5f32ce0;  1 drivers
v0x55d0c5b203e0_0 .net "w3", 0 0, L_0x55d0c5f32d50;  1 drivers
v0x55d0c5b204a0_0 .net "w4", 0 0, L_0x55d0c5f32e10;  1 drivers
v0x55d0c5b205f0_0 .net "w5", 0 0, L_0x55d0c5f32e80;  1 drivers
S_0x55d0c5b20c50 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b1d4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b23c10_0 .net "a", 3 0, L_0x55d0c5f36100;  1 drivers
v0x55d0c5b23d10_0 .net "b", 3 0, L_0x55d0c5f361f0;  1 drivers
v0x55d0c5b23df0_0 .net "ca", 3 0, L_0x55d0c5f35f90;  1 drivers
v0x55d0c5b23eb0_0 .net "cin", 3 0, L_0x55d0c5f362e0;  1 drivers
v0x55d0c5b23f90_0 .net "sum", 3 0, L_0x55d0c5f35ef0;  1 drivers
L_0x55d0c5f33f70 .part L_0x55d0c5f36100, 0, 1;
L_0x55d0c5f340a0 .part L_0x55d0c5f361f0, 0, 1;
L_0x55d0c5f341d0 .part L_0x55d0c5f362e0, 0, 1;
L_0x55d0c5f347a0 .part L_0x55d0c5f36100, 1, 1;
L_0x55d0c5f348d0 .part L_0x55d0c5f361f0, 1, 1;
L_0x55d0c5f34a00 .part L_0x55d0c5f362e0, 1, 1;
L_0x55d0c5f350c0 .part L_0x55d0c5f36100, 2, 1;
L_0x55d0c5f351f0 .part L_0x55d0c5f361f0, 2, 1;
L_0x55d0c5f35370 .part L_0x55d0c5f362e0, 2, 1;
L_0x55d0c5f35940 .part L_0x55d0c5f36100, 3, 1;
L_0x55d0c5f35b00 .part L_0x55d0c5f361f0, 3, 1;
L_0x55d0c5f35cc0 .part L_0x55d0c5f362e0, 3, 1;
L_0x55d0c5f35ef0 .concat8 [ 1 1 1 1], L_0x55d0c5f33a50, L_0x55d0c5f34370, L_0x55d0c5f34ba0, L_0x55d0c5f35510;
L_0x55d0c5f35f90 .concat8 [ 1 1 1 1], L_0x55d0c5f33e60, L_0x55d0c5f34690, L_0x55d0c5f34fb0, L_0x55d0c5f35830;
S_0x55d0c5b20ec0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b20c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f335f0 .functor XOR 1, L_0x55d0c5f33f70, L_0x55d0c5f340a0, C4<0>, C4<0>;
L_0x55d0c5f33a50 .functor XOR 1, L_0x55d0c5f335f0, L_0x55d0c5f341d0, C4<0>, C4<0>;
L_0x55d0c5f33b10 .functor AND 1, L_0x55d0c5f33f70, L_0x55d0c5f340a0, C4<1>, C4<1>;
L_0x55d0c5f33c20 .functor AND 1, L_0x55d0c5f33f70, L_0x55d0c5f341d0, C4<1>, C4<1>;
L_0x55d0c5f33ce0 .functor AND 1, L_0x55d0c5f340a0, L_0x55d0c5f341d0, C4<1>, C4<1>;
L_0x55d0c5f33d50 .functor OR 1, L_0x55d0c5f33b10, L_0x55d0c5f33c20, C4<0>, C4<0>;
L_0x55d0c5f33e60 .functor OR 1, L_0x55d0c5f33ce0, L_0x55d0c5f33d50, C4<0>, C4<0>;
v0x55d0c5b21140_0 .net "a", 0 0, L_0x55d0c5f33f70;  1 drivers
v0x55d0c5b21220_0 .net "b", 0 0, L_0x55d0c5f340a0;  1 drivers
v0x55d0c5b212e0_0 .net "ca", 0 0, L_0x55d0c5f33e60;  1 drivers
v0x55d0c5b213b0_0 .net "cin", 0 0, L_0x55d0c5f341d0;  1 drivers
v0x55d0c5b21470_0 .net "sum", 0 0, L_0x55d0c5f33a50;  1 drivers
v0x55d0c5b21580_0 .net "w1", 0 0, L_0x55d0c5f335f0;  1 drivers
v0x55d0c5b21640_0 .net "w2", 0 0, L_0x55d0c5f33b10;  1 drivers
v0x55d0c5b21700_0 .net "w3", 0 0, L_0x55d0c5f33c20;  1 drivers
v0x55d0c5b217c0_0 .net "w4", 0 0, L_0x55d0c5f33ce0;  1 drivers
v0x55d0c5b21910_0 .net "w5", 0 0, L_0x55d0c5f33d50;  1 drivers
S_0x55d0c5b21a70 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b20c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f34300 .functor XOR 1, L_0x55d0c5f347a0, L_0x55d0c5f348d0, C4<0>, C4<0>;
L_0x55d0c5f34370 .functor XOR 1, L_0x55d0c5f34300, L_0x55d0c5f34a00, C4<0>, C4<0>;
L_0x55d0c5f343e0 .functor AND 1, L_0x55d0c5f347a0, L_0x55d0c5f348d0, C4<1>, C4<1>;
L_0x55d0c5f34450 .functor AND 1, L_0x55d0c5f347a0, L_0x55d0c5f34a00, C4<1>, C4<1>;
L_0x55d0c5f34510 .functor AND 1, L_0x55d0c5f348d0, L_0x55d0c5f34a00, C4<1>, C4<1>;
L_0x55d0c5f34580 .functor OR 1, L_0x55d0c5f343e0, L_0x55d0c5f34450, C4<0>, C4<0>;
L_0x55d0c5f34690 .functor OR 1, L_0x55d0c5f34510, L_0x55d0c5f34580, C4<0>, C4<0>;
v0x55d0c5b21c90_0 .net "a", 0 0, L_0x55d0c5f347a0;  1 drivers
v0x55d0c5b21d50_0 .net "b", 0 0, L_0x55d0c5f348d0;  1 drivers
v0x55d0c5b21e10_0 .net "ca", 0 0, L_0x55d0c5f34690;  1 drivers
v0x55d0c5b21ee0_0 .net "cin", 0 0, L_0x55d0c5f34a00;  1 drivers
v0x55d0c5b21fa0_0 .net "sum", 0 0, L_0x55d0c5f34370;  1 drivers
v0x55d0c5b220b0_0 .net "w1", 0 0, L_0x55d0c5f34300;  1 drivers
v0x55d0c5b22170_0 .net "w2", 0 0, L_0x55d0c5f343e0;  1 drivers
v0x55d0c5b22230_0 .net "w3", 0 0, L_0x55d0c5f34450;  1 drivers
v0x55d0c5b222f0_0 .net "w4", 0 0, L_0x55d0c5f34510;  1 drivers
v0x55d0c5b22440_0 .net "w5", 0 0, L_0x55d0c5f34580;  1 drivers
S_0x55d0c5b225a0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b20c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f34b30 .functor XOR 1, L_0x55d0c5f350c0, L_0x55d0c5f351f0, C4<0>, C4<0>;
L_0x55d0c5f34ba0 .functor XOR 1, L_0x55d0c5f34b30, L_0x55d0c5f35370, C4<0>, C4<0>;
L_0x55d0c5f34c60 .functor AND 1, L_0x55d0c5f350c0, L_0x55d0c5f351f0, C4<1>, C4<1>;
L_0x55d0c5f34d70 .functor AND 1, L_0x55d0c5f350c0, L_0x55d0c5f35370, C4<1>, C4<1>;
L_0x55d0c5f34e30 .functor AND 1, L_0x55d0c5f351f0, L_0x55d0c5f35370, C4<1>, C4<1>;
L_0x55d0c5f34ea0 .functor OR 1, L_0x55d0c5f34c60, L_0x55d0c5f34d70, C4<0>, C4<0>;
L_0x55d0c5f34fb0 .functor OR 1, L_0x55d0c5f34e30, L_0x55d0c5f34ea0, C4<0>, C4<0>;
v0x55d0c5b227d0_0 .net "a", 0 0, L_0x55d0c5f350c0;  1 drivers
v0x55d0c5b22890_0 .net "b", 0 0, L_0x55d0c5f351f0;  1 drivers
v0x55d0c5b22950_0 .net "ca", 0 0, L_0x55d0c5f34fb0;  1 drivers
v0x55d0c5b22a20_0 .net "cin", 0 0, L_0x55d0c5f35370;  1 drivers
v0x55d0c5b22ae0_0 .net "sum", 0 0, L_0x55d0c5f34ba0;  1 drivers
v0x55d0c5b22bf0_0 .net "w1", 0 0, L_0x55d0c5f34b30;  1 drivers
v0x55d0c5b22cb0_0 .net "w2", 0 0, L_0x55d0c5f34c60;  1 drivers
v0x55d0c5b22d70_0 .net "w3", 0 0, L_0x55d0c5f34d70;  1 drivers
v0x55d0c5b22e30_0 .net "w4", 0 0, L_0x55d0c5f34e30;  1 drivers
v0x55d0c5b22f80_0 .net "w5", 0 0, L_0x55d0c5f34ea0;  1 drivers
S_0x55d0c5b230e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b20c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f354a0 .functor XOR 1, L_0x55d0c5f35940, L_0x55d0c5f35b00, C4<0>, C4<0>;
L_0x55d0c5f35510 .functor XOR 1, L_0x55d0c5f354a0, L_0x55d0c5f35cc0, C4<0>, C4<0>;
L_0x55d0c5f35580 .functor AND 1, L_0x55d0c5f35940, L_0x55d0c5f35b00, C4<1>, C4<1>;
L_0x55d0c5f355f0 .functor AND 1, L_0x55d0c5f35940, L_0x55d0c5f35cc0, C4<1>, C4<1>;
L_0x55d0c5f356b0 .functor AND 1, L_0x55d0c5f35b00, L_0x55d0c5f35cc0, C4<1>, C4<1>;
L_0x55d0c5f35720 .functor OR 1, L_0x55d0c5f35580, L_0x55d0c5f355f0, C4<0>, C4<0>;
L_0x55d0c5f35830 .functor OR 1, L_0x55d0c5f356b0, L_0x55d0c5f35720, C4<0>, C4<0>;
v0x55d0c5b232e0_0 .net "a", 0 0, L_0x55d0c5f35940;  1 drivers
v0x55d0c5b233c0_0 .net "b", 0 0, L_0x55d0c5f35b00;  1 drivers
v0x55d0c5b23480_0 .net "ca", 0 0, L_0x55d0c5f35830;  1 drivers
v0x55d0c5b23550_0 .net "cin", 0 0, L_0x55d0c5f35cc0;  1 drivers
v0x55d0c5b23610_0 .net "sum", 0 0, L_0x55d0c5f35510;  1 drivers
v0x55d0c5b23720_0 .net "w1", 0 0, L_0x55d0c5f354a0;  1 drivers
v0x55d0c5b237e0_0 .net "w2", 0 0, L_0x55d0c5f35580;  1 drivers
v0x55d0c5b238a0_0 .net "w3", 0 0, L_0x55d0c5f355f0;  1 drivers
v0x55d0c5b23960_0 .net "w4", 0 0, L_0x55d0c5f356b0;  1 drivers
v0x55d0c5b23ab0_0 .net "w5", 0 0, L_0x55d0c5f35720;  1 drivers
S_0x55d0c5b25810 .scope module, "a_9" "SixtyfourBA" 3 44, 5 3 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f868395bc30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5b61540_0 .net/2u *"_s2", 0 0, L_0x7f868395bc30;  1 drivers
L_0x7f868395bc78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d0c5b61640_0 .net/2u *"_s6", 0 0, L_0x7f868395bc78;  1 drivers
v0x55d0c5b61720_0 .net "a", 64 0, L_0x55d0c5f65d40;  1 drivers
v0x55d0c5b617e0_0 .net "b", 64 0, L_0x55d0c5f65e70;  1 drivers
v0x55d0c5b618c0_0 .net "ca", 64 0, L_0x55d0c5f65b60;  1 drivers
v0x55d0c5b619f0_0 .net "cin", 64 0, L_0x55d0c5f65fe0;  1 drivers
v0x55d0c5b61ad0_0 .net "sum", 64 0, L_0x55d0c5f659d0;  1 drivers
L_0x55d0c5f4e890 .part L_0x55d0c5f65d40, 0, 32;
L_0x55d0c5f4e930 .part L_0x55d0c5f65e70, 0, 32;
L_0x55d0c5f4e9d0 .part L_0x55d0c5f65fe0, 0, 32;
L_0x55d0c5f65700 .part L_0x55d0c5f65d40, 32, 32;
L_0x55d0c5f657f0 .part L_0x55d0c5f65e70, 32, 32;
L_0x55d0c5f658e0 .part L_0x55d0c5f65fe0, 32, 32;
L_0x55d0c5f659d0 .concat8 [ 32 32 1 0], L_0x55d0c5f4e5c0, L_0x55d0c5f65430, L_0x7f868395bc78;
L_0x55d0c5f65b60 .concat8 [ 1 32 32 0], L_0x7f868395bc30, L_0x55d0c5f4e700, L_0x55d0c5f65570;
S_0x55d0c5b25a60 .scope module, "FB_0" "ThirtytwoBA" 5 14, 6 3 0, S_0x55d0c5b25810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5b43260_0 .net "a", 31 0, L_0x55d0c5f4e890;  1 drivers
v0x55d0c5b43360_0 .net "b", 31 0, L_0x55d0c5f4e930;  1 drivers
v0x55d0c5b43440_0 .net "ca", 31 0, L_0x55d0c5f4e700;  1 drivers
v0x55d0c5b43500_0 .net "cin", 31 0, L_0x55d0c5f4e9d0;  1 drivers
v0x55d0c5b435e0_0 .net "sum", 31 0, L_0x55d0c5f4e5c0;  1 drivers
L_0x55d0c5f42c50 .part L_0x55d0c5f4e890, 0, 16;
L_0x55d0c5f42cf0 .part L_0x55d0c5f4e930, 0, 16;
L_0x55d0c5f42d90 .part L_0x55d0c5f4e9d0, 0, 16;
L_0x55d0c5f4e2f0 .part L_0x55d0c5f4e890, 16, 16;
L_0x55d0c5f4e3e0 .part L_0x55d0c5f4e930, 16, 16;
L_0x55d0c5f4e4d0 .part L_0x55d0c5f4e9d0, 16, 16;
L_0x55d0c5f4e5c0 .concat8 [ 16 16 0 0], L_0x55d0c5f42980, L_0x55d0c5f4e020;
L_0x55d0c5f4e700 .concat8 [ 16 16 0 0], L_0x55d0c5f42ac0, L_0x55d0c5f4e160;
S_0x55d0c5b25d00 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5b25a60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5b34240_0 .net "a", 15 0, L_0x55d0c5f42c50;  1 drivers
v0x55d0c5b34340_0 .net "b", 15 0, L_0x55d0c5f42cf0;  1 drivers
v0x55d0c5b34420_0 .net "ca", 15 0, L_0x55d0c5f42ac0;  1 drivers
v0x55d0c5b344e0_0 .net "cin", 15 0, L_0x55d0c5f42d90;  1 drivers
v0x55d0c5b345c0_0 .net "sum", 15 0, L_0x55d0c5f42980;  1 drivers
L_0x55d0c5f3cff0 .part L_0x55d0c5f42c50, 0, 8;
L_0x55d0c5f3d090 .part L_0x55d0c5f42cf0, 0, 8;
L_0x55d0c5f3d130 .part L_0x55d0c5f42d90, 0, 8;
L_0x55d0c5f426b0 .part L_0x55d0c5f42c50, 8, 8;
L_0x55d0c5f427a0 .part L_0x55d0c5f42cf0, 8, 8;
L_0x55d0c5f42890 .part L_0x55d0c5f42d90, 8, 8;
L_0x55d0c5f42980 .concat8 [ 8 8 0 0], L_0x55d0c5f3cd20, L_0x55d0c5f423e0;
L_0x55d0c5f42ac0 .concat8 [ 8 8 0 0], L_0x55d0c5f3ce60, L_0x55d0c5f42520;
S_0x55d0c5b25fa0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5b25d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b2cb80_0 .net "a", 7 0, L_0x55d0c5f3cff0;  1 drivers
v0x55d0c5b2cc80_0 .net "b", 7 0, L_0x55d0c5f3d090;  1 drivers
v0x55d0c5b2cd60_0 .net "ca", 7 0, L_0x55d0c5f3ce60;  1 drivers
v0x55d0c5b2ce20_0 .net "cin", 7 0, L_0x55d0c5f3d130;  1 drivers
v0x55d0c5b2cf00_0 .net "sum", 7 0, L_0x55d0c5f3cd20;  1 drivers
L_0x55d0c5f3a1c0 .part L_0x55d0c5f3cff0, 0, 4;
L_0x55d0c5f3a260 .part L_0x55d0c5f3d090, 0, 4;
L_0x55d0c5f3a300 .part L_0x55d0c5f3d130, 0, 4;
L_0x55d0c5f3ca50 .part L_0x55d0c5f3cff0, 4, 4;
L_0x55d0c5f3cb40 .part L_0x55d0c5f3d090, 4, 4;
L_0x55d0c5f3cc30 .part L_0x55d0c5f3d130, 4, 4;
L_0x55d0c5f3cd20 .concat8 [ 4 4 0 0], L_0x55d0c5f39fb0, L_0x55d0c5f3c840;
L_0x55d0c5f3ce60 .concat8 [ 4 4 0 0], L_0x55d0c5f3a050, L_0x55d0c5f3c8e0;
S_0x55d0c5b26240 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b25fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b291c0_0 .net "a", 3 0, L_0x55d0c5f3a1c0;  1 drivers
v0x55d0c5b292c0_0 .net "b", 3 0, L_0x55d0c5f3a260;  1 drivers
v0x55d0c5b293a0_0 .net "ca", 3 0, L_0x55d0c5f3a050;  1 drivers
v0x55d0c5b29460_0 .net "cin", 3 0, L_0x55d0c5f3a300;  1 drivers
v0x55d0c5b29540_0 .net "sum", 3 0, L_0x55d0c5f39fb0;  1 drivers
L_0x55d0c5f38030 .part L_0x55d0c5f3a1c0, 0, 1;
L_0x55d0c5f38160 .part L_0x55d0c5f3a260, 0, 1;
L_0x55d0c5f38290 .part L_0x55d0c5f3a300, 0, 1;
L_0x55d0c5f38860 .part L_0x55d0c5f3a1c0, 1, 1;
L_0x55d0c5f38990 .part L_0x55d0c5f3a260, 1, 1;
L_0x55d0c5f38ac0 .part L_0x55d0c5f3a300, 1, 1;
L_0x55d0c5f39180 .part L_0x55d0c5f3a1c0, 2, 1;
L_0x55d0c5f392b0 .part L_0x55d0c5f3a260, 2, 1;
L_0x55d0c5f39430 .part L_0x55d0c5f3a300, 2, 1;
L_0x55d0c5f39a00 .part L_0x55d0c5f3a1c0, 3, 1;
L_0x55d0c5f39bc0 .part L_0x55d0c5f3a260, 3, 1;
L_0x55d0c5f39d80 .part L_0x55d0c5f3a300, 3, 1;
L_0x55d0c5f39fb0 .concat8 [ 1 1 1 1], L_0x55d0c5f37b60, L_0x55d0c5f38430, L_0x55d0c5f38c60, L_0x55d0c5f395d0;
L_0x55d0c5f3a050 .concat8 [ 1 1 1 1], L_0x55d0c5f37f20, L_0x55d0c5f38750, L_0x55d0c5f39070, L_0x55d0c5f398f0;
S_0x55d0c5b264e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b26240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f35e80 .functor XOR 1, L_0x55d0c5f38030, L_0x55d0c5f38160, C4<0>, C4<0>;
L_0x55d0c5f37b60 .functor XOR 1, L_0x55d0c5f35e80, L_0x55d0c5f38290, C4<0>, C4<0>;
L_0x55d0c5f37bd0 .functor AND 1, L_0x55d0c5f38030, L_0x55d0c5f38160, C4<1>, C4<1>;
L_0x55d0c5f37ce0 .functor AND 1, L_0x55d0c5f38030, L_0x55d0c5f38290, C4<1>, C4<1>;
L_0x55d0c5f37da0 .functor AND 1, L_0x55d0c5f38160, L_0x55d0c5f38290, C4<1>, C4<1>;
L_0x55d0c5f37e10 .functor OR 1, L_0x55d0c5f37bd0, L_0x55d0c5f37ce0, C4<0>, C4<0>;
L_0x55d0c5f37f20 .functor OR 1, L_0x55d0c5f37da0, L_0x55d0c5f37e10, C4<0>, C4<0>;
v0x55d0c5b26780_0 .net "a", 0 0, L_0x55d0c5f38030;  1 drivers
v0x55d0c5b26860_0 .net "b", 0 0, L_0x55d0c5f38160;  1 drivers
v0x55d0c5b26920_0 .net "ca", 0 0, L_0x55d0c5f37f20;  1 drivers
v0x55d0c5b269f0_0 .net "cin", 0 0, L_0x55d0c5f38290;  1 drivers
v0x55d0c5b26ab0_0 .net "sum", 0 0, L_0x55d0c5f37b60;  1 drivers
v0x55d0c5b26bc0_0 .net "w1", 0 0, L_0x55d0c5f35e80;  1 drivers
v0x55d0c5b26c80_0 .net "w2", 0 0, L_0x55d0c5f37bd0;  1 drivers
v0x55d0c5b26d40_0 .net "w3", 0 0, L_0x55d0c5f37ce0;  1 drivers
v0x55d0c5b26e00_0 .net "w4", 0 0, L_0x55d0c5f37da0;  1 drivers
v0x55d0c5b26ec0_0 .net "w5", 0 0, L_0x55d0c5f37e10;  1 drivers
S_0x55d0c5b27020 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b26240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f383c0 .functor XOR 1, L_0x55d0c5f38860, L_0x55d0c5f38990, C4<0>, C4<0>;
L_0x55d0c5f38430 .functor XOR 1, L_0x55d0c5f383c0, L_0x55d0c5f38ac0, C4<0>, C4<0>;
L_0x55d0c5f384a0 .functor AND 1, L_0x55d0c5f38860, L_0x55d0c5f38990, C4<1>, C4<1>;
L_0x55d0c5f38510 .functor AND 1, L_0x55d0c5f38860, L_0x55d0c5f38ac0, C4<1>, C4<1>;
L_0x55d0c5f385d0 .functor AND 1, L_0x55d0c5f38990, L_0x55d0c5f38ac0, C4<1>, C4<1>;
L_0x55d0c5f38640 .functor OR 1, L_0x55d0c5f384a0, L_0x55d0c5f38510, C4<0>, C4<0>;
L_0x55d0c5f38750 .functor OR 1, L_0x55d0c5f385d0, L_0x55d0c5f38640, C4<0>, C4<0>;
v0x55d0c5b27240_0 .net "a", 0 0, L_0x55d0c5f38860;  1 drivers
v0x55d0c5b27300_0 .net "b", 0 0, L_0x55d0c5f38990;  1 drivers
v0x55d0c5b273c0_0 .net "ca", 0 0, L_0x55d0c5f38750;  1 drivers
v0x55d0c5b27490_0 .net "cin", 0 0, L_0x55d0c5f38ac0;  1 drivers
v0x55d0c5b27550_0 .net "sum", 0 0, L_0x55d0c5f38430;  1 drivers
v0x55d0c5b27660_0 .net "w1", 0 0, L_0x55d0c5f383c0;  1 drivers
v0x55d0c5b27720_0 .net "w2", 0 0, L_0x55d0c5f384a0;  1 drivers
v0x55d0c5b277e0_0 .net "w3", 0 0, L_0x55d0c5f38510;  1 drivers
v0x55d0c5b278a0_0 .net "w4", 0 0, L_0x55d0c5f385d0;  1 drivers
v0x55d0c5b279f0_0 .net "w5", 0 0, L_0x55d0c5f38640;  1 drivers
S_0x55d0c5b27b50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b26240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f38bf0 .functor XOR 1, L_0x55d0c5f39180, L_0x55d0c5f392b0, C4<0>, C4<0>;
L_0x55d0c5f38c60 .functor XOR 1, L_0x55d0c5f38bf0, L_0x55d0c5f39430, C4<0>, C4<0>;
L_0x55d0c5f38d20 .functor AND 1, L_0x55d0c5f39180, L_0x55d0c5f392b0, C4<1>, C4<1>;
L_0x55d0c5f38e30 .functor AND 1, L_0x55d0c5f39180, L_0x55d0c5f39430, C4<1>, C4<1>;
L_0x55d0c5f38ef0 .functor AND 1, L_0x55d0c5f392b0, L_0x55d0c5f39430, C4<1>, C4<1>;
L_0x55d0c5f38f60 .functor OR 1, L_0x55d0c5f38d20, L_0x55d0c5f38e30, C4<0>, C4<0>;
L_0x55d0c5f39070 .functor OR 1, L_0x55d0c5f38ef0, L_0x55d0c5f38f60, C4<0>, C4<0>;
v0x55d0c5b27d80_0 .net "a", 0 0, L_0x55d0c5f39180;  1 drivers
v0x55d0c5b27e40_0 .net "b", 0 0, L_0x55d0c5f392b0;  1 drivers
v0x55d0c5b27f00_0 .net "ca", 0 0, L_0x55d0c5f39070;  1 drivers
v0x55d0c5b27fd0_0 .net "cin", 0 0, L_0x55d0c5f39430;  1 drivers
v0x55d0c5b28090_0 .net "sum", 0 0, L_0x55d0c5f38c60;  1 drivers
v0x55d0c5b281a0_0 .net "w1", 0 0, L_0x55d0c5f38bf0;  1 drivers
v0x55d0c5b28260_0 .net "w2", 0 0, L_0x55d0c5f38d20;  1 drivers
v0x55d0c5b28320_0 .net "w3", 0 0, L_0x55d0c5f38e30;  1 drivers
v0x55d0c5b283e0_0 .net "w4", 0 0, L_0x55d0c5f38ef0;  1 drivers
v0x55d0c5b28530_0 .net "w5", 0 0, L_0x55d0c5f38f60;  1 drivers
S_0x55d0c5b28690 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b26240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f39560 .functor XOR 1, L_0x55d0c5f39a00, L_0x55d0c5f39bc0, C4<0>, C4<0>;
L_0x55d0c5f395d0 .functor XOR 1, L_0x55d0c5f39560, L_0x55d0c5f39d80, C4<0>, C4<0>;
L_0x55d0c5f39640 .functor AND 1, L_0x55d0c5f39a00, L_0x55d0c5f39bc0, C4<1>, C4<1>;
L_0x55d0c5f396b0 .functor AND 1, L_0x55d0c5f39a00, L_0x55d0c5f39d80, C4<1>, C4<1>;
L_0x55d0c5f39770 .functor AND 1, L_0x55d0c5f39bc0, L_0x55d0c5f39d80, C4<1>, C4<1>;
L_0x55d0c5f397e0 .functor OR 1, L_0x55d0c5f39640, L_0x55d0c5f396b0, C4<0>, C4<0>;
L_0x55d0c5f398f0 .functor OR 1, L_0x55d0c5f39770, L_0x55d0c5f397e0, C4<0>, C4<0>;
v0x55d0c5b28890_0 .net "a", 0 0, L_0x55d0c5f39a00;  1 drivers
v0x55d0c5b28970_0 .net "b", 0 0, L_0x55d0c5f39bc0;  1 drivers
v0x55d0c5b28a30_0 .net "ca", 0 0, L_0x55d0c5f398f0;  1 drivers
v0x55d0c5b28b00_0 .net "cin", 0 0, L_0x55d0c5f39d80;  1 drivers
v0x55d0c5b28bc0_0 .net "sum", 0 0, L_0x55d0c5f395d0;  1 drivers
v0x55d0c5b28cd0_0 .net "w1", 0 0, L_0x55d0c5f39560;  1 drivers
v0x55d0c5b28d90_0 .net "w2", 0 0, L_0x55d0c5f39640;  1 drivers
v0x55d0c5b28e50_0 .net "w3", 0 0, L_0x55d0c5f396b0;  1 drivers
v0x55d0c5b28f10_0 .net "w4", 0 0, L_0x55d0c5f39770;  1 drivers
v0x55d0c5b29060_0 .net "w5", 0 0, L_0x55d0c5f397e0;  1 drivers
S_0x55d0c5b296c0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b25fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b2c680_0 .net "a", 3 0, L_0x55d0c5f3ca50;  1 drivers
v0x55d0c5b2c780_0 .net "b", 3 0, L_0x55d0c5f3cb40;  1 drivers
v0x55d0c5b2c860_0 .net "ca", 3 0, L_0x55d0c5f3c8e0;  1 drivers
v0x55d0c5b2c920_0 .net "cin", 3 0, L_0x55d0c5f3cc30;  1 drivers
v0x55d0c5b2ca00_0 .net "sum", 3 0, L_0x55d0c5f3c840;  1 drivers
L_0x55d0c5f3a8c0 .part L_0x55d0c5f3ca50, 0, 1;
L_0x55d0c5f3a9f0 .part L_0x55d0c5f3cb40, 0, 1;
L_0x55d0c5f3ab20 .part L_0x55d0c5f3cc30, 0, 1;
L_0x55d0c5f3b0f0 .part L_0x55d0c5f3ca50, 1, 1;
L_0x55d0c5f3b220 .part L_0x55d0c5f3cb40, 1, 1;
L_0x55d0c5f3b350 .part L_0x55d0c5f3cc30, 1, 1;
L_0x55d0c5f3ba10 .part L_0x55d0c5f3ca50, 2, 1;
L_0x55d0c5f3bb40 .part L_0x55d0c5f3cb40, 2, 1;
L_0x55d0c5f3bcc0 .part L_0x55d0c5f3cc30, 2, 1;
L_0x55d0c5f3c290 .part L_0x55d0c5f3ca50, 3, 1;
L_0x55d0c5f3c450 .part L_0x55d0c5f3cb40, 3, 1;
L_0x55d0c5f3c610 .part L_0x55d0c5f3cc30, 3, 1;
L_0x55d0c5f3c840 .concat8 [ 1 1 1 1], L_0x55d0c5f3a3a0, L_0x55d0c5f3acc0, L_0x55d0c5f3b4f0, L_0x55d0c5f3be60;
L_0x55d0c5f3c8e0 .concat8 [ 1 1 1 1], L_0x55d0c5f3a7b0, L_0x55d0c5f3afe0, L_0x55d0c5f3b900, L_0x55d0c5f3c180;
S_0x55d0c5b29930 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b296c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f39f40 .functor XOR 1, L_0x55d0c5f3a8c0, L_0x55d0c5f3a9f0, C4<0>, C4<0>;
L_0x55d0c5f3a3a0 .functor XOR 1, L_0x55d0c5f39f40, L_0x55d0c5f3ab20, C4<0>, C4<0>;
L_0x55d0c5f3a460 .functor AND 1, L_0x55d0c5f3a8c0, L_0x55d0c5f3a9f0, C4<1>, C4<1>;
L_0x55d0c5f3a570 .functor AND 1, L_0x55d0c5f3a8c0, L_0x55d0c5f3ab20, C4<1>, C4<1>;
L_0x55d0c5f3a630 .functor AND 1, L_0x55d0c5f3a9f0, L_0x55d0c5f3ab20, C4<1>, C4<1>;
L_0x55d0c5f3a6a0 .functor OR 1, L_0x55d0c5f3a460, L_0x55d0c5f3a570, C4<0>, C4<0>;
L_0x55d0c5f3a7b0 .functor OR 1, L_0x55d0c5f3a630, L_0x55d0c5f3a6a0, C4<0>, C4<0>;
v0x55d0c5b29bb0_0 .net "a", 0 0, L_0x55d0c5f3a8c0;  1 drivers
v0x55d0c5b29c90_0 .net "b", 0 0, L_0x55d0c5f3a9f0;  1 drivers
v0x55d0c5b29d50_0 .net "ca", 0 0, L_0x55d0c5f3a7b0;  1 drivers
v0x55d0c5b29e20_0 .net "cin", 0 0, L_0x55d0c5f3ab20;  1 drivers
v0x55d0c5b29ee0_0 .net "sum", 0 0, L_0x55d0c5f3a3a0;  1 drivers
v0x55d0c5b29ff0_0 .net "w1", 0 0, L_0x55d0c5f39f40;  1 drivers
v0x55d0c5b2a0b0_0 .net "w2", 0 0, L_0x55d0c5f3a460;  1 drivers
v0x55d0c5b2a170_0 .net "w3", 0 0, L_0x55d0c5f3a570;  1 drivers
v0x55d0c5b2a230_0 .net "w4", 0 0, L_0x55d0c5f3a630;  1 drivers
v0x55d0c5b2a380_0 .net "w5", 0 0, L_0x55d0c5f3a6a0;  1 drivers
S_0x55d0c5b2a4e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b296c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f3ac50 .functor XOR 1, L_0x55d0c5f3b0f0, L_0x55d0c5f3b220, C4<0>, C4<0>;
L_0x55d0c5f3acc0 .functor XOR 1, L_0x55d0c5f3ac50, L_0x55d0c5f3b350, C4<0>, C4<0>;
L_0x55d0c5f3ad30 .functor AND 1, L_0x55d0c5f3b0f0, L_0x55d0c5f3b220, C4<1>, C4<1>;
L_0x55d0c5f3ada0 .functor AND 1, L_0x55d0c5f3b0f0, L_0x55d0c5f3b350, C4<1>, C4<1>;
L_0x55d0c5f3ae60 .functor AND 1, L_0x55d0c5f3b220, L_0x55d0c5f3b350, C4<1>, C4<1>;
L_0x55d0c5f3aed0 .functor OR 1, L_0x55d0c5f3ad30, L_0x55d0c5f3ada0, C4<0>, C4<0>;
L_0x55d0c5f3afe0 .functor OR 1, L_0x55d0c5f3ae60, L_0x55d0c5f3aed0, C4<0>, C4<0>;
v0x55d0c5b2a700_0 .net "a", 0 0, L_0x55d0c5f3b0f0;  1 drivers
v0x55d0c5b2a7c0_0 .net "b", 0 0, L_0x55d0c5f3b220;  1 drivers
v0x55d0c5b2a880_0 .net "ca", 0 0, L_0x55d0c5f3afe0;  1 drivers
v0x55d0c5b2a950_0 .net "cin", 0 0, L_0x55d0c5f3b350;  1 drivers
v0x55d0c5b2aa10_0 .net "sum", 0 0, L_0x55d0c5f3acc0;  1 drivers
v0x55d0c5b2ab20_0 .net "w1", 0 0, L_0x55d0c5f3ac50;  1 drivers
v0x55d0c5b2abe0_0 .net "w2", 0 0, L_0x55d0c5f3ad30;  1 drivers
v0x55d0c5b2aca0_0 .net "w3", 0 0, L_0x55d0c5f3ada0;  1 drivers
v0x55d0c5b2ad60_0 .net "w4", 0 0, L_0x55d0c5f3ae60;  1 drivers
v0x55d0c5b2aeb0_0 .net "w5", 0 0, L_0x55d0c5f3aed0;  1 drivers
S_0x55d0c5b2b010 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b296c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f3b480 .functor XOR 1, L_0x55d0c5f3ba10, L_0x55d0c5f3bb40, C4<0>, C4<0>;
L_0x55d0c5f3b4f0 .functor XOR 1, L_0x55d0c5f3b480, L_0x55d0c5f3bcc0, C4<0>, C4<0>;
L_0x55d0c5f3b5b0 .functor AND 1, L_0x55d0c5f3ba10, L_0x55d0c5f3bb40, C4<1>, C4<1>;
L_0x55d0c5f3b6c0 .functor AND 1, L_0x55d0c5f3ba10, L_0x55d0c5f3bcc0, C4<1>, C4<1>;
L_0x55d0c5f3b780 .functor AND 1, L_0x55d0c5f3bb40, L_0x55d0c5f3bcc0, C4<1>, C4<1>;
L_0x55d0c5f3b7f0 .functor OR 1, L_0x55d0c5f3b5b0, L_0x55d0c5f3b6c0, C4<0>, C4<0>;
L_0x55d0c5f3b900 .functor OR 1, L_0x55d0c5f3b780, L_0x55d0c5f3b7f0, C4<0>, C4<0>;
v0x55d0c5b2b240_0 .net "a", 0 0, L_0x55d0c5f3ba10;  1 drivers
v0x55d0c5b2b300_0 .net "b", 0 0, L_0x55d0c5f3bb40;  1 drivers
v0x55d0c5b2b3c0_0 .net "ca", 0 0, L_0x55d0c5f3b900;  1 drivers
v0x55d0c5b2b490_0 .net "cin", 0 0, L_0x55d0c5f3bcc0;  1 drivers
v0x55d0c5b2b550_0 .net "sum", 0 0, L_0x55d0c5f3b4f0;  1 drivers
v0x55d0c5b2b660_0 .net "w1", 0 0, L_0x55d0c5f3b480;  1 drivers
v0x55d0c5b2b720_0 .net "w2", 0 0, L_0x55d0c5f3b5b0;  1 drivers
v0x55d0c5b2b7e0_0 .net "w3", 0 0, L_0x55d0c5f3b6c0;  1 drivers
v0x55d0c5b2b8a0_0 .net "w4", 0 0, L_0x55d0c5f3b780;  1 drivers
v0x55d0c5b2b9f0_0 .net "w5", 0 0, L_0x55d0c5f3b7f0;  1 drivers
S_0x55d0c5b2bb50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b296c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f3bdf0 .functor XOR 1, L_0x55d0c5f3c290, L_0x55d0c5f3c450, C4<0>, C4<0>;
L_0x55d0c5f3be60 .functor XOR 1, L_0x55d0c5f3bdf0, L_0x55d0c5f3c610, C4<0>, C4<0>;
L_0x55d0c5f3bed0 .functor AND 1, L_0x55d0c5f3c290, L_0x55d0c5f3c450, C4<1>, C4<1>;
L_0x55d0c5f3bf40 .functor AND 1, L_0x55d0c5f3c290, L_0x55d0c5f3c610, C4<1>, C4<1>;
L_0x55d0c5f3c000 .functor AND 1, L_0x55d0c5f3c450, L_0x55d0c5f3c610, C4<1>, C4<1>;
L_0x55d0c5f3c070 .functor OR 1, L_0x55d0c5f3bed0, L_0x55d0c5f3bf40, C4<0>, C4<0>;
L_0x55d0c5f3c180 .functor OR 1, L_0x55d0c5f3c000, L_0x55d0c5f3c070, C4<0>, C4<0>;
v0x55d0c5b2bd50_0 .net "a", 0 0, L_0x55d0c5f3c290;  1 drivers
v0x55d0c5b2be30_0 .net "b", 0 0, L_0x55d0c5f3c450;  1 drivers
v0x55d0c5b2bef0_0 .net "ca", 0 0, L_0x55d0c5f3c180;  1 drivers
v0x55d0c5b2bfc0_0 .net "cin", 0 0, L_0x55d0c5f3c610;  1 drivers
v0x55d0c5b2c080_0 .net "sum", 0 0, L_0x55d0c5f3be60;  1 drivers
v0x55d0c5b2c190_0 .net "w1", 0 0, L_0x55d0c5f3bdf0;  1 drivers
v0x55d0c5b2c250_0 .net "w2", 0 0, L_0x55d0c5f3bed0;  1 drivers
v0x55d0c5b2c310_0 .net "w3", 0 0, L_0x55d0c5f3bf40;  1 drivers
v0x55d0c5b2c3d0_0 .net "w4", 0 0, L_0x55d0c5f3c000;  1 drivers
v0x55d0c5b2c520_0 .net "w5", 0 0, L_0x55d0c5f3c070;  1 drivers
S_0x55d0c5b2d0d0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5b25d00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b33cf0_0 .net "a", 7 0, L_0x55d0c5f426b0;  1 drivers
v0x55d0c5b33df0_0 .net "b", 7 0, L_0x55d0c5f427a0;  1 drivers
v0x55d0c5b33ed0_0 .net "ca", 7 0, L_0x55d0c5f42520;  1 drivers
v0x55d0c5b33f90_0 .net "cin", 7 0, L_0x55d0c5f42890;  1 drivers
v0x55d0c5b34070_0 .net "sum", 7 0, L_0x55d0c5f423e0;  1 drivers
L_0x55d0c5f3f880 .part L_0x55d0c5f426b0, 0, 4;
L_0x55d0c5f3f920 .part L_0x55d0c5f427a0, 0, 4;
L_0x55d0c5f3f9c0 .part L_0x55d0c5f42890, 0, 4;
L_0x55d0c5f42110 .part L_0x55d0c5f426b0, 4, 4;
L_0x55d0c5f42200 .part L_0x55d0c5f427a0, 4, 4;
L_0x55d0c5f422f0 .part L_0x55d0c5f42890, 4, 4;
L_0x55d0c5f423e0 .concat8 [ 4 4 0 0], L_0x55d0c5f3f670, L_0x55d0c5f41f00;
L_0x55d0c5f42520 .concat8 [ 4 4 0 0], L_0x55d0c5f3f710, L_0x55d0c5f41fa0;
S_0x55d0c5b2d340 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b2d0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b30330_0 .net "a", 3 0, L_0x55d0c5f3f880;  1 drivers
v0x55d0c5b30430_0 .net "b", 3 0, L_0x55d0c5f3f920;  1 drivers
v0x55d0c5b30510_0 .net "ca", 3 0, L_0x55d0c5f3f710;  1 drivers
v0x55d0c5b305d0_0 .net "cin", 3 0, L_0x55d0c5f3f9c0;  1 drivers
v0x55d0c5b306b0_0 .net "sum", 3 0, L_0x55d0c5f3f670;  1 drivers
L_0x55d0c5f3d6f0 .part L_0x55d0c5f3f880, 0, 1;
L_0x55d0c5f3d820 .part L_0x55d0c5f3f920, 0, 1;
L_0x55d0c5f3d950 .part L_0x55d0c5f3f9c0, 0, 1;
L_0x55d0c5f3df20 .part L_0x55d0c5f3f880, 1, 1;
L_0x55d0c5f3e050 .part L_0x55d0c5f3f920, 1, 1;
L_0x55d0c5f3e180 .part L_0x55d0c5f3f9c0, 1, 1;
L_0x55d0c5f3e840 .part L_0x55d0c5f3f880, 2, 1;
L_0x55d0c5f3e970 .part L_0x55d0c5f3f920, 2, 1;
L_0x55d0c5f3eaf0 .part L_0x55d0c5f3f9c0, 2, 1;
L_0x55d0c5f3f0c0 .part L_0x55d0c5f3f880, 3, 1;
L_0x55d0c5f3f280 .part L_0x55d0c5f3f920, 3, 1;
L_0x55d0c5f3f440 .part L_0x55d0c5f3f9c0, 3, 1;
L_0x55d0c5f3f670 .concat8 [ 1 1 1 1], L_0x55d0c5f3d1d0, L_0x55d0c5f3daf0, L_0x55d0c5f3e320, L_0x55d0c5f3ec90;
L_0x55d0c5f3f710 .concat8 [ 1 1 1 1], L_0x55d0c5f3d5e0, L_0x55d0c5f3de10, L_0x55d0c5f3e730, L_0x55d0c5f3efb0;
S_0x55d0c5b2d5c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b2d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f3c7d0 .functor XOR 1, L_0x55d0c5f3d6f0, L_0x55d0c5f3d820, C4<0>, C4<0>;
L_0x55d0c5f3d1d0 .functor XOR 1, L_0x55d0c5f3c7d0, L_0x55d0c5f3d950, C4<0>, C4<0>;
L_0x55d0c5f3d290 .functor AND 1, L_0x55d0c5f3d6f0, L_0x55d0c5f3d820, C4<1>, C4<1>;
L_0x55d0c5f3d3a0 .functor AND 1, L_0x55d0c5f3d6f0, L_0x55d0c5f3d950, C4<1>, C4<1>;
L_0x55d0c5f3d460 .functor AND 1, L_0x55d0c5f3d820, L_0x55d0c5f3d950, C4<1>, C4<1>;
L_0x55d0c5f3d4d0 .functor OR 1, L_0x55d0c5f3d290, L_0x55d0c5f3d3a0, C4<0>, C4<0>;
L_0x55d0c5f3d5e0 .functor OR 1, L_0x55d0c5f3d460, L_0x55d0c5f3d4d0, C4<0>, C4<0>;
v0x55d0c5b2d860_0 .net "a", 0 0, L_0x55d0c5f3d6f0;  1 drivers
v0x55d0c5b2d940_0 .net "b", 0 0, L_0x55d0c5f3d820;  1 drivers
v0x55d0c5b2da00_0 .net "ca", 0 0, L_0x55d0c5f3d5e0;  1 drivers
v0x55d0c5b2dad0_0 .net "cin", 0 0, L_0x55d0c5f3d950;  1 drivers
v0x55d0c5b2db90_0 .net "sum", 0 0, L_0x55d0c5f3d1d0;  1 drivers
v0x55d0c5b2dca0_0 .net "w1", 0 0, L_0x55d0c5f3c7d0;  1 drivers
v0x55d0c5b2dd60_0 .net "w2", 0 0, L_0x55d0c5f3d290;  1 drivers
v0x55d0c5b2de20_0 .net "w3", 0 0, L_0x55d0c5f3d3a0;  1 drivers
v0x55d0c5b2dee0_0 .net "w4", 0 0, L_0x55d0c5f3d460;  1 drivers
v0x55d0c5b2e030_0 .net "w5", 0 0, L_0x55d0c5f3d4d0;  1 drivers
S_0x55d0c5b2e190 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b2d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f3da80 .functor XOR 1, L_0x55d0c5f3df20, L_0x55d0c5f3e050, C4<0>, C4<0>;
L_0x55d0c5f3daf0 .functor XOR 1, L_0x55d0c5f3da80, L_0x55d0c5f3e180, C4<0>, C4<0>;
L_0x55d0c5f3db60 .functor AND 1, L_0x55d0c5f3df20, L_0x55d0c5f3e050, C4<1>, C4<1>;
L_0x55d0c5f3dbd0 .functor AND 1, L_0x55d0c5f3df20, L_0x55d0c5f3e180, C4<1>, C4<1>;
L_0x55d0c5f3dc90 .functor AND 1, L_0x55d0c5f3e050, L_0x55d0c5f3e180, C4<1>, C4<1>;
L_0x55d0c5f3dd00 .functor OR 1, L_0x55d0c5f3db60, L_0x55d0c5f3dbd0, C4<0>, C4<0>;
L_0x55d0c5f3de10 .functor OR 1, L_0x55d0c5f3dc90, L_0x55d0c5f3dd00, C4<0>, C4<0>;
v0x55d0c5b2e3b0_0 .net "a", 0 0, L_0x55d0c5f3df20;  1 drivers
v0x55d0c5b2e470_0 .net "b", 0 0, L_0x55d0c5f3e050;  1 drivers
v0x55d0c5b2e530_0 .net "ca", 0 0, L_0x55d0c5f3de10;  1 drivers
v0x55d0c5b2e600_0 .net "cin", 0 0, L_0x55d0c5f3e180;  1 drivers
v0x55d0c5b2e6c0_0 .net "sum", 0 0, L_0x55d0c5f3daf0;  1 drivers
v0x55d0c5b2e7d0_0 .net "w1", 0 0, L_0x55d0c5f3da80;  1 drivers
v0x55d0c5b2e890_0 .net "w2", 0 0, L_0x55d0c5f3db60;  1 drivers
v0x55d0c5b2e950_0 .net "w3", 0 0, L_0x55d0c5f3dbd0;  1 drivers
v0x55d0c5b2ea10_0 .net "w4", 0 0, L_0x55d0c5f3dc90;  1 drivers
v0x55d0c5b2eb60_0 .net "w5", 0 0, L_0x55d0c5f3dd00;  1 drivers
S_0x55d0c5b2ecc0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b2d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f3e2b0 .functor XOR 1, L_0x55d0c5f3e840, L_0x55d0c5f3e970, C4<0>, C4<0>;
L_0x55d0c5f3e320 .functor XOR 1, L_0x55d0c5f3e2b0, L_0x55d0c5f3eaf0, C4<0>, C4<0>;
L_0x55d0c5f3e3e0 .functor AND 1, L_0x55d0c5f3e840, L_0x55d0c5f3e970, C4<1>, C4<1>;
L_0x55d0c5f3e4f0 .functor AND 1, L_0x55d0c5f3e840, L_0x55d0c5f3eaf0, C4<1>, C4<1>;
L_0x55d0c5f3e5b0 .functor AND 1, L_0x55d0c5f3e970, L_0x55d0c5f3eaf0, C4<1>, C4<1>;
L_0x55d0c5f3e620 .functor OR 1, L_0x55d0c5f3e3e0, L_0x55d0c5f3e4f0, C4<0>, C4<0>;
L_0x55d0c5f3e730 .functor OR 1, L_0x55d0c5f3e5b0, L_0x55d0c5f3e620, C4<0>, C4<0>;
v0x55d0c5b2eef0_0 .net "a", 0 0, L_0x55d0c5f3e840;  1 drivers
v0x55d0c5b2efb0_0 .net "b", 0 0, L_0x55d0c5f3e970;  1 drivers
v0x55d0c5b2f070_0 .net "ca", 0 0, L_0x55d0c5f3e730;  1 drivers
v0x55d0c5b2f140_0 .net "cin", 0 0, L_0x55d0c5f3eaf0;  1 drivers
v0x55d0c5b2f200_0 .net "sum", 0 0, L_0x55d0c5f3e320;  1 drivers
v0x55d0c5b2f310_0 .net "w1", 0 0, L_0x55d0c5f3e2b0;  1 drivers
v0x55d0c5b2f3d0_0 .net "w2", 0 0, L_0x55d0c5f3e3e0;  1 drivers
v0x55d0c5b2f490_0 .net "w3", 0 0, L_0x55d0c5f3e4f0;  1 drivers
v0x55d0c5b2f550_0 .net "w4", 0 0, L_0x55d0c5f3e5b0;  1 drivers
v0x55d0c5b2f6a0_0 .net "w5", 0 0, L_0x55d0c5f3e620;  1 drivers
S_0x55d0c5b2f800 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b2d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f3ec20 .functor XOR 1, L_0x55d0c5f3f0c0, L_0x55d0c5f3f280, C4<0>, C4<0>;
L_0x55d0c5f3ec90 .functor XOR 1, L_0x55d0c5f3ec20, L_0x55d0c5f3f440, C4<0>, C4<0>;
L_0x55d0c5f3ed00 .functor AND 1, L_0x55d0c5f3f0c0, L_0x55d0c5f3f280, C4<1>, C4<1>;
L_0x55d0c5f3ed70 .functor AND 1, L_0x55d0c5f3f0c0, L_0x55d0c5f3f440, C4<1>, C4<1>;
L_0x55d0c5f3ee30 .functor AND 1, L_0x55d0c5f3f280, L_0x55d0c5f3f440, C4<1>, C4<1>;
L_0x55d0c5f3eea0 .functor OR 1, L_0x55d0c5f3ed00, L_0x55d0c5f3ed70, C4<0>, C4<0>;
L_0x55d0c5f3efb0 .functor OR 1, L_0x55d0c5f3ee30, L_0x55d0c5f3eea0, C4<0>, C4<0>;
v0x55d0c5b2fa00_0 .net "a", 0 0, L_0x55d0c5f3f0c0;  1 drivers
v0x55d0c5b2fae0_0 .net "b", 0 0, L_0x55d0c5f3f280;  1 drivers
v0x55d0c5b2fba0_0 .net "ca", 0 0, L_0x55d0c5f3efb0;  1 drivers
v0x55d0c5b2fc70_0 .net "cin", 0 0, L_0x55d0c5f3f440;  1 drivers
v0x55d0c5b2fd30_0 .net "sum", 0 0, L_0x55d0c5f3ec90;  1 drivers
v0x55d0c5b2fe40_0 .net "w1", 0 0, L_0x55d0c5f3ec20;  1 drivers
v0x55d0c5b2ff00_0 .net "w2", 0 0, L_0x55d0c5f3ed00;  1 drivers
v0x55d0c5b2ffc0_0 .net "w3", 0 0, L_0x55d0c5f3ed70;  1 drivers
v0x55d0c5b30080_0 .net "w4", 0 0, L_0x55d0c5f3ee30;  1 drivers
v0x55d0c5b301d0_0 .net "w5", 0 0, L_0x55d0c5f3eea0;  1 drivers
S_0x55d0c5b30830 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b2d0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b337f0_0 .net "a", 3 0, L_0x55d0c5f42110;  1 drivers
v0x55d0c5b338f0_0 .net "b", 3 0, L_0x55d0c5f42200;  1 drivers
v0x55d0c5b339d0_0 .net "ca", 3 0, L_0x55d0c5f41fa0;  1 drivers
v0x55d0c5b33a90_0 .net "cin", 3 0, L_0x55d0c5f422f0;  1 drivers
v0x55d0c5b33b70_0 .net "sum", 3 0, L_0x55d0c5f41f00;  1 drivers
L_0x55d0c5f3ff80 .part L_0x55d0c5f42110, 0, 1;
L_0x55d0c5f400b0 .part L_0x55d0c5f42200, 0, 1;
L_0x55d0c5f401e0 .part L_0x55d0c5f422f0, 0, 1;
L_0x55d0c5f407b0 .part L_0x55d0c5f42110, 1, 1;
L_0x55d0c5f408e0 .part L_0x55d0c5f42200, 1, 1;
L_0x55d0c5f40a10 .part L_0x55d0c5f422f0, 1, 1;
L_0x55d0c5f410d0 .part L_0x55d0c5f42110, 2, 1;
L_0x55d0c5f41200 .part L_0x55d0c5f42200, 2, 1;
L_0x55d0c5f41380 .part L_0x55d0c5f422f0, 2, 1;
L_0x55d0c5f41950 .part L_0x55d0c5f42110, 3, 1;
L_0x55d0c5f41b10 .part L_0x55d0c5f42200, 3, 1;
L_0x55d0c5f41cd0 .part L_0x55d0c5f422f0, 3, 1;
L_0x55d0c5f41f00 .concat8 [ 1 1 1 1], L_0x55d0c5f3fa60, L_0x55d0c5f40380, L_0x55d0c5f40bb0, L_0x55d0c5f41520;
L_0x55d0c5f41fa0 .concat8 [ 1 1 1 1], L_0x55d0c5f3fe70, L_0x55d0c5f406a0, L_0x55d0c5f40fc0, L_0x55d0c5f41840;
S_0x55d0c5b30aa0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b30830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f3f600 .functor XOR 1, L_0x55d0c5f3ff80, L_0x55d0c5f400b0, C4<0>, C4<0>;
L_0x55d0c5f3fa60 .functor XOR 1, L_0x55d0c5f3f600, L_0x55d0c5f401e0, C4<0>, C4<0>;
L_0x55d0c5f3fb20 .functor AND 1, L_0x55d0c5f3ff80, L_0x55d0c5f400b0, C4<1>, C4<1>;
L_0x55d0c5f3fc30 .functor AND 1, L_0x55d0c5f3ff80, L_0x55d0c5f401e0, C4<1>, C4<1>;
L_0x55d0c5f3fcf0 .functor AND 1, L_0x55d0c5f400b0, L_0x55d0c5f401e0, C4<1>, C4<1>;
L_0x55d0c5f3fd60 .functor OR 1, L_0x55d0c5f3fb20, L_0x55d0c5f3fc30, C4<0>, C4<0>;
L_0x55d0c5f3fe70 .functor OR 1, L_0x55d0c5f3fcf0, L_0x55d0c5f3fd60, C4<0>, C4<0>;
v0x55d0c5b30d20_0 .net "a", 0 0, L_0x55d0c5f3ff80;  1 drivers
v0x55d0c5b30e00_0 .net "b", 0 0, L_0x55d0c5f400b0;  1 drivers
v0x55d0c5b30ec0_0 .net "ca", 0 0, L_0x55d0c5f3fe70;  1 drivers
v0x55d0c5b30f90_0 .net "cin", 0 0, L_0x55d0c5f401e0;  1 drivers
v0x55d0c5b31050_0 .net "sum", 0 0, L_0x55d0c5f3fa60;  1 drivers
v0x55d0c5b31160_0 .net "w1", 0 0, L_0x55d0c5f3f600;  1 drivers
v0x55d0c5b31220_0 .net "w2", 0 0, L_0x55d0c5f3fb20;  1 drivers
v0x55d0c5b312e0_0 .net "w3", 0 0, L_0x55d0c5f3fc30;  1 drivers
v0x55d0c5b313a0_0 .net "w4", 0 0, L_0x55d0c5f3fcf0;  1 drivers
v0x55d0c5b314f0_0 .net "w5", 0 0, L_0x55d0c5f3fd60;  1 drivers
S_0x55d0c5b31650 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b30830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f40310 .functor XOR 1, L_0x55d0c5f407b0, L_0x55d0c5f408e0, C4<0>, C4<0>;
L_0x55d0c5f40380 .functor XOR 1, L_0x55d0c5f40310, L_0x55d0c5f40a10, C4<0>, C4<0>;
L_0x55d0c5f403f0 .functor AND 1, L_0x55d0c5f407b0, L_0x55d0c5f408e0, C4<1>, C4<1>;
L_0x55d0c5f40460 .functor AND 1, L_0x55d0c5f407b0, L_0x55d0c5f40a10, C4<1>, C4<1>;
L_0x55d0c5f40520 .functor AND 1, L_0x55d0c5f408e0, L_0x55d0c5f40a10, C4<1>, C4<1>;
L_0x55d0c5f40590 .functor OR 1, L_0x55d0c5f403f0, L_0x55d0c5f40460, C4<0>, C4<0>;
L_0x55d0c5f406a0 .functor OR 1, L_0x55d0c5f40520, L_0x55d0c5f40590, C4<0>, C4<0>;
v0x55d0c5b31870_0 .net "a", 0 0, L_0x55d0c5f407b0;  1 drivers
v0x55d0c5b31930_0 .net "b", 0 0, L_0x55d0c5f408e0;  1 drivers
v0x55d0c5b319f0_0 .net "ca", 0 0, L_0x55d0c5f406a0;  1 drivers
v0x55d0c5b31ac0_0 .net "cin", 0 0, L_0x55d0c5f40a10;  1 drivers
v0x55d0c5b31b80_0 .net "sum", 0 0, L_0x55d0c5f40380;  1 drivers
v0x55d0c5b31c90_0 .net "w1", 0 0, L_0x55d0c5f40310;  1 drivers
v0x55d0c5b31d50_0 .net "w2", 0 0, L_0x55d0c5f403f0;  1 drivers
v0x55d0c5b31e10_0 .net "w3", 0 0, L_0x55d0c5f40460;  1 drivers
v0x55d0c5b31ed0_0 .net "w4", 0 0, L_0x55d0c5f40520;  1 drivers
v0x55d0c5b32020_0 .net "w5", 0 0, L_0x55d0c5f40590;  1 drivers
S_0x55d0c5b32180 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b30830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f40b40 .functor XOR 1, L_0x55d0c5f410d0, L_0x55d0c5f41200, C4<0>, C4<0>;
L_0x55d0c5f40bb0 .functor XOR 1, L_0x55d0c5f40b40, L_0x55d0c5f41380, C4<0>, C4<0>;
L_0x55d0c5f40c70 .functor AND 1, L_0x55d0c5f410d0, L_0x55d0c5f41200, C4<1>, C4<1>;
L_0x55d0c5f40d80 .functor AND 1, L_0x55d0c5f410d0, L_0x55d0c5f41380, C4<1>, C4<1>;
L_0x55d0c5f40e40 .functor AND 1, L_0x55d0c5f41200, L_0x55d0c5f41380, C4<1>, C4<1>;
L_0x55d0c5f40eb0 .functor OR 1, L_0x55d0c5f40c70, L_0x55d0c5f40d80, C4<0>, C4<0>;
L_0x55d0c5f40fc0 .functor OR 1, L_0x55d0c5f40e40, L_0x55d0c5f40eb0, C4<0>, C4<0>;
v0x55d0c5b323b0_0 .net "a", 0 0, L_0x55d0c5f410d0;  1 drivers
v0x55d0c5b32470_0 .net "b", 0 0, L_0x55d0c5f41200;  1 drivers
v0x55d0c5b32530_0 .net "ca", 0 0, L_0x55d0c5f40fc0;  1 drivers
v0x55d0c5b32600_0 .net "cin", 0 0, L_0x55d0c5f41380;  1 drivers
v0x55d0c5b326c0_0 .net "sum", 0 0, L_0x55d0c5f40bb0;  1 drivers
v0x55d0c5b327d0_0 .net "w1", 0 0, L_0x55d0c5f40b40;  1 drivers
v0x55d0c5b32890_0 .net "w2", 0 0, L_0x55d0c5f40c70;  1 drivers
v0x55d0c5b32950_0 .net "w3", 0 0, L_0x55d0c5f40d80;  1 drivers
v0x55d0c5b32a10_0 .net "w4", 0 0, L_0x55d0c5f40e40;  1 drivers
v0x55d0c5b32b60_0 .net "w5", 0 0, L_0x55d0c5f40eb0;  1 drivers
S_0x55d0c5b32cc0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b30830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f414b0 .functor XOR 1, L_0x55d0c5f41950, L_0x55d0c5f41b10, C4<0>, C4<0>;
L_0x55d0c5f41520 .functor XOR 1, L_0x55d0c5f414b0, L_0x55d0c5f41cd0, C4<0>, C4<0>;
L_0x55d0c5f41590 .functor AND 1, L_0x55d0c5f41950, L_0x55d0c5f41b10, C4<1>, C4<1>;
L_0x55d0c5f41600 .functor AND 1, L_0x55d0c5f41950, L_0x55d0c5f41cd0, C4<1>, C4<1>;
L_0x55d0c5f416c0 .functor AND 1, L_0x55d0c5f41b10, L_0x55d0c5f41cd0, C4<1>, C4<1>;
L_0x55d0c5f41730 .functor OR 1, L_0x55d0c5f41590, L_0x55d0c5f41600, C4<0>, C4<0>;
L_0x55d0c5f41840 .functor OR 1, L_0x55d0c5f416c0, L_0x55d0c5f41730, C4<0>, C4<0>;
v0x55d0c5b32ec0_0 .net "a", 0 0, L_0x55d0c5f41950;  1 drivers
v0x55d0c5b32fa0_0 .net "b", 0 0, L_0x55d0c5f41b10;  1 drivers
v0x55d0c5b33060_0 .net "ca", 0 0, L_0x55d0c5f41840;  1 drivers
v0x55d0c5b33130_0 .net "cin", 0 0, L_0x55d0c5f41cd0;  1 drivers
v0x55d0c5b331f0_0 .net "sum", 0 0, L_0x55d0c5f41520;  1 drivers
v0x55d0c5b33300_0 .net "w1", 0 0, L_0x55d0c5f414b0;  1 drivers
v0x55d0c5b333c0_0 .net "w2", 0 0, L_0x55d0c5f41590;  1 drivers
v0x55d0c5b33480_0 .net "w3", 0 0, L_0x55d0c5f41600;  1 drivers
v0x55d0c5b33540_0 .net "w4", 0 0, L_0x55d0c5f416c0;  1 drivers
v0x55d0c5b33690_0 .net "w5", 0 0, L_0x55d0c5f41730;  1 drivers
S_0x55d0c5b34790 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5b25a60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5b42d10_0 .net "a", 15 0, L_0x55d0c5f4e2f0;  1 drivers
v0x55d0c5b42e10_0 .net "b", 15 0, L_0x55d0c5f4e3e0;  1 drivers
v0x55d0c5b42ef0_0 .net "ca", 15 0, L_0x55d0c5f4e160;  1 drivers
v0x55d0c5b42fb0_0 .net "cin", 15 0, L_0x55d0c5f4e4d0;  1 drivers
v0x55d0c5b43090_0 .net "sum", 15 0, L_0x55d0c5f4e020;  1 drivers
L_0x55d0c5f48490 .part L_0x55d0c5f4e2f0, 0, 8;
L_0x55d0c5f48530 .part L_0x55d0c5f4e3e0, 0, 8;
L_0x55d0c5f485d0 .part L_0x55d0c5f4e4d0, 0, 8;
L_0x55d0c5f4dd50 .part L_0x55d0c5f4e2f0, 8, 8;
L_0x55d0c5f4de40 .part L_0x55d0c5f4e3e0, 8, 8;
L_0x55d0c5f4df30 .part L_0x55d0c5f4e4d0, 8, 8;
L_0x55d0c5f4e020 .concat8 [ 8 8 0 0], L_0x55d0c5f481c0, L_0x55d0c5f4da80;
L_0x55d0c5f4e160 .concat8 [ 8 8 0 0], L_0x55d0c5f48300, L_0x55d0c5f4dbc0;
S_0x55d0c5b34a00 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5b34790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b3b650_0 .net "a", 7 0, L_0x55d0c5f48490;  1 drivers
v0x55d0c5b3b750_0 .net "b", 7 0, L_0x55d0c5f48530;  1 drivers
v0x55d0c5b3b830_0 .net "ca", 7 0, L_0x55d0c5f48300;  1 drivers
v0x55d0c5b3b8f0_0 .net "cin", 7 0, L_0x55d0c5f485d0;  1 drivers
v0x55d0c5b3b9d0_0 .net "sum", 7 0, L_0x55d0c5f481c0;  1 drivers
L_0x55d0c5f45520 .part L_0x55d0c5f48490, 0, 4;
L_0x55d0c5f455c0 .part L_0x55d0c5f48530, 0, 4;
L_0x55d0c5f45660 .part L_0x55d0c5f485d0, 0, 4;
L_0x55d0c5f47eb0 .part L_0x55d0c5f48490, 4, 4;
L_0x55d0c5f47fa0 .part L_0x55d0c5f48530, 4, 4;
L_0x55d0c5f48090 .part L_0x55d0c5f485d0, 4, 4;
L_0x55d0c5f481c0 .concat8 [ 4 4 0 0], L_0x55d0c5f45310, L_0x55d0c5f47ca0;
L_0x55d0c5f48300 .concat8 [ 4 4 0 0], L_0x55d0c5f453b0, L_0x55d0c5f47d40;
S_0x55d0c5b34c80 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b34a00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b37c90_0 .net "a", 3 0, L_0x55d0c5f45520;  1 drivers
v0x55d0c5b37d90_0 .net "b", 3 0, L_0x55d0c5f455c0;  1 drivers
v0x55d0c5b37e70_0 .net "ca", 3 0, L_0x55d0c5f453b0;  1 drivers
v0x55d0c5b37f30_0 .net "cin", 3 0, L_0x55d0c5f45660;  1 drivers
v0x55d0c5b38010_0 .net "sum", 3 0, L_0x55d0c5f45310;  1 drivers
L_0x55d0c5f43350 .part L_0x55d0c5f45520, 0, 1;
L_0x55d0c5f43480 .part L_0x55d0c5f455c0, 0, 1;
L_0x55d0c5f435b0 .part L_0x55d0c5f45660, 0, 1;
L_0x55d0c5f43b80 .part L_0x55d0c5f45520, 1, 1;
L_0x55d0c5f43cb0 .part L_0x55d0c5f455c0, 1, 1;
L_0x55d0c5f43de0 .part L_0x55d0c5f45660, 1, 1;
L_0x55d0c5f444e0 .part L_0x55d0c5f45520, 2, 1;
L_0x55d0c5f44610 .part L_0x55d0c5f455c0, 2, 1;
L_0x55d0c5f44790 .part L_0x55d0c5f45660, 2, 1;
L_0x55d0c5f44d60 .part L_0x55d0c5f45520, 3, 1;
L_0x55d0c5f44f20 .part L_0x55d0c5f455c0, 3, 1;
L_0x55d0c5f450e0 .part L_0x55d0c5f45660, 3, 1;
L_0x55d0c5f45310 .concat8 [ 1 1 1 1], L_0x55d0c5f42e30, L_0x55d0c5f43750, L_0x55d0c5f43f80, L_0x55d0c5f44930;
L_0x55d0c5f453b0 .concat8 [ 1 1 1 1], L_0x55d0c5f43240, L_0x55d0c5f43a70, L_0x55d0c5f443d0, L_0x55d0c5f44c50;
S_0x55d0c5b34f20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b34c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f41e90 .functor XOR 1, L_0x55d0c5f43350, L_0x55d0c5f43480, C4<0>, C4<0>;
L_0x55d0c5f42e30 .functor XOR 1, L_0x55d0c5f41e90, L_0x55d0c5f435b0, C4<0>, C4<0>;
L_0x55d0c5f42ef0 .functor AND 1, L_0x55d0c5f43350, L_0x55d0c5f43480, C4<1>, C4<1>;
L_0x55d0c5f43000 .functor AND 1, L_0x55d0c5f43350, L_0x55d0c5f435b0, C4<1>, C4<1>;
L_0x55d0c5f430c0 .functor AND 1, L_0x55d0c5f43480, L_0x55d0c5f435b0, C4<1>, C4<1>;
L_0x55d0c5f43130 .functor OR 1, L_0x55d0c5f42ef0, L_0x55d0c5f43000, C4<0>, C4<0>;
L_0x55d0c5f43240 .functor OR 1, L_0x55d0c5f430c0, L_0x55d0c5f43130, C4<0>, C4<0>;
v0x55d0c5b351c0_0 .net "a", 0 0, L_0x55d0c5f43350;  1 drivers
v0x55d0c5b352a0_0 .net "b", 0 0, L_0x55d0c5f43480;  1 drivers
v0x55d0c5b35360_0 .net "ca", 0 0, L_0x55d0c5f43240;  1 drivers
v0x55d0c5b35430_0 .net "cin", 0 0, L_0x55d0c5f435b0;  1 drivers
v0x55d0c5b354f0_0 .net "sum", 0 0, L_0x55d0c5f42e30;  1 drivers
v0x55d0c5b35600_0 .net "w1", 0 0, L_0x55d0c5f41e90;  1 drivers
v0x55d0c5b356c0_0 .net "w2", 0 0, L_0x55d0c5f42ef0;  1 drivers
v0x55d0c5b35780_0 .net "w3", 0 0, L_0x55d0c5f43000;  1 drivers
v0x55d0c5b35840_0 .net "w4", 0 0, L_0x55d0c5f430c0;  1 drivers
v0x55d0c5b35990_0 .net "w5", 0 0, L_0x55d0c5f43130;  1 drivers
S_0x55d0c5b35af0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b34c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f436e0 .functor XOR 1, L_0x55d0c5f43b80, L_0x55d0c5f43cb0, C4<0>, C4<0>;
L_0x55d0c5f43750 .functor XOR 1, L_0x55d0c5f436e0, L_0x55d0c5f43de0, C4<0>, C4<0>;
L_0x55d0c5f437c0 .functor AND 1, L_0x55d0c5f43b80, L_0x55d0c5f43cb0, C4<1>, C4<1>;
L_0x55d0c5f43830 .functor AND 1, L_0x55d0c5f43b80, L_0x55d0c5f43de0, C4<1>, C4<1>;
L_0x55d0c5f438f0 .functor AND 1, L_0x55d0c5f43cb0, L_0x55d0c5f43de0, C4<1>, C4<1>;
L_0x55d0c5f43960 .functor OR 1, L_0x55d0c5f437c0, L_0x55d0c5f43830, C4<0>, C4<0>;
L_0x55d0c5f43a70 .functor OR 1, L_0x55d0c5f438f0, L_0x55d0c5f43960, C4<0>, C4<0>;
v0x55d0c5b35d10_0 .net "a", 0 0, L_0x55d0c5f43b80;  1 drivers
v0x55d0c5b35dd0_0 .net "b", 0 0, L_0x55d0c5f43cb0;  1 drivers
v0x55d0c5b35e90_0 .net "ca", 0 0, L_0x55d0c5f43a70;  1 drivers
v0x55d0c5b35f60_0 .net "cin", 0 0, L_0x55d0c5f43de0;  1 drivers
v0x55d0c5b36020_0 .net "sum", 0 0, L_0x55d0c5f43750;  1 drivers
v0x55d0c5b36130_0 .net "w1", 0 0, L_0x55d0c5f436e0;  1 drivers
v0x55d0c5b361f0_0 .net "w2", 0 0, L_0x55d0c5f437c0;  1 drivers
v0x55d0c5b362b0_0 .net "w3", 0 0, L_0x55d0c5f43830;  1 drivers
v0x55d0c5b36370_0 .net "w4", 0 0, L_0x55d0c5f438f0;  1 drivers
v0x55d0c5b364c0_0 .net "w5", 0 0, L_0x55d0c5f43960;  1 drivers
S_0x55d0c5b36620 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b34c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f43f10 .functor XOR 1, L_0x55d0c5f444e0, L_0x55d0c5f44610, C4<0>, C4<0>;
L_0x55d0c5f43f80 .functor XOR 1, L_0x55d0c5f43f10, L_0x55d0c5f44790, C4<0>, C4<0>;
L_0x55d0c5f44040 .functor AND 1, L_0x55d0c5f444e0, L_0x55d0c5f44610, C4<1>, C4<1>;
L_0x55d0c5f44150 .functor AND 1, L_0x55d0c5f444e0, L_0x55d0c5f44790, C4<1>, C4<1>;
L_0x55d0c5f44210 .functor AND 1, L_0x55d0c5f44610, L_0x55d0c5f44790, C4<1>, C4<1>;
L_0x55d0c5f44280 .functor OR 1, L_0x55d0c5f44040, L_0x55d0c5f44150, C4<0>, C4<0>;
L_0x55d0c5f443d0 .functor OR 1, L_0x55d0c5f44210, L_0x55d0c5f44280, C4<0>, C4<0>;
v0x55d0c5b36850_0 .net "a", 0 0, L_0x55d0c5f444e0;  1 drivers
v0x55d0c5b36910_0 .net "b", 0 0, L_0x55d0c5f44610;  1 drivers
v0x55d0c5b369d0_0 .net "ca", 0 0, L_0x55d0c5f443d0;  1 drivers
v0x55d0c5b36aa0_0 .net "cin", 0 0, L_0x55d0c5f44790;  1 drivers
v0x55d0c5b36b60_0 .net "sum", 0 0, L_0x55d0c5f43f80;  1 drivers
v0x55d0c5b36c70_0 .net "w1", 0 0, L_0x55d0c5f43f10;  1 drivers
v0x55d0c5b36d30_0 .net "w2", 0 0, L_0x55d0c5f44040;  1 drivers
v0x55d0c5b36df0_0 .net "w3", 0 0, L_0x55d0c5f44150;  1 drivers
v0x55d0c5b36eb0_0 .net "w4", 0 0, L_0x55d0c5f44210;  1 drivers
v0x55d0c5b37000_0 .net "w5", 0 0, L_0x55d0c5f44280;  1 drivers
S_0x55d0c5b37160 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b34c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f448c0 .functor XOR 1, L_0x55d0c5f44d60, L_0x55d0c5f44f20, C4<0>, C4<0>;
L_0x55d0c5f44930 .functor XOR 1, L_0x55d0c5f448c0, L_0x55d0c5f450e0, C4<0>, C4<0>;
L_0x55d0c5f449a0 .functor AND 1, L_0x55d0c5f44d60, L_0x55d0c5f44f20, C4<1>, C4<1>;
L_0x55d0c5f44a10 .functor AND 1, L_0x55d0c5f44d60, L_0x55d0c5f450e0, C4<1>, C4<1>;
L_0x55d0c5f44ad0 .functor AND 1, L_0x55d0c5f44f20, L_0x55d0c5f450e0, C4<1>, C4<1>;
L_0x55d0c5f44b40 .functor OR 1, L_0x55d0c5f449a0, L_0x55d0c5f44a10, C4<0>, C4<0>;
L_0x55d0c5f44c50 .functor OR 1, L_0x55d0c5f44ad0, L_0x55d0c5f44b40, C4<0>, C4<0>;
v0x55d0c5b37360_0 .net "a", 0 0, L_0x55d0c5f44d60;  1 drivers
v0x55d0c5b37440_0 .net "b", 0 0, L_0x55d0c5f44f20;  1 drivers
v0x55d0c5b37500_0 .net "ca", 0 0, L_0x55d0c5f44c50;  1 drivers
v0x55d0c5b375d0_0 .net "cin", 0 0, L_0x55d0c5f450e0;  1 drivers
v0x55d0c5b37690_0 .net "sum", 0 0, L_0x55d0c5f44930;  1 drivers
v0x55d0c5b377a0_0 .net "w1", 0 0, L_0x55d0c5f448c0;  1 drivers
v0x55d0c5b37860_0 .net "w2", 0 0, L_0x55d0c5f449a0;  1 drivers
v0x55d0c5b37920_0 .net "w3", 0 0, L_0x55d0c5f44a10;  1 drivers
v0x55d0c5b379e0_0 .net "w4", 0 0, L_0x55d0c5f44ad0;  1 drivers
v0x55d0c5b37b30_0 .net "w5", 0 0, L_0x55d0c5f44b40;  1 drivers
S_0x55d0c5b38190 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b34a00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b3b150_0 .net "a", 3 0, L_0x55d0c5f47eb0;  1 drivers
v0x55d0c5b3b250_0 .net "b", 3 0, L_0x55d0c5f47fa0;  1 drivers
v0x55d0c5b3b330_0 .net "ca", 3 0, L_0x55d0c5f47d40;  1 drivers
v0x55d0c5b3b3f0_0 .net "cin", 3 0, L_0x55d0c5f48090;  1 drivers
v0x55d0c5b3b4d0_0 .net "sum", 3 0, L_0x55d0c5f47ca0;  1 drivers
L_0x55d0c5f45c60 .part L_0x55d0c5f47eb0, 0, 1;
L_0x55d0c5f45d90 .part L_0x55d0c5f47fa0, 0, 1;
L_0x55d0c5f45ec0 .part L_0x55d0c5f48090, 0, 1;
L_0x55d0c5f464d0 .part L_0x55d0c5f47eb0, 1, 1;
L_0x55d0c5f46600 .part L_0x55d0c5f47fa0, 1, 1;
L_0x55d0c5f46730 .part L_0x55d0c5f48090, 1, 1;
L_0x55d0c5f46e70 .part L_0x55d0c5f47eb0, 2, 1;
L_0x55d0c5f46fa0 .part L_0x55d0c5f47fa0, 2, 1;
L_0x55d0c5f47120 .part L_0x55d0c5f48090, 2, 1;
L_0x55d0c5f476f0 .part L_0x55d0c5f47eb0, 3, 1;
L_0x55d0c5f478b0 .part L_0x55d0c5f47fa0, 3, 1;
L_0x55d0c5f47a70 .part L_0x55d0c5f48090, 3, 1;
L_0x55d0c5f47ca0 .concat8 [ 1 1 1 1], L_0x55d0c5f45700, L_0x55d0c5f46060, L_0x55d0c5f46910, L_0x55d0c5f472c0;
L_0x55d0c5f47d40 .concat8 [ 1 1 1 1], L_0x55d0c5f45b50, L_0x55d0c5f463c0, L_0x55d0c5f46d60, L_0x55d0c5f475e0;
S_0x55d0c5b38400 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b38190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f452a0 .functor XOR 1, L_0x55d0c5f45c60, L_0x55d0c5f45d90, C4<0>, C4<0>;
L_0x55d0c5f45700 .functor XOR 1, L_0x55d0c5f452a0, L_0x55d0c5f45ec0, C4<0>, C4<0>;
L_0x55d0c5f457c0 .functor AND 1, L_0x55d0c5f45c60, L_0x55d0c5f45d90, C4<1>, C4<1>;
L_0x55d0c5f458d0 .functor AND 1, L_0x55d0c5f45c60, L_0x55d0c5f45ec0, C4<1>, C4<1>;
L_0x55d0c5f45990 .functor AND 1, L_0x55d0c5f45d90, L_0x55d0c5f45ec0, C4<1>, C4<1>;
L_0x55d0c5f45a00 .functor OR 1, L_0x55d0c5f457c0, L_0x55d0c5f458d0, C4<0>, C4<0>;
L_0x55d0c5f45b50 .functor OR 1, L_0x55d0c5f45990, L_0x55d0c5f45a00, C4<0>, C4<0>;
v0x55d0c5b38680_0 .net "a", 0 0, L_0x55d0c5f45c60;  1 drivers
v0x55d0c5b38760_0 .net "b", 0 0, L_0x55d0c5f45d90;  1 drivers
v0x55d0c5b38820_0 .net "ca", 0 0, L_0x55d0c5f45b50;  1 drivers
v0x55d0c5b388f0_0 .net "cin", 0 0, L_0x55d0c5f45ec0;  1 drivers
v0x55d0c5b389b0_0 .net "sum", 0 0, L_0x55d0c5f45700;  1 drivers
v0x55d0c5b38ac0_0 .net "w1", 0 0, L_0x55d0c5f452a0;  1 drivers
v0x55d0c5b38b80_0 .net "w2", 0 0, L_0x55d0c5f457c0;  1 drivers
v0x55d0c5b38c40_0 .net "w3", 0 0, L_0x55d0c5f458d0;  1 drivers
v0x55d0c5b38d00_0 .net "w4", 0 0, L_0x55d0c5f45990;  1 drivers
v0x55d0c5b38e50_0 .net "w5", 0 0, L_0x55d0c5f45a00;  1 drivers
S_0x55d0c5b38fb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b38190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f45ff0 .functor XOR 1, L_0x55d0c5f464d0, L_0x55d0c5f46600, C4<0>, C4<0>;
L_0x55d0c5f46060 .functor XOR 1, L_0x55d0c5f45ff0, L_0x55d0c5f46730, C4<0>, C4<0>;
L_0x55d0c5f460d0 .functor AND 1, L_0x55d0c5f464d0, L_0x55d0c5f46600, C4<1>, C4<1>;
L_0x55d0c5f46140 .functor AND 1, L_0x55d0c5f464d0, L_0x55d0c5f46730, C4<1>, C4<1>;
L_0x55d0c5f46200 .functor AND 1, L_0x55d0c5f46600, L_0x55d0c5f46730, C4<1>, C4<1>;
L_0x55d0c5f46270 .functor OR 1, L_0x55d0c5f460d0, L_0x55d0c5f46140, C4<0>, C4<0>;
L_0x55d0c5f463c0 .functor OR 1, L_0x55d0c5f46200, L_0x55d0c5f46270, C4<0>, C4<0>;
v0x55d0c5b391d0_0 .net "a", 0 0, L_0x55d0c5f464d0;  1 drivers
v0x55d0c5b39290_0 .net "b", 0 0, L_0x55d0c5f46600;  1 drivers
v0x55d0c5b39350_0 .net "ca", 0 0, L_0x55d0c5f463c0;  1 drivers
v0x55d0c5b39420_0 .net "cin", 0 0, L_0x55d0c5f46730;  1 drivers
v0x55d0c5b394e0_0 .net "sum", 0 0, L_0x55d0c5f46060;  1 drivers
v0x55d0c5b395f0_0 .net "w1", 0 0, L_0x55d0c5f45ff0;  1 drivers
v0x55d0c5b396b0_0 .net "w2", 0 0, L_0x55d0c5f460d0;  1 drivers
v0x55d0c5b39770_0 .net "w3", 0 0, L_0x55d0c5f46140;  1 drivers
v0x55d0c5b39830_0 .net "w4", 0 0, L_0x55d0c5f46200;  1 drivers
v0x55d0c5b39980_0 .net "w5", 0 0, L_0x55d0c5f46270;  1 drivers
S_0x55d0c5b39ae0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b38190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f468a0 .functor XOR 1, L_0x55d0c5f46e70, L_0x55d0c5f46fa0, C4<0>, C4<0>;
L_0x55d0c5f46910 .functor XOR 1, L_0x55d0c5f468a0, L_0x55d0c5f47120, C4<0>, C4<0>;
L_0x55d0c5f469d0 .functor AND 1, L_0x55d0c5f46e70, L_0x55d0c5f46fa0, C4<1>, C4<1>;
L_0x55d0c5f46ae0 .functor AND 1, L_0x55d0c5f46e70, L_0x55d0c5f47120, C4<1>, C4<1>;
L_0x55d0c5f46ba0 .functor AND 1, L_0x55d0c5f46fa0, L_0x55d0c5f47120, C4<1>, C4<1>;
L_0x55d0c5f46c10 .functor OR 1, L_0x55d0c5f469d0, L_0x55d0c5f46ae0, C4<0>, C4<0>;
L_0x55d0c5f46d60 .functor OR 1, L_0x55d0c5f46ba0, L_0x55d0c5f46c10, C4<0>, C4<0>;
v0x55d0c5b39d10_0 .net "a", 0 0, L_0x55d0c5f46e70;  1 drivers
v0x55d0c5b39dd0_0 .net "b", 0 0, L_0x55d0c5f46fa0;  1 drivers
v0x55d0c5b39e90_0 .net "ca", 0 0, L_0x55d0c5f46d60;  1 drivers
v0x55d0c5b39f60_0 .net "cin", 0 0, L_0x55d0c5f47120;  1 drivers
v0x55d0c5b3a020_0 .net "sum", 0 0, L_0x55d0c5f46910;  1 drivers
v0x55d0c5b3a130_0 .net "w1", 0 0, L_0x55d0c5f468a0;  1 drivers
v0x55d0c5b3a1f0_0 .net "w2", 0 0, L_0x55d0c5f469d0;  1 drivers
v0x55d0c5b3a2b0_0 .net "w3", 0 0, L_0x55d0c5f46ae0;  1 drivers
v0x55d0c5b3a370_0 .net "w4", 0 0, L_0x55d0c5f46ba0;  1 drivers
v0x55d0c5b3a4c0_0 .net "w5", 0 0, L_0x55d0c5f46c10;  1 drivers
S_0x55d0c5b3a620 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b38190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f47250 .functor XOR 1, L_0x55d0c5f476f0, L_0x55d0c5f478b0, C4<0>, C4<0>;
L_0x55d0c5f472c0 .functor XOR 1, L_0x55d0c5f47250, L_0x55d0c5f47a70, C4<0>, C4<0>;
L_0x55d0c5f47330 .functor AND 1, L_0x55d0c5f476f0, L_0x55d0c5f478b0, C4<1>, C4<1>;
L_0x55d0c5f473a0 .functor AND 1, L_0x55d0c5f476f0, L_0x55d0c5f47a70, C4<1>, C4<1>;
L_0x55d0c5f47460 .functor AND 1, L_0x55d0c5f478b0, L_0x55d0c5f47a70, C4<1>, C4<1>;
L_0x55d0c5f474d0 .functor OR 1, L_0x55d0c5f47330, L_0x55d0c5f473a0, C4<0>, C4<0>;
L_0x55d0c5f475e0 .functor OR 1, L_0x55d0c5f47460, L_0x55d0c5f474d0, C4<0>, C4<0>;
v0x55d0c5b3a820_0 .net "a", 0 0, L_0x55d0c5f476f0;  1 drivers
v0x55d0c5b3a900_0 .net "b", 0 0, L_0x55d0c5f478b0;  1 drivers
v0x55d0c5b3a9c0_0 .net "ca", 0 0, L_0x55d0c5f475e0;  1 drivers
v0x55d0c5b3aa90_0 .net "cin", 0 0, L_0x55d0c5f47a70;  1 drivers
v0x55d0c5b3ab50_0 .net "sum", 0 0, L_0x55d0c5f472c0;  1 drivers
v0x55d0c5b3ac60_0 .net "w1", 0 0, L_0x55d0c5f47250;  1 drivers
v0x55d0c5b3ad20_0 .net "w2", 0 0, L_0x55d0c5f47330;  1 drivers
v0x55d0c5b3ade0_0 .net "w3", 0 0, L_0x55d0c5f473a0;  1 drivers
v0x55d0c5b3aea0_0 .net "w4", 0 0, L_0x55d0c5f47460;  1 drivers
v0x55d0c5b3aff0_0 .net "w5", 0 0, L_0x55d0c5f474d0;  1 drivers
S_0x55d0c5b3bba0 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5b34790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b427c0_0 .net "a", 7 0, L_0x55d0c5f4dd50;  1 drivers
v0x55d0c5b428c0_0 .net "b", 7 0, L_0x55d0c5f4de40;  1 drivers
v0x55d0c5b429a0_0 .net "ca", 7 0, L_0x55d0c5f4dbc0;  1 drivers
v0x55d0c5b42a60_0 .net "cin", 7 0, L_0x55d0c5f4df30;  1 drivers
v0x55d0c5b42b40_0 .net "sum", 7 0, L_0x55d0c5f4da80;  1 drivers
L_0x55d0c5f4ade0 .part L_0x55d0c5f4dd50, 0, 4;
L_0x55d0c5f4ae80 .part L_0x55d0c5f4de40, 0, 4;
L_0x55d0c5f4af20 .part L_0x55d0c5f4df30, 0, 4;
L_0x55d0c5f4d770 .part L_0x55d0c5f4dd50, 4, 4;
L_0x55d0c5f4d860 .part L_0x55d0c5f4de40, 4, 4;
L_0x55d0c5f4d950 .part L_0x55d0c5f4df30, 4, 4;
L_0x55d0c5f4da80 .concat8 [ 4 4 0 0], L_0x55d0c5f4abd0, L_0x55d0c5f4d560;
L_0x55d0c5f4dbc0 .concat8 [ 4 4 0 0], L_0x55d0c5f4ac70, L_0x55d0c5f4d600;
S_0x55d0c5b3be10 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b3bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b3ee00_0 .net "a", 3 0, L_0x55d0c5f4ade0;  1 drivers
v0x55d0c5b3ef00_0 .net "b", 3 0, L_0x55d0c5f4ae80;  1 drivers
v0x55d0c5b3efe0_0 .net "ca", 3 0, L_0x55d0c5f4ac70;  1 drivers
v0x55d0c5b3f0a0_0 .net "cin", 3 0, L_0x55d0c5f4af20;  1 drivers
v0x55d0c5b3f180_0 .net "sum", 3 0, L_0x55d0c5f4abd0;  1 drivers
L_0x55d0c5f48b90 .part L_0x55d0c5f4ade0, 0, 1;
L_0x55d0c5f48cc0 .part L_0x55d0c5f4ae80, 0, 1;
L_0x55d0c5f48df0 .part L_0x55d0c5f4af20, 0, 1;
L_0x55d0c5f49400 .part L_0x55d0c5f4ade0, 1, 1;
L_0x55d0c5f49530 .part L_0x55d0c5f4ae80, 1, 1;
L_0x55d0c5f49660 .part L_0x55d0c5f4af20, 1, 1;
L_0x55d0c5f49da0 .part L_0x55d0c5f4ade0, 2, 1;
L_0x55d0c5f49ed0 .part L_0x55d0c5f4ae80, 2, 1;
L_0x55d0c5f4a050 .part L_0x55d0c5f4af20, 2, 1;
L_0x55d0c5f4a620 .part L_0x55d0c5f4ade0, 3, 1;
L_0x55d0c5f4a7e0 .part L_0x55d0c5f4ae80, 3, 1;
L_0x55d0c5f4a9a0 .part L_0x55d0c5f4af20, 3, 1;
L_0x55d0c5f4abd0 .concat8 [ 1 1 1 1], L_0x55d0c5f48670, L_0x55d0c5f48f90, L_0x55d0c5f49840, L_0x55d0c5f4a1f0;
L_0x55d0c5f4ac70 .concat8 [ 1 1 1 1], L_0x55d0c5f48a80, L_0x55d0c5f492f0, L_0x55d0c5f49c90, L_0x55d0c5f4a510;
S_0x55d0c5b3c090 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b3be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f47c30 .functor XOR 1, L_0x55d0c5f48b90, L_0x55d0c5f48cc0, C4<0>, C4<0>;
L_0x55d0c5f48670 .functor XOR 1, L_0x55d0c5f47c30, L_0x55d0c5f48df0, C4<0>, C4<0>;
L_0x55d0c5f48730 .functor AND 1, L_0x55d0c5f48b90, L_0x55d0c5f48cc0, C4<1>, C4<1>;
L_0x55d0c5f48840 .functor AND 1, L_0x55d0c5f48b90, L_0x55d0c5f48df0, C4<1>, C4<1>;
L_0x55d0c5f48900 .functor AND 1, L_0x55d0c5f48cc0, L_0x55d0c5f48df0, C4<1>, C4<1>;
L_0x55d0c5f48970 .functor OR 1, L_0x55d0c5f48730, L_0x55d0c5f48840, C4<0>, C4<0>;
L_0x55d0c5f48a80 .functor OR 1, L_0x55d0c5f48900, L_0x55d0c5f48970, C4<0>, C4<0>;
v0x55d0c5b3c330_0 .net "a", 0 0, L_0x55d0c5f48b90;  1 drivers
v0x55d0c5b3c410_0 .net "b", 0 0, L_0x55d0c5f48cc0;  1 drivers
v0x55d0c5b3c4d0_0 .net "ca", 0 0, L_0x55d0c5f48a80;  1 drivers
v0x55d0c5b3c5a0_0 .net "cin", 0 0, L_0x55d0c5f48df0;  1 drivers
v0x55d0c5b3c660_0 .net "sum", 0 0, L_0x55d0c5f48670;  1 drivers
v0x55d0c5b3c770_0 .net "w1", 0 0, L_0x55d0c5f47c30;  1 drivers
v0x55d0c5b3c830_0 .net "w2", 0 0, L_0x55d0c5f48730;  1 drivers
v0x55d0c5b3c8f0_0 .net "w3", 0 0, L_0x55d0c5f48840;  1 drivers
v0x55d0c5b3c9b0_0 .net "w4", 0 0, L_0x55d0c5f48900;  1 drivers
v0x55d0c5b3cb00_0 .net "w5", 0 0, L_0x55d0c5f48970;  1 drivers
S_0x55d0c5b3cc60 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b3be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f48f20 .functor XOR 1, L_0x55d0c5f49400, L_0x55d0c5f49530, C4<0>, C4<0>;
L_0x55d0c5f48f90 .functor XOR 1, L_0x55d0c5f48f20, L_0x55d0c5f49660, C4<0>, C4<0>;
L_0x55d0c5f49000 .functor AND 1, L_0x55d0c5f49400, L_0x55d0c5f49530, C4<1>, C4<1>;
L_0x55d0c5f49070 .functor AND 1, L_0x55d0c5f49400, L_0x55d0c5f49660, C4<1>, C4<1>;
L_0x55d0c5f49130 .functor AND 1, L_0x55d0c5f49530, L_0x55d0c5f49660, C4<1>, C4<1>;
L_0x55d0c5f491a0 .functor OR 1, L_0x55d0c5f49000, L_0x55d0c5f49070, C4<0>, C4<0>;
L_0x55d0c5f492f0 .functor OR 1, L_0x55d0c5f49130, L_0x55d0c5f491a0, C4<0>, C4<0>;
v0x55d0c5b3ce80_0 .net "a", 0 0, L_0x55d0c5f49400;  1 drivers
v0x55d0c5b3cf40_0 .net "b", 0 0, L_0x55d0c5f49530;  1 drivers
v0x55d0c5b3d000_0 .net "ca", 0 0, L_0x55d0c5f492f0;  1 drivers
v0x55d0c5b3d0d0_0 .net "cin", 0 0, L_0x55d0c5f49660;  1 drivers
v0x55d0c5b3d190_0 .net "sum", 0 0, L_0x55d0c5f48f90;  1 drivers
v0x55d0c5b3d2a0_0 .net "w1", 0 0, L_0x55d0c5f48f20;  1 drivers
v0x55d0c5b3d360_0 .net "w2", 0 0, L_0x55d0c5f49000;  1 drivers
v0x55d0c5b3d420_0 .net "w3", 0 0, L_0x55d0c5f49070;  1 drivers
v0x55d0c5b3d4e0_0 .net "w4", 0 0, L_0x55d0c5f49130;  1 drivers
v0x55d0c5b3d630_0 .net "w5", 0 0, L_0x55d0c5f491a0;  1 drivers
S_0x55d0c5b3d790 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b3be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f497d0 .functor XOR 1, L_0x55d0c5f49da0, L_0x55d0c5f49ed0, C4<0>, C4<0>;
L_0x55d0c5f49840 .functor XOR 1, L_0x55d0c5f497d0, L_0x55d0c5f4a050, C4<0>, C4<0>;
L_0x55d0c5f49900 .functor AND 1, L_0x55d0c5f49da0, L_0x55d0c5f49ed0, C4<1>, C4<1>;
L_0x55d0c5f49a10 .functor AND 1, L_0x55d0c5f49da0, L_0x55d0c5f4a050, C4<1>, C4<1>;
L_0x55d0c5f49ad0 .functor AND 1, L_0x55d0c5f49ed0, L_0x55d0c5f4a050, C4<1>, C4<1>;
L_0x55d0c5f49b40 .functor OR 1, L_0x55d0c5f49900, L_0x55d0c5f49a10, C4<0>, C4<0>;
L_0x55d0c5f49c90 .functor OR 1, L_0x55d0c5f49ad0, L_0x55d0c5f49b40, C4<0>, C4<0>;
v0x55d0c5b3d9c0_0 .net "a", 0 0, L_0x55d0c5f49da0;  1 drivers
v0x55d0c5b3da80_0 .net "b", 0 0, L_0x55d0c5f49ed0;  1 drivers
v0x55d0c5b3db40_0 .net "ca", 0 0, L_0x55d0c5f49c90;  1 drivers
v0x55d0c5b3dc10_0 .net "cin", 0 0, L_0x55d0c5f4a050;  1 drivers
v0x55d0c5b3dcd0_0 .net "sum", 0 0, L_0x55d0c5f49840;  1 drivers
v0x55d0c5b3dde0_0 .net "w1", 0 0, L_0x55d0c5f497d0;  1 drivers
v0x55d0c5b3dea0_0 .net "w2", 0 0, L_0x55d0c5f49900;  1 drivers
v0x55d0c5b3df60_0 .net "w3", 0 0, L_0x55d0c5f49a10;  1 drivers
v0x55d0c5b3e020_0 .net "w4", 0 0, L_0x55d0c5f49ad0;  1 drivers
v0x55d0c5b3e170_0 .net "w5", 0 0, L_0x55d0c5f49b40;  1 drivers
S_0x55d0c5b3e2d0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b3be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f4a180 .functor XOR 1, L_0x55d0c5f4a620, L_0x55d0c5f4a7e0, C4<0>, C4<0>;
L_0x55d0c5f4a1f0 .functor XOR 1, L_0x55d0c5f4a180, L_0x55d0c5f4a9a0, C4<0>, C4<0>;
L_0x55d0c5f4a260 .functor AND 1, L_0x55d0c5f4a620, L_0x55d0c5f4a7e0, C4<1>, C4<1>;
L_0x55d0c5f4a2d0 .functor AND 1, L_0x55d0c5f4a620, L_0x55d0c5f4a9a0, C4<1>, C4<1>;
L_0x55d0c5f4a390 .functor AND 1, L_0x55d0c5f4a7e0, L_0x55d0c5f4a9a0, C4<1>, C4<1>;
L_0x55d0c5f4a400 .functor OR 1, L_0x55d0c5f4a260, L_0x55d0c5f4a2d0, C4<0>, C4<0>;
L_0x55d0c5f4a510 .functor OR 1, L_0x55d0c5f4a390, L_0x55d0c5f4a400, C4<0>, C4<0>;
v0x55d0c5b3e4d0_0 .net "a", 0 0, L_0x55d0c5f4a620;  1 drivers
v0x55d0c5b3e5b0_0 .net "b", 0 0, L_0x55d0c5f4a7e0;  1 drivers
v0x55d0c5b3e670_0 .net "ca", 0 0, L_0x55d0c5f4a510;  1 drivers
v0x55d0c5b3e740_0 .net "cin", 0 0, L_0x55d0c5f4a9a0;  1 drivers
v0x55d0c5b3e800_0 .net "sum", 0 0, L_0x55d0c5f4a1f0;  1 drivers
v0x55d0c5b3e910_0 .net "w1", 0 0, L_0x55d0c5f4a180;  1 drivers
v0x55d0c5b3e9d0_0 .net "w2", 0 0, L_0x55d0c5f4a260;  1 drivers
v0x55d0c5b3ea90_0 .net "w3", 0 0, L_0x55d0c5f4a2d0;  1 drivers
v0x55d0c5b3eb50_0 .net "w4", 0 0, L_0x55d0c5f4a390;  1 drivers
v0x55d0c5b3eca0_0 .net "w5", 0 0, L_0x55d0c5f4a400;  1 drivers
S_0x55d0c5b3f300 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b3bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b422c0_0 .net "a", 3 0, L_0x55d0c5f4d770;  1 drivers
v0x55d0c5b423c0_0 .net "b", 3 0, L_0x55d0c5f4d860;  1 drivers
v0x55d0c5b424a0_0 .net "ca", 3 0, L_0x55d0c5f4d600;  1 drivers
v0x55d0c5b42560_0 .net "cin", 3 0, L_0x55d0c5f4d950;  1 drivers
v0x55d0c5b42640_0 .net "sum", 3 0, L_0x55d0c5f4d560;  1 drivers
L_0x55d0c5f4b520 .part L_0x55d0c5f4d770, 0, 1;
L_0x55d0c5f4b650 .part L_0x55d0c5f4d860, 0, 1;
L_0x55d0c5f4b780 .part L_0x55d0c5f4d950, 0, 1;
L_0x55d0c5f4bd90 .part L_0x55d0c5f4d770, 1, 1;
L_0x55d0c5f4bec0 .part L_0x55d0c5f4d860, 1, 1;
L_0x55d0c5f4bff0 .part L_0x55d0c5f4d950, 1, 1;
L_0x55d0c5f4c730 .part L_0x55d0c5f4d770, 2, 1;
L_0x55d0c5f4c860 .part L_0x55d0c5f4d860, 2, 1;
L_0x55d0c5f4c9e0 .part L_0x55d0c5f4d950, 2, 1;
L_0x55d0c5f4cfb0 .part L_0x55d0c5f4d770, 3, 1;
L_0x55d0c5f4d170 .part L_0x55d0c5f4d860, 3, 1;
L_0x55d0c5f4d330 .part L_0x55d0c5f4d950, 3, 1;
L_0x55d0c5f4d560 .concat8 [ 1 1 1 1], L_0x55d0c5f4afc0, L_0x55d0c5f4b920, L_0x55d0c5f4c1d0, L_0x55d0c5f4cb80;
L_0x55d0c5f4d600 .concat8 [ 1 1 1 1], L_0x55d0c5f4b410, L_0x55d0c5f4bc80, L_0x55d0c5f4c620, L_0x55d0c5f4cea0;
S_0x55d0c5b3f570 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b3f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f4ab60 .functor XOR 1, L_0x55d0c5f4b520, L_0x55d0c5f4b650, C4<0>, C4<0>;
L_0x55d0c5f4afc0 .functor XOR 1, L_0x55d0c5f4ab60, L_0x55d0c5f4b780, C4<0>, C4<0>;
L_0x55d0c5f4b080 .functor AND 1, L_0x55d0c5f4b520, L_0x55d0c5f4b650, C4<1>, C4<1>;
L_0x55d0c5f4b190 .functor AND 1, L_0x55d0c5f4b520, L_0x55d0c5f4b780, C4<1>, C4<1>;
L_0x55d0c5f4b250 .functor AND 1, L_0x55d0c5f4b650, L_0x55d0c5f4b780, C4<1>, C4<1>;
L_0x55d0c5f4b2c0 .functor OR 1, L_0x55d0c5f4b080, L_0x55d0c5f4b190, C4<0>, C4<0>;
L_0x55d0c5f4b410 .functor OR 1, L_0x55d0c5f4b250, L_0x55d0c5f4b2c0, C4<0>, C4<0>;
v0x55d0c5b3f7f0_0 .net "a", 0 0, L_0x55d0c5f4b520;  1 drivers
v0x55d0c5b3f8d0_0 .net "b", 0 0, L_0x55d0c5f4b650;  1 drivers
v0x55d0c5b3f990_0 .net "ca", 0 0, L_0x55d0c5f4b410;  1 drivers
v0x55d0c5b3fa60_0 .net "cin", 0 0, L_0x55d0c5f4b780;  1 drivers
v0x55d0c5b3fb20_0 .net "sum", 0 0, L_0x55d0c5f4afc0;  1 drivers
v0x55d0c5b3fc30_0 .net "w1", 0 0, L_0x55d0c5f4ab60;  1 drivers
v0x55d0c5b3fcf0_0 .net "w2", 0 0, L_0x55d0c5f4b080;  1 drivers
v0x55d0c5b3fdb0_0 .net "w3", 0 0, L_0x55d0c5f4b190;  1 drivers
v0x55d0c5b3fe70_0 .net "w4", 0 0, L_0x55d0c5f4b250;  1 drivers
v0x55d0c5b3ffc0_0 .net "w5", 0 0, L_0x55d0c5f4b2c0;  1 drivers
S_0x55d0c5b40120 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b3f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f4b8b0 .functor XOR 1, L_0x55d0c5f4bd90, L_0x55d0c5f4bec0, C4<0>, C4<0>;
L_0x55d0c5f4b920 .functor XOR 1, L_0x55d0c5f4b8b0, L_0x55d0c5f4bff0, C4<0>, C4<0>;
L_0x55d0c5f4b990 .functor AND 1, L_0x55d0c5f4bd90, L_0x55d0c5f4bec0, C4<1>, C4<1>;
L_0x55d0c5f4ba00 .functor AND 1, L_0x55d0c5f4bd90, L_0x55d0c5f4bff0, C4<1>, C4<1>;
L_0x55d0c5f4bac0 .functor AND 1, L_0x55d0c5f4bec0, L_0x55d0c5f4bff0, C4<1>, C4<1>;
L_0x55d0c5f4bb30 .functor OR 1, L_0x55d0c5f4b990, L_0x55d0c5f4ba00, C4<0>, C4<0>;
L_0x55d0c5f4bc80 .functor OR 1, L_0x55d0c5f4bac0, L_0x55d0c5f4bb30, C4<0>, C4<0>;
v0x55d0c5b40340_0 .net "a", 0 0, L_0x55d0c5f4bd90;  1 drivers
v0x55d0c5b40400_0 .net "b", 0 0, L_0x55d0c5f4bec0;  1 drivers
v0x55d0c5b404c0_0 .net "ca", 0 0, L_0x55d0c5f4bc80;  1 drivers
v0x55d0c5b40590_0 .net "cin", 0 0, L_0x55d0c5f4bff0;  1 drivers
v0x55d0c5b40650_0 .net "sum", 0 0, L_0x55d0c5f4b920;  1 drivers
v0x55d0c5b40760_0 .net "w1", 0 0, L_0x55d0c5f4b8b0;  1 drivers
v0x55d0c5b40820_0 .net "w2", 0 0, L_0x55d0c5f4b990;  1 drivers
v0x55d0c5b408e0_0 .net "w3", 0 0, L_0x55d0c5f4ba00;  1 drivers
v0x55d0c5b409a0_0 .net "w4", 0 0, L_0x55d0c5f4bac0;  1 drivers
v0x55d0c5b40af0_0 .net "w5", 0 0, L_0x55d0c5f4bb30;  1 drivers
S_0x55d0c5b40c50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b3f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f4c160 .functor XOR 1, L_0x55d0c5f4c730, L_0x55d0c5f4c860, C4<0>, C4<0>;
L_0x55d0c5f4c1d0 .functor XOR 1, L_0x55d0c5f4c160, L_0x55d0c5f4c9e0, C4<0>, C4<0>;
L_0x55d0c5f4c290 .functor AND 1, L_0x55d0c5f4c730, L_0x55d0c5f4c860, C4<1>, C4<1>;
L_0x55d0c5f4c3a0 .functor AND 1, L_0x55d0c5f4c730, L_0x55d0c5f4c9e0, C4<1>, C4<1>;
L_0x55d0c5f4c460 .functor AND 1, L_0x55d0c5f4c860, L_0x55d0c5f4c9e0, C4<1>, C4<1>;
L_0x55d0c5f4c4d0 .functor OR 1, L_0x55d0c5f4c290, L_0x55d0c5f4c3a0, C4<0>, C4<0>;
L_0x55d0c5f4c620 .functor OR 1, L_0x55d0c5f4c460, L_0x55d0c5f4c4d0, C4<0>, C4<0>;
v0x55d0c5b40e80_0 .net "a", 0 0, L_0x55d0c5f4c730;  1 drivers
v0x55d0c5b40f40_0 .net "b", 0 0, L_0x55d0c5f4c860;  1 drivers
v0x55d0c5b41000_0 .net "ca", 0 0, L_0x55d0c5f4c620;  1 drivers
v0x55d0c5b410d0_0 .net "cin", 0 0, L_0x55d0c5f4c9e0;  1 drivers
v0x55d0c5b41190_0 .net "sum", 0 0, L_0x55d0c5f4c1d0;  1 drivers
v0x55d0c5b412a0_0 .net "w1", 0 0, L_0x55d0c5f4c160;  1 drivers
v0x55d0c5b41360_0 .net "w2", 0 0, L_0x55d0c5f4c290;  1 drivers
v0x55d0c5b41420_0 .net "w3", 0 0, L_0x55d0c5f4c3a0;  1 drivers
v0x55d0c5b414e0_0 .net "w4", 0 0, L_0x55d0c5f4c460;  1 drivers
v0x55d0c5b41630_0 .net "w5", 0 0, L_0x55d0c5f4c4d0;  1 drivers
S_0x55d0c5b41790 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b3f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f4cb10 .functor XOR 1, L_0x55d0c5f4cfb0, L_0x55d0c5f4d170, C4<0>, C4<0>;
L_0x55d0c5f4cb80 .functor XOR 1, L_0x55d0c5f4cb10, L_0x55d0c5f4d330, C4<0>, C4<0>;
L_0x55d0c5f4cbf0 .functor AND 1, L_0x55d0c5f4cfb0, L_0x55d0c5f4d170, C4<1>, C4<1>;
L_0x55d0c5f4cc60 .functor AND 1, L_0x55d0c5f4cfb0, L_0x55d0c5f4d330, C4<1>, C4<1>;
L_0x55d0c5f4cd20 .functor AND 1, L_0x55d0c5f4d170, L_0x55d0c5f4d330, C4<1>, C4<1>;
L_0x55d0c5f4cd90 .functor OR 1, L_0x55d0c5f4cbf0, L_0x55d0c5f4cc60, C4<0>, C4<0>;
L_0x55d0c5f4cea0 .functor OR 1, L_0x55d0c5f4cd20, L_0x55d0c5f4cd90, C4<0>, C4<0>;
v0x55d0c5b41990_0 .net "a", 0 0, L_0x55d0c5f4cfb0;  1 drivers
v0x55d0c5b41a70_0 .net "b", 0 0, L_0x55d0c5f4d170;  1 drivers
v0x55d0c5b41b30_0 .net "ca", 0 0, L_0x55d0c5f4cea0;  1 drivers
v0x55d0c5b41c00_0 .net "cin", 0 0, L_0x55d0c5f4d330;  1 drivers
v0x55d0c5b41cc0_0 .net "sum", 0 0, L_0x55d0c5f4cb80;  1 drivers
v0x55d0c5b41dd0_0 .net "w1", 0 0, L_0x55d0c5f4cb10;  1 drivers
v0x55d0c5b41e90_0 .net "w2", 0 0, L_0x55d0c5f4cbf0;  1 drivers
v0x55d0c5b41f50_0 .net "w3", 0 0, L_0x55d0c5f4cc60;  1 drivers
v0x55d0c5b42010_0 .net "w4", 0 0, L_0x55d0c5f4cd20;  1 drivers
v0x55d0c5b42160_0 .net "w5", 0 0, L_0x55d0c5f4cd90;  1 drivers
S_0x55d0c5b437b0 .scope module, "FB_1" "ThirtytwoBA" 5 15, 6 3 0, S_0x55d0c5b25810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d0c5b60ff0_0 .net "a", 31 0, L_0x55d0c5f65700;  1 drivers
v0x55d0c5b610f0_0 .net "b", 31 0, L_0x55d0c5f657f0;  1 drivers
v0x55d0c5b611d0_0 .net "ca", 31 0, L_0x55d0c5f65570;  1 drivers
v0x55d0c5b61290_0 .net "cin", 31 0, L_0x55d0c5f658e0;  1 drivers
v0x55d0c5b61370_0 .net "sum", 31 0, L_0x55d0c5f65430;  1 drivers
L_0x55d0c5f59dc0 .part L_0x55d0c5f65700, 0, 16;
L_0x55d0c5f59e60 .part L_0x55d0c5f657f0, 0, 16;
L_0x55d0c5f59f00 .part L_0x55d0c5f658e0, 0, 16;
L_0x55d0c5f65160 .part L_0x55d0c5f65700, 16, 16;
L_0x55d0c5f65250 .part L_0x55d0c5f657f0, 16, 16;
L_0x55d0c5f65340 .part L_0x55d0c5f658e0, 16, 16;
L_0x55d0c5f65430 .concat8 [ 16 16 0 0], L_0x55d0c5f59af0, L_0x55d0c5f64e90;
L_0x55d0c5f65570 .concat8 [ 16 16 0 0], L_0x55d0c5f59c30, L_0x55d0c5f64fd0;
S_0x55d0c5b43a20 .scope module, "FB_0" "sixteenBA" 6 11, 7 3 0, S_0x55d0c5b437b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5b51fd0_0 .net "a", 15 0, L_0x55d0c5f59dc0;  1 drivers
v0x55d0c5b520d0_0 .net "b", 15 0, L_0x55d0c5f59e60;  1 drivers
v0x55d0c5b521b0_0 .net "ca", 15 0, L_0x55d0c5f59c30;  1 drivers
v0x55d0c5b52270_0 .net "cin", 15 0, L_0x55d0c5f59f00;  1 drivers
v0x55d0c5b52350_0 .net "sum", 15 0, L_0x55d0c5f59af0;  1 drivers
L_0x55d0c5f54100 .part L_0x55d0c5f59dc0, 0, 8;
L_0x55d0c5f541a0 .part L_0x55d0c5f59e60, 0, 8;
L_0x55d0c5f54240 .part L_0x55d0c5f59f00, 0, 8;
L_0x55d0c5f59820 .part L_0x55d0c5f59dc0, 8, 8;
L_0x55d0c5f59910 .part L_0x55d0c5f59e60, 8, 8;
L_0x55d0c5f59a00 .part L_0x55d0c5f59f00, 8, 8;
L_0x55d0c5f59af0 .concat8 [ 8 8 0 0], L_0x55d0c5f53e80, L_0x55d0c5f59550;
L_0x55d0c5f59c30 .concat8 [ 8 8 0 0], L_0x55d0c5f53fc0, L_0x55d0c5f59690;
S_0x55d0c5b43ca0 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5b43a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b4a910_0 .net "a", 7 0, L_0x55d0c5f54100;  1 drivers
v0x55d0c5b4aa10_0 .net "b", 7 0, L_0x55d0c5f541a0;  1 drivers
v0x55d0c5b4aaf0_0 .net "ca", 7 0, L_0x55d0c5f53fc0;  1 drivers
v0x55d0c5b4abb0_0 .net "cin", 7 0, L_0x55d0c5f54240;  1 drivers
v0x55d0c5b4ac90_0 .net "sum", 7 0, L_0x55d0c5f53e80;  1 drivers
L_0x55d0c5f511e0 .part L_0x55d0c5f54100, 0, 4;
L_0x55d0c5f51280 .part L_0x55d0c5f541a0, 0, 4;
L_0x55d0c5f51320 .part L_0x55d0c5f54240, 0, 4;
L_0x55d0c5f53b70 .part L_0x55d0c5f54100, 4, 4;
L_0x55d0c5f53c60 .part L_0x55d0c5f541a0, 4, 4;
L_0x55d0c5f53d50 .part L_0x55d0c5f54240, 4, 4;
L_0x55d0c5f53e80 .concat8 [ 4 4 0 0], L_0x55d0c5f50fd0, L_0x55d0c5f53960;
L_0x55d0c5f53fc0 .concat8 [ 4 4 0 0], L_0x55d0c5f51070, L_0x55d0c5f53a00;
S_0x55d0c5b43f40 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b43ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b46f50_0 .net "a", 3 0, L_0x55d0c5f511e0;  1 drivers
v0x55d0c5b47050_0 .net "b", 3 0, L_0x55d0c5f51280;  1 drivers
v0x55d0c5b47130_0 .net "ca", 3 0, L_0x55d0c5f51070;  1 drivers
v0x55d0c5b471f0_0 .net "cin", 3 0, L_0x55d0c5f51320;  1 drivers
v0x55d0c5b472d0_0 .net "sum", 3 0, L_0x55d0c5f50fd0;  1 drivers
L_0x55d0c5f4ef90 .part L_0x55d0c5f511e0, 0, 1;
L_0x55d0c5f4f0c0 .part L_0x55d0c5f51280, 0, 1;
L_0x55d0c5f4f1f0 .part L_0x55d0c5f51320, 0, 1;
L_0x55d0c5f4f800 .part L_0x55d0c5f511e0, 1, 1;
L_0x55d0c5f4f930 .part L_0x55d0c5f51280, 1, 1;
L_0x55d0c5f4fa60 .part L_0x55d0c5f51320, 1, 1;
L_0x55d0c5f501a0 .part L_0x55d0c5f511e0, 2, 1;
L_0x55d0c5f502d0 .part L_0x55d0c5f51280, 2, 1;
L_0x55d0c5f50450 .part L_0x55d0c5f51320, 2, 1;
L_0x55d0c5f50a20 .part L_0x55d0c5f511e0, 3, 1;
L_0x55d0c5f50be0 .part L_0x55d0c5f51280, 3, 1;
L_0x55d0c5f50da0 .part L_0x55d0c5f51320, 3, 1;
L_0x55d0c5f50fd0 .concat8 [ 1 1 1 1], L_0x55d0c5f4ea70, L_0x55d0c5f4f390, L_0x55d0c5f4fc40, L_0x55d0c5f505f0;
L_0x55d0c5f51070 .concat8 [ 1 1 1 1], L_0x55d0c5f4ee80, L_0x55d0c5f4f6f0, L_0x55d0c5f50090, L_0x55d0c5f50910;
S_0x55d0c5b441e0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b43f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f4d4f0 .functor XOR 1, L_0x55d0c5f4ef90, L_0x55d0c5f4f0c0, C4<0>, C4<0>;
L_0x55d0c5f4ea70 .functor XOR 1, L_0x55d0c5f4d4f0, L_0x55d0c5f4f1f0, C4<0>, C4<0>;
L_0x55d0c5f4eb30 .functor AND 1, L_0x55d0c5f4ef90, L_0x55d0c5f4f0c0, C4<1>, C4<1>;
L_0x55d0c5f4ec40 .functor AND 1, L_0x55d0c5f4ef90, L_0x55d0c5f4f1f0, C4<1>, C4<1>;
L_0x55d0c5f4ed00 .functor AND 1, L_0x55d0c5f4f0c0, L_0x55d0c5f4f1f0, C4<1>, C4<1>;
L_0x55d0c5f4ed70 .functor OR 1, L_0x55d0c5f4eb30, L_0x55d0c5f4ec40, C4<0>, C4<0>;
L_0x55d0c5f4ee80 .functor OR 1, L_0x55d0c5f4ed00, L_0x55d0c5f4ed70, C4<0>, C4<0>;
v0x55d0c5b44480_0 .net "a", 0 0, L_0x55d0c5f4ef90;  1 drivers
v0x55d0c5b44560_0 .net "b", 0 0, L_0x55d0c5f4f0c0;  1 drivers
v0x55d0c5b44620_0 .net "ca", 0 0, L_0x55d0c5f4ee80;  1 drivers
v0x55d0c5b446f0_0 .net "cin", 0 0, L_0x55d0c5f4f1f0;  1 drivers
v0x55d0c5b447b0_0 .net "sum", 0 0, L_0x55d0c5f4ea70;  1 drivers
v0x55d0c5b448c0_0 .net "w1", 0 0, L_0x55d0c5f4d4f0;  1 drivers
v0x55d0c5b44980_0 .net "w2", 0 0, L_0x55d0c5f4eb30;  1 drivers
v0x55d0c5b44a40_0 .net "w3", 0 0, L_0x55d0c5f4ec40;  1 drivers
v0x55d0c5b44b00_0 .net "w4", 0 0, L_0x55d0c5f4ed00;  1 drivers
v0x55d0c5b44c50_0 .net "w5", 0 0, L_0x55d0c5f4ed70;  1 drivers
S_0x55d0c5b44db0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b43f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f4f320 .functor XOR 1, L_0x55d0c5f4f800, L_0x55d0c5f4f930, C4<0>, C4<0>;
L_0x55d0c5f4f390 .functor XOR 1, L_0x55d0c5f4f320, L_0x55d0c5f4fa60, C4<0>, C4<0>;
L_0x55d0c5f4f400 .functor AND 1, L_0x55d0c5f4f800, L_0x55d0c5f4f930, C4<1>, C4<1>;
L_0x55d0c5f4f470 .functor AND 1, L_0x55d0c5f4f800, L_0x55d0c5f4fa60, C4<1>, C4<1>;
L_0x55d0c5f4f530 .functor AND 1, L_0x55d0c5f4f930, L_0x55d0c5f4fa60, C4<1>, C4<1>;
L_0x55d0c5f4f5a0 .functor OR 1, L_0x55d0c5f4f400, L_0x55d0c5f4f470, C4<0>, C4<0>;
L_0x55d0c5f4f6f0 .functor OR 1, L_0x55d0c5f4f530, L_0x55d0c5f4f5a0, C4<0>, C4<0>;
v0x55d0c5b44fd0_0 .net "a", 0 0, L_0x55d0c5f4f800;  1 drivers
v0x55d0c5b45090_0 .net "b", 0 0, L_0x55d0c5f4f930;  1 drivers
v0x55d0c5b45150_0 .net "ca", 0 0, L_0x55d0c5f4f6f0;  1 drivers
v0x55d0c5b45220_0 .net "cin", 0 0, L_0x55d0c5f4fa60;  1 drivers
v0x55d0c5b452e0_0 .net "sum", 0 0, L_0x55d0c5f4f390;  1 drivers
v0x55d0c5b453f0_0 .net "w1", 0 0, L_0x55d0c5f4f320;  1 drivers
v0x55d0c5b454b0_0 .net "w2", 0 0, L_0x55d0c5f4f400;  1 drivers
v0x55d0c5b45570_0 .net "w3", 0 0, L_0x55d0c5f4f470;  1 drivers
v0x55d0c5b45630_0 .net "w4", 0 0, L_0x55d0c5f4f530;  1 drivers
v0x55d0c5b45780_0 .net "w5", 0 0, L_0x55d0c5f4f5a0;  1 drivers
S_0x55d0c5b458e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b43f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f4fbd0 .functor XOR 1, L_0x55d0c5f501a0, L_0x55d0c5f502d0, C4<0>, C4<0>;
L_0x55d0c5f4fc40 .functor XOR 1, L_0x55d0c5f4fbd0, L_0x55d0c5f50450, C4<0>, C4<0>;
L_0x55d0c5f4fd00 .functor AND 1, L_0x55d0c5f501a0, L_0x55d0c5f502d0, C4<1>, C4<1>;
L_0x55d0c5f4fe10 .functor AND 1, L_0x55d0c5f501a0, L_0x55d0c5f50450, C4<1>, C4<1>;
L_0x55d0c5f4fed0 .functor AND 1, L_0x55d0c5f502d0, L_0x55d0c5f50450, C4<1>, C4<1>;
L_0x55d0c5f4ff40 .functor OR 1, L_0x55d0c5f4fd00, L_0x55d0c5f4fe10, C4<0>, C4<0>;
L_0x55d0c5f50090 .functor OR 1, L_0x55d0c5f4fed0, L_0x55d0c5f4ff40, C4<0>, C4<0>;
v0x55d0c5b45b10_0 .net "a", 0 0, L_0x55d0c5f501a0;  1 drivers
v0x55d0c5b45bd0_0 .net "b", 0 0, L_0x55d0c5f502d0;  1 drivers
v0x55d0c5b45c90_0 .net "ca", 0 0, L_0x55d0c5f50090;  1 drivers
v0x55d0c5b45d60_0 .net "cin", 0 0, L_0x55d0c5f50450;  1 drivers
v0x55d0c5b45e20_0 .net "sum", 0 0, L_0x55d0c5f4fc40;  1 drivers
v0x55d0c5b45f30_0 .net "w1", 0 0, L_0x55d0c5f4fbd0;  1 drivers
v0x55d0c5b45ff0_0 .net "w2", 0 0, L_0x55d0c5f4fd00;  1 drivers
v0x55d0c5b460b0_0 .net "w3", 0 0, L_0x55d0c5f4fe10;  1 drivers
v0x55d0c5b46170_0 .net "w4", 0 0, L_0x55d0c5f4fed0;  1 drivers
v0x55d0c5b462c0_0 .net "w5", 0 0, L_0x55d0c5f4ff40;  1 drivers
S_0x55d0c5b46420 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b43f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f50580 .functor XOR 1, L_0x55d0c5f50a20, L_0x55d0c5f50be0, C4<0>, C4<0>;
L_0x55d0c5f505f0 .functor XOR 1, L_0x55d0c5f50580, L_0x55d0c5f50da0, C4<0>, C4<0>;
L_0x55d0c5f50660 .functor AND 1, L_0x55d0c5f50a20, L_0x55d0c5f50be0, C4<1>, C4<1>;
L_0x55d0c5f506d0 .functor AND 1, L_0x55d0c5f50a20, L_0x55d0c5f50da0, C4<1>, C4<1>;
L_0x55d0c5f50790 .functor AND 1, L_0x55d0c5f50be0, L_0x55d0c5f50da0, C4<1>, C4<1>;
L_0x55d0c5f50800 .functor OR 1, L_0x55d0c5f50660, L_0x55d0c5f506d0, C4<0>, C4<0>;
L_0x55d0c5f50910 .functor OR 1, L_0x55d0c5f50790, L_0x55d0c5f50800, C4<0>, C4<0>;
v0x55d0c5b46620_0 .net "a", 0 0, L_0x55d0c5f50a20;  1 drivers
v0x55d0c5b46700_0 .net "b", 0 0, L_0x55d0c5f50be0;  1 drivers
v0x55d0c5b467c0_0 .net "ca", 0 0, L_0x55d0c5f50910;  1 drivers
v0x55d0c5b46890_0 .net "cin", 0 0, L_0x55d0c5f50da0;  1 drivers
v0x55d0c5b46950_0 .net "sum", 0 0, L_0x55d0c5f505f0;  1 drivers
v0x55d0c5b46a60_0 .net "w1", 0 0, L_0x55d0c5f50580;  1 drivers
v0x55d0c5b46b20_0 .net "w2", 0 0, L_0x55d0c5f50660;  1 drivers
v0x55d0c5b46be0_0 .net "w3", 0 0, L_0x55d0c5f506d0;  1 drivers
v0x55d0c5b46ca0_0 .net "w4", 0 0, L_0x55d0c5f50790;  1 drivers
v0x55d0c5b46df0_0 .net "w5", 0 0, L_0x55d0c5f50800;  1 drivers
S_0x55d0c5b47450 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b43ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b4a410_0 .net "a", 3 0, L_0x55d0c5f53b70;  1 drivers
v0x55d0c5b4a510_0 .net "b", 3 0, L_0x55d0c5f53c60;  1 drivers
v0x55d0c5b4a5f0_0 .net "ca", 3 0, L_0x55d0c5f53a00;  1 drivers
v0x55d0c5b4a6b0_0 .net "cin", 3 0, L_0x55d0c5f53d50;  1 drivers
v0x55d0c5b4a790_0 .net "sum", 3 0, L_0x55d0c5f53960;  1 drivers
L_0x55d0c5f51920 .part L_0x55d0c5f53b70, 0, 1;
L_0x55d0c5f51a50 .part L_0x55d0c5f53c60, 0, 1;
L_0x55d0c5f51b80 .part L_0x55d0c5f53d50, 0, 1;
L_0x55d0c5f52190 .part L_0x55d0c5f53b70, 1, 1;
L_0x55d0c5f522c0 .part L_0x55d0c5f53c60, 1, 1;
L_0x55d0c5f523f0 .part L_0x55d0c5f53d50, 1, 1;
L_0x55d0c5f52b30 .part L_0x55d0c5f53b70, 2, 1;
L_0x55d0c5f52c60 .part L_0x55d0c5f53c60, 2, 1;
L_0x55d0c5f52de0 .part L_0x55d0c5f53d50, 2, 1;
L_0x55d0c5f533b0 .part L_0x55d0c5f53b70, 3, 1;
L_0x55d0c5f53570 .part L_0x55d0c5f53c60, 3, 1;
L_0x55d0c5f53730 .part L_0x55d0c5f53d50, 3, 1;
L_0x55d0c5f53960 .concat8 [ 1 1 1 1], L_0x55d0c5f513c0, L_0x55d0c5f51d20, L_0x55d0c5f525d0, L_0x55d0c5f52f80;
L_0x55d0c5f53a00 .concat8 [ 1 1 1 1], L_0x55d0c5f51810, L_0x55d0c5f52080, L_0x55d0c5f52a20, L_0x55d0c5f532a0;
S_0x55d0c5b476c0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b47450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f50f60 .functor XOR 1, L_0x55d0c5f51920, L_0x55d0c5f51a50, C4<0>, C4<0>;
L_0x55d0c5f513c0 .functor XOR 1, L_0x55d0c5f50f60, L_0x55d0c5f51b80, C4<0>, C4<0>;
L_0x55d0c5f51480 .functor AND 1, L_0x55d0c5f51920, L_0x55d0c5f51a50, C4<1>, C4<1>;
L_0x55d0c5f51590 .functor AND 1, L_0x55d0c5f51920, L_0x55d0c5f51b80, C4<1>, C4<1>;
L_0x55d0c5f51650 .functor AND 1, L_0x55d0c5f51a50, L_0x55d0c5f51b80, C4<1>, C4<1>;
L_0x55d0c5f516c0 .functor OR 1, L_0x55d0c5f51480, L_0x55d0c5f51590, C4<0>, C4<0>;
L_0x55d0c5f51810 .functor OR 1, L_0x55d0c5f51650, L_0x55d0c5f516c0, C4<0>, C4<0>;
v0x55d0c5b47940_0 .net "a", 0 0, L_0x55d0c5f51920;  1 drivers
v0x55d0c5b47a20_0 .net "b", 0 0, L_0x55d0c5f51a50;  1 drivers
v0x55d0c5b47ae0_0 .net "ca", 0 0, L_0x55d0c5f51810;  1 drivers
v0x55d0c5b47bb0_0 .net "cin", 0 0, L_0x55d0c5f51b80;  1 drivers
v0x55d0c5b47c70_0 .net "sum", 0 0, L_0x55d0c5f513c0;  1 drivers
v0x55d0c5b47d80_0 .net "w1", 0 0, L_0x55d0c5f50f60;  1 drivers
v0x55d0c5b47e40_0 .net "w2", 0 0, L_0x55d0c5f51480;  1 drivers
v0x55d0c5b47f00_0 .net "w3", 0 0, L_0x55d0c5f51590;  1 drivers
v0x55d0c5b47fc0_0 .net "w4", 0 0, L_0x55d0c5f51650;  1 drivers
v0x55d0c5b48110_0 .net "w5", 0 0, L_0x55d0c5f516c0;  1 drivers
S_0x55d0c5b48270 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b47450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f51cb0 .functor XOR 1, L_0x55d0c5f52190, L_0x55d0c5f522c0, C4<0>, C4<0>;
L_0x55d0c5f51d20 .functor XOR 1, L_0x55d0c5f51cb0, L_0x55d0c5f523f0, C4<0>, C4<0>;
L_0x55d0c5f51d90 .functor AND 1, L_0x55d0c5f52190, L_0x55d0c5f522c0, C4<1>, C4<1>;
L_0x55d0c5f51e00 .functor AND 1, L_0x55d0c5f52190, L_0x55d0c5f523f0, C4<1>, C4<1>;
L_0x55d0c5f51ec0 .functor AND 1, L_0x55d0c5f522c0, L_0x55d0c5f523f0, C4<1>, C4<1>;
L_0x55d0c5f51f30 .functor OR 1, L_0x55d0c5f51d90, L_0x55d0c5f51e00, C4<0>, C4<0>;
L_0x55d0c5f52080 .functor OR 1, L_0x55d0c5f51ec0, L_0x55d0c5f51f30, C4<0>, C4<0>;
v0x55d0c5b48490_0 .net "a", 0 0, L_0x55d0c5f52190;  1 drivers
v0x55d0c5b48550_0 .net "b", 0 0, L_0x55d0c5f522c0;  1 drivers
v0x55d0c5b48610_0 .net "ca", 0 0, L_0x55d0c5f52080;  1 drivers
v0x55d0c5b486e0_0 .net "cin", 0 0, L_0x55d0c5f523f0;  1 drivers
v0x55d0c5b487a0_0 .net "sum", 0 0, L_0x55d0c5f51d20;  1 drivers
v0x55d0c5b488b0_0 .net "w1", 0 0, L_0x55d0c5f51cb0;  1 drivers
v0x55d0c5b48970_0 .net "w2", 0 0, L_0x55d0c5f51d90;  1 drivers
v0x55d0c5b48a30_0 .net "w3", 0 0, L_0x55d0c5f51e00;  1 drivers
v0x55d0c5b48af0_0 .net "w4", 0 0, L_0x55d0c5f51ec0;  1 drivers
v0x55d0c5b48c40_0 .net "w5", 0 0, L_0x55d0c5f51f30;  1 drivers
S_0x55d0c5b48da0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b47450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f52560 .functor XOR 1, L_0x55d0c5f52b30, L_0x55d0c5f52c60, C4<0>, C4<0>;
L_0x55d0c5f525d0 .functor XOR 1, L_0x55d0c5f52560, L_0x55d0c5f52de0, C4<0>, C4<0>;
L_0x55d0c5f52690 .functor AND 1, L_0x55d0c5f52b30, L_0x55d0c5f52c60, C4<1>, C4<1>;
L_0x55d0c5f527a0 .functor AND 1, L_0x55d0c5f52b30, L_0x55d0c5f52de0, C4<1>, C4<1>;
L_0x55d0c5f52860 .functor AND 1, L_0x55d0c5f52c60, L_0x55d0c5f52de0, C4<1>, C4<1>;
L_0x55d0c5f528d0 .functor OR 1, L_0x55d0c5f52690, L_0x55d0c5f527a0, C4<0>, C4<0>;
L_0x55d0c5f52a20 .functor OR 1, L_0x55d0c5f52860, L_0x55d0c5f528d0, C4<0>, C4<0>;
v0x55d0c5b48fd0_0 .net "a", 0 0, L_0x55d0c5f52b30;  1 drivers
v0x55d0c5b49090_0 .net "b", 0 0, L_0x55d0c5f52c60;  1 drivers
v0x55d0c5b49150_0 .net "ca", 0 0, L_0x55d0c5f52a20;  1 drivers
v0x55d0c5b49220_0 .net "cin", 0 0, L_0x55d0c5f52de0;  1 drivers
v0x55d0c5b492e0_0 .net "sum", 0 0, L_0x55d0c5f525d0;  1 drivers
v0x55d0c5b493f0_0 .net "w1", 0 0, L_0x55d0c5f52560;  1 drivers
v0x55d0c5b494b0_0 .net "w2", 0 0, L_0x55d0c5f52690;  1 drivers
v0x55d0c5b49570_0 .net "w3", 0 0, L_0x55d0c5f527a0;  1 drivers
v0x55d0c5b49630_0 .net "w4", 0 0, L_0x55d0c5f52860;  1 drivers
v0x55d0c5b49780_0 .net "w5", 0 0, L_0x55d0c5f528d0;  1 drivers
S_0x55d0c5b498e0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b47450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f52f10 .functor XOR 1, L_0x55d0c5f533b0, L_0x55d0c5f53570, C4<0>, C4<0>;
L_0x55d0c5f52f80 .functor XOR 1, L_0x55d0c5f52f10, L_0x55d0c5f53730, C4<0>, C4<0>;
L_0x55d0c5f52ff0 .functor AND 1, L_0x55d0c5f533b0, L_0x55d0c5f53570, C4<1>, C4<1>;
L_0x55d0c5f53060 .functor AND 1, L_0x55d0c5f533b0, L_0x55d0c5f53730, C4<1>, C4<1>;
L_0x55d0c5f53120 .functor AND 1, L_0x55d0c5f53570, L_0x55d0c5f53730, C4<1>, C4<1>;
L_0x55d0c5f53190 .functor OR 1, L_0x55d0c5f52ff0, L_0x55d0c5f53060, C4<0>, C4<0>;
L_0x55d0c5f532a0 .functor OR 1, L_0x55d0c5f53120, L_0x55d0c5f53190, C4<0>, C4<0>;
v0x55d0c5b49ae0_0 .net "a", 0 0, L_0x55d0c5f533b0;  1 drivers
v0x55d0c5b49bc0_0 .net "b", 0 0, L_0x55d0c5f53570;  1 drivers
v0x55d0c5b49c80_0 .net "ca", 0 0, L_0x55d0c5f532a0;  1 drivers
v0x55d0c5b49d50_0 .net "cin", 0 0, L_0x55d0c5f53730;  1 drivers
v0x55d0c5b49e10_0 .net "sum", 0 0, L_0x55d0c5f52f80;  1 drivers
v0x55d0c5b49f20_0 .net "w1", 0 0, L_0x55d0c5f52f10;  1 drivers
v0x55d0c5b49fe0_0 .net "w2", 0 0, L_0x55d0c5f52ff0;  1 drivers
v0x55d0c5b4a0a0_0 .net "w3", 0 0, L_0x55d0c5f53060;  1 drivers
v0x55d0c5b4a160_0 .net "w4", 0 0, L_0x55d0c5f53120;  1 drivers
v0x55d0c5b4a2b0_0 .net "w5", 0 0, L_0x55d0c5f53190;  1 drivers
S_0x55d0c5b4ae60 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5b43a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b51a80_0 .net "a", 7 0, L_0x55d0c5f59820;  1 drivers
v0x55d0c5b51b80_0 .net "b", 7 0, L_0x55d0c5f59910;  1 drivers
v0x55d0c5b51c60_0 .net "ca", 7 0, L_0x55d0c5f59690;  1 drivers
v0x55d0c5b51d20_0 .net "cin", 7 0, L_0x55d0c5f59a00;  1 drivers
v0x55d0c5b51e00_0 .net "sum", 7 0, L_0x55d0c5f59550;  1 drivers
L_0x55d0c5f569f0 .part L_0x55d0c5f59820, 0, 4;
L_0x55d0c5f56a90 .part L_0x55d0c5f59910, 0, 4;
L_0x55d0c5f56b30 .part L_0x55d0c5f59a00, 0, 4;
L_0x55d0c5f59280 .part L_0x55d0c5f59820, 4, 4;
L_0x55d0c5f59370 .part L_0x55d0c5f59910, 4, 4;
L_0x55d0c5f59460 .part L_0x55d0c5f59a00, 4, 4;
L_0x55d0c5f59550 .concat8 [ 4 4 0 0], L_0x55d0c5f567e0, L_0x55d0c5f59070;
L_0x55d0c5f59690 .concat8 [ 4 4 0 0], L_0x55d0c5f56880, L_0x55d0c5f59110;
S_0x55d0c5b4b0d0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b4ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b4e0c0_0 .net "a", 3 0, L_0x55d0c5f569f0;  1 drivers
v0x55d0c5b4e1c0_0 .net "b", 3 0, L_0x55d0c5f56a90;  1 drivers
v0x55d0c5b4e2a0_0 .net "ca", 3 0, L_0x55d0c5f56880;  1 drivers
v0x55d0c5b4e360_0 .net "cin", 3 0, L_0x55d0c5f56b30;  1 drivers
v0x55d0c5b4e440_0 .net "sum", 3 0, L_0x55d0c5f567e0;  1 drivers
L_0x55d0c5f54800 .part L_0x55d0c5f569f0, 0, 1;
L_0x55d0c5f54930 .part L_0x55d0c5f56a90, 0, 1;
L_0x55d0c5f54a60 .part L_0x55d0c5f56b30, 0, 1;
L_0x55d0c5f55030 .part L_0x55d0c5f569f0, 1, 1;
L_0x55d0c5f55160 .part L_0x55d0c5f56a90, 1, 1;
L_0x55d0c5f55290 .part L_0x55d0c5f56b30, 1, 1;
L_0x55d0c5f55950 .part L_0x55d0c5f569f0, 2, 1;
L_0x55d0c5f55a80 .part L_0x55d0c5f56a90, 2, 1;
L_0x55d0c5f55c00 .part L_0x55d0c5f56b30, 2, 1;
L_0x55d0c5f561d0 .part L_0x55d0c5f569f0, 3, 1;
L_0x55d0c5f563f0 .part L_0x55d0c5f56a90, 3, 1;
L_0x55d0c5f565b0 .part L_0x55d0c5f56b30, 3, 1;
L_0x55d0c5f567e0 .concat8 [ 1 1 1 1], L_0x55d0c5f542e0, L_0x55d0c5f54c00, L_0x55d0c5f55430, L_0x55d0c5f55da0;
L_0x55d0c5f56880 .concat8 [ 1 1 1 1], L_0x55d0c5f546f0, L_0x55d0c5f54f20, L_0x55d0c5f55840, L_0x55d0c5f560c0;
S_0x55d0c5b4b350 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b4b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f538f0 .functor XOR 1, L_0x55d0c5f54800, L_0x55d0c5f54930, C4<0>, C4<0>;
L_0x55d0c5f542e0 .functor XOR 1, L_0x55d0c5f538f0, L_0x55d0c5f54a60, C4<0>, C4<0>;
L_0x55d0c5f543a0 .functor AND 1, L_0x55d0c5f54800, L_0x55d0c5f54930, C4<1>, C4<1>;
L_0x55d0c5f544b0 .functor AND 1, L_0x55d0c5f54800, L_0x55d0c5f54a60, C4<1>, C4<1>;
L_0x55d0c5f54570 .functor AND 1, L_0x55d0c5f54930, L_0x55d0c5f54a60, C4<1>, C4<1>;
L_0x55d0c5f545e0 .functor OR 1, L_0x55d0c5f543a0, L_0x55d0c5f544b0, C4<0>, C4<0>;
L_0x55d0c5f546f0 .functor OR 1, L_0x55d0c5f54570, L_0x55d0c5f545e0, C4<0>, C4<0>;
v0x55d0c5b4b5f0_0 .net "a", 0 0, L_0x55d0c5f54800;  1 drivers
v0x55d0c5b4b6d0_0 .net "b", 0 0, L_0x55d0c5f54930;  1 drivers
v0x55d0c5b4b790_0 .net "ca", 0 0, L_0x55d0c5f546f0;  1 drivers
v0x55d0c5b4b860_0 .net "cin", 0 0, L_0x55d0c5f54a60;  1 drivers
v0x55d0c5b4b920_0 .net "sum", 0 0, L_0x55d0c5f542e0;  1 drivers
v0x55d0c5b4ba30_0 .net "w1", 0 0, L_0x55d0c5f538f0;  1 drivers
v0x55d0c5b4baf0_0 .net "w2", 0 0, L_0x55d0c5f543a0;  1 drivers
v0x55d0c5b4bbb0_0 .net "w3", 0 0, L_0x55d0c5f544b0;  1 drivers
v0x55d0c5b4bc70_0 .net "w4", 0 0, L_0x55d0c5f54570;  1 drivers
v0x55d0c5b4bdc0_0 .net "w5", 0 0, L_0x55d0c5f545e0;  1 drivers
S_0x55d0c5b4bf20 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b4b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f54b90 .functor XOR 1, L_0x55d0c5f55030, L_0x55d0c5f55160, C4<0>, C4<0>;
L_0x55d0c5f54c00 .functor XOR 1, L_0x55d0c5f54b90, L_0x55d0c5f55290, C4<0>, C4<0>;
L_0x55d0c5f54c70 .functor AND 1, L_0x55d0c5f55030, L_0x55d0c5f55160, C4<1>, C4<1>;
L_0x55d0c5f54ce0 .functor AND 1, L_0x55d0c5f55030, L_0x55d0c5f55290, C4<1>, C4<1>;
L_0x55d0c5f54da0 .functor AND 1, L_0x55d0c5f55160, L_0x55d0c5f55290, C4<1>, C4<1>;
L_0x55d0c5f54e10 .functor OR 1, L_0x55d0c5f54c70, L_0x55d0c5f54ce0, C4<0>, C4<0>;
L_0x55d0c5f54f20 .functor OR 1, L_0x55d0c5f54da0, L_0x55d0c5f54e10, C4<0>, C4<0>;
v0x55d0c5b4c140_0 .net "a", 0 0, L_0x55d0c5f55030;  1 drivers
v0x55d0c5b4c200_0 .net "b", 0 0, L_0x55d0c5f55160;  1 drivers
v0x55d0c5b4c2c0_0 .net "ca", 0 0, L_0x55d0c5f54f20;  1 drivers
v0x55d0c5b4c390_0 .net "cin", 0 0, L_0x55d0c5f55290;  1 drivers
v0x55d0c5b4c450_0 .net "sum", 0 0, L_0x55d0c5f54c00;  1 drivers
v0x55d0c5b4c560_0 .net "w1", 0 0, L_0x55d0c5f54b90;  1 drivers
v0x55d0c5b4c620_0 .net "w2", 0 0, L_0x55d0c5f54c70;  1 drivers
v0x55d0c5b4c6e0_0 .net "w3", 0 0, L_0x55d0c5f54ce0;  1 drivers
v0x55d0c5b4c7a0_0 .net "w4", 0 0, L_0x55d0c5f54da0;  1 drivers
v0x55d0c5b4c8f0_0 .net "w5", 0 0, L_0x55d0c5f54e10;  1 drivers
S_0x55d0c5b4ca50 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b4b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f553c0 .functor XOR 1, L_0x55d0c5f55950, L_0x55d0c5f55a80, C4<0>, C4<0>;
L_0x55d0c5f55430 .functor XOR 1, L_0x55d0c5f553c0, L_0x55d0c5f55c00, C4<0>, C4<0>;
L_0x55d0c5f554f0 .functor AND 1, L_0x55d0c5f55950, L_0x55d0c5f55a80, C4<1>, C4<1>;
L_0x55d0c5f55600 .functor AND 1, L_0x55d0c5f55950, L_0x55d0c5f55c00, C4<1>, C4<1>;
L_0x55d0c5f556c0 .functor AND 1, L_0x55d0c5f55a80, L_0x55d0c5f55c00, C4<1>, C4<1>;
L_0x55d0c5f55730 .functor OR 1, L_0x55d0c5f554f0, L_0x55d0c5f55600, C4<0>, C4<0>;
L_0x55d0c5f55840 .functor OR 1, L_0x55d0c5f556c0, L_0x55d0c5f55730, C4<0>, C4<0>;
v0x55d0c5b4cc80_0 .net "a", 0 0, L_0x55d0c5f55950;  1 drivers
v0x55d0c5b4cd40_0 .net "b", 0 0, L_0x55d0c5f55a80;  1 drivers
v0x55d0c5b4ce00_0 .net "ca", 0 0, L_0x55d0c5f55840;  1 drivers
v0x55d0c5b4ced0_0 .net "cin", 0 0, L_0x55d0c5f55c00;  1 drivers
v0x55d0c5b4cf90_0 .net "sum", 0 0, L_0x55d0c5f55430;  1 drivers
v0x55d0c5b4d0a0_0 .net "w1", 0 0, L_0x55d0c5f553c0;  1 drivers
v0x55d0c5b4d160_0 .net "w2", 0 0, L_0x55d0c5f554f0;  1 drivers
v0x55d0c5b4d220_0 .net "w3", 0 0, L_0x55d0c5f55600;  1 drivers
v0x55d0c5b4d2e0_0 .net "w4", 0 0, L_0x55d0c5f556c0;  1 drivers
v0x55d0c5b4d430_0 .net "w5", 0 0, L_0x55d0c5f55730;  1 drivers
S_0x55d0c5b4d590 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b4b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f55d30 .functor XOR 1, L_0x55d0c5f561d0, L_0x55d0c5f563f0, C4<0>, C4<0>;
L_0x55d0c5f55da0 .functor XOR 1, L_0x55d0c5f55d30, L_0x55d0c5f565b0, C4<0>, C4<0>;
L_0x55d0c5f55e10 .functor AND 1, L_0x55d0c5f561d0, L_0x55d0c5f563f0, C4<1>, C4<1>;
L_0x55d0c5f55e80 .functor AND 1, L_0x55d0c5f561d0, L_0x55d0c5f565b0, C4<1>, C4<1>;
L_0x55d0c5f55f40 .functor AND 1, L_0x55d0c5f563f0, L_0x55d0c5f565b0, C4<1>, C4<1>;
L_0x55d0c5f55fb0 .functor OR 1, L_0x55d0c5f55e10, L_0x55d0c5f55e80, C4<0>, C4<0>;
L_0x55d0c5f560c0 .functor OR 1, L_0x55d0c5f55f40, L_0x55d0c5f55fb0, C4<0>, C4<0>;
v0x55d0c5b4d790_0 .net "a", 0 0, L_0x55d0c5f561d0;  1 drivers
v0x55d0c5b4d870_0 .net "b", 0 0, L_0x55d0c5f563f0;  1 drivers
v0x55d0c5b4d930_0 .net "ca", 0 0, L_0x55d0c5f560c0;  1 drivers
v0x55d0c5b4da00_0 .net "cin", 0 0, L_0x55d0c5f565b0;  1 drivers
v0x55d0c5b4dac0_0 .net "sum", 0 0, L_0x55d0c5f55da0;  1 drivers
v0x55d0c5b4dbd0_0 .net "w1", 0 0, L_0x55d0c5f55d30;  1 drivers
v0x55d0c5b4dc90_0 .net "w2", 0 0, L_0x55d0c5f55e10;  1 drivers
v0x55d0c5b4dd50_0 .net "w3", 0 0, L_0x55d0c5f55e80;  1 drivers
v0x55d0c5b4de10_0 .net "w4", 0 0, L_0x55d0c5f55f40;  1 drivers
v0x55d0c5b4df60_0 .net "w5", 0 0, L_0x55d0c5f55fb0;  1 drivers
S_0x55d0c5b4e5c0 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b4ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b51580_0 .net "a", 3 0, L_0x55d0c5f59280;  1 drivers
v0x55d0c5b51680_0 .net "b", 3 0, L_0x55d0c5f59370;  1 drivers
v0x55d0c5b51760_0 .net "ca", 3 0, L_0x55d0c5f59110;  1 drivers
v0x55d0c5b51820_0 .net "cin", 3 0, L_0x55d0c5f59460;  1 drivers
v0x55d0c5b51900_0 .net "sum", 3 0, L_0x55d0c5f59070;  1 drivers
L_0x55d0c5f570f0 .part L_0x55d0c5f59280, 0, 1;
L_0x55d0c5f57220 .part L_0x55d0c5f59370, 0, 1;
L_0x55d0c5f57350 .part L_0x55d0c5f59460, 0, 1;
L_0x55d0c5f57920 .part L_0x55d0c5f59280, 1, 1;
L_0x55d0c5f57a50 .part L_0x55d0c5f59370, 1, 1;
L_0x55d0c5f57b80 .part L_0x55d0c5f59460, 1, 1;
L_0x55d0c5f58240 .part L_0x55d0c5f59280, 2, 1;
L_0x55d0c5f58370 .part L_0x55d0c5f59370, 2, 1;
L_0x55d0c5f584f0 .part L_0x55d0c5f59460, 2, 1;
L_0x55d0c5f58ac0 .part L_0x55d0c5f59280, 3, 1;
L_0x55d0c5f58c80 .part L_0x55d0c5f59370, 3, 1;
L_0x55d0c5f58e40 .part L_0x55d0c5f59460, 3, 1;
L_0x55d0c5f59070 .concat8 [ 1 1 1 1], L_0x55d0c5f56bd0, L_0x55d0c5f574f0, L_0x55d0c5f57d20, L_0x55d0c5f58690;
L_0x55d0c5f59110 .concat8 [ 1 1 1 1], L_0x55d0c5f56fe0, L_0x55d0c5f57810, L_0x55d0c5f58130, L_0x55d0c5f589b0;
S_0x55d0c5b4e830 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b4e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f56770 .functor XOR 1, L_0x55d0c5f570f0, L_0x55d0c5f57220, C4<0>, C4<0>;
L_0x55d0c5f56bd0 .functor XOR 1, L_0x55d0c5f56770, L_0x55d0c5f57350, C4<0>, C4<0>;
L_0x55d0c5f56c90 .functor AND 1, L_0x55d0c5f570f0, L_0x55d0c5f57220, C4<1>, C4<1>;
L_0x55d0c5f56da0 .functor AND 1, L_0x55d0c5f570f0, L_0x55d0c5f57350, C4<1>, C4<1>;
L_0x55d0c5f56e60 .functor AND 1, L_0x55d0c5f57220, L_0x55d0c5f57350, C4<1>, C4<1>;
L_0x55d0c5f56ed0 .functor OR 1, L_0x55d0c5f56c90, L_0x55d0c5f56da0, C4<0>, C4<0>;
L_0x55d0c5f56fe0 .functor OR 1, L_0x55d0c5f56e60, L_0x55d0c5f56ed0, C4<0>, C4<0>;
v0x55d0c5b4eab0_0 .net "a", 0 0, L_0x55d0c5f570f0;  1 drivers
v0x55d0c5b4eb90_0 .net "b", 0 0, L_0x55d0c5f57220;  1 drivers
v0x55d0c5b4ec50_0 .net "ca", 0 0, L_0x55d0c5f56fe0;  1 drivers
v0x55d0c5b4ed20_0 .net "cin", 0 0, L_0x55d0c5f57350;  1 drivers
v0x55d0c5b4ede0_0 .net "sum", 0 0, L_0x55d0c5f56bd0;  1 drivers
v0x55d0c5b4eef0_0 .net "w1", 0 0, L_0x55d0c5f56770;  1 drivers
v0x55d0c5b4efb0_0 .net "w2", 0 0, L_0x55d0c5f56c90;  1 drivers
v0x55d0c5b4f070_0 .net "w3", 0 0, L_0x55d0c5f56da0;  1 drivers
v0x55d0c5b4f130_0 .net "w4", 0 0, L_0x55d0c5f56e60;  1 drivers
v0x55d0c5b4f280_0 .net "w5", 0 0, L_0x55d0c5f56ed0;  1 drivers
S_0x55d0c5b4f3e0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b4e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f57480 .functor XOR 1, L_0x55d0c5f57920, L_0x55d0c5f57a50, C4<0>, C4<0>;
L_0x55d0c5f574f0 .functor XOR 1, L_0x55d0c5f57480, L_0x55d0c5f57b80, C4<0>, C4<0>;
L_0x55d0c5f57560 .functor AND 1, L_0x55d0c5f57920, L_0x55d0c5f57a50, C4<1>, C4<1>;
L_0x55d0c5f575d0 .functor AND 1, L_0x55d0c5f57920, L_0x55d0c5f57b80, C4<1>, C4<1>;
L_0x55d0c5f57690 .functor AND 1, L_0x55d0c5f57a50, L_0x55d0c5f57b80, C4<1>, C4<1>;
L_0x55d0c5f57700 .functor OR 1, L_0x55d0c5f57560, L_0x55d0c5f575d0, C4<0>, C4<0>;
L_0x55d0c5f57810 .functor OR 1, L_0x55d0c5f57690, L_0x55d0c5f57700, C4<0>, C4<0>;
v0x55d0c5b4f600_0 .net "a", 0 0, L_0x55d0c5f57920;  1 drivers
v0x55d0c5b4f6c0_0 .net "b", 0 0, L_0x55d0c5f57a50;  1 drivers
v0x55d0c5b4f780_0 .net "ca", 0 0, L_0x55d0c5f57810;  1 drivers
v0x55d0c5b4f850_0 .net "cin", 0 0, L_0x55d0c5f57b80;  1 drivers
v0x55d0c5b4f910_0 .net "sum", 0 0, L_0x55d0c5f574f0;  1 drivers
v0x55d0c5b4fa20_0 .net "w1", 0 0, L_0x55d0c5f57480;  1 drivers
v0x55d0c5b4fae0_0 .net "w2", 0 0, L_0x55d0c5f57560;  1 drivers
v0x55d0c5b4fba0_0 .net "w3", 0 0, L_0x55d0c5f575d0;  1 drivers
v0x55d0c5b4fc60_0 .net "w4", 0 0, L_0x55d0c5f57690;  1 drivers
v0x55d0c5b4fdb0_0 .net "w5", 0 0, L_0x55d0c5f57700;  1 drivers
S_0x55d0c5b4ff10 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b4e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f57cb0 .functor XOR 1, L_0x55d0c5f58240, L_0x55d0c5f58370, C4<0>, C4<0>;
L_0x55d0c5f57d20 .functor XOR 1, L_0x55d0c5f57cb0, L_0x55d0c5f584f0, C4<0>, C4<0>;
L_0x55d0c5f57de0 .functor AND 1, L_0x55d0c5f58240, L_0x55d0c5f58370, C4<1>, C4<1>;
L_0x55d0c5f57ef0 .functor AND 1, L_0x55d0c5f58240, L_0x55d0c5f584f0, C4<1>, C4<1>;
L_0x55d0c5f57fb0 .functor AND 1, L_0x55d0c5f58370, L_0x55d0c5f584f0, C4<1>, C4<1>;
L_0x55d0c5f58020 .functor OR 1, L_0x55d0c5f57de0, L_0x55d0c5f57ef0, C4<0>, C4<0>;
L_0x55d0c5f58130 .functor OR 1, L_0x55d0c5f57fb0, L_0x55d0c5f58020, C4<0>, C4<0>;
v0x55d0c5b50140_0 .net "a", 0 0, L_0x55d0c5f58240;  1 drivers
v0x55d0c5b50200_0 .net "b", 0 0, L_0x55d0c5f58370;  1 drivers
v0x55d0c5b502c0_0 .net "ca", 0 0, L_0x55d0c5f58130;  1 drivers
v0x55d0c5b50390_0 .net "cin", 0 0, L_0x55d0c5f584f0;  1 drivers
v0x55d0c5b50450_0 .net "sum", 0 0, L_0x55d0c5f57d20;  1 drivers
v0x55d0c5b50560_0 .net "w1", 0 0, L_0x55d0c5f57cb0;  1 drivers
v0x55d0c5b50620_0 .net "w2", 0 0, L_0x55d0c5f57de0;  1 drivers
v0x55d0c5b506e0_0 .net "w3", 0 0, L_0x55d0c5f57ef0;  1 drivers
v0x55d0c5b507a0_0 .net "w4", 0 0, L_0x55d0c5f57fb0;  1 drivers
v0x55d0c5b508f0_0 .net "w5", 0 0, L_0x55d0c5f58020;  1 drivers
S_0x55d0c5b50a50 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b4e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f58620 .functor XOR 1, L_0x55d0c5f58ac0, L_0x55d0c5f58c80, C4<0>, C4<0>;
L_0x55d0c5f58690 .functor XOR 1, L_0x55d0c5f58620, L_0x55d0c5f58e40, C4<0>, C4<0>;
L_0x55d0c5f58700 .functor AND 1, L_0x55d0c5f58ac0, L_0x55d0c5f58c80, C4<1>, C4<1>;
L_0x55d0c5f58770 .functor AND 1, L_0x55d0c5f58ac0, L_0x55d0c5f58e40, C4<1>, C4<1>;
L_0x55d0c5f58830 .functor AND 1, L_0x55d0c5f58c80, L_0x55d0c5f58e40, C4<1>, C4<1>;
L_0x55d0c5f588a0 .functor OR 1, L_0x55d0c5f58700, L_0x55d0c5f58770, C4<0>, C4<0>;
L_0x55d0c5f589b0 .functor OR 1, L_0x55d0c5f58830, L_0x55d0c5f588a0, C4<0>, C4<0>;
v0x55d0c5b50c50_0 .net "a", 0 0, L_0x55d0c5f58ac0;  1 drivers
v0x55d0c5b50d30_0 .net "b", 0 0, L_0x55d0c5f58c80;  1 drivers
v0x55d0c5b50df0_0 .net "ca", 0 0, L_0x55d0c5f589b0;  1 drivers
v0x55d0c5b50ec0_0 .net "cin", 0 0, L_0x55d0c5f58e40;  1 drivers
v0x55d0c5b50f80_0 .net "sum", 0 0, L_0x55d0c5f58690;  1 drivers
v0x55d0c5b51090_0 .net "w1", 0 0, L_0x55d0c5f58620;  1 drivers
v0x55d0c5b51150_0 .net "w2", 0 0, L_0x55d0c5f58700;  1 drivers
v0x55d0c5b51210_0 .net "w3", 0 0, L_0x55d0c5f58770;  1 drivers
v0x55d0c5b512d0_0 .net "w4", 0 0, L_0x55d0c5f58830;  1 drivers
v0x55d0c5b51420_0 .net "w5", 0 0, L_0x55d0c5f588a0;  1 drivers
S_0x55d0c5b52520 .scope module, "FB_1" "sixteenBA" 6 12, 7 3 0, S_0x55d0c5b437b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d0c5b60aa0_0 .net "a", 15 0, L_0x55d0c5f65160;  1 drivers
v0x55d0c5b60ba0_0 .net "b", 15 0, L_0x55d0c5f65250;  1 drivers
v0x55d0c5b60c80_0 .net "ca", 15 0, L_0x55d0c5f64fd0;  1 drivers
v0x55d0c5b60d40_0 .net "cin", 15 0, L_0x55d0c5f65340;  1 drivers
v0x55d0c5b60e20_0 .net "sum", 15 0, L_0x55d0c5f64e90;  1 drivers
L_0x55d0c5f5f480 .part L_0x55d0c5f65160, 0, 8;
L_0x55d0c5f5f520 .part L_0x55d0c5f65250, 0, 8;
L_0x55d0c5f5f5c0 .part L_0x55d0c5f65340, 0, 8;
L_0x55d0c5f64bc0 .part L_0x55d0c5f65160, 8, 8;
L_0x55d0c5f64cb0 .part L_0x55d0c5f65250, 8, 8;
L_0x55d0c5f64da0 .part L_0x55d0c5f65340, 8, 8;
L_0x55d0c5f64e90 .concat8 [ 8 8 0 0], L_0x55d0c5f5f1b0, L_0x55d0c5f648f0;
L_0x55d0c5f64fd0 .concat8 [ 8 8 0 0], L_0x55d0c5f5f2f0, L_0x55d0c5f64a30;
S_0x55d0c5b52790 .scope module, "FB_0" "eightBA" 7 11, 8 3 0, S_0x55d0c5b52520;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b593e0_0 .net "a", 7 0, L_0x55d0c5f5f480;  1 drivers
v0x55d0c5b594e0_0 .net "b", 7 0, L_0x55d0c5f5f520;  1 drivers
v0x55d0c5b595c0_0 .net "ca", 7 0, L_0x55d0c5f5f2f0;  1 drivers
v0x55d0c5b59680_0 .net "cin", 7 0, L_0x55d0c5f5f5c0;  1 drivers
v0x55d0c5b59760_0 .net "sum", 7 0, L_0x55d0c5f5f1b0;  1 drivers
L_0x55d0c5f5c650 .part L_0x55d0c5f5f480, 0, 4;
L_0x55d0c5f5c6f0 .part L_0x55d0c5f5f520, 0, 4;
L_0x55d0c5f5c790 .part L_0x55d0c5f5f5c0, 0, 4;
L_0x55d0c5f5eee0 .part L_0x55d0c5f5f480, 4, 4;
L_0x55d0c5f5efd0 .part L_0x55d0c5f5f520, 4, 4;
L_0x55d0c5f5f0c0 .part L_0x55d0c5f5f5c0, 4, 4;
L_0x55d0c5f5f1b0 .concat8 [ 4 4 0 0], L_0x55d0c5f5c440, L_0x55d0c5f5ecd0;
L_0x55d0c5f5f2f0 .concat8 [ 4 4 0 0], L_0x55d0c5f5c4e0, L_0x55d0c5f5ed70;
S_0x55d0c5b52a10 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b52790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b55a20_0 .net "a", 3 0, L_0x55d0c5f5c650;  1 drivers
v0x55d0c5b55b20_0 .net "b", 3 0, L_0x55d0c5f5c6f0;  1 drivers
v0x55d0c5b55c00_0 .net "ca", 3 0, L_0x55d0c5f5c4e0;  1 drivers
v0x55d0c5b55cc0_0 .net "cin", 3 0, L_0x55d0c5f5c790;  1 drivers
v0x55d0c5b55da0_0 .net "sum", 3 0, L_0x55d0c5f5c440;  1 drivers
L_0x55d0c5f5a4c0 .part L_0x55d0c5f5c650, 0, 1;
L_0x55d0c5f5a5f0 .part L_0x55d0c5f5c6f0, 0, 1;
L_0x55d0c5f5a720 .part L_0x55d0c5f5c790, 0, 1;
L_0x55d0c5f5acf0 .part L_0x55d0c5f5c650, 1, 1;
L_0x55d0c5f5ae20 .part L_0x55d0c5f5c6f0, 1, 1;
L_0x55d0c5f5af50 .part L_0x55d0c5f5c790, 1, 1;
L_0x55d0c5f5b610 .part L_0x55d0c5f5c650, 2, 1;
L_0x55d0c5f5b740 .part L_0x55d0c5f5c6f0, 2, 1;
L_0x55d0c5f5b8c0 .part L_0x55d0c5f5c790, 2, 1;
L_0x55d0c5f5be90 .part L_0x55d0c5f5c650, 3, 1;
L_0x55d0c5f5c050 .part L_0x55d0c5f5c6f0, 3, 1;
L_0x55d0c5f5c210 .part L_0x55d0c5f5c790, 3, 1;
L_0x55d0c5f5c440 .concat8 [ 1 1 1 1], L_0x55d0c5f59fa0, L_0x55d0c5f5a8c0, L_0x55d0c5f5b0f0, L_0x55d0c5f5ba60;
L_0x55d0c5f5c4e0 .concat8 [ 1 1 1 1], L_0x55d0c5f5a3b0, L_0x55d0c5f5abe0, L_0x55d0c5f5b500, L_0x55d0c5f5bd80;
S_0x55d0c5b52cb0 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b52a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f59000 .functor XOR 1, L_0x55d0c5f5a4c0, L_0x55d0c5f5a5f0, C4<0>, C4<0>;
L_0x55d0c5f59fa0 .functor XOR 1, L_0x55d0c5f59000, L_0x55d0c5f5a720, C4<0>, C4<0>;
L_0x55d0c5f5a060 .functor AND 1, L_0x55d0c5f5a4c0, L_0x55d0c5f5a5f0, C4<1>, C4<1>;
L_0x55d0c5f5a170 .functor AND 1, L_0x55d0c5f5a4c0, L_0x55d0c5f5a720, C4<1>, C4<1>;
L_0x55d0c5f5a230 .functor AND 1, L_0x55d0c5f5a5f0, L_0x55d0c5f5a720, C4<1>, C4<1>;
L_0x55d0c5f5a2a0 .functor OR 1, L_0x55d0c5f5a060, L_0x55d0c5f5a170, C4<0>, C4<0>;
L_0x55d0c5f5a3b0 .functor OR 1, L_0x55d0c5f5a230, L_0x55d0c5f5a2a0, C4<0>, C4<0>;
v0x55d0c5b52f50_0 .net "a", 0 0, L_0x55d0c5f5a4c0;  1 drivers
v0x55d0c5b53030_0 .net "b", 0 0, L_0x55d0c5f5a5f0;  1 drivers
v0x55d0c5b530f0_0 .net "ca", 0 0, L_0x55d0c5f5a3b0;  1 drivers
v0x55d0c5b531c0_0 .net "cin", 0 0, L_0x55d0c5f5a720;  1 drivers
v0x55d0c5b53280_0 .net "sum", 0 0, L_0x55d0c5f59fa0;  1 drivers
v0x55d0c5b53390_0 .net "w1", 0 0, L_0x55d0c5f59000;  1 drivers
v0x55d0c5b53450_0 .net "w2", 0 0, L_0x55d0c5f5a060;  1 drivers
v0x55d0c5b53510_0 .net "w3", 0 0, L_0x55d0c5f5a170;  1 drivers
v0x55d0c5b535d0_0 .net "w4", 0 0, L_0x55d0c5f5a230;  1 drivers
v0x55d0c5b53720_0 .net "w5", 0 0, L_0x55d0c5f5a2a0;  1 drivers
S_0x55d0c5b53880 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b52a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f5a850 .functor XOR 1, L_0x55d0c5f5acf0, L_0x55d0c5f5ae20, C4<0>, C4<0>;
L_0x55d0c5f5a8c0 .functor XOR 1, L_0x55d0c5f5a850, L_0x55d0c5f5af50, C4<0>, C4<0>;
L_0x55d0c5f5a930 .functor AND 1, L_0x55d0c5f5acf0, L_0x55d0c5f5ae20, C4<1>, C4<1>;
L_0x55d0c5f5a9a0 .functor AND 1, L_0x55d0c5f5acf0, L_0x55d0c5f5af50, C4<1>, C4<1>;
L_0x55d0c5f5aa60 .functor AND 1, L_0x55d0c5f5ae20, L_0x55d0c5f5af50, C4<1>, C4<1>;
L_0x55d0c5f5aad0 .functor OR 1, L_0x55d0c5f5a930, L_0x55d0c5f5a9a0, C4<0>, C4<0>;
L_0x55d0c5f5abe0 .functor OR 1, L_0x55d0c5f5aa60, L_0x55d0c5f5aad0, C4<0>, C4<0>;
v0x55d0c5b53aa0_0 .net "a", 0 0, L_0x55d0c5f5acf0;  1 drivers
v0x55d0c5b53b60_0 .net "b", 0 0, L_0x55d0c5f5ae20;  1 drivers
v0x55d0c5b53c20_0 .net "ca", 0 0, L_0x55d0c5f5abe0;  1 drivers
v0x55d0c5b53cf0_0 .net "cin", 0 0, L_0x55d0c5f5af50;  1 drivers
v0x55d0c5b53db0_0 .net "sum", 0 0, L_0x55d0c5f5a8c0;  1 drivers
v0x55d0c5b53ec0_0 .net "w1", 0 0, L_0x55d0c5f5a850;  1 drivers
v0x55d0c5b53f80_0 .net "w2", 0 0, L_0x55d0c5f5a930;  1 drivers
v0x55d0c5b54040_0 .net "w3", 0 0, L_0x55d0c5f5a9a0;  1 drivers
v0x55d0c5b54100_0 .net "w4", 0 0, L_0x55d0c5f5aa60;  1 drivers
v0x55d0c5b54250_0 .net "w5", 0 0, L_0x55d0c5f5aad0;  1 drivers
S_0x55d0c5b543b0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b52a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f5b080 .functor XOR 1, L_0x55d0c5f5b610, L_0x55d0c5f5b740, C4<0>, C4<0>;
L_0x55d0c5f5b0f0 .functor XOR 1, L_0x55d0c5f5b080, L_0x55d0c5f5b8c0, C4<0>, C4<0>;
L_0x55d0c5f5b1b0 .functor AND 1, L_0x55d0c5f5b610, L_0x55d0c5f5b740, C4<1>, C4<1>;
L_0x55d0c5f5b2c0 .functor AND 1, L_0x55d0c5f5b610, L_0x55d0c5f5b8c0, C4<1>, C4<1>;
L_0x55d0c5f5b380 .functor AND 1, L_0x55d0c5f5b740, L_0x55d0c5f5b8c0, C4<1>, C4<1>;
L_0x55d0c5f5b3f0 .functor OR 1, L_0x55d0c5f5b1b0, L_0x55d0c5f5b2c0, C4<0>, C4<0>;
L_0x55d0c5f5b500 .functor OR 1, L_0x55d0c5f5b380, L_0x55d0c5f5b3f0, C4<0>, C4<0>;
v0x55d0c5b545e0_0 .net "a", 0 0, L_0x55d0c5f5b610;  1 drivers
v0x55d0c5b546a0_0 .net "b", 0 0, L_0x55d0c5f5b740;  1 drivers
v0x55d0c5b54760_0 .net "ca", 0 0, L_0x55d0c5f5b500;  1 drivers
v0x55d0c5b54830_0 .net "cin", 0 0, L_0x55d0c5f5b8c0;  1 drivers
v0x55d0c5b548f0_0 .net "sum", 0 0, L_0x55d0c5f5b0f0;  1 drivers
v0x55d0c5b54a00_0 .net "w1", 0 0, L_0x55d0c5f5b080;  1 drivers
v0x55d0c5b54ac0_0 .net "w2", 0 0, L_0x55d0c5f5b1b0;  1 drivers
v0x55d0c5b54b80_0 .net "w3", 0 0, L_0x55d0c5f5b2c0;  1 drivers
v0x55d0c5b54c40_0 .net "w4", 0 0, L_0x55d0c5f5b380;  1 drivers
v0x55d0c5b54d90_0 .net "w5", 0 0, L_0x55d0c5f5b3f0;  1 drivers
S_0x55d0c5b54ef0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b52a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f5b9f0 .functor XOR 1, L_0x55d0c5f5be90, L_0x55d0c5f5c050, C4<0>, C4<0>;
L_0x55d0c5f5ba60 .functor XOR 1, L_0x55d0c5f5b9f0, L_0x55d0c5f5c210, C4<0>, C4<0>;
L_0x55d0c5f5bad0 .functor AND 1, L_0x55d0c5f5be90, L_0x55d0c5f5c050, C4<1>, C4<1>;
L_0x55d0c5f5bb40 .functor AND 1, L_0x55d0c5f5be90, L_0x55d0c5f5c210, C4<1>, C4<1>;
L_0x55d0c5f5bc00 .functor AND 1, L_0x55d0c5f5c050, L_0x55d0c5f5c210, C4<1>, C4<1>;
L_0x55d0c5f5bc70 .functor OR 1, L_0x55d0c5f5bad0, L_0x55d0c5f5bb40, C4<0>, C4<0>;
L_0x55d0c5f5bd80 .functor OR 1, L_0x55d0c5f5bc00, L_0x55d0c5f5bc70, C4<0>, C4<0>;
v0x55d0c5b550f0_0 .net "a", 0 0, L_0x55d0c5f5be90;  1 drivers
v0x55d0c5b551d0_0 .net "b", 0 0, L_0x55d0c5f5c050;  1 drivers
v0x55d0c5b55290_0 .net "ca", 0 0, L_0x55d0c5f5bd80;  1 drivers
v0x55d0c5b55360_0 .net "cin", 0 0, L_0x55d0c5f5c210;  1 drivers
v0x55d0c5b55420_0 .net "sum", 0 0, L_0x55d0c5f5ba60;  1 drivers
v0x55d0c5b55530_0 .net "w1", 0 0, L_0x55d0c5f5b9f0;  1 drivers
v0x55d0c5b555f0_0 .net "w2", 0 0, L_0x55d0c5f5bad0;  1 drivers
v0x55d0c5b556b0_0 .net "w3", 0 0, L_0x55d0c5f5bb40;  1 drivers
v0x55d0c5b55770_0 .net "w4", 0 0, L_0x55d0c5f5bc00;  1 drivers
v0x55d0c5b558c0_0 .net "w5", 0 0, L_0x55d0c5f5bc70;  1 drivers
S_0x55d0c5b55f20 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b52790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b58ee0_0 .net "a", 3 0, L_0x55d0c5f5eee0;  1 drivers
v0x55d0c5b58fe0_0 .net "b", 3 0, L_0x55d0c5f5efd0;  1 drivers
v0x55d0c5b590c0_0 .net "ca", 3 0, L_0x55d0c5f5ed70;  1 drivers
v0x55d0c5b59180_0 .net "cin", 3 0, L_0x55d0c5f5f0c0;  1 drivers
v0x55d0c5b59260_0 .net "sum", 3 0, L_0x55d0c5f5ecd0;  1 drivers
L_0x55d0c5f5cd50 .part L_0x55d0c5f5eee0, 0, 1;
L_0x55d0c5f5ce80 .part L_0x55d0c5f5efd0, 0, 1;
L_0x55d0c5f5cfb0 .part L_0x55d0c5f5f0c0, 0, 1;
L_0x55d0c5f5d580 .part L_0x55d0c5f5eee0, 1, 1;
L_0x55d0c5f5d6b0 .part L_0x55d0c5f5efd0, 1, 1;
L_0x55d0c5f5d7e0 .part L_0x55d0c5f5f0c0, 1, 1;
L_0x55d0c5f5dea0 .part L_0x55d0c5f5eee0, 2, 1;
L_0x55d0c5f5dfd0 .part L_0x55d0c5f5efd0, 2, 1;
L_0x55d0c5f5e150 .part L_0x55d0c5f5f0c0, 2, 1;
L_0x55d0c5f5e720 .part L_0x55d0c5f5eee0, 3, 1;
L_0x55d0c5f5e8e0 .part L_0x55d0c5f5efd0, 3, 1;
L_0x55d0c5f5eaa0 .part L_0x55d0c5f5f0c0, 3, 1;
L_0x55d0c5f5ecd0 .concat8 [ 1 1 1 1], L_0x55d0c5f5c830, L_0x55d0c5f5d150, L_0x55d0c5f5d980, L_0x55d0c5f5e2f0;
L_0x55d0c5f5ed70 .concat8 [ 1 1 1 1], L_0x55d0c5f5cc40, L_0x55d0c5f5d470, L_0x55d0c5f5dd90, L_0x55d0c5f5e610;
S_0x55d0c5b56190 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b55f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f5c3d0 .functor XOR 1, L_0x55d0c5f5cd50, L_0x55d0c5f5ce80, C4<0>, C4<0>;
L_0x55d0c5f5c830 .functor XOR 1, L_0x55d0c5f5c3d0, L_0x55d0c5f5cfb0, C4<0>, C4<0>;
L_0x55d0c5f5c8f0 .functor AND 1, L_0x55d0c5f5cd50, L_0x55d0c5f5ce80, C4<1>, C4<1>;
L_0x55d0c5f5ca00 .functor AND 1, L_0x55d0c5f5cd50, L_0x55d0c5f5cfb0, C4<1>, C4<1>;
L_0x55d0c5f5cac0 .functor AND 1, L_0x55d0c5f5ce80, L_0x55d0c5f5cfb0, C4<1>, C4<1>;
L_0x55d0c5f5cb30 .functor OR 1, L_0x55d0c5f5c8f0, L_0x55d0c5f5ca00, C4<0>, C4<0>;
L_0x55d0c5f5cc40 .functor OR 1, L_0x55d0c5f5cac0, L_0x55d0c5f5cb30, C4<0>, C4<0>;
v0x55d0c5b56410_0 .net "a", 0 0, L_0x55d0c5f5cd50;  1 drivers
v0x55d0c5b564f0_0 .net "b", 0 0, L_0x55d0c5f5ce80;  1 drivers
v0x55d0c5b565b0_0 .net "ca", 0 0, L_0x55d0c5f5cc40;  1 drivers
v0x55d0c5b56680_0 .net "cin", 0 0, L_0x55d0c5f5cfb0;  1 drivers
v0x55d0c5b56740_0 .net "sum", 0 0, L_0x55d0c5f5c830;  1 drivers
v0x55d0c5b56850_0 .net "w1", 0 0, L_0x55d0c5f5c3d0;  1 drivers
v0x55d0c5b56910_0 .net "w2", 0 0, L_0x55d0c5f5c8f0;  1 drivers
v0x55d0c5b569d0_0 .net "w3", 0 0, L_0x55d0c5f5ca00;  1 drivers
v0x55d0c5b56a90_0 .net "w4", 0 0, L_0x55d0c5f5cac0;  1 drivers
v0x55d0c5b56be0_0 .net "w5", 0 0, L_0x55d0c5f5cb30;  1 drivers
S_0x55d0c5b56d40 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b55f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f5d0e0 .functor XOR 1, L_0x55d0c5f5d580, L_0x55d0c5f5d6b0, C4<0>, C4<0>;
L_0x55d0c5f5d150 .functor XOR 1, L_0x55d0c5f5d0e0, L_0x55d0c5f5d7e0, C4<0>, C4<0>;
L_0x55d0c5f5d1c0 .functor AND 1, L_0x55d0c5f5d580, L_0x55d0c5f5d6b0, C4<1>, C4<1>;
L_0x55d0c5f5d230 .functor AND 1, L_0x55d0c5f5d580, L_0x55d0c5f5d7e0, C4<1>, C4<1>;
L_0x55d0c5f5d2f0 .functor AND 1, L_0x55d0c5f5d6b0, L_0x55d0c5f5d7e0, C4<1>, C4<1>;
L_0x55d0c5f5d360 .functor OR 1, L_0x55d0c5f5d1c0, L_0x55d0c5f5d230, C4<0>, C4<0>;
L_0x55d0c5f5d470 .functor OR 1, L_0x55d0c5f5d2f0, L_0x55d0c5f5d360, C4<0>, C4<0>;
v0x55d0c5b56f60_0 .net "a", 0 0, L_0x55d0c5f5d580;  1 drivers
v0x55d0c5b57020_0 .net "b", 0 0, L_0x55d0c5f5d6b0;  1 drivers
v0x55d0c5b570e0_0 .net "ca", 0 0, L_0x55d0c5f5d470;  1 drivers
v0x55d0c5b571b0_0 .net "cin", 0 0, L_0x55d0c5f5d7e0;  1 drivers
v0x55d0c5b57270_0 .net "sum", 0 0, L_0x55d0c5f5d150;  1 drivers
v0x55d0c5b57380_0 .net "w1", 0 0, L_0x55d0c5f5d0e0;  1 drivers
v0x55d0c5b57440_0 .net "w2", 0 0, L_0x55d0c5f5d1c0;  1 drivers
v0x55d0c5b57500_0 .net "w3", 0 0, L_0x55d0c5f5d230;  1 drivers
v0x55d0c5b575c0_0 .net "w4", 0 0, L_0x55d0c5f5d2f0;  1 drivers
v0x55d0c5b57710_0 .net "w5", 0 0, L_0x55d0c5f5d360;  1 drivers
S_0x55d0c5b57870 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b55f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f5d910 .functor XOR 1, L_0x55d0c5f5dea0, L_0x55d0c5f5dfd0, C4<0>, C4<0>;
L_0x55d0c5f5d980 .functor XOR 1, L_0x55d0c5f5d910, L_0x55d0c5f5e150, C4<0>, C4<0>;
L_0x55d0c5f5da40 .functor AND 1, L_0x55d0c5f5dea0, L_0x55d0c5f5dfd0, C4<1>, C4<1>;
L_0x55d0c5f5db50 .functor AND 1, L_0x55d0c5f5dea0, L_0x55d0c5f5e150, C4<1>, C4<1>;
L_0x55d0c5f5dc10 .functor AND 1, L_0x55d0c5f5dfd0, L_0x55d0c5f5e150, C4<1>, C4<1>;
L_0x55d0c5f5dc80 .functor OR 1, L_0x55d0c5f5da40, L_0x55d0c5f5db50, C4<0>, C4<0>;
L_0x55d0c5f5dd90 .functor OR 1, L_0x55d0c5f5dc10, L_0x55d0c5f5dc80, C4<0>, C4<0>;
v0x55d0c5b57aa0_0 .net "a", 0 0, L_0x55d0c5f5dea0;  1 drivers
v0x55d0c5b57b60_0 .net "b", 0 0, L_0x55d0c5f5dfd0;  1 drivers
v0x55d0c5b57c20_0 .net "ca", 0 0, L_0x55d0c5f5dd90;  1 drivers
v0x55d0c5b57cf0_0 .net "cin", 0 0, L_0x55d0c5f5e150;  1 drivers
v0x55d0c5b57db0_0 .net "sum", 0 0, L_0x55d0c5f5d980;  1 drivers
v0x55d0c5b57ec0_0 .net "w1", 0 0, L_0x55d0c5f5d910;  1 drivers
v0x55d0c5b57f80_0 .net "w2", 0 0, L_0x55d0c5f5da40;  1 drivers
v0x55d0c5b58040_0 .net "w3", 0 0, L_0x55d0c5f5db50;  1 drivers
v0x55d0c5b58100_0 .net "w4", 0 0, L_0x55d0c5f5dc10;  1 drivers
v0x55d0c5b58250_0 .net "w5", 0 0, L_0x55d0c5f5dc80;  1 drivers
S_0x55d0c5b583b0 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b55f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f5e280 .functor XOR 1, L_0x55d0c5f5e720, L_0x55d0c5f5e8e0, C4<0>, C4<0>;
L_0x55d0c5f5e2f0 .functor XOR 1, L_0x55d0c5f5e280, L_0x55d0c5f5eaa0, C4<0>, C4<0>;
L_0x55d0c5f5e360 .functor AND 1, L_0x55d0c5f5e720, L_0x55d0c5f5e8e0, C4<1>, C4<1>;
L_0x55d0c5f5e3d0 .functor AND 1, L_0x55d0c5f5e720, L_0x55d0c5f5eaa0, C4<1>, C4<1>;
L_0x55d0c5f5e490 .functor AND 1, L_0x55d0c5f5e8e0, L_0x55d0c5f5eaa0, C4<1>, C4<1>;
L_0x55d0c5f5e500 .functor OR 1, L_0x55d0c5f5e360, L_0x55d0c5f5e3d0, C4<0>, C4<0>;
L_0x55d0c5f5e610 .functor OR 1, L_0x55d0c5f5e490, L_0x55d0c5f5e500, C4<0>, C4<0>;
v0x55d0c5b585b0_0 .net "a", 0 0, L_0x55d0c5f5e720;  1 drivers
v0x55d0c5b58690_0 .net "b", 0 0, L_0x55d0c5f5e8e0;  1 drivers
v0x55d0c5b58750_0 .net "ca", 0 0, L_0x55d0c5f5e610;  1 drivers
v0x55d0c5b58820_0 .net "cin", 0 0, L_0x55d0c5f5eaa0;  1 drivers
v0x55d0c5b588e0_0 .net "sum", 0 0, L_0x55d0c5f5e2f0;  1 drivers
v0x55d0c5b589f0_0 .net "w1", 0 0, L_0x55d0c5f5e280;  1 drivers
v0x55d0c5b58ab0_0 .net "w2", 0 0, L_0x55d0c5f5e360;  1 drivers
v0x55d0c5b58b70_0 .net "w3", 0 0, L_0x55d0c5f5e3d0;  1 drivers
v0x55d0c5b58c30_0 .net "w4", 0 0, L_0x55d0c5f5e490;  1 drivers
v0x55d0c5b58d80_0 .net "w5", 0 0, L_0x55d0c5f5e500;  1 drivers
S_0x55d0c5b59930 .scope module, "FB_1" "eightBA" 7 12, 8 3 0, S_0x55d0c5b52520;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "cin"
    .port_info 3 /OUTPUT 8 "sum"
    .port_info 4 /OUTPUT 8 "ca"
v0x55d0c5b60550_0 .net "a", 7 0, L_0x55d0c5f64bc0;  1 drivers
v0x55d0c5b60650_0 .net "b", 7 0, L_0x55d0c5f64cb0;  1 drivers
v0x55d0c5b60730_0 .net "ca", 7 0, L_0x55d0c5f64a30;  1 drivers
v0x55d0c5b607f0_0 .net "cin", 7 0, L_0x55d0c5f64da0;  1 drivers
v0x55d0c5b608d0_0 .net "sum", 7 0, L_0x55d0c5f648f0;  1 drivers
L_0x55d0c5f61d10 .part L_0x55d0c5f64bc0, 0, 4;
L_0x55d0c5f61db0 .part L_0x55d0c5f64cb0, 0, 4;
L_0x55d0c5f61e50 .part L_0x55d0c5f64da0, 0, 4;
L_0x55d0c5f645e0 .part L_0x55d0c5f64bc0, 4, 4;
L_0x55d0c5f646d0 .part L_0x55d0c5f64cb0, 4, 4;
L_0x55d0c5f647c0 .part L_0x55d0c5f64da0, 4, 4;
L_0x55d0c5f648f0 .concat8 [ 4 4 0 0], L_0x55d0c5f61b00, L_0x55d0c5f643d0;
L_0x55d0c5f64a30 .concat8 [ 4 4 0 0], L_0x55d0c5f61ba0, L_0x55d0c5f64470;
S_0x55d0c5b59ba0 .scope module, "FB_0" "fourBA" 8 13, 9 3 0, S_0x55d0c5b59930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b5cb90_0 .net "a", 3 0, L_0x55d0c5f61d10;  1 drivers
v0x55d0c5b5cc90_0 .net "b", 3 0, L_0x55d0c5f61db0;  1 drivers
v0x55d0c5b5cd70_0 .net "ca", 3 0, L_0x55d0c5f61ba0;  1 drivers
v0x55d0c5b5ce30_0 .net "cin", 3 0, L_0x55d0c5f61e50;  1 drivers
v0x55d0c5b5cf10_0 .net "sum", 3 0, L_0x55d0c5f61b00;  1 drivers
L_0x55d0c5f5fb80 .part L_0x55d0c5f61d10, 0, 1;
L_0x55d0c5f5fcb0 .part L_0x55d0c5f61db0, 0, 1;
L_0x55d0c5f5fde0 .part L_0x55d0c5f61e50, 0, 1;
L_0x55d0c5f603b0 .part L_0x55d0c5f61d10, 1, 1;
L_0x55d0c5f604e0 .part L_0x55d0c5f61db0, 1, 1;
L_0x55d0c5f60610 .part L_0x55d0c5f61e50, 1, 1;
L_0x55d0c5f60cd0 .part L_0x55d0c5f61d10, 2, 1;
L_0x55d0c5f60e00 .part L_0x55d0c5f61db0, 2, 1;
L_0x55d0c5f60f80 .part L_0x55d0c5f61e50, 2, 1;
L_0x55d0c5f61550 .part L_0x55d0c5f61d10, 3, 1;
L_0x55d0c5f61710 .part L_0x55d0c5f61db0, 3, 1;
L_0x55d0c5f618d0 .part L_0x55d0c5f61e50, 3, 1;
L_0x55d0c5f61b00 .concat8 [ 1 1 1 1], L_0x55d0c5f5f660, L_0x55d0c5f5ff80, L_0x55d0c5f607b0, L_0x55d0c5f61120;
L_0x55d0c5f61ba0 .concat8 [ 1 1 1 1], L_0x55d0c5f5fa70, L_0x55d0c5f602a0, L_0x55d0c5f60bc0, L_0x55d0c5f61440;
S_0x55d0c5b59e20 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b59ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f5ec60 .functor XOR 1, L_0x55d0c5f5fb80, L_0x55d0c5f5fcb0, C4<0>, C4<0>;
L_0x55d0c5f5f660 .functor XOR 1, L_0x55d0c5f5ec60, L_0x55d0c5f5fde0, C4<0>, C4<0>;
L_0x55d0c5f5f720 .functor AND 1, L_0x55d0c5f5fb80, L_0x55d0c5f5fcb0, C4<1>, C4<1>;
L_0x55d0c5f5f830 .functor AND 1, L_0x55d0c5f5fb80, L_0x55d0c5f5fde0, C4<1>, C4<1>;
L_0x55d0c5f5f8f0 .functor AND 1, L_0x55d0c5f5fcb0, L_0x55d0c5f5fde0, C4<1>, C4<1>;
L_0x55d0c5f5f960 .functor OR 1, L_0x55d0c5f5f720, L_0x55d0c5f5f830, C4<0>, C4<0>;
L_0x55d0c5f5fa70 .functor OR 1, L_0x55d0c5f5f8f0, L_0x55d0c5f5f960, C4<0>, C4<0>;
v0x55d0c5b5a0c0_0 .net "a", 0 0, L_0x55d0c5f5fb80;  1 drivers
v0x55d0c5b5a1a0_0 .net "b", 0 0, L_0x55d0c5f5fcb0;  1 drivers
v0x55d0c5b5a260_0 .net "ca", 0 0, L_0x55d0c5f5fa70;  1 drivers
v0x55d0c5b5a330_0 .net "cin", 0 0, L_0x55d0c5f5fde0;  1 drivers
v0x55d0c5b5a3f0_0 .net "sum", 0 0, L_0x55d0c5f5f660;  1 drivers
v0x55d0c5b5a500_0 .net "w1", 0 0, L_0x55d0c5f5ec60;  1 drivers
v0x55d0c5b5a5c0_0 .net "w2", 0 0, L_0x55d0c5f5f720;  1 drivers
v0x55d0c5b5a680_0 .net "w3", 0 0, L_0x55d0c5f5f830;  1 drivers
v0x55d0c5b5a740_0 .net "w4", 0 0, L_0x55d0c5f5f8f0;  1 drivers
v0x55d0c5b5a890_0 .net "w5", 0 0, L_0x55d0c5f5f960;  1 drivers
S_0x55d0c5b5a9f0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b59ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f5ff10 .functor XOR 1, L_0x55d0c5f603b0, L_0x55d0c5f604e0, C4<0>, C4<0>;
L_0x55d0c5f5ff80 .functor XOR 1, L_0x55d0c5f5ff10, L_0x55d0c5f60610, C4<0>, C4<0>;
L_0x55d0c5f5fff0 .functor AND 1, L_0x55d0c5f603b0, L_0x55d0c5f604e0, C4<1>, C4<1>;
L_0x55d0c5f60060 .functor AND 1, L_0x55d0c5f603b0, L_0x55d0c5f60610, C4<1>, C4<1>;
L_0x55d0c5f60120 .functor AND 1, L_0x55d0c5f604e0, L_0x55d0c5f60610, C4<1>, C4<1>;
L_0x55d0c5f60190 .functor OR 1, L_0x55d0c5f5fff0, L_0x55d0c5f60060, C4<0>, C4<0>;
L_0x55d0c5f602a0 .functor OR 1, L_0x55d0c5f60120, L_0x55d0c5f60190, C4<0>, C4<0>;
v0x55d0c5b5ac10_0 .net "a", 0 0, L_0x55d0c5f603b0;  1 drivers
v0x55d0c5b5acd0_0 .net "b", 0 0, L_0x55d0c5f604e0;  1 drivers
v0x55d0c5b5ad90_0 .net "ca", 0 0, L_0x55d0c5f602a0;  1 drivers
v0x55d0c5b5ae60_0 .net "cin", 0 0, L_0x55d0c5f60610;  1 drivers
v0x55d0c5b5af20_0 .net "sum", 0 0, L_0x55d0c5f5ff80;  1 drivers
v0x55d0c5b5b030_0 .net "w1", 0 0, L_0x55d0c5f5ff10;  1 drivers
v0x55d0c5b5b0f0_0 .net "w2", 0 0, L_0x55d0c5f5fff0;  1 drivers
v0x55d0c5b5b1b0_0 .net "w3", 0 0, L_0x55d0c5f60060;  1 drivers
v0x55d0c5b5b270_0 .net "w4", 0 0, L_0x55d0c5f60120;  1 drivers
v0x55d0c5b5b3c0_0 .net "w5", 0 0, L_0x55d0c5f60190;  1 drivers
S_0x55d0c5b5b520 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b59ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f60740 .functor XOR 1, L_0x55d0c5f60cd0, L_0x55d0c5f60e00, C4<0>, C4<0>;
L_0x55d0c5f607b0 .functor XOR 1, L_0x55d0c5f60740, L_0x55d0c5f60f80, C4<0>, C4<0>;
L_0x55d0c5f60870 .functor AND 1, L_0x55d0c5f60cd0, L_0x55d0c5f60e00, C4<1>, C4<1>;
L_0x55d0c5f60980 .functor AND 1, L_0x55d0c5f60cd0, L_0x55d0c5f60f80, C4<1>, C4<1>;
L_0x55d0c5f60a40 .functor AND 1, L_0x55d0c5f60e00, L_0x55d0c5f60f80, C4<1>, C4<1>;
L_0x55d0c5f60ab0 .functor OR 1, L_0x55d0c5f60870, L_0x55d0c5f60980, C4<0>, C4<0>;
L_0x55d0c5f60bc0 .functor OR 1, L_0x55d0c5f60a40, L_0x55d0c5f60ab0, C4<0>, C4<0>;
v0x55d0c5b5b750_0 .net "a", 0 0, L_0x55d0c5f60cd0;  1 drivers
v0x55d0c5b5b810_0 .net "b", 0 0, L_0x55d0c5f60e00;  1 drivers
v0x55d0c5b5b8d0_0 .net "ca", 0 0, L_0x55d0c5f60bc0;  1 drivers
v0x55d0c5b5b9a0_0 .net "cin", 0 0, L_0x55d0c5f60f80;  1 drivers
v0x55d0c5b5ba60_0 .net "sum", 0 0, L_0x55d0c5f607b0;  1 drivers
v0x55d0c5b5bb70_0 .net "w1", 0 0, L_0x55d0c5f60740;  1 drivers
v0x55d0c5b5bc30_0 .net "w2", 0 0, L_0x55d0c5f60870;  1 drivers
v0x55d0c5b5bcf0_0 .net "w3", 0 0, L_0x55d0c5f60980;  1 drivers
v0x55d0c5b5bdb0_0 .net "w4", 0 0, L_0x55d0c5f60a40;  1 drivers
v0x55d0c5b5bf00_0 .net "w5", 0 0, L_0x55d0c5f60ab0;  1 drivers
S_0x55d0c5b5c060 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b59ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f610b0 .functor XOR 1, L_0x55d0c5f61550, L_0x55d0c5f61710, C4<0>, C4<0>;
L_0x55d0c5f61120 .functor XOR 1, L_0x55d0c5f610b0, L_0x55d0c5f618d0, C4<0>, C4<0>;
L_0x55d0c5f61190 .functor AND 1, L_0x55d0c5f61550, L_0x55d0c5f61710, C4<1>, C4<1>;
L_0x55d0c5f61200 .functor AND 1, L_0x55d0c5f61550, L_0x55d0c5f618d0, C4<1>, C4<1>;
L_0x55d0c5f612c0 .functor AND 1, L_0x55d0c5f61710, L_0x55d0c5f618d0, C4<1>, C4<1>;
L_0x55d0c5f61330 .functor OR 1, L_0x55d0c5f61190, L_0x55d0c5f61200, C4<0>, C4<0>;
L_0x55d0c5f61440 .functor OR 1, L_0x55d0c5f612c0, L_0x55d0c5f61330, C4<0>, C4<0>;
v0x55d0c5b5c260_0 .net "a", 0 0, L_0x55d0c5f61550;  1 drivers
v0x55d0c5b5c340_0 .net "b", 0 0, L_0x55d0c5f61710;  1 drivers
v0x55d0c5b5c400_0 .net "ca", 0 0, L_0x55d0c5f61440;  1 drivers
v0x55d0c5b5c4d0_0 .net "cin", 0 0, L_0x55d0c5f618d0;  1 drivers
v0x55d0c5b5c590_0 .net "sum", 0 0, L_0x55d0c5f61120;  1 drivers
v0x55d0c5b5c6a0_0 .net "w1", 0 0, L_0x55d0c5f610b0;  1 drivers
v0x55d0c5b5c760_0 .net "w2", 0 0, L_0x55d0c5f61190;  1 drivers
v0x55d0c5b5c820_0 .net "w3", 0 0, L_0x55d0c5f61200;  1 drivers
v0x55d0c5b5c8e0_0 .net "w4", 0 0, L_0x55d0c5f612c0;  1 drivers
v0x55d0c5b5ca30_0 .net "w5", 0 0, L_0x55d0c5f61330;  1 drivers
S_0x55d0c5b5d090 .scope module, "FB_1" "fourBA" 8 14, 9 3 0, S_0x55d0c5b59930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d0c5b60050_0 .net "a", 3 0, L_0x55d0c5f645e0;  1 drivers
v0x55d0c5b60150_0 .net "b", 3 0, L_0x55d0c5f646d0;  1 drivers
v0x55d0c5b60230_0 .net "ca", 3 0, L_0x55d0c5f64470;  1 drivers
v0x55d0c5b602f0_0 .net "cin", 3 0, L_0x55d0c5f647c0;  1 drivers
v0x55d0c5b603d0_0 .net "sum", 3 0, L_0x55d0c5f643d0;  1 drivers
L_0x55d0c5f62410 .part L_0x55d0c5f645e0, 0, 1;
L_0x55d0c5f62540 .part L_0x55d0c5f646d0, 0, 1;
L_0x55d0c5f62670 .part L_0x55d0c5f647c0, 0, 1;
L_0x55d0c5f62c40 .part L_0x55d0c5f645e0, 1, 1;
L_0x55d0c5f62d70 .part L_0x55d0c5f646d0, 1, 1;
L_0x55d0c5f62ea0 .part L_0x55d0c5f647c0, 1, 1;
L_0x55d0c5f635a0 .part L_0x55d0c5f645e0, 2, 1;
L_0x55d0c5f636d0 .part L_0x55d0c5f646d0, 2, 1;
L_0x55d0c5f63850 .part L_0x55d0c5f647c0, 2, 1;
L_0x55d0c5f63e20 .part L_0x55d0c5f645e0, 3, 1;
L_0x55d0c5f63fe0 .part L_0x55d0c5f646d0, 3, 1;
L_0x55d0c5f641a0 .part L_0x55d0c5f647c0, 3, 1;
L_0x55d0c5f643d0 .concat8 [ 1 1 1 1], L_0x55d0c5f61ef0, L_0x55d0c5f62810, L_0x55d0c5f63040, L_0x55d0c5f639f0;
L_0x55d0c5f64470 .concat8 [ 1 1 1 1], L_0x55d0c5f62300, L_0x55d0c5f62b30, L_0x55d0c5f63490, L_0x55d0c5f63d10;
S_0x55d0c5b5d300 .scope module, "FA_0" "fullAdder" 9 11, 10 1 0, S_0x55d0c5b5d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f61a90 .functor XOR 1, L_0x55d0c5f62410, L_0x55d0c5f62540, C4<0>, C4<0>;
L_0x55d0c5f61ef0 .functor XOR 1, L_0x55d0c5f61a90, L_0x55d0c5f62670, C4<0>, C4<0>;
L_0x55d0c5f61fb0 .functor AND 1, L_0x55d0c5f62410, L_0x55d0c5f62540, C4<1>, C4<1>;
L_0x55d0c5f620c0 .functor AND 1, L_0x55d0c5f62410, L_0x55d0c5f62670, C4<1>, C4<1>;
L_0x55d0c5f62180 .functor AND 1, L_0x55d0c5f62540, L_0x55d0c5f62670, C4<1>, C4<1>;
L_0x55d0c5f621f0 .functor OR 1, L_0x55d0c5f61fb0, L_0x55d0c5f620c0, C4<0>, C4<0>;
L_0x55d0c5f62300 .functor OR 1, L_0x55d0c5f62180, L_0x55d0c5f621f0, C4<0>, C4<0>;
v0x55d0c5b5d580_0 .net "a", 0 0, L_0x55d0c5f62410;  1 drivers
v0x55d0c5b5d660_0 .net "b", 0 0, L_0x55d0c5f62540;  1 drivers
v0x55d0c5b5d720_0 .net "ca", 0 0, L_0x55d0c5f62300;  1 drivers
v0x55d0c5b5d7f0_0 .net "cin", 0 0, L_0x55d0c5f62670;  1 drivers
v0x55d0c5b5d8b0_0 .net "sum", 0 0, L_0x55d0c5f61ef0;  1 drivers
v0x55d0c5b5d9c0_0 .net "w1", 0 0, L_0x55d0c5f61a90;  1 drivers
v0x55d0c5b5da80_0 .net "w2", 0 0, L_0x55d0c5f61fb0;  1 drivers
v0x55d0c5b5db40_0 .net "w3", 0 0, L_0x55d0c5f620c0;  1 drivers
v0x55d0c5b5dc00_0 .net "w4", 0 0, L_0x55d0c5f62180;  1 drivers
v0x55d0c5b5dd50_0 .net "w5", 0 0, L_0x55d0c5f621f0;  1 drivers
S_0x55d0c5b5deb0 .scope module, "FA_1" "fullAdder" 9 12, 10 1 0, S_0x55d0c5b5d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f627a0 .functor XOR 1, L_0x55d0c5f62c40, L_0x55d0c5f62d70, C4<0>, C4<0>;
L_0x55d0c5f62810 .functor XOR 1, L_0x55d0c5f627a0, L_0x55d0c5f62ea0, C4<0>, C4<0>;
L_0x55d0c5f62880 .functor AND 1, L_0x55d0c5f62c40, L_0x55d0c5f62d70, C4<1>, C4<1>;
L_0x55d0c5f628f0 .functor AND 1, L_0x55d0c5f62c40, L_0x55d0c5f62ea0, C4<1>, C4<1>;
L_0x55d0c5f629b0 .functor AND 1, L_0x55d0c5f62d70, L_0x55d0c5f62ea0, C4<1>, C4<1>;
L_0x55d0c5f62a20 .functor OR 1, L_0x55d0c5f62880, L_0x55d0c5f628f0, C4<0>, C4<0>;
L_0x55d0c5f62b30 .functor OR 1, L_0x55d0c5f629b0, L_0x55d0c5f62a20, C4<0>, C4<0>;
v0x55d0c5b5e0d0_0 .net "a", 0 0, L_0x55d0c5f62c40;  1 drivers
v0x55d0c5b5e190_0 .net "b", 0 0, L_0x55d0c5f62d70;  1 drivers
v0x55d0c5b5e250_0 .net "ca", 0 0, L_0x55d0c5f62b30;  1 drivers
v0x55d0c5b5e320_0 .net "cin", 0 0, L_0x55d0c5f62ea0;  1 drivers
v0x55d0c5b5e3e0_0 .net "sum", 0 0, L_0x55d0c5f62810;  1 drivers
v0x55d0c5b5e4f0_0 .net "w1", 0 0, L_0x55d0c5f627a0;  1 drivers
v0x55d0c5b5e5b0_0 .net "w2", 0 0, L_0x55d0c5f62880;  1 drivers
v0x55d0c5b5e670_0 .net "w3", 0 0, L_0x55d0c5f628f0;  1 drivers
v0x55d0c5b5e730_0 .net "w4", 0 0, L_0x55d0c5f629b0;  1 drivers
v0x55d0c5b5e880_0 .net "w5", 0 0, L_0x55d0c5f62a20;  1 drivers
S_0x55d0c5b5e9e0 .scope module, "FA_2" "fullAdder" 9 13, 10 1 0, S_0x55d0c5b5d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f62fd0 .functor XOR 1, L_0x55d0c5f635a0, L_0x55d0c5f636d0, C4<0>, C4<0>;
L_0x55d0c5f63040 .functor XOR 1, L_0x55d0c5f62fd0, L_0x55d0c5f63850, C4<0>, C4<0>;
L_0x55d0c5f63100 .functor AND 1, L_0x55d0c5f635a0, L_0x55d0c5f636d0, C4<1>, C4<1>;
L_0x55d0c5f63210 .functor AND 1, L_0x55d0c5f635a0, L_0x55d0c5f63850, C4<1>, C4<1>;
L_0x55d0c5f632d0 .functor AND 1, L_0x55d0c5f636d0, L_0x55d0c5f63850, C4<1>, C4<1>;
L_0x55d0c5f63340 .functor OR 1, L_0x55d0c5f63100, L_0x55d0c5f63210, C4<0>, C4<0>;
L_0x55d0c5f63490 .functor OR 1, L_0x55d0c5f632d0, L_0x55d0c5f63340, C4<0>, C4<0>;
v0x55d0c5b5ec10_0 .net "a", 0 0, L_0x55d0c5f635a0;  1 drivers
v0x55d0c5b5ecd0_0 .net "b", 0 0, L_0x55d0c5f636d0;  1 drivers
v0x55d0c5b5ed90_0 .net "ca", 0 0, L_0x55d0c5f63490;  1 drivers
v0x55d0c5b5ee60_0 .net "cin", 0 0, L_0x55d0c5f63850;  1 drivers
v0x55d0c5b5ef20_0 .net "sum", 0 0, L_0x55d0c5f63040;  1 drivers
v0x55d0c5b5f030_0 .net "w1", 0 0, L_0x55d0c5f62fd0;  1 drivers
v0x55d0c5b5f0f0_0 .net "w2", 0 0, L_0x55d0c5f63100;  1 drivers
v0x55d0c5b5f1b0_0 .net "w3", 0 0, L_0x55d0c5f63210;  1 drivers
v0x55d0c5b5f270_0 .net "w4", 0 0, L_0x55d0c5f632d0;  1 drivers
v0x55d0c5b5f3c0_0 .net "w5", 0 0, L_0x55d0c5f63340;  1 drivers
S_0x55d0c5b5f520 .scope module, "FA_3" "fullAdder" 9 14, 10 1 0, S_0x55d0c5b5d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d0c5f63980 .functor XOR 1, L_0x55d0c5f63e20, L_0x55d0c5f63fe0, C4<0>, C4<0>;
L_0x55d0c5f639f0 .functor XOR 1, L_0x55d0c5f63980, L_0x55d0c5f641a0, C4<0>, C4<0>;
L_0x55d0c5f63a60 .functor AND 1, L_0x55d0c5f63e20, L_0x55d0c5f63fe0, C4<1>, C4<1>;
L_0x55d0c5f63ad0 .functor AND 1, L_0x55d0c5f63e20, L_0x55d0c5f641a0, C4<1>, C4<1>;
L_0x55d0c5f63b90 .functor AND 1, L_0x55d0c5f63fe0, L_0x55d0c5f641a0, C4<1>, C4<1>;
L_0x55d0c5f63c00 .functor OR 1, L_0x55d0c5f63a60, L_0x55d0c5f63ad0, C4<0>, C4<0>;
L_0x55d0c5f63d10 .functor OR 1, L_0x55d0c5f63b90, L_0x55d0c5f63c00, C4<0>, C4<0>;
v0x55d0c5b5f720_0 .net "a", 0 0, L_0x55d0c5f63e20;  1 drivers
v0x55d0c5b5f800_0 .net "b", 0 0, L_0x55d0c5f63fe0;  1 drivers
v0x55d0c5b5f8c0_0 .net "ca", 0 0, L_0x55d0c5f63d10;  1 drivers
v0x55d0c5b5f990_0 .net "cin", 0 0, L_0x55d0c5f641a0;  1 drivers
v0x55d0c5b5fa50_0 .net "sum", 0 0, L_0x55d0c5f639f0;  1 drivers
v0x55d0c5b5fb60_0 .net "w1", 0 0, L_0x55d0c5f63980;  1 drivers
v0x55d0c5b5fc20_0 .net "w2", 0 0, L_0x55d0c5f63a60;  1 drivers
v0x55d0c5b5fce0_0 .net "w3", 0 0, L_0x55d0c5f63ad0;  1 drivers
v0x55d0c5b5fda0_0 .net "w4", 0 0, L_0x55d0c5f63b90;  1 drivers
v0x55d0c5b5fef0_0 .net "w5", 0 0, L_0x55d0c5f63c00;  1 drivers
S_0x55d0c5b61c50 .scope module, "ppg_0" "ppg" 3 15, 16 1 0, S_0x55d0c51c44b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2080 "c"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
v0x55d0c5b61ee0_0 .net "a", 31 0, v0x55d0c5b63900_0;  alias, 1 drivers
v0x55d0c5b61fe0_0 .net "b", 31 0, v0x55d0c5b63a10_0;  alias, 1 drivers
v0x55d0c5b620c0_0 .var "c", 2079 0;
v0x55d0c5b62190_0 .var/i "i", 31 0;
v0x55d0c5b62270_0 .var/i "j", 31 0;
v0x55d0c5b623a0_0 .var "pp", 64 0;
E_0x55d0c4eecb30/0 .event edge, v0x55d0c5b62190_0, v0x55d0c5b62270_0, v0x55d0c5b61ee0_0, v0x55d0c5b61fe0_0;
E_0x55d0c4eecb30/1 .event edge, v0x55d0c5b623a0_0;
E_0x55d0c4eecb30 .event/or E_0x55d0c4eecb30/0, E_0x55d0c4eecb30/1;
    .scope S_0x55d0c5b61c50;
T_0 ;
    %wait E_0x55d0c4eecb30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0c5b62190_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55d0c5b62190_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 65;
    %store/vec4 v0x55d0c5b623a0_0, 0, 65;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0c5b62270_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55d0c5b62270_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x55d0c5b61ee0_0;
    %load/vec4 v0x55d0c5b62270_0;
    %part/s 1;
    %load/vec4 v0x55d0c5b61fe0_0;
    %load/vec4 v0x55d0c5b62190_0;
    %part/s 1;
    %and;
    %load/vec4 v0x55d0c5b62270_0;
    %load/vec4 v0x55d0c5b62190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x55d0c5b623a0_0, 4, 1;
    %load/vec4 v0x55d0c5b62270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d0c5b62270_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x55d0c5b623a0_0;
    %load/vec4 v0x55d0c5b62190_0;
    %pad/s 39;
    %muli 65, 0, 39;
    %ix/vec4/s 4;
    %store/vec4 v0x55d0c5b620c0_0, 4, 65;
    %load/vec4 v0x55d0c5b62190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d0c5b62190_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55d0c4f44a70;
T_1 ;
    %wait E_0x55d0c3a683f0;
    %load/vec4 v0x55d0c4f49f60_0;
    %load/vec4 v0x55d0c4f482f0_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55d0c4f49f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f483b0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f483b0_0, 0, 8;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f483b0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d0c4f47f10;
T_2 ;
    %wait E_0x55d0c3a68530;
    %load/vec4 v0x55d0c4f46710_0;
    %load/vec4 v0x55d0c4f467d0_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55d0c4f46710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f46330_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f46330_0, 0, 8;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f46330_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d0c4f446f0;
T_3 ;
    %wait E_0x55d0c3a68bf0;
    %load/vec4 v0x55d0c4f42510_0;
    %load/vec4 v0x55d0c4f425d0_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55d0c4f42510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f3a750_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f3a750_0, 0, 8;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f3a750_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d0c4f3f790;
T_4 ;
    %wait E_0x55d0c3a68750;
    %load/vec4 v0x55d0c4f3f3b0_0;
    %load/vec4 v0x55d0c4f3f490_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55d0c4f3f3b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f3a330_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f3a330_0, 0, 8;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f3a330_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d0c4f3dbb0;
T_5 ;
    %wait E_0x55d0c3a689a0;
    %load/vec4 v0x55d0c4f3d7d0_0;
    %load/vec4 v0x55d0c4f3d870_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55d0c4f3d7d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f3bfd0_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f3bfd0_0, 0, 8;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f3bfd0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d0c4f3bbf0;
T_6 ;
    %wait E_0x55d0c5940080;
    %load/vec4 v0x55d0c4f39fb0_0;
    %load/vec4 v0x55d0c4f3a090_0;
    %cmp/e;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55d0c4f39fb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f32ad0_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f32ad0_0, 0, 8;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f32ad0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d0c4f37b10;
T_7 ;
    %wait E_0x55d0c4f6b970;
    %load/vec4 v0x55d0c4f37730_0;
    %load/vec4 v0x55d0c4f37810_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55d0c4f37730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f326b0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f326b0_0, 0, 8;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f326b0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d0c4f35f30;
T_8 ;
    %wait E_0x55d0c4fa7310;
    %load/vec4 v0x55d0c4f35b50_0;
    %load/vec4 v0x55d0c4f35c10_0;
    %cmp/e;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55d0c4f35b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f34350_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f34350_0, 0, 8;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f34350_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55d0c4f29ff0;
T_9 ;
    %wait E_0x55d0c4fb88d0;
    %load/vec4 v0x55d0c4f2f030_0;
    %load/vec4 v0x55d0c4f2f0d0_0;
    %cmp/e;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55d0c4f2f030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f2ec50_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f2ec50_0, 0, 8;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f2ec50_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d0c4f29bd0;
T_10 ;
    %wait E_0x55d0c4f8d350;
    %load/vec4 v0x55d0c4f2d450_0;
    %load/vec4 v0x55d0c4f2d510_0;
    %cmp/e;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55d0c4f2d450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f2d070_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f2d070_0, 0, 8;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f2d070_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d0c4f2b870;
T_11 ;
    %wait E_0x55d0c4f84130;
    %load/vec4 v0x55d0c4f2b490_0;
    %load/vec4 v0x55d0c4f2b530_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55d0c4f2b490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f29850_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f29850_0, 0, 8;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f29850_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d0c4f22370;
T_12 ;
    %wait E_0x55d0c4f77050;
    %load/vec4 v0x55d0c4f273b0_0;
    %load/vec4 v0x55d0c4f27470_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55d0c4f273b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f26fd0_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f26fd0_0, 0, 8;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f26fd0_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55d0c4f21f50;
T_13 ;
    %wait E_0x55d0c4f78910;
    %load/vec4 v0x55d0c4f257d0_0;
    %load/vec4 v0x55d0c4f25870_0;
    %cmp/e;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55d0c4f257d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f253f0_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f253f0_0, 0, 8;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f253f0_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d0c4f23bf0;
T_14 ;
    %wait E_0x55d0c4f6e1f0;
    %load/vec4 v0x55d0c4f23810_0;
    %load/vec4 v0x55d0c4f238f0_0;
    %cmp/e;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x55d0c4f23810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f21bd0_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f21bd0_0, 0, 8;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f21bd0_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55d0c4f1fa80;
T_15 ;
    %wait E_0x55d0c4fa3eb0;
    %load/vec4 v0x55d0c4f18a30_0;
    %load/vec4 v0x55d0c4f18b10_0;
    %cmp/e;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55d0c4f18a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f1da70_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f1da70_0, 0, 8;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f1da70_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d0c4f1d690;
T_16 ;
    %wait E_0x55d0c4ffbb60;
    %load/vec4 v0x55d0c4f18610_0;
    %load/vec4 v0x55d0c4f186d0_0;
    %cmp/e;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x55d0c4f18610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f1be90_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f1be90_0, 0, 8;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f1be90_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55d0c4f18290;
T_17 ;
    %wait E_0x55d0c50054a0;
    %load/vec4 v0x55d0c4f10db0_0;
    %load/vec4 v0x55d0c4f10e50_0;
    %cmp/e;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x55d0c4f10db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f15df0_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f15df0_0, 0, 8;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f15df0_0, 0, 8;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55d0c4f15a10;
T_18 ;
    %wait E_0x55d0c4fd7460;
    %load/vec4 v0x55d0c4f10990_0;
    %load/vec4 v0x55d0c4f10a70_0;
    %cmp/e;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x55d0c4f10990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f14210_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f14210_0, 0, 8;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f14210_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55d0c4f13e30;
T_19 ;
    %wait E_0x55d0c4fd2fa0;
    %load/vec4 v0x55d0c4f12630_0;
    %load/vec4 v0x55d0c4f126f0_0;
    %cmp/e;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x55d0c4f12630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f12250_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f12250_0, 0, 8;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f12250_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55d0c4f10610;
T_20 ;
    %wait E_0x55d0c5690f10;
    %load/vec4 v0x55d0c4f0e650_0;
    %load/vec4 v0x55d0c4f0e730_0;
    %cmp/e;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55d0c4f0e650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f082d0_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f082d0_0, 0, 8;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f082d0_0, 0, 8;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55d0c4f0d310;
T_21 ;
    %wait E_0x55d0c4f2f190;
    %load/vec4 v0x55d0c4f0cf30_0;
    %load/vec4 v0x55d0c4f0cfd0_0;
    %cmp/e;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x55d0c4f0cf30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f07eb0_0, 0, 8;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f07eb0_0, 0, 8;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f07eb0_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55d0c4f0b730;
T_22 ;
    %wait E_0x55d0c4fb84f0;
    %load/vec4 v0x55d0c4f0b350_0;
    %load/vec4 v0x55d0c4f0b430_0;
    %cmp/e;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x55d0c4f0b350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f09b50_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f09b50_0, 0, 8;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f09b50_0, 0, 8;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55d0c4f09770;
T_23 ;
    %wait E_0x55d0c4fad3d0;
    %load/vec4 v0x55d0c4f07b30_0;
    %load/vec4 v0x55d0c4f07bf0_0;
    %cmp/e;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x55d0c4f07b30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f00650_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f00650_0, 0, 8;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f00650_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55d0c4f05690;
T_24 ;
    %wait E_0x55d0c4ffd740;
    %load/vec4 v0x55d0c4f052b0_0;
    %load/vec4 v0x55d0c4f05370_0;
    %cmp/e;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55d0c4f052b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f00230_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f00230_0, 0, 8;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4f00230_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55d0c4f01af0;
T_25 ;
    %wait E_0x55d0c503bc80;
    %load/vec4 v0x55d0c4ef4650_0;
    %load/vec4 v0x55d0c4ef46f0_0;
    %cmp/e;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x55d0c4ef4650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef9690_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef9690_0, 0, 8;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef9690_0, 0, 8;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55d0c4ef92b0;
T_26 ;
    %wait E_0x55d0c5048200;
    %load/vec4 v0x55d0c4ef4230_0;
    %load/vec4 v0x55d0c4ef42f0_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x55d0c4ef4230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef7ab0_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef7ab0_0, 0, 8;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef7ab0_0, 0, 8;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55d0c4ef76d0;
T_27 ;
    %wait E_0x55d0c5029940;
    %load/vec4 v0x55d0c4ef5ed0_0;
    %load/vec4 v0x55d0c4ef5f70_0;
    %cmp/e;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x55d0c4ef5ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef5af0_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef5af0_0, 0, 8;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef5af0_0, 0, 8;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55d0c4ef3eb0;
T_28 ;
    %wait E_0x55d0c501b8c0;
    %load/vec4 v0x55d0c4eec9d0_0;
    %load/vec4 v0x55d0c4eeca90_0;
    %cmp/e;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x55d0c4eec9d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef1a10_0, 0, 8;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef1a10_0, 0, 8;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ef1a10_0, 0, 8;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55d0c4ef1630;
T_29 ;
    %wait E_0x55d0c5015820;
    %load/vec4 v0x55d0c4eec5b0_0;
    %load/vec4 v0x55d0c4eec650_0;
    %cmp/e;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x55d0c4eec5b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eefe30_0, 0, 8;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eefe30_0, 0, 8;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eefe30_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55d0c4eefa50;
T_30 ;
    %wait E_0x55d0c500ed00;
    %load/vec4 v0x55d0c4eee250_0;
    %load/vec4 v0x55d0c4eee330_0;
    %cmp/e;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x55d0c4eee250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eede70_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eede70_0, 0, 8;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eede70_0, 0, 8;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55d0c4eec230;
T_31 ;
    %wait E_0x55d0c50264e0;
    %load/vec4 v0x55d0c4eea270_0;
    %load/vec4 v0x55d0c4eea350_0;
    %cmp/e;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x55d0c4eea270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ee3ef0_0, 0, 8;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ee3ef0_0, 0, 8;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ee3ef0_0, 0, 8;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55d0c4ee8f30;
T_32 ;
    %wait E_0x55d0c503fd60;
    %load/vec4 v0x55d0c4ee8b50_0;
    %load/vec4 v0x55d0c4ee8c10_0;
    %cmp/e;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x55d0c4ee8b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ee3ad0_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ee3ad0_0, 0, 8;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ee3ad0_0, 0, 8;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55d0c4ee5390;
T_33 ;
    %wait E_0x55d0c508e2c0;
    %load/vec4 v0x55d0c4ee3750_0;
    %load/vec4 v0x55d0c4ee37f0_0;
    %cmp/e;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x55d0c4ee3750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4edc270_0, 0, 8;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4edc270_0, 0, 8;
T_33.3 ;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4edc270_0, 0, 8;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55d0c4ee12b0;
T_34 ;
    %wait E_0x55d0c50b26a0;
    %load/vec4 v0x55d0c4ee0ed0_0;
    %load/vec4 v0x55d0c4ee0fb0_0;
    %cmp/e;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0x55d0c4ee0ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4edbe50_0, 0, 8;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4edbe50_0, 0, 8;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4edbe50_0, 0, 8;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55d0c4edf6d0;
T_35 ;
    %wait E_0x55d0c505b9e0;
    %load/vec4 v0x55d0c4edf2f0_0;
    %load/vec4 v0x55d0c4edf3b0_0;
    %cmp/e;
    %jmp/0xz  T_35.0, 4;
    %load/vec4 v0x55d0c4edf2f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eddaf0_0, 0, 8;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eddaf0_0, 0, 8;
T_35.3 ;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eddaf0_0, 0, 8;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55d0c4edd710;
T_36 ;
    %wait E_0x55d0c5056200;
    %load/vec4 v0x55d0c4edbad0_0;
    %load/vec4 v0x55d0c4edbbb0_0;
    %cmp/e;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0x55d0c4edbad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed9980_0, 0, 8;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed9980_0, 0, 8;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed9980_0, 0, 8;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55d0c4ed2930;
T_37 ;
    %wait E_0x55d0c4f18770;
    %load/vec4 v0x55d0c4ed7970_0;
    %load/vec4 v0x55d0c4ed7a10_0;
    %cmp/e;
    %jmp/0xz  T_37.0, 4;
    %load/vec4 v0x55d0c4ed7970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed7590_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed7590_0, 0, 8;
T_37.3 ;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed7590_0, 0, 8;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x55d0c4ed2510;
T_38 ;
    %wait E_0x55d0c5708f60;
    %load/vec4 v0x55d0c4ed5d90_0;
    %load/vec4 v0x55d0c4ed5e70_0;
    %cmp/e;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0x55d0c4ed5d90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed59b0_0, 0, 8;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed59b0_0, 0, 8;
T_38.3 ;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed59b0_0, 0, 8;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55d0c4ed41b0;
T_39 ;
    %wait E_0x55d0c504ce60;
    %load/vec4 v0x55d0c4ed3dd0_0;
    %load/vec4 v0x55d0c4ed3e90_0;
    %cmp/e;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0x55d0c4ed3dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed2190_0, 0, 8;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed2190_0, 0, 8;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ed2190_0, 0, 8;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55d0c4ecacb0;
T_40 ;
    %wait E_0x55d0c5049a80;
    %load/vec4 v0x55d0c4ecfcf0_0;
    %load/vec4 v0x55d0c4ecfdb0_0;
    %cmp/e;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v0x55d0c4ecfcf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ecf910_0, 0, 8;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ecf910_0, 0, 8;
T_40.3 ;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ecf910_0, 0, 8;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55d0c4ecc530;
T_41 ;
    %wait E_0x55d0c4f35cb0;
    %load/vec4 v0x55d0c4ecc150_0;
    %load/vec4 v0x55d0c4ecc1f0_0;
    %cmp/e;
    %jmp/0xz  T_41.0, 4;
    %load/vec4 v0x55d0c4ecc150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eca510_0, 0, 8;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eca510_0, 0, 8;
T_41.3 ;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eca510_0, 0, 8;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55d0c4ec8550;
T_42 ;
    %wait E_0x55d0c50946c0;
    %load/vec4 v0x55d0c4ec21d0_0;
    %load/vec4 v0x55d0c4ec2290_0;
    %cmp/e;
    %jmp/0xz  T_42.0, 4;
    %load/vec4 v0x55d0c4ec21d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ec7210_0, 0, 8;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ec7210_0, 0, 8;
T_42.3 ;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ec7210_0, 0, 8;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x55d0c4ec6e30;
T_43 ;
    %wait E_0x55d0c5097b20;
    %load/vec4 v0x55d0c4ec1db0_0;
    %load/vec4 v0x55d0c4ec1e50_0;
    %cmp/e;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0x55d0c4ec1db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ec5630_0, 0, 8;
    %jmp T_43.3;
T_43.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ec5630_0, 0, 8;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ec5630_0, 0, 8;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55d0c4ec5250;
T_44 ;
    %wait E_0x55d0c50a9a80;
    %load/vec4 v0x55d0c4ec3a50_0;
    %load/vec4 v0x55d0c4ec3b30_0;
    %cmp/e;
    %jmp/0xz  T_44.0, 4;
    %load/vec4 v0x55d0c4ec3a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ec3670_0, 0, 8;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ec3670_0, 0, 8;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ec3670_0, 0, 8;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x55d0c4ec1a30;
T_45 ;
    %wait E_0x55d0c5083100;
    %load/vec4 v0x55d0c4eba550_0;
    %load/vec4 v0x55d0c4eba630_0;
    %cmp/e;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v0x55d0c4eba550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ebf590_0, 0, 8;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ebf590_0, 0, 8;
T_45.3 ;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ebf590_0, 0, 8;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x55d0c4ebf1b0;
T_46 ;
    %wait E_0x55d0c5084980;
    %load/vec4 v0x55d0c4eba130_0;
    %load/vec4 v0x55d0c4eba210_0;
    %cmp/e;
    %jmp/0xz  T_46.0, 4;
    %load/vec4 v0x55d0c4eba130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ebd9b0_0, 0, 8;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ebd9b0_0, 0, 8;
T_46.3 ;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ebd9b0_0, 0, 8;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x55d0c4ebd5d0;
T_47 ;
    %wait E_0x55d0c507e8e0;
    %load/vec4 v0x55d0c4ebbdd0_0;
    %load/vec4 v0x55d0c4ebbeb0_0;
    %cmp/e;
    %jmp/0xz  T_47.0, 4;
    %load/vec4 v0x55d0c4ebbdd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ebb9f0_0, 0, 8;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ebb9f0_0, 0, 8;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ebb9f0_0, 0, 8;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x55d0c4eb9db0;
T_48 ;
    %wait E_0x55d0c507ace0;
    %load/vec4 v0x55d0c4eb7bd0_0;
    %load/vec4 v0x55d0c4eb7cb0_0;
    %cmp/e;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v0x55d0c4eb7bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_48.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eafe10_0, 0, 8;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eafe10_0, 0, 8;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eafe10_0, 0, 8;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x55d0c4eb3270;
T_49 ;
    %wait E_0x55d0c509cd80;
    %load/vec4 v0x55d0c4eb2e90_0;
    %load/vec4 v0x55d0c4eb2f70_0;
    %cmp/e;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v0x55d0c4eb2e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_49.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eb1690_0, 0, 8;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eb1690_0, 0, 8;
T_49.3 ;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4eb1690_0, 0, 8;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x55d0c4eb12b0;
T_50 ;
    %wait E_0x55d0c50da7c0;
    %load/vec4 v0x55d0c4eaf670_0;
    %load/vec4 v0x55d0c4eaf750_0;
    %cmp/e;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0x55d0c4eaf670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea8190_0, 0, 8;
    %jmp T_50.3;
T_50.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea8190_0, 0, 8;
T_50.3 ;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea8190_0, 0, 8;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55d0c4ead1d0;
T_51 ;
    %wait E_0x55d0c50ce240;
    %load/vec4 v0x55d0c4eacdf0_0;
    %load/vec4 v0x55d0c4eaced0_0;
    %cmp/e;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v0x55d0c4eacdf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_51.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea7d70_0, 0, 8;
    %jmp T_51.3;
T_51.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea7d70_0, 0, 8;
T_51.3 ;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea7d70_0, 0, 8;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x55d0c4eab5f0;
T_52 ;
    %wait E_0x55d0c50cc280;
    %load/vec4 v0x55d0c4eab210_0;
    %load/vec4 v0x55d0c4eab2f0_0;
    %cmp/e;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0x55d0c4eab210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea9a10_0, 0, 8;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea9a10_0, 0, 8;
T_52.3 ;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea9a10_0, 0, 8;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x55d0c4ea9630;
T_53 ;
    %wait E_0x55d0c50c49e0;
    %load/vec4 v0x55d0c4ea79f0_0;
    %load/vec4 v0x55d0c4ea7ad0_0;
    %cmp/e;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0x55d0c4ea79f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_53.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea5a30_0, 0, 8;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea5a30_0, 0, 8;
T_53.3 ;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea5a30_0, 0, 8;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55d0c4e9f6b0;
T_54 ;
    %wait E_0x55d0c50c2a20;
    %load/vec4 v0x55d0c4ea46f0_0;
    %load/vec4 v0x55d0c4ea47d0_0;
    %cmp/e;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0x55d0c4ea46f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea4310_0, 0, 8;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea4310_0, 0, 8;
T_54.3 ;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea4310_0, 0, 8;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x55d0c4e9f290;
T_55 ;
    %wait E_0x55d0c50feb60;
    %load/vec4 v0x55d0c4ea2b10_0;
    %load/vec4 v0x55d0c4ea2bf0_0;
    %cmp/e;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0x55d0c4ea2b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_55.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea2730_0, 0, 8;
    %jmp T_55.3;
T_55.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea2730_0, 0, 8;
T_55.3 ;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4ea2730_0, 0, 8;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x55d0c4ea0f30;
T_56 ;
    %wait E_0x55d0c50a8280;
    %load/vec4 v0x55d0c4ea0b50_0;
    %load/vec4 v0x55d0c4ea0c30_0;
    %cmp/e;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0x55d0c4ea0b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e9ef10_0, 0, 8;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e9ef10_0, 0, 8;
T_56.3 ;
    %jmp T_56.1;
T_56.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e9ef10_0, 0, 8;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x55d0c4e97610;
T_57 ;
    %wait E_0x55d0c57a3050;
    %load/vec4 v0x55d0c4e9ae90_0;
    %load/vec4 v0x55d0c4e9af70_0;
    %cmp/e;
    %jmp/0xz  T_57.0, 4;
    %load/vec4 v0x55d0c4e9ae90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e9aab0_0, 0, 8;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e9aab0_0, 0, 8;
T_57.3 ;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e9aab0_0, 0, 8;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x55d0c4e992b0;
T_58 ;
    %wait E_0x55d0c511bfe0;
    %load/vec4 v0x55d0c4e98ed0_0;
    %load/vec4 v0x55d0c4e98fb0_0;
    %cmp/e;
    %jmp/0xz  T_58.0, 4;
    %load/vec4 v0x55d0c4e98ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e97290_0, 0, 8;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e97290_0, 0, 8;
T_58.3 ;
    %jmp T_58.1;
T_58.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e97290_0, 0, 8;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x55d0c4e95140;
T_59 ;
    %wait E_0x55d0c5116be0;
    %load/vec4 v0x55d0c4e8e0f0_0;
    %load/vec4 v0x55d0c4e8e1d0_0;
    %cmp/e;
    %jmp/0xz  T_59.0, 4;
    %load/vec4 v0x55d0c4e8e0f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e93130_0, 0, 8;
    %jmp T_59.3;
T_59.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e93130_0, 0, 8;
T_59.3 ;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e93130_0, 0, 8;
T_59.1 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x55d0c4e92d50;
T_60 ;
    %wait E_0x55d0c51276c0;
    %load/vec4 v0x55d0c4e8dcd0_0;
    %load/vec4 v0x55d0c4e8ddb0_0;
    %cmp/e;
    %jmp/0xz  T_60.0, 4;
    %load/vec4 v0x55d0c4e8dcd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_60.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e91550_0, 0, 8;
    %jmp T_60.3;
T_60.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e91550_0, 0, 8;
T_60.3 ;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e91550_0, 0, 8;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x55d0c4e91170;
T_61 ;
    %wait E_0x55d0c5105620;
    %load/vec4 v0x55d0c4e8f970_0;
    %load/vec4 v0x55d0c4e8fa50_0;
    %cmp/e;
    %jmp/0xz  T_61.0, 4;
    %load/vec4 v0x55d0c4e8f970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e8f590_0, 0, 8;
    %jmp T_61.3;
T_61.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e8f590_0, 0, 8;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e8f590_0, 0, 8;
T_61.1 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x55d0c4e8d950;
T_62 ;
    %wait E_0x55d0c5102320;
    %load/vec4 v0x55d0c4e86470_0;
    %load/vec4 v0x55d0c4e86550_0;
    %cmp/e;
    %jmp/0xz  T_62.0, 4;
    %load/vec4 v0x55d0c4e86470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e8b4b0_0, 0, 8;
    %jmp T_62.3;
T_62.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e8b4b0_0, 0, 8;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e8b4b0_0, 0, 8;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x55d0c4e8b0d0;
T_63 ;
    %wait E_0x55d0c510ae00;
    %load/vec4 v0x55d0c4e86050_0;
    %load/vec4 v0x55d0c4e86130_0;
    %cmp/e;
    %jmp/0xz  T_63.0, 4;
    %load/vec4 v0x55d0c4e86050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e898d0_0, 0, 8;
    %jmp T_63.3;
T_63.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e898d0_0, 0, 8;
T_63.3 ;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e898d0_0, 0, 8;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x55d0c4e894f0;
T_64 ;
    %wait E_0x55d0c512efc0;
    %load/vec4 v0x55d0c4e87cf0_0;
    %load/vec4 v0x55d0c4e87dd0_0;
    %cmp/e;
    %jmp/0xz  T_64.0, 4;
    %load/vec4 v0x55d0c4e87cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e87910_0, 0, 8;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e87910_0, 0, 8;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e87910_0, 0, 8;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x55d0c4e7d990;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0c4e825f0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x55d0c4e826b0_0, 0, 32;
    %end;
    .thread T_65;
    .scope S_0x55d0c4e7d990;
T_66 ;
    %wait E_0x55d0c515b4c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0c4e82a90_0, 0, 32;
T_66.0 ;
    %load/vec4 v0x55d0c4e82a90_0;
    %load/vec4 v0x55d0c4e826b0_0;
    %cmp/s;
    %jmp/0xz T_66.1, 5;
    %load/vec4 v0x55d0c4e7d570_0;
    %load/vec4 v0x55d0c4e82a90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55d0c4e82a90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d0c4e7d640_0, 4, 8;
    %load/vec4 v0x55d0c4e82a90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d0c4e82a90_0, 0, 32;
    %jmp T_66.0;
T_66.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0c4e825f0_0, 0, 32;
T_66.2 ;
    %load/vec4 v0x55d0c4e825f0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_66.3, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x55d0c4e82a90_0, 0, 32;
T_66.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d0c4e82a90_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d0c4e825f0_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_66.5, 5;
    %load/vec4 v0x55d0c4e7d640_0;
    %load/vec4 v0x55d0c4e82a90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_66.6, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d0c4e82a90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d0c4e7d640_0, 4, 8;
    %jmp T_66.7;
T_66.6 ;
    %load/vec4 v0x55d0c4e7d640_0;
    %load/vec4 v0x55d0c4e82a90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_66.8, 4;
    %load/vec4 v0x55d0c4e7d640_0;
    %load/vec4 v0x55d0c4e82a90_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d0c4e825f0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_66.10, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d0c4e82a90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d0c4e7d640_0, 4, 8;
    %jmp T_66.11;
T_66.10 ;
    %load/vec4 v0x55d0c4e7d640_0;
    %load/vec4 v0x55d0c4e82a90_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d0c4e825f0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_66.12, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55d0c4e82a90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d0c4e7d640_0, 4, 8;
    %jmp T_66.13;
T_66.12 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d0c4e82a90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d0c4e7d640_0, 4, 8;
T_66.13 ;
T_66.11 ;
    %jmp T_66.9;
T_66.8 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d0c4e82a90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d0c4e7d640_0, 4, 8;
T_66.9 ;
T_66.7 ;
    %load/vec4 v0x55d0c4e82a90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d0c4e82a90_0, 0, 32;
    %jmp T_66.4;
T_66.5 ;
    %load/vec4 v0x55d0c4e825f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d0c4e825f0_0, 0, 32;
    %jmp T_66.2;
T_66.3 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x55d0c4f44e90;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0c4e80ae0_0, 0, 32;
    %end;
    .thread T_67;
    .scope S_0x55d0c4f44e90;
T_68 ;
    %wait E_0x55d0c573e530;
    %load/vec4 v0x55d0c4e7ee30_0;
    %parti/s 8, 512, 11;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_68.0, 4;
    %load/vec4 v0x55d0c4e7d2d0_0;
    %parti/s 8, 504, 10;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_68.2, 4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e75d10_0, 0, 8;
    %jmp T_68.3;
T_68.2 ;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d0c4e75d10_0, 0, 8;
T_68.3 ;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x55d0c4e7ee30_0;
    %parti/s 8, 512, 11;
    %store/vec4 v0x55d0c4e75d10_0, 0, 8;
T_68.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0c4e80ae0_0, 0, 32;
T_68.4 ;
    %load/vec4 v0x55d0c4e80ae0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_68.5, 5;
    %load/vec4 v0x55d0c4e7d2d0_0;
    %load/vec4 v0x55d0c4e80ae0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_68.6, 4;
    %load/vec4 v0x55d0c4e80ed0_0;
    %load/vec4 v0x55d0c4e80ae0_0;
    %part/s 1;
    %load/vec4 v0x55d0c4e80a10_0;
    %load/vec4 v0x55d0c4e80ae0_0;
    %part/s 1;
    %xor;
    %pushi/vec4 0, 0, 1;
    %xor;
    %ix/getv/s 4, v0x55d0c4e80ae0_0;
    %store/vec4 v0x55d0c4e7f210_0, 4, 1;
    %jmp T_68.7;
T_68.6 ;
    %load/vec4 v0x55d0c4e80ed0_0;
    %load/vec4 v0x55d0c4e80ae0_0;
    %part/s 1;
    %pad/u 2;
    %load/vec4 v0x55d0c4e80a10_0;
    %load/vec4 v0x55d0c4e80ae0_0;
    %part/s 1;
    %pad/u 2;
    %xor;
    %pushi/vec4 1, 0, 2;
    %xor;
    %pad/u 1;
    %ix/getv/s 4, v0x55d0c4e80ae0_0;
    %store/vec4 v0x55d0c4e7f210_0, 4, 1;
T_68.7 ;
    %load/vec4 v0x55d0c4e80ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d0c4e80ae0_0, 0, 32;
    %jmp T_68.4;
T_68.5 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x55d0c5479a30;
T_69 ;
    %delay 0, 0;
    %pushi/vec4 54198271, 0, 32;
    %store/vec4 v0x55d0c5b63900_0, 0, 32;
    %pushi/vec4 3866623, 0, 32;
    %store/vec4 v0x55d0c5b63a10_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0x55d0c5b63900_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x55d0c5b63a10_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 9943000, 0, 32;
    %store/vec4 v0x55d0c5b63900_0, 0, 32;
    %pushi/vec4 3302367, 0, 32;
    %store/vec4 v0x55d0c5b63a10_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 4294967098, 0, 32;
    %store/vec4 v0x55d0c5b63900_0, 0, 32;
    %pushi/vec4 4282056703, 0, 32;
    %store/vec4 v0x55d0c5b63a10_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 25983, 0, 32;
    %store/vec4 v0x55d0c5b63900_0, 0, 32;
    %pushi/vec4 641987, 0, 32;
    %store/vec4 v0x55d0c5b63a10_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 2882400058, 0, 32;
    %store/vec4 v0x55d0c5b63900_0, 0, 32;
    %pushi/vec4 2882207743, 0, 32;
    %store/vec4 v0x55d0c5b63a10_0, 0, 32;
    %end;
    .thread T_69;
    .scope S_0x55d0c5479a30;
T_70 ;
    %vpi_call 2 25 "$monitor", $time, " Input:\011Multiplier=%e  |  Multiplicand =%e\012\011\011\011\011OUTPUT:\012\011\011\011\011Exponential form: %e\012\011\011\011\011Decimal form: %0d\012\012", v0x55d0c5b63900_0, v0x55d0c5b63a10_0, v0x55d0c5b63b20_0, v0x55d0c5b63b20_0 {0 0 0};
    %vpi_call 2 27 "$dumpfile", "32bit_Wallace.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %end;
    .thread T_70;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "32bit_Wallace_tb.v";
    "./32bit_Wallace.v";
    "./FullAdder/triple_FA.v";
    "./FullAdder/64_RCA.v";
    "./FullAdder/32_RCA.v";
    "./FullAdder/16_RCA.v";
    "./FullAdder/8_RCA.v";
    "./FullAdder/4_RCA.v";
    "./FullAdder/FAgate.v";
    "./FullAdder/triple_FAM.v";
    "./Cla/64bit_RDA.v";
    "./Cla/kpg_gen.v";
    "./Cla/kpg.v";
    "./Cla/ppc.v";
    "./ppg.v";
