---
name: "SKT"
title: "Sort key title LU"
description: "Sort key title test, two SK"
category: "PeTests/FormatReports"
cq: ""
note: ""
tests:
- name: "TWOSK"
  header: "Two SK, one SKT"
  description: "Sort key title with two sort keys"
  source: "WBXML"
  timeout: "120"
  xmlfiles:
  - name: "SortKeyTitle/Sort_Key_Title_one_step_LU_2SK[12223].xml"
  reffiles:
  - ddname: "PROD0001"
    filename: "PRODUCT.FILEREG1"  
  eventfiles:
  - ddname: "CA000001"
    filename: "SALES.CO.FILEREG2"
  - ddname: "CO000001"
    filename: "SALES.CO.FILEREG1"
  - ddname: "IL000001"
    dummy: ""
  - ddname: "MO000001"
    dummy: ""
  - ddname: "OH000001"
    dummy: ""
  - ddname: "NJ000001"
    dummy: ""
  - ddname: "NY000001"
    dummy: ""
  - ddname: "TX000001"
    dummy: ""
  - ddname: "VA000001"
    dummy: ""
  extractfiles:
  - space: "TRK"
    primary: "6200"
    secondary: "500"
    recfm: "VB"
    lrecl: "8180"
    workfile: "1"
  formatfiles:
  - ddname: "F0012223"
    space: "TRK"
    primary: "10"
    secondary: "10"
    recfm: "FB"
    lrecl: "160"
    workfile: "1"
  expectedresult:
    message: "pass compare phase"
    rc: "0"
- name: "OVERWT"
  header: "SK and SKT with column overwrite"
  description: "SK and SKT with write to prev column"
  source: "WBXML"
  timeout: "120"
  xmlfiles:
  - name: "SortKeyTitle/Sort_Key_Title_Column_change[12227].xml"
  reffiles:
  - ddname: "PROD0001"
    filename: "PRODUCT.FILEREG1"  
  eventfiles:
  - ddname: "CA000001"
    filename: "SALES.CO.FILEREG2"
  - ddname: "CO000001"
    filename: "SALES.CO.FILEREG1"
  - ddname: "IL000001"
    dummy: ""
  - ddname: "MO000001"
    dummy: ""
  - ddname: "OH000001"
    dummy: ""
  - ddname: "NJ000001"
    dummy: ""
  - ddname: "NY000001"
    dummy: ""
  - ddname: "TX000001"
    dummy: ""
  - ddname: "VA000001"
    dummy: ""
  extractfiles:
  - space: "TRK"
    primary: "6200"
    secondary: "500"
    recfm: "VB"
    lrecl: "8180"
    workfile: "1"
  formatfiles:
  - ddname: "F0012227"
    space: "TRK"
    primary: "10"
    secondary: "10"
    recfm: "FB"
    lrecl: "250"
    workfile: "1"
  expectedresult:
    message: "pass compare phase"
    rc: "0"