module full_adder(input logic a, b, ci, 
						output logic s, co);
			

logic xorAB;

assign xorAB = a xor b;
assign s = xorAB xor ci;
assign co = (a and b) | (ci and xorAB);
	
			
endmodule
