

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC3'
================================================================
* Date:           Wed Nov  1 16:44:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      445|      445|  4.450 us|  4.450 us|  445|  445|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      443|      443|        20|         12|         12|    36|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 12, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add52_3_129 = alloca i32 1"   --->   Operation 23 'alloca' 'add52_3_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kc = alloca i32 1"   --->   Operation 24 'alloca' 'kc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 25 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten71 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln52_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln52_8"   --->   Operation 27 'read' 'zext_ln52_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln"   --->   Operation 28 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln52_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln52_9"   --->   Operation 29 'read' 'zext_ln52_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln50_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln50_1"   --->   Operation 30 'read' 'zext_ln50_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln63_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %or_ln63"   --->   Operation 31 'read' 'or_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln63_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln63_3"   --->   Operation 32 'read' 'select_ln63_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln52_9_cast = zext i8 %zext_ln52_9_read"   --->   Operation 33 'zext' 'zext_ln52_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln50_1_cast = zext i4 %zext_ln50_1_read"   --->   Operation 34 'zext' 'zext_ln50_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln52_8_cast = zext i8 %zext_ln52_8_read"   --->   Operation 35 'zext' 'zext_ln52_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln63_cast = zext i5 %or_ln63_read"   --->   Operation 36 'zext' 'or_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten71"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kr"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kc"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %select_ln63_3_read, i32 %add52_3_129"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.3.0.split"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kc_1 = load i4 %kc" [src/conv1.cpp:56]   --->   Operation 42 'load' 'kc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kr_1 = load i4 %kr" [src/conv1.cpp:54]   --->   Operation 43 'load' 'kr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten71_load = load i6 %indvar_flatten71" [src/conv1.cpp:54]   --->   Operation 44 'load' 'indvar_flatten71_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %kr_1" [src/conv1.cpp:63]   --->   Operation 45 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln63 = add i6 %or_ln63_cast, i6 %zext_ln63" [src/conv1.cpp:63]   --->   Operation 46 'add' 'add_ln63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i6 %add_ln63" [src/conv1.cpp:63]   --->   Operation 47 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln63, i3 0" [src/conv1.cpp:63]   --->   Operation 48 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_1 = add i9 %p_shl, i9 %zext_ln63_1" [src/conv1.cpp:63]   --->   Operation 49 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i4 %kr_1" [src/conv1.cpp:54]   --->   Operation 50 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %kr_1" [src/conv1.cpp:54]   --->   Operation 51 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%empty = add i5 %zext_ln54, i5 %zext_ln50_1_cast" [src/conv1.cpp:54]   --->   Operation 52 'add' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln56_3 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %empty, i32 2, i32 4" [src/conv1.cpp:56]   --->   Operation 53 'partselect' 'lshr_ln56_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i3 %lshr_ln56_3" [src/conv1.cpp:58]   --->   Operation 54 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln58 = mul i11 %zext_ln58, i11 263" [src/conv1.cpp:58]   --->   Operation 55 'mul' 'mul_ln58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i4 %kc_1" [src/conv1.cpp:63]   --->   Operation 56 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln63_2 = add i9 %add_ln63_1, i9 %zext_ln63_2" [src/conv1.cpp:63]   --->   Operation 57 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i9 %add_ln63_2" [src/conv1.cpp:63]   --->   Operation 58 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %zext_ln63_3" [src/conv1.cpp:63]   --->   Operation 59 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %zext_ln63_3" [src/conv1.cpp:63]   --->   Operation 60 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:63]   --->   Operation 61 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:63]   --->   Operation 62 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln56 = or i4 %kc_1, i4 1" [src/conv1.cpp:56]   --->   Operation 63 'or' 'or_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.79ns)   --->   "%icmp_ln56 = icmp_ult  i4 %or_ln56, i4 9" [src/conv1.cpp:56]   --->   Operation 64 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln54 = icmp_eq  i6 %indvar_flatten71_load, i6 36" [src/conv1.cpp:54]   --->   Operation 65 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln54 = add i6 %indvar_flatten71_load, i6 1" [src/conv1.cpp:54]   --->   Operation 66 'add' 'add_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc53.3, void %for.inc56.3.exitStub" [src/conv1.cpp:54]   --->   Operation 67 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.79ns)   --->   "%add_ln54_1 = add i4 %kr_1, i4 1" [src/conv1.cpp:54]   --->   Operation 68 'add' 'add_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i4 %add_ln54_1" [src/conv1.cpp:63]   --->   Operation 69 'zext' 'zext_ln63_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%add_ln63_4 = add i6 %or_ln63_cast, i6 %zext_ln63_6" [src/conv1.cpp:63]   --->   Operation 70 'add' 'add_ln63_4' <Predicate = (!icmp_ln54)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i6 %add_ln63_4" [src/conv1.cpp:63]   --->   Operation 71 'zext' 'zext_ln63_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln63_4, i3 0" [src/conv1.cpp:63]   --->   Operation 72 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.77ns)   --->   "%add_ln63_5 = add i9 %p_shl1, i9 %zext_ln63_7" [src/conv1.cpp:63]   --->   Operation 73 'add' 'add_ln63_5' <Predicate = (!icmp_ln54)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i9 %add_ln63_5" [src/conv1.cpp:54]   --->   Operation 74 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.39ns)   --->   "%select_ln54 = select i1 %icmp_ln56, i4 %kr_1, i4 %add_ln54_1" [src/conv1.cpp:54]   --->   Operation 75 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i4 %select_ln54" [src/conv1.cpp:63]   --->   Operation 76 'zext' 'zext_ln63_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln63_6 = add i6 %or_ln63_cast, i6 %zext_ln63_8" [src/conv1.cpp:63]   --->   Operation 77 'add' 'add_ln63_6' <Predicate = (!icmp_ln54)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i4 %add_ln54_1" [src/conv1.cpp:54]   --->   Operation 78 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i4 %add_ln54_1" [src/conv1.cpp:54]   --->   Operation 79 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.79ns)   --->   "%p_mid169 = add i5 %zext_ln54_2, i5 %zext_ln50_1_cast" [src/conv1.cpp:54]   --->   Operation 80 'add' 'p_mid169' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln56_3_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %p_mid169, i32 2, i32 4" [src/conv1.cpp:56]   --->   Operation 81 'partselect' 'lshr_ln56_3_mid1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %zext_ln54_1" [src/conv1.cpp:63]   --->   Operation 82 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %zext_ln54_1" [src/conv1.cpp:63]   --->   Operation 83 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1" [src/conv1.cpp:63]   --->   Operation 84 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1" [src/conv1.cpp:63]   --->   Operation 85 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_1 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln56 = add i4 %kc_1, i4 2" [src/conv1.cpp:56]   --->   Operation 86 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.39ns)   --->   "%select_ln56 = select i1 %icmp_ln56, i4 %add_ln56, i4 2" [src/conv1.cpp:56]   --->   Operation 87 'select' 'select_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln56 = store i6 %add_ln54, i6 %indvar_flatten71" [src/conv1.cpp:56]   --->   Operation 88 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln56 = store i4 %select_ln54, i4 %kr" [src/conv1.cpp:56]   --->   Operation 89 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln56 = store i4 %select_ln56, i4 %kc" [src/conv1.cpp:56]   --->   Operation 90 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 91 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln58 = mul i11 %zext_ln58, i11 263" [src/conv1.cpp:58]   --->   Operation 91 'mul' 'mul_ln58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln61 = add i9 %zext_ln63_2, i9 %zext_ln52_9_cast" [src/conv1.cpp:61]   --->   Operation 92 'add' 'add_ln61' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:63]   --->   Operation 93 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 94 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:63]   --->   Operation 94 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load, i1 %trunc_ln_read" [src/conv1.cpp:63]   --->   Operation 95 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i6 %add_ln63_6" [src/conv1.cpp:63]   --->   Operation 96 'zext' 'zext_ln63_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln63_6, i3 0" [src/conv1.cpp:63]   --->   Operation 97 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_7 = add i9 %p_shl2, i9 %zext_ln63_9" [src/conv1.cpp:63]   --->   Operation 98 'add' 'add_ln63_7' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i3 %lshr_ln56_3_mid1" [src/conv1.cpp:54]   --->   Operation 99 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 100 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln54 = mul i11 %zext_ln54_3, i11 263" [src/conv1.cpp:54]   --->   Operation 100 'mul' 'mul_ln54' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.20ns)   --->   "%select_ln54_10 = select i1 %icmp_ln56, i3 %lshr_ln56_3, i3 %lshr_ln56_3_mid1" [src/conv1.cpp:54]   --->   Operation 101 'select' 'select_ln54_10' <Predicate = (!icmp_ln54)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1" [src/conv1.cpp:63]   --->   Operation 102 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 103 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1" [src/conv1.cpp:63]   --->   Operation 103 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%tmp_16_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1, i1 %trunc_ln_read" [src/conv1.cpp:63]   --->   Operation 104 'mux' 'tmp_16_mid1' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.39ns)   --->   "%select_ln54_12 = select i1 %icmp_ln56, i4 %or_ln56, i4 1" [src/conv1.cpp:54]   --->   Operation 105 'select' 'select_ln54_12' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i4 %select_ln54_12" [src/conv1.cpp:63]   --->   Operation 106 'zext' 'zext_ln63_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln63_9 = add i9 %add_ln63_7, i9 %zext_ln63_12" [src/conv1.cpp:63]   --->   Operation 107 'add' 'add_ln63_9' <Predicate = (!icmp_ln54)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i9 %add_ln63_9" [src/conv1.cpp:63]   --->   Operation 108 'zext' 'zext_ln63_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %zext_ln63_13" [src/conv1.cpp:63]   --->   Operation 109 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %zext_ln63_13" [src/conv1.cpp:63]   --->   Operation 110 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.76ns)   --->   "%add_ln61_1 = add i9 %zext_ln63_12, i9 %zext_ln52_9_cast" [src/conv1.cpp:61]   --->   Operation 111 'add' 'add_ln61_1' <Predicate = (!icmp_ln54)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2" [src/conv1.cpp:63]   --->   Operation 112 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 113 [2/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2" [src/conv1.cpp:63]   --->   Operation 113 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln58 = mul i11 %zext_ln58, i11 263" [src/conv1.cpp:58]   --->   Operation 114 'mul' 'mul_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i9 %add_ln61" [src/conv1.cpp:63]   --->   Operation 115 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_3 = add i11 %mul_ln58, i11 %zext_ln63_4" [src/conv1.cpp:63]   --->   Operation 116 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln54 = mul i11 %zext_ln54_3, i11 263" [src/conv1.cpp:54]   --->   Operation 117 'mul' 'mul_ln54' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i3 %select_ln54_10" [src/conv1.cpp:63]   --->   Operation 118 'zext' 'zext_ln63_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 119 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63 = mul i11 %zext_ln63_10, i11 263" [src/conv1.cpp:63]   --->   Operation 119 'mul' 'mul_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2" [src/conv1.cpp:63]   --->   Operation 120 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 121 [1/2] (1.23ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2" [src/conv1.cpp:63]   --->   Operation 121 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 122 [1/1] (0.42ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2, i1 %trunc_ln_read" [src/conv1.cpp:63]   --->   Operation 122 'mux' 'tmp_8' <Predicate = (!icmp_ln54)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 123 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_3 = add i11 %mul_ln58, i11 %zext_ln63_4" [src/conv1.cpp:63]   --->   Operation 123 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i11 %add_ln63_3" [src/conv1.cpp:63]   --->   Operation 124 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_40 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln63_5" [src/conv1.cpp:63]   --->   Operation 125 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_41 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln63_5" [src/conv1.cpp:63]   --->   Operation 126 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_42 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln63_5" [src/conv1.cpp:63]   --->   Operation 127 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_43 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln63_5" [src/conv1.cpp:63]   --->   Operation 128 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_44 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_40" [src/conv1.cpp:63]   --->   Operation 129 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 130 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_45 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_42" [src/conv1.cpp:63]   --->   Operation 130 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 131 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_46 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_43" [src/conv1.cpp:63]   --->   Operation 131 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 132 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_47 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_41" [src/conv1.cpp:63]   --->   Operation 132 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_4 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln54 = mul i11 %zext_ln54_3, i11 263" [src/conv1.cpp:54]   --->   Operation 133 'mul' 'mul_ln54' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63 = mul i11 %zext_ln63_10, i11 263" [src/conv1.cpp:63]   --->   Operation 134 'mul' 'mul_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_8 = add i11 %mul_ln54, i11 %zext_ln52_8_cast" [src/conv1.cpp:63]   --->   Operation 135 'add' 'add_ln63_8' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 136 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_44 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_40" [src/conv1.cpp:63]   --->   Operation 136 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 137 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_45 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_42" [src/conv1.cpp:63]   --->   Operation 137 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 138 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_46 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_43" [src/conv1.cpp:63]   --->   Operation 138 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 139 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_47 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_41" [src/conv1.cpp:63]   --->   Operation 139 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 140 [1/1] (0.52ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_47, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_45, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_46, i2 %trunc_ln54" [src/conv1.cpp:63]   --->   Operation 140 'mux' 'tmp_7' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63 = mul i11 %zext_ln63_10, i11 263" [src/conv1.cpp:63]   --->   Operation 141 'mul' 'mul_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_8 = add i11 %mul_ln54, i11 %zext_ln52_8_cast" [src/conv1.cpp:63]   --->   Operation 142 'add' 'add_ln63_8' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i11 %add_ln63_8" [src/conv1.cpp:63]   --->   Operation 143 'zext' 'zext_ln63_11' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_48 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln63_11" [src/conv1.cpp:63]   --->   Operation 144 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_48' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_49 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln63_11" [src/conv1.cpp:63]   --->   Operation 145 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_49' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_50 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln63_11" [src/conv1.cpp:63]   --->   Operation 146 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_50' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_51 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln63_11" [src/conv1.cpp:63]   --->   Operation 147 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_51' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_52 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_48" [src/conv1.cpp:63]   --->   Operation 148 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_52' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 149 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_53 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_50" [src/conv1.cpp:63]   --->   Operation 149 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_53' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 150 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_54 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_51" [src/conv1.cpp:63]   --->   Operation 150 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_54' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 151 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_55 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_49" [src/conv1.cpp:63]   --->   Operation 151 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_55' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i9 %add_ln61_1" [src/conv1.cpp:63]   --->   Operation 152 'zext' 'zext_ln63_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 153 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_10 = add i11 %mul_ln63, i11 %zext_ln63_14" [src/conv1.cpp:63]   --->   Operation 153 'add' 'add_ln63_10' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : [1/1] (0.96ns)   --->   Input mux for Operation 154 '%mul_3 = fmul i32 %tmp_s, i32 %tmp_7'
ST_6 : Operation 154 [3/3] (6.05ns)   --->   "%mul_3 = fmul i32 %tmp_s, i32 %tmp_7" [src/conv1.cpp:63]   --->   Operation 154 'fmul' 'mul_3' <Predicate = true> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.17ns)   --->   "%select_ln54_9 = select i1 %icmp_ln56, i2 %trunc_ln54, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 155 'select' 'select_ln54_9' <Predicate = (!icmp_ln54)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_52 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_48" [src/conv1.cpp:63]   --->   Operation 156 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_52' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 157 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_53 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_50" [src/conv1.cpp:63]   --->   Operation 157 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_53' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 158 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_54 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_51" [src/conv1.cpp:63]   --->   Operation 158 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_54' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 159 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_55 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_49" [src/conv1.cpp:63]   --->   Operation 159 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_55' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 160 [1/1] (0.52ns)   --->   "%tmp_17_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_55, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_52, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_53, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_54, i2 %trunc_ln54_1" [src/conv1.cpp:63]   --->   Operation 160 'mux' 'tmp_17_mid1' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_10 = add i11 %mul_ln63, i11 %zext_ln63_14" [src/conv1.cpp:63]   --->   Operation 161 'add' 'add_ln63_10' <Predicate = (!icmp_ln54)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i11 %add_ln63_10" [src/conv1.cpp:63]   --->   Operation 162 'zext' 'zext_ln63_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_56 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln63_15" [src/conv1.cpp:63]   --->   Operation 163 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_57 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln63_15" [src/conv1.cpp:63]   --->   Operation 164 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_58 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln63_15" [src/conv1.cpp:63]   --->   Operation 165 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_59 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln63_15" [src/conv1.cpp:63]   --->   Operation 166 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 167 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_60 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56" [src/conv1.cpp:63]   --->   Operation 167 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_60' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 168 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_61 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58" [src/conv1.cpp:63]   --->   Operation 168 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_61' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 169 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_62 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59" [src/conv1.cpp:63]   --->   Operation 169 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_62' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_6 : Operation 170 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_63 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57" [src/conv1.cpp:63]   --->   Operation 170 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_63' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 171 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %tmp_s, i32 %tmp_7" [src/conv1.cpp:63]   --->   Operation 171 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.96ns)   --->   Input mux for Operation 172 '%mul_3_mid1 = fmul i32 %tmp_16_mid1, i32 %tmp_17_mid1'
ST_7 : Operation 172 [3/3] (6.05ns)   --->   "%mul_3_mid1 = fmul i32 %tmp_16_mid1, i32 %tmp_17_mid1" [src/conv1.cpp:63]   --->   Operation 172 'fmul' 'mul_3_mid1' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_60 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56" [src/conv1.cpp:63]   --->   Operation 173 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_60' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 174 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_61 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58" [src/conv1.cpp:63]   --->   Operation 174 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_61' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 175 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_62 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59" [src/conv1.cpp:63]   --->   Operation 175 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_62' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 176 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_63 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57" [src/conv1.cpp:63]   --->   Operation 176 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_63' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_7 : Operation 177 [1/1] (0.52ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_60, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_61, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_62, i2 %select_ln54_9" [src/conv1.cpp:63]   --->   Operation 177 'mux' 'tmp_9' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 178 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %tmp_s, i32 %tmp_7" [src/conv1.cpp:63]   --->   Operation 178 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [2/3] (7.01ns)   --->   "%mul_3_mid1 = fmul i32 %tmp_16_mid1, i32 %tmp_17_mid1" [src/conv1.cpp:63]   --->   Operation 179 'fmul' 'mul_3_mid1' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.96ns)   --->   Input mux for Operation 180 '%mul_3_1 = fmul i32 %tmp_8, i32 %tmp_9'
ST_8 : Operation 180 [3/3] (6.05ns)   --->   "%mul_3_1 = fmul i32 %tmp_8, i32 %tmp_9" [src/conv1.cpp:63]   --->   Operation 180 'fmul' 'mul_3_1' <Predicate = (!icmp_ln54)> <Delay = 6.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%add52_3_129_load = load i32 %add52_3_129" [src/conv1.cpp:63]   --->   Operation 181 'load' 'add52_3_129_load' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (0.80ns)   --->   Input mux for Operation 182 '%add52_3 = fadd i32 %add52_3_129_load, i32 %mul_3'
ST_9 : Operation 182 [4/4] (5.62ns)   --->   "%add52_3 = fadd i32 %add52_3_129_load, i32 %mul_3" [src/conv1.cpp:63]   --->   Operation 182 'fadd' 'add52_3' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/3] (7.01ns)   --->   "%mul_3_mid1 = fmul i32 %tmp_16_mid1, i32 %tmp_17_mid1" [src/conv1.cpp:63]   --->   Operation 183 'fmul' 'mul_3_mid1' <Predicate = (!icmp_ln54 & !icmp_ln56)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %tmp_8, i32 %tmp_9" [src/conv1.cpp:63]   --->   Operation 184 'fmul' 'mul_3_1' <Predicate = (!icmp_ln54)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 185 [3/4] (6.43ns)   --->   "%add52_3 = fadd i32 %add52_3_129_load, i32 %mul_3" [src/conv1.cpp:63]   --->   Operation 185 'fadd' 'add52_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %tmp_8, i32 %tmp_9" [src/conv1.cpp:63]   --->   Operation 186 'fmul' 'mul_3_1' <Predicate = (!icmp_ln54)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 187 [2/4] (6.43ns)   --->   "%add52_3 = fadd i32 %add52_3_129_load, i32 %mul_3" [src/conv1.cpp:63]   --->   Operation 187 'fadd' 'add52_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 12, i32 0, i32 0, i32 0, void @empty_14" [src/conv1.cpp:58]   --->   Operation 188 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/4] (6.43ns)   --->   "%add52_3 = fadd i32 %add52_3_129_load, i32 %mul_3" [src/conv1.cpp:63]   --->   Operation 189 'fadd' 'add52_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add52_3_out, i32 %add52_3" [src/conv1.cpp:63]   --->   Operation 204 'write' 'write_ln63' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 205 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : [1/1] (0.80ns)   --->   Input mux for Operation 190 '%add52_3_mid1 = fadd i32 %add52_3, i32 %mul_3_mid1'
ST_13 : Operation 190 [4/4] (5.62ns)   --->   "%add52_3_mid1 = fadd i32 %add52_3, i32 %mul_3_mid1" [src/conv1.cpp:63]   --->   Operation 190 'fadd' 'add52_3_mid1' <Predicate = (!icmp_ln56)> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 191 [3/4] (6.43ns)   --->   "%add52_3_mid1 = fadd i32 %add52_3, i32 %mul_3_mid1" [src/conv1.cpp:63]   --->   Operation 191 'fadd' 'add52_3_mid1' <Predicate = (!icmp_ln56)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 192 [2/4] (6.43ns)   --->   "%add52_3_mid1 = fadd i32 %add52_3, i32 %mul_3_mid1" [src/conv1.cpp:63]   --->   Operation 192 'fadd' 'add52_3_mid1' <Predicate = (!icmp_ln56)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.88>
ST_16 : Operation 193 [1/4] (6.43ns)   --->   "%add52_3_mid1 = fadd i32 %add52_3, i32 %mul_3_mid1" [src/conv1.cpp:63]   --->   Operation 193 'fadd' 'add52_3_mid1' <Predicate = (!icmp_ln56)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.44ns)   --->   "%select_ln54_11 = select i1 %icmp_ln56, i32 %add52_3, i32 %add52_3_mid1" [src/conv1.cpp:54]   --->   Operation 194 'select' 'select_ln54_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : [1/1] (0.80ns)   --->   Input mux for Operation 195 '%add52_3_1 = fadd i32 %select_ln54_11, i32 %mul_3_1'
ST_17 : Operation 195 [4/4] (5.62ns)   --->   "%add52_3_1 = fadd i32 %select_ln54_11, i32 %mul_3_1" [src/conv1.cpp:63]   --->   Operation 195 'fadd' 'add52_3_1' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 196 [3/4] (6.43ns)   --->   "%add52_3_1 = fadd i32 %select_ln54_11, i32 %mul_3_1" [src/conv1.cpp:63]   --->   Operation 196 'fadd' 'add52_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 197 [2/4] (6.43ns)   --->   "%add52_3_1 = fadd i32 %select_ln54_11, i32 %mul_3_1" [src/conv1.cpp:63]   --->   Operation 197 'fadd' 'add52_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.86>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 198 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 199 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 12, i32 0, i32 0, i32 0, void @empty_14" [src/conv1.cpp:58]   --->   Operation 200 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/4] (6.43ns)   --->   "%add52_3_1 = fadd i32 %select_ln54_11, i32 %mul_3_1" [src/conv1.cpp:63]   --->   Operation 201 'fadd' 'add52_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %add52_3_1, i32 %add52_3_129" [src/conv1.cpp:56]   --->   Operation 202 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.3.0.split" [src/conv1.cpp:56]   --->   Operation 203 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.599ns
The critical path consists of the following:
	'alloca' operation ('kr') [16]  (0.000 ns)
	'load' operation ('kr', src/conv1.cpp:54) on local variable 'kr' [36]  (0.000 ns)
	'add' operation ('add_ln54_1', src/conv1.cpp:54) [79]  (0.797 ns)
	'add' operation ('add_ln63_4', src/conv1.cpp:63) [83]  (0.789 ns)
	'add' operation ('add_ln63_5', src/conv1.cpp:63) [86]  (0.776 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1', src/conv1.cpp:63) [104]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1', src/conv1.cpp:63) on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0' [113]  (1.237 ns)

 <State 2>: 2.634ns
The critical path consists of the following:
	'select' operation ('select_ln54_12', src/conv1.cpp:54) [124]  (0.391 ns)
	'add' operation ('add_ln63_9', src/conv1.cpp:63) [126]  (1.006 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2', src/conv1.cpp:63) [128]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2', src/conv1.cpp:63) on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0' [138]  (1.237 ns)

 <State 3>: 1.664ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2', src/conv1.cpp:63) on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0' [138]  (1.237 ns)
	'mux' operation ('tmp_8', src/conv1.cpp:63) [140]  (0.427 ns)

 <State 4>: 1.882ns
The critical path consists of the following:
	'add' operation of DSP[57] ('add_ln63_3', src/conv1.cpp:63) [57]  (0.645 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_40', src/conv1.cpp:63) [59]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_44', src/conv1.cpp:63) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' [66]  (1.237 ns)

 <State 5>: 1.882ns
The critical path consists of the following:
	'add' operation of DSP[107] ('add_ln63_8', src/conv1.cpp:63) [107]  (0.645 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_48', src/conv1.cpp:63) [109]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_52', src/conv1.cpp:63) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' [116]  (1.237 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.961 ns)
'fmul' operation ('mul_3', src/conv1.cpp:63) [71]  (6.055 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv1.cpp:63) [71]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv1.cpp:63) [71]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_mid1', src/conv1.cpp:63) [121]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_1', src/conv1.cpp:63) [146]  (7.016 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3', src/conv1.cpp:63) [72]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3', src/conv1.cpp:63) [72]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.810 ns)
'fadd' operation ('add52_3_mid1', src/conv1.cpp:63) [122]  (5.627 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_mid1', src/conv1.cpp:63) [122]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_mid1', src/conv1.cpp:63) [122]  (6.437 ns)

 <State 16>: 6.886ns
The critical path consists of the following:
	'fadd' operation ('add52_3_mid1', src/conv1.cpp:63) [122]  (6.437 ns)
	'select' operation ('select_ln54_11', src/conv1.cpp:54) [123]  (0.449 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.810 ns)
'fadd' operation ('add52_3_1', src/conv1.cpp:63) [147]  (5.627 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_1', src/conv1.cpp:63) [147]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_1', src/conv1.cpp:63) [147]  (6.437 ns)

 <State 20>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('add52_3_1', src/conv1.cpp:63) [147]  (6.437 ns)
	'store' operation ('store_ln56', src/conv1.cpp:56) of variable 'add52_3_1', src/conv1.cpp:63 on local variable 'add52_3_129' [153]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
