Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Sep 11 09:05:24 2019
| Host         : zmsilx-localhost running 64-bit Fedora release 30 (Thirty)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'proc_system_rst_Clk_100M_0'

1. Summary
----------

SUCCESS in the conversion of proc_system_rst_Clk_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Sep 11 09:05:24 2019
| Host         : zmsilx-localhost running 64-bit Fedora release 30 (Thirty)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'proc_system_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the conversion of proc_system_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Sep 11 09:05:24 2019
| Host         : zmsilx-localhost running 64-bit Fedora release 30 (Thirty)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'proc_system_axi_quad_spi_0_0'

1. Summary
----------

SUCCESS in the conversion of proc_system_axi_quad_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 14)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Sep 11 09:05:24 2019
| Host         : zmsilx-localhost running 64-bit Fedora release 30 (Thirty)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'proc_system_axi_gpio_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of proc_system_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 17)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'leds_8bits' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'leds_8bits' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'proc_system_axi_gpio_0_0' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_gpio:2.0 -user_name proc_system_axi_gpio_0_0
set_property -dict "\
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_INPUTS_2 {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {0} \
  CONFIG.C_DOUT_DEFAULT {0x00000000} \
  CONFIG.C_DOUT_DEFAULT_2 {0x00000000} \
  CONFIG.C_GPIO2_WIDTH {32} \
  CONFIG.C_GPIO_WIDTH {8} \
  CONFIG.C_INTERRUPT_PRESENT {0} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_TRI_DEFAULT {0xFFFFFFFF} \
  CONFIG.C_TRI_DEFAULT_2 {0xFFFFFFFF} \
  CONFIG.Component_Name {proc_system_axi_gpio_0_0} \
  CONFIG.GPIO.BOARD.ASSOCIATED_PARAM {GPIO_BOARD_INTERFACE} \
  CONFIG.GPIO2_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO_BOARD_INTERFACE {leds_8bits} \
  CONFIG.S_AXI.ADDR_WIDTH {9} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {proc_system_Clk} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {0} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.000} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_ACLK.CLK_DOMAIN {proc_system_Clk} \
  CONFIG.S_AXI_ACLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_ACLK.PHASE {0.000} \
  CONFIG.S_AXI_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.USE_BOARD_FLOW {true} " [get_ips proc_system_axi_gpio_0_0]


