# Verification-Validation-FPGA-
Digital Design, Verification, Validation

1. Digital system building blocks.
2. Data path and control units.
3. Digital system design at register transfer level (RTL).
4. Verilog hardware description language (HDL) for design and verification.
5. Contemporary design flow and methodology.
6. Lab experiments using industry standard EDA tools and field programmable gate array (FPGA) devices.

# Module Results
## Somthing
1. [AND_OR](https://github.com/cdalag/Verification-Validation-FPGA-/blob/master/Module%20AND_OR/Images%2C%20Tables%2C%20and%20Waveforms.md#module-and_or)
