<div id="pfe2" class="pf w0 h0" data-page-no="e2"><div class="pc pce2 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bge2.png"/><div class="t m0 x5f h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 13-7.<span class="_ _1a"> </span>Power mode transition triggers (continued)</div><div class="t m0 xb9 h10 y22f ff1 fs4 fc0 sc0 ls0 ws0">Transition #<span class="_ _51"> </span>From<span class="_ _7f"> </span>To<span class="_ _49"> </span>Trigger conditions</div><div class="t m0 x37 h17 y230 ff2 fs4 fc0 sc0 ls0 ws0">2<span class="_ _79"> </span>RUN<span class="_ _19d"> </span>STOP<span class="_ _41"> </span>PMCTRL[RUNM]=00, PMCTRL[STOPM]=000<span class="fs9 fc1 v4">2</span></div><div class="t m0 x2d h7 y8e0 ff2 fs4 fc0 sc0 ls0 ws0">Sleep-now or sleep-on-exit modes entered with SLEEPDEEP</div><div class="t m0 x2d h7 y8e1 ff2 fs4 fc0 sc0 ls0 ws0">set, which is controlled in System Control Register in ARM</div><div class="t m0 x2d h7 yb90 ff2 fs4 fc0 sc0 ls0">core.</div><div class="t m0 x2d h17 yb91 ff2 fs4 fc0 sc0 ls0 ws0">See note.<span class="fs9 fc1 v4">1</span></div><div class="t m0 x8c h7 y1426 ff2 fs4 fc0 sc0 ls0 ws0">STOP<span class="_ _19d"> </span>RUN<span class="_ _3c"> </span>Interrupt or Reset</div><div class="t m0 x37 h7 y1427 ff2 fs4 fc0 sc0 ls0 ws0">3<span class="_ _79"> </span>RUN<span class="_ _97"> </span>VLPR<span class="_ _f4"> </span>The core, system, bus and flash clock frequencies are</div><div class="t m0 x2d h7 y1428 ff2 fs4 fc0 sc0 ls0 ws0">restricted in this mode. See the Power Management chapter</div><div class="t m0 x2d h7 y1429 ff2 fs4 fc0 sc0 ls0 ws0">for the maximum allowable frequencies.</div><div class="t m0 x2d h7 y142a ff2 fs4 fc0 sc0 ls0 ws0">Set PMPROT[AVLP]=1, PMCTRL[RUNM]=10.</div><div class="t m0 x8c h7 y91f ff2 fs4 fc0 sc0 ls0 ws0">VLPR<span class="_ _97"> </span>RUN<span class="_ _3c"> </span>Set PMCTRL[RUNM]=00 or</div><div class="t m0 x2d h7 y142b ff2 fs4 fc0 sc0 ls0">Reset.</div><div class="t m0 x37 h7 y142c ff2 fs4 fc0 sc0 ls0 ws0">4<span class="_ _81"> </span>VLPR<span class="_ _131"> </span>VLPW<span class="_ _9d"> </span>Sleep-now or sleep-on-exit modes entered with SLEEPDEEP</div><div class="t m0 x2d h7 y142d ff2 fs4 fc0 sc0 ls0 ws0">clear, which is controlled in System Control Register in ARM</div><div class="t m0 x2d h7 y142e ff2 fs4 fc0 sc0 ls0">core.</div><div class="t m0 x2d h17 y142f ff2 fs4 fc0 sc0 ls0 ws0">See note.<span class="fs9 fc1 v4">1</span></div><div class="t m0 x8c h7 y1430 ff2 fs4 fc0 sc0 ls0 ws293">VLPW<span class="_ _4f"> </span>VLPR Interrupt</div><div class="t m0 x37 h7 y1431 ff2 fs4 fc0 sc0 ls0 ws294">5<span class="_ _111"> </span>VLPW<span class="_ _61"> </span>RUN Reset</div><div class="t m0 x37 h17 yf10 ff2 fs4 fc0 sc0 ls0 ws295">6<span class="_ _81"> </span>VLPR<span class="_ _34"> </span>VLPS PMCTRL[STOPM]=000<span class="fs9 fc1 ws1a4 v4">3</span><span class="ws0"> or 010,</span></div><div class="t m0 x2d h7 y1432 ff2 fs4 fc0 sc0 ls0 ws0">Sleep-now or sleep-on-exit modes entered with SLEEPDEEP</div><div class="t m0 x2d h7 y1433 ff2 fs4 fc0 sc0 ls0 ws0">set, which is controlled in System Control Register in ARM</div><div class="t m0 x2d h7 y1434 ff2 fs4 fc0 sc0 ls0">core.</div><div class="t m0 x2d h17 y1435 ff2 fs4 fc0 sc0 ls0 ws0">See note.<span class="fs9 fc1 v4">1</span></div><div class="t m0 x8c h7 y1436 ff2 fs4 fc0 sc0 ls0 ws293">VLPS<span class="_ _ab"> </span>VLPR Interrupt</div><div class="t m0 x2d h10 y1437 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">If VLPS was entered directly from RUN, hardware</span></div><div class="t m0 xfe h7 y1438 ff2 fs4 fc0 sc0 ls0 ws0">will not allow this transition and will force exit back to</div><div class="t m0 xfe h7 y1439 ff2 fs4 fc0 sc0 ls0">RUN</div><div class="t m0 x37 h7 ybaa ff2 fs4 fc0 sc0 ls0 ws0">7<span class="_ _79"> </span>RUN<span class="_ _97"> </span>VLPS<span class="_ _25"> </span>PMPROT[AVLP]=1, PMCTRL[STOPM]=010,</div><div class="t m0 x2d h7 ybab ff2 fs4 fc0 sc0 ls0 ws0">Sleep-now or sleep-on-exit modes entered with SLEEPDEEP</div><div class="t m0 x2d h7 ybac ff2 fs4 fc0 sc0 ls0 ws0">set, which is controlled in System Control Register in ARM</div><div class="t m0 x2d h7 ybad ff2 fs4 fc0 sc0 ls0">core.</div><div class="t m0 x2d h17 y143a ff2 fs4 fc0 sc0 ls0 ws0">See note.<span class="fs9 fc1 v4">1</span></div><div class="t m0 x8c h7 y143b ff2 fs4 fc0 sc0 ls0 ws0">VLPS<span class="_ _13a"> </span>RUN<span class="_ _3e"> </span>Interrupt and VLPS mode was entered directly from RUN or</div><div class="t m0 x2d h7 y143c ff2 fs4 fc0 sc0 ls0">Reset</div><div class="t m0 x37 h7 y143d ff2 fs4 fc0 sc0 ls0 ws0">8<span class="_ _79"> </span>RUN<span class="_ _ab"> </span>VLLSx<span class="_ _2d"> </span>PMPROT[AVLLS]=1, PMCTRL[STOPM]=100,</div><div class="t m0 x2d h7 y143e ff2 fs4 fc0 sc0 ls0 ws0">STOPCTRL[VLLSM]=x (VLLSx), Sleep-now or sleep-on-exit</div><div class="t m0 x2d h7 y143f ff2 fs4 fc0 sc0 ls0 ws0">modes entered with SLEEPDEEP set, which is controlled in</div><div class="t m0 x2d h7 y1440 ff2 fs4 fc0 sc0 ls0 ws0">System Control Register in ARM core.</div><div class="t m0 x3b h7 y1441 ff2 fs4 fc0 sc0 ls0 ws0">VLLSx<span class="_ _34"> </span>RUN<span class="_ _3c"> </span>Wakeup from enabled LLWU input source or RESET pin</div><div class="t m0 x37 h7 y1442 ff2 fs4 fc0 sc0 ls0 ws0">9<span class="_ _81"> </span>VLPR<span class="_ _63"> </span>VLLSx<span class="_ _164"> </span>PMPROT[AVLLS]=1, PMCTRL[STOPM]=100,</div><div class="t m0 x2d h7 y1443 ff2 fs4 fc0 sc0 ls0 ws0">STOPCTRL[VLLSM]=x (VLLSx), Sleep-now or sleep-on-exit</div><div class="t m0 x2d h7 y1444 ff2 fs4 fc0 sc0 ls0 ws0">modes entered with SLEEPDEEP set, which is controlled in</div><div class="t m0 x2d h7 y1445 ff2 fs4 fc0 sc0 ls0 ws0">System Control Register in ARM core.</div><div class="t m0 x1b h7 y1446 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">226<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pfe3" data-dest-detail='[227,"XYZ",null,569.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:491.787000px;bottom:679.641000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe3" data-dest-detail='[227,"XYZ",null,580.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:346.779000px;bottom:624.841000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe3" data-dest-detail='[227,"XYZ",null,580.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:346.779000px;bottom:624.841000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe3" data-dest-detail='[227,"XYZ",null,580.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:346.779000px;bottom:469.641000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe3" data-dest-detail='[227,"XYZ",null,580.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:346.779000px;bottom:469.641000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe3" data-dest-detail='[227,"XYZ",null,558.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:402.525000px;bottom:423.141000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe3" data-dest-detail='[227,"XYZ",null,580.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:346.779000px;bottom:368.341000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe3" data-dest-detail='[227,"XYZ",null,580.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:346.779000px;bottom:368.341000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe3" data-dest-detail='[227,"XYZ",null,580.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:346.779000px;bottom:244.141000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe3" data-dest-detail='[227,"XYZ",null,580.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:346.779000px;bottom:244.141000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
