Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.Rand_Gen_8
Compiling module xil_defaultlib.top_Rand_Gen_8_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
