{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759729188879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759729188879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  6 11:09:48 2025 " "Processing started: Mon Oct  6 11:09:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759729188879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1759729188879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --convert_bdf_to_verilog=\"C:/Users/vjrai/Documents/SC8bCPU/CPU v3/ALU.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --convert_bdf_to_verilog=\"C:/Users/vjrai/Documents/SC8bCPU/CPU v3/ALU.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1759729188879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759729189090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759729189090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1759729189104 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "AS " "Converted elements in bus name \"AS\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[2..0\] AS2..0 " "Converted element name(s) from \"AS\[2..0\]\" to \"AS2..0\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/alu.bdf" { { 544 1104 1151 560 "AS\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1759729189105 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[2\] AS2 " "Converted element name(s) from \"AS\[2\]\" to \"AS2\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/alu.bdf" { { 448 976 1104 464 "AS\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1759729189105 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[1\] AS1 " "Converted element name(s) from \"AS\[1\]\" to \"AS1\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/alu.bdf" { { 464 976 1104 480 "AS\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1759729189105 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[0\] AS0 " "Converted element name(s) from \"AS\[0\]\" to \"AS0\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/alu.bdf" { { 480 976 1104 496 "AS\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1759729189105 ""}  } { { "alu.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/alu.bdf" { { 544 1104 1151 560 "AS\[2..0\]" "" } { 448 976 1104 464 "AS\[2\]" "" } { 464 976 1104 480 "AS\[1\]" "" } { 480 976 1104 496 "AS\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Design Software" 0 -1 1759729189105 ""}
{ "Error" "EGDFX_ILLEGAL_NAME_IN_VERILOG" "" "Design file contains illegal characters for Verilog HDL" {  } { { "alu.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/alu.bdf" { { 312 216 384 328 "ADD/SUB" "" } } } }  } 0 275069 "Design file contains illegal characters for Verilog HDL" 0 0 "Design Software" 0 -1 1759729189106 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1759729189107 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 2 s 5 s Quartus Prime " "Quartus Prime Create Verilog File was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759729189124 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  6 11:09:49 2025 " "Processing ended: Mon Oct  6 11:09:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759729189124 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759729189124 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759729189124 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1759729189124 ""}
