{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665993142886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665993142886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 02:52:22 2022 " "Processing started: Mon Oct 17 02:52:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665993142886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993142886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993142886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665993143138 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1665993143138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/unnamed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/synthesis/unnamed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unnamed-rtl " "Found design unit 1: unnamed-rtl" {  } { { "ADC/synthesis/unnamed.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/unnamed.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148456 ""} { "Info" "ISGN_ENTITY_NAME" "1 unnamed " "Found entity 1: unnamed" {  } { { "ADC/synthesis/unnamed.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/unnamed.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148462 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665993148464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/unnamed_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/unnamed_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed_adc_mega_0 " "Found entity 1: unnamed_adc_mega_0" {  } { { "ADC/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/unnamed_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/sdramtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdramtest/synthesis/sdramtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAMtest-rtl " "Found design unit 1: SDRAMtest-rtl" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148479 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest " "Found entity 1: SDRAMtest" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/sdramtest_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/sdramtest_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest_mm_interconnect_0 " "Found entity 1: SDRAMtest_mm_interconnect_0" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/sdramtest_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/sdramtest_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest_sys_sdram_pll_0 " "Found entity 1: SDRAMtest_sys_sdram_pll_0" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/sdramtest_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file sdramtest/synthesis/submodules/sdramtest_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest_new_sdram_controller_0_input_efifo_module " "Found entity 1: SDRAMtest_new_sdram_controller_0_input_efifo_module" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148491 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDRAMtest_new_sdram_controller_0 " "Found entity 2: SDRAMtest_new_sdram_controller_0" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test2-bh " "Found design unit 1: test2-bh" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148492 ""} { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148492 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665993148504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665993148504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665993148504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665993148505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test2 " "Elaborating entity \"test2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665993148531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset test2.vhd(38) " "Verilog HDL or VHDL warning at test2.vhd(38): object \"reset\" assigned a value but never read" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665993148532 "|test2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Abajo test2.vhd(51) " "VHDL Signal Declaration warning at test2.vhd(51): used implicit default value for signal \"Abajo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665993148532 "|test2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aumentar test2.vhd(51) " "Verilog HDL or VHDL warning at test2.vhd(51): object \"Aumentar\" assigned a value but never read" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665993148532 "|test2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Disminuir test2.vhd(51) " "Verilog HDL or VHDL warning at test2.vhd(51): object \"Disminuir\" assigned a value but never read" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665993148532 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DE10Reset test2.vhd(158) " "VHDL Process Statement warning at test2.vhd(158): signal \"DE10Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993148533 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waitrequest test2.vhd(169) " "VHDL Process Statement warning at test2.vhd(169): signal \"waitrequest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993148533 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOUT test2.vhd(171) " "VHDL Process Statement warning at test2.vhd(171): signal \"dataOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993148533 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waitrequest test2.vhd(184) " "VHDL Process Statement warning at test2.vhd(184): signal \"waitrequest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993148533 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waitrequest test2.vhd(195) " "VHDL Process Statement warning at test2.vhd(195): signal \"waitrequest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993148533 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memaddress test2.vhd(197) " "VHDL Process Statement warning at test2.vhd(197): signal \"memaddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993148533 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waitrequest test2.vhd(202) " "VHDL Process Statement warning at test2.vhd(202): signal \"waitrequest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993148533 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memaddress test2.vhd(203) " "VHDL Process Statement warning at test2.vhd(203): signal \"memaddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993148533 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_n test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"reset_n\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993148534 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memaddress test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"memaddress\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993148534 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readrequest test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"readrequest\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993148534 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writerequest test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"writerequest\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993148534 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_out test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"led_out\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993148534 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataIN test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"dataIN\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993148534 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[0\] test2.vhd(141) " "Inferred latch for \"dataIN\[0\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148535 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[1\] test2.vhd(141) " "Inferred latch for \"dataIN\[1\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148535 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[2\] test2.vhd(141) " "Inferred latch for \"dataIN\[2\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148535 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[3\] test2.vhd(141) " "Inferred latch for \"dataIN\[3\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148535 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[4\] test2.vhd(141) " "Inferred latch for \"dataIN\[4\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148535 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[5\] test2.vhd(141) " "Inferred latch for \"dataIN\[5\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[6\] test2.vhd(141) " "Inferred latch for \"dataIN\[6\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[7\] test2.vhd(141) " "Inferred latch for \"dataIN\[7\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[8\] test2.vhd(141) " "Inferred latch for \"dataIN\[8\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[9\] test2.vhd(141) " "Inferred latch for \"dataIN\[9\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[10\] test2.vhd(141) " "Inferred latch for \"dataIN\[10\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[11\] test2.vhd(141) " "Inferred latch for \"dataIN\[11\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[12\] test2.vhd(141) " "Inferred latch for \"dataIN\[12\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[13\] test2.vhd(141) " "Inferred latch for \"dataIN\[13\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[14\] test2.vhd(141) " "Inferred latch for \"dataIN\[14\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[15\] test2.vhd(141) " "Inferred latch for \"dataIN\[15\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[0\] test2.vhd(141) " "Inferred latch for \"led_out\[0\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[1\] test2.vhd(141) " "Inferred latch for \"led_out\[1\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[2\] test2.vhd(141) " "Inferred latch for \"led_out\[2\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[3\] test2.vhd(141) " "Inferred latch for \"led_out\[3\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[4\] test2.vhd(141) " "Inferred latch for \"led_out\[4\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[5\] test2.vhd(141) " "Inferred latch for \"led_out\[5\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[6\] test2.vhd(141) " "Inferred latch for \"led_out\[6\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[7\] test2.vhd(141) " "Inferred latch for \"led_out\[7\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[8\] test2.vhd(141) " "Inferred latch for \"led_out\[8\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[9\] test2.vhd(141) " "Inferred latch for \"led_out\[9\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[10\] test2.vhd(141) " "Inferred latch for \"led_out\[10\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[11\] test2.vhd(141) " "Inferred latch for \"led_out\[11\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[12\] test2.vhd(141) " "Inferred latch for \"led_out\[12\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[13\] test2.vhd(141) " "Inferred latch for \"led_out\[13\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[14\] test2.vhd(141) " "Inferred latch for \"led_out\[14\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148536 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[15\] test2.vhd(141) " "Inferred latch for \"led_out\[15\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writerequest test2.vhd(141) " "Inferred latch for \"writerequest\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readrequest test2.vhd(141) " "Inferred latch for \"readrequest\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[0\] test2.vhd(141) " "Inferred latch for \"memaddress\[0\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[1\] test2.vhd(141) " "Inferred latch for \"memaddress\[1\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[2\] test2.vhd(141) " "Inferred latch for \"memaddress\[2\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[3\] test2.vhd(141) " "Inferred latch for \"memaddress\[3\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[4\] test2.vhd(141) " "Inferred latch for \"memaddress\[4\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[5\] test2.vhd(141) " "Inferred latch for \"memaddress\[5\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[6\] test2.vhd(141) " "Inferred latch for \"memaddress\[6\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[7\] test2.vhd(141) " "Inferred latch for \"memaddress\[7\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[8\] test2.vhd(141) " "Inferred latch for \"memaddress\[8\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[9\] test2.vhd(141) " "Inferred latch for \"memaddress\[9\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[10\] test2.vhd(141) " "Inferred latch for \"memaddress\[10\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[11\] test2.vhd(141) " "Inferred latch for \"memaddress\[11\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[12\] test2.vhd(141) " "Inferred latch for \"memaddress\[12\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[13\] test2.vhd(141) " "Inferred latch for \"memaddress\[13\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[14\] test2.vhd(141) " "Inferred latch for \"memaddress\[14\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[15\] test2.vhd(141) " "Inferred latch for \"memaddress\[15\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[16\] test2.vhd(141) " "Inferred latch for \"memaddress\[16\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[17\] test2.vhd(141) " "Inferred latch for \"memaddress\[17\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148537 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[18\] test2.vhd(141) " "Inferred latch for \"memaddress\[18\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148538 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[19\] test2.vhd(141) " "Inferred latch for \"memaddress\[19\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148538 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[20\] test2.vhd(141) " "Inferred latch for \"memaddress\[20\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148538 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[21\] test2.vhd(141) " "Inferred latch for \"memaddress\[21\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148538 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[22\] test2.vhd(141) " "Inferred latch for \"memaddress\[22\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148538 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[23\] test2.vhd(141) " "Inferred latch for \"memaddress\[23\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148538 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[24\] test2.vhd(141) " "Inferred latch for \"memaddress\[24\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148538 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[25\] test2.vhd(141) " "Inferred latch for \"memaddress\[25\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148538 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_n test2.vhd(141) " "Inferred latch for \"reset_n\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148538 "|test2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest SDRAMtest:DRAM " "Elaborating entity \"SDRAMtest\" for hierarchy \"SDRAMtest:DRAM\"" {  } { { "test2.vhd" "DRAM" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_new_sdram_controller_0 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"SDRAMtest_new_sdram_controller_0\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "new_sdram_controller_0" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_new_sdram_controller_0_input_efifo_module SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"SDRAMtest_new_sdram_controller_0_input_efifo_module\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "the_SDRAMtest_new_sdram_controller_0_input_efifo_module" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_sys_sdram_pll_0 SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"SDRAMtest_sys_sdram_pll_0\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "sys_sdram_pll_0" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "sys_pll" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993148578 ""}  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665993148578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nea2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nea2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nea2 " "Found entity 1: altpll_nea2" {  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993148611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993148611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nea2 SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated " "Elaborating entity \"altpll_nea2\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "reset_from_locked" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_mm_interconnect_0 SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SDRAMtest_mm_interconnect_0\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "mm_interconnect_0" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" "avalon_mm_0_avm_m0_translator" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDRAMtest:DRAM\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDRAMtest:DRAM\|altera_reset_controller:rst_controller\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "rst_controller" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993148621 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1665993148652 "|test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[0\] " "Latch memaddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[1\] " "Latch memaddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[2\] " "Latch memaddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[3\] " "Latch memaddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[4\] " "Latch memaddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[5\] " "Latch memaddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[6\] " "Latch memaddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[7\] " "Latch memaddress\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[8\] " "Latch memaddress\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[9\] " "Latch memaddress\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[10\] " "Latch memaddress\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149041 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[11\] " "Latch memaddress\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[12\] " "Latch memaddress\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[13\] " "Latch memaddress\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[14\] " "Latch memaddress\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[15\] " "Latch memaddress\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[25\] " "Latch memaddress\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[16\] " "Latch memaddress\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[17\] " "Latch memaddress\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[18\] " "Latch memaddress\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[19\] " "Latch memaddress\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[20\] " "Latch memaddress\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[21\] " "Latch memaddress\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[22\] " "Latch memaddress\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[23\] " "Latch memaddress\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[24\] " "Latch memaddress\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993149042 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993149042 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 442 -1 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 356 -1 0 } } { "SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665993149045 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665993149045 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[0\] VCC " "Pin \"display0\[0\]\" is stuck at VCC" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993149108 "|test2|display0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] VCC " "Pin \"display1\[0\]\" is stuck at VCC" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993149108 "|test2|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993149108 "|test2|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[0\] VCC " "Pin \"display3\[0\]\" is stuck at VCC" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993149108 "|test2|display3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993149108 "|test2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993149108 "|test2|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993149108 "|test2|DRAM_DQM[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665993149108 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665993149156 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665993149433 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unnamed 19 " "Ignored 19 assignments for entity \"unnamed\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1665993149447 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/output_files/test2.map.smsg " "Generated suppressed messages file D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/output_files/test2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993149474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665993149584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993149584 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 35 0 0 } } { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 202 0 0 } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 88 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1665993149605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "552 " "Implemented 552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665993149624 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665993149624 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1665993149624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665993149624 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1665993149624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665993149624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665993149642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 02:52:29 2022 " "Processing ended: Mon Oct 17 02:52:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665993149642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665993149642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665993149642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993149642 ""}
