Experimenting with FPGA simulation/synthesis of the Ibex core with only open source tools (sv2v, Yosys, Verilator, CXXRTL, Project Trellis). Currently targeting the OrangeCrab ECP5 FPGA.
