// Seed: 3119611026
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  wire id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd38
) (
    input supply0 id_0,
    input tri0 id_1,
    output wor id_2#(._id_4(1))
);
  wire [id_4 : 1] id_5;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  logic id_6;
  assign id_6 = 1'd0;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
