
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT hdmi_spdif = axi_spdif_tx_0_spdif_tx_o, DIR = O
 PORT hdmi_int = hdmi_int, DIR = I, SIGIS = INTERRUPT
 PORT otg_reset = net_vcc, DIR = O
 PORT otg_vbusoc = net_otg_oc, DIR = I
 PORT util_vector_logic_0_Op1_pin = net_util_vector_logic_0_Op1_pin, DIR = I, VEC = [0:0]
 PORT axi_i2s_adi_0_BCLK_O_pin = axi_i2s_adi_0_BCLK_O, DIR = O, SIGIS = CLK
 PORT axi_i2s_adi_0_LRCLK_O_pin = axi_i2s_adi_0_LRCLK_O, DIR = O, SIGIS = CLK
 PORT axi_i2s_adi_0_SDATA_I_pin = axi_i2s_adi_0_SDATA_I, DIR = I
 PORT axi_i2s_adi_0_SDATA_O_pin = axi_i2s_adi_0_SDATA_O, DIR = O
 PORT axi_i2s_adi_0_MCLK_pin = clock_generator_0_CLKOUT0, DIR = O
 PORT util_i2c_mixer_0_downstream_scl_pin = util_i2c_mixer_0_downstream_scl, DIR = IO, VEC = [1:0]
 PORT util_i2c_mixer_0_downstream_sda_pin = util_i2c_mixer_0_downstream_sda, DIR = IO, VEC = [1:0]
 PORT int_1_pin = int_1, DIR = I, SIGIS = INTERRUPT
 PORT int_2_pin = int_2, DIR = I, SIGIS = INTERRUPT
 PORT int_3_pin = int_3, DIR = I, SIGIS = INTERRUPT
 PORT int_4_pin = int_4, DIR = I, SIGIS = INTERRUPT
 PORT FMC_IA_DAT = axi_adc_interface_0_adc_ia_dat_i, DIR = I
 PORT FMC_IA_CLK = axi_adc_interface_0_adc_ia_clk_o, DIR = O, SIGIS = CLK
 PORT FMC_IB_DAT = axi_adc_interface_0_adc_ib_dat_i, DIR = I
 PORT FMC_IB_CLK = axi_adc_interface_0_adc_ib_clk_o, DIR = O, SIGIS = CLK
 PORT FMC_IT_DAT = axi_adc_interface_0_adc_it_dat_i, DIR = I
 PORT FMC_IT_CLK = axi_adc_interface_0_adc_it_clk_o, DIR = O, SIGIS = CLK
 PORT FMC_VBUS_DAT = axi_adc_interface_0_adc_vbus_dat_i, DIR = I
 PORT FMC_VBUS_CLK = axi_adc_interface_0_adc_vbus_clk_o, DIR = O, SIGIS = CLK
 PORT processing_system7_0_GPIO_pin = processing_system7_0_GPIO, DIR = IO, VEC = [27:0]
 PORT FMC_M1_SENSOR_pin = axi_ad_speed_0_position_i, DIR = I, VEC = [2:0]
 PORT axi_xadc_0_VAUXP0_pin = axi_xadc_0_VAUXP0, DIR = I
 PORT axi_xadc_0_VAUXP8_pin = axi_xadc_0_VAUXP8, DIR = I
 PORT axi_xadc_0_VAUXN0_pin = axi_xadc_0_VAUXN0, DIR = I
 PORT axi_xadc_0_VAUXN8_pin = axi_xadc_0_VAUXN8, DIR = I
 PORT axi_xadc_0_MUXADDR_pin = axi_xadc_0_MUXADDR, DIR = O, VEC = [1:0]
 PORT processing_system7_0_I2C0_SDA = processing_system7_0_I2C0_SDA, DIR = IO
 PORT processing_system7_0_I2C0_SCL = processing_system7_0_I2C0_SCL, DIR = IO
 PORT my_gmii_to_rgmii_0_rgmii_txd_pin = my_gmii_to_rgmii_0_rgmii_txd, DIR = O, VEC = [3:0]
 PORT my_gmii_to_rgmii_0_rgmii_tx_ctl_pin = my_gmii_to_rgmii_0_rgmii_tx_ctl, DIR = O
 PORT my_gmii_to_rgmii_0_rgmii_txc_pin = my_gmii_to_rgmii_0_rgmii_txc, DIR = O, SIGIS = CLK
 PORT my_gmii_to_rgmii_0_rgmii_rxd_pin = my_gmii_to_rgmii_0_rgmii_rxd, DIR = I, VEC = [3:0]
 PORT my_gmii_to_rgmii_0_rgmii_rx_ctl_pin = my_gmii_to_rgmii_0_rgmii_rx_ctl, DIR = I
 PORT my_gmii_to_rgmii_0_rgmii_rxc_pin = my_gmii_to_rgmii_0_rgmii_rxc, DIR = I, SIGIS = CLK
 PORT my_gmii_to_rgmii_0_MDC_pin = my_gmii_to_rgmii_0_MDC, DIR = O
 PORT my_gmii_to_rgmii_0_MDIO = my_gmii_to_rgmii_0_MDIO, DIR = IO
 PORT processing_system7_0_FCLK_RESET2_N_pin = processing_system7_0_FCLK_RESET2_N, DIR = O, SIGIS = RST
 PORT axi_adc_interface_1_adc_it_clk_o_pin = axi_adc_interface_1_adc_it_clk_o, DIR = O, SIGIS = CLK
 PORT axi_adc_interface_1_adc_ib_clk_o_pin = axi_adc_interface_1_adc_ib_clk_o, DIR = O, SIGIS = CLK
 PORT axi_adc_interface_1_adc_ia_clk_o_pin = axi_adc_interface_1_adc_ia_clk_o, DIR = O, SIGIS = CLK
 PORT axi_adc_interface_1_adc_it_dat_i_pin = axi_adc_interface_1_adc_it_dat_i, DIR = I
 PORT axi_adc_interface_1_adc_ib_dat_i_pin = axi_adc_interface_1_adc_ib_dat_i, DIR = I
 PORT axi_adc_interface_1_adc_ia_dat_i_pin = axi_adc_interface_1_adc_ia_dat_i, DIR = I
 PORT GPO = controller_gpo_o, DIR = O, VEC = [7:0]
 PORT hdmi_data = axi_hdmi_tx_0_hdmi_16_data, DIR = O, VEC = [15:0]
 PORT hdmi_data_e = axi_hdmi_tx_0_hdmi_16_data_e, DIR = O
 PORT hdmi_clk = axi_hdmi_tx_0_hdmi_out_clk, DIR = O, SIGIS = CLK
 PORT hdmi_vsync = axi_hdmi_tx_0_hdmi_16_vsync, DIR = O
 PORT hdmi_hsync = axi_hdmi_tx_0_hdmi_16_hsync, DIR = O
 PORT FMC_PWM_AL = controller_pwm_al_o, DIR = O
 PORT FMC_PWM_CL = controller_pwm_cl_o, DIR = O
 PORT FMC_PWM_CH = controller_pwm_ch_o, DIR = O
 PORT FMC_PWM_BH = controller_pwm_bh_o, DIR = O
 PORT FMC_PWM_AH = controller_pwm_ah_o, DIR = O
 PORT FMC_PWM_BL = controller_pwm_bl_o, DIR = O
 PORT FMC_PWM_EN_pin = controller_fmc_m1_en_o, DIR = O
 PORT FMC_M_FAULT_pin = axi_adv_controller_0_fmc_m1_fault_i, DIR = I


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 1
 PARAMETER C_EN_EMIO_I2C0 = 1
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 0
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 1
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 0
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 200000000
 PARAMETER C_FCLK_CLK2_FREQ = 40000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_USE_S_AXI_HP2 = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = axi_vdma_0.M_AXI_MM2S
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_USE_DMA0 = 1
 PARAMETER C_USE_DMA1 = 1
 PARAMETER C_USE_DMA2 = 1
 PARAMETER C_NUM_F2P_INTR_INPUTS = 8
 PARAMETER C_USE_S_AXI_HP1 = 1
 PARAMETER C_S_AXI_HP1_DATA_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_HP1_MASTERS = axi_dma_0.M_AXI_S2MM & axi_dma_1.M_AXI_S2MM & axi_dma_2.M_AXI_S2MM & axi_dma_3.M_AXI_S2MM & axi_dma_4.M_AXI_S2MM
 PARAMETER C_USE_DMA3 = 0
 PARAMETER C_USE_M_AXI_GP1 = 1
 PARAMETER C_EN_EMIO_GPIO = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 28
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_1
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_2
 BUS_INTERFACE S_AXI_HP1 = axi_interconnect_3
 BUS_INTERFACE M_AXI_GP1 = axi_interconnect_4
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT FCLK_RESET1_N = processing_system7_0_FCLK_RESET1_N
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT IRQ_F2P = axi_vdma_0_mm2s_introut & axi_iic_0_IIC2INTC_Irpt & axi_dma_0_s2mm_introut & axi_dma_1_s2mm_introut & axi_dma_2_s2mm_introut & axi_dma_3_s2mm_introut & axi_dma_4_s2mm_introut
 PORT USB0_VBUS_PWRFAULT = util_vector_logic_0_Res
 PORT DMA0_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA0_RSTN = processing_system7_0_DMA0_RSTN
 PORT DMA0_DATYPE = processing_system7_0_DMA0_DATYPE
 PORT DMA0_DAVALID = processing_system7_0_DMA0_DAVALID
 PORT DMA0_DRREADY = processing_system7_0_DMA0_DRREADY
 PORT DMA0_DAREADY = axi_spdif_tx_0_DMA_REQ_DAREADY
 PORT DMA0_DRLAST = axi_spdif_tx_0_DMA_REQ_DRLAST
 PORT DMA0_DRTYPE = axi_spdif_tx_0_DMA_REQ_DRTYPE
 PORT DMA0_DRVALID = axi_spdif_tx_0_DMA_REQ_DRVALID
 PORT DMA1_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA1_DAVALID = processing_system7_0_DMA1_DAVALID
 PORT DMA1_DATYPE = processing_system7_0_DMA1_DATYPE
 PORT DMA1_DRREADY = processing_system7_0_DMA1_DRREADY
 PORT DMA1_RSTN = processing_system7_0_DMA1_RSTN
 PORT DMA1_DRVALID = axi_i2s_adi_0_DMA_REQ_TX_DRVALID
 PORT DMA1_DRTYPE = axi_i2s_adi_0_DMA_REQ_TX_DRTYPE
 PORT DMA1_DAREADY = axi_i2s_adi_0_DMA_REQ_TX_DAREADY
 PORT DMA1_DRLAST = axi_i2s_adi_0_DMA_REQ_TX_DRLAST
 PORT DMA2_DATYPE = processing_system7_0_DMA2_DATYPE
 PORT DMA2_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA2_DAVALID = processing_system7_0_DMA2_DAVALID
 PORT DMA2_DRREADY = processing_system7_0_DMA2_DRREADY
 PORT DMA2_RSTN = processing_system7_0_DMA2_RSTN
 PORT DMA2_DRLAST = axi_i2s_adi_0_DMA_REQ_RX_DRLAST
 PORT DMA2_DRVALID = axi_i2s_adi_0_DMA_REQ_RX_DRVALID
 PORT DMA2_DRTYPE = axi_i2s_adi_0_DMA_REQ_RX_DRTYPE
 PORT DMA2_DAREADY = axi_i2s_adi_0_DMA_REQ_RX_DAREADY
 PORT S_AXI_HP1_ACLK = processing_system7_0_FCLK_CLK0
 PORT GPIO = processing_system7_0_GPIO
 PORT I2C0_SDA = processing_system7_0_I2C0_SDA
 PORT I2C0_SCL = processing_system7_0_I2C0_SCL
 PORT I2C0_SDA_O = processing_system7_0_I2C0_SDA_O
 PORT I2C0_SCL_O = processing_system7_0_I2C0_SCL_O
 PORT FCLK_RESET2_N = processing_system7_0_FCLK_RESET2_N
 PORT ENET1_GMII_TX_EN = processing_system7_0_ENET1_GMII_TX_EN
 PORT ENET1_GMII_TX_ER = processing_system7_0_ENET1_GMII_TX_ER
 PORT ENET1_GMII_TXD = processing_system7_0_ENET1_GMII_TXD
 PORT ENET1_GMII_COL = processing_system7_0_ENET1_GMII_COL
 PORT ENET1_GMII_CRS = processing_system7_0_ENET1_GMII_CRS
 PORT ENET1_GMII_RX_CLK = processing_system7_0_ENET1_GMII_RX_CLK
 PORT ENET1_GMII_RX_DV = processing_system7_0_ENET1_GMII_RX_DV
 PORT ENET1_GMII_RX_ER = processing_system7_0_ENET1_GMII_RX_ER
 PORT ENET1_GMII_TX_CLK = processing_system7_0_ENET1_GMII_TX_CLK
 PORT ENET1_GMII_RXD = processing_system7_0_ENET1_GMII_RXD
 PORT ENET1_MDIO_I = processing_system7_0_ENET1_MDIO_I
 PORT ENET1_MDIO_T = processing_system7_0_ENET1_MDIO_T
 PORT ENET1_MDIO_O = processing_system7_0_ENET1_MDIO_O
 PORT ENET1_MDIO_MDC = processing_system7_0_ENET1_MDIO_MDC
 PORT M_AXI_GP1_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_0
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_USE_FSYNC = 1
 PARAMETER C_INCLUDE_S2MM = 0
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 64
 PARAMETER C_MM2S_LINEBUFFER_THRESH = 8
 PARAMETER C_BASEADDR = 0x43000000
 PARAMETER C_HIGHADDR = 0x4300ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_2
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT m_axis_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_vdma_0_mm2s_introut
 PORT mm2s_fsync = axi_vdma_0_mm2s_fsync
 PORT mm2s_fsync_out = axi_vdma_0_mm2s_fsync_out
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET1_N
END

BEGIN axi_spdif_tx
 PARAMETER INSTANCE = axi_spdif_tx_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_DMA_TYPE = 1
 PARAMETER C_BASEADDR = 0x75c00000
 PARAMETER C_HIGHADDR = 0x75c0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT spdif_tx_o = axi_spdif_tx_0_spdif_tx_o
 PORT spdif_data_clk = clock_generator_0_CLKOUT0
 PORT DMA_REQ_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_RSTN = processing_system7_0_DMA0_RSTN
 PORT DMA_REQ_DATYPE = processing_system7_0_DMA0_DATYPE
 PORT DMA_REQ_DAVALID = processing_system7_0_DMA0_DAVALID
 PORT DMA_REQ_DRREADY = processing_system7_0_DMA0_DRREADY
 PORT DMA_REQ_DAREADY = axi_spdif_tx_0_DMA_REQ_DAREADY
 PORT DMA_REQ_DRLAST = axi_spdif_tx_0_DMA_REQ_DRLAST
 PORT DMA_REQ_DRTYPE = axi_spdif_tx_0_DMA_REQ_DRTYPE
 PORT DMA_REQ_DRVALID = axi_spdif_tx_0_DMA_REQ_DRVALID
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x41600000
 PARAMETER C_HIGHADDR = 0x4160ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT IIC2INTC_Irpt = axi_iic_0_IIC2INTC_Irpt
 PORT Sda_I = util_i2c_mixer_0_upstream_sda_O
 PORT Sda_O = axi_iic_0_Sda_O
 PORT Sda_T = axi_iic_0_Sda_T
 PORT Scl_I = util_i2c_mixer_0_upstream_scl_O
 PORT Scl_O = axi_iic_0_Scl_O
 PORT Scl_T = axi_iic_0_Scl_T
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 12288135
 PARAMETER C_CLKOUT1_FREQ = 10000000
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT3_FREQ = 40000000
 PORT RST = net_gnd
 PORT CLKOUT0 = clock_generator_0_CLKOUT0
 PORT CLKIN = processing_system7_0_FCLK_CLK1
 PORT CLKOUT1 = clock_generator_0_CLKOUT1
 PORT CLKOUT2 = clock_generator_0_CLKOUT2
 PORT CLKOUT3 = clock_generator_0_CLKOUT3
END

BEGIN util_vector_logic
 PARAMETER INSTANCE = util_vector_logic_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPERATION = not
 PARAMETER C_SIZE = 1
 PORT Res = util_vector_logic_0_Res
 PORT Op1 = net_otg_oc
END

BEGIN axi_i2s_adi
 PARAMETER INSTANCE = axi_i2s_adi_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BCLK_POL = 0
 PARAMETER C_LRCLK_POL = 0
 PARAMETER C_DMA_TYPE = 1
 PARAMETER C_BASEADDR = 0x77600000
 PARAMETER C_HIGHADDR = 0x7760ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT DATA_CLK_I = clock_generator_0_CLKOUT0
 PORT BCLK_O = axi_i2s_adi_0_BCLK_O
 PORT LRCLK_O = axi_i2s_adi_0_LRCLK_O
 PORT SDATA_I = axi_i2s_adi_0_SDATA_I
 PORT SDATA_O = axi_i2s_adi_0_SDATA_O
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_RX_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_TX_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_TX_DAVALID = processing_system7_0_DMA1_DAVALID
 PORT DMA_REQ_TX_DATYPE = processing_system7_0_DMA1_DATYPE
 PORT DMA_REQ_TX_DRREADY = processing_system7_0_DMA1_DRREADY
 PORT DMA_REQ_TX_RSTN = processing_system7_0_DMA1_RSTN
 PORT DMA_REQ_TX_DRVALID = axi_i2s_adi_0_DMA_REQ_TX_DRVALID
 PORT DMA_REQ_TX_DRTYPE = axi_i2s_adi_0_DMA_REQ_TX_DRTYPE
 PORT DMA_REQ_TX_DRLAST = axi_i2s_adi_0_DMA_REQ_TX_DRLAST
 PORT DMA_REQ_TX_DAREADY = axi_i2s_adi_0_DMA_REQ_TX_DAREADY
 PORT DMA_REQ_RX_DATYPE = processing_system7_0_DMA2_DATYPE
 PORT DMA_REQ_RX_DAVALID = processing_system7_0_DMA2_DAVALID
 PORT DMA_REQ_RX_DRREADY = processing_system7_0_DMA2_DRREADY
 PORT DMA_REQ_RX_RSTN = processing_system7_0_DMA2_RSTN
 PORT DMA_REQ_RX_DRLAST = axi_i2s_adi_0_DMA_REQ_RX_DRLAST
 PORT DMA_REQ_RX_DRVALID = axi_i2s_adi_0_DMA_REQ_RX_DRVALID
 PORT DMA_REQ_RX_DRTYPE = axi_i2s_adi_0_DMA_REQ_RX_DRTYPE
 PORT DMA_REQ_RX_DAREADY = axi_i2s_adi_0_DMA_REQ_RX_DAREADY
END

BEGIN util_i2c_mixer
 PARAMETER INSTANCE = util_i2c_mixer_0
 PARAMETER HW_VER = 1.00.a
 PORT upstream_sda_O = util_i2c_mixer_0_upstream_sda_O
 PORT upstream_sda_I = axi_iic_0_Sda_O
 PORT upstream_sda_T = axi_iic_0_Sda_T
 PORT upstream_scl_O = util_i2c_mixer_0_upstream_scl_O
 PORT upstream_scl_I = axi_iic_0_Scl_O
 PORT upstream_scl_T = axi_iic_0_Scl_T
 PORT downstream_scl = util_i2c_mixer_0_downstream_scl
 PORT downstream_sda = util_i2c_mixer_0_downstream_sda
END

BEGIN axi_dma
 PARAMETER INSTANCE = axi_dma_0
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_SG_LENGTH_WIDTH = 23
 PARAMETER C_INCLUDE_MM2S = 0
 PARAMETER C_S2MM_BURST_SIZE = 256
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 64
 PARAMETER C_BASEADDR = 0x40400000
 PARAMETER C_HIGHADDR = 0x4040ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
 BUS_INTERFACE S_AXIS_S2MM = axi_adc_interface_0_S_AXIS_S2MM
 BUS_INTERFACE M_AXI_S2MM = axi_interconnect_3
 PORT m_axi_s2mm_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_dma_0_mm2s_introut
 PORT s2mm_introut = axi_dma_0_s2mm_introut
END

BEGIN axi_adc_interface
 PARAMETER INSTANCE = axi_adc_interface_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x40500000
 PARAMETER C_HIGHADDR = 0x4050ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 BUS_INTERFACE S_AXIS_S2MM = axi_adc_interface_0_S_AXIS_S2MM
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT ref_clk = processing_system7_0_FCLK_CLK0
 PORT s_axis_s2mm_clk = processing_system7_0_FCLK_CLK0
 PORT adc_ia_dat_i = axi_adc_interface_0_adc_ia_dat_i
 PORT adc_ia_clk_o = axi_adc_interface_0_adc_ia_clk_o
 PORT adc_ib_dat_i = axi_adc_interface_0_adc_ib_dat_i
 PORT adc_ib_clk_o = axi_adc_interface_0_adc_ib_clk_o
 PORT adc_it_dat_i = axi_adc_interface_0_adc_it_dat_i
 PORT adc_it_clk_o = axi_adc_interface_0_adc_it_clk_o
 PORT adc_vbus_dat_i = axi_adc_interface_0_adc_vbus_dat_i
 PORT adc_vbus_clk_o = axi_adc_interface_0_adc_vbus_clk_o
 PORT adc_mon_valid = axi_adc_interface_0_adc_mon_valid
 PORT adc_mon_data = axi_adc_interface_0_adc_mon_data
 PORT ia_o = axi_adc_interface_0_ia_o
 PORT ib_o = axi_adc_interface_0_ib_o
 PORT it_o = axi_adc_interface_0_it_o
 PORT i_ready_o = axi_adc_interface_0_i_ready_o
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_3
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 2
 PORT control0 = chipscope_icon_0_control0
 PORT control1 = chipscope_icon_0_control1
END

BEGIN axi_ad_speed
 PARAMETER INSTANCE = axi_ad_speed_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER MOTOR_CONTROL_REVISION = 2
 PARAMETER C_BASEADDR = 0x40580000
 PARAMETER C_HIGHADDR = 0x4058ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 BUS_INTERFACE S_AXIS_S2MM = axi_ad_speed_0_S_AXIS_S2MM
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT ref_clk = processing_system7_0_FCLK_CLK0
 PORT s_axis_s2mm_clk = processing_system7_0_FCLK_CLK0
 PORT position_i = axi_ad_speed_0_position_i
 PORT adc_mon_valid = axi_ad_speed_0_adc_mon_valid
 PORT adc_mon_data = axi_ad_speed_0_adc_mon_data
 PORT hall_bemf_i = axi_ad_speed_0_hall_bemf_i
 PORT new_speed_o = axi_ad_speed_0_new_speed_o
 PORT position_o = axi_ad_speed_0_position_o
 PORT speed_o = axi_ad_speed_0_speed_o
END

BEGIN axi_dma
 PARAMETER INSTANCE = axi_dma_1
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_SG_LENGTH_WIDTH = 23
 PARAMETER C_INCLUDE_MM2S = 0
 PARAMETER C_S2MM_BURST_SIZE = 256
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 32
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 32
 PARAMETER C_GENERIC = 0
 PARAMETER C_BASEADDR = 0x40440000
 PARAMETER C_HIGHADDR = 0x4044ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
 BUS_INTERFACE M_AXI_S2MM = axi_interconnect_3
 BUS_INTERFACE S_AXIS_S2MM = axi_adv_controller_0_S_AXIS_S2MM
 PORT m_axi_s2mm_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_dma_1_mm2s_introut
 PORT s2mm_introut = axi_dma_1_s2mm_introut
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 1
 PARAMETER C_TRIG0_UNIT_MATCH_TYPE = basic with edges
 PARAMETER C_TRIG0_UNITS = 1
 PARAMETER C_NUM_DATA_SAMPLES = 8192
 PARAMETER C_DATA_SAME_AS_TRIGGER = 0
 PARAMETER C_ENABLE_TRIGGER_OUT = 0
 PARAMETER C_DATA_IN_WIDTH = 32
 PARAMETER C_TRIG1_UNITS = 0
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_icon_0_control1
 PORT CLK = processing_system7_0_FCLK_CLK0
 PORT DATA = axi_ad_speed_0_adc_mon_data
 PORT TRIG0 = axi_ad_speed_0_adc_mon_valid
END

BEGIN chipscope_vio
 PARAMETER INSTANCE = chipscope_vio_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_SYNC_OUTPUT_ENABLE = 1
 PARAMETER C_SYNC_OUTPUT_WIDTH = 10
 PORT chipscope_icon_control = chipscope_icon_0_control0
END

BEGIN axi_dma
 PARAMETER INSTANCE = axi_dma_2
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_SG_LENGTH_WIDTH = 23
 PARAMETER C_INCLUDE_MM2S = 0
 PARAMETER C_S2MM_BURST_SIZE = 256
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 32
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 32
 PARAMETER C_BASEADDR = 0x40480000
 PARAMETER C_HIGHADDR = 0x4048ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
 BUS_INTERFACE M_AXI_S2MM = axi_interconnect_3
 BUS_INTERFACE S_AXIS_S2MM = axi_ad_speed_0_S_AXIS_S2MM
 PORT m_axi_s2mm_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_dma_2_mm2s_introut
 PORT s2mm_introut = axi_dma_2_s2mm_introut
END

BEGIN axi_xadc
 PARAMETER INSTANCE = axi_xadc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INCLUDE_INTR = 0
 PARAMETER C_BASEADDR = 0x43200000
 PARAMETER C_HIGHADDR = 0x4320ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT VAUXP = 0b0000000 & axi_xadc_0_VAUXP8 & 0b0000000 & axi_xadc_0_VAUXP0
 PORT VAUXN = 0b0000000 & axi_xadc_0_VAUXN8 & 0b0000000 & axi_xadc_0_VAUXN0
 PORT MUXADDR = 0b000 & axi_xadc_0_MUXADDR
END

BEGIN my_gmii_to_rgmii
 PARAMETER INSTANCE = my_gmii_to_rgmii_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_PHYADDR = 0b00001
 PORT tx_reset = reset_ethernet
 PORT rx_reset = reset_ethernet
 PORT clkin = processing_system7_0_FCLK_CLK1
 PORT gmii_clk = net_gnd
 PORT MDC = my_gmii_to_rgmii_0_MDC
 PORT rgmii_txd = my_gmii_to_rgmii_0_rgmii_txd
 PORT rgmii_tx_ctl = my_gmii_to_rgmii_0_rgmii_tx_ctl
 PORT rgmii_txc = my_gmii_to_rgmii_0_rgmii_txc
 PORT rgmii_rxd = my_gmii_to_rgmii_0_rgmii_rxd
 PORT rgmii_rx_ctl = my_gmii_to_rgmii_0_rgmii_rx_ctl
 PORT rgmii_rxc = my_gmii_to_rgmii_0_rgmii_rxc
 PORT MDIO = my_gmii_to_rgmii_0_MDIO
 PORT MDIO_I = processing_system7_0_ENET1_MDIO_I
 PORT MDIO_O = processing_system7_0_ENET1_MDIO_O
 PORT MDIO_T = processing_system7_0_ENET1_MDIO_T
 PORT gmii_txd = processing_system7_0_ENET1_GMII_TXD
 PORT gmii_tx_en = processing_system7_0_ENET1_GMII_TX_EN
 PORT gmii_tx_er = processing_system7_0_ENET1_GMII_TX_ER
 PORT gmii_tx_clk = processing_system7_0_ENET1_GMII_TX_CLK
 PORT gmii_crs = processing_system7_0_ENET1_GMII_CRS
 PORT gmii_col = processing_system7_0_ENET1_GMII_COL
 PORT gmii_rxd = processing_system7_0_ENET1_GMII_RXD
 PORT gmii_rx_dv = processing_system7_0_ENET1_GMII_RX_DV
 PORT gmii_rx_er = processing_system7_0_ENET1_GMII_RX_ER
 PORT gmii_rx_clk = processing_system7_0_ENET1_GMII_RX_CLK
 PORT MDIO_MDC = processing_system7_0_ENET1_MDIO_MDC
END

BEGIN util_vector_logic
 PARAMETER INSTANCE = util_vector_logic_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPERATION = not
 PARAMETER C_SIZE = 1
 PORT Op1 = processing_system7_0_FCLK_RESET2_N
 PORT Res = reset_ethernet
END

BEGIN axi_adc_interface
 PARAMETER INSTANCE = axi_adc_interface_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER PCORE_IODELAY_GROUP = adc_if_delay_group1
 PARAMETER C_BASEADDR = 0x405c0000
 PARAMETER C_HIGHADDR = 0x405cffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 BUS_INTERFACE S_AXIS_S2MM = axi_adc_interface_1_S_AXIS_S2MM
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT ref_clk = processing_system7_0_FCLK_CLK0
 PORT adc_it_clk_o = axi_adc_interface_1_adc_it_clk_o
 PORT adc_ib_clk_o = axi_adc_interface_1_adc_ib_clk_o
 PORT adc_ia_clk_o = axi_adc_interface_1_adc_ia_clk_o
 PORT adc_it_dat_i = axi_adc_interface_1_adc_it_dat_i
 PORT adc_ib_dat_i = axi_adc_interface_1_adc_ib_dat_i
 PORT adc_ia_dat_i = axi_adc_interface_1_adc_ia_dat_i
 PORT s_axis_s2mm_clk = processing_system7_0_FCLK_CLK0
END

BEGIN axi_dma
 PARAMETER INSTANCE = axi_dma_3
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_INCLUDE_MM2S = 0
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 64
 PARAMETER C_S2MM_BURST_SIZE = 256
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_SG_LENGTH_WIDTH = 23
 PARAMETER C_BASEADDR = 0x404c0000
 PARAMETER C_HIGHADDR = 0x404cffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_1
 BUS_INTERFACE S_AXIS_S2MM = axi_adc_interface_1_S_AXIS_S2MM
 BUS_INTERFACE M_AXI_S2MM = axi_interconnect_3
 PORT m_axi_sg_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_s2mm_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_dma_3_mm2s_introut
 PORT s2mm_introut = axi_dma_3_s2mm_introut
END

BEGIN axi_hdmi_tx
 PARAMETER INSTANCE = axi_hdmi_tx_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x70e00000
 PARAMETER C_HIGHADDR = 0x70e0ffff
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT hdmi_16_data = axi_hdmi_tx_0_hdmi_16_data
 PORT hdmi_16_data_e = axi_hdmi_tx_0_hdmi_16_data_e
 PORT hdmi_out_clk = axi_hdmi_tx_0_hdmi_out_clk
 PORT hdmi_16_vsync = axi_hdmi_tx_0_hdmi_16_vsync
 PORT hdmi_16_hsync = axi_hdmi_tx_0_hdmi_16_hsync
 PORT m_axis_mm2s_fsync = axi_vdma_0_mm2s_fsync
 PORT m_axis_mm2s_fsync_ret = axi_vdma_0_mm2s_fsync_out
 PORT m_axis_mm2s_clk = processing_system7_0_FCLK_CLK0
 PORT hdmi_clk = axi_hdmi_tx_0_hdmi_clk
END

BEGIN axi_clkgen
 PARAMETER INSTANCE = axi_clkgen_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x79000000
 PARAMETER C_HIGHADDR = 0x7900ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT clk = processing_system7_0_FCLK_CLK1
 PORT clk_0 = axi_hdmi_tx_0_hdmi_clk
 PORT drp_clk = processing_system7_0_FCLK_CLK0
END

BEGIN axi_adv_controller
 PARAMETER INSTANCE = axi_adv_controller_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x40540000
 PARAMETER C_HIGHADDR = 0x4054ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 BUS_INTERFACE S_AXIS_S2MM = axi_adv_controller_0_S_AXIS_S2MM
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT ia_i = axi_adc_interface_0_ia_o
 PORT new_speed_i = axi_ad_speed_0_new_speed_o
 PORT speed_i = axi_ad_speed_0_speed_o
 PORT ib_i = axi_adc_interface_0_ib_o
 PORT position_i = axi_ad_speed_0_position_o
 PORT ref_clk = processing_system7_0_FCLK_CLK0
 PORT i_ready_i = axi_adc_interface_0_i_ready_o
 PORT pwm_ch_o = axi_adv_controller_0_pwm_ch_o
 PORT fmc_m1_en_o = axi_adv_controller_0_fmc_m1_en_o
 PORT fmc_m1_fault_i = axi_adv_controller_0_fmc_m1_fault_i
 PORT pwm_bh_o = axi_adv_controller_0_pwm_bh_o
 PORT pwm_cl_o = axi_adv_controller_0_pwm_cl_o
 PORT pwm_bl_o = axi_adv_controller_0_pwm_bl_o
 PORT pwm_al_o = axi_adv_controller_0_pwm_al_o
 PORT pwm_ah_o = axi_adv_controller_0_pwm_ah_o
 PORT gpo_o = axi_adv_controller_0_gpo_o
 PORT s_axis_s2mm_clk = processing_system7_0_FCLK_CLK0
END

BEGIN axi_ad_torque_controller
 PARAMETER INSTANCE = axi_ad_torque_controller_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x80500000
 PARAMETER C_HIGHADDR = 0x8050FFFF
 BUS_INTERFACE S_AXI = axi_interconnect_4
 BUS_INTERFACE S_AXIS_S2MM = axi_ad_torque_controller_0_S_AXIS_S2MM
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axis_s2mm_clk = processing_system7_0_FCLK_CLK0
 PORT ref_clk = processing_system7_0_FCLK_CLK0
 PORT pwm_ah_o = axi_ad_torque_controller_0_pwm_ah_o
 PORT i_ready_i = axi_adc_interface_0_i_ready_o
 PORT sensors_o = axi_ad_speed_0_hall_bemf_i
 PORT it_i = axi_adc_interface_0_it_o
 PORT pwm_bh_o = axi_ad_torque_controller_0_pwm_bh_o
 PORT pwm_ch_o = axi_ad_torque_controller_0_pwm_ch_o
 PORT pwm_al_o = axi_ad_torque_controller_0_pwm_al_o
 PORT speed_i = axi_ad_speed_0_speed_o
 PORT pwm_cl_o = axi_ad_torque_controller_0_pwm_cl_o
 PORT gpo_o = axi_ad_torque_controller_0_gpo_o
 PORT new_speed_i = axi_ad_speed_0_new_speed_o
 PORT pwm_bl_o = axi_ad_torque_controller_0_pwm_bl_o
 PORT position_i = axi_ad_speed_0_position_o
 PORT fmc_m1_fault_i = axi_adv_controller_0_fmc_m1_fault_i
 PORT fmc_m1_en_o = axi_ad_torque_controller_0_fmc_m1_en_o
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_4
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN axi_dma
 PARAMETER INSTANCE = axi_dma_4
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_SG_LENGTH_WIDTH = 23
 PARAMETER C_INCLUDE_MM2S = 0
 PARAMETER C_BASEADDR = 0x80400000
 PARAMETER C_HIGHADDR = 0x8040FFFF
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_4
 BUS_INTERFACE S_AXIS_S2MM = axi_ad_torque_controller_0_S_AXIS_S2MM
 BUS_INTERFACE M_AXI_S2MM = axi_interconnect_3
 PORT m_axi_s2mm_aclk = processing_system7_0_FCLK_CLK0
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_dma_4_mm2s_introut
 PORT s2mm_introut = axi_dma_4_s2mm_introut
END

BEGIN util_multiplexer
 PARAMETER INSTANCE = util_multiplexer_0
 PARAMETER HW_VER = 1.00.a
 PORT pwm_al_0_i = axi_adv_controller_0_pwm_al_o
 PORT pwm_ah_0_i = axi_adv_controller_0_pwm_ah_o
 PORT pwm_cl_0_i = axi_adv_controller_0_pwm_cl_o
 PORT pwm_bh_0_i = axi_adv_controller_0_pwm_bh_o
 PORT pwm_ch_0_i = axi_adv_controller_0_pwm_ch_o
 PORT pwm_ah_1_i = axi_ad_torque_controller_0_pwm_ah_o
 PORT pwm_al_1_i = axi_ad_torque_controller_0_pwm_al_o
 PORT pwm_bl_1_i = axi_ad_torque_controller_0_pwm_bl_o
 PORT pwm_bh_1_i = axi_ad_torque_controller_0_pwm_bh_o
 PORT pwm_ch_1_i = axi_ad_torque_controller_0_pwm_ch_o
 PORT pwm_cl_1_i = axi_ad_torque_controller_0_pwm_cl_o
 PORT fmc_en_0_i = axi_adv_controller_0_fmc_m1_en_o
 PORT fmc_en_1_i = axi_ad_torque_controller_0_fmc_m1_en_o
 PORT gpo_0_i = axi_adv_controller_0_gpo_o
 PORT gpo_1_i = axi_ad_torque_controller_0_gpo_o
 PORT pwm_ah_o = controller_pwm_ah_o
 PORT pwm_al_o = controller_pwm_al_o
 PORT pwm_bh_o = controller_pwm_bh_o
 PORT pwm_bl_o = controller_pwm_bl_o
 PORT pwm_ch_o = controller_pwm_ch_o
 PORT pwm_cl_o = controller_pwm_cl_o
 PORT fmc_en_o = controller_fmc_m1_en_o
 PORT gpo_o = controller_gpo_o
 PORT pwm_bl_0_i = axi_adv_controller_0_pwm_bl_o
END

