Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6413fe2ee69d44419382e62437256e1c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_testbench_behav xil_defaultlib.core_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/core/core.v" Line 8. Module core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/if/instr_fetch.v" Line 8. Module instr_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/if/pc.v" Line 11. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/id/id.v" Line 7. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/reg/register.v" Line 8. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/ex.v" Line 6. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/alu.v" Line 8. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/data_pre.v" Line 7. Module data_pre doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/alu_jmp.v" Line 6. Module alu_jmp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/alu_mem.v" Line 7. Module alu_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ctrl/ctrl.v" Line 7. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ctrl/branch_ctrl.v" Line 6. Module branch_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/wb/wb.v" Line 7. Module wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/mem/mem_data.v" Line 8. Module mem_data doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/mem/mem_instr.v" Line 10. Module mem_instr doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_fetch
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_pre
Compiling module xil_defaultlib.alu_jmp
Compiling module xil_defaultlib.alu_mem
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.branch_ctrl
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.mem_data
Compiling module xil_defaultlib.mem_instr
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_testbench_behav
