================================================================================ 
Commit: a5ea961c8f816de856fa6fa20fea2bcadf905180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:40:33 2019 -0800 
-------------------------------------------------------------------------------- 
Sync Fsp Pkgs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Include/FspsUpd.h
CannonLakeFspPkg/Include/FspsUpd.h
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.c

================================================================================ 
Commit: 906324a7c60e32d0b333f33550ba247512030b9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:42 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Wed Feb 20 20:56:57 2019 -0800
Original commit date: Wed Feb 20 20:56:57 2019 -0800
Original commit hash: 2e996dc602821e6ff5d0954b0db4d0b07d34f285

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a4c43118f80b83e37e37ae6f6b7778585a5574fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:41 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/HddPassword: Zero password memory before free it.

For security reason, zero password memory before free it.

Hsd-es-id: <HSD-ES bug id>
Original commit date: Fri Jan 18 11:44:03 2019 +0800
Change-Id: I9c5c64ce05fd6aae9809a5b7cf85a335375393e9
Original commit hash: b9192669b4635c2da96a5b68c8c013a7f0a06d07

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c

================================================================================ 
Commit: 4fa159e8383b157fff37725d2829b150892c889a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:40 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit NVS

Wed Feb 20 19:12:48 2019 -0800
Original commit date: Wed Feb 20 19:12:48 2019 -0800
Original commit hash: 5fb57da2c24faf594e34cb606ee174ad500bb542

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h

================================================================================ 
Commit: 4d85b01c6f18e75b5992ba1f4c7509be274570c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:37 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 21 01:19:05 2019 +0000
Original commit date: Thu Feb 21 01:19:05 2019 +0000
Original commit hash: 2ba8c506c8a91a06eac6a9d4e8d6a229c1543ac6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fba0cc8f2d2a725a58ed4f130b19a458f7999aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:36 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 21 01:05:58 2019 +0000
Original commit date: Thu Feb 21 01:05:58 2019 +0000
Original commit hash: 86638b8c8914293850b67055981b165524e78f57

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 276acd6a8f648e404e071c70df96af4773b37323 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:35 2019 -0800 
-------------------------------------------------------------------------------- 
HWP is reported as enabled even if Speed Shift is turned off

Fixed exposure of the CPC table when HWP is disabled in the UI

Hsd-es-id: 1507008079
Original commit date: Tue Jan 29 13:52:16 2019 -0800
Change-Id: Ia35b167d81dc42ea0d4ab41835079e1b68fd0a10
Original commit hash: 2a8b26f0037020c5dcae904b3516cbcf9207bc32

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: c75c3817c377267078cd397cffdd4fbbce4d01ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:34 2019 -0800 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [2206389254][CFL][MRC] Memory Test failure due to improperly configured parameters.

Issue:
An error in SPD Processing implementation has been identified for certain LPDDR3 SPD images, causing VDD to be detected as 1.5V. This would cause subsequent calculations based on VDD value to be skewed, causing memory test failures.
Root Cause:
Byte 11 for "Module Nominal Voltage, VDD" must be coded as 0x00 as per JESD 21-C Annex M.
Instead, MRC currently has some logic based on incorrect encodings for LPDDR3 SPD Byte 11.
Solution:
Remove all logic in SPD Processing for LPDDR3 VDD processing. VDD = 1.2V should be assumed always for LPDDR3 memory.

Hsd-es-id: 2206389254
Original commit date: Wed Feb 20 15:26:56 2019 -0800
Change-Id: I599b2686a86a2ad28c32e3f04e45029914e0fd22
Original commit hash: 102c8ace6428409d4e7eb4f4397b2ab24f69a92e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcSpdData.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 0cc19c7307ea3626fff3fdcb362689c7efcdf2e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:32 2019 -0800 
-------------------------------------------------------------------------------- 
[CNL-FSP] CannonLakeSiliconPkg: Fix error: '~' on a boolean expression error

Original commit date: Wed Feb 20 12:35:43 2019 +0530
Change-Id: Ifdc9a3addfcd8de761055bdb2aa35e63bd6ea4e9
Original commit hash: 477c9d1f2f5e69763c3df8a983bb71fcd9fc40ea

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

================================================================================ 
Commit: dd57310c851515103a7136ee2d04c56709c3446d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:30 2019 -0800 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [WHL][Chipset_Init format v2.0] Platform policies for SATA applied via BIOS only, and never via PMC using PGR

BIOS Sus write function does not care the base address for PCIe/USB3/Sata port that is using same PID.
So current code cannot prepare the value of PchHsioSusModPhyTuning for all PCIe root port except PCIe Root Port #0, 6, 10.

Hsd-es-id: 1409005877
Original commit date: Tue Feb 19 11:21:05 2019 -0800
Change-Id: I515b4148dd8c930ca1384aeff3a63c4a1b8a3bf0
Original commit hash: 5785fc53817ede6a06c0e3351a352a4935e437ae

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioPreMem.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: af65640aaa67671dab6e241b455cf8c49795fd6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:29 2019 -0800 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [CFL-FSP] FSP-S Overrides platform GPIO configuration set by coreboot/wrapper

Check SmbusEnable policy before programming Smbus GPIO

Hsd-es-id: 1606964404
Original commit date: Fri Feb 15 11:54:36 2019 -0800
Change-Id: I93d70853673ea4aaa967a8b6139d308e5cbcd960
Original commit hash: a6d2f05732d92b43f05008036135f4637506ba2d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: f5903062734ace5683086ef8edfcbe383a79d763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:28 2019 -0800 
-------------------------------------------------------------------------------- 
[CFL] Read the wrong register to check SusPowerFailure.

We should read R_PMC_PWRM_GEN_PMCON_A instead of R_PMC_PWRM_GEN_PMCON_B.

Hsd-es-id: <1507053595>
Original commit date: Tue Feb 12 16:44:40 2019 +0800
Change-Id: I45ca26d86b243b7cc471da263c33e134730ad3df
Original commit hash: 6fb4c22a5978211317abcbf7f21d2b500abfcfaf

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 8a50a38ae1981920dc809d25dd2612a3f6f61745 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:26 2019 -0800 
-------------------------------------------------------------------------------- 
[CFL/WHL] BIOS setup patch table issue with in F3 load defaults

Implement patch table override policy

Hsd-es-id: 1507059626
Original commit date: Thu Feb 14 17:38:43 2019 +0800
Change-Id: I7c43f6d064ab75dd63e50301af92df9b01f1a34a
Original commit hash: 2ea8326bdfa8a2de13880f2484a7f8980d7216be

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 3b66d1c1c7dc66afa921ca3e0684769ed400edc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:25 2019 -0800 
-------------------------------------------------------------------------------- 
Provide sample code showing how to include SINIT binary in the flash.

Resolution:
Adjust placement of restricted tags in source file.
We want to expose sample code showing customers how to do this.

Hsd-es-id: 2206669548
Original commit date: Tue Jan 22 11:18:27 2019 -0800
Change-Id: Id6fd40c08359800796b031b2191ba8d579a6a7f6
Original commit hash: d8204f527e9c4aeb054b6c74f287d9274dfabe01

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 4571339567271242341323fe27a933b0fc4a5bf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:24 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Feb 20 11:37:33 2019 -0800
Original commit date: Wed Feb 20 11:37:33 2019 -0800
Original commit hash: e4b385308c4f628cbac06f9ab665f2bbc2668249

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a3a99ff54975026825148d9acb7f24c9197bf871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:22 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Feb 19 11:36:55 2019 -0800
Original commit date: Tue Feb 19 11:36:55 2019 -0800
Original commit hash: 259e91b6a4b327829219c5e5c2c317d8b61c0f09

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 683127b6636e380a518aa573248dbff14bdd4bb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:21 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Feb 18 11:37:38 2019 -0800
Original commit date: Mon Feb 18 11:37:38 2019 -0800
Original commit hash: 80a754599c29507d05db5ed58406cc058573df9b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ce1df86dbf03c7a95c8b4886b833a6099e844b1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:20 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Feb 17 12:06:54 2019 -0800
Original commit date: Sun Feb 17 12:06:54 2019 -0800
Original commit hash: 630e88f5176052525d126f144540f51c5a9dea0f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0bec2a8de018f21655d70aeb4f33c3b73f2521d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:19 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Feb 17 11:38:02 2019 -0800
Original commit date: Sun Feb 17 11:38:02 2019 -0800
Original commit hash: 4b59824cac2f5ba506d63d28c7471eda8ed38e20

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7db851d740d21337bc06fafee9df0cff65feb906 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:18 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Feb 16 11:38:45 2019 -0800
Original commit date: Sat Feb 16 11:38:45 2019 -0800
Original commit hash: 4acaa26523b7105a43f5fc58dde20209d01648cb

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 561016cd270ebc207866664aaa5ec3fd773b86f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:17 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Feb 15 11:37:01 2019 -0800
Original commit date: Fri Feb 15 11:37:01 2019 -0800
Original commit hash: 20fd987f52bf870cd68297df3136df044ea1a0ab

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1cc7c41b445c8282fd2a92fdbf7c2f51fbf7db89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:15 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Feb 14 11:43:28 2019 -0800
Original commit date: Thu Feb 14 11:43:28 2019 -0800
Original commit hash: fe02375d69963e1596e4d703b630494cb6d10499

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8ed2f488028ba9a7d68e802348caa253eaec3071 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:14 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Wed Feb 13 18:27:23 2019 -0800
Original commit date: Wed Feb 13 18:27:23 2019 -0800
Original commit hash: 1a3ee3d12d3c7953684a7169d70ac252ec88e7ce

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 21beecbfb8be677a9d085647a1f5b995657925f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:13 2019 -0800 
-------------------------------------------------------------------------------- 
TrustedDeviceSetupRestricted: Skip Opal Password Console When TDS is Enabled

Once Trusted Device Setup is enabled, skip the Opal Password
console prompt since the system disk is locked during manafacturing
and end-users has no idea of what the password is to unlock the
system disk.

Hsd-es-id: 1606828898
Original commit date: Fri Feb 1 12:58:19 2019 +0800
Change-Id: Ie4ce21742d560ad34f9eff4315efd227d4aaaa26
Original commit hash: 8df6324478e97a2f65e964424606559c4fda6aef

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 85a3e7a2b8b7a889820bce1b4b67f3b5633f17b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:11 2019 -0800 
-------------------------------------------------------------------------------- 
[CFL] Klocwork issues for ClientCommonPkg based on Daily_189_00_491

  Add a condition to prevent pointer overflow.

Hsd-es-id: 1507055722
Original commit date: Tue Feb 12 18:37:19 2019 +0800
Change-Id: Idb34fe41cdd7fdfbc6f70b581735f4eed0855389
Original commit hash: 1fd3594e8dfa28904925cfe69305b6b320bd3779

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.c

================================================================================ 
Commit: 81424e157045c19302f7ed162722e44ec07d1349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:10 2019 -0800 
-------------------------------------------------------------------------------- 
CFL-S:  H310D PCH SKU Addition

Hsd-es-id: 1408946903
Original commit date: Thu Feb 7 12:33:53 2019 -0800
Change-Id: Ib9471dc202fbdf3d8a26df0b42837145dd22069d
Original commit hash: 94f184e3ae3d835b91ed23dfff99db9448c0dfbc

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpcCnl.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c

================================================================================ 
Commit: 276d3835a762c62988f9386c09fbb4c90c14cc23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:08 2019 -0800 
-------------------------------------------------------------------------------- 
BdsPlatform: Move variables to local function to allow reusability of function

Remove modular global variables and move them to local variables since they are only used in one function.

Hsd-es-id: 2206795606
Original commit date: Wed Feb 13 16:11:48 2019 -0800
Change-Id: Id21cd9a3667aad20326f0d0d67c452185c2d4556
Original commit hash: 6657fcb6f8911d4476b5fe3dab3c984c4c916d3f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h

================================================================================ 
Commit: 1e495fcc62075fbdf57ab4a8fbd5e5fca1d90401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:07 2019 -0800 
-------------------------------------------------------------------------------- 
Wrong mask value being used for DMI Transmission Preset

Correction for appropriate mask value.

Hsd-es-id: 1806954778
Original commit date: Thu Feb 7 13:27:54 2019 +0100
Change-Id: Ic5f378b622fbae03b7231746a3da19057df77571
Original commit hash: 7e2250fb9904aed10de8564b2ffc0ec6eb105c48

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDmi15.h

================================================================================ 
Commit: a1969ccd8ab706bbba743237de35c2afde31a8e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:06 2019 -0800 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [WHL][Chipset_Init format v2.0] Platform policies for SATA applied via BIOS only, and never via PMC using PGR

PPI created for SUS table does not keep valid data if it is created in PreMem PEI phase

Hsd-es-id: 2206763244
Original commit date: Wed Feb 6 16:51:40 2019 -0800
Change-Id: I592758673a9aff12c647f8786822042b050fd468
Original commit hash: beed87285d53e88f22ae22206eac2b002e80c6fa

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiHsioLib.h
CannonLakeSiliconPkg/Pch/Include/Private/PchHsio.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: f8c3fc1054b1330e7de4f1e42cf0694c006385e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:05 2019 -0800 
-------------------------------------------------------------------------------- 
Opal: Add Skip Opal Password Pcd

Pull 8a9301cdd75439e781754014f514fa06d99140d1 from BP201903 of
EDKII master.

Hsd-es-id: 1606828898
Original commit date: Fri Feb 1 12:53:57 2019 +0800
Change-Id: I06ead858c8ad0756781b591ab1f3fd66db599b94
Original commit hash: eddbf708e6e9e4dae509262320e5d7e2bccf87fd

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordDxe.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: c796f7a6783dc7b933d3adc2ebc9be29b802bde3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:02 2019 -0800 
-------------------------------------------------------------------------------- 
[CFL] Klocwork issues for Platform based on Daily_189_00_476

Fixed coding error.

Hsd-es-id: 1507053108
Original commit date: Mon Feb 11 11:54:49 2019 +0800
Change-Id: Ic90f1c1a166b363adca7e14a8bb17c78bfbaef14
Original commit hash: e7c3b366e5693f14190fdd7b9109d21d857cd196

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c

================================================================================ 
Commit: 288f0e091b199222a50ff870fb39d5bae995e725 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:14:01 2019 -0800 
-------------------------------------------------------------------------------- 
[WHL U42] SUT is not resuming from S3/S4 using Magic Packet Wake, via WiFi IP, with Thunder Peak WiFi Module connected

Set GPIO_CNL_LP_GPP_C5 pull up 20K.

Hsd-es-id: 1606881593
Original commit date: Fri Jan 25 17:42:14 2019 +0800
Change-Id: Icfd045bad1de9dd0649a239baa40d77816f3ed84
Original commit hash: da3e5aaa9e9ddf86802f023f371552c9e97237b5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h

================================================================================ 
Commit: afa78165e2b27264648f1fc4f98783cafce01ed3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:59 2019 -0800 
-------------------------------------------------------------------------------- 
[WHL-U42-RS5] WWAN _RST method should restore the L1 PM Substates register for PCIE Link to enter L1.2 after modem reset

Restore WWAN PCI reg offset 0x80(LCTL) and 0X158(L1SC) with proper value
as BIOS workaround

Hsd-es-id: 1408883327
Original commit date: Thu Jan 24 10:54:54 2019 +0800
Change-Id: Idf6657104b76c56b434b448a9a57859d5ac690ec
Original commit hash: 564434a3a87d7dfcef36b82a9cefc13fa692f7e3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl
CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c

================================================================================ 
Commit: 8c73de072f2de7816365fdb93828caea55a7e7b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:58 2019 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Errors during FSP-S measurement should be soft errors.

Resolution:

All TPM errors should be soft errors. During the FSP-S measurement process, if a
TPM device is not present, the HashLogExtendEvent function will return
EFI_NOT_FOUND status. This case should be caught and handled accordingly.

Hsd-es-id: 1606967235
Original commit date: Fri Feb 8 17:21:35 2019 -0800
Change-Id: I2d32c2a146fc0eaf2a634aea1983a1cd6c4f2bf5
Original commit hash: a219efb5ce9bf8d6fc1f82d6e31516f7c0767ef4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.c

================================================================================ 
Commit: 8c84baaf456e1012671bc075cf2b5c9189bdf86d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:57 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Feb 13 11:42:20 2019 -0800
Original commit date: Wed Feb 13 11:42:20 2019 -0800
Original commit hash: 0eb794bfd6cbbabbae34cbbf186e9ba708bd8fbd

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6c433b26bd6746564e178355ccec60ef7effc16c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:55 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate WHL Vx Patch 0xB2

Update WHL Vx with Patch 0xB2

Hsd-es-id: <HSD-ES Number>
Original commit date: Tue Feb 12 10:44:21 2019 -0800
Change-Id: Ic35d2f6bdaa86e8c03978e0763e76de2bbc3e169
Original commit hash: 90eb9c70a7631527d051e273c2d2c25dab30fe0c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: f447b73814586e065e4c98183c290d244e4e10a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:54 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Feb 8 11:38:42 2019 -0800
Original commit date: Fri Feb 8 11:38:42 2019 -0800
Original commit hash: 0e9fafcdd9c68d985a70a408f9d7ac902fbb4eb5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 897cf82d0e6c0143d393b2d4f5bee1961c803d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:53 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Feb 7 11:36:31 2019 -0800
Original commit date: Thu Feb 7 11:36:31 2019 -0800
Original commit hash: aa9d807f153af1966aacb14630a831cd29f3e7e0

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: acb5c48641c7451276a0d025825471bec404776e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:51 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "[WHL] WHL MRC supporting LPDDR3 on CML board - platform code changes"

This reverts commit cda01dee76f0434227928d6167c44c278b0fbbb6.

Hsd-es-id: 1606960045
Original commit date: Wed Feb 6 16:05:14 2019 -0800
Change-Id: I401c5f63572f25536f900de2f76e649d031fab63
Original commit hash: 9b55f1c2e39140c8957b9c2a0908de86b3fa16cb

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlURvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlUTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlULpDdr3Erb.asl
CannonLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.h
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlULpddr3.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlULpddr3PreMem.h
CannonLakePlatSamplePkg/Include/PlatformBoardConfig.h
CannonLakePlatSamplePkg/Include/PlatformBoardId.h
CannonLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 45234779e0313b503e8c8ae1b5711e3eb5c31ab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:49 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Feb 6 11:36:48 2019 -0800
Original commit date: Wed Feb 6 11:36:48 2019 -0800
Original commit hash: e2cb36cb8f3c114a13b427289622185ccc4d3697

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 454a835f3c071ec12059cb4f14d81ac2c6f8db16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:48 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Tue Feb 5 19:49:36 2019 -0800
Original commit date: Tue Feb 5 19:49:36 2019 -0800
Original commit hash: 5abed52887e8efd3ac869f3be16e4568c05c691e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 46e9657aae450b98ea6dc887bbbcee9925259626 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:47 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit FSP

Tue Feb 5 17:53:32 2019 -0800
Original commit date: Tue Feb 5 17:53:32 2019 -0800
Original commit hash: e99db3c53f43a97dcc872fb321e04079ca786e46

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 6e62eb9babe3e9a1ae2cc86387c84a0392b04b9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:46 2019 -0800 
-------------------------------------------------------------------------------- 
[NO_HSD] Update_FSP/RC

Hsd-es-id: N/A
Original commit date: Tue Feb 5 17:04:37 2019 -0800
Change-Id: Ic1e5384891f1d2d1b7b689bca0d195d4703be070
Original commit hash: 98d599360c0aa69909365d6e17b7c9fdb30c2e33

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 923871b4e14c8c7224039470fed9bed1faf6cc26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:45 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Feb 6 00:49:14 2019 +0000
Original commit date: Wed Feb 6 00:49:14 2019 +0000
Original commit hash: b1c5f55c356bdd10b38925c4259b3e3e9b85a587

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e345ecaedb649553d6aab728f65946900c464993 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:43 2019 -0800 
-------------------------------------------------------------------------------- 
[WHL] WHL MRC supporting LPDDR3 on CML board - platform code changes

Resolution: Adding board related porting for CML U LPDDR3 ERB/RVP to validate WHL BKC
Impacted: All CFL/WHL platforms.

Hsd-es-id: 1408883288
Original commit date: Fri Jan 18 17:07:31 2019 +0800
Change-Id: Ida2c5d0294a29e244b25582e67e4c1261d7689c6
Original commit hash: cda01dee76f0434227928d6167c44c278b0fbbb6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlURvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlUTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlULpDdr3Erb.asl
CannonLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.h
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlULpddr3.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlULpddr3PreMem.h
CannonLakePlatSamplePkg/Include/PlatformBoardConfig.h
CannonLakePlatSamplePkg/Include/PlatformBoardId.h
CannonLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 6e3168b0c02f516ee682722b7b0cd1578b9f019e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:41 2019 -0800 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [WHL] - ChipsetInitSync is not triggering Global Reset

BIOS  to trigger a Global Reset if there is a New Format ChipsetInit push to CSME.

Hsd-es-id: 1408920056
Original commit date: Fri Feb 1 09:17:55 2019 -0800
Change-Id: Icfffe3aaf8b99bd9297bc9cf58853c6e42f5d55c
Original commit hash: 06de212ad8ee7477adf786d54076e7114f344054

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 1d4ac4a8d7239a358ae11d400347c2cf7c07ff13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:40 2019 -0800 
-------------------------------------------------------------------------------- 
CFL : 64-bit PCI MMIO Read/Write does not work

64-bit MMIO Read/Write does not work for PCI devices.
This needs to be split into 2 DWORD Read/Writes.
- Updated for CPU RC

Hsd-es-id: 2206624665
Original commit date: Thu Jan 31 15:41:24 2019 +0530
Change-Id: Iab4a5f46aed7ca7b6c4503277fe41ebebb798a10
Original commit hash: 15e47e199c20c6dceef1abefa64901e82656885e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 8ec9e19e49ab966d1c89113a62fcb9b7f2ea5d9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:39 2019 -0800 
-------------------------------------------------------------------------------- 
[CFL_S][6+2][HDA][CFL-19H1][Audio]:  Additional recording device by the name of "Microphone" is present which is non-functional
[CFL-19H1]CFL-S[6+2][RS5][CONS][ADSP Disable]: Single end point"Speaker" is acting for both 3.5mm Headset and on board speaker under "platform onboard" enabled in BIOS.
[CFL-S][6+2][HDA][CFL-19H1][Audio]: WoV (wake on voice) from CS using Cortana via DMIC is not happening when Amazon alexa is open in background

Resolution: Update verb table.
Impacted: CFL-S platform.

Hsd-es-id: 1606875733 1606904599 1606896198
Original commit date: Wed Jan 30 13:53:18 2019 +0800
Change-Id: I4ee75c4c3809c7650ef318aed52863b3a0704899
Original commit hash: d7076831dcd0dbffefbcf17c7bb53ff782ff2051

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h

================================================================================ 
Commit: ca2414ffbbf129c6007e6045d115b01b230e945a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:38 2019 -0800 
-------------------------------------------------------------------------------- 
Remove Static configuration for Teton Glacier from BIOS support

Removed support for static configuration of TG

Hsd-es-id: 2206606185
Original commit date: Thu Dec 20 13:25:53 2018 -0800
Change-Id: Ia49150d87ce53a75bb9defda5a4c31461ca91dd9
Original commit hash: 14623cfc3732cbdc6b1902251bcb625a16978f2c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/TetonGlacierConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c

================================================================================ 
Commit: 68dc809e65e4b4bd05d28e2d475b6e8ec94d48d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:36 2019 -0800 
-------------------------------------------------------------------------------- 
IFWI WHL_CONS [WHL-U42] :LAN PHY version showing NA in BIOS setup page after restart from os by reset Button

Added BIOS support for LCD bring up to get Phy Rev.

Hsd-es-id: 1606796434
Original commit date: Mon Jan 28 14:03:53 2019 -0800
Change-Id: If3d49cf7beeb13d4e028c417220345eb59f3b850
Original commit hash: bf05151fc6bab5900c40f47ab76c3b14f89af8d8

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLan.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 375e557a81597ab14dbf9b9611e0c65d5da5ca5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:34 2019 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Secure Boot is not available in release builds

The SecureBootConfigDxe module should be available on all builds, there is no
reason for tagging the module for removal in IPClean for release builds.

Hsd-es-id: 1408903438
Original commit date: Fri Jan 11 16:51:46 2019 -0800
Change-Id: Ie1688ed0ce70b6274940477fd230cd6a5cfe6d63
Original commit hash: 15c77df54931cc2a145f416ac0f821e8bfb7295a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 5ed12eb6069c39c0491098bf04d1bf37f2dc4947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:33 2019 -0800 
-------------------------------------------------------------------------------- 
BIOS does not configure MCTP in S3 resume case, blocking CSME from sending broadcasts

Added MCTP support check for S3 resume case

Hsd-es-id: 1306160372
Original commit date: Fri Jan 25 10:31:31 2019 +0100
Change-Id: I30ffda67f20a7e6763b5e000fa62b9119cd6264a
Original commit hash: b2d850bd8453cda82488df1b5f743a2dc04f0ced

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: 3d7d8450949a75cb2bea19facc14aa25dd7f766b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:32 2019 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: [CFL][MRC]- EV MRC debug features

1. Per calibration step MRC runs struct Pis overflow/underflow checker
   This feature is used to help find code bugs in training step which underflow/overflow
   MRC struct Pi value (no checker while assigning value) causing later steps failures.

2.Upon MRC calibration step failure prints PIs and TA parameters

Hsd-es-id: 1806716564
Original commit date: Sun Jan 20 16:20:08 2019 +0200
Change-Id: I7fc59241f59d255c4876a0f4035f005badc9f4ad
Original commit hash: fb75d8a9be3d73a8eb9a7a7f9401e0027d7b45b2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: a0b4cb6562715527dfd1a8ff0e61deb58e5b2f25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:30 2019 -0800 
-------------------------------------------------------------------------------- 
64-bit PCI MMIO Read/Write does not work
  64-bit MMIO Read/Write does not work for PCI devices.
  This needs to be split into 2 DWORD Read/Writes.

Hsd-es-id: 2206624665
Original commit date: Fri Jan 25 14:06:54 2019 +0800
Change-Id: Ic70e7962819b91ce4ce6d86447207d4d0bd97d91
Original commit hash: 0fd83a658998911a8d0e49ef8263276901dc4d85

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPcieTrainingErrorCount.c

================================================================================ 
Commit: 5ad6ae7f1b7ac7ffc627f582dbe99481de88ecfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:29 2019 -0800 
-------------------------------------------------------------------------------- 
[CNL] To fix test cans error in SCT tool

 Meet the UEFI spec to pass the SCT tool.

Hsd-es-id: 1606723323
Original commit date: Thu Jan 10 18:13:47 2019 +0800
Change-Id: I291b5cf32226b47b2d7a505a5fed12e59b6a01d1
Original commit hash: 8232c5c43d4bb4721873a4b04e4010d67df29f45

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Locate.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/RuntimeDxe/Variable.c

================================================================================ 
Commit: 6296c67332fa56b5d3ff43750d6f4be13820ce8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:28 2019 -0800 
-------------------------------------------------------------------------------- 
BIOS is always get "Unknown Status" for Current Security Level.

1. Add correct condition to avoid Sec/Sub bus and force power status can't restore to default.
2. Add debug message.

Hsd-es-id: 1506955579
Original commit date: Mon Nov 26 13:39:34 2018 +0800
Change-Id: I15db3ace83a92a020ade2a3b093e03de7acb4774
Original commit hash: ff142a37cfd1c82d0aeb7a01b71cc9bba852b715

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/DxeTbtSecurityLib.h
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 3b67f76b381e6e000c7e37ee3d24076cf1e0ca98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:26 2019 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Add FSP-S blob to TPM measurements on non-S3 boot.

Backport from ICL: https://git-amr-7.devtools.intel.com/gerrit/#/c/22855/

Resolution:

The IBB elements (FVRecovery, FVRecovery2 and FSP_M_T) are being measured and
extended by the Boot Guard ACM. Platform and Core BIOS are responsible for
measuring the complementary elements that conform the BIOS. The problem found
was that when the FspWrapper (FSP 2.0 API mode) was enabled, the silicon
initialization would be compiled into a separate FSP-S binary outside the main
BIOS FVs being measured.

To include FSP-S in the measurements on CNL, during the extraction of the Guided
section containing the FSP-S blob we will hash and extend the FSP-S blob and
create the corresponding TPM event log.

Since the functions to hash, extend and create event logs during PEI phase are
not available outside Tcg2Pei.c, this functionality has been consolidated into a
separate library (PeiTpmMeasurementLib).

Note that on S3 resume path no additional boot measurements will be performed;
in S3 TPM initialization, the previous PCR values -- those saved while issuing
TPM_CC_SHUTDOWN (TPM_SU_STATE) -- will be restored.

Hsd-es-id: 2205371598
Original commit date: Fri Jan 11 15:44:35 2019 -0800
Change-Id: Ic5acfc81dadd3127b7cdd85a3d7024561592fee9
Original commit hash: 6e48c1919adcfc5769ee50fc45a8f3e4110b81a3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.c
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.inf
CannonLakePlatSamplePkg/Include/Library/PeiTpmMeasurementLib.h
CannonLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurement.c
CannonLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurement.h
CannonLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurementLib.inf
CannonLakePlatSamplePkg/Library/PeiTpmMeasurementLibNull/PeiTpmMeasurementLibNull.inf
CannonLakePlatSamplePkg/Library/PeiTpmMeasurementLibNull/PeiTpmMeasurementNull.c
CannonLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: b9b810b6db865de8b368fc46430759f57bbfbfde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:25 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Feb 5 11:38:30 2019 -0800
Original commit date: Tue Feb 5 11:38:30 2019 -0800
Original commit hash: 21d073f0b05db79dbca9167d7910689810387a8c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3308a0dd7023075d6c09c6734da0508ed4fd7410 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:23 2019 -0800 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS ID to v188.2 and reset FSP version

Hsd-es-id: N/A
Original commit date: Mon Feb 4 16:04:13 2019 -0800
Change-Id: I887f53929683dc0ad44b4e6ef510a57aca2e332b
Original commit hash: 904beeaf32286ec1ce496344026a021abf2b4981

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a36c09fd6c09c5f5c6b4d8bfed0a988cd66fcffc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:22 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate CFL Rx Patch 0xB0

Update CFL Rx with Patch 0xB0

Hsd-es-id: <HSD-ES Number>
Original commit date: Mon Feb 4 15:45:55 2019 -0800
Change-Id: I624d9f4e3204081b70d008b5bd2e92f3c7eb31c5
Original commit hash: 997bd0be427f221c1ed7faf05ca8099a0e104a1e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: b6f7506f238e47c9d95234c856d6326872591316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:21 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Feb 4 11:38:11 2019 -0800
Original commit date: Mon Feb 4 11:38:11 2019 -0800
Original commit hash: 8873fd3b400fa604ceb7d5b82cab27676cc991b8

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 240c483e0da4a622e665fe8ece9e27535c0fe49a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:20 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Feb 3 12:10:59 2019 -0800
Original commit date: Sun Feb 3 12:10:59 2019 -0800
Original commit hash: 318074a3508a2451aab227c69d9da46c60a3e94e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1da47d839b0a4f5f30010b257697160be835e474 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:19 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Feb 3 11:36:47 2019 -0800
Original commit date: Sun Feb 3 11:36:47 2019 -0800
Original commit hash: 7abbb0f54a069a5477b03beb6f7e4e4b1ef0916a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e722e12051d8f5dcb45b6b92fce7273379fb0918 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:17 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Feb 2 11:38:27 2019 -0800
Original commit date: Sat Feb 2 11:38:27 2019 -0800
Original commit hash: 7ed984646e9de32cc0c1d889a5e2b62cbc47475c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ebbd013946047c200c08ac4eba527fbfa00e33a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:16 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Feb 1 11:36:56 2019 -0800
Original commit date: Fri Feb 1 11:36:56 2019 -0800
Original commit hash: 3e3f1e39c27058a3a614f0db2718748a6c33d762

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 18145387d9b26744c06f48a3d16592911ca76307 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:15 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "[TeamCity]  Daily Update_FSP/RC"

This reverts commit 37ccd74a553a46bdb171ee32caab6aa71ae91dd5.

Hsd-es-id: N/A
Original commit date: Thu Jan 31 16:43:30 2019 -0800
Change-Id: I0098b4fd5068e30a7cddb4deddd6f1c5155a480d
Original commit hash: 07939103d190282a76265c2b9f93d662efd9bd2b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d90ce2c5dcf35ab7de81f9f0f77310b3f3ac2618 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:14 2019 -0800 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS ID to v188.1

Hsd-es-id: N/A
Original commit date: Thu Jan 31 15:48:35 2019 -0800
Change-Id: I730894268d3bfdcd593cc16f9adb070ea0394bab
Original commit hash: 7cdfc1e48c3cc0447a0ebbbb7671d7a062183a13

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 74be5e35c76048e9bb80ee65c3c9e0391d358c2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:13 2019 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Integrate version 0.0.23 of UEFI PXE for Jacksonville

Update UEFI PXE for WHL/CFL.

Hsd-es-id: 1306152599
Original commit date: Thu Jan 31 15:37:59 2019 -0800
Change-Id: Ifdbd586a4977fc76046ec72dfdc9bbe8ba516102
Original commit hash: d807499836a666e49890d594b7f0522a21441f59

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 978304d84447be547c25abf3101bc3c243bea44a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 26 18:13:11 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Jan 31 11:36:59 2019 -0800
Original commit date: Thu Jan 31 11:36:59 2019 -0800
Original commit hash: 37ccd74a553a46bdb171ee32caab6aa71ae91dd5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec
