

================================================================
== Synthesis Summary Report of 'radiation_injector'
================================================================
+ General Information: 
    * Date:           Mon Mar  2 00:11:21 2026
    * Version:        2025.2 (Build 6295257 on Nov 14 2025)
    * Project:        radiation_injector
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-2
    

* Performance & Resource Estimates: 
+----------------------+------+---------------+----------+---------+------+----------+---------+---------+------+---------+----+-----------+-----------+-----+
|        Modules       | Issue|               | Iteration|         | Trip |          |      Latency      |      |         |    |           |           |     |
|        & Loops       | Type | Violation Type|  Latency | Interval| Count| Pipelined| (cycles)|   (ns)  | Slack|  BRAM   | DSP|     FF    |    LUT    | URAM|
+----------------------+------+---------------+----------+---------+------+----------+---------+---------+------+---------+----+-----------+-----------+-----+
|+ radiation_injector  |     -|              -|         -|       17|     -|        no|       16|  160.000|  0.00|  2 (~0%)|   -|  1130 (1%)|  1284 (2%)|    -|
+----------------------+------+---------------+----------+---------+------+----------+---------+---------+------+---------+----+-----------+-----------+-----+
    Name Prefix: '+' for module, 'o' for loop, '*' for dataflow


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | weight_mem_1 | 0x10   | 32    | W      | Data signal of weight_mem        |                                                                      |
| s_axi_control | weight_mem_2 | 0x14   | 32    | W      | Data signal of weight_mem        |                                                                      |
| s_axi_control | wr_addr      | 0x1c   | 32    | W      | Data signal of wr_addr           |                                                                      |
| s_axi_control | wr_data      | 0x24   | 32    | W      | Data signal of wr_data           |                                                                      |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| weight_mem | inout     | ap_uint<32>* |
| wr_addr    | in        | ap_uint<32>  |
| wr_data    | in        | ap_uint<32>  |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+----------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                                |
+------------+---------------+-----------+----------+----------------------------------------+
| weight_mem | m_axi_gmem0   | interface |          | channel=0                              |
| weight_mem | s_axi_control | register  | offset   | name=weight_mem_1 offset=0x10 range=32 |
| weight_mem | s_axi_control | register  | offset   | name=weight_mem_2 offset=0x14 range=32 |
| wr_addr    | s_axi_control | register  |          | name=wr_addr offset=0x1c range=32      |
| wr_data    | s_axi_control | register  |          | name=wr_data offset=0x24 range=32      |
+------------+---------------+-----------+----------+----------------------------------------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+-----------+-------+--------+---------+
| Name                  | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+-----------------------+-----+--------+-----------+-------+--------+---------+
| + radiation_injector  | 0   |        |           |       |        |         |
|   icmp_ln20_fu_144_p2 |     |        | icmp_ln20 | seteq | auto   | 0       |
|   add_ln21_fu_166_p2  |     |        | add_ln21  | add   | fabric | 0       |
|   xor_ln22_fu_192_p2  |     |        | xor_ln22  | xor   | auto   | 0       |
+-----------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                 | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                      |           |           |      |      |        |          |      |         | Banks            |
+----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + radiation_injector |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U    | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem0_m_axi_U      | interface | m_axi     | 2    |      |        |          |      |         |                  |
+----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------------------------+---------------------------------------------------+
| Type      | Options                                                     | Location                                          |
+-----------+-------------------------------------------------------------+---------------------------------------------------+
| INTERFACE | s_axilite port=wr_addr bundle=control                       | in radiation_injector (radiation_injector.cpp:10) |
| INTERFACE | s_axilite port=wr_data bundle=control                       | in radiation_injector (radiation_injector.cpp:11) |
| INTERFACE | s_axilite port=weight_mem bundle=control                    | in radiation_injector (radiation_injector.cpp:12) |
| INTERFACE | s_axilite port=return bundle=control                        | in radiation_injector (radiation_injector.cpp:13) |
| INTERFACE | m_axi port=weight_mem offset=slave bundle=gmem0 depth=16384 | in radiation_injector (radiation_injector.cpp:16) |
+-----------+-------------------------------------------------------------+---------------------------------------------------+


