 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 18 04:44:13 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_RST_SYNC/sync_flop_reg/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U1_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U1_RST_SYNC/sync_flop_reg/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_bit_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_bit_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_bit_sync/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_bit_sync/sync_flop_reg/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_bit_sync/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ref_sync/sync_bus_reg[0]/SI (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_bus_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_uart_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (SDFFRQX2M)               0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (SDFFRQX2M)                0.34       0.34 r
  U1_uart_sync/sync_bus_reg[0]/SI (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_uart_sync/sync_bus_reg[0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_RST_SYNC/sync_flop_reg/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U1_RST_SYNC/meta_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U1_RST_SYNC/sync_flop_reg/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_bit_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_bit_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_bit_sync/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_bit_sync/sync_flop_reg/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_bit_sync/sync_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ref_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (SDFFRQX2M)                 0.34       0.34 r
  U0_ref_sync/sync_flop_reg/D (SDFFRQX1M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_flop_reg/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_uart_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (SDFFRQX2M)               0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (SDFFRQX2M)                0.34       0.34 r
  U1_uart_sync/sync_flop_reg/D (SDFFRQX1M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ref_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ref_sync/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_flop_reg/CK (SDFFRQX2M)              0.00       0.00 r
  U0_ref_sync/enable_flop_reg/Q (SDFFRQX2M)               0.35       0.35 r
  U0_ref_sync/enable_pulse_d_reg/SI (SDFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_pulse_d_reg/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U1_uart_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_uart_sync/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_flop_reg/CK (SDFFRQX2M)             0.00       0.00 r
  U1_uart_sync/enable_flop_reg/Q (SDFFRQX2M)              0.35       0.35 r
  U1_uart_sync/enable_pulse_d_reg/SI (SDFFRQX2M)          0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_bit_sync/meta_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (SDFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (SDFFRQX2M)        0.36       0.36 r
  U0_UART/U0_UART_TX/U0_fsm/busy (uart_tx_fsm_test_1)     0.00       0.36 r
  U0_UART/U0_UART_TX/busy (UART_TX_test_1)                0.00       0.36 r
  U0_UART/TX_OUT_V (UART_test_1)                          0.00       0.36 r
  U0_bit_sync/unsync_bit (BIT_SYNC_test_1)                0.00       0.36 r
  U0_bit_sync/meta_flop_reg/D (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_bit_sync/meta_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U1_uart_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  U1_uart_sync/sync_flop_reg/Q (SDFFRQX1M)                0.40       0.40 r
  U1_uart_sync/test_so (DATA_SYNC_test_1)                 0.00       0.40 r
  U0_UART/test_si2 (UART_test_1)                          0.00       0.40 r
  U0_UART/U0_UART_TX/test_si2 (UART_TX_test_1)            0.00       0.40 r
  U0_UART/U0_UART_TX/U0_mux/test_si (mux_test_1)          0.00       0.40 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI (SDFFRHQX8M)       0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (SDFFRHQX8M)       0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_RegFile/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[4]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[4]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[5]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[5]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RegFile/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[3]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[3]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[4]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[4]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RegFile/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[2]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[2]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[3]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[3]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RegFile/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[1]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[1]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[2]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[2]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RegFile/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[0]/Q (SDFFRQX2M)                  0.36       0.36 r
  U0_RegFile/RdData_reg[1]/SI (SDFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


1
