#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 14 12:07:39 2022
# Process ID: 12760
# Current directory: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9736 C:\Users\digig\OneDrive - Università di Napoli Federico II\Desktop\ARC\ProgettoASD_2021-22-main\Esercizio 4\Shift_Register_S\Shift_Register_S\Shift_Register_S.xpr
# Log file: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/vivado.log
# Journal file: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S'
INFO: [Project 1-313] Project file moved from 'C:/Users/giuse/Documents/Progetti tesina/Esercizio 4/Shift_Register_S' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/giuse/Documents/Progetti tesina/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 821.215 ; gain = 190.762
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 14 12:25:26 2022...
ting synth_design
Using part: xc7a100tcsg324-1
Top: Shift_Register
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1244.891 ; gain = 170.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Shift_Register' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:43]
INFO: [Synth 8-3491] module 'D_and_Mux' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:34' bound to instance 'stage7' of component 'D_and_Mux' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:71]
INFO: [Synth 8-638] synthesizing module 'D_and_Mux' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8_1' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Mux_8_1.vhd:34' bound to instance 'mux' of component 'Mux_8_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Mux_8_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Mux_8_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_1' (1#1) [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Mux_8_1.vhd:40]
INFO: [Synth 8-3491] module 'Flip_Flop_D' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Flip_Flop_D.vhd:34' bound to instance 'FFD' of component 'Flip_Flop_D' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:68]
INFO: [Synth 8-638] synthesizing module 'Flip_Flop_D' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Flip_Flop_D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Flip_Flop_D' (2#1) [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Flip_Flop_D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'D_and_Mux' (3#1) [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:42]
INFO: [Synth 8-3491] module 'D_and_Mux' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:34' bound to instance 'stage6' of component 'D_and_Mux' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:81]
INFO: [Synth 8-3491] module 'D_and_Mux' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:34' bound to instance 'stage5' of component 'D_and_Mux' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:91]
INFO: [Synth 8-3491] module 'D_and_Mux' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:34' bound to instance 'stage4' of component 'D_and_Mux' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:101]
INFO: [Synth 8-3491] module 'D_and_Mux' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:34' bound to instance 'stage3' of component 'D_and_Mux' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:111]
INFO: [Synth 8-3491] module 'D_and_Mux' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:34' bound to instance 'stage2' of component 'D_and_Mux' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:121]
INFO: [Synth 8-3491] module 'D_and_Mux' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:34' bound to instance 'stage1' of component 'D_and_Mux' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:131]
INFO: [Synth 8-3491] module 'D_and_Mux' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/D_and_Mux.vhd:34' bound to instance 'stage0' of component 'D_and_Mux' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:141]
INFO: [Synth 8-3491] module 'Flip_Flop_D' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Flip_Flop_D.vhd:34' bound to instance 'ff_uscita' of component 'Flip_Flop_D' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'Shift_Register' (4#1) [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 4/Shift_Register_S/Shift_Register_S/Shift_Register_S.srcs/sources_1/new/Shift_Register.vhd:43]
