
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.89000000000000000000;
1.89000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_0";
mvm_32_32_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_0' with
	the parameters "32,32,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "1,32,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1503 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k32_p32_b20_g0'
  Processing 'mvm_32_32_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g0_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g0_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g0_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g0_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g0_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g0_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g0_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g0_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g0_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g0_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g0_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g0_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_64_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_16_DW_mult_tc_0'
  Mapping 'mac_b20_g0_17_DW_mult_tc_0'
  Mapping 'mac_b20_g0_18_DW_mult_tc_0'
  Mapping 'mac_b20_g0_19_DW_mult_tc_0'
  Mapping 'mac_b20_g0_20_DW_mult_tc_0'
  Mapping 'mac_b20_g0_21_DW_mult_tc_0'
  Mapping 'mac_b20_g0_22_DW_mult_tc_0'
  Mapping 'mac_b20_g0_23_DW_mult_tc_0'
  Mapping 'mac_b20_g0_24_DW_mult_tc_0'
  Mapping 'mac_b20_g0_25_DW_mult_tc_0'
  Mapping 'mac_b20_g0_26_DW_mult_tc_0'
  Mapping 'mac_b20_g0_27_DW_mult_tc_0'
  Mapping 'mac_b20_g0_28_DW_mult_tc_0'
  Mapping 'mac_b20_g0_29_DW_mult_tc_0'
  Mapping 'mac_b20_g0_30_DW_mult_tc_0'
  Mapping 'mac_b20_g0_31_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:41  578110.0      1.51   48361.4  110412.8                          
    0:01:41  578110.0      1.51   48361.4  110412.8                          
    0:01:41  578711.7      1.51   48361.4  109993.3                          
    0:01:41  579305.4      1.51   48361.4  109573.8                          
    0:01:42  579899.1      1.51   48361.4  109154.3                          
    0:01:42  580492.9      1.51   48361.4  108734.8                          
    0:01:42  581086.6      1.51   48361.4  108315.3                          
    0:01:43  581680.3      1.51   48361.3  107895.8                          
    0:01:43  582274.0      1.51   48361.3  107476.3                          
    0:01:43  582867.7      1.51   48361.3  107056.8                          
    0:01:43  583461.4      1.51   48361.3  106637.3                          
    0:01:44  584055.1      1.51   48361.3  106217.9                          
    0:01:45  584859.8      1.51   39713.3   87577.4                          
    0:01:46  585685.4      1.51   30330.8   67702.9                          
    0:01:47  586474.7      1.51   21672.3   49040.6                          
    0:01:48  587298.2      1.51   12295.1   29358.3                          
    0:01:49  588099.9      1.51    3635.0   10289.2                          
    0:02:52  564527.0      0.47     792.6      37.3                          
    0:02:54  564493.5      0.47     792.6      37.3                          
    0:02:54  564493.5      0.47     792.6      37.3                          
    0:02:55  564491.4      0.47     792.6      37.3                          
    0:02:57  564491.4      0.47     792.6      37.3                          
    0:03:41  452195.2      0.16      83.1       0.0                          
    0:03:50  451392.7      0.16      98.8       0.0                          
    0:03:55  451652.8      0.16      81.8       0.0                          
    0:03:57  451652.6      0.16      80.6       0.0                          
    0:04:11  451656.0      0.16      79.6       0.0                          
    0:04:13  451658.2      0.16      79.1       0.0                          
    0:04:15  451660.8      0.16      78.7       0.0                          
    0:04:18  451662.9      0.15      78.3       0.0                          
    0:04:20  451666.7      0.15      77.8       0.0                          
    0:04:22  451669.3      0.15      76.7       0.0                          
    0:04:23  451672.8      0.15      76.3       0.0                          
    0:04:25  451676.8      0.15      75.7       0.0                          
    0:04:26  451681.0      0.15      74.7       0.0                          
    0:04:27  451684.0      0.15      73.8       0.0                          
    0:04:28  451686.6      0.14      72.7       0.0                          
    0:04:29  451690.9      0.14      71.5       0.0                          
    0:04:30  451692.5      0.14      71.1       0.0                          
    0:04:32  451694.1      0.14      70.6       0.0                          
    0:04:33  451695.7      0.14      70.2       0.0                          
    0:04:34  451695.4      0.14      70.2       0.0                          
    0:04:34  451695.4      0.14      70.2       0.0                          
    0:04:35  451695.4      0.14      70.2       0.0                          
    0:04:35  451695.4      0.14      70.2       0.0                          
    0:04:35  451695.4      0.14      70.2       0.0                          
    0:04:35  451713.5      0.12      62.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:35  451715.6      0.11      59.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:36  451730.0      0.11      58.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:36  451730.0      0.11      58.5       0.0                          
    0:04:36  451743.0      0.10      53.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:36  451752.6      0.10      50.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:36  451761.6      0.09      49.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:37  451775.5      0.09      45.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:37  451786.6      0.08      43.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:37  451801.3      0.08      41.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:37  451805.2      0.08      40.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:37  451818.8      0.08      39.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:37  451822.5      0.08      39.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:37  451838.5      0.08      38.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:38  451840.6      0.08      38.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:38  451849.1      0.08      37.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:38  451855.3      0.08      37.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:38  451863.5      0.07      36.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:38  451866.2      0.07      36.2       0.0 path/genblk1[23].path/path/add_out_reg[37]/D
    0:04:38  451882.9      0.07      34.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:38  451898.1      0.07      34.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:39  451907.9      0.07      33.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:39  451908.5      0.07      33.2       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:04:39  451917.5      0.07      32.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:39  451926.0      0.07      32.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:39  451940.1      0.07      32.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:39  451954.7      0.07      31.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:39  451959.5      0.07      31.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:39  451966.7      0.07      30.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:39  451970.4      0.07      30.8       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:04:40  451977.6      0.07      30.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451982.4      0.07      30.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451986.9      0.06      29.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451993.8      0.06      29.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451999.4      0.06      29.0       0.0 path/genblk1[23].path/path/add_out_reg[37]/D
    0:04:40  452001.8      0.06      28.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:40  452012.7      0.06      28.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  452015.4      0.06      27.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:40  452022.6      0.06      27.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  452028.4      0.06      26.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:41  452031.9      0.06      26.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:41  452037.7      0.06      26.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:41  452039.9      0.06      26.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  452043.9      0.06      26.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  452048.4      0.06      26.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  452053.2      0.06      26.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  452056.4      0.06      26.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  452069.7      0.06      25.4       0.0 path/genblk1[13].path/path/add_out_reg[37]/D
    0:04:41  452068.3      0.06      25.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  452067.8      0.06      24.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:42  452072.0      0.06      24.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:42  452083.5      0.06      23.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:42  452088.0      0.06      23.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  452094.7      0.05      23.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:42  452099.4      0.05      22.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  452105.3      0.05      22.3       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:04:42  452116.5      0.05      22.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:42  452119.4      0.05      21.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452130.6      0.05      21.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  452137.2      0.05      21.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  452140.7      0.05      20.6       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:04:43  452141.2      0.05      20.6       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:04:43  452142.5      0.05      20.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  452150.5      0.05      20.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:43  452154.0      0.05      20.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:43  452153.7      0.05      19.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  452155.6      0.05      19.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  452157.4      0.05      19.6       0.0 path/genblk1[29].path/path/add_out_reg[35]/D
    0:04:43  452160.6      0.05      19.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  452163.8      0.05      19.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  452169.7      0.05      19.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  452167.8      0.05      19.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  452172.9      0.05      18.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  452172.9      0.05      18.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:44  452179.0      0.05      18.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  452179.8      0.05      18.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:44  452184.8      0.05      18.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:44  452187.2      0.04      18.1       0.0 path/genblk1[23].path/path/add_out_reg[33]/D
    0:04:44  452189.4      0.04      18.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:44  452193.1      0.04      17.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:44  452203.5      0.04      17.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:45  452205.0      0.04      17.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452209.8      0.04      17.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  452219.4      0.04      17.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452225.8      0.04      16.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:45  452235.4      0.04      16.7       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:04:45  452242.0      0.04      16.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  452246.8      0.04      16.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  452247.6      0.04      16.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:45  452253.2      0.04      16.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:46  452260.4      0.04      16.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452266.8      0.04      16.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452266.0      0.04      15.9       0.0 path/genblk1[23].path/path/add_out_reg[33]/D
    0:04:46  452271.5      0.04      15.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:46  452276.1      0.04      15.5       0.0 path/genblk1[30].path/path/add_out_reg[35]/D
    0:04:46  452277.1      0.04      15.5       0.0 path/genblk1[25].path/path/add_out_reg[39]/D
    0:04:46  452279.5      0.04      15.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452287.0      0.04      15.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452294.4      0.04      15.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452297.9      0.04      15.0       0.0 path/genblk1[24].path/path/add_out_reg[39]/D
    0:04:46  452303.2      0.04      14.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452307.5      0.04      14.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452309.1      0.04      14.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:47  452318.9      0.04      14.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:47  452325.8      0.04      14.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  452335.7      0.04      14.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:47  452340.2      0.04      14.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452340.2      0.04      14.0       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:04:47  452343.9      0.04      13.9       0.0 path/genblk1[23].path/path/add_out_reg[34]/D
    0:04:47  452347.9      0.04      13.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452359.9      0.04      13.7      13.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  452363.8      0.04      13.7      13.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:47  452368.1      0.04      13.4      13.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  452373.7      0.03      13.3      13.1 path/genblk1[9].path/path/add_out_reg[35]/D
    0:04:48  452380.3      0.03      13.2      13.1 path/genblk1[25].path/path/add_out_reg[39]/D
    0:04:48  452388.1      0.03      13.0      13.1 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  452388.9      0.03      12.7      13.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  452392.8      0.03      12.7      13.1 path/genblk1[26].path/path/add_out_reg[36]/D
    0:04:48  452401.1      0.03      12.5      13.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  452405.3      0.03      12.3      13.1 path/genblk1[12].path/path/add_out_reg[34]/D
    0:04:48  452410.1      0.03      12.1      13.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  452415.2      0.03      12.0      13.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  452417.6      0.03      11.8      13.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452420.8      0.03      11.6      13.1 path/genblk1[26].path/path/add_out_reg[36]/D
    0:04:49  452432.7      0.03      11.6      13.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452435.9      0.03      11.5      13.1 path/genblk1[20].path/path/add_out_reg[39]/D
    0:04:49  452440.7      0.03      11.3      13.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452441.3      0.03      11.3      13.1 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:49  452447.9      0.03      11.2      13.1 path/genblk1[5].path/path/add_out_reg[36]/D
    0:04:49  452459.6      0.03      11.2      13.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452463.3      0.03      11.1      13.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  452478.8      0.03      11.1      26.2 path/genblk1[13].path/path/add_out_reg[31]/D
    0:04:49  452484.1      0.03      11.0      26.2 path/genblk1[8].path/path/add_out_reg[37]/D
    0:04:49  452487.3      0.03      10.9      26.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452490.2      0.03      10.9      26.2 path/path/path/add_out_reg[37]/D
    0:04:49  452500.6      0.03      10.8      26.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452505.4      0.03      10.8      26.2 path/genblk1[28].path/path/add_out_reg[35]/D
    0:04:49  452508.3      0.03      10.6      26.2 path/genblk1[5].path/path/add_out_reg[36]/D
    0:04:50  452514.7      0.03      10.5      26.2 path/genblk1[24].path/path/add_out_reg[39]/D
    0:04:50  452514.7      0.03      10.5      26.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:50  452518.9      0.03      10.3      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:50  452521.6      0.03      10.0      26.2 path/genblk1[13].path/path/add_out_reg[29]/D
    0:04:50  452526.4      0.03       9.9      26.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  452530.9      0.03       9.7      26.2 path/genblk1[20].path/path/add_out_reg[35]/D
    0:04:50  452537.0      0.03       9.6      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  452539.9      0.03       9.5      26.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  452546.1      0.03       9.5      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  452548.7      0.03       9.4      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  452549.8      0.03       9.2      26.2 path/genblk1[26].path/path/add_out_reg[33]/D
    0:04:51  452551.6      0.03       9.2      26.2 path/genblk1[27].path/path/add_out_reg[37]/D
    0:04:51  452553.5      0.03       9.1      26.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452555.4      0.03       9.1      26.2 path/genblk1[20].path/path/add_out_reg[38]/D
    0:04:51  452558.3      0.02       8.9      26.2 path/genblk1[21].path/path/add_out_reg[39]/D
    0:04:51  452559.4      0.02       8.7      26.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  452562.0      0.02       8.6      26.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  452564.7      0.02       8.5      26.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  452564.9      0.02       8.3      26.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  452570.0      0.02       8.1      26.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:52  452569.7      0.02       8.1      26.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452572.4      0.02       7.9      26.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452575.6      0.02       7.8      26.2 path/genblk1[8].path/path/add_out_reg[37]/D
    0:04:52  452581.4      0.02       7.7      26.2 path/genblk1[26].path/path/add_out_reg[33]/D
    0:04:52  452585.7      0.02       7.7      26.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452588.1      0.02       7.6      26.2 path/path/path/add_out_reg[37]/D
    0:04:52  452589.9      0.02       7.6      26.2 path/genblk1[12].path/path/add_out_reg[36]/D
    0:04:52  452590.7      0.02       7.5      26.2 path/genblk1[5].path/path/add_out_reg[36]/D
    0:04:52  452594.5      0.02       7.4      26.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452597.7      0.02       7.3      26.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:52  452601.4      0.02       7.2      26.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452604.8      0.02       7.1      26.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452608.0      0.02       7.1      26.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452610.7      0.02       7.0      26.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452614.2      0.02       7.0      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:53  452617.6      0.02       6.9      26.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:53  452621.6      0.02       6.8      26.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:53  452626.1      0.02       6.8      26.2 path/genblk1[1].path/path/add_out_reg[39]/D
    0:04:53  452629.1      0.02       6.6      26.2 path/genblk1[12].path/path/add_out_reg[36]/D
    0:04:53  452631.4      0.02       6.6      26.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452634.1      0.02       6.5      26.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452639.7      0.02       6.4      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:54  452642.9      0.02       6.4      26.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  452645.3      0.02       6.3      26.2 path/genblk1[26].path/path/add_out_reg[33]/D
    0:04:54  452648.5      0.02       6.1      26.2 path/genblk1[17].path/path/add_out_reg[38]/D
    0:04:54  452653.3      0.02       6.1      26.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:54  452658.3      0.02       6.0      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:54  452659.9      0.02       5.8      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:54  452662.3      0.02       5.7      26.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:54  452667.1      0.02       5.7      26.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:54  452671.3      0.02       5.5      26.2 path/genblk1[20].path/path/add_out_reg[38]/D
    0:04:54  452674.5      0.02       5.4      26.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:54  452679.6      0.02       5.2      26.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:54  452684.4      0.02       5.1      26.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:55  452683.8      0.02       5.1      26.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:55  452687.3      0.02       4.9      26.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:55  452690.8      0.02       4.8      26.2 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:55  452694.0      0.02       4.7      26.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452698.7      0.02       4.5      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452703.0      0.02       4.4      26.2 path/genblk1[21].path/path/add_out_reg[39]/D
    0:04:55  452706.7      0.02       4.3      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452708.9      0.02       4.2      26.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:55  452713.1      0.02       4.1      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:55  452715.8      0.02       4.0      26.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:55  452716.8      0.01       3.9      26.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452722.7      0.01       3.9      26.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452722.9      0.01       3.8      26.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452729.3      0.01       3.7      26.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452729.9      0.01       3.6      26.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452735.2      0.01       3.6      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:56  452739.2      0.01       3.5      26.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:56  452744.2      0.01       3.4      26.2 path/genblk1[10].path/path/add_out_reg[35]/D
    0:04:56  452746.6      0.01       3.4      26.2 path/genblk1[24].path/path/add_out_reg[35]/D
    0:04:56  452749.5      0.01       3.3      26.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:56  452753.5      0.01       3.2      26.2 path/genblk1[11].path/path/add_out_reg[35]/D
    0:04:56  452756.7      0.01       3.1      26.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:56  452758.3      0.01       3.1      26.2 path/genblk1[9].path/path/add_out_reg[35]/D
    0:04:56  452763.1      0.01       3.0      26.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452764.7      0.01       3.0      26.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452765.2      0.01       2.9      26.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452766.6      0.01       2.8      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:57  452767.9      0.01       2.8      26.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:57  452769.0      0.01       2.6      26.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  452773.2      0.01       2.6      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452777.2      0.01       2.5      26.2 path/genblk1[22].path/path/add_out_reg[39]/D
    0:04:57  452779.9      0.01       2.4      26.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:57  452784.7      0.01       2.3      26.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  452787.9      0.01       2.3      26.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:57  452790.0      0.01       2.2      26.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452785.5      0.01       2.1      13.1 path/genblk1[21].path/path/add_out_reg[39]/D
    0:04:57  452790.2      0.01       2.0      13.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:57  452793.4      0.01       2.0      13.1 path/genblk1[22].path/path/add_out_reg[39]/D
    0:04:58  452794.5      0.01       1.9      13.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:58  452798.8      0.01       1.8      13.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452802.5      0.01       1.8      13.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452804.1      0.01       1.7      13.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:58  452805.9      0.01       1.6      13.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452807.3      0.01       1.6      13.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:58  452808.6      0.01       1.6      13.1 path/genblk1[11].path/path/add_out_reg[35]/D
    0:04:58  452813.7      0.01       1.4      13.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452816.6      0.01       1.3      13.1 path/genblk1[13].path/path/add_out_reg[37]/D
    0:04:58  452817.1      0.01       1.3      13.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:58  452821.1      0.01       1.3      13.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:58  452822.7      0.01       1.2      13.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:58  452826.7      0.01       1.2      13.1 path/genblk1[19].path/path/add_out_reg[33]/D
    0:04:59  452829.9      0.01       1.1      13.1 path/genblk1[11].path/path/add_out_reg[33]/D
    0:04:59  452835.2      0.01       1.1      13.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:59  452837.1      0.01       1.1      13.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452838.7      0.01       1.0      13.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:59  452841.3      0.01       0.9      13.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:59  452845.0      0.01       0.8      13.1 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:59  452849.0      0.01       0.8      13.1 path/genblk1[31].path/path/add_out_reg[34]/D
    0:04:59  452852.2      0.01       0.8      13.1 path/genblk1[24].path/path/add_out_reg[38]/D
    0:04:59  452854.1      0.01       0.7      13.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:59  452855.7      0.01       0.7      13.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:59  452857.5      0.01       0.6      13.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:59  452852.5      0.01       0.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:59  452855.7      0.00       0.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452861.3      0.00       0.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452863.7      0.00       0.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  452866.9      0.00       0.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452869.2      0.00       0.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:00  452871.9      0.00       0.2       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:05:00  452877.5      0.00       0.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:00  452880.2      0.00       0.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452883.1      0.00       0.1       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:05:00  452885.5      0.00       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:00  452889.2      0.00       0.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:00  452892.4      0.00       0.1       0.0 path/genblk1[15].path/path/add_out_reg[37]/D
    0:05:00  452891.6      0.00       0.1       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:05:00  452892.7      0.00       0.0       0.0 path/genblk1[5].path/path/add_out_reg[37]/D
    0:05:00  452895.3      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:01  452897.4      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  452899.3      0.00       0.0       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:05:01  452899.8      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:01  452903.0      0.00       0.0       0.0                          
    0:05:02  452894.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:02  452894.5      0.00       0.0       0.0                          
    0:05:03  452894.5      0.00       0.0       0.0                          
    0:05:17  450729.8      0.02       0.5       0.0                          
    0:05:22  450136.6      0.01       0.4       0.0                          
    0:05:27  449971.4      0.01       0.4       0.0                          
    0:05:28  449941.7      0.01       0.5       0.0                          
    0:05:29  449940.1      0.01       0.5       0.0                          
    0:05:29  449940.1      0.01       0.5       0.0                          
    0:05:31  449940.1      0.01       0.5       0.0                          
    0:05:34  449539.7      0.01       0.7       0.0                          
    0:05:34  449537.3      0.01       0.7       0.0                          
    0:05:34  449537.3      0.01       0.7       0.0                          
    0:05:34  449537.3      0.01       0.7       0.0                          
    0:05:35  449537.3      0.01       0.7       0.0                          
    0:05:35  449537.3      0.01       0.7       0.0                          
    0:05:35  449537.3      0.01       0.7       0.0                          
    0:05:35  449544.5      0.01       0.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:35  449552.5      0.00       0.3       0.0 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:35  449555.4      0.00       0.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:35  449559.4      0.00       0.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:36  449563.9      0.00       0.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:36  449567.7      0.00       0.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:36  449571.9      0.00       0.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:36  449582.0      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:36  449586.0      0.00       0.0       0.0 path/genblk1[23].path/path/add_out_reg[34]/D
    0:05:36  449597.4      0.00       0.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:36  449600.6      0.00       0.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:40  449597.4      0.00       0.0       0.0                          
    0:05:49  449555.7      0.00       0.0       0.0                          
    0:05:49  449472.7      0.00       0.0       0.0                          
    0:05:50  449379.6      0.00       0.0       0.0                          
    0:05:51  449260.7      0.00       0.0       0.0                          
    0:05:51  449149.0      0.00       0.0       0.0                          
    0:05:52  449038.8      0.00       0.0       0.0                          
    0:05:52  448927.1      0.00       0.0       0.0                          
    0:05:53  448817.0      0.00       0.0       0.0                          
    0:05:53  448705.3      0.00       0.0       0.0                          
    0:05:54  448594.4      0.00       0.0       0.0                          
    0:05:54  448483.4      0.00       0.0       0.0                          
    0:05:55  448372.5      0.00       0.0       0.0                          
    0:05:55  448261.6      0.00       0.0       0.0                          
    0:05:56  448149.1      0.00       0.0       0.0                          
    0:05:56  448038.2      0.00       0.0       0.0                          
    0:05:57  447927.2      0.00       0.0       0.0                          
    0:05:57  447816.3      0.00       0.0       0.0                          
    0:05:58  447705.4      0.00       0.0       0.0                          
    0:05:58  447594.5      0.00       0.0       0.0                          
    0:05:59  447483.5      0.00       0.0       0.0                          
    0:06:00  447372.6      0.00       0.0       0.0                          
    0:06:00  447260.9      0.00       0.0       0.0                          
    0:06:00  447173.9      0.00       0.0       0.0                          
    0:06:01  447064.1      0.00       0.0       0.0                          
    0:06:01  446959.3      0.00       0.0       0.0                          
    0:06:02  446861.4      0.00       0.0       0.0                          
    0:06:02  446779.7      0.00       0.0       0.0                          
    0:06:03  446677.6      0.00       0.0       0.0                          
    0:06:03  446573.0      0.00       0.0       0.0                          
    0:06:04  446477.3      0.00       0.0       0.0                          
    0:06:04  446377.8      0.00       0.0       0.0                          
    0:06:04  446281.2      0.00       0.0       0.0                          
    0:06:05  446176.7      0.00       0.0       0.0                          
    0:06:05  446092.4      0.00       0.0       0.0                          
    0:06:06  445990.0      0.00       0.0       0.0                          
    0:06:06  445880.1      0.00       0.0       0.0                          
    0:06:07  445787.8      0.00       0.0       0.0                          
    0:06:07  445686.5      0.00       0.0       0.0                          
    0:06:08  445577.9      0.00       0.0       0.0                          
    0:06:08  445482.7      0.00       0.0       0.0                          
    0:06:09  445375.8      0.00       0.0       0.0                          
    0:06:09  445268.0      0.00       0.0       0.0                          
    0:06:09  445179.5      0.00       0.0       0.0                          
    0:06:10  445073.3      0.00       0.0       0.0                          
    0:06:10  444962.4      0.00       0.0       0.0                          
    0:06:11  444846.7      0.00       0.0       0.0                          
    0:06:11  444716.3      0.00       0.0       0.0                          
    0:06:12  444592.7      0.00       0.0       0.0                          
    0:06:12  444465.0      0.00       0.0       0.0                          
    0:06:13  444339.7      0.00       0.0       0.0                          
    0:06:13  444211.2      0.00       0.0       0.0                          
    0:06:14  444089.1      0.00       0.0       0.0                          
    0:06:14  443956.7      0.00       0.0       0.0                          
    0:06:15  443825.0      0.00       0.0       0.0                          
    0:06:15  443700.5      0.00       0.0       0.0                          
    0:06:16  443572.8      0.00       0.0       0.0                          
    0:06:16  443443.5      0.00       0.0       0.0                          
    0:06:17  443320.6      0.00       0.0       0.0                          
    0:06:18  443193.0      0.00       0.0       0.0                          
    0:06:18  443063.7      0.00       0.0       0.0                          
    0:06:19  442940.8      0.00       0.0       0.0                          
    0:06:19  442812.3      0.00       0.0       0.0                          
    0:06:20  442687.8      0.00       0.0       0.0                          
    0:06:20  442554.6      0.00       0.0       0.0                          
    0:06:21  442466.3      0.00       0.0       0.0                          
    0:06:21  442447.4      0.00       0.0       0.0                          
    0:06:21  442443.6      0.00       0.0       0.0                          
    0:06:21  442382.2      0.00       0.0       0.0                          
    0:06:21  442334.3      0.00       0.0       0.0                          
    0:06:21  442215.4      0.00       0.0       0.0                          
    0:06:21  442069.4      0.00       0.0       0.0                          
    0:06:22  441915.4      0.00       0.0       0.0                          
    0:06:22  441778.9      0.00       0.0       0.0                          
    0:06:22  441638.5      0.00       0.0       0.0                          
    0:06:22  441552.5      0.00       0.0       0.0                          
    0:06:22  441532.3      0.00       0.0       0.0                          
    0:06:22  441453.6      0.00       0.0       0.0                          
    0:06:23  441407.8      0.00       0.0       0.0                          
    0:06:23  441357.6      0.00       0.0       0.0                          
    0:06:23  441304.4      0.00       0.0       0.0                          
    0:06:23  441289.5      0.00       0.0       0.0                          
    0:06:23  441287.9      0.00       0.0       0.0                          
    0:06:23  441285.5      0.00       0.0       0.0                          
    0:06:23  441280.7      0.00       0.0       0.0                          
    0:06:23  441275.9      0.00       0.0       0.0                          
    0:06:23  441275.1      0.00       0.0       0.0                          
    0:06:26  441252.5      0.00       0.0       0.0                          
    0:06:26  441251.4      0.00       0.0       0.0                          
    0:06:27  441249.8      0.00       0.0       0.0                          
    0:06:27  441247.2      0.00       0.0       0.0                          
    0:06:28  441246.4      0.00       0.0       0.0                          
    0:06:28  441243.5      0.00       0.0       0.0                          
    0:06:29  441241.6      0.00       0.0       0.0                          
    0:06:35  441240.8      0.00       0.0       0.0                          
    0:06:38  441237.6      0.00       0.0       0.0                          
    0:06:39  441236.3      0.00       0.0       0.0                          
    0:06:39  441233.9      0.00       0.0       0.0                          
    0:06:39  441229.9      0.00       0.0       0.0                          
    0:06:39  441229.1      0.00       0.0       0.0                          
    0:06:39  441228.3      0.00       0.0       0.0                          
    0:06:40  441223.5      0.00       0.0       0.0                          
    0:06:42  441218.4      0.00       0.0       0.0                          
    0:06:42  441185.2      0.01       0.2       0.0                          
    0:06:43  441185.2      0.01       0.2       0.0                          
    0:06:43  441185.2      0.01       0.2       0.0                          
    0:06:43  441185.2      0.01       0.2       0.0                          
    0:06:43  441185.2      0.01       0.2       0.0                          
    0:06:43  441185.2      0.01       0.2       0.0                          
    0:06:43  441190.8      0.00       0.0       0.0 path/genblk1[28].path/path/add_out_reg[37]/D
    0:06:43  441199.0      0.00       0.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:45  441204.4      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[24].path/path/reset': 1821 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 49352 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:28:20 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             213313.115215
Buf/Inv area:                    11920.523981
Noncombinational area:          227891.235990
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                441204.351206
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:28:39 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 136.9826 mW   (89%)
  Net Switching Power  =  17.3238 mW   (11%)
                         ---------
Total Dynamic Power    = 154.3064 mW  (100%)

Cell Leakage Power     =   9.1988 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.2964e+05        1.3406e+03        3.8882e+06        1.3487e+05  (  82.48%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  7.3486e+03        1.5981e+04        5.3106e+06        2.8642e+04  (  17.52%)
--------------------------------------------------------------------------------------------------
Total          1.3699e+05 uW     1.7322e+04 uW     9.1988e+06 nW     1.6351e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:28:40 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[18]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[18]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[19].path/Mat_a_Mem/Mem/U807/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out[18] (memory_b20_SIZE32_LOGSIZE5_26)
                                                          0.00       0.23 f
  path/genblk1[19].path/Mat_a_Mem/data_out[18] (seqMemory_b20_SIZE32_26)
                                                          0.00       0.23 f
  path/genblk1[19].path/path/in0[18] (mac_b20_g0_13)      0.00       0.23 f
  path/genblk1[19].path/path/mult_21/a[18] (mac_b20_g0_13_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[19].path/path/mult_21/U1921/ZN (XNOR2_X1)
                                                          0.07       0.30 r
  path/genblk1[19].path/path/mult_21/U1221/Z (CLKBUF_X2)
                                                          0.07       0.38 r
  path/genblk1[19].path/path/mult_21/U1772/ZN (INV_X1)
                                                          0.03       0.41 f
  path/genblk1[19].path/path/mult_21/U1636/ZN (AND2_X1)
                                                          0.04       0.45 f
  path/genblk1[19].path/path/mult_21/U594/S (FA_X1)       0.13       0.57 f
  path/genblk1[19].path/path/mult_21/U590/CO (FA_X1)      0.10       0.68 f
  path/genblk1[19].path/path/mult_21/U580/CO (FA_X1)      0.09       0.77 f
  path/genblk1[19].path/path/mult_21/U569/S (FA_X1)       0.13       0.90 r
  path/genblk1[19].path/path/mult_21/U568/S (FA_X1)       0.12       1.02 f
  path/genblk1[19].path/path/mult_21/U1249/ZN (NOR2_X2)
                                                          0.06       1.08 r
  path/genblk1[19].path/path/mult_21/U1348/ZN (OAI21_X1)
                                                          0.04       1.11 f
  path/genblk1[19].path/path/mult_21/U1339/ZN (AOI21_X1)
                                                          0.05       1.16 r
  path/genblk1[19].path/path/mult_21/U2006/ZN (OAI21_X1)
                                                          0.04       1.20 f
  path/genblk1[19].path/path/mult_21/U1247/Z (BUF_X2)     0.05       1.25 f
  path/genblk1[19].path/path/mult_21/U2107/ZN (AOI21_X1)
                                                          0.05       1.29 r
  path/genblk1[19].path/path/mult_21/U1336/Z (XOR2_X1)
                                                          0.08       1.37 r
  path/genblk1[19].path/path/mult_21/product[25] (mac_b20_g0_13_DW_mult_tc_1)
                                                          0.00       1.37 r
  path/genblk1[19].path/path/add_27/A[25] (mac_b20_g0_13_DW01_add_1)
                                                          0.00       1.37 r
  path/genblk1[19].path/path/add_27/U697/ZN (NOR2_X1)     0.03       1.40 f
  path/genblk1[19].path/path/add_27/U741/ZN (NOR2_X1)     0.06       1.46 r
  path/genblk1[19].path/path/add_27/U800/ZN (NAND2_X1)
                                                          0.04       1.50 f
  path/genblk1[19].path/path/add_27/U810/ZN (NOR2_X1)     0.05       1.54 r
  path/genblk1[19].path/path/add_27/U454/ZN (AND2_X1)     0.05       1.59 r
  path/genblk1[19].path/path/add_27/U455/ZN (NOR2_X1)     0.02       1.61 f
  path/genblk1[19].path/path/add_27/U453/ZN (OAI21_X1)
                                                          0.05       1.66 r
  path/genblk1[19].path/path/add_27/U817/ZN (AOI21_X1)
                                                          0.04       1.70 f
  path/genblk1[19].path/path/add_27/U809/Z (XOR2_X1)      0.07       1.77 f
  path/genblk1[19].path/path/add_27/SUM[39] (mac_b20_g0_13_DW01_add_1)
                                                          0.00       1.77 f
  path/genblk1[19].path/path/out[39] (mac_b20_g0_13)      0.00       1.77 f
  path/genblk1[19].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_13)
                                                          0.00       1.77 f
  path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_13)
                                                          0.00       1.77 f
  path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/U114/Z (MUX2_X1)
                                                          0.07       1.84 f
  path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.89       1.89
  clock network delay (ideal)                             0.00       1.89
  path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       1.89 r
  library setup time                                     -0.04       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
