Analysis & Elaboration report for synthi_top
Fri Mar 17 20:57:19 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: uart_top:uart_top_1|baud_tick:b2v_inst
  5. Parameter Settings for User Entity Instance: uart_top:uart_top_1|shiftreg_uart:b2v_inst1
  6. Parameter Settings for User Entity Instance: uart_top:uart_top_1|bit_counter:b2v_inst6
  7. Parameter Settings for User Entity Instance: uart_top:uart_top_1|output_register:b2v_inst8
  8. Analysis & Elaboration Settings
  9. Port Connectivity Checks: "uart_top:uart_top_1|flanken_detekt_vhdl:b2v_inst18"
 10. Port Connectivity Checks: "uart_top:uart_top_1|vhdl_hex2sevseg:b2v_inst17"
 11. Port Connectivity Checks: "uart_top:uart_top_1|vhdl_hex2sevseg:b2v_inst16"
 12. Port Connectivity Checks: "uart_top:uart_top_1|shiftreg_uart:b2v_inst1"
 13. Port Connectivity Checks: "uart_top:uart_top_1"
 14. Port Connectivity Checks: "infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"
 15. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Mar 17 20:57:19 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; synthi_top                                     ;
; Top-level Entity Name              ; synthi_top                                     ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
; UFM blocks                         ; N/A until Partition Merge                      ;
; ADC blocks                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top_1|baud_tick:b2v_inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top_1|shiftreg_uart:b2v_inst1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top_1|bit_counter:b2v_inst6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top_1|output_register:b2v_inst8 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; synthi_top         ; synthi_top         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top_1|flanken_detekt_vhdl:b2v_inst18"                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; rising_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top_1|vhdl_hex2sevseg:b2v_inst17"                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; lt_n    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; blank_n ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rbi_n   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rbo_n   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top_1|vhdl_hex2sevseg:b2v_inst16"                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; lt_n    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; blank_n ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rbi_n   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rbo_n   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top_1|shiftreg_uart:b2v_inst1"                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; load_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; parallel_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top_1"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_data_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_12m ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Fri Mar 17 20:57:13 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/codec_controller.vhd
    Info (12022): Found design unit 1: codec_controller-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/codec_controller.vhd Line: 42
    Info (12023): Found entity 1: codec_controller File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/codec_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2c_master.vhd Line: 40
    Info (12023): Found entity 1: i2c_master File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/i2c_master.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/modulo_divider.vhd
    Info (12022): Found design unit 1: modulo_divider-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/modulo_divider.vhd Line: 28
    Info (12023): Found entity 1: modulo_divider File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/modulo_divider.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/clock_sync.vhd
    Info (12022): Found design unit 1: clock_sync-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/clock_sync.vhd Line: 23
    Info (12023): Found entity 1: clock_sync File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/clock_sync.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/infrastructure.vhd
    Info (12022): Found design unit 1: infrastructure-str File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/infrastructure.vhd Line: 43
    Info (12023): Found entity 1: infrastructure File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/infrastructure.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/flanken_detekt_vhdl.vhd
    Info (12022): Found design unit 1: flanken_detekt_vhdl-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/flanken_detekt_vhdl.vhd Line: 26
    Info (12023): Found entity 1: flanken_detekt_vhdl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/flanken_detekt_vhdl.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/baud_tick.vhd
    Info (12022): Found design unit 1: baud_tick-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/baud_tick.vhd Line: 36
    Info (12023): Found entity 1: baud_tick File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/baud_tick.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/vhdl_hex2sevseg.vhd
    Info (12022): Found design unit 1: vhdl_hex2sevseg-comb File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/vhdl_hex2sevseg.vhd Line: 36
    Info (12023): Found entity 1: vhdl_hex2sevseg File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/vhdl_hex2sevseg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/uart_controller_fsm.vhd
    Info (12022): Found design unit 1: uart_controller_fsm-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_controller_fsm.vhd Line: 34
    Info (12023): Found entity 1: uart_controller_fsm File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_controller_fsm.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/signal_checker.vhd
    Info (12022): Found design unit 1: signal_checker-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/signal_checker.vhd Line: 29
    Info (12023): Found entity 1: signal_checker File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/signal_checker.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/shiftreg_uart.vhd
    Info (12022): Found design unit 1: shiftreg_uart-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/shiftreg_uart.vhd Line: 39
    Info (12023): Found entity 1: shiftreg_uart File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/shiftreg_uart.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/output_register.vhd
    Info (12022): Found design unit 1: output_register-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/output_register.vhd Line: 41
    Info (12023): Found entity 1: output_register File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/output_register.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/bit_counter.vhd
    Info (12022): Found design unit 1: bit_counter-rtl File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/bit_counter.vhd Line: 37
    Info (12023): Found entity 1: bit_counter File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/bit_counter.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/uart_top.vhd
    Info (12022): Found design unit 1: uart_top-bdf_type File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_top.vhd Line: 38
    Info (12023): Found entity 1: uart_top File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_top.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/doria/onedrive/dokumente/github/synthi_t1/synthi_project/source/synthi_top.vhd
    Info (12022): Found design unit 1: synthi_top-struct File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 72
    Info (12023): Found entity 1: synthi_top File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 28
Info (12127): Elaborating entity "synthi_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(43): used implicit default value for signal "AUD_XCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 43
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(44): used implicit default value for signal "AUD_DACDAT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 44
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(45): used implicit default value for signal "AUD_BCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 45
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(46): used implicit default value for signal "AUD_DACLRCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 46
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(47): used implicit default value for signal "AUD_ADCLRCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 47
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(50): used implicit default value for signal "AUD_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 50
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(56): used implicit default value for signal "LEDR_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 56
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(57): used implicit default value for signal "LEDR_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(58): used implicit default value for signal "LEDR_3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(59): used implicit default value for signal "LEDR_4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 59
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(60): used implicit default value for signal "LEDR_5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 60
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(61): used implicit default value for signal "LEDR_6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 61
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(62): used implicit default value for signal "LEDR_7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(63): used implicit default value for signal "LEDR_8" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 63
Warning (10541): VHDL Signal Declaration warning at synthi_top.vhd(64): used implicit default value for signal "LEDR_9" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 64
Warning (10036): Verilog HDL or VHDL warning at synthi_top.vhd(107): object "rx_data_sig" assigned a value but never read File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 107
Warning (10036): Verilog HDL or VHDL warning at synthi_top.vhd(109): object "rx_data_rdy_sig" assigned a value but never read File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 109
Info (12128): Elaborating entity "infrastructure" for hierarchy "infrastructure:infrastructure_1" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 120
Info (12128): Elaborating entity "clock_sync" for hierarchy "infrastructure:infrastructure_1|clock_sync:clock_sync_1" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/infrastructure.vhd Line: 82
Info (12128): Elaborating entity "signal_checker" for hierarchy "infrastructure:infrastructure_1|signal_checker:signal_checker_1" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/infrastructure.vhd Line: 89
Info (12128): Elaborating entity "modulo_divider" for hierarchy "infrastructure:infrastructure_1|modulo_divider:modulo_divider_1" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/infrastructure.vhd Line: 97
Warning (10540): VHDL Signal Declaration warning at modulo_divider.vhd(31): used explicit default value for signal "width6" because signal was never assigned a value File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/modulo_divider.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at modulo_divider.vhd(32): used explicit default value for signal "width12" because signal was never assigned a value File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/modulo_divider.vhd Line: 32
Info (12128): Elaborating entity "uart_top" for hierarchy "uart_top:uart_top_1" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/synthi_top.vhd Line: 131
Info (12128): Elaborating entity "baud_tick" for hierarchy "uart_top:uart_top_1|baud_tick:b2v_inst" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_top.vhd Line: 148
Info (12128): Elaborating entity "shiftreg_uart" for hierarchy "uart_top:uart_top_1|shiftreg_uart:b2v_inst1" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_top.vhd Line: 157
Info (12128): Elaborating entity "vhdl_hex2sevseg" for hierarchy "uart_top:uart_top_1|vhdl_hex2sevseg:b2v_inst16" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_top.vhd Line: 171
Warning (10631): VHDL Process Statement warning at vhdl_hex2sevseg.vhd(51): inferring latch(es) for signal or variable "seg_o", which holds its previous value in one or more paths through the process File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/vhdl_hex2sevseg.vhd Line: 51
Info (12128): Elaborating entity "flanken_detekt_vhdl" for hierarchy "uart_top:uart_top_1|flanken_detekt_vhdl:b2v_inst18" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_top.vhd Line: 186
Info (12128): Elaborating entity "bit_counter" for hierarchy "uart_top:uart_top_1|bit_counter:b2v_inst6" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_top.vhd Line: 193
Info (12128): Elaborating entity "uart_controller_fsm" for hierarchy "uart_top:uart_top_1|uart_controller_fsm:b2v_inst7" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_top.vhd Line: 203
Info (12128): Elaborating entity "output_register" for hierarchy "uart_top:uart_top_1|output_register:b2v_inst8" File: C:/Users/doria/OneDrive/Dokumente/GitHub/Synthi_T1/synthi_project/source/uart_top.vhd Line: 215
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Fri Mar 17 20:57:19 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


