Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Y [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:53]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:59]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav
