Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 12 17:53:12 2019
| Host         : Danielitoh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wave_Selector_timing_summary_routed.rpt -pb Wave_Selector_timing_summary_routed.pb -rpx Wave_Selector_timing_summary_routed.rpx -warn_on_violation
| Design       : Wave_Selector
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk_sel[0] (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk_sel[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[28]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[30]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[28]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[30]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line40/nolabel_line30/u1/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.455        0.000                      0                  753        0.210        0.000                      0                  753        4.500        0.000                       0                   379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.455        0.000                      0                  753        0.210        0.000                      0                  753        4.500        0.000                       0                   379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.014ns (20.432%)  route 3.949ns (79.567%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.559     5.080    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           0.836     6.434    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.558 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5/O
                         net (fo=1, routed)           0.739     7.297    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.421 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5/O
                         net (fo=1, routed)           0.665     8.087    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.211 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.545     8.755    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.164    10.043    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X54Y18         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.442    14.783    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.014ns (20.432%)  route 3.949ns (79.567%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.559     5.080    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           0.836     6.434    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.558 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5/O
                         net (fo=1, routed)           0.739     7.297    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.421 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5/O
                         net (fo=1, routed)           0.665     8.087    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.211 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.545     8.755    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.164    10.043    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X54Y18         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.442    14.783    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.014ns (20.432%)  route 3.949ns (79.567%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.559     5.080    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           0.836     6.434    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.558 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5/O
                         net (fo=1, routed)           0.739     7.297    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.421 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5/O
                         net (fo=1, routed)           0.665     8.087    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.211 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.545     8.755    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.164    10.043    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X54Y18         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.442    14.783    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.014ns (20.432%)  route 3.949ns (79.567%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.559     5.080    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           0.836     6.434    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.558 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5/O
                         net (fo=1, routed)           0.739     7.297    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.421 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5/O
                         net (fo=1, routed)           0.665     8.087    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.211 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.545     8.755    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.164    10.043    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X54Y18         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.442    14.783    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.952ns (19.221%)  route 4.001ns (80.779%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.141    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q
                         net (fo=3, routed)           0.802     6.399    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.523 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.806     7.329    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_10__0_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.453 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.402     7.856    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_9__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.980 f  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_5__5/O
                         net (fo=1, routed)           0.743     8.723    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_5__5_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.847 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_1__4/O
                         net (fo=32, routed)          1.248    10.094    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_1__4_n_0
    SLICE_X61Y27         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.504    14.845    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[28]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_R)       -0.429    14.641    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.952ns (19.221%)  route 4.001ns (80.779%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.141    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q
                         net (fo=3, routed)           0.802     6.399    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.523 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.806     7.329    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_10__0_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.453 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.402     7.856    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_9__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.980 f  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_5__5/O
                         net (fo=1, routed)           0.743     8.723    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_5__5_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.847 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_1__4/O
                         net (fo=32, routed)          1.248    10.094    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_1__4_n_0
    SLICE_X61Y27         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.504    14.845    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[29]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_R)       -0.429    14.641    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.952ns (19.221%)  route 4.001ns (80.779%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.141    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q
                         net (fo=3, routed)           0.802     6.399    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.523 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.806     7.329    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_10__0_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.453 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.402     7.856    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_9__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.980 f  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_5__5/O
                         net (fo=1, routed)           0.743     8.723    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_5__5_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.847 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_1__4/O
                         net (fo=32, routed)          1.248    10.094    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_1__4_n_0
    SLICE_X61Y27         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.504    14.845    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[30]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_R)       -0.429    14.641    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.952ns (19.221%)  route 4.001ns (80.779%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.620     5.141    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q
                         net (fo=3, routed)           0.802     6.399    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.523 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_10__0/O
                         net (fo=1, routed)           0.806     7.329    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_10__0_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.453 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.402     7.856    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_9__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.980 f  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_5__5/O
                         net (fo=1, routed)           0.743     8.723    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_5__5_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.847 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_1__4/O
                         net (fo=32, routed)          1.248    10.094    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter[0]_i_1__4_n_0
    SLICE_X61Y27         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.504    14.845    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_R)       -0.429    14.641    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.014ns (20.928%)  route 3.831ns (79.072%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.559     5.080    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           0.836     6.434    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.558 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5/O
                         net (fo=1, routed)           0.739     7.297    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.421 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5/O
                         net (fo=1, routed)           0.665     8.087    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.211 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.545     8.755    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.046     9.926    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X54Y20         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.441    14.782    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y20         FDRE (Setup_fdre_C_R)       -0.524    14.497    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.014ns (20.928%)  route 3.831ns (79.072%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.559     5.080    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           0.836     6.434    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.558 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5/O
                         net (fo=1, routed)           0.739     7.297    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_9__5_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.421 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5/O
                         net (fo=1, routed)           0.665     8.087    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_7__5_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.211 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.545     8.755    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.879 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.046     9.926    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X54Y20         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.441    14.782    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y20         FDRE (Setup_fdre_C_R)       -0.524    14.497    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  4.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line40/nolabel_line30/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line30/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.560     1.443    nolabel_line40/nolabel_line30/u1/clk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  nolabel_line40/nolabel_line30/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line40/nolabel_line30/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.105     1.712    nolabel_line40/nolabel_line30/u1/counter_reg[12]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  nolabel_line40/nolabel_line30/u1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.757    nolabel_line40/nolabel_line30/u1/slow_clk_i_1_n_0
    SLICE_X51Y17         FDRE                                         r  nolabel_line40/nolabel_line30/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.829     1.956    nolabel_line40/nolabel_line30/u1/clk_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  nolabel_line40/nolabel_line30/u1/slow_clk_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.091     1.547    nolabel_line40/nolabel_line30/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.592     1.475    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.733    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]_i_2__3/O[3]
                         net (fo=1, routed)           0.000     1.841    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]_i_2__3_n_4
    SLICE_X59Y11         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.862     1.989    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y11         FDRE (Hold_fdre_C_D)         0.105     1.580    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.560     1.443    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/Q
                         net (fo=2, routed)           0.117     1.701    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[28]_i_1_n_4
    SLICE_X55Y17         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.829     1.956    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.581     1.464    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.722    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.830    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]_i_1__4_n_4
    SLICE_X61Y25         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.848     1.975    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.582     1.465    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q
                         net (fo=2, routed)           0.117     1.723    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.831    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]_i_1__4_n_4
    SLICE_X61Y26         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.849     1.976    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.589     1.472    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.730    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]_i_2__7/O[3]
                         net (fo=1, routed)           0.000     1.838    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]_i_2__7_n_4
    SLICE_X65Y17         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.858     1.985    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.584     1.467    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/Q
                         net (fo=3, routed)           0.118     1.726    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.834    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]_i_1__5_n_4
    SLICE_X59Y22         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.851     1.978    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.587     1.470    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.730    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[0]_i_2__5/O[3]
                         net (fo=1, routed)           0.000     1.838    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[0]_i_2__5_n_4
    SLICE_X59Y18         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.855     1.982    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.562     1.445    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/Q
                         net (fo=3, routed)           0.120     1.706    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]_i_1__0_n_4
    SLICE_X55Y14         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.832     1.959    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.554     1.437    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/Q
                         net (fo=3, routed)           0.120     1.698    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.806    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]_i_1__11_n_4
    SLICE_X55Y23         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.822     1.949    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y11   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y12   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y12   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y11   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[6]/C



