#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 30 16:19:03 2020
# Process ID: 568312
# Current directory: /home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/design_1_lepton_if_0_0_synth_1
# Command line: vivado -log design_1_lepton_if_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lepton_if_0_0.tcl
# Log file: /home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/design_1_lepton_if_0_0_synth_1/design_1_lepton_if_0_0.vds
# Journal file: /home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/design_1_lepton_if_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_lepton_if_0_0.tcl -notrace
Command: synth_design -top design_1_lepton_if_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 568359 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.797 ; gain = 24.848 ; free physical = 2454 ; free virtual = 12924
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_lepton_if_0_0' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_lepton_if_0_0/synth/design_1_lepton_if_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'lepton_if' [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/imports/lepton3/lepton.vhd:31]
	Parameter lines bound to: 120 - type: integer 
	Parameter pixels bound to: 160 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dinb_reg was removed.  [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/imports/lepton3/lepton.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'lepton_if' (1#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/imports/lepton3/lepton.vhd:31]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lepton_if_0_0' (2#1) [/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.srcs/sources_1/bd/design_1/ip/design_1_lepton_if_0_0/synth/design_1_lepton_if_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1432.547 ; gain = 69.598 ; free physical = 2518 ; free virtual = 12924
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1432.547 ; gain = 69.598 ; free physical = 2519 ; free virtual = 12925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1432.547 ; gain = 69.598 ; free physical = 2519 ; free virtual = 12925
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.445 ; gain = 0.000 ; free physical = 2056 ; free virtual = 12454
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.445 ; gain = 0.000 ; free physical = 2056 ; free virtual = 12454
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2295.445 ; gain = 0.000 ; free physical = 2054 ; free virtual = 12452
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2295.445 ; gain = 932.496 ; free physical = 2105 ; free virtual = 12503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2295.445 ; gain = 932.496 ; free physical = 2105 ; free virtual = 12503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2295.445 ; gain = 932.496 ; free physical = 2105 ; free virtual = 12503
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'lepton_if'
INFO: [Synth 8-5546] ROM "int_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "int_cs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    sync |                              001 |                              001
                     crc |                              010 |                              010
                  packet |                              011 |                              011
                   check |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'lepton_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2295.445 ; gain = 932.496 ; free physical = 2124 ; free virtual = 12523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lepton_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/seg_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/addr_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/pixel_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/int_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_lepton_if_0_0 has port shift_count_out[5] driven by constant 0
INFO: [Synth 8-3886] merging instance 'inst/web_reg[0]' (FDC) to 'inst/web_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/web_reg[1]' (FDC) to 'inst/web_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/web_reg[2]' (FDC) to 'inst/web_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rstb_reg )
INFO: [Synth 8-3886] merging instance 'inst/web_reg[3]' (FDC) to 'inst/enb_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2295.445 ; gain = 932.496 ; free physical = 2105 ; free virtual = 12506
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2560.297 ; gain = 1197.348 ; free physical = 1529 ; free virtual = 11926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2560.297 ; gain = 1197.348 ; free physical = 1529 ; free virtual = 11926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2580.328 ; gain = 1217.379 ; free physical = 1528 ; free virtual = 11924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2580.328 ; gain = 1217.379 ; free physical = 1528 ; free virtual = 11924
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2580.328 ; gain = 1217.379 ; free physical = 1528 ; free virtual = 11924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2580.328 ; gain = 1217.379 ; free physical = 1528 ; free virtual = 11924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2580.328 ; gain = 1217.379 ; free physical = 1528 ; free virtual = 11924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2580.328 ; gain = 1217.379 ; free physical = 1528 ; free virtual = 11924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2580.328 ; gain = 1217.379 ; free physical = 1528 ; free virtual = 11924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     4|
|3     |LUT2   |     5|
|4     |LUT3   |    40|
|5     |LUT4   |    12|
|6     |LUT5   |    12|
|7     |LUT6   |    20|
|8     |FDCE   |    88|
|9     |FDPE   |     1|
|10    |FDRE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   191|
|2     |  inst   |lepton_if |   191|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2580.328 ; gain = 1217.379 ; free physical = 1528 ; free virtual = 11924
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2580.328 ; gain = 354.480 ; free physical = 1566 ; free virtual = 11963
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2580.336 ; gain = 1217.379 ; free physical = 1566 ; free virtual = 11963
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.328 ; gain = 0.000 ; free physical = 1511 ; free virtual = 11907
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 2590.328 ; gain = 1227.531 ; free physical = 1566 ; free virtual = 11963
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.328 ; gain = 0.000 ; free physical = 1566 ; free virtual = 11963
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/design_1_lepton_if_0_0_synth_1/design_1_lepton_if_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.340 ; gain = 0.000 ; free physical = 1539 ; free virtual = 11936
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/lepton-core/rtl/xilinx/ultra96.runs/design_1_lepton_if_0_0_synth_1/design_1_lepton_if_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_lepton_if_0_0_utilization_synth.rpt -pb design_1_lepton_if_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 30 16:20:14 2020...
