
Lampe.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f90  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000009e  00800060  00000f90  00001004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000024d  008000fe  0000102e  000010a2  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  000010a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000003ab  00000000  00000000  000010e2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000af7  00000000  00000000  0000148d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000003cf  00000000  00000000  00001f84  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000b61  00000000  00000000  00002353  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001f0  00000000  00000000  00002eb4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000040d  00000000  00000000  000030a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000478  00000000  00000000  000034b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000060  00000000  00000000  00003929  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	40 c4       	rjmp	.+2176   	; 0x88c <__vector_5>
   c:	1a c4       	rjmp	.+2100   	; 0x842 <__vector_6>
   e:	70 c4       	rjmp	.+2272   	; 0x8f0 <__vector_7>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	a6 c0       	rjmp	.+332    	; 0x164 <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e0 e9       	ldi	r30, 0x90	; 144
  3a:	ff e0       	ldi	r31, 0x0F	; 15
  3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
  42:	ae 3f       	cpi	r26, 0xFE	; 254
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
  48:	13 e0       	ldi	r17, 0x03	; 3
  4a:	ae ef       	ldi	r26, 0xFE	; 254
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	ab 34       	cpi	r26, 0x4B	; 75
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	05 d3       	rcall	.+1546   	; 0x664 <main>
  5a:	98 c7       	rjmp	.+3888   	; 0xf8c <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <clear_buffers>:
  * \brief  clears buffers
  *
  *         resets adbuffer and signbuffer		
  *
  */
void clear_buffers(){
  5e:	81 e0       	ldi	r24, 0x01	; 1
  60:	90 e0       	ldi	r25, 0x00	; 0
  62:	90 93 f9 00 	sts	0x00F9, r25
  66:	80 93 f8 00 	sts	0x00F8, r24
	signbuf_empty = TRUE;
	nextSchildOverwriteslot=0;
  6a:	10 92 11 01 	sts	0x0111, r1
  6e:	10 92 10 01 	sts	0x0110, r1
	nextSchildShowslot=0;
  72:	10 92 13 01 	sts	0x0113, r1
  76:	10 92 12 01 	sts	0x0112, r1
	Schildslotsused=0;
  7a:	10 92 15 01 	sts	0x0115, r1
  7e:	10 92 14 01 	sts	0x0114, r1

	adbuf_empty = TRUE;
  82:	90 93 fb 00 	sts	0x00FB, r25
  86:	80 93 fa 00 	sts	0x00FA, r24
	nextAdShowslot=0;
  8a:	10 92 19 01 	sts	0x0119, r1
  8e:	10 92 18 01 	sts	0x0118, r1
	nextAdOverwriteslot=0;
  92:	10 92 17 01 	sts	0x0117, r1
  96:	10 92 16 01 	sts	0x0116, r1
	Adslotsused=0;
  9a:	10 92 1b 01 	sts	0x011B, r1
  9e:	10 92 1a 01 	sts	0x011A, r1
	#ifdef DEBUG
	sprintf(tempstring, "BUFFERS CLEARED \r\n");
	uartSW_puts(tempstring);
	#endif
};
  a2:	08 95       	ret

000000a4 <get_csum_index>:
  *
  * \return	            index of checksum in recievebuffer
  *
  */

int get_csum_index(){
  a4:	20 e0       	ldi	r18, 0x00	; 0
  a6:	30 e0       	ldi	r19, 0x00	; 0
  a8:	02 c0       	rjmp	.+4      	; 0xae <get_csum_index+0xa>
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
  aa:	2f 5f       	subi	r18, 0xFF	; 255
  ac:	3f 4f       	sbci	r19, 0xFF	; 255
  *
  */

int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
  ae:	f9 01       	movw	r30, r18
  b0:	e0 58       	subi	r30, 0x80	; 128
  b2:	ff 4f       	sbci	r31, 0xFF	; 255
  b4:	80 81       	ld	r24, Z
  b6:	88 23       	and	r24, r24
  b8:	c1 f7       	brne	.-16     	; 0xaa <get_csum_index+0x6>
  ba:	02 c0       	rjmp	.+4      	; 0xc0 <get_csum_index+0x1c>
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
		csumindex--;
  bc:	21 50       	subi	r18, 0x01	; 1
  be:	30 40       	sbci	r19, 0x00	; 0
int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
  c0:	80 81       	ld	r24, Z
  c2:	31 97       	sbiw	r30, 0x01	; 1
  c4:	8c 37       	cpi	r24, 0x7C	; 124
  c6:	d1 f7       	brne	.-12     	; 0xbc <get_csum_index+0x18>
  c8:	2f 5f       	subi	r18, 0xFF	; 255
  ca:	3f 4f       	sbci	r19, 0xFF	; 255
		csumindex--;
	}
	csumindex++;
	return(csumindex);
}
  cc:	c9 01       	movw	r24, r18
  ce:	08 95       	ret

000000d0 <set_send_trace>:
  *
  * \param	parameter   Auszugebender Parameter
  * \return	            Status-Code
  *
  */
void set_send_trace(){
  d0:	80 91 82 00 	lds	r24, 0x0082
  d4:	80 33       	cpi	r24, 0x30	; 48
  d6:	29 f4       	brne	.+10     	; 0xe2 <set_send_trace+0x12>
	if(rcvbuf[2]=='0'){
		send_trace_mode=FALSE;
  d8:	10 92 0f 01 	sts	0x010F, r1
  dc:	10 92 0e 01 	sts	0x010E, r1
  e0:	08 95       	ret
	}	else	{
			send_trace_mode=TRUE;
  e2:	81 e0       	ldi	r24, 0x01	; 1
  e4:	90 e0       	ldi	r25, 0x00	; 0
  e6:	90 93 0f 01 	sts	0x010F, r25
  ea:	80 93 0e 01 	sts	0x010E, r24
  ee:	08 95       	ret

000000f0 <calculate_overwriteslot>:
}

//************************************
// 
//************************************
int calculate_overwriteslot(){
  f0:	0f 93       	push	r16
  f2:	1f 93       	push	r17
int overwrite=nextSchildOverwriteslot;
  f4:	00 91 10 01 	lds	r16, 0x0110
  f8:	10 91 11 01 	lds	r17, 0x0111
	for(int i=0; i<Schildslotsused; i++){
  fc:	60 91 14 01 	lds	r22, 0x0114
 100:	70 91 15 01 	lds	r23, 0x0115
 104:	20 e0       	ldi	r18, 0x00	; 0
 106:	30 e0       	ldi	r19, 0x00	; 0
 108:	23 c0       	rjmp	.+70     	; 0x150 <calculate_overwriteslot+0x60>
 10a:	c9 01       	movw	r24, r18
 10c:	88 0f       	add	r24, r24
 10e:	99 1f       	adc	r25, r25
 110:	f9 01       	movw	r30, r18
 112:	45 e0       	ldi	r20, 0x05	; 5
 114:	ee 0f       	add	r30, r30
 116:	ff 1f       	adc	r31, r31
 118:	4a 95       	dec	r20
 11a:	e1 f7       	brne	.-8      	; 0x114 <calculate_overwriteslot+0x24>
 11c:	e8 1b       	sub	r30, r24
 11e:	f9 0b       	sbc	r31, r25
 120:	ee 0f       	add	r30, r30
 122:	ff 1f       	adc	r31, r31
 124:	e6 5d       	subi	r30, 0xD6	; 214
 126:	fe 4f       	sbci	r31, 0xFE	; 254
 128:	a2 e8       	ldi	r26, 0x82	; 130
 12a:	b0 e0       	ldi	r27, 0x00	; 0
		for(int j=2; i<7; j++){
			if(schildbuffer[i][j]==rcvbuf[j]){
				if(schildbuffer[i][j]=='|'){
 12c:	52 2f       	mov	r21, r18
 12e:	43 2f       	mov	r20, r19
//************************************
int calculate_overwriteslot(){
int overwrite=nextSchildOverwriteslot;
	for(int i=0; i<Schildslotsused; i++){
		for(int j=2; i<7; j++){
			if(schildbuffer[i][j]==rcvbuf[j]){
 130:	90 81       	ld	r25, Z
 132:	8c 91       	ld	r24, X
 134:	98 17       	cp	r25, r24
 136:	51 f4       	brne	.+20     	; 0x14c <calculate_overwriteslot+0x5c>
				if(schildbuffer[i][j]=='|'){
 138:	9c 37       	cpi	r25, 0x7C	; 124
 13a:	11 f4       	brne	.+4      	; 0x140 <calculate_overwriteslot+0x50>
 13c:	05 2f       	mov	r16, r21
 13e:	14 2f       	mov	r17, r20
 140:	31 96       	adiw	r30, 0x01	; 1
 142:	11 96       	adiw	r26, 0x01	; 1
 144:	f5 cf       	rjmp	.-22     	; 0x130 <calculate_overwriteslot+0x40>
// 
//************************************
int calculate_overwriteslot(){
int overwrite=nextSchildOverwriteslot;
	for(int i=0; i<Schildslotsused; i++){
		for(int j=2; i<7; j++){
 146:	27 30       	cpi	r18, 0x07	; 7
 148:	31 05       	cpc	r19, r1
 14a:	fc f2       	brlt	.-66     	; 0x10a <calculate_overwriteslot+0x1a>
//************************************
// 
//************************************
int calculate_overwriteslot(){
int overwrite=nextSchildOverwriteslot;
	for(int i=0; i<Schildslotsused; i++){
 14c:	2f 5f       	subi	r18, 0xFF	; 255
 14e:	3f 4f       	sbci	r19, 0xFF	; 255
 150:	26 17       	cp	r18, r22
 152:	37 07       	cpc	r19, r23
 154:	c4 f3       	brlt	.-16     	; 0x146 <calculate_overwriteslot+0x56>
		}
	}
	#ifdef DEBUG
	sprintf(tempstring, "ueberschrieben wird slot %d", overwrite);
	#endif
	uartSW_puts(tempstring);
 156:	83 ed       	ldi	r24, 0xD3	; 211
 158:	92 e0       	ldi	r25, 0x02	; 2
 15a:	54 d3       	rcall	.+1704   	; 0x804 <uartSW_puts>
	return(overwrite);
}
 15c:	c8 01       	movw	r24, r16
 15e:	1f 91       	pop	r17
 160:	0f 91       	pop	r16
 162:	08 95       	ret

00000164 <__vector_11>:
/// ****************************************
/// ******    ISR RX           *************
/// ****************************************

ISR(USART_RXC_vect)
{
 164:	1f 92       	push	r1
 166:	0f 92       	push	r0
 168:	0f b6       	in	r0, 0x3f	; 63
 16a:	0f 92       	push	r0
 16c:	11 24       	eor	r1, r1
 16e:	2f 93       	push	r18
 170:	3f 93       	push	r19
 172:	4f 93       	push	r20
 174:	5f 93       	push	r21
 176:	6f 93       	push	r22
 178:	7f 93       	push	r23
 17a:	8f 93       	push	r24
 17c:	9f 93       	push	r25
 17e:	af 93       	push	r26
 180:	bf 93       	push	r27
 182:	ef 93       	push	r30
 184:	ff 93       	push	r31
// Code to be executed when the USART receives a byte here
	char tempchar=uart_getc();
 186:	e3 d2       	rcall	.+1478   	; 0x74e <uart_getc>
 188:	28 2f       	mov	r18, r24
	if(!setupmode){
 18a:	80 91 fc 00 	lds	r24, 0x00FC
 18e:	90 91 fd 00 	lds	r25, 0x00FD
 192:	89 2b       	or	r24, r25
 194:	09 f0       	breq	.+2      	; 0x198 <__vector_11+0x34>
 196:	4c c0       	rjmp	.+152    	; 0x230 <__vector_11+0xcc>
		switch (tempchar) {
 198:	2c 33       	cpi	r18, 0x3C	; 60
 19a:	39 f0       	breq	.+14     	; 0x1aa <__vector_11+0x46>
 19c:	a0 91 fe 00 	lds	r26, 0x00FE
 1a0:	b0 91 ff 00 	lds	r27, 0x00FF
 1a4:	2e 33       	cpi	r18, 0x3E	; 62
 1a6:	89 f5       	brne	.+98     	; 0x20a <__vector_11+0xa6>
 1a8:	0d c0       	rjmp	.+26     	; 0x1c4 <__vector_11+0x60>
			case '<': 	{
				if (rcvbuf_receiving){
 1aa:	80 91 08 01 	lds	r24, 0x0108
 1ae:	90 91 09 01 	lds	r25, 0x0109
 1b2:	89 2b       	or	r24, r25
 1b4:	19 f5       	brne	.+70     	; 0x1fc <__vector_11+0x98>
					rcvbuf_invalid = TRUE;
				}
				else {
					rcvbuf_receiving = TRUE;
 1b6:	81 e0       	ldi	r24, 0x01	; 1
 1b8:	90 e0       	ldi	r25, 0x00	; 0
 1ba:	90 93 09 01 	sts	0x0109, r25
 1be:	80 93 08 01 	sts	0x0108, r24
 1c2:	17 c0       	rjmp	.+46     	; 0x1f2 <__vector_11+0x8e>
					rcvbuf_iterator = 0;
				}
				break;
			}
			case '>': 	{
				if(rcvbuf_iterator<RCVBUFSIZE){
 1c4:	a8 37       	cpi	r26, 0x78	; 120
 1c6:	b1 05       	cpc	r27, r1
 1c8:	cc f4       	brge	.+50     	; 0x1fc <__vector_11+0x98>
					if(rcvbuf_receiving){
 1ca:	80 91 08 01 	lds	r24, 0x0108
 1ce:	90 91 09 01 	lds	r25, 0x0109
 1d2:	89 2b       	or	r24, r25
 1d4:	09 f4       	brne	.+2      	; 0x1d8 <__vector_11+0x74>
 1d6:	46 c0       	rjmp	.+140    	; 0x264 <__vector_11+0x100>
						packet_received = TRUE;
 1d8:	81 e0       	ldi	r24, 0x01	; 1
 1da:	90 e0       	ldi	r25, 0x00	; 0
 1dc:	90 93 0d 01 	sts	0x010D, r25
 1e0:	80 93 0c 01 	sts	0x010C, r24
						rcvbuf_receiving = FALSE;
 1e4:	10 92 09 01 	sts	0x0109, r1
 1e8:	10 92 08 01 	sts	0x0108, r1
						rcvbuf[rcvbuf_iterator]='\0';
 1ec:	a0 58       	subi	r26, 0x80	; 128
 1ee:	bf 4f       	sbci	r27, 0xFF	; 255
 1f0:	1c 92       	st	X, r1
						rcvbuf_iterator=0;
 1f2:	10 92 ff 00 	sts	0x00FF, r1
 1f6:	10 92 fe 00 	sts	0x00FE, r1
 1fa:	34 c0       	rjmp	.+104    	; 0x264 <__vector_11+0x100>
					}
				}
				else{
					rcvbuf_invalid = TRUE;
 1fc:	81 e0       	ldi	r24, 0x01	; 1
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	90 93 0b 01 	sts	0x010B, r25
 204:	80 93 0a 01 	sts	0x010A, r24
 208:	2d c0       	rjmp	.+90     	; 0x264 <__vector_11+0x100>
				}
				break;
			}

			default:	{	
				if(rcvbuf_iterator<RCVBUFSIZE && !packet_received){
 20a:	a8 37       	cpi	r26, 0x78	; 120
 20c:	b1 05       	cpc	r27, r1
 20e:	54 f5       	brge	.+84     	; 0x264 <__vector_11+0x100>
 210:	80 91 0c 01 	lds	r24, 0x010C
 214:	90 91 0d 01 	lds	r25, 0x010D
 218:	89 2b       	or	r24, r25
 21a:	21 f5       	brne	.+72     	; 0x264 <__vector_11+0x100>
					rcvbuf[rcvbuf_iterator]=tempchar;
 21c:	fd 01       	movw	r30, r26
 21e:	e0 58       	subi	r30, 0x80	; 128
 220:	ff 4f       	sbci	r31, 0xFF	; 255
 222:	20 83       	st	Z, r18
					rcvbuf_iterator++;
 224:	11 96       	adiw	r26, 0x01	; 1
 226:	b0 93 ff 00 	sts	0x00FF, r27
 22a:	a0 93 fe 00 	sts	0x00FE, r26
 22e:	1a c0       	rjmp	.+52     	; 0x264 <__vector_11+0x100>
					//rcvbuf_invalid = TRUE;
				}
			}
		}
	}	else{
			if(tempchar!='O' && tempchar!='K' && tempchar!='\r'  && rcvbuf_iterator<RCVBUFSIZE){
 230:	2f 34       	cpi	r18, 0x4F	; 79
 232:	c1 f0       	breq	.+48     	; 0x264 <__vector_11+0x100>
 234:	2b 34       	cpi	r18, 0x4B	; 75
 236:	b1 f0       	breq	.+44     	; 0x264 <__vector_11+0x100>
 238:	2d 30       	cpi	r18, 0x0D	; 13
 23a:	a1 f0       	breq	.+40     	; 0x264 <__vector_11+0x100>
 23c:	80 91 fe 00 	lds	r24, 0x00FE
 240:	90 91 ff 00 	lds	r25, 0x00FF
 244:	88 37       	cpi	r24, 0x78	; 120
 246:	91 05       	cpc	r25, r1
 248:	6c f4       	brge	.+26     	; 0x264 <__vector_11+0x100>
				rcvbuf[rcvbuf_iterator]=tempchar;
 24a:	fc 01       	movw	r30, r24
 24c:	e0 58       	subi	r30, 0x80	; 128
 24e:	ff 4f       	sbci	r31, 0xFF	; 255
 250:	20 83       	st	Z, r18
				rcvbuf_iterator++;
 252:	fc 01       	movw	r30, r24
 254:	31 96       	adiw	r30, 0x01	; 1
 256:	f0 93 ff 00 	sts	0x00FF, r31
 25a:	e0 93 fe 00 	sts	0x00FE, r30
				rcvbuf[rcvbuf_iterator]='\0';
 25e:	e0 58       	subi	r30, 0x80	; 128
 260:	ff 4f       	sbci	r31, 0xFF	; 255
 262:	10 82       	st	Z, r1
			}
		}
}
 264:	ff 91       	pop	r31
 266:	ef 91       	pop	r30
 268:	bf 91       	pop	r27
 26a:	af 91       	pop	r26
 26c:	9f 91       	pop	r25
 26e:	8f 91       	pop	r24
 270:	7f 91       	pop	r23
 272:	6f 91       	pop	r22
 274:	5f 91       	pop	r21
 276:	4f 91       	pop	r20
 278:	3f 91       	pop	r19
 27a:	2f 91       	pop	r18
 27c:	0f 90       	pop	r0
 27e:	0f be       	out	0x3f, r0	; 63
 280:	0f 90       	pop	r0
 282:	1f 90       	pop	r1
 284:	18 95       	reti

00000286 <send_next_ad>:
}

//************************************
// 
//************************************
void send_next_ad(){
 286:	8c e3       	ldi	r24, 0x3C	; 60
 288:	a3 d2       	rcall	.+1350   	; 0x7d0 <uartSW_putc>
	uartSW_putc('<');
	uartSW_puts(adbuffer[nextAdShowslot]);
 28a:	20 91 18 01 	lds	r18, 0x0118
 28e:	30 91 19 01 	lds	r19, 0x0119
 292:	88 e7       	ldi	r24, 0x78	; 120
 294:	90 e0       	ldi	r25, 0x00	; 0
 296:	ac 01       	movw	r20, r24
 298:	24 9f       	mul	r18, r20
 29a:	c0 01       	movw	r24, r0
 29c:	25 9f       	mul	r18, r21
 29e:	90 0d       	add	r25, r0
 2a0:	34 9f       	mul	r19, r20
 2a2:	90 0d       	add	r25, r0
 2a4:	11 24       	eor	r1, r1
 2a6:	8d 51       	subi	r24, 0x1D	; 29
 2a8:	9e 4f       	sbci	r25, 0xFE	; 254
 2aa:	ac d2       	rcall	.+1368   	; 0x804 <uartSW_puts>
	uartSW_putc('>');
 2ac:	8e e3       	ldi	r24, 0x3E	; 62
 2ae:	90 d2       	rcall	.+1312   	; 0x7d0 <uartSW_putc>
	nextAdShowslot=(nextAdShowslot+1)%Adslotsused;
 2b0:	80 91 18 01 	lds	r24, 0x0118
 2b4:	90 91 19 01 	lds	r25, 0x0119
 2b8:	60 91 1a 01 	lds	r22, 0x011A
 2bc:	70 91 1b 01 	lds	r23, 0x011B
 2c0:	01 96       	adiw	r24, 0x01	; 1
 2c2:	06 d6       	rcall	.+3084   	; 0xed0 <__divmodhi4>
 2c4:	90 93 19 01 	sts	0x0119, r25
 2c8:	80 93 18 01 	sts	0x0118, r24
	#ifdef DEBUG
	uartSW_puts("\r\n");
	#endif
}
 2cc:	08 95       	ret

000002ce <send_next_sign>:
}

//************************************
// 
//************************************
void send_next_sign(){
 2ce:	8c e3       	ldi	r24, 0x3C	; 60
 2d0:	7f d2       	rcall	.+1278   	; 0x7d0 <uartSW_putc>
	uartSW_putc('<');
	uartSW_puts(schildbuffer[nextSchildShowslot]);
 2d2:	20 91 12 01 	lds	r18, 0x0112
 2d6:	30 91 13 01 	lds	r19, 0x0113
 2da:	8c e3       	ldi	r24, 0x3C	; 60
 2dc:	90 e0       	ldi	r25, 0x00	; 0
 2de:	ac 01       	movw	r20, r24
 2e0:	24 9f       	mul	r18, r20
 2e2:	c0 01       	movw	r24, r0
 2e4:	25 9f       	mul	r18, r21
 2e6:	90 0d       	add	r25, r0
 2e8:	34 9f       	mul	r19, r20
 2ea:	90 0d       	add	r25, r0
 2ec:	11 24       	eor	r1, r1
 2ee:	88 5d       	subi	r24, 0xD8	; 216
 2f0:	9e 4f       	sbci	r25, 0xFE	; 254
 2f2:	88 d2       	rcall	.+1296   	; 0x804 <uartSW_puts>
	uartSW_putc('>');
 2f4:	8e e3       	ldi	r24, 0x3E	; 62
 2f6:	6c d2       	rcall	.+1240   	; 0x7d0 <uartSW_putc>
	nextSchildShowslot=(nextSchildShowslot+1)%Schildslotsused;
 2f8:	80 91 12 01 	lds	r24, 0x0112
 2fc:	90 91 13 01 	lds	r25, 0x0113
 300:	60 91 14 01 	lds	r22, 0x0114
 304:	70 91 15 01 	lds	r23, 0x0115
 308:	01 96       	adiw	r24, 0x01	; 1
 30a:	e2 d5       	rcall	.+3012   	; 0xed0 <__divmodhi4>
 30c:	90 93 13 01 	sts	0x0113, r25
 310:	80 93 12 01 	sts	0x0112, r24
	#ifdef DEBUG
	uartSW_puts("\r\n");
	#endif
}
 314:	08 95       	ret

00000316 <forward_packet>:
}

//************************************
// 
//************************************
void forward_packet(){
 316:	8c e3       	ldi	r24, 0x3C	; 60
 318:	5b d2       	rcall	.+1206   	; 0x7d0 <uartSW_putc>
	uartSW_putc('<');
	uartSW_puts(rcvbuf);
 31a:	80 e8       	ldi	r24, 0x80	; 128
 31c:	90 e0       	ldi	r25, 0x00	; 0
 31e:	72 d2       	rcall	.+1252   	; 0x804 <uartSW_puts>
	uartSW_putc('>');
 320:	8e e3       	ldi	r24, 0x3E	; 62
 322:	56 d2       	rcall	.+1196   	; 0x7d0 <uartSW_putc>
}
 324:	08 95       	ret

00000326 <insert_in_pricetag_buffer>:
};

//************************************
// 
//************************************
void insert_in_pricetag_buffer(){
 326:	cf 93       	push	r28
 328:	df 93       	push	r29
	int overwriteslot=calculate_overwriteslot();
 32a:	e2 de       	rcall	.-572    	; 0xf0 <calculate_overwriteslot>
 32c:	ec 01       	movw	r28, r24
	strcpy(schildbuffer[overwriteslot],rcvbuf);
 32e:	8c e3       	ldi	r24, 0x3C	; 60
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	9c 01       	movw	r18, r24
 334:	c2 9f       	mul	r28, r18
 336:	c0 01       	movw	r24, r0
 338:	c3 9f       	mul	r28, r19
 33a:	90 0d       	add	r25, r0
 33c:	d2 9f       	mul	r29, r18
 33e:	90 0d       	add	r25, r0
 340:	11 24       	eor	r1, r1
 342:	60 e8       	ldi	r22, 0x80	; 128
 344:	70 e0       	ldi	r23, 0x00	; 0
 346:	88 5d       	subi	r24, 0xD8	; 216
 348:	9e 4f       	sbci	r25, 0xFE	; 254
 34a:	2b d3       	rcall	.+1622   	; 0x9a2 <strcpy>
	nextSchildOverwriteslot=(overwriteslot+1)%SCHILDBUFFERMAXSLOTS;
 34c:	ce 01       	movw	r24, r28
 34e:	01 96       	adiw	r24, 0x01	; 1
 350:	63 e0       	ldi	r22, 0x03	; 3
 352:	70 e0       	ldi	r23, 0x00	; 0
 354:	bd d5       	rcall	.+2938   	; 0xed0 <__divmodhi4>
 356:	90 93 11 01 	sts	0x0111, r25
 35a:	80 93 10 01 	sts	0x0110, r24
	if(Schildslotsused<SCHILDBUFFERMAXSLOTS && (overwriteslot>=Schildslotsused)){
 35e:	80 91 14 01 	lds	r24, 0x0114
 362:	90 91 15 01 	lds	r25, 0x0115
 366:	83 30       	cpi	r24, 0x03	; 3
 368:	91 05       	cpc	r25, r1
 36a:	44 f4       	brge	.+16     	; 0x37c <insert_in_pricetag_buffer+0x56>
 36c:	c8 17       	cp	r28, r24
 36e:	d9 07       	cpc	r29, r25
 370:	2c f0       	brlt	.+10     	; 0x37c <insert_in_pricetag_buffer+0x56>
		Schildslotsused++;
 372:	01 96       	adiw	r24, 0x01	; 1
 374:	90 93 15 01 	sts	0x0115, r25
 378:	80 93 14 01 	sts	0x0114, r24
	};
	signbuf_empty = FALSE;
 37c:	10 92 f9 00 	sts	0x00F9, r1
 380:	10 92 f8 00 	sts	0x00F8, r1
};
 384:	df 91       	pop	r29
 386:	cf 91       	pop	r28
 388:	08 95       	ret

0000038a <insert_in_ad_buffer>:
}

//************************************
// 
//************************************
void insert_in_ad_buffer(){
 38a:	20 91 16 01 	lds	r18, 0x0116
 38e:	30 91 17 01 	lds	r19, 0x0117
 392:	88 e7       	ldi	r24, 0x78	; 120
 394:	90 e0       	ldi	r25, 0x00	; 0
 396:	ac 01       	movw	r20, r24
 398:	24 9f       	mul	r18, r20
 39a:	c0 01       	movw	r24, r0
 39c:	25 9f       	mul	r18, r21
 39e:	90 0d       	add	r25, r0
 3a0:	34 9f       	mul	r19, r20
 3a2:	90 0d       	add	r25, r0
 3a4:	11 24       	eor	r1, r1
 3a6:	60 e8       	ldi	r22, 0x80	; 128
 3a8:	70 e0       	ldi	r23, 0x00	; 0
 3aa:	8d 51       	subi	r24, 0x1D	; 29
 3ac:	9e 4f       	sbci	r25, 0xFE	; 254
 3ae:	f9 d2       	rcall	.+1522   	; 0x9a2 <strcpy>
	strcpy(adbuffer[nextAdOverwriteslot],rcvbuf);
	nextAdOverwriteslot=(nextAdOverwriteslot+1)%ADBUFFERMAXSLOTS;
 3b0:	80 91 16 01 	lds	r24, 0x0116
 3b4:	90 91 17 01 	lds	r25, 0x0117
 3b8:	01 96       	adiw	r24, 0x01	; 1
 3ba:	62 e0       	ldi	r22, 0x02	; 2
 3bc:	70 e0       	ldi	r23, 0x00	; 0
 3be:	88 d5       	rcall	.+2832   	; 0xed0 <__divmodhi4>
 3c0:	9c 01       	movw	r18, r24
 3c2:	90 93 17 01 	sts	0x0117, r25
 3c6:	80 93 16 01 	sts	0x0116, r24
	if((Adslotsused<ADBUFFERMAXSLOTS)&&(nextAdOverwriteslot>=Adslotsused)){
 3ca:	80 91 1a 01 	lds	r24, 0x011A
 3ce:	90 91 1b 01 	lds	r25, 0x011B
 3d2:	82 30       	cpi	r24, 0x02	; 2
 3d4:	91 05       	cpc	r25, r1
 3d6:	44 f4       	brge	.+16     	; 0x3e8 <insert_in_ad_buffer+0x5e>
 3d8:	28 17       	cp	r18, r24
 3da:	39 07       	cpc	r19, r25
 3dc:	2c f0       	brlt	.+10     	; 0x3e8 <insert_in_ad_buffer+0x5e>
		Adslotsused++;
 3de:	01 96       	adiw	r24, 0x01	; 1
 3e0:	90 93 1b 01 	sts	0x011B, r25
 3e4:	80 93 1a 01 	sts	0x011A, r24
	};
	adbuf_empty = FALSE;
 3e8:	10 92 fb 00 	sts	0x00FB, r1
 3ec:	10 92 fa 00 	sts	0x00FA, r1
};
 3f0:	08 95       	ret

000003f2 <init_lamp>:
  *
  *         sends command to xbee module to get
  *			current my-id, saves it in lampid
  *
  */
void init_lamp(){
 3f2:	0f 93       	push	r16
 3f4:	1f 93       	push	r17
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 3f6:	00 e0       	ldi	r16, 0x00	; 0
 3f8:	14 e2       	ldi	r17, 0x24	; 36
 3fa:	c8 01       	movw	r24, r16
 3fc:	01 97       	sbiw	r24, 0x01	; 1
 3fe:	f1 f7       	brne	.-4      	; 0x3fc <init_lamp+0xa>
	_delay_ms(20);
	sprintf(tempstring, "+++");
 400:	60 e6       	ldi	r22, 0x60	; 96
 402:	70 e0       	ldi	r23, 0x00	; 0
 404:	83 ed       	ldi	r24, 0xD3	; 211
 406:	92 e0       	ldi	r25, 0x02	; 2
 408:	cc d2       	rcall	.+1432   	; 0x9a2 <strcpy>
	uart_puts(tempstring);
 40a:	83 ed       	ldi	r24, 0xD3	; 211
 40c:	92 e0       	ldi	r25, 0x02	; 2
 40e:	95 d1       	rcall	.+810    	; 0x73a <uart_puts>
 410:	c8 01       	movw	r24, r16
 412:	01 97       	sbiw	r24, 0x01	; 1
 414:	f1 f7       	brne	.-4      	; 0x412 <init_lamp+0x20>
	_delay_ms(20);
	sprintf(tempstring, "ATMY\r");
 416:	64 e6       	ldi	r22, 0x64	; 100
 418:	70 e0       	ldi	r23, 0x00	; 0
 41a:	83 ed       	ldi	r24, 0xD3	; 211
 41c:	92 e0       	ldi	r25, 0x02	; 2
 41e:	c1 d2       	rcall	.+1410   	; 0x9a2 <strcpy>
	uart_puts(tempstring);
 420:	83 ed       	ldi	r24, 0xD3	; 211
 422:	92 e0       	ldi	r25, 0x02	; 2
 424:	8a d1       	rcall	.+788    	; 0x73a <uart_puts>
 426:	88 e8       	ldi	r24, 0x88	; 136
 428:	93 e1       	ldi	r25, 0x13	; 19
 42a:	2e e2       	ldi	r18, 0x2E	; 46
 42c:	30 e0       	ldi	r19, 0x00	; 0
 42e:	f9 01       	movw	r30, r18
 430:	31 97       	sbiw	r30, 0x01	; 1
 432:	f1 f7       	brne	.-4      	; 0x430 <init_lamp+0x3e>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 434:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 436:	d9 f7       	brne	.-10     	; 0x42e <init_lamp+0x3c>
 438:	20 e0       	ldi	r18, 0x00	; 0
 43a:	30 e0       	ldi	r19, 0x00	; 0
	_delay_ms(500);
	for(int i=0; i<5; i++){
		lampid[i]=rcvbuf[i];
 43c:	f9 01       	movw	r30, r18
 43e:	e0 58       	subi	r30, 0x80	; 128
 440:	ff 4f       	sbci	r31, 0xFF	; 255
 442:	80 81       	ld	r24, Z
 444:	f9 01       	movw	r30, r18
 446:	ed 5d       	subi	r30, 0xDD	; 221
 448:	fe 4f       	sbci	r31, 0xFE	; 254
 44a:	80 83       	st	Z, r24
		if(rcvbuf[i]=='\0') break;
 44c:	88 23       	and	r24, r24
 44e:	29 f0       	breq	.+10     	; 0x45a <init_lamp+0x68>
	uart_puts(tempstring);
	_delay_ms(20);
	sprintf(tempstring, "ATMY\r");
	uart_puts(tempstring);
	_delay_ms(500);
	for(int i=0; i<5; i++){
 450:	2f 5f       	subi	r18, 0xFF	; 255
 452:	3f 4f       	sbci	r19, 0xFF	; 255
 454:	25 30       	cpi	r18, 0x05	; 5
 456:	31 05       	cpc	r19, r1
 458:	89 f7       	brne	.-30     	; 0x43c <init_lamp+0x4a>
 45a:	80 e1       	ldi	r24, 0x10	; 16
 45c:	97 e2       	ldi	r25, 0x27	; 39
 45e:	2e e2       	ldi	r18, 0x2E	; 46
 460:	30 e0       	ldi	r19, 0x00	; 0
 462:	f9 01       	movw	r30, r18
 464:	31 97       	sbiw	r30, 0x01	; 1
 466:	f1 f7       	brne	.-4      	; 0x464 <__stack+0x5>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 468:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 46a:	d9 f7       	brne	.-10     	; 0x462 <__stack+0x3>
		lampid[i]=rcvbuf[i];
		if(rcvbuf[i]=='\0') break;
	}
	//uartSW_puts(lampid);
	_delay_ms(1000);
	rcvbuf_invalid = TRUE;
 46c:	81 e0       	ldi	r24, 0x01	; 1
 46e:	90 e0       	ldi	r25, 0x00	; 0
 470:	90 93 0b 01 	sts	0x010B, r25
 474:	80 93 0a 01 	sts	0x010A, r24
	setupmode = FALSE;
 478:	10 92 fd 00 	sts	0x00FD, r1
 47c:	10 92 fc 00 	sts	0x00FC, r1
};
 480:	1f 91       	pop	r17
 482:	0f 91       	pop	r16
 484:	08 95       	ret

00000486 <change_lampid>:
  *
  *         This Function changes the lamp id in the
  *         XBee module as well as in lampid[]
  *
  */
void change_lampid(){
 486:	ef 92       	push	r14
 488:	ff 92       	push	r15
 48a:	0f 93       	push	r16
 48c:	1f 93       	push	r17
 48e:	82 e0       	ldi	r24, 0x02	; 2
 490:	90 e0       	ldi	r25, 0x00	; 0
 492:	03 c0       	rjmp	.+6      	; 0x49a <change_lampid+0x14>
	int i=2;
	while(rcvbuf[i]!='|'){
		lampid[i-2]=rcvbuf[i];
 494:	12 97       	sbiw	r26, 0x02	; 2
 496:	ec 93       	st	X, r30
		i++;
 498:	01 96       	adiw	r24, 0x01	; 1
  *         XBee module as well as in lampid[]
  *
  */
void change_lampid(){
	int i=2;
	while(rcvbuf[i]!='|'){
 49a:	fc 01       	movw	r30, r24
 49c:	e0 58       	subi	r30, 0x80	; 128
 49e:	ff 4f       	sbci	r31, 0xFF	; 255
 4a0:	e0 81       	ld	r30, Z
 4a2:	dc 01       	movw	r26, r24
 4a4:	ad 5d       	subi	r26, 0xDD	; 221
 4a6:	be 4f       	sbci	r27, 0xFE	; 254
 4a8:	ec 37       	cpi	r30, 0x7C	; 124
 4aa:	a1 f7       	brne	.-24     	; 0x494 <change_lampid+0xe>
		lampid[i-2]=rcvbuf[i];
		i++;
	}
	lampid[i-2]='\0';
 4ac:	12 97       	sbiw	r26, 0x02	; 2
 4ae:	1c 92       	st	X, r1
 4b0:	e1 2c       	mov	r14, r1
 4b2:	64 e2       	ldi	r22, 0x24	; 36
 4b4:	f6 2e       	mov	r15, r22
 4b6:	c7 01       	movw	r24, r14
 4b8:	01 97       	sbiw	r24, 0x01	; 1
 4ba:	f1 f7       	brne	.-4      	; 0x4b8 <change_lampid+0x32>
	_delay_ms(20);
	sprintf(tempstring, "+++");
 4bc:	03 ed       	ldi	r16, 0xD3	; 211
 4be:	12 e0       	ldi	r17, 0x02	; 2
 4c0:	60 e6       	ldi	r22, 0x60	; 96
 4c2:	70 e0       	ldi	r23, 0x00	; 0
 4c4:	c8 01       	movw	r24, r16
 4c6:	6d d2       	rcall	.+1242   	; 0x9a2 <strcpy>
	uart_puts(tempstring);
 4c8:	c8 01       	movw	r24, r16
 4ca:	37 d1       	rcall	.+622    	; 0x73a <uart_puts>
 4cc:	c7 01       	movw	r24, r14
 4ce:	01 97       	sbiw	r24, 0x01	; 1
 4d0:	f1 f7       	brne	.-4      	; 0x4ce <change_lampid+0x48>
	_delay_ms(20);
	sprintf(tempstring, "ATMY%s,CN\r",lampid);
 4d2:	83 e2       	ldi	r24, 0x23	; 35
 4d4:	91 e0       	ldi	r25, 0x01	; 1
 4d6:	9f 93       	push	r25
 4d8:	8f 93       	push	r24
 4da:	8a e6       	ldi	r24, 0x6A	; 106
 4dc:	90 e0       	ldi	r25, 0x00	; 0
 4de:	9f 93       	push	r25
 4e0:	8f 93       	push	r24
 4e2:	1f 93       	push	r17
 4e4:	0f 93       	push	r16
 4e6:	64 d2       	rcall	.+1224   	; 0x9b0 <sprintf>
	uart_puts(tempstring);
 4e8:	c8 01       	movw	r24, r16
 4ea:	27 d1       	rcall	.+590    	; 0x73a <uart_puts>
 4ec:	80 e0       	ldi	r24, 0x00	; 0
 4ee:	92 e1       	ldi	r25, 0x12	; 18
 4f0:	01 97       	sbiw	r24, 0x01	; 1
 4f2:	f1 f7       	brne	.-4      	; 0x4f0 <change_lampid+0x6a>
 4f4:	8d b7       	in	r24, 0x3d	; 61
 4f6:	9e b7       	in	r25, 0x3e	; 62
 4f8:	06 96       	adiw	r24, 0x06	; 6
 4fa:	0f b6       	in	r0, 0x3f	; 63
 4fc:	f8 94       	cli
 4fe:	9e bf       	out	0x3e, r25	; 62
 500:	0f be       	out	0x3f, r0	; 63
 502:	8d bf       	out	0x3d, r24	; 61
	_delay_ms(10);
}
 504:	1f 91       	pop	r17
 506:	0f 91       	pop	r16
 508:	ff 90       	pop	r15
 50a:	ef 90       	pop	r14
 50c:	08 95       	ret

0000050e <calculate_csum>:
  *			result in csum[]
  *
  * \param	csumindex   index of checksum in receivebufferarray
  *
  */
void calculate_csum(int csumindex){
 50e:	0f 93       	push	r16
 510:	1f 93       	push	r17
 512:	bc 01       	movw	r22, r24
 514:	40 e0       	ldi	r20, 0x00	; 0
 516:	20 e0       	ldi	r18, 0x00	; 0
 518:	30 e0       	ldi	r19, 0x00	; 0
 51a:	07 c0       	rjmp	.+14     	; 0x52a <calculate_csum+0x1c>
	uint8_t tmpcsum=0;
	int i=0;
	
	while(i<csumindex){
		tmpcsum+=rcvbuf[i];
 51c:	f9 01       	movw	r30, r18
 51e:	e0 58       	subi	r30, 0x80	; 128
 520:	ff 4f       	sbci	r31, 0xFF	; 255
 522:	80 81       	ld	r24, Z
 524:	48 0f       	add	r20, r24
		i++;
 526:	2f 5f       	subi	r18, 0xFF	; 255
 528:	3f 4f       	sbci	r19, 0xFF	; 255
  */
void calculate_csum(int csumindex){
	uint8_t tmpcsum=0;
	int i=0;
	
	while(i<csumindex){
 52a:	26 17       	cp	r18, r22
 52c:	37 07       	cpc	r19, r23
 52e:	b4 f3       	brlt	.-20     	; 0x51c <calculate_csum+0xe>
		tmpcsum+=rcvbuf[i];
		i++;
	}
	sprintf(tempstring, "%d", tmpcsum);
 530:	84 2f       	mov	r24, r20
 532:	90 e0       	ldi	r25, 0x00	; 0
 534:	9f 93       	push	r25
 536:	8f 93       	push	r24
 538:	85 e7       	ldi	r24, 0x75	; 117
 53a:	90 e0       	ldi	r25, 0x00	; 0
 53c:	9f 93       	push	r25
 53e:	8f 93       	push	r24
 540:	03 ed       	ldi	r16, 0xD3	; 211
 542:	12 e0       	ldi	r17, 0x02	; 2
 544:	1f 93       	push	r17
 546:	0f 93       	push	r16
 548:	33 d2       	rcall	.+1126   	; 0x9b0 <sprintf>
	strcpy(csum, tempstring);
 54a:	b8 01       	movw	r22, r16
 54c:	8c ed       	ldi	r24, 0xDC	; 220
 54e:	91 e0       	ldi	r25, 0x01	; 1
 550:	28 d2       	rcall	.+1104   	; 0x9a2 <strcpy>
 552:	8d b7       	in	r24, 0x3d	; 61
 554:	9e b7       	in	r25, 0x3e	; 62
 556:	06 96       	adiw	r24, 0x06	; 6
 558:	0f b6       	in	r0, 0x3f	; 63
 55a:	f8 94       	cli
 55c:	9e bf       	out	0x3e, r25	; 62
 55e:	0f be       	out	0x3f, r0	; 63
 560:	8d bf       	out	0x3d, r24	; 61
}
 562:	1f 91       	pop	r17
 564:	0f 91       	pop	r16
 566:	08 95       	ret

00000568 <checksum_failed>:
  *			is correct.
  *
  * \return	            Status-Code
  *
  */
int checksum_failed(){
 568:	0f 93       	push	r16
 56a:	1f 93       	push	r17
 56c:	20 e0       	ldi	r18, 0x00	; 0
 56e:	30 e0       	ldi	r19, 0x00	; 0
 570:	02 c0       	rjmp	.+4      	; 0x576 <checksum_failed+0xe>
  */

int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
 572:	2f 5f       	subi	r18, 0xFF	; 255
 574:	3f 4f       	sbci	r19, 0xFF	; 255
  *
  */

int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
 576:	f9 01       	movw	r30, r18
 578:	e0 58       	subi	r30, 0x80	; 128
 57a:	ff 4f       	sbci	r31, 0xFF	; 255
 57c:	80 81       	ld	r24, Z
 57e:	88 23       	and	r24, r24
 580:	c1 f7       	brne	.-16     	; 0x572 <checksum_failed+0xa>
 582:	02 c0       	rjmp	.+4      	; 0x588 <checksum_failed+0x20>
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
		csumindex--;
 584:	21 50       	subi	r18, 0x01	; 1
 586:	30 40       	sbci	r19, 0x00	; 0
int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
 588:	80 81       	ld	r24, Z
 58a:	31 97       	sbiw	r30, 0x01	; 1
 58c:	8c 37       	cpi	r24, 0x7C	; 124
 58e:	d1 f7       	brne	.-12     	; 0x584 <checksum_failed+0x1c>
		csumindex--;
	}
	csumindex++;
 590:	89 01       	movw	r16, r18
 592:	0f 5f       	subi	r16, 0xFF	; 255
 594:	1f 4f       	sbci	r17, 0xFF	; 255
  * \return	            Status-Code
  *
  */
int checksum_failed(){
	int csum_index=get_csum_index();
	calculate_csum(csum_index);
 596:	c8 01       	movw	r24, r16
 598:	ba df       	rcall	.-140    	; 0x50e <calculate_csum>
#ifdef DEBUG
	uartSW_puts("\r\n die richtige csum waere: ");
	uartSW_puts(csum);
	uartSW_puts("\r\n");
#endif
	return(strcmp(csum, &rcvbuf[csum_index]));
 59a:	00 58       	subi	r16, 0x80	; 128
 59c:	1f 4f       	sbci	r17, 0xFF	; 255
 59e:	b8 01       	movw	r22, r16
 5a0:	8c ed       	ldi	r24, 0xDC	; 220
 5a2:	91 e0       	ldi	r25, 0x01	; 1
 5a4:	f5 d1       	rcall	.+1002   	; 0x990 <strcmp>
}
 5a6:	1f 91       	pop	r17
 5a8:	0f 91       	pop	r16
 5aa:	08 95       	ret

000005ac <process_packet>:
};

//************************************
// 
//************************************
void process_packet(){
 5ac:	dd df       	rcall	.-70     	; 0x568 <checksum_failed>
 5ae:	89 2b       	or	r24, r25
 5b0:	09 f0       	breq	.+2      	; 0x5b4 <process_packet+0x8>
 5b2:	51 c0       	rjmp	.+162    	; 0x656 <process_packet+0xaa>
	if(!checksum_failed()){
		switch (rcvbuf[0]){
 5b4:	80 91 80 00 	lds	r24, 0x0080
 5b8:	84 33       	cpi	r24, 0x34	; 52
 5ba:	09 f4       	brne	.+2      	; 0x5be <process_packet+0x12>
 5bc:	48 c0       	rjmp	.+144    	; 0x64e <process_packet+0xa2>
 5be:	85 33       	cpi	r24, 0x35	; 53
 5c0:	40 f4       	brcc	.+16     	; 0x5d2 <process_packet+0x26>
 5c2:	82 33       	cpi	r24, 0x32	; 50
 5c4:	e9 f0       	breq	.+58     	; 0x600 <process_packet+0x54>
 5c6:	83 33       	cpi	r24, 0x33	; 51
 5c8:	e8 f4       	brcc	.+58     	; 0x604 <process_packet+0x58>
 5ca:	81 33       	cpi	r24, 0x31	; 49
 5cc:	09 f0       	breq	.+2      	; 0x5d0 <process_packet+0x24>
 5ce:	43 c0       	rjmp	.+134    	; 0x656 <process_packet+0xaa>
 5d0:	07 c0       	rjmp	.+14     	; 0x5e0 <process_packet+0x34>
 5d2:	86 33       	cpi	r24, 0x36	; 54
 5d4:	e1 f1       	breq	.+120    	; 0x64e <process_packet+0xa2>
 5d6:	86 33       	cpi	r24, 0x36	; 54
 5d8:	c0 f1       	brcs	.+112    	; 0x64a <process_packet+0x9e>
 5da:	87 33       	cpi	r24, 0x37	; 55
 5dc:	e1 f5       	brne	.+120    	; 0x656 <process_packet+0xaa>
 5de:	39 c0       	rjmp	.+114    	; 0x652 <process_packet+0xa6>
  * \param	parameter   Auszugebender Parameter
  * \return	            Status-Code
  *
  */
void set_send_trace(){
	if(rcvbuf[2]=='0'){
 5e0:	80 91 82 00 	lds	r24, 0x0082
 5e4:	80 33       	cpi	r24, 0x30	; 48
 5e6:	29 f4       	brne	.+10     	; 0x5f2 <process_packet+0x46>
		send_trace_mode=FALSE;
 5e8:	10 92 0f 01 	sts	0x010F, r1
 5ec:	10 92 0e 01 	sts	0x010E, r1
 5f0:	08 95       	ret
	}	else	{
			send_trace_mode=TRUE;
 5f2:	81 e0       	ldi	r24, 0x01	; 1
 5f4:	90 e0       	ldi	r25, 0x00	; 0
 5f6:	90 93 0f 01 	sts	0x010F, r25
 5fa:	80 93 0e 01 	sts	0x010E, r24
 5fe:	08 95       	ret
									set_send_trace();
									break;
								}
		// set ad packet
			case '2':	{
									insert_in_ad_buffer();
 600:	c4 de       	rcall	.-632    	; 0x38a <insert_in_ad_buffer>
 602:	08 95       	ret
  *
  *         resets adbuffer and signbuffer		
  *
  */
void clear_buffers(){
	signbuf_empty = TRUE;
 604:	81 e0       	ldi	r24, 0x01	; 1
 606:	90 e0       	ldi	r25, 0x00	; 0
 608:	90 93 f9 00 	sts	0x00F9, r25
 60c:	80 93 f8 00 	sts	0x00F8, r24
	nextSchildOverwriteslot=0;
 610:	10 92 11 01 	sts	0x0111, r1
 614:	10 92 10 01 	sts	0x0110, r1
	nextSchildShowslot=0;
 618:	10 92 13 01 	sts	0x0113, r1
 61c:	10 92 12 01 	sts	0x0112, r1
	Schildslotsused=0;
 620:	10 92 15 01 	sts	0x0115, r1
 624:	10 92 14 01 	sts	0x0114, r1

	adbuf_empty = TRUE;
 628:	90 93 fb 00 	sts	0x00FB, r25
 62c:	80 93 fa 00 	sts	0x00FA, r24
	nextAdShowslot=0;
 630:	10 92 19 01 	sts	0x0119, r1
 634:	10 92 18 01 	sts	0x0118, r1
	nextAdOverwriteslot=0;
 638:	10 92 17 01 	sts	0x0117, r1
 63c:	10 92 16 01 	sts	0x0116, r1
	Adslotsused=0;
 640:	10 92 1b 01 	sts	0x011B, r1
 644:	10 92 1a 01 	sts	0x011A, r1
 648:	08 95       	ret
									forward_packet();
									break;
								}
		//	change lamp id for trace
			case '5': 			{	
									change_lampid();
 64a:	1d df       	rcall	.-454    	; 0x486 <change_lampid>
 64c:	08 95       	ret
									break;
								}
		//	show id
			case '6':			{
									forward_packet();
 64e:	63 de       	rcall	.-826    	; 0x316 <forward_packet>
 650:	08 95       	ret
									break;
								}
		// set pricetag packet
			case '7':	{
									insert_in_pricetag_buffer();
 652:	69 de       	rcall	.-814    	; 0x326 <insert_in_pricetag_buffer>
 654:	08 95       	ret
								}
		}
	} else {
			//uartSW_puts(csum);
			//uartSW_putc('?');
			rcvbuf_invalid= TRUE;	
 656:	81 e0       	ldi	r24, 0x01	; 1
 658:	90 e0       	ldi	r25, 0x00	; 0
 65a:	90 93 0b 01 	sts	0x010B, r25
 65e:	80 93 0a 01 	sts	0x010A, r24
 662:	08 95       	ret

00000664 <main>:
			}
		}
}

void main(void)
{
 664:	cf 93       	push	r28
 666:	df 93       	push	r29

// Input/Output Ports initialization
// Port B initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=In Func0=In 
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTB=0x00;
 668:	18 ba       	out	0x18, r1	; 24
DDRB=0x04;
 66a:	84 e0       	ldi	r24, 0x04	; 4
 66c:	87 bb       	out	0x17, r24	; 23

// Port C initialization
// Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
// State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTC=0x00;
 66e:	15 ba       	out	0x15, r1	; 21
DDRC=0x00;
 670:	14 ba       	out	0x14, r1	; 20

// Port D initialization
// Func7=Out Func6=Out Func5=Out Func4=In Func3=In Func2=In Func1=Out Func0=In 
// State7=0 State6=0 State5=0 State4=T State3=T State2=T State1=0 State0=T 
PORTD=0x00;
 672:	12 ba       	out	0x12, r1	; 18
DDRD=0xE2;
 674:	82 ee       	ldi	r24, 0xE2	; 226
 676:	81 bb       	out	0x11, r24	; 17
*/

// External Interrupt(s) initialization
// INT0: Off
// INT1: Off
MCUCR=0x00;
 678:	15 be       	out	0x35, r1	; 53

// Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x01;
 67a:	81 e0       	ldi	r24, 0x01	; 1
 67c:	89 bf       	out	0x39, r24	; 57

// Analog Comparator initialization
// Analog Comparator: Off
// Analog Comparator Input Capture by Timer/Counter 1: Off
ACSR=0x80;
 67e:	80 e8       	ldi	r24, 0x80	; 128
 680:	88 b9       	out	0x08, r24	; 8
SFIOR=0x00;
 682:	10 be       	out	0x30, r1	; 48
// Communication Parameters: 8 Data, 1 Stop, No Parity
// USART Receiver: On
// USART Transmitter: On
// USART Mode: Asynchronous
// USART Baud Rate: 9600
UCSRA=0x00;
 684:	1b b8       	out	0x0b, r1	; 11
UCSRB=0x18;
 686:	88 e1       	ldi	r24, 0x18	; 24
 688:	8a b9       	out	0x0a, r24	; 10
UCSRC=0x86;
 68a:	86 e8       	ldi	r24, 0x86	; 134
 68c:	80 bd       	out	0x20, r24	; 32
UCSRB |= (1 << RXCIE);
 68e:	57 9a       	sbi	0x0a, 7	; 10
UBRRH=0x00;
 690:	10 bc       	out	0x20, r1	; 32
UBRRL=0x0B; 
 692:	8b e0       	ldi	r24, 0x0B	; 11
 694:	89 b9       	out	0x09, r24	; 9



// Global enable interrupts
//#asm("sei")
sei();
 696:	78 94       	sei
init_uart();
 698:	7a d0       	rcall	.+244    	; 0x78e <init_uart>
uartSW_init(); //software uart
 69a:	82 d0       	rcall	.+260    	; 0x7a0 <uartSW_init>
init_lamp();
 69c:	aa de       	rcall	.-684    	; 0x3f2 <init_lamp>
 69e:	ce e2       	ldi	r28, 0x2E	; 46
 6a0:	d0 e0       	ldi	r29, 0x00	; 0

//************************************
// 	main loop
//************************************
while (1){
	if(packet_received){
 6a2:	80 91 0c 01 	lds	r24, 0x010C
 6a6:	90 91 0d 01 	lds	r25, 0x010D
 6aa:	89 2b       	or	r24, r25
 6ac:	29 f0       	breq	.+10     	; 0x6b8 <main+0x54>
		#ifdef DEBUG
		uartSW_puts("Paket erkannt, Processing \r\n");
		sprintf(tempstring, "Inhalt: %s \r\n", rcvbuf);		
		uartSW_puts(tempstring);
		#endif
		process_packet();
 6ae:	7e df       	rcall	.-260    	; 0x5ac <process_packet>
		packet_received=FALSE;
 6b0:	10 92 0d 01 	sts	0x010D, r1
 6b4:	10 92 0c 01 	sts	0x010C, r1
	}

	if(!signbuf_empty){
 6b8:	80 91 f8 00 	lds	r24, 0x00F8
 6bc:	90 91 f9 00 	lds	r25, 0x00F9
 6c0:	89 2b       	or	r24, r25
 6c2:	09 f4       	brne	.+2      	; 0x6c6 <main+0x62>
		send_next_sign();
 6c4:	04 de       	rcall	.-1016   	; 0x2ce <send_next_sign>
	}

	if(!adbuf_empty){
 6c6:	80 91 fa 00 	lds	r24, 0x00FA
 6ca:	90 91 fb 00 	lds	r25, 0x00FB
 6ce:	89 2b       	or	r24, r25
 6d0:	09 f4       	brne	.+2      	; 0x6d4 <main+0x70>
		send_next_ad();
 6d2:	d9 dd       	rcall	.-1102   	; 0x286 <send_next_ad>
	}

	if(rcvbuf_invalid){
 6d4:	80 91 0a 01 	lds	r24, 0x010A
 6d8:	90 91 0b 01 	lds	r25, 0x010B
 6dc:	89 2b       	or	r24, r25
 6de:	81 f0       	breq	.+32     	; 0x700 <main+0x9c>
		rcvbuf_iterator=0;
 6e0:	10 92 ff 00 	sts	0x00FF, r1
 6e4:	10 92 fe 00 	sts	0x00FE, r1
		rcvbuf_receiving=FALSE;
 6e8:	10 92 09 01 	sts	0x0109, r1
 6ec:	10 92 08 01 	sts	0x0108, r1
		packet_received=FALSE;
 6f0:	10 92 0d 01 	sts	0x010D, r1
 6f4:	10 92 0c 01 	sts	0x010C, r1
		rcvbuf_invalid=FALSE;
 6f8:	10 92 0b 01 	sts	0x010B, r1
 6fc:	10 92 0a 01 	sts	0x010A, r1
	}
	if(send_trace_mode){
 700:	80 91 0e 01 	lds	r24, 0x010E
 704:	90 91 0f 01 	lds	r25, 0x010F
 708:	89 2b       	or	r24, r25
 70a:	41 f0       	breq	.+16     	; 0x71c <main+0xb8>
		sprintf(tempstring, "<1|173>");
 70c:	68 e7       	ldi	r22, 0x78	; 120
 70e:	70 e0       	ldi	r23, 0x00	; 0
 710:	83 ed       	ldi	r24, 0xD3	; 211
 712:	92 e0       	ldi	r25, 0x02	; 2
 714:	46 d1       	rcall	.+652    	; 0x9a2 <strcpy>
		uartSW_puts(tempstring);	
 716:	83 ed       	ldi	r24, 0xD3	; 211
 718:	92 e0       	ldi	r25, 0x02	; 2
 71a:	74 d0       	rcall	.+232    	; 0x804 <uartSW_puts>
 71c:	88 e8       	ldi	r24, 0x88	; 136
 71e:	93 e1       	ldi	r25, 0x13	; 19
 720:	fe 01       	movw	r30, r28
 722:	31 97       	sbiw	r30, 0x01	; 1
 724:	f1 f7       	brne	.-4      	; 0x722 <main+0xbe>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 726:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 728:	09 f4       	brne	.+2      	; 0x72c <main+0xc8>
 72a:	bb cf       	rjmp	.-138    	; 0x6a2 <main+0x3e>
 72c:	f9 cf       	rjmp	.-14     	; 0x720 <main+0xbc>

0000072e <uart_putc>:
#include <avr/interrupt.h> 

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
 72e:	5d 9b       	sbis	0x0b, 5	; 11
 730:	fe cf       	rjmp	.-4      	; 0x72e <uart_putc>
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 732:	8c b9       	out	0x0c, r24	; 12
    return 0;
}
 734:	80 e0       	ldi	r24, 0x00	; 0
 736:	90 e0       	ldi	r25, 0x00	; 0
 738:	08 95       	ret

0000073a <uart_puts>:
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
 73a:	fc 01       	movw	r30, r24
 73c:	04 c0       	rjmp	.+8      	; 0x746 <uart_puts+0xc>

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
 73e:	5d 9b       	sbis	0x0b, 5	; 11
 740:	fe cf       	rjmp	.-4      	; 0x73e <uart_puts+0x4>
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 742:	8c b9       	out	0x0c, r24	; 12
void uart_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
 744:	31 96       	adiw	r30, 0x01	; 1
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
    while (*s)
 746:	80 81       	ld	r24, Z
 748:	88 23       	and	r24, r24
 74a:	c9 f7       	brne	.-14     	; 0x73e <uart_puts+0x4>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
    }
}
 74c:	08 95       	ret

0000074e <uart_getc>:

uint8_t uart_getc(void)
{
 74e:	5f 9b       	sbis	0x0b, 7	; 11
 750:	fe cf       	rjmp	.-4      	; 0x74e <uart_getc>
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 752:	8c b1       	in	r24, 0x0c	; 12
}
 754:	08 95       	ret

00000756 <uart_gets>:


void uart_gets( char* Buffer, uint8_t MaxLen )
{
 756:	58 2f       	mov	r21, r24
 758:	29 2f       	mov	r18, r25
    }
}

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
 75a:	5f 9b       	sbis	0x0b, 7	; 11
 75c:	fe cf       	rjmp	.-4      	; 0x75a <uart_gets+0x4>
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 75e:	4c b1       	in	r20, 0x0c	; 12
 760:	85 2f       	mov	r24, r21
 762:	92 2f       	mov	r25, r18
 764:	9c 01       	movw	r18, r24
 766:	f9 01       	movw	r30, r18
  NextChar = uart_getc();         // Warte auf und empfange das nächste Zeichen
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
 768:	70 e0       	ldi	r23, 0x00	; 0
 76a:	61 50       	subi	r22, 0x01	; 1
 76c:	70 40       	sbci	r23, 0x00	; 0
 76e:	05 c0       	rjmp	.+10     	; 0x77a <uart_gets+0x24>
    *Buffer++ = NextChar;
 770:	40 83       	st	Z, r20
    }
}

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
 772:	5f 9b       	sbis	0x0b, 7	; 11
 774:	fe cf       	rjmp	.-4      	; 0x772 <uart_gets+0x1c>
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
    *Buffer++ = NextChar;
 776:	31 96       	adiw	r30, 0x01	; 1

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 778:	4c b1       	in	r20, 0x0c	; 12
 77a:	8e 2f       	mov	r24, r30
 77c:	85 1b       	sub	r24, r21
  NextChar = uart_getc();         // Warte auf und empfange das nächste Zeichen
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
 77e:	4e 33       	cpi	r20, 0x3E	; 62
 780:	21 f0       	breq	.+8      	; 0x78a <uart_gets+0x34>
 782:	90 e0       	ldi	r25, 0x00	; 0
 784:	86 17       	cp	r24, r22
 786:	97 07       	cpc	r25, r23
 788:	9c f3       	brlt	.-26     	; 0x770 <uart_gets+0x1a>
    NextChar = uart_getc();
  }
 
                                  // Noch ein '\0' anhängen um einen Standard
                                  // C-String daraus zu machen
  *Buffer = '\0';
 78a:	10 82       	st	Z, r1
}
 78c:	08 95       	ret

0000078e <init_uart>:



void init_uart(void)
{
 78e:	53 9a       	sbi	0x0a, 3	; 10
    UCSRB |= (1<<TXEN);                // UART TX einschalten
	UCSRB |= ( 1 << RXEN );
 790:	54 9a       	sbi	0x0a, 4	; 10

    UCSRC |= (1<<URSEL)|(3<<UCSZ0);    // Asynchron 8N1 
 792:	80 b5       	in	r24, 0x20	; 32
 794:	86 68       	ori	r24, 0x86	; 134
 796:	80 bd       	out	0x20, r24	; 32
 
    UBRRH = UBRR_VAL >> 8;
 798:	10 bc       	out	0x20, r1	; 32
    UBRRL = UBRR_VAL & 0xFF;
 79a:	8b e0       	ldi	r24, 0x0B	; 11
 79c:	89 b9       	out	0x09, r24	; 9

}
 79e:	08 95       	ret

000007a0 <uartSW_init>:
// SOFTWARE UART
// taken from: http://www.roboternetz.de/wissen/index.php/Software-UART_mit_avr-gcc


void uartSW_init()
{
 7a0:	2f b7       	in	r18, 0x3f	; 63
    uint8_t tifr = 0;
    uint8_t sreg = SREG;
    cli();
 7a2:	f8 94       	cli

    // Mode #4 für Timer1 
    // und volle MCU clock 
    // IC Noise Cancel 
    // IC on Falling Edge 
    TCCR1A = 0;
 7a4:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = (1 << WGM12) | (1 << CS10) | (0 << ICES1) | (1 << ICNC1);
 7a6:	89 e8       	ldi	r24, 0x89	; 137
 7a8:	8e bd       	out	0x2e, r24	; 46

    // OutputCompare für gewünschte Timer1 Frequenz 
    OCR1A = (uint16_t) ((uint32_t) F_CPU/BAUDRATE);
 7aa:	80 e6       	ldi	r24, 0x60	; 96
 7ac:	90 e0       	ldi	r25, 0x00	; 0
 7ae:	9b bd       	out	0x2b, r25	; 43
 7b0:	8a bd       	out	0x2a, r24	; 42

#ifdef SUART_RXD
    SUART_RXD_DDR  &= ~(1 << SUART_RXD_BIT);
 7b2:	b8 98       	cbi	0x17, 0	; 23
    SUART_RXD_PORT |=  (1 << SUART_RXD_BIT);
 7b4:	c0 9a       	sbi	0x18, 0	; 24
    TIMSK |= (1 << TICIE1);
 7b6:	89 b7       	in	r24, 0x39	; 57
 7b8:	80 62       	ori	r24, 0x20	; 32
 7ba:	89 bf       	out	0x39, r24	; 57
    TIMSK &= ~(1 << TICIE1);
#endif // SUART_RXD 

#ifdef SUART_TXD
    tifr |= (1 << OCF1A);
    SUART_TXD_PORT |= (1 << SUART_TXD_BIT);
 7bc:	c1 9a       	sbi	0x18, 1	; 24
    SUART_TXD_DDR  |= (1 << SUART_TXD_BIT);
 7be:	b9 9a       	sbi	0x17, 1	; 23
    outframe = 0;
 7c0:	10 92 1d 01 	sts	0x011D, r1
 7c4:	10 92 1c 01 	sts	0x011C, r1
#endif // SUART_TXD 

    TIFR = tifr;
 7c8:	88 e3       	ldi	r24, 0x38	; 56
 7ca:	88 bf       	out	0x38, r24	; 56

    SREG = sreg;
 7cc:	2f bf       	out	0x3f, r18	; 63
}
 7ce:	08 95       	ret

000007d0 <uartSW_putc>:

#ifdef SUART_TXD
void uartSW_putc (const char c)
{
 7d0:	28 2f       	mov	r18, r24
    do
    {
        sei(); nop(); cli(); // yield(); 
 7d2:	78 94       	sei
 7d4:	00 00       	nop
 7d6:	f8 94       	cli
    } while (outframe);
 7d8:	80 91 1c 01 	lds	r24, 0x011C
 7dc:	90 91 1d 01 	lds	r25, 0x011D
 7e0:	89 2b       	or	r24, r25
 7e2:	b9 f7       	brne	.-18     	; 0x7d2 <uartSW_putc+0x2>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 7e4:	82 2f       	mov	r24, r18
 7e6:	90 e0       	ldi	r25, 0x00	; 0
 7e8:	88 0f       	add	r24, r24
 7ea:	99 1f       	adc	r25, r25
 7ec:	96 60       	ori	r25, 0x06	; 6
 7ee:	90 93 1d 01 	sts	0x011D, r25
 7f2:	80 93 1c 01 	sts	0x011C, r24

    TIMSK |= (1 << OCIE1A);
 7f6:	89 b7       	in	r24, 0x39	; 57
 7f8:	80 61       	ori	r24, 0x10	; 16
 7fa:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 7fc:	80 e1       	ldi	r24, 0x10	; 16
 7fe:	88 bf       	out	0x38, r24	; 56

    sei();
 800:	78 94       	sei
}
 802:	08 95       	ret

00000804 <uartSW_puts>:

void uartSW_puts (char *s)
{
 804:	fc 01       	movw	r30, r24

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);

    TIMSK |= (1 << OCIE1A);
    TIFR   = (1 << OCF1A);
 806:	30 e1       	ldi	r19, 0x10	; 16
 808:	18 c0       	rjmp	.+48     	; 0x83a <uartSW_puts+0x36>
#ifdef SUART_TXD
void uartSW_putc (const char c)
{
    do
    {
        sei(); nop(); cli(); // yield(); 
 80a:	78 94       	sei
 80c:	00 00       	nop
 80e:	f8 94       	cli
    } while (outframe);
 810:	80 91 1c 01 	lds	r24, 0x011C
 814:	90 91 1d 01 	lds	r25, 0x011D
 818:	89 2b       	or	r24, r25
 81a:	b9 f7       	brne	.-18     	; 0x80a <uartSW_puts+0x6>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 81c:	82 2f       	mov	r24, r18
 81e:	90 e0       	ldi	r25, 0x00	; 0
 820:	88 0f       	add	r24, r24
 822:	99 1f       	adc	r25, r25
 824:	96 60       	ori	r25, 0x06	; 6
 826:	90 93 1d 01 	sts	0x011D, r25
 82a:	80 93 1c 01 	sts	0x011C, r24

    TIMSK |= (1 << OCIE1A);
 82e:	89 b7       	in	r24, 0x39	; 57
 830:	80 61       	ori	r24, 0x10	; 16
 832:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 834:	38 bf       	out	0x38, r19	; 56

    sei();
 836:	78 94       	sei
void uartSW_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
 838:	31 96       	adiw	r30, 0x01	; 1
    sei();
}

void uartSW_puts (char *s)
{
    while (*s)
 83a:	20 81       	ld	r18, Z
 83c:	22 23       	and	r18, r18
 83e:	29 f7       	brne	.-54     	; 0x80a <uartSW_puts+0x6>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
    }
}
 840:	08 95       	ret

00000842 <__vector_6>:

#endif // SUART_TXD 

#ifdef SUART_TXD
SIGNAL (SIG_OUTPUT_COMPARE1A)
{
 842:	1f 92       	push	r1
 844:	0f 92       	push	r0
 846:	0f b6       	in	r0, 0x3f	; 63
 848:	0f 92       	push	r0
 84a:	11 24       	eor	r1, r1
 84c:	2f 93       	push	r18
 84e:	3f 93       	push	r19
 850:	8f 93       	push	r24
    uint16_t data = outframe;
 852:	20 91 1c 01 	lds	r18, 0x011C
 856:	30 91 1d 01 	lds	r19, 0x011D
   
    if (data & 1)      SUART_TXD_PORT |=  (1 << SUART_TXD_BIT);
 85a:	20 ff       	sbrs	r18, 0
 85c:	02 c0       	rjmp	.+4      	; 0x862 <__vector_6+0x20>
 85e:	c1 9a       	sbi	0x18, 1	; 24
 860:	01 c0       	rjmp	.+2      	; 0x864 <__vector_6+0x22>
    else               SUART_TXD_PORT &= ~(1 << SUART_TXD_BIT);
 862:	c1 98       	cbi	0x18, 1	; 24
   
    if (1 == data)
 864:	21 30       	cpi	r18, 0x01	; 1
 866:	31 05       	cpc	r19, r1
 868:	19 f4       	brne	.+6      	; 0x870 <__vector_6+0x2e>
    {
        TIMSK &= ~(1 << OCIE1A);
 86a:	89 b7       	in	r24, 0x39	; 57
 86c:	8f 7e       	andi	r24, 0xEF	; 239
 86e:	89 bf       	out	0x39, r24	; 57
    }   
   
    outframe = data >> 1;
 870:	36 95       	lsr	r19
 872:	27 95       	ror	r18
 874:	30 93 1d 01 	sts	0x011D, r19
 878:	20 93 1c 01 	sts	0x011C, r18
}
 87c:	8f 91       	pop	r24
 87e:	3f 91       	pop	r19
 880:	2f 91       	pop	r18
 882:	0f 90       	pop	r0
 884:	0f be       	out	0x3f, r0	; 63
 886:	0f 90       	pop	r0
 888:	1f 90       	pop	r1
 88a:	18 95       	reti

0000088c <__vector_5>:
#endif // SUART_TXD


#ifdef SUART_RXD
SIGNAL (SIG_INPUT_CAPTURE1)
{
 88c:	1f 92       	push	r1
 88e:	0f 92       	push	r0
 890:	0f b6       	in	r0, 0x3f	; 63
 892:	0f 92       	push	r0
 894:	11 24       	eor	r1, r1
 896:	2f 93       	push	r18
 898:	3f 93       	push	r19
 89a:	4f 93       	push	r20
 89c:	5f 93       	push	r21
 89e:	8f 93       	push	r24
 8a0:	9f 93       	push	r25
    uint16_t icr1  = ICR1;
 8a2:	86 b5       	in	r24, 0x26	; 38
 8a4:	97 b5       	in	r25, 0x27	; 39
    uint16_t ocr1a = OCR1A;
 8a6:	4a b5       	in	r20, 0x2a	; 42
 8a8:	5b b5       	in	r21, 0x2b	; 43
   
    // Eine halbe Bitzeit zu ICR1 addieren (modulo OCR1A) und nach OCR1B
    uint16_t ocr1b = icr1 + ocr1a/2;
 8aa:	9a 01       	movw	r18, r20
 8ac:	36 95       	lsr	r19
 8ae:	27 95       	ror	r18
 8b0:	28 0f       	add	r18, r24
 8b2:	39 1f       	adc	r19, r25
    if (ocr1b >= ocr1a)
 8b4:	24 17       	cp	r18, r20
 8b6:	35 07       	cpc	r19, r21
 8b8:	10 f0       	brcs	.+4      	; 0x8be <__vector_5+0x32>
        ocr1b -= ocr1a;
 8ba:	24 1b       	sub	r18, r20
 8bc:	35 0b       	sbc	r19, r21
    OCR1B = ocr1b;
 8be:	39 bd       	out	0x29, r19	; 41
 8c0:	28 bd       	out	0x28, r18	; 40
   
    TIFR = (1 << OCF1B);
 8c2:	88 e0       	ldi	r24, 0x08	; 8
 8c4:	88 bf       	out	0x38, r24	; 56
    TIMSK = (TIMSK & ~(1 << TICIE1)) | (1 << OCIE1B);
 8c6:	89 b7       	in	r24, 0x39	; 57
 8c8:	87 7d       	andi	r24, 0xD7	; 215
 8ca:	88 60       	ori	r24, 0x08	; 8
 8cc:	89 bf       	out	0x39, r24	; 57
    inframe = 0;
 8ce:	10 92 1f 01 	sts	0x011F, r1
 8d2:	10 92 1e 01 	sts	0x011E, r1
    inbits = 0;
 8d6:	10 92 20 01 	sts	0x0120, r1
}
 8da:	9f 91       	pop	r25
 8dc:	8f 91       	pop	r24
 8de:	5f 91       	pop	r21
 8e0:	4f 91       	pop	r20
 8e2:	3f 91       	pop	r19
 8e4:	2f 91       	pop	r18
 8e6:	0f 90       	pop	r0
 8e8:	0f be       	out	0x3f, r0	; 63
 8ea:	0f 90       	pop	r0
 8ec:	1f 90       	pop	r1
 8ee:	18 95       	reti

000008f0 <__vector_7>:
#endif // SUART_RXD

#ifdef SUART_RXD
SIGNAL (SIG_OUTPUT_COMPARE1B)
{
 8f0:	1f 92       	push	r1
 8f2:	0f 92       	push	r0
 8f4:	0f b6       	in	r0, 0x3f	; 63
 8f6:	0f 92       	push	r0
 8f8:	11 24       	eor	r1, r1
 8fa:	2f 93       	push	r18
 8fc:	8f 93       	push	r24
 8fe:	9f 93       	push	r25
    uint16_t data = inframe >> 1;
 900:	80 91 1e 01 	lds	r24, 0x011E
 904:	90 91 1f 01 	lds	r25, 0x011F
 908:	96 95       	lsr	r25
 90a:	87 95       	ror	r24
   
    if (SUART_RXD_PIN & (1 << SUART_RXD_BIT))
 90c:	b0 99       	sbic	0x16, 0	; 22
        data |= (1 << 9);
 90e:	92 60       	ori	r25, 0x02	; 2
      
    uint8_t bits = inbits+1;
 910:	20 91 20 01 	lds	r18, 0x0120
 914:	2f 5f       	subi	r18, 0xFF	; 255
   
    if (10 == bits)
 916:	2a 30       	cpi	r18, 0x0A	; 10
 918:	a1 f4       	brne	.+40     	; 0x942 <__vector_7+0x52>
    {
        if ((data & 1) == 0)
 91a:	80 fd       	sbrc	r24, 0
 91c:	0b c0       	rjmp	.+22     	; 0x934 <__vector_7+0x44>
            if (data >= (1 << 9))
 91e:	22 e0       	ldi	r18, 0x02	; 2
 920:	80 30       	cpi	r24, 0x00	; 0
 922:	92 07       	cpc	r25, r18
 924:	38 f0       	brcs	.+14     	; 0x934 <__vector_7+0x44>
            {
#ifdef _FIFO_H_         
                _inline_fifo_put (&infifo, data >> 1);
#else            
                indata = data >> 1;
 926:	96 95       	lsr	r25
 928:	87 95       	ror	r24
 92a:	80 93 22 01 	sts	0x0122, r24
#endif // _FIFO_H_            
                received = 1;
 92e:	81 e0       	ldi	r24, 0x01	; 1
 930:	80 93 21 01 	sts	0x0121, r24
            }
      
        TIMSK = (TIMSK & ~(1 << OCIE1B)) | (1 << TICIE1);
 934:	89 b7       	in	r24, 0x39	; 57
 936:	87 7d       	andi	r24, 0xD7	; 215
 938:	80 62       	ori	r24, 0x20	; 32
 93a:	89 bf       	out	0x39, r24	; 57
        TIFR = (1 << ICF1);
 93c:	80 e2       	ldi	r24, 0x20	; 32
 93e:	88 bf       	out	0x38, r24	; 56
 940:	06 c0       	rjmp	.+12     	; 0x94e <__vector_7+0x5e>
    }
    else
    {
        inbits = bits;
 942:	20 93 20 01 	sts	0x0120, r18
        inframe = data;
 946:	90 93 1f 01 	sts	0x011F, r25
 94a:	80 93 1e 01 	sts	0x011E, r24
    }
}
 94e:	9f 91       	pop	r25
 950:	8f 91       	pop	r24
 952:	2f 91       	pop	r18
 954:	0f 90       	pop	r0
 956:	0f be       	out	0x3f, r0	; 63
 958:	0f 90       	pop	r0
 95a:	1f 90       	pop	r1
 95c:	18 95       	reti

0000095e <uartSW_getc_wait>:
}

#else // _FIFO_H_

int uartSW_getc_wait()
{
 95e:	80 91 21 01 	lds	r24, 0x0121
 962:	88 23       	and	r24, r24
 964:	e1 f3       	breq	.-8      	; 0x95e <uartSW_getc_wait>
    while (!received)   {}
    received = 0;
 966:	10 92 21 01 	sts	0x0121, r1
   
    return (int) indata;
 96a:	80 91 22 01 	lds	r24, 0x0122
}
 96e:	90 e0       	ldi	r25, 0x00	; 0
 970:	08 95       	ret

00000972 <uartSW_getc_nowait>:

int uartSW_getc_nowait()
{
 972:	80 91 21 01 	lds	r24, 0x0121
 976:	88 23       	and	r24, r24
 978:	19 f4       	brne	.+6      	; 0x980 <uartSW_getc_nowait+0xe>
 97a:	2f ef       	ldi	r18, 0xFF	; 255
 97c:	3f ef       	ldi	r19, 0xFF	; 255
 97e:	06 c0       	rjmp	.+12     	; 0x98c <uartSW_getc_nowait+0x1a>
    if (received)
    {
        received = 0;
 980:	10 92 21 01 	sts	0x0121, r1
        return (int) indata;
 984:	80 91 22 01 	lds	r24, 0x0122
 988:	28 2f       	mov	r18, r24
 98a:	30 e0       	ldi	r19, 0x00	; 0
    }
   
    return -1;
}
 98c:	c9 01       	movw	r24, r18
 98e:	08 95       	ret

00000990 <strcmp>:
 990:	fb 01       	movw	r30, r22
 992:	dc 01       	movw	r26, r24
 994:	8d 91       	ld	r24, X+
 996:	01 90       	ld	r0, Z+
 998:	80 19       	sub	r24, r0
 99a:	01 10       	cpse	r0, r1
 99c:	d9 f3       	breq	.-10     	; 0x994 <strcmp+0x4>
 99e:	99 0b       	sbc	r25, r25
 9a0:	08 95       	ret

000009a2 <strcpy>:
 9a2:	fb 01       	movw	r30, r22
 9a4:	dc 01       	movw	r26, r24
 9a6:	01 90       	ld	r0, Z+
 9a8:	0d 92       	st	X+, r0
 9aa:	00 20       	and	r0, r0
 9ac:	e1 f7       	brne	.-8      	; 0x9a6 <strcpy+0x4>
 9ae:	08 95       	ret

000009b0 <sprintf>:
 9b0:	ae e0       	ldi	r26, 0x0E	; 14
 9b2:	b0 e0       	ldi	r27, 0x00	; 0
 9b4:	ed ed       	ldi	r30, 0xDD	; 221
 9b6:	f4 e0       	ldi	r31, 0x04	; 4
 9b8:	c0 c2       	rjmp	.+1408   	; 0xf3a <__prologue_saves__+0x1c>
 9ba:	0d 89       	ldd	r16, Y+21	; 0x15
 9bc:	1e 89       	ldd	r17, Y+22	; 0x16
 9be:	86 e0       	ldi	r24, 0x06	; 6
 9c0:	8c 83       	std	Y+4, r24	; 0x04
 9c2:	1a 83       	std	Y+2, r17	; 0x02
 9c4:	09 83       	std	Y+1, r16	; 0x01
 9c6:	8f ef       	ldi	r24, 0xFF	; 255
 9c8:	9f e7       	ldi	r25, 0x7F	; 127
 9ca:	9e 83       	std	Y+6, r25	; 0x06
 9cc:	8d 83       	std	Y+5, r24	; 0x05
 9ce:	ce 01       	movw	r24, r28
 9d0:	49 96       	adiw	r24, 0x19	; 25
 9d2:	ac 01       	movw	r20, r24
 9d4:	6f 89       	ldd	r22, Y+23	; 0x17
 9d6:	78 8d       	ldd	r23, Y+24	; 0x18
 9d8:	ce 01       	movw	r24, r28
 9da:	01 96       	adiw	r24, 0x01	; 1
 9dc:	09 d0       	rcall	.+18     	; 0x9f0 <vfprintf>
 9de:	2f 81       	ldd	r18, Y+7	; 0x07
 9e0:	38 85       	ldd	r19, Y+8	; 0x08
 9e2:	02 0f       	add	r16, r18
 9e4:	13 1f       	adc	r17, r19
 9e6:	f8 01       	movw	r30, r16
 9e8:	10 82       	st	Z, r1
 9ea:	2e 96       	adiw	r28, 0x0e	; 14
 9ec:	e4 e0       	ldi	r30, 0x04	; 4
 9ee:	c1 c2       	rjmp	.+1410   	; 0xf72 <__epilogue_restores__+0x1c>

000009f0 <vfprintf>:
 9f0:	ab e0       	ldi	r26, 0x0B	; 11
 9f2:	b0 e0       	ldi	r27, 0x00	; 0
 9f4:	ed ef       	ldi	r30, 0xFD	; 253
 9f6:	f4 e0       	ldi	r31, 0x04	; 4
 9f8:	92 c2       	rjmp	.+1316   	; 0xf1e <__prologue_saves__>
 9fa:	3c 01       	movw	r6, r24
 9fc:	2b 01       	movw	r4, r22
 9fe:	5a 01       	movw	r10, r20
 a00:	fc 01       	movw	r30, r24
 a02:	17 82       	std	Z+7, r1	; 0x07
 a04:	16 82       	std	Z+6, r1	; 0x06
 a06:	83 81       	ldd	r24, Z+3	; 0x03
 a08:	81 fd       	sbrc	r24, 1
 a0a:	03 c0       	rjmp	.+6      	; 0xa12 <vfprintf+0x22>
 a0c:	6f ef       	ldi	r22, 0xFF	; 255
 a0e:	7f ef       	ldi	r23, 0xFF	; 255
 a10:	bb c1       	rjmp	.+886    	; 0xd88 <vfprintf+0x398>
 a12:	9a e0       	ldi	r25, 0x0A	; 10
 a14:	89 2e       	mov	r8, r25
 a16:	1e 01       	movw	r2, r28
 a18:	08 94       	sec
 a1a:	21 1c       	adc	r2, r1
 a1c:	31 1c       	adc	r3, r1
 a1e:	f3 01       	movw	r30, r6
 a20:	23 81       	ldd	r18, Z+3	; 0x03
 a22:	f2 01       	movw	r30, r4
 a24:	23 fd       	sbrc	r18, 3
 a26:	85 91       	lpm	r24, Z+
 a28:	23 ff       	sbrs	r18, 3
 a2a:	81 91       	ld	r24, Z+
 a2c:	2f 01       	movw	r4, r30
 a2e:	88 23       	and	r24, r24
 a30:	09 f4       	brne	.+2      	; 0xa34 <vfprintf+0x44>
 a32:	a7 c1       	rjmp	.+846    	; 0xd82 <vfprintf+0x392>
 a34:	85 32       	cpi	r24, 0x25	; 37
 a36:	39 f4       	brne	.+14     	; 0xa46 <vfprintf+0x56>
 a38:	23 fd       	sbrc	r18, 3
 a3a:	85 91       	lpm	r24, Z+
 a3c:	23 ff       	sbrs	r18, 3
 a3e:	81 91       	ld	r24, Z+
 a40:	2f 01       	movw	r4, r30
 a42:	85 32       	cpi	r24, 0x25	; 37
 a44:	21 f4       	brne	.+8      	; 0xa4e <vfprintf+0x5e>
 a46:	b3 01       	movw	r22, r6
 a48:	90 e0       	ldi	r25, 0x00	; 0
 a4a:	b8 d1       	rcall	.+880    	; 0xdbc <fputc>
 a4c:	e8 cf       	rjmp	.-48     	; 0xa1e <vfprintf+0x2e>
 a4e:	98 2f       	mov	r25, r24
 a50:	dd 24       	eor	r13, r13
 a52:	cc 24       	eor	r12, r12
 a54:	99 24       	eor	r9, r9
 a56:	ff e1       	ldi	r31, 0x1F	; 31
 a58:	fd 15       	cp	r31, r13
 a5a:	d0 f0       	brcs	.+52     	; 0xa90 <vfprintf+0xa0>
 a5c:	9b 32       	cpi	r25, 0x2B	; 43
 a5e:	69 f0       	breq	.+26     	; 0xa7a <vfprintf+0x8a>
 a60:	9c 32       	cpi	r25, 0x2C	; 44
 a62:	28 f4       	brcc	.+10     	; 0xa6e <vfprintf+0x7e>
 a64:	90 32       	cpi	r25, 0x20	; 32
 a66:	59 f0       	breq	.+22     	; 0xa7e <vfprintf+0x8e>
 a68:	93 32       	cpi	r25, 0x23	; 35
 a6a:	91 f4       	brne	.+36     	; 0xa90 <vfprintf+0xa0>
 a6c:	0e c0       	rjmp	.+28     	; 0xa8a <vfprintf+0x9a>
 a6e:	9d 32       	cpi	r25, 0x2D	; 45
 a70:	49 f0       	breq	.+18     	; 0xa84 <vfprintf+0x94>
 a72:	90 33       	cpi	r25, 0x30	; 48
 a74:	69 f4       	brne	.+26     	; 0xa90 <vfprintf+0xa0>
 a76:	41 e0       	ldi	r20, 0x01	; 1
 a78:	24 c0       	rjmp	.+72     	; 0xac2 <vfprintf+0xd2>
 a7a:	52 e0       	ldi	r21, 0x02	; 2
 a7c:	d5 2a       	or	r13, r21
 a7e:	84 e0       	ldi	r24, 0x04	; 4
 a80:	d8 2a       	or	r13, r24
 a82:	28 c0       	rjmp	.+80     	; 0xad4 <vfprintf+0xe4>
 a84:	98 e0       	ldi	r25, 0x08	; 8
 a86:	d9 2a       	or	r13, r25
 a88:	25 c0       	rjmp	.+74     	; 0xad4 <vfprintf+0xe4>
 a8a:	e0 e1       	ldi	r30, 0x10	; 16
 a8c:	de 2a       	or	r13, r30
 a8e:	22 c0       	rjmp	.+68     	; 0xad4 <vfprintf+0xe4>
 a90:	d7 fc       	sbrc	r13, 7
 a92:	29 c0       	rjmp	.+82     	; 0xae6 <vfprintf+0xf6>
 a94:	89 2f       	mov	r24, r25
 a96:	80 53       	subi	r24, 0x30	; 48
 a98:	8a 30       	cpi	r24, 0x0A	; 10
 a9a:	70 f4       	brcc	.+28     	; 0xab8 <vfprintf+0xc8>
 a9c:	d6 fe       	sbrs	r13, 6
 a9e:	05 c0       	rjmp	.+10     	; 0xaaa <vfprintf+0xba>
 aa0:	98 9c       	mul	r9, r8
 aa2:	90 2c       	mov	r9, r0
 aa4:	11 24       	eor	r1, r1
 aa6:	98 0e       	add	r9, r24
 aa8:	15 c0       	rjmp	.+42     	; 0xad4 <vfprintf+0xe4>
 aaa:	c8 9c       	mul	r12, r8
 aac:	c0 2c       	mov	r12, r0
 aae:	11 24       	eor	r1, r1
 ab0:	c8 0e       	add	r12, r24
 ab2:	f0 e2       	ldi	r31, 0x20	; 32
 ab4:	df 2a       	or	r13, r31
 ab6:	0e c0       	rjmp	.+28     	; 0xad4 <vfprintf+0xe4>
 ab8:	9e 32       	cpi	r25, 0x2E	; 46
 aba:	29 f4       	brne	.+10     	; 0xac6 <vfprintf+0xd6>
 abc:	d6 fc       	sbrc	r13, 6
 abe:	61 c1       	rjmp	.+706    	; 0xd82 <vfprintf+0x392>
 ac0:	40 e4       	ldi	r20, 0x40	; 64
 ac2:	d4 2a       	or	r13, r20
 ac4:	07 c0       	rjmp	.+14     	; 0xad4 <vfprintf+0xe4>
 ac6:	9c 36       	cpi	r25, 0x6C	; 108
 ac8:	19 f4       	brne	.+6      	; 0xad0 <vfprintf+0xe0>
 aca:	50 e8       	ldi	r21, 0x80	; 128
 acc:	d5 2a       	or	r13, r21
 ace:	02 c0       	rjmp	.+4      	; 0xad4 <vfprintf+0xe4>
 ad0:	98 36       	cpi	r25, 0x68	; 104
 ad2:	49 f4       	brne	.+18     	; 0xae6 <vfprintf+0xf6>
 ad4:	f2 01       	movw	r30, r4
 ad6:	23 fd       	sbrc	r18, 3
 ad8:	95 91       	lpm	r25, Z+
 ada:	23 ff       	sbrs	r18, 3
 adc:	91 91       	ld	r25, Z+
 ade:	2f 01       	movw	r4, r30
 ae0:	99 23       	and	r25, r25
 ae2:	09 f0       	breq	.+2      	; 0xae6 <vfprintf+0xf6>
 ae4:	b8 cf       	rjmp	.-144    	; 0xa56 <vfprintf+0x66>
 ae6:	89 2f       	mov	r24, r25
 ae8:	85 54       	subi	r24, 0x45	; 69
 aea:	83 30       	cpi	r24, 0x03	; 3
 aec:	18 f0       	brcs	.+6      	; 0xaf4 <vfprintf+0x104>
 aee:	80 52       	subi	r24, 0x20	; 32
 af0:	83 30       	cpi	r24, 0x03	; 3
 af2:	38 f4       	brcc	.+14     	; 0xb02 <vfprintf+0x112>
 af4:	44 e0       	ldi	r20, 0x04	; 4
 af6:	50 e0       	ldi	r21, 0x00	; 0
 af8:	a4 0e       	add	r10, r20
 afa:	b5 1e       	adc	r11, r21
 afc:	5f e3       	ldi	r21, 0x3F	; 63
 afe:	59 83       	std	Y+1, r21	; 0x01
 b00:	0f c0       	rjmp	.+30     	; 0xb20 <vfprintf+0x130>
 b02:	93 36       	cpi	r25, 0x63	; 99
 b04:	31 f0       	breq	.+12     	; 0xb12 <vfprintf+0x122>
 b06:	93 37       	cpi	r25, 0x73	; 115
 b08:	79 f0       	breq	.+30     	; 0xb28 <vfprintf+0x138>
 b0a:	93 35       	cpi	r25, 0x53	; 83
 b0c:	09 f0       	breq	.+2      	; 0xb10 <vfprintf+0x120>
 b0e:	52 c0       	rjmp	.+164    	; 0xbb4 <vfprintf+0x1c4>
 b10:	1f c0       	rjmp	.+62     	; 0xb50 <vfprintf+0x160>
 b12:	f5 01       	movw	r30, r10
 b14:	80 81       	ld	r24, Z
 b16:	89 83       	std	Y+1, r24	; 0x01
 b18:	42 e0       	ldi	r20, 0x02	; 2
 b1a:	50 e0       	ldi	r21, 0x00	; 0
 b1c:	a4 0e       	add	r10, r20
 b1e:	b5 1e       	adc	r11, r21
 b20:	71 01       	movw	r14, r2
 b22:	01 e0       	ldi	r16, 0x01	; 1
 b24:	10 e0       	ldi	r17, 0x00	; 0
 b26:	11 c0       	rjmp	.+34     	; 0xb4a <vfprintf+0x15a>
 b28:	f5 01       	movw	r30, r10
 b2a:	e0 80       	ld	r14, Z
 b2c:	f1 80       	ldd	r15, Z+1	; 0x01
 b2e:	d6 fc       	sbrc	r13, 6
 b30:	03 c0       	rjmp	.+6      	; 0xb38 <vfprintf+0x148>
 b32:	6f ef       	ldi	r22, 0xFF	; 255
 b34:	7f ef       	ldi	r23, 0xFF	; 255
 b36:	02 c0       	rjmp	.+4      	; 0xb3c <vfprintf+0x14c>
 b38:	69 2d       	mov	r22, r9
 b3a:	70 e0       	ldi	r23, 0x00	; 0
 b3c:	42 e0       	ldi	r20, 0x02	; 2
 b3e:	50 e0       	ldi	r21, 0x00	; 0
 b40:	a4 0e       	add	r10, r20
 b42:	b5 1e       	adc	r11, r21
 b44:	c7 01       	movw	r24, r14
 b46:	2f d1       	rcall	.+606    	; 0xda6 <strnlen>
 b48:	8c 01       	movw	r16, r24
 b4a:	5f e7       	ldi	r21, 0x7F	; 127
 b4c:	d5 22       	and	r13, r21
 b4e:	13 c0       	rjmp	.+38     	; 0xb76 <vfprintf+0x186>
 b50:	f5 01       	movw	r30, r10
 b52:	e0 80       	ld	r14, Z
 b54:	f1 80       	ldd	r15, Z+1	; 0x01
 b56:	d6 fc       	sbrc	r13, 6
 b58:	03 c0       	rjmp	.+6      	; 0xb60 <vfprintf+0x170>
 b5a:	6f ef       	ldi	r22, 0xFF	; 255
 b5c:	7f ef       	ldi	r23, 0xFF	; 255
 b5e:	02 c0       	rjmp	.+4      	; 0xb64 <vfprintf+0x174>
 b60:	69 2d       	mov	r22, r9
 b62:	70 e0       	ldi	r23, 0x00	; 0
 b64:	42 e0       	ldi	r20, 0x02	; 2
 b66:	50 e0       	ldi	r21, 0x00	; 0
 b68:	a4 0e       	add	r10, r20
 b6a:	b5 1e       	adc	r11, r21
 b6c:	c7 01       	movw	r24, r14
 b6e:	10 d1       	rcall	.+544    	; 0xd90 <strnlen_P>
 b70:	8c 01       	movw	r16, r24
 b72:	50 e8       	ldi	r21, 0x80	; 128
 b74:	d5 2a       	or	r13, r21
 b76:	d3 fe       	sbrs	r13, 3
 b78:	06 c0       	rjmp	.+12     	; 0xb86 <vfprintf+0x196>
 b7a:	18 c0       	rjmp	.+48     	; 0xbac <vfprintf+0x1bc>
 b7c:	b3 01       	movw	r22, r6
 b7e:	80 e2       	ldi	r24, 0x20	; 32
 b80:	90 e0       	ldi	r25, 0x00	; 0
 b82:	1c d1       	rcall	.+568    	; 0xdbc <fputc>
 b84:	ca 94       	dec	r12
 b86:	8c 2d       	mov	r24, r12
 b88:	90 e0       	ldi	r25, 0x00	; 0
 b8a:	08 17       	cp	r16, r24
 b8c:	19 07       	cpc	r17, r25
 b8e:	b0 f3       	brcs	.-20     	; 0xb7c <vfprintf+0x18c>
 b90:	0d c0       	rjmp	.+26     	; 0xbac <vfprintf+0x1bc>
 b92:	f7 01       	movw	r30, r14
 b94:	d7 fc       	sbrc	r13, 7
 b96:	85 91       	lpm	r24, Z+
 b98:	d7 fe       	sbrs	r13, 7
 b9a:	81 91       	ld	r24, Z+
 b9c:	7f 01       	movw	r14, r30
 b9e:	b3 01       	movw	r22, r6
 ba0:	90 e0       	ldi	r25, 0x00	; 0
 ba2:	0c d1       	rcall	.+536    	; 0xdbc <fputc>
 ba4:	c1 10       	cpse	r12, r1
 ba6:	ca 94       	dec	r12
 ba8:	01 50       	subi	r16, 0x01	; 1
 baa:	10 40       	sbci	r17, 0x00	; 0
 bac:	01 15       	cp	r16, r1
 bae:	11 05       	cpc	r17, r1
 bb0:	81 f7       	brne	.-32     	; 0xb92 <vfprintf+0x1a2>
 bb2:	e4 c0       	rjmp	.+456    	; 0xd7c <vfprintf+0x38c>
 bb4:	94 36       	cpi	r25, 0x64	; 100
 bb6:	11 f0       	breq	.+4      	; 0xbbc <vfprintf+0x1cc>
 bb8:	99 36       	cpi	r25, 0x69	; 105
 bba:	69 f5       	brne	.+90     	; 0xc16 <vfprintf+0x226>
 bbc:	d7 fe       	sbrs	r13, 7
 bbe:	08 c0       	rjmp	.+16     	; 0xbd0 <vfprintf+0x1e0>
 bc0:	f5 01       	movw	r30, r10
 bc2:	e0 80       	ld	r14, Z
 bc4:	f1 80       	ldd	r15, Z+1	; 0x01
 bc6:	02 81       	ldd	r16, Z+2	; 0x02
 bc8:	13 81       	ldd	r17, Z+3	; 0x03
 bca:	44 e0       	ldi	r20, 0x04	; 4
 bcc:	50 e0       	ldi	r21, 0x00	; 0
 bce:	0a c0       	rjmp	.+20     	; 0xbe4 <vfprintf+0x1f4>
 bd0:	f5 01       	movw	r30, r10
 bd2:	80 81       	ld	r24, Z
 bd4:	91 81       	ldd	r25, Z+1	; 0x01
 bd6:	7c 01       	movw	r14, r24
 bd8:	00 27       	eor	r16, r16
 bda:	f7 fc       	sbrc	r15, 7
 bdc:	00 95       	com	r16
 bde:	10 2f       	mov	r17, r16
 be0:	42 e0       	ldi	r20, 0x02	; 2
 be2:	50 e0       	ldi	r21, 0x00	; 0
 be4:	a4 0e       	add	r10, r20
 be6:	b5 1e       	adc	r11, r21
 be8:	5f e6       	ldi	r21, 0x6F	; 111
 bea:	d5 22       	and	r13, r21
 bec:	17 ff       	sbrs	r17, 7
 bee:	0a c0       	rjmp	.+20     	; 0xc04 <vfprintf+0x214>
 bf0:	10 95       	com	r17
 bf2:	00 95       	com	r16
 bf4:	f0 94       	com	r15
 bf6:	e0 94       	com	r14
 bf8:	e1 1c       	adc	r14, r1
 bfa:	f1 1c       	adc	r15, r1
 bfc:	01 1d       	adc	r16, r1
 bfe:	11 1d       	adc	r17, r1
 c00:	80 e8       	ldi	r24, 0x80	; 128
 c02:	d8 2a       	or	r13, r24
 c04:	2a e0       	ldi	r18, 0x0A	; 10
 c06:	30 e0       	ldi	r19, 0x00	; 0
 c08:	a1 01       	movw	r20, r2
 c0a:	c8 01       	movw	r24, r16
 c0c:	b7 01       	movw	r22, r14
 c0e:	02 d1       	rcall	.+516    	; 0xe14 <__ultoa_invert>
 c10:	f8 2e       	mov	r15, r24
 c12:	f2 18       	sub	r15, r2
 c14:	3f c0       	rjmp	.+126    	; 0xc94 <vfprintf+0x2a4>
 c16:	95 37       	cpi	r25, 0x75	; 117
 c18:	29 f4       	brne	.+10     	; 0xc24 <vfprintf+0x234>
 c1a:	1d 2d       	mov	r17, r13
 c1c:	1f 7e       	andi	r17, 0xEF	; 239
 c1e:	2a e0       	ldi	r18, 0x0A	; 10
 c20:	30 e0       	ldi	r19, 0x00	; 0
 c22:	1d c0       	rjmp	.+58     	; 0xc5e <vfprintf+0x26e>
 c24:	1d 2d       	mov	r17, r13
 c26:	19 7f       	andi	r17, 0xF9	; 249
 c28:	9f 36       	cpi	r25, 0x6F	; 111
 c2a:	61 f0       	breq	.+24     	; 0xc44 <vfprintf+0x254>
 c2c:	90 37       	cpi	r25, 0x70	; 112
 c2e:	20 f4       	brcc	.+8      	; 0xc38 <vfprintf+0x248>
 c30:	98 35       	cpi	r25, 0x58	; 88
 c32:	09 f0       	breq	.+2      	; 0xc36 <vfprintf+0x246>
 c34:	a6 c0       	rjmp	.+332    	; 0xd82 <vfprintf+0x392>
 c36:	0f c0       	rjmp	.+30     	; 0xc56 <vfprintf+0x266>
 c38:	90 37       	cpi	r25, 0x70	; 112
 c3a:	39 f0       	breq	.+14     	; 0xc4a <vfprintf+0x25a>
 c3c:	98 37       	cpi	r25, 0x78	; 120
 c3e:	09 f0       	breq	.+2      	; 0xc42 <vfprintf+0x252>
 c40:	a0 c0       	rjmp	.+320    	; 0xd82 <vfprintf+0x392>
 c42:	04 c0       	rjmp	.+8      	; 0xc4c <vfprintf+0x25c>
 c44:	28 e0       	ldi	r18, 0x08	; 8
 c46:	30 e0       	ldi	r19, 0x00	; 0
 c48:	0a c0       	rjmp	.+20     	; 0xc5e <vfprintf+0x26e>
 c4a:	10 61       	ori	r17, 0x10	; 16
 c4c:	14 fd       	sbrc	r17, 4
 c4e:	14 60       	ori	r17, 0x04	; 4
 c50:	20 e1       	ldi	r18, 0x10	; 16
 c52:	30 e0       	ldi	r19, 0x00	; 0
 c54:	04 c0       	rjmp	.+8      	; 0xc5e <vfprintf+0x26e>
 c56:	14 fd       	sbrc	r17, 4
 c58:	16 60       	ori	r17, 0x06	; 6
 c5a:	20 e1       	ldi	r18, 0x10	; 16
 c5c:	32 e0       	ldi	r19, 0x02	; 2
 c5e:	17 ff       	sbrs	r17, 7
 c60:	08 c0       	rjmp	.+16     	; 0xc72 <vfprintf+0x282>
 c62:	f5 01       	movw	r30, r10
 c64:	60 81       	ld	r22, Z
 c66:	71 81       	ldd	r23, Z+1	; 0x01
 c68:	82 81       	ldd	r24, Z+2	; 0x02
 c6a:	93 81       	ldd	r25, Z+3	; 0x03
 c6c:	44 e0       	ldi	r20, 0x04	; 4
 c6e:	50 e0       	ldi	r21, 0x00	; 0
 c70:	08 c0       	rjmp	.+16     	; 0xc82 <vfprintf+0x292>
 c72:	f5 01       	movw	r30, r10
 c74:	80 81       	ld	r24, Z
 c76:	91 81       	ldd	r25, Z+1	; 0x01
 c78:	bc 01       	movw	r22, r24
 c7a:	80 e0       	ldi	r24, 0x00	; 0
 c7c:	90 e0       	ldi	r25, 0x00	; 0
 c7e:	42 e0       	ldi	r20, 0x02	; 2
 c80:	50 e0       	ldi	r21, 0x00	; 0
 c82:	a4 0e       	add	r10, r20
 c84:	b5 1e       	adc	r11, r21
 c86:	a1 01       	movw	r20, r2
 c88:	c5 d0       	rcall	.+394    	; 0xe14 <__ultoa_invert>
 c8a:	f8 2e       	mov	r15, r24
 c8c:	f2 18       	sub	r15, r2
 c8e:	8f e7       	ldi	r24, 0x7F	; 127
 c90:	d8 2e       	mov	r13, r24
 c92:	d1 22       	and	r13, r17
 c94:	d6 fe       	sbrs	r13, 6
 c96:	0b c0       	rjmp	.+22     	; 0xcae <vfprintf+0x2be>
 c98:	5e ef       	ldi	r21, 0xFE	; 254
 c9a:	d5 22       	and	r13, r21
 c9c:	f9 14       	cp	r15, r9
 c9e:	38 f4       	brcc	.+14     	; 0xcae <vfprintf+0x2be>
 ca0:	d4 fe       	sbrs	r13, 4
 ca2:	07 c0       	rjmp	.+14     	; 0xcb2 <vfprintf+0x2c2>
 ca4:	d2 fc       	sbrc	r13, 2
 ca6:	05 c0       	rjmp	.+10     	; 0xcb2 <vfprintf+0x2c2>
 ca8:	8f ee       	ldi	r24, 0xEF	; 239
 caa:	d8 22       	and	r13, r24
 cac:	02 c0       	rjmp	.+4      	; 0xcb2 <vfprintf+0x2c2>
 cae:	1f 2d       	mov	r17, r15
 cb0:	01 c0       	rjmp	.+2      	; 0xcb4 <vfprintf+0x2c4>
 cb2:	19 2d       	mov	r17, r9
 cb4:	d4 fe       	sbrs	r13, 4
 cb6:	0d c0       	rjmp	.+26     	; 0xcd2 <vfprintf+0x2e2>
 cb8:	fe 01       	movw	r30, r28
 cba:	ef 0d       	add	r30, r15
 cbc:	f1 1d       	adc	r31, r1
 cbe:	80 81       	ld	r24, Z
 cc0:	80 33       	cpi	r24, 0x30	; 48
 cc2:	19 f4       	brne	.+6      	; 0xcca <vfprintf+0x2da>
 cc4:	99 ee       	ldi	r25, 0xE9	; 233
 cc6:	d9 22       	and	r13, r25
 cc8:	08 c0       	rjmp	.+16     	; 0xcda <vfprintf+0x2ea>
 cca:	1f 5f       	subi	r17, 0xFF	; 255
 ccc:	d2 fe       	sbrs	r13, 2
 cce:	05 c0       	rjmp	.+10     	; 0xcda <vfprintf+0x2ea>
 cd0:	03 c0       	rjmp	.+6      	; 0xcd8 <vfprintf+0x2e8>
 cd2:	8d 2d       	mov	r24, r13
 cd4:	86 78       	andi	r24, 0x86	; 134
 cd6:	09 f0       	breq	.+2      	; 0xcda <vfprintf+0x2ea>
 cd8:	1f 5f       	subi	r17, 0xFF	; 255
 cda:	0d 2d       	mov	r16, r13
 cdc:	d3 fc       	sbrc	r13, 3
 cde:	13 c0       	rjmp	.+38     	; 0xd06 <vfprintf+0x316>
 ce0:	d0 fe       	sbrs	r13, 0
 ce2:	0e c0       	rjmp	.+28     	; 0xd00 <vfprintf+0x310>
 ce4:	1c 15       	cp	r17, r12
 ce6:	10 f0       	brcs	.+4      	; 0xcec <vfprintf+0x2fc>
 ce8:	9f 2c       	mov	r9, r15
 cea:	0a c0       	rjmp	.+20     	; 0xd00 <vfprintf+0x310>
 cec:	9f 2c       	mov	r9, r15
 cee:	9c 0c       	add	r9, r12
 cf0:	91 1a       	sub	r9, r17
 cf2:	1c 2d       	mov	r17, r12
 cf4:	05 c0       	rjmp	.+10     	; 0xd00 <vfprintf+0x310>
 cf6:	b3 01       	movw	r22, r6
 cf8:	80 e2       	ldi	r24, 0x20	; 32
 cfa:	90 e0       	ldi	r25, 0x00	; 0
 cfc:	5f d0       	rcall	.+190    	; 0xdbc <fputc>
 cfe:	1f 5f       	subi	r17, 0xFF	; 255
 d00:	1c 15       	cp	r17, r12
 d02:	c8 f3       	brcs	.-14     	; 0xcf6 <vfprintf+0x306>
 d04:	04 c0       	rjmp	.+8      	; 0xd0e <vfprintf+0x31e>
 d06:	1c 15       	cp	r17, r12
 d08:	10 f4       	brcc	.+4      	; 0xd0e <vfprintf+0x31e>
 d0a:	c1 1a       	sub	r12, r17
 d0c:	01 c0       	rjmp	.+2      	; 0xd10 <vfprintf+0x320>
 d0e:	cc 24       	eor	r12, r12
 d10:	04 ff       	sbrs	r16, 4
 d12:	0f c0       	rjmp	.+30     	; 0xd32 <vfprintf+0x342>
 d14:	b3 01       	movw	r22, r6
 d16:	80 e3       	ldi	r24, 0x30	; 48
 d18:	90 e0       	ldi	r25, 0x00	; 0
 d1a:	50 d0       	rcall	.+160    	; 0xdbc <fputc>
 d1c:	02 ff       	sbrs	r16, 2
 d1e:	1c c0       	rjmp	.+56     	; 0xd58 <vfprintf+0x368>
 d20:	01 fd       	sbrc	r16, 1
 d22:	03 c0       	rjmp	.+6      	; 0xd2a <vfprintf+0x33a>
 d24:	88 e7       	ldi	r24, 0x78	; 120
 d26:	90 e0       	ldi	r25, 0x00	; 0
 d28:	02 c0       	rjmp	.+4      	; 0xd2e <vfprintf+0x33e>
 d2a:	88 e5       	ldi	r24, 0x58	; 88
 d2c:	90 e0       	ldi	r25, 0x00	; 0
 d2e:	b3 01       	movw	r22, r6
 d30:	0c c0       	rjmp	.+24     	; 0xd4a <vfprintf+0x35a>
 d32:	80 2f       	mov	r24, r16
 d34:	86 78       	andi	r24, 0x86	; 134
 d36:	81 f0       	breq	.+32     	; 0xd58 <vfprintf+0x368>
 d38:	01 ff       	sbrs	r16, 1
 d3a:	02 c0       	rjmp	.+4      	; 0xd40 <vfprintf+0x350>
 d3c:	8b e2       	ldi	r24, 0x2B	; 43
 d3e:	01 c0       	rjmp	.+2      	; 0xd42 <vfprintf+0x352>
 d40:	80 e2       	ldi	r24, 0x20	; 32
 d42:	d7 fc       	sbrc	r13, 7
 d44:	8d e2       	ldi	r24, 0x2D	; 45
 d46:	b3 01       	movw	r22, r6
 d48:	90 e0       	ldi	r25, 0x00	; 0
 d4a:	38 d0       	rcall	.+112    	; 0xdbc <fputc>
 d4c:	05 c0       	rjmp	.+10     	; 0xd58 <vfprintf+0x368>
 d4e:	b3 01       	movw	r22, r6
 d50:	80 e3       	ldi	r24, 0x30	; 48
 d52:	90 e0       	ldi	r25, 0x00	; 0
 d54:	33 d0       	rcall	.+102    	; 0xdbc <fputc>
 d56:	9a 94       	dec	r9
 d58:	f9 14       	cp	r15, r9
 d5a:	c8 f3       	brcs	.-14     	; 0xd4e <vfprintf+0x35e>
 d5c:	fa 94       	dec	r15
 d5e:	f1 01       	movw	r30, r2
 d60:	ef 0d       	add	r30, r15
 d62:	f1 1d       	adc	r31, r1
 d64:	b3 01       	movw	r22, r6
 d66:	80 81       	ld	r24, Z
 d68:	90 e0       	ldi	r25, 0x00	; 0
 d6a:	28 d0       	rcall	.+80     	; 0xdbc <fputc>
 d6c:	ff 20       	and	r15, r15
 d6e:	b1 f7       	brne	.-20     	; 0xd5c <vfprintf+0x36c>
 d70:	05 c0       	rjmp	.+10     	; 0xd7c <vfprintf+0x38c>
 d72:	b3 01       	movw	r22, r6
 d74:	80 e2       	ldi	r24, 0x20	; 32
 d76:	90 e0       	ldi	r25, 0x00	; 0
 d78:	21 d0       	rcall	.+66     	; 0xdbc <fputc>
 d7a:	ca 94       	dec	r12
 d7c:	cc 20       	and	r12, r12
 d7e:	c9 f7       	brne	.-14     	; 0xd72 <vfprintf+0x382>
 d80:	4e ce       	rjmp	.-868    	; 0xa1e <vfprintf+0x2e>
 d82:	f3 01       	movw	r30, r6
 d84:	66 81       	ldd	r22, Z+6	; 0x06
 d86:	77 81       	ldd	r23, Z+7	; 0x07
 d88:	cb 01       	movw	r24, r22
 d8a:	2b 96       	adiw	r28, 0x0b	; 11
 d8c:	e2 e1       	ldi	r30, 0x12	; 18
 d8e:	e3 c0       	rjmp	.+454    	; 0xf56 <__epilogue_restores__>

00000d90 <strnlen_P>:
 d90:	fc 01       	movw	r30, r24
 d92:	05 90       	lpm	r0, Z+
 d94:	61 50       	subi	r22, 0x01	; 1
 d96:	70 40       	sbci	r23, 0x00	; 0
 d98:	01 10       	cpse	r0, r1
 d9a:	d8 f7       	brcc	.-10     	; 0xd92 <strnlen_P+0x2>
 d9c:	80 95       	com	r24
 d9e:	90 95       	com	r25
 da0:	8e 0f       	add	r24, r30
 da2:	9f 1f       	adc	r25, r31
 da4:	08 95       	ret

00000da6 <strnlen>:
 da6:	fc 01       	movw	r30, r24
 da8:	61 50       	subi	r22, 0x01	; 1
 daa:	70 40       	sbci	r23, 0x00	; 0
 dac:	01 90       	ld	r0, Z+
 dae:	01 10       	cpse	r0, r1
 db0:	d8 f7       	brcc	.-10     	; 0xda8 <strnlen+0x2>
 db2:	80 95       	com	r24
 db4:	90 95       	com	r25
 db6:	8e 0f       	add	r24, r30
 db8:	9f 1f       	adc	r25, r31
 dba:	08 95       	ret

00000dbc <fputc>:
 dbc:	0f 93       	push	r16
 dbe:	1f 93       	push	r17
 dc0:	cf 93       	push	r28
 dc2:	df 93       	push	r29
 dc4:	8c 01       	movw	r16, r24
 dc6:	eb 01       	movw	r28, r22
 dc8:	8b 81       	ldd	r24, Y+3	; 0x03
 dca:	81 ff       	sbrs	r24, 1
 dcc:	1b c0       	rjmp	.+54     	; 0xe04 <fputc+0x48>
 dce:	82 ff       	sbrs	r24, 2
 dd0:	0d c0       	rjmp	.+26     	; 0xdec <fputc+0x30>
 dd2:	2e 81       	ldd	r18, Y+6	; 0x06
 dd4:	3f 81       	ldd	r19, Y+7	; 0x07
 dd6:	8c 81       	ldd	r24, Y+4	; 0x04
 dd8:	9d 81       	ldd	r25, Y+5	; 0x05
 dda:	28 17       	cp	r18, r24
 ddc:	39 07       	cpc	r19, r25
 dde:	64 f4       	brge	.+24     	; 0xdf8 <fputc+0x3c>
 de0:	e8 81       	ld	r30, Y
 de2:	f9 81       	ldd	r31, Y+1	; 0x01
 de4:	01 93       	st	Z+, r16
 de6:	f9 83       	std	Y+1, r31	; 0x01
 de8:	e8 83       	st	Y, r30
 dea:	06 c0       	rjmp	.+12     	; 0xdf8 <fputc+0x3c>
 dec:	e8 85       	ldd	r30, Y+8	; 0x08
 dee:	f9 85       	ldd	r31, Y+9	; 0x09
 df0:	80 2f       	mov	r24, r16
 df2:	09 95       	icall
 df4:	89 2b       	or	r24, r25
 df6:	31 f4       	brne	.+12     	; 0xe04 <fputc+0x48>
 df8:	8e 81       	ldd	r24, Y+6	; 0x06
 dfa:	9f 81       	ldd	r25, Y+7	; 0x07
 dfc:	01 96       	adiw	r24, 0x01	; 1
 dfe:	9f 83       	std	Y+7, r25	; 0x07
 e00:	8e 83       	std	Y+6, r24	; 0x06
 e02:	02 c0       	rjmp	.+4      	; 0xe08 <fputc+0x4c>
 e04:	0f ef       	ldi	r16, 0xFF	; 255
 e06:	1f ef       	ldi	r17, 0xFF	; 255
 e08:	c8 01       	movw	r24, r16
 e0a:	df 91       	pop	r29
 e0c:	cf 91       	pop	r28
 e0e:	1f 91       	pop	r17
 e10:	0f 91       	pop	r16
 e12:	08 95       	ret

00000e14 <__ultoa_invert>:
 e14:	fa 01       	movw	r30, r20
 e16:	aa 27       	eor	r26, r26
 e18:	28 30       	cpi	r18, 0x08	; 8
 e1a:	51 f1       	breq	.+84     	; 0xe70 <__ultoa_invert+0x5c>
 e1c:	20 31       	cpi	r18, 0x10	; 16
 e1e:	81 f1       	breq	.+96     	; 0xe80 <__ultoa_invert+0x6c>
 e20:	e8 94       	clt
 e22:	6f 93       	push	r22
 e24:	6e 7f       	andi	r22, 0xFE	; 254
 e26:	6e 5f       	subi	r22, 0xFE	; 254
 e28:	7f 4f       	sbci	r23, 0xFF	; 255
 e2a:	8f 4f       	sbci	r24, 0xFF	; 255
 e2c:	9f 4f       	sbci	r25, 0xFF	; 255
 e2e:	af 4f       	sbci	r26, 0xFF	; 255
 e30:	b1 e0       	ldi	r27, 0x01	; 1
 e32:	3e d0       	rcall	.+124    	; 0xeb0 <__ultoa_invert+0x9c>
 e34:	b4 e0       	ldi	r27, 0x04	; 4
 e36:	3c d0       	rcall	.+120    	; 0xeb0 <__ultoa_invert+0x9c>
 e38:	67 0f       	add	r22, r23
 e3a:	78 1f       	adc	r23, r24
 e3c:	89 1f       	adc	r24, r25
 e3e:	9a 1f       	adc	r25, r26
 e40:	a1 1d       	adc	r26, r1
 e42:	68 0f       	add	r22, r24
 e44:	79 1f       	adc	r23, r25
 e46:	8a 1f       	adc	r24, r26
 e48:	91 1d       	adc	r25, r1
 e4a:	a1 1d       	adc	r26, r1
 e4c:	6a 0f       	add	r22, r26
 e4e:	71 1d       	adc	r23, r1
 e50:	81 1d       	adc	r24, r1
 e52:	91 1d       	adc	r25, r1
 e54:	a1 1d       	adc	r26, r1
 e56:	20 d0       	rcall	.+64     	; 0xe98 <__ultoa_invert+0x84>
 e58:	09 f4       	brne	.+2      	; 0xe5c <__ultoa_invert+0x48>
 e5a:	68 94       	set
 e5c:	3f 91       	pop	r19
 e5e:	2a e0       	ldi	r18, 0x0A	; 10
 e60:	26 9f       	mul	r18, r22
 e62:	11 24       	eor	r1, r1
 e64:	30 19       	sub	r19, r0
 e66:	30 5d       	subi	r19, 0xD0	; 208
 e68:	31 93       	st	Z+, r19
 e6a:	de f6       	brtc	.-74     	; 0xe22 <__ultoa_invert+0xe>
 e6c:	cf 01       	movw	r24, r30
 e6e:	08 95       	ret
 e70:	46 2f       	mov	r20, r22
 e72:	47 70       	andi	r20, 0x07	; 7
 e74:	40 5d       	subi	r20, 0xD0	; 208
 e76:	41 93       	st	Z+, r20
 e78:	b3 e0       	ldi	r27, 0x03	; 3
 e7a:	0f d0       	rcall	.+30     	; 0xe9a <__ultoa_invert+0x86>
 e7c:	c9 f7       	brne	.-14     	; 0xe70 <__ultoa_invert+0x5c>
 e7e:	f6 cf       	rjmp	.-20     	; 0xe6c <__ultoa_invert+0x58>
 e80:	46 2f       	mov	r20, r22
 e82:	4f 70       	andi	r20, 0x0F	; 15
 e84:	40 5d       	subi	r20, 0xD0	; 208
 e86:	4a 33       	cpi	r20, 0x3A	; 58
 e88:	18 f0       	brcs	.+6      	; 0xe90 <__ultoa_invert+0x7c>
 e8a:	49 5d       	subi	r20, 0xD9	; 217
 e8c:	31 fd       	sbrc	r19, 1
 e8e:	40 52       	subi	r20, 0x20	; 32
 e90:	41 93       	st	Z+, r20
 e92:	02 d0       	rcall	.+4      	; 0xe98 <__ultoa_invert+0x84>
 e94:	a9 f7       	brne	.-22     	; 0xe80 <__ultoa_invert+0x6c>
 e96:	ea cf       	rjmp	.-44     	; 0xe6c <__ultoa_invert+0x58>
 e98:	b4 e0       	ldi	r27, 0x04	; 4
 e9a:	a6 95       	lsr	r26
 e9c:	97 95       	ror	r25
 e9e:	87 95       	ror	r24
 ea0:	77 95       	ror	r23
 ea2:	67 95       	ror	r22
 ea4:	ba 95       	dec	r27
 ea6:	c9 f7       	brne	.-14     	; 0xe9a <__ultoa_invert+0x86>
 ea8:	00 97       	sbiw	r24, 0x00	; 0
 eaa:	61 05       	cpc	r22, r1
 eac:	71 05       	cpc	r23, r1
 eae:	08 95       	ret
 eb0:	9b 01       	movw	r18, r22
 eb2:	ac 01       	movw	r20, r24
 eb4:	0a 2e       	mov	r0, r26
 eb6:	06 94       	lsr	r0
 eb8:	57 95       	ror	r21
 eba:	47 95       	ror	r20
 ebc:	37 95       	ror	r19
 ebe:	27 95       	ror	r18
 ec0:	ba 95       	dec	r27
 ec2:	c9 f7       	brne	.-14     	; 0xeb6 <__ultoa_invert+0xa2>
 ec4:	62 0f       	add	r22, r18
 ec6:	73 1f       	adc	r23, r19
 ec8:	84 1f       	adc	r24, r20
 eca:	95 1f       	adc	r25, r21
 ecc:	a0 1d       	adc	r26, r0
 ece:	08 95       	ret

00000ed0 <__divmodhi4>:
 ed0:	97 fb       	bst	r25, 7
 ed2:	09 2e       	mov	r0, r25
 ed4:	07 26       	eor	r0, r23
 ed6:	0a d0       	rcall	.+20     	; 0xeec <__divmodhi4_neg1>
 ed8:	77 fd       	sbrc	r23, 7
 eda:	04 d0       	rcall	.+8      	; 0xee4 <__divmodhi4_neg2>
 edc:	0c d0       	rcall	.+24     	; 0xef6 <__udivmodhi4>
 ede:	06 d0       	rcall	.+12     	; 0xeec <__divmodhi4_neg1>
 ee0:	00 20       	and	r0, r0
 ee2:	1a f4       	brpl	.+6      	; 0xeea <__divmodhi4_exit>

00000ee4 <__divmodhi4_neg2>:
 ee4:	70 95       	com	r23
 ee6:	61 95       	neg	r22
 ee8:	7f 4f       	sbci	r23, 0xFF	; 255

00000eea <__divmodhi4_exit>:
 eea:	08 95       	ret

00000eec <__divmodhi4_neg1>:
 eec:	f6 f7       	brtc	.-4      	; 0xeea <__divmodhi4_exit>
 eee:	90 95       	com	r25
 ef0:	81 95       	neg	r24
 ef2:	9f 4f       	sbci	r25, 0xFF	; 255
 ef4:	08 95       	ret

00000ef6 <__udivmodhi4>:
 ef6:	aa 1b       	sub	r26, r26
 ef8:	bb 1b       	sub	r27, r27
 efa:	51 e1       	ldi	r21, 0x11	; 17
 efc:	07 c0       	rjmp	.+14     	; 0xf0c <__udivmodhi4_ep>

00000efe <__udivmodhi4_loop>:
 efe:	aa 1f       	adc	r26, r26
 f00:	bb 1f       	adc	r27, r27
 f02:	a6 17       	cp	r26, r22
 f04:	b7 07       	cpc	r27, r23
 f06:	10 f0       	brcs	.+4      	; 0xf0c <__udivmodhi4_ep>
 f08:	a6 1b       	sub	r26, r22
 f0a:	b7 0b       	sbc	r27, r23

00000f0c <__udivmodhi4_ep>:
 f0c:	88 1f       	adc	r24, r24
 f0e:	99 1f       	adc	r25, r25
 f10:	5a 95       	dec	r21
 f12:	a9 f7       	brne	.-22     	; 0xefe <__udivmodhi4_loop>
 f14:	80 95       	com	r24
 f16:	90 95       	com	r25
 f18:	bc 01       	movw	r22, r24
 f1a:	cd 01       	movw	r24, r26
 f1c:	08 95       	ret

00000f1e <__prologue_saves__>:
 f1e:	2f 92       	push	r2
 f20:	3f 92       	push	r3
 f22:	4f 92       	push	r4
 f24:	5f 92       	push	r5
 f26:	6f 92       	push	r6
 f28:	7f 92       	push	r7
 f2a:	8f 92       	push	r8
 f2c:	9f 92       	push	r9
 f2e:	af 92       	push	r10
 f30:	bf 92       	push	r11
 f32:	cf 92       	push	r12
 f34:	df 92       	push	r13
 f36:	ef 92       	push	r14
 f38:	ff 92       	push	r15
 f3a:	0f 93       	push	r16
 f3c:	1f 93       	push	r17
 f3e:	cf 93       	push	r28
 f40:	df 93       	push	r29
 f42:	cd b7       	in	r28, 0x3d	; 61
 f44:	de b7       	in	r29, 0x3e	; 62
 f46:	ca 1b       	sub	r28, r26
 f48:	db 0b       	sbc	r29, r27
 f4a:	0f b6       	in	r0, 0x3f	; 63
 f4c:	f8 94       	cli
 f4e:	de bf       	out	0x3e, r29	; 62
 f50:	0f be       	out	0x3f, r0	; 63
 f52:	cd bf       	out	0x3d, r28	; 61
 f54:	09 94       	ijmp

00000f56 <__epilogue_restores__>:
 f56:	2a 88       	ldd	r2, Y+18	; 0x12
 f58:	39 88       	ldd	r3, Y+17	; 0x11
 f5a:	48 88       	ldd	r4, Y+16	; 0x10
 f5c:	5f 84       	ldd	r5, Y+15	; 0x0f
 f5e:	6e 84       	ldd	r6, Y+14	; 0x0e
 f60:	7d 84       	ldd	r7, Y+13	; 0x0d
 f62:	8c 84       	ldd	r8, Y+12	; 0x0c
 f64:	9b 84       	ldd	r9, Y+11	; 0x0b
 f66:	aa 84       	ldd	r10, Y+10	; 0x0a
 f68:	b9 84       	ldd	r11, Y+9	; 0x09
 f6a:	c8 84       	ldd	r12, Y+8	; 0x08
 f6c:	df 80       	ldd	r13, Y+7	; 0x07
 f6e:	ee 80       	ldd	r14, Y+6	; 0x06
 f70:	fd 80       	ldd	r15, Y+5	; 0x05
 f72:	0c 81       	ldd	r16, Y+4	; 0x04
 f74:	1b 81       	ldd	r17, Y+3	; 0x03
 f76:	aa 81       	ldd	r26, Y+2	; 0x02
 f78:	b9 81       	ldd	r27, Y+1	; 0x01
 f7a:	ce 0f       	add	r28, r30
 f7c:	d1 1d       	adc	r29, r1
 f7e:	0f b6       	in	r0, 0x3f	; 63
 f80:	f8 94       	cli
 f82:	de bf       	out	0x3e, r29	; 62
 f84:	0f be       	out	0x3f, r0	; 63
 f86:	cd bf       	out	0x3d, r28	; 61
 f88:	ed 01       	movw	r28, r26
 f8a:	08 95       	ret

00000f8c <_exit>:
 f8c:	f8 94       	cli

00000f8e <__stop_program>:
 f8e:	ff cf       	rjmp	.-2      	; 0xf8e <__stop_program>
