INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/univ_bin_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_bin_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/bip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/imports/Escritorio/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/mod_m_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sources_1/imports/Arquitectura_TP3/reg_file_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/pc_instruccion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_instruccion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/prueba_ram_datos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prueba_ram_datos
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sim_1/new/test_bip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/sim_1/new/interface_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_test
