Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec  3 13:59:32 2019
| Host         : quinteros running 64-bit Linux Mint 19 Tara
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            4 |
| Yes          | No                    | No                     |              18 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------------+------------------+------------------+----------------+
| ~i_clk_IBUF_BUFG |                                              |                  |                2 |              3 |
|  i_clk_IBUF_BUFG |                                              |                  |                2 |              4 |
|  i_clk_IBUF_BUFG | led[4]_i_1_n_0                               |                  |                3 |              5 |
|  i_clk_IBUF_BUFG | i_btnL_IBUF                                  | i_btnR_IBUF      |                2 |              5 |
|  i_clk_IBUF_BUFG | led[10]_i_1_n_0                              |                  |                3 |              6 |
|  i_clk_IBUF_BUFG | u_counter/E[0]                               |                  |                1 |              7 |
| ~i_clk_IBUF_BUFG |                                              | i_btnC_IBUF      |                4 |             11 |
|  i_clk_IBUF_BUFG | u_bip/u_bip_program_memory/E[0]              | i_btnC_IBUF      |                4 |             16 |
| ~i_clk_IBUF_BUFG | u_bip/u_bip_program_memory/data_reg[12]_0[0] | i_btnC_IBUF      |                4 |             16 |
| ~i_clk_IBUF_BUFG | u_bip/u_bip_program_memory/p_0_in__0         |                  |               16 |             64 |
+------------------+----------------------------------------------+------------------+------------------+----------------+


