#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d1f0d30d10 .scope module, "testbench" "testbench" 2 229;
 .timescale 0 0;
v0x55d1f0d546a0_0 .var "CLK", 0 0;
v0x55d1f0d54790_0 .net "DATA_ADDR", 7 0, v0x55d1f0d31150_0;  1 drivers
v0x55d1f0d548a0_0 .net "IMMEDIATE", 7 0, v0x55d1f0d4f950_0;  1 drivers
v0x55d1f0d54990_0 .net "IN", 7 0, v0x55d1f0d508a0_0;  1 drivers
v0x55d1f0d54aa0_0 .var "INS", 31 0;
v0x55d1f0d54bb0_0 .net "INaddr", 7 0, v0x55d1f0d4faf0_0;  1 drivers
v0x55d1f0d54ca0_0 .net "OUT", 7 0, L_0x55d1f0d55d40;  1 drivers
v0x55d1f0d54db0_0 .net "OUT1", 7 0, v0x55d1f0d53140_0;  1 drivers
v0x55d1f0d54e70_0 .net "OUT1addr", 7 0, v0x55d1f0d4fbd0_0;  1 drivers
v0x55d1f0d54f30_0 .net "OUT2", 7 0, v0x55d1f0d53220_0;  1 drivers
v0x55d1f0d55040_0 .net "OUT2addr", 7 0, v0x55d1f0d4fcb0_0;  1 drivers
v0x55d1f0d55150_0 .net "RESULT", 7 0, L_0x55d1f0d55f50;  1 drivers
v0x55d1f0d55210_0 .net "SELECT", 2 0, v0x55d1f0d4fd90_0;  1 drivers
v0x55d1f0d55320_0 .net "addSubMUX", 0 0, v0x55d1f0d500b0_0;  1 drivers
v0x55d1f0d55410_0 .net "addSubMUXout", 7 0, v0x55d1f0d53870_0;  1 drivers
v0x55d1f0d55520_0 .net "busy_wait", 0 0, v0x55d1f0d50e30_0;  1 drivers
v0x55d1f0d555c0_0 .net "imValueMUX", 0 0, v0x55d1f0d4ff30_0;  1 drivers
v0x55d1f0d556b0_0 .net "immediateValue", 7 0, v0x55d1f0d53f60_0;  1 drivers
v0x55d1f0d557c0_0 .net "read", 0 0, v0x55d1f0d4fff0_0;  1 drivers
v0x55d1f0d558b0_0 .net "read_data", 7 0, v0x55d1f0d51220_0;  1 drivers
v0x55d1f0d559c0_0 .var "rst", 0 0;
v0x55d1f0d55a60_0 .net "write", 0 0, v0x55d1f0d50170_0;  1 drivers
v0x55d1f0d55b50_0 .net "writeRegMux", 0 0, v0x55d1f0d50230_0;  1 drivers
S_0x55d1f0d30e90 .scope module, "CU" "ControlUnit" 2 251, 2 125 0, S_0x55d1f0d30d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INS"
    .port_info 1 /OUTPUT 8 "OUT1addr"
    .port_info 2 /OUTPUT 8 "OUT2addr"
    .port_info 3 /OUTPUT 8 "IN_ADDR"
    .port_info 4 /OUTPUT 8 "IMMEDIATE"
    .port_info 5 /OUTPUT 3 "SELECT"
    .port_info 6 /OUTPUT 1 "twosCompMux"
    .port_info 7 /OUTPUT 1 "imValueMux"
    .port_info 8 /OUTPUT 1 "writeRegMux"
    .port_info 9 /OUTPUT 1 "read"
    .port_info 10 /OUTPUT 1 "write"
    .port_info 11 /OUTPUT 8 "DATA_ADDR"
    .port_info 12 /INPUT 1 "busy_wait"
v0x55d1f0d31150_0 .var "DATA_ADDR", 7 0;
v0x55d1f0d4f950_0 .var "IMMEDIATE", 7 0;
v0x55d1f0d4fa30_0 .net "INS", 31 0, v0x55d1f0d54aa0_0;  1 drivers
v0x55d1f0d4faf0_0 .var "IN_ADDR", 7 0;
v0x55d1f0d4fbd0_0 .var "OUT1addr", 7 0;
v0x55d1f0d4fcb0_0 .var "OUT2addr", 7 0;
v0x55d1f0d4fd90_0 .var "SELECT", 2 0;
v0x55d1f0d4fe70_0 .net "busy_wait", 0 0, v0x55d1f0d50e30_0;  alias, 1 drivers
v0x55d1f0d4ff30_0 .var "imValueMux", 0 0;
v0x55d1f0d4fff0_0 .var "read", 0 0;
v0x55d1f0d500b0_0 .var "twosCompMux", 0 0;
v0x55d1f0d50170_0 .var "write", 0 0;
v0x55d1f0d50230_0 .var "writeRegMux", 0 0;
E_0x55d1f0cec910 .event edge, v0x55d1f0d4fa30_0;
S_0x55d1f0d50500 .scope module, "datamux" "MUX" 2 259, 2 101 0, S_0x55d1f0d30d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55d1f0d506c0_0 .net "IN1", 7 0, L_0x55d1f0d55f50;  alias, 1 drivers
v0x55d1f0d507c0_0 .net "IN2", 7 0, v0x55d1f0d51220_0;  alias, 1 drivers
v0x55d1f0d508a0_0 .var "OUT", 7 0;
v0x55d1f0d50960_0 .net "SELECT", 0 0, v0x55d1f0d50230_0;  alias, 1 drivers
E_0x55d1f0cecdb0 .event edge, v0x55d1f0d50230_0, v0x55d1f0d507c0_0, v0x55d1f0d506c0_0;
S_0x55d1f0d50a60 .scope module, "mem" "data_mem" 2 266, 2 178 0, S_0x55d1f0d30d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "write_data"
    .port_info 6 /OUTPUT 8 "read_data"
    .port_info 7 /OUTPUT 1 "busy_wait"
v0x55d1f0d50d50_0 .net "address", 7 0, v0x55d1f0d31150_0;  alias, 1 drivers
v0x55d1f0d50e30_0 .var "busy_wait", 0 0;
v0x55d1f0d50f00_0 .net "clk", 0 0, v0x55d1f0d546a0_0;  1 drivers
v0x55d1f0d50fd0_0 .var/i "i", 31 0;
v0x55d1f0d51070 .array "memory_array", 0 255, 7 0;
v0x55d1f0d51180_0 .net "read", 0 0, v0x55d1f0d4fff0_0;  alias, 1 drivers
v0x55d1f0d51220_0 .var "read_data", 7 0;
v0x55d1f0d512f0_0 .net "rst", 0 0, v0x55d1f0d559c0_0;  1 drivers
v0x55d1f0d51390_0 .net "write", 0 0, v0x55d1f0d50170_0;  alias, 1 drivers
v0x55d1f0d51460_0 .net "write_data", 7 0, L_0x55d1f0d55f50;  alias, 1 drivers
E_0x55d1f0cecf00/0 .event edge, v0x55d1f0d506c0_0, v0x55d1f0d31150_0, v0x55d1f0d50170_0, v0x55d1f0d4fff0_0;
E_0x55d1f0cecf00/1 .event edge, v0x55d1f0d512f0_0;
E_0x55d1f0cecf00 .event/or E_0x55d1f0cecf00/0, E_0x55d1f0cecf00/1;
E_0x55d1f0ced1e0 .event posedge, v0x55d1f0d512f0_0;
S_0x55d1f0d51610 .scope module, "myAlu" "ALU" 2 261, 2 1 0, S_0x55d1f0d30d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "SELECT"
    .port_info 3 /OUTPUT 8 "RESULT"
L_0x55d1f0d55de0 .functor BUFZ 8, v0x55d1f0d53f60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55d1f0d55e50 .functor BUFZ 8, v0x55d1f0d53220_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55d1f0d55f50 .functor BUFZ 8, v0x55d1f0d51e20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55d1f0d51870_0 .net "DATA1", 7 0, v0x55d1f0d53f60_0;  alias, 1 drivers
v0x55d1f0d51970_0 .net "DATA2", 7 0, v0x55d1f0d53220_0;  alias, 1 drivers
v0x55d1f0d51a50_0 .net "RESULT", 7 0, L_0x55d1f0d55f50;  alias, 1 drivers
v0x55d1f0d51b70_0 .net "SELECT", 2 0, v0x55d1f0d4fd90_0;  alias, 1 drivers
v0x55d1f0d51c30_0 .net "operand1", 7 0, L_0x55d1f0d55de0;  1 drivers
v0x55d1f0d51d40_0 .net "operand2", 7 0, L_0x55d1f0d55e50;  1 drivers
v0x55d1f0d51e20_0 .var "out", 7 0;
E_0x55d1f0d2f6c0 .event edge, v0x55d1f0d51d40_0, v0x55d1f0d51c30_0, v0x55d1f0d4fd90_0;
S_0x55d1f0d51f80 .scope module, "regFile" "regfile" 2 253, 2 31 0, S_0x55d1f0d30d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "INaddr"
    .port_info 2 /INPUT 8 "IN"
    .port_info 3 /INPUT 8 "OUT1addr"
    .port_info 4 /OUTPUT 8 "OUT1"
    .port_info 5 /INPUT 8 "OUT2addr"
    .port_info 6 /OUTPUT 8 "OUT2"
    .port_info 7 /INPUT 1 "busy_wait"
v0x55d1f0d52360_0 .net "IN", 7 0, v0x55d1f0d508a0_0;  alias, 1 drivers
v0x55d1f0d52440_0 .net "INaddr", 7 0, v0x55d1f0d4faf0_0;  alias, 1 drivers
v0x55d1f0d524e0_0 .net "OUT1", 7 0, v0x55d1f0d53140_0;  alias, 1 drivers
v0x55d1f0d525b0_0 .net "OUT1addr", 7 0, v0x55d1f0d4fbd0_0;  alias, 1 drivers
v0x55d1f0d526a0_0 .net "OUT2", 7 0, v0x55d1f0d53220_0;  alias, 1 drivers
v0x55d1f0d52790_0 .net "OUT2addr", 7 0, v0x55d1f0d4fcb0_0;  alias, 1 drivers
v0x55d1f0d52860_0 .net "busy_wait", 0 0, v0x55d1f0d50e30_0;  alias, 1 drivers
v0x55d1f0d52950_0 .net "clk", 0 0, v0x55d1f0d546a0_0;  alias, 1 drivers
v0x55d1f0d529f0_0 .var "reg1", 7 0;
v0x55d1f0d52b20_0 .var "reg2", 7 0;
v0x55d1f0d52c00_0 .var "reg3", 7 0;
v0x55d1f0d52ce0_0 .var "reg4", 7 0;
v0x55d1f0d52dc0_0 .var "reg5", 7 0;
v0x55d1f0d52ea0_0 .var "reg6", 7 0;
v0x55d1f0d52f80_0 .var "reg7", 7 0;
v0x55d1f0d53060_0 .var "reg8", 7 0;
v0x55d1f0d53140_0 .var "res1", 7 0;
v0x55d1f0d53220_0 .var "res2", 7 0;
E_0x55d1f0d2f780 .event posedge, v0x55d1f0d50f00_0;
E_0x55d1f0d52300 .event negedge, v0x55d1f0d50f00_0;
S_0x55d1f0d53400 .scope module, "source1mux" "MUX" 2 257, 2 101 0, S_0x55d1f0d30d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55d1f0d536a0_0 .net "IN1", 7 0, v0x55d1f0d53140_0;  alias, 1 drivers
v0x55d1f0d537b0_0 .net "IN2", 7 0, L_0x55d1f0d55d40;  alias, 1 drivers
v0x55d1f0d53870_0 .var "OUT", 7 0;
v0x55d1f0d53960_0 .net "SELECT", 0 0, v0x55d1f0d500b0_0;  alias, 1 drivers
E_0x55d1f0d53620 .event edge, v0x55d1f0d500b0_0, v0x55d1f0d537b0_0, v0x55d1f0d524e0_0;
S_0x55d1f0d53ac0 .scope module, "source2mux" "MUX" 2 258, 2 101 0, S_0x55d1f0d30d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x55d1f0d53d80_0 .net "IN1", 7 0, v0x55d1f0d4f950_0;  alias, 1 drivers
v0x55d1f0d53e90_0 .net "IN2", 7 0, v0x55d1f0d53870_0;  alias, 1 drivers
v0x55d1f0d53f60_0 .var "OUT", 7 0;
v0x55d1f0d54060_0 .net "SELECT", 0 0, v0x55d1f0d4ff30_0;  alias, 1 drivers
E_0x55d1f0d53d00 .event edge, v0x55d1f0d4ff30_0, v0x55d1f0d53870_0, v0x55d1f0d4f950_0;
S_0x55d1f0d54180 .scope module, "twosComp" "TwosComp" 2 255, 2 117 0, S_0x55d1f0d30d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT"
v0x55d1f0d543b0_0 .net "IN", 7 0, v0x55d1f0d53140_0;  alias, 1 drivers
v0x55d1f0d544e0_0 .net "OUT", 7 0, L_0x55d1f0d55d40;  alias, 1 drivers
L_0x7f8f871f8018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d1f0d545a0_0 .net *"_s0", 7 0, L_0x7f8f871f8018;  1 drivers
L_0x55d1f0d55d40 .arith/sub 8, L_0x7f8f871f8018, v0x55d1f0d53140_0;
    .scope S_0x55d1f0d30e90;
T_0 ;
    %wait E_0x55d1f0cec910;
    %load/vec4 v0x55d1f0d4fe70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55d1f0d4fa30_0;
    %parti/s 3, 24, 6;
    %assign/vec4 v0x55d1f0d4fd90_0, 0;
    %load/vec4 v0x55d1f0d4fa30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55d1f0d4f950_0, 0;
    %load/vec4 v0x55d1f0d4fa30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55d1f0d4fbd0_0, 0;
    %load/vec4 v0x55d1f0d4fa30_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55d1f0d4fcb0_0, 0;
    %load/vec4 v0x55d1f0d4fa30_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55d1f0d4faf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1f0d500b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1f0d4ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1f0d50230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1f0d4fff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1f0d50170_0, 0;
    %load/vec4 v0x55d1f0d4fa30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55d1f0d31150_0, 0;
    %load/vec4 v0x55d1f0d4fa30_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1f0d4ff30_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1f0d500b0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1f0d4fff0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1f0d50170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1f0d50230_0, 0;
    %load/vec4 v0x55d1f0d4fa30_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55d1f0d31150_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55d1f0d51f80;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1f0d529f0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x55d1f0d51f80;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1f0d52b20_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x55d1f0d51f80;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1f0d52c00_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x55d1f0d51f80;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1f0d52ce0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x55d1f0d51f80;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1f0d52dc0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x55d1f0d51f80;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1f0d52ea0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x55d1f0d51f80;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1f0d52f80_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x55d1f0d51f80;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1f0d53060_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x55d1f0d51f80;
T_9 ;
    %wait E_0x55d1f0d52300;
    %load/vec4 v0x55d1f0d52860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55d1f0d52440_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x55d1f0d52360_0;
    %store/vec4 v0x55d1f0d529f0_0, 0, 8;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x55d1f0d52360_0;
    %store/vec4 v0x55d1f0d52b20_0, 0, 8;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x55d1f0d52360_0;
    %store/vec4 v0x55d1f0d52c00_0, 0, 8;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x55d1f0d52360_0;
    %store/vec4 v0x55d1f0d52ce0_0, 0, 8;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x55d1f0d52360_0;
    %store/vec4 v0x55d1f0d52dc0_0, 0, 8;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x55d1f0d52360_0;
    %store/vec4 v0x55d1f0d52ea0_0, 0, 8;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x55d1f0d52360_0;
    %store/vec4 v0x55d1f0d52f80_0, 0, 8;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x55d1f0d52360_0;
    %store/vec4 v0x55d1f0d53060_0, 0, 8;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d1f0d51f80;
T_10 ;
    %wait E_0x55d1f0d2f780;
    %load/vec4 v0x55d1f0d525b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x55d1f0d529f0_0;
    %store/vec4 v0x55d1f0d53140_0, 0, 8;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x55d1f0d52b20_0;
    %store/vec4 v0x55d1f0d53140_0, 0, 8;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x55d1f0d52c00_0;
    %store/vec4 v0x55d1f0d53140_0, 0, 8;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x55d1f0d52ce0_0;
    %store/vec4 v0x55d1f0d53140_0, 0, 8;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x55d1f0d52dc0_0;
    %store/vec4 v0x55d1f0d53140_0, 0, 8;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x55d1f0d52ea0_0;
    %store/vec4 v0x55d1f0d53140_0, 0, 8;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x55d1f0d52f80_0;
    %store/vec4 v0x55d1f0d53140_0, 0, 8;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x55d1f0d53060_0;
    %store/vec4 v0x55d1f0d53140_0, 0, 8;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %load/vec4 v0x55d1f0d52790_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %jmp T_10.17;
T_10.9 ;
    %load/vec4 v0x55d1f0d529f0_0;
    %store/vec4 v0x55d1f0d53220_0, 0, 8;
    %jmp T_10.17;
T_10.10 ;
    %load/vec4 v0x55d1f0d52b20_0;
    %store/vec4 v0x55d1f0d53220_0, 0, 8;
    %jmp T_10.17;
T_10.11 ;
    %load/vec4 v0x55d1f0d52c00_0;
    %store/vec4 v0x55d1f0d53220_0, 0, 8;
    %jmp T_10.17;
T_10.12 ;
    %load/vec4 v0x55d1f0d52ce0_0;
    %store/vec4 v0x55d1f0d53220_0, 0, 8;
    %jmp T_10.17;
T_10.13 ;
    %load/vec4 v0x55d1f0d52dc0_0;
    %store/vec4 v0x55d1f0d53220_0, 0, 8;
    %jmp T_10.17;
T_10.14 ;
    %load/vec4 v0x55d1f0d52ea0_0;
    %store/vec4 v0x55d1f0d53220_0, 0, 8;
    %jmp T_10.17;
T_10.15 ;
    %load/vec4 v0x55d1f0d52f80_0;
    %store/vec4 v0x55d1f0d53220_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x55d1f0d53060_0;
    %store/vec4 v0x55d1f0d53220_0, 0, 8;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55d1f0d53400;
T_11 ;
    %wait E_0x55d1f0d53620;
    %load/vec4 v0x55d1f0d53960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x55d1f0d536a0_0;
    %assign/vec4 v0x55d1f0d53870_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x55d1f0d537b0_0;
    %assign/vec4 v0x55d1f0d53870_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d1f0d53ac0;
T_12 ;
    %wait E_0x55d1f0d53d00;
    %load/vec4 v0x55d1f0d54060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x55d1f0d53d80_0;
    %assign/vec4 v0x55d1f0d53f60_0, 0;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x55d1f0d53e90_0;
    %assign/vec4 v0x55d1f0d53f60_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55d1f0d50500;
T_13 ;
    %wait E_0x55d1f0cecdb0;
    %load/vec4 v0x55d1f0d50960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x55d1f0d506c0_0;
    %assign/vec4 v0x55d1f0d508a0_0, 0;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x55d1f0d507c0_0;
    %assign/vec4 v0x55d1f0d508a0_0, 0;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d1f0d51610;
T_14 ;
    %wait E_0x55d1f0d2f6c0;
    %load/vec4 v0x55d1f0d51b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x55d1f0d51c30_0;
    %store/vec4 v0x55d1f0d51e20_0, 0, 8;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x55d1f0d51c30_0;
    %load/vec4 v0x55d1f0d51d40_0;
    %add;
    %store/vec4 v0x55d1f0d51e20_0, 0, 8;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x55d1f0d51c30_0;
    %load/vec4 v0x55d1f0d51d40_0;
    %and;
    %store/vec4 v0x55d1f0d51e20_0, 0, 8;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x55d1f0d51c30_0;
    %load/vec4 v0x55d1f0d51d40_0;
    %or;
    %store/vec4 v0x55d1f0d51e20_0, 0, 8;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x55d1f0d51c30_0;
    %store/vec4 v0x55d1f0d51e20_0, 0, 8;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x55d1f0d51c30_0;
    %store/vec4 v0x55d1f0d51e20_0, 0, 8;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55d1f0d50a60;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1f0d50e30_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55d1f0d50a60;
T_16 ;
    %wait E_0x55d1f0ced1e0;
    %load/vec4 v0x55d1f0d512f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d1f0d50fd0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x55d1f0d50fd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x55d1f0d50fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1f0d51070, 0, 4;
    %load/vec4 v0x55d1f0d50fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d1f0d50fd0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55d1f0d50a60;
T_17 ;
    %wait E_0x55d1f0cecf00;
    %load/vec4 v0x55d1f0d51390_0;
    %load/vec4 v0x55d1f0d51180_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1f0d50e30_0, 0;
    %delay 2000, 0;
    %load/vec4 v0x55d1f0d51460_0;
    %load/vec4 v0x55d1f0d50d50_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55d1f0d51070, 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1f0d50e30_0, 0;
T_17.0 ;
    %load/vec4 v0x55d1f0d51390_0;
    %nor/r;
    %load/vec4 v0x55d1f0d51180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1f0d50e30_0, 0;
    %delay 2000, 0;
    %load/vec4 v0x55d1f0d50d50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55d1f0d51070, 4;
    %store/vec4 v0x55d1f0d51220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1f0d50e30_0, 0;
T_17.2 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55d1f0d30d10;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1f0d546a0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55d1f0d30d10;
T_19 ;
    %delay 10, 0;
    %load/vec4 v0x55d1f0d546a0_0;
    %inv;
    %store/vec4 v0x55d1f0d546a0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55d1f0d30d10;
T_20 ;
    %pushi/vec4 327679, 65280, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %delay 40, 0;
    %vpi_call 2 274 "$display", "load x        %b", v0x55d1f0d55150_0 {0 0 0};
    %pushi/vec4 458666, 65280, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %delay 40, 0;
    %vpi_call 2 279 "$display", "load y        %b", v0x55d1f0d55150_0 {0 0 0};
    %pushi/vec4 262075, 65280, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %delay 40, 0;
    %vpi_call 2 283 "$display", "load z        %b", v0x55d1f0d55150_0 {0 0 0};
    %pushi/vec4 17106435, 0, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %delay 40, 0;
    %vpi_call 2 287 "$display", "p=y+z         %b", v0x55d1f0d55150_0 {0 0 0};
    %pushi/vec4 33620997, 0, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %delay 40, 0;
    %vpi_call 2 291 "$display", "q=x & p       %b", v0x55d1f0d55150_0 {0 0 0};
    %pushi/vec4 50462982, 0, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %delay 40, 0;
    %vpi_call 2 295 "$display", "r=q | y       %b", v0x55d1f0d55150_0 {0 0 0};
    %pushi/vec4 135266050, 65280, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %delay 40, 0;
    %vpi_call 2 299 "$display", "s = r         %b", v0x55d1f0d55150_0 {0 0 0};
    %pushi/vec4 151260931, 0, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %delay 40, 0;
    %vpi_call 2 303 "$display", "w=s-z         %b", v0x55d1f0d55150_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1f0d559c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1f0d559c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1f0d559c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 458541, 65280, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %vpi_call 2 313 "$display", "loadi 6,X,45" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 315 "$display", "delay of 1 clock cycle" {0 0 0};
    %vpi_call 2 316 "$display", "value in reg6=%d\012", v0x55d1f0d55150_0 {0 0 0};
    %pushi/vec4 85589766, 65280, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %vpi_call 2 319 "$display", "store 25,X,6" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 321 "$display", "delay of 100 clock cycles.." {0 0 0};
    %vpi_call 2 322 "$display", "value in memory address=%d is %d\012", v0x55d1f0d54790_0, v0x55d1f0d55150_0 {0 0 0};
    %pushi/vec4 67632921, 65280, 32;
    %store/vec4 v0x55d1f0d54aa0_0, 0, 32;
    %vpi_call 2 324 "$display", "Retriving stored data again to reg7" {0 0 0};
    %vpi_call 2 325 "$display", "load 7,X,25" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 327 "$display", "delay of 100 clock cycles" {0 0 0};
    %vpi_call 2 328 "$display", "value in reg7=%d", v0x55d1f0d55150_0 {0 0 0};
    %vpi_call 2 330 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor(Group4).v";
