{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682678810925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682678810934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 18:46:50 2023 " "Processing started: Fri Apr 28 18:46:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682678810934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678810934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678810934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682678811426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682678811426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/mid/seg_dynamic/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/mid/seg_dynamic/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/mid/seg_dynamic/seg_dynamic.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/seg_dynamic/seg_dynamic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/mid/seg_dynamic/binary_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/mid/seg_dynamic/binary_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_8421 " "Found entity 1: binary_8421" {  } { { "../rtl/mid/seg_dynamic/binary_8421.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/seg_dynamic/binary_8421.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/mid/key/key_filtering.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/mid/key/key_filtering.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filtering " "Found entity 1: key_filtering" {  } { { "../rtl/mid/key/key_filtering.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/key/key_filtering.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821694 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_ctrl.v(39) " "Verilog HDL information at key_ctrl.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/mid/key/key_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/key/key_ctrl.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682678821696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/mid/key/key_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/mid/key/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_ctrl " "Found entity 1: key_ctrl" {  } { { "../rtl/mid/key/key_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/key/key_ctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/mid/key/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/mid/key/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/mid/key/key.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/key/key.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/canny/otus/otus_dsp.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/canny/otus/otus_dsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 otus_dsp " "Found entity 1: otus_dsp" {  } { { "../rtl/canny/otus/otus_dsp.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/otus_dsp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/canny/otus/otus.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/canny/otus/otus.v" { { "Info" "ISGN_ENTITY_NAME" "1 otus " "Found entity 1: otus" {  } { { "../rtl/canny/otus/otus.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/otus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/canny/otus/histo.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/canny/otus/histo.v" { { "Info" "ISGN_ENTITY_NAME" "1 histo " "Found entity 1: histo" {  } { { "../rtl/canny/otus/histo.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/histo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/mid/get_negpos.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/mid/get_negpos.v" { { "Info" "ISGN_ENTITY_NAME" "1 getNegPos " "Found entity 1: getNegPos" {  } { { "../rtl/mid/get_NegPos.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/get_NegPos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/canny/canny5_dtm.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/canny/canny5_dtm.v" { { "Info" "ISGN_ENTITY_NAME" "1 canny5_DTM " "Found entity 1: canny5_DTM" {  } { { "../rtl/canny/canny5_DTM.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny5_DTM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/canny/canny4_nms.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/canny/canny4_nms.v" { { "Info" "ISGN_ENTITY_NAME" "1 canny4_NMS " "Found entity 1: canny4_NMS" {  } { { "../rtl/canny/canny4_NMS.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny4_NMS.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/canny/opr_3x3_1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/canny/opr_3x3_1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 opr_3x3_1024x8 " "Found entity 1: opr_3x3_1024x8" {  } { { "../rtl/canny/opr_3x3_1024x8.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/opr_3x3_1024x8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/canny/canny3_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/canny/canny3_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 canny3_sobel " "Found entity 1: canny3_sobel" {  } { { "../rtl/canny/canny3_sobel.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny3_sobel.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/canny/canny2_gaus.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/canny/canny2_gaus.v" { { "Info" "ISGN_ENTITY_NAME" "1 canny2_gaus " "Found entity 1: canny2_gaus" {  } { { "../rtl/canny/canny2_gaus.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny2_gaus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/canny/canny1_ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/canny/canny1_ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 canny1_YCbCr " "Found entity 1: canny1_YCbCr" {  } { { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821719 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "canny_top.v(29) " "Verilog HDL information at canny_top.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/canny/canny_top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny_top.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682678821720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/canny/canny_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/canny/canny_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 canny_top " "Found entity 1: canny_top" {  } { { "../rtl/canny/canny_top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/cmos/i2c/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /prjworkspace/dissertation/version/v3/rtl/cmos/i2c/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/cmos/i2c/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/cmos/i2c/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../rtl/cmos/i2c/i2c_master_top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/cmos/i2c/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /prjworkspace/dissertation/version/v3/rtl/cmos/i2c/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821726 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../rtl/cmos/i2c/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at ../rtl/cmos/i2c/i2c_master_byte_ctrl.v(199)" {  } { { "../rtl/cmos/i2c/i2c_master_byte_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/cmos/i2c/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/cmos/i2c/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../rtl/cmos/i2c/i2c_master_byte_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821729 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../rtl/cmos/i2c/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../rtl/cmos/i2c/i2c_master_bit_ctrl.v(185)" {  } { { "../rtl/cmos/i2c/i2c_master_bit_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/cmos/i2c/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/cmos/i2c/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../rtl/cmos/i2c/i2c_master_bit_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/ip/fifo/afifo_16_512.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/ip/fifo/afifo_16_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_16_512 " "Found entity 1: afifo_16_512" {  } { { "../rtl/ip/fifo/afifo_16_512.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/fifo/afifo_16_512.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/vga/video_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /prjworkspace/dissertation/version/v3/rtl/vga/video_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/vga/rgb565_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/vga/rgb565_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb565_gen " "Found entity 1: rgb565_gen" {  } { { "../rtl/vga/rgb565_gen.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/vga/rgb565_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active color_bar.v(115) " "Verilog HDL Declaration information at color_bar.v(115): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "../rtl/vga/color_bar.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/vga/color_bar.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682678821744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active color_bar.v(119) " "Verilog HDL Declaration information at color_bar.v(119): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "../rtl/vga/color_bar.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/vga/color_bar.v" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682678821744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/vga/color_bar.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/vga/color_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_bar " "Found entity 1: color_bar" {  } { { "../rtl/vga/color_bar.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/vga/color_bar.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/sdram/sdram_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/sdram/sdram_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_core " "Found entity 1: sdram_core" {  } { { "../rtl/sdram/sdram_core.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/sdram_core.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/sdram/frame_read_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/sdram/frame_read_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_read_write " "Found entity 1: frame_read_write" {  } { { "../rtl/sdram/frame_read_write.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/sdram/frame_fifo_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/sdram/frame_fifo_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo_write " "Found entity 1: frame_fifo_write" {  } { { "../rtl/sdram/frame_fifo_write.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_fifo_write.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/sdram/frame_fifo_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/sdram/frame_fifo_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo_read " "Found entity 1: frame_fifo_read" {  } { { "../rtl/sdram/frame_fifo_read.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_fifo_read.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/mid/cmos_write_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/mid/cmos_write_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_write_req_gen " "Found entity 1: cmos_write_req_gen" {  } { { "../rtl/mid/cmos_write_req_gen.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/cmos_write_req_gen.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/ip/pll/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/ip/pll/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "../rtl/ip/pll/video_pll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/video_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/ip/pll/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/ip/pll/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "../rtl/ip/pll/sys_pll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/cmos/lut_ov5640_rgb565_1024_768.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/cmos/lut_ov5640_rgb565_1024_768.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_ov5640_rgb565_1024_768 " "Found entity 1: lut_ov5640_rgb565_1024_768" {  } { { "../rtl/cmos/lut_ov5640_rgb565_1024_768.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/lut_ov5640_rgb565_1024_768.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/cmos/i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/cmos/i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_config " "Found entity 1: i2c_config" {  } { { "../rtl/cmos/i2c_config.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c_config.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/cmos/cmos_8_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/cmos/cmos_8_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_8_16bit " "Found entity 1: cmos_8_16bit" {  } { { "../rtl/cmos/cmos_8_16bit.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/cmos_8_16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/ip/shift/shift1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/ip/shift/shift1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift1024x8 " "Found entity 1: shift1024x8" {  } { { "../rtl/ip/shift/shift1024x8.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/shift/shift1024x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/ip/ram/ram2p_128x20b.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/ip/ram/ram2p_128x20b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p_128x20b " "Found entity 1: ram2p_128x20b" {  } { { "../rtl/ip/ram/ram2p_128x20b.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/ram/ram2p_128x20b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/ip/lpm_div/div_23_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/ip/lpm_div/div_23_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_23_16 " "Found entity 1: div_23_16" {  } { { "../rtl/ip/lpm_div/div_23_16.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/lpm_div/div_23_16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/dissertation/version/v3/rtl/ip/lpm_mult/mul_32_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/dissertation/version/v3/rtl/ip/lpm_mult/mul_32_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_32_32 " "Found entity 1: mul_32_32" {  } { { "../rtl/ip/lpm_mult/mul_32_32.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/lpm_mult/mul_32_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678821779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678821779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682678821921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:sys_pll_m0 " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:sys_pll_m0\"" {  } { { "../rtl/top.v" "sys_pll_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678821932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_pll:sys_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_pll:sys_pll_m0\|altpll:altpll_component\"" {  } { { "../rtl/ip/pll/sys_pll.v" "altpll_component" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/sys_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678821980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:sys_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_pll:sys_pll_m0\|altpll:altpll_component\"" {  } { { "../rtl/ip/pll/sys_pll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/sys_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678821981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:sys_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"sys_pll:sys_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678821981 ""}  } { { "../rtl/ip/pll/sys_pll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/sys_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682678821981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_altpll " "Found entity 1: sys_pll_altpll" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sys_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_altpll sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated " "Elaborating entity \"sys_pll_altpll\" for hierarchy \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll video_pll:video_pll_m0 " "Elaborating entity \"video_pll\" for hierarchy \"video_pll:video_pll_m0\"" {  } { { "../rtl/top.v" "video_pll_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_pll:video_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "../rtl/ip/pll/video_pll.v" "altpll_component" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/video_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pll:video_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "../rtl/ip/pll/video_pll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/video_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pll:video_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"video_pll:video_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822060 ""}  } { { "../rtl/ip/pll/video_pll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/video_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682678822060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_altpll " "Found entity 1: video_pll_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_altpll video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated " "Elaborating entity \"video_pll_altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_config i2c_config:i2c_config_m0 " "Elaborating entity \"i2c_config\" for hierarchy \"i2c_config:i2c_config_m0\"" {  } { { "../rtl/top.v" "i2c_config_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0 " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\"" {  } { { "../rtl/cmos/i2c_config.v" "i2c_master_top_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c_config.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822113 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_top.v(246) " "Verilog HDL Case Statement information at i2c_master_top.v(246): all case item expressions in this case statement are onehot" {  } { { "../rtl/cmos/i2c/i2c_master_top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_top.v" 246 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682678822114 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "../rtl/cmos/i2c/i2c_master_top.v" "byte_controller" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "../rtl/cmos/i2c/i2c_master_byte_ctrl.v" "bit_controller" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(257) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)" {  } { { "../rtl/cmos/i2c/i2c_master_bit_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_bit_ctrl.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682678822119 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(258) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/cmos/i2c/i2c_master_bit_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_bit_ctrl.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682678822119 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../rtl/cmos/i2c/i2c_master_bit_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1682678822119 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot" {  } { { "../rtl/cmos/i2c/i2c_master_bit_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682678822119 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(406) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../rtl/cmos/i2c/i2c_master_bit_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/cmos/i2c/i2c_master_bit_ctrl.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1682678822119 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_ov5640_rgb565_1024_768 lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0 " "Elaborating entity \"lut_ov5640_rgb565_1024_768\" for hierarchy \"lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0\"" {  } { { "../rtl/top.v" "lut_ov5640_rgb565_1024_768_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_8_16bit cmos_8_16bit:cmos_8_16bit_m0 " "Elaborating entity \"cmos_8_16bit\" for hierarchy \"cmos_8_16bit:cmos_8_16bit_m0\"" {  } { { "../rtl/top.v" "cmos_8_16bit_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_write_req_gen cmos_write_req_gen:cmos_write_req_gen_m0 " "Elaborating entity \"cmos_write_req_gen\" for hierarchy \"cmos_write_req_gen:cmos_write_req_gen_m0\"" {  } { { "../rtl/top.v" "cmos_write_req_gen_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb565_gen rgb565_gen:rgb565_gen_m0 " "Elaborating entity \"rgb565_gen\" for hierarchy \"rgb565_gen:rgb565_gen_m0\"" {  } { { "../rtl/top.v" "rgb565_gen_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_bar rgb565_gen:rgb565_gen_m0\|color_bar:color_bar_m0 " "Elaborating entity \"color_bar\" for hierarchy \"rgb565_gen:rgb565_gen_m0\|color_bar:color_bar_m0\"" {  } { { "../rtl/vga/rgb565_gen.v" "color_bar_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/vga/rgb565_gen.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_read_write frame_read_write:frame_read_write_m0 " "Elaborating entity \"frame_read_write\" for hierarchy \"frame_read_write:frame_read_write_m0\"" {  } { { "../rtl/top.v" "frame_read_write_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afifo_16_512 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf " "Elaborating entity \"afifo_16_512\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\"" {  } { { "../rtl/sdram/frame_read_write.v" "write_buf" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\"" {  } { { "../rtl/ip/fifo/afifo_16_512.v" "dcfifo_component" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/fifo/afifo_16_512.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\"" {  } { { "../rtl/ip/fifo/afifo_16_512.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/fifo/afifo_16_512.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component " "Instantiated megafunction \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678822412 ""}  } { { "../rtl/ip/fifo/afifo_16_512.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/fifo/afifo_16_512.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682678822412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7ql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7ql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7ql1 " "Found entity 1: dcfifo_7ql1" {  } { { "db/dcfifo_7ql1.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dcfifo_7ql1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7ql1 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated " "Elaborating entity \"dcfifo_7ql1\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_7ql1.tdf" "rdptr_g_gray2bin" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dcfifo_7ql1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_7ql1.tdf" "rdptr_g1p" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dcfifo_7ql1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_7ql1.tdf" "wrptr_g1p" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dcfifo_7ql1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ov61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ov61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ov61 " "Found entity 1: altsyncram_ov61" {  } { { "db/altsyncram_ov61.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/altsyncram_ov61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ov61 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|altsyncram_ov61:fifo_ram " "Elaborating entity \"altsyncram_ov61\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|altsyncram_ov61:fifo_ram\"" {  } { { "db/dcfifo_7ql1.tdf" "fifo_ram" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dcfifo_7ql1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_7ql1.tdf" "rs_brp" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dcfifo_7ql1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_7ql1.tdf" "rs_dgwp" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dcfifo_7ql1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_7ql1.tdf" "ws_dgrp" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dcfifo_7ql1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678822717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678822717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_512:write_buf\|dcfifo:dcfifo_component\|dcfifo_7ql1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_7ql1.tdf" "rdempty_eq_comp" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/dcfifo_7ql1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_fifo_write frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0 " "Elaborating entity \"frame_fifo_write\" for hierarchy \"frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0\"" {  } { { "../rtl/sdram/frame_read_write.v" "frame_fifo_write_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678822730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_fifo_read frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0 " "Elaborating entity \"frame_fifo_read\" for hierarchy \"frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0\"" {  } { { "../rtl/sdram/frame_read_write.v" "frame_fifo_read_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_core sdram_core:sdram_core_m0 " "Elaborating entity \"sdram_core\" for hierarchy \"sdram_core:sdram_core_m0\"" {  } { { "../rtl/top.v" "sdram_core_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823003 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_core.v(285) " "Verilog HDL Case Statement information at sdram_core.v(285): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_core.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/sdram_core.v" 285 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682678823005 "|top|sdram_core:sdram_core_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_core.v(342) " "Verilog HDL Case Statement information at sdram_core.v(342): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_core.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/sdram_core.v" 342 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682678823005 "|top|sdram_core:sdram_core_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canny_top canny_top:u_canny_top " "Elaborating entity \"canny_top\" for hierarchy \"canny_top:u_canny_top\"" {  } { { "../rtl/top.v" "u_canny_top" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canny1_YCbCr canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr " "Elaborating entity \"canny1_YCbCr\" for hierarchy \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\"" {  } { { "../rtl/canny/canny_top.v" "u_canny1_YCbCr" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cb2 canny1_YCbCr.v(12) " "Verilog HDL or VHDL warning at canny1_YCbCr.v(12): object \"Cb2\" assigned a value but never read" {  } { { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682678823009 "|top|canny_top:u_canny_top|canny1_YCbCr:u_canny1_YCbCr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cr2 canny1_YCbCr.v(12) " "Verilog HDL or VHDL warning at canny1_YCbCr.v(12): object \"Cr2\" assigned a value but never read" {  } { { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682678823009 "|top|canny_top:u_canny_top|canny1_YCbCr:u_canny1_YCbCr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canny2_gaus canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus " "Elaborating entity \"canny2_gaus\" for hierarchy \"canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\"" {  } { { "../rtl/canny/canny_top.v" "u_canny2_gaus" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opr_3x3_1024x8 canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0 " "Elaborating entity \"opr_3x3_1024x8\" for hierarchy \"canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\"" {  } { { "../rtl/canny/canny2_gaus.v" "opr_3x3_1024x8_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny2_gaus.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1024x8 canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0 " "Elaborating entity \"shift1024x8\" for hierarchy \"canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\"" {  } { { "../rtl/canny/opr_3x3_1024x8.v" "shift1024x8_m0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/opr_3x3_1024x8.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../rtl/ip/shift/shift1024x8.v" "ALTSHIFT_TAPS_component" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/shift/shift1024x8.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../rtl/ip/shift/shift1024x8.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/shift/shift1024x8.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1024 " "Parameter \"tap_distance\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823116 ""}  } { { "../rtl/ip/shift/shift1024x8.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/shift/shift1024x8.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682678823116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ksv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ksv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ksv " "Found entity 1: shift_taps_ksv" {  } { { "db/shift_taps_ksv.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/shift_taps_ksv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ksv canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated " "Elaborating entity \"shift_taps_ksv\" for hierarchy \"canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ma1 " "Found entity 1: altsyncram_1ma1" {  } { { "db/altsyncram_1ma1.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/altsyncram_1ma1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ma1 canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_1ma1:altsyncram2 " "Elaborating entity \"altsyncram_1ma1\" for hierarchy \"canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|altsyncram_1ma1:altsyncram2\"" {  } { { "db/shift_taps_ksv.tdf" "altsyncram2" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/shift_taps_ksv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7vf " "Found entity 1: cntr_7vf" {  } { { "db/cntr_7vf.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/cntr_7vf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7vf canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_7vf:cntr1 " "Elaborating entity \"cntr_7vf\" for hierarchy \"canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_7vf:cntr1\"" {  } { { "db/shift_taps_ksv.tdf" "cntr1" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/shift_taps_ksv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_7vf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"canny_top:u_canny_top\|canny2_gaus:u_canny2_gaus\|opr_3x3_1024x8:opr_3x3_1024x8_m0\|shift1024x8:shift1024x8_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_ksv:auto_generated\|cntr_7vf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_7vf.tdf" "cmpr4" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/cntr_7vf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canny3_sobel canny_top:u_canny_top\|canny3_sobel:u1_canny3_sobel " "Elaborating entity \"canny3_sobel\" for hierarchy \"canny_top:u_canny_top\|canny3_sobel:u1_canny3_sobel\"" {  } { { "../rtl/canny/canny_top.v" "u1_canny3_sobel" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canny4_NMS canny_top:u_canny_top\|canny4_NMS:u_canny4_NMS " "Elaborating entity \"canny4_NMS\" for hierarchy \"canny_top:u_canny_top\|canny4_NMS:u_canny4_NMS\"" {  } { { "../rtl/canny/canny_top.v" "u_canny4_NMS" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny_top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "otus canny_top:u_canny_top\|otus:u_otus " "Elaborating entity \"otus\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\"" {  } { { "../rtl/canny/canny_top.v" "u_otus" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histo canny_top:u_canny_top\|otus:u_otus\|histo:u_histo " "Elaborating entity \"histo\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\"" {  } { { "../rtl/canny/otus/otus.v" "u_histo" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/otus.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823484 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "histo.v(137) " "Verilog HDL Case Statement information at histo.v(137): all case item expressions in this case statement are onehot" {  } { { "../rtl/canny/otus/histo.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/histo.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682678823486 "|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "histo.v(146) " "Verilog HDL Case Statement information at histo.v(146): all case item expressions in this case statement are onehot" {  } { { "../rtl/canny/otus/histo.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/histo.v" 146 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682678823486 "|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "histo.v(155) " "Verilog HDL Case Statement information at histo.v(155): all case item expressions in this case statement are onehot" {  } { { "../rtl/canny/otus/histo.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/histo.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682678823486 "|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2p_128x20b canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|ram2p_128x20b:histogram " "Elaborating entity \"ram2p_128x20b\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|ram2p_128x20b:histogram\"" {  } { { "../rtl/canny/otus/histo.v" "histogram" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/histo.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|ram2p_128x20b:histogram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|ram2p_128x20b:histogram\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip/ram/ram2p_128x20b.v" "altsyncram_component" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/ram/ram2p_128x20b.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|ram2p_128x20b:histogram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|ram2p_128x20b:histogram\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip/ram/ram2p_128x20b.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/ram/ram2p_128x20b.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|ram2p_128x20b:histogram\|altsyncram:altsyncram_component " "Instantiated megafunction \"canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|ram2p_128x20b:histogram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823549 ""}  } { { "../rtl/ip/ram/ram2p_128x20b.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/ram/ram2p_128x20b.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682678823549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5o1 " "Found entity 1: altsyncram_a5o1" {  } { { "db/altsyncram_a5o1.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/altsyncram_a5o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a5o1 canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|ram2p_128x20b:histogram\|altsyncram:altsyncram_component\|altsyncram_a5o1:auto_generated " "Elaborating entity \"altsyncram_a5o1\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|ram2p_128x20b:histogram\|altsyncram:altsyncram_component\|altsyncram_a5o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getNegPos canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|getNegPos:u_getNegPos_vs " "Elaborating entity \"getNegPos\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|histo:u_histo\|getNegPos:u_getNegPos_vs\"" {  } { { "../rtl/canny/otus/histo.v" "u_getNegPos_vs" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/histo.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "otus_dsp canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp " "Elaborating entity \"otus_dsp\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\"" {  } { { "../rtl/canny/otus/otus.v" "u_otus_dsp" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/otus.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_32_32 canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|mul_32_32:u_mul_32_32 " "Elaborating entity \"mul_32_32\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|mul_32_32:u_mul_32_32\"" {  } { { "../rtl/canny/otus/otus_dsp.v" "u_mul_32_32" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/otus_dsp.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|mul_32_32:u_mul_32_32\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|mul_32_32:u_mul_32_32\|lpm_mult:lpm_mult_component\"" {  } { { "../rtl/ip/lpm_mult/mul_32_32.v" "lpm_mult_component" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/lpm_mult/mul_32_32.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|mul_32_32:u_mul_32_32\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|mul_32_32:u_mul_32_32\|lpm_mult:lpm_mult_component\"" {  } { { "../rtl/ip/lpm_mult/mul_32_32.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/lpm_mult/mul_32_32.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|mul_32_32:u_mul_32_32\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|mul_32_32:u_mul_32_32\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823689 ""}  } { { "../rtl/ip/lpm_mult/mul_32_32.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/lpm_mult/mul_32_32.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682678823689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pfn " "Found entity 1: mult_pfn" {  } { { "db/mult_pfn.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/mult_pfn.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_pfn canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|mul_32_32:u_mul_32_32\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated " "Elaborating entity \"mult_pfn\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|mul_32_32:u_mul_32_32\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_23_16 canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16 " "Elaborating entity \"div_23_16\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\"" {  } { { "../rtl/canny/otus/otus_dsp.v" "u_div_23_16" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/otus/otus_dsp.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../rtl/ip/lpm_div/div_23_16.v" "LPM_DIVIDE_component" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/lpm_div/div_23_16.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../rtl/ip/lpm_div/div_23_16.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/lpm_div/div_23_16.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 23 " "Parameter \"lpm_widthn\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678823789 ""}  } { { "../rtl/ip/lpm_div/div_23_16.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/lpm_div/div_23_16.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682678823789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uos.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uos.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uos " "Found entity 1: lpm_divide_uos" {  } { { "db/lpm_divide_uos.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/lpm_divide_uos.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_uos canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated " "Elaborating entity \"lpm_divide_uos\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bnh canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider " "Elaborating entity \"sign_div_unsign_bnh\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\"" {  } { { "db/lpm_divide_uos.tdf" "divider" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/lpm_divide_uos.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_aaf canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider " "Elaborating entity \"alt_u_div_aaf\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\"" {  } { { "db/sign_div_unsign_bnh.tdf" "divider" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sign_div_unsign_bnh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_0" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/alt_u_div_aaf.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678823988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678823988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"canny_top:u_canny_top\|otus:u_otus\|otus_dsp:u_otus_dsp\|div_23_16:u_div_23_16\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_1" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/alt_u_div_aaf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678823992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canny5_DTM canny_top:u_canny_top\|canny5_DTM:u_canny5_DTM " "Elaborating entity \"canny5_DTM\" for hierarchy \"canny_top:u_canny_top\|canny5_DTM:u_canny5_DTM\"" {  } { { "../rtl/canny/canny_top.v" "u_canny5_DTM" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny_top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678824000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_dynamic:u_seg_dynamic " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_dynamic:u_seg_dynamic\"" {  } { { "../rtl/top.v" "u_seg_dynamic" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678824094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_8421 seg_dynamic:u_seg_dynamic\|binary_8421:binary_8421_inst " "Elaborating entity \"binary_8421\" for hierarchy \"seg_dynamic:u_seg_dynamic\|binary_8421:binary_8421_inst\"" {  } { { "../rtl/mid/seg_dynamic/seg_dynamic.v" "binary_8421_inst" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/seg_dynamic/seg_dynamic.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678824096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_ctrl key_ctrl:u_key_ctrl " "Elaborating entity \"key_ctrl\" for hierarchy \"key_ctrl:u_key_ctrl\"" {  } { { "../rtl/top.v" "u_key_ctrl" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678824098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_ctrl.v(58) " "Verilog HDL assignment warning at key_ctrl.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/mid/key/key_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/key/key_ctrl.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682678824099 "|top|key_ctrl:u_key_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sobel_TH key_ctrl.v(65) " "Verilog HDL Always Construct warning at key_ctrl.v(65): inferring latch(es) for variable \"Sobel_TH\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mid/key/key_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/key/key_ctrl.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682678824099 "|top|key_ctrl:u_key_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sobel_TH\[0\] key_ctrl.v(65) " "Inferred latch for \"Sobel_TH\[0\]\" at key_ctrl.v(65)" {  } { { "../rtl/mid/key/key_ctrl.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/key/key_ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678824100 "|top|key_ctrl:u_key_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key_ctrl:u_key_ctrl\|key:u_key " "Elaborating entity \"key\" for hierarchy \"key_ctrl:u_key_ctrl\|key:u_key\"" {  } { { "../rtl/mid/key/key_ctrl.v" "u_key" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/key/key_ctrl.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678824109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filtering key_ctrl:u_key_ctrl\|key:u_key\|key_filtering:u_key1_filtering " "Elaborating entity \"key_filtering\" for hierarchy \"key_ctrl:u_key_ctrl\|key:u_key\|key_filtering:u_key1_filtering\"" {  } { { "../rtl/mid/key/key.v" "u_key1_filtering" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/key/key.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678824112 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[15\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[15\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "wrusedw\[15\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[14\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[14\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "wrusedw\[14\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[13\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[13\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "wrusedw\[13\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[12\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[12\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "wrusedw\[12\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[11\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[11\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "wrusedw\[11\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[10\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[10\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "wrusedw\[10\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[9\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[9\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "wrusedw\[9\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[15\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[15\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "rdusedw\[15\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[14\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[14\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "rdusedw\[14\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[13\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[13\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "rdusedw\[13\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[12\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[12\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "rdusedw\[12\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[11\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[11\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "rdusedw\[11\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[10\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[10\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "rdusedw\[10\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[9\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[9\]\" is missing source, defaulting to GND" {  } { { "../rtl/sdram/frame_read_write.v" "rdusedw\[9\]" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682678824428 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682678824428 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1682678824992 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1682678824992 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|Mult1\"" {  } { { "../rtl/canny/canny1_YCbCr.v" "Mult1" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682678830399 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|Mult0\"" {  } { { "../rtl/canny/canny1_YCbCr.v" "Mult0" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682678830399 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|Mult2\"" {  } { { "../rtl/canny/canny1_YCbCr.v" "Mult2" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682678830399 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682678830399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\"" {  } { { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1 " "Instantiated megafunction \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830418 ""}  } { { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682678830418 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\|multcore:mult_core canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678830630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678830630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\|altshift:external_latency_ffs canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\"" {  } { { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0 " "Instantiated megafunction \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830659 ""}  } { { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682678830659 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\|multcore:mult_core canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678830767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678830767 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\|altshift:external_latency_ffs canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\"" {  } { { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2 " "Instantiated megafunction \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682678830790 ""}  } { { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682678830790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\|multcore:mult_core canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830805 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830830 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682678830918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678830918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\|altshift:external_latency_ffs canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"canny_top:u_canny_top\|canny1_YCbCr:u_canny1_YCbCr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/canny/canny1_YCbCr.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/canny/canny1_YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678830926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682678831475 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sdram/sdram_core.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/sdram_core.v" 342 -1 0 } } { "../rtl/mid/seg_dynamic/seg_dynamic.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/mid/seg_dynamic/seg_dynamic.v" 134 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/a_graycounter_577.tdf" 32 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/a_graycounter_1lc.tdf" 45 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682678831598 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682678831598 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_rst_n VCC " "Pin \"cmos_rst_n\" is stuck at VCC" {  } { { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682678840473 "|top|cmos_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682678840473 "|top|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682678840473 "|top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682678840473 "|top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682678840473 "|top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682678840473 "|top|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682678840473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682678840664 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682678843165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PrjWorkspace/Dissertation/version/v3/prj/output_files/top.map.smsg " "Generated suppressed messages file D:/PrjWorkspace/Dissertation/version/v3/prj/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678843455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682678844007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682678844007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4799 " "Implemented 4799 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682678844477 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682678844477 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682678844477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4561 " "Implemented 4561 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682678844477 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682678844477 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682678844477 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682678844477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682678844477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682678844531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 18:47:24 2023 " "Processing ended: Fri Apr 28 18:47:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682678844531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682678844531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682678844531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682678844531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682678845805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682678845812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 18:47:25 2023 " "Processing started: Fri Apr 28 18:47:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682678845812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682678845812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_vga -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_vga -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682678845812 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682678845938 ""}
{ "Info" "0" "" "Project  = sdram_ov5640_vga" {  } {  } 0 0 "Project  = sdram_ov5640_vga" 0 0 "Fitter" 0 0 1682678845939 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1682678845939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682678846094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682678846095 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682678846185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682678846258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682678846258 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 3516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682678846308 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 3517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682678846308 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 3516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682678846308 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 13 10 0 0 " "Implementing clock multiplication of 13, clock division of 10, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/video_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 3495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682678846309 ""}  } { { "db/video_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 3495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682678846309 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682678846445 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682678846682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682678846682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682678846682 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682678846682 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682678846691 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682678846691 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682678846691 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682678846691 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682678846694 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682678846769 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 92 " "No exact pin location assignment(s) for 2 pins of 92 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682678847096 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 " "The parameters of the PLL video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 and the PLL sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 and PLL video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682678847112 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 13 " "The value of the parameter \"M\" for the PLL atom video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 13" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682678847112 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682678847112 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 and PLL video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682678847112 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 19994 " "The value of the parameter \"Min Lock Period\" for the PLL atom video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 19994" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682678847112 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682678847112 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 and PLL video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682678847112 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 43329 " "The value of the parameter \"Max Lock Period\" for the PLL atom video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 43329" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1682678847112 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1682678847112 ""}  } { { "db/video_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/video_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 3495 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3516 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sys_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sys_pll_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1682678847112 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7ql1 " "Entity dcfifo_7ql1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682678847673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682678847673 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682678847673 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1682678847673 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682678847704 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682678847707 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682678847707 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682678847707 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1682678847707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1682678847708 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1682678847749 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1682678847750 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682678847750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682678847750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682678847750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.904    cmos_pclk " "  11.904    cmos_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682678847750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  41.666 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682678847750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682678847750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.384 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682678847750 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682678847750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682678848077 ""}  } { { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 12648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682678848077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682678848078 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sys_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 3516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682678848078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682678848078 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sys_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 3516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682678848078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682678848078 ""}  } { { "db/video_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/video_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 3495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682678848078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0\|fifo_aclr  " "Automatically promoted node frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0\|fifo_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682678848078 ""}  } { { "../rtl/sdram/frame_fifo_read.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_fifo_read.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 2893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682678848078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0\|fifo_aclr  " "Automatically promoted node frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0\|fifo_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682678848078 ""}  } { { "../rtl/sdram/frame_fifo_write.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/sdram/frame_fifo_write.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 2980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682678848078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682678848721 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682678848726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682678848726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682678848732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682678848741 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682678848750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682678848966 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682678848971 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682678848971 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1682678848989 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1682678848989 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682678848989 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 5 11 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682678848990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 13 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682678848990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 8 18 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682678848990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 23 4 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682678848990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 25 0 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682678848990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 13 1 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682678848990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 7 19 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682678848990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 4 22 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682678848990 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1682678848990 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682678848990 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/ip/pll/sys_pll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/sys_pll.v" 94 0 0 } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 98 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1682678849046 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/ip/pll/sys_pll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/sys_pll.v" 94 0 0 } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 98 0 0 } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1682678849047 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 0 " "PLL \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/video_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/video_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/ip/pll/video_pll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/video_pll.v" 90 0 0 } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 103 0 0 } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 2 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1682678849051 ""}  } { { "db/video_pll_altpll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/prj/db/video_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/ip/pll/video_pll.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/ip/pll/video_pll.v" 90 0 0 } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 103 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1682678849051 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682678849143 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682678849154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682678850081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682678851127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682678851174 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682678858671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682678858672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682678859517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682678862016 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682678862016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682678864559 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682678864559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682678864563 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.51 " "Total time spent on timing analysis during the Fitter is 3.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682678864807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682678864846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682678865455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682678865458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682678866129 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682678866978 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV E " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_scl 3.3-V LVTTL R12 " "Pin cmos_scl uses I/O standard 3.3-V LVTTL at R12" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_scl } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_sda 3.3-V LVTTL R13 " "Pin cmos_sda uses I/O standard 3.3-V LVTTL at R13" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_sda } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_sda" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL P14 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL M12 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL N14 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL L12 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL L13 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL L14 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL L11 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL K12 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL G16 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL J11 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL J16 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL J15 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL K16 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL K15 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL L16 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL L15 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL N13 " "Pin rst_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { rst_n } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key3 3.3-V LVTTL E16 " "Pin key3 uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { key3 } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL M15 " "Pin key1 uses I/O standard 3.3-V LVTTL at M15" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { key1 } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_pclk 3.3-V LVTTL R6 " "Pin cmos_pclk uses I/O standard 3.3-V LVTTL at R6" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_pclk } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pclk" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key2 3.3-V LVTTL M16 " "Pin key2 uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { key2 } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_href 3.3-V LVTTL T11 " "Pin cmos_href uses I/O standard 3.3-V LVTTL at T11" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_href } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_href" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[5\] 3.3-V LVTTL T12 " "Pin cmos_db\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_db[5] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[5\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[6\] 3.3-V LVTTL R10 " "Pin cmos_db\[6\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_db[6] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[6\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[7\] 3.3-V LVTTL T14 " "Pin cmos_db\[7\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_db[7] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[7\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[0\] 3.3-V LVTTL R11 " "Pin cmos_db\[0\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_db[0] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[0\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[1\] 3.3-V LVTTL T10 " "Pin cmos_db\[1\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_db[1] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[1\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[2\] 3.3-V LVTTL T9 " "Pin cmos_db\[2\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_db[2] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[2\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[3\] 3.3-V LVTTL R8 " "Pin cmos_db\[3\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_db[3] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[3\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[4\] 3.3-V LVTTL T13 " "Pin cmos_db\[4\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_db[4] } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[4\]" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_vsync 3.3-V LVTTL T7 " "Pin cmos_vsync uses I/O standard 3.3-V LVTTL at T7" {  } { { "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/edatools/quartus18/quartus/bin64/pin_planner.ppl" { cmos_vsync } } } { "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/edatools/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_vsync" } } } } { "../rtl/top.v" "" { Text "D:/PrjWorkspace/Dissertation/version/v3/rtl/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/PrjWorkspace/Dissertation/version/v3/prj/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682678867352 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1682678867352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PrjWorkspace/Dissertation/version/v3/prj/output_files/top.fit.smsg " "Generated suppressed messages file D:/PrjWorkspace/Dissertation/version/v3/prj/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682678867610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682678868909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 18:47:48 2023 " "Processing ended: Fri Apr 28 18:47:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682678868909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682678868909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682678868909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682678868909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682678870125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682678870134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 18:47:49 2023 " "Processing started: Fri Apr 28 18:47:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682678870134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682678870134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdram_ov5640_vga -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sdram_ov5640_vga -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682678870135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682678870564 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682678871055 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682678871077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682678871260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 18:47:51 2023 " "Processing ended: Fri Apr 28 18:47:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682678871260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682678871260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682678871260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682678871260 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682678871914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682678872635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682678872644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 18:47:52 2023 " "Processing started: Fri Apr 28 18:47:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682678872644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682678872644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_ov5640_vga -c top " "Command: quartus_sta sdram_ov5640_vga -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682678872644 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1682678872781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682678873247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682678873247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678873298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678873298 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7ql1 " "Entity dcfifo_7ql1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682678873734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682678873734 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682678873734 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1682678873734 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682678873760 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682678873762 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682678873762 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682678873762 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682678873762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1682678873762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682678873794 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682678873796 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682678873812 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682678874064 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682678874064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -68.861 " "Worst-case setup slack is -68.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -68.861           -1656.543 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -68.861           -1656.543 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.245               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.245               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.324               0.000 clk  " "    6.324               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.560               0.000 cmos_pclk  " "    6.560               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678874066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.418 " "Worst-case hold slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.418               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.451               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 cmos_pclk  " "    0.469               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678874086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.804 " "Worst-case recovery slack is 5.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.804               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.804               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678874091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.572 " "Worst-case removal slack is 2.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.572               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.572               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678874095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.693 " "Worst-case minimum pulse width slack is 4.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.693               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.693               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.644               0.000 cmos_pclk  " "    5.644               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.392               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.392               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.736               0.000 clk  " "    9.736               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678874099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678874099 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678875143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678875143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678875143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678875143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.250 ns " "Worst Case Available Settling Time: 13.250 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678875143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678875143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678875143 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678875143 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682678875143 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682678875149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682678875180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682678876224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682678876552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682678876623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682678876623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -61.938 " "Worst-case setup slack is -61.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.938           -1397.898 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -61.938           -1397.898 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.667               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.830               0.000 cmos_pclk  " "    6.830               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.269               0.000 clk  " "    7.269               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678876628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 cmos_pclk  " "    0.379               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk  " "    0.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.400               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678876657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.129 " "Worst-case recovery slack is 6.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.129               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.129               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678876667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.298 " "Worst-case removal slack is 2.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.298               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.298               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678876675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.669 " "Worst-case minimum pulse width slack is 4.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.669               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.669               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.527               0.000 cmos_pclk  " "    5.527               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.361               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.361               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.748               0.000 clk  " "    9.748               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678876682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678876682 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678877723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678877723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678877723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678877723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.678 ns " "Worst Case Available Settling Time: 13.678 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678877723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678877723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678877723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678877723 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682678877723 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682678877733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682678877967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682678877983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682678877983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.261 " "Worst-case setup slack is -21.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678877990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678877990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.261            -290.134 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -21.261            -290.134 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678877990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.572               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.572               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678877990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 cmos_pclk  " "    9.625               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678877990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.142               0.000 clk  " "   14.142               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678877990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678877990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.166               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 cmos_pclk  " "    0.178               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678878014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.050 " "Worst-case recovery slack is 8.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.050               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.050               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678878022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.154 " "Worst-case removal slack is 1.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.154               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678878030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.734 " "Worst-case minimum pulse width slack is 4.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.734               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.104               0.000 cmos_pclk  " "    5.104               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.426               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.426               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.261               0.000 clk  " "    9.261               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682678878038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682678878038 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678879032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678879032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678879032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678879032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.119 ns " "Worst Case Available Settling Time: 17.119 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678879032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678879032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678879032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682678879032 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682678879032 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682678879607 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682678879610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682678879760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 18:47:59 2023 " "Processing ended: Fri Apr 28 18:47:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682678879760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682678879760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682678879760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682678879760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682678881102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682678881110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 18:48:00 2023 " "Processing started: Fri Apr 28 18:48:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682678881110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682678881110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sdram_ov5640_vga -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sdram_ov5640_vga -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682678881110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682678881773 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vo D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_slow.vo in folder \"D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682678883004 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vo D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_slow.vo in folder \"D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682678883627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682678884452 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/ simulation " "Generated file top.vo in folder \"D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682678885078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_v_slow.sdo D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_v_slow.sdo in folder \"D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682678885685 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_v_slow.sdo D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_v_slow.sdo in folder \"D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682678886262 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682678886795 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"D:/PrjWorkspace/Dissertation/version/v3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682678887384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682678887500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 18:48:07 2023 " "Processing ended: Fri Apr 28 18:48:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682678887500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682678887500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682678887500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682678887500 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682678888209 ""}
