{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606768167186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606768167196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 15:29:27 2020 " "Processing started: Mon Nov 30 15:29:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606768167196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768167196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768167196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606768167913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606768167913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-behavior " "Found design unit 1: CPU-behavior" {  } { { "CPU.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768194802 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768194802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768194802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606768194918 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 3 8 CPU.vhd(134) " "VHDL Incomplete Partial Association warning at CPU.vhd(134): port or argument \"output\" has 3/8 unassociated elements" {  } { { "CPU.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 134 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1606768194940 "|CPU"}
{ "Warning" "WSGN_SEARCH_FILE" "memory_8_by_32.vhd 2 1 " "Using design file memory_8_by_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_8_by_32-behavior " "Found design unit 1: memory_8_by_32-behavior" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/memory_8_by_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768194959 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_8_by_32 " "Found entity 1: memory_8_by_32" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/memory_8_by_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768194959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606768194959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_8_by_32 memory_8_by_32:memory " "Elaborating entity \"memory_8_by_32\" for hierarchy \"memory_8_by_32:memory\"" {  } { { "CPU.vhd" "memory" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606768194961 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768194991 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768194991 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606768194991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:accumulator " "Elaborating entity \"reg\" for hierarchy \"reg:accumulator\"" {  } { { "CPU.vhd" "accumulator" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606768194991 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768195023 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768195023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606768195023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ArithmeticLogicUnit " "Elaborating entity \"alu\" for hierarchy \"alu:ArithmeticLogicUnit\"" {  } { { "CPU.vhd" "ArithmeticLogicUnit" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606768195024 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhd(19) " "VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606768195041 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhd(19) " "Inferred latch for \"output\[0\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195042 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhd(19) " "Inferred latch for \"output\[1\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195042 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhd(19) " "Inferred latch for \"output\[2\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195042 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhd(19) " "Inferred latch for \"output\[3\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195042 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhd(19) " "Inferred latch for \"output\[4\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195042 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhd(19) " "Inferred latch for \"output\[5\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195042 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhd(19) " "Inferred latch for \"output\[6\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195042 "|CPU|alu:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhd(19) " "Inferred latch for \"output\[7\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195042 "|CPU|alu:ArithmeticLogicUnit"}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.vhd 2 1 " "Using design file programcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behavior " "Found design unit 1: ProgramCounter-behavior" {  } { { "programcounter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/programcounter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768195056 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "programcounter.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/programcounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768195056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606768195056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606768195056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "twotoonemux.vhd 2 1 " "Using design file twotoonemux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoToOneMux-behavior " "Found design unit 1: TwoToOneMux-behavior" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768195088 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606768195088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606768195088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMux TwoToOneMux:MARmux " "Elaborating entity \"TwoToOneMux\" for hierarchy \"TwoToOneMux:MARmux\"" {  } { { "CPU.vhd" "MARmux" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/CPU.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606768195089 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output twotoonemux.vhd(19) " "VHDL Process Statement warning at twotoonemux.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606768195105 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] twotoonemux.vhd(19) " "Inferred latch for \"output\[0\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195105 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] twotoonemux.vhd(19) " "Inferred latch for \"output\[1\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195105 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] twotoonemux.vhd(19) " "Inferred latch for \"output\[2\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195105 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] twotoonemux.vhd(19) " "Inferred latch for \"output\[3\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195105 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] twotoonemux.vhd(19) " "Inferred latch for \"output\[4\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195105 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] twotoonemux.vhd(19) " "Inferred latch for \"output\[5\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195106 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] twotoonemux.vhd(19) " "Inferred latch for \"output\[6\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195106 "|CPU|TwoToOneMux:MARmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] twotoonemux.vhd(19) " "Inferred latch for \"output\[7\]\" at twotoonemux.vhd(19)" {  } { { "twotoonemux.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/twotoonemux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195106 "|CPU|TwoToOneMux:MARmux"}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \";\", or \":=\", or \"bus\", or \"register\" controlunit.vhd(28) " "VHDL syntax error at controlunit.vhd(28) near text \"<=\";  expecting \";\", or \":=\", or \"bus\", or \"register\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/controlunit.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195123 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606768195350 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 30 15:29:55 2020 " "Processing ended: Mon Nov 30 15:29:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606768195350 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606768195350 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606768195350 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768195350 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606768196113 ""}
