Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Feb 11 00:08:45 2024
| Host         : DESKTOP-LCJND1O running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                     8           
TIMING-18  Warning   Missing input or output delay             10          
XDCH-2     Warning   Same min and max delay values on IO port  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.718      -61.790                     10                  122        0.077        0.000                      0                  122        3.500        0.000                       0                    60  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk_pin        {0.000 4.000}        8.000           125.000         
virtual_clock  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             1.221        0.000                      0                  112        0.077        0.000                      0                  112        3.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk_pin             -0.496       -0.988                      2                    2        0.165        0.000                      0                    2  
clk_pin        virtual_clock       -7.718      -60.802                      8                    8        1.336        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.419ns (6.652%)  route 5.880ns (93.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 13.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.862     5.936    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.419     6.355 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[7]/Q
                         net (fo=1, routed)           5.880    12.234    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[7]
    SLICE_X1Y5           FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.659    13.424    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X1Y5           FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/C
                         clock pessimism              0.309    13.733    
                         clock uncertainty           -0.035    13.698    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.242    13.456    system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 0.419ns (7.529%)  route 5.146ns (92.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 13.413 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.862     5.936    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.419     6.355 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]/Q
                         net (fo=1, routed)           5.146    11.501    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[5]
    SLICE_X1Y19          FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.648    13.413    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X1Y19          FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/C
                         clock pessimism              0.309    13.722    
                         clock uncertainty           -0.035    13.687    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)       -0.239    13.448    system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.419ns (8.453%)  route 4.538ns (91.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.862     5.936    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.419     6.355 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[6]/Q
                         net (fo=1, routed)           4.538    10.892    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[6]
    SLICE_X1Y15          FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.653    13.418    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X1Y15          FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/C
                         clock pessimism              0.309    13.727    
                         clock uncertainty           -0.035    13.692    
    SLICE_X1Y15          FDRE (Setup_fdre_C_D)       -0.240    13.452    system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.670ns (16.498%)  route 3.391ns (83.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.046     6.120    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y131       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.518     6.638 f  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.886     9.523    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X111Y87        LUT5 (Prop_lut5_I1_O)        0.152     9.675 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.506    10.181    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.682    13.446    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X111Y87        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.323    13.769    
                         clock uncertainty           -0.035    13.734    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.255    13.479    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.479    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.668ns (17.550%)  route 3.138ns (82.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.046     6.120    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y131       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.518     6.638 f  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.661     9.298    system_i/uart_led_0/inst/meta_harden_rst_i0/rst_clk_rx
    SLICE_X111Y89        LUT1 (Prop_lut1_I0_O)        0.150     9.448 r  system_i/uart_led_0/inst/meta_harden_rst_i0/led_pipeline_reg[7]_i_1/O
                         net (fo=8, routed)           0.478     9.926    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[7]_0[0]
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.683    13.447    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[0]/C
                         clock pessimism              0.323    13.770    
                         clock uncertainty           -0.035    13.735    
    SLICE_X111Y88        FDRE (Setup_fdre_C_CE)      -0.413    13.322    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.668ns (17.550%)  route 3.138ns (82.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.046     6.120    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y131       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.518     6.638 f  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.661     9.298    system_i/uart_led_0/inst/meta_harden_rst_i0/rst_clk_rx
    SLICE_X111Y89        LUT1 (Prop_lut1_I0_O)        0.150     9.448 r  system_i/uart_led_0/inst/meta_harden_rst_i0/led_pipeline_reg[7]_i_1/O
                         net (fo=8, routed)           0.478     9.926    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[7]_0[0]
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.683    13.447    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]/C
                         clock pessimism              0.323    13.770    
                         clock uncertainty           -0.035    13.735    
    SLICE_X111Y88        FDRE (Setup_fdre_C_CE)      -0.413    13.322    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.668ns (17.550%)  route 3.138ns (82.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.046     6.120    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y131       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.518     6.638 f  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.661     9.298    system_i/uart_led_0/inst/meta_harden_rst_i0/rst_clk_rx
    SLICE_X111Y89        LUT1 (Prop_lut1_I0_O)        0.150     9.448 r  system_i/uart_led_0/inst/meta_harden_rst_i0/led_pipeline_reg[7]_i_1/O
                         net (fo=8, routed)           0.478     9.926    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[7]_0[0]
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.683    13.447    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[2]/C
                         clock pessimism              0.323    13.770    
                         clock uncertainty           -0.035    13.735    
    SLICE_X111Y88        FDRE (Setup_fdre_C_CE)      -0.413    13.322    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.668ns (17.550%)  route 3.138ns (82.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.046     6.120    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y131       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.518     6.638 f  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.661     9.298    system_i/uart_led_0/inst/meta_harden_rst_i0/rst_clk_rx
    SLICE_X111Y89        LUT1 (Prop_lut1_I0_O)        0.150     9.448 r  system_i/uart_led_0/inst/meta_harden_rst_i0/led_pipeline_reg[7]_i_1/O
                         net (fo=8, routed)           0.478     9.926    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[7]_0[0]
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.683    13.447    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[3]/C
                         clock pessimism              0.323    13.770    
                         clock uncertainty           -0.035    13.735    
    SLICE_X111Y88        FDRE (Setup_fdre_C_CE)      -0.413    13.322    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.668ns (17.550%)  route 3.138ns (82.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.046     6.120    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y131       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.518     6.638 f  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.661     9.298    system_i/uart_led_0/inst/meta_harden_rst_i0/rst_clk_rx
    SLICE_X111Y89        LUT1 (Prop_lut1_I0_O)        0.150     9.448 r  system_i/uart_led_0/inst/meta_harden_rst_i0/led_pipeline_reg[7]_i_1/O
                         net (fo=8, routed)           0.478     9.926    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[7]_0[0]
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.683    13.447    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]/C
                         clock pessimism              0.323    13.770    
                         clock uncertainty           -0.035    13.735    
    SLICE_X111Y88        FDRE (Setup_fdre_C_CE)      -0.413    13.322    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.668ns (17.550%)  route 3.138ns (82.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.046     6.120    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y131       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.518     6.638 f  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.661     9.298    system_i/uart_led_0/inst/meta_harden_rst_i0/rst_clk_rx
    SLICE_X111Y89        LUT1 (Prop_lut1_I0_O)        0.150     9.448 r  system_i/uart_led_0/inst/meta_harden_rst_i0/led_pipeline_reg[7]_i_1/O
                         net (fo=8, routed)           0.478     9.926    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[7]_0[0]
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.683    13.447    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]/C
                         clock pessimism              0.323    13.770    
                         clock uncertainty           -0.035    13.735    
    SLICE_X111Y88        FDRE (Setup_fdre_C_CE)      -0.413    13.322    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  3.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.344%)  route 0.356ns (71.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.634     1.720    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[2]/Q
                         net (fo=1, routed)           0.356     2.218    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[2]
    SLICE_X113Y107       FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.993     2.335    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y107       FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/C
                         clock pessimism             -0.261     2.074    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.066     2.140    system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.780%)  route 0.386ns (73.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.634     1.720    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[3]/Q
                         net (fo=1, routed)           0.386     2.247    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[3]
    SLICE_X113Y104       FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.994     2.336    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y104       FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/C
                         clock pessimism             -0.261     2.075    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.066     2.141    system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.455%)  route 0.098ns (34.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.635     1.721    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X110Y90        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/Q
                         net (fo=6, routed)           0.098     1.960    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.005    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_m_1[5]
    SLICE_X111Y90        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.907     2.249    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X111Y90        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                         clock pessimism             -0.515     1.734    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.091     1.825    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.633     1.719    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X110Y87        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.125     1.985    system_i/uart_led_0/inst/led_ctl_i0/D[4]
    SLICE_X110Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.906     2.248    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X110Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.066     1.802    system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/meta_harden_btn_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.345%)  route 0.264ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.719     1.806    system_i/uart_led_0/inst/meta_harden_btn_i0/clk_pin
    SLICE_X112Y101       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     1.970 r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.264     2.233    system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg_n_0
    SLICE_X112Y91        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.907     2.249    system_i/uart_led_0/inst/meta_harden_btn_i0/clk_pin
    SLICE_X112Y91        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_dst_reg/C
                         clock pessimism             -0.261     1.988    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.059     2.047    system_i/uart_led_0/inst/meta_harden_btn_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.633     1.719    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X110Y87        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.133     1.993    system_i/uart_led_0/inst/led_ctl_i0/D[0]
    SLICE_X110Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.906     2.248    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X110Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.070     1.806    system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.464%)  route 0.138ns (42.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.635     1.721    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X110Y90        FDSE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDSE (Prop_fdse_C_Q)         0.141     1.862 r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/Q
                         net (fo=8, routed)           0.138     2.000    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]
    SLICE_X112Y90        LUT2 (Prop_lut2_I1_O)        0.045     2.045 r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1/O
                         net (fo=1, routed)           0.000     2.045    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.907     2.249    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X112Y90        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y90        FDRE (Hold_fdre_C_D)         0.120     1.857    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.634     1.720    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X110Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/Q
                         net (fo=2, routed)           0.137     1.998    system_i/uart_led_0/inst/led_ctl_i0/char_data[4]
    SLICE_X111Y88        LUT3 (Prop_lut3_I2_O)        0.046     2.044 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.044    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[4]_i_1_n_0
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.906     2.248    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]/C
                         clock pessimism             -0.515     1.733    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.107     1.840    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.634     1.720    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y88        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]/Q
                         net (fo=1, routed)           0.156     2.017    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[1]
    SLICE_X113Y87        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.904     2.246    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y87        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/C
                         clock pessimism             -0.512     1.734    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.070     1.804    system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.452%)  route 0.162ns (46.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.633     1.719    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X113Y87        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/Q
                         net (fo=14, routed)          0.162     2.022    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[1]
    SLICE_X112Y87        LUT6 (Prop_lut6_I2_O)        0.045     2.067 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.067    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data[2]_i_1_n_0
    SLICE_X112Y87        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.904     2.246    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X112Y87        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                         clock pessimism             -0.514     1.732    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.121     1.853    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y87   system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -0.496ns,  Total Violation       -0.988ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_pin rise@8.000ns - virtual_clock rise@6.000ns)
  Data Path Delay:        8.066ns  (logic 1.463ns (18.143%)  route 6.603ns (81.857%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 6.000 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         input delay                  0.000     6.000    
    D19                                               0.000     6.000 r  btn_pin (IN)
                         net (fo=0)                   0.000     6.000    btn_pin
    D19                  IBUF (Prop_ibuf_I_O)         1.463     7.463 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           6.603    14.066    system_i/uart_led_0/inst/meta_harden_btn_i0/btn_pin
    SLICE_X112Y101       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.861    13.626    system_i/uart_led_0/inst/meta_harden_btn_i0/clk_pin
    SLICE_X112Y101       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    13.626    
                         clock uncertainty           -0.025    13.601    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)       -0.031    13.570    system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_pin rise@8.000ns - virtual_clock rise@6.000ns)
  Data Path Delay:        8.055ns  (logic 1.464ns (18.173%)  route 6.592ns (81.827%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 6.000 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         input delay                  0.000     6.000    
    D20                                               0.000     6.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     6.000    rst_pin
    D20                  IBUF (Prop_ibuf_I_O)         1.464     7.464 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           6.592    14.055    system_i/uart_led_0/inst/meta_harden_rst_i0/rst_pin
    SLICE_X112Y136       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.855    13.620    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y136       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000    13.620    
                         clock uncertainty           -0.025    13.595    
    SLICE_X112Y136       FDRE (Setup_fdre_C_D)       -0.031    13.564    system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         13.564    
                         arrival time                         -14.055    
  -------------------------------------------------------------------
                         slack                                 -0.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 1.393ns (19.718%)  route 5.672ns (80.282%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        6.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    D19                                               0.000    -0.500 r  btn_pin (IN)
                         net (fo=0)                   0.000    -0.500    btn_pin
    D19                  IBUF (Prop_ibuf_I_O)         1.393     0.893 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           5.672     6.565    system_i/uart_led_0/inst/meta_harden_btn_i0/btn_pin
    SLICE_X112Y101       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.058     6.132    system_i/uart_led_0/inst/meta_harden_btn_i0/clk_pin
    SLICE_X112Y101       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000     6.132    
                         clock uncertainty            0.025     6.157    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.243     6.400    system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.400    
                         arrival time                           6.565    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 1.393ns (19.610%)  route 5.713ns (80.390%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        6.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    D20                                               0.000    -0.500 r  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    D20                  IBUF (Prop_ibuf_I_O)         1.393     0.893 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           5.713     6.606    system_i/uart_led_0/inst/meta_harden_rst_i0/rst_pin
    SLICE_X112Y136       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.052     6.126    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y136       FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000     6.126    
                         clock uncertainty            0.025     6.151    
    SLICE_X112Y136       FDRE (Hold_fdre_C_D)         0.243     6.394    system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.394    
                         arrival time                           6.606    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  virtual_clock

Setup :            8  Failing Endpoints,  Worst Slack       -7.718ns,  Total Violation      -60.802ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.718ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@18.000ns - clk_pin rise@16.000ns)
  Data Path Delay:        5.563ns  (logic 4.037ns (72.575%)  route 1.526ns (27.425%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -6.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 18.000 - 18.000 ) 
    Source Clock Delay      (SCD):    6.131ns = ( 22.131 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   16.000    16.000 r  
    H16                                               0.000    16.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    16.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.057    22.131    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y104       FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.456    22.587 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           1.526    24.112    led_pins_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    27.693 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.693    led_pins[3]
    M14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     18.000    18.000 r  
                         ideal clock network latency
                                                      0.000    18.000    
                         clock pessimism              0.000    18.000    
                         clock uncertainty           -0.025    17.975    
                         output delay                 2.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -27.693    
  -------------------------------------------------------------------
                         slack                                 -7.718    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@18.000ns - clk_pin rise@16.000ns)
  Data Path Delay:        5.554ns  (logic 4.028ns (72.532%)  route 1.526ns (27.468%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -6.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 18.000 - 18.000 ) 
    Source Clock Delay      (SCD):    6.130ns = ( 22.130 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   16.000    16.000 r  
    H16                                               0.000    16.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    16.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.056    22.130    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y107       FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456    22.586 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           1.526    24.111    led_pins_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    27.684 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.684    led_pins[2]
    N16                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     18.000    18.000 r  
                         ideal clock network latency
                                                      0.000    18.000    
                         clock pessimism              0.000    18.000    
                         clock uncertainty           -0.025    17.975    
                         output delay                 2.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -27.684    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.663ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@18.000ns - clk_pin rise@16.000ns)
  Data Path Delay:        5.506ns  (logic 3.981ns (72.296%)  route 1.526ns (27.704%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -6.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 18.000 - 18.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 22.132 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   16.000    16.000 r  
    H16                                               0.000    16.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    16.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          2.058    22.132    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y147       FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.456    22.588 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           1.526    24.113    led_pins_OBUF[4]
    B20                  OBUF (Prop_obuf_I_O)         3.525    27.638 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.638    led_pins[4]
    B20                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     18.000    18.000 r  
                         ideal clock network latency
                                                      0.000    18.000    
                         clock pessimism              0.000    18.000    
                         clock uncertainty           -0.025    17.975    
                         output delay                 2.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -27.638    
  -------------------------------------------------------------------
                         slack                                 -7.663    

Slack (VIOLATED) :        -7.638ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@18.000ns - clk_pin rise@16.000ns)
  Data Path Delay:        5.679ns  (logic 4.013ns (70.673%)  route 1.665ns (29.327%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 18.000 - 18.000 ) 
    Source Clock Delay      (SCD):    5.935ns = ( 21.935 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   16.000    16.000 r  
    H16                                               0.000    16.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    16.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.861    21.935    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y87        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.456    22.391 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           1.665    24.056    led_pins_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    27.613 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.613    led_pins[1]
    P14                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     18.000    18.000 r  
                         ideal clock network latency
                                                      0.000    18.000    
                         clock pessimism              0.000    18.000    
                         clock uncertainty           -0.025    17.975    
                         output delay                 2.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -27.613    
  -------------------------------------------------------------------
                         slack                                 -7.638    

Slack (VIOLATED) :        -7.604ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@18.000ns - clk_pin rise@16.000ns)
  Data Path Delay:        5.645ns  (logic 3.986ns (70.610%)  route 1.659ns (29.390%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 18.000 - 18.000 ) 
    Source Clock Delay      (SCD):    5.935ns = ( 21.935 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   16.000    16.000 r  
    H16                                               0.000    16.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    16.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.861    21.935    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y87        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.456    22.391 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           1.659    24.050    led_pins_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    27.579 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.579    led_pins[0]
    R14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     18.000    18.000 r  
                         ideal clock network latency
                                                      0.000    18.000    
                         clock pessimism              0.000    18.000    
                         clock uncertainty           -0.025    17.975    
                         output delay                 2.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -27.579    
  -------------------------------------------------------------------
                         slack                                 -7.604    

Slack (VIOLATED) :        -7.532ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@18.000ns - clk_pin rise@16.000ns)
  Data Path Delay:        5.608ns  (logic 4.078ns (72.724%)  route 1.530ns (27.276%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 18.000 - 18.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 21.900 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   16.000    16.000 r  
    H16                                               0.000    16.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    16.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.826    21.900    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X1Y19          FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456    22.356 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           1.530    23.885    led_pins_OBUF[5]
    W8                   OBUF (Prop_obuf_I_O)         3.622    27.507 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.507    led_pins[5]
    W8                                                                r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     18.000    18.000 r  
                         ideal clock network latency
                                                      0.000    18.000    
                         clock pessimism              0.000    18.000    
                         clock uncertainty           -0.025    17.975    
                         output delay                 2.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -27.507    
  -------------------------------------------------------------------
                         slack                                 -7.532    

Slack (VIOLATED) :        -7.489ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@18.000ns - clk_pin rise@16.000ns)
  Data Path Delay:        5.559ns  (logic 4.030ns (72.486%)  route 1.530ns (27.514%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 18.000 - 18.000 ) 
    Source Clock Delay      (SCD):    5.905ns = ( 21.905 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   16.000    16.000 r  
    H16                                               0.000    16.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    16.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.831    21.905    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X1Y15          FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456    22.361 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           1.530    23.890    led_pins_OBUF[6]
    U8                   OBUF (Prop_obuf_I_O)         3.574    27.464 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.464    led_pins[6]
    U8                                                                r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     18.000    18.000 r  
                         ideal clock network latency
                                                      0.000    18.000    
                         clock pessimism              0.000    18.000    
                         clock uncertainty           -0.025    17.975    
                         output delay                 2.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -27.464    
  -------------------------------------------------------------------
                         slack                                 -7.489    

Slack (VIOLATED) :        -7.448ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@18.000ns - clk_pin rise@16.000ns)
  Data Path Delay:        5.511ns  (logic 3.982ns (72.246%)  route 1.530ns (27.754%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 18.000 - 18.000 ) 
    Source Clock Delay      (SCD):    5.912ns = ( 21.912 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   16.000    16.000 r  
    H16                                               0.000    16.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    16.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.838    21.912    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X1Y5           FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456    22.368 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           1.530    23.897    led_pins_OBUF[7]
    W6                   OBUF (Prop_obuf_I_O)         3.526    27.423 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000    27.423    led_pins[7]
    W6                                                                r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     18.000    18.000 r  
                         ideal clock network latency
                                                      0.000    18.000    
                         clock pessimism              0.000    18.000    
                         clock uncertainty           -0.025    17.975    
                         output delay                 2.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -27.423    
  -------------------------------------------------------------------
                         slack                                 -7.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 1.367ns (82.877%)  route 0.283ns (17.123%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.625     1.711    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X1Y5           FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.852 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.283     2.135    led_pins_OBUF[7]
    W6                   OBUF (Prop_obuf_I_O)         1.226     3.361 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.361    led_pins[7]
    W6                                                                r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 1.415ns (83.357%)  route 0.283ns (16.643%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.621     1.707    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X1Y15          FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.848 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.283     2.131    led_pins_OBUF[6]
    U8                   OBUF (Prop_obuf_I_O)         1.274     3.405 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.405    led_pins[6]
    U8                                                                r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 1.372ns (80.798%)  route 0.326ns (19.202%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.633     1.719    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y87        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.326     2.186    led_pins_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.417 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.417    led_pins[0]
    R14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 1.463ns (83.814%)  route 0.283ns (16.186%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.617     1.703    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X1Y19          FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.844 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.283     2.127    led_pins_OBUF[5]
    W8                   OBUF (Prop_obuf_I_O)         1.322     3.449 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.449    led_pins[5]
    W8                                                                r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 1.399ns (80.708%)  route 0.334ns (19.292%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.633     1.719    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y87        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.334     2.195    led_pins_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.453 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.453    led_pins[1]
    P14                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 1.367ns (82.971%)  route 0.281ns (17.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.719     1.806    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y147       FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.281     2.227    led_pins_OBUF[4]
    B20                  OBUF (Prop_obuf_I_O)         1.226     3.453 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.453    led_pins[4]
    B20                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 1.414ns (83.443%)  route 0.281ns (16.557%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.717     1.804    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y107       FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.281     2.225    led_pins_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.498 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.498    led_pins[2]
    N16                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 1.422ns (83.526%)  route 0.281ns (16.474%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.718     1.805    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y104       FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.281     2.226    led_pins_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.507 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.507    led_pins[3]
    M14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  1.482    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.084ns  (logic 0.000ns (0.000%)  route 4.084ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=1, routed)           4.084     4.084    system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/rxd_pin
    SLICE_X112Y91        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.685     5.449    system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/clk_pin
    SLICE_X112Y91        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.000ns (0.000%)  route 1.890ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=1, routed)           1.890     1.890    system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/rxd_pin
    SLICE_X112Y91        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.907     2.249    system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/clk_pin
    SLICE_X112Y91        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





