<profile>

<ReportVersion>
<Version>2022.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>mod_exp</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.978</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<<<<<<< HEAD:rsa_baseline/rsa_baseline_hls/solution1/syn/report/mod_exp_csynth.xml
<Best-caseLatency>785</Best-caseLatency>
<Average-caseLatency>100619</Average-caseLatency>
<Worst-caseLatency>267279</Worst-caseLatency>
<Best-caseRealTimeLatency>7.850 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.006 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.673 ms</Worst-caseRealTimeLatency>
<Interval-min>785</Interval-min>
<Interval-max>267279</Interval-max>
=======
<Best-caseLatency>783</Best-caseLatency>
<Average-caseLatency>100618</Average-caseLatency>
<Worst-caseLatency>267534</Worst-caseLatency>
<Best-caseRealTimeLatency>7.830 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.006 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.675 ms</Worst-caseRealTimeLatency>
<Interval-min>783</Interval-min>
<Interval-max>267534</Interval-max>
>>>>>>> origin/branch2:rsa_baseline/baseline/solution1/syn/report/mod_exp_csynth.xml
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_12_1>
<Slack>7.30</Slack>
<TripCount>
<range>
<min>1</min>
<max>256</max>
</range>
</TripCount>
<Latency>
<range>
<min>522</min>
<max>267273</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>5220</min>
<max>2672730</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>522</min>
<max>1042</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_12_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<DSP>200</DSP>
<<<<<<< HEAD:rsa_baseline/rsa_baseline_hls/solution1/syn/report/mod_exp_csynth.xml
<FF>23363</FF>
<LUT>18741</LUT>
=======
<FF>7100</FF>
<LUT>4774</LUT>
>>>>>>> origin/branch2:rsa_baseline/baseline/solution1/syn/report/mod_exp_csynth.xml
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>mod_exp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>mod_exp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>mod_exp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>mod_exp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>mod_exp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>mod_exp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>mod_exp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>base_r</name>
<Object>base_r</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>exp</name>
<Object>exp</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>mod_r</name>
<Object>mod_r</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
