/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module b06(eql, clock, enable_count, ackout, reset, cont_eql, uscite, cc_mux);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  output ackout;
  wire ackout;
  output [2:1] cc_mux;
  wire [2:1] cc_mux;
  input clock;
  wire clock;
  input cont_eql;
  wire cont_eql;
  output enable_count;
  wire enable_count;
  input eql;
  wire eql;
  input reset;
  wire reset;
  output [2:1] uscite;
  wire [2:1] uscite;
  dffsre _12_ (
    .C(clock),
    .D(_00_),
    .E(1'b1),
    .Q(_08_),
    .R(_11_),
    .S(1'b1)
  );
  dffsre _13_ (
    .C(clock),
    .D(_01_),
    .E(1'b1),
    .Q(_09_),
    .R(_11_),
    .S(1'b1)
  );
  dffsre _14_ (
    .C(clock),
    .D(_02_),
    .E(1'b1),
    .Q(_10_),
    .R(_11_),
    .S(1'b1)
  );
  dffsre _15_ (
    .C(clock),
    .D(_03_),
    .E(1'b1),
    .Q(cc_mux[1]),
    .R(_11_),
    .S(1'b1)
  );
  dffsre _16_ (
    .C(clock),
    .D(_04_),
    .E(1'b1),
    .Q(cc_mux[2]),
    .R(_11_),
    .S(1'b1)
  );
  dffsre _17_ (
    .C(clock),
    .D(_05_),
    .E(1'b1),
    .Q(ackout),
    .R(_11_),
    .S(1'b1)
  );
  dffsre _18_ (
    .C(clock),
    .D(_06_),
    .E(1'b1),
    .Q(uscite[1]),
    .R(_11_),
    .S(1'b1)
  );
  dffsre _19_ (
    .C(clock),
    .D(_07_),
    .E(1'b1),
    .Q(uscite[2]),
    .R(_11_),
    .S(1'b1)
  );
  assign _04_ = 16'b1010001110111000 >> { _08_, _10_, _09_, eql };
  assign _05_ = 32'd16842751 >> { cont_eql, _09_, _10_, eql, _08_ };
  assign _06_ = 16'b1110000111111111 >> { eql, _09_, _08_, _10_ };
  assign _02_ = 16'b1010101100010000 >> { _10_, _08_, _09_, eql };
  assign _03_ = 16'b0011111011111101 >> { _10_, eql, _09_, _08_ };
  assign _00_ = 16'b0111010101010011 >> { _08_, _09_, _10_, eql };
  assign _01_ = 16'b1010000110111000 >> { _10_, _09_, _08_, eql };
  assign _07_ = 16'b1100000100000000 >> { _10_, _09_, eql, _08_ };
  assign _11_ = 2'b01 >> reset;
  assign enable_count = ackout;
endmodule
