#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Oct 15 15:04:22 2025
# Process ID: 2373372
# Current directory: /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1
# Command line: vivado
# Log file: /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/vivado.log
# Journal file: /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/vivado.jou
# Running On: dhcp-172-31-205-022.mobile.uci.edu, OS: Linux, CPU Frequency: 863.400 MHz, CPU Physical cores: 24, Host memory: 16427 MB
#-----------------------------------------------------------
start_gui
open_project /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_CNN4HW.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_CS_fsm}} 
current_wave_config {Untitled 1}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/layer2_out_full_n}} 
current_wave_config {Untitled 1}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_sig_allocacmp_indvar_flatten_load}} 
restart
run 300us
close_sim
close_sim
close_sim -force
launch_simulation
source tb_CNN4HW.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_sig_allocacmp_indvar_flatten_load}} 
current_wave_config {Untitled 2}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_CS_fsm}} 
current_wave_config {Untitled 2}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/layer2_out_full_n}} 
current_wave_config {Untitled 2}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_block_pp0_stage1_subdone}} 
current_wave_config {Untitled 2}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_condition_exit_pp0_iter0_stage1}} 
current_wave_config {Untitled 2}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s_fu_146_ap_start}} 
current_wave_config {Untitled 2}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s_fu_146_ap_done}} 
restart
run 100us
close_sim
close_sim -force
launch_simulation -mode post-synthesis -type functional
source tb_CNN4HW.tcl
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_sig_allocacmp_indvar_flatten_load}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_sig_allocacmp_indvar_flatten_load}}
run 100us
launch_simulation
source tb_CNN4HW.tcl
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_sig_allocacmp_indvar_flatten_load}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_CS_fsm}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/layer2_out_full_n}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_block_pp0_stage1_subdone}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_condition_exit_pp0_iter0_stage1}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s_fu_146_ap_start}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s_fu_146_ap_done}}
run 200us
restart
run 200us
close_sim
close_sim -force
launch_simulation
source tb_CNN4HW.tcl
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_sig_allocacmp_indvar_flatten_load}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_CS_fsm}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/layer2_out_full_n}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_block_pp0_stage1_subdone}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_condition_exit_pp0_iter0_stage1}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s_fu_146_ap_start}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s_fu_146_ap_done}}
restart
run 200us
restart
run 200us
current_sim simulation_3
close_sim
close_sim
close_sim -f
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset hls_cnn_2d_100s_0 -vlnv xilinx.com:hls:hls_cnn_2d_100s:1.0 [get_ips  hls_cnn_2d_100s_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hls_cnn_2d_100s_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0.xci]
catch { config_ip_cache -export [get_ips -all hls_cnn_2d_100s_0] }
export_ip_user_files -of_objects [get_files /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0.xci]
launch_runs hls_cnn_2d_100s_0_synth_1 -jobs 30
wait_on_run hls_cnn_2d_100s_0_synth_1
export_simulation -of_objects [get_files /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0.xci] -directory /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/sim_scripts -ip_user_files_dir /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files -ipstatic_source_dir /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.cache/compile_simlib/modelsim} {questa=/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.cache/compile_simlib/questa} {xcelium=/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.cache/compile_simlib/xcelium} {vcs=/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.cache/compile_simlib/vcs} {riviera=/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 30
wait_on_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source tb_CNN4HW.tcl
restart
run 100us
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_sig_allocacmp_indvar_flatten_load}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_CS_fsm}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/layer2_out_full_n}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_block_pp0_stage1_subdone}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/ap_condition_exit_pp0_iter0_stage1}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s_fu_146_ap_start}}
add_wave {{/tb_CNN4HW/uut/hls_cnn_inst/inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s_fu_146_ap_done}}
restart
run 300us
close_sim -f
reset_run synth_1
launch_runs synth_1 -jobs 30
wait_on_run synth_1
launch_simulation
source tb_CNN4HW.tcl
restart
run 100us
close_sim
launch_simulation
source tb_CNN4HW.tcl
restart
run 100us
close_sim
launch_simulation
source tb_CNN4HW.tcl
restart
run 100us
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
refresh_design
launch_simulation
source tb_CNN4HW.tcl
restart
run 100us
close_sim
delete_fileset [ get_filesets sim_2 ]
file delete -force /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW_stream.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW_stream.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW_stream.v
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
add_files -fileset sim_2 -norecurse -scan_for_includes /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW_stream.v
import_files -fileset sim_2 -norecurse /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW_stream.v
update_compile_order -fileset sim_2
current_fileset -simset [ get_filesets sim_2 ]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_CNN4HW_stream [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_2
launch_simulation -simset [get_filesets sim_2 ]
source tb_CNN4HW_stream.tcl
restart
run 100ms
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source tb_CNN4HW_stream.tcl
restart
run 100us
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source tb_CNN4HW_stream.tcl
restart
run 100us
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source tb_CNN4HW_stream.tcl
restart
rim 100us
run 100us
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source tb_CNN4HW_stream.tcl
run 100us
close_sim
close_sim -f
launch_simulation -simset [get_filesets sim_2 ]
source tb_CNN4HW_stream.tcl
run 100us
close_sim
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
source tb_CNN4HW.tcl
run 50us
