
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098579                       # Number of seconds simulated
sim_ticks                                 98579486799                       # Number of ticks simulated
final_tick                               611188689687                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156505                       # Simulator instruction rate (inst/s)
host_op_rate                                   198660                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1830785                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378852                       # Number of bytes of host memory used
host_seconds                                 53845.47                       # Real time elapsed on the host
sim_insts                                  8427102044                       # Number of instructions simulated
sim_ops                                   10696914425                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3261824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2733568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       984064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1703040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3262976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3267968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1702912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2740608                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19696768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3863936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3863936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25483                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21356                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7688                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13305                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        25492                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        25531                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13304                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        21411                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                153881                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           30187                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                30187                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33088263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27729582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9982442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17275805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        51938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33099949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        55833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     33150588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        45446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17274507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27800997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               199805950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50639                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45446                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        51938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        55833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        45446                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             403816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39196146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39196146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39196146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33088263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27729582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9982442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17275805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        51938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33099949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        55833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     33150588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        45446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17274507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27800997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              239002096                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               236401648                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17542732                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15829654                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       922375                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6802494                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6285965                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          970587                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40940                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186168659                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110311782                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17542732                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7256552                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21824387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2888622                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      12102115                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10685366                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       926902                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222038266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.582841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.900417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200213879     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          780970      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1594460      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          672202      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3631565      1.64%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3231263      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          631079      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1305296      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9977552      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222038266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074207                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466629                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184937807                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13344298                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21744391                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        69145                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1942619                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539539                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          487                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129352927                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2701                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1942619                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185138438                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       11717549                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       972026                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21629300                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       638328                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129284588                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          328                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        287587                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       223570                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8830                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151776114                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608935648                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608935648                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17053250                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15009                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7575                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1550750                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30520353                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15440090                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       140273                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       747652                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129036725                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15054                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124121863                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        67742                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9864489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23544411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           75                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222038266                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.559011                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.354345                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177764313     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13354613      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10903256      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4710906      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5933875      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5711737      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3243162      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256369      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       160035      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222038266                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314094     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2425862     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        70451      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77861114     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083069      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29765880     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15404368     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124121863                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525047                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2810407                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022642                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    473160141                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138919497                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123065686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126932270                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223612                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1172310                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          461                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94754                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10974                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1942619                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11310267                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       184055                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129051858                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1250                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30520353                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15440090                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7576                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        122299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          103                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       540532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541074                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1081606                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123253629                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29666582                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       868234                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45069311                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16151136                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402729                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521374                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123068990                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123065686                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66470791                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        131022003                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520579                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507325                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11548975                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       942688                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    220095647                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533933                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356108                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177427300     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15610100      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7310394      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7214215      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1971184      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8343696      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626630      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457185      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1134943      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    220095647                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1134943                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           348025748                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260073511                       # The number of ROB writes
system.switch_cpus0.timesIdled                4053872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               14363382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.364016                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.364016                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.423009                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.423009                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609365395                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142909806                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154061045                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus1.numCycles               236401648                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18254285                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     14930067                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1782381                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7506266                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7192298                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1876374                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79071                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    177067237                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             103621241                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18254285                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9068672                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21709601                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5192276                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4840001                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10889767                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1794866                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    206987838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.961245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       185278237     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1178751      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1857677      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2962051      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1223104      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1365206      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1461634      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          952536      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10708642      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    206987838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077217                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438327                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       175427652                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6492924                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21641966                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54733                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3370560                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2992077                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          441                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     126525296                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2841                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3370560                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       175698094                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1665634                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4045433                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21429537                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       778577                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     126449566                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        20254                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        216889                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       291822                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        40455                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    175562724                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    588246536                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    588246536                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    149764282                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25798442                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32043                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17563                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2332224                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12043430                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6471808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       195845                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1472857                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         126274607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32129                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        119477921                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       148637                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16025041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35848639                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2925                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    206987838                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577222                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269651                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    156611378     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20221480      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11051208      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7538431      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7052712      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2023109      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1583568      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       536685      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       369267      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    206987838                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          27848     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         85753     38.69%     51.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108031     48.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    100094448     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1890887      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14480      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11038017      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6440089      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     119477921                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505402                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             221632                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001855                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    446313949                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    142333068                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117556233                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     119699553                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       359690                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2159004                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          347                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1324                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       188342                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7446                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3370560                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1077306                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107594                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    126306852                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50939                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12043430                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6471808                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17544                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         79260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1324                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1039688                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1019952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2059640                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    117774142                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10379072                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1703779                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  116                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16817594                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16574141                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6438522                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498195                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             117556994                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117556233                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68736668                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        179603638                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497273                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382713                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     87972256                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107830698                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18476504                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1819956                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    203617278                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    159843617     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21201107     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8252462      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4444784      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3328317      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1858283      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1149622      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1024788      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2514298      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    203617278                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     87972256                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107830698                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16167892                       # Number of memory references committed
system.switch_cpus1.commit.loads              9884426                       # Number of loads committed
system.switch_cpus1.commit.membars              14570                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15478796                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         97163201                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2190461                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2514298                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           327409597                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          255985169                       # The number of ROB writes
system.switch_cpus1.timesIdled                2860957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               29413810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           87972256                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107830698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     87972256                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.687230                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.687230                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372130                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372130                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       531080702                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      162957323                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      118009951                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29178                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus2.numCycles               236401648                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19230498                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15736346                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1878404                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7879198                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7561525                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1982012                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85154                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    185060288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             107566941                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19230498                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9543537                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22442354                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5136414                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4969142                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          456                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11324290                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1880235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    215705866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.954531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       193263512     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1039806      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1653779      0.77%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2250417      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2316963      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1957770      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1099535      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1633183      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10490901      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    215705866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081347                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455018                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       183162643                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6883447                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22400508                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26020                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3233245                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3164458                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          370                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     132010447                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1953                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3233245                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       183662810                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1341821                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4377737                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21932195                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1158055                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     131966429                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        168001                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       499166                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    184109266                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    613946711                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    613946711                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159498624                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        24610637                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32560                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16880                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3424000                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12359218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6690570                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        78747                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1604091                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         131814415                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        125115722                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17042                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     14691564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     35224733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1057                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    215705866                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580029                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.271213                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    162775954     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21756933     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11014533      5.11%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8322178      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6549951      3.04%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2652226      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1651814      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       866845      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       115432      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    215705866                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23988     11.38%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79941     37.93%     49.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       106853     50.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    105233854     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1870184      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15677      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11326078      9.05%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6669929      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     125115722                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.529251                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             210782                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001685                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    466165134                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    146539166                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    123247036                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     125326504                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       256940                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1997895                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          516                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        99126                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3233245                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1066279                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       112476                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    131847222                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12359218                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6690570                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16883                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         94749                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          516                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1089320                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1061405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2150725                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    123396191                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10658253                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1719531                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17327924                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17529567                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6669671                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521977                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             123247245                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            123247036                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         70752178                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        190719660                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521346                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370975                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92977066                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114406911                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     17440324                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1902090                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    212472621                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538455                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386995                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    165533556     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23271510     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8787080      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4184965      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3538006      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2018579      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1774695      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       800583      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2563647      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    212472621                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92977066                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114406911                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16952764                       # Number of memory references committed
system.switch_cpus2.commit.loads             10361320                       # Number of loads committed
system.switch_cpus2.commit.membars              15774                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16497622                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103079262                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2355882                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2563647                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           341755572                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          266927776                       # The number of ROB writes
system.switch_cpus2.timesIdled                2805083                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20695782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92977066                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114406911                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92977066                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.542580                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.542580                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393301                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393301                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       555334353                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      171672735                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      122351125                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31590                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus3.numCycles               236401643                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        17387206                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15517624                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1380950                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     11555822                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11326951                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1044964                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        41547                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    183546106                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              98753303                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           17387206                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12371915                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22011537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4536592                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4293197                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11103282                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1355318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    212998692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.760269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       190987155     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3351935      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1694395      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3314815      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1067246      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3064001      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          484791      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          786719      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         8247635      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    212998692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073549                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.417735                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       181646183                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6235598                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         21967911                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        17444                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3131552                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1649064                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        16300                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     110494040                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        30925                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3131552                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       181861727                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3940486                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1627844                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21763939                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       673140                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     110337768                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         85290                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       523016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    144625473                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    500101230                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    500101230                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    117329850                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        27295623                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        14844                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         7514                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1522487                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19865746                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3243122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20709                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       739074                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         109768544                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        14898                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        102789932                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        66283                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     19777400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     40533493                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    212998692                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482585                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.095635                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    167938231     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14188906      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     15071487      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8754448      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      4515850      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1131699      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1340283      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        31189      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        26599      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    212998692                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         172125     57.24%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         70198     23.34%     80.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        58384     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     80621219     78.43%     78.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       807480      0.79%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         7331      0.01%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     18138434     17.65%     96.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3215468      3.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     102789932                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434811                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             300707                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    418945546                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    129561114                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    100189228                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     103090639                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        80669                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4033879                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          282                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        80626                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3131552                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3132628                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        83454                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    109783515                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         9938                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19865746                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3243122                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         7511                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         36873                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1717                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          282                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       930125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       534324                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1464449                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    101492857                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     17882515                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1297075                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   73                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21097808                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        15426432                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3215293                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.429324                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             100212098                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            100189228                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         60616248                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        132134720                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423809                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458746                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     79805765                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     89869664                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19917933                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        14788                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1372228                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    209867140                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.428222                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297865                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    176393860     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     13157751      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8445697      4.02%     94.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2663252      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4410564      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       862176      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       546467      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       500159      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2887214      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    209867140                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     79805765                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      89869664                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18994363                       # Number of memory references committed
system.switch_cpus3.commit.loads             15831867                       # Number of loads committed
system.switch_cpus3.commit.membars               7378                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          13786858                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         78545086                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1125892                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2887214                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           316767224                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          222709217                       # The number of ROB writes
system.switch_cpus3.timesIdled                4085902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               23402951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           79805765                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             89869664                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     79805765                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.962213                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.962213                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337585                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337585                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       471720513                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      130559748                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      117315023                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         14774                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus4.numCycles               236401648                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        17547128                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15833929                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       919148                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      6571795                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         6276648                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          970154                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        40740                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    186068743                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             110347660                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           17547128                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      7246802                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21823268                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        2888451                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      12278913                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10677419                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       923466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    222117232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.582808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.900598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       200293964     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          779271      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1593680      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          670382      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         3628723      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3229118      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          627576      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1308203      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9986315      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    222117232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074226                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466780                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       184805977                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     13553188                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21743205                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        69036                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       1945820                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1539848                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          488                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     129390269                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2706                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       1945820                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       185009892                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       11918451                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       970029                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21625099                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       647935                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     129321818                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          272                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        295061                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       226436                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         6690                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    151816790                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    609106369                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    609106369                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    134725889                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        17090901                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        15011                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7576                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1575177                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     30519888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     15439879                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       140465                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       746501                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         129072860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        15057                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        124114945                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        68199                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      9917704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     23766485                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           74                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    222117232                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558781                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.354200                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    177853679     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     13346032      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10900041      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      4709431      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5936709      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      5711644      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      3242714      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       256658      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       160324      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    222117232                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         314090     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       2425440     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        70480      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     77852777     62.73%     62.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1084203      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     29765830     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     15404703     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     124114945                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525017                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            2810010                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022640                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    473225331                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    139008851                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    123059129                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     126924955                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       223107                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1170815                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          470                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         3233                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        94018                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        10969                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       1945820                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       11502247                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       187301                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    129087990                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1246                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     30519888                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     15439879                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7577                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        124245                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          104                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         3233                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       536147                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       542005                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1078152                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    123248554                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     29665917                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       866391                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   73                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            45069091                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16149371                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          15403174                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521352                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             123062492                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            123059129                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         66463873                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        131033038                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520551                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507230                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100002742                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    117519459                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     11582506                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        14983                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       939315                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    220171412                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533763                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.356007                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    177504817     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     15608924      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      7308931      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      7215067      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      1971449      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      8342007      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       626517      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       457061      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1136639      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    220171412                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100002742                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     117519459                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              44694934                       # Number of memory references committed
system.switch_cpus4.commit.loads             29349073                       # Number of loads committed
system.switch_cpus4.commit.membars               7480                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15519102                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        104502771                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1138210                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1136639                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           348136439                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          260149936                       # The number of ROB writes
system.switch_cpus4.timesIdled                4048603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               14284416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100002742                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            117519459                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100002742                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.363952                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.363952                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.423020                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.423020                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       609328988                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      142899330                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      154095293                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         14960                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus5.numCycles               236401648                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        17565645                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15849667                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       923277                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      6859128                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6290527                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          971618                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        40993                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    186399903                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             110461793                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           17565645                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7262145                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             21849975                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        2892473                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      11997154                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10698525                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       927883                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    222193061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.583212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.901035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       200343086     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          780408      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1596275      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          671370      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3634322      1.64%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3235423      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          632241      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1308836      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9991100      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    222193061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074304                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467263                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       185155788                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     13252724                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21769967                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        69042                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       1945534                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1542118                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          495                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     129524593                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2750                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       1945534                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       185358391                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       11611216                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       982824                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21652854                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       642236                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     129456665                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          409                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        289513                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       225460                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         7323                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    151981663                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    609742569                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    609742569                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    134901800                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        17079857                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15038                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7594                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1565626                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     30557775                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     15460853                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       139847                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       750773                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         129209829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15083                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        124284627                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        67950                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      9876983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     23591386                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    222193061                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.559354                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354625                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    177856973     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     13374504      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10919913      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      4718281      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5942593      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      5716217      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3248211      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       256221      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       160148      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    222193061                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         314346     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2428072     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        70625      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     77962979     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1084572      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7442      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     29804509     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     15425125     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     124284627                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525735                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            2813043                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022634                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    473643308                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    139105112                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    123228921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     127097670                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       223339                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1171495                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          473                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3222                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        95504                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        10982                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       1945534                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       11203032                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       184905                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    129224995                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1240                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     30557775                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     15460853                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7595                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        122723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          116                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3222                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       540319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       542223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1082542                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    123417155                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     29704926                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       867472                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            45128421                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16172309                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          15423495                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.522066                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             123232228                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            123228921                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         66556024                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        131192787                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521269                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507315                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100132055                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    117671638                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     11567243                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        14999                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       943614                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    220247527                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534270                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356474                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    177522284     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     15631827      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7319894      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7222838      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      1975128      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      8353621      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       627008      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       458572      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1136355      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    220247527                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100132055                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     117671638                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              44751621                       # Number of memory references committed
system.switch_cpus5.commit.loads             29386277                       # Number of loads committed
system.switch_cpus5.commit.membars               7488                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15539254                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        104638150                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1139734                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1136355                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           348349754                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          260423486                       # The number of ROB writes
system.switch_cpus5.timesIdled                4057725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               14208587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100132055                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            117671638                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100132055                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.360899                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.360899                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423567                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423567                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       610170645                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      143101423                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      154268329                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         14976                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus6.numCycles               236401648                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        17382779                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15514777                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1381667                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     11526721                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        11325632                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1044100                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        41572                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    183528893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              98732005                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           17382779                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     12369732                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             22009224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        4537163                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4295945                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11102902                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1356299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    212981756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.519497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.760075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       190972532     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3352205      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1695377      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3316292      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1067609      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3062264      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          484365      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          785313      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         8245799      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    212981756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073531                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.417645                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       181627918                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6239152                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21965685                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        17611                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3131386                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1647647                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        16309                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     110468167                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        30968                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3131386                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       181843718                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3943931                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1627938                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21761841                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       672938                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     110312397                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         85400                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       522743                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    144590959                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    499991935                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    499991935                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    117298330                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27292609                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        14830                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         7502                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1522188                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     19866838                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3241841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        20347                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       738705                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         109745936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        14882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        102770253                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        66074                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     19778104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     40524828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    212981756                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.482531                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.095624                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    167932706     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14184484      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     15065443      7.07%     92.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8753068      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      4517046      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1131219      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1339814      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        31292      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        26684      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    212981756                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         171968     57.23%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         70099     23.33%     80.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        58429     19.44%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     80603966     78.43%     78.43% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       806977      0.79%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         7328      0.01%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     18137662     17.65%     96.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3214320      3.13%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     102770253                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.434727                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             300496                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002924                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    418888832                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    129539196                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    100167318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     103070749                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        80375                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4037174                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          279                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        80593                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3131386                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3134801                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        83507                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    109760904                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        13035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     19866838                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3241841                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         7500                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         36927                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1706                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          279                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       929819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       535389                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1465208                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    101472333                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     17882607                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1297920                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21096735                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        15424184                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3214128                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.429237                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             100189923                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            100167318                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         60603693                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        132093439                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.423717                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.458794                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     79787254                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     89847109                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19917768                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        14779                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1372948                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    209850370                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.428148                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297766                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    176387361     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     13152693      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8442083      4.02%     94.34% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2662550      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4410114      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       863007      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       546456      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       500475      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2885631      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    209850370                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     79787254                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      89847109                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18990907                       # Number of memory references committed
system.switch_cpus6.commit.loads             15829659                       # Number of loads committed
system.switch_cpus6.commit.membars               7374                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          13783608                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         78524833                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1125458                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2885631                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           316729317                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          222663597                       # The number of ROB writes
system.switch_cpus6.timesIdled                4086282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               23419892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           79787254                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             89847109                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     79787254                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.962900                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.962900                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.337507                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.337507                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       471628711                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      130525433                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      117291753                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         14764                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus7.numCycles               236401648                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18302177                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     14969064                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1788963                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7541471                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7215138                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1881738                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        79232                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    177610541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             103892961                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18302177                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9096876                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             21767099                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5205699                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4804982                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10923516                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1801238                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    207560390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.961026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       185793291     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1180840      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1864437      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2970236      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1225693      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1368421      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1467850      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          956438      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10733184      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    207560390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077420                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439476                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       175965763                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6462757                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21699920                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        54622                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3377325                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3000046                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          445                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     126855784                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2864                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3377325                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       176237006                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1660765                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4015305                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21486631                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       783355                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     126780052                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        24260                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        216062                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       292914                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        43960                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    176027829                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    589782407                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    589782407                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    150193672                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        25834157                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        32119                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        17596                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2339546                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12071520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6490018                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       195849                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1477869                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         126604940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        32214                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        119799908                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       148966                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16042559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     35889670                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         2928                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    207560390                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577181                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269557                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    157039895     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     20286507      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11080382      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7561534      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7068874      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2026413      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1587694      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       538418      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       370673      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    207560390                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          27838     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         85352     38.54%     51.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       108268     48.89%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    100363290     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1895876      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        14521      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11068688      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6457533      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     119799908                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.506764                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             221458                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001849                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    447530630                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    142681002                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    117874478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     120021366                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       357762                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2158817                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          348                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1318                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       188589                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7490                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3377325                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1060265                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       107567                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    126637274                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        49665                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12071520                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6490018                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        17587                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         79051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1318                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1044946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1020983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2065929                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    118092721                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10408167                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1707187                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            16864039                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16619490                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6455872                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499543                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             117875269                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            117874478                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         68919064                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        180062624                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.498620                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382751                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     88224443                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    108139686                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18497871                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        29286                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1826614                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    204183065                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529621                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.382777                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    160281246     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     21263862     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8276213      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4459139      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3337583      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1864813      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1150618      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1028852      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2520739      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    204183065                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     88224443                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     108139686                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16214132                       # Number of memory references committed
system.switch_cpus7.commit.loads              9912703                       # Number of loads committed
system.switch_cpus7.commit.membars              14612                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15523122                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         97441617                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2196724                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2520739                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           328299298                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          256652635                       # The number of ROB writes
system.switch_cpus7.timesIdled                2870621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               28841258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           88224443                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            108139686                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     88224443                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.679548                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.679548                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373197                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373197                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       532523161                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      163401530                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      118321481                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         29258                       # number of misc regfile writes
system.l20.replacements                         25522                       # number of replacements
system.l20.tagsinuse                      4095.907594                       # Cycle average of tags in use
system.l20.total_refs                          375510                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29618                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.678439                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.103036                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.703140                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3350.164378                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           730.937039                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001148                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.817911                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.178451                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46511                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46512                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18952                       # number of Writeback hits
system.l20.Writeback_hits::total                18952                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46580                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46581                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46580                       # number of overall hits
system.l20.overall_hits::total                  46581                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25482                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25521                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25483                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25522                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25483                       # number of overall misses
system.l20.overall_misses::total                25522                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     36637207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  13245167428                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    13281804635                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       300907                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       300907                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     36637207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  13245468335                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     13282105542                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     36637207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  13245468335                       # number of overall miss cycles
system.l20.overall_miss_latency::total    13282105542                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        71993                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72033                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18952                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18952                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           70                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               70                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72063                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72103                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72063                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72103                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.353951                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.354296                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.014286                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.014286                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353621                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.353966                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353621                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.353966                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 939415.564103                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519785.237736                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 520426.497198                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       300907                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       300907                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 939415.564103                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519776.648550                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 520417.896011                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 939415.564103                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519776.648550                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 520417.896011                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4664                       # number of writebacks
system.l20.writebacks::total                     4664                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25482                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25521                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25483                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25522                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25483                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25522                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     33834540                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  11414792674                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  11448627214                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       229107                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       229107                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     33834540                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  11415021781                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11448856321                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     33834540                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  11415021781                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11448856321                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.353951                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.354296                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.014286                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.014286                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353621                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.353966                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353621                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.353966                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 867552.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447955.132015                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 448596.340817                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       229107                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       229107                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 867552.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447946.544010                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 448587.740812                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 867552.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447946.544010                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 448587.740812                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         21395                       # number of replacements
system.l21.tagsinuse                      4095.568579                       # Cycle average of tags in use
system.l21.total_refs                          399662                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25491                       # Sample count of references to valid blocks.
system.l21.avg_refs                         15.678553                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.332931                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.597025                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2561.600240                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1485.038382                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009114                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002831                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.625391                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.362558                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        42651                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42652                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13669                       # number of Writeback hits
system.l21.Writeback_hits::total                13669                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          119                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  119                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        42770                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42771                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        42770                       # number of overall hits
system.l21.overall_hits::total                  42771                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        21355                       # number of ReadReq misses
system.l21.ReadReq_misses::total                21393                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        21356                       # number of demand (read+write) misses
system.l21.demand_misses::total                 21394                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        21356                       # number of overall misses
system.l21.overall_misses::total                21394                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     31997615                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  11312643325                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    11344640940                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       255272                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       255272                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     31997615                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  11312898597                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     11344896212                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     31997615                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  11312898597                       # number of overall miss cycles
system.l21.overall_miss_latency::total    11344896212                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        64006                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              64045                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13669                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13669                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          120                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        64126                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               64165                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        64126                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              64165                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.333641                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.334031                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.008333                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.008333                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.333032                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.333422                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.333032                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.333422                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 842042.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 529742.136502                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 530296.870004                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       255272                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       255272                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 842042.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 529729.284370                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 530284.014770                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 842042.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 529729.284370                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 530284.014770                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4120                       # number of writebacks
system.l21.writebacks::total                     4120                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        21355                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           21393                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        21356                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            21394                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        21356                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           21394                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     29255703                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   9776274047                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   9805529750                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       182722                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       182722                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     29255703                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   9776456769                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   9805712472                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     29255703                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   9776456769                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   9805712472                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.333641                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.334031                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.008333                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.008333                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.333032                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.333422                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.333032                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.333422                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 769886.921053                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 457797.894966                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 458352.253073                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       182722                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       182722                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 769886.921053                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 457785.014469                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 458339.369543                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 769886.921053                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 457785.014469                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 458339.369543                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7733                       # number of replacements
system.l22.tagsinuse                      4095.362040                       # Cycle average of tags in use
system.l22.total_refs                          292762                       # Total number of references to valid blocks.
system.l22.sampled_refs                         11829                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.749514                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.914949                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.014400                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2403.077238                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1598.355453                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003666                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.586689                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.390223                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        29922                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29924                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9218                       # number of Writeback hits
system.l22.Writeback_hits::total                 9218                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          143                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  143                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        30065                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30067                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        30065                       # number of overall hits
system.l22.overall_hits::total                  30067                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7688                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7731                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7688                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7731                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7688                       # number of overall misses
system.l22.overall_misses::total                 7731                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     52626208                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3423276240                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3475902448                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     52626208                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3423276240                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3475902448                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     52626208                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3423276240                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3475902448                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37610                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37655                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9218                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9218                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          143                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              143                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37753                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37798                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37753                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37798                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.204414                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.205311                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.203639                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.204535                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.203639                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.204535                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1223865.302326                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 445275.265349                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 449605.801061                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1223865.302326                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 445275.265349                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 449605.801061                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1223865.302326                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 445275.265349                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 449605.801061                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4006                       # number of writebacks
system.l22.writebacks::total                     4006                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7688                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7731                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7688                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7731                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7688                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7731                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     49538808                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2871129128                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2920667936                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     49538808                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2871129128                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2920667936                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     49538808                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2871129128                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2920667936                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.204414                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.205311                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.203639                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.204535                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.203639                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.204535                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1152065.302326                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 373455.921956                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 377786.565257                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1152065.302326                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 373455.921956                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 377786.565257                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1152065.302326                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 373455.921956                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 377786.565257                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13340                       # number of replacements
system.l23.tagsinuse                      4095.796817                       # Cycle average of tags in use
system.l23.total_refs                          208159                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17436                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.938461                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.826498                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.853149                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2933.179621                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1100.937548                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013141                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001917                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.716108                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.268784                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        36642                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  36643                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            6391                       # number of Writeback hits
system.l23.Writeback_hits::total                 6391                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           68                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   68                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        36710                       # number of demand (read+write) hits
system.l23.demand_hits::total                   36711                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        36710                       # number of overall hits
system.l23.overall_hits::total                  36711                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13305                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13340                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13305                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13340                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13305                       # number of overall misses
system.l23.overall_misses::total                13340                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     24383512                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   5948246587                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     5972630099                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     24383512                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   5948246587                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      5972630099                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     24383512                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   5948246587                       # number of overall miss cycles
system.l23.overall_miss_latency::total     5972630099                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        49947                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              49983                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         6391                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             6391                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           68                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               68                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        50015                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               50051                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        50015                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              50051                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.266382                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.266891                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.266020                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.266528                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.266020                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.266528                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 696671.771429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 447068.514619                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 447723.395727                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 696671.771429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 447068.514619                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 447723.395727                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 696671.771429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 447068.514619                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 447723.395727                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1966                       # number of writebacks
system.l23.writebacks::total                     1966                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13305                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13340                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13305                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13340                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13305                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13340                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     21866820                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4992280357                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5014147177                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     21866820                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4992280357                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5014147177                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     21866820                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4992280357                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5014147177                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.266382                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.266891                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.266020                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.266528                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.266020                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.266528                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 624766.285714                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 375218.365802                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 375873.101724                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 624766.285714                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 375218.365802                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 375873.101724                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 624766.285714                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 375218.365802                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 375873.101724                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         25532                       # number of replacements
system.l24.tagsinuse                      4095.908710                       # Cycle average of tags in use
system.l24.total_refs                          375500                       # Total number of references to valid blocks.
system.l24.sampled_refs                         29628                       # Sample count of references to valid blocks.
system.l24.avg_refs                         12.673822                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.104229                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     5.048454                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  3351.650608                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data           729.105419                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001233                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.818274                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.178004                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        46531                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  46532                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           18922                       # number of Writeback hits
system.l24.Writeback_hits::total                18922                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           69                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        46600                       # number of demand (read+write) hits
system.l24.demand_hits::total                   46601                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        46600                       # number of overall hits
system.l24.overall_hits::total                  46601                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        25491                       # number of ReadReq misses
system.l24.ReadReq_misses::total                25531                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        25492                       # number of demand (read+write) misses
system.l24.demand_misses::total                 25532                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        25492                       # number of overall misses
system.l24.overall_misses::total                25532                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33745754                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  13379986599                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    13413732353                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       510922                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       510922                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33745754                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  13380497521                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     13414243275                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33745754                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  13380497521                       # number of overall miss cycles
system.l24.overall_miss_latency::total    13414243275                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        72022                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              72063                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        18922                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            18922                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           70                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               70                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        72092                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               72133                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        72092                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              72133                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.353934                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.354287                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.014286                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.014286                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353604                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.353957                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353604                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.353957                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 843643.850000                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 524890.612334                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 525390.010301                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       510922                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       510922                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 843643.850000                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 524890.064373                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 525389.443639                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 843643.850000                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 524890.064373                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 525389.443639                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4669                       # number of writebacks
system.l24.writebacks::total                     4669                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        25491                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           25531                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        25492                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            25532                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        25492                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           25532                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30872805                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  11549039594                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  11579912399                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       439122                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       439122                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30872805                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  11549478716                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  11580351521                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30872805                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  11549478716                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  11580351521                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.353934                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.354287                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.014286                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.014286                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353604                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.353957                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353604                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.353957                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 771820.125000                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 453063.418226                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 453562.821629                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       439122                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       439122                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 771820.125000                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 453062.871332                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 453562.256032                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 771820.125000                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 453062.871332                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 453562.256032                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         25574                       # number of replacements
system.l25.tagsinuse                      4095.909027                       # Cycle average of tags in use
system.l25.total_refs                          375617                       # Total number of references to valid blocks.
system.l25.sampled_refs                         29670                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.659825                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.104310                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     5.207699                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3353.002501                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           727.594516                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001271                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.818604                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.177635                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        46618                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  46619                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           18952                       # number of Writeback hits
system.l25.Writeback_hits::total                18952                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           69                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        46687                       # number of demand (read+write) hits
system.l25.demand_hits::total                   46688                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        46687                       # number of overall hits
system.l25.overall_hits::total                  46688                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        25530                       # number of ReadReq misses
system.l25.ReadReq_misses::total                25573                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        25531                       # number of demand (read+write) misses
system.l25.demand_misses::total                 25574                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        25531                       # number of overall misses
system.l25.overall_misses::total                25574                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     50312110                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  13101620470                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    13151932580                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       300951                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       300951                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     50312110                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  13101921421                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     13152233531                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     50312110                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  13101921421                       # number of overall miss cycles
system.l25.overall_miss_latency::total    13152233531                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           44                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        72148                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              72192                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        18952                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            18952                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           70                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               70                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           44                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        72218                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               72262                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           44                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        72218                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              72262                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.977273                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.353856                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.354236                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.014286                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.014286                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.977273                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.353527                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.353907                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.977273                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.353527                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.353907                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1170049.069767                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 513185.290638                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 514289.781410                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       300951                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       300951                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1170049.069767                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 513176.977831                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 514281.439392                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1170049.069767                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 513176.977831                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 514281.439392                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4669                       # number of writebacks
system.l25.writebacks::total                     4669                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        25530                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           25573                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        25531                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            25574                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        25531                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           25574                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47224710                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  11268000954                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  11315225664                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       229151                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       229151                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47224710                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  11268230105                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  11315454815                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47224710                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  11268230105                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  11315454815                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.353856                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.354236                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.014286                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.014286                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.977273                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.353527                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.353907                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.977273                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.353527                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.353907                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1098249.069767                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 441363.139600                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 442467.667618                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       229151                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       229151                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1098249.069767                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 441354.827660                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 442459.326464                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1098249.069767                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 441354.827660                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 442459.326464                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         13339                       # number of replacements
system.l26.tagsinuse                      4095.813637                       # Cycle average of tags in use
system.l26.total_refs                          208202                       # Total number of references to valid blocks.
system.l26.sampled_refs                         17435                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.941612                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           53.846263                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     8.152638                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2934.071254                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1099.743482                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.013146                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001990                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.716326                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.268492                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999955                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        36688                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  36689                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            6388                       # number of Writeback hits
system.l26.Writeback_hits::total                 6388                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           63                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   63                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        36751                       # number of demand (read+write) hits
system.l26.demand_hits::total                   36752                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        36751                       # number of overall hits
system.l26.overall_hits::total                  36752                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        13304                       # number of ReadReq misses
system.l26.ReadReq_misses::total                13339                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        13304                       # number of demand (read+write) misses
system.l26.demand_misses::total                 13339                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        13304                       # number of overall misses
system.l26.overall_misses::total                13339                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33372087                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   5959418593                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     5992790680                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33372087                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   5959418593                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      5992790680                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33372087                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   5959418593                       # number of overall miss cycles
system.l26.overall_miss_latency::total     5992790680                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        49992                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              50028                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         6388                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             6388                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           63                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               63                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        50055                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               50091                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        50055                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              50091                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.266123                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.266631                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.265788                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.266295                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.265788                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.266295                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 953488.200000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 447941.866581                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 449268.361946                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 953488.200000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 447941.866581                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 449268.361946                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 953488.200000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 447941.866581                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 449268.361946                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                1967                       # number of writebacks
system.l26.writebacks::total                     1967                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        13304                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           13339                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        13304                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            13339                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        13304                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           13339                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     30855891                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5003359153                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5034215044                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     30855891                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5003359153                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5034215044                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     30855891                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5003359153                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5034215044                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.266123                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.266631                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.265788                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.266295                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.265788                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.266295                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 881596.885714                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 376079.310959                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 377405.730864                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 881596.885714                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 376079.310959                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 377405.730864                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 881596.885714                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 376079.310959                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 377405.730864                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         21450                       # number of replacements
system.l27.tagsinuse                      4095.569804                       # Cycle average of tags in use
system.l27.total_refs                          399928                       # Total number of references to valid blocks.
system.l27.sampled_refs                         25546                       # Sample count of references to valid blocks.
system.l27.avg_refs                         15.655210                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.334997                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.651945                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2556.864136                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1489.718726                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009115                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002845                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.624234                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.363701                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        42846                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  42847                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           13740                       # number of Writeback hits
system.l27.Writeback_hits::total                13740                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          119                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  119                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        42965                       # number of demand (read+write) hits
system.l27.demand_hits::total                   42966                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        42965                       # number of overall hits
system.l27.overall_hits::total                  42966                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        21410                       # number of ReadReq misses
system.l27.ReadReq_misses::total                21448                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        21411                       # number of demand (read+write) misses
system.l27.demand_misses::total                 21449                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        21411                       # number of overall misses
system.l27.overall_misses::total                21449                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     33771312                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  11000949416                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    11034720728                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       272170                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       272170                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     33771312                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  11001221586                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     11034992898                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     33771312                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  11001221586                       # number of overall miss cycles
system.l27.overall_miss_latency::total    11034992898                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        64256                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              64295                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        13740                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            13740                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          120                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        64376                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               64415                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        64376                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              64415                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.333198                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.333587                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.008333                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.008333                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.332593                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.332981                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.332593                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.332981                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 888718.736842                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 513822.952639                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 514487.165610                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       272170                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       272170                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 888718.736842                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 513811.666246                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 514475.868246                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 888718.736842                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 513811.666246                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 514475.868246                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4126                       # number of writebacks
system.l27.writebacks::total                     4126                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        21410                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           21448                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        21411                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            21449                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        21411                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           21449                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     31039623                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   9463293159                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   9494332782                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       200370                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       200370                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     31039623                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   9463493529                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   9494533152                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     31039623                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   9463493529                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   9494533152                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.333198                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.333587                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.008333                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.008333                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.332593                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.332981                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.332593                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.332981                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 816832.184211                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 442003.417048                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 442667.511283                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       200370                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       200370                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 816832.184211                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 441992.131568                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 442656.214835                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 816832.184211                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 441992.131568                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 442656.214835                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.172711                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010693202                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733607.550600                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.955088                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.217623                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060825                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865733                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926559                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10685312                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10685312                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10685312                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10685312                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10685312                       # number of overall hits
system.cpu0.icache.overall_hits::total       10685312                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     48061939                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     48061939                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     48061939                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     48061939                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     48061939                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     48061939                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10685366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10685366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10685366                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10685366                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10685366                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10685366                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 890035.907407                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 890035.907407                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 890035.907407                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 890035.907407                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 890035.907407                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 890035.907407                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     37036080                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37036080                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     37036080                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37036080                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     37036080                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37036080                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       925902                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       925902                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       925902                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       925902                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       925902                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       925902                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72063                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432107712                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72319                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               5975.023327                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.879138                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.120862                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27993608                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27993608                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329911                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329911                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7489                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7489                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43323519                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43323519                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43323519                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43323519                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       258875                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       258875                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          240                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          240                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       259115                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        259115                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       259115                       # number of overall misses
system.cpu0.dcache.overall_misses::total       259115                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  64749829122                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  64749829122                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     23922492                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     23922492                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64773751614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64773751614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64773751614                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64773751614                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28252483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28252483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43582634                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43582634                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43582634                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43582634                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009163                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009163                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005945                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005945                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005945                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005945                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 250120.054551                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 250120.054551                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99677.050000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99677.050000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 249980.709778                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 249980.709778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 249980.709778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 249980.709778                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18952                       # number of writebacks
system.cpu0.dcache.writebacks::total            18952                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       186882                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       186882                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          170                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          170                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       187052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       187052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       187052                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       187052                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71993                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71993                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           70                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72063                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72063                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72063                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72063                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16640738853                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16640738853                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5053990                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5053990                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16645792843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16645792843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16645792843                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16645792843                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001653                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001653                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 231143.845277                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 231143.845277                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 72199.857143                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72199.857143                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 230989.451494                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 230989.451494                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 230989.451494                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 230989.451494                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.819415                       # Cycle average of tags in use
system.cpu1.icache.total_refs               986993224                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1865771.689981                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.819415                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060608                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.845864                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10889709                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10889709                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10889709                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10889709                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10889709                       # number of overall hits
system.cpu1.icache.overall_hits::total       10889709                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42220074                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42220074                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42220074                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42220074                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42220074                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42220074                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10889767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10889767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10889767                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10889767                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10889767                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10889767                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 727932.310345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 727932.310345                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 727932.310345                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 727932.310345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 727932.310345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 727932.310345                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     32381784                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32381784                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     32381784                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32381784                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     32381784                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32381784                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 830302.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 830302.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 830302.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 830302.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 830302.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 830302.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64126                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175144135                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 64382                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2720.389783                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.296742                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.703258                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915222                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084778                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7547266                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7547266                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6253263                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6253263                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17392                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14589                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14589                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     13800529                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13800529                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     13800529                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13800529                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164165                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164165                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          729                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          729                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       164894                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        164894                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       164894                       # number of overall misses
system.cpu1.dcache.overall_misses::total       164894                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38224805915                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38224805915                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     63157297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     63157297                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38287963212                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38287963212                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38287963212                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38287963212                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7711431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7711431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6253992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6253992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14589                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14589                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     13965423                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13965423                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     13965423                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13965423                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021289                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021289                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011807                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011807                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011807                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011807                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 232843.821247                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 232843.821247                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86635.524005                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86635.524005                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 232197.431150                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 232197.431150                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 232197.431150                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 232197.431150                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13669                       # number of writebacks
system.cpu1.dcache.writebacks::total            13669                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       100159                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       100159                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          609                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          609                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100768                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100768                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100768                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100768                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        64006                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        64006                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64126                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64126                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64126                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64126                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  14292589296                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14292589296                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8009507                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8009507                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14300598803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14300598803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14300598803                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14300598803                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004592                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004592                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223300.773303                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223300.773303                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66745.891667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66745.891667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223007.809672                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223007.809672                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223007.809672                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223007.809672                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.009408                       # Cycle average of tags in use
system.cpu2.icache.total_refs               981774596                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1888028.069231                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    44.009408                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.070528                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831746                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11324234                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11324234                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11324234                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11324234                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11324234                       # number of overall hits
system.cpu2.icache.overall_hits::total       11324234                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     58376625                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     58376625                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     58376625                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     58376625                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     58376625                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     58376625                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11324289                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11324289                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11324289                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11324289                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11324289                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11324289                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1061393.181818                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1061393.181818                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1061393.181818                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1061393.181818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1061393.181818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1061393.181818                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       200212                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       200212                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     53149968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     53149968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     53149968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     53149968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     53149968                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     53149968                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1181110.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1181110.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37753                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160996007                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 38009                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4235.733826                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.787662                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.212338                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913233                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086767                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7791825                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7791825                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6560302                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6560302                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16768                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16768                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15795                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15795                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14352127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14352127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14352127                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14352127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120698                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120698                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          846                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          846                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       121544                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        121544                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       121544                       # number of overall misses
system.cpu2.dcache.overall_misses::total       121544                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21974783020                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21974783020                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     71063045                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     71063045                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22045846065                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22045846065                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22045846065                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22045846065                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7912523                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7912523                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6561148                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6561148                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15795                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15795                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14473671                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14473671                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14473671                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14473671                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015254                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015254                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 182064.185156                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 182064.185156                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83998.871158                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83998.871158                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 181381.607196                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 181381.607196                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 181381.607196                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 181381.607196                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9218                       # number of writebacks
system.cpu2.dcache.writebacks::total             9218                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83088                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83088                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          703                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83791                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83791                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83791                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83791                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37610                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37610                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          143                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37753                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37753                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5436206914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5436206914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9225546                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9225546                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5445432460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5445432460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5445432460                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5445432460                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002608                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002608                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144541.529221                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 144541.529221                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64514.307692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64514.307692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 144238.403835                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144238.403835                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 144238.403835                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 144238.403835                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               559.794306                       # Cycle average of tags in use
system.cpu3.icache.total_refs               898919083                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1596659.117229                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.598175                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.196131                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055446                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841660                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.897106                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11103236                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11103236                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11103236                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11103236                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11103236                       # number of overall hits
system.cpu3.icache.overall_hits::total       11103236                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     28653742                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     28653742                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     28653742                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     28653742                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     28653742                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     28653742                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11103282                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11103282                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11103282                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11103282                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11103282                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11103282                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 622907.434783                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 622907.434783                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 622907.434783                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 622907.434783                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 622907.434783                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 622907.434783                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     24747781                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     24747781                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     24747781                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     24747781                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     24747781                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     24747781                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 687438.361111                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 687438.361111                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 687438.361111                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 687438.361111                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 687438.361111                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 687438.361111                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 50015                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               216903683                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50271                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4314.688051                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   200.183106                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    55.816894                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.781965                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.218035                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     16330477                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16330477                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3147227                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3147227                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         7442                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7442                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7387                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7387                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     19477704                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        19477704                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     19477704                       # number of overall hits
system.cpu3.dcache.overall_hits::total       19477704                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       171726                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       171726                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          337                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          337                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       172063                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        172063                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       172063                       # number of overall misses
system.cpu3.dcache.overall_misses::total       172063                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  40170000002                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  40170000002                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     29035934                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     29035934                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  40199035936                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  40199035936                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  40199035936                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  40199035936                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     16502203                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16502203                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3147564                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3147564                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         7442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         7387                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         7387                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     19649767                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     19649767                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     19649767                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     19649767                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010406                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010406                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000107                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008756                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008756                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008756                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008756                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 233919.150286                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 233919.150286                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86160.041543                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86160.041543                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 233629.751521                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233629.751521                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 233629.751521                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233629.751521                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6391                       # number of writebacks
system.cpu3.dcache.writebacks::total             6391                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       121779                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       121779                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          269                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       122048                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       122048                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       122048                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       122048                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        49947                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        49947                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           68                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        50015                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        50015                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        50015                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        50015                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8458457490                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8458457490                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4431428                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4431428                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8462888918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8462888918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8462888918                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8462888918                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002545                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002545                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169348.659379                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169348.659379                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65168.058824                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65168.058824                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169207.016255                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169207.016255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169207.016255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169207.016255                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     3                       # number of replacements
system.cpu4.icache.tagsinuse               578.725705                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1010685250                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1730625.428082                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.637668                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   540.088037                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061919                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.865526                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.927445                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10677360                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10677360                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10677360                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10677360                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10677360                       # number of overall hits
system.cpu4.icache.overall_hits::total       10677360                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           59                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           59                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           59                       # number of overall misses
system.cpu4.icache.overall_misses::total           59                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46216078                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46216078                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46216078                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46216078                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46216078                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46216078                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10677419                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10677419                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10677419                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10677419                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10677419                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10677419                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000006                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000006                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 783323.355932                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 783323.355932                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 783323.355932                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 783323.355932                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 783323.355932                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 783323.355932                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           18                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           18                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     34191097                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     34191097                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     34191097                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     34191097                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     34191097                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     34191097                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 833929.195122                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 833929.195122                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 833929.195122                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 833929.195122                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 833929.195122                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 833929.195122                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 72092                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               432107434                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 72348                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5972.624454                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.879504                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.120496                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437029                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562971                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     27992808                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       27992808                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     15330422                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      15330422                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7498                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7498                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7480                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7480                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     43323230                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        43323230                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     43323230                       # number of overall hits
system.cpu4.dcache.overall_hits::total       43323230                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       259520                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       259520                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          257                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          257                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       259777                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        259777                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       259777                       # number of overall misses
system.cpu4.dcache.overall_misses::total       259777                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  65246765051                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  65246765051                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     29629054                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     29629054                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  65276394105                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  65276394105                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  65276394105                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  65276394105                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     28252328                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     28252328                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     15330679                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     15330679                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7480                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7480                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     43583007                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     43583007                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     43583007                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     43583007                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009186                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009186                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000017                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005961                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005961                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005961                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005961                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 251413.243877                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 251413.243877                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 115288.147860                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 115288.147860                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 251278.573950                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 251278.573950                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 251278.573950                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 251278.573950                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        18922                       # number of writebacks
system.cpu4.dcache.writebacks::total            18922                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       187498                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       187498                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          187                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          187                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       187685                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       187685                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       187685                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       187685                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        72022                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        72022                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           70                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        72092                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        72092                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        72092                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        72092                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  16774320925                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  16774320925                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5323887                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5323887                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  16779644812                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  16779644812                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  16779644812                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  16779644812                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001654                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001654                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 232905.513940                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 232905.513940                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 76055.528571                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 76055.528571                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232753.215502                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232753.215502                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232753.215502                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232753.215502                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     3                       # number of replacements
system.cpu5.icache.tagsinuse               581.943045                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1010706351                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1721816.611584                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    41.855001                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   540.088044                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.067075                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.865526                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.932601                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10698461                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10698461                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10698461                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10698461                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10698461                       # number of overall hits
system.cpu5.icache.overall_hits::total       10698461                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           64                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           64                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           64                       # number of overall misses
system.cpu5.icache.overall_misses::total           64                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     66703051                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     66703051                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     66703051                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     66703051                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     66703051                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     66703051                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10698525                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10698525                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10698525                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10698525                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10698525                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10698525                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000006                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000006                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1042235.171875                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1042235.171875                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1042235.171875                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1042235.171875                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1042235.171875                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1042235.171875                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           20                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           20                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           20                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     50764236                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     50764236                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     50764236                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     50764236                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     50764236                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     50764236                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1153732.636364                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1153732.636364                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1153732.636364                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1153732.636364                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1153732.636364                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1153732.636364                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 72218                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               432164167                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 72474                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5963.023526                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.880167                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.119833                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437032                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562968                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     28030051                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       28030051                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     15349896                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      15349896                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7506                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7506                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7488                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7488                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     43379947                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        43379947                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     43379947                       # number of overall hits
system.cpu5.dcache.overall_hits::total       43379947                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       259419                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       259419                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          248                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       259667                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        259667                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       259667                       # number of overall misses
system.cpu5.dcache.overall_misses::total       259667                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  64161848702                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  64161848702                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     25541075                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     25541075                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  64187389777                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  64187389777                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  64187389777                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  64187389777                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     28289470                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     28289470                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     15350144                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     15350144                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7488                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7488                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     43639614                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     43639614                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     43639614                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     43639614                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009170                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009170                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005950                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005950                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005950                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005950                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 247329.026409                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 247329.026409                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 102988.205645                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 102988.205645                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 247191.170911                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 247191.170911                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 247191.170911                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 247191.170911                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        18952                       # number of writebacks
system.cpu5.dcache.writebacks::total            18952                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       187271                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       187271                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          178                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          178                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       187449                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       187449                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       187449                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       187449                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        72148                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        72148                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           70                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        72218                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        72218                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        72218                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        72218                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  16505087065                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  16505087065                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5147605                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5147605                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  16510234670                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  16510234670                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  16510234670                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  16510234670                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001655                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001655                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 228767.076911                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 228767.076911                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 73537.214286                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 73537.214286                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 228616.614556                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 228616.614556                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 228616.614556                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 228616.614556                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               559.843257                       # Cycle average of tags in use
system.cpu6.icache.total_refs               898918703                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1596658.442274                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.777660                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.065597                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055733                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841451                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.897185                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11102856                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11102856                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11102856                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11102856                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11102856                       # number of overall hits
system.cpu6.icache.overall_hits::total       11102856                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           46                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           46                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           46                       # number of overall misses
system.cpu6.icache.overall_misses::total           46                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     41244341                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     41244341                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     41244341                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     41244341                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     41244341                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     41244341                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11102902                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11102902                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11102902                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11102902                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11102902                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11102902                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 896616.108696                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 896616.108696                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 896616.108696                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 896616.108696                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 896616.108696                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 896616.108696                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     33732639                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     33732639                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     33732639                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     33732639                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     33732639                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     33732639                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 937017.750000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 937017.750000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 937017.750000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 937017.750000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 937017.750000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 937017.750000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 50055                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               216903342                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 50311                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4311.250860                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   200.178175                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    55.821825                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.781946                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.218054                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     16331348                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       16331348                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3146027                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3146027                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         7435                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         7435                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         7382                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7382                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     19477375                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        19477375                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     19477375                       # number of overall hits
system.cpu6.dcache.overall_hits::total       19477375                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       172006                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       172006                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          297                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          297                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       172303                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        172303                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       172303                       # number of overall misses
system.cpu6.dcache.overall_misses::total       172303                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  40257536351                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  40257536351                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     25550020                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     25550020                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  40283086371                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  40283086371                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  40283086371                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  40283086371                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     16503354                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     16503354                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3146324                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3146324                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         7435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         7382                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7382                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     19649678                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     19649678                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     19649678                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     19649678                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010422                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010422                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000094                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000094                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008769                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008769                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008769                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008769                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 234047.279461                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 234047.279461                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86027.003367                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86027.003367                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 233792.135778                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 233792.135778                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 233792.135778                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 233792.135778                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         6388                       # number of writebacks
system.cpu6.dcache.writebacks::total             6388                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       122014                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       122014                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          234                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       122248                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       122248                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       122248                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       122248                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        49992                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        49992                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           63                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        50055                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        50055                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        50055                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        50055                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8473153649                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8473153649                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4088234                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4088234                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8477241883                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8477241883                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8477241883                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8477241883                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002547                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002547                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 169490.191411                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 169490.191411                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64892.603175                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64892.603175                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 169358.543262                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 169358.543262                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 169358.543262                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 169358.543262                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               527.864567                       # Cycle average of tags in use
system.cpu7.icache.total_refs               987026973                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1865835.487713                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.864567                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.060680                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.845937                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10923458                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10923458                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10923458                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10923458                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10923458                       # number of overall hits
system.cpu7.icache.overall_hits::total       10923458                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           58                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           58                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           58                       # number of overall misses
system.cpu7.icache.overall_misses::total           58                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     42023355                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     42023355                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     42023355                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     42023355                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     42023355                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     42023355                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10923516                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10923516                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10923516                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10923516                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10923516                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10923516                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 724540.603448                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 724540.603448                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 724540.603448                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 724540.603448                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 724540.603448                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 724540.603448                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           19                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           19                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           19                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     34181672                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     34181672                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     34181672                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     34181672                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     34181672                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     34181672                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 876453.128205                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 876453.128205                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 876453.128205                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 876453.128205                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 876453.128205                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 876453.128205                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 64376                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               175185908                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 64632                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2710.513492                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.300900                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.699100                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915238                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084762                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7571102                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7571102                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6271142                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6271142                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17410                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17410                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        14629                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        14629                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     13842244                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        13842244                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     13842244                       # number of overall hits
system.cpu7.dcache.overall_hits::total       13842244                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       164761                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       164761                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          732                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          732                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       165493                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        165493                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       165493                       # number of overall misses
system.cpu7.dcache.overall_misses::total       165493                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  37684448276                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  37684448276                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     63141501                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     63141501                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  37747589777                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  37747589777                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  37747589777                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  37747589777                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7735863                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7735863                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6271874                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6271874                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        14629                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        14629                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14007737                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14007737                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14007737                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14007737                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021298                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021298                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011814                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011814                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011814                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011814                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 228721.895813                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 228721.895813                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86258.881148                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86258.881148                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 228091.760842                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 228091.760842                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 228091.760842                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 228091.760842                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13740                       # number of writebacks
system.cpu7.dcache.writebacks::total            13740                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       100505                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       100505                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          612                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          612                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       101117                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       101117                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       101117                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       101117                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        64256                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        64256                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          120                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        64376                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        64376                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        64376                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        64376                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  13995138802                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  13995138802                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8018086                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8018086                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  14003156888                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  14003156888                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  14003156888                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  14003156888                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004596                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004596                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004596                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004596                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 217802.832451                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 217802.832451                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66817.383333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66817.383333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 217521.388219                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 217521.388219                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 217521.388219                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 217521.388219                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
