Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu Mar 05 10:18:48 2015
| Host              : LZY-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_wrapper_timing_summary_routed.rpt -rpx MIPS_CPU_wrapper_timing_summary_routed.rpx
| Design            : MIPS_CPU_wrapper
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 211 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.324        0.000                      0                  501        0.084        0.000                      0                  501        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
inclk                              {0.000 5.000}      10.000          100.000         
  clk_out1_MIPS_CPU_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_MIPS_CPU_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out1_MIPS_CPU_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_MIPS_CPU_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inclk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_MIPS_CPU_clk_wiz_0_0          0.324        0.000                      0                  397        0.159        0.000                      0                  397        4.500        0.000                       0                   213  
  clkfbout_MIPS_CPU_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_MIPS_CPU_clk_wiz_0_0_1        0.325        0.000                      0                  397        0.159        0.000                      0                  397        4.500        0.000                       0                   213  
  clkfbout_MIPS_CPU_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MIPS_CPU_clk_wiz_0_0_1  clk_out1_MIPS_CPU_clk_wiz_0_0          0.324        0.000                      0                  397        0.084        0.000                      0                  397  
clk_out1_MIPS_CPU_clk_wiz_0_0    clk_out1_MIPS_CPU_clk_wiz_0_0_1        0.324        0.000                      0                  397        0.084        0.000                      0                  397  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_MIPS_CPU_clk_wiz_0_0    clk_out1_MIPS_CPU_clk_wiz_0_0          5.216        0.000                      0                  104        0.719        0.000                      0                  104  
**async_default**                clk_out1_MIPS_CPU_clk_wiz_0_0_1  clk_out1_MIPS_CPU_clk_wiz_0_0          5.216        0.000                      0                  104        0.645        0.000                      0                  104  
**async_default**                clk_out1_MIPS_CPU_clk_wiz_0_0    clk_out1_MIPS_CPU_clk_wiz_0_0_1        5.216        0.000                      0                  104        0.645        0.000                      0                  104  
**async_default**                clk_out1_MIPS_CPU_clk_wiz_0_0_1  clk_out1_MIPS_CPU_clk_wiz_0_0_1        5.217        0.000                      0                  104        0.719        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inclk
  To Clock:  inclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { inclk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                             
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0
  To Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 1.910ns (20.177%)  route 7.556ns (79.823%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.107     0.608    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     0.732 f  MIPS_CPU_i/KEY2INST_0/inst/do[27]_INST_0/O
                         net (fo=19, routed)          0.622     1.354    MIPS_CPU_i/CONTROL_UNIT_0/op[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.124     1.478 r  MIPS_CPU_i/CONTROL_UNIT_0/sext_INST_0/O
                         net (fo=16, routed)          1.147     2.625    MIPS_CPU_i/DATAPATH_0/con_sext
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.153     2.778 r  MIPS_CPU_i/DATAPATH_0/alu_b[26]_INST_0/O
                         net (fo=16, routed)          1.323     4.101    MIPS_CPU_i/ALU32_0/b[26]
    SLICE_X44Y33         LUT5 (Prop_lut5_I0_O)        0.327     4.428 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_18/O
                         net (fo=3, routed)           0.642     5.070    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_18
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     5.194 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_6/O
                         net (fo=2, routed)           0.810     6.004    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_6
    SLICE_X45Y35         LUT5 (Prop_lut5_I0_O)        0.152     6.156 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.719     6.875    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_10
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.326     7.201 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.550     7.751    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_4
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0/O
                         net (fo=4, routed)           0.637     8.512    MIPS_CPU_i/REGFILE_0/inst/d[13]
    SLICE_X42Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.445     8.450    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X42Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X42Y39         FDCE (Setup_fdce_C_D)       -0.031     8.836    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.038ns (21.642%)  route 7.379ns (78.358%))
  Logic Levels:           9  (LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.643     6.109    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.326     6.435 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_6/O
                         net (fo=2, routed)           0.572     7.007    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.619     7.749    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0/O
                         net (fo=4, routed)           0.585     8.458    MIPS_CPU_i/REGFILE_0/inst/d[9]
    SLICE_X39Y36         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.440     8.445    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X39Y36                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/C
                         clock pessimism              0.492     8.936    
                         clock uncertainty           -0.074     8.862    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)       -0.067     8.795    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 2.038ns (21.462%)  route 7.458ns (78.538%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.594     6.059    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.326     6.385 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_4/O
                         net (fo=2, routed)           0.569     6.954    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.650     7.729    MIPS_CPU_i/ALU32_0/n_0_r[10]_INST_0_i_5
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.685     8.537    MIPS_CPU_i/REGFILE_0/inst/d[10]
    SLICE_X33Y38         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X33Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/C
                         clock pessimism              0.579     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X33Y38         FDCE (Setup_fdce_C_D)       -0.067     8.884    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.926ns (20.469%)  route 7.483ns (79.531%))
  Logic Levels:           10  (LUT3=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 r  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.535     0.767    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.891 f  MIPS_CPU_i/KEY2INST_0/inst/do[4]_INST_0/O
                         net (fo=10, routed)          0.622     1.513    MIPS_CPU_i/CONTROL_UNIT_0/func[4]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124     1.637 r  MIPS_CPU_i/CONTROL_UNIT_0/shfit_INST_0_i_2/O
                         net (fo=6, routed)           0.649     2.286    MIPS_CPU_i/CONTROL_UNIT_0/n_0_shfit_INST_0_i_2
    SLICE_X34Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.410 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.906    MIPS_CPU_i/CONTROL_UNIT_0/n_0_aluc[2]_INST_0_i_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.030 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0/O
                         net (fo=178, routed)         0.922     3.952    MIPS_CPU_i/ALU32_0/aluc[2]
    SLICE_X38Y34         LUT5 (Prop_lut5_I2_O)        0.150     4.102 f  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_18/O
                         net (fo=4, routed)           0.807     4.909    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_18
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.328     5.237 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_9/O
                         net (fo=3, routed)           0.830     6.068    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_9
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.192 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_11/O
                         net (fo=2, routed)           0.682     6.874    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_11
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.998 f  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.731     7.729    MIPS_CPU_i/ALU32_0/n_0_r[15]_INST_0_i_2
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.598     8.451    MIPS_CPU_i/REGFILE_0/inst/d[15]
    SLICE_X44Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X44Y39         FDCE (Setup_fdce_C_D)       -0.067     8.801    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 2.038ns (21.671%)  route 7.366ns (78.329%))
  Logic Levels:           9  (LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.643     6.109    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.326     6.435 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_6/O
                         net (fo=2, routed)           0.572     7.007    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.619     7.749    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0/O
                         net (fo=4, routed)           0.572     8.446    MIPS_CPU_i/REGFILE_0/inst/d[9]
    SLICE_X40Y35         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X40Y35                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)       -0.067     8.797    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 2.163ns (23.223%)  route 7.151ns (76.777%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.082     0.584    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.124     0.708 f  MIPS_CPU_i/KEY2INST_0/inst/do[21]_INST_0/O
                         net (fo=32, routed)          1.193     1.901    MIPS_CPU_i/REGFILE_0/inst/rna[0]
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.150     2.051 f  MIPS_CPU_i/REGFILE_0/inst/qa[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.862     2.912    MIPS_CPU_i/DATAPATH_0/reg_qa[9]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.355     3.267 f  MIPS_CPU_i/DATAPATH_0/alu_a[9]_INST_0/O
                         net (fo=6, routed)           0.663     3.931    MIPS_CPU_i/ALU32_0/a[9]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.150     4.081 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_6/O
                         net (fo=3, routed)           0.471     4.551    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_6
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.326     4.877 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_8/O
                         net (fo=6, routed)           0.789     5.667    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_8
    SLICE_X38Y40         LUT3 (Prop_lut3_I1_O)        0.124     5.791 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.973     6.764    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_8
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.152     6.916 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.569     7.484    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_4
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.326     7.810 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0/O
                         net (fo=3, routed)           0.549     8.359    MIPS_CPU_i/REGFILE_0/inst/d[16]
    SLICE_X45Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y39         FDCE (Setup_fdce_C_D)       -0.081     8.787    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 1.926ns (20.697%)  route 7.380ns (79.303%))
  Logic Levels:           10  (LUT3=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 r  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.535     0.767    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.891 f  MIPS_CPU_i/KEY2INST_0/inst/do[4]_INST_0/O
                         net (fo=10, routed)          0.622     1.513    MIPS_CPU_i/CONTROL_UNIT_0/func[4]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124     1.637 r  MIPS_CPU_i/CONTROL_UNIT_0/shfit_INST_0_i_2/O
                         net (fo=6, routed)           0.649     2.286    MIPS_CPU_i/CONTROL_UNIT_0/n_0_shfit_INST_0_i_2
    SLICE_X34Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.410 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.906    MIPS_CPU_i/CONTROL_UNIT_0/n_0_aluc[2]_INST_0_i_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.030 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0/O
                         net (fo=178, routed)         0.922     3.952    MIPS_CPU_i/ALU32_0/aluc[2]
    SLICE_X38Y34         LUT5 (Prop_lut5_I2_O)        0.150     4.102 f  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_18/O
                         net (fo=4, routed)           0.807     4.909    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_18
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.328     5.237 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_9/O
                         net (fo=3, routed)           0.830     6.068    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_9
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.192 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_11/O
                         net (fo=2, routed)           0.682     6.874    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_11
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.998 f  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.731     7.729    MIPS_CPU_i/ALU32_0/n_0_r[15]_INST_0_i_2
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.494     8.347    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_r[15]
    SLICE_X45Y40         FDRE                                         r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/SHOW_ON_LED_0/inst/clk
    SLICE_X45Y40                                                      r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.081     8.787    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 2.038ns (21.882%)  route 7.276ns (78.118%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.594     6.059    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.326     6.385 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_4/O
                         net (fo=2, routed)           0.569     6.954    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.650     7.729    MIPS_CPU_i/ALU32_0/n_0_r[10]_INST_0_i_5
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.503     8.355    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_r[10]
    SLICE_X40Y37         FDRE                                         r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/SHOW_ON_LED_0/inst/clk
    SLICE_X40Y37                                                      r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)       -0.067     8.798    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.044ns (21.944%)  route 7.271ns (78.056%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          0.950     1.681    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X35Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.805 r  MIPS_CPU_i/REGFILE_0/inst/qb[29]_INST_0_i_11/O
                         net (fo=1, routed)           0.808     2.613    MIPS_CPU_i/DATAPATH_0/reg_qb[29]
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.152     2.765 r  MIPS_CPU_i/DATAPATH_0/alu_b[29]_INST_0/O
                         net (fo=18, routed)          1.410     4.175    MIPS_CPU_i/ALU32_0/b[29]
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.361     4.536 f  MIPS_CPU_i/ALU32_0/r[27]_INST_0_i_21/O
                         net (fo=1, routed)           0.814     5.350    MIPS_CPU_i/ALU32_0/n_0_r[27]_INST_0_i_21
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.331     5.681 f  MIPS_CPU_i/ALU32_0/r[27]_INST_0_i_13/O
                         net (fo=2, routed)           0.960     6.641    MIPS_CPU_i/ALU32_0/n_0_r[27]_INST_0_i_13
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.765 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.736     7.502    MIPS_CPU_i/ALU32_0/n_0_r[26]_INST_0_i_5
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.626 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.263     7.889    MIPS_CPU_i/ALU32_0/n_0_r[26]_INST_0_i_1
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0/O
                         net (fo=3, routed)           0.344     8.356    MIPS_CPU_i/REGFILE_0/inst/d[26]
    SLICE_X41Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.445     8.450    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X41Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)       -0.061     8.806    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 1.910ns (20.507%)  route 7.404ns (79.493%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.107     0.608    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     0.732 f  MIPS_CPU_i/KEY2INST_0/inst/do[27]_INST_0/O
                         net (fo=19, routed)          0.622     1.354    MIPS_CPU_i/CONTROL_UNIT_0/op[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.124     1.478 r  MIPS_CPU_i/CONTROL_UNIT_0/sext_INST_0/O
                         net (fo=16, routed)          1.147     2.625    MIPS_CPU_i/DATAPATH_0/con_sext
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.153     2.778 r  MIPS_CPU_i/DATAPATH_0/alu_b[26]_INST_0/O
                         net (fo=16, routed)          1.323     4.101    MIPS_CPU_i/ALU32_0/b[26]
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.355     4.456 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_24/O
                         net (fo=4, routed)           0.693     5.148    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_24
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.326     5.474 r  MIPS_CPU_i/ALU32_0/r[12]_INST_0_i_16/O
                         net (fo=2, routed)           0.793     6.267    MIPS_CPU_i/ALU32_0/n_0_r[12]_INST_0_i_16
    SLICE_X42Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.391 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     7.191    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_9
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.315 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.286     7.601    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_3
    SLICE_X47Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.725 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0/O
                         net (fo=4, routed)           0.634     8.359    MIPS_CPU_i/REGFILE_0/inst/d[11]
    SLICE_X47Y40         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X47Y40                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X47Y40         FDCE (Setup_fdce_C_D)       -0.058     8.810    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.386    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]
    SLICE_X31Y28         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.820    -0.870    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.070    -0.544    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/Q
                         net (fo=2, routed)           0.111    -0.374    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][3]
    SLICE_X31Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.070    -0.543    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.288%)  route 0.114ns (44.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.554    -0.627    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/Q
                         net (fo=2, routed)           0.114    -0.372    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][4]
    SLICE_X31Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.070    -0.543    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/Q
                         net (fo=2, routed)           0.122    -0.363    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][1]
    SLICE_X33Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.066    -0.545    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/Q
                         net (fo=2, routed)           0.122    -0.363    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][3]
    SLICE_X32Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.066    -0.545    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/Q
                         net (fo=1, routed)           0.105    -0.382    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]
    SLICE_X33Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.047    -0.566    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/Q
                         net (fo=1, routed)           0.107    -0.380    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]
    SLICE_X33Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.046    -0.567    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X34Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/Q
                         net (fo=1, routed)           0.112    -0.350    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]
    SLICE_X35Y32         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X35Y32                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.070    -0.541    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.554    -0.627    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X30Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/Q
                         net (fo=1, routed)           0.116    -0.347    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]
    SLICE_X31Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.070    -0.541    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.552    -0.629    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X34Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/Q
                         net (fo=1, routed)           0.116    -0.349    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]
    SLICE_X35Y28         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.819    -0.871    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X35Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.070    -0.546    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPS_CPU_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                               
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y0    MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/I           
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0   
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X34Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[1]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[2]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X30Y31     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[4]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X30Y31     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[5]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X31Y30     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X33Y34     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[8]/C          
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0   
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[2]/C          
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C          
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[8]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X31Y33     MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][17]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X31Y33     MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][17]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y33     MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][21]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y33     MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[3][27]/C  
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X34Y34     MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][8]/C       
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X35Y34     MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][7]/C       
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X35Y34     MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][8]/C       
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X31Y30     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C          
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X33Y34     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y28     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][2]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y28     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y28     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][5]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y28     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][6]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y28     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][7]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y31     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y31     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][1]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y31     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][3]/C   



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPS_CPU_clk_wiz_0_0
  To Clock:  clkfbout_MIPS_CPU_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPS_CPU_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                               
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y1    MIPS_CPU_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { inclk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                             
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 1.910ns (20.177%)  route 7.556ns (79.823%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.107     0.608    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     0.732 f  MIPS_CPU_i/KEY2INST_0/inst/do[27]_INST_0/O
                         net (fo=19, routed)          0.622     1.354    MIPS_CPU_i/CONTROL_UNIT_0/op[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.124     1.478 r  MIPS_CPU_i/CONTROL_UNIT_0/sext_INST_0/O
                         net (fo=16, routed)          1.147     2.625    MIPS_CPU_i/DATAPATH_0/con_sext
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.153     2.778 r  MIPS_CPU_i/DATAPATH_0/alu_b[26]_INST_0/O
                         net (fo=16, routed)          1.323     4.101    MIPS_CPU_i/ALU32_0/b[26]
    SLICE_X44Y33         LUT5 (Prop_lut5_I0_O)        0.327     4.428 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_18/O
                         net (fo=3, routed)           0.642     5.070    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_18
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     5.194 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_6/O
                         net (fo=2, routed)           0.810     6.004    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_6
    SLICE_X45Y35         LUT5 (Prop_lut5_I0_O)        0.152     6.156 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.719     6.875    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_10
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.326     7.201 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.550     7.751    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_4
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0/O
                         net (fo=4, routed)           0.637     8.512    MIPS_CPU_i/REGFILE_0/inst/d[13]
    SLICE_X42Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.445     8.450    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X42Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X42Y39         FDCE (Setup_fdce_C_D)       -0.031     8.837    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.038ns (21.642%)  route 7.379ns (78.358%))
  Logic Levels:           9  (LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.643     6.109    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.326     6.435 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_6/O
                         net (fo=2, routed)           0.572     7.007    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.619     7.749    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0/O
                         net (fo=4, routed)           0.585     8.458    MIPS_CPU_i/REGFILE_0/inst/d[9]
    SLICE_X39Y36         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.440     8.445    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X39Y36                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/C
                         clock pessimism              0.492     8.936    
                         clock uncertainty           -0.074     8.863    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)       -0.067     8.796    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 2.038ns (21.462%)  route 7.458ns (78.538%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.594     6.059    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.326     6.385 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_4/O
                         net (fo=2, routed)           0.569     6.954    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.650     7.729    MIPS_CPU_i/ALU32_0/n_0_r[10]_INST_0_i_5
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.685     8.537    MIPS_CPU_i/REGFILE_0/inst/d[10]
    SLICE_X33Y38         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X33Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/C
                         clock pessimism              0.579     9.025    
                         clock uncertainty           -0.074     8.952    
    SLICE_X33Y38         FDCE (Setup_fdce_C_D)       -0.067     8.885    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.926ns (20.469%)  route 7.483ns (79.531%))
  Logic Levels:           10  (LUT3=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 r  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.535     0.767    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.891 f  MIPS_CPU_i/KEY2INST_0/inst/do[4]_INST_0/O
                         net (fo=10, routed)          0.622     1.513    MIPS_CPU_i/CONTROL_UNIT_0/func[4]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124     1.637 r  MIPS_CPU_i/CONTROL_UNIT_0/shfit_INST_0_i_2/O
                         net (fo=6, routed)           0.649     2.286    MIPS_CPU_i/CONTROL_UNIT_0/n_0_shfit_INST_0_i_2
    SLICE_X34Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.410 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.906    MIPS_CPU_i/CONTROL_UNIT_0/n_0_aluc[2]_INST_0_i_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.030 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0/O
                         net (fo=178, routed)         0.922     3.952    MIPS_CPU_i/ALU32_0/aluc[2]
    SLICE_X38Y34         LUT5 (Prop_lut5_I2_O)        0.150     4.102 f  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_18/O
                         net (fo=4, routed)           0.807     4.909    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_18
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.328     5.237 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_9/O
                         net (fo=3, routed)           0.830     6.068    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_9
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.192 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_11/O
                         net (fo=2, routed)           0.682     6.874    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_11
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.998 f  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.731     7.729    MIPS_CPU_i/ALU32_0/n_0_r[15]_INST_0_i_2
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.598     8.451    MIPS_CPU_i/REGFILE_0/inst/d[15]
    SLICE_X44Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X44Y39         FDCE (Setup_fdce_C_D)       -0.067     8.802    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 2.038ns (21.671%)  route 7.366ns (78.329%))
  Logic Levels:           9  (LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.643     6.109    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.326     6.435 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_6/O
                         net (fo=2, routed)           0.572     7.007    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.619     7.749    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0/O
                         net (fo=4, routed)           0.572     8.446    MIPS_CPU_i/REGFILE_0/inst/d[9]
    SLICE_X40Y35         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X40Y35                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.865    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)       -0.067     8.798    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 2.163ns (23.223%)  route 7.151ns (76.777%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.082     0.584    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.124     0.708 f  MIPS_CPU_i/KEY2INST_0/inst/do[21]_INST_0/O
                         net (fo=32, routed)          1.193     1.901    MIPS_CPU_i/REGFILE_0/inst/rna[0]
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.150     2.051 f  MIPS_CPU_i/REGFILE_0/inst/qa[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.862     2.912    MIPS_CPU_i/DATAPATH_0/reg_qa[9]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.355     3.267 f  MIPS_CPU_i/DATAPATH_0/alu_a[9]_INST_0/O
                         net (fo=6, routed)           0.663     3.931    MIPS_CPU_i/ALU32_0/a[9]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.150     4.081 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_6/O
                         net (fo=3, routed)           0.471     4.551    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_6
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.326     4.877 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_8/O
                         net (fo=6, routed)           0.789     5.667    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_8
    SLICE_X38Y40         LUT3 (Prop_lut3_I1_O)        0.124     5.791 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.973     6.764    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_8
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.152     6.916 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.569     7.484    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_4
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.326     7.810 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0/O
                         net (fo=3, routed)           0.549     8.359    MIPS_CPU_i/REGFILE_0/inst/d[16]
    SLICE_X45Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X45Y39         FDCE (Setup_fdce_C_D)       -0.081     8.788    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 1.926ns (20.697%)  route 7.380ns (79.303%))
  Logic Levels:           10  (LUT3=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 r  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.535     0.767    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.891 f  MIPS_CPU_i/KEY2INST_0/inst/do[4]_INST_0/O
                         net (fo=10, routed)          0.622     1.513    MIPS_CPU_i/CONTROL_UNIT_0/func[4]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124     1.637 r  MIPS_CPU_i/CONTROL_UNIT_0/shfit_INST_0_i_2/O
                         net (fo=6, routed)           0.649     2.286    MIPS_CPU_i/CONTROL_UNIT_0/n_0_shfit_INST_0_i_2
    SLICE_X34Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.410 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.906    MIPS_CPU_i/CONTROL_UNIT_0/n_0_aluc[2]_INST_0_i_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.030 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0/O
                         net (fo=178, routed)         0.922     3.952    MIPS_CPU_i/ALU32_0/aluc[2]
    SLICE_X38Y34         LUT5 (Prop_lut5_I2_O)        0.150     4.102 f  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_18/O
                         net (fo=4, routed)           0.807     4.909    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_18
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.328     5.237 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_9/O
                         net (fo=3, routed)           0.830     6.068    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_9
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.192 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_11/O
                         net (fo=2, routed)           0.682     6.874    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_11
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.998 f  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.731     7.729    MIPS_CPU_i/ALU32_0/n_0_r[15]_INST_0_i_2
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.494     8.347    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_r[15]
    SLICE_X45Y40         FDRE                                         r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/SHOW_ON_LED_0/inst/clk
    SLICE_X45Y40                                                      r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.081     8.788    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 2.038ns (21.882%)  route 7.276ns (78.118%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.594     6.059    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.326     6.385 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_4/O
                         net (fo=2, routed)           0.569     6.954    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.650     7.729    MIPS_CPU_i/ALU32_0/n_0_r[10]_INST_0_i_5
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.503     8.355    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_r[10]
    SLICE_X40Y37         FDRE                                         r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/SHOW_ON_LED_0/inst/clk
    SLICE_X40Y37                                                      r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)       -0.067     8.799    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.044ns (21.944%)  route 7.271ns (78.056%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          0.950     1.681    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X35Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.805 r  MIPS_CPU_i/REGFILE_0/inst/qb[29]_INST_0_i_11/O
                         net (fo=1, routed)           0.808     2.613    MIPS_CPU_i/DATAPATH_0/reg_qb[29]
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.152     2.765 r  MIPS_CPU_i/DATAPATH_0/alu_b[29]_INST_0/O
                         net (fo=18, routed)          1.410     4.175    MIPS_CPU_i/ALU32_0/b[29]
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.361     4.536 f  MIPS_CPU_i/ALU32_0/r[27]_INST_0_i_21/O
                         net (fo=1, routed)           0.814     5.350    MIPS_CPU_i/ALU32_0/n_0_r[27]_INST_0_i_21
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.331     5.681 f  MIPS_CPU_i/ALU32_0/r[27]_INST_0_i_13/O
                         net (fo=2, routed)           0.960     6.641    MIPS_CPU_i/ALU32_0/n_0_r[27]_INST_0_i_13
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.765 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.736     7.502    MIPS_CPU_i/ALU32_0/n_0_r[26]_INST_0_i_5
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.626 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.263     7.889    MIPS_CPU_i/ALU32_0/n_0_r[26]_INST_0_i_1
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0/O
                         net (fo=3, routed)           0.344     8.356    MIPS_CPU_i/REGFILE_0/inst/d[26]
    SLICE_X41Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.445     8.450    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X41Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)       -0.061     8.807    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 1.910ns (20.507%)  route 7.404ns (79.493%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.107     0.608    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     0.732 f  MIPS_CPU_i/KEY2INST_0/inst/do[27]_INST_0/O
                         net (fo=19, routed)          0.622     1.354    MIPS_CPU_i/CONTROL_UNIT_0/op[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.124     1.478 r  MIPS_CPU_i/CONTROL_UNIT_0/sext_INST_0/O
                         net (fo=16, routed)          1.147     2.625    MIPS_CPU_i/DATAPATH_0/con_sext
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.153     2.778 r  MIPS_CPU_i/DATAPATH_0/alu_b[26]_INST_0/O
                         net (fo=16, routed)          1.323     4.101    MIPS_CPU_i/ALU32_0/b[26]
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.355     4.456 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_24/O
                         net (fo=4, routed)           0.693     5.148    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_24
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.326     5.474 r  MIPS_CPU_i/ALU32_0/r[12]_INST_0_i_16/O
                         net (fo=2, routed)           0.793     6.267    MIPS_CPU_i/ALU32_0/n_0_r[12]_INST_0_i_16
    SLICE_X42Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.391 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     7.191    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_9
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.315 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.286     7.601    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_3
    SLICE_X47Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.725 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0/O
                         net (fo=4, routed)           0.634     8.359    MIPS_CPU_i/REGFILE_0/inst/d[11]
    SLICE_X47Y40         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X47Y40                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X47Y40         FDCE (Setup_fdce_C_D)       -0.058     8.811    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.386    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]
    SLICE_X31Y28         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.820    -0.870    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.070    -0.544    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/Q
                         net (fo=2, routed)           0.111    -0.374    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][3]
    SLICE_X31Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.070    -0.543    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.288%)  route 0.114ns (44.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.554    -0.627    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/Q
                         net (fo=2, routed)           0.114    -0.372    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][4]
    SLICE_X31Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.070    -0.543    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/Q
                         net (fo=2, routed)           0.122    -0.363    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][1]
    SLICE_X33Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.066    -0.545    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/Q
                         net (fo=2, routed)           0.122    -0.363    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][3]
    SLICE_X32Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.066    -0.545    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/Q
                         net (fo=1, routed)           0.105    -0.382    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]
    SLICE_X33Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.047    -0.566    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/Q
                         net (fo=1, routed)           0.107    -0.380    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]
    SLICE_X33Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.046    -0.567    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X34Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/Q
                         net (fo=1, routed)           0.112    -0.350    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]
    SLICE_X35Y32         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X35Y32                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.070    -0.541    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.554    -0.627    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X30Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/Q
                         net (fo=1, routed)           0.116    -0.347    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]
    SLICE_X31Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.070    -0.541    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.552    -0.629    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X34Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/Q
                         net (fo=1, routed)           0.116    -0.349    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]
    SLICE_X35Y28         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.819    -0.871    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X35Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.070    -0.546    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPS_CPU_clk_wiz_0_0_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                               
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y0    MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/I           
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0   
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X34Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[1]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[2]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X30Y31     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[4]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X30Y31     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[5]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X31Y30     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X33Y34     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/C          
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[8]/C          
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0   
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[2]/C          
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C          
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X33Y33     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[8]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X31Y33     MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][17]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X31Y33     MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][17]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y33     MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][21]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y33     MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[3][27]/C  
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X34Y34     MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][8]/C       
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X35Y34     MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][7]/C       
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X35Y34     MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][8]/C       
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X31Y30     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C          
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X33Y34     MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y28     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][2]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y28     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y28     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][5]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y28     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][6]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y28     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][7]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y31     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y31     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][1]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y31     MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][3]/C   



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPS_CPU_clk_wiz_0_0_1
  To Clock:  clkfbout_MIPS_CPU_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPS_CPU_clk_wiz_0_0_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                               
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y1    MIPS_CPU_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 1.910ns (20.177%)  route 7.556ns (79.823%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.107     0.608    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     0.732 f  MIPS_CPU_i/KEY2INST_0/inst/do[27]_INST_0/O
                         net (fo=19, routed)          0.622     1.354    MIPS_CPU_i/CONTROL_UNIT_0/op[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.124     1.478 r  MIPS_CPU_i/CONTROL_UNIT_0/sext_INST_0/O
                         net (fo=16, routed)          1.147     2.625    MIPS_CPU_i/DATAPATH_0/con_sext
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.153     2.778 r  MIPS_CPU_i/DATAPATH_0/alu_b[26]_INST_0/O
                         net (fo=16, routed)          1.323     4.101    MIPS_CPU_i/ALU32_0/b[26]
    SLICE_X44Y33         LUT5 (Prop_lut5_I0_O)        0.327     4.428 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_18/O
                         net (fo=3, routed)           0.642     5.070    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_18
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     5.194 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_6/O
                         net (fo=2, routed)           0.810     6.004    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_6
    SLICE_X45Y35         LUT5 (Prop_lut5_I0_O)        0.152     6.156 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.719     6.875    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_10
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.326     7.201 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.550     7.751    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_4
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0/O
                         net (fo=4, routed)           0.637     8.512    MIPS_CPU_i/REGFILE_0/inst/d[13]
    SLICE_X42Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.445     8.450    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X42Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X42Y39         FDCE (Setup_fdce_C_D)       -0.031     8.836    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.038ns (21.642%)  route 7.379ns (78.358%))
  Logic Levels:           9  (LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.643     6.109    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.326     6.435 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_6/O
                         net (fo=2, routed)           0.572     7.007    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.619     7.749    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0/O
                         net (fo=4, routed)           0.585     8.458    MIPS_CPU_i/REGFILE_0/inst/d[9]
    SLICE_X39Y36         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.440     8.445    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X39Y36                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/C
                         clock pessimism              0.492     8.936    
                         clock uncertainty           -0.074     8.862    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)       -0.067     8.795    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 2.038ns (21.462%)  route 7.458ns (78.538%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.594     6.059    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.326     6.385 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_4/O
                         net (fo=2, routed)           0.569     6.954    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.650     7.729    MIPS_CPU_i/ALU32_0/n_0_r[10]_INST_0_i_5
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.685     8.537    MIPS_CPU_i/REGFILE_0/inst/d[10]
    SLICE_X33Y38         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X33Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/C
                         clock pessimism              0.579     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X33Y38         FDCE (Setup_fdce_C_D)       -0.067     8.884    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.926ns (20.469%)  route 7.483ns (79.531%))
  Logic Levels:           10  (LUT3=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 r  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.535     0.767    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.891 f  MIPS_CPU_i/KEY2INST_0/inst/do[4]_INST_0/O
                         net (fo=10, routed)          0.622     1.513    MIPS_CPU_i/CONTROL_UNIT_0/func[4]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124     1.637 r  MIPS_CPU_i/CONTROL_UNIT_0/shfit_INST_0_i_2/O
                         net (fo=6, routed)           0.649     2.286    MIPS_CPU_i/CONTROL_UNIT_0/n_0_shfit_INST_0_i_2
    SLICE_X34Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.410 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.906    MIPS_CPU_i/CONTROL_UNIT_0/n_0_aluc[2]_INST_0_i_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.030 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0/O
                         net (fo=178, routed)         0.922     3.952    MIPS_CPU_i/ALU32_0/aluc[2]
    SLICE_X38Y34         LUT5 (Prop_lut5_I2_O)        0.150     4.102 f  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_18/O
                         net (fo=4, routed)           0.807     4.909    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_18
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.328     5.237 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_9/O
                         net (fo=3, routed)           0.830     6.068    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_9
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.192 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_11/O
                         net (fo=2, routed)           0.682     6.874    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_11
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.998 f  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.731     7.729    MIPS_CPU_i/ALU32_0/n_0_r[15]_INST_0_i_2
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.598     8.451    MIPS_CPU_i/REGFILE_0/inst/d[15]
    SLICE_X44Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X44Y39         FDCE (Setup_fdce_C_D)       -0.067     8.801    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 2.038ns (21.671%)  route 7.366ns (78.329%))
  Logic Levels:           9  (LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.643     6.109    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.326     6.435 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_6/O
                         net (fo=2, routed)           0.572     7.007    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.619     7.749    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0/O
                         net (fo=4, routed)           0.572     8.446    MIPS_CPU_i/REGFILE_0/inst/d[9]
    SLICE_X40Y35         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X40Y35                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)       -0.067     8.797    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 2.163ns (23.223%)  route 7.151ns (76.777%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.082     0.584    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.124     0.708 f  MIPS_CPU_i/KEY2INST_0/inst/do[21]_INST_0/O
                         net (fo=32, routed)          1.193     1.901    MIPS_CPU_i/REGFILE_0/inst/rna[0]
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.150     2.051 f  MIPS_CPU_i/REGFILE_0/inst/qa[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.862     2.912    MIPS_CPU_i/DATAPATH_0/reg_qa[9]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.355     3.267 f  MIPS_CPU_i/DATAPATH_0/alu_a[9]_INST_0/O
                         net (fo=6, routed)           0.663     3.931    MIPS_CPU_i/ALU32_0/a[9]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.150     4.081 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_6/O
                         net (fo=3, routed)           0.471     4.551    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_6
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.326     4.877 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_8/O
                         net (fo=6, routed)           0.789     5.667    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_8
    SLICE_X38Y40         LUT3 (Prop_lut3_I1_O)        0.124     5.791 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.973     6.764    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_8
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.152     6.916 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.569     7.484    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_4
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.326     7.810 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0/O
                         net (fo=3, routed)           0.549     8.359    MIPS_CPU_i/REGFILE_0/inst/d[16]
    SLICE_X45Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y39         FDCE (Setup_fdce_C_D)       -0.081     8.787    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 1.926ns (20.697%)  route 7.380ns (79.303%))
  Logic Levels:           10  (LUT3=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 r  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.535     0.767    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.891 f  MIPS_CPU_i/KEY2INST_0/inst/do[4]_INST_0/O
                         net (fo=10, routed)          0.622     1.513    MIPS_CPU_i/CONTROL_UNIT_0/func[4]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124     1.637 r  MIPS_CPU_i/CONTROL_UNIT_0/shfit_INST_0_i_2/O
                         net (fo=6, routed)           0.649     2.286    MIPS_CPU_i/CONTROL_UNIT_0/n_0_shfit_INST_0_i_2
    SLICE_X34Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.410 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.906    MIPS_CPU_i/CONTROL_UNIT_0/n_0_aluc[2]_INST_0_i_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.030 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0/O
                         net (fo=178, routed)         0.922     3.952    MIPS_CPU_i/ALU32_0/aluc[2]
    SLICE_X38Y34         LUT5 (Prop_lut5_I2_O)        0.150     4.102 f  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_18/O
                         net (fo=4, routed)           0.807     4.909    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_18
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.328     5.237 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_9/O
                         net (fo=3, routed)           0.830     6.068    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_9
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.192 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_11/O
                         net (fo=2, routed)           0.682     6.874    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_11
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.998 f  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.731     7.729    MIPS_CPU_i/ALU32_0/n_0_r[15]_INST_0_i_2
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.494     8.347    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_r[15]
    SLICE_X45Y40         FDRE                                         r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/SHOW_ON_LED_0/inst/clk
    SLICE_X45Y40                                                      r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.081     8.787    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 2.038ns (21.882%)  route 7.276ns (78.118%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.594     6.059    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.326     6.385 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_4/O
                         net (fo=2, routed)           0.569     6.954    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.650     7.729    MIPS_CPU_i/ALU32_0/n_0_r[10]_INST_0_i_5
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.503     8.355    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_r[10]
    SLICE_X40Y37         FDRE                                         r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/SHOW_ON_LED_0/inst/clk
    SLICE_X40Y37                                                      r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)       -0.067     8.798    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.044ns (21.944%)  route 7.271ns (78.056%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          0.950     1.681    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X35Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.805 r  MIPS_CPU_i/REGFILE_0/inst/qb[29]_INST_0_i_11/O
                         net (fo=1, routed)           0.808     2.613    MIPS_CPU_i/DATAPATH_0/reg_qb[29]
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.152     2.765 r  MIPS_CPU_i/DATAPATH_0/alu_b[29]_INST_0/O
                         net (fo=18, routed)          1.410     4.175    MIPS_CPU_i/ALU32_0/b[29]
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.361     4.536 f  MIPS_CPU_i/ALU32_0/r[27]_INST_0_i_21/O
                         net (fo=1, routed)           0.814     5.350    MIPS_CPU_i/ALU32_0/n_0_r[27]_INST_0_i_21
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.331     5.681 f  MIPS_CPU_i/ALU32_0/r[27]_INST_0_i_13/O
                         net (fo=2, routed)           0.960     6.641    MIPS_CPU_i/ALU32_0/n_0_r[27]_INST_0_i_13
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.765 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.736     7.502    MIPS_CPU_i/ALU32_0/n_0_r[26]_INST_0_i_5
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.626 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.263     7.889    MIPS_CPU_i/ALU32_0/n_0_r[26]_INST_0_i_1
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0/O
                         net (fo=3, routed)           0.344     8.356    MIPS_CPU_i/REGFILE_0/inst/d[26]
    SLICE_X41Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.445     8.450    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X41Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)       -0.061     8.806    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 1.910ns (20.507%)  route 7.404ns (79.493%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.107     0.608    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     0.732 f  MIPS_CPU_i/KEY2INST_0/inst/do[27]_INST_0/O
                         net (fo=19, routed)          0.622     1.354    MIPS_CPU_i/CONTROL_UNIT_0/op[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.124     1.478 r  MIPS_CPU_i/CONTROL_UNIT_0/sext_INST_0/O
                         net (fo=16, routed)          1.147     2.625    MIPS_CPU_i/DATAPATH_0/con_sext
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.153     2.778 r  MIPS_CPU_i/DATAPATH_0/alu_b[26]_INST_0/O
                         net (fo=16, routed)          1.323     4.101    MIPS_CPU_i/ALU32_0/b[26]
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.355     4.456 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_24/O
                         net (fo=4, routed)           0.693     5.148    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_24
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.326     5.474 r  MIPS_CPU_i/ALU32_0/r[12]_INST_0_i_16/O
                         net (fo=2, routed)           0.793     6.267    MIPS_CPU_i/ALU32_0/n_0_r[12]_INST_0_i_16
    SLICE_X42Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.391 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     7.191    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_9
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.315 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.286     7.601    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_3
    SLICE_X47Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.725 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0/O
                         net (fo=4, routed)           0.634     8.359    MIPS_CPU_i/REGFILE_0/inst/d[11]
    SLICE_X47Y40         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X47Y40                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X47Y40         FDCE (Setup_fdce_C_D)       -0.058     8.810    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.386    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]
    SLICE_X31Y28         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.820    -0.870    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.070    -0.470    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/Q
                         net (fo=2, routed)           0.111    -0.374    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][3]
    SLICE_X31Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.074    -0.539    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.070    -0.469    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.288%)  route 0.114ns (44.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.554    -0.627    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/Q
                         net (fo=2, routed)           0.114    -0.372    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][4]
    SLICE_X31Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.074    -0.539    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.070    -0.469    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/Q
                         net (fo=2, routed)           0.122    -0.363    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][1]
    SLICE_X33Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.066    -0.471    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/Q
                         net (fo=2, routed)           0.122    -0.363    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][3]
    SLICE_X32Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.066    -0.471    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/Q
                         net (fo=1, routed)           0.105    -0.382    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]
    SLICE_X33Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.074    -0.539    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.047    -0.492    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/Q
                         net (fo=1, routed)           0.107    -0.380    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]
    SLICE_X33Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.074    -0.539    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.046    -0.493    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X34Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/Q
                         net (fo=1, routed)           0.112    -0.350    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]
    SLICE_X35Y32         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X35Y32                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.070    -0.467    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.554    -0.627    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X30Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/Q
                         net (fo=1, routed)           0.116    -0.347    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]
    SLICE_X31Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.070    -0.467    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.552    -0.629    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X34Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/Q
                         net (fo=1, routed)           0.116    -0.349    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]
    SLICE_X35Y28         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.819    -0.871    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X35Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.070    -0.472    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0
  To Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 1.910ns (20.177%)  route 7.556ns (79.823%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.107     0.608    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     0.732 f  MIPS_CPU_i/KEY2INST_0/inst/do[27]_INST_0/O
                         net (fo=19, routed)          0.622     1.354    MIPS_CPU_i/CONTROL_UNIT_0/op[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.124     1.478 r  MIPS_CPU_i/CONTROL_UNIT_0/sext_INST_0/O
                         net (fo=16, routed)          1.147     2.625    MIPS_CPU_i/DATAPATH_0/con_sext
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.153     2.778 r  MIPS_CPU_i/DATAPATH_0/alu_b[26]_INST_0/O
                         net (fo=16, routed)          1.323     4.101    MIPS_CPU_i/ALU32_0/b[26]
    SLICE_X44Y33         LUT5 (Prop_lut5_I0_O)        0.327     4.428 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_18/O
                         net (fo=3, routed)           0.642     5.070    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_18
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     5.194 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_6/O
                         net (fo=2, routed)           0.810     6.004    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_6
    SLICE_X45Y35         LUT5 (Prop_lut5_I0_O)        0.152     6.156 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.719     6.875    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_10
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.326     7.201 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.550     7.751    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_4
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.875 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0/O
                         net (fo=4, routed)           0.637     8.512    MIPS_CPU_i/REGFILE_0/inst/d[13]
    SLICE_X42Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.445     8.450    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X42Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X42Y39         FDCE (Setup_fdce_C_D)       -0.031     8.836    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][13]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.038ns (21.642%)  route 7.379ns (78.358%))
  Logic Levels:           9  (LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.643     6.109    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.326     6.435 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_6/O
                         net (fo=2, routed)           0.572     7.007    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.619     7.749    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0/O
                         net (fo=4, routed)           0.585     8.458    MIPS_CPU_i/REGFILE_0/inst/d[9]
    SLICE_X39Y36         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.440     8.445    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X39Y36                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]/C
                         clock pessimism              0.492     8.936    
                         clock uncertainty           -0.074     8.862    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)       -0.067     8.795    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][9]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 2.038ns (21.462%)  route 7.458ns (78.538%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.594     6.059    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.326     6.385 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_4/O
                         net (fo=2, routed)           0.569     6.954    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.650     7.729    MIPS_CPU_i/ALU32_0/n_0_r[10]_INST_0_i_5
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.685     8.537    MIPS_CPU_i/REGFILE_0/inst/d[10]
    SLICE_X33Y38         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X33Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]/C
                         clock pessimism              0.579     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X33Y38         FDCE (Setup_fdce_C_D)       -0.067     8.884    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][10]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.926ns (20.469%)  route 7.483ns (79.531%))
  Logic Levels:           10  (LUT3=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 r  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.535     0.767    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.891 f  MIPS_CPU_i/KEY2INST_0/inst/do[4]_INST_0/O
                         net (fo=10, routed)          0.622     1.513    MIPS_CPU_i/CONTROL_UNIT_0/func[4]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124     1.637 r  MIPS_CPU_i/CONTROL_UNIT_0/shfit_INST_0_i_2/O
                         net (fo=6, routed)           0.649     2.286    MIPS_CPU_i/CONTROL_UNIT_0/n_0_shfit_INST_0_i_2
    SLICE_X34Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.410 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.906    MIPS_CPU_i/CONTROL_UNIT_0/n_0_aluc[2]_INST_0_i_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.030 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0/O
                         net (fo=178, routed)         0.922     3.952    MIPS_CPU_i/ALU32_0/aluc[2]
    SLICE_X38Y34         LUT5 (Prop_lut5_I2_O)        0.150     4.102 f  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_18/O
                         net (fo=4, routed)           0.807     4.909    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_18
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.328     5.237 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_9/O
                         net (fo=3, routed)           0.830     6.068    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_9
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.192 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_11/O
                         net (fo=2, routed)           0.682     6.874    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_11
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.998 f  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.731     7.729    MIPS_CPU_i/ALU32_0/n_0_r[15]_INST_0_i_2
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.598     8.451    MIPS_CPU_i/REGFILE_0/inst/d[15]
    SLICE_X44Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X44Y39         FDCE (Setup_fdce_C_D)       -0.067     8.801    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 2.038ns (21.671%)  route 7.366ns (78.329%))
  Logic Levels:           9  (LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.643     6.109    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.326     6.435 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_6/O
                         net (fo=2, routed)           0.572     7.007    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_6
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.619     7.749    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0/O
                         net (fo=4, routed)           0.572     8.446    MIPS_CPU_i/REGFILE_0/inst/d[9]
    SLICE_X40Y35         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X40Y35                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)       -0.067     8.797    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][9]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 2.163ns (23.223%)  route 7.151ns (76.777%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.082     0.584    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.124     0.708 f  MIPS_CPU_i/KEY2INST_0/inst/do[21]_INST_0/O
                         net (fo=32, routed)          1.193     1.901    MIPS_CPU_i/REGFILE_0/inst/rna[0]
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.150     2.051 f  MIPS_CPU_i/REGFILE_0/inst/qa[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.862     2.912    MIPS_CPU_i/DATAPATH_0/reg_qa[9]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.355     3.267 f  MIPS_CPU_i/DATAPATH_0/alu_a[9]_INST_0/O
                         net (fo=6, routed)           0.663     3.931    MIPS_CPU_i/ALU32_0/a[9]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.150     4.081 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_6/O
                         net (fo=3, routed)           0.471     4.551    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_6
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.326     4.877 r  MIPS_CPU_i/ALU32_0/r[13]_INST_0_i_8/O
                         net (fo=6, routed)           0.789     5.667    MIPS_CPU_i/ALU32_0/n_0_r[13]_INST_0_i_8
    SLICE_X38Y40         LUT3 (Prop_lut3_I1_O)        0.124     5.791 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.973     6.764    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_8
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.152     6.916 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.569     7.484    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_4
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.326     7.810 r  MIPS_CPU_i/ALU32_0/r[16]_INST_0/O
                         net (fo=3, routed)           0.549     8.359    MIPS_CPU_i/REGFILE_0/inst/d[16]
    SLICE_X45Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y39         FDCE (Setup_fdce_C_D)       -0.081     8.787    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 1.926ns (20.697%)  route 7.380ns (79.303%))
  Logic Levels:           10  (LUT3=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 r  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.535     0.767    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.891 f  MIPS_CPU_i/KEY2INST_0/inst/do[4]_INST_0/O
                         net (fo=10, routed)          0.622     1.513    MIPS_CPU_i/CONTROL_UNIT_0/func[4]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.124     1.637 r  MIPS_CPU_i/CONTROL_UNIT_0/shfit_INST_0_i_2/O
                         net (fo=6, routed)           0.649     2.286    MIPS_CPU_i/CONTROL_UNIT_0/n_0_shfit_INST_0_i_2
    SLICE_X34Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.410 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.906    MIPS_CPU_i/CONTROL_UNIT_0/n_0_aluc[2]_INST_0_i_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.030 r  MIPS_CPU_i/CONTROL_UNIT_0/aluc[2]_INST_0/O
                         net (fo=178, routed)         0.922     3.952    MIPS_CPU_i/ALU32_0/aluc[2]
    SLICE_X38Y34         LUT5 (Prop_lut5_I2_O)        0.150     4.102 f  MIPS_CPU_i/ALU32_0/r[16]_INST_0_i_18/O
                         net (fo=4, routed)           0.807     4.909    MIPS_CPU_i/ALU32_0/n_0_r[16]_INST_0_i_18
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.328     5.237 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_9/O
                         net (fo=3, routed)           0.830     6.068    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_9
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.192 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_11/O
                         net (fo=2, routed)           0.682     6.874    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_11
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.998 f  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.731     7.729    MIPS_CPU_i/ALU32_0/n_0_r[15]_INST_0_i_2
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[15]_INST_0_i_1/O
                         net (fo=4, routed)           0.494     8.347    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_r[15]
    SLICE_X45Y40         FDRE                                         r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/SHOW_ON_LED_0/inst/clk
    SLICE_X45Y40                                                      r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.081     8.787    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[15]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 2.038ns (21.882%)  route 7.276ns (78.118%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          1.055     1.785    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124     1.909 r  MIPS_CPU_i/REGFILE_0/inst/qb[18]_INST_0_i_11/O
                         net (fo=1, routed)           1.001     2.910    MIPS_CPU_i/DATAPATH_0/reg_qb[18]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.153     3.063 r  MIPS_CPU_i/DATAPATH_0/alu_b[18]_INST_0/O
                         net (fo=12, routed)          1.251     4.315    MIPS_CPU_i/ALU32_0/b[18]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.331     4.646 r  MIPS_CPU_i/ALU32_0/r[8]_INST_0_i_10/O
                         net (fo=4, routed)           0.668     5.314    MIPS_CPU_i/ALU32_0/n_0_r[8]_INST_0_i_10
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.152     5.466 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_15/O
                         net (fo=2, routed)           0.594     6.059    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_15
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.326     6.385 r  MIPS_CPU_i/ALU32_0/r[9]_INST_0_i_4/O
                         net (fo=2, routed)           0.569     6.954    MIPS_CPU_i/ALU32_0/n_0_r[9]_INST_0_i_4
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.078 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.650     7.729    MIPS_CPU_i/ALU32_0/n_0_r[10]_INST_0_i_5
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.853 r  MIPS_CPU_i/ALU32_0/r[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.503     8.355    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_r[10]
    SLICE_X40Y37         FDRE                                         r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/SHOW_ON_LED_0/inst/clk
    SLICE_X40Y37                                                      r  MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)       -0.067     8.798    MIPS_CPU_i/SHOW_ON_LED_0/inst/alu_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.044ns (21.944%)  route 7.271ns (78.056%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.553    -0.959    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X31Y30                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[6]/Q
                         net (fo=6, routed)           0.610     0.107    MIPS_CPU_i/KEY2INST_0/inst_a[6]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     0.231 f  MIPS_CPU_i/KEY2INST_0/inst_do[29]_INST_0_i_1/O
                         net (fo=17, routed)          0.375     0.607    MIPS_CPU_i/KEY2INST_0/inst/I1
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     0.731 r  MIPS_CPU_i/KEY2INST_0/inst/do[17]_INST_0/O
                         net (fo=33, routed)          0.950     1.681    MIPS_CPU_i/REGFILE_0/inst/rnb[1]
    SLICE_X35Y37         LUT5 (Prop_lut5_I2_O)        0.124     1.805 r  MIPS_CPU_i/REGFILE_0/inst/qb[29]_INST_0_i_11/O
                         net (fo=1, routed)           0.808     2.613    MIPS_CPU_i/DATAPATH_0/reg_qb[29]
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.152     2.765 r  MIPS_CPU_i/DATAPATH_0/alu_b[29]_INST_0/O
                         net (fo=18, routed)          1.410     4.175    MIPS_CPU_i/ALU32_0/b[29]
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.361     4.536 f  MIPS_CPU_i/ALU32_0/r[27]_INST_0_i_21/O
                         net (fo=1, routed)           0.814     5.350    MIPS_CPU_i/ALU32_0/n_0_r[27]_INST_0_i_21
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.331     5.681 f  MIPS_CPU_i/ALU32_0/r[27]_INST_0_i_13/O
                         net (fo=2, routed)           0.960     6.641    MIPS_CPU_i/ALU32_0/n_0_r[27]_INST_0_i_13
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.765 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.736     7.502    MIPS_CPU_i/ALU32_0/n_0_r[26]_INST_0_i_5
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.626 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.263     7.889    MIPS_CPU_i/ALU32_0/n_0_r[26]_INST_0_i_1
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  MIPS_CPU_i/ALU32_0/r[26]_INST_0/O
                         net (fo=3, routed)           0.344     8.356    MIPS_CPU_i/REGFILE_0/inst/d[26]
    SLICE_X41Y39         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.445     8.450    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X41Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)       -0.061     8.806    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][26]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 1.910ns (20.507%)  route 7.404ns (79.493%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.557    -0.955    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y33                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[3]/Q
                         net (fo=22, routed)          1.107     0.608    MIPS_CPU_i/KEY2INST_0/inst/inst_a[1]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     0.732 f  MIPS_CPU_i/KEY2INST_0/inst/do[27]_INST_0/O
                         net (fo=19, routed)          0.622     1.354    MIPS_CPU_i/CONTROL_UNIT_0/op[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.124     1.478 r  MIPS_CPU_i/CONTROL_UNIT_0/sext_INST_0/O
                         net (fo=16, routed)          1.147     2.625    MIPS_CPU_i/DATAPATH_0/con_sext
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.153     2.778 r  MIPS_CPU_i/DATAPATH_0/alu_b[26]_INST_0/O
                         net (fo=16, routed)          1.323     4.101    MIPS_CPU_i/ALU32_0/b[26]
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.355     4.456 r  MIPS_CPU_i/ALU32_0/r[14]_INST_0_i_24/O
                         net (fo=4, routed)           0.693     5.148    MIPS_CPU_i/ALU32_0/n_0_r[14]_INST_0_i_24
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.326     5.474 r  MIPS_CPU_i/ALU32_0/r[12]_INST_0_i_16/O
                         net (fo=2, routed)           0.793     6.267    MIPS_CPU_i/ALU32_0/n_0_r[12]_INST_0_i_16
    SLICE_X42Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.391 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     7.191    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_9
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.315 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.286     7.601    MIPS_CPU_i/ALU32_0/n_0_r[11]_INST_0_i_3
    SLICE_X47Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.725 r  MIPS_CPU_i/ALU32_0/r[11]_INST_0/O
                         net (fo=4, routed)           0.634     8.359    MIPS_CPU_i/REGFILE_0/inst/d[11]
    SLICE_X47Y40         FDCE                                         r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X47Y40                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X47Y40         FDCE (Setup_fdce_C_D)       -0.058     8.810    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][11]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.386    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[2][3]
    SLICE_X31Y28         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.820    -0.870    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.070    -0.470    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/Q
                         net (fo=2, routed)           0.111    -0.374    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][3]
    SLICE_X31Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.074    -0.539    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.070    -0.469    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][9]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.288%)  route 0.114ns (44.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.554    -0.627    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][4]/Q
                         net (fo=2, routed)           0.114    -0.372    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][4]
    SLICE_X31Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.074    -0.539    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.070    -0.469    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][10]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][1]/Q
                         net (fo=2, routed)           0.122    -0.363    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][1]
    SLICE_X33Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.066    -0.471    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y30                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[3][3]/Q
                         net (fo=2, routed)           0.122    -0.363    MIPS_CPU_i/KEY2INST_0/inst/n_0_data_now_reg[3][3]
    SLICE_X32Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X32Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.066    -0.471    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]/Q
                         net (fo=1, routed)           0.105    -0.382    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][1]
    SLICE_X33Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.074    -0.539    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.047    -0.492    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.553    -0.628    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]/Q
                         net (fo=1, routed)           0.107    -0.380    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][3]
    SLICE_X33Y29         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.821    -0.869    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X33Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.074    -0.539    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.046    -0.493    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.555    -0.626    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X34Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]/Q
                         net (fo=1, routed)           0.112    -0.350    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][0]
    SLICE_X35Y32         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X35Y32                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.070    -0.467    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.554    -0.627    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X30Y29                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]/Q
                         net (fo=1, routed)           0.116    -0.347    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[1][5]
    SLICE_X31Y31         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.823    -0.867    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X31Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.074    -0.537    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.070    -0.467    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MIPS_CPU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.552    -0.629    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X34Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]/Q
                         net (fo=1, routed)           0.116    -0.349    MIPS_CPU_i/KEY2INST_0/inst/data_now_reg[0][4]
    SLICE_X35Y28         FDRE                                         r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.819    -0.871    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X35Y28                                                      r  MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.070    -0.472    MIPS_CPU_i/KEY2INST_0/inst/inst_rom_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0
  To Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.610ns (15.258%)  route 3.388ns (84.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.803     3.041    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X37Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X37Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.257    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.610ns (15.674%)  route 3.282ns (84.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.696     2.935    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X38Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X38Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X38Y39         FDCE (Recov_fdce_C_CLR)     -0.522     8.343    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -2.935    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.580ns (15.898%)  route 3.068ns (84.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.496     2.692    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X43Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X43Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X43Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.610ns (17.954%)  route 2.788ns (82.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.202     2.441    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X37Y38         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X37Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X37Y38         FDCE (Recov_fdce_C_CLR)     -0.608     8.256    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -2.441    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.610ns (17.960%)  route 2.786ns (82.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.201     2.440    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X44Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X44Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.610ns (17.960%)  route 2.786ns (82.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.201     2.440    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X44Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X44Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.610ns (17.983%)  route 2.782ns (82.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.197     2.436    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X45Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.610ns (17.983%)  route 2.782ns (82.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.197     2.436    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X45Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.580ns (15.898%)  route 3.068ns (84.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.496     2.692    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X42Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X42Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X42Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.546    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.580ns (16.493%)  route 2.937ns (83.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.364     2.560    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X45Y36         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y36                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  5.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.722    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.722    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.722    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.722    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.747    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.747    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.747    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.747    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.704%)  route 0.511ns (73.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.335    -0.149    MIPS_CPU_i/DATAPATH_0/inst/clrn
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.045    -0.104 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o[31]_i_2/O
                         net (fo=8, routed)           0.175     0.071    MIPS_CPU_i/DATAPATH_0/inst/n_0_pc_o[31]_i_2
    SLICE_X33Y34         FDCE                                         f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.826    -0.864    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y34                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X33Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.681    MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.183ns (20.181%)  route 0.724ns (79.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.362    -0.123    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.042    -0.081 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][10]_i_1/O
                         net (fo=12, routed)          0.362     0.281    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][10]_i_1
    SLICE_X36Y38         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.830    -0.860    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X36Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.157    -0.513    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.795    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.610ns (15.258%)  route 3.388ns (84.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.803     3.041    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X37Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X37Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.257    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.610ns (15.674%)  route 3.282ns (84.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.696     2.935    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X38Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X38Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X38Y39         FDCE (Recov_fdce_C_CLR)     -0.522     8.343    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -2.935    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.580ns (15.898%)  route 3.068ns (84.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.496     2.692    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X43Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X43Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X43Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.610ns (17.954%)  route 2.788ns (82.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.202     2.441    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X37Y38         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X37Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X37Y38         FDCE (Recov_fdce_C_CLR)     -0.608     8.256    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -2.441    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.610ns (17.960%)  route 2.786ns (82.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.201     2.440    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X44Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X44Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.610ns (17.960%)  route 2.786ns (82.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.201     2.440    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X44Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X44Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.610ns (17.983%)  route 2.782ns (82.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.197     2.436    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X45Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.610ns (17.983%)  route 2.782ns (82.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.197     2.436    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X45Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.580ns (15.898%)  route 3.068ns (84.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.496     2.692    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X42Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X42Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X42Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.546    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.580ns (16.493%)  route 2.937ns (83.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.364     2.560    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X45Y36         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y36                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  5.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.648    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.648    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.648    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.648    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.673    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.673    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.673    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.673    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.704%)  route 0.511ns (73.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.335    -0.149    MIPS_CPU_i/DATAPATH_0/inst/clrn
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.045    -0.104 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o[31]_i_2/O
                         net (fo=8, routed)           0.175     0.071    MIPS_CPU_i/DATAPATH_0/inst/n_0_pc_o[31]_i_2
    SLICE_X33Y34         FDCE                                         f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.826    -0.864    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y34                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X33Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.183ns (20.181%)  route 0.724ns (79.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.362    -0.123    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.042    -0.081 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][10]_i_1/O
                         net (fo=12, routed)          0.362     0.281    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][10]_i_1
    SLICE_X36Y38         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.830    -0.860    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X36Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.074    -0.282    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.157    -0.439    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.720    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0
  To Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.610ns (15.258%)  route 3.388ns (84.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.803     3.041    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X37Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X37Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.257    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.610ns (15.674%)  route 3.282ns (84.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.696     2.935    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X38Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X38Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X38Y39         FDCE (Recov_fdce_C_CLR)     -0.522     8.343    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -2.935    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.580ns (15.898%)  route 3.068ns (84.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.496     2.692    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X43Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X43Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X43Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.610ns (17.954%)  route 2.788ns (82.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.202     2.441    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X37Y38         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X37Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X37Y38         FDCE (Recov_fdce_C_CLR)     -0.608     8.256    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -2.441    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.610ns (17.960%)  route 2.786ns (82.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.201     2.440    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X44Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X44Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.610ns (17.960%)  route 2.786ns (82.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.201     2.440    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X44Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X44Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.610ns (17.983%)  route 2.782ns (82.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.197     2.436    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X45Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.610ns (17.983%)  route 2.782ns (82.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.197     2.436    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X45Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X45Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.260    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.580ns (15.898%)  route 3.068ns (84.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.496     2.692    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X42Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X42Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X42Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.546    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.580ns (16.493%)  route 2.937ns (83.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.364     2.560    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X45Y36         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y36                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  5.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.648    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.648    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.648    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.648    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.673    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.673    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.673    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.673    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.704%)  route 0.511ns (73.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.335    -0.149    MIPS_CPU_i/DATAPATH_0/inst/clrn
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.045    -0.104 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o[31]_i_2/O
                         net (fo=8, routed)           0.175     0.071    MIPS_CPU_i/DATAPATH_0/inst/n_0_pc_o[31]_i_2
    SLICE_X33Y34         FDCE                                         f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.826    -0.864    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y34                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X33Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.183ns (20.181%)  route 0.724ns (79.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.362    -0.123    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.042    -0.081 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][10]_i_1/O
                         net (fo=12, routed)          0.362     0.281    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][10]_i_1
    SLICE_X36Y38         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.830    -0.860    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X36Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.074    -0.282    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.157    -0.439    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.720    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPS_CPU_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.610ns (15.258%)  route 3.388ns (84.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.803     3.041    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X37Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X37Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X37Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.258    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][18]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.610ns (15.674%)  route 3.282ns (84.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.696     2.935    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X38Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X38Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X38Y39         FDCE (Recov_fdce_C_CLR)     -0.522     8.344    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][18]
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -2.935    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.580ns (15.898%)  route 3.068ns (84.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.496     2.692    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X43Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X43Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X43Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.461    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][13]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.610ns (17.954%)  route 2.788ns (82.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.202     2.441    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X37Y38         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.442     8.447    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X37Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.865    
    SLICE_X37Y38         FDCE (Recov_fdce_C_CLR)     -0.608     8.257    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][18]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -2.441    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.610ns (17.960%)  route 2.786ns (82.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.201     2.440    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X44Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X44Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.261    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][15]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.610ns (17.960%)  route 2.786ns (82.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.201     2.440    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X44Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X44Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X44Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.261    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][16]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.610ns (17.983%)  route 2.782ns (82.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.197     2.436    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X45Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X45Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.261    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][15]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.610ns (17.983%)  route 2.782ns (82.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.585     1.085    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.154     1.239 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][18]_i_1/O
                         net (fo=12, routed)          1.197     2.436    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][18]_i_1
    SLICE_X45Y39         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.446     8.451    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y39                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]/C
                         clock pessimism              0.492     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X45Y39         FDCE (Recov_fdce_C_CLR)     -0.608     8.261    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][16]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.580ns (15.898%)  route 3.068ns (84.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.496     2.692    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X42Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X42Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X42Y37         FDCE (Recov_fdce_C_CLR)     -0.319     8.547    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][13]
  -------------------------------------------------------------------
                         required time                          8.547    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/CLR
                            (recovery check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@10.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.580ns (16.493%)  route 2.937ns (83.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.555    -0.957    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          1.572     1.072    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X45Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.196 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][14]_i_1/O
                         net (fo=12, routed)          1.364     2.560    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][14]_i_1
    SLICE_X45Y36         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inclk
                         net (fo=0)                   0.000    10.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         1.443     8.448    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X45Y36                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405     8.461    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][12]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  5.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.722    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][19]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.722    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][20]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.722    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][21]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X34Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X34Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.134    -0.722    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[2][22]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.747    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][19]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.747    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][20]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.747    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][21]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.548%)  route 0.432ns (69.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.285    -0.200    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][22]_i_1/O
                         net (fo=12, routed)          0.147    -0.003    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][22]_i_1
    SLICE_X35Y37         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.827    -0.863    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X35Y37                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X35Y37         FDCE (Remov_fdce_C_CLR)     -0.159    -0.747    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[3][22]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.704%)  route 0.511ns (73.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.335    -0.149    MIPS_CPU_i/DATAPATH_0/inst/clrn
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.045    -0.104 f  MIPS_CPU_i/DATAPATH_0/inst/pc_o[31]_i_2/O
                         net (fo=8, routed)           0.175     0.071    MIPS_CPU_i/DATAPATH_0/inst/n_0_pc_o[31]_i_2
    SLICE_X33Y34         FDCE                                         f  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.826    -0.864    MIPS_CPU_i/DATAPATH_0/inst/clk
    SLICE_X33Y34                                                      r  MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X33Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.681    MIPS_CPU_i/DATAPATH_0/inst/pc_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_out1_MIPS_CPU_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.183ns (20.181%)  route 0.724ns (79.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.556    -0.625    MIPS_CPU_i/KEY2INST_0/inst/clk
    SLICE_X28Y31                                                      r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  MIPS_CPU_i/KEY2INST_0/inst/r_clrn_reg/Q
                         net (fo=10, routed)          0.362    -0.123    MIPS_CPU_i/REGFILE_0/inst/clrn
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.042    -0.081 f  MIPS_CPU_i/REGFILE_0/inst/reg32[31][10]_i_1/O
                         net (fo=12, routed)          0.362     0.281    MIPS_CPU_i/REGFILE_0/inst/n_0_reg32[31][10]_i_1
    SLICE_X36Y38         FDCE                                         f  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPS_CPU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inclk
                         net (fo=0)                   0.000     0.000    MIPS_CPU_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MIPS_CPU_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MIPS_CPU_i/clk_wiz_0/inst/clk_in1_MIPS_CPU_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MIPS_CPU_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MIPS_CPU_i/clk_wiz_0/inst/clk_out1_MIPS_CPU_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MIPS_CPU_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=211, routed)         0.830    -0.860    MIPS_CPU_i/REGFILE_0/inst/clk
    SLICE_X36Y38                                                      r  MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.157    -0.513    MIPS_CPU_i/REGFILE_0/inst/reg32_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.795    





