# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv failed with 2 errors.
# Compile of test_bench_new.sv was successful.
# 10 compiles, 1 failed with 2 errors.
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv failed with 1 errors.
# Compile of test_bench_new.sv was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv failed with 1 errors.
# Compile of test_bench_new.sv was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of test_bench_new.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 00:06:10 on Dec 21,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/*
add wave  \
sim:/test_bench/D1/rf1/core
run -all
# ** Warning: (vsim-7) Failed to open readmem file "D:/cse141l/test_files/test0.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/y1499/OneDrive/Desktop/SystemVerilog/test benches/program1/test_bench_new.sv(47)
#    Time: 100 ns  Iteration: 0  Instance: /test_bench
#           0:  xxxxxxxxxxxxxxxx
#           1:  xxxxxxxxxxxxxxxx
#           2:  xxxxxxxxxxxxxxxx
#           3:  xxxxxxxxxxxxxxxx
#           4:  xxxxxxxxxxxxxxxx
#           5:  xxxxxxxxxxxxxxxx
#           6:  xxxxxxxxxxxxxxxx
#           7:  xxxxxxxxxxxxxxxx
#           8:  xxxxxxxxxxxxxxxx
#           9:  xxxxxxxxxxxxxxxx
#          10:  xxxxxxxxxxxxxxxx
#          11:  xxxxxxxxxxxxxxxx
#          12:  xxxxxxxxxxxxxxxx
#          13:  xxxxxxxxxxxxxxxx
#          14:  xxxxxxxxxxxxxxxx
#          15:  xxxxxxxxxxxxxxxx
#          16:  xxxxxxxxxxxxxxxx
#          17:  xxxxxxxxxxxxxxxx
#          18:  xxxxxxxxxxxxxxxx
#          19:  xxxxxxxxxxxxxxxx
#          20:  xxxxxxxxxxxxxxxx
#          21:  xxxxxxxxxxxxxxxx
#          22:  xxxxxxxxxxxxxxxx
#          23:  xxxxxxxxxxxxxxxx
#          24:  xxxxxxxxxxxxxxxx
#          25:  xxxxxxxxxxxxxxxx
#          26:  xxxxxxxxxxxxxxxx
#          27:  xxxxxxxxxxxxxxxx
#          28:  xxxxxxxxxxxxxxxx
#          29:  xxxxxxxxxxxxxxxx
#          30:  xxxxxxxxxxxxxxxx
#          31:  xxxxxxxxxxxxxxxx
# Break key hit
# Simulation stop requested.
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 00:12:21 on Dec 21,2024, Elapsed time: 0:06:11
# Errors: 0, Warnings: 10
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of test_bench_new.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# vsim -gui work.test_bench 
# Start time: 00:12:42 on Dec 21,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/pc1/*
add wave  \
sim:/test_bench/D1/rf1/core
run -all
# ** Warning: (vsim-7) Failed to open readmem file "D:/cse141l/test_files/test0.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/y1499/OneDrive/Desktop/SystemVerilog/test benches/program1/test_bench_new.sv(47)
#    Time: 100 ns  Iteration: 0  Instance: /test_bench
#           0:  xxxxxxxxxxxxxxxx
#           1:  xxxxxxxxxxxxxxxx
#           2:  xxxxxxxxxxxxxxxx
#           3:  xxxxxxxxxxxxxxxx
#           4:  xxxxxxxxxxxxxxxx
#           5:  xxxxxxxxxxxxxxxx
#           6:  xxxxxxxxxxxxxxxx
#           7:  xxxxxxxxxxxxxxxx
#           8:  xxxxxxxxxxxxxxxx
#           9:  xxxxxxxxxxxxxxxx
#          10:  xxxxxxxxxxxxxxxx
#          11:  xxxxxxxxxxxxxxxx
#          12:  xxxxxxxxxxxxxxxx
#          13:  xxxxxxxxxxxxxxxx
#          14:  xxxxxxxxxxxxxxxx
#          15:  xxxxxxxxxxxxxxxx
#          16:  xxxxxxxxxxxxxxxx
#          17:  xxxxxxxxxxxxxxxx
#          18:  xxxxxxxxxxxxxxxx
#          19:  xxxxxxxxxxxxxxxx
#          20:  xxxxxxxxxxxxxxxx
#          21:  xxxxxxxxxxxxxxxx
#          22:  xxxxxxxxxxxxxxxx
#          23:  xxxxxxxxxxxxxxxx
#          24:  xxxxxxxxxxxxxxxx
#          25:  xxxxxxxxxxxxxxxx
#          26:  xxxxxxxxxxxxxxxx
#          27:  xxxxxxxxxxxxxxxx
#          28:  xxxxxxxxxxxxxxxx
#          29:  xxxxxxxxxxxxxxxx
#          30:  xxxxxxxxxxxxxxxx
#          31:  xxxxxxxxxxxxxxxx
# Break key hit
# Simulation stop requested.
# A time value could not be extracted from the current line
# Compile of alu.sv was successful.
# Compile of Control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of nexPC.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of test_bench_new.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.test_bench
# End time: 00:15:29 on Dec 21,2024, Elapsed time: 0:02:47
# Errors: 0, Warnings: 4
# vsim -gui work.test_bench 
# Start time: 00:15:29 on Dec 21,2024
# Loading sv_std.std
# Loading work.test_bench
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.nextPC
# Loading work.instr_ROM
# Loading work.Control
# Loading work.reg_file
# Loading work.alu
# Loading work.dat_mem
add wave sim:/test_bench/D1/pc1/*
add wave  \
sim:/test_bench/D1/dm/core
run -all
#           0:  0000000000000000
#           1:  0000000000000001
#           2:  0000000000000011
#           3:  0000000000000111
#           4:  0000000000001111
#           5:  0000000000011111
#           6:  0000000000111111
#           7:  0000000001111111
#           8:  0000000011111111
#           9:  0000000111111111
#          10:  0000001111111111
#          11:  0000011111111111
#          12:  0000111111111111
#          13:  0001111111111111
#          14:  0011111111111111
#          15:  0111111111111111
#          16:  1111111111111111
#          17:  1111111111111110
#          18:  1111111111111100
#          19:  1111111111111000
#          20:  1111111111110000
#          21:  1111111111100000
#          22:  1111111111000000
#          23:  1111111110000000
#          24:  1111111100000000
#          25:  1111111000000000
#          26:  1111110000000000
#          27:  1111100000000000
#          28:  1111000000000000
#          29:  1110000000000000
#          30:  1100000000000000
#          31:  1000000000000000
# Break key hit
# Break in Module test_bench at C:/Users/y1499/OneDrive/Desktop/SystemVerilog/test benches/program1/test_bench_new.sv line 20
# End time: 00:18:40 on Dec 21,2024, Elapsed time: 0:03:11
# Errors: 0, Warnings: 1
