#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9715909eb0 .scope module, "tb_fifo_top" "tb_fifo_top" 2 2;
 .timescale -9 -9;
v0x7f971591c400_0 .var "clk", 0 0;
v0x7f971591c510_0 .var "data_in", 7 0;
v0x7f971591c5a0_0 .net "data_out", 7 0, v0x7f971591b740_0;  1 drivers
v0x7f971591c670_0 .var "read_signal", 0 0;
v0x7f971591c700_0 .var "rst_n", 0 0;
v0x7f971591c810_0 .var "write_signal", 0 0;
S_0x7f971590a020 .scope module, "U1" "fifo_top" 2 6, 3 1 0, S_0x7f9715909eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_signal";
    .port_info 1 /INPUT 1 "read_signal";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
v0x7f971591bc50_0 .net "clk", 0 0, v0x7f971591c400_0;  1 drivers
v0x7f971591bcf0_0 .net "data_in", 7 0, v0x7f971591c510_0;  1 drivers
v0x7f971591bd90_0 .net "data_out", 7 0, v0x7f971591b740_0;  alias, 1 drivers
v0x7f971591be40_0 .net "empty", 0 0, L_0x7f971591ce30;  1 drivers
v0x7f971591bef0_0 .net "fall", 0 0, L_0x7f971591cb10;  1 drivers
v0x7f971591bfc0_0 .net "read_addr", 2 0, v0x7f971591adf0_0;  1 drivers
v0x7f971591c090_0 .net "read_signal", 0 0, v0x7f971591c670_0;  1 drivers
v0x7f971591c160_0 .net "rst_n", 0 0, v0x7f971591c700_0;  1 drivers
v0x7f971591c1f0_0 .net "write_addr", 2 0, v0x7f971591b0c0_0;  1 drivers
v0x7f971591c300_0 .net "write_signal", 0 0, v0x7f971591c810_0;  1 drivers
S_0x7f971590a190 .scope module, "C1" "control_module" 3 8, 4 1 0, S_0x7f971590a020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "write_signal";
    .port_info 4 /INPUT 1 "read_signal";
    .port_info 5 /OUTPUT 3 "write_addr";
    .port_info 6 /OUTPUT 3 "read_addr";
    .port_info 7 /OUTPUT 3 "data_addr";
    .port_info 8 /OUTPUT 1 "fall";
    .port_info 9 /OUTPUT 1 "empty";
P_0x7f9715904e20 .param/l "DATA_DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x7f9715904e60 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x7f9715904ea0 .param/l "RAM_DEPTH" 0 4 5, +C4<0000000000000000000000000000000100000000>;
v0x7f971590a550_0 .net *"_ivl_0", 31 0, L_0x7f971591c8a0;  1 drivers
L_0x7f9713f630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f971591a490_0 .net/2u *"_ivl_10", 0 0, L_0x7f9713f630e0;  1 drivers
L_0x7f9713f63128 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f971590a3d0_0 .net/2u *"_ivl_14", 2 0, L_0x7f9713f63128;  1 drivers
v0x7f971591a560_0 .net *"_ivl_16", 0 0, L_0x7f971591cd10;  1 drivers
L_0x7f9713f63170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f971591a600_0 .net/2u *"_ivl_18", 0 0, L_0x7f9713f63170;  1 drivers
L_0x7f9713f631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f971591a6f0_0 .net/2u *"_ivl_20", 0 0, L_0x7f9713f631b8;  1 drivers
L_0x7f9713f63008 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f971591a7a0_0 .net *"_ivl_3", 28 0, L_0x7f9713f63008;  1 drivers
L_0x7f9713f63050 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7f971591a850_0 .net/2u *"_ivl_4", 31 0, L_0x7f9713f63050;  1 drivers
v0x7f971591a900_0 .net *"_ivl_6", 0 0, L_0x7f971591c9d0;  1 drivers
L_0x7f9713f63098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f971591aa10_0 .net/2u *"_ivl_8", 0 0, L_0x7f9713f63098;  1 drivers
v0x7f971591aab0_0 .net "clk", 0 0, v0x7f971591c400_0;  alias, 1 drivers
v0x7f971591ab50_0 .var "data_addr", 2 0;
o0x7f9713f32248 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f971591ac00_0 .net "data_in", 7 0, o0x7f9713f32248;  0 drivers
v0x7f971591acb0_0 .net "empty", 0 0, L_0x7f971591ce30;  alias, 1 drivers
v0x7f971591ad50_0 .net "fall", 0 0, L_0x7f971591cb10;  alias, 1 drivers
v0x7f971591adf0_0 .var "read_addr", 2 0;
v0x7f971591aea0_0 .net "read_signal", 0 0, v0x7f971591c670_0;  alias, 1 drivers
v0x7f971591b030_0 .net "rst_n", 0 0, v0x7f971591c700_0;  alias, 1 drivers
v0x7f971591b0c0_0 .var "write_addr", 2 0;
v0x7f971591b150_0 .net "write_signal", 0 0, v0x7f971591c810_0;  alias, 1 drivers
E_0x7f971590a350/0 .event negedge, v0x7f971591b030_0;
E_0x7f971590a350/1 .event posedge, v0x7f971591aab0_0;
E_0x7f971590a350 .event/or E_0x7f971590a350/0, E_0x7f971590a350/1;
L_0x7f971591c8a0 .concat [ 3 29 0 0], v0x7f971591ab50_0, L_0x7f9713f63008;
L_0x7f971591c9d0 .cmp/eq 32, L_0x7f971591c8a0, L_0x7f9713f63050;
L_0x7f971591cb10 .functor MUXZ 1, L_0x7f9713f630e0, L_0x7f9713f63098, L_0x7f971591c9d0, C4<>;
L_0x7f971591cd10 .cmp/eq 3, v0x7f971591ab50_0, L_0x7f9713f63128;
L_0x7f971591ce30 .functor MUXZ 1, L_0x7f9713f631b8, L_0x7f9713f63170, L_0x7f971591cd10, C4<>;
S_0x7f971591b2e0 .scope module, "R2" "ram_module" 3 9, 5 1 0, S_0x7f971590a020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 3 "write_addr";
    .port_info 2 /INPUT 3 "read_addr";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 1 "clk1";
    .port_info 6 /INPUT 1 "clk2";
    .port_info 7 /OUTPUT 8 "data_out";
v0x7f971591b520_0 .net "clk1", 0 0, v0x7f971591c400_0;  alias, 1 drivers
v0x7f971591b5e0_0 .net "clk2", 0 0, v0x7f971591c400_0;  alias, 1 drivers
v0x7f971591b6b0_0 .net "data_in", 7 0, v0x7f971591c510_0;  alias, 1 drivers
v0x7f971591b740_0 .var "data_out", 7 0;
v0x7f971591b7f0 .array "mem", 0 7, 7 0;
v0x7f971591b8d0_0 .net "rd", 0 0, v0x7f971591c670_0;  alias, 1 drivers
v0x7f971591b960_0 .net "read_addr", 2 0, v0x7f971591adf0_0;  alias, 1 drivers
v0x7f971591ba10_0 .net "wr", 0 0, v0x7f971591c810_0;  alias, 1 drivers
v0x7f971591bac0_0 .net "write_addr", 2 0, v0x7f971591b0c0_0;  alias, 1 drivers
E_0x7f971591a9e0 .event posedge, v0x7f971591aab0_0;
    .scope S_0x7f971590a190;
T_0 ;
    %wait E_0x7f971590a350;
    %load/vec4 v0x7f971591b030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f971591b0c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f971591b0c0_0;
    %pad/u 40;
    %cmpi/e 255, 0, 40;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f971591b0c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f971591b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7f971591b0c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7f971591b0c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7f971591b0c0_0;
    %assign/vec4 v0x7f971591b0c0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f971590a190;
T_1 ;
    %wait E_0x7f971590a350;
    %load/vec4 v0x7f971591b030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f971591adf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f971591adf0_0;
    %pad/u 40;
    %cmpi/e 255, 0, 40;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f971591adf0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f971591aea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7f971591adf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7f971591adf0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f971591adf0_0;
    %assign/vec4 v0x7f971591adf0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f971590a190;
T_2 ;
    %wait E_0x7f971590a350;
    %load/vec4 v0x7f971591b030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f971591ab50_0, 0, 3;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f971591aea0_0;
    %load/vec4 v0x7f971591b150_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f971591ab50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f971591ab50_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x7f971591ab50_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f971591aea0_0;
    %nor/r;
    %load/vec4 v0x7f971591b150_0;
    %and;
    %load/vec4 v0x7f971591ab50_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7f971591ab50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7f971591ab50_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f971591ab50_0;
    %assign/vec4 v0x7f971591ab50_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f971591b2e0;
T_3 ;
    %wait E_0x7f971591a9e0;
    %load/vec4 v0x7f971591ba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f971591b6b0_0;
    %load/vec4 v0x7f971591bac0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f971591b7f0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f971591b2e0;
T_4 ;
    %wait E_0x7f971591a9e0;
    %load/vec4 v0x7f971591b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f971591b960_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f971591b7f0, 4;
    %assign/vec4 v0x7f971591b740_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9715909eb0;
T_5 ;
    %vpi_call 2 9 "$display", "start a clock pulse" {0 0 0};
    %vpi_call 2 10 "$dumpfile", "tb_fifo_top.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9715909eb0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f9715909eb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f971591c400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f971591c700_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f971591c510_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f971591c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f971591c670_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f971591c700_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f971591c700_0, 0, 1;
    %delay 155, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f971591c810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f971591c670_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7f9715909eb0;
T_7 ;
    %pushi/vec4 40, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7f971591c400_0;
    %nor/r;
    %store/vec4 v0x7f971591c400_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x7f9715909eb0;
T_8 ;
    %pushi/vec4 7, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %load/vec4 v0x7f971591c510_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f971591c510_0, 0, 8;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./src/tb_fifo_top.v";
    "./src/fifo_top.v";
    "./src/control_modulefixed.v";
    "./src/ram_2_module.v";
