set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y60}]
set_property SITE_PIPS {SLICE_X1Y60/SRUSEDMUX:IN SLICE_X1Y60/CEUSEDMUX:1 SLICE_X1Y60/CLKINV:CLK SLICE_X1Y60/AFFMUX:AX} [get_sites {SLICE_X1Y60}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y60}]
set_property SITE_PIPS {SLICE_X0Y60/SRUSEDMUX:IN SLICE_X0Y60/CEUSEDMUX:1 SLICE_X0Y60/CLKINV:CLK SLICE_X0Y60/DFFMUX:DX SLICE_X0Y60/CFFMUX:CX SLICE_X0Y60/BFFMUX:BX SLICE_X0Y60/AFFMUX:AX} [get_sites {SLICE_X0Y60}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y59}]
set_property SITE_PIPS {SLICE_X1Y59/SRUSEDMUX:IN SLICE_X1Y59/B5FFMUX:IN_B SLICE_X1Y59/A5FFMUX:IN_B SLICE_X1Y59/C5FFMUX:IN_B SLICE_X1Y59/CEUSEDMUX:1 SLICE_X1Y59/CLKINV:CLK SLICE_X1Y59/DFFMUX:DX SLICE_X1Y59/COUTMUX:C5Q SLICE_X1Y59/CFFMUX:O6 SLICE_X1Y59/BOUTMUX:B5Q SLICE_X1Y59/BFFMUX:O6 SLICE_X1Y59/AOUTMUX:A5Q SLICE_X1Y59/AFFMUX:O6} [get_sites {SLICE_X1Y59}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y59}]
set_property SITE_PIPS {SLICE_X0Y59/DUSED:0 SLICE_X0Y59/CUSED:0 SLICE_X0Y59/BUSED:0 SLICE_X0Y59/SRUSEDMUX:0 SLICE_X0Y59/CEUSEDMUX:1 SLICE_X0Y59/CLKINV:CLK SLICE_X0Y59/COUTMUX:O6 SLICE_X0Y59/AFFMUX:O6} [get_sites {SLICE_X0Y59}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y58}]
set_property SITE_PIPS {SLICE_X1Y58/BUSED:0 SLICE_X1Y58/AUSED:0 SLICE_X1Y58/SRUSEDMUX:IN SLICE_X1Y58/CEUSEDMUX:1 SLICE_X1Y58/CLKINV:CLK SLICE_X1Y58/DFFMUX:DX SLICE_X1Y58/CFFMUX:CX SLICE_X1Y58/BFFMUX:BX SLICE_X1Y58/AFFMUX:AX} [get_sites {SLICE_X1Y58}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y58}]
set_property SITE_PIPS {SLICE_X0Y58/SRUSEDMUX:IN SLICE_X0Y58/CEUSEDMUX:1 SLICE_X0Y58/CLKINV:CLK SLICE_X0Y58/CFFMUX:CX SLICE_X0Y58/BFFMUX:BX SLICE_X0Y58/AFFMUX:AX} [get_sites {SLICE_X0Y58}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y58}]
set_property SITE_PIPS {SLICE_X2Y58/SRUSEDMUX:IN SLICE_X2Y58/CEUSEDMUX:1 SLICE_X2Y58/A5FFMUX:IN_B SLICE_X2Y58/B5FFMUX:IN_B SLICE_X2Y58/D5FFMUX:IN_B SLICE_X2Y58/C5FFMUX:IN_B SLICE_X2Y58/CLKINV:CLK SLICE_X2Y58/DOUTMUX:D5Q SLICE_X2Y58/DFFMUX:O6 SLICE_X2Y58/COUTMUX:C5Q SLICE_X2Y58/CFFMUX:O6 SLICE_X2Y58/BOUTMUX:B5Q SLICE_X2Y58/BFFMUX:O6 SLICE_X2Y58/AOUTMUX:A5Q SLICE_X2Y58/AFFMUX:O6} [get_sites {SLICE_X2Y58}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y58}]
set_property SITE_PIPS {SLICE_X3Y58/SRUSEDMUX:IN SLICE_X3Y58/B5FFMUX:IN_B SLICE_X3Y58/A5FFMUX:IN_B SLICE_X3Y58/CEUSEDMUX:1 SLICE_X3Y58/CLKINV:CLK SLICE_X3Y58/CFFMUX:CX SLICE_X3Y58/BOUTMUX:B5Q SLICE_X3Y58/BFFMUX:O6 SLICE_X3Y58/AOUTMUX:A5Q SLICE_X3Y58/AFFMUX:O6} [get_sites {SLICE_X3Y58}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y57}]
set_property SITE_PIPS {SLICE_X1Y57/AUSED:0 SLICE_X1Y57/SRUSEDMUX:IN SLICE_X1Y57/CEUSEDMUX:1 SLICE_X1Y57/CLKINV:CLK SLICE_X1Y57/CFFMUX:CX SLICE_X1Y57/BFFMUX:BX SLICE_X1Y57/AFFMUX:AX} [get_sites {SLICE_X1Y57}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y57}]
set_property SITE_PIPS {SLICE_X2Y57/SRUSEDMUX:0 SLICE_X2Y57/CEUSEDMUX:1 SLICE_X2Y57/WEMUX:CE SLICE_X2Y57/CLKINV:CLK SLICE_X2Y57/AFFMUX:O6} [get_sites {SLICE_X2Y57}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y57}]
set_property SITE_PIPS {SLICE_X3Y57/CUSED:0 SLICE_X3Y57/SRUSEDMUX:0 SLICE_X3Y57/CEUSEDMUX:1 SLICE_X3Y57/CLKINV:CLK SLICE_X3Y57/BFFMUX:O6 SLICE_X3Y57/AFFMUX:O6} [get_sites {SLICE_X3Y57}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y57}]
set_property SITE_PIPS {SLICE_X5Y57/DUSED:0 SLICE_X5Y57/CUSED:0 SLICE_X5Y57/AOUTMUX:F7} [get_sites {SLICE_X5Y57}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y57}]
set_property SITE_PIPS {SLICE_X4Y57/BUSED:0 SLICE_X4Y57/SRUSEDMUX:IN SLICE_X4Y57/CEUSEDMUX:1 SLICE_X4Y57/CLKINV:CLK SLICE_X4Y57/AFFMUX:O6} [get_sites {SLICE_X4Y57}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y57}]
set_property SITE_PIPS {SLICE_X6Y57/DUSED:0 SLICE_X6Y57/SRUSEDMUX:IN SLICE_X6Y57/CEUSEDMUX:1 SLICE_X6Y57/CLKINV:CLK SLICE_X6Y57/CFFMUX:O6 SLICE_X6Y57/BFFMUX:O6 SLICE_X6Y57/AFFMUX:O6} [get_sites {SLICE_X6Y57}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y56}]
set_property SITE_PIPS {SLICE_X1Y56/SRUSEDMUX:0 SLICE_X1Y56/A5FFMUX:IN_B SLICE_X1Y56/CEUSEDMUX:1 SLICE_X1Y56/CLKINV:CLK SLICE_X1Y56/BFFMUX:O6 SLICE_X1Y56/AOUTMUX:A5Q SLICE_X1Y56/AFFMUX:O6} [get_sites {SLICE_X1Y56}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y56}]
set_property SITE_PIPS {SLICE_X2Y56/SRUSEDMUX:IN SLICE_X2Y56/CEUSEDMUX:IN SLICE_X2Y56/CLKINV:CLK SLICE_X2Y56/BFFMUX:O6 SLICE_X2Y56/AFFMUX:O6} [get_sites {SLICE_X2Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y56}]
set_property SITE_PIPS {SLICE_X3Y56/DUSED:0 SLICE_X3Y56/CUSED:0 SLICE_X3Y56/SRUSEDMUX:IN SLICE_X3Y56/CEUSEDMUX:1 SLICE_X3Y56/CLKINV:CLK SLICE_X3Y56/BFFMUX:O6 SLICE_X3Y56/AFFMUX:O6} [get_sites {SLICE_X3Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y56}]
set_property SITE_PIPS {SLICE_X5Y56/DUSED:0 SLICE_X5Y56/CUSED:0 SLICE_X5Y56/AOUTMUX:F7} [get_sites {SLICE_X5Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y56}]
set_property SITE_PIPS {SLICE_X4Y56/DUSED:0 SLICE_X4Y56/CUSED:0 SLICE_X4Y56/COUTMUX:O5 SLICE_X4Y56/AOUTMUX:F7} [get_sites {SLICE_X4Y56}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y56}]
set_property SITE_PIPS {SLICE_X6Y56/CUSED:0 SLICE_X6Y56/BUSED:0 SLICE_X6Y56/SRUSEDMUX:IN SLICE_X6Y56/CEUSEDMUX:IN SLICE_X6Y56/CLKINV:CLK SLICE_X6Y56/AFFMUX:O6} [get_sites {SLICE_X6Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y56}]
set_property SITE_PIPS {SLICE_X7Y56/SRUSEDMUX:IN SLICE_X7Y56/CEUSEDMUX:IN SLICE_X7Y56/CLKINV:CLK SLICE_X7Y56/AFFMUX:O6} [get_sites {SLICE_X7Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y55}]
set_property SITE_PIPS {SLICE_X1Y55/DUSED:0 SLICE_X1Y55/CUSED:0 SLICE_X1Y55/BUSED:0 SLICE_X1Y55/AUSED:0 SLICE_X1Y55/SRUSEDMUX:0 SLICE_X1Y55/CEUSEDMUX:IN SLICE_X1Y55/CLKINV:CLK SLICE_X1Y55/DFFMUX:DX SLICE_X1Y55/CFFMUX:CX SLICE_X1Y55/BFFMUX:BX SLICE_X1Y55/AFFMUX:AX} [get_sites {SLICE_X1Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y55}]
set_property SITE_PIPS {SLICE_X0Y55/BUSED:0 SLICE_X0Y55/AUSED:0 SLICE_X0Y55/SRUSEDMUX:0 SLICE_X0Y55/CEUSEDMUX:IN SLICE_X0Y55/CLKINV:CLK SLICE_X0Y55/DFFMUX:DX SLICE_X0Y55/CFFMUX:CX SLICE_X0Y55/BOUTMUX:O6 SLICE_X0Y55/BFFMUX:BX SLICE_X0Y55/AOUTMUX:O6 SLICE_X0Y55/AFFMUX:AX} [get_sites {SLICE_X0Y55}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y55}]
set_property SITE_PIPS {SLICE_X2Y55/AUSED:0 SLICE_X2Y55/SRUSEDMUX:0 SLICE_X2Y55/CEUSEDMUX:IN SLICE_X2Y55/CLKINV:CLK SLICE_X2Y55/DFFMUX:DX SLICE_X2Y55/CFFMUX:CX SLICE_X2Y55/BFFMUX:BX SLICE_X2Y55/AFFMUX:AX} [get_sites {SLICE_X2Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y55}]
set_property SITE_PIPS {SLICE_X3Y55/SRUSEDMUX:0 SLICE_X3Y55/CEUSEDMUX:IN SLICE_X3Y55/CLKINV:CLK SLICE_X3Y55/CFFMUX:O6 SLICE_X3Y55/BFFMUX:O6 SLICE_X3Y55/AFFMUX:O6} [get_sites {SLICE_X3Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y55}]
set_property SITE_PIPS {SLICE_X5Y55/DUSED:0 SLICE_X5Y55/BUSED:0 SLICE_X5Y55/SRUSEDMUX:IN SLICE_X5Y55/CEUSEDMUX:IN SLICE_X5Y55/CLKINV:CLK SLICE_X5Y55/CFFMUX:O6 SLICE_X5Y55/BOUTMUX:O5 SLICE_X5Y55/AFFMUX:O6} [get_sites {SLICE_X5Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y55}]
set_property SITE_PIPS {SLICE_X4Y55/DUSED:0 SLICE_X4Y55/SRUSEDMUX:IN SLICE_X4Y55/CEUSEDMUX:IN SLICE_X4Y55/CLKINV:CLK SLICE_X4Y55/DOUTMUX:O6 SLICE_X4Y55/CFFMUX:O6 SLICE_X4Y55/BFFMUX:O6 SLICE_X4Y55/AFFMUX:O6} [get_sites {SLICE_X4Y55}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y55}]
set_property SITE_PIPS {SLICE_X6Y55/CUSED:0 SLICE_X6Y55/BUSED:0 SLICE_X6Y55/SRUSEDMUX:IN SLICE_X6Y55/CEUSEDMUX:IN SLICE_X6Y55/CLKINV:CLK SLICE_X6Y55/AFFMUX:O6} [get_sites {SLICE_X6Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y54}]
set_property SITE_PIPS {SLICE_X1Y54/CUSED:0 SLICE_X1Y54/BUSED:0 SLICE_X1Y54/SRUSEDMUX:0 SLICE_X1Y54/A5FFMUX:IN_B SLICE_X1Y54/CEUSEDMUX:IN SLICE_X1Y54/CLKINV:CLK SLICE_X1Y54/DFFMUX:DX SLICE_X1Y54/COUTMUX:O6 SLICE_X1Y54/CFFMUX:CX SLICE_X1Y54/BFFMUX:BX SLICE_X1Y54/AOUTMUX:A5Q SLICE_X1Y54/AFFMUX:O6} [get_sites {SLICE_X1Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y54}]
set_property SITE_PIPS {SLICE_X0Y54/SRUSEDMUX:IN SLICE_X0Y54/CEUSEDMUX:IN SLICE_X0Y54/CLKINV:CLK SLICE_X0Y54/DFFMUX:O6 SLICE_X0Y54/CFFMUX:O6 SLICE_X0Y54/BFFMUX:O6 SLICE_X0Y54/AFFMUX:O6} [get_sites {SLICE_X0Y54}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y54}]
set_property SITE_PIPS {SLICE_X2Y54/DUSED:0 SLICE_X2Y54/SRUSEDMUX:IN SLICE_X2Y54/CEUSEDMUX:1 SLICE_X2Y54/A5FFMUX:IN_A SLICE_X2Y54/B5FFMUX:IN_A SLICE_X2Y54/C5FFMUX:IN_A SLICE_X2Y54/CLKINV:CLK SLICE_X2Y54/DFFMUX:DX SLICE_X2Y54/COUTMUX:C5Q SLICE_X2Y54/CFFMUX:O6 SLICE_X2Y54/BOUTMUX:B5Q SLICE_X2Y54/BFFMUX:O6 SLICE_X2Y54/AOUTMUX:A5Q SLICE_X2Y54/AFFMUX:O6} [get_sites {SLICE_X2Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y54}]
set_property SITE_PIPS {SLICE_X3Y54/SRUSEDMUX:IN SLICE_X3Y54/CEUSEDMUX:IN SLICE_X3Y54/CLKINV:CLK SLICE_X3Y54/DFFMUX:O6 SLICE_X3Y54/CFFMUX:O6 SLICE_X3Y54/BFFMUX:O6 SLICE_X3Y54/AFFMUX:O6} [get_sites {SLICE_X3Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y54}]
set_property SITE_PIPS {SLICE_X5Y54/DUSED:0 SLICE_X5Y54/CUSED:0 SLICE_X5Y54/SRUSEDMUX:IN SLICE_X5Y54/CEUSEDMUX:1 SLICE_X5Y54/CLKINV:CLK SLICE_X5Y54/BFFMUX:O6 SLICE_X5Y54/AFFMUX:O6} [get_sites {SLICE_X5Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y54}]
set_property SITE_PIPS {SLICE_X4Y54/DUSED:0 SLICE_X4Y54/SRUSEDMUX:IN SLICE_X4Y54/CEUSEDMUX:IN SLICE_X4Y54/CLKINV:CLK SLICE_X4Y54/CFFMUX:O6 SLICE_X4Y54/BFFMUX:O6 SLICE_X4Y54/AFFMUX:O6} [get_sites {SLICE_X4Y54}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y54}]
set_property SITE_PIPS {SLICE_X6Y54/DUSED:0 SLICE_X6Y54/CUSED:0 SLICE_X6Y54/BUSED:0 SLICE_X6Y54/SRUSEDMUX:IN SLICE_X6Y54/CEUSEDMUX:IN SLICE_X6Y54/CLKINV:CLK SLICE_X6Y54/AFFMUX:O6} [get_sites {SLICE_X6Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y54}]
set_property SITE_PIPS {SLICE_X7Y54/SRUSEDMUX:IN SLICE_X7Y54/CEUSEDMUX:IN SLICE_X7Y54/CLKINV:CLK SLICE_X7Y54/AFFMUX:O6} [get_sites {SLICE_X7Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y53}]
set_property SITE_PIPS {SLICE_X1Y53/BUSED:0 SLICE_X1Y53/AUSED:0 SLICE_X1Y53/SRUSEDMUX:0 SLICE_X1Y53/CEUSEDMUX:IN SLICE_X1Y53/CLKINV:CLK SLICE_X1Y53/DFFMUX:DX SLICE_X1Y53/CFFMUX:CX SLICE_X1Y53/BFFMUX:BX SLICE_X1Y53/AFFMUX:AX} [get_sites {SLICE_X1Y53}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y53}]
set_property SITE_PIPS {SLICE_X0Y53/SRUSEDMUX:0 SLICE_X0Y53/CEUSEDMUX:IN SLICE_X0Y53/CLKINV:CLK SLICE_X0Y53/DFFMUX:DX SLICE_X0Y53/CFFMUX:CX SLICE_X0Y53/BFFMUX:BX SLICE_X0Y53/AFFMUX:AX} [get_sites {SLICE_X0Y53}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y53}]
set_property SITE_PIPS {SLICE_X2Y53/CUSED:0 SLICE_X2Y53/AUSED:0 SLICE_X2Y53/SRUSEDMUX:IN SLICE_X2Y53/CEUSEDMUX:1 SLICE_X2Y53/CLKINV:CLK SLICE_X2Y53/BFFMUX:O6 SLICE_X2Y53/AOUTMUX:O5} [get_sites {SLICE_X2Y53}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y53}]
set_property SITE_PIPS {SLICE_X3Y53/BUSED:0 SLICE_X3Y53/AUSED:0 SLICE_X3Y53/SRUSEDMUX:0 SLICE_X3Y53/CEUSEDMUX:IN SLICE_X3Y53/CLKINV:CLK SLICE_X3Y53/DFFMUX:DX SLICE_X3Y53/CFFMUX:CX SLICE_X3Y53/BFFMUX:BX SLICE_X3Y53/AFFMUX:AX} [get_sites {SLICE_X3Y53}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y53}]
set_property SITE_PIPS {SLICE_X5Y53/SRUSEDMUX:IN SLICE_X5Y53/CEUSEDMUX:IN SLICE_X5Y53/CLKINV:CLK SLICE_X5Y53/DFFMUX:O6 SLICE_X5Y53/CFFMUX:O6 SLICE_X5Y53/BFFMUX:O6 SLICE_X5Y53/AFFMUX:O6} [get_sites {SLICE_X5Y53}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y53}]
set_property SITE_PIPS {SLICE_X4Y53/SRUSEDMUX:0 SLICE_X4Y53/CEUSEDMUX:IN SLICE_X4Y53/CLKINV:CLK SLICE_X4Y53/CFFMUX:CX SLICE_X4Y53/BFFMUX:BX SLICE_X4Y53/AFFMUX:AX} [get_sites {SLICE_X4Y53}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y52}]
set_property SITE_PIPS {SLICE_X2Y52/SRUSEDMUX:IN SLICE_X2Y52/CEUSEDMUX:IN SLICE_X2Y52/CLKINV:CLK SLICE_X2Y52/AFFMUX:O6} [get_sites {SLICE_X2Y52}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y52}]
set_property SITE_PIPS {SLICE_X3Y52/SRUSEDMUX:0 SLICE_X3Y52/CEUSEDMUX:IN SLICE_X3Y52/CLKINV:CLK SLICE_X3Y52/DFFMUX:O6 SLICE_X3Y52/CFFMUX:O6 SLICE_X3Y52/BFFMUX:O6 SLICE_X3Y52/AFFMUX:O6} [get_sites {SLICE_X3Y52}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y52}]
set_property SITE_PIPS {SLICE_X4Y52/SRUSEDMUX:0 SLICE_X4Y52/CEUSEDMUX:IN SLICE_X4Y52/CLKINV:CLK SLICE_X4Y52/AFFMUX:O6} [get_sites {SLICE_X4Y52}]
set_property ROUTE { (  { INT_R_X3Y58/GND_WIRE GFAN0 BYP_ALT0 BYP0 CLBLM_L_AX }  )   (  { INT_R_X3Y57/GND_WIRE GFAN0 IMUX8 CLBLM_M_A5 }  )  } [get_nets {<const0>}]
set_property ROUTE { (  { INT_R_X3Y57/VCC_WIRE  { FAN_ALT7 FAN7 CLBLM_M_CE }   { IMUX4 CLBLM_M_A6 }   { IMUX11 CLBLM_M_A4 }   { IMUX1 CLBLM_M_A3 }   { IMUX2 CLBLM_M_A2 }  IMUX7 CLBLM_M_A1 }  )   (  { INT_L_X4Y56/VCC_WIRE IMUX_L35 CLBLL_LL_C6 }  )   (  { INT_L_X4Y55/VCC_WIRE IMUX_L13 CLBLL_L_B6 }  )   (  { INT_R_X3Y54/VCC_WIRE  { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X3Y53/VCC_WIRE IMUX4 CLBLM_M_A6 }  )  } [get_nets {<const1>}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX11 CLBLM_M_A4 }   [get_nets {FSM_sequential_CurrState_SISt[0]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX4 CLBLM_M_A6 }   [get_nets {FSM_sequential_CurrState_SISt[1]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 ER1BEG3  { SL1BEG3 IMUX7 CLBLM_M_A1 }  IMUX15 CLBLM_M_B1 }   [get_nets {FSM_sequential_CurrState_SISt[1]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 SR1BEG_S0 SL1BEG0  { ER1BEG1  { IMUX27 CLBLM_M_B4 }  NR1BEG1 IMUX2 CLBLM_M_A2 }  IMUX_L9 CLBLL_L_A5 }   [get_nets {FSM_sequential_CurrState_SISt[2]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L6 CLBLL_L_A1 }   [get_nets {FSM_sequential_CurrState_SISt[2]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10  { SS2BEG2 NR1BEG2  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }   { EL1BEG1  { SL1BEG1  { SL1BEG1  { SL1BEG1  { IMUX_L34 CLBLL_L_C6 }   { SR1BEG2  { WL1BEG1  { NL1BEG1  { BYP_ALT4 BYP_BOUNCE4 CTRL0 CLBLM_L_SR }  WR1BEG2 CTRL_L1 CLBLL_LL_SR }  SR1BEG2 CTRL1 CLBLM_M_SR }  CTRL_L0 CLBLL_L_SR }  ER1BEG2  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }   { ER1BEG2 CTRL1 CLBLM_M_SR }  SR1BEG2  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }   { SR1BEG2  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  ER1BEG2  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }  ER1BEG2 CTRL1 CLBLM_M_SR }  SE2BEG2 NR1BEG2 CTRL_L1 CLBLL_LL_SR }   [get_nets {FSM_sequential_CurrState_SISt[3]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14  { SL1BEG2  { WL1BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {FSM_sequential_CurrState_SISt[3]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 SR1BEG_S0 IMUX17 CLBLM_M_B3 }   [get_nets {bitCnt[2]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L14 CLBLL_L_B1 }   [get_nets {bitCnt[2]_i_6_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 IMUX_L19 CLBLL_L_B2 }   [get_nets {bitCnt[2]_i_7_n_0}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O LIOI_I2GCLK_TOP0 HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BUFGCTRL0_I0 }   [get_nets {clk_IBUF}]
set_property ROUTE  { CLK_BUFG_BUFGCTRL0_O CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_CK_BUFHCLK_L8  { <11>HCLK_LEAF_CLK_B_BOTL5  { <23>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <22>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <21>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <21>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <20>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <20>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <19>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <18>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }  <18>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }  <12>HCLK_LEAF_CLK_B_BOTL5  { <23>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <22>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <22>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <21>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <21>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <20>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <20>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <19>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <19>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <18>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <18>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <17>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <17>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <16>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }  <15>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   [get_nets {clk_IBUF_BUFG}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX12 CLBLM_M_B6 }   [get_nets {dataOut[0]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 EL1BEG_N3 IMUX7 CLBLM_M_A1 }   [get_nets {dataOut[1]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX15 CLBLM_M_B1 }   [get_nets {dataOut[2]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NE2BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {dataOut[3]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 EL1BEG0 IMUX31 CLBLM_M_C5 }   [get_nets {dataOut[4]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 NE2BEG1 IMUX2 CLBLM_M_A2 }   [get_nets {dataOut[5]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NR1BEG0 NL1BEG_N3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {dataOut[6]_i_1__0_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 SE2BEG1 IMUX2 CLBLM_M_A2 }   [get_nets {dataOut[6]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9  { NE2BEG1 WR1BEG2  { NW2BEG2  { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L36 CLBLL_L_D2 }  IMUX_L12 CLBLL_LL_B6 }   { WR1BEG3 IMUX_L23 CLBLL_L_C3 }  CTRL1 CLBLM_M_SR }  BYP_ALT4 BYP_BOUNCE4 CTRL1 CLBLM_M_SR }   [get_nets {dataOut[7]_i_1__0_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 SE2BEG2 IMUX29 CLBLM_M_C2 }   [get_nets {dataOut[7]_i_3__0_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LL_DMUX CLBLL_LOGIC_OUTS23  { NW2BEG1 IMUX25 CLBLM_L_B5 }  WL1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {dataOut[7]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9  { NR1BEG1  { NR1BEG1 IMUX_L34 CLBLL_L_C6 }  IMUX_L11 CLBLL_LL_A4 }  FAN_ALT2 FAN_BOUNCE2 IMUX_L40 CLBLL_LL_D1 }   [get_nets {dataOut[7]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_A  { CLBLL_LOGIC_OUTS12 ER1BEG1 SS2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 FAN_ALT7 FAN_L7 CLBLL_LL_CE }   [get_nets {myReg0[7]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SW6BEG0 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  NL1BEG_N3 IMUX29 CLBLM_M_C2 }   [get_nets {myReg0_OBUF[0]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { SW6BEG0 NW2BEG1 SL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L9 CLBLL_L_A5 }   [get_nets {myReg0_OBUF[1]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { WW2BEG1 SW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  NR1BEG1 GFAN1 IMUX47 CLBLM_M_D5 }   [get_nets {myReg0_OBUF[2]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { WW2BEG2 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  WR1BEG3 IMUX_L6 CLBLL_L_A1 }   [get_nets {myReg0_OBUF[3]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { WR1BEG2 SW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX_L26 CLBLL_L_B4 }   [get_nets {myReg0_OBUF[4]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 WL1BEG2  { WW2BEG2 NL1BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L14 CLBLL_L_B1 }   [get_nets {myReg0_OBUF[5]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { WR1BEG3 WL1BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  SL1BEG2 IMUX_L13 CLBLL_L_B6 }   [get_nets {myReg0_OBUF[6]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7  { NW2BEG3 WL1BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L30 CLBLL_L_C5 }   [get_nets {myReg0_OBUF[7]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 EL1BEG_N3 NR1BEG3 IMUX22 CLBLM_M_C3 }   [get_nets {myReg1[0]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX_L0 CLBLL_L_A3 }   [get_nets {myReg1[1]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 SE2BEG1 IMUX43 CLBLM_M_D6 }   [get_nets {myReg1[2]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 IMUX_L3 CLBLL_L_A2 }   [get_nets {myReg1[3]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 SR1BEG3 IMUX_L16 CLBLL_L_B3 }   [get_nets {myReg1[4]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 SR1BEG3 IMUX_L16 CLBLL_L_B3 }   [get_nets {myReg1[5]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 NR1BEG3 IMUX_L14 CLBLL_L_B1 }   [get_nets {myReg1[6]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 IMUX_L23 CLBLL_L_C3 }   [get_nets {myReg1[7]}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11  { SR1BEG_S0 SL1BEG0 SR1BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT1 FAN_BOUNCE1 FAN_ALT6 FAN_L6 CLBLL_L_CE }   [get_nets {myReg1[7]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 ER1BEG1 IMUX35 CLBLM_M_C6 }   [get_nets {myReg2[0]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WR1BEG1 IMUX_L3 CLBLL_L_A2 }   [get_nets {myReg2[1]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 SR1BEG2 IMUX38 CLBLM_M_D3 }   [get_nets {myReg2[2]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 IMUX_L10 CLBLL_L_A4 }   [get_nets {myReg2[3]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 WL1BEG1 IMUX_L19 CLBLL_L_B2 }   [get_nets {myReg2[4]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 IMUX_L13 CLBLL_L_B6 }   [get_nets {myReg2[5]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NL1BEG2 IMUX_L19 CLBLL_L_B2 }   [get_nets {myReg2[6]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 WL1BEG2 IMUX_L21 CLBLL_L_C4 }   [get_nets {myReg2[7]}]
set_property ROUTE  { CLBLL_LL_B  { CLBLL_LOGIC_OUTS13 SS2BEG1 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 EL1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {myReg2[7]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NL1BEG_N3 WR1BEG_S0 IMUX31 CLBLM_M_C5 }   [get_nets {myReg3[0]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NW2BEG0 NL1BEG_N3 EL1BEG2 IMUX_L5 CLBLL_L_A6 }   [get_nets {myReg3[1]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 EL1BEG0 IMUX40 CLBLM_M_D1 }   [get_nets {myReg3[2]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 WL1BEG0 WR1BEG2 IMUX_L5 CLBLL_L_A6 }   [get_nets {myReg3[3]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 NR1BEG2 IMUX_L13 CLBLL_L_B6 }   [get_nets {myReg3[4]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NW2BEG2 SW2BEG1 IMUX_L26 CLBLL_L_B4 }   [get_nets {myReg3[5]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 SR1BEG_S0 IMUX_L26 CLBLL_L_B4 }   [get_nets {myReg3[6]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 NL1BEG1 IMUX_L34 CLBLL_L_C6 }   [get_nets {myReg3[7]}]
set_property ROUTE  { CLBLL_L_C CLBLL_L_CMUX CLBLL_LOGIC_OUTS18  { EL1BEG_N3 EL1BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  BYP_ALT1 BYP_BOUNCE1 FAN_ALT6 FAN_L6 CLBLL_L_CE }   [get_nets {myReg3[7]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NR1BEG2 IMUX13 CLBLM_L_B6 }  IMUX20 CLBLM_L_C2 }   [get_nets {p_0_in0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SL1BEG2  { IMUX5 CLBLM_L_A6 }  IMUX13 CLBLM_L_B6 }   [get_nets {regAddr[5]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10  { SL1BEG2 SL1BEG2  { WL1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }  NW2BEG2 FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {regAddr[7]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SS2BEG3 NR1BEG3 IMUX_L23 CLBLL_L_C3 }   [get_nets {regAddr[7]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 WL1BEG2 IMUX_L21 CLBLL_L_C4 }   [get_nets {regAddr[7]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L30 CLBLL_L_C5 }   [get_nets {regAddr[7]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 SL1BEG0  { ER1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX33 CLBLM_L_C1 }   [get_nets {regAddr[7]_i_6_n_0}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18  { SE2BEG0 SE2BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }  EL1BEG_N3 SE2BEG3 IMUX_L14 CLBLL_L_B1 }   [get_nets {rst_IBUF}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 IMUX_L11 CLBLL_LL_A4 }   [get_nets {sclDeb_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 IMUX_L7 CLBLL_LL_A1 }   [get_nets {sclDeb_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 IMUX_L40 CLBLL_LL_D1 }   [get_nets {sclDeb_i_4_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 SE2BEG0 NR1BEG0 WR1BEG1 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {sclPipe[0]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { SL1BEG0  { IMUX_L24 CLBLL_LL_B5 }  IMUX_L32 CLBLL_LL_C1 }  SW2BEG0 ER1BEG1 NR1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {sclPipe[1]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  SL1BEG1  { IMUX_L2 CLBLL_LL_A2 }  IMUX_L35 CLBLL_LL_C6 }   [get_nets {sclPipe[2]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { FAN_ALT5 FAN_BOUNCE5 BYP_ALT5 BYP_BOUNCE5 BYP_ALT6 BYP_L6 CLBLL_LL_DX }  SL1BEG2  { IMUX_L4 CLBLL_LL_A6 }  IMUX_L44 CLBLL_LL_D4 }   [get_nets {sclPipe[3]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 SL1BEG3  { SR1BEG_S0 IMUX_L34 CLBLL_L_C6 }   { IMUX_L22 CLBLL_LL_C3 }  IMUX_L15 CLBLL_LL_B1 }   [get_nets {sclPipe[4]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { SW2BEG2 ER1BEG3 NR1BEG3  { IMUX_L38 CLBLL_LL_D3 }  BYP_ALT7 BYP_L7 CLBLL_L_DX }  IMUX_L12 CLBLL_LL_B6 }   [get_nets {sclPipe[5]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3  { IMUX_L31 CLBLL_LL_C5 }  SW2BEG3 ER1BEG_S0  { BYP_ALT0 BYP_L0 CLBLL_L_AX }  FAN_ALT2 FAN_BOUNCE2 IMUX_L8 CLBLL_LL_A5 }   [get_nets {sclPipe[6]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16  { FAN_ALT5 FAN_BOUNCE5  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  IMUX_L27 CLBLL_LL_B4 }  IMUX_L45 CLBLL_LL_D2 }   [get_nets {sclPipe[7]}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 FAN_ALT1 FAN_BOUNCE1  { IMUX_L18 CLBLL_LL_B2 }   { IMUX_L28 CLBLL_LL_C4 }  BYP_ALT2 BYP_L2 CLBLL_L_CX }   [get_nets {sclPipe[8]}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18  { IMUX_L17 CLBLL_LL_B3 }  BYP_ALT1 BYP_BOUNCE1 IMUX_L29 CLBLL_LL_C2 }   [get_nets {sclPipe[9]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NR1BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {scl_IBUF}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 SS2BEG0 IMUX_L10 CLBLL_L_A4 }   [get_nets {sdaDeb_i_2_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 SL1BEG0 IMUX_L9 CLBLL_L_A5 }   [get_nets {sdaDeb_i_3_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 SR1BEG2 IMUX_L5 CLBLL_L_A6 }   [get_nets {sdaDeb_i_4_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX5 CLBLM_L_A6 }   [get_nets {sdaOut_i_2_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11  { IMUX30 CLBLM_L_C5 }  ER1BEG_S0 SL1BEG0 IMUX_L1 CLBLL_LL_A3 }   [get_nets {sdaOut_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 WR1BEG3 IMUX23 CLBLM_L_C3 }   [get_nets {sdaOut_i_5_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NL1BEG_N3 FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {sdaPipe[0]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { SS2BEG1 IMUX_L3 CLBLL_L_A2 }   { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  IMUX_L26 CLBLL_L_B4 }   [get_nets {sdaPipe[1]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { SR1BEG3 BYP_ALT0 BYP_L0 CLBLL_L_AX }   { IMUX_L5 CLBLL_L_A6 }  IMUX_L13 CLBLL_L_B6 }   [get_nets {sdaPipe[2]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { SL1BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   { IMUX_L0 CLBLL_L_A3 }  IMUX_L16 CLBLL_L_B3 }   [get_nets {sdaPipe[3]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 BYP_ALT5 BYP_L5 CLBLL_L_BX }   { FAN_ALT0 FAN_BOUNCE0 IMUX_L6 CLBLL_L_A1 }  IMUX_L0 CLBLL_L_A3 }   [get_nets {sdaPipe[4]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { NR1BEG1  { IMUX_L10 CLBLL_L_A4 }  BYP_ALT5 BYP_L5 CLBLL_L_BX }  IMUX_L3 CLBLL_L_A2 }   [get_nets {sdaPipe[5]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { SW2BEG1 ER1BEG2 NR1BEG2 BYP_ALT2 BYP_L2 CLBLL_L_CX }   { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }   [get_nets {sdaPipe[6]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 SW2BEG2 ER1BEG3 NR1BEG3  { IMUX_L14 CLBLL_L_B1 }   { IMUX_L6 CLBLL_L_A1 }  BYP_ALT7 BYP_L7 CLBLL_L_DX }   [get_nets {sdaPipe[7]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3  { SL1BEG3 IMUX_L6 CLBLL_L_A1 }  SR1BEG_S0  { IMUX_L9 CLBLL_L_A5 }  SR1BEG1 BYP_ALT2 BYP_L2 CLBLL_L_CX }   [get_nets {sdaPipe[8]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { NL1BEG1 IMUX_L25 CLBLL_L_B5 }  SL1BEG2 IMUX_L5 CLBLL_L_A6 }   [get_nets {sdaPipe[9]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 SS2BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {sda_IBUF}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NW6BEG0 WR1BEG1  { NL1BEG0 IMUX_L15 IOI_OLOGIC0_T1 LIOI_OLOGIC0_TQ LIOI_T0 }  IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX0 CLBLM_L_A3 }   [get_nets {sda_OBUF}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 WR1BEG2 IMUX_L5 CLBLL_L_A6 }   [get_nets {streamSt[0]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 WL1BEG1 IMUX_L26 CLBLL_L_B4 }   [get_nets {streamSt[1]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 FAN_ALT3 FAN_BOUNCE3  { IMUX_L13 CLBLL_L_B6 }  IMUX_L3 CLBLL_L_A2 }   [get_nets {streamSt[1]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 IMUX_L7 CLBLL_LL_A1 }   [get_nets {streamSt[1]_i_7_n_0}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 SS2BEG2  { IMUX_L6 CLBLL_L_A1 }  IMUX_L14 CLBLL_L_B1 }   [get_nets {streamSt_reg[1]_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { WR1BEG1  { IMUX10 CLBLM_L_A4 }  IMUX25 CLBLM_L_B5 }  IMUX_L1 CLBLL_LL_A3 }   [get_nets {u_i2cSlave/clearStartStopDet}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 SL1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {u_i2cSlave/dataFromRegIF[0]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX41 CLBLM_L_D1 }   [get_nets {u_i2cSlave/dataFromRegIF[1]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 EE2BEG1 IMUX2 CLBLM_M_A2 }   [get_nets {u_i2cSlave/dataFromRegIF[2]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SR1BEG_S0 IMUX9 CLBLM_L_A5 }   [get_nets {u_i2cSlave/dataFromRegIF[3]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 IMUX13 CLBLM_L_B6 }   [get_nets {u_i2cSlave/dataFromRegIF[4]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 IMUX20 CLBLM_L_C2 }   [get_nets {u_i2cSlave/dataFromRegIF[5]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NN2BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {u_i2cSlave/dataFromRegIF[6]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NN2BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {u_i2cSlave/dataFromRegIF[7]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { SL1BEG2  { IMUX5 CLBLM_L_A6 }  IMUX13 CLBLM_L_B6 }  SR1BEG3 IMUX16 CLBLM_L_B3 }   [get_nets {u_i2cSlave/p_1_in}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { WW2BEG0 ER1BEG1 IMUX_L20 CLBLL_L_C2 }   { SR1BEG1  { IMUX44 CLBLM_M_D4 }  IMUX27 CLBLM_M_B4 }   { SL1BEG0  { SL1BEG0  { SR1BEG1  { IMUX36 CLBLM_L_D2 }  WL1BEG0 NL1BEG0  { IMUX_L0 CLBLL_L_A3 }   { NN2BEG0  { IMUX_L8 CLBLL_LL_A5 }   { IMUX_L17 CLBLL_LL_B3 }  NL1BEG_N3  { IMUX_L14 CLBLL_L_B1 }   { IMUX_L46 CLBLL_L_D5 }  IMUX_L6 CLBLL_L_A1 }  NR1BEG0  { IMUX_L33 CLBLL_L_C1 }  IMUX_L16 CLBLL_L_B3 }   { IMUX9 CLBLM_L_A5 }   { IMUX1 CLBLM_M_A3 }  IMUX32 CLBLM_M_C1 }   { IMUX8 CLBLM_M_A5 }  SW2BEG0 IMUX_L25 CLBLL_L_B5 }   { NL1BEG_N3 IMUX21 CLBLM_L_C4 }   { IMUX16 CLBLM_L_B3 }  IMUX0 CLBLM_L_A3 }   [get_nets {u_i2cSlave/regAddr[0]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { SL1BEG1  { WL1BEG0 IMUX_L25 CLBLL_L_B5 }   { IMUX18 CLBLM_M_B2 }  SL1BEG1  { WL1BEG0 IMUX_L9 CLBLL_L_A5 }  IMUX11 CLBLM_M_A4 }   { WL1BEG0  { SR1BEG1  { SL1BEG1  { IMUX_L19 CLBLL_L_B2 }   { ER1BEG2  { IMUX28 CLBLM_M_C4 }   { NR1BEG2 IMUX45 CLBLM_M_D2 }  IMUX6 CLBLM_L_A1 }  SE2BEG1 IMUX42 CLBLM_L_D6 }  IMUX_L20 CLBLL_L_C2 }   { IMUX_L33 CLBLL_L_C1 }   { IMUX_L25 CLBLL_L_B5 }   { IMUX_L1 CLBLL_LL_A3 }   { IMUX_L10 CLBLL_L_A4 }   { IMUX_L41 CLBLL_L_D1 }  IMUX_L24 CLBLL_LL_B5 }  BYP_ALT5 BYP_BOUNCE5  { IMUX13 CLBLM_L_B6 }  IMUX23 CLBLM_L_C3 }   [get_nets {u_i2cSlave/regAddr[1]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 IMUX_L13 CLBLL_L_B6 }   [get_nets {u_i2cSlave/rstPipe_reg_n_0_[0]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { NE2BEG1  { IMUX3 CLBLM_L_A2 }   { NR1BEG1  { NR1BEG1  { NR1BEG1 WR1BEG2  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  WR1BEG2  { IMUX_L43 CLBLL_LL_D6 }  CTRL_L0 CLBLL_L_SR }   { WR1BEG2  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  GFAN1  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }   { IMUX33 CLBLM_L_C1 }  IMUX26 CLBLM_L_B4 }  NR1BEG1 GFAN0  { CTRL_L0 CLBLL_L_SR }  IMUX_L10 CLBLL_L_A4 }   [get_nets {u_i2cSlave/rstSyncToClk}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { EL1BEG_N3  { SL1BEG3  { SR1BEG_S0  { IMUX9 CLBLM_L_A5 }  BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX14 CLBLM_L_B1 }  IMUX14 CLBLM_L_B1 }  IMUX_L1 CLBLL_LL_A3 }   [get_nets {u_i2cSlave/sclDeb}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 EL1BEG_N3  { IMUX_L30 CLBLL_L_C5 }   { IMUX_L6 CLBLL_L_A1 }   { SE2BEG3  { IMUX22 CLBLM_M_C3 }  IMUX6 CLBLM_L_A1 }   { SL1BEG3  { SS2BEG3  { IMUX_L47 CLBLL_LL_D5 }   { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L7 CLBLL_LL_A1 }  IMUX_L31 CLBLL_LL_C5 }   { SE2BEG3 IMUX15 CLBLM_M_B1 }   { IMUX_L14 CLBLL_L_B1 }   { SL1BEG3  { SE2BEG3  { NR1BEG3 WR1BEG_S0 IMUX_L17 CLBLL_LL_B3 }   { IMUX22 CLBLM_M_C3 }   { IMUX15 CLBLM_M_B1 }  IMUX6 CLBLM_L_A1 }   { IMUX_L22 CLBLL_LL_C3 }   { IMUX_L7 CLBLL_LL_A1 }  IMUX_L15 CLBLL_LL_B1 }   { IMUX_L23 CLBLL_L_C3 }   { IMUX_L6 CLBLL_L_A1 }  IMUX_L22 CLBLL_LL_C3 }  IMUX_L37 CLBLL_L_D4 }   [get_nets {u_i2cSlave/sclDelayed[9]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NR1BEG0 IMUX0 CLBLM_L_A3 }   [get_nets {u_i2cSlave/sclDelayed_reg[8]_u_i2cSlave_sclDelayed_reg_s_11_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NL1BEG_N3 IMUX_L13 CLBLL_L_B6 }   [get_nets {u_i2cSlave/sclDelayed_reg_s_10_n_0}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 SE2BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {u_i2cSlave/sclDelayed_reg_s_11_n_0}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NN2BEG0 SR1BEG_S0 SR1BEG1 IMUX12 CLBLM_M_B6 }   [get_nets {u_i2cSlave/sclDelayed_reg_s_4_n_0}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX35 CLBLM_M_C6 }   [get_nets {u_i2cSlave/sclDelayed_reg_s_5_n_0}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX43 CLBLM_M_D6 }   [get_nets {u_i2cSlave/sclDelayed_reg_s_6_n_0}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 SR1BEG_S0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {u_i2cSlave/sclDelayed_reg_s_7_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 FAN_ALT7 FAN_BOUNCE7 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {u_i2cSlave/sclDelayed_reg_s_8_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NW2BEG3 IMUX_L5 CLBLL_L_A6 }   [get_nets {u_i2cSlave/sclDelayed_reg_s_9_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SS2BEG2 NR1BEG2 NR1BEG2 IMUX4 CLBLM_M_A6 }   [get_nets {u_i2cSlave/sclDelayed_reg_s_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { EL1BEG_N3  { NR1BEG3 NN2BEG3 BYP_ALT3 BYP3 CLBLM_M_CX }  SE2BEG3  { IMUX_L22 CLBLL_LL_C3 }  IMUX_L38 CLBLL_LL_D3 }  IMUX_L0 CLBLL_L_A3 }   [get_nets {u_i2cSlave/sdaDeb}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NL1BEG_N3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {u_i2cSlave/sdaDelayed_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {u_i2cSlave/sdaDelayed_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SS2BEG3  { IMUX16 CLBLM_L_B3 }  NR1BEG3  { IMUX6 CLBLM_L_A1 }  NL1BEG2  { BYP_ALT2 BYP2 CLBLM_L_CX }  IMUX19 CLBLM_L_B2 }   [get_nets {u_i2cSlave/sdaDelayed_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 SL1BEG1 IMUX34 CLBLM_L_C6 }   [get_nets {u_i2cSlave/startEdgeDet}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SE2BEG0 IMUX_L16 CLBLL_L_B3 }   { IMUX0 CLBLM_L_A3 }   { EL1BEG_N3  { IMUX_L30 CLBLL_L_C5 }   { IMUX_L29 CLBLL_LL_C2 }  IMUX_L15 CLBLL_LL_B1 }   { ER1BEG1 IMUX_L42 CLBLL_L_D6 }  SL1BEG0 IMUX41 CLBLM_L_D1 }   [get_nets {u_i2cSlave/startStopDetState_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { SR1BEG2  { ER1BEG3 IMUX_L31 CLBLL_LL_C5 }  IMUX46 CLBLM_L_D5 }   { SE2BEG1  { IMUX_L27 CLBLL_LL_B4 }  IMUX_L19 CLBLL_L_B2 }   { ER1BEG2  { IMUX_L13 CLBLL_L_B6 }  SL1BEG2 IMUX_L20 CLBLL_L_C2 }  IMUX19 CLBLM_L_B2 }   [get_nets {u_i2cSlave/startStopDetState_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { IMUX1 CLBLM_M_A3 }   { SW2BEG0  { NL1BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   { IMUX_L10 CLBLL_L_A4 }  IMUX_L33 CLBLL_L_C1 }   { SL1BEG0  { IMUX24 CLBLM_M_B5 }   { IMUX8 CLBLM_M_A5 }   { SR1BEG1 IMUX11 CLBLM_M_A4 }  WL1BEG_N3  { WL1BEG2  { IMUX6 CLBLM_L_A1 }   { IMUX36 CLBLM_L_D2 }   { IMUX14 CLBLM_L_B1 }   { NL1BEG2  { IMUX3 CLBLM_L_A2 }   { IMUX11 CLBLM_M_A4 }   { NL1BEG1  { IMUX1 CLBLM_M_A3 }   { IMUX18 CLBLM_M_B2 }   { IMUX9 CLBLM_L_A5 }  IMUX26 CLBLM_L_B4 }   { IMUX20 CLBLM_L_C2 }  IMUX19 CLBLM_L_B2 }  IMUX21 CLBLM_L_C4 }  SR1BEG_S0  { SS2BEG0  { WL1BEG_N3  { NL1BEG_N3  { IMUX30 CLBLM_L_C5 }   { IMUX46 CLBLM_L_D5 }   { IMUX14 CLBLM_L_B1 }  IMUX6 CLBLM_L_A1 }  IMUX8 CLBLM_M_A5 }  IMUX_L2 CLBLL_LL_A2 }   { IMUX_L9 CLBLL_L_A5 }   { BYP_ALT4 BYP_BOUNCE4 IMUX_L20 CLBLL_L_C2 }  FAN_ALT2 FAN_BOUNCE2 IMUX_L16 CLBLL_L_B3 }  NL1BEG_N3  { WR1BEG_S0 BYP_ALT0  { BYP_L0 CLBLL_L_AX }  BYP_BOUNCE0  { IMUX_L20 CLBLL_L_C2 }  IMUX_L2 CLBLL_LL_A2 }   { IMUX29 CLBLM_M_C2 }  NR1BEG3 IMUX22 CLBLM_M_C3 }   [get_nets {u_i2cSlave/u_serialInterface/CurrState_SISt[0]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NN2BEG0  { NW2BEG0  { IMUX_L23 CLBLL_L_C3 }  SR1BEG_S0 IMUX_L26 CLBLL_L_B4 }   { IMUX8 CLBLM_M_A5 }   { IMUX24 CLBLM_M_B5 }  IMUX32 CLBLM_M_C1 }   { IMUX1 CLBLM_M_A3 }   { IMUX17 CLBLM_M_B3 }   { NR1BEG0  { IMUX9 CLBLM_L_A5 }   { IMUX8 CLBLM_M_A5 }   { IMUX32 CLBLM_M_C1 }   { WR1BEG1  { IMUX_L26 CLBLL_L_B4 }  IMUX_L3 CLBLL_L_A2 }  NW2BEG0  { IMUX_L8 CLBLL_LL_A5 }   { IMUX_L0 CLBLL_L_A3 }  WL1BEG2  { IMUX13 CLBLM_L_B6 }  FAN_ALT1 FAN_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 IMUX3 CLBLM_L_A2 }   { IMUX12 CLBLM_M_B6 }  IMUX2 CLBLM_M_A2 }   { SW2BEG0  { IMUX_L25 CLBLL_L_B5 }  IMUX_L10 CLBLL_L_A4 }   { SL1BEG0  { IMUX40 CLBLM_M_D1 }   { IMUX0 CLBLM_L_A3 }  IMUX8 CLBLM_M_A5 }  WR1BEG1  { WL1BEG_N3  { IMUX30 CLBLM_L_C5 }   { FAN_ALT3 FAN_BOUNCE3  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  IMUX39 CLBLM_L_D3 }   { IMUX_L34 CLBLL_L_C6 }   { SR1BEG1  { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L36 CLBLL_L_D2 }   { IMUX_L28 CLBLL_LL_C4 }  IMUX_L27 CLBLL_LL_B4 }   { BYP_ALT1 BYP_BOUNCE1  { IMUX_L3 CLBLL_L_A2 }   { IMUX_L29 CLBLL_LL_C2 }  GFAN1 IMUX_L47 CLBLL_LL_D5 }   { IMUX_L18 CLBLL_LL_B2 }  IMUX_L11 CLBLL_LL_A4 }   [get_nets {u_i2cSlave/u_serialInterface/CurrState_SISt[1]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { SL1BEG0  { ER1BEG1  { IMUX43 CLBLM_M_D6 }   { IMUX35 CLBLM_M_C6 }  IMUX27 CLBLM_M_B4 }   { IMUX_L40 CLBLL_LL_D1 }  BYP_ALT1 BYP_BOUNCE1 GFAN1 IMUX_L46 CLBLL_L_D5 }   { NR1BEG0  { BYP_ALT1 BYP_L1 CLBLL_LL_AX }   { IMUX_L25 CLBLL_L_B5 }   { IMUX_L9 CLBLL_L_A5 }  NR1BEG0  { IMUX_L9 CLBLL_L_A5 }   { IMUX_L33 CLBLL_L_C1 }  IMUX_L25 CLBLL_L_B5 }  NL1BEG_N3  { IMUX_L5 CLBLL_L_A6 }   { EL1BEG2  { IMUX12 CLBLM_M_B6 }   { NR1BEG2  { NR1BEG2  { IMUX12 CLBLM_M_B6 }   { IMUX4 CLBLM_M_A6 }   { IMUX28 CLBLM_M_C4 }  WR1BEG3 IMUX_L7 CLBLL_LL_A1 }   { IMUX28 CLBLM_M_C4 }   { IMUX4 CLBLM_M_A6 }  FAN_ALT5 FAN_BOUNCE5 IMUX17 CLBLM_M_B3 }  FAN_ALT5 FAN_BOUNCE5 IMUX11 CLBLM_M_A4 }   { IMUX_L21 CLBLL_L_C4 }   { IMUX_L45 CLBLL_LL_D2 }  NW2BEG3  { IMUX21 CLBLM_L_C4 }  IMUX14 CLBLM_L_B1 }   [get_nets {u_i2cSlave/u_serialInterface/CurrState_SISt[2]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { SR1BEG3  { IMUX_L39 CLBLL_L_D3 }   { WW2BEG3  { ER1BEG_S0  { NR1BEG0 IMUX16 CLBLM_L_B3 }  EL1BEG_N3  { IMUX_L29 CLBLL_LL_C2 }  FAN_ALT1 FAN_BOUNCE1  { IMUX_L12 CLBLL_LL_B6 }  IMUX_L44 CLBLL_LL_D4 }   { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L31 CLBLL_LL_C5 }   { IMUX_L47 CLBLL_LL_D5 }  IMUX_L7 CLBLL_LL_A1 }   { IMUX_L0 CLBLL_L_A3 }  SL1BEG3  { IMUX_L6 CLBLL_L_A1 }  IMUX_L14 CLBLL_L_B1 }   { NL1BEG1  { NE2BEG1  { IMUX2 CLBLM_M_A2 }  WR1BEG2  { IMUX_L4 CLBLL_LL_A6 }  SR1BEG2 IMUX_L13 CLBLL_L_B6 }   { NL1BEG0  { IMUX_L16 CLBLL_L_B3 }   { IMUX_L24 CLBLL_LL_B5 }  NL1BEG_N3  { EL1BEG2  { IMUX35 CLBLM_M_C6 }  IMUX27 CLBLM_M_B4 }   { IMUX_L5 CLBLL_L_A6 }  IMUX_L21 CLBLL_L_C4 }   { EL1BEG0  { SS2BEG0  { IMUX24 CLBLM_M_B5 }   { IMUX10 CLBLM_L_A4 }  WL1BEG_N3  { IMUX_L8 CLBLL_LL_A5 }   { IMUX_L46 CLBLL_L_D5 }  IMUX_L23 CLBLL_L_C3 }  IMUX31 CLBLM_M_C5 }  IMUX_L34 CLBLL_L_C6 }   { ER1BEG3  { SL1BEG3  { IMUX38 CLBLM_M_D3 }  IMUX31 CLBLM_M_C5 }   { NR1BEG3  { FAN_ALT1 FAN_BOUNCE1 IMUX18 CLBLM_M_B2 }   { IMUX31 CLBLM_M_C5 }  IMUX7 CLBLM_M_A1 }  IMUX0 CLBLM_L_A3 }   { EL1BEG1  { IMUX18 CLBLM_M_B2 }  IMUX2 CLBLM_M_A2 }   { BYP_ALT2 BYP_BOUNCE2  { IMUX_L46 CLBLL_L_D5 }   { IMUX_L38 CLBLL_LL_D3 }   { IMUX_L8 CLBLL_LL_A5 }   { IMUX_L24 CLBLL_LL_B5 }  IMUX_L0 CLBLL_L_A3 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L12 CLBLL_LL_B6 }  IMUX_L20 CLBLL_L_C2 }   [get_nets {u_i2cSlave/u_serialInterface/CurrState_SISt[3]}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 NL1BEG_N3 NL1BEG2 IMUX_L11 CLBLL_LL_A4 }   [get_nets {u_i2cSlave/u_serialInterface/NextState_SISt1}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { SS2BEG2 IMUX22 CLBLM_M_C3 }   { SL1BEG2  { IMUX12 CLBLM_M_B6 }  SW2BEG2  { IMUX_L14 CLBLL_L_B1 }  IMUX_L37 CLBLL_L_D4 }   { FAN_ALT5 FAN_BOUNCE5 IMUX11 CLBLM_M_A4 }   { WL1BEG1 IMUX_L12 CLBLL_LL_B6 }   { IMUX29 CLBLM_M_C2 }  IMUX45 CLBLM_M_D2 }   [get_nets {u_i2cSlave/u_serialInterface/bitCnt[0]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { SL1BEG0  { IMUX24 CLBLM_M_B5 }   { SR1BEG1 IMUX28 CLBLM_M_C4 }  WL1BEG_N3  { IMUX_L39 CLBLL_L_D3 }  SR1BEG_S0 IMUX_L26 CLBLL_L_B4 }   { WR1BEG1 IMUX_L18 CLBLL_LL_B2 }   { NL1BEG_N3 IMUX38 CLBLM_M_D3 }  IMUX1 CLBLM_M_A3 }   [get_nets {u_i2cSlave/u_serialInterface/bitCnt[1]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { SL1BEG1  { SL1BEG1  { WL1BEG0  { IMUX_L25 CLBLL_L_B5 }  IMUX_L41 CLBLL_L_D1 }  IMUX35 CLBLM_M_C6 }  IMUX27 CLBLM_M_B4 }   { IMUX18 CLBLM_M_B2 }  WL1BEG0 IMUX_L17 CLBLL_LL_B3 }   [get_nets {u_i2cSlave/u_serialInterface/bitCnt[2]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 SR1BEG_S0  { SW2BEG0 NL1BEG0  { WR1BEG1  { FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_L0 CLBLL_L_AX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  BYP_ALT0 BYP0 CLBLM_L_AX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {u_i2cSlave/u_serialInterface/dataOut_reg_n_0_[0]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NR1BEG0  { BYP_ALT1 BYP_L1 CLBLL_LL_AX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  NL1BEG_N3  { NL1BEG2 EL1BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX_L5 CLBLL_L_A6 }   [get_nets {u_i2cSlave/u_serialInterface/dataOut_reg_n_0_[1]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { WR1BEG1 NN2BEG1  { BYP_ALT4 BYP4 CLBLM_M_BX }  WR1BEG2 BYP_ALT5 BYP_L5 CLBLL_L_BX }  NW2BEG0  { NW2BEG0 FAN_ALT3 FAN_BOUNCE3 BYP_ALT5 BYP_L5 CLBLL_L_BX }  FAN_ALT3 FAN_BOUNCE3 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {u_i2cSlave/u_serialInterface/dataOut_reg_n_0_[2]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 WR1BEG2  { SW2BEG1 NL1BEG1  { EE2BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT4  { BYP_L4 CLBLL_LL_BX }  BYP_BOUNCE4 BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT2 BYP2 CLBLM_L_CX }   [get_nets {u_i2cSlave/u_serialInterface/dataOut_reg_n_0_[3]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { ER1BEG2 NR1BEG2 BYP_ALT3 BYP3 CLBLM_M_CX }   { BYP_ALT4 BYP_BOUNCE4 FAN_ALT1 FAN_BOUNCE1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  NR1BEG1  { GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {u_i2cSlave/u_serialInterface/dataOut_reg_n_0_[4]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { WR1BEG3  { SW2BEG2 NL1BEG2 BYP_ALT2  { BYP_L2 CLBLL_L_CX }  BYP_BOUNCE2 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  BYP_ALT6 BYP_BOUNCE6 BYP_ALT7 BYP7 CLBLM_L_DX }  BYP_ALT2 BYP_BOUNCE2 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {u_i2cSlave/u_serialInterface/dataOut_reg_n_0_[5]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { NW2BEG2 SR1BEG2 ER1BEG3 BYP_ALT7 BYP_L7 CLBLL_L_DX }   { SR1BEG3  { FAN_ALT0 FAN_BOUNCE0 BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT7 BYP_L7 CLBLL_L_DX }  NN2BEG2 SR1BEG2 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {u_i2cSlave/u_serialInterface/dataOut_reg_n_0_[6]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7  { SW2BEG3 ER1BEG_S0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   { NE2BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }  NR1BEG3  { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {u_i2cSlave/u_serialInterface/dataOut_reg_n_0_[7]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 ER1BEG3  { IMUX7 CLBLM_M_A1 }   { IMUX15 CLBLM_M_B1 }  IMUX31 CLBLM_M_C5 }   [get_nets {u_i2cSlave/u_serialInterface/next_bitCnt}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 ER1BEG1 SS2BEG1  { SL1BEG1 WW2BEG1 NN2BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }   [get_nets {u_i2cSlave/u_serialInterface/next_dataOut}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16  { EL1BEG1  { SS2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  SL1BEG2  { SL1BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }   [get_nets {u_i2cSlave/u_serialInterface/next_rxData}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 SW2BEG2 IMUX6 CLBLM_L_A1 }   [get_nets {u_i2cSlave/u_serialInterface/next_sdaOut}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { WR1BEG2 NW2BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }  SL1BEG1  { WW2BEG1  { SS2BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {u_i2cSlave/u_serialInterface/next_txData}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 IMUX10 CLBLM_L_A4 }   [get_nets {u_i2cSlave/u_serialInterface/p_0_in}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { SR1BEG3 IMUX_L39 CLBLL_L_D3 }   { EL1BEG1  { IMUX18 CLBLM_M_B2 }  BYP_ALT1 BYP_BOUNCE1 IMUX29 CLBLM_M_C2 }  NL1BEG1  { WR1BEG2 IMUX5 CLBLM_L_A6 }  IMUX_L1 CLBLL_LL_A3 }   [get_nets {u_i2cSlave/u_serialInterface/p_2_in[1]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { WR1BEG1  { IMUX25 CLBLM_L_B5 }   { SW2BEG0 IMUX_L1 CLBLL_LL_A3 }  NL1BEG0 BYP_ALT0 BYP_BOUNCE0 IMUX34 CLBLM_L_C6 }   { NN2BEG0 IMUX_L47 CLBLL_LL_D5 }  IMUX_L17 CLBLL_LL_B3 }   [get_nets {u_i2cSlave/u_serialInterface/p_2_in[2]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 SE2BEG1  { IMUX3 CLBLM_L_A2 }   { SW2BEG1 IMUX_L3 CLBLL_L_A2 }  WL1BEG0 NW2BEG1  { NE2BEG1  { BYP_ALT4 BYP_BOUNCE4 IMUX_L38 CLBLL_LL_D3 }  WR1BEG2 IMUX20 CLBLM_L_C2 }  IMUX33 CLBLM_L_C1 }   [get_nets {u_i2cSlave/u_serialInterface/p_2_in[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SW2BEG0  { WL1BEG_N3 IMUX39 CLBLM_L_D3 }  IMUX_L25 CLBLL_L_B5 }  NW2BEG0  { NW2BEG0 NL1BEG_N3 IMUX37 CLBLM_L_D4 }  IMUX_L32 CLBLL_LL_C1 }   [get_nets {u_i2cSlave/u_serialInterface/p_2_in[4]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { WR1BEG3  { SW2BEG2  { SS2BEG2 SR1BEG3 ER1BEG_S0 IMUX9 CLBLM_L_A5 }  FAN_ALT5 FAN_BOUNCE5 IMUX_L17 CLBLL_LL_B3 }  NL1BEG2 IMUX36 CLBLM_L_D2 }  NE2BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {u_i2cSlave/u_serialInterface/p_2_in[5]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 WW2BEG0  { IMUX42 CLBLM_L_D6 }  ER1BEG1 SS2BEG1  { IMUX_L11 CLBLL_LL_A4 }  SL1BEG1  { SW2BEG1 IMUX26 CLBLM_L_B4 }  IMUX_L34 CLBLL_L_C6 }   [get_nets {u_i2cSlave/u_serialInterface/p_2_in[6]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { SL1BEG0 SL1BEG0 IMUX_L8 CLBLL_LL_A5 }   { NN2BEG0  { IMUX_L40 CLBLL_LL_D1 }  WR1BEG1 IMUX33 CLBLM_L_C1 }   { NW2BEG0 WL1BEG2 IMUX_L28 CLBLL_LL_C4 }  IMUX_L17 CLBLL_LL_B3 }   [get_nets {u_i2cSlave/u_serialInterface/p_2_in[7]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { WR1BEG3  { IMUX_L7 CLBLL_LL_A1 }   { IMUX_L37 CLBLL_L_D4 }  IMUX_L15 CLBLL_LL_B1 }   { BYP_ALT2 BYP_BOUNCE2 IMUX30 CLBLM_L_C5 }  SL1BEG2  { SL1BEG2  { BYP_ALT3 BYP_BOUNCE3  { IMUX15 CLBLM_M_B1 }   { IMUX7 CLBLM_M_A1 }   { IMUX17 CLBLM_M_B3 }  IMUX1 CLBLM_M_A3 }  IMUX5 CLBLM_L_A6 }   { IMUX28 CLBLM_M_C4 }   { WL1BEG1 IMUX_L34 CLBLL_L_C6 }  SS2BEG2 IMUX37 CLBLM_L_D4 }   [get_nets {u_i2cSlave/u_serialInterface/regAddr_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NL1BEG2  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  SR1BEG_S0  { IMUX25 CLBLM_L_B5 }   { IMUX41 CLBLM_L_D1 }  IMUX10 CLBLM_L_A4 }   [get_nets {u_i2cSlave/u_serialInterface/regAddr_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NR1BEG0  { IMUX0 CLBLM_L_A3 }  IMUX25 CLBLM_L_B5 }   { IMUX16 CLBLM_L_B3 }  IMUX0 CLBLM_L_A3 }   [get_nets {u_i2cSlave/u_serialInterface/regAddr_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NR1BEG1  { IMUX26 CLBLM_L_B4 }  IMUX10 CLBLM_L_A4 }  IMUX19 CLBLM_L_B2 }   [get_nets {u_i2cSlave/u_serialInterface/regAddr_reg_n_0_[5]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NW2BEG0  { IMUX23 CLBLM_L_C3 }  IMUX16 CLBLM_L_B3 }  IMUX_L1 CLBLL_LL_A3 }   [get_nets {u_i2cSlave/u_serialInterface/regAddr_reg_n_0_[6]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 WW2BEG1  { SR1BEG2 SE2BEG2  { NN6BEG2 SR1BEG2 SR1BEG3 IMUX39 CLBLM_L_D3 }  IMUX21 CLBLM_L_C4 }  IMUX_L43 CLBLL_LL_D6 }   [get_nets {u_i2cSlave/u_serialInterface/rxData_reg_n_0_[7]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { NL1BEG_N3  { NL1BEG2  { IMUX_L44 CLBLL_LL_D4 }   { NR1BEG2  { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L5 CLBLL_L_A6 }   { IMUX_L36 CLBLL_L_D2 }   { IMUX_L21 CLBLL_L_C4 }  NL1BEG1 IMUX_L10 CLBLL_L_A4 }  IMUX_L19 CLBLL_L_B2 }  IMUX_L37 CLBLL_L_D4 }  IMUX_L0 CLBLL_L_A3 }   [get_nets {u_i2cSlave/u_serialInterface/streamSt[0]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { NN2BEG1  { FAN_ALT2 FAN_BOUNCE2 IMUX_L32 CLBLL_LL_C1 }   { IMUX_L33 CLBLL_L_C1 }   { IMUX_L18 CLBLL_LL_B2 }   { IMUX_L10 CLBLL_L_A4 }   { IMUX_L42 CLBLL_L_D6 }  IMUX_L2 CLBLL_LL_A2 }   { NR1BEG1  { IMUX_L43 CLBLL_LL_D6 }  NN2BEG1 IMUX_L3 CLBLL_L_A2 }   { IMUX_L19 CLBLL_L_B2 }   { FAN_ALT6 FAN_BOUNCE6  { IMUX_L33 CLBLL_L_C1 }  IMUX_L41 CLBLL_L_D1 }  EL1BEG0  { IMUX17 CLBLM_M_B3 }  IMUX32 CLBLM_M_C1 }   [get_nets {u_i2cSlave/u_serialInterface/streamSt[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NN2BEG0 BYP_ALT0 BYP_BOUNCE0 IMUX42 CLBLM_L_D6 }   [get_nets {u_i2cSlave/u_serialInterface/txData_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 EE2BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {u_i2cSlave/u_serialInterface/txData_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WW2BEG0 IMUX10 CLBLM_L_A4 }   [get_nets {u_i2cSlave/u_serialInterface/txData_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX16 CLBLM_L_B3 }   [get_nets {u_i2cSlave/u_serialInterface/txData_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 BYP_ALT5 BYP_BOUNCE5 IMUX23 CLBLM_L_C3 }   [get_nets {u_i2cSlave/u_serialInterface/txData_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {u_i2cSlave/u_serialInterface/txData_reg_n_0_[5]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX17 CLBLM_M_B3 }   [get_nets {u_i2cSlave/u_serialInterface/txData_reg_n_0_[6]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { SL1BEG1 SE2BEG1 IMUX_L42 CLBLL_L_D6 }   { SW2BEG1  { SR1BEG2 IMUX_L21 CLBLL_L_C4 }   { IMUX_L27 CLBLL_LL_B4 }   { IMUX_L42 CLBLL_L_D6 }  IMUX_L11 CLBLL_LL_A4 }  IMUX19 CLBLM_L_B2 }   [get_nets {u_i2cSlave/writeEn}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NW6BEG0 WR1BEG1  { NL1BEG0 IMUX_L15 IOI_OLOGIC0_T1 LIOI_OLOGIC0_TQ LIOI_T0 }  IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX0 CLBLM_L_A3 }   [get_nets {sda_IOBUF_inst/I}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 SS2BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {sda_IOBUF_inst/O}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NW6BEG0 WR1BEG1  { NL1BEG0 IMUX_L15 IOI_OLOGIC0_T1 LIOI_OLOGIC0_TQ LIOI_T0 }  IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX0 CLBLM_L_A3 }   [get_nets {sda_IOBUF_inst/T}]
