// Seed: 1490230280
module module_0 (
    output uwire id_0
    , id_2, id_3
);
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2
);
  assign id_2 = id_0 == 1'b0;
  module_0(
      id_2
  );
endmodule
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri module_2,
    input tri0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output supply0 id_9
);
  module_0(
      id_3
  );
endmodule
