/*
 * Copyright (c) 2023, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __RZ_SOC_DEF_H__
#define __RZ_SOC_DEF_H__

#define RZG3S_BOOT_ROM_BASE			(0x00000000)
#define RZG3S_AUTH_API_BASE			(0x00014300)
#define RZG3S_MSRAM_0_BASE			(0x00020000)
#define RZG3S_MSRAM_1_BASE			(0x00060000)
#define RZG3S_ASRAM_0_BASE			(0x000A0000)
#define RZG3S_ASRAM_1_BASE			(0x000E0000)
#define RZG3S_DEVICE_BASE			(0x10000000)
#define RZG3S_SCIF_0_BASE			(0x1004B800)
#define RZG3S_SCIF_1_BASE			(0x1004BC00)
#define RZG3S_SCIF_2_BASE			(0x1004C000)
#define RZG3S_SCIF_3_BASE			(0x1004C400)
#define RZG3S_SCIF_4_BASE			(0x1004C800)
#define RZG3S_VBATT_BASE			(0x1005C000)
#define RZG3S_XSPI_BASE				(0x10060000)
#define RZG3S_OCTA_BASE				(0x10080000)
#define RZG3S_I2C_0_BASE			(0x10090000)
#define RZG3S_I2C_1_BASE			(0x10090400)
#define RZG3S_MHU_BASE				(0x10400000)
#define RZG3S_SYC_BASE				(0x11000000)
#define RZG3S_CPG_BASE				(0x11010000)
#define RZG3S_SYSC_BASE				(0x11020000)
#define RZG3S_GPIO_BASE				(0x11030000)
#define RZG3S_TZC400_ASRAM_0_BASE	(0x11200000)
#define RZG3S_TZC400_ASRAM_1_BASE	(0x11210000)
#define RZG3S_TZC400_ASRAM_2_BASE	(0x11220000)
#define RZG3S_TZC400_MSRAM_0_BASE	(0x11230000)
#define RZG3S_TZC400_MSRAM_1_BASE	(0x11240000)
#define RZG3S_TZC400_xSPI_BASE		(0x11250000)
#define RZG3S_TZC400_DDR_BASE		(0x11260000)
#define RZG3S_DDR0_PHY_BASE			(0x11400000)
#define RZG3S_DDR0_MEMC_BASE		(0x11600000)
#define RZG3S_OTP_BASE				(0x11860000)
#define RZG3S_SD0_BASE				(0x11C00000)
#define RZG3S_SD1_BASE				(0x11C10000)
#define RZG3S_SD2_BASE				(0x11C20000)
#define RZG3S_GIC_600_BASE			(0x12400000)
#define RZG3S_GTM0_BASE				(0x12801000)
#define	RZG3S_WDT_CA55_BASE			(0x12800800)
#define RZG3S_GPV_REG0_BASE			(0x12A00000)
#define RZG3S_SPIROM_BASE			(0x20000000)
#define RZG3S_PCIe_BASE				(0x30000000)
#define RZG3S_DDR0_BASE				(0x40000000)
#define RZG3S_DDR1_BASE				(0xC0000000)

#define RZG3S_SYC_INCK_HZ			(24000000)
#define RZG3S_UART_INCK_HZ			(100000000)
#define RZG3S_UART_BARDRATE			(115200)

#define	RZ_SOC_DDR_PHY_BASE			RZG3S_DDR0_PHY_BASE
#define	RZ_SOC_DDR_MC_BASE			RZG3S_DDR0_MEMC_BASE

#define SYS_BASE					RZG3S_SYSC_BASE
#define PFC_BASE					RZG3S_GPIO_BASE
#define CPG_BASE					RZG3S_CPG_BASE
#define XSPI_BASE					RZG3S_XSPI_BASE
#define VBATT_BASE					RZG3S_VBATT_BASE

/* eMMC registers */	
#define MMC0_SD_BASE				RZG3S_SD0_BASE
#define MMC1_SD_BASE				RZG3S_SD1_BASE
#define MMC2_SD_BASE				RZG3S_SD2_BASE

#endif /* __RZ_SOC_DEF_H__ */
