Source Block: oh/elink/dv/elink_e16_model.v@1907:1917@HdlStmAssign


   //Need to insert delay elements here
   //How to insert delay with cts?
   
   assign lclk   =  io_lclk;
  
   
   
endmodule // link_clock


Diff Content:
- 1912    assign lclk   =  io_lclk;

Clone Blocks:
