

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>RAM/ROM &mdash; SpinalHDL 1.11 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Assignement overlap" href="checks/assignment_overlap.html" />
    <link rel="prev" title="Registers" href="registers.html" /> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> SpinalHDL
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">About SpinalHDL:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../introduction.html#site-purpose-and-structure">Site purpose and structure</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction.html#what-is-spinalhdl">What is SpinalHDL ?</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../introduction.html#advantages-of-using-spinalhdl-over-vhdl-verilog">Advantages of using SpinalHDL over VHDL / Verilog</a></li>
<li class="toctree-l3"><a class="reference internal" href="../introduction.html#license">License</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../introduction.html#getting-started">Getting started</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction.html#links">Links</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../support.html">Support</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../support.html#communication-channels">Communication channels</a></li>
<li class="toctree-l2"><a class="reference internal" href="../support.html#commercial-support">Commercial support</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../faq.html">FAQ</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../faq.html#what-is-the-overhead-of-spinalhdl-generated-rtl-compared-to-human-written-vhdl-verilog">What is the overhead of SpinalHDL generated RTL compared to human written VHDL/Verilog?</a></li>
<li class="toctree-l2"><a class="reference internal" href="../faq.html#what-if-spinalhdl-becomes-unsupported-in-the-future">What if SpinalHDL becomes unsupported in the future?</a></li>
<li class="toctree-l2"><a class="reference internal" href="../faq.html#does-spinalhdl-keep-comments-in-generated-vhdl-verilog">Does SpinalHDL keep comments in generated VHDL/verilog?</a></li>
<li class="toctree-l2"><a class="reference internal" href="../faq.html#could-spinalhdl-scale-up-to-big-projects">Could SpinalHDL scale up to big projects?</a></li>
<li class="toctree-l2"><a class="reference internal" href="../faq.html#how-spinalhdl-came-to-be">How SpinalHDL came to be</a></li>
<li class="toctree-l2"><a class="reference internal" href="../faq.html#why-develop-a-new-language-when-there-is-vhdl-verilog-systemverilog">Why develop a new language when there is VHDL/Verilog/SystemVerilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="../faq.html#how-to-use-an-unreleased-version-of-spinalhdl-but-commited-on-git">How to use an unreleased version of SpinalHDL (but commited on git)</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Getting Started:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../getting_started.html">Getting Started</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../getting_started.html#requirements-things-to-download-to-get-started-requirements">Requirements / Things to download to get started {#requirements}</a></li>
<li class="toctree-l2"><a class="reference internal" href="../getting_started.html#how-to-start-programming-with-spinalhdl">How to start programming with SpinalHDL</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../getting_started.html#the-sbt-way-sbtway">The SBT way {#sbtWay}</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../getting_started.html#sbt-in-a-environnement-isolated-from-internet">SBT in a environnement isolated from internet</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../getting_started.html#the-ide-way-with-intellij-idea-and-its-scala-plugin-ideway">The IDE way, with IntelliJ IDEA and its Scala plugin {#ideWay}</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../getting_started.html#a-very-simple-spinalhdl-example-example">A very simple SpinalHDL example {#example}</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../getting_started.html#generated-code">Generated code</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../getting_started.html#what-to-do-next">What to do next?</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../scala/introduction.html">Scala guide</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../scala/introduction.html#introduction">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../scala/basics.html">Basics</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../scala/basics.html#types">Types</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scala/basics.html#variable">Variable</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scala/basics.html#function">Function</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../scala/basics.html#return">Return</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/basics.html#return-type-inferation">Return type inferation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/basics.html#curly-braces">Curly braces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/basics.html#function-that-return-nothing">Function that return nothing</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/basics.html#arguements-default-value">Arguements default value</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/basics.html#apply">Apply</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../scala/basics.html#object">Object</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scala/basics.html#entry-point-main">Entry point (main)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scala/basics.html#class">Class</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../scala/basics.html#inheritance">Inheritance</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/basics.html#case-class">Case class</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../scala/basics.html#templates-type-parameterization">Templates / Type parameterization</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../scala/coding_conventions.html">Coding conventions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../scala/coding_conventions.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scala/coding_conventions.html#class-vs-case-class">class vs case class</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../scala/coding_conventions.html#case-class">[case] class</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/coding_conventions.html#companion-object">companion object</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/coding_conventions.html#function">function</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/coding_conventions.html#instances">instances</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/coding_conventions.html#if-when">if / when</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/coding_conventions.html#switch">switch</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scala/coding_conventions.html#parameters">Parameters</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../scala/interaction.html">Interaction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../scala/interaction.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scala/interaction.html#how-spinalhdl-work-behind-the-api">How SpinalHDL work behind the API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scala/interaction.html#everything-is-reference">Everything is reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scala/interaction.html#hardware-types">Hardware types</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../scala/interaction.html#rgb-example">RGB example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../scala/interaction.html#names-of-signals-in-the-generated-rtl">Names of signals in the generated RTL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scala/interaction.html#scala-is-for-elaboration-spinalhdl-for-hardware-description">Scala is for elaboration, SpinalHDL for hardware description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scala/interaction.html#scala-elaboration-capabilities-if-for-functional-programming">Scala elaboration capabilities (if, for, functional programming)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="vhdl_perspective.html">VHDL equivalences</a><ul>
<li class="toctree-l2"><a class="reference internal" href="vhdl_perspective.html#entity-and-architecture">Entity and architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="vhdl_perspective.html#data-types">Data types</a></li>
<li class="toctree-l2"><a class="reference internal" href="vhdl_perspective.html#signal">Signal</a></li>
<li class="toctree-l2"><a class="reference internal" href="vhdl_perspective.html#assignements">Assignements</a></li>
<li class="toctree-l2"><a class="reference internal" href="vhdl_perspective.html#literals">Literals</a></li>
<li class="toctree-l2"><a class="reference internal" href="vhdl_perspective.html#registers">Registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="vhdl_perspective.html#process-blocks">Process blocks</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../vhdl_comp.html">VHDL comparison</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#process">Process</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#implicit-vs-explicit-definitions">Implicit vs explicit definitions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#clock-domains">Clock domains</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#component-s-internal-organization">Component’s internal organization</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#safety">Safety</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#functions-and-procedures">Functions and procedures</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#buses-and-interfaces">Buses and Interfaces</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#signal-declaration">Signal declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#component-instantiation">Component instantiation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#casting">Casting</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#resizing">Resizing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#parameterization">Parameterization</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vhdl_comp.html#meta-hardware-description">Meta hardware description</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Data types:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="TypeIntroduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="bool.html">Bool</a><ul>
<li class="toctree-l2"><a class="reference internal" href="bool.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="bool.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="bool.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="bool.html#logic">Logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="bool.html#edge-detection">Edge detection</a></li>
<li class="toctree-l3"><a class="reference internal" href="bool.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="bool.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="bool.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="bits.html">Bits</a><ul>
<li class="toctree-l2"><a class="reference internal" href="bits.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="bits.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="bits.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="bits.html#logic">Logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="bits.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="bits.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="bits.html#bit-extraction">Bit extraction</a></li>
<li class="toctree-l3"><a class="reference internal" href="bits.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Int.html">Unit/SInt</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Int.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="Int.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="Int.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Int.html#logic">Logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="Int.html#arithmetic">Arithmetic</a></li>
<li class="toctree-l3"><a class="reference internal" href="Int.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="Int.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="Int.html#bit-extraction">Bit extraction</a></li>
<li class="toctree-l3"><a class="reference internal" href="Int.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="enum.html">SpinalEnum</a><ul>
<li class="toctree-l2"><a class="reference internal" href="enum.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="enum.html#encoding">Encoding</a></li>
<li class="toctree-l3"><a class="reference internal" href="enum.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="enum.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="enum.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="enum.html#type-cast">Type cast</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="bundle.html">Bundle</a><ul>
<li class="toctree-l2"><a class="reference internal" href="bundle.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="bundle.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="bundle.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="bundle.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="bundle.html#type-cast">Type cast</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="bundle.html#elements-direction">Elements direction</a><ul>
<li class="toctree-l3"><a class="reference internal" href="bundle.html#in-out">in/out</a></li>
<li class="toctree-l3"><a class="reference internal" href="bundle.html#master-slave">master/slave</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Vec.html">Vec</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Vec.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="Vec.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Vec.html#examples">Examples</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Vec.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Vec.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="Vec.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="Vec.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Fix.html">UFix/SFix</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Fix.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="Fix.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#unsigned-fixed-point">Unsigned Fixed Point</a></li>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#signed-fixed-point">Signed Fixed Point</a></li>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#format">Format</a></li>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#examples">Examples</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Fix.html#assignments">Assignments</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#valid-assignments">Valid Assignments</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Fix.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#from-a-scala-constant">From a Scala constant</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Fix.html#id1">Example</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Fix.html#raw-value">Raw value</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#id2">Example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Fix.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#arithmetic">Arithmetic</a></li>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="Fix.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Floating.html">Floating</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Floating.html#description">Description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Floating.html#ieee-754-floating-format">IEEE-754 floating format</a></li>
<li class="toctree-l3"><a class="reference internal" href="Floating.html#recoded-floating-format">Recoded floating format</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Floating.html#zero">Zero</a></li>
<li class="toctree-l4"><a class="reference internal" href="Floating.html#denormalized-values">Denormalized values</a></li>
<li class="toctree-l4"><a class="reference internal" href="Floating.html#normalized-values">Normalized values</a></li>
<li class="toctree-l4"><a class="reference internal" href="Floating.html#infinity">Infinity</a></li>
<li class="toctree-l4"><a class="reference internal" href="Floating.html#nan">NaN</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Floating.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Floating.html#ieee-754-number">IEEE-754 Number</a></li>
<li class="toctree-l3"><a class="reference internal" href="Floating.html#recoded-floating-point-number">Recoded floating point number</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Floating.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Floating.html#type-cast">Type cast</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Structuring:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="components_hierarchy.html">Component and hierarchy</a><ul>
<li class="toctree-l2"><a class="reference internal" href="components_hierarchy.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="components_hierarchy.html#input-output-definition">Input / output definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="components_hierarchy.html#pruned-signals">Pruned signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="components_hierarchy.html#generic-vhdl-parameter-verilog">Generic(VHDL) / Parameter(Verilog)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="area.html">Area</a><ul>
<li class="toctree-l2"><a class="reference internal" href="area.html#id1">Area</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="function.html">Function</a><ul>
<li class="toctree-l2"><a class="reference internal" href="function.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="function.html#rgb-to-gray">RGB to gray</a></li>
<li class="toctree-l2"><a class="reference internal" href="function.html#valid-ready-payload-bus">Valid Ready Payload bus</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="clock_domain.html">Clock domains</a><ul>
<li class="toctree-l2"><a class="reference internal" href="clock_domain.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="clock_domain.html#instantiation">Instantiation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="clock_domain.html#configuration">Configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock_domain.html#internal-clock">Internal clock</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock_domain.html#external-clock">External clock</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock_domain.html#context">Context</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="clock_domain.html#clock-domain-crossing">Clock domain crossing</a></li>
<li class="toctree-l2"><a class="reference internal" href="clock_domain.html#special-clocking-area">Special clocking Area</a><ul>
<li class="toctree-l3"><a class="reference internal" href="clock_domain.html#slow-area">Slow&nbsp;Area</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock_domain.html#resetarea">ResetArea</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock_domain.html#clockenablearea">ClockEnableArea</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="blackbox.html">Instanciate VHDL and Verilog IP</a><ul>
<li class="toctree-l2"><a class="reference internal" href="blackbox.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="blackbox.html#defining-an-blackbox">Defining an blackbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="blackbox.html#generics">Generics</a></li>
<li class="toctree-l2"><a class="reference internal" href="blackbox.html#instantiating-a-blackbox">Instantiating a blackbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="blackbox.html#clock-and-reset-mapping">Clock and reset mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="blackbox.html#io-prefix">io prefix</a></li>
<li class="toctree-l2"><a class="reference internal" href="blackbox.html#rename-all-io-of-a-blackbox">Rename all io of a blackbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="blackbox.html#add-rtl-source">Add RTL&nbsp;source</a></li>
<li class="toctree-l2"><a class="reference internal" href="blackbox.html#vhdl-no-numeric-type">VHDL - No numeric type</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Rules:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="assignements.html">Assignments</a><ul>
<li class="toctree-l2"><a class="reference internal" href="assignements.html#id1">Assignments</a></li>
<li class="toctree-l2"><a class="reference internal" href="assignements.html#width-checking">Width checking</a></li>
<li class="toctree-l2"><a class="reference internal" href="assignements.html#combinatorial-loops">Combinatorial loops</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="when_switch.html">When/Switch/Mux</a><ul>
<li class="toctree-l2"><a class="reference internal" href="when_switch.html#when">When</a></li>
<li class="toctree-l2"><a class="reference internal" href="when_switch.html#switch">Switch</a></li>
<li class="toctree-l2"><a class="reference internal" href="when_switch.html#local-declaration">Local declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="when_switch.html#mux">Mux</a></li>
<li class="toctree-l2"><a class="reference internal" href="when_switch.html#bitwise-selection">Bitwise selection</a><ul>
<li class="toctree-l3"><a class="reference internal" href="when_switch.html#example">Example</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="sementic.html">Rules</a><ul>
<li class="toctree-l2"><a class="reference internal" href="sementic.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="sementic.html#concurrency">Concurrency</a></li>
<li class="toctree-l2"><a class="reference internal" href="sementic.html#last-valid-assignement-win">Last valid assignement win</a></li>
<li class="toctree-l2"><a class="reference internal" href="sementic.html#signals-and-register-interactions-with-scala-oop-reference-functions">Signals and register interactions with Scala (OOP reference + Functions)</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Sequential logic:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="registers.html">Registers</a><ul>
<li class="toctree-l2"><a class="reference internal" href="registers.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="registers.html#instantiation">Instantiation</a></li>
<li class="toctree-l2"><a class="reference internal" href="registers.html#reset-value">Reset value</a></li>
<li class="toctree-l2"><a class="reference internal" href="registers.html#initialization-value-for-simulation-purposes">Initialization value for simulation purposes</a></li>
</ul>
</li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">RAM/ROM</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#syntax">Syntax</a></li>
<li class="toctree-l2"><a class="reference internal" href="#read-under-write-policy">Read under write policy</a></li>
<li class="toctree-l2"><a class="reference internal" href="#mixed-width-ram">Mixed width ram</a></li>
<li class="toctree-l2"><a class="reference internal" href="#automatic-blackboxing">Automatic blackboxing</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#blackboxing-policy">Blackboxing policy</a></li>
<li class="toctree-l3"><a class="reference internal" href="#standard-memory-blackboxes">Standard memory blackboxes</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Design errors:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="checks/assignment_overlap.html">Assignement overlap</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/assignment_overlap.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/assignment_overlap.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/clock_crossing_violation.html">Clock crossing violation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/clock_crossing_violation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/clock_crossing_violation.html#example">Example</a><ul>
<li class="toctree-l3"><a class="reference internal" href="checks/clock_crossing_violation.html#crossclockdomain-tag">crossClockDomain tag</a></li>
<li class="toctree-l3"><a class="reference internal" href="checks/clock_crossing_violation.html#setsyncronouswith">setSyncronousWith</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/combinatorial_loop.html">Combinational loop</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/combinatorial_loop.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/combinatorial_loop.html#example">Example</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/combinatorial_loop.html#false-positive">False-positive</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/hierarchy_violation.html">Hierarchy violation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/hierarchy_violation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/hierarchy_violation.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/introduction.html#id1">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/iobundle.html">Io bundle</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/iobundle.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/iobundle.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/latch_detected.html">Latch detected</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/latch_detected.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/latch_detected.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/no_driver_on.html">No driver on</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/no_driver_on.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/no_driver_on.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/nullpointerexception.html">NullPointerException</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/nullpointerexception.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/nullpointerexception.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/register_defined_as_component_input.html">Register defined as component input</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/register_defined_as_component_input.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/register_defined_as_component_input.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/scope_violation.html">Scope violation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/scope_violation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/scope_violation.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/spinal_cant_clone.html">Spinal can’t clone class</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/spinal_cant_clone.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/spinal_cant_clone.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/unassigned_register.html">Unassigned register</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/unassigned_register.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/unassigned_register.html#example">Example</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/unassigned_register.html#register-with-only-init">Register with only init</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/unreachable_is_statement.html">Unreachable is statement</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/unreachable_is_statement.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/unreachable_is_statement.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="checks/width_mismatch.html">Width mismatch</a><ul>
<li class="toctree-l2"><a class="reference internal" href="checks/width_mismatch.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/width_mismatch.html#assignement-example">Assignement example</a></li>
<li class="toctree-l2"><a class="reference internal" href="checks/width_mismatch.html#operator-example">Operator example</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Other language features:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="introduction.html#id1">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="utils.html">Utils</a><ul>
<li class="toctree-l2"><a class="reference internal" href="utils.html#general">General</a></li>
<li class="toctree-l2"><a class="reference internal" href="utils.html#cloning-hardware-datatypes">Cloning hardware datatypes</a></li>
<li class="toctree-l2"><a class="reference internal" href="utils.html#passing-a-datatype-as-construction-parameter">Passing a datatype as construction parameter</a><ul>
<li class="toctree-l3"><a class="reference internal" href="utils.html#the-old-way">The old way</a></li>
<li class="toctree-l3"><a class="reference internal" href="utils.html#the-safe-way">The safe way</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="utils.html#frequency-and-time">Frequency and time</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="assertion.html">Assertions</a></li>
<li class="toctree-l1"><a class="reference internal" href="analog_inout.html">Analog and inout</a><ul>
<li class="toctree-l2"><a class="reference internal" href="analog_inout.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="analog_inout.html#analog">Analog</a></li>
<li class="toctree-l2"><a class="reference internal" href="analog_inout.html#inout">inout</a></li>
<li class="toctree-l2"><a class="reference internal" href="analog_inout.html#inoutwrapper">InOutWrapper</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="vhdl_generation.html">VHDL and Verilog generation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="vhdl_generation.html#generate-vhdl-and-verilog-from-an-spinalhdl-component">Generate VHDL and Verilog from an SpinalHDL Component</a><ul>
<li class="toctree-l3"><a class="reference internal" href="vhdl_generation.html#parametrization-from-scala">Parametrization from Scala</a></li>
<li class="toctree-l3"><a class="reference internal" href="vhdl_generation.html#parametrization-from-shell">Parametrization from shell</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="vhdl_generation.html#generated-vhdl-and-verilog">Generated VHDL and Verilog</a><ul>
<li class="toctree-l3"><a class="reference internal" href="vhdl_generation.html#organization">Organization</a></li>
<li class="toctree-l3"><a class="reference internal" href="vhdl_generation.html#combinatorial-logic">Combinatorial logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="vhdl_generation.html#flipflop">Flipflop</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="vhdl_generation.html#vhdl-and-verilog-attributes">VHDL and Verilog attributes</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Libraries:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../lib/bus_slave_factory.html">Bus Slave Factory</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/bus_slave_factory.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/bus_slave_factory.html#functionality">Functionality</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/bus_slave_factory_impl.html">Bus Slave Factory Implementation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#implementation">Implementation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#busslavefactory">BusSlaveFactory</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#busslavefactorydelayed">BusSlaveFactoryDelayed</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#avalonmmslavefactory">AvalonMMSlaveFactory</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#conclusion">Conclusion</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/flow.html">Flow</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/flow.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/flow.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/fragment.html">Fragment</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/fragment.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/fragment.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/fsm.html">State machine</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/fsm.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/fsm.html#statemachine">StateMachine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/fsm.html#states">States</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/fsm.html#statedelay">StateDelay</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/fsm.html#statefsm">StateFsm</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/fsm.html#stateparallelfsm">StateParallelFsm</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/introduction.html#id1">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/riscv.html">RiscV</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/riscv.html#features">Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/riscv.html#base-fpga-project">Base FPGA project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/riscv.html#how-to-generate-the-cpu-vhdl">How to generate the CPU VHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/riscv.html#how-to-debug">How to debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/riscv.html#todo">Todo</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/stream.html">Stream</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/stream.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/stream.html#functions">Functions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/stream.html#utils">Utils</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/stream.html#streamfifo">StreamFifo</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/stream.html#streamfifocc">StreamFifoCC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/stream.html#streamccbytoggle">StreamCCByToggle</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/stream.html#streamarbiter">StreamArbiter</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/stream.html#streamfork">StreamFork</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/stream.html#streamdispatchersequencial">StreamDispatcherSequencial</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/utils.html">Utils</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/utils.html#state-less-utilities">State less utilities</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/utils.html#state-full-utilities">State full utilities</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/utils.html#counter">Counter</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/utils.html#timeout">Timeout</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/utils.html#resetctrl">ResetCtrl</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../lib/utils.html#asyncassertsyncdeassert">asyncAssertSyncDeassert</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/utils.html#special-utilities">Special utilities</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/vexriscv.html">VexRiscv (RV32IM CPU)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bus/amba3/ahblite3.html">AHB-Lite3</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../bus/amba3/ahblite3.html#configuration-and-instanciation">Configuration and instanciation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus/amba3/ahblite3.html#variations">Variations</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../bus/amba3/apb3.html">Apb3</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../bus/amba3/apb3.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus/amba3/apb3.html#configuration-and-instanciation">Configuration and instanciation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus/amba3/apb3.html#functions-and-operators">Functions and operators</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../bus/amba4/axi4.html">Axi4</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../bus/amba4/axi4.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus/amba4/axi4.html#configuration-and-instanciation">Configuration and instanciation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus/amba4/axi4.html#variations">Variations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus/amba4/axi4.html#functions-and-operators">Functions and operators</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../bus/avalon/avalonmm.html">AvalonMM</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../bus/avalon/avalonmm.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus/avalon/avalonmm.html#configuration-and-instanciation">Configuration and instanciation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../bus/wishbone/wishbone.html">Wishbone</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../bus/wishbone/wishbone.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus/wishbone/wishbone.html#wishbone-transactions">Wishbone transactions</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../bus/wishbone/wishbone.html#classic">Classic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bus/wishbone/wishbone.html#pipelined">Pipelined</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../bus/wishbone/wishbone.html#id1">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus/wishbone/wishbone.html#configuration-and-instanciation">Configuration and instanciation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/com/uart.html">UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/com/uart.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/com/uart.html#bus-definition">Bus definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/com/uart.html#uartctrl">UartCtrl</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/io/readableOpenDrain.html">ReadableOpenDrain</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/io/readableOpenDrain.html#id1">ReadableOpenDrain</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/io/tristate.html">TriState</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/io/tristate.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/io/tristate.html#id1">TriState</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/io/tristate.html#tristatearray">TriStateArray</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/graphic/colors.html">Colors</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/graphic/colors.html#rgb">RGB</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/graphic/vga.html">VGA</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/graphic/vga.html#vga-bus">VGA bus</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/graphic/vga.html#vga-timings">VGA timings</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/graphic/vga.html#vga-controller">VGA controller</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/eda/altera/qsysify.html">QSysify</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/eda/altera/qsysify.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/eda/altera/qsysify.html#example">Example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/eda/altera/qsysify.html#tags">tags</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/eda/altera/qsysify.html#avalonmm-apb3">AvalonMM / APB3</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/eda/altera/qsysify.html#interrupt-input">Interrupt input</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/eda/altera/qsysify.html#reset-output">Reset output</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/eda/altera/qsysify.html#adding-new-interface-support">Adding new interface support</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Simulation:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../sim/api.html">API</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../sim/api.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/api.html#read-and-write-signals">Read and write signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/api.html#fork-and-join-simulation-threads">Fork and join simulation threads</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/api.html#sleep-and-waituntil">Sleep and waitUntil</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/api.html#external-clock-domains">External clock domains</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../sim/bootstraps.html">Boot a simulation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../sim/bootstraps.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/bootstraps.html#configuration">Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/bootstraps.html#running-multiple-tests-on-the-same-hardware">Running multiple tests on the same hardware</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/bootstraps.html#throw-success-or-failure-of-the-simulation-from-a-thread">Throw Success or Failure of the simulation from a thread</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../sim/continuation.html">Scala continuation (cps)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../sim/continuation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/continuation.html#suspendable-annotation">&#64;suspendable annotation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/continuation.html#alternative-foreach-map-statements">Alternative foreach, map statements</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/continuation.html#weird-type-missmatch">Weird type missmatch</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../sim/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../sim/introduction.html#id1">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/introduction.html#how-spinalhdl-simulate-the-hardware">How SpinalHDL simulate the hardware</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/introduction.html#performance">Performance</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sim/introduction.html#setup">Setup</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../sim/introduction.html#scala">Scala</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sim/introduction.html#linux">Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sim/introduction.html#windows">Windows</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../sim/examples/asynchronous.html">Asynchronous adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sim/examples/dual_clock_fifo.html">Dual clock fifo</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sim/examples/single_clock_fifo.html">Single clock fifo</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sim/examples/synchronous.html">Synchronous adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sim/examples/uart_decoder.html">Uart decoder</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sim/examples/uart_encoder.html">Uart encoder</a></li>
</ul>
<p class="caption"><span class="caption-text">Examples:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../examples/introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../examples/simple/apb3.html">APB3 definition</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../examples/simple/apb3.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/simple/apb3.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/simple/apb3.html#implementation">Implementation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/simple/apb3.html#usage">Usage</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../examples/simple/carry_adder.html">Carry adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="../examples/simple/color_summing.html">Color summing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../examples/simple/counter_with_clear.html">Counter with clear</a></li>
<li class="toctree-l1"><a class="reference internal" href="../examples/simple/introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../examples/simple/pll_resetctrl.html">PLL BlackBox and reset controller</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../examples/simple/pll_resetctrl.html#the-pll-blackbox-definition">The PLL BlackBox definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/simple/pll_resetctrl.html#toplevel-definition">TopLevel definition</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../examples/simple/rgb_to_gray.html">RGB to gray</a></li>
<li class="toctree-l1"><a class="reference internal" href="../examples/simple/sinus_rom.html">Sinus rom</a></li>
<li class="toctree-l1"><a class="reference internal" href="../examples/vga.html">VGA</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../examples/vga.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/vga.html#data-structures">Data structures</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../examples/vga.html#rgb-color">RGB color</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/vga.html#vga-bus">VGA bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/vga.html#vga-timings">VGA timings</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../examples/vga.html#vga-controller">VGA Controller</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../examples/vga.html#specification">Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/vga.html#component-and-io-definition">Component and io definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/vga.html#horizontal-and-vertical-logic">Horizontal and vertical logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/vga.html#interconnections">Interconnections</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/vga.html#bonus">Bonus</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../examples/uart.html">UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../examples/uart.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/uart.html#data-structures">Data structures</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../examples/uart.html#controller-construction-parameters">Controller construction parameters</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/uart.html#uart-bus">UART bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/uart.html#uart-configuration-enums">UART configuration enums</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/uart.html#uartctrl-configuration-bundles">UartCtrl configuration Bundles</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../examples/uart.html#implementation">Implementation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../examples/uart.html#uartctrltx">UartCtrlTx</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/uart.html#uartctrlrx">UartCtrlRx</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/uart.html#uartctrl">UartCtrl</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../examples/uart.html#example-with-test-bench">Example with test bench</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/uart.html#bonus-having-fun-with-stream">Bonus: Having fun with Stream</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../examples/fractal.html">Fractal calculator</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../examples/fractal.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/fractal.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/fractal.html#elaboration-parameters-generics">Elaboration parameters (Generics)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/fractal.html#bundle-definition">Bundle definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/fractal.html#component-implementation">Component implementation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../examples/memory_mapped_uart.html">Memory mapped UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../examples/memory_mapped_uart.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/memory_mapped_uart.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/memory_mapped_uart.html#implementation">Implementation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../examples/timer.html">Timer</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../examples/timer.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../examples/timer.html#id1">Timer</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../examples/timer.html#specification">Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/timer.html#implementation">Implementation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../examples/timer.html#bridging-function">Bridging function</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../examples/timer.html#id2">Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/timer.html#id3">Implementation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../examples/timer.html#usage">Usage</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html">SoC toplevel (Pinsec)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#defining-all-io">Defining all IO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#clock-and-resets">Clock and resets</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#reset-controller">Reset controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#systems-clock-domains">Systems clock domains</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#main-components">Main components</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#riscv-cpu">RISCV CPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#on-chip-ram">On chip RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#sdram-controller">SDRAM controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#jtag-controller">JTAG controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#peripherals">Peripherals</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#gpio">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#timer">Timer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#uart-controller">UART controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#vga-controller">VGA controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#bus-interconnects">Bus interconnects</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#axi4-to-apb3-bridge">AXI4 to APB3 bridge</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#axi4-crossbar">AXI4 crossbar</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#apb3-decoder">APB3 decoder</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#misc">Misc</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Legacy:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../lib/riscv.html">RiscV</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/riscv.html#features">Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/riscv.html#base-fpga-project">Base FPGA project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/riscv.html#how-to-generate-the-cpu-vhdl">How to generate the CPU VHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/riscv.html#how-to-debug">How to debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/riscv.html#todo">Todo</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/pinsec/hardware.html">Hardware</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware.html#riscv">RISCV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware.html#axi4">AXI4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware.html#apb3">APB3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware.html#generate-the-rtl">Generate the RTL</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html">SoC toplevel (Pinsec)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#defining-all-io">Defining all IO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#clock-and-resets">Clock and resets</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#reset-controller">Reset controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#systems-clock-domains">Systems clock domains</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#main-components">Main components</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#riscv-cpu">RISCV CPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#on-chip-ram">On chip RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#sdram-controller">SDRAM controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#jtag-controller">JTAG controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#peripherals">Peripherals</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#gpio">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#timer">Timer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#uart-controller">UART controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#vga-controller">VGA controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#bus-interconnects">Bus interconnects</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#axi4-to-apb3-bridge">AXI4 to APB3 bridge</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#axi4-crossbar">AXI4 crossbar</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#apb3-decoder">APB3 decoder</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/hardware_toplevel.html#misc">Misc</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/pinsec/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/introduction.html#id1">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/introduction.html#board-support">Board support</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/pinsec/software.html">Software</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/software.html#riscv-tool-chain">RISCV tool-chain</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/pinsec/software.html#openocd-gdb-eclipse-configuration">OpenOCD/GDB/Eclipse  configuration</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Developers area:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="types.html">Types</a><ul>
<li class="toctree-l2"><a class="reference internal" href="types.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="types.html#bool">Bool</a><ul>
<li class="toctree-l3"><a class="reference internal" href="types.html#declaration">Declaration</a></li>
<li class="toctree-l3"><a class="reference internal" href="types.html#operators">Operators</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="types.html#the-bitvector-family-bits-uint-sint">The BitVector family - (<code class="docutils literal notranslate"><span class="pre">Bits</span></code>, <code class="docutils literal notranslate"><span class="pre">UInt</span></code>, <code class="docutils literal notranslate"><span class="pre">SInt</span></code>)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="types.html#declaration-syntax">Declaration syntax</a></li>
<li class="toctree-l3"><a class="reference internal" href="types.html#id1">Operators</a></li>
<li class="toctree-l3"><a class="reference internal" href="types.html#masked-comparison">Masked comparison</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="types.html#bits">Bits</a></li>
<li class="toctree-l2"><a class="reference internal" href="types.html#uint-sint">UInt, SInt</a></li>
<li class="toctree-l2"><a class="reference internal" href="types.html#bool-bits-uint-sint">Bool, Bits, UInt, SInt</a></li>
<li class="toctree-l2"><a class="reference internal" href="types.html#vec">Vec</a></li>
<li class="toctree-l2"><a class="reference internal" href="types.html#bundle">Bundle</a><ul>
<li class="toctree-l3"><a class="reference internal" href="types.html#simple-example-rgb-vga">Simple example (RGB/VGA)</a></li>
<li class="toctree-l3"><a class="reference internal" href="types.html#interface-example-apb">Interface example (APB)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="types.html#enum">Enum</a></li>
<li class="toctree-l2"><a class="reference internal" href="types.html#data-bool-bits-uint-sint-enum-bundle-vec">Data (Bool, Bits, UInt, SInt, Enum, Bundle, Vec)</a></li>
<li class="toctree-l2"><a class="reference internal" href="types.html#literals-as-signal-declaration">Literals as signal declaration</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lib/bus_slave_factory_impl.html">Bus Slave Factory Implementation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#implementation">Implementation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#busslavefactory">BusSlaveFactory</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#busslavefactorydelayed">BusSlaveFactoryDelayed</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#avalonmmslavefactory">AvalonMMSlaveFactory</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lib/bus_slave_factory_impl.html#conclusion">Conclusion</a></li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">SpinalHDL</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
      <li>RAM/ROM</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/rst/core/memory.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="ram-rom">
<h1>RAM/ROM<a class="headerlink" href="#ram-rom" title="Permalink to this headline">¶</a></h1>
<div class="section" id="syntax">
<h2>Syntax<a class="headerlink" href="#syntax" title="Permalink to this headline">¶</a></h2>
<p>To specify memory of your RTL you can use the Mem tool of Spinal. It allow you to define a memory, and than add ports on it.</p>
<p>The following table show how to instantiate a memory :</p>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Syntax</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>Mem(type : Data,size : Int)</td>
<td>Create a RAM</td>
</tr>
<tr class="row-odd"><td>Mem(type : Data,initialContent : Array[Data])</td>
<td>Create a ROM. If your target is an FPGA, because it can be inferred as a block ram, you can still create write ports on it.</td>
</tr>
</tbody>
</table>
<p>{% include note.html content=”If you want to define a ROM, elements of the <code class="docutils literal notranslate"><span class="pre">initialContent</span></code> array should only be literal value (no operator, no resize functions). There is an example <a class="reference external" href="/SpinalDoc/spinal/examples/simple/sinus_rom/">here</a>.” %}</p>
<p>{% include note.html content=”To give an initial content to a RAM, you can also use the <code class="docutils literal notranslate"><span class="pre">init</span></code> function.” %}</p>
<p>The following table show how to add access ports on a memory :</p>
<table border="1" class="docutils">
<colgroup>
<col width="33%" />
<col width="33%" />
<col width="33%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Syntax</th>
<th class="head">Description</th>
<th class="head">Return</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>mem(address) := data</td>
<td>Synchronous write</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>mem(x)</td>
<td>Asynchronous read</td>
<td>T</td>
</tr>
<tr class="row-even"><td>mem.write(<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;address<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;data<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[enable]<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[mask]<span class="raw-html-m2r"><br></span>)</td>
<td>Synchronous write with an optional mask. <span class="raw-html-m2r"><br></span> If no enable is specified, it’s automatically inferred from the conditional scope where this function is called</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>mem.readAsync(<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;address<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[readUnderWrite]<span class="raw-html-m2r"><br></span>)</td>
<td>Asynchronous read with an optional read under write policy</td>
<td>T</td>
</tr>
<tr class="row-even"><td>mem.readSync(<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;address<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[enable]<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[readUnderWrite]<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[clockCrossing]<span class="raw-html-m2r"><br></span>)</td>
<td>Synchronous read with an optional enable, read under write policy and clockCrossing mode</td>
<td>T</td>
</tr>
<tr class="row-odd"><td>mem.readWriteSync(<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;address<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;data<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;enable<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;write<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[mask]<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[readUnderWrite]<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[clockCrossing]<span class="raw-html-m2r"><br></span>)</td>
<td>Infer a read/write port.<span class="raw-html-m2r"><br></span> <code class="docutils literal notranslate"><span class="pre">data</span></code> is written when <code class="docutils literal notranslate"><span class="pre">enable</span> <span class="pre">&amp;&amp;</span> <span class="pre">write</span></code>.<span class="raw-html-m2r"><br></span> Return the read data, the read occur when <code class="docutils literal notranslate"><span class="pre">enable</span></code></td>
<td>T</td>
</tr>
</tbody>
</table>
<p>{% include note.html content=”If for some reason you need a specific memory port which is not implemented in Spinal, you can always abstract your memory by specifying a BlackBox for it.” %}</p>
<p>{% include important.html content=”Memories ports in SpinalHDL are not inferred but explicitly defined. You should not use coding templates like in VHDL/Verilog to help the synthesis tool to infer memory.” %}</p>
<p>There is a example which infer an simple dual port ram (32 bits * 256):</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">mem</span> <span class="k">=</span> <span class="nc">Mem</span><span class="o">(</span><span class="nc">Bits</span><span class="o">(</span><span class="mi">32</span> <span class="n">bits</span><span class="o">),</span><span class="n">wordCount</span> <span class="k">=</span> <span class="mi">256</span><span class="o">)</span>
<span class="n">mem</span><span class="o">.</span><span class="n">write</span><span class="o">(</span>
  <span class="n">enable</span>  <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">writeValid</span><span class="o">,</span>
  <span class="n">address</span> <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">writeAddress</span><span class="o">,</span>
  <span class="n">data</span>    <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">writeData</span>
<span class="o">)</span>

<span class="n">io</span><span class="o">.</span><span class="n">readData</span> <span class="o">:=</span> <span class="n">mem</span><span class="o">.</span><span class="n">readSync</span><span class="o">(</span>
  <span class="n">enable</span>  <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">readValid</span><span class="o">,</span>
  <span class="n">address</span> <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">readAddress</span>
<span class="o">)</span>
</pre></div>
</div>
</div>
<div class="section" id="read-under-write-policy">
<h2>Read under write policy<a class="headerlink" href="#read-under-write-policy" title="Permalink to this headline">¶</a></h2>
<p>This policy specify how a read is affected when a write occur in the same cycle on the same address.</p>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Kinds</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">dontCare</span></code></td>
<td>Don’t care about the read value when the case occur</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">readFirst</span></code></td>
<td>The read will get the old value (before the write)</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">writeFirst</span></code></td>
<td>The read will get the new value (provided by the write)</td>
</tr>
</tbody>
</table>
<p>{% include important.html content=”The generated VHDL/Verilog is always in the ‘readFirst’ mode, which is compatible with ‘dontCare’ but not with ‘writeFirst’. To generate a design that contains this kind of feature, you need to enable the automatic memory blackboxing.” %}</p>
</div>
<div class="section" id="mixed-width-ram">
<h2>Mixed width ram<a class="headerlink" href="#mixed-width-ram" title="Permalink to this headline">¶</a></h2>
<p>You can specify ports that interface the memory with a data width of a power of two fraction of the memory one.</p>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Syntax</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>mem.writeMixedWidth(<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;address<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;data<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[readUnderWrite]<span class="raw-html-m2r"><br></span>)</td>
<td>Similar to mem.write</td>
</tr>
<tr class="row-odd"><td>mem.readAsyncMixedWidth(<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;address<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;data<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[readUnderWrite]<span class="raw-html-m2r"><br></span>)</td>
<td>Similar to mem.readAsync, but in place to return the read value, it drive the data structure given as argument</td>
</tr>
<tr class="row-even"><td>mem.readSyncMixedWidth(<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;address<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;data<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[enable]<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[readUnderWrite]<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[clockCrossing]<span class="raw-html-m2r"><br></span>)</td>
<td>Similar to mem.readSync, but in place to return the read value, it drive the data structure given as argument</td>
</tr>
<tr class="row-odd"><td>mem.readWriteSyncMixedWidth(<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;address<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;data<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;enable<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;write<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[mask]<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[readUnderWrite]<span class="raw-html-m2r"><br></span>&amp;nbsp;&amp;nbsp;[clockCrossing]<span class="raw-html-m2r"><br></span>)</td>
<td>Equivalent to mem.readWriteSync</td>
</tr>
</tbody>
</table>
<p>{% include important.html content=”As for Read under write policy, to use this feature you need to enable the automatic memory blackboxing, because there is no universal VHDL/Verilog language template to infer mixed width ram.” %}</p>
</div>
<div class="section" id="automatic-blackboxing">
<h2>Automatic blackboxing<a class="headerlink" href="#automatic-blackboxing" title="Permalink to this headline">¶</a></h2>
<p>Because it’s impossible to infer all ram kinds by using regular VHDL/Verilog, SpinalHDL integrate an optional automatic blackboxing system. This system look all Mem present in your RTL netlist and replace them by using BlackBox. Then the generated code will rely third party IP to provide memories features like read during write policy and mixed width ports.</p>
<p>There is an example to enable the default automatic blackboxing.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="n">main</span><span class="o">(</span><span class="n">args</span><span class="k">:</span> <span class="kt">Array</span><span class="o">[</span><span class="kt">String</span><span class="o">])</span> <span class="o">{</span>
  <span class="nc">SpinalConfig</span><span class="o">()</span>
    <span class="o">.</span><span class="n">addStandardMemBlackboxing</span><span class="o">(</span><span class="n">blackboxAll</span><span class="o">)</span>
    <span class="o">.</span><span class="n">generateVhdl</span><span class="o">(</span><span class="k">new</span> <span class="nc">TopLevel</span><span class="o">)</span>
<span class="o">}</span>
</pre></div>
</div>
<p>If the standard blackboxing tools doesn’t do enough for your design, do not hesitate to do a git issue. There is also a way to define your own blackboxing tool.</p>
<div class="section" id="blackboxing-policy">
<h3>Blackboxing policy<a class="headerlink" href="#blackboxing-policy" title="Permalink to this headline">¶</a></h3>
<p>There is multiple policy that you can use to select which memory you want to blackbox and also what to do when the blackboxing is not feasable :</p>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Kinds</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>blackboxAll</td>
<td>Blackbox all memory.<span class="raw-html-m2r"><br></span> Throw an error on unblackboxable memory</td>
</tr>
<tr class="row-odd"><td>blackboxAllWhatsYouCan</td>
<td>Blackbox all memory which are blackboxable</td>
</tr>
<tr class="row-even"><td>blackboxRequestedAndUninferable</td>
<td>Blackbox memory specified by the user and memory which are known to be uninferable (mixed width, …). <span class="raw-html-m2r"><br></span> Throw an error on unblackboxable memory</td>
</tr>
<tr class="row-odd"><td>blackboxOnlyIfRequested</td>
<td>Blackbox memory specified by the user<span class="raw-html-m2r"><br></span> Throw an error on unblackboxable memory</td>
</tr>
</tbody>
</table>
<p>To explicitly set a memory to be blackboxed, you can its <code class="docutils literal notranslate"><span class="pre">generateAsBlackBox</span></code> function.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">mem</span> <span class="k">=</span> <span class="nc">Mem</span><span class="o">(</span><span class="nc">Rgb</span><span class="o">(</span><span class="n">rgbConfig</span><span class="o">),</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="o">)</span>
<span class="n">mem</span><span class="o">.</span><span class="n">generateAsBlackBox</span><span class="o">()</span>
</pre></div>
</div>
<p>You can also define your own blackboxing policy by extending the MemBlackboxingPolicy class.</p>
</div>
<div class="section" id="standard-memory-blackboxes">
<h3>Standard memory blackboxes<a class="headerlink" href="#standard-memory-blackboxes" title="Permalink to this headline">¶</a></h3>
<p>There are the VHDL definition of used blackboxes :</p>
<div class="highlight-ada notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Simple asynchronous dual port (1 write port, 1 read port)</span>
<span class="n">component</span> <span class="n">Ram_1w_1ra</span> <span class="kr">is</span>
  <span class="kd">generic</span><span class="p">(</span>
    <span class="n">wordCount</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">wordWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">technology</span> <span class="p">:</span> <span class="kt">string</span><span class="p">;</span>
    <span class="n">readUnderWrite</span> <span class="p">:</span> <span class="kt">string</span><span class="p">;</span>
    <span class="n">wrAddressWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">wrDataWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">wrMaskWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">wrMaskEnable</span> <span class="p">:</span> <span class="kt">boolean</span><span class="p">;</span>
    <span class="n">rdAddressWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">rdDataWidth</span> <span class="p">:</span> <span class="kt">integer</span>
  <span class="p">);</span>
  <span class="n">port</span><span class="p">(</span>
    <span class="n">clk</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">wr_en</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">wr_mask</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">;</span>
    <span class="n">wr_addr</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">unsigned</span><span class="p">;</span>
    <span class="n">wr_data</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">;</span>
    <span class="n">rd_addr</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">unsigned</span><span class="p">;</span>
    <span class="n">rd_data</span> <span class="p">:</span> <span class="kr">out</span> <span class="n">std_logic_vector</span>
  <span class="p">);</span>
<span class="kr">end</span> <span class="nf">component</span><span class="p">;</span>

<span class="c1">-- Simple synchronous dual port (1 write port, 1 read port)</span>
<span class="n">component</span> <span class="n">Ram_1w_1rs</span> <span class="kr">is</span>
  <span class="kd">generic</span><span class="p">(</span>
    <span class="n">wordCount</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">wordWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">clockCrossing</span> <span class="p">:</span> <span class="kt">boolean</span><span class="p">;</span>
    <span class="n">technology</span> <span class="p">:</span> <span class="kt">string</span><span class="p">;</span>
    <span class="n">readUnderWrite</span> <span class="p">:</span> <span class="kt">string</span><span class="p">;</span>
    <span class="n">wrAddressWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">wrDataWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">wrMaskWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">wrMaskEnable</span> <span class="p">:</span> <span class="kt">boolean</span><span class="p">;</span>
    <span class="n">rdAddressWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">rdDataWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">rdEnEnable</span> <span class="p">:</span> <span class="kt">boolean</span>
  <span class="p">);</span>
  <span class="n">port</span><span class="p">(</span>
    <span class="n">wr_clk</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">wr_en</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">wr_mask</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">;</span>
    <span class="n">wr_addr</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">unsigned</span><span class="p">;</span>
    <span class="n">wr_data</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">;</span>
    <span class="n">rd_clk</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">rd_en</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">rd_addr</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">unsigned</span><span class="p">;</span>
    <span class="n">rd_data</span> <span class="p">:</span> <span class="kr">out</span> <span class="n">std_logic_vector</span>
  <span class="p">);</span>
<span class="kr">end</span> <span class="nf">component</span><span class="p">;</span>

<span class="c1">-- Single port (1 readWrite port)</span>
<span class="n">component</span> <span class="n">Ram_1wrs</span> <span class="kr">is</span>
  <span class="kd">generic</span><span class="p">(</span>
    <span class="n">wordCount</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">wordWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">readUnderWrite</span> <span class="p">:</span> <span class="kt">string</span><span class="p">;</span>
    <span class="n">technology</span> <span class="p">:</span> <span class="kt">string</span>
  <span class="p">);</span>
  <span class="n">port</span><span class="p">(</span>
    <span class="n">clk</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">en</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">wr</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">addr</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">unsigned</span><span class="p">;</span>
    <span class="n">wrData</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">;</span>
    <span class="n">rdData</span> <span class="p">:</span> <span class="kr">out</span> <span class="n">std_logic_vector</span>
  <span class="p">);</span>
<span class="kr">end</span> <span class="nf">component</span><span class="p">;</span>

<span class="c1">--True dual port (2 readWrite port)</span>
<span class="n">component</span> <span class="n">Ram_2wrs</span> <span class="kr">is</span>
  <span class="kd">generic</span><span class="p">(</span>
    <span class="n">wordCount</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">wordWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">clockCrossing</span> <span class="p">:</span> <span class="kt">boolean</span><span class="p">;</span>
    <span class="n">technology</span> <span class="p">:</span> <span class="kt">string</span><span class="p">;</span>
    <span class="n">portA_readUnderWrite</span> <span class="p">:</span> <span class="kt">string</span><span class="p">;</span>
    <span class="n">portA_addressWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">portA_dataWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">portA_maskWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">portA_maskEnable</span> <span class="p">:</span> <span class="kt">boolean</span><span class="p">;</span>
    <span class="n">portB_readUnderWrite</span> <span class="p">:</span> <span class="kt">string</span><span class="p">;</span>
    <span class="n">portB_addressWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">portB_dataWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">portB_maskWidth</span> <span class="p">:</span> <span class="kt">integer</span><span class="p">;</span>
    <span class="n">portB_maskEnable</span> <span class="p">:</span> <span class="kt">boolean</span>
  <span class="p">);</span>
  <span class="n">port</span><span class="p">(</span>
    <span class="n">portA_clk</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">portA_en</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">portA_wr</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">portA_mask</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">;</span>
    <span class="n">portA_addr</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">unsigned</span><span class="p">;</span>
    <span class="n">portA_wrData</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">;</span>
    <span class="n">portA_rdData</span> <span class="p">:</span> <span class="kr">out</span> <span class="n">std_logic_vector</span><span class="p">;</span>
    <span class="n">portB_clk</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">portB_en</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">portB_wr</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
    <span class="n">portB_mask</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">;</span>
    <span class="n">portB_addr</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">unsigned</span><span class="p">;</span>
    <span class="n">portB_wrData</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">;</span>
    <span class="n">portB_rdData</span> <span class="p">:</span> <span class="kr">out</span> <span class="n">std_logic_vector</span>
  <span class="p">);</span>
<span class="kr">end</span> <span class="nf">component</span><span class="p">;</span>
</pre></div>
</div>
<p>As you can see, blackboxes have a technology parameter. To set it you can use the setTechnology function on the corresponding memory.
There is currently 4 kinds of technogy possible :</p>
<ul class="simple">
<li>auto</li>
<li>ramBlock</li>
<li>distributedLut</li>
<li>registerFile</li>
</ul>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="checks/assignment_overlap.html" class="btn btn-neutral float-right" title="Assignement overlap" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="registers.html" class="btn btn-neutral" title="Registers" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, penis

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
        <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    

  

  <script type="text/javascript" src="../../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>