Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'An_0' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v:34]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reset' is not permitted [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v:34]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
