// Seed: 3479554758
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9
);
  logic id_10;
  logic id_11;
  logic id_12 = id_2;
  logic id_13;
  assign id_13 = -id_5;
  logic id_14;
  logic id_15;
endmodule
