PROJECT: aes50_clk_ddr
		working_path: "O:/fpga/lattice/pll/aes50_clk_ddr/syn_results"
		module: aes50_clk_ddr
		verilog_file_list: "C:/Programme2/Lattice/Diamond/3.14/cae_library/synthesis/verilog/ecp5u.v" "C:/Programme2/Lattice/Diamond/3.14/cae_library/synthesis/verilog/pmi_def.v" "O:/fpga/lattice/pll/aes50_clk_ddr/aes50_clk_ddr.v"
		vlog_std_v2001: true
		constraint_file_name: "O:/fpga/lattice/pll/aes50_clk_ddr/aes50_clk_ddr.fdc"
		suffix_name: edn
		output_file_name: aes50_clk_ddr
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5U-25F
		speed_grade: 6
		
