
2025_STM32F407_CounterMode_Interupts.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009478  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009600  08009600  0000a600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800961c  0800961c  0000b07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800961c  0800961c  0000a61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009624  08009624  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009624  08009624  0000a624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009628  08009628  0000a628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800962c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000a64  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ae0  20000ae0  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019b14  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e23  00000000  00000000  00024bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016a8  00000000  00000000  000289e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001184  00000000  00000000  0002a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002437a  00000000  00000000  0002b214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ce79  00000000  00000000  0004f58e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4099  00000000  00000000  0006c407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001404a0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006384  00000000  00000000  001404e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00146868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080095e8 	.word	0x080095e8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	080095e8 	.word	0x080095e8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fcba 	bl	8000e70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f81a 	bl	8000534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f964 	bl	80007cc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f880 	bl	8000608 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f8ac 	bl	8000664 <MX_I2S3_Init>
  MX_SPI1_Init();
 800050c:	f000 f8da 	bl	80006c4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000510:	f008 fc14 	bl	8008d3c <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8000514:	f000 f90c 	bl	8000730 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000518:	4805      	ldr	r0, [pc, #20]	@ (8000530 <main+0x3c>)
 800051a:	f004 fdfb 	bl	8005114 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(3000);
 800051e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000522:	f000 fd17 	bl	8000f54 <HAL_Delay>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000526:	f008 fc2f 	bl	8008d88 <MX_USB_HOST_Process>
	  HAL_Delay(3000);
 800052a:	bf00      	nop
 800052c:	e7f7      	b.n	800051e <main+0x2a>
 800052e:	bf00      	nop
 8000530:	2000018c 	.word	0x2000018c

08000534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b094      	sub	sp, #80	@ 0x50
 8000538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053a:	f107 0320 	add.w	r3, r7, #32
 800053e:	2230      	movs	r2, #48	@ 0x30
 8000540:	2100      	movs	r1, #0
 8000542:	4618      	mov	r0, r3
 8000544:	f008 ffc2 	bl	80094cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000548:	f107 030c 	add.w	r3, r7, #12
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	605a      	str	r2, [r3, #4]
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	60da      	str	r2, [r3, #12]
 8000556:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000558:	2300      	movs	r3, #0
 800055a:	60bb      	str	r3, [r7, #8]
 800055c:	4b28      	ldr	r3, [pc, #160]	@ (8000600 <SystemClock_Config+0xcc>)
 800055e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000560:	4a27      	ldr	r2, [pc, #156]	@ (8000600 <SystemClock_Config+0xcc>)
 8000562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000566:	6413      	str	r3, [r2, #64]	@ 0x40
 8000568:	4b25      	ldr	r3, [pc, #148]	@ (8000600 <SystemClock_Config+0xcc>)
 800056a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800056c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000570:	60bb      	str	r3, [r7, #8]
 8000572:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000574:	2300      	movs	r3, #0
 8000576:	607b      	str	r3, [r7, #4]
 8000578:	4b22      	ldr	r3, [pc, #136]	@ (8000604 <SystemClock_Config+0xd0>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a21      	ldr	r2, [pc, #132]	@ (8000604 <SystemClock_Config+0xd0>)
 800057e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	4b1f      	ldr	r3, [pc, #124]	@ (8000604 <SystemClock_Config+0xd0>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800058c:	607b      	str	r3, [r7, #4]
 800058e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000590:	2301      	movs	r3, #1
 8000592:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000594:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000598:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059a:	2302      	movs	r3, #2
 800059c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800059e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005a4:	2308      	movs	r3, #8
 80005a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005a8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ae:	2302      	movs	r3, #2
 80005b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005b2:	2307      	movs	r3, #7
 80005b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b6:	f107 0320 	add.w	r3, r7, #32
 80005ba:	4618      	mov	r0, r3
 80005bc:	f003 ff0c 	bl	80043d8 <HAL_RCC_OscConfig>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005c6:	f000 fa0b 	bl	80009e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ca:	230f      	movs	r3, #15
 80005cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ce:	2302      	movs	r3, #2
 80005d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d2:	2300      	movs	r3, #0
 80005d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005d6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005e2:	f107 030c 	add.w	r3, r7, #12
 80005e6:	2105      	movs	r1, #5
 80005e8:	4618      	mov	r0, r3
 80005ea:	f004 f96d 	bl	80048c8 <HAL_RCC_ClockConfig>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005f4:	f000 f9f4 	bl	80009e0 <Error_Handler>
  }
}
 80005f8:	bf00      	nop
 80005fa:	3750      	adds	r7, #80	@ 0x50
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40023800 	.word	0x40023800
 8000604:	40007000 	.word	0x40007000

08000608 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800060c:	4b12      	ldr	r3, [pc, #72]	@ (8000658 <MX_I2C1_Init+0x50>)
 800060e:	4a13      	ldr	r2, [pc, #76]	@ (800065c <MX_I2C1_Init+0x54>)
 8000610:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000612:	4b11      	ldr	r3, [pc, #68]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000614:	4a12      	ldr	r2, [pc, #72]	@ (8000660 <MX_I2C1_Init+0x58>)
 8000616:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000618:	4b0f      	ldr	r3, [pc, #60]	@ (8000658 <MX_I2C1_Init+0x50>)
 800061a:	2200      	movs	r2, #0
 800061c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800061e:	4b0e      	ldr	r3, [pc, #56]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000620:	2200      	movs	r2, #0
 8000622:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000624:	4b0c      	ldr	r3, [pc, #48]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000626:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800062a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800062c:	4b0a      	ldr	r3, [pc, #40]	@ (8000658 <MX_I2C1_Init+0x50>)
 800062e:	2200      	movs	r2, #0
 8000630:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000632:	4b09      	ldr	r3, [pc, #36]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000634:	2200      	movs	r2, #0
 8000636:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000638:	4b07      	ldr	r3, [pc, #28]	@ (8000658 <MX_I2C1_Init+0x50>)
 800063a:	2200      	movs	r2, #0
 800063c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800063e:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000640:	2200      	movs	r2, #0
 8000642:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000644:	4804      	ldr	r0, [pc, #16]	@ (8000658 <MX_I2C1_Init+0x50>)
 8000646:	f003 f8e3 	bl	8003810 <HAL_I2C_Init>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000650:	f000 f9c6 	bl	80009e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000098 	.word	0x20000098
 800065c:	40005400 	.word	0x40005400
 8000660:	000186a0 	.word	0x000186a0

08000664 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000668:	4b13      	ldr	r3, [pc, #76]	@ (80006b8 <MX_I2S3_Init+0x54>)
 800066a:	4a14      	ldr	r2, [pc, #80]	@ (80006bc <MX_I2S3_Init+0x58>)
 800066c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800066e:	4b12      	ldr	r3, [pc, #72]	@ (80006b8 <MX_I2S3_Init+0x54>)
 8000670:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000674:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000676:	4b10      	ldr	r3, [pc, #64]	@ (80006b8 <MX_I2S3_Init+0x54>)
 8000678:	2200      	movs	r2, #0
 800067a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800067c:	4b0e      	ldr	r3, [pc, #56]	@ (80006b8 <MX_I2S3_Init+0x54>)
 800067e:	2200      	movs	r2, #0
 8000680:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000682:	4b0d      	ldr	r3, [pc, #52]	@ (80006b8 <MX_I2S3_Init+0x54>)
 8000684:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000688:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800068a:	4b0b      	ldr	r3, [pc, #44]	@ (80006b8 <MX_I2S3_Init+0x54>)
 800068c:	4a0c      	ldr	r2, [pc, #48]	@ (80006c0 <MX_I2S3_Init+0x5c>)
 800068e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000690:	4b09      	ldr	r3, [pc, #36]	@ (80006b8 <MX_I2S3_Init+0x54>)
 8000692:	2200      	movs	r2, #0
 8000694:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000696:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <MX_I2S3_Init+0x54>)
 8000698:	2200      	movs	r2, #0
 800069a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <MX_I2S3_Init+0x54>)
 800069e:	2200      	movs	r2, #0
 80006a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006a2:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <MX_I2S3_Init+0x54>)
 80006a4:	f003 f9f8 	bl	8003a98 <HAL_I2S_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006ae:	f000 f997 	bl	80009e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	200000ec 	.word	0x200000ec
 80006bc:	40003c00 	.word	0x40003c00
 80006c0:	00017700 	.word	0x00017700

080006c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006c8:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006ca:	4a18      	ldr	r2, [pc, #96]	@ (800072c <MX_SPI1_Init+0x68>)
 80006cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006ce:	4b16      	ldr	r3, [pc, #88]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006d6:	4b14      	ldr	r3, [pc, #80]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006d8:	2200      	movs	r2, #0
 80006da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006dc:	4b12      	ldr	r3, [pc, #72]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006de:	2200      	movs	r2, #0
 80006e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006e2:	4b11      	ldr	r3, [pc, #68]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000728 <MX_SPI1_Init+0x64>)
 80006fe:	2200      	movs	r2, #0
 8000700:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000702:	4b09      	ldr	r3, [pc, #36]	@ (8000728 <MX_SPI1_Init+0x64>)
 8000704:	2200      	movs	r2, #0
 8000706:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000708:	4b07      	ldr	r3, [pc, #28]	@ (8000728 <MX_SPI1_Init+0x64>)
 800070a:	2200      	movs	r2, #0
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800070e:	4b06      	ldr	r3, [pc, #24]	@ (8000728 <MX_SPI1_Init+0x64>)
 8000710:	220a      	movs	r2, #10
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000714:	4804      	ldr	r0, [pc, #16]	@ (8000728 <MX_SPI1_Init+0x64>)
 8000716:	f004 fc25 	bl	8004f64 <HAL_SPI_Init>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000720:	f000 f95e 	bl	80009e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000724:	bf00      	nop
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000134 	.word	0x20000134
 800072c:	40013000 	.word	0x40013000

08000730 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000736:	f107 0308 	add.w	r3, r7, #8
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000744:	463b      	mov	r3, r7
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800074c:	4b1e      	ldr	r3, [pc, #120]	@ (80007c8 <MX_TIM2_Init+0x98>)
 800074e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000752:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8000754:	4b1c      	ldr	r3, [pc, #112]	@ (80007c8 <MX_TIM2_Init+0x98>)
 8000756:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800075a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075c:	4b1a      	ldr	r3, [pc, #104]	@ (80007c8 <MX_TIM2_Init+0x98>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 8000762:	4b19      	ldr	r3, [pc, #100]	@ (80007c8 <MX_TIM2_Init+0x98>)
 8000764:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000768:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800076a:	4b17      	ldr	r3, [pc, #92]	@ (80007c8 <MX_TIM2_Init+0x98>)
 800076c:	2200      	movs	r2, #0
 800076e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000770:	4b15      	ldr	r3, [pc, #84]	@ (80007c8 <MX_TIM2_Init+0x98>)
 8000772:	2200      	movs	r2, #0
 8000774:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000776:	4814      	ldr	r0, [pc, #80]	@ (80007c8 <MX_TIM2_Init+0x98>)
 8000778:	f004 fc7d 	bl	8005076 <HAL_TIM_Base_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000782:	f000 f92d 	bl	80009e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000786:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800078a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800078c:	f107 0308 	add.w	r3, r7, #8
 8000790:	4619      	mov	r1, r3
 8000792:	480d      	ldr	r0, [pc, #52]	@ (80007c8 <MX_TIM2_Init+0x98>)
 8000794:	f004 fe1e 	bl	80053d4 <HAL_TIM_ConfigClockSource>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800079e:	f000 f91f 	bl	80009e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a2:	2300      	movs	r3, #0
 80007a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007aa:	463b      	mov	r3, r7
 80007ac:	4619      	mov	r1, r3
 80007ae:	4806      	ldr	r0, [pc, #24]	@ (80007c8 <MX_TIM2_Init+0x98>)
 80007b0:	f005 f846 	bl	8005840 <HAL_TIMEx_MasterConfigSynchronization>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80007ba:	f000 f911 	bl	80009e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007be:	bf00      	nop
 80007c0:	3718      	adds	r7, #24
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	2000018c 	.word	0x2000018c

080007cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08c      	sub	sp, #48	@ 0x30
 80007d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d2:	f107 031c 	add.w	r3, r7, #28
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
 80007e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	61bb      	str	r3, [r7, #24]
 80007e6:	4b6f      	ldr	r3, [pc, #444]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4a6e      	ldr	r2, [pc, #440]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 80007ec:	f043 0310 	orr.w	r3, r3, #16
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4b6c      	ldr	r3, [pc, #432]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f003 0310 	and.w	r3, r3, #16
 80007fa:	61bb      	str	r3, [r7, #24]
 80007fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]
 8000802:	4b68      	ldr	r3, [pc, #416]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a67      	ldr	r2, [pc, #412]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b65      	ldr	r3, [pc, #404]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	617b      	str	r3, [r7, #20]
 8000818:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	613b      	str	r3, [r7, #16]
 800081e:	4b61      	ldr	r3, [pc, #388]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a60      	ldr	r2, [pc, #384]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b5e      	ldr	r3, [pc, #376]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	4b5a      	ldr	r3, [pc, #360]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a59      	ldr	r2, [pc, #356]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b57      	ldr	r3, [pc, #348]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	4b53      	ldr	r3, [pc, #332]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a52      	ldr	r2, [pc, #328]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b50      	ldr	r3, [pc, #320]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	607b      	str	r3, [r7, #4]
 8000872:	4b4c      	ldr	r3, [pc, #304]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a4b      	ldr	r2, [pc, #300]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000878:	f043 0308 	orr.w	r3, r3, #8
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b49      	ldr	r3, [pc, #292]	@ (80009a4 <MX_GPIO_Init+0x1d8>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0308 	and.w	r3, r3, #8
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	2108      	movs	r1, #8
 800088e:	4846      	ldr	r0, [pc, #280]	@ (80009a8 <MX_GPIO_Init+0x1dc>)
 8000890:	f000 fe32 	bl	80014f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000894:	2201      	movs	r2, #1
 8000896:	2101      	movs	r1, #1
 8000898:	4844      	ldr	r0, [pc, #272]	@ (80009ac <MX_GPIO_Init+0x1e0>)
 800089a:	f000 fe2d 	bl	80014f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800089e:	2200      	movs	r2, #0
 80008a0:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008a4:	4842      	ldr	r0, [pc, #264]	@ (80009b0 <MX_GPIO_Init+0x1e4>)
 80008a6:	f000 fe27 	bl	80014f8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008aa:	2308      	movs	r3, #8
 80008ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ae:	2301      	movs	r3, #1
 80008b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b6:	2300      	movs	r3, #0
 80008b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008ba:	f107 031c 	add.w	r3, r7, #28
 80008be:	4619      	mov	r1, r3
 80008c0:	4839      	ldr	r0, [pc, #228]	@ (80009a8 <MX_GPIO_Init+0x1dc>)
 80008c2:	f000 fc7d 	bl	80011c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008c6:	2301      	movs	r3, #1
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ca:	2301      	movs	r3, #1
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	4833      	ldr	r0, [pc, #204]	@ (80009ac <MX_GPIO_Init+0x1e0>)
 80008de:	f000 fc6f 	bl	80011c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008e2:	2308      	movs	r3, #8
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e6:	2302      	movs	r3, #2
 80008e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008f2:	2305      	movs	r3, #5
 80008f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008f6:	f107 031c 	add.w	r3, r7, #28
 80008fa:	4619      	mov	r1, r3
 80008fc:	482b      	ldr	r0, [pc, #172]	@ (80009ac <MX_GPIO_Init+0x1e0>)
 80008fe:	f000 fc5f 	bl	80011c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000902:	2304      	movs	r3, #4
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000906:	2300      	movs	r3, #0
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 031c 	add.w	r3, r7, #28
 8000912:	4619      	mov	r1, r3
 8000914:	4827      	ldr	r0, [pc, #156]	@ (80009b4 <MX_GPIO_Init+0x1e8>)
 8000916:	f000 fc53 	bl	80011c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800091a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800091e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000920:	2302      	movs	r3, #2
 8000922:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000928:	2300      	movs	r3, #0
 800092a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800092c:	2305      	movs	r3, #5
 800092e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	481f      	ldr	r0, [pc, #124]	@ (80009b4 <MX_GPIO_Init+0x1e8>)
 8000938:	f000 fc42 	bl	80011c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800093c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000940:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800094e:	f107 031c 	add.w	r3, r7, #28
 8000952:	4619      	mov	r1, r3
 8000954:	4816      	ldr	r0, [pc, #88]	@ (80009b0 <MX_GPIO_Init+0x1e4>)
 8000956:	f000 fc33 	bl	80011c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800095a:	2302      	movs	r3, #2
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800095e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000962:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000964:	2302      	movs	r3, #2
 8000966:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000968:	f107 031c 	add.w	r3, r7, #28
 800096c:	4619      	mov	r1, r3
 800096e:	4810      	ldr	r0, [pc, #64]	@ (80009b0 <MX_GPIO_Init+0x1e4>)
 8000970:	f000 fc26 	bl	80011c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000974:	2320      	movs	r3, #32
 8000976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000978:	2300      	movs	r3, #0
 800097a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 031c 	add.w	r3, r7, #28
 8000984:	4619      	mov	r1, r3
 8000986:	480a      	ldr	r0, [pc, #40]	@ (80009b0 <MX_GPIO_Init+0x1e4>)
 8000988:	f000 fc1a 	bl	80011c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800098c:	2200      	movs	r2, #0
 800098e:	2100      	movs	r1, #0
 8000990:	2007      	movs	r0, #7
 8000992:	f000 fbde 	bl	8001152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000996:	2007      	movs	r0, #7
 8000998:	f000 fbf7 	bl	800118a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800099c:	bf00      	nop
 800099e:	3730      	adds	r7, #48	@ 0x30
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	40023800 	.word	0x40023800
 80009a8:	40021000 	.word	0x40021000
 80009ac:	40020800 	.word	0x40020800
 80009b0:	40020c00 	.word	0x40020c00
 80009b4:	40020400 	.word	0x40020400

080009b8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
	if(htim->Instance == TIM2){
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009c8:	d104      	bne.n	80009d4 <HAL_TIM_PeriodElapsedCallback+0x1c>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80009ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009ce:	4803      	ldr	r0, [pc, #12]	@ (80009dc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80009d0:	f000 fdab 	bl	800152a <HAL_GPIO_TogglePin>
	}
}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40020c00 	.word	0x40020c00

080009e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009e4:	b672      	cpsid	i
}
 80009e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e8:	bf00      	nop
 80009ea:	e7fd      	b.n	80009e8 <Error_Handler+0x8>

080009ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f2:	2300      	movs	r3, #0
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	4b10      	ldr	r3, [pc, #64]	@ (8000a38 <HAL_MspInit+0x4c>)
 80009f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009fa:	4a0f      	ldr	r2, [pc, #60]	@ (8000a38 <HAL_MspInit+0x4c>)
 80009fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a00:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a02:	4b0d      	ldr	r3, [pc, #52]	@ (8000a38 <HAL_MspInit+0x4c>)
 8000a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	603b      	str	r3, [r7, #0]
 8000a12:	4b09      	ldr	r3, [pc, #36]	@ (8000a38 <HAL_MspInit+0x4c>)
 8000a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a16:	4a08      	ldr	r2, [pc, #32]	@ (8000a38 <HAL_MspInit+0x4c>)
 8000a18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a1e:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <HAL_MspInit+0x4c>)
 8000a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a26:	603b      	str	r3, [r7, #0]
 8000a28:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a2a:	2007      	movs	r0, #7
 8000a2c:	f000 fb86 	bl	800113c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a30:	bf00      	nop
 8000a32:	3708      	adds	r7, #8
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	40023800 	.word	0x40023800

08000a3c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08a      	sub	sp, #40	@ 0x28
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a19      	ldr	r2, [pc, #100]	@ (8000ac0 <HAL_I2C_MspInit+0x84>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d12c      	bne.n	8000ab8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	613b      	str	r3, [r7, #16]
 8000a62:	4b18      	ldr	r3, [pc, #96]	@ (8000ac4 <HAL_I2C_MspInit+0x88>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a66:	4a17      	ldr	r2, [pc, #92]	@ (8000ac4 <HAL_I2C_MspInit+0x88>)
 8000a68:	f043 0302 	orr.w	r3, r3, #2
 8000a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a6e:	4b15      	ldr	r3, [pc, #84]	@ (8000ac4 <HAL_I2C_MspInit+0x88>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	f003 0302 	and.w	r3, r3, #2
 8000a76:	613b      	str	r3, [r7, #16]
 8000a78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a7a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a80:	2312      	movs	r3, #18
 8000a82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a84:	2301      	movs	r3, #1
 8000a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a8c:	2304      	movs	r3, #4
 8000a8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a90:	f107 0314 	add.w	r3, r7, #20
 8000a94:	4619      	mov	r1, r3
 8000a96:	480c      	ldr	r0, [pc, #48]	@ (8000ac8 <HAL_I2C_MspInit+0x8c>)
 8000a98:	f000 fb92 	bl	80011c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	4b08      	ldr	r3, [pc, #32]	@ (8000ac4 <HAL_I2C_MspInit+0x88>)
 8000aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa4:	4a07      	ldr	r2, [pc, #28]	@ (8000ac4 <HAL_I2C_MspInit+0x88>)
 8000aa6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000aaa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aac:	4b05      	ldr	r3, [pc, #20]	@ (8000ac4 <HAL_I2C_MspInit+0x88>)
 8000aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ab8:	bf00      	nop
 8000aba:	3728      	adds	r7, #40	@ 0x28
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40005400 	.word	0x40005400
 8000ac4:	40023800 	.word	0x40023800
 8000ac8:	40020400 	.word	0x40020400

08000acc <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b08e      	sub	sp, #56	@ 0x38
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]
 8000ade:	609a      	str	r2, [r3, #8]
 8000ae0:	60da      	str	r2, [r3, #12]
 8000ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a31      	ldr	r2, [pc, #196]	@ (8000bbc <HAL_I2S_MspInit+0xf0>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d15a      	bne.n	8000bb2 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000afc:	2301      	movs	r3, #1
 8000afe:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b00:	23c0      	movs	r3, #192	@ 0xc0
 8000b02:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b04:	2302      	movs	r3, #2
 8000b06:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b08:	f107 0314 	add.w	r3, r7, #20
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f004 f8e7 	bl	8004ce0 <HAL_RCCEx_PeriphCLKConfig>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b18:	f7ff ff62 	bl	80009e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	4b27      	ldr	r3, [pc, #156]	@ (8000bc0 <HAL_I2S_MspInit+0xf4>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b24:	4a26      	ldr	r2, [pc, #152]	@ (8000bc0 <HAL_I2S_MspInit+0xf4>)
 8000b26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b2c:	4b24      	ldr	r3, [pc, #144]	@ (8000bc0 <HAL_I2S_MspInit+0xf4>)
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b34:	613b      	str	r3, [r7, #16]
 8000b36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b38:	2300      	movs	r3, #0
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	4b20      	ldr	r3, [pc, #128]	@ (8000bc0 <HAL_I2S_MspInit+0xf4>)
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b40:	4a1f      	ldr	r2, [pc, #124]	@ (8000bc0 <HAL_I2S_MspInit+0xf4>)
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b48:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc0 <HAL_I2S_MspInit+0xf4>)
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4c:	f003 0301 	and.w	r3, r3, #1
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b54:	2300      	movs	r3, #0
 8000b56:	60bb      	str	r3, [r7, #8]
 8000b58:	4b19      	ldr	r3, [pc, #100]	@ (8000bc0 <HAL_I2S_MspInit+0xf4>)
 8000b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5c:	4a18      	ldr	r2, [pc, #96]	@ (8000bc0 <HAL_I2S_MspInit+0xf4>)
 8000b5e:	f043 0304 	orr.w	r3, r3, #4
 8000b62:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b64:	4b16      	ldr	r3, [pc, #88]	@ (8000bc0 <HAL_I2S_MspInit+0xf4>)
 8000b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b68:	f003 0304 	and.w	r3, r3, #4
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b70:	2310      	movs	r3, #16
 8000b72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b74:	2302      	movs	r3, #2
 8000b76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b80:	2306      	movs	r3, #6
 8000b82:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b88:	4619      	mov	r1, r3
 8000b8a:	480e      	ldr	r0, [pc, #56]	@ (8000bc4 <HAL_I2S_MspInit+0xf8>)
 8000b8c:	f000 fb18 	bl	80011c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b90:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b96:	2302      	movs	r3, #2
 8000b98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ba2:	2306      	movs	r3, #6
 8000ba4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000baa:	4619      	mov	r1, r3
 8000bac:	4806      	ldr	r0, [pc, #24]	@ (8000bc8 <HAL_I2S_MspInit+0xfc>)
 8000bae:	f000 fb07 	bl	80011c0 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000bb2:	bf00      	nop
 8000bb4:	3738      	adds	r7, #56	@ 0x38
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40003c00 	.word	0x40003c00
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	40020000 	.word	0x40020000
 8000bc8:	40020800 	.word	0x40020800

08000bcc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08a      	sub	sp, #40	@ 0x28
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd4:	f107 0314 	add.w	r3, r7, #20
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	605a      	str	r2, [r3, #4]
 8000bde:	609a      	str	r2, [r3, #8]
 8000be0:	60da      	str	r2, [r3, #12]
 8000be2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a19      	ldr	r2, [pc, #100]	@ (8000c50 <HAL_SPI_MspInit+0x84>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d12b      	bne.n	8000c46 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	613b      	str	r3, [r7, #16]
 8000bf2:	4b18      	ldr	r3, [pc, #96]	@ (8000c54 <HAL_SPI_MspInit+0x88>)
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bf6:	4a17      	ldr	r2, [pc, #92]	@ (8000c54 <HAL_SPI_MspInit+0x88>)
 8000bf8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bfe:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <HAL_SPI_MspInit+0x88>)
 8000c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c06:	613b      	str	r3, [r7, #16]
 8000c08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <HAL_SPI_MspInit+0x88>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	4a10      	ldr	r2, [pc, #64]	@ (8000c54 <HAL_SPI_MspInit+0x88>)
 8000c14:	f043 0301 	orr.w	r3, r3, #1
 8000c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <HAL_SPI_MspInit+0x88>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c26:	23e0      	movs	r3, #224	@ 0xe0
 8000c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c32:	2300      	movs	r3, #0
 8000c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c36:	2305      	movs	r3, #5
 8000c38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3a:	f107 0314 	add.w	r3, r7, #20
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4805      	ldr	r0, [pc, #20]	@ (8000c58 <HAL_SPI_MspInit+0x8c>)
 8000c42:	f000 fabd 	bl	80011c0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c46:	bf00      	nop
 8000c48:	3728      	adds	r7, #40	@ 0x28
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40013000 	.word	0x40013000
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40020000 	.word	0x40020000

08000c5c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08a      	sub	sp, #40	@ 0x28
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c7c:	d133      	bne.n	8000ce6 <HAL_TIM_Base_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	613b      	str	r3, [r7, #16]
 8000c82:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf0 <HAL_TIM_Base_MspInit+0x94>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c86:	4a1a      	ldr	r2, [pc, #104]	@ (8000cf0 <HAL_TIM_Base_MspInit+0x94>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c8e:	4b18      	ldr	r3, [pc, #96]	@ (8000cf0 <HAL_TIM_Base_MspInit+0x94>)
 8000c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	613b      	str	r3, [r7, #16]
 8000c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60fb      	str	r3, [r7, #12]
 8000c9e:	4b14      	ldr	r3, [pc, #80]	@ (8000cf0 <HAL_TIM_Base_MspInit+0x94>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	4a13      	ldr	r2, [pc, #76]	@ (8000cf0 <HAL_TIM_Base_MspInit+0x94>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000caa:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <HAL_TIM_Base_MspInit+0x94>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4808      	ldr	r0, [pc, #32]	@ (8000cf4 <HAL_TIM_Base_MspInit+0x98>)
 8000cd2:	f000 fa75 	bl	80011c0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2100      	movs	r1, #0
 8000cda:	201c      	movs	r0, #28
 8000cdc:	f000 fa39 	bl	8001152 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ce0:	201c      	movs	r0, #28
 8000ce2:	f000 fa52 	bl	800118a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000ce6:	bf00      	nop
 8000ce8:	3728      	adds	r7, #40	@ 0x28
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40020000 	.word	0x40020000

08000cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cfc:	bf00      	nop
 8000cfe:	e7fd      	b.n	8000cfc <NMI_Handler+0x4>

08000d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d04:	bf00      	nop
 8000d06:	e7fd      	b.n	8000d04 <HardFault_Handler+0x4>

08000d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <MemManage_Handler+0x4>

08000d10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <BusFault_Handler+0x4>

08000d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <UsageFault_Handler+0x4>

08000d20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d4e:	f000 f8e1 	bl	8000f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000d56:	b580      	push	{r7, lr}
 8000d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000d5a:	2002      	movs	r0, #2
 8000d5c:	f000 fc00 	bl	8001560 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d68:	4802      	ldr	r0, [pc, #8]	@ (8000d74 <TIM2_IRQHandler+0x10>)
 8000d6a:	f004 fa43 	bl	80051f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	2000018c 	.word	0x2000018c

08000d78 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d7c:	4802      	ldr	r0, [pc, #8]	@ (8000d88 <OTG_FS_IRQHandler+0x10>)
 8000d7e:	f000 fef3 	bl	8001b68 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	200005b8 	.word	0x200005b8

08000d8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d94:	4a14      	ldr	r2, [pc, #80]	@ (8000de8 <_sbrk+0x5c>)
 8000d96:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <_sbrk+0x60>)
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000da0:	4b13      	ldr	r3, [pc, #76]	@ (8000df0 <_sbrk+0x64>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d102      	bne.n	8000dae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000da8:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <_sbrk+0x64>)
 8000daa:	4a12      	ldr	r2, [pc, #72]	@ (8000df4 <_sbrk+0x68>)
 8000dac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dae:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <_sbrk+0x64>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d207      	bcs.n	8000dcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dbc:	f008 fb9e 	bl	80094fc <__errno>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	220c      	movs	r2, #12
 8000dc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dca:	e009      	b.n	8000de0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dcc:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <_sbrk+0x64>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dd2:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <_sbrk+0x64>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4413      	add	r3, r2
 8000dda:	4a05      	ldr	r2, [pc, #20]	@ (8000df0 <_sbrk+0x64>)
 8000ddc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dde:	68fb      	ldr	r3, [r7, #12]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3718      	adds	r7, #24
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20020000 	.word	0x20020000
 8000dec:	00000400 	.word	0x00000400
 8000df0:	200001d4 	.word	0x200001d4
 8000df4:	20000ae0 	.word	0x20000ae0

08000df8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dfc:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <SystemInit+0x20>)
 8000dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e02:	4a05      	ldr	r2, [pc, #20]	@ (8000e18 <SystemInit+0x20>)
 8000e04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e54 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e20:	f7ff ffea 	bl	8000df8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e24:	480c      	ldr	r0, [pc, #48]	@ (8000e58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e26:	490d      	ldr	r1, [pc, #52]	@ (8000e5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e28:	4a0d      	ldr	r2, [pc, #52]	@ (8000e60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e2c:	e002      	b.n	8000e34 <LoopCopyDataInit>

08000e2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e32:	3304      	adds	r3, #4

08000e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e38:	d3f9      	bcc.n	8000e2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e40:	e001      	b.n	8000e46 <LoopFillZerobss>

08000e42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e44:	3204      	adds	r2, #4

08000e46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e48:	d3fb      	bcc.n	8000e42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e4a:	f008 fb5d 	bl	8009508 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e4e:	f7ff fb51 	bl	80004f4 <main>
  bx  lr    
 8000e52:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e5c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000e60:	0800962c 	.word	0x0800962c
  ldr r2, =_sbss
 8000e64:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000e68:	20000ae0 	.word	0x20000ae0

08000e6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e6c:	e7fe      	b.n	8000e6c <ADC_IRQHandler>
	...

08000e70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e74:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb0 <HAL_Init+0x40>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb0 <HAL_Init+0x40>)
 8000e7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e80:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb0 <HAL_Init+0x40>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb0 <HAL_Init+0x40>)
 8000e86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e8c:	4b08      	ldr	r3, [pc, #32]	@ (8000eb0 <HAL_Init+0x40>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a07      	ldr	r2, [pc, #28]	@ (8000eb0 <HAL_Init+0x40>)
 8000e92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e98:	2003      	movs	r0, #3
 8000e9a:	f000 f94f 	bl	800113c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f000 f808 	bl	8000eb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ea4:	f7ff fda2 	bl	80009ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40023c00 	.word	0x40023c00

08000eb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ebc:	4b12      	ldr	r3, [pc, #72]	@ (8000f08 <HAL_InitTick+0x54>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <HAL_InitTick+0x58>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f000 f967 	bl	80011a6 <HAL_SYSTICK_Config>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e00e      	b.n	8000f00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2b0f      	cmp	r3, #15
 8000ee6:	d80a      	bhi.n	8000efe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	6879      	ldr	r1, [r7, #4]
 8000eec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ef0:	f000 f92f 	bl	8001152 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ef4:	4a06      	ldr	r2, [pc, #24]	@ (8000f10 <HAL_InitTick+0x5c>)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000efa:	2300      	movs	r3, #0
 8000efc:	e000      	b.n	8000f00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000efe:	2301      	movs	r3, #1
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000000 	.word	0x20000000
 8000f0c:	20000008 	.word	0x20000008
 8000f10:	20000004 	.word	0x20000004

08000f14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f18:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <HAL_IncTick+0x20>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <HAL_IncTick+0x24>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4413      	add	r3, r2
 8000f24:	4a04      	ldr	r2, [pc, #16]	@ (8000f38 <HAL_IncTick+0x24>)
 8000f26:	6013      	str	r3, [r2, #0]
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	20000008 	.word	0x20000008
 8000f38:	200001d8 	.word	0x200001d8

08000f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f40:	4b03      	ldr	r3, [pc, #12]	@ (8000f50 <HAL_GetTick+0x14>)
 8000f42:	681b      	ldr	r3, [r3, #0]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	200001d8 	.word	0x200001d8

08000f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f5c:	f7ff ffee 	bl	8000f3c <HAL_GetTick>
 8000f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f6c:	d005      	beq.n	8000f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f98 <HAL_Delay+0x44>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	461a      	mov	r2, r3
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	4413      	add	r3, r2
 8000f78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f7a:	bf00      	nop
 8000f7c:	f7ff ffde 	bl	8000f3c <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d8f7      	bhi.n	8000f7c <HAL_Delay+0x28>
  {
  }
}
 8000f8c:	bf00      	nop
 8000f8e:	bf00      	nop
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000008 	.word	0x20000008

08000f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fac:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb2:	68ba      	ldr	r2, [r7, #8]
 8000fb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fb8:	4013      	ands	r3, r2
 8000fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fce:	4a04      	ldr	r2, [pc, #16]	@ (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	60d3      	str	r3, [r2, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe8:	4b04      	ldr	r3, [pc, #16]	@ (8000ffc <__NVIC_GetPriorityGrouping+0x18>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	0a1b      	lsrs	r3, r3, #8
 8000fee:	f003 0307 	and.w	r3, r3, #7
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	2b00      	cmp	r3, #0
 8001010:	db0b      	blt.n	800102a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	f003 021f 	and.w	r2, r3, #31
 8001018:	4907      	ldr	r1, [pc, #28]	@ (8001038 <__NVIC_EnableIRQ+0x38>)
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	095b      	lsrs	r3, r3, #5
 8001020:	2001      	movs	r0, #1
 8001022:	fa00 f202 	lsl.w	r2, r0, r2
 8001026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	e000e100 	.word	0xe000e100

0800103c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	6039      	str	r1, [r7, #0]
 8001046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104c:	2b00      	cmp	r3, #0
 800104e:	db0a      	blt.n	8001066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	b2da      	uxtb	r2, r3
 8001054:	490c      	ldr	r1, [pc, #48]	@ (8001088 <__NVIC_SetPriority+0x4c>)
 8001056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105a:	0112      	lsls	r2, r2, #4
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	440b      	add	r3, r1
 8001060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001064:	e00a      	b.n	800107c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4908      	ldr	r1, [pc, #32]	@ (800108c <__NVIC_SetPriority+0x50>)
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	f003 030f 	and.w	r3, r3, #15
 8001072:	3b04      	subs	r3, #4
 8001074:	0112      	lsls	r2, r2, #4
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	440b      	add	r3, r1
 800107a:	761a      	strb	r2, [r3, #24]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000e100 	.word	0xe000e100
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001090:	b480      	push	{r7}
 8001092:	b089      	sub	sp, #36	@ 0x24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f1c3 0307 	rsb	r3, r3, #7
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	bf28      	it	cs
 80010ae:	2304      	movcs	r3, #4
 80010b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3304      	adds	r3, #4
 80010b6:	2b06      	cmp	r3, #6
 80010b8:	d902      	bls.n	80010c0 <NVIC_EncodePriority+0x30>
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3b03      	subs	r3, #3
 80010be:	e000      	b.n	80010c2 <NVIC_EncodePriority+0x32>
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	43da      	mvns	r2, r3
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	401a      	ands	r2, r3
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	fa01 f303 	lsl.w	r3, r1, r3
 80010e2:	43d9      	mvns	r1, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	4313      	orrs	r3, r2
         );
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3724      	adds	r7, #36	@ 0x24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
	...

080010f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3b01      	subs	r3, #1
 8001104:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001108:	d301      	bcc.n	800110e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800110a:	2301      	movs	r3, #1
 800110c:	e00f      	b.n	800112e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110e:	4a0a      	ldr	r2, [pc, #40]	@ (8001138 <SysTick_Config+0x40>)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3b01      	subs	r3, #1
 8001114:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001116:	210f      	movs	r1, #15
 8001118:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800111c:	f7ff ff8e 	bl	800103c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <SysTick_Config+0x40>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001126:	4b04      	ldr	r3, [pc, #16]	@ (8001138 <SysTick_Config+0x40>)
 8001128:	2207      	movs	r2, #7
 800112a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800112c:	2300      	movs	r3, #0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	e000e010 	.word	0xe000e010

0800113c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff ff29 	bl	8000f9c <__NVIC_SetPriorityGrouping>
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001152:	b580      	push	{r7, lr}
 8001154:	b086      	sub	sp, #24
 8001156:	af00      	add	r7, sp, #0
 8001158:	4603      	mov	r3, r0
 800115a:	60b9      	str	r1, [r7, #8]
 800115c:	607a      	str	r2, [r7, #4]
 800115e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001164:	f7ff ff3e 	bl	8000fe4 <__NVIC_GetPriorityGrouping>
 8001168:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	68b9      	ldr	r1, [r7, #8]
 800116e:	6978      	ldr	r0, [r7, #20]
 8001170:	f7ff ff8e 	bl	8001090 <NVIC_EncodePriority>
 8001174:	4602      	mov	r2, r0
 8001176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800117a:	4611      	mov	r1, r2
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ff5d 	bl	800103c <__NVIC_SetPriority>
}
 8001182:	bf00      	nop
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	4603      	mov	r3, r0
 8001192:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff ff31 	bl	8001000 <__NVIC_EnableIRQ>
}
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b082      	sub	sp, #8
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff ffa2 	bl	80010f8 <SysTick_Config>
 80011b4:	4603      	mov	r3, r0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b089      	sub	sp, #36	@ 0x24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
 80011da:	e16b      	b.n	80014b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011dc:	2201      	movs	r2, #1
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	4013      	ands	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	f040 815a 	bne.w	80014ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f003 0303 	and.w	r3, r3, #3
 8001202:	2b01      	cmp	r3, #1
 8001204:	d005      	beq.n	8001212 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800120e:	2b02      	cmp	r3, #2
 8001210:	d130      	bne.n	8001274 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	2203      	movs	r2, #3
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	43db      	mvns	r3, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4013      	ands	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	68da      	ldr	r2, [r3, #12]
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	4313      	orrs	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001248:	2201      	movs	r2, #1
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4013      	ands	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	091b      	lsrs	r3, r3, #4
 800125e:	f003 0201 	and.w	r2, r3, #1
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 0303 	and.w	r3, r3, #3
 800127c:	2b03      	cmp	r3, #3
 800127e:	d017      	beq.n	80012b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	2203      	movs	r2, #3
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	689a      	ldr	r2, [r3, #8]
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f003 0303 	and.w	r3, r3, #3
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d123      	bne.n	8001304 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	08da      	lsrs	r2, r3, #3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3208      	adds	r2, #8
 80012c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	220f      	movs	r2, #15
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	691a      	ldr	r2, [r3, #16]
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	08da      	lsrs	r2, r3, #3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	3208      	adds	r2, #8
 80012fe:	69b9      	ldr	r1, [r7, #24]
 8001300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	2203      	movs	r2, #3
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	43db      	mvns	r3, r3
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4013      	ands	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f003 0203 	and.w	r2, r3, #3
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4313      	orrs	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 80b4 	beq.w	80014ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	4b60      	ldr	r3, [pc, #384]	@ (80014cc <HAL_GPIO_Init+0x30c>)
 800134c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800134e:	4a5f      	ldr	r2, [pc, #380]	@ (80014cc <HAL_GPIO_Init+0x30c>)
 8001350:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001354:	6453      	str	r3, [r2, #68]	@ 0x44
 8001356:	4b5d      	ldr	r3, [pc, #372]	@ (80014cc <HAL_GPIO_Init+0x30c>)
 8001358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001362:	4a5b      	ldr	r2, [pc, #364]	@ (80014d0 <HAL_GPIO_Init+0x310>)
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	089b      	lsrs	r3, r3, #2
 8001368:	3302      	adds	r3, #2
 800136a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	f003 0303 	and.w	r3, r3, #3
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	220f      	movs	r2, #15
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	43db      	mvns	r3, r3
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	4013      	ands	r3, r2
 8001384:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a52      	ldr	r2, [pc, #328]	@ (80014d4 <HAL_GPIO_Init+0x314>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d02b      	beq.n	80013e6 <HAL_GPIO_Init+0x226>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a51      	ldr	r2, [pc, #324]	@ (80014d8 <HAL_GPIO_Init+0x318>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d025      	beq.n	80013e2 <HAL_GPIO_Init+0x222>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a50      	ldr	r2, [pc, #320]	@ (80014dc <HAL_GPIO_Init+0x31c>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d01f      	beq.n	80013de <HAL_GPIO_Init+0x21e>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a4f      	ldr	r2, [pc, #316]	@ (80014e0 <HAL_GPIO_Init+0x320>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d019      	beq.n	80013da <HAL_GPIO_Init+0x21a>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4a4e      	ldr	r2, [pc, #312]	@ (80014e4 <HAL_GPIO_Init+0x324>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d013      	beq.n	80013d6 <HAL_GPIO_Init+0x216>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a4d      	ldr	r2, [pc, #308]	@ (80014e8 <HAL_GPIO_Init+0x328>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d00d      	beq.n	80013d2 <HAL_GPIO_Init+0x212>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a4c      	ldr	r2, [pc, #304]	@ (80014ec <HAL_GPIO_Init+0x32c>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d007      	beq.n	80013ce <HAL_GPIO_Init+0x20e>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a4b      	ldr	r2, [pc, #300]	@ (80014f0 <HAL_GPIO_Init+0x330>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d101      	bne.n	80013ca <HAL_GPIO_Init+0x20a>
 80013c6:	2307      	movs	r3, #7
 80013c8:	e00e      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013ca:	2308      	movs	r3, #8
 80013cc:	e00c      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013ce:	2306      	movs	r3, #6
 80013d0:	e00a      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013d2:	2305      	movs	r3, #5
 80013d4:	e008      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013d6:	2304      	movs	r3, #4
 80013d8:	e006      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013da:	2303      	movs	r3, #3
 80013dc:	e004      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013de:	2302      	movs	r3, #2
 80013e0:	e002      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013e2:	2301      	movs	r3, #1
 80013e4:	e000      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013e6:	2300      	movs	r3, #0
 80013e8:	69fa      	ldr	r2, [r7, #28]
 80013ea:	f002 0203 	and.w	r2, r2, #3
 80013ee:	0092      	lsls	r2, r2, #2
 80013f0:	4093      	lsls	r3, r2
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013f8:	4935      	ldr	r1, [pc, #212]	@ (80014d0 <HAL_GPIO_Init+0x310>)
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	089b      	lsrs	r3, r3, #2
 80013fe:	3302      	adds	r3, #2
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001406:	4b3b      	ldr	r3, [pc, #236]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	43db      	mvns	r3, r3
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4013      	ands	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d003      	beq.n	800142a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	4313      	orrs	r3, r2
 8001428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800142a:	4a32      	ldr	r2, [pc, #200]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001430:	4b30      	ldr	r3, [pc, #192]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	43db      	mvns	r3, r3
 800143a:	69ba      	ldr	r2, [r7, #24]
 800143c:	4013      	ands	r3, r2
 800143e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	4313      	orrs	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001454:	4a27      	ldr	r2, [pc, #156]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800145a:	4b26      	ldr	r3, [pc, #152]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	43db      	mvns	r3, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4013      	ands	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800147e:	4a1d      	ldr	r2, [pc, #116]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001484:	4b1b      	ldr	r3, [pc, #108]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	43db      	mvns	r3, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4013      	ands	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014a8:	4a12      	ldr	r2, [pc, #72]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3301      	adds	r3, #1
 80014b2:	61fb      	str	r3, [r7, #28]
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	2b0f      	cmp	r3, #15
 80014b8:	f67f ae90 	bls.w	80011dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014bc:	bf00      	nop
 80014be:	bf00      	nop
 80014c0:	3724      	adds	r7, #36	@ 0x24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40013800 	.word	0x40013800
 80014d4:	40020000 	.word	0x40020000
 80014d8:	40020400 	.word	0x40020400
 80014dc:	40020800 	.word	0x40020800
 80014e0:	40020c00 	.word	0x40020c00
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40021400 	.word	0x40021400
 80014ec:	40021800 	.word	0x40021800
 80014f0:	40021c00 	.word	0x40021c00
 80014f4:	40013c00 	.word	0x40013c00

080014f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	807b      	strh	r3, [r7, #2]
 8001504:	4613      	mov	r3, r2
 8001506:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001508:	787b      	ldrb	r3, [r7, #1]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800150e:	887a      	ldrh	r2, [r7, #2]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001514:	e003      	b.n	800151e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001516:	887b      	ldrh	r3, [r7, #2]
 8001518:	041a      	lsls	r2, r3, #16
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	619a      	str	r2, [r3, #24]
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800152a:	b480      	push	{r7}
 800152c:	b085      	sub	sp, #20
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
 8001532:	460b      	mov	r3, r1
 8001534:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800153c:	887a      	ldrh	r2, [r7, #2]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	4013      	ands	r3, r2
 8001542:	041a      	lsls	r2, r3, #16
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	43d9      	mvns	r1, r3
 8001548:	887b      	ldrh	r3, [r7, #2]
 800154a:	400b      	ands	r3, r1
 800154c:	431a      	orrs	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	619a      	str	r2, [r3, #24]
}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
	...

08001560 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800156a:	4b08      	ldr	r3, [pc, #32]	@ (800158c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800156c:	695a      	ldr	r2, [r3, #20]
 800156e:	88fb      	ldrh	r3, [r7, #6]
 8001570:	4013      	ands	r3, r2
 8001572:	2b00      	cmp	r3, #0
 8001574:	d006      	beq.n	8001584 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001576:	4a05      	ldr	r2, [pc, #20]	@ (800158c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001578:	88fb      	ldrh	r3, [r7, #6]
 800157a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800157c:	88fb      	ldrh	r3, [r7, #6]
 800157e:	4618      	mov	r0, r3
 8001580:	f000 f806 	bl	8001590 <HAL_GPIO_EXTI_Callback>
  }
}
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40013c00 	.word	0x40013c00

08001590 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b086      	sub	sp, #24
 80015aa:	af02      	add	r7, sp, #8
 80015ac:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d101      	bne.n	80015b8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	e059      	b.n	800166c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d106      	bne.n	80015d8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2200      	movs	r2, #0
 80015ce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f007 fc10 	bl	8008df8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2203      	movs	r2, #3
 80015dc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015e6:	d102      	bne.n	80015ee <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f004 fa29 	bl	8005a4a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	7c1a      	ldrb	r2, [r3, #16]
 8001600:	f88d 2000 	strb.w	r2, [sp]
 8001604:	3304      	adds	r3, #4
 8001606:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001608:	f004 f9aa 	bl	8005960 <USB_CoreInit>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d005      	beq.n	800161e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2202      	movs	r2, #2
 8001616:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e026      	b.n	800166c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2101      	movs	r1, #1
 8001624:	4618      	mov	r0, r3
 8001626:	f004 fa21 	bl	8005a6c <USB_SetCurrentMode>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d005      	beq.n	800163c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2202      	movs	r2, #2
 8001634:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e017      	b.n	800166c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6818      	ldr	r0, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	7c1a      	ldrb	r2, [r3, #16]
 8001644:	f88d 2000 	strb.w	r2, [sp]
 8001648:	3304      	adds	r3, #4
 800164a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800164c:	f004 fbc4 	bl	8005dd8 <USB_HostInit>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d005      	beq.n	8001662 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2202      	movs	r2, #2
 800165a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e004      	b.n	800166c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2201      	movs	r2, #1
 8001666:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800166a:	2300      	movs	r3, #0
}
 800166c:	4618      	mov	r0, r3
 800166e:	3710      	adds	r7, #16
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001674:	b590      	push	{r4, r7, lr}
 8001676:	b08b      	sub	sp, #44	@ 0x2c
 8001678:	af04      	add	r7, sp, #16
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	4608      	mov	r0, r1
 800167e:	4611      	mov	r1, r2
 8001680:	461a      	mov	r2, r3
 8001682:	4603      	mov	r3, r0
 8001684:	70fb      	strb	r3, [r7, #3]
 8001686:	460b      	mov	r3, r1
 8001688:	70bb      	strb	r3, [r7, #2]
 800168a:	4613      	mov	r3, r2
 800168c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800168e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001690:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001698:	2b01      	cmp	r3, #1
 800169a:	d101      	bne.n	80016a0 <HAL_HCD_HC_Init+0x2c>
 800169c:	2302      	movs	r3, #2
 800169e:	e09d      	b.n	80017dc <HAL_HCD_HC_Init+0x168>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80016a8:	78fa      	ldrb	r2, [r7, #3]
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	4613      	mov	r3, r2
 80016ae:	011b      	lsls	r3, r3, #4
 80016b0:	1a9b      	subs	r3, r3, r2
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	440b      	add	r3, r1
 80016b6:	3319      	adds	r3, #25
 80016b8:	2200      	movs	r2, #0
 80016ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80016bc:	78fa      	ldrb	r2, [r7, #3]
 80016be:	6879      	ldr	r1, [r7, #4]
 80016c0:	4613      	mov	r3, r2
 80016c2:	011b      	lsls	r3, r3, #4
 80016c4:	1a9b      	subs	r3, r3, r2
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	440b      	add	r3, r1
 80016ca:	3314      	adds	r3, #20
 80016cc:	787a      	ldrb	r2, [r7, #1]
 80016ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80016d0:	78fa      	ldrb	r2, [r7, #3]
 80016d2:	6879      	ldr	r1, [r7, #4]
 80016d4:	4613      	mov	r3, r2
 80016d6:	011b      	lsls	r3, r3, #4
 80016d8:	1a9b      	subs	r3, r3, r2
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	440b      	add	r3, r1
 80016de:	3315      	adds	r3, #21
 80016e0:	78fa      	ldrb	r2, [r7, #3]
 80016e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80016e4:	78fa      	ldrb	r2, [r7, #3]
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	4613      	mov	r3, r2
 80016ea:	011b      	lsls	r3, r3, #4
 80016ec:	1a9b      	subs	r3, r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	3326      	adds	r3, #38	@ 0x26
 80016f4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80016f8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80016fa:	78fa      	ldrb	r2, [r7, #3]
 80016fc:	78bb      	ldrb	r3, [r7, #2]
 80016fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001702:	b2d8      	uxtb	r0, r3
 8001704:	6879      	ldr	r1, [r7, #4]
 8001706:	4613      	mov	r3, r2
 8001708:	011b      	lsls	r3, r3, #4
 800170a:	1a9b      	subs	r3, r3, r2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	440b      	add	r3, r1
 8001710:	3316      	adds	r3, #22
 8001712:	4602      	mov	r2, r0
 8001714:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001716:	78fb      	ldrb	r3, [r7, #3]
 8001718:	4619      	mov	r1, r3
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f000 fbc8 	bl	8001eb0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001720:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001724:	2b00      	cmp	r3, #0
 8001726:	da0a      	bge.n	800173e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001728:	78fa      	ldrb	r2, [r7, #3]
 800172a:	6879      	ldr	r1, [r7, #4]
 800172c:	4613      	mov	r3, r2
 800172e:	011b      	lsls	r3, r3, #4
 8001730:	1a9b      	subs	r3, r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	440b      	add	r3, r1
 8001736:	3317      	adds	r3, #23
 8001738:	2201      	movs	r2, #1
 800173a:	701a      	strb	r2, [r3, #0]
 800173c:	e009      	b.n	8001752 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800173e:	78fa      	ldrb	r2, [r7, #3]
 8001740:	6879      	ldr	r1, [r7, #4]
 8001742:	4613      	mov	r3, r2
 8001744:	011b      	lsls	r3, r3, #4
 8001746:	1a9b      	subs	r3, r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	440b      	add	r3, r1
 800174c:	3317      	adds	r3, #23
 800174e:	2200      	movs	r2, #0
 8001750:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4618      	mov	r0, r3
 8001758:	f004 fca2 	bl	80060a0 <USB_GetHostSpeed>
 800175c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800175e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001762:	2b01      	cmp	r3, #1
 8001764:	d10b      	bne.n	800177e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001766:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800176a:	2b01      	cmp	r3, #1
 800176c:	d107      	bne.n	800177e <HAL_HCD_HC_Init+0x10a>
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d104      	bne.n	800177e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	2bbc      	cmp	r3, #188	@ 0xbc
 8001778:	d901      	bls.n	800177e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800177a:	23bc      	movs	r3, #188	@ 0xbc
 800177c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800177e:	78fa      	ldrb	r2, [r7, #3]
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	4613      	mov	r3, r2
 8001784:	011b      	lsls	r3, r3, #4
 8001786:	1a9b      	subs	r3, r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	440b      	add	r3, r1
 800178c:	3318      	adds	r3, #24
 800178e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001792:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001794:	78fa      	ldrb	r2, [r7, #3]
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	b298      	uxth	r0, r3
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	4613      	mov	r3, r2
 800179e:	011b      	lsls	r3, r3, #4
 80017a0:	1a9b      	subs	r3, r3, r2
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	440b      	add	r3, r1
 80017a6:	3328      	adds	r3, #40	@ 0x28
 80017a8:	4602      	mov	r2, r0
 80017aa:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6818      	ldr	r0, [r3, #0]
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	787c      	ldrb	r4, [r7, #1]
 80017b6:	78ba      	ldrb	r2, [r7, #2]
 80017b8:	78f9      	ldrb	r1, [r7, #3]
 80017ba:	9302      	str	r3, [sp, #8]
 80017bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80017c0:	9301      	str	r3, [sp, #4]
 80017c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	4623      	mov	r3, r4
 80017ca:	f004 fc91 	bl	80060f0 <USB_HC_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80017da:	7bfb      	ldrb	r3, [r7, #15]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	371c      	adds	r7, #28
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd90      	pop	{r4, r7, pc}

080017e4 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	460b      	mov	r3, r1
 80017ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80017f0:	2300      	movs	r3, #0
 80017f2:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d101      	bne.n	8001802 <HAL_HCD_HC_Halt+0x1e>
 80017fe:	2302      	movs	r3, #2
 8001800:	e00f      	b.n	8001822 <HAL_HCD_HC_Halt+0x3e>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2201      	movs	r2, #1
 8001806:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	78fa      	ldrb	r2, [r7, #3]
 8001810:	4611      	mov	r1, r2
 8001812:	4618      	mov	r0, r3
 8001814:	f005 f823 	bl	800685e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001820:	7bfb      	ldrb	r3, [r7, #15]
}
 8001822:	4618      	mov	r0, r3
 8001824:	3710      	adds	r7, #16
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
	...

0800182c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	4608      	mov	r0, r1
 8001836:	4611      	mov	r1, r2
 8001838:	461a      	mov	r2, r3
 800183a:	4603      	mov	r3, r0
 800183c:	70fb      	strb	r3, [r7, #3]
 800183e:	460b      	mov	r3, r1
 8001840:	70bb      	strb	r3, [r7, #2]
 8001842:	4613      	mov	r3, r2
 8001844:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001846:	78fa      	ldrb	r2, [r7, #3]
 8001848:	6879      	ldr	r1, [r7, #4]
 800184a:	4613      	mov	r3, r2
 800184c:	011b      	lsls	r3, r3, #4
 800184e:	1a9b      	subs	r3, r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	440b      	add	r3, r1
 8001854:	3317      	adds	r3, #23
 8001856:	78ba      	ldrb	r2, [r7, #2]
 8001858:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800185a:	78fa      	ldrb	r2, [r7, #3]
 800185c:	6879      	ldr	r1, [r7, #4]
 800185e:	4613      	mov	r3, r2
 8001860:	011b      	lsls	r3, r3, #4
 8001862:	1a9b      	subs	r3, r3, r2
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	440b      	add	r3, r1
 8001868:	3326      	adds	r3, #38	@ 0x26
 800186a:	787a      	ldrb	r2, [r7, #1]
 800186c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800186e:	7c3b      	ldrb	r3, [r7, #16]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d114      	bne.n	800189e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001874:	78fa      	ldrb	r2, [r7, #3]
 8001876:	6879      	ldr	r1, [r7, #4]
 8001878:	4613      	mov	r3, r2
 800187a:	011b      	lsls	r3, r3, #4
 800187c:	1a9b      	subs	r3, r3, r2
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	440b      	add	r3, r1
 8001882:	332a      	adds	r3, #42	@ 0x2a
 8001884:	2203      	movs	r2, #3
 8001886:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001888:	78fa      	ldrb	r2, [r7, #3]
 800188a:	6879      	ldr	r1, [r7, #4]
 800188c:	4613      	mov	r3, r2
 800188e:	011b      	lsls	r3, r3, #4
 8001890:	1a9b      	subs	r3, r3, r2
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	440b      	add	r3, r1
 8001896:	3319      	adds	r3, #25
 8001898:	7f3a      	ldrb	r2, [r7, #28]
 800189a:	701a      	strb	r2, [r3, #0]
 800189c:	e009      	b.n	80018b2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800189e:	78fa      	ldrb	r2, [r7, #3]
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	4613      	mov	r3, r2
 80018a4:	011b      	lsls	r3, r3, #4
 80018a6:	1a9b      	subs	r3, r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	440b      	add	r3, r1
 80018ac:	332a      	adds	r3, #42	@ 0x2a
 80018ae:	2202      	movs	r2, #2
 80018b0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80018b2:	787b      	ldrb	r3, [r7, #1]
 80018b4:	2b03      	cmp	r3, #3
 80018b6:	f200 8102 	bhi.w	8001abe <HAL_HCD_HC_SubmitRequest+0x292>
 80018ba:	a201      	add	r2, pc, #4	@ (adr r2, 80018c0 <HAL_HCD_HC_SubmitRequest+0x94>)
 80018bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c0:	080018d1 	.word	0x080018d1
 80018c4:	08001aa9 	.word	0x08001aa9
 80018c8:	08001995 	.word	0x08001995
 80018cc:	08001a1f 	.word	0x08001a1f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80018d0:	7c3b      	ldrb	r3, [r7, #16]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	f040 80f5 	bne.w	8001ac2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80018d8:	78bb      	ldrb	r3, [r7, #2]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d12d      	bne.n	800193a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80018de:	8b3b      	ldrh	r3, [r7, #24]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d109      	bne.n	80018f8 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80018e4:	78fa      	ldrb	r2, [r7, #3]
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	4613      	mov	r3, r2
 80018ea:	011b      	lsls	r3, r3, #4
 80018ec:	1a9b      	subs	r3, r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	440b      	add	r3, r1
 80018f2:	333d      	adds	r3, #61	@ 0x3d
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80018f8:	78fa      	ldrb	r2, [r7, #3]
 80018fa:	6879      	ldr	r1, [r7, #4]
 80018fc:	4613      	mov	r3, r2
 80018fe:	011b      	lsls	r3, r3, #4
 8001900:	1a9b      	subs	r3, r3, r2
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	440b      	add	r3, r1
 8001906:	333d      	adds	r3, #61	@ 0x3d
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d10a      	bne.n	8001924 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800190e:	78fa      	ldrb	r2, [r7, #3]
 8001910:	6879      	ldr	r1, [r7, #4]
 8001912:	4613      	mov	r3, r2
 8001914:	011b      	lsls	r3, r3, #4
 8001916:	1a9b      	subs	r3, r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	440b      	add	r3, r1
 800191c:	332a      	adds	r3, #42	@ 0x2a
 800191e:	2200      	movs	r2, #0
 8001920:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001922:	e0ce      	b.n	8001ac2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001924:	78fa      	ldrb	r2, [r7, #3]
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	4613      	mov	r3, r2
 800192a:	011b      	lsls	r3, r3, #4
 800192c:	1a9b      	subs	r3, r3, r2
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	440b      	add	r3, r1
 8001932:	332a      	adds	r3, #42	@ 0x2a
 8001934:	2202      	movs	r2, #2
 8001936:	701a      	strb	r2, [r3, #0]
      break;
 8001938:	e0c3      	b.n	8001ac2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800193a:	78fa      	ldrb	r2, [r7, #3]
 800193c:	6879      	ldr	r1, [r7, #4]
 800193e:	4613      	mov	r3, r2
 8001940:	011b      	lsls	r3, r3, #4
 8001942:	1a9b      	subs	r3, r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	440b      	add	r3, r1
 8001948:	331a      	adds	r3, #26
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b01      	cmp	r3, #1
 800194e:	f040 80b8 	bne.w	8001ac2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001952:	78fa      	ldrb	r2, [r7, #3]
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	4613      	mov	r3, r2
 8001958:	011b      	lsls	r3, r3, #4
 800195a:	1a9b      	subs	r3, r3, r2
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	440b      	add	r3, r1
 8001960:	333c      	adds	r3, #60	@ 0x3c
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d10a      	bne.n	800197e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001968:	78fa      	ldrb	r2, [r7, #3]
 800196a:	6879      	ldr	r1, [r7, #4]
 800196c:	4613      	mov	r3, r2
 800196e:	011b      	lsls	r3, r3, #4
 8001970:	1a9b      	subs	r3, r3, r2
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	440b      	add	r3, r1
 8001976:	332a      	adds	r3, #42	@ 0x2a
 8001978:	2200      	movs	r2, #0
 800197a:	701a      	strb	r2, [r3, #0]
      break;
 800197c:	e0a1      	b.n	8001ac2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800197e:	78fa      	ldrb	r2, [r7, #3]
 8001980:	6879      	ldr	r1, [r7, #4]
 8001982:	4613      	mov	r3, r2
 8001984:	011b      	lsls	r3, r3, #4
 8001986:	1a9b      	subs	r3, r3, r2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	440b      	add	r3, r1
 800198c:	332a      	adds	r3, #42	@ 0x2a
 800198e:	2202      	movs	r2, #2
 8001990:	701a      	strb	r2, [r3, #0]
      break;
 8001992:	e096      	b.n	8001ac2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001994:	78bb      	ldrb	r3, [r7, #2]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d120      	bne.n	80019dc <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800199a:	78fa      	ldrb	r2, [r7, #3]
 800199c:	6879      	ldr	r1, [r7, #4]
 800199e:	4613      	mov	r3, r2
 80019a0:	011b      	lsls	r3, r3, #4
 80019a2:	1a9b      	subs	r3, r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	440b      	add	r3, r1
 80019a8:	333d      	adds	r3, #61	@ 0x3d
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d10a      	bne.n	80019c6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019b0:	78fa      	ldrb	r2, [r7, #3]
 80019b2:	6879      	ldr	r1, [r7, #4]
 80019b4:	4613      	mov	r3, r2
 80019b6:	011b      	lsls	r3, r3, #4
 80019b8:	1a9b      	subs	r3, r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	440b      	add	r3, r1
 80019be:	332a      	adds	r3, #42	@ 0x2a
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80019c4:	e07e      	b.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019c6:	78fa      	ldrb	r2, [r7, #3]
 80019c8:	6879      	ldr	r1, [r7, #4]
 80019ca:	4613      	mov	r3, r2
 80019cc:	011b      	lsls	r3, r3, #4
 80019ce:	1a9b      	subs	r3, r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	440b      	add	r3, r1
 80019d4:	332a      	adds	r3, #42	@ 0x2a
 80019d6:	2202      	movs	r2, #2
 80019d8:	701a      	strb	r2, [r3, #0]
      break;
 80019da:	e073      	b.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80019dc:	78fa      	ldrb	r2, [r7, #3]
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	4613      	mov	r3, r2
 80019e2:	011b      	lsls	r3, r3, #4
 80019e4:	1a9b      	subs	r3, r3, r2
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	440b      	add	r3, r1
 80019ea:	333c      	adds	r3, #60	@ 0x3c
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d10a      	bne.n	8001a08 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019f2:	78fa      	ldrb	r2, [r7, #3]
 80019f4:	6879      	ldr	r1, [r7, #4]
 80019f6:	4613      	mov	r3, r2
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	1a9b      	subs	r3, r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	440b      	add	r3, r1
 8001a00:	332a      	adds	r3, #42	@ 0x2a
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]
      break;
 8001a06:	e05d      	b.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a08:	78fa      	ldrb	r2, [r7, #3]
 8001a0a:	6879      	ldr	r1, [r7, #4]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	011b      	lsls	r3, r3, #4
 8001a10:	1a9b      	subs	r3, r3, r2
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	440b      	add	r3, r1
 8001a16:	332a      	adds	r3, #42	@ 0x2a
 8001a18:	2202      	movs	r2, #2
 8001a1a:	701a      	strb	r2, [r3, #0]
      break;
 8001a1c:	e052      	b.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001a1e:	78bb      	ldrb	r3, [r7, #2]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d120      	bne.n	8001a66 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a24:	78fa      	ldrb	r2, [r7, #3]
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	011b      	lsls	r3, r3, #4
 8001a2c:	1a9b      	subs	r3, r3, r2
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	440b      	add	r3, r1
 8001a32:	333d      	adds	r3, #61	@ 0x3d
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10a      	bne.n	8001a50 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a3a:	78fa      	ldrb	r2, [r7, #3]
 8001a3c:	6879      	ldr	r1, [r7, #4]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	011b      	lsls	r3, r3, #4
 8001a42:	1a9b      	subs	r3, r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	440b      	add	r3, r1
 8001a48:	332a      	adds	r3, #42	@ 0x2a
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001a4e:	e039      	b.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a50:	78fa      	ldrb	r2, [r7, #3]
 8001a52:	6879      	ldr	r1, [r7, #4]
 8001a54:	4613      	mov	r3, r2
 8001a56:	011b      	lsls	r3, r3, #4
 8001a58:	1a9b      	subs	r3, r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	332a      	adds	r3, #42	@ 0x2a
 8001a60:	2202      	movs	r2, #2
 8001a62:	701a      	strb	r2, [r3, #0]
      break;
 8001a64:	e02e      	b.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a66:	78fa      	ldrb	r2, [r7, #3]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	1a9b      	subs	r3, r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	440b      	add	r3, r1
 8001a74:	333c      	adds	r3, #60	@ 0x3c
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10a      	bne.n	8001a92 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a7c:	78fa      	ldrb	r2, [r7, #3]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	011b      	lsls	r3, r3, #4
 8001a84:	1a9b      	subs	r3, r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	440b      	add	r3, r1
 8001a8a:	332a      	adds	r3, #42	@ 0x2a
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	701a      	strb	r2, [r3, #0]
      break;
 8001a90:	e018      	b.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a92:	78fa      	ldrb	r2, [r7, #3]
 8001a94:	6879      	ldr	r1, [r7, #4]
 8001a96:	4613      	mov	r3, r2
 8001a98:	011b      	lsls	r3, r3, #4
 8001a9a:	1a9b      	subs	r3, r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	332a      	adds	r3, #42	@ 0x2a
 8001aa2:	2202      	movs	r2, #2
 8001aa4:	701a      	strb	r2, [r3, #0]
      break;
 8001aa6:	e00d      	b.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aa8:	78fa      	ldrb	r2, [r7, #3]
 8001aaa:	6879      	ldr	r1, [r7, #4]
 8001aac:	4613      	mov	r3, r2
 8001aae:	011b      	lsls	r3, r3, #4
 8001ab0:	1a9b      	subs	r3, r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	440b      	add	r3, r1
 8001ab6:	332a      	adds	r3, #42	@ 0x2a
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
      break;
 8001abc:	e002      	b.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001abe:	bf00      	nop
 8001ac0:	e000      	b.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001ac2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001ac4:	78fa      	ldrb	r2, [r7, #3]
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	011b      	lsls	r3, r3, #4
 8001acc:	1a9b      	subs	r3, r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	332c      	adds	r3, #44	@ 0x2c
 8001ad4:	697a      	ldr	r2, [r7, #20]
 8001ad6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001ad8:	78fa      	ldrb	r2, [r7, #3]
 8001ada:	8b39      	ldrh	r1, [r7, #24]
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	011b      	lsls	r3, r3, #4
 8001ae2:	1a9b      	subs	r3, r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4403      	add	r3, r0
 8001ae8:	3334      	adds	r3, #52	@ 0x34
 8001aea:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001aec:	78fa      	ldrb	r2, [r7, #3]
 8001aee:	6879      	ldr	r1, [r7, #4]
 8001af0:	4613      	mov	r3, r2
 8001af2:	011b      	lsls	r3, r3, #4
 8001af4:	1a9b      	subs	r3, r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	440b      	add	r3, r1
 8001afa:	334c      	adds	r3, #76	@ 0x4c
 8001afc:	2200      	movs	r2, #0
 8001afe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001b00:	78fa      	ldrb	r2, [r7, #3]
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	4613      	mov	r3, r2
 8001b06:	011b      	lsls	r3, r3, #4
 8001b08:	1a9b      	subs	r3, r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	3338      	adds	r3, #56	@ 0x38
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001b14:	78fa      	ldrb	r2, [r7, #3]
 8001b16:	6879      	ldr	r1, [r7, #4]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	011b      	lsls	r3, r3, #4
 8001b1c:	1a9b      	subs	r3, r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	440b      	add	r3, r1
 8001b22:	3315      	adds	r3, #21
 8001b24:	78fa      	ldrb	r2, [r7, #3]
 8001b26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001b28:	78fa      	ldrb	r2, [r7, #3]
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	011b      	lsls	r3, r3, #4
 8001b30:	1a9b      	subs	r3, r3, r2
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	440b      	add	r3, r1
 8001b36:	334d      	adds	r3, #77	@ 0x4d
 8001b38:	2200      	movs	r2, #0
 8001b3a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6818      	ldr	r0, [r3, #0]
 8001b40:	78fa      	ldrb	r2, [r7, #3]
 8001b42:	4613      	mov	r3, r2
 8001b44:	011b      	lsls	r3, r3, #4
 8001b46:	1a9b      	subs	r3, r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	3310      	adds	r3, #16
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	4413      	add	r3, r2
 8001b50:	1d19      	adds	r1, r3, #4
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	799b      	ldrb	r3, [r3, #6]
 8001b56:	461a      	mov	r2, r3
 8001b58:	f004 fbf6 	bl	8006348 <USB_HC_StartXfer>
 8001b5c:	4603      	mov	r3, r0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop

08001b68 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f004 f8ea 	bl	8005d58 <USB_GetMode>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	f040 80fb 	bne.w	8001d82 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f004 f8ad 	bl	8005cf0 <USB_ReadInterrupts>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f000 80f1 	beq.w	8001d80 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f004 f8a4 	bl	8005cf0 <USB_ReadInterrupts>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001bb2:	d104      	bne.n	8001bbe <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001bbc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f004 f894 	bl	8005cf0 <USB_ReadInterrupts>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001bd2:	d104      	bne.n	8001bde <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001bdc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f004 f884 	bl	8005cf0 <USB_ReadInterrupts>
 8001be8:	4603      	mov	r3, r0
 8001bea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001bee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001bf2:	d104      	bne.n	8001bfe <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001bfc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f004 f874 	bl	8005cf0 <USB_ReadInterrupts>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d103      	bne.n	8001c1a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2202      	movs	r2, #2
 8001c18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f004 f866 	bl	8005cf0 <USB_ReadInterrupts>
 8001c24:	4603      	mov	r3, r0
 8001c26:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c2e:	d120      	bne.n	8001c72 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001c38:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d113      	bne.n	8001c72 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001c4a:	2110      	movs	r1, #16
 8001c4c:	6938      	ldr	r0, [r7, #16]
 8001c4e:	f003 ff59 	bl	8005b04 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001c52:	6938      	ldr	r0, [r7, #16]
 8001c54:	f003 ff88 	bl	8005b68 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	7a5b      	ldrb	r3, [r3, #9]
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d105      	bne.n	8001c6c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2101      	movs	r1, #1
 8001c66:	4618      	mov	r0, r3
 8001c68:	f004 f97a 	bl	8005f60 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f007 f941 	bl	8008ef4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f004 f83a 	bl	8005cf0 <USB_ReadInterrupts>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c86:	d102      	bne.n	8001c8e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f001 fd4d 	bl	8003728 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f004 f82c 	bl	8005cf0 <USB_ReadInterrupts>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b08      	cmp	r3, #8
 8001ca0:	d106      	bne.n	8001cb0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f007 f90a 	bl	8008ebc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2208      	movs	r2, #8
 8001cae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f004 f81b 	bl	8005cf0 <USB_ReadInterrupts>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001cc4:	d139      	bne.n	8001d3a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f004 fdb6 	bl	800683c <USB_HC_ReadInterrupt>
 8001cd0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	e025      	b.n	8001d24 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	f003 030f 	and.w	r3, r3, #15
 8001cde:	68ba      	ldr	r2, [r7, #8]
 8001ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ce4:	f003 0301 	and.w	r3, r3, #1
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d018      	beq.n	8001d1e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	015a      	lsls	r2, r3, #5
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d02:	d106      	bne.n	8001d12 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	4619      	mov	r1, r3
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 f905 	bl	8001f1a <HCD_HC_IN_IRQHandler>
 8001d10:	e005      	b.n	8001d1e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	4619      	mov	r1, r3
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 ff67 	bl	8002bec <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	3301      	adds	r3, #1
 8001d22:	617b      	str	r3, [r7, #20]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	795b      	ldrb	r3, [r3, #5]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d3d3      	bcc.n	8001cd8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f003 ffd6 	bl	8005cf0 <USB_ReadInterrupts>
 8001d44:	4603      	mov	r3, r0
 8001d46:	f003 0310 	and.w	r3, r3, #16
 8001d4a:	2b10      	cmp	r3, #16
 8001d4c:	d101      	bne.n	8001d52 <HAL_HCD_IRQHandler+0x1ea>
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <HAL_HCD_IRQHandler+0x1ec>
 8001d52:	2300      	movs	r3, #0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d014      	beq.n	8001d82 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	699a      	ldr	r2, [r3, #24]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f022 0210 	bic.w	r2, r2, #16
 8001d66:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f001 fbfe 	bl	800356a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	699a      	ldr	r2, [r3, #24]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f042 0210 	orr.w	r2, r2, #16
 8001d7c:	619a      	str	r2, [r3, #24]
 8001d7e:	e000      	b.n	8001d82 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001d80:	bf00      	nop
    }
  }
}
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d101      	bne.n	8001d9e <HAL_HCD_Start+0x16>
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	e013      	b.n	8001dc6 <HAL_HCD_Start+0x3e>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2201      	movs	r2, #1
 8001da2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2101      	movs	r1, #1
 8001dac:	4618      	mov	r0, r3
 8001dae:	f004 f93e 	bl	800602e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f003 fe36 	bl	8005a28 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d101      	bne.n	8001de4 <HAL_HCD_Stop+0x16>
 8001de0:	2302      	movs	r3, #2
 8001de2:	e00d      	b.n	8001e00 <HAL_HCD_Stop+0x32>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f004 fe91 	bl	8006b18 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f004 f8e0 	bl	8005fda <USB_ResetPort>
 8001e1a:	4603      	mov	r3, r0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001e30:	78fa      	ldrb	r2, [r7, #3]
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	4613      	mov	r3, r2
 8001e36:	011b      	lsls	r3, r3, #4
 8001e38:	1a9b      	subs	r3, r3, r2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	440b      	add	r3, r1
 8001e3e:	334c      	adds	r3, #76	@ 0x4c
 8001e40:	781b      	ldrb	r3, [r3, #0]
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
 8001e56:	460b      	mov	r3, r1
 8001e58:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001e5a:	78fa      	ldrb	r2, [r7, #3]
 8001e5c:	6879      	ldr	r1, [r7, #4]
 8001e5e:	4613      	mov	r3, r2
 8001e60:	011b      	lsls	r3, r3, #4
 8001e62:	1a9b      	subs	r3, r3, r2
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	440b      	add	r3, r1
 8001e68:	3338      	adds	r3, #56	@ 0x38
 8001e6a:	681b      	ldr	r3, [r3, #0]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f004 f922 	bl	80060ce <USB_GetCurrentFrame>
 8001e8a:	4603      	mov	r3, r0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f004 f8fd 	bl	80060a0 <USB_GetHostSpeed>
 8001ea6:	4603      	mov	r3, r0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	460b      	mov	r3, r1
 8001eba:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001ebc:	78fa      	ldrb	r2, [r7, #3]
 8001ebe:	6879      	ldr	r1, [r7, #4]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	011b      	lsls	r3, r3, #4
 8001ec4:	1a9b      	subs	r3, r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	440b      	add	r3, r1
 8001eca:	331a      	adds	r3, #26
 8001ecc:	2200      	movs	r2, #0
 8001ece:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001ed0:	78fa      	ldrb	r2, [r7, #3]
 8001ed2:	6879      	ldr	r1, [r7, #4]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	011b      	lsls	r3, r3, #4
 8001ed8:	1a9b      	subs	r3, r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	440b      	add	r3, r1
 8001ede:	331b      	adds	r3, #27
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001ee4:	78fa      	ldrb	r2, [r7, #3]
 8001ee6:	6879      	ldr	r1, [r7, #4]
 8001ee8:	4613      	mov	r3, r2
 8001eea:	011b      	lsls	r3, r3, #4
 8001eec:	1a9b      	subs	r3, r3, r2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	440b      	add	r3, r1
 8001ef2:	3325      	adds	r3, #37	@ 0x25
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001ef8:	78fa      	ldrb	r2, [r7, #3]
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	4613      	mov	r3, r2
 8001efe:	011b      	lsls	r3, r3, #4
 8001f00:	1a9b      	subs	r3, r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	440b      	add	r3, r1
 8001f06:	3324      	adds	r3, #36	@ 0x24
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b086      	sub	sp, #24
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
 8001f22:	460b      	mov	r3, r1
 8001f24:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	78fa      	ldrb	r2, [r7, #3]
 8001f36:	4611      	mov	r1, r2
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f003 feec 	bl	8005d16 <USB_ReadChInterrupts>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	f003 0304 	and.w	r3, r3, #4
 8001f44:	2b04      	cmp	r3, #4
 8001f46:	d11a      	bne.n	8001f7e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001f48:	78fb      	ldrb	r3, [r7, #3]
 8001f4a:	015a      	lsls	r2, r3, #5
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	4413      	add	r3, r2
 8001f50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f54:	461a      	mov	r2, r3
 8001f56:	2304      	movs	r3, #4
 8001f58:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001f5a:	78fa      	ldrb	r2, [r7, #3]
 8001f5c:	6879      	ldr	r1, [r7, #4]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	011b      	lsls	r3, r3, #4
 8001f62:	1a9b      	subs	r3, r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	440b      	add	r3, r1
 8001f68:	334d      	adds	r3, #77	@ 0x4d
 8001f6a:	2207      	movs	r2, #7
 8001f6c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	78fa      	ldrb	r2, [r7, #3]
 8001f74:	4611      	mov	r1, r2
 8001f76:	4618      	mov	r0, r3
 8001f78:	f004 fc71 	bl	800685e <USB_HC_Halt>
 8001f7c:	e09e      	b.n	80020bc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	78fa      	ldrb	r2, [r7, #3]
 8001f84:	4611      	mov	r1, r2
 8001f86:	4618      	mov	r0, r3
 8001f88:	f003 fec5 	bl	8005d16 <USB_ReadChInterrupts>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f96:	d11b      	bne.n	8001fd0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001f98:	78fb      	ldrb	r3, [r7, #3]
 8001f9a:	015a      	lsls	r2, r3, #5
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001faa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001fac:	78fa      	ldrb	r2, [r7, #3]
 8001fae:	6879      	ldr	r1, [r7, #4]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	011b      	lsls	r3, r3, #4
 8001fb4:	1a9b      	subs	r3, r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	334d      	adds	r3, #77	@ 0x4d
 8001fbc:	2208      	movs	r2, #8
 8001fbe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	78fa      	ldrb	r2, [r7, #3]
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f004 fc48 	bl	800685e <USB_HC_Halt>
 8001fce:	e075      	b.n	80020bc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	78fa      	ldrb	r2, [r7, #3]
 8001fd6:	4611      	mov	r1, r2
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f003 fe9c 	bl	8005d16 <USB_ReadChInterrupts>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	f003 0308 	and.w	r3, r3, #8
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	d11a      	bne.n	800201e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001fe8:	78fb      	ldrb	r3, [r7, #3]
 8001fea:	015a      	lsls	r2, r3, #5
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	4413      	add	r3, r2
 8001ff0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	2308      	movs	r3, #8
 8001ff8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001ffa:	78fa      	ldrb	r2, [r7, #3]
 8001ffc:	6879      	ldr	r1, [r7, #4]
 8001ffe:	4613      	mov	r3, r2
 8002000:	011b      	lsls	r3, r3, #4
 8002002:	1a9b      	subs	r3, r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	440b      	add	r3, r1
 8002008:	334d      	adds	r3, #77	@ 0x4d
 800200a:	2206      	movs	r2, #6
 800200c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	78fa      	ldrb	r2, [r7, #3]
 8002014:	4611      	mov	r1, r2
 8002016:	4618      	mov	r0, r3
 8002018:	f004 fc21 	bl	800685e <USB_HC_Halt>
 800201c:	e04e      	b.n	80020bc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	78fa      	ldrb	r2, [r7, #3]
 8002024:	4611      	mov	r1, r2
 8002026:	4618      	mov	r0, r3
 8002028:	f003 fe75 	bl	8005d16 <USB_ReadChInterrupts>
 800202c:	4603      	mov	r3, r0
 800202e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002036:	d11b      	bne.n	8002070 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002038:	78fb      	ldrb	r3, [r7, #3]
 800203a:	015a      	lsls	r2, r3, #5
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	4413      	add	r3, r2
 8002040:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002044:	461a      	mov	r2, r3
 8002046:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800204a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800204c:	78fa      	ldrb	r2, [r7, #3]
 800204e:	6879      	ldr	r1, [r7, #4]
 8002050:	4613      	mov	r3, r2
 8002052:	011b      	lsls	r3, r3, #4
 8002054:	1a9b      	subs	r3, r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	440b      	add	r3, r1
 800205a:	334d      	adds	r3, #77	@ 0x4d
 800205c:	2209      	movs	r2, #9
 800205e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	78fa      	ldrb	r2, [r7, #3]
 8002066:	4611      	mov	r1, r2
 8002068:	4618      	mov	r0, r3
 800206a:	f004 fbf8 	bl	800685e <USB_HC_Halt>
 800206e:	e025      	b.n	80020bc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	78fa      	ldrb	r2, [r7, #3]
 8002076:	4611      	mov	r1, r2
 8002078:	4618      	mov	r0, r3
 800207a:	f003 fe4c 	bl	8005d16 <USB_ReadChInterrupts>
 800207e:	4603      	mov	r3, r0
 8002080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002084:	2b80      	cmp	r3, #128	@ 0x80
 8002086:	d119      	bne.n	80020bc <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002088:	78fb      	ldrb	r3, [r7, #3]
 800208a:	015a      	lsls	r2, r3, #5
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4413      	add	r3, r2
 8002090:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002094:	461a      	mov	r2, r3
 8002096:	2380      	movs	r3, #128	@ 0x80
 8002098:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800209a:	78fa      	ldrb	r2, [r7, #3]
 800209c:	6879      	ldr	r1, [r7, #4]
 800209e:	4613      	mov	r3, r2
 80020a0:	011b      	lsls	r3, r3, #4
 80020a2:	1a9b      	subs	r3, r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	440b      	add	r3, r1
 80020a8:	334d      	adds	r3, #77	@ 0x4d
 80020aa:	2207      	movs	r2, #7
 80020ac:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	78fa      	ldrb	r2, [r7, #3]
 80020b4:	4611      	mov	r1, r2
 80020b6:	4618      	mov	r0, r3
 80020b8:	f004 fbd1 	bl	800685e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	78fa      	ldrb	r2, [r7, #3]
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f003 fe26 	bl	8005d16 <USB_ReadChInterrupts>
 80020ca:	4603      	mov	r3, r0
 80020cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020d4:	d112      	bne.n	80020fc <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	78fa      	ldrb	r2, [r7, #3]
 80020dc:	4611      	mov	r1, r2
 80020de:	4618      	mov	r0, r3
 80020e0:	f004 fbbd 	bl	800685e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80020e4:	78fb      	ldrb	r3, [r7, #3]
 80020e6:	015a      	lsls	r2, r3, #5
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	4413      	add	r3, r2
 80020ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020f0:	461a      	mov	r2, r3
 80020f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020f6:	6093      	str	r3, [r2, #8]
 80020f8:	f000 bd75 	b.w	8002be6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	78fa      	ldrb	r2, [r7, #3]
 8002102:	4611      	mov	r1, r2
 8002104:	4618      	mov	r0, r3
 8002106:	f003 fe06 	bl	8005d16 <USB_ReadChInterrupts>
 800210a:	4603      	mov	r3, r0
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	2b01      	cmp	r3, #1
 8002112:	f040 8128 	bne.w	8002366 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002116:	78fb      	ldrb	r3, [r7, #3]
 8002118:	015a      	lsls	r2, r3, #5
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	4413      	add	r3, r2
 800211e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002122:	461a      	mov	r2, r3
 8002124:	2320      	movs	r3, #32
 8002126:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002128:	78fa      	ldrb	r2, [r7, #3]
 800212a:	6879      	ldr	r1, [r7, #4]
 800212c:	4613      	mov	r3, r2
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	1a9b      	subs	r3, r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	331b      	adds	r3, #27
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d119      	bne.n	8002172 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800213e:	78fa      	ldrb	r2, [r7, #3]
 8002140:	6879      	ldr	r1, [r7, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	011b      	lsls	r3, r3, #4
 8002146:	1a9b      	subs	r3, r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	440b      	add	r3, r1
 800214c:	331b      	adds	r3, #27
 800214e:	2200      	movs	r2, #0
 8002150:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002152:	78fb      	ldrb	r3, [r7, #3]
 8002154:	015a      	lsls	r2, r3, #5
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	4413      	add	r3, r2
 800215a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	78fa      	ldrb	r2, [r7, #3]
 8002162:	0151      	lsls	r1, r2, #5
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	440a      	add	r2, r1
 8002168:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800216c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002170:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	799b      	ldrb	r3, [r3, #6]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d01b      	beq.n	80021b2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800217a:	78fa      	ldrb	r2, [r7, #3]
 800217c:	6879      	ldr	r1, [r7, #4]
 800217e:	4613      	mov	r3, r2
 8002180:	011b      	lsls	r3, r3, #4
 8002182:	1a9b      	subs	r3, r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	440b      	add	r3, r1
 8002188:	3330      	adds	r3, #48	@ 0x30
 800218a:	6819      	ldr	r1, [r3, #0]
 800218c:	78fb      	ldrb	r3, [r7, #3]
 800218e:	015a      	lsls	r2, r3, #5
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	4413      	add	r3, r2
 8002194:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800219e:	78fa      	ldrb	r2, [r7, #3]
 80021a0:	1ac9      	subs	r1, r1, r3
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	4613      	mov	r3, r2
 80021a6:	011b      	lsls	r3, r3, #4
 80021a8:	1a9b      	subs	r3, r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4403      	add	r3, r0
 80021ae:	3338      	adds	r3, #56	@ 0x38
 80021b0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80021b2:	78fa      	ldrb	r2, [r7, #3]
 80021b4:	6879      	ldr	r1, [r7, #4]
 80021b6:	4613      	mov	r3, r2
 80021b8:	011b      	lsls	r3, r3, #4
 80021ba:	1a9b      	subs	r3, r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	440b      	add	r3, r1
 80021c0:	334d      	adds	r3, #77	@ 0x4d
 80021c2:	2201      	movs	r2, #1
 80021c4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80021c6:	78fa      	ldrb	r2, [r7, #3]
 80021c8:	6879      	ldr	r1, [r7, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	011b      	lsls	r3, r3, #4
 80021ce:	1a9b      	subs	r3, r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	440b      	add	r3, r1
 80021d4:	3344      	adds	r3, #68	@ 0x44
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80021da:	78fb      	ldrb	r3, [r7, #3]
 80021dc:	015a      	lsls	r2, r3, #5
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	4413      	add	r3, r2
 80021e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021e6:	461a      	mov	r2, r3
 80021e8:	2301      	movs	r3, #1
 80021ea:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021ec:	78fa      	ldrb	r2, [r7, #3]
 80021ee:	6879      	ldr	r1, [r7, #4]
 80021f0:	4613      	mov	r3, r2
 80021f2:	011b      	lsls	r3, r3, #4
 80021f4:	1a9b      	subs	r3, r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	3326      	adds	r3, #38	@ 0x26
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00a      	beq.n	8002218 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002202:	78fa      	ldrb	r2, [r7, #3]
 8002204:	6879      	ldr	r1, [r7, #4]
 8002206:	4613      	mov	r3, r2
 8002208:	011b      	lsls	r3, r3, #4
 800220a:	1a9b      	subs	r3, r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	440b      	add	r3, r1
 8002210:	3326      	adds	r3, #38	@ 0x26
 8002212:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002214:	2b02      	cmp	r3, #2
 8002216:	d110      	bne.n	800223a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	78fa      	ldrb	r2, [r7, #3]
 800221e:	4611      	mov	r1, r2
 8002220:	4618      	mov	r0, r3
 8002222:	f004 fb1c 	bl	800685e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002226:	78fb      	ldrb	r3, [r7, #3]
 8002228:	015a      	lsls	r2, r3, #5
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	4413      	add	r3, r2
 800222e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002232:	461a      	mov	r2, r3
 8002234:	2310      	movs	r3, #16
 8002236:	6093      	str	r3, [r2, #8]
 8002238:	e03d      	b.n	80022b6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800223a:	78fa      	ldrb	r2, [r7, #3]
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	011b      	lsls	r3, r3, #4
 8002242:	1a9b      	subs	r3, r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	440b      	add	r3, r1
 8002248:	3326      	adds	r3, #38	@ 0x26
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	2b03      	cmp	r3, #3
 800224e:	d00a      	beq.n	8002266 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002250:	78fa      	ldrb	r2, [r7, #3]
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	4613      	mov	r3, r2
 8002256:	011b      	lsls	r3, r3, #4
 8002258:	1a9b      	subs	r3, r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	440b      	add	r3, r1
 800225e:	3326      	adds	r3, #38	@ 0x26
 8002260:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002262:	2b01      	cmp	r3, #1
 8002264:	d127      	bne.n	80022b6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002266:	78fb      	ldrb	r3, [r7, #3]
 8002268:	015a      	lsls	r2, r3, #5
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	4413      	add	r3, r2
 800226e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	78fa      	ldrb	r2, [r7, #3]
 8002276:	0151      	lsls	r1, r2, #5
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	440a      	add	r2, r1
 800227c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002280:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002284:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002286:	78fa      	ldrb	r2, [r7, #3]
 8002288:	6879      	ldr	r1, [r7, #4]
 800228a:	4613      	mov	r3, r2
 800228c:	011b      	lsls	r3, r3, #4
 800228e:	1a9b      	subs	r3, r3, r2
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	440b      	add	r3, r1
 8002294:	334c      	adds	r3, #76	@ 0x4c
 8002296:	2201      	movs	r2, #1
 8002298:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800229a:	78fa      	ldrb	r2, [r7, #3]
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	4613      	mov	r3, r2
 80022a0:	011b      	lsls	r3, r3, #4
 80022a2:	1a9b      	subs	r3, r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	440b      	add	r3, r1
 80022a8:	334c      	adds	r3, #76	@ 0x4c
 80022aa:	781a      	ldrb	r2, [r3, #0]
 80022ac:	78fb      	ldrb	r3, [r7, #3]
 80022ae:	4619      	mov	r1, r3
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f006 fe2d 	bl	8008f10 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	799b      	ldrb	r3, [r3, #6]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d13b      	bne.n	8002336 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80022be:	78fa      	ldrb	r2, [r7, #3]
 80022c0:	6879      	ldr	r1, [r7, #4]
 80022c2:	4613      	mov	r3, r2
 80022c4:	011b      	lsls	r3, r3, #4
 80022c6:	1a9b      	subs	r3, r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	440b      	add	r3, r1
 80022cc:	3338      	adds	r3, #56	@ 0x38
 80022ce:	6819      	ldr	r1, [r3, #0]
 80022d0:	78fa      	ldrb	r2, [r7, #3]
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	4613      	mov	r3, r2
 80022d6:	011b      	lsls	r3, r3, #4
 80022d8:	1a9b      	subs	r3, r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4403      	add	r3, r0
 80022de:	3328      	adds	r3, #40	@ 0x28
 80022e0:	881b      	ldrh	r3, [r3, #0]
 80022e2:	440b      	add	r3, r1
 80022e4:	1e59      	subs	r1, r3, #1
 80022e6:	78fa      	ldrb	r2, [r7, #3]
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	4613      	mov	r3, r2
 80022ec:	011b      	lsls	r3, r3, #4
 80022ee:	1a9b      	subs	r3, r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	4403      	add	r3, r0
 80022f4:	3328      	adds	r3, #40	@ 0x28
 80022f6:	881b      	ldrh	r3, [r3, #0]
 80022f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b00      	cmp	r3, #0
 8002302:	f000 8470 	beq.w	8002be6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002306:	78fa      	ldrb	r2, [r7, #3]
 8002308:	6879      	ldr	r1, [r7, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	011b      	lsls	r3, r3, #4
 800230e:	1a9b      	subs	r3, r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	440b      	add	r3, r1
 8002314:	333c      	adds	r3, #60	@ 0x3c
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	78fa      	ldrb	r2, [r7, #3]
 800231a:	f083 0301 	eor.w	r3, r3, #1
 800231e:	b2d8      	uxtb	r0, r3
 8002320:	6879      	ldr	r1, [r7, #4]
 8002322:	4613      	mov	r3, r2
 8002324:	011b      	lsls	r3, r3, #4
 8002326:	1a9b      	subs	r3, r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	440b      	add	r3, r1
 800232c:	333c      	adds	r3, #60	@ 0x3c
 800232e:	4602      	mov	r2, r0
 8002330:	701a      	strb	r2, [r3, #0]
 8002332:	f000 bc58 	b.w	8002be6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002336:	78fa      	ldrb	r2, [r7, #3]
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	011b      	lsls	r3, r3, #4
 800233e:	1a9b      	subs	r3, r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	440b      	add	r3, r1
 8002344:	333c      	adds	r3, #60	@ 0x3c
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	78fa      	ldrb	r2, [r7, #3]
 800234a:	f083 0301 	eor.w	r3, r3, #1
 800234e:	b2d8      	uxtb	r0, r3
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	1a9b      	subs	r3, r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	333c      	adds	r3, #60	@ 0x3c
 800235e:	4602      	mov	r2, r0
 8002360:	701a      	strb	r2, [r3, #0]
 8002362:	f000 bc40 	b.w	8002be6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	78fa      	ldrb	r2, [r7, #3]
 800236c:	4611      	mov	r1, r2
 800236e:	4618      	mov	r0, r3
 8002370:	f003 fcd1 	bl	8005d16 <USB_ReadChInterrupts>
 8002374:	4603      	mov	r3, r0
 8002376:	f003 0320 	and.w	r3, r3, #32
 800237a:	2b20      	cmp	r3, #32
 800237c:	d131      	bne.n	80023e2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800237e:	78fb      	ldrb	r3, [r7, #3]
 8002380:	015a      	lsls	r2, r3, #5
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	4413      	add	r3, r2
 8002386:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800238a:	461a      	mov	r2, r3
 800238c:	2320      	movs	r3, #32
 800238e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002390:	78fa      	ldrb	r2, [r7, #3]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	331a      	adds	r3, #26
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	f040 841f 	bne.w	8002be6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80023a8:	78fa      	ldrb	r2, [r7, #3]
 80023aa:	6879      	ldr	r1, [r7, #4]
 80023ac:	4613      	mov	r3, r2
 80023ae:	011b      	lsls	r3, r3, #4
 80023b0:	1a9b      	subs	r3, r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	440b      	add	r3, r1
 80023b6:	331b      	adds	r3, #27
 80023b8:	2201      	movs	r2, #1
 80023ba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80023bc:	78fa      	ldrb	r2, [r7, #3]
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	1a9b      	subs	r3, r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	334d      	adds	r3, #77	@ 0x4d
 80023cc:	2203      	movs	r2, #3
 80023ce:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	78fa      	ldrb	r2, [r7, #3]
 80023d6:	4611      	mov	r1, r2
 80023d8:	4618      	mov	r0, r3
 80023da:	f004 fa40 	bl	800685e <USB_HC_Halt>
 80023de:	f000 bc02 	b.w	8002be6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	78fa      	ldrb	r2, [r7, #3]
 80023e8:	4611      	mov	r1, r2
 80023ea:	4618      	mov	r0, r3
 80023ec:	f003 fc93 	bl	8005d16 <USB_ReadChInterrupts>
 80023f0:	4603      	mov	r3, r0
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	f040 8305 	bne.w	8002a06 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80023fc:	78fb      	ldrb	r3, [r7, #3]
 80023fe:	015a      	lsls	r2, r3, #5
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	4413      	add	r3, r2
 8002404:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002408:	461a      	mov	r2, r3
 800240a:	2302      	movs	r3, #2
 800240c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800240e:	78fa      	ldrb	r2, [r7, #3]
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	011b      	lsls	r3, r3, #4
 8002416:	1a9b      	subs	r3, r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	440b      	add	r3, r1
 800241c:	334d      	adds	r3, #77	@ 0x4d
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d114      	bne.n	800244e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002424:	78fa      	ldrb	r2, [r7, #3]
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	1a9b      	subs	r3, r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	334d      	adds	r3, #77	@ 0x4d
 8002434:	2202      	movs	r2, #2
 8002436:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002438:	78fa      	ldrb	r2, [r7, #3]
 800243a:	6879      	ldr	r1, [r7, #4]
 800243c:	4613      	mov	r3, r2
 800243e:	011b      	lsls	r3, r3, #4
 8002440:	1a9b      	subs	r3, r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	440b      	add	r3, r1
 8002446:	334c      	adds	r3, #76	@ 0x4c
 8002448:	2201      	movs	r2, #1
 800244a:	701a      	strb	r2, [r3, #0]
 800244c:	e2cc      	b.n	80029e8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800244e:	78fa      	ldrb	r2, [r7, #3]
 8002450:	6879      	ldr	r1, [r7, #4]
 8002452:	4613      	mov	r3, r2
 8002454:	011b      	lsls	r3, r3, #4
 8002456:	1a9b      	subs	r3, r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	440b      	add	r3, r1
 800245c:	334d      	adds	r3, #77	@ 0x4d
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b06      	cmp	r3, #6
 8002462:	d114      	bne.n	800248e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002464:	78fa      	ldrb	r2, [r7, #3]
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	4613      	mov	r3, r2
 800246a:	011b      	lsls	r3, r3, #4
 800246c:	1a9b      	subs	r3, r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	440b      	add	r3, r1
 8002472:	334d      	adds	r3, #77	@ 0x4d
 8002474:	2202      	movs	r2, #2
 8002476:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002478:	78fa      	ldrb	r2, [r7, #3]
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	1a9b      	subs	r3, r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	334c      	adds	r3, #76	@ 0x4c
 8002488:	2205      	movs	r2, #5
 800248a:	701a      	strb	r2, [r3, #0]
 800248c:	e2ac      	b.n	80029e8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800248e:	78fa      	ldrb	r2, [r7, #3]
 8002490:	6879      	ldr	r1, [r7, #4]
 8002492:	4613      	mov	r3, r2
 8002494:	011b      	lsls	r3, r3, #4
 8002496:	1a9b      	subs	r3, r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	440b      	add	r3, r1
 800249c:	334d      	adds	r3, #77	@ 0x4d
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	2b07      	cmp	r3, #7
 80024a2:	d00b      	beq.n	80024bc <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80024a4:	78fa      	ldrb	r2, [r7, #3]
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	011b      	lsls	r3, r3, #4
 80024ac:	1a9b      	subs	r3, r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	334d      	adds	r3, #77	@ 0x4d
 80024b4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80024b6:	2b09      	cmp	r3, #9
 80024b8:	f040 80a6 	bne.w	8002608 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024bc:	78fa      	ldrb	r2, [r7, #3]
 80024be:	6879      	ldr	r1, [r7, #4]
 80024c0:	4613      	mov	r3, r2
 80024c2:	011b      	lsls	r3, r3, #4
 80024c4:	1a9b      	subs	r3, r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	440b      	add	r3, r1
 80024ca:	334d      	adds	r3, #77	@ 0x4d
 80024cc:	2202      	movs	r2, #2
 80024ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80024d0:	78fa      	ldrb	r2, [r7, #3]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	3344      	adds	r3, #68	@ 0x44
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	1c59      	adds	r1, r3, #1
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	011b      	lsls	r3, r3, #4
 80024ea:	1a9b      	subs	r3, r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4403      	add	r3, r0
 80024f0:	3344      	adds	r3, #68	@ 0x44
 80024f2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80024f4:	78fa      	ldrb	r2, [r7, #3]
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	4613      	mov	r3, r2
 80024fa:	011b      	lsls	r3, r3, #4
 80024fc:	1a9b      	subs	r3, r3, r2
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	440b      	add	r3, r1
 8002502:	3344      	adds	r3, #68	@ 0x44
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2b02      	cmp	r3, #2
 8002508:	d943      	bls.n	8002592 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800250a:	78fa      	ldrb	r2, [r7, #3]
 800250c:	6879      	ldr	r1, [r7, #4]
 800250e:	4613      	mov	r3, r2
 8002510:	011b      	lsls	r3, r3, #4
 8002512:	1a9b      	subs	r3, r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	440b      	add	r3, r1
 8002518:	3344      	adds	r3, #68	@ 0x44
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800251e:	78fa      	ldrb	r2, [r7, #3]
 8002520:	6879      	ldr	r1, [r7, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	011b      	lsls	r3, r3, #4
 8002526:	1a9b      	subs	r3, r3, r2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	440b      	add	r3, r1
 800252c:	331a      	adds	r3, #26
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d123      	bne.n	800257c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002534:	78fa      	ldrb	r2, [r7, #3]
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	4613      	mov	r3, r2
 800253a:	011b      	lsls	r3, r3, #4
 800253c:	1a9b      	subs	r3, r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	440b      	add	r3, r1
 8002542:	331b      	adds	r3, #27
 8002544:	2200      	movs	r2, #0
 8002546:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002548:	78fa      	ldrb	r2, [r7, #3]
 800254a:	6879      	ldr	r1, [r7, #4]
 800254c:	4613      	mov	r3, r2
 800254e:	011b      	lsls	r3, r3, #4
 8002550:	1a9b      	subs	r3, r3, r2
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	440b      	add	r3, r1
 8002556:	331c      	adds	r3, #28
 8002558:	2200      	movs	r2, #0
 800255a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800255c:	78fb      	ldrb	r3, [r7, #3]
 800255e:	015a      	lsls	r2, r3, #5
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	4413      	add	r3, r2
 8002564:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	78fa      	ldrb	r2, [r7, #3]
 800256c:	0151      	lsls	r1, r2, #5
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	440a      	add	r2, r1
 8002572:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002576:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800257a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800257c:	78fa      	ldrb	r2, [r7, #3]
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	4613      	mov	r3, r2
 8002582:	011b      	lsls	r3, r3, #4
 8002584:	1a9b      	subs	r3, r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	334c      	adds	r3, #76	@ 0x4c
 800258c:	2204      	movs	r2, #4
 800258e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002590:	e229      	b.n	80029e6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002592:	78fa      	ldrb	r2, [r7, #3]
 8002594:	6879      	ldr	r1, [r7, #4]
 8002596:	4613      	mov	r3, r2
 8002598:	011b      	lsls	r3, r3, #4
 800259a:	1a9b      	subs	r3, r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	440b      	add	r3, r1
 80025a0:	334c      	adds	r3, #76	@ 0x4c
 80025a2:	2202      	movs	r2, #2
 80025a4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025a6:	78fa      	ldrb	r2, [r7, #3]
 80025a8:	6879      	ldr	r1, [r7, #4]
 80025aa:	4613      	mov	r3, r2
 80025ac:	011b      	lsls	r3, r3, #4
 80025ae:	1a9b      	subs	r3, r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	440b      	add	r3, r1
 80025b4:	3326      	adds	r3, #38	@ 0x26
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00b      	beq.n	80025d4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80025bc:	78fa      	ldrb	r2, [r7, #3]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	011b      	lsls	r3, r3, #4
 80025c4:	1a9b      	subs	r3, r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	440b      	add	r3, r1
 80025ca:	3326      	adds	r3, #38	@ 0x26
 80025cc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	f040 8209 	bne.w	80029e6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80025d4:	78fb      	ldrb	r3, [r7, #3]
 80025d6:	015a      	lsls	r2, r3, #5
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	4413      	add	r3, r2
 80025dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80025ea:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80025f2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80025f4:	78fb      	ldrb	r3, [r7, #3]
 80025f6:	015a      	lsls	r2, r3, #5
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	4413      	add	r3, r2
 80025fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002600:	461a      	mov	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002606:	e1ee      	b.n	80029e6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002608:	78fa      	ldrb	r2, [r7, #3]
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	4613      	mov	r3, r2
 800260e:	011b      	lsls	r3, r3, #4
 8002610:	1a9b      	subs	r3, r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	440b      	add	r3, r1
 8002616:	334d      	adds	r3, #77	@ 0x4d
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	2b05      	cmp	r3, #5
 800261c:	f040 80c8 	bne.w	80027b0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002620:	78fa      	ldrb	r2, [r7, #3]
 8002622:	6879      	ldr	r1, [r7, #4]
 8002624:	4613      	mov	r3, r2
 8002626:	011b      	lsls	r3, r3, #4
 8002628:	1a9b      	subs	r3, r3, r2
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	440b      	add	r3, r1
 800262e:	334d      	adds	r3, #77	@ 0x4d
 8002630:	2202      	movs	r2, #2
 8002632:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002634:	78fa      	ldrb	r2, [r7, #3]
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	4613      	mov	r3, r2
 800263a:	011b      	lsls	r3, r3, #4
 800263c:	1a9b      	subs	r3, r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	440b      	add	r3, r1
 8002642:	331b      	adds	r3, #27
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2b01      	cmp	r3, #1
 8002648:	f040 81ce 	bne.w	80029e8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800264c:	78fa      	ldrb	r2, [r7, #3]
 800264e:	6879      	ldr	r1, [r7, #4]
 8002650:	4613      	mov	r3, r2
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	1a9b      	subs	r3, r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	440b      	add	r3, r1
 800265a:	3326      	adds	r3, #38	@ 0x26
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	2b03      	cmp	r3, #3
 8002660:	d16b      	bne.n	800273a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002662:	78fa      	ldrb	r2, [r7, #3]
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	4613      	mov	r3, r2
 8002668:	011b      	lsls	r3, r3, #4
 800266a:	1a9b      	subs	r3, r3, r2
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	440b      	add	r3, r1
 8002670:	3348      	adds	r3, #72	@ 0x48
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	1c59      	adds	r1, r3, #1
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	011b      	lsls	r3, r3, #4
 800267c:	1a9b      	subs	r3, r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4403      	add	r3, r0
 8002682:	3348      	adds	r3, #72	@ 0x48
 8002684:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002686:	78fa      	ldrb	r2, [r7, #3]
 8002688:	6879      	ldr	r1, [r7, #4]
 800268a:	4613      	mov	r3, r2
 800268c:	011b      	lsls	r3, r3, #4
 800268e:	1a9b      	subs	r3, r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	440b      	add	r3, r1
 8002694:	3348      	adds	r3, #72	@ 0x48
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b02      	cmp	r3, #2
 800269a:	d943      	bls.n	8002724 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800269c:	78fa      	ldrb	r2, [r7, #3]
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	4613      	mov	r3, r2
 80026a2:	011b      	lsls	r3, r3, #4
 80026a4:	1a9b      	subs	r3, r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	3348      	adds	r3, #72	@ 0x48
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80026b0:	78fa      	ldrb	r2, [r7, #3]
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	4613      	mov	r3, r2
 80026b6:	011b      	lsls	r3, r3, #4
 80026b8:	1a9b      	subs	r3, r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	331b      	adds	r3, #27
 80026c0:	2200      	movs	r2, #0
 80026c2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80026c4:	78fa      	ldrb	r2, [r7, #3]
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	4613      	mov	r3, r2
 80026ca:	011b      	lsls	r3, r3, #4
 80026cc:	1a9b      	subs	r3, r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	440b      	add	r3, r1
 80026d2:	3344      	adds	r3, #68	@ 0x44
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d809      	bhi.n	80026ee <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80026da:	78fa      	ldrb	r2, [r7, #3]
 80026dc:	6879      	ldr	r1, [r7, #4]
 80026de:	4613      	mov	r3, r2
 80026e0:	011b      	lsls	r3, r3, #4
 80026e2:	1a9b      	subs	r3, r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	440b      	add	r3, r1
 80026e8:	331c      	adds	r3, #28
 80026ea:	2201      	movs	r2, #1
 80026ec:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80026ee:	78fb      	ldrb	r3, [r7, #3]
 80026f0:	015a      	lsls	r2, r3, #5
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	4413      	add	r3, r2
 80026f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	78fa      	ldrb	r2, [r7, #3]
 80026fe:	0151      	lsls	r1, r2, #5
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	440a      	add	r2, r1
 8002704:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002708:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800270c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800270e:	78fa      	ldrb	r2, [r7, #3]
 8002710:	6879      	ldr	r1, [r7, #4]
 8002712:	4613      	mov	r3, r2
 8002714:	011b      	lsls	r3, r3, #4
 8002716:	1a9b      	subs	r3, r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	440b      	add	r3, r1
 800271c:	334c      	adds	r3, #76	@ 0x4c
 800271e:	2204      	movs	r2, #4
 8002720:	701a      	strb	r2, [r3, #0]
 8002722:	e014      	b.n	800274e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002724:	78fa      	ldrb	r2, [r7, #3]
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	4613      	mov	r3, r2
 800272a:	011b      	lsls	r3, r3, #4
 800272c:	1a9b      	subs	r3, r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	440b      	add	r3, r1
 8002732:	334c      	adds	r3, #76	@ 0x4c
 8002734:	2202      	movs	r2, #2
 8002736:	701a      	strb	r2, [r3, #0]
 8002738:	e009      	b.n	800274e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800273a:	78fa      	ldrb	r2, [r7, #3]
 800273c:	6879      	ldr	r1, [r7, #4]
 800273e:	4613      	mov	r3, r2
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	1a9b      	subs	r3, r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	440b      	add	r3, r1
 8002748:	334c      	adds	r3, #76	@ 0x4c
 800274a:	2202      	movs	r2, #2
 800274c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800274e:	78fa      	ldrb	r2, [r7, #3]
 8002750:	6879      	ldr	r1, [r7, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	011b      	lsls	r3, r3, #4
 8002756:	1a9b      	subs	r3, r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	440b      	add	r3, r1
 800275c:	3326      	adds	r3, #38	@ 0x26
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00b      	beq.n	800277c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002764:	78fa      	ldrb	r2, [r7, #3]
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	011b      	lsls	r3, r3, #4
 800276c:	1a9b      	subs	r3, r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	440b      	add	r3, r1
 8002772:	3326      	adds	r3, #38	@ 0x26
 8002774:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002776:	2b02      	cmp	r3, #2
 8002778:	f040 8136 	bne.w	80029e8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800277c:	78fb      	ldrb	r3, [r7, #3]
 800277e:	015a      	lsls	r2, r3, #5
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	4413      	add	r3, r2
 8002784:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002792:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800279a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800279c:	78fb      	ldrb	r3, [r7, #3]
 800279e:	015a      	lsls	r2, r3, #5
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4413      	add	r3, r2
 80027a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027a8:	461a      	mov	r2, r3
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6013      	str	r3, [r2, #0]
 80027ae:	e11b      	b.n	80029e8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80027b0:	78fa      	ldrb	r2, [r7, #3]
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	4613      	mov	r3, r2
 80027b6:	011b      	lsls	r3, r3, #4
 80027b8:	1a9b      	subs	r3, r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	334d      	adds	r3, #77	@ 0x4d
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	2b03      	cmp	r3, #3
 80027c4:	f040 8081 	bne.w	80028ca <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027c8:	78fa      	ldrb	r2, [r7, #3]
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	4613      	mov	r3, r2
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	1a9b      	subs	r3, r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	440b      	add	r3, r1
 80027d6:	334d      	adds	r3, #77	@ 0x4d
 80027d8:	2202      	movs	r2, #2
 80027da:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80027dc:	78fa      	ldrb	r2, [r7, #3]
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	011b      	lsls	r3, r3, #4
 80027e4:	1a9b      	subs	r3, r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	440b      	add	r3, r1
 80027ea:	331b      	adds	r3, #27
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	f040 80fa 	bne.w	80029e8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027f4:	78fa      	ldrb	r2, [r7, #3]
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	011b      	lsls	r3, r3, #4
 80027fc:	1a9b      	subs	r3, r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	334c      	adds	r3, #76	@ 0x4c
 8002804:	2202      	movs	r2, #2
 8002806:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002808:	78fb      	ldrb	r3, [r7, #3]
 800280a:	015a      	lsls	r2, r3, #5
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	4413      	add	r3, r2
 8002810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	78fa      	ldrb	r2, [r7, #3]
 8002818:	0151      	lsls	r1, r2, #5
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	440a      	add	r2, r1
 800281e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002822:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002826:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002828:	78fb      	ldrb	r3, [r7, #3]
 800282a:	015a      	lsls	r2, r3, #5
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	4413      	add	r3, r2
 8002830:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	78fa      	ldrb	r2, [r7, #3]
 8002838:	0151      	lsls	r1, r2, #5
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	440a      	add	r2, r1
 800283e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002846:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002848:	78fb      	ldrb	r3, [r7, #3]
 800284a:	015a      	lsls	r2, r3, #5
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	4413      	add	r3, r2
 8002850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	78fa      	ldrb	r2, [r7, #3]
 8002858:	0151      	lsls	r1, r2, #5
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	440a      	add	r2, r1
 800285e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002862:	f023 0320 	bic.w	r3, r3, #32
 8002866:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002868:	78fa      	ldrb	r2, [r7, #3]
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	4613      	mov	r3, r2
 800286e:	011b      	lsls	r3, r3, #4
 8002870:	1a9b      	subs	r3, r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	440b      	add	r3, r1
 8002876:	3326      	adds	r3, #38	@ 0x26
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00b      	beq.n	8002896 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800287e:	78fa      	ldrb	r2, [r7, #3]
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	4613      	mov	r3, r2
 8002884:	011b      	lsls	r3, r3, #4
 8002886:	1a9b      	subs	r3, r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	440b      	add	r3, r1
 800288c:	3326      	adds	r3, #38	@ 0x26
 800288e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002890:	2b02      	cmp	r3, #2
 8002892:	f040 80a9 	bne.w	80029e8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002896:	78fb      	ldrb	r3, [r7, #3]
 8002898:	015a      	lsls	r2, r3, #5
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	4413      	add	r3, r2
 800289e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80028ac:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028b4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80028b6:	78fb      	ldrb	r3, [r7, #3]
 80028b8:	015a      	lsls	r2, r3, #5
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	4413      	add	r3, r2
 80028be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028c2:	461a      	mov	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6013      	str	r3, [r2, #0]
 80028c8:	e08e      	b.n	80029e8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80028ca:	78fa      	ldrb	r2, [r7, #3]
 80028cc:	6879      	ldr	r1, [r7, #4]
 80028ce:	4613      	mov	r3, r2
 80028d0:	011b      	lsls	r3, r3, #4
 80028d2:	1a9b      	subs	r3, r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	440b      	add	r3, r1
 80028d8:	334d      	adds	r3, #77	@ 0x4d
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	2b04      	cmp	r3, #4
 80028de:	d143      	bne.n	8002968 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028e0:	78fa      	ldrb	r2, [r7, #3]
 80028e2:	6879      	ldr	r1, [r7, #4]
 80028e4:	4613      	mov	r3, r2
 80028e6:	011b      	lsls	r3, r3, #4
 80028e8:	1a9b      	subs	r3, r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	440b      	add	r3, r1
 80028ee:	334d      	adds	r3, #77	@ 0x4d
 80028f0:	2202      	movs	r2, #2
 80028f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80028f4:	78fa      	ldrb	r2, [r7, #3]
 80028f6:	6879      	ldr	r1, [r7, #4]
 80028f8:	4613      	mov	r3, r2
 80028fa:	011b      	lsls	r3, r3, #4
 80028fc:	1a9b      	subs	r3, r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	440b      	add	r3, r1
 8002902:	334c      	adds	r3, #76	@ 0x4c
 8002904:	2202      	movs	r2, #2
 8002906:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002908:	78fa      	ldrb	r2, [r7, #3]
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	4613      	mov	r3, r2
 800290e:	011b      	lsls	r3, r3, #4
 8002910:	1a9b      	subs	r3, r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	440b      	add	r3, r1
 8002916:	3326      	adds	r3, #38	@ 0x26
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00a      	beq.n	8002934 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800291e:	78fa      	ldrb	r2, [r7, #3]
 8002920:	6879      	ldr	r1, [r7, #4]
 8002922:	4613      	mov	r3, r2
 8002924:	011b      	lsls	r3, r3, #4
 8002926:	1a9b      	subs	r3, r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	440b      	add	r3, r1
 800292c:	3326      	adds	r3, #38	@ 0x26
 800292e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002930:	2b02      	cmp	r3, #2
 8002932:	d159      	bne.n	80029e8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002934:	78fb      	ldrb	r3, [r7, #3]
 8002936:	015a      	lsls	r2, r3, #5
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	4413      	add	r3, r2
 800293c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800294a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002952:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002954:	78fb      	ldrb	r3, [r7, #3]
 8002956:	015a      	lsls	r2, r3, #5
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4413      	add	r3, r2
 800295c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002960:	461a      	mov	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6013      	str	r3, [r2, #0]
 8002966:	e03f      	b.n	80029e8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002968:	78fa      	ldrb	r2, [r7, #3]
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	011b      	lsls	r3, r3, #4
 8002970:	1a9b      	subs	r3, r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	440b      	add	r3, r1
 8002976:	334d      	adds	r3, #77	@ 0x4d
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b08      	cmp	r3, #8
 800297c:	d126      	bne.n	80029cc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800297e:	78fa      	ldrb	r2, [r7, #3]
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	1a9b      	subs	r3, r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	440b      	add	r3, r1
 800298c:	334d      	adds	r3, #77	@ 0x4d
 800298e:	2202      	movs	r2, #2
 8002990:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002992:	78fa      	ldrb	r2, [r7, #3]
 8002994:	6879      	ldr	r1, [r7, #4]
 8002996:	4613      	mov	r3, r2
 8002998:	011b      	lsls	r3, r3, #4
 800299a:	1a9b      	subs	r3, r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	440b      	add	r3, r1
 80029a0:	3344      	adds	r3, #68	@ 0x44
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	1c59      	adds	r1, r3, #1
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	011b      	lsls	r3, r3, #4
 80029ac:	1a9b      	subs	r3, r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	4403      	add	r3, r0
 80029b2:	3344      	adds	r3, #68	@ 0x44
 80029b4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80029b6:	78fa      	ldrb	r2, [r7, #3]
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	4613      	mov	r3, r2
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	1a9b      	subs	r3, r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	334c      	adds	r3, #76	@ 0x4c
 80029c6:	2204      	movs	r2, #4
 80029c8:	701a      	strb	r2, [r3, #0]
 80029ca:	e00d      	b.n	80029e8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	334d      	adds	r3, #77	@ 0x4d
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	2b02      	cmp	r3, #2
 80029e0:	f000 8100 	beq.w	8002be4 <HCD_HC_IN_IRQHandler+0xcca>
 80029e4:	e000      	b.n	80029e8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80029e6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80029e8:	78fa      	ldrb	r2, [r7, #3]
 80029ea:	6879      	ldr	r1, [r7, #4]
 80029ec:	4613      	mov	r3, r2
 80029ee:	011b      	lsls	r3, r3, #4
 80029f0:	1a9b      	subs	r3, r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	440b      	add	r3, r1
 80029f6:	334c      	adds	r3, #76	@ 0x4c
 80029f8:	781a      	ldrb	r2, [r3, #0]
 80029fa:	78fb      	ldrb	r3, [r7, #3]
 80029fc:	4619      	mov	r1, r3
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f006 fa86 	bl	8008f10 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002a04:	e0ef      	b.n	8002be6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	78fa      	ldrb	r2, [r7, #3]
 8002a0c:	4611      	mov	r1, r2
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f003 f981 	bl	8005d16 <USB_ReadChInterrupts>
 8002a14:	4603      	mov	r3, r0
 8002a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a1a:	2b40      	cmp	r3, #64	@ 0x40
 8002a1c:	d12f      	bne.n	8002a7e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002a1e:	78fb      	ldrb	r3, [r7, #3]
 8002a20:	015a      	lsls	r2, r3, #5
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	4413      	add	r3, r2
 8002a26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	2340      	movs	r3, #64	@ 0x40
 8002a2e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002a30:	78fa      	ldrb	r2, [r7, #3]
 8002a32:	6879      	ldr	r1, [r7, #4]
 8002a34:	4613      	mov	r3, r2
 8002a36:	011b      	lsls	r3, r3, #4
 8002a38:	1a9b      	subs	r3, r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	334d      	adds	r3, #77	@ 0x4d
 8002a40:	2205      	movs	r2, #5
 8002a42:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002a44:	78fa      	ldrb	r2, [r7, #3]
 8002a46:	6879      	ldr	r1, [r7, #4]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	011b      	lsls	r3, r3, #4
 8002a4c:	1a9b      	subs	r3, r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	440b      	add	r3, r1
 8002a52:	331a      	adds	r3, #26
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d109      	bne.n	8002a6e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a5a:	78fa      	ldrb	r2, [r7, #3]
 8002a5c:	6879      	ldr	r1, [r7, #4]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	011b      	lsls	r3, r3, #4
 8002a62:	1a9b      	subs	r3, r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	440b      	add	r3, r1
 8002a68:	3344      	adds	r3, #68	@ 0x44
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	78fa      	ldrb	r2, [r7, #3]
 8002a74:	4611      	mov	r1, r2
 8002a76:	4618      	mov	r0, r3
 8002a78:	f003 fef1 	bl	800685e <USB_HC_Halt>
 8002a7c:	e0b3      	b.n	8002be6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	78fa      	ldrb	r2, [r7, #3]
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f003 f945 	bl	8005d16 <USB_ReadChInterrupts>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	f003 0310 	and.w	r3, r3, #16
 8002a92:	2b10      	cmp	r3, #16
 8002a94:	f040 80a7 	bne.w	8002be6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002a98:	78fa      	ldrb	r2, [r7, #3]
 8002a9a:	6879      	ldr	r1, [r7, #4]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	011b      	lsls	r3, r3, #4
 8002aa0:	1a9b      	subs	r3, r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	440b      	add	r3, r1
 8002aa6:	3326      	adds	r3, #38	@ 0x26
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d11b      	bne.n	8002ae6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002aae:	78fa      	ldrb	r2, [r7, #3]
 8002ab0:	6879      	ldr	r1, [r7, #4]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	1a9b      	subs	r3, r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	440b      	add	r3, r1
 8002abc:	3344      	adds	r3, #68	@ 0x44
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002ac2:	78fa      	ldrb	r2, [r7, #3]
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	011b      	lsls	r3, r3, #4
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	334d      	adds	r3, #77	@ 0x4d
 8002ad2:	2204      	movs	r2, #4
 8002ad4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	78fa      	ldrb	r2, [r7, #3]
 8002adc:	4611      	mov	r1, r2
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f003 febd 	bl	800685e <USB_HC_Halt>
 8002ae4:	e03f      	b.n	8002b66 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ae6:	78fa      	ldrb	r2, [r7, #3]
 8002ae8:	6879      	ldr	r1, [r7, #4]
 8002aea:	4613      	mov	r3, r2
 8002aec:	011b      	lsls	r3, r3, #4
 8002aee:	1a9b      	subs	r3, r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	440b      	add	r3, r1
 8002af4:	3326      	adds	r3, #38	@ 0x26
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00a      	beq.n	8002b12 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002afc:	78fa      	ldrb	r2, [r7, #3]
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	4613      	mov	r3, r2
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	1a9b      	subs	r3, r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	440b      	add	r3, r1
 8002b0a:	3326      	adds	r3, #38	@ 0x26
 8002b0c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d129      	bne.n	8002b66 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b12:	78fa      	ldrb	r2, [r7, #3]
 8002b14:	6879      	ldr	r1, [r7, #4]
 8002b16:	4613      	mov	r3, r2
 8002b18:	011b      	lsls	r3, r3, #4
 8002b1a:	1a9b      	subs	r3, r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	440b      	add	r3, r1
 8002b20:	3344      	adds	r3, #68	@ 0x44
 8002b22:	2200      	movs	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	799b      	ldrb	r3, [r3, #6]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00a      	beq.n	8002b44 <HCD_HC_IN_IRQHandler+0xc2a>
 8002b2e:	78fa      	ldrb	r2, [r7, #3]
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	011b      	lsls	r3, r3, #4
 8002b36:	1a9b      	subs	r3, r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	331b      	adds	r3, #27
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d110      	bne.n	8002b66 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002b44:	78fa      	ldrb	r2, [r7, #3]
 8002b46:	6879      	ldr	r1, [r7, #4]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	011b      	lsls	r3, r3, #4
 8002b4c:	1a9b      	subs	r3, r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	440b      	add	r3, r1
 8002b52:	334d      	adds	r3, #77	@ 0x4d
 8002b54:	2204      	movs	r2, #4
 8002b56:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	78fa      	ldrb	r2, [r7, #3]
 8002b5e:	4611      	mov	r1, r2
 8002b60:	4618      	mov	r0, r3
 8002b62:	f003 fe7c 	bl	800685e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002b66:	78fa      	ldrb	r2, [r7, #3]
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	011b      	lsls	r3, r3, #4
 8002b6e:	1a9b      	subs	r3, r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	440b      	add	r3, r1
 8002b74:	331b      	adds	r3, #27
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d129      	bne.n	8002bd0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002b7c:	78fa      	ldrb	r2, [r7, #3]
 8002b7e:	6879      	ldr	r1, [r7, #4]
 8002b80:	4613      	mov	r3, r2
 8002b82:	011b      	lsls	r3, r3, #4
 8002b84:	1a9b      	subs	r3, r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	331b      	adds	r3, #27
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002b90:	78fb      	ldrb	r3, [r7, #3]
 8002b92:	015a      	lsls	r2, r3, #5
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	4413      	add	r3, r2
 8002b98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	78fa      	ldrb	r2, [r7, #3]
 8002ba0:	0151      	lsls	r1, r2, #5
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	440a      	add	r2, r1
 8002ba6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002baa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bae:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002bb0:	78fb      	ldrb	r3, [r7, #3]
 8002bb2:	015a      	lsls	r2, r3, #5
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	78fa      	ldrb	r2, [r7, #3]
 8002bc0:	0151      	lsls	r1, r2, #5
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	440a      	add	r2, r1
 8002bc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002bca:	f043 0320 	orr.w	r3, r3, #32
 8002bce:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002bd0:	78fb      	ldrb	r3, [r7, #3]
 8002bd2:	015a      	lsls	r2, r3, #5
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bdc:	461a      	mov	r2, r3
 8002bde:	2310      	movs	r3, #16
 8002be0:	6093      	str	r3, [r2, #8]
 8002be2:	e000      	b.n	8002be6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002be4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002be6:	3718      	adds	r7, #24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	78fa      	ldrb	r2, [r7, #3]
 8002c08:	4611      	mov	r1, r2
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f003 f883 	bl	8005d16 <USB_ReadChInterrupts>
 8002c10:	4603      	mov	r3, r0
 8002c12:	f003 0304 	and.w	r3, r3, #4
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	d11b      	bne.n	8002c52 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002c1a:	78fb      	ldrb	r3, [r7, #3]
 8002c1c:	015a      	lsls	r2, r3, #5
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	4413      	add	r3, r2
 8002c22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c26:	461a      	mov	r2, r3
 8002c28:	2304      	movs	r3, #4
 8002c2a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002c2c:	78fa      	ldrb	r2, [r7, #3]
 8002c2e:	6879      	ldr	r1, [r7, #4]
 8002c30:	4613      	mov	r3, r2
 8002c32:	011b      	lsls	r3, r3, #4
 8002c34:	1a9b      	subs	r3, r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	334d      	adds	r3, #77	@ 0x4d
 8002c3c:	2207      	movs	r2, #7
 8002c3e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	78fa      	ldrb	r2, [r7, #3]
 8002c46:	4611      	mov	r1, r2
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f003 fe08 	bl	800685e <USB_HC_Halt>
 8002c4e:	f000 bc89 	b.w	8003564 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	78fa      	ldrb	r2, [r7, #3]
 8002c58:	4611      	mov	r1, r2
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f003 f85b 	bl	8005d16 <USB_ReadChInterrupts>
 8002c60:	4603      	mov	r3, r0
 8002c62:	f003 0320 	and.w	r3, r3, #32
 8002c66:	2b20      	cmp	r3, #32
 8002c68:	f040 8082 	bne.w	8002d70 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002c6c:	78fb      	ldrb	r3, [r7, #3]
 8002c6e:	015a      	lsls	r2, r3, #5
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	4413      	add	r3, r2
 8002c74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c78:	461a      	mov	r2, r3
 8002c7a:	2320      	movs	r3, #32
 8002c7c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002c7e:	78fa      	ldrb	r2, [r7, #3]
 8002c80:	6879      	ldr	r1, [r7, #4]
 8002c82:	4613      	mov	r3, r2
 8002c84:	011b      	lsls	r3, r3, #4
 8002c86:	1a9b      	subs	r3, r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	440b      	add	r3, r1
 8002c8c:	3319      	adds	r3, #25
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d124      	bne.n	8002cde <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002c94:	78fa      	ldrb	r2, [r7, #3]
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	011b      	lsls	r3, r3, #4
 8002c9c:	1a9b      	subs	r3, r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	440b      	add	r3, r1
 8002ca2:	3319      	adds	r3, #25
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ca8:	78fa      	ldrb	r2, [r7, #3]
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	4613      	mov	r3, r2
 8002cae:	011b      	lsls	r3, r3, #4
 8002cb0:	1a9b      	subs	r3, r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	334c      	adds	r3, #76	@ 0x4c
 8002cb8:	2202      	movs	r2, #2
 8002cba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002cbc:	78fa      	ldrb	r2, [r7, #3]
 8002cbe:	6879      	ldr	r1, [r7, #4]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	011b      	lsls	r3, r3, #4
 8002cc4:	1a9b      	subs	r3, r3, r2
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	440b      	add	r3, r1
 8002cca:	334d      	adds	r3, #77	@ 0x4d
 8002ccc:	2203      	movs	r2, #3
 8002cce:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	78fa      	ldrb	r2, [r7, #3]
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f003 fdc0 	bl	800685e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002cde:	78fa      	ldrb	r2, [r7, #3]
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	1a9b      	subs	r3, r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	440b      	add	r3, r1
 8002cec:	331a      	adds	r3, #26
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	f040 8437 	bne.w	8003564 <HCD_HC_OUT_IRQHandler+0x978>
 8002cf6:	78fa      	ldrb	r2, [r7, #3]
 8002cf8:	6879      	ldr	r1, [r7, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	1a9b      	subs	r3, r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	440b      	add	r3, r1
 8002d04:	331b      	adds	r3, #27
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f040 842b 	bne.w	8003564 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002d0e:	78fa      	ldrb	r2, [r7, #3]
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	4613      	mov	r3, r2
 8002d14:	011b      	lsls	r3, r3, #4
 8002d16:	1a9b      	subs	r3, r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	440b      	add	r3, r1
 8002d1c:	3326      	adds	r3, #38	@ 0x26
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d009      	beq.n	8002d38 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002d24:	78fa      	ldrb	r2, [r7, #3]
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	011b      	lsls	r3, r3, #4
 8002d2c:	1a9b      	subs	r3, r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	440b      	add	r3, r1
 8002d32:	331b      	adds	r3, #27
 8002d34:	2201      	movs	r2, #1
 8002d36:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002d38:	78fa      	ldrb	r2, [r7, #3]
 8002d3a:	6879      	ldr	r1, [r7, #4]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	011b      	lsls	r3, r3, #4
 8002d40:	1a9b      	subs	r3, r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	334d      	adds	r3, #77	@ 0x4d
 8002d48:	2203      	movs	r2, #3
 8002d4a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	78fa      	ldrb	r2, [r7, #3]
 8002d52:	4611      	mov	r1, r2
 8002d54:	4618      	mov	r0, r3
 8002d56:	f003 fd82 	bl	800685e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002d5a:	78fa      	ldrb	r2, [r7, #3]
 8002d5c:	6879      	ldr	r1, [r7, #4]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	011b      	lsls	r3, r3, #4
 8002d62:	1a9b      	subs	r3, r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	440b      	add	r3, r1
 8002d68:	3344      	adds	r3, #68	@ 0x44
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	601a      	str	r2, [r3, #0]
 8002d6e:	e3f9      	b.n	8003564 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	78fa      	ldrb	r2, [r7, #3]
 8002d76:	4611      	mov	r1, r2
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f002 ffcc 	bl	8005d16 <USB_ReadChInterrupts>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d88:	d111      	bne.n	8002dae <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002d8a:	78fb      	ldrb	r3, [r7, #3]
 8002d8c:	015a      	lsls	r2, r3, #5
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	4413      	add	r3, r2
 8002d92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d96:	461a      	mov	r2, r3
 8002d98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d9c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	78fa      	ldrb	r2, [r7, #3]
 8002da4:	4611      	mov	r1, r2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f003 fd59 	bl	800685e <USB_HC_Halt>
 8002dac:	e3da      	b.n	8003564 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	78fa      	ldrb	r2, [r7, #3]
 8002db4:	4611      	mov	r1, r2
 8002db6:	4618      	mov	r0, r3
 8002db8:	f002 ffad 	bl	8005d16 <USB_ReadChInterrupts>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d168      	bne.n	8002e98 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002dc6:	78fa      	ldrb	r2, [r7, #3]
 8002dc8:	6879      	ldr	r1, [r7, #4]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	011b      	lsls	r3, r3, #4
 8002dce:	1a9b      	subs	r3, r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	3344      	adds	r3, #68	@ 0x44
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	78fa      	ldrb	r2, [r7, #3]
 8002de0:	4611      	mov	r1, r2
 8002de2:	4618      	mov	r0, r3
 8002de4:	f002 ff97 	bl	8005d16 <USB_ReadChInterrupts>
 8002de8:	4603      	mov	r3, r0
 8002dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dee:	2b40      	cmp	r3, #64	@ 0x40
 8002df0:	d112      	bne.n	8002e18 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002df2:	78fa      	ldrb	r2, [r7, #3]
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	1a9b      	subs	r3, r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	440b      	add	r3, r1
 8002e00:	3319      	adds	r3, #25
 8002e02:	2201      	movs	r2, #1
 8002e04:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002e06:	78fb      	ldrb	r3, [r7, #3]
 8002e08:	015a      	lsls	r2, r3, #5
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e12:	461a      	mov	r2, r3
 8002e14:	2340      	movs	r3, #64	@ 0x40
 8002e16:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002e18:	78fa      	ldrb	r2, [r7, #3]
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	1a9b      	subs	r3, r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	331b      	adds	r3, #27
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d019      	beq.n	8002e62 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002e2e:	78fa      	ldrb	r2, [r7, #3]
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	011b      	lsls	r3, r3, #4
 8002e36:	1a9b      	subs	r3, r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	331b      	adds	r3, #27
 8002e3e:	2200      	movs	r2, #0
 8002e40:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002e42:	78fb      	ldrb	r3, [r7, #3]
 8002e44:	015a      	lsls	r2, r3, #5
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	4413      	add	r3, r2
 8002e4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	0151      	lsls	r1, r2, #5
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	440a      	add	r2, r1
 8002e58:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e60:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002e62:	78fb      	ldrb	r3, [r7, #3]
 8002e64:	015a      	lsls	r2, r3, #5
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	4413      	add	r3, r2
 8002e6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e6e:	461a      	mov	r2, r3
 8002e70:	2301      	movs	r3, #1
 8002e72:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002e74:	78fa      	ldrb	r2, [r7, #3]
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	1a9b      	subs	r3, r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	334d      	adds	r3, #77	@ 0x4d
 8002e84:	2201      	movs	r2, #1
 8002e86:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	78fa      	ldrb	r2, [r7, #3]
 8002e8e:	4611      	mov	r1, r2
 8002e90:	4618      	mov	r0, r3
 8002e92:	f003 fce4 	bl	800685e <USB_HC_Halt>
 8002e96:	e365      	b.n	8003564 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	78fa      	ldrb	r2, [r7, #3]
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f002 ff38 	bl	8005d16 <USB_ReadChInterrupts>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eac:	2b40      	cmp	r3, #64	@ 0x40
 8002eae:	d139      	bne.n	8002f24 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002eb0:	78fa      	ldrb	r2, [r7, #3]
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	011b      	lsls	r3, r3, #4
 8002eb8:	1a9b      	subs	r3, r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	440b      	add	r3, r1
 8002ebe:	334d      	adds	r3, #77	@ 0x4d
 8002ec0:	2205      	movs	r2, #5
 8002ec2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002ec4:	78fa      	ldrb	r2, [r7, #3]
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	011b      	lsls	r3, r3, #4
 8002ecc:	1a9b      	subs	r3, r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	331a      	adds	r3, #26
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d109      	bne.n	8002eee <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002eda:	78fa      	ldrb	r2, [r7, #3]
 8002edc:	6879      	ldr	r1, [r7, #4]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	011b      	lsls	r3, r3, #4
 8002ee2:	1a9b      	subs	r3, r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	440b      	add	r3, r1
 8002ee8:	3319      	adds	r3, #25
 8002eea:	2201      	movs	r2, #1
 8002eec:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002eee:	78fa      	ldrb	r2, [r7, #3]
 8002ef0:	6879      	ldr	r1, [r7, #4]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	011b      	lsls	r3, r3, #4
 8002ef6:	1a9b      	subs	r3, r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	440b      	add	r3, r1
 8002efc:	3344      	adds	r3, #68	@ 0x44
 8002efe:	2200      	movs	r2, #0
 8002f00:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	78fa      	ldrb	r2, [r7, #3]
 8002f08:	4611      	mov	r1, r2
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f003 fca7 	bl	800685e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002f10:	78fb      	ldrb	r3, [r7, #3]
 8002f12:	015a      	lsls	r2, r3, #5
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	4413      	add	r3, r2
 8002f18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	2340      	movs	r3, #64	@ 0x40
 8002f20:	6093      	str	r3, [r2, #8]
 8002f22:	e31f      	b.n	8003564 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	78fa      	ldrb	r2, [r7, #3]
 8002f2a:	4611      	mov	r1, r2
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f002 fef2 	bl	8005d16 <USB_ReadChInterrupts>
 8002f32:	4603      	mov	r3, r0
 8002f34:	f003 0308 	and.w	r3, r3, #8
 8002f38:	2b08      	cmp	r3, #8
 8002f3a:	d11a      	bne.n	8002f72 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002f3c:	78fb      	ldrb	r3, [r7, #3]
 8002f3e:	015a      	lsls	r2, r3, #5
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	4413      	add	r3, r2
 8002f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f48:	461a      	mov	r2, r3
 8002f4a:	2308      	movs	r3, #8
 8002f4c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	1a9b      	subs	r3, r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	334d      	adds	r3, #77	@ 0x4d
 8002f5e:	2206      	movs	r2, #6
 8002f60:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	78fa      	ldrb	r2, [r7, #3]
 8002f68:	4611      	mov	r1, r2
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f003 fc77 	bl	800685e <USB_HC_Halt>
 8002f70:	e2f8      	b.n	8003564 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	78fa      	ldrb	r2, [r7, #3]
 8002f78:	4611      	mov	r1, r2
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f002 fecb 	bl	8005d16 <USB_ReadChInterrupts>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f003 0310 	and.w	r3, r3, #16
 8002f86:	2b10      	cmp	r3, #16
 8002f88:	d144      	bne.n	8003014 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002f8a:	78fa      	ldrb	r2, [r7, #3]
 8002f8c:	6879      	ldr	r1, [r7, #4]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	011b      	lsls	r3, r3, #4
 8002f92:	1a9b      	subs	r3, r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	440b      	add	r3, r1
 8002f98:	3344      	adds	r3, #68	@ 0x44
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	1a9b      	subs	r3, r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	440b      	add	r3, r1
 8002fac:	334d      	adds	r3, #77	@ 0x4d
 8002fae:	2204      	movs	r2, #4
 8002fb0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002fb2:	78fa      	ldrb	r2, [r7, #3]
 8002fb4:	6879      	ldr	r1, [r7, #4]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	011b      	lsls	r3, r3, #4
 8002fba:	1a9b      	subs	r3, r3, r2
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	440b      	add	r3, r1
 8002fc0:	3319      	adds	r3, #25
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d114      	bne.n	8002ff2 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002fc8:	78fa      	ldrb	r2, [r7, #3]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	011b      	lsls	r3, r3, #4
 8002fd0:	1a9b      	subs	r3, r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	3318      	adds	r3, #24
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d109      	bne.n	8002ff2 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002fde:	78fa      	ldrb	r2, [r7, #3]
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	1a9b      	subs	r3, r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	440b      	add	r3, r1
 8002fec:	3319      	adds	r3, #25
 8002fee:	2201      	movs	r2, #1
 8002ff0:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	4611      	mov	r1, r2
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f003 fc2f 	bl	800685e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003000:	78fb      	ldrb	r3, [r7, #3]
 8003002:	015a      	lsls	r2, r3, #5
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	4413      	add	r3, r2
 8003008:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800300c:	461a      	mov	r2, r3
 800300e:	2310      	movs	r3, #16
 8003010:	6093      	str	r3, [r2, #8]
 8003012:	e2a7      	b.n	8003564 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	78fa      	ldrb	r2, [r7, #3]
 800301a:	4611      	mov	r1, r2
 800301c:	4618      	mov	r0, r3
 800301e:	f002 fe7a 	bl	8005d16 <USB_ReadChInterrupts>
 8003022:	4603      	mov	r3, r0
 8003024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003028:	2b80      	cmp	r3, #128	@ 0x80
 800302a:	f040 8083 	bne.w	8003134 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	799b      	ldrb	r3, [r3, #6]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d111      	bne.n	800305a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003036:	78fa      	ldrb	r2, [r7, #3]
 8003038:	6879      	ldr	r1, [r7, #4]
 800303a:	4613      	mov	r3, r2
 800303c:	011b      	lsls	r3, r3, #4
 800303e:	1a9b      	subs	r3, r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	440b      	add	r3, r1
 8003044:	334d      	adds	r3, #77	@ 0x4d
 8003046:	2207      	movs	r2, #7
 8003048:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	78fa      	ldrb	r2, [r7, #3]
 8003050:	4611      	mov	r1, r2
 8003052:	4618      	mov	r0, r3
 8003054:	f003 fc03 	bl	800685e <USB_HC_Halt>
 8003058:	e062      	b.n	8003120 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	1a9b      	subs	r3, r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	3344      	adds	r3, #68	@ 0x44
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	1c59      	adds	r1, r3, #1
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	4613      	mov	r3, r2
 8003072:	011b      	lsls	r3, r3, #4
 8003074:	1a9b      	subs	r3, r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	4403      	add	r3, r0
 800307a:	3344      	adds	r3, #68	@ 0x44
 800307c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800307e:	78fa      	ldrb	r2, [r7, #3]
 8003080:	6879      	ldr	r1, [r7, #4]
 8003082:	4613      	mov	r3, r2
 8003084:	011b      	lsls	r3, r3, #4
 8003086:	1a9b      	subs	r3, r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	440b      	add	r3, r1
 800308c:	3344      	adds	r3, #68	@ 0x44
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2b02      	cmp	r3, #2
 8003092:	d922      	bls.n	80030da <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003094:	78fa      	ldrb	r2, [r7, #3]
 8003096:	6879      	ldr	r1, [r7, #4]
 8003098:	4613      	mov	r3, r2
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	1a9b      	subs	r3, r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	3344      	adds	r3, #68	@ 0x44
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80030a8:	78fa      	ldrb	r2, [r7, #3]
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	4613      	mov	r3, r2
 80030ae:	011b      	lsls	r3, r3, #4
 80030b0:	1a9b      	subs	r3, r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	440b      	add	r3, r1
 80030b6:	334c      	adds	r3, #76	@ 0x4c
 80030b8:	2204      	movs	r2, #4
 80030ba:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80030bc:	78fa      	ldrb	r2, [r7, #3]
 80030be:	6879      	ldr	r1, [r7, #4]
 80030c0:	4613      	mov	r3, r2
 80030c2:	011b      	lsls	r3, r3, #4
 80030c4:	1a9b      	subs	r3, r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	440b      	add	r3, r1
 80030ca:	334c      	adds	r3, #76	@ 0x4c
 80030cc:	781a      	ldrb	r2, [r3, #0]
 80030ce:	78fb      	ldrb	r3, [r7, #3]
 80030d0:	4619      	mov	r1, r3
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f005 ff1c 	bl	8008f10 <HAL_HCD_HC_NotifyURBChange_Callback>
 80030d8:	e022      	b.n	8003120 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030da:	78fa      	ldrb	r2, [r7, #3]
 80030dc:	6879      	ldr	r1, [r7, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	011b      	lsls	r3, r3, #4
 80030e2:	1a9b      	subs	r3, r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	440b      	add	r3, r1
 80030e8:	334c      	adds	r3, #76	@ 0x4c
 80030ea:	2202      	movs	r2, #2
 80030ec:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80030ee:	78fb      	ldrb	r3, [r7, #3]
 80030f0:	015a      	lsls	r2, r3, #5
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	4413      	add	r3, r2
 80030f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003104:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800310c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800310e:	78fb      	ldrb	r3, [r7, #3]
 8003110:	015a      	lsls	r2, r3, #5
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	4413      	add	r3, r2
 8003116:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800311a:	461a      	mov	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003120:	78fb      	ldrb	r3, [r7, #3]
 8003122:	015a      	lsls	r2, r3, #5
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	4413      	add	r3, r2
 8003128:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800312c:	461a      	mov	r2, r3
 800312e:	2380      	movs	r3, #128	@ 0x80
 8003130:	6093      	str	r3, [r2, #8]
 8003132:	e217      	b.n	8003564 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	78fa      	ldrb	r2, [r7, #3]
 800313a:	4611      	mov	r1, r2
 800313c:	4618      	mov	r0, r3
 800313e:	f002 fdea 	bl	8005d16 <USB_ReadChInterrupts>
 8003142:	4603      	mov	r3, r0
 8003144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800314c:	d11b      	bne.n	8003186 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800314e:	78fa      	ldrb	r2, [r7, #3]
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	4613      	mov	r3, r2
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	1a9b      	subs	r3, r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	334d      	adds	r3, #77	@ 0x4d
 800315e:	2209      	movs	r2, #9
 8003160:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	78fa      	ldrb	r2, [r7, #3]
 8003168:	4611      	mov	r1, r2
 800316a:	4618      	mov	r0, r3
 800316c:	f003 fb77 	bl	800685e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003170:	78fb      	ldrb	r3, [r7, #3]
 8003172:	015a      	lsls	r2, r3, #5
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	4413      	add	r3, r2
 8003178:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800317c:	461a      	mov	r2, r3
 800317e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003182:	6093      	str	r3, [r2, #8]
 8003184:	e1ee      	b.n	8003564 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	78fa      	ldrb	r2, [r7, #3]
 800318c:	4611      	mov	r1, r2
 800318e:	4618      	mov	r0, r3
 8003190:	f002 fdc1 	bl	8005d16 <USB_ReadChInterrupts>
 8003194:	4603      	mov	r3, r0
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b02      	cmp	r3, #2
 800319c:	f040 81df 	bne.w	800355e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80031a0:	78fb      	ldrb	r3, [r7, #3]
 80031a2:	015a      	lsls	r2, r3, #5
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	4413      	add	r3, r2
 80031a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031ac:	461a      	mov	r2, r3
 80031ae:	2302      	movs	r3, #2
 80031b0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80031b2:	78fa      	ldrb	r2, [r7, #3]
 80031b4:	6879      	ldr	r1, [r7, #4]
 80031b6:	4613      	mov	r3, r2
 80031b8:	011b      	lsls	r3, r3, #4
 80031ba:	1a9b      	subs	r3, r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	440b      	add	r3, r1
 80031c0:	334d      	adds	r3, #77	@ 0x4d
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	f040 8093 	bne.w	80032f0 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031ca:	78fa      	ldrb	r2, [r7, #3]
 80031cc:	6879      	ldr	r1, [r7, #4]
 80031ce:	4613      	mov	r3, r2
 80031d0:	011b      	lsls	r3, r3, #4
 80031d2:	1a9b      	subs	r3, r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	440b      	add	r3, r1
 80031d8:	334d      	adds	r3, #77	@ 0x4d
 80031da:	2202      	movs	r2, #2
 80031dc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80031de:	78fa      	ldrb	r2, [r7, #3]
 80031e0:	6879      	ldr	r1, [r7, #4]
 80031e2:	4613      	mov	r3, r2
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	1a9b      	subs	r3, r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	440b      	add	r3, r1
 80031ec:	334c      	adds	r3, #76	@ 0x4c
 80031ee:	2201      	movs	r2, #1
 80031f0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80031f2:	78fa      	ldrb	r2, [r7, #3]
 80031f4:	6879      	ldr	r1, [r7, #4]
 80031f6:	4613      	mov	r3, r2
 80031f8:	011b      	lsls	r3, r3, #4
 80031fa:	1a9b      	subs	r3, r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	440b      	add	r3, r1
 8003200:	3326      	adds	r3, #38	@ 0x26
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	2b02      	cmp	r3, #2
 8003206:	d00b      	beq.n	8003220 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003208:	78fa      	ldrb	r2, [r7, #3]
 800320a:	6879      	ldr	r1, [r7, #4]
 800320c:	4613      	mov	r3, r2
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	1a9b      	subs	r3, r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	440b      	add	r3, r1
 8003216:	3326      	adds	r3, #38	@ 0x26
 8003218:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800321a:	2b03      	cmp	r3, #3
 800321c:	f040 8190 	bne.w	8003540 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	799b      	ldrb	r3, [r3, #6]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d115      	bne.n	8003254 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003228:	78fa      	ldrb	r2, [r7, #3]
 800322a:	6879      	ldr	r1, [r7, #4]
 800322c:	4613      	mov	r3, r2
 800322e:	011b      	lsls	r3, r3, #4
 8003230:	1a9b      	subs	r3, r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	440b      	add	r3, r1
 8003236:	333d      	adds	r3, #61	@ 0x3d
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	78fa      	ldrb	r2, [r7, #3]
 800323c:	f083 0301 	eor.w	r3, r3, #1
 8003240:	b2d8      	uxtb	r0, r3
 8003242:	6879      	ldr	r1, [r7, #4]
 8003244:	4613      	mov	r3, r2
 8003246:	011b      	lsls	r3, r3, #4
 8003248:	1a9b      	subs	r3, r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	440b      	add	r3, r1
 800324e:	333d      	adds	r3, #61	@ 0x3d
 8003250:	4602      	mov	r2, r0
 8003252:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	799b      	ldrb	r3, [r3, #6]
 8003258:	2b01      	cmp	r3, #1
 800325a:	f040 8171 	bne.w	8003540 <HCD_HC_OUT_IRQHandler+0x954>
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	3334      	adds	r3, #52	@ 0x34
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	f000 8165 	beq.w	8003540 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003276:	78fa      	ldrb	r2, [r7, #3]
 8003278:	6879      	ldr	r1, [r7, #4]
 800327a:	4613      	mov	r3, r2
 800327c:	011b      	lsls	r3, r3, #4
 800327e:	1a9b      	subs	r3, r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	440b      	add	r3, r1
 8003284:	3334      	adds	r3, #52	@ 0x34
 8003286:	6819      	ldr	r1, [r3, #0]
 8003288:	78fa      	ldrb	r2, [r7, #3]
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	4613      	mov	r3, r2
 800328e:	011b      	lsls	r3, r3, #4
 8003290:	1a9b      	subs	r3, r3, r2
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4403      	add	r3, r0
 8003296:	3328      	adds	r3, #40	@ 0x28
 8003298:	881b      	ldrh	r3, [r3, #0]
 800329a:	440b      	add	r3, r1
 800329c:	1e59      	subs	r1, r3, #1
 800329e:	78fa      	ldrb	r2, [r7, #3]
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	4613      	mov	r3, r2
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	1a9b      	subs	r3, r3, r2
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	4403      	add	r3, r0
 80032ac:	3328      	adds	r3, #40	@ 0x28
 80032ae:	881b      	ldrh	r3, [r3, #0]
 80032b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80032b4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 813f 	beq.w	8003540 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80032c2:	78fa      	ldrb	r2, [r7, #3]
 80032c4:	6879      	ldr	r1, [r7, #4]
 80032c6:	4613      	mov	r3, r2
 80032c8:	011b      	lsls	r3, r3, #4
 80032ca:	1a9b      	subs	r3, r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	440b      	add	r3, r1
 80032d0:	333d      	adds	r3, #61	@ 0x3d
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	78fa      	ldrb	r2, [r7, #3]
 80032d6:	f083 0301 	eor.w	r3, r3, #1
 80032da:	b2d8      	uxtb	r0, r3
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	011b      	lsls	r3, r3, #4
 80032e2:	1a9b      	subs	r3, r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	440b      	add	r3, r1
 80032e8:	333d      	adds	r3, #61	@ 0x3d
 80032ea:	4602      	mov	r2, r0
 80032ec:	701a      	strb	r2, [r3, #0]
 80032ee:	e127      	b.n	8003540 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80032f0:	78fa      	ldrb	r2, [r7, #3]
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	1a9b      	subs	r3, r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	334d      	adds	r3, #77	@ 0x4d
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	2b03      	cmp	r3, #3
 8003304:	d120      	bne.n	8003348 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003306:	78fa      	ldrb	r2, [r7, #3]
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	4613      	mov	r3, r2
 800330c:	011b      	lsls	r3, r3, #4
 800330e:	1a9b      	subs	r3, r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	440b      	add	r3, r1
 8003314:	334d      	adds	r3, #77	@ 0x4d
 8003316:	2202      	movs	r2, #2
 8003318:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800331a:	78fa      	ldrb	r2, [r7, #3]
 800331c:	6879      	ldr	r1, [r7, #4]
 800331e:	4613      	mov	r3, r2
 8003320:	011b      	lsls	r3, r3, #4
 8003322:	1a9b      	subs	r3, r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	440b      	add	r3, r1
 8003328:	331b      	adds	r3, #27
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	2b01      	cmp	r3, #1
 800332e:	f040 8107 	bne.w	8003540 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003332:	78fa      	ldrb	r2, [r7, #3]
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	4613      	mov	r3, r2
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	1a9b      	subs	r3, r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	440b      	add	r3, r1
 8003340:	334c      	adds	r3, #76	@ 0x4c
 8003342:	2202      	movs	r2, #2
 8003344:	701a      	strb	r2, [r3, #0]
 8003346:	e0fb      	b.n	8003540 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003348:	78fa      	ldrb	r2, [r7, #3]
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	4613      	mov	r3, r2
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	1a9b      	subs	r3, r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	440b      	add	r3, r1
 8003356:	334d      	adds	r3, #77	@ 0x4d
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	2b04      	cmp	r3, #4
 800335c:	d13a      	bne.n	80033d4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800335e:	78fa      	ldrb	r2, [r7, #3]
 8003360:	6879      	ldr	r1, [r7, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	011b      	lsls	r3, r3, #4
 8003366:	1a9b      	subs	r3, r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	440b      	add	r3, r1
 800336c:	334d      	adds	r3, #77	@ 0x4d
 800336e:	2202      	movs	r2, #2
 8003370:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003372:	78fa      	ldrb	r2, [r7, #3]
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	4613      	mov	r3, r2
 8003378:	011b      	lsls	r3, r3, #4
 800337a:	1a9b      	subs	r3, r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	440b      	add	r3, r1
 8003380:	334c      	adds	r3, #76	@ 0x4c
 8003382:	2202      	movs	r2, #2
 8003384:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003386:	78fa      	ldrb	r2, [r7, #3]
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	4613      	mov	r3, r2
 800338c:	011b      	lsls	r3, r3, #4
 800338e:	1a9b      	subs	r3, r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	440b      	add	r3, r1
 8003394:	331b      	adds	r3, #27
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	2b01      	cmp	r3, #1
 800339a:	f040 80d1 	bne.w	8003540 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800339e:	78fa      	ldrb	r2, [r7, #3]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	1a9b      	subs	r3, r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	331b      	adds	r3, #27
 80033ae:	2200      	movs	r2, #0
 80033b0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80033b2:	78fb      	ldrb	r3, [r7, #3]
 80033b4:	015a      	lsls	r2, r3, #5
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4413      	add	r3, r2
 80033ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	78fa      	ldrb	r2, [r7, #3]
 80033c2:	0151      	lsls	r1, r2, #5
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	440a      	add	r2, r1
 80033c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033d0:	6053      	str	r3, [r2, #4]
 80033d2:	e0b5      	b.n	8003540 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80033d4:	78fa      	ldrb	r2, [r7, #3]
 80033d6:	6879      	ldr	r1, [r7, #4]
 80033d8:	4613      	mov	r3, r2
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	1a9b      	subs	r3, r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	440b      	add	r3, r1
 80033e2:	334d      	adds	r3, #77	@ 0x4d
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	2b05      	cmp	r3, #5
 80033e8:	d114      	bne.n	8003414 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033ea:	78fa      	ldrb	r2, [r7, #3]
 80033ec:	6879      	ldr	r1, [r7, #4]
 80033ee:	4613      	mov	r3, r2
 80033f0:	011b      	lsls	r3, r3, #4
 80033f2:	1a9b      	subs	r3, r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	440b      	add	r3, r1
 80033f8:	334d      	adds	r3, #77	@ 0x4d
 80033fa:	2202      	movs	r2, #2
 80033fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80033fe:	78fa      	ldrb	r2, [r7, #3]
 8003400:	6879      	ldr	r1, [r7, #4]
 8003402:	4613      	mov	r3, r2
 8003404:	011b      	lsls	r3, r3, #4
 8003406:	1a9b      	subs	r3, r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	440b      	add	r3, r1
 800340c:	334c      	adds	r3, #76	@ 0x4c
 800340e:	2202      	movs	r2, #2
 8003410:	701a      	strb	r2, [r3, #0]
 8003412:	e095      	b.n	8003540 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003414:	78fa      	ldrb	r2, [r7, #3]
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	4613      	mov	r3, r2
 800341a:	011b      	lsls	r3, r3, #4
 800341c:	1a9b      	subs	r3, r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	334d      	adds	r3, #77	@ 0x4d
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	2b06      	cmp	r3, #6
 8003428:	d114      	bne.n	8003454 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800342a:	78fa      	ldrb	r2, [r7, #3]
 800342c:	6879      	ldr	r1, [r7, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	011b      	lsls	r3, r3, #4
 8003432:	1a9b      	subs	r3, r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	440b      	add	r3, r1
 8003438:	334d      	adds	r3, #77	@ 0x4d
 800343a:	2202      	movs	r2, #2
 800343c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	4613      	mov	r3, r2
 8003444:	011b      	lsls	r3, r3, #4
 8003446:	1a9b      	subs	r3, r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	440b      	add	r3, r1
 800344c:	334c      	adds	r3, #76	@ 0x4c
 800344e:	2205      	movs	r2, #5
 8003450:	701a      	strb	r2, [r3, #0]
 8003452:	e075      	b.n	8003540 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003454:	78fa      	ldrb	r2, [r7, #3]
 8003456:	6879      	ldr	r1, [r7, #4]
 8003458:	4613      	mov	r3, r2
 800345a:	011b      	lsls	r3, r3, #4
 800345c:	1a9b      	subs	r3, r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	334d      	adds	r3, #77	@ 0x4d
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	2b07      	cmp	r3, #7
 8003468:	d00a      	beq.n	8003480 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800346a:	78fa      	ldrb	r2, [r7, #3]
 800346c:	6879      	ldr	r1, [r7, #4]
 800346e:	4613      	mov	r3, r2
 8003470:	011b      	lsls	r3, r3, #4
 8003472:	1a9b      	subs	r3, r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	440b      	add	r3, r1
 8003478:	334d      	adds	r3, #77	@ 0x4d
 800347a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800347c:	2b09      	cmp	r3, #9
 800347e:	d170      	bne.n	8003562 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003480:	78fa      	ldrb	r2, [r7, #3]
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	4613      	mov	r3, r2
 8003486:	011b      	lsls	r3, r3, #4
 8003488:	1a9b      	subs	r3, r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	334d      	adds	r3, #77	@ 0x4d
 8003490:	2202      	movs	r2, #2
 8003492:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003494:	78fa      	ldrb	r2, [r7, #3]
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	4613      	mov	r3, r2
 800349a:	011b      	lsls	r3, r3, #4
 800349c:	1a9b      	subs	r3, r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	440b      	add	r3, r1
 80034a2:	3344      	adds	r3, #68	@ 0x44
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	1c59      	adds	r1, r3, #1
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	011b      	lsls	r3, r3, #4
 80034ae:	1a9b      	subs	r3, r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4403      	add	r3, r0
 80034b4:	3344      	adds	r3, #68	@ 0x44
 80034b6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034b8:	78fa      	ldrb	r2, [r7, #3]
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	011b      	lsls	r3, r3, #4
 80034c0:	1a9b      	subs	r3, r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	440b      	add	r3, r1
 80034c6:	3344      	adds	r3, #68	@ 0x44
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d914      	bls.n	80034f8 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80034ce:	78fa      	ldrb	r2, [r7, #3]
 80034d0:	6879      	ldr	r1, [r7, #4]
 80034d2:	4613      	mov	r3, r2
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	1a9b      	subs	r3, r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	440b      	add	r3, r1
 80034dc:	3344      	adds	r3, #68	@ 0x44
 80034de:	2200      	movs	r2, #0
 80034e0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80034e2:	78fa      	ldrb	r2, [r7, #3]
 80034e4:	6879      	ldr	r1, [r7, #4]
 80034e6:	4613      	mov	r3, r2
 80034e8:	011b      	lsls	r3, r3, #4
 80034ea:	1a9b      	subs	r3, r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	440b      	add	r3, r1
 80034f0:	334c      	adds	r3, #76	@ 0x4c
 80034f2:	2204      	movs	r2, #4
 80034f4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034f6:	e022      	b.n	800353e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80034f8:	78fa      	ldrb	r2, [r7, #3]
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	4613      	mov	r3, r2
 80034fe:	011b      	lsls	r3, r3, #4
 8003500:	1a9b      	subs	r3, r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	440b      	add	r3, r1
 8003506:	334c      	adds	r3, #76	@ 0x4c
 8003508:	2202      	movs	r2, #2
 800350a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800350c:	78fb      	ldrb	r3, [r7, #3]
 800350e:	015a      	lsls	r2, r3, #5
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	4413      	add	r3, r2
 8003514:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003522:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800352a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800352c:	78fb      	ldrb	r3, [r7, #3]
 800352e:	015a      	lsls	r2, r3, #5
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	4413      	add	r3, r2
 8003534:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003538:	461a      	mov	r2, r3
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800353e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003540:	78fa      	ldrb	r2, [r7, #3]
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	4613      	mov	r3, r2
 8003546:	011b      	lsls	r3, r3, #4
 8003548:	1a9b      	subs	r3, r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	440b      	add	r3, r1
 800354e:	334c      	adds	r3, #76	@ 0x4c
 8003550:	781a      	ldrb	r2, [r3, #0]
 8003552:	78fb      	ldrb	r3, [r7, #3]
 8003554:	4619      	mov	r1, r3
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f005 fcda 	bl	8008f10 <HAL_HCD_HC_NotifyURBChange_Callback>
 800355c:	e002      	b.n	8003564 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800355e:	bf00      	nop
 8003560:	e000      	b.n	8003564 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003562:	bf00      	nop
  }
}
 8003564:	3718      	adds	r7, #24
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}

0800356a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	b08a      	sub	sp, #40	@ 0x28
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f003 030f 	and.w	r3, r3, #15
 800358a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	0c5b      	lsrs	r3, r3, #17
 8003590:	f003 030f 	and.w	r3, r3, #15
 8003594:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	091b      	lsrs	r3, r3, #4
 800359a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800359e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d004      	beq.n	80035b0 <HCD_RXQLVL_IRQHandler+0x46>
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	2b05      	cmp	r3, #5
 80035aa:	f000 80b6 	beq.w	800371a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80035ae:	e0b7      	b.n	8003720 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 80b3 	beq.w	800371e <HCD_RXQLVL_IRQHandler+0x1b4>
 80035b8:	6879      	ldr	r1, [r7, #4]
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	4613      	mov	r3, r2
 80035be:	011b      	lsls	r3, r3, #4
 80035c0:	1a9b      	subs	r3, r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	440b      	add	r3, r1
 80035c6:	332c      	adds	r3, #44	@ 0x2c
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f000 80a7 	beq.w	800371e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80035d0:	6879      	ldr	r1, [r7, #4]
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	4613      	mov	r3, r2
 80035d6:	011b      	lsls	r3, r3, #4
 80035d8:	1a9b      	subs	r3, r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	3338      	adds	r3, #56	@ 0x38
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	18d1      	adds	r1, r2, r3
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	4613      	mov	r3, r2
 80035ec:	011b      	lsls	r3, r3, #4
 80035ee:	1a9b      	subs	r3, r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	4403      	add	r3, r0
 80035f4:	3334      	adds	r3, #52	@ 0x34
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4299      	cmp	r1, r3
 80035fa:	f200 8083 	bhi.w	8003704 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6818      	ldr	r0, [r3, #0]
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4613      	mov	r3, r2
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	1a9b      	subs	r3, r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	440b      	add	r3, r1
 8003610:	332c      	adds	r3, #44	@ 0x2c
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	b292      	uxth	r2, r2
 8003618:	4619      	mov	r1, r3
 800361a:	f002 fb11 	bl	8005c40 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800361e:	6879      	ldr	r1, [r7, #4]
 8003620:	69ba      	ldr	r2, [r7, #24]
 8003622:	4613      	mov	r3, r2
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	1a9b      	subs	r3, r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	440b      	add	r3, r1
 800362c:	332c      	adds	r3, #44	@ 0x2c
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	18d1      	adds	r1, r2, r3
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4613      	mov	r3, r2
 800363a:	011b      	lsls	r3, r3, #4
 800363c:	1a9b      	subs	r3, r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4403      	add	r3, r0
 8003642:	332c      	adds	r3, #44	@ 0x2c
 8003644:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003646:	6879      	ldr	r1, [r7, #4]
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4613      	mov	r3, r2
 800364c:	011b      	lsls	r3, r3, #4
 800364e:	1a9b      	subs	r3, r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	440b      	add	r3, r1
 8003654:	3338      	adds	r3, #56	@ 0x38
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	18d1      	adds	r1, r2, r3
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4613      	mov	r3, r2
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	1a9b      	subs	r3, r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	4403      	add	r3, r0
 800366a:	3338      	adds	r3, #56	@ 0x38
 800366c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	015a      	lsls	r2, r3, #5
 8003672:	6a3b      	ldr	r3, [r7, #32]
 8003674:	4413      	add	r3, r2
 8003676:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	0cdb      	lsrs	r3, r3, #19
 800367e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003682:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	4613      	mov	r3, r2
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	1a9b      	subs	r3, r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	3328      	adds	r3, #40	@ 0x28
 8003694:	881b      	ldrh	r3, [r3, #0]
 8003696:	461a      	mov	r2, r3
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	4293      	cmp	r3, r2
 800369c:	d13f      	bne.n	800371e <HCD_RXQLVL_IRQHandler+0x1b4>
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d03c      	beq.n	800371e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	015a      	lsls	r2, r3, #5
 80036a8:	6a3b      	ldr	r3, [r7, #32]
 80036aa:	4413      	add	r3, r2
 80036ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80036ba:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80036c2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	015a      	lsls	r2, r3, #5
 80036c8:	6a3b      	ldr	r3, [r7, #32]
 80036ca:	4413      	add	r3, r2
 80036cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036d0:	461a      	mov	r2, r3
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80036d6:	6879      	ldr	r1, [r7, #4]
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	4613      	mov	r3, r2
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	1a9b      	subs	r3, r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	333c      	adds	r3, #60	@ 0x3c
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	f083 0301 	eor.w	r3, r3, #1
 80036ec:	b2d8      	uxtb	r0, r3
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4613      	mov	r3, r2
 80036f4:	011b      	lsls	r3, r3, #4
 80036f6:	1a9b      	subs	r3, r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	440b      	add	r3, r1
 80036fc:	333c      	adds	r3, #60	@ 0x3c
 80036fe:	4602      	mov	r2, r0
 8003700:	701a      	strb	r2, [r3, #0]
      break;
 8003702:	e00c      	b.n	800371e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	4613      	mov	r3, r2
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	1a9b      	subs	r3, r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	334c      	adds	r3, #76	@ 0x4c
 8003714:	2204      	movs	r2, #4
 8003716:	701a      	strb	r2, [r3, #0]
      break;
 8003718:	e001      	b.n	800371e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800371a:	bf00      	nop
 800371c:	e000      	b.n	8003720 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800371e:	bf00      	nop
  }
}
 8003720:	bf00      	nop
 8003722:	3728      	adds	r7, #40	@ 0x28
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003754:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b02      	cmp	r3, #2
 800375e:	d10b      	bne.n	8003778 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b01      	cmp	r3, #1
 8003768:	d102      	bne.n	8003770 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f005 fbb4 	bl	8008ed8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f043 0302 	orr.w	r3, r3, #2
 8003776:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b08      	cmp	r3, #8
 8003780:	d132      	bne.n	80037e8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	f043 0308 	orr.w	r3, r3, #8
 8003788:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f003 0304 	and.w	r3, r3, #4
 8003790:	2b04      	cmp	r3, #4
 8003792:	d126      	bne.n	80037e2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	7a5b      	ldrb	r3, [r3, #9]
 8003798:	2b02      	cmp	r3, #2
 800379a:	d113      	bne.n	80037c4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80037a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037a6:	d106      	bne.n	80037b6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2102      	movs	r1, #2
 80037ae:	4618      	mov	r0, r3
 80037b0:	f002 fbd6 	bl	8005f60 <USB_InitFSLSPClkSel>
 80037b4:	e011      	b.n	80037da <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2101      	movs	r1, #1
 80037bc:	4618      	mov	r0, r3
 80037be:	f002 fbcf 	bl	8005f60 <USB_InitFSLSPClkSel>
 80037c2:	e00a      	b.n	80037da <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	79db      	ldrb	r3, [r3, #7]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d106      	bne.n	80037da <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80037d2:	461a      	mov	r2, r3
 80037d4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80037d8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f005 fba6 	bl	8008f2c <HAL_HCD_PortEnabled_Callback>
 80037e0:	e002      	b.n	80037e8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f005 fbb0 	bl	8008f48 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f003 0320 	and.w	r3, r3, #32
 80037ee:	2b20      	cmp	r3, #32
 80037f0:	d103      	bne.n	80037fa <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	f043 0320 	orr.w	r3, r3, #32
 80037f8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003800:	461a      	mov	r2, r3
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	6013      	str	r3, [r2, #0]
}
 8003806:	bf00      	nop
 8003808:	3718      	adds	r7, #24
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
	...

08003810 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e12b      	b.n	8003a7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d106      	bne.n	800383c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7fd f900 	bl	8000a3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2224      	movs	r2, #36	@ 0x24
 8003840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0201 	bic.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003862:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003872:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003874:	f001 fa20 	bl	8004cb8 <HAL_RCC_GetPCLK1Freq>
 8003878:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	4a81      	ldr	r2, [pc, #516]	@ (8003a84 <HAL_I2C_Init+0x274>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d807      	bhi.n	8003894 <HAL_I2C_Init+0x84>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	4a80      	ldr	r2, [pc, #512]	@ (8003a88 <HAL_I2C_Init+0x278>)
 8003888:	4293      	cmp	r3, r2
 800388a:	bf94      	ite	ls
 800388c:	2301      	movls	r3, #1
 800388e:	2300      	movhi	r3, #0
 8003890:	b2db      	uxtb	r3, r3
 8003892:	e006      	b.n	80038a2 <HAL_I2C_Init+0x92>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	4a7d      	ldr	r2, [pc, #500]	@ (8003a8c <HAL_I2C_Init+0x27c>)
 8003898:	4293      	cmp	r3, r2
 800389a:	bf94      	ite	ls
 800389c:	2301      	movls	r3, #1
 800389e:	2300      	movhi	r3, #0
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e0e7      	b.n	8003a7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	4a78      	ldr	r2, [pc, #480]	@ (8003a90 <HAL_I2C_Init+0x280>)
 80038ae:	fba2 2303 	umull	r2, r3, r2, r3
 80038b2:	0c9b      	lsrs	r3, r3, #18
 80038b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	6a1b      	ldr	r3, [r3, #32]
 80038d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	4a6a      	ldr	r2, [pc, #424]	@ (8003a84 <HAL_I2C_Init+0x274>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d802      	bhi.n	80038e4 <HAL_I2C_Init+0xd4>
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	3301      	adds	r3, #1
 80038e2:	e009      	b.n	80038f8 <HAL_I2C_Init+0xe8>
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80038ea:	fb02 f303 	mul.w	r3, r2, r3
 80038ee:	4a69      	ldr	r2, [pc, #420]	@ (8003a94 <HAL_I2C_Init+0x284>)
 80038f0:	fba2 2303 	umull	r2, r3, r2, r3
 80038f4:	099b      	lsrs	r3, r3, #6
 80038f6:	3301      	adds	r3, #1
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	6812      	ldr	r2, [r2, #0]
 80038fc:	430b      	orrs	r3, r1
 80038fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	69db      	ldr	r3, [r3, #28]
 8003906:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800390a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	495c      	ldr	r1, [pc, #368]	@ (8003a84 <HAL_I2C_Init+0x274>)
 8003914:	428b      	cmp	r3, r1
 8003916:	d819      	bhi.n	800394c <HAL_I2C_Init+0x13c>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	1e59      	subs	r1, r3, #1
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	fbb1 f3f3 	udiv	r3, r1, r3
 8003926:	1c59      	adds	r1, r3, #1
 8003928:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800392c:	400b      	ands	r3, r1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00a      	beq.n	8003948 <HAL_I2C_Init+0x138>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	1e59      	subs	r1, r3, #1
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003940:	3301      	adds	r3, #1
 8003942:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003946:	e051      	b.n	80039ec <HAL_I2C_Init+0x1dc>
 8003948:	2304      	movs	r3, #4
 800394a:	e04f      	b.n	80039ec <HAL_I2C_Init+0x1dc>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d111      	bne.n	8003978 <HAL_I2C_Init+0x168>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	1e58      	subs	r0, r3, #1
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6859      	ldr	r1, [r3, #4]
 800395c:	460b      	mov	r3, r1
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	440b      	add	r3, r1
 8003962:	fbb0 f3f3 	udiv	r3, r0, r3
 8003966:	3301      	adds	r3, #1
 8003968:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800396c:	2b00      	cmp	r3, #0
 800396e:	bf0c      	ite	eq
 8003970:	2301      	moveq	r3, #1
 8003972:	2300      	movne	r3, #0
 8003974:	b2db      	uxtb	r3, r3
 8003976:	e012      	b.n	800399e <HAL_I2C_Init+0x18e>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	1e58      	subs	r0, r3, #1
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6859      	ldr	r1, [r3, #4]
 8003980:	460b      	mov	r3, r1
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	0099      	lsls	r1, r3, #2
 8003988:	440b      	add	r3, r1
 800398a:	fbb0 f3f3 	udiv	r3, r0, r3
 800398e:	3301      	adds	r3, #1
 8003990:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003994:	2b00      	cmp	r3, #0
 8003996:	bf0c      	ite	eq
 8003998:	2301      	moveq	r3, #1
 800399a:	2300      	movne	r3, #0
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <HAL_I2C_Init+0x196>
 80039a2:	2301      	movs	r3, #1
 80039a4:	e022      	b.n	80039ec <HAL_I2C_Init+0x1dc>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10e      	bne.n	80039cc <HAL_I2C_Init+0x1bc>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	1e58      	subs	r0, r3, #1
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6859      	ldr	r1, [r3, #4]
 80039b6:	460b      	mov	r3, r1
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	440b      	add	r3, r1
 80039bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80039c0:	3301      	adds	r3, #1
 80039c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039ca:	e00f      	b.n	80039ec <HAL_I2C_Init+0x1dc>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	1e58      	subs	r0, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6859      	ldr	r1, [r3, #4]
 80039d4:	460b      	mov	r3, r1
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	440b      	add	r3, r1
 80039da:	0099      	lsls	r1, r3, #2
 80039dc:	440b      	add	r3, r1
 80039de:	fbb0 f3f3 	udiv	r3, r0, r3
 80039e2:	3301      	adds	r3, #1
 80039e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	6809      	ldr	r1, [r1, #0]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	69da      	ldr	r2, [r3, #28]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a1b      	ldr	r3, [r3, #32]
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	6911      	ldr	r1, [r2, #16]
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	68d2      	ldr	r2, [r2, #12]
 8003a26:	4311      	orrs	r1, r2
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	6812      	ldr	r2, [r2, #0]
 8003a2c:	430b      	orrs	r3, r1
 8003a2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	695a      	ldr	r2, [r3, #20]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	431a      	orrs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 0201 	orr.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2220      	movs	r2, #32
 8003a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	000186a0 	.word	0x000186a0
 8003a88:	001e847f 	.word	0x001e847f
 8003a8c:	003d08ff 	.word	0x003d08ff
 8003a90:	431bde83 	.word	0x431bde83
 8003a94:	10624dd3 	.word	0x10624dd3

08003a98 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b088      	sub	sp, #32
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e128      	b.n	8003cfc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d109      	bne.n	8003aca <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a90      	ldr	r2, [pc, #576]	@ (8003d04 <HAL_I2S_Init+0x26c>)
 8003ac2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f7fd f801 	bl	8000acc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2202      	movs	r2, #2
 8003ace:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	69db      	ldr	r3, [r3, #28]
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	6812      	ldr	r2, [r2, #0]
 8003adc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003ae0:	f023 030f 	bic.w	r3, r3, #15
 8003ae4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2202      	movs	r2, #2
 8003aec:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d060      	beq.n	8003bb8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d102      	bne.n	8003b04 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003afe:	2310      	movs	r3, #16
 8003b00:	617b      	str	r3, [r7, #20]
 8003b02:	e001      	b.n	8003b08 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003b04:	2320      	movs	r3, #32
 8003b06:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	2b20      	cmp	r3, #32
 8003b0e:	d802      	bhi.n	8003b16 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003b16:	2001      	movs	r0, #1
 8003b18:	f001 f9c4 	bl	8004ea4 <HAL_RCCEx_GetPeriphCLKFreq>
 8003b1c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b26:	d125      	bne.n	8003b74 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d010      	beq.n	8003b52 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	68fa      	ldr	r2, [r7, #12]
 8003b36:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	4413      	add	r3, r2
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	461a      	mov	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b4c:	3305      	adds	r3, #5
 8003b4e:	613b      	str	r3, [r7, #16]
 8003b50:	e01f      	b.n	8003b92 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	4413      	add	r3, r2
 8003b62:	005b      	lsls	r3, r3, #1
 8003b64:	461a      	mov	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b6e:	3305      	adds	r3, #5
 8003b70:	613b      	str	r3, [r7, #16]
 8003b72:	e00e      	b.n	8003b92 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	4413      	add	r3, r2
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	461a      	mov	r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8e:	3305      	adds	r3, #5
 8003b90:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	4a5c      	ldr	r2, [pc, #368]	@ (8003d08 <HAL_I2S_Init+0x270>)
 8003b96:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9a:	08db      	lsrs	r3, r3, #3
 8003b9c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	085b      	lsrs	r3, r3, #1
 8003bae:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	021b      	lsls	r3, r3, #8
 8003bb4:	61bb      	str	r3, [r7, #24]
 8003bb6:	e003      	b.n	8003bc0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003bb8:	2302      	movs	r3, #2
 8003bba:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d902      	bls.n	8003bcc <HAL_I2S_Init+0x134>
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	2bff      	cmp	r3, #255	@ 0xff
 8003bca:	d907      	bls.n	8003bdc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd0:	f043 0210 	orr.w	r2, r3, #16
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e08f      	b.n	8003cfc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	691a      	ldr	r2, [r3, #16]
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	ea42 0103 	orr.w	r1, r2, r3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	69fa      	ldr	r2, [r7, #28]
 8003bec:	430a      	orrs	r2, r1
 8003bee:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	69db      	ldr	r3, [r3, #28]
 8003bf6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003bfa:	f023 030f 	bic.w	r3, r3, #15
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	6851      	ldr	r1, [r2, #4]
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	6892      	ldr	r2, [r2, #8]
 8003c06:	4311      	orrs	r1, r2
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	68d2      	ldr	r2, [r2, #12]
 8003c0c:	4311      	orrs	r1, r2
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	6992      	ldr	r2, [r2, #24]
 8003c12:	430a      	orrs	r2, r1
 8003c14:	431a      	orrs	r2, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c1e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a1b      	ldr	r3, [r3, #32]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d161      	bne.n	8003cec <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a38      	ldr	r2, [pc, #224]	@ (8003d0c <HAL_I2S_Init+0x274>)
 8003c2c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a37      	ldr	r2, [pc, #220]	@ (8003d10 <HAL_I2S_Init+0x278>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d101      	bne.n	8003c3c <HAL_I2S_Init+0x1a4>
 8003c38:	4b36      	ldr	r3, [pc, #216]	@ (8003d14 <HAL_I2S_Init+0x27c>)
 8003c3a:	e001      	b.n	8003c40 <HAL_I2S_Init+0x1a8>
 8003c3c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	6812      	ldr	r2, [r2, #0]
 8003c46:	4932      	ldr	r1, [pc, #200]	@ (8003d10 <HAL_I2S_Init+0x278>)
 8003c48:	428a      	cmp	r2, r1
 8003c4a:	d101      	bne.n	8003c50 <HAL_I2S_Init+0x1b8>
 8003c4c:	4a31      	ldr	r2, [pc, #196]	@ (8003d14 <HAL_I2S_Init+0x27c>)
 8003c4e:	e001      	b.n	8003c54 <HAL_I2S_Init+0x1bc>
 8003c50:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003c54:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c58:	f023 030f 	bic.w	r3, r3, #15
 8003c5c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a2b      	ldr	r2, [pc, #172]	@ (8003d10 <HAL_I2S_Init+0x278>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d101      	bne.n	8003c6c <HAL_I2S_Init+0x1d4>
 8003c68:	4b2a      	ldr	r3, [pc, #168]	@ (8003d14 <HAL_I2S_Init+0x27c>)
 8003c6a:	e001      	b.n	8003c70 <HAL_I2S_Init+0x1d8>
 8003c6c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c70:	2202      	movs	r2, #2
 8003c72:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a25      	ldr	r2, [pc, #148]	@ (8003d10 <HAL_I2S_Init+0x278>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d101      	bne.n	8003c82 <HAL_I2S_Init+0x1ea>
 8003c7e:	4b25      	ldr	r3, [pc, #148]	@ (8003d14 <HAL_I2S_Init+0x27c>)
 8003c80:	e001      	b.n	8003c86 <HAL_I2S_Init+0x1ee>
 8003c82:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c86:	69db      	ldr	r3, [r3, #28]
 8003c88:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c92:	d003      	beq.n	8003c9c <HAL_I2S_Init+0x204>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d103      	bne.n	8003ca4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003c9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ca0:	613b      	str	r3, [r7, #16]
 8003ca2:	e001      	b.n	8003ca8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	897b      	ldrh	r3, [r7, #10]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003cd4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a0d      	ldr	r2, [pc, #52]	@ (8003d10 <HAL_I2S_Init+0x278>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d101      	bne.n	8003ce4 <HAL_I2S_Init+0x24c>
 8003ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d14 <HAL_I2S_Init+0x27c>)
 8003ce2:	e001      	b.n	8003ce8 <HAL_I2S_Init+0x250>
 8003ce4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ce8:	897a      	ldrh	r2, [r7, #10]
 8003cea:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3720      	adds	r7, #32
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	08003e0f 	.word	0x08003e0f
 8003d08:	cccccccd 	.word	0xcccccccd
 8003d0c:	08003f25 	.word	0x08003f25
 8003d10:	40003800 	.word	0x40003800
 8003d14:	40003400 	.word	0x40003400

08003d18 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003d20:	bf00      	nop
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d60:	881a      	ldrh	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6c:	1c9a      	adds	r2, r3, #2
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10e      	bne.n	8003da8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d98:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f7ff ffb8 	bl	8003d18 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003da8:	bf00      	nop
 8003daa:	3708      	adds	r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68da      	ldr	r2, [r3, #12]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc2:	b292      	uxth	r2, r2
 8003dc4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dca:	1c9a      	adds	r2, r3, #2
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10e      	bne.n	8003e06 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003df6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f7ff ff93 	bl	8003d2c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e06:	bf00      	nop
 8003e08:	3708      	adds	r7, #8
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b086      	sub	sp, #24
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	d13a      	bne.n	8003ea0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d109      	bne.n	8003e48 <I2S_IRQHandler+0x3a>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e3e:	2b40      	cmp	r3, #64	@ 0x40
 8003e40:	d102      	bne.n	8003e48 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f7ff ffb4 	bl	8003db0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e4e:	2b40      	cmp	r3, #64	@ 0x40
 8003e50:	d126      	bne.n	8003ea0 <I2S_IRQHandler+0x92>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f003 0320 	and.w	r3, r3, #32
 8003e5c:	2b20      	cmp	r3, #32
 8003e5e:	d11f      	bne.n	8003ea0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	685a      	ldr	r2, [r3, #4]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e6e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003e70:	2300      	movs	r3, #0
 8003e72:	613b      	str	r3, [r7, #16]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	613b      	str	r3, [r7, #16]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	613b      	str	r3, [r7, #16]
 8003e84:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e92:	f043 0202 	orr.w	r2, r3, #2
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7ff ff50 	bl	8003d40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b03      	cmp	r3, #3
 8003eaa:	d136      	bne.n	8003f1a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d109      	bne.n	8003eca <I2S_IRQHandler+0xbc>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec0:	2b80      	cmp	r3, #128	@ 0x80
 8003ec2:	d102      	bne.n	8003eca <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7ff ff45 	bl	8003d54 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	f003 0308 	and.w	r3, r3, #8
 8003ed0:	2b08      	cmp	r3, #8
 8003ed2:	d122      	bne.n	8003f1a <I2S_IRQHandler+0x10c>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f003 0320 	and.w	r3, r3, #32
 8003ede:	2b20      	cmp	r3, #32
 8003ee0:	d11b      	bne.n	8003f1a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ef0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60fb      	str	r3, [r7, #12]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	60fb      	str	r3, [r7, #12]
 8003efe:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0c:	f043 0204 	orr.w	r2, r3, #4
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7ff ff13 	bl	8003d40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f1a:	bf00      	nop
 8003f1c:	3718      	adds	r7, #24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
	...

08003f24 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b088      	sub	sp, #32
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a92      	ldr	r2, [pc, #584]	@ (8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d101      	bne.n	8003f42 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003f3e:	4b92      	ldr	r3, [pc, #584]	@ (8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f40:	e001      	b.n	8003f46 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003f42:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a8b      	ldr	r2, [pc, #556]	@ (8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d101      	bne.n	8003f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003f5c:	4b8a      	ldr	r3, [pc, #552]	@ (8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f5e:	e001      	b.n	8003f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003f60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f70:	d004      	beq.n	8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f040 8099 	bne.w	80040ae <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d107      	bne.n	8003f96 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d002      	beq.n	8003f96 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f000 f925 	bl	80041e0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d107      	bne.n	8003fb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d002      	beq.n	8003fb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f000 f9c8 	bl	8004340 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb6:	2b40      	cmp	r3, #64	@ 0x40
 8003fb8:	d13a      	bne.n	8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	f003 0320 	and.w	r3, r3, #32
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d035      	beq.n	8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a6e      	ldr	r2, [pc, #440]	@ (8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d101      	bne.n	8003fd2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003fce:	4b6e      	ldr	r3, [pc, #440]	@ (8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fd0:	e001      	b.n	8003fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003fd2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fd6:	685a      	ldr	r2, [r3, #4]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4969      	ldr	r1, [pc, #420]	@ (8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fde:	428b      	cmp	r3, r1
 8003fe0:	d101      	bne.n	8003fe6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003fe2:	4b69      	ldr	r3, [pc, #420]	@ (8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fe4:	e001      	b.n	8003fea <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003fe6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fee:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	685a      	ldr	r2, [r3, #4]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ffe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004000:	2300      	movs	r3, #0
 8004002:	60fb      	str	r3, [r7, #12]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	60fb      	str	r3, [r7, #12]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	60fb      	str	r3, [r7, #12]
 8004014:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004022:	f043 0202 	orr.w	r2, r3, #2
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7ff fe88 	bl	8003d40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	f003 0308 	and.w	r3, r3, #8
 8004036:	2b08      	cmp	r3, #8
 8004038:	f040 80c3 	bne.w	80041c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	f003 0320 	and.w	r3, r3, #32
 8004042:	2b00      	cmp	r3, #0
 8004044:	f000 80bd 	beq.w	80041c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	685a      	ldr	r2, [r3, #4]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004056:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a49      	ldr	r2, [pc, #292]	@ (8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d101      	bne.n	8004066 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004062:	4b49      	ldr	r3, [pc, #292]	@ (8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004064:	e001      	b.n	800406a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004066:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4944      	ldr	r1, [pc, #272]	@ (8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004072:	428b      	cmp	r3, r1
 8004074:	d101      	bne.n	800407a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004076:	4b44      	ldr	r3, [pc, #272]	@ (8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004078:	e001      	b.n	800407e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800407a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800407e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004082:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004084:	2300      	movs	r3, #0
 8004086:	60bb      	str	r3, [r7, #8]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	60bb      	str	r3, [r7, #8]
 8004090:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800409e:	f043 0204 	orr.w	r2, r3, #4
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7ff fe4a 	bl	8003d40 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040ac:	e089      	b.n	80041c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d107      	bne.n	80040c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d002      	beq.n	80040c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f8be 	bl	8004244 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d107      	bne.n	80040e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d002      	beq.n	80040e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 f8fd 	bl	80042dc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040e8:	2b40      	cmp	r3, #64	@ 0x40
 80040ea:	d12f      	bne.n	800414c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	f003 0320 	and.w	r3, r3, #32
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d02a      	beq.n	800414c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685a      	ldr	r2, [r3, #4]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004104:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a1e      	ldr	r2, [pc, #120]	@ (8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d101      	bne.n	8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004110:	4b1d      	ldr	r3, [pc, #116]	@ (8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004112:	e001      	b.n	8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004114:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4919      	ldr	r1, [pc, #100]	@ (8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004120:	428b      	cmp	r3, r1
 8004122:	d101      	bne.n	8004128 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004124:	4b18      	ldr	r3, [pc, #96]	@ (8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004126:	e001      	b.n	800412c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004128:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800412c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004130:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413e:	f043 0202 	orr.w	r2, r3, #2
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f7ff fdfa 	bl	8003d40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b08      	cmp	r3, #8
 8004154:	d136      	bne.n	80041c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	f003 0320 	and.w	r3, r3, #32
 800415c:	2b00      	cmp	r3, #0
 800415e:	d031      	beq.n	80041c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a07      	ldr	r2, [pc, #28]	@ (8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d101      	bne.n	800416e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800416a:	4b07      	ldr	r3, [pc, #28]	@ (8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800416c:	e001      	b.n	8004172 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800416e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4902      	ldr	r1, [pc, #8]	@ (8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800417a:	428b      	cmp	r3, r1
 800417c:	d106      	bne.n	800418c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800417e:	4b02      	ldr	r3, [pc, #8]	@ (8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004180:	e006      	b.n	8004190 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004182:	bf00      	nop
 8004184:	40003800 	.word	0x40003800
 8004188:	40003400 	.word	0x40003400
 800418c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004190:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004194:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80041a4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b2:	f043 0204 	orr.w	r2, r3, #4
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f7ff fdc0 	bl	8003d40 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041c0:	e000      	b.n	80041c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80041c2:	bf00      	nop
}
 80041c4:	bf00      	nop
 80041c6:	3720      	adds	r7, #32
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}

080041cc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ec:	1c99      	adds	r1, r3, #2
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6251      	str	r1, [r2, #36]	@ 0x24
 80041f2:	881a      	ldrh	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fe:	b29b      	uxth	r3, r3
 8004200:	3b01      	subs	r3, #1
 8004202:	b29a      	uxth	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800420c:	b29b      	uxth	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d113      	bne.n	800423a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004220:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004226:	b29b      	uxth	r3, r3
 8004228:	2b00      	cmp	r3, #0
 800422a:	d106      	bne.n	800423a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f7ff ffc9 	bl	80041cc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800423a:	bf00      	nop
 800423c:	3708      	adds	r7, #8
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
	...

08004244 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004250:	1c99      	adds	r1, r3, #2
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	6251      	str	r1, [r2, #36]	@ 0x24
 8004256:	8819      	ldrh	r1, [r3, #0]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a1d      	ldr	r2, [pc, #116]	@ (80042d4 <I2SEx_TxISR_I2SExt+0x90>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d101      	bne.n	8004266 <I2SEx_TxISR_I2SExt+0x22>
 8004262:	4b1d      	ldr	r3, [pc, #116]	@ (80042d8 <I2SEx_TxISR_I2SExt+0x94>)
 8004264:	e001      	b.n	800426a <I2SEx_TxISR_I2SExt+0x26>
 8004266:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800426a:	460a      	mov	r2, r1
 800426c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b01      	subs	r3, #1
 8004276:	b29a      	uxth	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004280:	b29b      	uxth	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d121      	bne.n	80042ca <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a12      	ldr	r2, [pc, #72]	@ (80042d4 <I2SEx_TxISR_I2SExt+0x90>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d101      	bne.n	8004294 <I2SEx_TxISR_I2SExt+0x50>
 8004290:	4b11      	ldr	r3, [pc, #68]	@ (80042d8 <I2SEx_TxISR_I2SExt+0x94>)
 8004292:	e001      	b.n	8004298 <I2SEx_TxISR_I2SExt+0x54>
 8004294:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004298:	685a      	ldr	r2, [r3, #4]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	490d      	ldr	r1, [pc, #52]	@ (80042d4 <I2SEx_TxISR_I2SExt+0x90>)
 80042a0:	428b      	cmp	r3, r1
 80042a2:	d101      	bne.n	80042a8 <I2SEx_TxISR_I2SExt+0x64>
 80042a4:	4b0c      	ldr	r3, [pc, #48]	@ (80042d8 <I2SEx_TxISR_I2SExt+0x94>)
 80042a6:	e001      	b.n	80042ac <I2SEx_TxISR_I2SExt+0x68>
 80042a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042ac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042b0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d106      	bne.n	80042ca <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f7ff ff81 	bl	80041cc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042ca:	bf00      	nop
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	40003800 	.word	0x40003800
 80042d8:	40003400 	.word	0x40003400

080042dc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68d8      	ldr	r0, [r3, #12]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ee:	1c99      	adds	r1, r3, #2
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80042f4:	b282      	uxth	r2, r0
 80042f6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	3b01      	subs	r3, #1
 8004300:	b29a      	uxth	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800430a:	b29b      	uxth	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	d113      	bne.n	8004338 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	685a      	ldr	r2, [r3, #4]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800431e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004324:	b29b      	uxth	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d106      	bne.n	8004338 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2201      	movs	r2, #1
 800432e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f7ff ff4a 	bl	80041cc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004338:	bf00      	nop
 800433a:	3708      	adds	r7, #8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a20      	ldr	r2, [pc, #128]	@ (80043d0 <I2SEx_RxISR_I2SExt+0x90>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d101      	bne.n	8004356 <I2SEx_RxISR_I2SExt+0x16>
 8004352:	4b20      	ldr	r3, [pc, #128]	@ (80043d4 <I2SEx_RxISR_I2SExt+0x94>)
 8004354:	e001      	b.n	800435a <I2SEx_RxISR_I2SExt+0x1a>
 8004356:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800435a:	68d8      	ldr	r0, [r3, #12]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004360:	1c99      	adds	r1, r3, #2
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004366:	b282      	uxth	r2, r0
 8004368:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800436e:	b29b      	uxth	r3, r3
 8004370:	3b01      	subs	r3, #1
 8004372:	b29a      	uxth	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800437c:	b29b      	uxth	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d121      	bne.n	80043c6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a12      	ldr	r2, [pc, #72]	@ (80043d0 <I2SEx_RxISR_I2SExt+0x90>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d101      	bne.n	8004390 <I2SEx_RxISR_I2SExt+0x50>
 800438c:	4b11      	ldr	r3, [pc, #68]	@ (80043d4 <I2SEx_RxISR_I2SExt+0x94>)
 800438e:	e001      	b.n	8004394 <I2SEx_RxISR_I2SExt+0x54>
 8004390:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	490d      	ldr	r1, [pc, #52]	@ (80043d0 <I2SEx_RxISR_I2SExt+0x90>)
 800439c:	428b      	cmp	r3, r1
 800439e:	d101      	bne.n	80043a4 <I2SEx_RxISR_I2SExt+0x64>
 80043a0:	4b0c      	ldr	r3, [pc, #48]	@ (80043d4 <I2SEx_RxISR_I2SExt+0x94>)
 80043a2:	e001      	b.n	80043a8 <I2SEx_RxISR_I2SExt+0x68>
 80043a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043a8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80043ac:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d106      	bne.n	80043c6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7ff ff03 	bl	80041cc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043c6:	bf00      	nop
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	40003800 	.word	0x40003800
 80043d4:	40003400 	.word	0x40003400

080043d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d101      	bne.n	80043ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e267      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d075      	beq.n	80044e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043f6:	4b88      	ldr	r3, [pc, #544]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f003 030c 	and.w	r3, r3, #12
 80043fe:	2b04      	cmp	r3, #4
 8004400:	d00c      	beq.n	800441c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004402:	4b85      	ldr	r3, [pc, #532]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800440a:	2b08      	cmp	r3, #8
 800440c:	d112      	bne.n	8004434 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800440e:	4b82      	ldr	r3, [pc, #520]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004416:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800441a:	d10b      	bne.n	8004434 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800441c:	4b7e      	ldr	r3, [pc, #504]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d05b      	beq.n	80044e0 <HAL_RCC_OscConfig+0x108>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d157      	bne.n	80044e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e242      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800443c:	d106      	bne.n	800444c <HAL_RCC_OscConfig+0x74>
 800443e:	4b76      	ldr	r3, [pc, #472]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a75      	ldr	r2, [pc, #468]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004444:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004448:	6013      	str	r3, [r2, #0]
 800444a:	e01d      	b.n	8004488 <HAL_RCC_OscConfig+0xb0>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004454:	d10c      	bne.n	8004470 <HAL_RCC_OscConfig+0x98>
 8004456:	4b70      	ldr	r3, [pc, #448]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a6f      	ldr	r2, [pc, #444]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 800445c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004460:	6013      	str	r3, [r2, #0]
 8004462:	4b6d      	ldr	r3, [pc, #436]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a6c      	ldr	r2, [pc, #432]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800446c:	6013      	str	r3, [r2, #0]
 800446e:	e00b      	b.n	8004488 <HAL_RCC_OscConfig+0xb0>
 8004470:	4b69      	ldr	r3, [pc, #420]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a68      	ldr	r2, [pc, #416]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004476:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800447a:	6013      	str	r3, [r2, #0]
 800447c:	4b66      	ldr	r3, [pc, #408]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a65      	ldr	r2, [pc, #404]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004482:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004486:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d013      	beq.n	80044b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004490:	f7fc fd54 	bl	8000f3c <HAL_GetTick>
 8004494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004496:	e008      	b.n	80044aa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004498:	f7fc fd50 	bl	8000f3c <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b64      	cmp	r3, #100	@ 0x64
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e207      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044aa:	4b5b      	ldr	r3, [pc, #364]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d0f0      	beq.n	8004498 <HAL_RCC_OscConfig+0xc0>
 80044b6:	e014      	b.n	80044e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b8:	f7fc fd40 	bl	8000f3c <HAL_GetTick>
 80044bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044be:	e008      	b.n	80044d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044c0:	f7fc fd3c 	bl	8000f3c <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b64      	cmp	r3, #100	@ 0x64
 80044cc:	d901      	bls.n	80044d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e1f3      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044d2:	4b51      	ldr	r3, [pc, #324]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1f0      	bne.n	80044c0 <HAL_RCC_OscConfig+0xe8>
 80044de:	e000      	b.n	80044e2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d063      	beq.n	80045b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80044ee:	4b4a      	ldr	r3, [pc, #296]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f003 030c 	and.w	r3, r3, #12
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00b      	beq.n	8004512 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044fa:	4b47      	ldr	r3, [pc, #284]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004502:	2b08      	cmp	r3, #8
 8004504:	d11c      	bne.n	8004540 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004506:	4b44      	ldr	r3, [pc, #272]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d116      	bne.n	8004540 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004512:	4b41      	ldr	r3, [pc, #260]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d005      	beq.n	800452a <HAL_RCC_OscConfig+0x152>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d001      	beq.n	800452a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e1c7      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800452a:	4b3b      	ldr	r3, [pc, #236]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	00db      	lsls	r3, r3, #3
 8004538:	4937      	ldr	r1, [pc, #220]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 800453a:	4313      	orrs	r3, r2
 800453c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800453e:	e03a      	b.n	80045b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d020      	beq.n	800458a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004548:	4b34      	ldr	r3, [pc, #208]	@ (800461c <HAL_RCC_OscConfig+0x244>)
 800454a:	2201      	movs	r2, #1
 800454c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800454e:	f7fc fcf5 	bl	8000f3c <HAL_GetTick>
 8004552:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004554:	e008      	b.n	8004568 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004556:	f7fc fcf1 	bl	8000f3c <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e1a8      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004568:	4b2b      	ldr	r3, [pc, #172]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0302 	and.w	r3, r3, #2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d0f0      	beq.n	8004556 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004574:	4b28      	ldr	r3, [pc, #160]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	691b      	ldr	r3, [r3, #16]
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	4925      	ldr	r1, [pc, #148]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 8004584:	4313      	orrs	r3, r2
 8004586:	600b      	str	r3, [r1, #0]
 8004588:	e015      	b.n	80045b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800458a:	4b24      	ldr	r3, [pc, #144]	@ (800461c <HAL_RCC_OscConfig+0x244>)
 800458c:	2200      	movs	r2, #0
 800458e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004590:	f7fc fcd4 	bl	8000f3c <HAL_GetTick>
 8004594:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004596:	e008      	b.n	80045aa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004598:	f7fc fcd0 	bl	8000f3c <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e187      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045aa:	4b1b      	ldr	r3, [pc, #108]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1f0      	bne.n	8004598 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d036      	beq.n	8004630 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d016      	beq.n	80045f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ca:	4b15      	ldr	r3, [pc, #84]	@ (8004620 <HAL_RCC_OscConfig+0x248>)
 80045cc:	2201      	movs	r2, #1
 80045ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d0:	f7fc fcb4 	bl	8000f3c <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045d8:	f7fc fcb0 	bl	8000f3c <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e167      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004618 <HAL_RCC_OscConfig+0x240>)
 80045ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d0f0      	beq.n	80045d8 <HAL_RCC_OscConfig+0x200>
 80045f6:	e01b      	b.n	8004630 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045f8:	4b09      	ldr	r3, [pc, #36]	@ (8004620 <HAL_RCC_OscConfig+0x248>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fe:	f7fc fc9d 	bl	8000f3c <HAL_GetTick>
 8004602:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004604:	e00e      	b.n	8004624 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004606:	f7fc fc99 	bl	8000f3c <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	2b02      	cmp	r3, #2
 8004612:	d907      	bls.n	8004624 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e150      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
 8004618:	40023800 	.word	0x40023800
 800461c:	42470000 	.word	0x42470000
 8004620:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004624:	4b88      	ldr	r3, [pc, #544]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004626:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1ea      	bne.n	8004606 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0304 	and.w	r3, r3, #4
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 8097 	beq.w	800476c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800463e:	2300      	movs	r3, #0
 8004640:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004642:	4b81      	ldr	r3, [pc, #516]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10f      	bne.n	800466e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800464e:	2300      	movs	r3, #0
 8004650:	60bb      	str	r3, [r7, #8]
 8004652:	4b7d      	ldr	r3, [pc, #500]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004656:	4a7c      	ldr	r2, [pc, #496]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800465c:	6413      	str	r3, [r2, #64]	@ 0x40
 800465e:	4b7a      	ldr	r3, [pc, #488]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004666:	60bb      	str	r3, [r7, #8]
 8004668:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800466a:	2301      	movs	r3, #1
 800466c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800466e:	4b77      	ldr	r3, [pc, #476]	@ (800484c <HAL_RCC_OscConfig+0x474>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004676:	2b00      	cmp	r3, #0
 8004678:	d118      	bne.n	80046ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800467a:	4b74      	ldr	r3, [pc, #464]	@ (800484c <HAL_RCC_OscConfig+0x474>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a73      	ldr	r2, [pc, #460]	@ (800484c <HAL_RCC_OscConfig+0x474>)
 8004680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004684:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004686:	f7fc fc59 	bl	8000f3c <HAL_GetTick>
 800468a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800468c:	e008      	b.n	80046a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800468e:	f7fc fc55 	bl	8000f3c <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b02      	cmp	r3, #2
 800469a:	d901      	bls.n	80046a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e10c      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a0:	4b6a      	ldr	r3, [pc, #424]	@ (800484c <HAL_RCC_OscConfig+0x474>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0f0      	beq.n	800468e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d106      	bne.n	80046c2 <HAL_RCC_OscConfig+0x2ea>
 80046b4:	4b64      	ldr	r3, [pc, #400]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80046b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b8:	4a63      	ldr	r2, [pc, #396]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	6713      	str	r3, [r2, #112]	@ 0x70
 80046c0:	e01c      	b.n	80046fc <HAL_RCC_OscConfig+0x324>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	2b05      	cmp	r3, #5
 80046c8:	d10c      	bne.n	80046e4 <HAL_RCC_OscConfig+0x30c>
 80046ca:	4b5f      	ldr	r3, [pc, #380]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80046cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ce:	4a5e      	ldr	r2, [pc, #376]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80046d0:	f043 0304 	orr.w	r3, r3, #4
 80046d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80046d6:	4b5c      	ldr	r3, [pc, #368]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80046d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046da:	4a5b      	ldr	r2, [pc, #364]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80046dc:	f043 0301 	orr.w	r3, r3, #1
 80046e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80046e2:	e00b      	b.n	80046fc <HAL_RCC_OscConfig+0x324>
 80046e4:	4b58      	ldr	r3, [pc, #352]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80046e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e8:	4a57      	ldr	r2, [pc, #348]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80046ea:	f023 0301 	bic.w	r3, r3, #1
 80046ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80046f0:	4b55      	ldr	r3, [pc, #340]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80046f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f4:	4a54      	ldr	r2, [pc, #336]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80046f6:	f023 0304 	bic.w	r3, r3, #4
 80046fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d015      	beq.n	8004730 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004704:	f7fc fc1a 	bl	8000f3c <HAL_GetTick>
 8004708:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800470a:	e00a      	b.n	8004722 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800470c:	f7fc fc16 	bl	8000f3c <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800471a:	4293      	cmp	r3, r2
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e0cb      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004722:	4b49      	ldr	r3, [pc, #292]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b00      	cmp	r3, #0
 800472c:	d0ee      	beq.n	800470c <HAL_RCC_OscConfig+0x334>
 800472e:	e014      	b.n	800475a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004730:	f7fc fc04 	bl	8000f3c <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004736:	e00a      	b.n	800474e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004738:	f7fc fc00 	bl	8000f3c <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004746:	4293      	cmp	r3, r2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e0b5      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800474e:	4b3e      	ldr	r3, [pc, #248]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1ee      	bne.n	8004738 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800475a:	7dfb      	ldrb	r3, [r7, #23]
 800475c:	2b01      	cmp	r3, #1
 800475e:	d105      	bne.n	800476c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004760:	4b39      	ldr	r3, [pc, #228]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004764:	4a38      	ldr	r2, [pc, #224]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004766:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800476a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	2b00      	cmp	r3, #0
 8004772:	f000 80a1 	beq.w	80048b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004776:	4b34      	ldr	r3, [pc, #208]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f003 030c 	and.w	r3, r3, #12
 800477e:	2b08      	cmp	r3, #8
 8004780:	d05c      	beq.n	800483c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d141      	bne.n	800480e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800478a:	4b31      	ldr	r3, [pc, #196]	@ (8004850 <HAL_RCC_OscConfig+0x478>)
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004790:	f7fc fbd4 	bl	8000f3c <HAL_GetTick>
 8004794:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004796:	e008      	b.n	80047aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004798:	f7fc fbd0 	bl	8000f3c <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e087      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047aa:	4b27      	ldr	r3, [pc, #156]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1f0      	bne.n	8004798 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	69da      	ldr	r2, [r3, #28]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	431a      	orrs	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c4:	019b      	lsls	r3, r3, #6
 80047c6:	431a      	orrs	r2, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047cc:	085b      	lsrs	r3, r3, #1
 80047ce:	3b01      	subs	r3, #1
 80047d0:	041b      	lsls	r3, r3, #16
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d8:	061b      	lsls	r3, r3, #24
 80047da:	491b      	ldr	r1, [pc, #108]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004850 <HAL_RCC_OscConfig+0x478>)
 80047e2:	2201      	movs	r2, #1
 80047e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e6:	f7fc fba9 	bl	8000f3c <HAL_GetTick>
 80047ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047ec:	e008      	b.n	8004800 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047ee:	f7fc fba5 	bl	8000f3c <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d901      	bls.n	8004800 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e05c      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004800:	4b11      	ldr	r3, [pc, #68]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d0f0      	beq.n	80047ee <HAL_RCC_OscConfig+0x416>
 800480c:	e054      	b.n	80048b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800480e:	4b10      	ldr	r3, [pc, #64]	@ (8004850 <HAL_RCC_OscConfig+0x478>)
 8004810:	2200      	movs	r2, #0
 8004812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004814:	f7fc fb92 	bl	8000f3c <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800481a:	e008      	b.n	800482e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800481c:	f7fc fb8e 	bl	8000f3c <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d901      	bls.n	800482e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e045      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800482e:	4b06      	ldr	r3, [pc, #24]	@ (8004848 <HAL_RCC_OscConfig+0x470>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1f0      	bne.n	800481c <HAL_RCC_OscConfig+0x444>
 800483a:	e03d      	b.n	80048b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d107      	bne.n	8004854 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e038      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
 8004848:	40023800 	.word	0x40023800
 800484c:	40007000 	.word	0x40007000
 8004850:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004854:	4b1b      	ldr	r3, [pc, #108]	@ (80048c4 <HAL_RCC_OscConfig+0x4ec>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d028      	beq.n	80048b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800486c:	429a      	cmp	r2, r3
 800486e:	d121      	bne.n	80048b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800487a:	429a      	cmp	r2, r3
 800487c:	d11a      	bne.n	80048b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004884:	4013      	ands	r3, r2
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800488a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800488c:	4293      	cmp	r3, r2
 800488e:	d111      	bne.n	80048b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800489a:	085b      	lsrs	r3, r3, #1
 800489c:	3b01      	subs	r3, #1
 800489e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d107      	bne.n	80048b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d001      	beq.n	80048b8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e000      	b.n	80048ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3718      	adds	r7, #24
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	40023800 	.word	0x40023800

080048c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e0cc      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048dc:	4b68      	ldr	r3, [pc, #416]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	683a      	ldr	r2, [r7, #0]
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d90c      	bls.n	8004904 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ea:	4b65      	ldr	r3, [pc, #404]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80048ec:	683a      	ldr	r2, [r7, #0]
 80048ee:	b2d2      	uxtb	r2, r2
 80048f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048f2:	4b63      	ldr	r3, [pc, #396]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0307 	and.w	r3, r3, #7
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d001      	beq.n	8004904 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e0b8      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0302 	and.w	r3, r3, #2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d020      	beq.n	8004952 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0304 	and.w	r3, r3, #4
 8004918:	2b00      	cmp	r3, #0
 800491a:	d005      	beq.n	8004928 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800491c:	4b59      	ldr	r3, [pc, #356]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	4a58      	ldr	r2, [pc, #352]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004922:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004926:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0308 	and.w	r3, r3, #8
 8004930:	2b00      	cmp	r3, #0
 8004932:	d005      	beq.n	8004940 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004934:	4b53      	ldr	r3, [pc, #332]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	4a52      	ldr	r2, [pc, #328]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 800493a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800493e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004940:	4b50      	ldr	r3, [pc, #320]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	494d      	ldr	r1, [pc, #308]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 800494e:	4313      	orrs	r3, r2
 8004950:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d044      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d107      	bne.n	8004976 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004966:	4b47      	ldr	r3, [pc, #284]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d119      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e07f      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	2b02      	cmp	r3, #2
 800497c:	d003      	beq.n	8004986 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004982:	2b03      	cmp	r3, #3
 8004984:	d107      	bne.n	8004996 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004986:	4b3f      	ldr	r3, [pc, #252]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d109      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e06f      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004996:	4b3b      	ldr	r3, [pc, #236]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e067      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049a6:	4b37      	ldr	r3, [pc, #220]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f023 0203 	bic.w	r2, r3, #3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	4934      	ldr	r1, [pc, #208]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049b8:	f7fc fac0 	bl	8000f3c <HAL_GetTick>
 80049bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049be:	e00a      	b.n	80049d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049c0:	f7fc fabc 	bl	8000f3c <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e04f      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f003 020c 	and.w	r2, r3, #12
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d1eb      	bne.n	80049c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049e8:	4b25      	ldr	r3, [pc, #148]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0307 	and.w	r3, r3, #7
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d20c      	bcs.n	8004a10 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049f6:	4b22      	ldr	r3, [pc, #136]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80049f8:	683a      	ldr	r2, [r7, #0]
 80049fa:	b2d2      	uxtb	r2, r2
 80049fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049fe:	4b20      	ldr	r3, [pc, #128]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0307 	and.w	r3, r3, #7
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d001      	beq.n	8004a10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e032      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0304 	and.w	r3, r3, #4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d008      	beq.n	8004a2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a1c:	4b19      	ldr	r3, [pc, #100]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	4916      	ldr	r1, [pc, #88]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0308 	and.w	r3, r3, #8
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d009      	beq.n	8004a4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a3a:	4b12      	ldr	r3, [pc, #72]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	490e      	ldr	r1, [pc, #56]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a4e:	f000 f821 	bl	8004a94 <HAL_RCC_GetSysClockFreq>
 8004a52:	4602      	mov	r2, r0
 8004a54:	4b0b      	ldr	r3, [pc, #44]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	091b      	lsrs	r3, r3, #4
 8004a5a:	f003 030f 	and.w	r3, r3, #15
 8004a5e:	490a      	ldr	r1, [pc, #40]	@ (8004a88 <HAL_RCC_ClockConfig+0x1c0>)
 8004a60:	5ccb      	ldrb	r3, [r1, r3]
 8004a62:	fa22 f303 	lsr.w	r3, r2, r3
 8004a66:	4a09      	ldr	r2, [pc, #36]	@ (8004a8c <HAL_RCC_ClockConfig+0x1c4>)
 8004a68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a6a:	4b09      	ldr	r3, [pc, #36]	@ (8004a90 <HAL_RCC_ClockConfig+0x1c8>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7fc fa20 	bl	8000eb4 <HAL_InitTick>

  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3710      	adds	r7, #16
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	40023c00 	.word	0x40023c00
 8004a84:	40023800 	.word	0x40023800
 8004a88:	08009604 	.word	0x08009604
 8004a8c:	20000000 	.word	0x20000000
 8004a90:	20000004 	.word	0x20000004

08004a94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a98:	b094      	sub	sp, #80	@ 0x50
 8004a9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004aac:	4b79      	ldr	r3, [pc, #484]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 030c 	and.w	r3, r3, #12
 8004ab4:	2b08      	cmp	r3, #8
 8004ab6:	d00d      	beq.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x40>
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	f200 80e1 	bhi.w	8004c80 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d002      	beq.n	8004ac8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ac2:	2b04      	cmp	r3, #4
 8004ac4:	d003      	beq.n	8004ace <HAL_RCC_GetSysClockFreq+0x3a>
 8004ac6:	e0db      	b.n	8004c80 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ac8:	4b73      	ldr	r3, [pc, #460]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x204>)
 8004aca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004acc:	e0db      	b.n	8004c86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ace:	4b73      	ldr	r3, [pc, #460]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x208>)
 8004ad0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ad2:	e0d8      	b.n	8004c86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ad4:	4b6f      	ldr	r3, [pc, #444]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004adc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ade:	4b6d      	ldr	r3, [pc, #436]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d063      	beq.n	8004bb2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aea:	4b6a      	ldr	r3, [pc, #424]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	099b      	lsrs	r3, r3, #6
 8004af0:	2200      	movs	r2, #0
 8004af2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004af4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004afc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004afe:	2300      	movs	r3, #0
 8004b00:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b02:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b06:	4622      	mov	r2, r4
 8004b08:	462b      	mov	r3, r5
 8004b0a:	f04f 0000 	mov.w	r0, #0
 8004b0e:	f04f 0100 	mov.w	r1, #0
 8004b12:	0159      	lsls	r1, r3, #5
 8004b14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b18:	0150      	lsls	r0, r2, #5
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	4621      	mov	r1, r4
 8004b20:	1a51      	subs	r1, r2, r1
 8004b22:	6139      	str	r1, [r7, #16]
 8004b24:	4629      	mov	r1, r5
 8004b26:	eb63 0301 	sbc.w	r3, r3, r1
 8004b2a:	617b      	str	r3, [r7, #20]
 8004b2c:	f04f 0200 	mov.w	r2, #0
 8004b30:	f04f 0300 	mov.w	r3, #0
 8004b34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b38:	4659      	mov	r1, fp
 8004b3a:	018b      	lsls	r3, r1, #6
 8004b3c:	4651      	mov	r1, sl
 8004b3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b42:	4651      	mov	r1, sl
 8004b44:	018a      	lsls	r2, r1, #6
 8004b46:	4651      	mov	r1, sl
 8004b48:	ebb2 0801 	subs.w	r8, r2, r1
 8004b4c:	4659      	mov	r1, fp
 8004b4e:	eb63 0901 	sbc.w	r9, r3, r1
 8004b52:	f04f 0200 	mov.w	r2, #0
 8004b56:	f04f 0300 	mov.w	r3, #0
 8004b5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b66:	4690      	mov	r8, r2
 8004b68:	4699      	mov	r9, r3
 8004b6a:	4623      	mov	r3, r4
 8004b6c:	eb18 0303 	adds.w	r3, r8, r3
 8004b70:	60bb      	str	r3, [r7, #8]
 8004b72:	462b      	mov	r3, r5
 8004b74:	eb49 0303 	adc.w	r3, r9, r3
 8004b78:	60fb      	str	r3, [r7, #12]
 8004b7a:	f04f 0200 	mov.w	r2, #0
 8004b7e:	f04f 0300 	mov.w	r3, #0
 8004b82:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b86:	4629      	mov	r1, r5
 8004b88:	024b      	lsls	r3, r1, #9
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b90:	4621      	mov	r1, r4
 8004b92:	024a      	lsls	r2, r1, #9
 8004b94:	4610      	mov	r0, r2
 8004b96:	4619      	mov	r1, r3
 8004b98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ba0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ba4:	f7fb fb10 	bl	80001c8 <__aeabi_uldivmod>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	460b      	mov	r3, r1
 8004bac:	4613      	mov	r3, r2
 8004bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bb0:	e058      	b.n	8004c64 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bb2:	4b38      	ldr	r3, [pc, #224]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	099b      	lsrs	r3, r3, #6
 8004bb8:	2200      	movs	r2, #0
 8004bba:	4618      	mov	r0, r3
 8004bbc:	4611      	mov	r1, r2
 8004bbe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bc2:	623b      	str	r3, [r7, #32]
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bc8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004bcc:	4642      	mov	r2, r8
 8004bce:	464b      	mov	r3, r9
 8004bd0:	f04f 0000 	mov.w	r0, #0
 8004bd4:	f04f 0100 	mov.w	r1, #0
 8004bd8:	0159      	lsls	r1, r3, #5
 8004bda:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bde:	0150      	lsls	r0, r2, #5
 8004be0:	4602      	mov	r2, r0
 8004be2:	460b      	mov	r3, r1
 8004be4:	4641      	mov	r1, r8
 8004be6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004bea:	4649      	mov	r1, r9
 8004bec:	eb63 0b01 	sbc.w	fp, r3, r1
 8004bf0:	f04f 0200 	mov.w	r2, #0
 8004bf4:	f04f 0300 	mov.w	r3, #0
 8004bf8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004bfc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c04:	ebb2 040a 	subs.w	r4, r2, sl
 8004c08:	eb63 050b 	sbc.w	r5, r3, fp
 8004c0c:	f04f 0200 	mov.w	r2, #0
 8004c10:	f04f 0300 	mov.w	r3, #0
 8004c14:	00eb      	lsls	r3, r5, #3
 8004c16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c1a:	00e2      	lsls	r2, r4, #3
 8004c1c:	4614      	mov	r4, r2
 8004c1e:	461d      	mov	r5, r3
 8004c20:	4643      	mov	r3, r8
 8004c22:	18e3      	adds	r3, r4, r3
 8004c24:	603b      	str	r3, [r7, #0]
 8004c26:	464b      	mov	r3, r9
 8004c28:	eb45 0303 	adc.w	r3, r5, r3
 8004c2c:	607b      	str	r3, [r7, #4]
 8004c2e:	f04f 0200 	mov.w	r2, #0
 8004c32:	f04f 0300 	mov.w	r3, #0
 8004c36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c3a:	4629      	mov	r1, r5
 8004c3c:	028b      	lsls	r3, r1, #10
 8004c3e:	4621      	mov	r1, r4
 8004c40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c44:	4621      	mov	r1, r4
 8004c46:	028a      	lsls	r2, r1, #10
 8004c48:	4610      	mov	r0, r2
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c4e:	2200      	movs	r2, #0
 8004c50:	61bb      	str	r3, [r7, #24]
 8004c52:	61fa      	str	r2, [r7, #28]
 8004c54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c58:	f7fb fab6 	bl	80001c8 <__aeabi_uldivmod>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	460b      	mov	r3, r1
 8004c60:	4613      	mov	r3, r2
 8004c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004c64:	4b0b      	ldr	r3, [pc, #44]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	0c1b      	lsrs	r3, r3, #16
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	3301      	adds	r3, #1
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004c74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c7e:	e002      	b.n	8004c86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c80:	4b05      	ldr	r3, [pc, #20]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3750      	adds	r7, #80	@ 0x50
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c92:	bf00      	nop
 8004c94:	40023800 	.word	0x40023800
 8004c98:	00f42400 	.word	0x00f42400
 8004c9c:	007a1200 	.word	0x007a1200

08004ca0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ca4:	4b03      	ldr	r3, [pc, #12]	@ (8004cb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	20000000 	.word	0x20000000

08004cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cbc:	f7ff fff0 	bl	8004ca0 <HAL_RCC_GetHCLKFreq>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	4b05      	ldr	r3, [pc, #20]	@ (8004cd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	0a9b      	lsrs	r3, r3, #10
 8004cc8:	f003 0307 	and.w	r3, r3, #7
 8004ccc:	4903      	ldr	r1, [pc, #12]	@ (8004cdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cce:	5ccb      	ldrb	r3, [r1, r3]
 8004cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	40023800 	.word	0x40023800
 8004cdc:	08009614 	.word	0x08009614

08004ce0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d105      	bne.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d035      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d08:	4b62      	ldr	r3, [pc, #392]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d0e:	f7fc f915 	bl	8000f3c <HAL_GetTick>
 8004d12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d14:	e008      	b.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d16:	f7fc f911 	bl	8000f3c <HAL_GetTick>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d901      	bls.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e0b0      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d28:	4b5b      	ldr	r3, [pc, #364]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1f0      	bne.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	019a      	lsls	r2, r3, #6
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	071b      	lsls	r3, r3, #28
 8004d40:	4955      	ldr	r1, [pc, #340]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d48:	4b52      	ldr	r3, [pc, #328]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d4e:	f7fc f8f5 	bl	8000f3c <HAL_GetTick>
 8004d52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d54:	e008      	b.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d56:	f7fc f8f1 	bl	8000f3c <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d901      	bls.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	e090      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d68:	4b4b      	ldr	r3, [pc, #300]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d0f0      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 8083 	beq.w	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d82:	2300      	movs	r3, #0
 8004d84:	60fb      	str	r3, [r7, #12]
 8004d86:	4b44      	ldr	r3, [pc, #272]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8a:	4a43      	ldr	r2, [pc, #268]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d92:	4b41      	ldr	r3, [pc, #260]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d9e:	4b3f      	ldr	r3, [pc, #252]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a3e      	ldr	r2, [pc, #248]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004da8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004daa:	f7fc f8c7 	bl	8000f3c <HAL_GetTick>
 8004dae:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004db0:	e008      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004db2:	f7fc f8c3 	bl	8000f3c <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d901      	bls.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e062      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004dc4:	4b35      	ldr	r3, [pc, #212]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d0f0      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dd0:	4b31      	ldr	r3, [pc, #196]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dd8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d02f      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d028      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004dee:	4b2a      	ldr	r3, [pc, #168]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004df6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004df8:	4b29      	ldr	r3, [pc, #164]	@ (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dfe:	4b28      	ldr	r3, [pc, #160]	@ (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e04:	4a24      	ldr	r2, [pc, #144]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e0a:	4b23      	ldr	r3, [pc, #140]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d114      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e16:	f7fc f891 	bl	8000f3c <HAL_GetTick>
 8004e1a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e1c:	e00a      	b.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e1e:	f7fc f88d 	bl	8000f3c <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e02a      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e34:	4b18      	ldr	r3, [pc, #96]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e38:	f003 0302 	and.w	r3, r3, #2
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d0ee      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e4c:	d10d      	bne.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004e4e:	4b12      	ldr	r3, [pc, #72]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004e5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e62:	490d      	ldr	r1, [pc, #52]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	608b      	str	r3, [r1, #8]
 8004e68:	e005      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e70:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e74:	6093      	str	r3, [r2, #8]
 8004e76:	4b08      	ldr	r3, [pc, #32]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e78:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e82:	4905      	ldr	r1, [pc, #20]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3718      	adds	r7, #24
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	42470068 	.word	0x42470068
 8004e98:	40023800 	.word	0x40023800
 8004e9c:	40007000 	.word	0x40007000
 8004ea0:	42470e40 	.word	0x42470e40

08004ea4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b087      	sub	sp, #28
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004eac:	2300      	movs	r3, #0
 8004eae:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d13f      	bne.n	8004f42 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004ec2:	4b24      	ldr	r3, [pc, #144]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004eca:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d006      	beq.n	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ed8:	d12f      	bne.n	8004f3a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004eda:	4b1f      	ldr	r3, [pc, #124]	@ (8004f58 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004edc:	617b      	str	r3, [r7, #20]
          break;
 8004ede:	e02f      	b.n	8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ee8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004eec:	d108      	bne.n	8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004eee:	4b19      	ldr	r3, [pc, #100]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ef6:	4a19      	ldr	r2, [pc, #100]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004efc:	613b      	str	r3, [r7, #16]
 8004efe:	e007      	b.n	8004f10 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004f00:	4b14      	ldr	r3, [pc, #80]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f08:	4a15      	ldr	r2, [pc, #84]	@ (8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004f10:	4b10      	ldr	r3, [pc, #64]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f16:	099b      	lsrs	r3, r3, #6
 8004f18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	fb02 f303 	mul.w	r3, r2, r3
 8004f22:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004f24:	4b0b      	ldr	r3, [pc, #44]	@ (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f2a:	0f1b      	lsrs	r3, r3, #28
 8004f2c:	f003 0307 	and.w	r3, r3, #7
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f36:	617b      	str	r3, [r7, #20]
          break;
 8004f38:	e002      	b.n	8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	617b      	str	r3, [r7, #20]
          break;
 8004f3e:	bf00      	nop
        }
      }
      break;
 8004f40:	e000      	b.n	8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004f42:	bf00      	nop
    }
  }
  return frequency;
 8004f44:	697b      	ldr	r3, [r7, #20]
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	371c      	adds	r7, #28
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	40023800 	.word	0x40023800
 8004f58:	00bb8000 	.word	0x00bb8000
 8004f5c:	007a1200 	.word	0x007a1200
 8004f60:	00f42400 	.word	0x00f42400

08004f64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b082      	sub	sp, #8
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d101      	bne.n	8004f76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e07b      	b.n	800506e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d108      	bne.n	8004f90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f86:	d009      	beq.n	8004f9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	61da      	str	r2, [r3, #28]
 8004f8e:	e005      	b.n	8004f9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d106      	bne.n	8004fbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f7fb fe08 	bl	8000bcc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fee:	431a      	orrs	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	f003 0302 	and.w	r3, r3, #2
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	695b      	ldr	r3, [r3, #20]
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	431a      	orrs	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800500c:	431a      	orrs	r2, r3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	69db      	ldr	r3, [r3, #28]
 8005012:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005016:	431a      	orrs	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a1b      	ldr	r3, [r3, #32]
 800501c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005020:	ea42 0103 	orr.w	r1, r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005028:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	0c1b      	lsrs	r3, r3, #16
 800503a:	f003 0104 	and.w	r1, r3, #4
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005042:	f003 0210 	and.w	r2, r3, #16
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	430a      	orrs	r2, r1
 800504c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	69da      	ldr	r2, [r3, #28]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800505c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b082      	sub	sp, #8
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e041      	b.n	800510c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b00      	cmp	r3, #0
 8005092:	d106      	bne.n	80050a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f7fb fddd 	bl	8000c5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2202      	movs	r2, #2
 80050a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	3304      	adds	r3, #4
 80050b2:	4619      	mov	r1, r3
 80050b4:	4610      	mov	r0, r2
 80050b6:	f000 fa7d 	bl	80055b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2201      	movs	r2, #1
 8005106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3708      	adds	r7, #8
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005122:	b2db      	uxtb	r3, r3
 8005124:	2b01      	cmp	r3, #1
 8005126:	d001      	beq.n	800512c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e04e      	b.n	80051ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2202      	movs	r2, #2
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68da      	ldr	r2, [r3, #12]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f042 0201 	orr.w	r2, r2, #1
 8005142:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a23      	ldr	r2, [pc, #140]	@ (80051d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d022      	beq.n	8005194 <HAL_TIM_Base_Start_IT+0x80>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005156:	d01d      	beq.n	8005194 <HAL_TIM_Base_Start_IT+0x80>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a1f      	ldr	r2, [pc, #124]	@ (80051dc <HAL_TIM_Base_Start_IT+0xc8>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d018      	beq.n	8005194 <HAL_TIM_Base_Start_IT+0x80>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a1e      	ldr	r2, [pc, #120]	@ (80051e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d013      	beq.n	8005194 <HAL_TIM_Base_Start_IT+0x80>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a1c      	ldr	r2, [pc, #112]	@ (80051e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d00e      	beq.n	8005194 <HAL_TIM_Base_Start_IT+0x80>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a1b      	ldr	r2, [pc, #108]	@ (80051e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d009      	beq.n	8005194 <HAL_TIM_Base_Start_IT+0x80>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a19      	ldr	r2, [pc, #100]	@ (80051ec <HAL_TIM_Base_Start_IT+0xd8>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d004      	beq.n	8005194 <HAL_TIM_Base_Start_IT+0x80>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a18      	ldr	r2, [pc, #96]	@ (80051f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d111      	bne.n	80051b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f003 0307 	and.w	r3, r3, #7
 800519e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2b06      	cmp	r3, #6
 80051a4:	d010      	beq.n	80051c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f042 0201 	orr.w	r2, r2, #1
 80051b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051b6:	e007      	b.n	80051c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f042 0201 	orr.w	r2, r2, #1
 80051c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3714      	adds	r7, #20
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	40010000 	.word	0x40010000
 80051dc:	40000400 	.word	0x40000400
 80051e0:	40000800 	.word	0x40000800
 80051e4:	40000c00 	.word	0x40000c00
 80051e8:	40010400 	.word	0x40010400
 80051ec:	40014000 	.word	0x40014000
 80051f0:	40001800 	.word	0x40001800

080051f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	691b      	ldr	r3, [r3, #16]
 800520a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	f003 0302 	and.w	r3, r3, #2
 8005212:	2b00      	cmp	r3, #0
 8005214:	d020      	beq.n	8005258 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f003 0302 	and.w	r3, r3, #2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d01b      	beq.n	8005258 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f06f 0202 	mvn.w	r2, #2
 8005228:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	699b      	ldr	r3, [r3, #24]
 8005236:	f003 0303 	and.w	r3, r3, #3
 800523a:	2b00      	cmp	r3, #0
 800523c:	d003      	beq.n	8005246 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 f999 	bl	8005576 <HAL_TIM_IC_CaptureCallback>
 8005244:	e005      	b.n	8005252 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f000 f98b 	bl	8005562 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f000 f99c 	bl	800558a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	f003 0304 	and.w	r3, r3, #4
 800525e:	2b00      	cmp	r3, #0
 8005260:	d020      	beq.n	80052a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f003 0304 	and.w	r3, r3, #4
 8005268:	2b00      	cmp	r3, #0
 800526a:	d01b      	beq.n	80052a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f06f 0204 	mvn.w	r2, #4
 8005274:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2202      	movs	r2, #2
 800527a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005286:	2b00      	cmp	r3, #0
 8005288:	d003      	beq.n	8005292 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f973 	bl	8005576 <HAL_TIM_IC_CaptureCallback>
 8005290:	e005      	b.n	800529e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f965 	bl	8005562 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 f976 	bl	800558a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	f003 0308 	and.w	r3, r3, #8
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d020      	beq.n	80052f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f003 0308 	and.w	r3, r3, #8
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d01b      	beq.n	80052f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f06f 0208 	mvn.w	r2, #8
 80052c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2204      	movs	r2, #4
 80052c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	f003 0303 	and.w	r3, r3, #3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d003      	beq.n	80052de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f94d 	bl	8005576 <HAL_TIM_IC_CaptureCallback>
 80052dc:	e005      	b.n	80052ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 f93f 	bl	8005562 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f950 	bl	800558a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	f003 0310 	and.w	r3, r3, #16
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d020      	beq.n	800533c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f003 0310 	and.w	r3, r3, #16
 8005300:	2b00      	cmp	r3, #0
 8005302:	d01b      	beq.n	800533c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f06f 0210 	mvn.w	r2, #16
 800530c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2208      	movs	r2, #8
 8005312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800531e:	2b00      	cmp	r3, #0
 8005320:	d003      	beq.n	800532a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f927 	bl	8005576 <HAL_TIM_IC_CaptureCallback>
 8005328:	e005      	b.n	8005336 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f919 	bl	8005562 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f92a 	bl	800558a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f003 0301 	and.w	r3, r3, #1
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00c      	beq.n	8005360 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f003 0301 	and.w	r3, r3, #1
 800534c:	2b00      	cmp	r3, #0
 800534e:	d007      	beq.n	8005360 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f06f 0201 	mvn.w	r2, #1
 8005358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f7fb fb2c 	bl	80009b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00c      	beq.n	8005384 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005370:	2b00      	cmp	r3, #0
 8005372:	d007      	beq.n	8005384 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800537c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 fae4 	bl	800594c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00c      	beq.n	80053a8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005394:	2b00      	cmp	r3, #0
 8005396:	d007      	beq.n	80053a8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80053a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f8fb 	bl	800559e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	f003 0320 	and.w	r3, r3, #32
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00c      	beq.n	80053cc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f003 0320 	and.w	r3, r3, #32
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d007      	beq.n	80053cc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f06f 0220 	mvn.w	r2, #32
 80053c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 fab6 	bl	8005938 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053cc:	bf00      	nop
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053de:	2300      	movs	r3, #0
 80053e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d101      	bne.n	80053f0 <HAL_TIM_ConfigClockSource+0x1c>
 80053ec:	2302      	movs	r3, #2
 80053ee:	e0b4      	b.n	800555a <HAL_TIM_ConfigClockSource+0x186>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800540e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005416:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005428:	d03e      	beq.n	80054a8 <HAL_TIM_ConfigClockSource+0xd4>
 800542a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800542e:	f200 8087 	bhi.w	8005540 <HAL_TIM_ConfigClockSource+0x16c>
 8005432:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005436:	f000 8086 	beq.w	8005546 <HAL_TIM_ConfigClockSource+0x172>
 800543a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800543e:	d87f      	bhi.n	8005540 <HAL_TIM_ConfigClockSource+0x16c>
 8005440:	2b70      	cmp	r3, #112	@ 0x70
 8005442:	d01a      	beq.n	800547a <HAL_TIM_ConfigClockSource+0xa6>
 8005444:	2b70      	cmp	r3, #112	@ 0x70
 8005446:	d87b      	bhi.n	8005540 <HAL_TIM_ConfigClockSource+0x16c>
 8005448:	2b60      	cmp	r3, #96	@ 0x60
 800544a:	d050      	beq.n	80054ee <HAL_TIM_ConfigClockSource+0x11a>
 800544c:	2b60      	cmp	r3, #96	@ 0x60
 800544e:	d877      	bhi.n	8005540 <HAL_TIM_ConfigClockSource+0x16c>
 8005450:	2b50      	cmp	r3, #80	@ 0x50
 8005452:	d03c      	beq.n	80054ce <HAL_TIM_ConfigClockSource+0xfa>
 8005454:	2b50      	cmp	r3, #80	@ 0x50
 8005456:	d873      	bhi.n	8005540 <HAL_TIM_ConfigClockSource+0x16c>
 8005458:	2b40      	cmp	r3, #64	@ 0x40
 800545a:	d058      	beq.n	800550e <HAL_TIM_ConfigClockSource+0x13a>
 800545c:	2b40      	cmp	r3, #64	@ 0x40
 800545e:	d86f      	bhi.n	8005540 <HAL_TIM_ConfigClockSource+0x16c>
 8005460:	2b30      	cmp	r3, #48	@ 0x30
 8005462:	d064      	beq.n	800552e <HAL_TIM_ConfigClockSource+0x15a>
 8005464:	2b30      	cmp	r3, #48	@ 0x30
 8005466:	d86b      	bhi.n	8005540 <HAL_TIM_ConfigClockSource+0x16c>
 8005468:	2b20      	cmp	r3, #32
 800546a:	d060      	beq.n	800552e <HAL_TIM_ConfigClockSource+0x15a>
 800546c:	2b20      	cmp	r3, #32
 800546e:	d867      	bhi.n	8005540 <HAL_TIM_ConfigClockSource+0x16c>
 8005470:	2b00      	cmp	r3, #0
 8005472:	d05c      	beq.n	800552e <HAL_TIM_ConfigClockSource+0x15a>
 8005474:	2b10      	cmp	r3, #16
 8005476:	d05a      	beq.n	800552e <HAL_TIM_ConfigClockSource+0x15a>
 8005478:	e062      	b.n	8005540 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800548a:	f000 f9b9 	bl	8005800 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800549c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	609a      	str	r2, [r3, #8]
      break;
 80054a6:	e04f      	b.n	8005548 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054b8:	f000 f9a2 	bl	8005800 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	689a      	ldr	r2, [r3, #8]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054ca:	609a      	str	r2, [r3, #8]
      break;
 80054cc:	e03c      	b.n	8005548 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054da:	461a      	mov	r2, r3
 80054dc:	f000 f916 	bl	800570c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2150      	movs	r1, #80	@ 0x50
 80054e6:	4618      	mov	r0, r3
 80054e8:	f000 f96f 	bl	80057ca <TIM_ITRx_SetConfig>
      break;
 80054ec:	e02c      	b.n	8005548 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054fa:	461a      	mov	r2, r3
 80054fc:	f000 f935 	bl	800576a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2160      	movs	r1, #96	@ 0x60
 8005506:	4618      	mov	r0, r3
 8005508:	f000 f95f 	bl	80057ca <TIM_ITRx_SetConfig>
      break;
 800550c:	e01c      	b.n	8005548 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800551a:	461a      	mov	r2, r3
 800551c:	f000 f8f6 	bl	800570c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2140      	movs	r1, #64	@ 0x40
 8005526:	4618      	mov	r0, r3
 8005528:	f000 f94f 	bl	80057ca <TIM_ITRx_SetConfig>
      break;
 800552c:	e00c      	b.n	8005548 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4619      	mov	r1, r3
 8005538:	4610      	mov	r0, r2
 800553a:	f000 f946 	bl	80057ca <TIM_ITRx_SetConfig>
      break;
 800553e:	e003      	b.n	8005548 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	73fb      	strb	r3, [r7, #15]
      break;
 8005544:	e000      	b.n	8005548 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005546:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005558:	7bfb      	ldrb	r3, [r7, #15]
}
 800555a:	4618      	mov	r0, r3
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005562:	b480      	push	{r7}
 8005564:	b083      	sub	sp, #12
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800556a:	bf00      	nop
 800556c:	370c      	adds	r7, #12
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr

08005576 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005576:	b480      	push	{r7}
 8005578:	b083      	sub	sp, #12
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800557e:	bf00      	nop
 8005580:	370c      	adds	r7, #12
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800558a:	b480      	push	{r7}
 800558c:	b083      	sub	sp, #12
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005592:	bf00      	nop
 8005594:	370c      	adds	r7, #12
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr

0800559e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800559e:	b480      	push	{r7}
 80055a0:	b083      	sub	sp, #12
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
	...

080055b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b085      	sub	sp, #20
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	4a46      	ldr	r2, [pc, #280]	@ (80056e0 <TIM_Base_SetConfig+0x12c>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d013      	beq.n	80055f4 <TIM_Base_SetConfig+0x40>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055d2:	d00f      	beq.n	80055f4 <TIM_Base_SetConfig+0x40>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a43      	ldr	r2, [pc, #268]	@ (80056e4 <TIM_Base_SetConfig+0x130>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d00b      	beq.n	80055f4 <TIM_Base_SetConfig+0x40>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a42      	ldr	r2, [pc, #264]	@ (80056e8 <TIM_Base_SetConfig+0x134>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d007      	beq.n	80055f4 <TIM_Base_SetConfig+0x40>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a41      	ldr	r2, [pc, #260]	@ (80056ec <TIM_Base_SetConfig+0x138>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d003      	beq.n	80055f4 <TIM_Base_SetConfig+0x40>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a40      	ldr	r2, [pc, #256]	@ (80056f0 <TIM_Base_SetConfig+0x13c>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d108      	bne.n	8005606 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	4313      	orrs	r3, r2
 8005604:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a35      	ldr	r2, [pc, #212]	@ (80056e0 <TIM_Base_SetConfig+0x12c>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d02b      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005614:	d027      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a32      	ldr	r2, [pc, #200]	@ (80056e4 <TIM_Base_SetConfig+0x130>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d023      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a31      	ldr	r2, [pc, #196]	@ (80056e8 <TIM_Base_SetConfig+0x134>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d01f      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a30      	ldr	r2, [pc, #192]	@ (80056ec <TIM_Base_SetConfig+0x138>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d01b      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a2f      	ldr	r2, [pc, #188]	@ (80056f0 <TIM_Base_SetConfig+0x13c>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d017      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a2e      	ldr	r2, [pc, #184]	@ (80056f4 <TIM_Base_SetConfig+0x140>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d013      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a2d      	ldr	r2, [pc, #180]	@ (80056f8 <TIM_Base_SetConfig+0x144>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d00f      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a2c      	ldr	r2, [pc, #176]	@ (80056fc <TIM_Base_SetConfig+0x148>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d00b      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a2b      	ldr	r2, [pc, #172]	@ (8005700 <TIM_Base_SetConfig+0x14c>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d007      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a2a      	ldr	r2, [pc, #168]	@ (8005704 <TIM_Base_SetConfig+0x150>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d003      	beq.n	8005666 <TIM_Base_SetConfig+0xb2>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a29      	ldr	r2, [pc, #164]	@ (8005708 <TIM_Base_SetConfig+0x154>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d108      	bne.n	8005678 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800566c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	4313      	orrs	r3, r2
 8005676:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	4313      	orrs	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	68fa      	ldr	r2, [r7, #12]
 800568a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	689a      	ldr	r2, [r3, #8]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a10      	ldr	r2, [pc, #64]	@ (80056e0 <TIM_Base_SetConfig+0x12c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d003      	beq.n	80056ac <TIM_Base_SetConfig+0xf8>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	4a12      	ldr	r2, [pc, #72]	@ (80056f0 <TIM_Base_SetConfig+0x13c>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d103      	bne.n	80056b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	691a      	ldr	r2, [r3, #16]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	f003 0301 	and.w	r3, r3, #1
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d105      	bne.n	80056d2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	f023 0201 	bic.w	r2, r3, #1
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	611a      	str	r2, [r3, #16]
  }
}
 80056d2:	bf00      	nop
 80056d4:	3714      	adds	r7, #20
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	40010000 	.word	0x40010000
 80056e4:	40000400 	.word	0x40000400
 80056e8:	40000800 	.word	0x40000800
 80056ec:	40000c00 	.word	0x40000c00
 80056f0:	40010400 	.word	0x40010400
 80056f4:	40014000 	.word	0x40014000
 80056f8:	40014400 	.word	0x40014400
 80056fc:	40014800 	.word	0x40014800
 8005700:	40001800 	.word	0x40001800
 8005704:	40001c00 	.word	0x40001c00
 8005708:	40002000 	.word	0x40002000

0800570c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6a1b      	ldr	r3, [r3, #32]
 800571c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6a1b      	ldr	r3, [r3, #32]
 8005722:	f023 0201 	bic.w	r2, r3, #1
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	699b      	ldr	r3, [r3, #24]
 800572e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005736:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	011b      	lsls	r3, r3, #4
 800573c:	693a      	ldr	r2, [r7, #16]
 800573e:	4313      	orrs	r3, r2
 8005740:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	f023 030a 	bic.w	r3, r3, #10
 8005748:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	4313      	orrs	r3, r2
 8005750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	697a      	ldr	r2, [r7, #20]
 800575c:	621a      	str	r2, [r3, #32]
}
 800575e:	bf00      	nop
 8005760:	371c      	adds	r7, #28
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr

0800576a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800576a:	b480      	push	{r7}
 800576c:	b087      	sub	sp, #28
 800576e:	af00      	add	r7, sp, #0
 8005770:	60f8      	str	r0, [r7, #12]
 8005772:	60b9      	str	r1, [r7, #8]
 8005774:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6a1b      	ldr	r3, [r3, #32]
 8005780:	f023 0210 	bic.w	r2, r3, #16
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005794:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	031b      	lsls	r3, r3, #12
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	4313      	orrs	r3, r2
 800579e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80057a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	011b      	lsls	r3, r3, #4
 80057ac:	697a      	ldr	r2, [r7, #20]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	621a      	str	r2, [r3, #32]
}
 80057be:	bf00      	nop
 80057c0:	371c      	adds	r7, #28
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr

080057ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057ca:	b480      	push	{r7}
 80057cc:	b085      	sub	sp, #20
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
 80057d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057e2:	683a      	ldr	r2, [r7, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	f043 0307 	orr.w	r3, r3, #7
 80057ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	609a      	str	r2, [r3, #8]
}
 80057f4:	bf00      	nop
 80057f6:	3714      	adds	r7, #20
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005800:	b480      	push	{r7}
 8005802:	b087      	sub	sp, #28
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
 800580c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800581a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	021a      	lsls	r2, r3, #8
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	431a      	orrs	r2, r3
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	4313      	orrs	r3, r2
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	4313      	orrs	r3, r2
 800582c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	697a      	ldr	r2, [r7, #20]
 8005832:	609a      	str	r2, [r3, #8]
}
 8005834:	bf00      	nop
 8005836:	371c      	adds	r7, #28
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005850:	2b01      	cmp	r3, #1
 8005852:	d101      	bne.n	8005858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005854:	2302      	movs	r3, #2
 8005856:	e05a      	b.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2202      	movs	r2, #2
 8005864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800587e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	4313      	orrs	r3, r2
 8005888:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a21      	ldr	r2, [pc, #132]	@ (800591c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d022      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058a4:	d01d      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a1d      	ldr	r2, [pc, #116]	@ (8005920 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d018      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a1b      	ldr	r2, [pc, #108]	@ (8005924 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d013      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a1a      	ldr	r2, [pc, #104]	@ (8005928 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d00e      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a18      	ldr	r2, [pc, #96]	@ (800592c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d009      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a17      	ldr	r2, [pc, #92]	@ (8005930 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d004      	beq.n	80058e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a15      	ldr	r2, [pc, #84]	@ (8005934 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d10c      	bne.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68ba      	ldr	r2, [r7, #8]
 80058fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	3714      	adds	r7, #20
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	40010000 	.word	0x40010000
 8005920:	40000400 	.word	0x40000400
 8005924:	40000800 	.word	0x40000800
 8005928:	40000c00 	.word	0x40000c00
 800592c:	40010400 	.word	0x40010400
 8005930:	40014000 	.word	0x40014000
 8005934:	40001800 	.word	0x40001800

08005938 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005960:	b084      	sub	sp, #16
 8005962:	b580      	push	{r7, lr}
 8005964:	b084      	sub	sp, #16
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
 800596a:	f107 001c 	add.w	r0, r7, #28
 800596e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005972:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005976:	2b01      	cmp	r3, #1
 8005978:	d123      	bne.n	80059c2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800597e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800598e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80059a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d105      	bne.n	80059b6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 f9dc 	bl	8005d74 <USB_CoreReset>
 80059bc:	4603      	mov	r3, r0
 80059be:	73fb      	strb	r3, [r7, #15]
 80059c0:	e01b      	b.n	80059fa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 f9d0 	bl	8005d74 <USB_CoreReset>
 80059d4:	4603      	mov	r3, r0
 80059d6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80059d8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d106      	bne.n	80059ee <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059e4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	639a      	str	r2, [r3, #56]	@ 0x38
 80059ec:	e005      	b.n	80059fa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80059fa:	7fbb      	ldrb	r3, [r7, #30]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d10b      	bne.n	8005a18 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f043 0206 	orr.w	r2, r3, #6
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f043 0220 	orr.w	r2, r3, #32
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a24:	b004      	add	sp, #16
 8005a26:	4770      	bx	lr

08005a28 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f043 0201 	orr.w	r2, r3, #1
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	370c      	adds	r7, #12
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr

08005a4a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	b083      	sub	sp, #12
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f023 0201 	bic.w	r2, r3, #1
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	460b      	mov	r3, r1
 8005a76:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a88:	78fb      	ldrb	r3, [r7, #3]
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d115      	bne.n	8005aba <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a9a:	200a      	movs	r0, #10
 8005a9c:	f7fb fa5a 	bl	8000f54 <HAL_Delay>
      ms += 10U;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	330a      	adds	r3, #10
 8005aa4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 f956 	bl	8005d58 <USB_GetMode>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d01e      	beq.n	8005af0 <USB_SetCurrentMode+0x84>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2bc7      	cmp	r3, #199	@ 0xc7
 8005ab6:	d9f0      	bls.n	8005a9a <USB_SetCurrentMode+0x2e>
 8005ab8:	e01a      	b.n	8005af0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005aba:	78fb      	ldrb	r3, [r7, #3]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d115      	bne.n	8005aec <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005acc:	200a      	movs	r0, #10
 8005ace:	f7fb fa41 	bl	8000f54 <HAL_Delay>
      ms += 10U;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	330a      	adds	r3, #10
 8005ad6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 f93d 	bl	8005d58 <USB_GetMode>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d005      	beq.n	8005af0 <USB_SetCurrentMode+0x84>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2bc7      	cmp	r3, #199	@ 0xc7
 8005ae8:	d9f0      	bls.n	8005acc <USB_SetCurrentMode+0x60>
 8005aea:	e001      	b.n	8005af0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e005      	b.n	8005afc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2bc8      	cmp	r3, #200	@ 0xc8
 8005af4:	d101      	bne.n	8005afa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e000      	b.n	8005afc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b085      	sub	sp, #20
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	3301      	adds	r3, #1
 8005b16:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b1e:	d901      	bls.n	8005b24 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e01b      	b.n	8005b5c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	daf2      	bge.n	8005b12 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	019b      	lsls	r3, r3, #6
 8005b34:	f043 0220 	orr.w	r2, r3, #32
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b48:	d901      	bls.n	8005b4e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e006      	b.n	8005b5c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	f003 0320 	and.w	r3, r3, #32
 8005b56:	2b20      	cmp	r3, #32
 8005b58:	d0f0      	beq.n	8005b3c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3714      	adds	r7, #20
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr

08005b68 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b085      	sub	sp, #20
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	3301      	adds	r3, #1
 8005b78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b80:	d901      	bls.n	8005b86 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e018      	b.n	8005bb8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	daf2      	bge.n	8005b74 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2210      	movs	r2, #16
 8005b96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ba4:	d901      	bls.n	8005baa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	e006      	b.n	8005bb8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	f003 0310 	and.w	r3, r3, #16
 8005bb2:	2b10      	cmp	r3, #16
 8005bb4:	d0f0      	beq.n	8005b98 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3714      	adds	r7, #20
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b089      	sub	sp, #36	@ 0x24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	4611      	mov	r1, r2
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	71fb      	strb	r3, [r7, #7]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005be2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d123      	bne.n	8005c32 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005bea:	88bb      	ldrh	r3, [r7, #4]
 8005bec:	3303      	adds	r3, #3
 8005bee:	089b      	lsrs	r3, r3, #2
 8005bf0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	61bb      	str	r3, [r7, #24]
 8005bf6:	e018      	b.n	8005c2a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005bf8:	79fb      	ldrb	r3, [r7, #7]
 8005bfa:	031a      	lsls	r2, r3, #12
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c04:	461a      	mov	r2, r3
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	3301      	adds	r3, #1
 8005c16:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	3301      	adds	r3, #1
 8005c22:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	3301      	adds	r3, #1
 8005c28:	61bb      	str	r3, [r7, #24]
 8005c2a:	69ba      	ldr	r2, [r7, #24]
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d3e2      	bcc.n	8005bf8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3724      	adds	r7, #36	@ 0x24
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b08b      	sub	sp, #44	@ 0x2c
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005c56:	88fb      	ldrh	r3, [r7, #6]
 8005c58:	089b      	lsrs	r3, r3, #2
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005c5e:	88fb      	ldrh	r3, [r7, #6]
 8005c60:	f003 0303 	and.w	r3, r3, #3
 8005c64:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005c66:	2300      	movs	r3, #0
 8005c68:	623b      	str	r3, [r7, #32]
 8005c6a:	e014      	b.n	8005c96 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c76:	601a      	str	r2, [r3, #0]
    pDest++;
 8005c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c80:	3301      	adds	r3, #1
 8005c82:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	3301      	adds	r3, #1
 8005c88:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005c90:	6a3b      	ldr	r3, [r7, #32]
 8005c92:	3301      	adds	r3, #1
 8005c94:	623b      	str	r3, [r7, #32]
 8005c96:	6a3a      	ldr	r2, [r7, #32]
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d3e6      	bcc.n	8005c6c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005c9e:	8bfb      	ldrh	r3, [r7, #30]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d01e      	beq.n	8005ce2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005ca8:	69bb      	ldr	r3, [r7, #24]
 8005caa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005cae:	461a      	mov	r2, r3
 8005cb0:	f107 0310 	add.w	r3, r7, #16
 8005cb4:	6812      	ldr	r2, [r2, #0]
 8005cb6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005cb8:	693a      	ldr	r2, [r7, #16]
 8005cba:	6a3b      	ldr	r3, [r7, #32]
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	00db      	lsls	r3, r3, #3
 8005cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc8:	701a      	strb	r2, [r3, #0]
      i++;
 8005cca:	6a3b      	ldr	r3, [r7, #32]
 8005ccc:	3301      	adds	r3, #1
 8005cce:	623b      	str	r3, [r7, #32]
      pDest++;
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005cd6:	8bfb      	ldrh	r3, [r7, #30]
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005cdc:	8bfb      	ldrh	r3, [r7, #30]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1ea      	bne.n	8005cb8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	372c      	adds	r7, #44	@ 0x2c
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	695b      	ldr	r3, [r3, #20]
 8005cfc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	699b      	ldr	r3, [r3, #24]
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	4013      	ands	r3, r2
 8005d06:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005d08:	68fb      	ldr	r3, [r7, #12]
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3714      	adds	r7, #20
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr

08005d16 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005d16:	b480      	push	{r7}
 8005d18:	b085      	sub	sp, #20
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	6078      	str	r0, [r7, #4]
 8005d1e:	460b      	mov	r3, r1
 8005d20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005d26:	78fb      	ldrb	r3, [r7, #3]
 8005d28:	015a      	lsls	r2, r3, #5
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005d36:	78fb      	ldrb	r3, [r7, #3]
 8005d38:	015a      	lsls	r2, r3, #5
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	68ba      	ldr	r2, [r7, #8]
 8005d46:	4013      	ands	r3, r2
 8005d48:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005d4a:	68bb      	ldr	r3, [r7, #8]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3714      	adds	r7, #20
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	695b      	ldr	r3, [r3, #20]
 8005d64:	f003 0301 	and.w	r3, r3, #1
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	3301      	adds	r3, #1
 8005d84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d8c:	d901      	bls.n	8005d92 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e01b      	b.n	8005dca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	daf2      	bge.n	8005d80 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	f043 0201 	orr.w	r2, r3, #1
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	3301      	adds	r3, #1
 8005dae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005db6:	d901      	bls.n	8005dbc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e006      	b.n	8005dca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	f003 0301 	and.w	r3, r3, #1
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d0f0      	beq.n	8005daa <USB_CoreReset+0x36>

  return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
	...

08005dd8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005dd8:	b084      	sub	sp, #16
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b086      	sub	sp, #24
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
 8005de2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005de6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005dea:	2300      	movs	r3, #0
 8005dec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005df8:	461a      	mov	r2, r3
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e02:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e0e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e1a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d119      	bne.n	8005e62 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005e2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d10a      	bne.n	8005e4c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005e44:	f043 0304 	orr.w	r3, r3, #4
 8005e48:	6013      	str	r3, [r2, #0]
 8005e4a:	e014      	b.n	8005e76 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005e5a:	f023 0304 	bic.w	r3, r3, #4
 8005e5e:	6013      	str	r3, [r2, #0]
 8005e60:	e009      	b.n	8005e76 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005e70:	f023 0304 	bic.w	r3, r3, #4
 8005e74:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005e76:	2110      	movs	r1, #16
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f7ff fe43 	bl	8005b04 <USB_FlushTxFifo>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d001      	beq.n	8005e88 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f7ff fe6d 	bl	8005b68 <USB_FlushRxFifo>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d001      	beq.n	8005e98 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005e98:	2300      	movs	r3, #0
 8005e9a:	613b      	str	r3, [r7, #16]
 8005e9c:	e015      	b.n	8005eca <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	015a      	lsls	r2, r3, #5
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eaa:	461a      	mov	r2, r3
 8005eac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005eb0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	015a      	lsls	r2, r3, #5
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	4413      	add	r3, r2
 8005eba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	613b      	str	r3, [r7, #16]
 8005eca:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005ece:	461a      	mov	r2, r3
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d3e3      	bcc.n	8005e9e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ee2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a18      	ldr	r2, [pc, #96]	@ (8005f48 <USB_HostInit+0x170>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d10b      	bne.n	8005f04 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ef2:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a15      	ldr	r2, [pc, #84]	@ (8005f4c <USB_HostInit+0x174>)
 8005ef8:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a14      	ldr	r2, [pc, #80]	@ (8005f50 <USB_HostInit+0x178>)
 8005efe:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005f02:	e009      	b.n	8005f18 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2280      	movs	r2, #128	@ 0x80
 8005f08:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a11      	ldr	r2, [pc, #68]	@ (8005f54 <USB_HostInit+0x17c>)
 8005f0e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	4a11      	ldr	r2, [pc, #68]	@ (8005f58 <USB_HostInit+0x180>)
 8005f14:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005f18:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d105      	bne.n	8005f2c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	699b      	ldr	r3, [r3, #24]
 8005f24:	f043 0210 	orr.w	r2, r3, #16
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	699a      	ldr	r2, [r3, #24]
 8005f30:	4b0a      	ldr	r3, [pc, #40]	@ (8005f5c <USB_HostInit+0x184>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005f38:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3718      	adds	r7, #24
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f44:	b004      	add	sp, #16
 8005f46:	4770      	bx	lr
 8005f48:	40040000 	.word	0x40040000
 8005f4c:	01000200 	.word	0x01000200
 8005f50:	00e00300 	.word	0x00e00300
 8005f54:	00600080 	.word	0x00600080
 8005f58:	004000e0 	.word	0x004000e0
 8005f5c:	a3200008 	.word	0xa3200008

08005f60 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b085      	sub	sp, #20
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	460b      	mov	r3, r1
 8005f6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	68fa      	ldr	r2, [r7, #12]
 8005f7a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005f7e:	f023 0303 	bic.w	r3, r3, #3
 8005f82:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	78fb      	ldrb	r3, [r7, #3]
 8005f8e:	f003 0303 	and.w	r3, r3, #3
 8005f92:	68f9      	ldr	r1, [r7, #12]
 8005f94:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005f9c:	78fb      	ldrb	r3, [r7, #3]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d107      	bne.n	8005fb2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005fa8:	461a      	mov	r2, r3
 8005faa:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005fae:	6053      	str	r3, [r2, #4]
 8005fb0:	e00c      	b.n	8005fcc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005fb2:	78fb      	ldrb	r3, [r7, #3]
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	d107      	bne.n	8005fc8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005fc4:	6053      	str	r3, [r2, #4]
 8005fc6:	e001      	b.n	8005fcc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e000      	b.n	8005fce <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3714      	adds	r7, #20
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr

08005fda <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005fda:	b580      	push	{r7, lr}
 8005fdc:	b084      	sub	sp, #16
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005ffa:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006004:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006008:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800600a:	2064      	movs	r0, #100	@ 0x64
 800600c:	f7fa ffa2 	bl	8000f54 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	68fa      	ldr	r2, [r7, #12]
 8006014:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006018:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800601c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800601e:	200a      	movs	r0, #10
 8006020:	f7fa ff98 	bl	8000f54 <HAL_Delay>

  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3710      	adds	r7, #16
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}

0800602e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800602e:	b480      	push	{r7}
 8006030:	b085      	sub	sp, #20
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
 8006036:	460b      	mov	r3, r1
 8006038:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800603e:	2300      	movs	r3, #0
 8006040:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006052:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800605a:	2b00      	cmp	r3, #0
 800605c:	d109      	bne.n	8006072 <USB_DriveVbus+0x44>
 800605e:	78fb      	ldrb	r3, [r7, #3]
 8006060:	2b01      	cmp	r3, #1
 8006062:	d106      	bne.n	8006072 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800606c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006070:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006078:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800607c:	d109      	bne.n	8006092 <USB_DriveVbus+0x64>
 800607e:	78fb      	ldrb	r3, [r7, #3]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d106      	bne.n	8006092 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800608c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006090:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006092:	2300      	movs	r3, #0
}
 8006094:	4618      	mov	r0, r3
 8006096:	3714      	adds	r7, #20
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b085      	sub	sp, #20
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80060ac:	2300      	movs	r3, #0
 80060ae:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	0c5b      	lsrs	r3, r3, #17
 80060be:	f003 0303 	and.w	r3, r3, #3
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3714      	adds	r7, #20
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b085      	sub	sp, #20
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	b29b      	uxth	r3, r3
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3714      	adds	r7, #20
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b088      	sub	sp, #32
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	4608      	mov	r0, r1
 80060fa:	4611      	mov	r1, r2
 80060fc:	461a      	mov	r2, r3
 80060fe:	4603      	mov	r3, r0
 8006100:	70fb      	strb	r3, [r7, #3]
 8006102:	460b      	mov	r3, r1
 8006104:	70bb      	strb	r3, [r7, #2]
 8006106:	4613      	mov	r3, r2
 8006108:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800610a:	2300      	movs	r3, #0
 800610c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006112:	78fb      	ldrb	r3, [r7, #3]
 8006114:	015a      	lsls	r2, r3, #5
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	4413      	add	r3, r2
 800611a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800611e:	461a      	mov	r2, r3
 8006120:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006124:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006126:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800612a:	2b03      	cmp	r3, #3
 800612c:	d87c      	bhi.n	8006228 <USB_HC_Init+0x138>
 800612e:	a201      	add	r2, pc, #4	@ (adr r2, 8006134 <USB_HC_Init+0x44>)
 8006130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006134:	08006145 	.word	0x08006145
 8006138:	080061eb 	.word	0x080061eb
 800613c:	08006145 	.word	0x08006145
 8006140:	080061ad 	.word	0x080061ad
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006144:	78fb      	ldrb	r3, [r7, #3]
 8006146:	015a      	lsls	r2, r3, #5
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	4413      	add	r3, r2
 800614c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006150:	461a      	mov	r2, r3
 8006152:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006156:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006158:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800615c:	2b00      	cmp	r3, #0
 800615e:	da10      	bge.n	8006182 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006160:	78fb      	ldrb	r3, [r7, #3]
 8006162:	015a      	lsls	r2, r3, #5
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	4413      	add	r3, r2
 8006168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	78fa      	ldrb	r2, [r7, #3]
 8006170:	0151      	lsls	r1, r2, #5
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	440a      	add	r2, r1
 8006176:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800617a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800617e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006180:	e055      	b.n	800622e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a6f      	ldr	r2, [pc, #444]	@ (8006344 <USB_HC_Init+0x254>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d151      	bne.n	800622e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800618a:	78fb      	ldrb	r3, [r7, #3]
 800618c:	015a      	lsls	r2, r3, #5
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	4413      	add	r3, r2
 8006192:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006196:	68db      	ldr	r3, [r3, #12]
 8006198:	78fa      	ldrb	r2, [r7, #3]
 800619a:	0151      	lsls	r1, r2, #5
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	440a      	add	r2, r1
 80061a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061a4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80061a8:	60d3      	str	r3, [r2, #12]
      break;
 80061aa:	e040      	b.n	800622e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80061ac:	78fb      	ldrb	r3, [r7, #3]
 80061ae:	015a      	lsls	r2, r3, #5
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	4413      	add	r3, r2
 80061b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061b8:	461a      	mov	r2, r3
 80061ba:	f240 639d 	movw	r3, #1693	@ 0x69d
 80061be:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80061c0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	da34      	bge.n	8006232 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80061c8:	78fb      	ldrb	r3, [r7, #3]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	78fa      	ldrb	r2, [r7, #3]
 80061d8:	0151      	lsls	r1, r2, #5
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	440a      	add	r2, r1
 80061de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061e6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80061e8:	e023      	b.n	8006232 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80061ea:	78fb      	ldrb	r3, [r7, #3]
 80061ec:	015a      	lsls	r2, r3, #5
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	4413      	add	r3, r2
 80061f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061f6:	461a      	mov	r2, r3
 80061f8:	f240 2325 	movw	r3, #549	@ 0x225
 80061fc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80061fe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006202:	2b00      	cmp	r3, #0
 8006204:	da17      	bge.n	8006236 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006206:	78fb      	ldrb	r3, [r7, #3]
 8006208:	015a      	lsls	r2, r3, #5
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	4413      	add	r3, r2
 800620e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	78fa      	ldrb	r2, [r7, #3]
 8006216:	0151      	lsls	r1, r2, #5
 8006218:	693a      	ldr	r2, [r7, #16]
 800621a:	440a      	add	r2, r1
 800621c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006220:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006224:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006226:	e006      	b.n	8006236 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	77fb      	strb	r3, [r7, #31]
      break;
 800622c:	e004      	b.n	8006238 <USB_HC_Init+0x148>
      break;
 800622e:	bf00      	nop
 8006230:	e002      	b.n	8006238 <USB_HC_Init+0x148>
      break;
 8006232:	bf00      	nop
 8006234:	e000      	b.n	8006238 <USB_HC_Init+0x148>
      break;
 8006236:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006238:	78fb      	ldrb	r3, [r7, #3]
 800623a:	015a      	lsls	r2, r3, #5
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	4413      	add	r3, r2
 8006240:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006244:	461a      	mov	r2, r3
 8006246:	2300      	movs	r3, #0
 8006248:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800624a:	78fb      	ldrb	r3, [r7, #3]
 800624c:	015a      	lsls	r2, r3, #5
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	4413      	add	r3, r2
 8006252:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	78fa      	ldrb	r2, [r7, #3]
 800625a:	0151      	lsls	r1, r2, #5
 800625c:	693a      	ldr	r2, [r7, #16]
 800625e:	440a      	add	r2, r1
 8006260:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006264:	f043 0302 	orr.w	r3, r3, #2
 8006268:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006270:	699a      	ldr	r2, [r3, #24]
 8006272:	78fb      	ldrb	r3, [r7, #3]
 8006274:	f003 030f 	and.w	r3, r3, #15
 8006278:	2101      	movs	r1, #1
 800627a:	fa01 f303 	lsl.w	r3, r1, r3
 800627e:	6939      	ldr	r1, [r7, #16]
 8006280:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006284:	4313      	orrs	r3, r2
 8006286:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	699b      	ldr	r3, [r3, #24]
 800628c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006294:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006298:	2b00      	cmp	r3, #0
 800629a:	da03      	bge.n	80062a4 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800629c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062a0:	61bb      	str	r3, [r7, #24]
 80062a2:	e001      	b.n	80062a8 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80062a4:	2300      	movs	r3, #0
 80062a6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7ff fef9 	bl	80060a0 <USB_GetHostSpeed>
 80062ae:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80062b0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d106      	bne.n	80062c6 <USB_HC_Init+0x1d6>
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d003      	beq.n	80062c6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80062be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80062c2:	617b      	str	r3, [r7, #20]
 80062c4:	e001      	b.n	80062ca <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80062c6:	2300      	movs	r3, #0
 80062c8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80062ca:	787b      	ldrb	r3, [r7, #1]
 80062cc:	059b      	lsls	r3, r3, #22
 80062ce:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80062d2:	78bb      	ldrb	r3, [r7, #2]
 80062d4:	02db      	lsls	r3, r3, #11
 80062d6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80062da:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80062dc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80062e0:	049b      	lsls	r3, r3, #18
 80062e2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80062e6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80062e8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80062ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80062ee:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	431a      	orrs	r2, r3
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80062f8:	78fa      	ldrb	r2, [r7, #3]
 80062fa:	0151      	lsls	r1, r2, #5
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	440a      	add	r2, r1
 8006300:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006304:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006308:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800630a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800630e:	2b03      	cmp	r3, #3
 8006310:	d003      	beq.n	800631a <USB_HC_Init+0x22a>
 8006312:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006316:	2b01      	cmp	r3, #1
 8006318:	d10f      	bne.n	800633a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800631a:	78fb      	ldrb	r3, [r7, #3]
 800631c:	015a      	lsls	r2, r3, #5
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	4413      	add	r3, r2
 8006322:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	78fa      	ldrb	r2, [r7, #3]
 800632a:	0151      	lsls	r1, r2, #5
 800632c:	693a      	ldr	r2, [r7, #16]
 800632e:	440a      	add	r2, r1
 8006330:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006334:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006338:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800633a:	7ffb      	ldrb	r3, [r7, #31]
}
 800633c:	4618      	mov	r0, r3
 800633e:	3720      	adds	r7, #32
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}
 8006344:	40040000 	.word	0x40040000

08006348 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b08c      	sub	sp, #48	@ 0x30
 800634c:	af02      	add	r7, sp, #8
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	4613      	mov	r3, r2
 8006354:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	785b      	ldrb	r3, [r3, #1]
 800635e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006360:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006364:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	4a5d      	ldr	r2, [pc, #372]	@ (80064e0 <USB_HC_StartXfer+0x198>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d12f      	bne.n	80063ce <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800636e:	79fb      	ldrb	r3, [r7, #7]
 8006370:	2b01      	cmp	r3, #1
 8006372:	d11c      	bne.n	80063ae <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	7c9b      	ldrb	r3, [r3, #18]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d003      	beq.n	8006384 <USB_HC_StartXfer+0x3c>
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	7c9b      	ldrb	r3, [r3, #18]
 8006380:	2b02      	cmp	r3, #2
 8006382:	d124      	bne.n	80063ce <USB_HC_StartXfer+0x86>
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	799b      	ldrb	r3, [r3, #6]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d120      	bne.n	80063ce <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	015a      	lsls	r2, r3, #5
 8006390:	6a3b      	ldr	r3, [r7, #32]
 8006392:	4413      	add	r3, r2
 8006394:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	69fa      	ldr	r2, [r7, #28]
 800639c:	0151      	lsls	r1, r2, #5
 800639e:	6a3a      	ldr	r2, [r7, #32]
 80063a0:	440a      	add	r2, r1
 80063a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80063a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063aa:	60d3      	str	r3, [r2, #12]
 80063ac:	e00f      	b.n	80063ce <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	791b      	ldrb	r3, [r3, #4]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d10b      	bne.n	80063ce <USB_HC_StartXfer+0x86>
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	795b      	ldrb	r3, [r3, #5]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d107      	bne.n	80063ce <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	785b      	ldrb	r3, [r3, #1]
 80063c2:	4619      	mov	r1, r3
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f000 fb6b 	bl	8006aa0 <USB_DoPing>
        return HAL_OK;
 80063ca:	2300      	movs	r3, #0
 80063cc:	e232      	b.n	8006834 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	799b      	ldrb	r3, [r3, #6]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d158      	bne.n	8006488 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80063d6:	2301      	movs	r3, #1
 80063d8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	78db      	ldrb	r3, [r3, #3]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d007      	beq.n	80063f2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80063e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	8a92      	ldrh	r2, [r2, #20]
 80063e8:	fb03 f202 	mul.w	r2, r3, r2
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	61da      	str	r2, [r3, #28]
 80063f0:	e07c      	b.n	80064ec <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	7c9b      	ldrb	r3, [r3, #18]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d130      	bne.n	800645c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	6a1b      	ldr	r3, [r3, #32]
 80063fe:	2bbc      	cmp	r3, #188	@ 0xbc
 8006400:	d918      	bls.n	8006434 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	8a9b      	ldrh	r3, [r3, #20]
 8006406:	461a      	mov	r2, r3
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	69da      	ldr	r2, [r3, #28]
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	2b01      	cmp	r3, #1
 800641a:	d003      	beq.n	8006424 <USB_HC_StartXfer+0xdc>
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	2b02      	cmp	r3, #2
 8006422:	d103      	bne.n	800642c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	2202      	movs	r2, #2
 8006428:	60da      	str	r2, [r3, #12]
 800642a:	e05f      	b.n	80064ec <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2201      	movs	r2, #1
 8006430:	60da      	str	r2, [r3, #12]
 8006432:	e05b      	b.n	80064ec <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	6a1a      	ldr	r2, [r3, #32]
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	2b01      	cmp	r3, #1
 8006442:	d007      	beq.n	8006454 <USB_HC_StartXfer+0x10c>
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	2b02      	cmp	r3, #2
 800644a:	d003      	beq.n	8006454 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	2204      	movs	r2, #4
 8006450:	60da      	str	r2, [r3, #12]
 8006452:	e04b      	b.n	80064ec <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	2203      	movs	r2, #3
 8006458:	60da      	str	r2, [r3, #12]
 800645a:	e047      	b.n	80064ec <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800645c:	79fb      	ldrb	r3, [r7, #7]
 800645e:	2b01      	cmp	r3, #1
 8006460:	d10d      	bne.n	800647e <USB_HC_StartXfer+0x136>
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	6a1b      	ldr	r3, [r3, #32]
 8006466:	68ba      	ldr	r2, [r7, #8]
 8006468:	8a92      	ldrh	r2, [r2, #20]
 800646a:	4293      	cmp	r3, r2
 800646c:	d907      	bls.n	800647e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800646e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	8a92      	ldrh	r2, [r2, #20]
 8006474:	fb03 f202 	mul.w	r2, r3, r2
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	61da      	str	r2, [r3, #28]
 800647c:	e036      	b.n	80064ec <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	6a1a      	ldr	r2, [r3, #32]
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	61da      	str	r2, [r3, #28]
 8006486:	e031      	b.n	80064ec <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	6a1b      	ldr	r3, [r3, #32]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d018      	beq.n	80064c2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	6a1b      	ldr	r3, [r3, #32]
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	8a92      	ldrh	r2, [r2, #20]
 8006498:	4413      	add	r3, r2
 800649a:	3b01      	subs	r3, #1
 800649c:	68ba      	ldr	r2, [r7, #8]
 800649e:	8a92      	ldrh	r2, [r2, #20]
 80064a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80064a4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80064a6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80064a8:	8b7b      	ldrh	r3, [r7, #26]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d90b      	bls.n	80064c6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80064ae:	8b7b      	ldrh	r3, [r7, #26]
 80064b0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80064b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80064b4:	68ba      	ldr	r2, [r7, #8]
 80064b6:	8a92      	ldrh	r2, [r2, #20]
 80064b8:	fb03 f202 	mul.w	r2, r3, r2
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	61da      	str	r2, [r3, #28]
 80064c0:	e001      	b.n	80064c6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80064c2:	2301      	movs	r3, #1
 80064c4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	78db      	ldrb	r3, [r3, #3]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00a      	beq.n	80064e4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80064ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80064d0:	68ba      	ldr	r2, [r7, #8]
 80064d2:	8a92      	ldrh	r2, [r2, #20]
 80064d4:	fb03 f202 	mul.w	r2, r3, r2
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	61da      	str	r2, [r3, #28]
 80064dc:	e006      	b.n	80064ec <USB_HC_StartXfer+0x1a4>
 80064de:	bf00      	nop
 80064e0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	6a1a      	ldr	r2, [r3, #32]
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	69db      	ldr	r3, [r3, #28]
 80064f0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80064f4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80064f6:	04d9      	lsls	r1, r3, #19
 80064f8:	4ba3      	ldr	r3, [pc, #652]	@ (8006788 <USB_HC_StartXfer+0x440>)
 80064fa:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80064fc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	7d9b      	ldrb	r3, [r3, #22]
 8006502:	075b      	lsls	r3, r3, #29
 8006504:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006508:	69f9      	ldr	r1, [r7, #28]
 800650a:	0148      	lsls	r0, r1, #5
 800650c:	6a39      	ldr	r1, [r7, #32]
 800650e:	4401      	add	r1, r0
 8006510:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006514:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006516:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006518:	79fb      	ldrb	r3, [r7, #7]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d009      	beq.n	8006532 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	6999      	ldr	r1, [r3, #24]
 8006522:	69fb      	ldr	r3, [r7, #28]
 8006524:	015a      	lsls	r2, r3, #5
 8006526:	6a3b      	ldr	r3, [r7, #32]
 8006528:	4413      	add	r3, r2
 800652a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800652e:	460a      	mov	r2, r1
 8006530:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006532:	6a3b      	ldr	r3, [r7, #32]
 8006534:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f003 0301 	and.w	r3, r3, #1
 800653e:	2b00      	cmp	r3, #0
 8006540:	bf0c      	ite	eq
 8006542:	2301      	moveq	r3, #1
 8006544:	2300      	movne	r3, #0
 8006546:	b2db      	uxtb	r3, r3
 8006548:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800654a:	69fb      	ldr	r3, [r7, #28]
 800654c:	015a      	lsls	r2, r3, #5
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	4413      	add	r3, r2
 8006552:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	69fa      	ldr	r2, [r7, #28]
 800655a:	0151      	lsls	r1, r2, #5
 800655c:	6a3a      	ldr	r2, [r7, #32]
 800655e:	440a      	add	r2, r1
 8006560:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006564:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006568:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800656a:	69fb      	ldr	r3, [r7, #28]
 800656c:	015a      	lsls	r2, r3, #5
 800656e:	6a3b      	ldr	r3, [r7, #32]
 8006570:	4413      	add	r3, r2
 8006572:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	7e7b      	ldrb	r3, [r7, #25]
 800657a:	075b      	lsls	r3, r3, #29
 800657c:	69f9      	ldr	r1, [r7, #28]
 800657e:	0148      	lsls	r0, r1, #5
 8006580:	6a39      	ldr	r1, [r7, #32]
 8006582:	4401      	add	r1, r0
 8006584:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006588:	4313      	orrs	r3, r2
 800658a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	799b      	ldrb	r3, [r3, #6]
 8006590:	2b01      	cmp	r3, #1
 8006592:	f040 80c3 	bne.w	800671c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	7c5b      	ldrb	r3, [r3, #17]
 800659a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80065a0:	4313      	orrs	r3, r2
 80065a2:	69fa      	ldr	r2, [r7, #28]
 80065a4:	0151      	lsls	r1, r2, #5
 80065a6:	6a3a      	ldr	r2, [r7, #32]
 80065a8:	440a      	add	r2, r1
 80065aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80065ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80065b2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	6a3b      	ldr	r3, [r7, #32]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	69fa      	ldr	r2, [r7, #28]
 80065c4:	0151      	lsls	r1, r2, #5
 80065c6:	6a3a      	ldr	r2, [r7, #32]
 80065c8:	440a      	add	r2, r1
 80065ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065ce:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80065d2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	79db      	ldrb	r3, [r3, #7]
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d123      	bne.n	8006624 <USB_HC_StartXfer+0x2dc>
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	78db      	ldrb	r3, [r3, #3]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d11f      	bne.n	8006624 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	015a      	lsls	r2, r3, #5
 80065e8:	6a3b      	ldr	r3, [r7, #32]
 80065ea:	4413      	add	r3, r2
 80065ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	69fa      	ldr	r2, [r7, #28]
 80065f4:	0151      	lsls	r1, r2, #5
 80065f6:	6a3a      	ldr	r2, [r7, #32]
 80065f8:	440a      	add	r2, r1
 80065fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006602:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	015a      	lsls	r2, r3, #5
 8006608:	6a3b      	ldr	r3, [r7, #32]
 800660a:	4413      	add	r3, r2
 800660c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	69fa      	ldr	r2, [r7, #28]
 8006614:	0151      	lsls	r1, r2, #5
 8006616:	6a3a      	ldr	r2, [r7, #32]
 8006618:	440a      	add	r2, r1
 800661a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800661e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006622:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	7c9b      	ldrb	r3, [r3, #18]
 8006628:	2b01      	cmp	r3, #1
 800662a:	d003      	beq.n	8006634 <USB_HC_StartXfer+0x2ec>
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	7c9b      	ldrb	r3, [r3, #18]
 8006630:	2b03      	cmp	r3, #3
 8006632:	d117      	bne.n	8006664 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006638:	2b01      	cmp	r3, #1
 800663a:	d113      	bne.n	8006664 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	78db      	ldrb	r3, [r3, #3]
 8006640:	2b01      	cmp	r3, #1
 8006642:	d10f      	bne.n	8006664 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	015a      	lsls	r2, r3, #5
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	4413      	add	r3, r2
 800664c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	69fa      	ldr	r2, [r7, #28]
 8006654:	0151      	lsls	r1, r2, #5
 8006656:	6a3a      	ldr	r2, [r7, #32]
 8006658:	440a      	add	r2, r1
 800665a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800665e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006662:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	7c9b      	ldrb	r3, [r3, #18]
 8006668:	2b01      	cmp	r3, #1
 800666a:	d162      	bne.n	8006732 <USB_HC_StartXfer+0x3ea>
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	78db      	ldrb	r3, [r3, #3]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d15e      	bne.n	8006732 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	3b01      	subs	r3, #1
 800667a:	2b03      	cmp	r3, #3
 800667c:	d858      	bhi.n	8006730 <USB_HC_StartXfer+0x3e8>
 800667e:	a201      	add	r2, pc, #4	@ (adr r2, 8006684 <USB_HC_StartXfer+0x33c>)
 8006680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006684:	08006695 	.word	0x08006695
 8006688:	080066b7 	.word	0x080066b7
 800668c:	080066d9 	.word	0x080066d9
 8006690:	080066fb 	.word	0x080066fb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	015a      	lsls	r2, r3, #5
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	4413      	add	r3, r2
 800669c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	69fa      	ldr	r2, [r7, #28]
 80066a4:	0151      	lsls	r1, r2, #5
 80066a6:	6a3a      	ldr	r2, [r7, #32]
 80066a8:	440a      	add	r2, r1
 80066aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066b2:	6053      	str	r3, [r2, #4]
          break;
 80066b4:	e03d      	b.n	8006732 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	015a      	lsls	r2, r3, #5
 80066ba:	6a3b      	ldr	r3, [r7, #32]
 80066bc:	4413      	add	r3, r2
 80066be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	69fa      	ldr	r2, [r7, #28]
 80066c6:	0151      	lsls	r1, r2, #5
 80066c8:	6a3a      	ldr	r2, [r7, #32]
 80066ca:	440a      	add	r2, r1
 80066cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066d0:	f043 030e 	orr.w	r3, r3, #14
 80066d4:	6053      	str	r3, [r2, #4]
          break;
 80066d6:	e02c      	b.n	8006732 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	015a      	lsls	r2, r3, #5
 80066dc:	6a3b      	ldr	r3, [r7, #32]
 80066de:	4413      	add	r3, r2
 80066e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	69fa      	ldr	r2, [r7, #28]
 80066e8:	0151      	lsls	r1, r2, #5
 80066ea:	6a3a      	ldr	r2, [r7, #32]
 80066ec:	440a      	add	r2, r1
 80066ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80066f6:	6053      	str	r3, [r2, #4]
          break;
 80066f8:	e01b      	b.n	8006732 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80066fa:	69fb      	ldr	r3, [r7, #28]
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	6a3b      	ldr	r3, [r7, #32]
 8006700:	4413      	add	r3, r2
 8006702:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	69fa      	ldr	r2, [r7, #28]
 800670a:	0151      	lsls	r1, r2, #5
 800670c:	6a3a      	ldr	r2, [r7, #32]
 800670e:	440a      	add	r2, r1
 8006710:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006714:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006718:	6053      	str	r3, [r2, #4]
          break;
 800671a:	e00a      	b.n	8006732 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	015a      	lsls	r2, r3, #5
 8006720:	6a3b      	ldr	r3, [r7, #32]
 8006722:	4413      	add	r3, r2
 8006724:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006728:	461a      	mov	r2, r3
 800672a:	2300      	movs	r3, #0
 800672c:	6053      	str	r3, [r2, #4]
 800672e:	e000      	b.n	8006732 <USB_HC_StartXfer+0x3ea>
          break;
 8006730:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	015a      	lsls	r2, r3, #5
 8006736:	6a3b      	ldr	r3, [r7, #32]
 8006738:	4413      	add	r3, r2
 800673a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006748:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	78db      	ldrb	r3, [r3, #3]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d004      	beq.n	800675c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006758:	613b      	str	r3, [r7, #16]
 800675a:	e003      	b.n	8006764 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006762:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800676a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	015a      	lsls	r2, r3, #5
 8006770:	6a3b      	ldr	r3, [r7, #32]
 8006772:	4413      	add	r3, r2
 8006774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006778:	461a      	mov	r2, r3
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800677e:	79fb      	ldrb	r3, [r7, #7]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d003      	beq.n	800678c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006784:	2300      	movs	r3, #0
 8006786:	e055      	b.n	8006834 <USB_HC_StartXfer+0x4ec>
 8006788:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	78db      	ldrb	r3, [r3, #3]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d14e      	bne.n	8006832 <USB_HC_StartXfer+0x4ea>
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	6a1b      	ldr	r3, [r3, #32]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d04a      	beq.n	8006832 <USB_HC_StartXfer+0x4ea>
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	79db      	ldrb	r3, [r3, #7]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d146      	bne.n	8006832 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	7c9b      	ldrb	r3, [r3, #18]
 80067a8:	2b03      	cmp	r3, #3
 80067aa:	d831      	bhi.n	8006810 <USB_HC_StartXfer+0x4c8>
 80067ac:	a201      	add	r2, pc, #4	@ (adr r2, 80067b4 <USB_HC_StartXfer+0x46c>)
 80067ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b2:	bf00      	nop
 80067b4:	080067c5 	.word	0x080067c5
 80067b8:	080067e9 	.word	0x080067e9
 80067bc:	080067c5 	.word	0x080067c5
 80067c0:	080067e9 	.word	0x080067e9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	6a1b      	ldr	r3, [r3, #32]
 80067c8:	3303      	adds	r3, #3
 80067ca:	089b      	lsrs	r3, r3, #2
 80067cc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80067ce:	8afa      	ldrh	r2, [r7, #22]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d91c      	bls.n	8006814 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	699b      	ldr	r3, [r3, #24]
 80067de:	f043 0220 	orr.w	r2, r3, #32
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	619a      	str	r2, [r3, #24]
        }
        break;
 80067e6:	e015      	b.n	8006814 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	6a1b      	ldr	r3, [r3, #32]
 80067ec:	3303      	adds	r3, #3
 80067ee:	089b      	lsrs	r3, r3, #2
 80067f0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80067f2:	8afa      	ldrh	r2, [r7, #22]
 80067f4:	6a3b      	ldr	r3, [r7, #32]
 80067f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	429a      	cmp	r2, r3
 8006800:	d90a      	bls.n	8006818 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	699b      	ldr	r3, [r3, #24]
 8006806:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	619a      	str	r2, [r3, #24]
        }
        break;
 800680e:	e003      	b.n	8006818 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006810:	bf00      	nop
 8006812:	e002      	b.n	800681a <USB_HC_StartXfer+0x4d2>
        break;
 8006814:	bf00      	nop
 8006816:	e000      	b.n	800681a <USB_HC_StartXfer+0x4d2>
        break;
 8006818:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	6999      	ldr	r1, [r3, #24]
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	785a      	ldrb	r2, [r3, #1]
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	6a1b      	ldr	r3, [r3, #32]
 8006826:	b29b      	uxth	r3, r3
 8006828:	2000      	movs	r0, #0
 800682a:	9000      	str	r0, [sp, #0]
 800682c:	68f8      	ldr	r0, [r7, #12]
 800682e:	f7ff f9c9 	bl	8005bc4 <USB_WritePacket>
  }

  return HAL_OK;
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	3728      	adds	r7, #40	@ 0x28
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}

0800683c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800683c:	b480      	push	{r7}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800684e:	695b      	ldr	r3, [r3, #20]
 8006850:	b29b      	uxth	r3, r3
}
 8006852:	4618      	mov	r0, r3
 8006854:	3714      	adds	r7, #20
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800685e:	b480      	push	{r7}
 8006860:	b089      	sub	sp, #36	@ 0x24
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
 8006866:	460b      	mov	r3, r1
 8006868:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800686e:	78fb      	ldrb	r3, [r7, #3]
 8006870:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006872:	2300      	movs	r3, #0
 8006874:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006876:	69bb      	ldr	r3, [r7, #24]
 8006878:	015a      	lsls	r2, r3, #5
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	4413      	add	r3, r2
 800687e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	0c9b      	lsrs	r3, r3, #18
 8006886:	f003 0303 	and.w	r3, r3, #3
 800688a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	015a      	lsls	r2, r3, #5
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	4413      	add	r3, r2
 8006894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	0fdb      	lsrs	r3, r3, #31
 800689c:	f003 0301 	and.w	r3, r3, #1
 80068a0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80068a2:	69bb      	ldr	r3, [r7, #24]
 80068a4:	015a      	lsls	r2, r3, #5
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	4413      	add	r3, r2
 80068aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	0fdb      	lsrs	r3, r3, #31
 80068b2:	f003 0301 	and.w	r3, r3, #1
 80068b6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	f003 0320 	and.w	r3, r3, #32
 80068c0:	2b20      	cmp	r3, #32
 80068c2:	d10d      	bne.n	80068e0 <USB_HC_Halt+0x82>
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10a      	bne.n	80068e0 <USB_HC_Halt+0x82>
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d005      	beq.n	80068dc <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d002      	beq.n	80068dc <USB_HC_Halt+0x7e>
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	2b03      	cmp	r3, #3
 80068da:	d101      	bne.n	80068e0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80068dc:	2300      	movs	r3, #0
 80068de:	e0d8      	b.n	8006a92 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d002      	beq.n	80068ec <USB_HC_Halt+0x8e>
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	2b02      	cmp	r3, #2
 80068ea:	d173      	bne.n	80069d4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	015a      	lsls	r2, r3, #5
 80068f0:	69fb      	ldr	r3, [r7, #28]
 80068f2:	4413      	add	r3, r2
 80068f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	69ba      	ldr	r2, [r7, #24]
 80068fc:	0151      	lsls	r1, r2, #5
 80068fe:	69fa      	ldr	r2, [r7, #28]
 8006900:	440a      	add	r2, r1
 8006902:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006906:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800690a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f003 0320 	and.w	r3, r3, #32
 8006914:	2b00      	cmp	r3, #0
 8006916:	d14a      	bne.n	80069ae <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800691c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d133      	bne.n	800698c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	015a      	lsls	r2, r3, #5
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	4413      	add	r3, r2
 800692c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	69ba      	ldr	r2, [r7, #24]
 8006934:	0151      	lsls	r1, r2, #5
 8006936:	69fa      	ldr	r2, [r7, #28]
 8006938:	440a      	add	r2, r1
 800693a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800693e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006942:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	015a      	lsls	r2, r3, #5
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	4413      	add	r3, r2
 800694c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	69ba      	ldr	r2, [r7, #24]
 8006954:	0151      	lsls	r1, r2, #5
 8006956:	69fa      	ldr	r2, [r7, #28]
 8006958:	440a      	add	r2, r1
 800695a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800695e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006962:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	3301      	adds	r3, #1
 8006968:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006970:	d82e      	bhi.n	80069d0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	015a      	lsls	r2, r3, #5
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	4413      	add	r3, r2
 800697a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006984:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006988:	d0ec      	beq.n	8006964 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800698a:	e081      	b.n	8006a90 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	015a      	lsls	r2, r3, #5
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	4413      	add	r3, r2
 8006994:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	69ba      	ldr	r2, [r7, #24]
 800699c:	0151      	lsls	r1, r2, #5
 800699e:	69fa      	ldr	r2, [r7, #28]
 80069a0:	440a      	add	r2, r1
 80069a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80069aa:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80069ac:	e070      	b.n	8006a90 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	015a      	lsls	r2, r3, #5
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	4413      	add	r3, r2
 80069b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	69ba      	ldr	r2, [r7, #24]
 80069be:	0151      	lsls	r1, r2, #5
 80069c0:	69fa      	ldr	r2, [r7, #28]
 80069c2:	440a      	add	r2, r1
 80069c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069c8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80069cc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80069ce:	e05f      	b.n	8006a90 <USB_HC_Halt+0x232>
            break;
 80069d0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80069d2:	e05d      	b.n	8006a90 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	015a      	lsls	r2, r3, #5
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	4413      	add	r3, r2
 80069dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	69ba      	ldr	r2, [r7, #24]
 80069e4:	0151      	lsls	r1, r2, #5
 80069e6:	69fa      	ldr	r2, [r7, #28]
 80069e8:	440a      	add	r2, r1
 80069ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069f2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80069fa:	691b      	ldr	r3, [r3, #16]
 80069fc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d133      	bne.n	8006a6c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	015a      	lsls	r2, r3, #5
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	69ba      	ldr	r2, [r7, #24]
 8006a14:	0151      	lsls	r1, r2, #5
 8006a16:	69fa      	ldr	r2, [r7, #28]
 8006a18:	440a      	add	r2, r1
 8006a1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a1e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a22:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	015a      	lsls	r2, r3, #5
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	69ba      	ldr	r2, [r7, #24]
 8006a34:	0151      	lsls	r1, r2, #5
 8006a36:	69fa      	ldr	r2, [r7, #28]
 8006a38:	440a      	add	r2, r1
 8006a3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006a42:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	3301      	adds	r3, #1
 8006a48:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006a50:	d81d      	bhi.n	8006a8e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	015a      	lsls	r2, r3, #5
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	4413      	add	r3, r2
 8006a5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a68:	d0ec      	beq.n	8006a44 <USB_HC_Halt+0x1e6>
 8006a6a:	e011      	b.n	8006a90 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006a6c:	69bb      	ldr	r3, [r7, #24]
 8006a6e:	015a      	lsls	r2, r3, #5
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	4413      	add	r3, r2
 8006a74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	69ba      	ldr	r2, [r7, #24]
 8006a7c:	0151      	lsls	r1, r2, #5
 8006a7e:	69fa      	ldr	r2, [r7, #28]
 8006a80:	440a      	add	r2, r1
 8006a82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006a8a:	6013      	str	r3, [r2, #0]
 8006a8c:	e000      	b.n	8006a90 <USB_HC_Halt+0x232>
          break;
 8006a8e:	bf00      	nop
    }
  }

  return HAL_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3724      	adds	r7, #36	@ 0x24
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
	...

08006aa0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b087      	sub	sp, #28
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006ab0:	78fb      	ldrb	r3, [r7, #3]
 8006ab2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	04da      	lsls	r2, r3, #19
 8006abc:	4b15      	ldr	r3, [pc, #84]	@ (8006b14 <USB_DoPing+0x74>)
 8006abe:	4013      	ands	r3, r2
 8006ac0:	693a      	ldr	r2, [r7, #16]
 8006ac2:	0151      	lsls	r1, r2, #5
 8006ac4:	697a      	ldr	r2, [r7, #20]
 8006ac6:	440a      	add	r2, r1
 8006ac8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006acc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ad0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	015a      	lsls	r2, r3, #5
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	4413      	add	r3, r2
 8006ada:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ae8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006af0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	015a      	lsls	r2, r3, #5
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	4413      	add	r3, r2
 8006afa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006afe:	461a      	mov	r2, r3
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006b04:	2300      	movs	r3, #0
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	371c      	adds	r7, #28
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop
 8006b14:	1ff80000 	.word	0x1ff80000

08006b18 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b088      	sub	sp, #32
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006b20:	2300      	movs	r3, #0
 8006b22:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f7fe ff8c 	bl	8005a4a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006b32:	2110      	movs	r1, #16
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f7fe ffe5 	bl	8005b04 <USB_FlushTxFifo>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d001      	beq.n	8006b44 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f7ff f80f 	bl	8005b68 <USB_FlushRxFifo>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d001      	beq.n	8006b54 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006b54:	2300      	movs	r3, #0
 8006b56:	61bb      	str	r3, [r7, #24]
 8006b58:	e01f      	b.n	8006b9a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006b5a:	69bb      	ldr	r3, [r7, #24]
 8006b5c:	015a      	lsls	r2, r3, #5
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	4413      	add	r3, r2
 8006b62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b70:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b78:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006b80:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	015a      	lsls	r2, r3, #5
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	4413      	add	r3, r2
 8006b8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b8e:	461a      	mov	r2, r3
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006b94:	69bb      	ldr	r3, [r7, #24]
 8006b96:	3301      	adds	r3, #1
 8006b98:	61bb      	str	r3, [r7, #24]
 8006b9a:	69bb      	ldr	r3, [r7, #24]
 8006b9c:	2b0f      	cmp	r3, #15
 8006b9e:	d9dc      	bls.n	8006b5a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	61bb      	str	r3, [r7, #24]
 8006ba4:	e034      	b.n	8006c10 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006bbc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006bc4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006bcc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	015a      	lsls	r2, r3, #5
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bda:	461a      	mov	r2, r3
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	3301      	adds	r3, #1
 8006be4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006bec:	d80c      	bhi.n	8006c08 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	015a      	lsls	r2, r3, #5
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c04:	d0ec      	beq.n	8006be0 <USB_StopHost+0xc8>
 8006c06:	e000      	b.n	8006c0a <USB_StopHost+0xf2>
        break;
 8006c08:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006c0a:	69bb      	ldr	r3, [r7, #24]
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	61bb      	str	r3, [r7, #24]
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	2b0f      	cmp	r3, #15
 8006c14:	d9c7      	bls.n	8006ba6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006c22:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c2a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f7fe fefb 	bl	8005a28 <USB_EnableGlobalInt>

  return ret;
 8006c32:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3720      	adds	r7, #32
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006c3c:	b590      	push	{r4, r7, lr}
 8006c3e:	b089      	sub	sp, #36	@ 0x24
 8006c40:	af04      	add	r7, sp, #16
 8006c42:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006c44:	2301      	movs	r3, #1
 8006c46:	2202      	movs	r2, #2
 8006c48:	2102      	movs	r1, #2
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 fc85 	bl	800755a <USBH_FindInterface>
 8006c50:	4603      	mov	r3, r0
 8006c52:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006c54:	7bfb      	ldrb	r3, [r7, #15]
 8006c56:	2bff      	cmp	r3, #255	@ 0xff
 8006c58:	d002      	beq.n	8006c60 <USBH_CDC_InterfaceInit+0x24>
 8006c5a:	7bfb      	ldrb	r3, [r7, #15]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d901      	bls.n	8006c64 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006c60:	2302      	movs	r3, #2
 8006c62:	e13d      	b.n	8006ee0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006c64:	7bfb      	ldrb	r3, [r7, #15]
 8006c66:	4619      	mov	r1, r3
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 fc5a 	bl	8007522 <USBH_SelectInterface>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006c72:	7bbb      	ldrb	r3, [r7, #14]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d001      	beq.n	8006c7c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006c78:	2302      	movs	r3, #2
 8006c7a:	e131      	b.n	8006ee0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8006c82:	2050      	movs	r0, #80	@ 0x50
 8006c84:	f002 fb64 	bl	8009350 <malloc>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c92:	69db      	ldr	r3, [r3, #28]
 8006c94:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d101      	bne.n	8006ca0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006c9c:	2302      	movs	r3, #2
 8006c9e:	e11f      	b.n	8006ee0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006ca0:	2250      	movs	r2, #80	@ 0x50
 8006ca2:	2100      	movs	r1, #0
 8006ca4:	68b8      	ldr	r0, [r7, #8]
 8006ca6:	f002 fc11 	bl	80094cc <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006caa:	7bfb      	ldrb	r3, [r7, #15]
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	211a      	movs	r1, #26
 8006cb0:	fb01 f303 	mul.w	r3, r1, r3
 8006cb4:	4413      	add	r3, r2
 8006cb6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	b25b      	sxtb	r3, r3
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	da15      	bge.n	8006cee <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006cc2:	7bfb      	ldrb	r3, [r7, #15]
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	211a      	movs	r1, #26
 8006cc8:	fb01 f303 	mul.w	r3, r1, r3
 8006ccc:	4413      	add	r3, r2
 8006cce:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006cd2:	781a      	ldrb	r2, [r3, #0]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006cd8:	7bfb      	ldrb	r3, [r7, #15]
 8006cda:	687a      	ldr	r2, [r7, #4]
 8006cdc:	211a      	movs	r1, #26
 8006cde:	fb01 f303 	mul.w	r3, r1, r3
 8006ce2:	4413      	add	r3, r2
 8006ce4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006ce8:	881a      	ldrh	r2, [r3, #0]
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	785b      	ldrb	r3, [r3, #1]
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f001 ffbe 	bl	8008c76 <USBH_AllocPipe>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	7819      	ldrb	r1, [r3, #0]
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	7858      	ldrb	r0, [r3, #1]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006d16:	68ba      	ldr	r2, [r7, #8]
 8006d18:	8952      	ldrh	r2, [r2, #10]
 8006d1a:	9202      	str	r2, [sp, #8]
 8006d1c:	2203      	movs	r2, #3
 8006d1e:	9201      	str	r2, [sp, #4]
 8006d20:	9300      	str	r3, [sp, #0]
 8006d22:	4623      	mov	r3, r4
 8006d24:	4602      	mov	r2, r0
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f001 ff76 	bl	8008c18 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	2200      	movs	r2, #0
 8006d32:	4619      	mov	r1, r3
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f002 fa85 	bl	8009244 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	210a      	movs	r1, #10
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f000 fc0a 	bl	800755a <USBH_FindInterface>
 8006d46:	4603      	mov	r3, r0
 8006d48:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006d4a:	7bfb      	ldrb	r3, [r7, #15]
 8006d4c:	2bff      	cmp	r3, #255	@ 0xff
 8006d4e:	d002      	beq.n	8006d56 <USBH_CDC_InterfaceInit+0x11a>
 8006d50:	7bfb      	ldrb	r3, [r7, #15]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d901      	bls.n	8006d5a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006d56:	2302      	movs	r3, #2
 8006d58:	e0c2      	b.n	8006ee0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006d5a:	7bfb      	ldrb	r3, [r7, #15]
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	211a      	movs	r1, #26
 8006d60:	fb01 f303 	mul.w	r3, r1, r3
 8006d64:	4413      	add	r3, r2
 8006d66:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	b25b      	sxtb	r3, r3
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	da16      	bge.n	8006da0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006d72:	7bfb      	ldrb	r3, [r7, #15]
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	211a      	movs	r1, #26
 8006d78:	fb01 f303 	mul.w	r3, r1, r3
 8006d7c:	4413      	add	r3, r2
 8006d7e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006d82:	781a      	ldrb	r2, [r3, #0]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006d88:	7bfb      	ldrb	r3, [r7, #15]
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	211a      	movs	r1, #26
 8006d8e:	fb01 f303 	mul.w	r3, r1, r3
 8006d92:	4413      	add	r3, r2
 8006d94:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006d98:	881a      	ldrh	r2, [r3, #0]
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	835a      	strh	r2, [r3, #26]
 8006d9e:	e015      	b.n	8006dcc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006da0:	7bfb      	ldrb	r3, [r7, #15]
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	211a      	movs	r1, #26
 8006da6:	fb01 f303 	mul.w	r3, r1, r3
 8006daa:	4413      	add	r3, r2
 8006dac:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006db0:	781a      	ldrb	r2, [r3, #0]
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006db6:	7bfb      	ldrb	r3, [r7, #15]
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	211a      	movs	r1, #26
 8006dbc:	fb01 f303 	mul.w	r3, r1, r3
 8006dc0:	4413      	add	r3, r2
 8006dc2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006dc6:	881a      	ldrh	r2, [r3, #0]
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	211a      	movs	r1, #26
 8006dd2:	fb01 f303 	mul.w	r3, r1, r3
 8006dd6:	4413      	add	r3, r2
 8006dd8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	b25b      	sxtb	r3, r3
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	da16      	bge.n	8006e12 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006de4:	7bfb      	ldrb	r3, [r7, #15]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	211a      	movs	r1, #26
 8006dea:	fb01 f303 	mul.w	r3, r1, r3
 8006dee:	4413      	add	r3, r2
 8006df0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006df4:	781a      	ldrb	r2, [r3, #0]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006dfa:	7bfb      	ldrb	r3, [r7, #15]
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	211a      	movs	r1, #26
 8006e00:	fb01 f303 	mul.w	r3, r1, r3
 8006e04:	4413      	add	r3, r2
 8006e06:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006e0a:	881a      	ldrh	r2, [r3, #0]
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	835a      	strh	r2, [r3, #26]
 8006e10:	e015      	b.n	8006e3e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006e12:	7bfb      	ldrb	r3, [r7, #15]
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	211a      	movs	r1, #26
 8006e18:	fb01 f303 	mul.w	r3, r1, r3
 8006e1c:	4413      	add	r3, r2
 8006e1e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006e22:	781a      	ldrb	r2, [r3, #0]
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006e28:	7bfb      	ldrb	r3, [r7, #15]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	211a      	movs	r1, #26
 8006e2e:	fb01 f303 	mul.w	r3, r1, r3
 8006e32:	4413      	add	r3, r2
 8006e34:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006e38:	881a      	ldrh	r2, [r3, #0]
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	7b9b      	ldrb	r3, [r3, #14]
 8006e42:	4619      	mov	r1, r3
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f001 ff16 	bl	8008c76 <USBH_AllocPipe>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	7bdb      	ldrb	r3, [r3, #15]
 8006e56:	4619      	mov	r1, r3
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f001 ff0c 	bl	8008c76 <USBH_AllocPipe>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	461a      	mov	r2, r3
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	7b59      	ldrb	r1, [r3, #13]
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	7b98      	ldrb	r0, [r3, #14]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	8b12      	ldrh	r2, [r2, #24]
 8006e7e:	9202      	str	r2, [sp, #8]
 8006e80:	2202      	movs	r2, #2
 8006e82:	9201      	str	r2, [sp, #4]
 8006e84:	9300      	str	r3, [sp, #0]
 8006e86:	4623      	mov	r3, r4
 8006e88:	4602      	mov	r2, r0
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f001 fec4 	bl	8008c18 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	7b19      	ldrb	r1, [r3, #12]
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	7bd8      	ldrb	r0, [r3, #15]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	8b52      	ldrh	r2, [r2, #26]
 8006ea8:	9202      	str	r2, [sp, #8]
 8006eaa:	2202      	movs	r2, #2
 8006eac:	9201      	str	r2, [sp, #4]
 8006eae:	9300      	str	r3, [sp, #0]
 8006eb0:	4623      	mov	r3, r4
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f001 feaf 	bl	8008c18 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	7b5b      	ldrb	r3, [r3, #13]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	4619      	mov	r1, r3
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f002 f9ba 	bl	8009244 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	7b1b      	ldrb	r3, [r3, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f002 f9b3 	bl	8009244 <USBH_LL_SetToggle>

  return USBH_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3714      	adds	r7, #20
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd90      	pop	{r4, r7, pc}

08006ee8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006ef6:	69db      	ldr	r3, [r3, #28]
 8006ef8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00e      	beq.n	8006f20 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	781b      	ldrb	r3, [r3, #0]
 8006f06:	4619      	mov	r1, r3
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f001 fea4 	bl	8008c56 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	4619      	mov	r1, r3
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f001 fecf 	bl	8008cb8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	7b1b      	ldrb	r3, [r3, #12]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d00e      	beq.n	8006f46 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	7b1b      	ldrb	r3, [r3, #12]
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f001 fe91 	bl	8008c56 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	7b1b      	ldrb	r3, [r3, #12]
 8006f38:	4619      	mov	r1, r3
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f001 febc 	bl	8008cb8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2200      	movs	r2, #0
 8006f44:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	7b5b      	ldrb	r3, [r3, #13]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00e      	beq.n	8006f6c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	7b5b      	ldrb	r3, [r3, #13]
 8006f52:	4619      	mov	r1, r3
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f001 fe7e 	bl	8008c56 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	7b5b      	ldrb	r3, [r3, #13]
 8006f5e:	4619      	mov	r1, r3
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f001 fea9 	bl	8008cb8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f72:	69db      	ldr	r3, [r3, #28]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00b      	beq.n	8006f90 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f7e:	69db      	ldr	r3, [r3, #28]
 8006f80:	4618      	mov	r0, r3
 8006f82:	f002 f9ed 	bl	8009360 <free>
    phost->pActiveClass->pData = 0U;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006f90:	2300      	movs	r3, #0
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3710      	adds	r7, #16
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}

08006f9a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006f9a:	b580      	push	{r7, lr}
 8006f9c:	b084      	sub	sp, #16
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006fa8:	69db      	ldr	r3, [r3, #28]
 8006faa:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	3340      	adds	r3, #64	@ 0x40
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 f8b1 	bl	800711a <GetLineCoding>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006fbc:	7afb      	ldrb	r3, [r7, #11]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d105      	bne.n	8006fce <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006fc8:	2102      	movs	r1, #2
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006fce:	7afb      	ldrb	r3, [r7, #11]
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3710      	adds	r7, #16
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006fee:	69db      	ldr	r3, [r3, #28]
 8006ff0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006ff8:	2b04      	cmp	r3, #4
 8006ffa:	d877      	bhi.n	80070ec <USBH_CDC_Process+0x114>
 8006ffc:	a201      	add	r2, pc, #4	@ (adr r2, 8007004 <USBH_CDC_Process+0x2c>)
 8006ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007002:	bf00      	nop
 8007004:	08007019 	.word	0x08007019
 8007008:	0800701f 	.word	0x0800701f
 800700c:	0800704f 	.word	0x0800704f
 8007010:	080070c3 	.word	0x080070c3
 8007014:	080070d1 	.word	0x080070d1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007018:	2300      	movs	r3, #0
 800701a:	73fb      	strb	r3, [r7, #15]
      break;
 800701c:	e06d      	b.n	80070fa <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007022:	4619      	mov	r1, r3
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 f897 	bl	8007158 <SetLineCoding>
 800702a:	4603      	mov	r3, r0
 800702c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800702e:	7bbb      	ldrb	r3, [r7, #14]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d104      	bne.n	800703e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	2202      	movs	r2, #2
 8007038:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800703c:	e058      	b.n	80070f0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800703e:	7bbb      	ldrb	r3, [r7, #14]
 8007040:	2b01      	cmp	r3, #1
 8007042:	d055      	beq.n	80070f0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	2204      	movs	r2, #4
 8007048:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800704c:	e050      	b.n	80070f0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	3340      	adds	r3, #64	@ 0x40
 8007052:	4619      	mov	r1, r3
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 f860 	bl	800711a <GetLineCoding>
 800705a:	4603      	mov	r3, r0
 800705c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800705e:	7bbb      	ldrb	r3, [r7, #14]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d126      	bne.n	80070b2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	2200      	movs	r2, #0
 8007068:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007076:	791b      	ldrb	r3, [r3, #4]
 8007078:	429a      	cmp	r2, r3
 800707a:	d13b      	bne.n	80070f4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007086:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007088:	429a      	cmp	r2, r3
 800708a:	d133      	bne.n	80070f4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007096:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007098:	429a      	cmp	r2, r3
 800709a:	d12b      	bne.n	80070f4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070a4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d124      	bne.n	80070f4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f958 	bl	8007360 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80070b0:	e020      	b.n	80070f4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80070b2:	7bbb      	ldrb	r3, [r7, #14]
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d01d      	beq.n	80070f4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	2204      	movs	r2, #4
 80070bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80070c0:	e018      	b.n	80070f4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 f867 	bl	8007196 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f000 f8da 	bl	8007282 <CDC_ProcessReception>
      break;
 80070ce:	e014      	b.n	80070fa <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80070d0:	2100      	movs	r1, #0
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f001 f81a 	bl	800810c <USBH_ClrFeature>
 80070d8:	4603      	mov	r3, r0
 80070da:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80070dc:	7bbb      	ldrb	r3, [r7, #14]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d10a      	bne.n	80070f8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80070ea:	e005      	b.n	80070f8 <USBH_CDC_Process+0x120>

    default:
      break;
 80070ec:	bf00      	nop
 80070ee:	e004      	b.n	80070fa <USBH_CDC_Process+0x122>
      break;
 80070f0:	bf00      	nop
 80070f2:	e002      	b.n	80070fa <USBH_CDC_Process+0x122>
      break;
 80070f4:	bf00      	nop
 80070f6:	e000      	b.n	80070fa <USBH_CDC_Process+0x122>
      break;
 80070f8:	bf00      	nop

  }

  return status;
 80070fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3710      	adds	r7, #16
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800710c:	2300      	movs	r3, #0
}
 800710e:	4618      	mov	r0, r3
 8007110:	370c      	adds	r7, #12
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr

0800711a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800711a:	b580      	push	{r7, lr}
 800711c:	b082      	sub	sp, #8
 800711e:	af00      	add	r7, sp, #0
 8007120:	6078      	str	r0, [r7, #4]
 8007122:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	22a1      	movs	r2, #161	@ 0xa1
 8007128:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2221      	movs	r2, #33	@ 0x21
 800712e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2207      	movs	r2, #7
 8007140:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	2207      	movs	r2, #7
 8007146:	4619      	mov	r1, r3
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f001 fb14 	bl	8008776 <USBH_CtlReq>
 800714e:	4603      	mov	r3, r0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3708      	adds	r7, #8
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2221      	movs	r2, #33	@ 0x21
 8007166:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2220      	movs	r2, #32
 800716c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2207      	movs	r2, #7
 800717e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	2207      	movs	r2, #7
 8007184:	4619      	mov	r1, r3
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f001 faf5 	bl	8008776 <USBH_CtlReq>
 800718c:	4603      	mov	r3, r0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3708      	adds	r7, #8
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}

08007196 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007196:	b580      	push	{r7, lr}
 8007198:	b086      	sub	sp, #24
 800719a:	af02      	add	r7, sp, #8
 800719c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80071a4:	69db      	ldr	r3, [r3, #28]
 80071a6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80071a8:	2300      	movs	r3, #0
 80071aa:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d002      	beq.n	80071bc <CDC_ProcessTransmission+0x26>
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d023      	beq.n	8007202 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80071ba:	e05e      	b.n	800727a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071c0:	68fa      	ldr	r2, [r7, #12]
 80071c2:	8b12      	ldrh	r2, [r2, #24]
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d90b      	bls.n	80071e0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	69d9      	ldr	r1, [r3, #28]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	8b1a      	ldrh	r2, [r3, #24]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	7b5b      	ldrb	r3, [r3, #13]
 80071d4:	2001      	movs	r0, #1
 80071d6:	9000      	str	r0, [sp, #0]
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f001 fcda 	bl	8008b92 <USBH_BulkSendData>
 80071de:	e00b      	b.n	80071f8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80071e8:	b29a      	uxth	r2, r3
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	7b5b      	ldrb	r3, [r3, #13]
 80071ee:	2001      	movs	r0, #1
 80071f0:	9000      	str	r0, [sp, #0]
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f001 fccd 	bl	8008b92 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2202      	movs	r2, #2
 80071fc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007200:	e03b      	b.n	800727a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	7b5b      	ldrb	r3, [r3, #13]
 8007206:	4619      	mov	r1, r3
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f001 fff1 	bl	80091f0 <USBH_LL_GetURBState>
 800720e:	4603      	mov	r3, r0
 8007210:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007212:	7afb      	ldrb	r3, [r7, #11]
 8007214:	2b01      	cmp	r3, #1
 8007216:	d128      	bne.n	800726a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800721c:	68fa      	ldr	r2, [r7, #12]
 800721e:	8b12      	ldrh	r2, [r2, #24]
 8007220:	4293      	cmp	r3, r2
 8007222:	d90e      	bls.n	8007242 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	8b12      	ldrh	r2, [r2, #24]
 800722c:	1a9a      	subs	r2, r3, r2
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	69db      	ldr	r3, [r3, #28]
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	8b12      	ldrh	r2, [r2, #24]
 800723a:	441a      	add	r2, r3
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	61da      	str	r2, [r3, #28]
 8007240:	e002      	b.n	8007248 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2200      	movs	r2, #0
 8007246:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800724c:	2b00      	cmp	r3, #0
 800724e:	d004      	beq.n	800725a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007258:	e00e      	b.n	8007278 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 f868 	bl	8007338 <USBH_CDC_TransmitCallback>
      break;
 8007268:	e006      	b.n	8007278 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800726a:	7afb      	ldrb	r3, [r7, #11]
 800726c:	2b02      	cmp	r3, #2
 800726e:	d103      	bne.n	8007278 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007278:	bf00      	nop
  }
}
 800727a:	bf00      	nop
 800727c:	3710      	adds	r7, #16
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}

08007282 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8007282:	b580      	push	{r7, lr}
 8007284:	b086      	sub	sp, #24
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007290:	69db      	ldr	r3, [r3, #28]
 8007292:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007294:	2300      	movs	r3, #0
 8007296:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800729e:	2b03      	cmp	r3, #3
 80072a0:	d002      	beq.n	80072a8 <CDC_ProcessReception+0x26>
 80072a2:	2b04      	cmp	r3, #4
 80072a4:	d00e      	beq.n	80072c4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80072a6:	e043      	b.n	8007330 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	6a19      	ldr	r1, [r3, #32]
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	8b5a      	ldrh	r2, [r3, #26]
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	7b1b      	ldrb	r3, [r3, #12]
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f001 fc91 	bl	8008bdc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	2204      	movs	r2, #4
 80072be:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80072c2:	e035      	b.n	8007330 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	7b1b      	ldrb	r3, [r3, #12]
 80072c8:	4619      	mov	r1, r3
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f001 ff90 	bl	80091f0 <USBH_LL_GetURBState>
 80072d0:	4603      	mov	r3, r0
 80072d2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80072d4:	7cfb      	ldrb	r3, [r7, #19]
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d129      	bne.n	800732e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	7b1b      	ldrb	r3, [r3, #12]
 80072de:	4619      	mov	r1, r3
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f001 fef3 	bl	80090cc <USBH_LL_GetLastXferSize>
 80072e6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ec:	68fa      	ldr	r2, [r7, #12]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d016      	beq.n	8007320 <CDC_ProcessReception+0x9e>
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	8b5b      	ldrh	r3, [r3, #26]
 80072f6:	461a      	mov	r2, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d110      	bne.n	8007320 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	1ad2      	subs	r2, r2, r3
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	6a1a      	ldr	r2, [r3, #32]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	441a      	add	r2, r3
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	2203      	movs	r2, #3
 800731a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800731e:	e006      	b.n	800732e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	2200      	movs	r2, #0
 8007324:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 f80f 	bl	800734c <USBH_CDC_ReceiveCallback>
      break;
 800732e:	bf00      	nop
  }
}
 8007330:	bf00      	nop
 8007332:	3718      	adds	r7, #24
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007340:	bf00      	nop
 8007342:	370c      	adds	r7, #12
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr

0800734c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007354:	bf00      	nop
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007360:	b480      	push	{r7}
 8007362:	b083      	sub	sp, #12
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007368:	bf00      	nop
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr

08007374 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	4613      	mov	r3, r2
 8007380:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d101      	bne.n	800738c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007388:	2302      	movs	r3, #2
 800738a:	e029      	b.n	80073e0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	79fa      	ldrb	r2, [r7, #7]
 8007390:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2200      	movs	r2, #0
 8007398:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2200      	movs	r2, #0
 80073a0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80073a4:	68f8      	ldr	r0, [r7, #12]
 80073a6:	f000 f81f 	bl	80073e8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2200      	movs	r2, #0
 80073c6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d003      	beq.n	80073d8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	68ba      	ldr	r2, [r7, #8]
 80073d4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f001 fdc3 	bl	8008f64 <USBH_LL_Init>

  return USBH_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3710      	adds	r7, #16
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80073f0:	2300      	movs	r3, #0
 80073f2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80073f4:	2300      	movs	r3, #0
 80073f6:	60fb      	str	r3, [r7, #12]
 80073f8:	e009      	b.n	800740e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	33e0      	adds	r3, #224	@ 0xe0
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	4413      	add	r3, r2
 8007404:	2200      	movs	r2, #0
 8007406:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	3301      	adds	r3, #1
 800740c:	60fb      	str	r3, [r7, #12]
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2b0f      	cmp	r3, #15
 8007412:	d9f2      	bls.n	80073fa <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007414:	2300      	movs	r3, #0
 8007416:	60fb      	str	r3, [r7, #12]
 8007418:	e009      	b.n	800742e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	4413      	add	r3, r2
 8007420:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007424:	2200      	movs	r2, #0
 8007426:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	3301      	adds	r3, #1
 800742c:	60fb      	str	r3, [r7, #12]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007434:	d3f1      	bcc.n	800741a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2201      	movs	r2, #1
 8007446:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2201      	movs	r2, #1
 8007454:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2240      	movs	r2, #64	@ 0x40
 800745a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2201      	movs	r2, #1
 800746e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	331c      	adds	r3, #28
 8007486:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800748a:	2100      	movs	r1, #0
 800748c:	4618      	mov	r0, r3
 800748e:	f002 f81d 	bl	80094cc <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007498:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800749c:	2100      	movs	r1, #0
 800749e:	4618      	mov	r0, r3
 80074a0:	f002 f814 	bl	80094cc <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80074aa:	2212      	movs	r2, #18
 80074ac:	2100      	movs	r1, #0
 80074ae:	4618      	mov	r0, r3
 80074b0:	f002 f80c 	bl	80094cc <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80074ba:	223e      	movs	r2, #62	@ 0x3e
 80074bc:	2100      	movs	r1, #0
 80074be:	4618      	mov	r0, r3
 80074c0:	f002 f804 	bl	80094cc <memset>

  return USBH_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3710      	adds	r7, #16
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}

080074ce <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80074ce:	b480      	push	{r7}
 80074d0:	b085      	sub	sp, #20
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]
 80074d6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80074d8:	2300      	movs	r3, #0
 80074da:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d016      	beq.n	8007510 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d10e      	bne.n	800750a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80074f2:	1c59      	adds	r1, r3, #1
 80074f4:	687a      	ldr	r2, [r7, #4]
 80074f6:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80074fa:	687a      	ldr	r2, [r7, #4]
 80074fc:	33de      	adds	r3, #222	@ 0xde
 80074fe:	6839      	ldr	r1, [r7, #0]
 8007500:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007504:	2300      	movs	r3, #0
 8007506:	73fb      	strb	r3, [r7, #15]
 8007508:	e004      	b.n	8007514 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800750a:	2302      	movs	r3, #2
 800750c:	73fb      	strb	r3, [r7, #15]
 800750e:	e001      	b.n	8007514 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007510:	2302      	movs	r3, #2
 8007512:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007514:	7bfb      	ldrb	r3, [r7, #15]
}
 8007516:	4618      	mov	r0, r3
 8007518:	3714      	adds	r7, #20
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr

08007522 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007522:	b480      	push	{r7}
 8007524:	b085      	sub	sp, #20
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
 800752a:	460b      	mov	r3, r1
 800752c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800752e:	2300      	movs	r3, #0
 8007530:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007538:	78fa      	ldrb	r2, [r7, #3]
 800753a:	429a      	cmp	r2, r3
 800753c:	d204      	bcs.n	8007548 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	78fa      	ldrb	r2, [r7, #3]
 8007542:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007546:	e001      	b.n	800754c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007548:	2302      	movs	r3, #2
 800754a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800754c:	7bfb      	ldrb	r3, [r7, #15]
}
 800754e:	4618      	mov	r0, r3
 8007550:	3714      	adds	r7, #20
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr

0800755a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800755a:	b480      	push	{r7}
 800755c:	b087      	sub	sp, #28
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
 8007562:	4608      	mov	r0, r1
 8007564:	4611      	mov	r1, r2
 8007566:	461a      	mov	r2, r3
 8007568:	4603      	mov	r3, r0
 800756a:	70fb      	strb	r3, [r7, #3]
 800756c:	460b      	mov	r3, r1
 800756e:	70bb      	strb	r3, [r7, #2]
 8007570:	4613      	mov	r3, r2
 8007572:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007574:	2300      	movs	r3, #0
 8007576:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007578:	2300      	movs	r3, #0
 800757a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007582:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007584:	e025      	b.n	80075d2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007586:	7dfb      	ldrb	r3, [r7, #23]
 8007588:	221a      	movs	r2, #26
 800758a:	fb02 f303 	mul.w	r3, r2, r3
 800758e:	3308      	adds	r3, #8
 8007590:	68fa      	ldr	r2, [r7, #12]
 8007592:	4413      	add	r3, r2
 8007594:	3302      	adds	r3, #2
 8007596:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	795b      	ldrb	r3, [r3, #5]
 800759c:	78fa      	ldrb	r2, [r7, #3]
 800759e:	429a      	cmp	r2, r3
 80075a0:	d002      	beq.n	80075a8 <USBH_FindInterface+0x4e>
 80075a2:	78fb      	ldrb	r3, [r7, #3]
 80075a4:	2bff      	cmp	r3, #255	@ 0xff
 80075a6:	d111      	bne.n	80075cc <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80075ac:	78ba      	ldrb	r2, [r7, #2]
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d002      	beq.n	80075b8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80075b2:	78bb      	ldrb	r3, [r7, #2]
 80075b4:	2bff      	cmp	r3, #255	@ 0xff
 80075b6:	d109      	bne.n	80075cc <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80075bc:	787a      	ldrb	r2, [r7, #1]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d002      	beq.n	80075c8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80075c2:	787b      	ldrb	r3, [r7, #1]
 80075c4:	2bff      	cmp	r3, #255	@ 0xff
 80075c6:	d101      	bne.n	80075cc <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80075c8:	7dfb      	ldrb	r3, [r7, #23]
 80075ca:	e006      	b.n	80075da <USBH_FindInterface+0x80>
    }
    if_ix++;
 80075cc:	7dfb      	ldrb	r3, [r7, #23]
 80075ce:	3301      	adds	r3, #1
 80075d0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80075d2:	7dfb      	ldrb	r3, [r7, #23]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d9d6      	bls.n	8007586 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80075d8:	23ff      	movs	r3, #255	@ 0xff
}
 80075da:	4618      	mov	r0, r3
 80075dc:	371c      	adds	r7, #28
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr

080075e6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80075e6:	b580      	push	{r7, lr}
 80075e8:	b082      	sub	sp, #8
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f001 fcf4 	bl	8008fdc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80075f4:	2101      	movs	r1, #1
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f001 fe0d 	bl	8009216 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3708      	adds	r7, #8
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
	...

08007608 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b088      	sub	sp, #32
 800760c:	af04      	add	r7, sp, #16
 800760e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007610:	2302      	movs	r3, #2
 8007612:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007614:	2300      	movs	r3, #0
 8007616:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800761e:	b2db      	uxtb	r3, r3
 8007620:	2b01      	cmp	r3, #1
 8007622:	d102      	bne.n	800762a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2203      	movs	r2, #3
 8007628:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	781b      	ldrb	r3, [r3, #0]
 800762e:	b2db      	uxtb	r3, r3
 8007630:	2b0b      	cmp	r3, #11
 8007632:	f200 81bb 	bhi.w	80079ac <USBH_Process+0x3a4>
 8007636:	a201      	add	r2, pc, #4	@ (adr r2, 800763c <USBH_Process+0x34>)
 8007638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800763c:	0800766d 	.word	0x0800766d
 8007640:	0800769f 	.word	0x0800769f
 8007644:	08007707 	.word	0x08007707
 8007648:	08007947 	.word	0x08007947
 800764c:	080079ad 	.word	0x080079ad
 8007650:	080077a7 	.word	0x080077a7
 8007654:	080078ed 	.word	0x080078ed
 8007658:	080077dd 	.word	0x080077dd
 800765c:	080077fd 	.word	0x080077fd
 8007660:	0800781b 	.word	0x0800781b
 8007664:	0800785f 	.word	0x0800785f
 8007668:	0800792f 	.word	0x0800792f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b00      	cmp	r3, #0
 8007676:	f000 819b 	beq.w	80079b0 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2201      	movs	r2, #1
 800767e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007680:	20c8      	movs	r0, #200	@ 0xc8
 8007682:	f001 fe12 	bl	80092aa <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f001 fd05 	bl	8009096 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800769c:	e188      	b.n	80079b0 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d107      	bne.n	80076b8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2202      	movs	r2, #2
 80076b4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80076b6:	e18a      	b.n	80079ce <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80076be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80076c2:	d914      	bls.n	80076ee <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80076ca:	3301      	adds	r3, #1
 80076cc:	b2da      	uxtb	r2, r3
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80076da:	2b03      	cmp	r3, #3
 80076dc:	d903      	bls.n	80076e6 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	220d      	movs	r2, #13
 80076e2:	701a      	strb	r2, [r3, #0]
      break;
 80076e4:	e173      	b.n	80079ce <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	701a      	strb	r2, [r3, #0]
      break;
 80076ec:	e16f      	b.n	80079ce <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80076f4:	f103 020a 	add.w	r2, r3, #10
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80076fe:	200a      	movs	r0, #10
 8007700:	f001 fdd3 	bl	80092aa <USBH_Delay>
      break;
 8007704:	e163      	b.n	80079ce <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800770c:	2b00      	cmp	r3, #0
 800770e:	d005      	beq.n	800771c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007716:	2104      	movs	r1, #4
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800771c:	2064      	movs	r0, #100	@ 0x64
 800771e:	f001 fdc4 	bl	80092aa <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f001 fc90 	bl	8009048 <USBH_LL_GetSpeed>
 8007728:	4603      	mov	r3, r0
 800772a:	461a      	mov	r2, r3
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2205      	movs	r2, #5
 8007736:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007738:	2100      	movs	r1, #0
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f001 fa9b 	bl	8008c76 <USBH_AllocPipe>
 8007740:	4603      	mov	r3, r0
 8007742:	461a      	mov	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007748:	2180      	movs	r1, #128	@ 0x80
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f001 fa93 	bl	8008c76 <USBH_AllocPipe>
 8007750:	4603      	mov	r3, r0
 8007752:	461a      	mov	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	7919      	ldrb	r1, [r3, #4]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800776c:	9202      	str	r2, [sp, #8]
 800776e:	2200      	movs	r2, #0
 8007770:	9201      	str	r2, [sp, #4]
 8007772:	9300      	str	r3, [sp, #0]
 8007774:	4603      	mov	r3, r0
 8007776:	2280      	movs	r2, #128	@ 0x80
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f001 fa4d 	bl	8008c18 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	7959      	ldrb	r1, [r3, #5]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007792:	9202      	str	r2, [sp, #8]
 8007794:	2200      	movs	r2, #0
 8007796:	9201      	str	r2, [sp, #4]
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	4603      	mov	r3, r0
 800779c:	2200      	movs	r2, #0
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f001 fa3a 	bl	8008c18 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80077a4:	e113      	b.n	80079ce <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 f916 	bl	80079d8 <USBH_HandleEnum>
 80077ac:	4603      	mov	r3, r0
 80077ae:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80077b0:	7bbb      	ldrb	r3, [r7, #14]
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	f040 80fd 	bne.w	80079b4 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2200      	movs	r2, #0
 80077be:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d103      	bne.n	80077d4 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2208      	movs	r2, #8
 80077d0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80077d2:	e0ef      	b.n	80079b4 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2207      	movs	r2, #7
 80077d8:	701a      	strb	r2, [r3, #0]
      break;
 80077da:	e0eb      	b.n	80079b4 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	f000 80e8 	beq.w	80079b8 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80077ee:	2101      	movs	r1, #1
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2208      	movs	r2, #8
 80077f8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 80077fa:	e0dd      	b.n	80079b8 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007802:	4619      	mov	r1, r3
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f000 fc3a 	bl	800807e <USBH_SetCfg>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	f040 80d5 	bne.w	80079bc <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2209      	movs	r2, #9
 8007816:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007818:	e0d0      	b.n	80079bc <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007820:	f003 0320 	and.w	r3, r3, #32
 8007824:	2b00      	cmp	r3, #0
 8007826:	d016      	beq.n	8007856 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007828:	2101      	movs	r1, #1
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 fc4a 	bl	80080c4 <USBH_SetFeature>
 8007830:	4603      	mov	r3, r0
 8007832:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007834:	7bbb      	ldrb	r3, [r7, #14]
 8007836:	b2db      	uxtb	r3, r3
 8007838:	2b00      	cmp	r3, #0
 800783a:	d103      	bne.n	8007844 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	220a      	movs	r2, #10
 8007840:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007842:	e0bd      	b.n	80079c0 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8007844:	7bbb      	ldrb	r3, [r7, #14]
 8007846:	b2db      	uxtb	r3, r3
 8007848:	2b03      	cmp	r3, #3
 800784a:	f040 80b9 	bne.w	80079c0 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	220a      	movs	r2, #10
 8007852:	701a      	strb	r2, [r3, #0]
      break;
 8007854:	e0b4      	b.n	80079c0 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	220a      	movs	r2, #10
 800785a:	701a      	strb	r2, [r3, #0]
      break;
 800785c:	e0b0      	b.n	80079c0 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007864:	2b00      	cmp	r3, #0
 8007866:	f000 80ad 	beq.w	80079c4 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007872:	2300      	movs	r3, #0
 8007874:	73fb      	strb	r3, [r7, #15]
 8007876:	e016      	b.n	80078a6 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007878:	7bfa      	ldrb	r2, [r7, #15]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	32de      	adds	r2, #222	@ 0xde
 800787e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007882:	791a      	ldrb	r2, [r3, #4]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800788a:	429a      	cmp	r2, r3
 800788c:	d108      	bne.n	80078a0 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 800788e:	7bfa      	ldrb	r2, [r7, #15]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	32de      	adds	r2, #222	@ 0xde
 8007894:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800789e:	e005      	b.n	80078ac <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80078a0:	7bfb      	ldrb	r3, [r7, #15]
 80078a2:	3301      	adds	r3, #1
 80078a4:	73fb      	strb	r3, [r7, #15]
 80078a6:	7bfb      	ldrb	r3, [r7, #15]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d0e5      	beq.n	8007878 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d016      	beq.n	80078e4 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	4798      	blx	r3
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d109      	bne.n	80078dc <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2206      	movs	r2, #6
 80078cc:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80078d4:	2103      	movs	r1, #3
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80078da:	e073      	b.n	80079c4 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	220d      	movs	r2, #13
 80078e0:	701a      	strb	r2, [r3, #0]
      break;
 80078e2:	e06f      	b.n	80079c4 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	220d      	movs	r2, #13
 80078e8:	701a      	strb	r2, [r3, #0]
      break;
 80078ea:	e06b      	b.n	80079c4 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d017      	beq.n	8007926 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	4798      	blx	r3
 8007902:	4603      	mov	r3, r0
 8007904:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007906:	7bbb      	ldrb	r3, [r7, #14]
 8007908:	b2db      	uxtb	r3, r3
 800790a:	2b00      	cmp	r3, #0
 800790c:	d103      	bne.n	8007916 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	220b      	movs	r2, #11
 8007912:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007914:	e058      	b.n	80079c8 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8007916:	7bbb      	ldrb	r3, [r7, #14]
 8007918:	b2db      	uxtb	r3, r3
 800791a:	2b02      	cmp	r3, #2
 800791c:	d154      	bne.n	80079c8 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	220d      	movs	r2, #13
 8007922:	701a      	strb	r2, [r3, #0]
      break;
 8007924:	e050      	b.n	80079c8 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	220d      	movs	r2, #13
 800792a:	701a      	strb	r2, [r3, #0]
      break;
 800792c:	e04c      	b.n	80079c8 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007934:	2b00      	cmp	r3, #0
 8007936:	d049      	beq.n	80079cc <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800793e:	695b      	ldr	r3, [r3, #20]
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	4798      	blx	r3
      }
      break;
 8007944:	e042      	b.n	80079cc <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7ff fd4a 	bl	80073e8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800795a:	2b00      	cmp	r3, #0
 800795c:	d009      	beq.n	8007972 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007964:	68db      	ldr	r3, [r3, #12]
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2200      	movs	r2, #0
 800796e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007978:	2b00      	cmp	r3, #0
 800797a:	d005      	beq.n	8007988 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007982:	2105      	movs	r1, #5
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800798e:	b2db      	uxtb	r3, r3
 8007990:	2b01      	cmp	r3, #1
 8007992:	d107      	bne.n	80079a4 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f7ff fe22 	bl	80075e6 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80079a2:	e014      	b.n	80079ce <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f001 fb19 	bl	8008fdc <USBH_LL_Start>
      break;
 80079aa:	e010      	b.n	80079ce <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 80079ac:	bf00      	nop
 80079ae:	e00e      	b.n	80079ce <USBH_Process+0x3c6>
      break;
 80079b0:	bf00      	nop
 80079b2:	e00c      	b.n	80079ce <USBH_Process+0x3c6>
      break;
 80079b4:	bf00      	nop
 80079b6:	e00a      	b.n	80079ce <USBH_Process+0x3c6>
    break;
 80079b8:	bf00      	nop
 80079ba:	e008      	b.n	80079ce <USBH_Process+0x3c6>
      break;
 80079bc:	bf00      	nop
 80079be:	e006      	b.n	80079ce <USBH_Process+0x3c6>
      break;
 80079c0:	bf00      	nop
 80079c2:	e004      	b.n	80079ce <USBH_Process+0x3c6>
      break;
 80079c4:	bf00      	nop
 80079c6:	e002      	b.n	80079ce <USBH_Process+0x3c6>
      break;
 80079c8:	bf00      	nop
 80079ca:	e000      	b.n	80079ce <USBH_Process+0x3c6>
      break;
 80079cc:	bf00      	nop
  }
  return USBH_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3710      	adds	r7, #16
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b088      	sub	sp, #32
 80079dc:	af04      	add	r7, sp, #16
 80079de:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80079e0:	2301      	movs	r3, #1
 80079e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80079e4:	2301      	movs	r3, #1
 80079e6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	785b      	ldrb	r3, [r3, #1]
 80079ec:	2b07      	cmp	r3, #7
 80079ee:	f200 81bd 	bhi.w	8007d6c <USBH_HandleEnum+0x394>
 80079f2:	a201      	add	r2, pc, #4	@ (adr r2, 80079f8 <USBH_HandleEnum+0x20>)
 80079f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079f8:	08007a19 	.word	0x08007a19
 80079fc:	08007ad3 	.word	0x08007ad3
 8007a00:	08007b3d 	.word	0x08007b3d
 8007a04:	08007bc7 	.word	0x08007bc7
 8007a08:	08007c31 	.word	0x08007c31
 8007a0c:	08007ca1 	.word	0x08007ca1
 8007a10:	08007ce7 	.word	0x08007ce7
 8007a14:	08007d2d 	.word	0x08007d2d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007a18:	2108      	movs	r1, #8
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f000 fa4c 	bl	8007eb8 <USBH_Get_DevDesc>
 8007a20:	4603      	mov	r3, r0
 8007a22:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007a24:	7bbb      	ldrb	r3, [r7, #14]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d12e      	bne.n	8007a88 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2201      	movs	r2, #1
 8007a38:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	7919      	ldrb	r1, [r3, #4]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007a4e:	9202      	str	r2, [sp, #8]
 8007a50:	2200      	movs	r2, #0
 8007a52:	9201      	str	r2, [sp, #4]
 8007a54:	9300      	str	r3, [sp, #0]
 8007a56:	4603      	mov	r3, r0
 8007a58:	2280      	movs	r2, #128	@ 0x80
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f001 f8dc 	bl	8008c18 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	7959      	ldrb	r1, [r3, #5]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007a74:	9202      	str	r2, [sp, #8]
 8007a76:	2200      	movs	r2, #0
 8007a78:	9201      	str	r2, [sp, #4]
 8007a7a:	9300      	str	r3, [sp, #0]
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2200      	movs	r2, #0
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f001 f8c9 	bl	8008c18 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007a86:	e173      	b.n	8007d70 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007a88:	7bbb      	ldrb	r3, [r7, #14]
 8007a8a:	2b03      	cmp	r3, #3
 8007a8c:	f040 8170 	bne.w	8007d70 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007a96:	3301      	adds	r3, #1
 8007a98:	b2da      	uxtb	r2, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007aa6:	2b03      	cmp	r3, #3
 8007aa8:	d903      	bls.n	8007ab2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	220d      	movs	r2, #13
 8007aae:	701a      	strb	r2, [r3, #0]
      break;
 8007ab0:	e15e      	b.n	8007d70 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	795b      	ldrb	r3, [r3, #5]
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f001 f8fd 	bl	8008cb8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	791b      	ldrb	r3, [r3, #4]
 8007ac2:	4619      	mov	r1, r3
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f001 f8f7 	bl	8008cb8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	701a      	strb	r2, [r3, #0]
      break;
 8007ad0:	e14e      	b.n	8007d70 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007ad2:	2112      	movs	r1, #18
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f000 f9ef 	bl	8007eb8 <USBH_Get_DevDesc>
 8007ada:	4603      	mov	r3, r0
 8007adc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007ade:	7bbb      	ldrb	r3, [r7, #14]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d103      	bne.n	8007aec <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2202      	movs	r2, #2
 8007ae8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007aea:	e143      	b.n	8007d74 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007aec:	7bbb      	ldrb	r3, [r7, #14]
 8007aee:	2b03      	cmp	r3, #3
 8007af0:	f040 8140 	bne.w	8007d74 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007afa:	3301      	adds	r3, #1
 8007afc:	b2da      	uxtb	r2, r3
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007b0a:	2b03      	cmp	r3, #3
 8007b0c:	d903      	bls.n	8007b16 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	220d      	movs	r2, #13
 8007b12:	701a      	strb	r2, [r3, #0]
      break;
 8007b14:	e12e      	b.n	8007d74 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	795b      	ldrb	r3, [r3, #5]
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f001 f8cb 	bl	8008cb8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	791b      	ldrb	r3, [r3, #4]
 8007b26:	4619      	mov	r1, r3
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f001 f8c5 	bl	8008cb8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2200      	movs	r2, #0
 8007b38:	701a      	strb	r2, [r3, #0]
      break;
 8007b3a:	e11b      	b.n	8007d74 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007b3c:	2101      	movs	r1, #1
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 fa79 	bl	8008036 <USBH_SetAddress>
 8007b44:	4603      	mov	r3, r0
 8007b46:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007b48:	7bbb      	ldrb	r3, [r7, #14]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d130      	bne.n	8007bb0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8007b4e:	2002      	movs	r0, #2
 8007b50:	f001 fbab 	bl	80092aa <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2203      	movs	r2, #3
 8007b60:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	7919      	ldrb	r1, [r3, #4]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007b76:	9202      	str	r2, [sp, #8]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	9201      	str	r2, [sp, #4]
 8007b7c:	9300      	str	r3, [sp, #0]
 8007b7e:	4603      	mov	r3, r0
 8007b80:	2280      	movs	r2, #128	@ 0x80
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f001 f848 	bl	8008c18 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	7959      	ldrb	r1, [r3, #5]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007b98:	687a      	ldr	r2, [r7, #4]
 8007b9a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007b9c:	9202      	str	r2, [sp, #8]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	9201      	str	r2, [sp, #4]
 8007ba2:	9300      	str	r3, [sp, #0]
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f001 f835 	bl	8008c18 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007bae:	e0e3      	b.n	8007d78 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007bb0:	7bbb      	ldrb	r3, [r7, #14]
 8007bb2:	2b03      	cmp	r3, #3
 8007bb4:	f040 80e0 	bne.w	8007d78 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	220d      	movs	r2, #13
 8007bbc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	705a      	strb	r2, [r3, #1]
      break;
 8007bc4:	e0d8      	b.n	8007d78 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007bc6:	2109      	movs	r1, #9
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 f9a1 	bl	8007f10 <USBH_Get_CfgDesc>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007bd2:	7bbb      	ldrb	r3, [r7, #14]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d103      	bne.n	8007be0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2204      	movs	r2, #4
 8007bdc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007bde:	e0cd      	b.n	8007d7c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007be0:	7bbb      	ldrb	r3, [r7, #14]
 8007be2:	2b03      	cmp	r3, #3
 8007be4:	f040 80ca 	bne.w	8007d7c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007bee:	3301      	adds	r3, #1
 8007bf0:	b2da      	uxtb	r2, r3
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007bfe:	2b03      	cmp	r3, #3
 8007c00:	d903      	bls.n	8007c0a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	220d      	movs	r2, #13
 8007c06:	701a      	strb	r2, [r3, #0]
      break;
 8007c08:	e0b8      	b.n	8007d7c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	795b      	ldrb	r3, [r3, #5]
 8007c0e:	4619      	mov	r1, r3
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f001 f851 	bl	8008cb8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	791b      	ldrb	r3, [r3, #4]
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f001 f84b 	bl	8008cb8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	701a      	strb	r2, [r3, #0]
      break;
 8007c2e:	e0a5      	b.n	8007d7c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8007c36:	4619      	mov	r1, r3
 8007c38:	6878      	ldr	r0, [r7, #4]
 8007c3a:	f000 f969 	bl	8007f10 <USBH_Get_CfgDesc>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007c42:	7bbb      	ldrb	r3, [r7, #14]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d103      	bne.n	8007c50 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2205      	movs	r2, #5
 8007c4c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007c4e:	e097      	b.n	8007d80 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007c50:	7bbb      	ldrb	r3, [r7, #14]
 8007c52:	2b03      	cmp	r3, #3
 8007c54:	f040 8094 	bne.w	8007d80 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007c5e:	3301      	adds	r3, #1
 8007c60:	b2da      	uxtb	r2, r3
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007c6e:	2b03      	cmp	r3, #3
 8007c70:	d903      	bls.n	8007c7a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	220d      	movs	r2, #13
 8007c76:	701a      	strb	r2, [r3, #0]
      break;
 8007c78:	e082      	b.n	8007d80 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	795b      	ldrb	r3, [r3, #5]
 8007c7e:	4619      	mov	r1, r3
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f001 f819 	bl	8008cb8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	791b      	ldrb	r3, [r3, #4]
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f001 f813 	bl	8008cb8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2200      	movs	r2, #0
 8007c96:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	701a      	strb	r2, [r3, #0]
      break;
 8007c9e:	e06f      	b.n	8007d80 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d019      	beq.n	8007cde <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007cb6:	23ff      	movs	r3, #255	@ 0xff
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 f953 	bl	8007f64 <USBH_Get_StringDesc>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007cc2:	7bbb      	ldrb	r3, [r7, #14]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d103      	bne.n	8007cd0 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2206      	movs	r2, #6
 8007ccc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007cce:	e059      	b.n	8007d84 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007cd0:	7bbb      	ldrb	r3, [r7, #14]
 8007cd2:	2b03      	cmp	r3, #3
 8007cd4:	d156      	bne.n	8007d84 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2206      	movs	r2, #6
 8007cda:	705a      	strb	r2, [r3, #1]
      break;
 8007cdc:	e052      	b.n	8007d84 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2206      	movs	r2, #6
 8007ce2:	705a      	strb	r2, [r3, #1]
      break;
 8007ce4:	e04e      	b.n	8007d84 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d019      	beq.n	8007d24 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007cfc:	23ff      	movs	r3, #255	@ 0xff
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f000 f930 	bl	8007f64 <USBH_Get_StringDesc>
 8007d04:	4603      	mov	r3, r0
 8007d06:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007d08:	7bbb      	ldrb	r3, [r7, #14]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d103      	bne.n	8007d16 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2207      	movs	r2, #7
 8007d12:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007d14:	e038      	b.n	8007d88 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007d16:	7bbb      	ldrb	r3, [r7, #14]
 8007d18:	2b03      	cmp	r3, #3
 8007d1a:	d135      	bne.n	8007d88 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2207      	movs	r2, #7
 8007d20:	705a      	strb	r2, [r3, #1]
      break;
 8007d22:	e031      	b.n	8007d88 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2207      	movs	r2, #7
 8007d28:	705a      	strb	r2, [r3, #1]
      break;
 8007d2a:	e02d      	b.n	8007d88 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d017      	beq.n	8007d66 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007d42:	23ff      	movs	r3, #255	@ 0xff
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 f90d 	bl	8007f64 <USBH_Get_StringDesc>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007d4e:	7bbb      	ldrb	r3, [r7, #14]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d102      	bne.n	8007d5a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007d54:	2300      	movs	r3, #0
 8007d56:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007d58:	e018      	b.n	8007d8c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007d5a:	7bbb      	ldrb	r3, [r7, #14]
 8007d5c:	2b03      	cmp	r3, #3
 8007d5e:	d115      	bne.n	8007d8c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8007d60:	2300      	movs	r3, #0
 8007d62:	73fb      	strb	r3, [r7, #15]
      break;
 8007d64:	e012      	b.n	8007d8c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8007d66:	2300      	movs	r3, #0
 8007d68:	73fb      	strb	r3, [r7, #15]
      break;
 8007d6a:	e00f      	b.n	8007d8c <USBH_HandleEnum+0x3b4>

    default:
      break;
 8007d6c:	bf00      	nop
 8007d6e:	e00e      	b.n	8007d8e <USBH_HandleEnum+0x3b6>
      break;
 8007d70:	bf00      	nop
 8007d72:	e00c      	b.n	8007d8e <USBH_HandleEnum+0x3b6>
      break;
 8007d74:	bf00      	nop
 8007d76:	e00a      	b.n	8007d8e <USBH_HandleEnum+0x3b6>
      break;
 8007d78:	bf00      	nop
 8007d7a:	e008      	b.n	8007d8e <USBH_HandleEnum+0x3b6>
      break;
 8007d7c:	bf00      	nop
 8007d7e:	e006      	b.n	8007d8e <USBH_HandleEnum+0x3b6>
      break;
 8007d80:	bf00      	nop
 8007d82:	e004      	b.n	8007d8e <USBH_HandleEnum+0x3b6>
      break;
 8007d84:	bf00      	nop
 8007d86:	e002      	b.n	8007d8e <USBH_HandleEnum+0x3b6>
      break;
 8007d88:	bf00      	nop
 8007d8a:	e000      	b.n	8007d8e <USBH_HandleEnum+0x3b6>
      break;
 8007d8c:	bf00      	nop
  }
  return Status;
 8007d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	683a      	ldr	r2, [r7, #0]
 8007da6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8007daa:	bf00      	nop
 8007dac:	370c      	adds	r7, #12
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr

08007db6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007db6:	b580      	push	{r7, lr}
 8007db8:	b082      	sub	sp, #8
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007dc4:	1c5a      	adds	r2, r3, #1
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 f804 	bl	8007dda <USBH_HandleSof>
}
 8007dd2:	bf00      	nop
 8007dd4:	3708      	adds	r7, #8
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b082      	sub	sp, #8
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	781b      	ldrb	r3, [r3, #0]
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	2b0b      	cmp	r3, #11
 8007dea:	d10a      	bne.n	8007e02 <USBH_HandleSof+0x28>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d005      	beq.n	8007e02 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007dfc:	699b      	ldr	r3, [r3, #24]
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	4798      	blx	r3
  }
}
 8007e02:	bf00      	nop
 8007e04:	3708      	adds	r7, #8
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}

08007e0a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007e0a:	b480      	push	{r7}
 8007e0c:	b083      	sub	sp, #12
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2201      	movs	r2, #1
 8007e16:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8007e1a:	bf00      	nop
}
 8007e1c:	370c      	adds	r7, #12
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr

08007e26 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007e26:	b480      	push	{r7}
 8007e28:	b083      	sub	sp, #12
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8007e36:	bf00      	nop
}
 8007e38:	370c      	adds	r7, #12
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr

08007e42 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007e42:	b480      	push	{r7}
 8007e44:	b083      	sub	sp, #12
 8007e46:	af00      	add	r7, sp, #0
 8007e48:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	370c      	adds	r7, #12
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr

08007e70 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f001 f8be 	bl	8009012 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	791b      	ldrb	r3, [r3, #4]
 8007e9a:	4619      	mov	r1, r3
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 ff0b 	bl	8008cb8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	795b      	ldrb	r3, [r3, #5]
 8007ea6:	4619      	mov	r1, r3
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 ff05 	bl	8008cb8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3708      	adds	r7, #8
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b086      	sub	sp, #24
 8007ebc:	af02      	add	r7, sp, #8
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007ec4:	887b      	ldrh	r3, [r7, #2]
 8007ec6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007eca:	d901      	bls.n	8007ed0 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007ecc:	2303      	movs	r3, #3
 8007ece:	e01b      	b.n	8007f08 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007ed6:	887b      	ldrh	r3, [r7, #2]
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	4613      	mov	r3, r2
 8007edc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 f872 	bl	8007fcc <USBH_GetDescriptor>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8007eec:	7bfb      	ldrb	r3, [r7, #15]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d109      	bne.n	8007f06 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007ef8:	887a      	ldrh	r2, [r7, #2]
 8007efa:	4619      	mov	r1, r3
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 f929 	bl	8008154 <USBH_ParseDevDesc>
 8007f02:	4603      	mov	r3, r0
 8007f04:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af02      	add	r7, sp, #8
 8007f16:	6078      	str	r0, [r7, #4]
 8007f18:	460b      	mov	r3, r1
 8007f1a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	331c      	adds	r3, #28
 8007f20:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8007f22:	887b      	ldrh	r3, [r7, #2]
 8007f24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f28:	d901      	bls.n	8007f2e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	e016      	b.n	8007f5c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007f2e:	887b      	ldrh	r3, [r7, #2]
 8007f30:	9300      	str	r3, [sp, #0]
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f38:	2100      	movs	r1, #0
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 f846 	bl	8007fcc <USBH_GetDescriptor>
 8007f40:	4603      	mov	r3, r0
 8007f42:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007f44:	7bfb      	ldrb	r3, [r7, #15]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d107      	bne.n	8007f5a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8007f4a:	887b      	ldrh	r3, [r7, #2]
 8007f4c:	461a      	mov	r2, r3
 8007f4e:	68b9      	ldr	r1, [r7, #8]
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f000 f9af 	bl	80082b4 <USBH_ParseCfgDesc>
 8007f56:	4603      	mov	r3, r0
 8007f58:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007f5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3710      	adds	r7, #16
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b088      	sub	sp, #32
 8007f68:	af02      	add	r7, sp, #8
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	607a      	str	r2, [r7, #4]
 8007f6e:	461a      	mov	r2, r3
 8007f70:	460b      	mov	r3, r1
 8007f72:	72fb      	strb	r3, [r7, #11]
 8007f74:	4613      	mov	r3, r2
 8007f76:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8007f78:	893b      	ldrh	r3, [r7, #8]
 8007f7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f7e:	d802      	bhi.n	8007f86 <USBH_Get_StringDesc+0x22>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d101      	bne.n	8007f8a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007f86:	2303      	movs	r3, #3
 8007f88:	e01c      	b.n	8007fc4 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8007f8a:	7afb      	ldrb	r3, [r7, #11]
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007f92:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007f9a:	893b      	ldrh	r3, [r7, #8]
 8007f9c:	9300      	str	r3, [sp, #0]
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	2100      	movs	r1, #0
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f000 f812 	bl	8007fcc <USBH_GetDescriptor>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007fac:	7dfb      	ldrb	r3, [r7, #23]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d107      	bne.n	8007fc2 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007fb8:	893a      	ldrh	r2, [r7, #8]
 8007fba:	6879      	ldr	r1, [r7, #4]
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f000 fb8d 	bl	80086dc <USBH_ParseStringDesc>
  }

  return status;
 8007fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3718      	adds	r7, #24
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b084      	sub	sp, #16
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	60f8      	str	r0, [r7, #12]
 8007fd4:	607b      	str	r3, [r7, #4]
 8007fd6:	460b      	mov	r3, r1
 8007fd8:	72fb      	strb	r3, [r7, #11]
 8007fda:	4613      	mov	r3, r2
 8007fdc:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	789b      	ldrb	r3, [r3, #2]
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d11c      	bne.n	8008020 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007fe6:	7afb      	ldrb	r3, [r7, #11]
 8007fe8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007fec:	b2da      	uxtb	r2, r3
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2206      	movs	r2, #6
 8007ff6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	893a      	ldrh	r2, [r7, #8]
 8007ffc:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007ffe:	893b      	ldrh	r3, [r7, #8]
 8008000:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008004:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008008:	d104      	bne.n	8008014 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	f240 4209 	movw	r2, #1033	@ 0x409
 8008010:	829a      	strh	r2, [r3, #20]
 8008012:	e002      	b.n	800801a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2200      	movs	r2, #0
 8008018:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	8b3a      	ldrh	r2, [r7, #24]
 800801e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008020:	8b3b      	ldrh	r3, [r7, #24]
 8008022:	461a      	mov	r2, r3
 8008024:	6879      	ldr	r1, [r7, #4]
 8008026:	68f8      	ldr	r0, [r7, #12]
 8008028:	f000 fba5 	bl	8008776 <USBH_CtlReq>
 800802c:	4603      	mov	r3, r0
}
 800802e:	4618      	mov	r0, r3
 8008030:	3710      	adds	r7, #16
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b082      	sub	sp, #8
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
 800803e:	460b      	mov	r3, r1
 8008040:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	789b      	ldrb	r3, [r3, #2]
 8008046:	2b01      	cmp	r3, #1
 8008048:	d10f      	bne.n	800806a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2205      	movs	r2, #5
 8008054:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008056:	78fb      	ldrb	r3, [r7, #3]
 8008058:	b29a      	uxth	r2, r3
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2200      	movs	r2, #0
 8008068:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800806a:	2200      	movs	r2, #0
 800806c:	2100      	movs	r1, #0
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 fb81 	bl	8008776 <USBH_CtlReq>
 8008074:	4603      	mov	r3, r0
}
 8008076:	4618      	mov	r0, r3
 8008078:	3708      	adds	r7, #8
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}

0800807e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800807e:	b580      	push	{r7, lr}
 8008080:	b082      	sub	sp, #8
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
 8008086:	460b      	mov	r3, r1
 8008088:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	789b      	ldrb	r3, [r3, #2]
 800808e:	2b01      	cmp	r3, #1
 8008090:	d10e      	bne.n	80080b0 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2209      	movs	r2, #9
 800809c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	887a      	ldrh	r2, [r7, #2]
 80080a2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80080b0:	2200      	movs	r2, #0
 80080b2:	2100      	movs	r1, #0
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 fb5e 	bl	8008776 <USBH_CtlReq>
 80080ba:	4603      	mov	r3, r0
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3708      	adds	r7, #8
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	460b      	mov	r3, r1
 80080ce:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	789b      	ldrb	r3, [r3, #2]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d10f      	bne.n	80080f8 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2203      	movs	r2, #3
 80080e2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80080e4:	78fb      	ldrb	r3, [r7, #3]
 80080e6:	b29a      	uxth	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2200      	movs	r2, #0
 80080f0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80080f8:	2200      	movs	r2, #0
 80080fa:	2100      	movs	r1, #0
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 fb3a 	bl	8008776 <USBH_CtlReq>
 8008102:	4603      	mov	r3, r0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3708      	adds	r7, #8
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b082      	sub	sp, #8
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	460b      	mov	r3, r1
 8008116:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	789b      	ldrb	r3, [r3, #2]
 800811c:	2b01      	cmp	r3, #1
 800811e:	d10f      	bne.n	8008140 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2202      	movs	r2, #2
 8008124:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2201      	movs	r2, #1
 800812a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008132:	78fb      	ldrb	r3, [r7, #3]
 8008134:	b29a      	uxth	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008140:	2200      	movs	r2, #0
 8008142:	2100      	movs	r1, #0
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 fb16 	bl	8008776 <USBH_CtlReq>
 800814a:	4603      	mov	r3, r0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3708      	adds	r7, #8
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008154:	b480      	push	{r7}
 8008156:	b087      	sub	sp, #28
 8008158:	af00      	add	r7, sp, #0
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	4613      	mov	r3, r2
 8008160:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008168:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800816a:	2300      	movs	r3, #0
 800816c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d101      	bne.n	8008178 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008174:	2302      	movs	r3, #2
 8008176:	e094      	b.n	80082a2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	781a      	ldrb	r2, [r3, #0]
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	785a      	ldrb	r2, [r3, #1]
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	3302      	adds	r3, #2
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	461a      	mov	r2, r3
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	3303      	adds	r3, #3
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	021b      	lsls	r3, r3, #8
 8008198:	b29b      	uxth	r3, r3
 800819a:	4313      	orrs	r3, r2
 800819c:	b29a      	uxth	r2, r3
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	791a      	ldrb	r2, [r3, #4]
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	795a      	ldrb	r2, [r3, #5]
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	799a      	ldrb	r2, [r3, #6]
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	79da      	ldrb	r2, [r3, #7]
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d004      	beq.n	80081d6 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d11b      	bne.n	800820e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	79db      	ldrb	r3, [r3, #7]
 80081da:	2b20      	cmp	r3, #32
 80081dc:	dc0f      	bgt.n	80081fe <USBH_ParseDevDesc+0xaa>
 80081de:	2b08      	cmp	r3, #8
 80081e0:	db0f      	blt.n	8008202 <USBH_ParseDevDesc+0xae>
 80081e2:	3b08      	subs	r3, #8
 80081e4:	4a32      	ldr	r2, [pc, #200]	@ (80082b0 <USBH_ParseDevDesc+0x15c>)
 80081e6:	fa22 f303 	lsr.w	r3, r2, r3
 80081ea:	f003 0301 	and.w	r3, r3, #1
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	bf14      	ite	ne
 80081f2:	2301      	movne	r3, #1
 80081f4:	2300      	moveq	r3, #0
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d106      	bne.n	800820a <USBH_ParseDevDesc+0xb6>
 80081fc:	e001      	b.n	8008202 <USBH_ParseDevDesc+0xae>
 80081fe:	2b40      	cmp	r3, #64	@ 0x40
 8008200:	d003      	beq.n	800820a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	2208      	movs	r2, #8
 8008206:	71da      	strb	r2, [r3, #7]
        break;
 8008208:	e000      	b.n	800820c <USBH_ParseDevDesc+0xb8>
        break;
 800820a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800820c:	e00e      	b.n	800822c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008214:	2b02      	cmp	r3, #2
 8008216:	d107      	bne.n	8008228 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	79db      	ldrb	r3, [r3, #7]
 800821c:	2b08      	cmp	r3, #8
 800821e:	d005      	beq.n	800822c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	2208      	movs	r2, #8
 8008224:	71da      	strb	r2, [r3, #7]
 8008226:	e001      	b.n	800822c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008228:	2303      	movs	r3, #3
 800822a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800822c:	88fb      	ldrh	r3, [r7, #6]
 800822e:	2b08      	cmp	r3, #8
 8008230:	d936      	bls.n	80082a0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	3308      	adds	r3, #8
 8008236:	781b      	ldrb	r3, [r3, #0]
 8008238:	461a      	mov	r2, r3
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	3309      	adds	r3, #9
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	021b      	lsls	r3, r3, #8
 8008242:	b29b      	uxth	r3, r3
 8008244:	4313      	orrs	r3, r2
 8008246:	b29a      	uxth	r2, r3
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	330a      	adds	r3, #10
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	461a      	mov	r2, r3
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	330b      	adds	r3, #11
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	021b      	lsls	r3, r3, #8
 800825c:	b29b      	uxth	r3, r3
 800825e:	4313      	orrs	r3, r2
 8008260:	b29a      	uxth	r2, r3
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	330c      	adds	r3, #12
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	461a      	mov	r2, r3
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	330d      	adds	r3, #13
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	021b      	lsls	r3, r3, #8
 8008276:	b29b      	uxth	r3, r3
 8008278:	4313      	orrs	r3, r2
 800827a:	b29a      	uxth	r2, r3
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	7b9a      	ldrb	r2, [r3, #14]
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	7bda      	ldrb	r2, [r3, #15]
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	7c1a      	ldrb	r2, [r3, #16]
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	7c5a      	ldrb	r2, [r3, #17]
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80082a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	371c      	adds	r7, #28
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop
 80082b0:	01000101 	.word	0x01000101

080082b4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b08c      	sub	sp, #48	@ 0x30
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	60f8      	str	r0, [r7, #12]
 80082bc:	60b9      	str	r1, [r7, #8]
 80082be:	4613      	mov	r3, r2
 80082c0:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80082c8:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80082ca:	2300      	movs	r3, #0
 80082cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80082d0:	2300      	movs	r3, #0
 80082d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80082d6:	2300      	movs	r3, #0
 80082d8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d101      	bne.n	80082e6 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80082e2:	2302      	movs	r3, #2
 80082e4:	e0da      	b.n	800849c <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80082ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	2b09      	cmp	r3, #9
 80082f0:	d002      	beq.n	80082f8 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80082f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082f4:	2209      	movs	r2, #9
 80082f6:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	781a      	ldrb	r2, [r3, #0]
 80082fc:	6a3b      	ldr	r3, [r7, #32]
 80082fe:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	785a      	ldrb	r2, [r3, #1]
 8008304:	6a3b      	ldr	r3, [r7, #32]
 8008306:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	3302      	adds	r3, #2
 800830c:	781b      	ldrb	r3, [r3, #0]
 800830e:	461a      	mov	r2, r3
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	3303      	adds	r3, #3
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	021b      	lsls	r3, r3, #8
 8008318:	b29b      	uxth	r3, r3
 800831a:	4313      	orrs	r3, r2
 800831c:	b29b      	uxth	r3, r3
 800831e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008322:	bf28      	it	cs
 8008324:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008328:	b29a      	uxth	r2, r3
 800832a:	6a3b      	ldr	r3, [r7, #32]
 800832c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	791a      	ldrb	r2, [r3, #4]
 8008332:	6a3b      	ldr	r3, [r7, #32]
 8008334:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	795a      	ldrb	r2, [r3, #5]
 800833a:	6a3b      	ldr	r3, [r7, #32]
 800833c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	799a      	ldrb	r2, [r3, #6]
 8008342:	6a3b      	ldr	r3, [r7, #32]
 8008344:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	79da      	ldrb	r2, [r3, #7]
 800834a:	6a3b      	ldr	r3, [r7, #32]
 800834c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	7a1a      	ldrb	r2, [r3, #8]
 8008352:	6a3b      	ldr	r3, [r7, #32]
 8008354:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008356:	88fb      	ldrh	r3, [r7, #6]
 8008358:	2b09      	cmp	r3, #9
 800835a:	f240 809d 	bls.w	8008498 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 800835e:	2309      	movs	r3, #9
 8008360:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008362:	2300      	movs	r3, #0
 8008364:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008366:	e081      	b.n	800846c <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008368:	f107 0316 	add.w	r3, r7, #22
 800836c:	4619      	mov	r1, r3
 800836e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008370:	f000 f9e7 	bl	8008742 <USBH_GetNextDesc>
 8008374:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008378:	785b      	ldrb	r3, [r3, #1]
 800837a:	2b04      	cmp	r3, #4
 800837c:	d176      	bne.n	800846c <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800837e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	2b09      	cmp	r3, #9
 8008384:	d002      	beq.n	800838c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008388:	2209      	movs	r2, #9
 800838a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800838c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008390:	221a      	movs	r2, #26
 8008392:	fb02 f303 	mul.w	r3, r2, r3
 8008396:	3308      	adds	r3, #8
 8008398:	6a3a      	ldr	r2, [r7, #32]
 800839a:	4413      	add	r3, r2
 800839c:	3302      	adds	r3, #2
 800839e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80083a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083a2:	69f8      	ldr	r0, [r7, #28]
 80083a4:	f000 f87e 	bl	80084a4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80083a8:	2300      	movs	r3, #0
 80083aa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80083ae:	2300      	movs	r3, #0
 80083b0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80083b2:	e043      	b.n	800843c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80083b4:	f107 0316 	add.w	r3, r7, #22
 80083b8:	4619      	mov	r1, r3
 80083ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80083bc:	f000 f9c1 	bl	8008742 <USBH_GetNextDesc>
 80083c0:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80083c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c4:	785b      	ldrb	r3, [r3, #1]
 80083c6:	2b05      	cmp	r3, #5
 80083c8:	d138      	bne.n	800843c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	795b      	ldrb	r3, [r3, #5]
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d113      	bne.n	80083fa <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80083d2:	69fb      	ldr	r3, [r7, #28]
 80083d4:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80083d6:	2b02      	cmp	r3, #2
 80083d8:	d003      	beq.n	80083e2 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	799b      	ldrb	r3, [r3, #6]
 80083de:	2b03      	cmp	r3, #3
 80083e0:	d10b      	bne.n	80083fa <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80083e2:	69fb      	ldr	r3, [r7, #28]
 80083e4:	79db      	ldrb	r3, [r3, #7]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10b      	bne.n	8008402 <USBH_ParseCfgDesc+0x14e>
 80083ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	2b09      	cmp	r3, #9
 80083f0:	d007      	beq.n	8008402 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80083f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083f4:	2209      	movs	r2, #9
 80083f6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80083f8:	e003      	b.n	8008402 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80083fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083fc:	2207      	movs	r2, #7
 80083fe:	701a      	strb	r2, [r3, #0]
 8008400:	e000      	b.n	8008404 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008402:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008404:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008408:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800840c:	3201      	adds	r2, #1
 800840e:	00d2      	lsls	r2, r2, #3
 8008410:	211a      	movs	r1, #26
 8008412:	fb01 f303 	mul.w	r3, r1, r3
 8008416:	4413      	add	r3, r2
 8008418:	3308      	adds	r3, #8
 800841a:	6a3a      	ldr	r2, [r7, #32]
 800841c:	4413      	add	r3, r2
 800841e:	3304      	adds	r3, #4
 8008420:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008422:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008424:	69b9      	ldr	r1, [r7, #24]
 8008426:	68f8      	ldr	r0, [r7, #12]
 8008428:	f000 f870 	bl	800850c <USBH_ParseEPDesc>
 800842c:	4603      	mov	r3, r0
 800842e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008432:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008436:	3301      	adds	r3, #1
 8008438:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800843c:	69fb      	ldr	r3, [r7, #28]
 800843e:	791b      	ldrb	r3, [r3, #4]
 8008440:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008444:	429a      	cmp	r2, r3
 8008446:	d204      	bcs.n	8008452 <USBH_ParseCfgDesc+0x19e>
 8008448:	6a3b      	ldr	r3, [r7, #32]
 800844a:	885a      	ldrh	r2, [r3, #2]
 800844c:	8afb      	ldrh	r3, [r7, #22]
 800844e:	429a      	cmp	r2, r3
 8008450:	d8b0      	bhi.n	80083b4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008452:	69fb      	ldr	r3, [r7, #28]
 8008454:	791b      	ldrb	r3, [r3, #4]
 8008456:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800845a:	429a      	cmp	r2, r3
 800845c:	d201      	bcs.n	8008462 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 800845e:	2303      	movs	r3, #3
 8008460:	e01c      	b.n	800849c <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8008462:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008466:	3301      	adds	r3, #1
 8008468:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800846c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008470:	2b01      	cmp	r3, #1
 8008472:	d805      	bhi.n	8008480 <USBH_ParseCfgDesc+0x1cc>
 8008474:	6a3b      	ldr	r3, [r7, #32]
 8008476:	885a      	ldrh	r2, [r3, #2]
 8008478:	8afb      	ldrh	r3, [r7, #22]
 800847a:	429a      	cmp	r2, r3
 800847c:	f63f af74 	bhi.w	8008368 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008480:	6a3b      	ldr	r3, [r7, #32]
 8008482:	791b      	ldrb	r3, [r3, #4]
 8008484:	2b02      	cmp	r3, #2
 8008486:	bf28      	it	cs
 8008488:	2302      	movcs	r3, #2
 800848a:	b2db      	uxtb	r3, r3
 800848c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008490:	429a      	cmp	r2, r3
 8008492:	d201      	bcs.n	8008498 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8008494:	2303      	movs	r3, #3
 8008496:	e001      	b.n	800849c <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8008498:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800849c:	4618      	mov	r0, r3
 800849e:	3730      	adds	r7, #48	@ 0x30
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b083      	sub	sp, #12
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	781a      	ldrb	r2, [r3, #0]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	785a      	ldrb	r2, [r3, #1]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	789a      	ldrb	r2, [r3, #2]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	78da      	ldrb	r2, [r3, #3]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	3304      	adds	r3, #4
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	2b02      	cmp	r3, #2
 80084d6:	bf28      	it	cs
 80084d8:	2302      	movcs	r3, #2
 80084da:	b2da      	uxtb	r2, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	795a      	ldrb	r2, [r3, #5]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	799a      	ldrb	r2, [r3, #6]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	79da      	ldrb	r2, [r3, #7]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	7a1a      	ldrb	r2, [r3, #8]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	721a      	strb	r2, [r3, #8]
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800850c:	b480      	push	{r7}
 800850e:	b087      	sub	sp, #28
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008518:	2300      	movs	r3, #0
 800851a:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	781a      	ldrb	r2, [r3, #0]
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	785a      	ldrb	r2, [r3, #1]
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	789a      	ldrb	r2, [r3, #2]
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	78da      	ldrb	r2, [r3, #3]
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	3304      	adds	r3, #4
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	461a      	mov	r2, r3
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	3305      	adds	r3, #5
 8008548:	781b      	ldrb	r3, [r3, #0]
 800854a:	021b      	lsls	r3, r3, #8
 800854c:	b29b      	uxth	r3, r3
 800854e:	4313      	orrs	r3, r2
 8008550:	b29a      	uxth	r2, r3
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	799a      	ldrb	r2, [r3, #6]
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	889b      	ldrh	r3, [r3, #4]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d009      	beq.n	800857a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800856a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800856e:	d804      	bhi.n	800857a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008574:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008578:	d901      	bls.n	800857e <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800857a:	2303      	movs	r3, #3
 800857c:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008584:	2b00      	cmp	r3, #0
 8008586:	d136      	bne.n	80085f6 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	78db      	ldrb	r3, [r3, #3]
 800858c:	f003 0303 	and.w	r3, r3, #3
 8008590:	2b02      	cmp	r3, #2
 8008592:	d108      	bne.n	80085a6 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	889b      	ldrh	r3, [r3, #4]
 8008598:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800859c:	f240 8097 	bls.w	80086ce <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80085a0:	2303      	movs	r3, #3
 80085a2:	75fb      	strb	r3, [r7, #23]
 80085a4:	e093      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	78db      	ldrb	r3, [r3, #3]
 80085aa:	f003 0303 	and.w	r3, r3, #3
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d107      	bne.n	80085c2 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	889b      	ldrh	r3, [r3, #4]
 80085b6:	2b40      	cmp	r3, #64	@ 0x40
 80085b8:	f240 8089 	bls.w	80086ce <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80085bc:	2303      	movs	r3, #3
 80085be:	75fb      	strb	r3, [r7, #23]
 80085c0:	e085      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	78db      	ldrb	r3, [r3, #3]
 80085c6:	f003 0303 	and.w	r3, r3, #3
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d005      	beq.n	80085da <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	78db      	ldrb	r3, [r3, #3]
 80085d2:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80085d6:	2b03      	cmp	r3, #3
 80085d8:	d10a      	bne.n	80085f0 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	799b      	ldrb	r3, [r3, #6]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d003      	beq.n	80085ea <USBH_ParseEPDesc+0xde>
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	799b      	ldrb	r3, [r3, #6]
 80085e6:	2b10      	cmp	r3, #16
 80085e8:	d970      	bls.n	80086cc <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80085ea:	2303      	movs	r3, #3
 80085ec:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80085ee:	e06d      	b.n	80086cc <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80085f0:	2303      	movs	r3, #3
 80085f2:	75fb      	strb	r3, [r7, #23]
 80085f4:	e06b      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d13c      	bne.n	800867a <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	78db      	ldrb	r3, [r3, #3]
 8008604:	f003 0303 	and.w	r3, r3, #3
 8008608:	2b02      	cmp	r3, #2
 800860a:	d005      	beq.n	8008618 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	78db      	ldrb	r3, [r3, #3]
 8008610:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008614:	2b00      	cmp	r3, #0
 8008616:	d106      	bne.n	8008626 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	889b      	ldrh	r3, [r3, #4]
 800861c:	2b40      	cmp	r3, #64	@ 0x40
 800861e:	d956      	bls.n	80086ce <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008620:	2303      	movs	r3, #3
 8008622:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008624:	e053      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	78db      	ldrb	r3, [r3, #3]
 800862a:	f003 0303 	and.w	r3, r3, #3
 800862e:	2b01      	cmp	r3, #1
 8008630:	d10e      	bne.n	8008650 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	799b      	ldrb	r3, [r3, #6]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d007      	beq.n	800864a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800863e:	2b10      	cmp	r3, #16
 8008640:	d803      	bhi.n	800864a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008646:	2b40      	cmp	r3, #64	@ 0x40
 8008648:	d941      	bls.n	80086ce <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800864a:	2303      	movs	r3, #3
 800864c:	75fb      	strb	r3, [r7, #23]
 800864e:	e03e      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	78db      	ldrb	r3, [r3, #3]
 8008654:	f003 0303 	and.w	r3, r3, #3
 8008658:	2b03      	cmp	r3, #3
 800865a:	d10b      	bne.n	8008674 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	799b      	ldrb	r3, [r3, #6]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d004      	beq.n	800866e <USBH_ParseEPDesc+0x162>
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	889b      	ldrh	r3, [r3, #4]
 8008668:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800866c:	d32f      	bcc.n	80086ce <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800866e:	2303      	movs	r3, #3
 8008670:	75fb      	strb	r3, [r7, #23]
 8008672:	e02c      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008674:	2303      	movs	r3, #3
 8008676:	75fb      	strb	r3, [r7, #23]
 8008678:	e029      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008680:	2b02      	cmp	r3, #2
 8008682:	d120      	bne.n	80086c6 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	78db      	ldrb	r3, [r3, #3]
 8008688:	f003 0303 	and.w	r3, r3, #3
 800868c:	2b00      	cmp	r3, #0
 800868e:	d106      	bne.n	800869e <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	889b      	ldrh	r3, [r3, #4]
 8008694:	2b08      	cmp	r3, #8
 8008696:	d01a      	beq.n	80086ce <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008698:	2303      	movs	r3, #3
 800869a:	75fb      	strb	r3, [r7, #23]
 800869c:	e017      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	78db      	ldrb	r3, [r3, #3]
 80086a2:	f003 0303 	and.w	r3, r3, #3
 80086a6:	2b03      	cmp	r3, #3
 80086a8:	d10a      	bne.n	80086c0 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	799b      	ldrb	r3, [r3, #6]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d003      	beq.n	80086ba <USBH_ParseEPDesc+0x1ae>
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	889b      	ldrh	r3, [r3, #4]
 80086b6:	2b08      	cmp	r3, #8
 80086b8:	d909      	bls.n	80086ce <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80086ba:	2303      	movs	r3, #3
 80086bc:	75fb      	strb	r3, [r7, #23]
 80086be:	e006      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80086c0:	2303      	movs	r3, #3
 80086c2:	75fb      	strb	r3, [r7, #23]
 80086c4:	e003      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80086c6:	2303      	movs	r3, #3
 80086c8:	75fb      	strb	r3, [r7, #23]
 80086ca:	e000      	b.n	80086ce <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80086cc:	bf00      	nop
  }

  return status;
 80086ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	371c      	adds	r7, #28
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr

080086dc <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80086dc:	b480      	push	{r7}
 80086de:	b087      	sub	sp, #28
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	4613      	mov	r3, r2
 80086e8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	3301      	adds	r3, #1
 80086ee:	781b      	ldrb	r3, [r3, #0]
 80086f0:	2b03      	cmp	r3, #3
 80086f2:	d120      	bne.n	8008736 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	781b      	ldrb	r3, [r3, #0]
 80086f8:	1e9a      	subs	r2, r3, #2
 80086fa:	88fb      	ldrh	r3, [r7, #6]
 80086fc:	4293      	cmp	r3, r2
 80086fe:	bf28      	it	cs
 8008700:	4613      	movcs	r3, r2
 8008702:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	3302      	adds	r3, #2
 8008708:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800870a:	2300      	movs	r3, #0
 800870c:	82fb      	strh	r3, [r7, #22]
 800870e:	e00b      	b.n	8008728 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008710:	8afb      	ldrh	r3, [r7, #22]
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	4413      	add	r3, r2
 8008716:	781a      	ldrb	r2, [r3, #0]
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	3301      	adds	r3, #1
 8008720:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008722:	8afb      	ldrh	r3, [r7, #22]
 8008724:	3302      	adds	r3, #2
 8008726:	82fb      	strh	r3, [r7, #22]
 8008728:	8afa      	ldrh	r2, [r7, #22]
 800872a:	8abb      	ldrh	r3, [r7, #20]
 800872c:	429a      	cmp	r2, r3
 800872e:	d3ef      	bcc.n	8008710 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	2200      	movs	r2, #0
 8008734:	701a      	strb	r2, [r3, #0]
  }
}
 8008736:	bf00      	nop
 8008738:	371c      	adds	r7, #28
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr

08008742 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008742:	b480      	push	{r7}
 8008744:	b085      	sub	sp, #20
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
 800874a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	881b      	ldrh	r3, [r3, #0]
 8008750:	687a      	ldr	r2, [r7, #4]
 8008752:	7812      	ldrb	r2, [r2, #0]
 8008754:	4413      	add	r3, r2
 8008756:	b29a      	uxth	r2, r3
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	781b      	ldrb	r3, [r3, #0]
 8008760:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4413      	add	r3, r2
 8008766:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008768:	68fb      	ldr	r3, [r7, #12]
}
 800876a:	4618      	mov	r0, r3
 800876c:	3714      	adds	r7, #20
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr

08008776 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008776:	b580      	push	{r7, lr}
 8008778:	b086      	sub	sp, #24
 800877a:	af00      	add	r7, sp, #0
 800877c:	60f8      	str	r0, [r7, #12]
 800877e:	60b9      	str	r1, [r7, #8]
 8008780:	4613      	mov	r3, r2
 8008782:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008784:	2301      	movs	r3, #1
 8008786:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	789b      	ldrb	r3, [r3, #2]
 800878c:	2b01      	cmp	r3, #1
 800878e:	d002      	beq.n	8008796 <USBH_CtlReq+0x20>
 8008790:	2b02      	cmp	r3, #2
 8008792:	d00f      	beq.n	80087b4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008794:	e027      	b.n	80087e6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	68ba      	ldr	r2, [r7, #8]
 800879a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	88fa      	ldrh	r2, [r7, #6]
 80087a0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2201      	movs	r2, #1
 80087a6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2202      	movs	r2, #2
 80087ac:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80087ae:	2301      	movs	r3, #1
 80087b0:	75fb      	strb	r3, [r7, #23]
      break;
 80087b2:	e018      	b.n	80087e6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80087b4:	68f8      	ldr	r0, [r7, #12]
 80087b6:	f000 f81b 	bl	80087f0 <USBH_HandleControl>
 80087ba:	4603      	mov	r3, r0
 80087bc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80087be:	7dfb      	ldrb	r3, [r7, #23]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d002      	beq.n	80087ca <USBH_CtlReq+0x54>
 80087c4:	7dfb      	ldrb	r3, [r7, #23]
 80087c6:	2b03      	cmp	r3, #3
 80087c8:	d106      	bne.n	80087d8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2201      	movs	r2, #1
 80087ce:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2200      	movs	r2, #0
 80087d4:	761a      	strb	r2, [r3, #24]
      break;
 80087d6:	e005      	b.n	80087e4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80087d8:	7dfb      	ldrb	r3, [r7, #23]
 80087da:	2b02      	cmp	r3, #2
 80087dc:	d102      	bne.n	80087e4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2201      	movs	r2, #1
 80087e2:	709a      	strb	r2, [r3, #2]
      break;
 80087e4:	bf00      	nop
  }
  return status;
 80087e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3718      	adds	r7, #24
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b086      	sub	sp, #24
 80087f4:	af02      	add	r7, sp, #8
 80087f6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80087f8:	2301      	movs	r3, #1
 80087fa:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80087fc:	2300      	movs	r3, #0
 80087fe:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	7e1b      	ldrb	r3, [r3, #24]
 8008804:	3b01      	subs	r3, #1
 8008806:	2b0a      	cmp	r3, #10
 8008808:	f200 8156 	bhi.w	8008ab8 <USBH_HandleControl+0x2c8>
 800880c:	a201      	add	r2, pc, #4	@ (adr r2, 8008814 <USBH_HandleControl+0x24>)
 800880e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008812:	bf00      	nop
 8008814:	08008841 	.word	0x08008841
 8008818:	0800885b 	.word	0x0800885b
 800881c:	080088c5 	.word	0x080088c5
 8008820:	080088eb 	.word	0x080088eb
 8008824:	08008923 	.word	0x08008923
 8008828:	0800894d 	.word	0x0800894d
 800882c:	0800899f 	.word	0x0800899f
 8008830:	080089c1 	.word	0x080089c1
 8008834:	080089fd 	.word	0x080089fd
 8008838:	08008a23 	.word	0x08008a23
 800883c:	08008a61 	.word	0x08008a61
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f103 0110 	add.w	r1, r3, #16
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	795b      	ldrb	r3, [r3, #5]
 800884a:	461a      	mov	r2, r3
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f000 f943 	bl	8008ad8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2202      	movs	r2, #2
 8008856:	761a      	strb	r2, [r3, #24]
      break;
 8008858:	e139      	b.n	8008ace <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	795b      	ldrb	r3, [r3, #5]
 800885e:	4619      	mov	r1, r3
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f000 fcc5 	bl	80091f0 <USBH_LL_GetURBState>
 8008866:	4603      	mov	r3, r0
 8008868:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800886a:	7bbb      	ldrb	r3, [r7, #14]
 800886c:	2b01      	cmp	r3, #1
 800886e:	d11e      	bne.n	80088ae <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	7c1b      	ldrb	r3, [r3, #16]
 8008874:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008878:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	8adb      	ldrh	r3, [r3, #22]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d00a      	beq.n	8008898 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008882:	7b7b      	ldrb	r3, [r7, #13]
 8008884:	2b80      	cmp	r3, #128	@ 0x80
 8008886:	d103      	bne.n	8008890 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2203      	movs	r2, #3
 800888c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800888e:	e115      	b.n	8008abc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2205      	movs	r2, #5
 8008894:	761a      	strb	r2, [r3, #24]
      break;
 8008896:	e111      	b.n	8008abc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008898:	7b7b      	ldrb	r3, [r7, #13]
 800889a:	2b80      	cmp	r3, #128	@ 0x80
 800889c:	d103      	bne.n	80088a6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2209      	movs	r2, #9
 80088a2:	761a      	strb	r2, [r3, #24]
      break;
 80088a4:	e10a      	b.n	8008abc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2207      	movs	r2, #7
 80088aa:	761a      	strb	r2, [r3, #24]
      break;
 80088ac:	e106      	b.n	8008abc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80088ae:	7bbb      	ldrb	r3, [r7, #14]
 80088b0:	2b04      	cmp	r3, #4
 80088b2:	d003      	beq.n	80088bc <USBH_HandleControl+0xcc>
 80088b4:	7bbb      	ldrb	r3, [r7, #14]
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	f040 8100 	bne.w	8008abc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	220b      	movs	r2, #11
 80088c0:	761a      	strb	r2, [r3, #24]
      break;
 80088c2:	e0fb      	b.n	8008abc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80088ca:	b29a      	uxth	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6899      	ldr	r1, [r3, #8]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	899a      	ldrh	r2, [r3, #12]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	791b      	ldrb	r3, [r3, #4]
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 f93a 	bl	8008b56 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2204      	movs	r2, #4
 80088e6:	761a      	strb	r2, [r3, #24]
      break;
 80088e8:	e0f1      	b.n	8008ace <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	791b      	ldrb	r3, [r3, #4]
 80088ee:	4619      	mov	r1, r3
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f000 fc7d 	bl	80091f0 <USBH_LL_GetURBState>
 80088f6:	4603      	mov	r3, r0
 80088f8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80088fa:	7bbb      	ldrb	r3, [r7, #14]
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d102      	bne.n	8008906 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2209      	movs	r2, #9
 8008904:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008906:	7bbb      	ldrb	r3, [r7, #14]
 8008908:	2b05      	cmp	r3, #5
 800890a:	d102      	bne.n	8008912 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800890c:	2303      	movs	r3, #3
 800890e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008910:	e0d6      	b.n	8008ac0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8008912:	7bbb      	ldrb	r3, [r7, #14]
 8008914:	2b04      	cmp	r3, #4
 8008916:	f040 80d3 	bne.w	8008ac0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	220b      	movs	r2, #11
 800891e:	761a      	strb	r2, [r3, #24]
      break;
 8008920:	e0ce      	b.n	8008ac0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6899      	ldr	r1, [r3, #8]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	899a      	ldrh	r2, [r3, #12]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	795b      	ldrb	r3, [r3, #5]
 800892e:	2001      	movs	r0, #1
 8008930:	9000      	str	r0, [sp, #0]
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 f8ea 	bl	8008b0c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800893e:	b29a      	uxth	r2, r3
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2206      	movs	r2, #6
 8008948:	761a      	strb	r2, [r3, #24]
      break;
 800894a:	e0c0      	b.n	8008ace <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	795b      	ldrb	r3, [r3, #5]
 8008950:	4619      	mov	r1, r3
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 fc4c 	bl	80091f0 <USBH_LL_GetURBState>
 8008958:	4603      	mov	r3, r0
 800895a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800895c:	7bbb      	ldrb	r3, [r7, #14]
 800895e:	2b01      	cmp	r3, #1
 8008960:	d103      	bne.n	800896a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2207      	movs	r2, #7
 8008966:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008968:	e0ac      	b.n	8008ac4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800896a:	7bbb      	ldrb	r3, [r7, #14]
 800896c:	2b05      	cmp	r3, #5
 800896e:	d105      	bne.n	800897c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	220c      	movs	r2, #12
 8008974:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008976:	2303      	movs	r3, #3
 8008978:	73fb      	strb	r3, [r7, #15]
      break;
 800897a:	e0a3      	b.n	8008ac4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800897c:	7bbb      	ldrb	r3, [r7, #14]
 800897e:	2b02      	cmp	r3, #2
 8008980:	d103      	bne.n	800898a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2205      	movs	r2, #5
 8008986:	761a      	strb	r2, [r3, #24]
      break;
 8008988:	e09c      	b.n	8008ac4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800898a:	7bbb      	ldrb	r3, [r7, #14]
 800898c:	2b04      	cmp	r3, #4
 800898e:	f040 8099 	bne.w	8008ac4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	220b      	movs	r2, #11
 8008996:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008998:	2302      	movs	r3, #2
 800899a:	73fb      	strb	r3, [r7, #15]
      break;
 800899c:	e092      	b.n	8008ac4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	791b      	ldrb	r3, [r3, #4]
 80089a2:	2200      	movs	r2, #0
 80089a4:	2100      	movs	r1, #0
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 f8d5 	bl	8008b56 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80089b2:	b29a      	uxth	r2, r3
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2208      	movs	r2, #8
 80089bc:	761a      	strb	r2, [r3, #24]

      break;
 80089be:	e086      	b.n	8008ace <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	791b      	ldrb	r3, [r3, #4]
 80089c4:	4619      	mov	r1, r3
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 fc12 	bl	80091f0 <USBH_LL_GetURBState>
 80089cc:	4603      	mov	r3, r0
 80089ce:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80089d0:	7bbb      	ldrb	r3, [r7, #14]
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d105      	bne.n	80089e2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	220d      	movs	r2, #13
 80089da:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80089dc:	2300      	movs	r3, #0
 80089de:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80089e0:	e072      	b.n	8008ac8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80089e2:	7bbb      	ldrb	r3, [r7, #14]
 80089e4:	2b04      	cmp	r3, #4
 80089e6:	d103      	bne.n	80089f0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	220b      	movs	r2, #11
 80089ec:	761a      	strb	r2, [r3, #24]
      break;
 80089ee:	e06b      	b.n	8008ac8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 80089f0:	7bbb      	ldrb	r3, [r7, #14]
 80089f2:	2b05      	cmp	r3, #5
 80089f4:	d168      	bne.n	8008ac8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 80089f6:	2303      	movs	r3, #3
 80089f8:	73fb      	strb	r3, [r7, #15]
      break;
 80089fa:	e065      	b.n	8008ac8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	795b      	ldrb	r3, [r3, #5]
 8008a00:	2201      	movs	r2, #1
 8008a02:	9200      	str	r2, [sp, #0]
 8008a04:	2200      	movs	r2, #0
 8008a06:	2100      	movs	r1, #0
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 f87f 	bl	8008b0c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008a14:	b29a      	uxth	r2, r3
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	220a      	movs	r2, #10
 8008a1e:	761a      	strb	r2, [r3, #24]
      break;
 8008a20:	e055      	b.n	8008ace <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	795b      	ldrb	r3, [r3, #5]
 8008a26:	4619      	mov	r1, r3
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f000 fbe1 	bl	80091f0 <USBH_LL_GetURBState>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008a32:	7bbb      	ldrb	r3, [r7, #14]
 8008a34:	2b01      	cmp	r3, #1
 8008a36:	d105      	bne.n	8008a44 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	220d      	movs	r2, #13
 8008a40:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008a42:	e043      	b.n	8008acc <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008a44:	7bbb      	ldrb	r3, [r7, #14]
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d103      	bne.n	8008a52 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2209      	movs	r2, #9
 8008a4e:	761a      	strb	r2, [r3, #24]
      break;
 8008a50:	e03c      	b.n	8008acc <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8008a52:	7bbb      	ldrb	r3, [r7, #14]
 8008a54:	2b04      	cmp	r3, #4
 8008a56:	d139      	bne.n	8008acc <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	220b      	movs	r2, #11
 8008a5c:	761a      	strb	r2, [r3, #24]
      break;
 8008a5e:	e035      	b.n	8008acc <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	7e5b      	ldrb	r3, [r3, #25]
 8008a64:	3301      	adds	r3, #1
 8008a66:	b2da      	uxtb	r2, r3
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	765a      	strb	r2, [r3, #25]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	7e5b      	ldrb	r3, [r3, #25]
 8008a70:	2b02      	cmp	r3, #2
 8008a72:	d806      	bhi.n	8008a82 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2201      	movs	r2, #1
 8008a78:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2201      	movs	r2, #1
 8008a7e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008a80:	e025      	b.n	8008ace <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a88:	2106      	movs	r1, #6
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2200      	movs	r2, #0
 8008a92:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	795b      	ldrb	r3, [r3, #5]
 8008a98:	4619      	mov	r1, r3
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 f90c 	bl	8008cb8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	791b      	ldrb	r3, [r3, #4]
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 f906 	bl	8008cb8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008ab2:	2302      	movs	r3, #2
 8008ab4:	73fb      	strb	r3, [r7, #15]
      break;
 8008ab6:	e00a      	b.n	8008ace <USBH_HandleControl+0x2de>

    default:
      break;
 8008ab8:	bf00      	nop
 8008aba:	e008      	b.n	8008ace <USBH_HandleControl+0x2de>
      break;
 8008abc:	bf00      	nop
 8008abe:	e006      	b.n	8008ace <USBH_HandleControl+0x2de>
      break;
 8008ac0:	bf00      	nop
 8008ac2:	e004      	b.n	8008ace <USBH_HandleControl+0x2de>
      break;
 8008ac4:	bf00      	nop
 8008ac6:	e002      	b.n	8008ace <USBH_HandleControl+0x2de>
      break;
 8008ac8:	bf00      	nop
 8008aca:	e000      	b.n	8008ace <USBH_HandleControl+0x2de>
      break;
 8008acc:	bf00      	nop
  }

  return status;
 8008ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b088      	sub	sp, #32
 8008adc:	af04      	add	r7, sp, #16
 8008ade:	60f8      	str	r0, [r7, #12]
 8008ae0:	60b9      	str	r1, [r7, #8]
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008ae6:	79f9      	ldrb	r1, [r7, #7]
 8008ae8:	2300      	movs	r3, #0
 8008aea:	9303      	str	r3, [sp, #12]
 8008aec:	2308      	movs	r3, #8
 8008aee:	9302      	str	r3, [sp, #8]
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	9301      	str	r3, [sp, #4]
 8008af4:	2300      	movs	r3, #0
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	2300      	movs	r3, #0
 8008afa:	2200      	movs	r2, #0
 8008afc:	68f8      	ldr	r0, [r7, #12]
 8008afe:	f000 fb46 	bl	800918e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008b02:	2300      	movs	r3, #0
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3710      	adds	r7, #16
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b088      	sub	sp, #32
 8008b10:	af04      	add	r7, sp, #16
 8008b12:	60f8      	str	r0, [r7, #12]
 8008b14:	60b9      	str	r1, [r7, #8]
 8008b16:	4611      	mov	r1, r2
 8008b18:	461a      	mov	r2, r3
 8008b1a:	460b      	mov	r3, r1
 8008b1c:	80fb      	strh	r3, [r7, #6]
 8008b1e:	4613      	mov	r3, r2
 8008b20:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d001      	beq.n	8008b30 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008b30:	7979      	ldrb	r1, [r7, #5]
 8008b32:	7e3b      	ldrb	r3, [r7, #24]
 8008b34:	9303      	str	r3, [sp, #12]
 8008b36:	88fb      	ldrh	r3, [r7, #6]
 8008b38:	9302      	str	r3, [sp, #8]
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	9301      	str	r3, [sp, #4]
 8008b3e:	2301      	movs	r3, #1
 8008b40:	9300      	str	r3, [sp, #0]
 8008b42:	2300      	movs	r3, #0
 8008b44:	2200      	movs	r2, #0
 8008b46:	68f8      	ldr	r0, [r7, #12]
 8008b48:	f000 fb21 	bl	800918e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008b4c:	2300      	movs	r3, #0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008b56:	b580      	push	{r7, lr}
 8008b58:	b088      	sub	sp, #32
 8008b5a:	af04      	add	r7, sp, #16
 8008b5c:	60f8      	str	r0, [r7, #12]
 8008b5e:	60b9      	str	r1, [r7, #8]
 8008b60:	4611      	mov	r1, r2
 8008b62:	461a      	mov	r2, r3
 8008b64:	460b      	mov	r3, r1
 8008b66:	80fb      	strh	r3, [r7, #6]
 8008b68:	4613      	mov	r3, r2
 8008b6a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008b6c:	7979      	ldrb	r1, [r7, #5]
 8008b6e:	2300      	movs	r3, #0
 8008b70:	9303      	str	r3, [sp, #12]
 8008b72:	88fb      	ldrh	r3, [r7, #6]
 8008b74:	9302      	str	r3, [sp, #8]
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	9301      	str	r3, [sp, #4]
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	9300      	str	r3, [sp, #0]
 8008b7e:	2300      	movs	r3, #0
 8008b80:	2201      	movs	r2, #1
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f000 fb03 	bl	800918e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008b88:	2300      	movs	r3, #0

}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3710      	adds	r7, #16
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008b92:	b580      	push	{r7, lr}
 8008b94:	b088      	sub	sp, #32
 8008b96:	af04      	add	r7, sp, #16
 8008b98:	60f8      	str	r0, [r7, #12]
 8008b9a:	60b9      	str	r1, [r7, #8]
 8008b9c:	4611      	mov	r1, r2
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	80fb      	strh	r3, [r7, #6]
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d001      	beq.n	8008bb6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008bb6:	7979      	ldrb	r1, [r7, #5]
 8008bb8:	7e3b      	ldrb	r3, [r7, #24]
 8008bba:	9303      	str	r3, [sp, #12]
 8008bbc:	88fb      	ldrh	r3, [r7, #6]
 8008bbe:	9302      	str	r3, [sp, #8]
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	9301      	str	r3, [sp, #4]
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	9300      	str	r3, [sp, #0]
 8008bc8:	2302      	movs	r3, #2
 8008bca:	2200      	movs	r2, #0
 8008bcc:	68f8      	ldr	r0, [r7, #12]
 8008bce:	f000 fade 	bl	800918e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008bd2:	2300      	movs	r3, #0
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3710      	adds	r7, #16
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}

08008bdc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b088      	sub	sp, #32
 8008be0:	af04      	add	r7, sp, #16
 8008be2:	60f8      	str	r0, [r7, #12]
 8008be4:	60b9      	str	r1, [r7, #8]
 8008be6:	4611      	mov	r1, r2
 8008be8:	461a      	mov	r2, r3
 8008bea:	460b      	mov	r3, r1
 8008bec:	80fb      	strh	r3, [r7, #6]
 8008bee:	4613      	mov	r3, r2
 8008bf0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008bf2:	7979      	ldrb	r1, [r7, #5]
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	9303      	str	r3, [sp, #12]
 8008bf8:	88fb      	ldrh	r3, [r7, #6]
 8008bfa:	9302      	str	r3, [sp, #8]
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	9301      	str	r3, [sp, #4]
 8008c00:	2301      	movs	r3, #1
 8008c02:	9300      	str	r3, [sp, #0]
 8008c04:	2302      	movs	r3, #2
 8008c06:	2201      	movs	r2, #1
 8008c08:	68f8      	ldr	r0, [r7, #12]
 8008c0a:	f000 fac0 	bl	800918e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008c0e:	2300      	movs	r3, #0
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3710      	adds	r7, #16
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b086      	sub	sp, #24
 8008c1c:	af04      	add	r7, sp, #16
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	4608      	mov	r0, r1
 8008c22:	4611      	mov	r1, r2
 8008c24:	461a      	mov	r2, r3
 8008c26:	4603      	mov	r3, r0
 8008c28:	70fb      	strb	r3, [r7, #3]
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	70bb      	strb	r3, [r7, #2]
 8008c2e:	4613      	mov	r3, r2
 8008c30:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008c32:	7878      	ldrb	r0, [r7, #1]
 8008c34:	78ba      	ldrb	r2, [r7, #2]
 8008c36:	78f9      	ldrb	r1, [r7, #3]
 8008c38:	8b3b      	ldrh	r3, [r7, #24]
 8008c3a:	9302      	str	r3, [sp, #8]
 8008c3c:	7d3b      	ldrb	r3, [r7, #20]
 8008c3e:	9301      	str	r3, [sp, #4]
 8008c40:	7c3b      	ldrb	r3, [r7, #16]
 8008c42:	9300      	str	r3, [sp, #0]
 8008c44:	4603      	mov	r3, r0
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 fa53 	bl	80090f2 <USBH_LL_OpenPipe>

  return USBH_OK;
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3708      	adds	r7, #8
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}

08008c56 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008c56:	b580      	push	{r7, lr}
 8008c58:	b082      	sub	sp, #8
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
 8008c5e:	460b      	mov	r3, r1
 8008c60:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008c62:	78fb      	ldrb	r3, [r7, #3]
 8008c64:	4619      	mov	r1, r3
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 fa72 	bl	8009150 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008c6c:	2300      	movs	r3, #0
}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	3708      	adds	r7, #8
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}

08008c76 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b084      	sub	sp, #16
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
 8008c7e:	460b      	mov	r3, r1
 8008c80:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f836 	bl	8008cf4 <USBH_GetFreePipe>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008c8c:	89fb      	ldrh	r3, [r7, #14]
 8008c8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d00a      	beq.n	8008cac <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008c96:	78fa      	ldrb	r2, [r7, #3]
 8008c98:	89fb      	ldrh	r3, [r7, #14]
 8008c9a:	f003 030f 	and.w	r3, r3, #15
 8008c9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008ca2:	6879      	ldr	r1, [r7, #4]
 8008ca4:	33e0      	adds	r3, #224	@ 0xe0
 8008ca6:	009b      	lsls	r3, r3, #2
 8008ca8:	440b      	add	r3, r1
 8008caa:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008cac:	89fb      	ldrh	r3, [r7, #14]
 8008cae:	b2db      	uxtb	r3, r3
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3710      	adds	r7, #16
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b083      	sub	sp, #12
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008cc4:	78fb      	ldrb	r3, [r7, #3]
 8008cc6:	2b0f      	cmp	r3, #15
 8008cc8:	d80d      	bhi.n	8008ce6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008cca:	78fb      	ldrb	r3, [r7, #3]
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	33e0      	adds	r3, #224	@ 0xe0
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	4413      	add	r3, r2
 8008cd4:	685a      	ldr	r2, [r3, #4]
 8008cd6:	78fb      	ldrb	r3, [r7, #3]
 8008cd8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008cdc:	6879      	ldr	r1, [r7, #4]
 8008cde:	33e0      	adds	r3, #224	@ 0xe0
 8008ce0:	009b      	lsls	r3, r3, #2
 8008ce2:	440b      	add	r3, r1
 8008ce4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008ce6:	2300      	movs	r3, #0
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	370c      	adds	r7, #12
 8008cec:	46bd      	mov	sp, r7
 8008cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf2:	4770      	bx	lr

08008cf4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b085      	sub	sp, #20
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008d00:	2300      	movs	r3, #0
 8008d02:	73fb      	strb	r3, [r7, #15]
 8008d04:	e00f      	b.n	8008d26 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008d06:	7bfb      	ldrb	r3, [r7, #15]
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	33e0      	adds	r3, #224	@ 0xe0
 8008d0c:	009b      	lsls	r3, r3, #2
 8008d0e:	4413      	add	r3, r2
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d102      	bne.n	8008d20 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008d1a:	7bfb      	ldrb	r3, [r7, #15]
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	e007      	b.n	8008d30 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008d20:	7bfb      	ldrb	r3, [r7, #15]
 8008d22:	3301      	adds	r3, #1
 8008d24:	73fb      	strb	r3, [r7, #15]
 8008d26:	7bfb      	ldrb	r3, [r7, #15]
 8008d28:	2b0f      	cmp	r3, #15
 8008d2a:	d9ec      	bls.n	8008d06 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008d2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3714      	adds	r7, #20
 8008d34:	46bd      	mov	sp, r7
 8008d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3a:	4770      	bx	lr

08008d3c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008d40:	2201      	movs	r2, #1
 8008d42:	490e      	ldr	r1, [pc, #56]	@ (8008d7c <MX_USB_HOST_Init+0x40>)
 8008d44:	480e      	ldr	r0, [pc, #56]	@ (8008d80 <MX_USB_HOST_Init+0x44>)
 8008d46:	f7fe fb15 	bl	8007374 <USBH_Init>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d001      	beq.n	8008d54 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008d50:	f7f7 fe46 	bl	80009e0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008d54:	490b      	ldr	r1, [pc, #44]	@ (8008d84 <MX_USB_HOST_Init+0x48>)
 8008d56:	480a      	ldr	r0, [pc, #40]	@ (8008d80 <MX_USB_HOST_Init+0x44>)
 8008d58:	f7fe fbb9 	bl	80074ce <USBH_RegisterClass>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d001      	beq.n	8008d66 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008d62:	f7f7 fe3d 	bl	80009e0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008d66:	4806      	ldr	r0, [pc, #24]	@ (8008d80 <MX_USB_HOST_Init+0x44>)
 8008d68:	f7fe fc3d 	bl	80075e6 <USBH_Start>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d001      	beq.n	8008d76 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008d72:	f7f7 fe35 	bl	80009e0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008d76:	bf00      	nop
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	bf00      	nop
 8008d7c:	08008d9d 	.word	0x08008d9d
 8008d80:	200001dc 	.word	0x200001dc
 8008d84:	2000000c 	.word	0x2000000c

08008d88 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008d8c:	4802      	ldr	r0, [pc, #8]	@ (8008d98 <MX_USB_HOST_Process+0x10>)
 8008d8e:	f7fe fc3b 	bl	8007608 <USBH_Process>
}
 8008d92:	bf00      	nop
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	200001dc 	.word	0x200001dc

08008d9c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	460b      	mov	r3, r1
 8008da6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008da8:	78fb      	ldrb	r3, [r7, #3]
 8008daa:	3b01      	subs	r3, #1
 8008dac:	2b04      	cmp	r3, #4
 8008dae:	d819      	bhi.n	8008de4 <USBH_UserProcess+0x48>
 8008db0:	a201      	add	r2, pc, #4	@ (adr r2, 8008db8 <USBH_UserProcess+0x1c>)
 8008db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db6:	bf00      	nop
 8008db8:	08008de5 	.word	0x08008de5
 8008dbc:	08008dd5 	.word	0x08008dd5
 8008dc0:	08008de5 	.word	0x08008de5
 8008dc4:	08008ddd 	.word	0x08008ddd
 8008dc8:	08008dcd 	.word	0x08008dcd
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008dcc:	4b09      	ldr	r3, [pc, #36]	@ (8008df4 <USBH_UserProcess+0x58>)
 8008dce:	2203      	movs	r2, #3
 8008dd0:	701a      	strb	r2, [r3, #0]
  break;
 8008dd2:	e008      	b.n	8008de6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008dd4:	4b07      	ldr	r3, [pc, #28]	@ (8008df4 <USBH_UserProcess+0x58>)
 8008dd6:	2202      	movs	r2, #2
 8008dd8:	701a      	strb	r2, [r3, #0]
  break;
 8008dda:	e004      	b.n	8008de6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008ddc:	4b05      	ldr	r3, [pc, #20]	@ (8008df4 <USBH_UserProcess+0x58>)
 8008dde:	2201      	movs	r2, #1
 8008de0:	701a      	strb	r2, [r3, #0]
  break;
 8008de2:	e000      	b.n	8008de6 <USBH_UserProcess+0x4a>

  default:
  break;
 8008de4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008de6:	bf00      	nop
 8008de8:	370c      	adds	r7, #12
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr
 8008df2:	bf00      	nop
 8008df4:	200005b4 	.word	0x200005b4

08008df8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b08a      	sub	sp, #40	@ 0x28
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e00:	f107 0314 	add.w	r3, r7, #20
 8008e04:	2200      	movs	r2, #0
 8008e06:	601a      	str	r2, [r3, #0]
 8008e08:	605a      	str	r2, [r3, #4]
 8008e0a:	609a      	str	r2, [r3, #8]
 8008e0c:	60da      	str	r2, [r3, #12]
 8008e0e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e18:	d147      	bne.n	8008eaa <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	613b      	str	r3, [r7, #16]
 8008e1e:	4b25      	ldr	r3, [pc, #148]	@ (8008eb4 <HAL_HCD_MspInit+0xbc>)
 8008e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e22:	4a24      	ldr	r2, [pc, #144]	@ (8008eb4 <HAL_HCD_MspInit+0xbc>)
 8008e24:	f043 0301 	orr.w	r3, r3, #1
 8008e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8008e2a:	4b22      	ldr	r3, [pc, #136]	@ (8008eb4 <HAL_HCD_MspInit+0xbc>)
 8008e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e2e:	f003 0301 	and.w	r3, r3, #1
 8008e32:	613b      	str	r3, [r7, #16]
 8008e34:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008e36:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008e3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e40:	2300      	movs	r3, #0
 8008e42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008e44:	f107 0314 	add.w	r3, r7, #20
 8008e48:	4619      	mov	r1, r3
 8008e4a:	481b      	ldr	r0, [pc, #108]	@ (8008eb8 <HAL_HCD_MspInit+0xc0>)
 8008e4c:	f7f8 f9b8 	bl	80011c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008e50:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8008e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e56:	2302      	movs	r3, #2
 8008e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008e62:	230a      	movs	r3, #10
 8008e64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008e66:	f107 0314 	add.w	r3, r7, #20
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	4812      	ldr	r0, [pc, #72]	@ (8008eb8 <HAL_HCD_MspInit+0xc0>)
 8008e6e:	f7f8 f9a7 	bl	80011c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008e72:	4b10      	ldr	r3, [pc, #64]	@ (8008eb4 <HAL_HCD_MspInit+0xbc>)
 8008e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e76:	4a0f      	ldr	r2, [pc, #60]	@ (8008eb4 <HAL_HCD_MspInit+0xbc>)
 8008e78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e7c:	6353      	str	r3, [r2, #52]	@ 0x34
 8008e7e:	2300      	movs	r3, #0
 8008e80:	60fb      	str	r3, [r7, #12]
 8008e82:	4b0c      	ldr	r3, [pc, #48]	@ (8008eb4 <HAL_HCD_MspInit+0xbc>)
 8008e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e86:	4a0b      	ldr	r2, [pc, #44]	@ (8008eb4 <HAL_HCD_MspInit+0xbc>)
 8008e88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008e8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8008e8e:	4b09      	ldr	r3, [pc, #36]	@ (8008eb4 <HAL_HCD_MspInit+0xbc>)
 8008e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e96:	60fb      	str	r3, [r7, #12]
 8008e98:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	2100      	movs	r1, #0
 8008e9e:	2043      	movs	r0, #67	@ 0x43
 8008ea0:	f7f8 f957 	bl	8001152 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008ea4:	2043      	movs	r0, #67	@ 0x43
 8008ea6:	f7f8 f970 	bl	800118a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008eaa:	bf00      	nop
 8008eac:	3728      	adds	r7, #40	@ 0x28
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}
 8008eb2:	bf00      	nop
 8008eb4:	40023800 	.word	0x40023800
 8008eb8:	40020000 	.word	0x40020000

08008ebc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7fe ff73 	bl	8007db6 <USBH_LL_IncTimer>
}
 8008ed0:	bf00      	nop
 8008ed2:	3708      	adds	r7, #8
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b082      	sub	sp, #8
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7fe ffab 	bl	8007e42 <USBH_LL_Connect>
}
 8008eec:	bf00      	nop
 8008eee:	3708      	adds	r7, #8
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7fe ffb4 	bl	8007e70 <USBH_LL_Disconnect>
}
 8008f08:	bf00      	nop
 8008f0a:	3708      	adds	r7, #8
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bd80      	pop	{r7, pc}

08008f10 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b083      	sub	sp, #12
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
 8008f18:	460b      	mov	r3, r1
 8008f1a:	70fb      	strb	r3, [r7, #3]
 8008f1c:	4613      	mov	r3, r2
 8008f1e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008f20:	bf00      	nop
 8008f22:	370c      	adds	r7, #12
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b082      	sub	sp, #8
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f7fe ff65 	bl	8007e0a <USBH_LL_PortEnabled>
}
 8008f40:	bf00      	nop
 8008f42:	3708      	adds	r7, #8
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008f56:	4618      	mov	r0, r3
 8008f58:	f7fe ff65 	bl	8007e26 <USBH_LL_PortDisabled>
}
 8008f5c:	bf00      	nop
 8008f5e:	3708      	adds	r7, #8
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	d12a      	bne.n	8008fcc <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008f76:	4a18      	ldr	r2, [pc, #96]	@ (8008fd8 <USBH_LL_Init+0x74>)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4a15      	ldr	r2, [pc, #84]	@ (8008fd8 <USBH_LL_Init+0x74>)
 8008f82:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008f86:	4b14      	ldr	r3, [pc, #80]	@ (8008fd8 <USBH_LL_Init+0x74>)
 8008f88:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008f8c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008f8e:	4b12      	ldr	r3, [pc, #72]	@ (8008fd8 <USBH_LL_Init+0x74>)
 8008f90:	2208      	movs	r2, #8
 8008f92:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008f94:	4b10      	ldr	r3, [pc, #64]	@ (8008fd8 <USBH_LL_Init+0x74>)
 8008f96:	2201      	movs	r2, #1
 8008f98:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8008fd8 <USBH_LL_Init+0x74>)
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8008fd8 <USBH_LL_Init+0x74>)
 8008fa2:	2202      	movs	r2, #2
 8008fa4:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8008fd8 <USBH_LL_Init+0x74>)
 8008fa8:	2200      	movs	r2, #0
 8008faa:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008fac:	480a      	ldr	r0, [pc, #40]	@ (8008fd8 <USBH_LL_Init+0x74>)
 8008fae:	f7f8 fafa 	bl	80015a6 <HAL_HCD_Init>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d001      	beq.n	8008fbc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008fb8:	f7f7 fd12 	bl	80009e0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008fbc:	4806      	ldr	r0, [pc, #24]	@ (8008fd8 <USBH_LL_Init+0x74>)
 8008fbe:	f7f8 ff5b 	bl	8001e78 <HAL_HCD_GetCurrentFrame>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f7fe fee6 	bl	8007d98 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008fcc:	2300      	movs	r3, #0
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	3708      	adds	r7, #8
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop
 8008fd8:	200005b8 	.word	0x200005b8

08008fdc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b084      	sub	sp, #16
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f7f8 fec8 	bl	8001d88 <HAL_HCD_Start>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008ffc:	7bfb      	ldrb	r3, [r7, #15]
 8008ffe:	4618      	mov	r0, r3
 8009000:	f000 f95e 	bl	80092c0 <USBH_Get_USB_Status>
 8009004:	4603      	mov	r3, r0
 8009006:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009008:	7bbb      	ldrb	r3, [r7, #14]
}
 800900a:	4618      	mov	r0, r3
 800900c:	3710      	adds	r7, #16
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}

08009012 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009012:	b580      	push	{r7, lr}
 8009014:	b084      	sub	sp, #16
 8009016:	af00      	add	r7, sp, #0
 8009018:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800901a:	2300      	movs	r3, #0
 800901c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800901e:	2300      	movs	r3, #0
 8009020:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009028:	4618      	mov	r0, r3
 800902a:	f7f8 fed0 	bl	8001dce <HAL_HCD_Stop>
 800902e:	4603      	mov	r3, r0
 8009030:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009032:	7bfb      	ldrb	r3, [r7, #15]
 8009034:	4618      	mov	r0, r3
 8009036:	f000 f943 	bl	80092c0 <USBH_Get_USB_Status>
 800903a:	4603      	mov	r3, r0
 800903c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800903e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009040:	4618      	mov	r0, r3
 8009042:	3710      	adds	r7, #16
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009050:	2301      	movs	r3, #1
 8009052:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800905a:	4618      	mov	r0, r3
 800905c:	f7f8 ff1a 	bl	8001e94 <HAL_HCD_GetCurrentSpeed>
 8009060:	4603      	mov	r3, r0
 8009062:	2b02      	cmp	r3, #2
 8009064:	d00c      	beq.n	8009080 <USBH_LL_GetSpeed+0x38>
 8009066:	2b02      	cmp	r3, #2
 8009068:	d80d      	bhi.n	8009086 <USBH_LL_GetSpeed+0x3e>
 800906a:	2b00      	cmp	r3, #0
 800906c:	d002      	beq.n	8009074 <USBH_LL_GetSpeed+0x2c>
 800906e:	2b01      	cmp	r3, #1
 8009070:	d003      	beq.n	800907a <USBH_LL_GetSpeed+0x32>
 8009072:	e008      	b.n	8009086 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8009074:	2300      	movs	r3, #0
 8009076:	73fb      	strb	r3, [r7, #15]
    break;
 8009078:	e008      	b.n	800908c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800907a:	2301      	movs	r3, #1
 800907c:	73fb      	strb	r3, [r7, #15]
    break;
 800907e:	e005      	b.n	800908c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009080:	2302      	movs	r3, #2
 8009082:	73fb      	strb	r3, [r7, #15]
    break;
 8009084:	e002      	b.n	800908c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8009086:	2301      	movs	r3, #1
 8009088:	73fb      	strb	r3, [r7, #15]
    break;
 800908a:	bf00      	nop
  }
  return  speed;
 800908c:	7bfb      	ldrb	r3, [r7, #15]
}
 800908e:	4618      	mov	r0, r3
 8009090:	3710      	adds	r7, #16
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}

08009096 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8009096:	b580      	push	{r7, lr}
 8009098:	b084      	sub	sp, #16
 800909a:	af00      	add	r7, sp, #0
 800909c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800909e:	2300      	movs	r3, #0
 80090a0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80090a2:	2300      	movs	r3, #0
 80090a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80090ac:	4618      	mov	r0, r3
 80090ae:	f7f8 feab 	bl	8001e08 <HAL_HCD_ResetPort>
 80090b2:	4603      	mov	r3, r0
 80090b4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80090b6:	7bfb      	ldrb	r3, [r7, #15]
 80090b8:	4618      	mov	r0, r3
 80090ba:	f000 f901 	bl	80092c0 <USBH_Get_USB_Status>
 80090be:	4603      	mov	r3, r0
 80090c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3710      	adds	r7, #16
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b082      	sub	sp, #8
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	460b      	mov	r3, r1
 80090d6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80090de:	78fa      	ldrb	r2, [r7, #3]
 80090e0:	4611      	mov	r1, r2
 80090e2:	4618      	mov	r0, r3
 80090e4:	f7f8 feb3 	bl	8001e4e <HAL_HCD_HC_GetXferCount>
 80090e8:	4603      	mov	r3, r0
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3708      	adds	r7, #8
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}

080090f2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80090f2:	b590      	push	{r4, r7, lr}
 80090f4:	b089      	sub	sp, #36	@ 0x24
 80090f6:	af04      	add	r7, sp, #16
 80090f8:	6078      	str	r0, [r7, #4]
 80090fa:	4608      	mov	r0, r1
 80090fc:	4611      	mov	r1, r2
 80090fe:	461a      	mov	r2, r3
 8009100:	4603      	mov	r3, r0
 8009102:	70fb      	strb	r3, [r7, #3]
 8009104:	460b      	mov	r3, r1
 8009106:	70bb      	strb	r3, [r7, #2]
 8009108:	4613      	mov	r3, r2
 800910a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800910c:	2300      	movs	r3, #0
 800910e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009110:	2300      	movs	r3, #0
 8009112:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800911a:	787c      	ldrb	r4, [r7, #1]
 800911c:	78ba      	ldrb	r2, [r7, #2]
 800911e:	78f9      	ldrb	r1, [r7, #3]
 8009120:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009122:	9302      	str	r3, [sp, #8]
 8009124:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009128:	9301      	str	r3, [sp, #4]
 800912a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800912e:	9300      	str	r3, [sp, #0]
 8009130:	4623      	mov	r3, r4
 8009132:	f7f8 fa9f 	bl	8001674 <HAL_HCD_HC_Init>
 8009136:	4603      	mov	r3, r0
 8009138:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800913a:	7bfb      	ldrb	r3, [r7, #15]
 800913c:	4618      	mov	r0, r3
 800913e:	f000 f8bf 	bl	80092c0 <USBH_Get_USB_Status>
 8009142:	4603      	mov	r3, r0
 8009144:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009146:	7bbb      	ldrb	r3, [r7, #14]
}
 8009148:	4618      	mov	r0, r3
 800914a:	3714      	adds	r7, #20
 800914c:	46bd      	mov	sp, r7
 800914e:	bd90      	pop	{r4, r7, pc}

08009150 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b084      	sub	sp, #16
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	460b      	mov	r3, r1
 800915a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800915c:	2300      	movs	r3, #0
 800915e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009160:	2300      	movs	r3, #0
 8009162:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800916a:	78fa      	ldrb	r2, [r7, #3]
 800916c:	4611      	mov	r1, r2
 800916e:	4618      	mov	r0, r3
 8009170:	f7f8 fb38 	bl	80017e4 <HAL_HCD_HC_Halt>
 8009174:	4603      	mov	r3, r0
 8009176:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009178:	7bfb      	ldrb	r3, [r7, #15]
 800917a:	4618      	mov	r0, r3
 800917c:	f000 f8a0 	bl	80092c0 <USBH_Get_USB_Status>
 8009180:	4603      	mov	r3, r0
 8009182:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009184:	7bbb      	ldrb	r3, [r7, #14]
}
 8009186:	4618      	mov	r0, r3
 8009188:	3710      	adds	r7, #16
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800918e:	b590      	push	{r4, r7, lr}
 8009190:	b089      	sub	sp, #36	@ 0x24
 8009192:	af04      	add	r7, sp, #16
 8009194:	6078      	str	r0, [r7, #4]
 8009196:	4608      	mov	r0, r1
 8009198:	4611      	mov	r1, r2
 800919a:	461a      	mov	r2, r3
 800919c:	4603      	mov	r3, r0
 800919e:	70fb      	strb	r3, [r7, #3]
 80091a0:	460b      	mov	r3, r1
 80091a2:	70bb      	strb	r3, [r7, #2]
 80091a4:	4613      	mov	r3, r2
 80091a6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091a8:	2300      	movs	r3, #0
 80091aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80091ac:	2300      	movs	r3, #0
 80091ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80091b6:	787c      	ldrb	r4, [r7, #1]
 80091b8:	78ba      	ldrb	r2, [r7, #2]
 80091ba:	78f9      	ldrb	r1, [r7, #3]
 80091bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80091c0:	9303      	str	r3, [sp, #12]
 80091c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80091c4:	9302      	str	r3, [sp, #8]
 80091c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c8:	9301      	str	r3, [sp, #4]
 80091ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80091ce:	9300      	str	r3, [sp, #0]
 80091d0:	4623      	mov	r3, r4
 80091d2:	f7f8 fb2b 	bl	800182c <HAL_HCD_HC_SubmitRequest>
 80091d6:	4603      	mov	r3, r0
 80091d8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80091da:	7bfb      	ldrb	r3, [r7, #15]
 80091dc:	4618      	mov	r0, r3
 80091de:	f000 f86f 	bl	80092c0 <USBH_Get_USB_Status>
 80091e2:	4603      	mov	r3, r0
 80091e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80091e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3714      	adds	r7, #20
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd90      	pop	{r4, r7, pc}

080091f0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	460b      	mov	r3, r1
 80091fa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009202:	78fa      	ldrb	r2, [r7, #3]
 8009204:	4611      	mov	r1, r2
 8009206:	4618      	mov	r0, r3
 8009208:	f7f8 fe0c 	bl	8001e24 <HAL_HCD_HC_GetURBState>
 800920c:	4603      	mov	r3, r0
}
 800920e:	4618      	mov	r0, r3
 8009210:	3708      	adds	r7, #8
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}

08009216 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009216:	b580      	push	{r7, lr}
 8009218:	b082      	sub	sp, #8
 800921a:	af00      	add	r7, sp, #0
 800921c:	6078      	str	r0, [r7, #4]
 800921e:	460b      	mov	r3, r1
 8009220:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009228:	2b01      	cmp	r3, #1
 800922a:	d103      	bne.n	8009234 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800922c:	78fb      	ldrb	r3, [r7, #3]
 800922e:	4618      	mov	r0, r3
 8009230:	f000 f872 	bl	8009318 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009234:	20c8      	movs	r0, #200	@ 0xc8
 8009236:	f7f7 fe8d 	bl	8000f54 <HAL_Delay>
  return USBH_OK;
 800923a:	2300      	movs	r3, #0
}
 800923c:	4618      	mov	r0, r3
 800923e:	3708      	adds	r7, #8
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}

08009244 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009244:	b480      	push	{r7}
 8009246:	b085      	sub	sp, #20
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
 800924c:	460b      	mov	r3, r1
 800924e:	70fb      	strb	r3, [r7, #3]
 8009250:	4613      	mov	r3, r2
 8009252:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800925a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800925c:	78fa      	ldrb	r2, [r7, #3]
 800925e:	68f9      	ldr	r1, [r7, #12]
 8009260:	4613      	mov	r3, r2
 8009262:	011b      	lsls	r3, r3, #4
 8009264:	1a9b      	subs	r3, r3, r2
 8009266:	009b      	lsls	r3, r3, #2
 8009268:	440b      	add	r3, r1
 800926a:	3317      	adds	r3, #23
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d00a      	beq.n	8009288 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009272:	78fa      	ldrb	r2, [r7, #3]
 8009274:	68f9      	ldr	r1, [r7, #12]
 8009276:	4613      	mov	r3, r2
 8009278:	011b      	lsls	r3, r3, #4
 800927a:	1a9b      	subs	r3, r3, r2
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	440b      	add	r3, r1
 8009280:	333c      	adds	r3, #60	@ 0x3c
 8009282:	78ba      	ldrb	r2, [r7, #2]
 8009284:	701a      	strb	r2, [r3, #0]
 8009286:	e009      	b.n	800929c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009288:	78fa      	ldrb	r2, [r7, #3]
 800928a:	68f9      	ldr	r1, [r7, #12]
 800928c:	4613      	mov	r3, r2
 800928e:	011b      	lsls	r3, r3, #4
 8009290:	1a9b      	subs	r3, r3, r2
 8009292:	009b      	lsls	r3, r3, #2
 8009294:	440b      	add	r3, r1
 8009296:	333d      	adds	r3, #61	@ 0x3d
 8009298:	78ba      	ldrb	r2, [r7, #2]
 800929a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800929c:	2300      	movs	r3, #0
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3714      	adds	r7, #20
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr

080092aa <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80092aa:	b580      	push	{r7, lr}
 80092ac:	b082      	sub	sp, #8
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f7f7 fe4e 	bl	8000f54 <HAL_Delay>
}
 80092b8:	bf00      	nop
 80092ba:	3708      	adds	r7, #8
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}

080092c0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80092c0:	b480      	push	{r7}
 80092c2:	b085      	sub	sp, #20
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	4603      	mov	r3, r0
 80092c8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80092ca:	2300      	movs	r3, #0
 80092cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80092ce:	79fb      	ldrb	r3, [r7, #7]
 80092d0:	2b03      	cmp	r3, #3
 80092d2:	d817      	bhi.n	8009304 <USBH_Get_USB_Status+0x44>
 80092d4:	a201      	add	r2, pc, #4	@ (adr r2, 80092dc <USBH_Get_USB_Status+0x1c>)
 80092d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092da:	bf00      	nop
 80092dc:	080092ed 	.word	0x080092ed
 80092e0:	080092f3 	.word	0x080092f3
 80092e4:	080092f9 	.word	0x080092f9
 80092e8:	080092ff 	.word	0x080092ff
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80092ec:	2300      	movs	r3, #0
 80092ee:	73fb      	strb	r3, [r7, #15]
    break;
 80092f0:	e00b      	b.n	800930a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80092f2:	2302      	movs	r3, #2
 80092f4:	73fb      	strb	r3, [r7, #15]
    break;
 80092f6:	e008      	b.n	800930a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80092f8:	2301      	movs	r3, #1
 80092fa:	73fb      	strb	r3, [r7, #15]
    break;
 80092fc:	e005      	b.n	800930a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80092fe:	2302      	movs	r3, #2
 8009300:	73fb      	strb	r3, [r7, #15]
    break;
 8009302:	e002      	b.n	800930a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009304:	2302      	movs	r3, #2
 8009306:	73fb      	strb	r3, [r7, #15]
    break;
 8009308:	bf00      	nop
  }
  return usb_status;
 800930a:	7bfb      	ldrb	r3, [r7, #15]
}
 800930c:	4618      	mov	r0, r3
 800930e:	3714      	adds	r7, #20
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b084      	sub	sp, #16
 800931c:	af00      	add	r7, sp, #0
 800931e:	4603      	mov	r3, r0
 8009320:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009322:	79fb      	ldrb	r3, [r7, #7]
 8009324:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009326:	79fb      	ldrb	r3, [r7, #7]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d102      	bne.n	8009332 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800932c:	2300      	movs	r3, #0
 800932e:	73fb      	strb	r3, [r7, #15]
 8009330:	e001      	b.n	8009336 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009332:	2301      	movs	r3, #1
 8009334:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009336:	7bfb      	ldrb	r3, [r7, #15]
 8009338:	461a      	mov	r2, r3
 800933a:	2101      	movs	r1, #1
 800933c:	4803      	ldr	r0, [pc, #12]	@ (800934c <MX_DriverVbusFS+0x34>)
 800933e:	f7f8 f8db 	bl	80014f8 <HAL_GPIO_WritePin>
}
 8009342:	bf00      	nop
 8009344:	3710      	adds	r7, #16
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}
 800934a:	bf00      	nop
 800934c:	40020800 	.word	0x40020800

08009350 <malloc>:
 8009350:	4b02      	ldr	r3, [pc, #8]	@ (800935c <malloc+0xc>)
 8009352:	4601      	mov	r1, r0
 8009354:	6818      	ldr	r0, [r3, #0]
 8009356:	f000 b82d 	b.w	80093b4 <_malloc_r>
 800935a:	bf00      	nop
 800935c:	2000002c 	.word	0x2000002c

08009360 <free>:
 8009360:	4b02      	ldr	r3, [pc, #8]	@ (800936c <free+0xc>)
 8009362:	4601      	mov	r1, r0
 8009364:	6818      	ldr	r0, [r3, #0]
 8009366:	f000 b8f5 	b.w	8009554 <_free_r>
 800936a:	bf00      	nop
 800936c:	2000002c 	.word	0x2000002c

08009370 <sbrk_aligned>:
 8009370:	b570      	push	{r4, r5, r6, lr}
 8009372:	4e0f      	ldr	r6, [pc, #60]	@ (80093b0 <sbrk_aligned+0x40>)
 8009374:	460c      	mov	r4, r1
 8009376:	6831      	ldr	r1, [r6, #0]
 8009378:	4605      	mov	r5, r0
 800937a:	b911      	cbnz	r1, 8009382 <sbrk_aligned+0x12>
 800937c:	f000 f8ae 	bl	80094dc <_sbrk_r>
 8009380:	6030      	str	r0, [r6, #0]
 8009382:	4621      	mov	r1, r4
 8009384:	4628      	mov	r0, r5
 8009386:	f000 f8a9 	bl	80094dc <_sbrk_r>
 800938a:	1c43      	adds	r3, r0, #1
 800938c:	d103      	bne.n	8009396 <sbrk_aligned+0x26>
 800938e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009392:	4620      	mov	r0, r4
 8009394:	bd70      	pop	{r4, r5, r6, pc}
 8009396:	1cc4      	adds	r4, r0, #3
 8009398:	f024 0403 	bic.w	r4, r4, #3
 800939c:	42a0      	cmp	r0, r4
 800939e:	d0f8      	beq.n	8009392 <sbrk_aligned+0x22>
 80093a0:	1a21      	subs	r1, r4, r0
 80093a2:	4628      	mov	r0, r5
 80093a4:	f000 f89a 	bl	80094dc <_sbrk_r>
 80093a8:	3001      	adds	r0, #1
 80093aa:	d1f2      	bne.n	8009392 <sbrk_aligned+0x22>
 80093ac:	e7ef      	b.n	800938e <sbrk_aligned+0x1e>
 80093ae:	bf00      	nop
 80093b0:	20000998 	.word	0x20000998

080093b4 <_malloc_r>:
 80093b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093b8:	1ccd      	adds	r5, r1, #3
 80093ba:	f025 0503 	bic.w	r5, r5, #3
 80093be:	3508      	adds	r5, #8
 80093c0:	2d0c      	cmp	r5, #12
 80093c2:	bf38      	it	cc
 80093c4:	250c      	movcc	r5, #12
 80093c6:	2d00      	cmp	r5, #0
 80093c8:	4606      	mov	r6, r0
 80093ca:	db01      	blt.n	80093d0 <_malloc_r+0x1c>
 80093cc:	42a9      	cmp	r1, r5
 80093ce:	d904      	bls.n	80093da <_malloc_r+0x26>
 80093d0:	230c      	movs	r3, #12
 80093d2:	6033      	str	r3, [r6, #0]
 80093d4:	2000      	movs	r0, #0
 80093d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80094b0 <_malloc_r+0xfc>
 80093de:	f000 f869 	bl	80094b4 <__malloc_lock>
 80093e2:	f8d8 3000 	ldr.w	r3, [r8]
 80093e6:	461c      	mov	r4, r3
 80093e8:	bb44      	cbnz	r4, 800943c <_malloc_r+0x88>
 80093ea:	4629      	mov	r1, r5
 80093ec:	4630      	mov	r0, r6
 80093ee:	f7ff ffbf 	bl	8009370 <sbrk_aligned>
 80093f2:	1c43      	adds	r3, r0, #1
 80093f4:	4604      	mov	r4, r0
 80093f6:	d158      	bne.n	80094aa <_malloc_r+0xf6>
 80093f8:	f8d8 4000 	ldr.w	r4, [r8]
 80093fc:	4627      	mov	r7, r4
 80093fe:	2f00      	cmp	r7, #0
 8009400:	d143      	bne.n	800948a <_malloc_r+0xd6>
 8009402:	2c00      	cmp	r4, #0
 8009404:	d04b      	beq.n	800949e <_malloc_r+0xea>
 8009406:	6823      	ldr	r3, [r4, #0]
 8009408:	4639      	mov	r1, r7
 800940a:	4630      	mov	r0, r6
 800940c:	eb04 0903 	add.w	r9, r4, r3
 8009410:	f000 f864 	bl	80094dc <_sbrk_r>
 8009414:	4581      	cmp	r9, r0
 8009416:	d142      	bne.n	800949e <_malloc_r+0xea>
 8009418:	6821      	ldr	r1, [r4, #0]
 800941a:	1a6d      	subs	r5, r5, r1
 800941c:	4629      	mov	r1, r5
 800941e:	4630      	mov	r0, r6
 8009420:	f7ff ffa6 	bl	8009370 <sbrk_aligned>
 8009424:	3001      	adds	r0, #1
 8009426:	d03a      	beq.n	800949e <_malloc_r+0xea>
 8009428:	6823      	ldr	r3, [r4, #0]
 800942a:	442b      	add	r3, r5
 800942c:	6023      	str	r3, [r4, #0]
 800942e:	f8d8 3000 	ldr.w	r3, [r8]
 8009432:	685a      	ldr	r2, [r3, #4]
 8009434:	bb62      	cbnz	r2, 8009490 <_malloc_r+0xdc>
 8009436:	f8c8 7000 	str.w	r7, [r8]
 800943a:	e00f      	b.n	800945c <_malloc_r+0xa8>
 800943c:	6822      	ldr	r2, [r4, #0]
 800943e:	1b52      	subs	r2, r2, r5
 8009440:	d420      	bmi.n	8009484 <_malloc_r+0xd0>
 8009442:	2a0b      	cmp	r2, #11
 8009444:	d917      	bls.n	8009476 <_malloc_r+0xc2>
 8009446:	1961      	adds	r1, r4, r5
 8009448:	42a3      	cmp	r3, r4
 800944a:	6025      	str	r5, [r4, #0]
 800944c:	bf18      	it	ne
 800944e:	6059      	strne	r1, [r3, #4]
 8009450:	6863      	ldr	r3, [r4, #4]
 8009452:	bf08      	it	eq
 8009454:	f8c8 1000 	streq.w	r1, [r8]
 8009458:	5162      	str	r2, [r4, r5]
 800945a:	604b      	str	r3, [r1, #4]
 800945c:	4630      	mov	r0, r6
 800945e:	f000 f82f 	bl	80094c0 <__malloc_unlock>
 8009462:	f104 000b 	add.w	r0, r4, #11
 8009466:	1d23      	adds	r3, r4, #4
 8009468:	f020 0007 	bic.w	r0, r0, #7
 800946c:	1ac2      	subs	r2, r0, r3
 800946e:	bf1c      	itt	ne
 8009470:	1a1b      	subne	r3, r3, r0
 8009472:	50a3      	strne	r3, [r4, r2]
 8009474:	e7af      	b.n	80093d6 <_malloc_r+0x22>
 8009476:	6862      	ldr	r2, [r4, #4]
 8009478:	42a3      	cmp	r3, r4
 800947a:	bf0c      	ite	eq
 800947c:	f8c8 2000 	streq.w	r2, [r8]
 8009480:	605a      	strne	r2, [r3, #4]
 8009482:	e7eb      	b.n	800945c <_malloc_r+0xa8>
 8009484:	4623      	mov	r3, r4
 8009486:	6864      	ldr	r4, [r4, #4]
 8009488:	e7ae      	b.n	80093e8 <_malloc_r+0x34>
 800948a:	463c      	mov	r4, r7
 800948c:	687f      	ldr	r7, [r7, #4]
 800948e:	e7b6      	b.n	80093fe <_malloc_r+0x4a>
 8009490:	461a      	mov	r2, r3
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	42a3      	cmp	r3, r4
 8009496:	d1fb      	bne.n	8009490 <_malloc_r+0xdc>
 8009498:	2300      	movs	r3, #0
 800949a:	6053      	str	r3, [r2, #4]
 800949c:	e7de      	b.n	800945c <_malloc_r+0xa8>
 800949e:	230c      	movs	r3, #12
 80094a0:	6033      	str	r3, [r6, #0]
 80094a2:	4630      	mov	r0, r6
 80094a4:	f000 f80c 	bl	80094c0 <__malloc_unlock>
 80094a8:	e794      	b.n	80093d4 <_malloc_r+0x20>
 80094aa:	6005      	str	r5, [r0, #0]
 80094ac:	e7d6      	b.n	800945c <_malloc_r+0xa8>
 80094ae:	bf00      	nop
 80094b0:	2000099c 	.word	0x2000099c

080094b4 <__malloc_lock>:
 80094b4:	4801      	ldr	r0, [pc, #4]	@ (80094bc <__malloc_lock+0x8>)
 80094b6:	f000 b84b 	b.w	8009550 <__retarget_lock_acquire_recursive>
 80094ba:	bf00      	nop
 80094bc:	20000ad8 	.word	0x20000ad8

080094c0 <__malloc_unlock>:
 80094c0:	4801      	ldr	r0, [pc, #4]	@ (80094c8 <__malloc_unlock+0x8>)
 80094c2:	f000 b846 	b.w	8009552 <__retarget_lock_release_recursive>
 80094c6:	bf00      	nop
 80094c8:	20000ad8 	.word	0x20000ad8

080094cc <memset>:
 80094cc:	4402      	add	r2, r0
 80094ce:	4603      	mov	r3, r0
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d100      	bne.n	80094d6 <memset+0xa>
 80094d4:	4770      	bx	lr
 80094d6:	f803 1b01 	strb.w	r1, [r3], #1
 80094da:	e7f9      	b.n	80094d0 <memset+0x4>

080094dc <_sbrk_r>:
 80094dc:	b538      	push	{r3, r4, r5, lr}
 80094de:	4d06      	ldr	r5, [pc, #24]	@ (80094f8 <_sbrk_r+0x1c>)
 80094e0:	2300      	movs	r3, #0
 80094e2:	4604      	mov	r4, r0
 80094e4:	4608      	mov	r0, r1
 80094e6:	602b      	str	r3, [r5, #0]
 80094e8:	f7f7 fc50 	bl	8000d8c <_sbrk>
 80094ec:	1c43      	adds	r3, r0, #1
 80094ee:	d102      	bne.n	80094f6 <_sbrk_r+0x1a>
 80094f0:	682b      	ldr	r3, [r5, #0]
 80094f2:	b103      	cbz	r3, 80094f6 <_sbrk_r+0x1a>
 80094f4:	6023      	str	r3, [r4, #0]
 80094f6:	bd38      	pop	{r3, r4, r5, pc}
 80094f8:	20000adc 	.word	0x20000adc

080094fc <__errno>:
 80094fc:	4b01      	ldr	r3, [pc, #4]	@ (8009504 <__errno+0x8>)
 80094fe:	6818      	ldr	r0, [r3, #0]
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	2000002c 	.word	0x2000002c

08009508 <__libc_init_array>:
 8009508:	b570      	push	{r4, r5, r6, lr}
 800950a:	4d0d      	ldr	r5, [pc, #52]	@ (8009540 <__libc_init_array+0x38>)
 800950c:	4c0d      	ldr	r4, [pc, #52]	@ (8009544 <__libc_init_array+0x3c>)
 800950e:	1b64      	subs	r4, r4, r5
 8009510:	10a4      	asrs	r4, r4, #2
 8009512:	2600      	movs	r6, #0
 8009514:	42a6      	cmp	r6, r4
 8009516:	d109      	bne.n	800952c <__libc_init_array+0x24>
 8009518:	4d0b      	ldr	r5, [pc, #44]	@ (8009548 <__libc_init_array+0x40>)
 800951a:	4c0c      	ldr	r4, [pc, #48]	@ (800954c <__libc_init_array+0x44>)
 800951c:	f000 f864 	bl	80095e8 <_init>
 8009520:	1b64      	subs	r4, r4, r5
 8009522:	10a4      	asrs	r4, r4, #2
 8009524:	2600      	movs	r6, #0
 8009526:	42a6      	cmp	r6, r4
 8009528:	d105      	bne.n	8009536 <__libc_init_array+0x2e>
 800952a:	bd70      	pop	{r4, r5, r6, pc}
 800952c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009530:	4798      	blx	r3
 8009532:	3601      	adds	r6, #1
 8009534:	e7ee      	b.n	8009514 <__libc_init_array+0xc>
 8009536:	f855 3b04 	ldr.w	r3, [r5], #4
 800953a:	4798      	blx	r3
 800953c:	3601      	adds	r6, #1
 800953e:	e7f2      	b.n	8009526 <__libc_init_array+0x1e>
 8009540:	08009624 	.word	0x08009624
 8009544:	08009624 	.word	0x08009624
 8009548:	08009624 	.word	0x08009624
 800954c:	08009628 	.word	0x08009628

08009550 <__retarget_lock_acquire_recursive>:
 8009550:	4770      	bx	lr

08009552 <__retarget_lock_release_recursive>:
 8009552:	4770      	bx	lr

08009554 <_free_r>:
 8009554:	b538      	push	{r3, r4, r5, lr}
 8009556:	4605      	mov	r5, r0
 8009558:	2900      	cmp	r1, #0
 800955a:	d041      	beq.n	80095e0 <_free_r+0x8c>
 800955c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009560:	1f0c      	subs	r4, r1, #4
 8009562:	2b00      	cmp	r3, #0
 8009564:	bfb8      	it	lt
 8009566:	18e4      	addlt	r4, r4, r3
 8009568:	f7ff ffa4 	bl	80094b4 <__malloc_lock>
 800956c:	4a1d      	ldr	r2, [pc, #116]	@ (80095e4 <_free_r+0x90>)
 800956e:	6813      	ldr	r3, [r2, #0]
 8009570:	b933      	cbnz	r3, 8009580 <_free_r+0x2c>
 8009572:	6063      	str	r3, [r4, #4]
 8009574:	6014      	str	r4, [r2, #0]
 8009576:	4628      	mov	r0, r5
 8009578:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800957c:	f7ff bfa0 	b.w	80094c0 <__malloc_unlock>
 8009580:	42a3      	cmp	r3, r4
 8009582:	d908      	bls.n	8009596 <_free_r+0x42>
 8009584:	6820      	ldr	r0, [r4, #0]
 8009586:	1821      	adds	r1, r4, r0
 8009588:	428b      	cmp	r3, r1
 800958a:	bf01      	itttt	eq
 800958c:	6819      	ldreq	r1, [r3, #0]
 800958e:	685b      	ldreq	r3, [r3, #4]
 8009590:	1809      	addeq	r1, r1, r0
 8009592:	6021      	streq	r1, [r4, #0]
 8009594:	e7ed      	b.n	8009572 <_free_r+0x1e>
 8009596:	461a      	mov	r2, r3
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	b10b      	cbz	r3, 80095a0 <_free_r+0x4c>
 800959c:	42a3      	cmp	r3, r4
 800959e:	d9fa      	bls.n	8009596 <_free_r+0x42>
 80095a0:	6811      	ldr	r1, [r2, #0]
 80095a2:	1850      	adds	r0, r2, r1
 80095a4:	42a0      	cmp	r0, r4
 80095a6:	d10b      	bne.n	80095c0 <_free_r+0x6c>
 80095a8:	6820      	ldr	r0, [r4, #0]
 80095aa:	4401      	add	r1, r0
 80095ac:	1850      	adds	r0, r2, r1
 80095ae:	4283      	cmp	r3, r0
 80095b0:	6011      	str	r1, [r2, #0]
 80095b2:	d1e0      	bne.n	8009576 <_free_r+0x22>
 80095b4:	6818      	ldr	r0, [r3, #0]
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	6053      	str	r3, [r2, #4]
 80095ba:	4408      	add	r0, r1
 80095bc:	6010      	str	r0, [r2, #0]
 80095be:	e7da      	b.n	8009576 <_free_r+0x22>
 80095c0:	d902      	bls.n	80095c8 <_free_r+0x74>
 80095c2:	230c      	movs	r3, #12
 80095c4:	602b      	str	r3, [r5, #0]
 80095c6:	e7d6      	b.n	8009576 <_free_r+0x22>
 80095c8:	6820      	ldr	r0, [r4, #0]
 80095ca:	1821      	adds	r1, r4, r0
 80095cc:	428b      	cmp	r3, r1
 80095ce:	bf04      	itt	eq
 80095d0:	6819      	ldreq	r1, [r3, #0]
 80095d2:	685b      	ldreq	r3, [r3, #4]
 80095d4:	6063      	str	r3, [r4, #4]
 80095d6:	bf04      	itt	eq
 80095d8:	1809      	addeq	r1, r1, r0
 80095da:	6021      	streq	r1, [r4, #0]
 80095dc:	6054      	str	r4, [r2, #4]
 80095de:	e7ca      	b.n	8009576 <_free_r+0x22>
 80095e0:	bd38      	pop	{r3, r4, r5, pc}
 80095e2:	bf00      	nop
 80095e4:	2000099c 	.word	0x2000099c

080095e8 <_init>:
 80095e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ea:	bf00      	nop
 80095ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ee:	bc08      	pop	{r3}
 80095f0:	469e      	mov	lr, r3
 80095f2:	4770      	bx	lr

080095f4 <_fini>:
 80095f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095f6:	bf00      	nop
 80095f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095fa:	bc08      	pop	{r3}
 80095fc:	469e      	mov	lr, r3
 80095fe:	4770      	bx	lr
