

================================================================
== Synthesis Summary Report of 'crazyFunction'
================================================================
+ General Information: 
    * Date:           Mon Sep 11 15:06:25 2023
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        AxiBram
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+----------+-----+
    |      Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |          |     |
    |      & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT   | URAM|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+----------+-----+
    |+ crazyFunction    |     -|  0.04|      108|  1.080e+03|         -|      109|     -|        no|     -|  2 (~0%)|  398 (~0%)|  535 (1%)|    -|
    | o VITIS_LOOP_9_1  |     -|  7.30|      106|  1.060e+03|         8|        1|   100|       yes|     -|        -|          -|         -|    -|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+----------------+------------+---------------+
| Interface      | Data Width | Address Width |
+----------------+------------+---------------+
| s_axi_CRTL_BUS | 32         | 4             |
+----------------+------------+---------------+

* BRAM
+-----------+------------+---------------+
| Interface | Data Width | Address Width |
+-----------+------------+---------------+
| res_PORTA | 32         | 32            |
| x_PORTA   | 32         | 32            |
+-----------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| x        | in        | float*   |
| res      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------+-----------+
| Argument | HW Name   | HW Type   |
+----------+-----------+-----------+
| x        | x_PORTA   | interface |
| res      | res_PORTA | interface |
+----------+-----------+-----------+


================================================================
== M_AXI Burst Information
================================================================

