{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_5.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_6.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_BDRV_7.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_BCTL_SYNC_8.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_9.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_BDLBD_10.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_CDLBD_11.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_LDBCTL_12.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_PESPEA_13.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/BIF_DPATH_PPNLBD_14.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_15.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_16.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_ACAL_17.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_CTL_18.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_PROM_19.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_TCV_20.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_CS_WCS_21_22.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_24.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_CACHE_25.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_CSR_26.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_HIT_27.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PPNX_28.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PTIDB_30.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_MMU_PT_29.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_32.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_CGA_33.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CPU_PROC_CMDDEC_34.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/CYC_36.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_37.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_DCD_38.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_PANCAL_40.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_REG_41.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/IO_UART_42.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_43.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADDR_44.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ADEC_45.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_DATA_46.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_ERROR_47.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_LBDIF_48.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAMC_50.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/MEM_RAM_49.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/CPU-BOARD-3202/circuit/ND3202D.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_COMM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_IDBS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_PFIFC.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_PFIFC_DELAY.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_PFIFD.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/DECODE_DGA_POW.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F091.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F103.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F571.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F595.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F617.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F714.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DECODE-GateArray/DGA/circuit/F924.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/BusDriver16.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA/circuit/CGA.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_ARG.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_DBR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_GPR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_IDBS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_OUTMUX_SEL8.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_QREG.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_LOGOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_RALU_MUX216L.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SHIFT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SMUX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_STS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_ALU_SWAP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_CONTR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_OUTMUX_SEL7.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RALU.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_ALU/circuit/CGA_CPU_ALU_RMUX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_DCD/circuit/CGA_DCD.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_PGSREG.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_IDBCTL/circuit/CGA_IDBCTL_SEL6.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_CLR_CLRBIT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIGEL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_HIRL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LOGEL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_LORL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRGEL_VMUX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MASK_MASKBIT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_MREQ.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_IRQ_REG_RQBIT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_MDCD.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_CMP_MAGCMP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_ISMUX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_OSMUX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_PTY_PTYENC.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_STAT_SBIT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_CNTLR_VECGEN_VHR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_INTR/circuit/CGA_INTR_IRSRC.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_ADD.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_AP09.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_CALCA.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_APOS_INC.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_DECODE.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_FASTADD.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LA1025.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_LASEL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_PTSEL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_PCR.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_SEG.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MAC/circuit/CGA_MAC_SEGPT_XPT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CONDREG.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_CSEL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IINC.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_INCOUNT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_IPOS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_MASEL_REPEAT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_STACK_BIT12.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_MIC/circuit/CGA_MIC_WCAREG.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TESTMUX/circuit/CGA_TESTMUX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_BRKDET.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TBUF.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_TRAP/circuit/CGA_TRAP_TVGEN_P2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_DR16.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_LR16.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_PREG.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/DELILAH-CPU/CGA_WRF/circuit/CGA_WRF_RBLOCK_SEL16.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/ND120_TOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44302B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44303B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44304E.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44305D.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44306A.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44307C.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44310D.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44401B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44402D.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44403C.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44404C.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44407A.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44408B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44445B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44446B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44511A.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44601B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44801A.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44803A.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44902A.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_44904B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_45001B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_45008B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/PAL/PAL_45009B.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_3_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_4_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/AND_GATE_6_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Adder.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Comparator.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/D_FLIPFLOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Decoder_8.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/FullAdder.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/J_K_FLIPFLOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_2_w_enable.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_4.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_8.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/Multiplexer_bus_2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_3_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_4_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_5_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_6_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_7_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NAND_GATE_8_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_3_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/NOR_GATE_4_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_3_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_4_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_5_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_6_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_7_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/OR_GATE_8_INPUTS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XNOR_GATE_ONEHOT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/logisim/XOR_GATE_ONEHOT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/A02.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/CMP4.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L4.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/L8.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/LATCH.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/M169C.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21L.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX21LP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX24P.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX31LP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX34P.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX41P.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/MUX81.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GHP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/ND38GLP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R41P.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/R81P.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/RMUX_Gates.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_FF.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_RESET_N.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SCAN_WITH_SET_N.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/ndlib/SR44.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29833A.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29841.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29861A.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/AM29C821.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/Am9150.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/FIFO_8BIT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IDT6168A_20.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/IMS1403_25.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/SC2661_UART.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/SIP1M9.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TMM2018D_25.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74139.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74241.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74244.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74245.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74273.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74373.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74374.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74393.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74534.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74646.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Dev/Repos/Ronny/nd-120/Verilog/Shared/support/TTL_74648.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [
  "E:/Dev/Repos/Ronny/nd-120/Verilog"
 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/Dev/Repos/Ronny/nd-120/Verilog/ND-120-Geowin/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}