Model {
  Name			  "sampleModel648"
  System {
    Name		    "sampleModel648"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "26"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      SourceType	      "Lead or Lag Compensator"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ZeroZ		      "0.75"
      ICPrevOutput	      "0.0"
      ICPrevInput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk10"
      SID		      "18"
      Ports		      [3, 3]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk10"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "19"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk5"
	  SID			  "23"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk6"
	  SID			  "24"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Port			  "3"
	}
	Block {
	  BlockType		  Sin
	  Name			  "cfblk3"
	  SID			  "21"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  TimeSource		  "Use external signal"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk4"
	  SID			  "22"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  ShowName		  off
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "20"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk7"
	  SID			  "25"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk8"
	  SID			  "26"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [0, -35; -400, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    8
	    Points		    [0, 45]
	    DstBlock		    "cfblk4"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 315, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -45; -720, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 645, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [90, 0; 0, 35; 310, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      DiscreteZeroPole
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      Poles		      "[0 0.5]"
      Gain		      "1"
    }
    Block {
      BlockType		      Sin
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      TimeSource	      "Use external signal"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Product
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Inputs		      "*"
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      SignalGenerator
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [0, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      Amplitude		      "[-820132.049823]"
      Units		      "rad/sec"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [0, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Ramp"
      SourceType	      "Ramp"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      slope		      "[-4381.602776]"
      start		      "[40.028667]"
      InitialOutput	      "[-298028.948057]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Ground
      Name		      "cfblk8"
      SID		      "8"
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk9"
      SID		      "9"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk9"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "10"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk3"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  2
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Sqrt
	  Name			  "cfblk4"
	  SID			  "13"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  3
	}
	Block {
	  BlockType		  Sqrt
	  Name			  "cfblk5"
	  SID			  "14"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  4
	}
	Block {
	  BlockType		  Sin
	  Name			  "cfblk6"
	  SID			  "15"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  5
	  TimeSource		  "Use external signal"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk7"
	  SID			  "16"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Math\nOperations/MinMax\nRunning\nResettable"
	  SourceType		  "MinMax Running Resettable"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Function		  min
	  vinit			  0.0
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk8"
	  SID			  "17"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  7
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "11"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 315, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 475, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    5
	    Points		    [85, 0; 0, -35; 155, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    11
	    Points		    [75, 0; 0, -35; 325, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    12
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    DstBlock		    "cfblk8"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 45; -880, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  2
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -35; -880, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, -45; 1275, 0]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [90, 0; 0, 35; 310, 0]
      DstBlock		      "cfblk10"
      DstPort		      2
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk8"
      SrcPort		      1
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [0, 35; -240, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, 35; -560, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [75, 0; 0, 35; 965, 0]
      DstBlock		      "cfblk10"
      DstPort		      3
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, -15; -880, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
  }
}
