<!DOCTYPE html>
<html><head><title>joekychen/linux » include › sound › ak4113.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>ak4113.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __SOUND_AK4113_H</span>
<span class="cp">#define __SOUND_AK4113_H</span>

<span class="cm">/*</span>
<span class="cm"> *  Routines for Asahi Kasei AK4113</span>
<span class="cm"> *  Copyright (c) by Jaroslav Kysela &lt;perex@perex.cz&gt;,</span>
<span class="cm"> *  Copyright (c) by Pavel Hofman &lt;pavel.hofman@ivitera.com&gt;,</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/* AK4113 registers */</span>
<span class="cm">/* power down */</span>
<span class="cp">#define AK4113_REG_PWRDN	0x00</span>
<span class="cm">/* format control */</span>
<span class="cp">#define AK4113_REG_FORMAT	0x01</span>
<span class="cm">/* input/output control */</span>
<span class="cp">#define AK4113_REG_IO0		0x02</span>
<span class="cm">/* input/output control */</span>
<span class="cp">#define AK4113_REG_IO1		0x03</span>
<span class="cm">/* interrupt0 mask */</span>
<span class="cp">#define AK4113_REG_INT0_MASK	0x04</span>
<span class="cm">/* interrupt1 mask */</span>
<span class="cp">#define AK4113_REG_INT1_MASK	0x05</span>
<span class="cm">/* DAT mask &amp; DTS select */</span>
<span class="cp">#define AK4113_REG_DATDTS	0x06</span>
<span class="cm">/* receiver status 0 */</span>
<span class="cp">#define AK4113_REG_RCS0		0x07</span>
<span class="cm">/* receiver status 1 */</span>
<span class="cp">#define AK4113_REG_RCS1		0x08</span>
<span class="cm">/* receiver status 2 */</span>
<span class="cp">#define AK4113_REG_RCS2		0x09</span>
<span class="cm">/* RX channel status byte 0 */</span>
<span class="cp">#define AK4113_REG_RXCSB0	0x0a</span>
<span class="cm">/* RX channel status byte 1 */</span>
<span class="cp">#define AK4113_REG_RXCSB1	0x0b</span>
<span class="cm">/* RX channel status byte 2 */</span>
<span class="cp">#define AK4113_REG_RXCSB2	0x0c</span>
<span class="cm">/* RX channel status byte 3 */</span>
<span class="cp">#define AK4113_REG_RXCSB3	0x0d</span>
<span class="cm">/* RX channel status byte 4 */</span>
<span class="cp">#define AK4113_REG_RXCSB4	0x0e</span>
<span class="cm">/* burst preamble Pc byte 0 */</span>
<span class="cp">#define AK4113_REG_Pc0		0x0f</span>
<span class="cm">/* burst preamble Pc byte 1 */</span>
<span class="cp">#define AK4113_REG_Pc1		0x10</span>
<span class="cm">/* burst preamble Pd byte 0 */</span>
<span class="cp">#define AK4113_REG_Pd0		0x11</span>
<span class="cm">/* burst preamble Pd byte 1 */</span>
<span class="cp">#define AK4113_REG_Pd1		0x12</span>
<span class="cm">/* Q-subcode address + control */</span>
<span class="cp">#define AK4113_REG_QSUB_ADDR	0x13</span>
<span class="cm">/* Q-subcode track */</span>
<span class="cp">#define AK4113_REG_QSUB_TRACK	0x14</span>
<span class="cm">/* Q-subcode index */</span>
<span class="cp">#define AK4113_REG_QSUB_INDEX	0x15</span>
<span class="cm">/* Q-subcode minute */</span>
<span class="cp">#define AK4113_REG_QSUB_MINUTE	0x16</span>
<span class="cm">/* Q-subcode second */</span>
<span class="cp">#define AK4113_REG_QSUB_SECOND	0x17</span>
<span class="cm">/* Q-subcode frame */</span>
<span class="cp">#define AK4113_REG_QSUB_FRAME	0x18</span>
<span class="cm">/* Q-subcode zero */</span>
<span class="cp">#define AK4113_REG_QSUB_ZERO	0x19</span>
<span class="cm">/* Q-subcode absolute minute */</span>
<span class="cp">#define AK4113_REG_QSUB_ABSMIN	0x1a</span>
<span class="cm">/* Q-subcode absolute second */</span>
<span class="cp">#define AK4113_REG_QSUB_ABSSEC	0x1b</span>
<span class="cm">/* Q-subcode absolute frame */</span>
<span class="cp">#define AK4113_REG_QSUB_ABSFRM	0x1c</span>

<span class="cm">/* sizes */</span>
<span class="cp">#define AK4113_REG_RXCSB_SIZE	((AK4113_REG_RXCSB4-AK4113_REG_RXCSB0)+1)</span>
<span class="cp">#define AK4113_REG_QSUB_SIZE	((AK4113_REG_QSUB_ABSFRM-AK4113_REG_QSUB_ADDR)\</span>
<span class="cp">		+1)</span>

<span class="cp">#define AK4113_WRITABLE_REGS	(AK4113_REG_DATDTS + 1)</span>

<span class="cm">/* AK4113_REG_PWRDN bits */</span>
<span class="cm">/* Channel Status Select */</span>
<span class="cp">#define AK4113_CS12		(1&lt;&lt;7)</span>
<span class="cm">/* Block Start &amp; C/U Output Mode */</span>
<span class="cp">#define AK4113_BCU		(1&lt;&lt;6)</span>
<span class="cm">/* Master Clock Operation Select */</span>
<span class="cp">#define AK4113_CM1		(1&lt;&lt;5)</span>
<span class="cm">/* Master Clock Operation Select */</span>
<span class="cp">#define AK4113_CM0		(1&lt;&lt;4)</span>
<span class="cm">/* Master Clock Frequency Select */</span>
<span class="cp">#define AK4113_OCKS1		(1&lt;&lt;3)</span>
<span class="cm">/* Master Clock Frequency Select */</span>
<span class="cp">#define AK4113_OCKS0		(1&lt;&lt;2)</span>
<span class="cm">/* 0 = power down, 1 = normal operation */</span>
<span class="cp">#define AK4113_PWN		(1&lt;&lt;1)</span>
<span class="cm">/* 0 = reset &amp; initialize (except thisregister), 1 = normal operation */</span>
<span class="cp">#define AK4113_RST		(1&lt;&lt;0)</span>

<span class="cm">/* AK4113_REQ_FORMAT bits */</span>
<span class="cm">/* V/TX Output select: 0 = Validity Flag Output, 1 = TX */</span>
<span class="cp">#define AK4113_VTX		(1&lt;&lt;7)</span>
<span class="cm">/* Audio Data Control */</span>
<span class="cp">#define AK4113_DIF2		(1&lt;&lt;6)</span>
<span class="cm">/* Audio Data Control */</span>
<span class="cp">#define AK4113_DIF1		(1&lt;&lt;5)</span>
<span class="cm">/* Audio Data Control */</span>
<span class="cp">#define AK4113_DIF0		(1&lt;&lt;4)</span>
<span class="cm">/* Deemphasis Autodetect Enable (1 = enable) */</span>
<span class="cp">#define AK4113_DEAU		(1&lt;&lt;3)</span>
<span class="cm">/* 32kHz-48kHz Deemphasis Control */</span>
<span class="cp">#define AK4113_DEM1		(1&lt;&lt;2)</span>
<span class="cm">/* 32kHz-48kHz Deemphasis Control */</span>
<span class="cp">#define AK4113_DEM0		(1&lt;&lt;1)</span>
<span class="cp">#define AK4113_DEM_OFF		(AK4113_DEM0)</span>
<span class="cp">#define AK4113_DEM_44KHZ	(0)</span>
<span class="cp">#define AK4113_DEM_48KHZ	(AK4113_DEM1)</span>
<span class="cp">#define AK4113_DEM_32KHZ	(AK4113_DEM0|AK4113_DEM1)</span>
<span class="cm">/* STDO: 16-bit, right justified */</span>
<span class="cp">#define AK4113_DIF_16R		(0)</span>
<span class="cm">/* STDO: 18-bit, right justified */</span>
<span class="cp">#define AK4113_DIF_18R		(AK4113_DIF0)</span>
<span class="cm">/* STDO: 20-bit, right justified */</span>
<span class="cp">#define AK4113_DIF_20R		(AK4113_DIF1)</span>
<span class="cm">/* STDO: 24-bit, right justified */</span>
<span class="cp">#define AK4113_DIF_24R		(AK4113_DIF1|AK4113_DIF0)</span>
<span class="cm">/* STDO: 24-bit, left justified */</span>
<span class="cp">#define AK4113_DIF_24L		(AK4113_DIF2)</span>
<span class="cm">/* STDO: I2S */</span>
<span class="cp">#define AK4113_DIF_24I2S	(AK4113_DIF2|AK4113_DIF0)</span>
<span class="cm">/* STDO: 24-bit, left justified; LRCLK, BICK = Input */</span>
<span class="cp">#define AK4113_DIF_I24L		(AK4113_DIF2|AK4113_DIF1)</span>
<span class="cm">/* STDO: I2S;  LRCLK, BICK = Input */</span>
<span class="cp">#define AK4113_DIF_I24I2S	(AK4113_DIF2|AK4113_DIF1|AK4113_DIF0)</span>

<span class="cm">/* AK4113_REG_IO0 */</span>
<span class="cm">/* XTL1=0,XTL0=0 -&gt; 11.2896Mhz; XTL1=0,XTL0=1 -&gt; 12.288Mhz */</span>
<span class="cp">#define AK4113_XTL1		(1&lt;&lt;6)</span>
<span class="cm">/* XTL1=1,XTL0=0 -&gt; 24.576Mhz; XTL1=1,XTL0=1 -&gt; use channel status */</span>
<span class="cp">#define AK4113_XTL0		(1&lt;&lt;5)</span>
<span class="cm">/* Block Start Signal Output: 0 = U-bit, 1 = C-bit (req. BCU = 1) */</span>
<span class="cp">#define AK4113_UCE		(1&lt;&lt;4)</span>
<span class="cm">/* TX Output Enable (1 = enable) */</span>
<span class="cp">#define AK4113_TXE		(1&lt;&lt;3)</span>
<span class="cm">/* Output Through Data Selector for TX pin */</span>
<span class="cp">#define AK4113_OPS2		(1&lt;&lt;2)</span>
<span class="cm">/* Output Through Data Selector for TX pin */</span>
<span class="cp">#define AK4113_OPS1		(1&lt;&lt;1)</span>
<span class="cm">/* Output Through Data Selector for TX pin */</span>
<span class="cp">#define AK4113_OPS0		(1&lt;&lt;0)</span>
<span class="cm">/* 11.2896 MHz ref. Xtal freq. */</span>
<span class="cp">#define AK4113_XTL_11_2896M	(0)</span>
<span class="cm">/* 12.288 MHz ref. Xtal freq. */</span>
<span class="cp">#define AK4113_XTL_12_288M	(AK4113_XTL0)</span>
<span class="cm">/* 24.576 MHz ref. Xtal freq. */</span>
<span class="cp">#define AK4113_XTL_24_576M	(AK4113_XTL1)</span>

<span class="cm">/* AK4113_REG_IO1 */</span>
<span class="cm">/* Interrupt 0 pin Hold */</span>
<span class="cp">#define AK4113_EFH1		(1&lt;&lt;7)</span>
<span class="cm">/* Interrupt 0 pin Hold */</span>
<span class="cp">#define AK4113_EFH0		(1&lt;&lt;6)</span>
<span class="cp">#define AK4113_EFH_512LRCLK	(0)</span>
<span class="cp">#define AK4113_EFH_1024LRCLK	(AK4113_EFH0)</span>
<span class="cp">#define AK4113_EFH_2048LRCLK	(AK4113_EFH1)</span>
<span class="cp">#define AK4113_EFH_4096LRCLK	(AK4113_EFH1|AK4113_EFH0)</span>
<span class="cm">/* PLL Lock Time: 0 = 384/fs, 1 = 1/fs */</span>
<span class="cp">#define AK4113_FAST		(1&lt;&lt;5)</span>
<span class="cm">/* MCKO2 Output Select: 0 = CMx/OCKSx, 1 = Xtal */</span>
<span class="cp">#define AK4113_XMCK		(1&lt;&lt;4)</span>
<span class="cm">/* MCKO2 Output Freq. Select: 0 = x1, 1 = x0.5  (req. XMCK = 1) */</span>
<span class="cp">#define AK4113_DIV		(1&lt;&lt;3)</span>
<span class="cm">/* Input Recovery Data Select */</span>
<span class="cp">#define AK4113_IPS2		(1&lt;&lt;2)</span>
<span class="cm">/* Input Recovery Data Select */</span>
<span class="cp">#define AK4113_IPS1		(1&lt;&lt;1)</span>
<span class="cm">/* Input Recovery Data Select */</span>
<span class="cp">#define AK4113_IPS0		(1&lt;&lt;0)</span>
<span class="cp">#define AK4113_IPS(x)		((x)&amp;7)</span>

<span class="cm">/* AK4113_REG_INT0_MASK &amp;&amp; AK4113_REG_INT1_MASK*/</span>
<span class="cm">/* mask enable for QINT bit */</span>
<span class="cp">#define AK4113_MQI		(1&lt;&lt;7)</span>
<span class="cm">/* mask enable for AUTO bit */</span>
<span class="cp">#define AK4113_MAUT		(1&lt;&lt;6)</span>
<span class="cm">/* mask enable for CINT bit */</span>
<span class="cp">#define AK4113_MCIT		(1&lt;&lt;5)</span>
<span class="cm">/* mask enable for UNLOCK bit */</span>
<span class="cp">#define AK4113_MULK		(1&lt;&lt;4)</span>
<span class="cm">/* mask enable for V bit */</span>
<span class="cp">#define AK4113_V		(1&lt;&lt;3)</span>
<span class="cm">/* mask enable for STC bit */</span>
<span class="cp">#define AK4113_STC		(1&lt;&lt;2)</span>
<span class="cm">/* mask enable for AUDN bit */</span>
<span class="cp">#define AK4113_MAN		(1&lt;&lt;1)</span>
<span class="cm">/* mask enable for PAR bit */</span>
<span class="cp">#define AK4113_MPR		(1&lt;&lt;0)</span>

<span class="cm">/* AK4113_REG_DATDTS */</span>
<span class="cm">/* DAT Start ID Counter */</span>
<span class="cp">#define AK4113_DCNT		(1&lt;&lt;4)</span>
<span class="cm">/* DTS-CD 16-bit Sync Word Detect */</span>
<span class="cp">#define AK4113_DTS16		(1&lt;&lt;3)</span>
<span class="cm">/* DTS-CD 14-bit Sync Word Detect */</span>
<span class="cp">#define AK4113_DTS14		(1&lt;&lt;2)</span>
<span class="cm">/* mask enable for DAT bit (if 1, no INT1 effect */</span>
<span class="cp">#define AK4113_MDAT1		(1&lt;&lt;1)</span>
<span class="cm">/* mask enable for DAT bit (if 1, no INT0 effect */</span>
<span class="cp">#define AK4113_MDAT0		(1&lt;&lt;0)</span>

<span class="cm">/* AK4113_REG_RCS0 */</span>
<span class="cm">/* Q-subcode buffer interrupt, 0 = no change, 1 = changed */</span>
<span class="cp">#define AK4113_QINT		(1&lt;&lt;7)</span>
<span class="cm">/* Non-PCM or DTS stream auto detection, 0 = no detect, 1 = detect */</span>
<span class="cp">#define AK4113_AUTO		(1&lt;&lt;6)</span>
<span class="cm">/* channel status buffer interrupt, 0 = no change, 1 = change */</span>
<span class="cp">#define AK4113_CINT		(1&lt;&lt;5)</span>
<span class="cm">/* PLL lock status, 0 = lock, 1 = unlock */</span>
<span class="cp">#define AK4113_UNLCK		(1&lt;&lt;4)</span>
<span class="cm">/* Validity bit, 0 = valid, 1 = invalid */</span>
<span class="cp">#define AK4113_V		(1&lt;&lt;3)</span>
<span class="cm">/* sampling frequency or Pre-emphasis change, 0 = no detect, 1 = detect */</span>
<span class="cp">#define AK4113_STC		(1&lt;&lt;2)</span>
<span class="cm">/* audio bit output, 0 = audio, 1 = non-audio */</span>
<span class="cp">#define AK4113_AUDION		(1&lt;&lt;1)</span>
<span class="cm">/* parity error or biphase error status, 0 = no error, 1 = error */</span>
<span class="cp">#define AK4113_PAR		(1&lt;&lt;0)</span>

<span class="cm">/* AK4113_REG_RCS1 */</span>
<span class="cm">/* sampling frequency detection */</span>
<span class="cp">#define AK4113_FS3		(1&lt;&lt;7)</span>
<span class="cp">#define AK4113_FS2		(1&lt;&lt;6)</span>
<span class="cp">#define AK4113_FS1		(1&lt;&lt;5)</span>
<span class="cp">#define AK4113_FS0		(1&lt;&lt;4)</span>
<span class="cm">/* Pre-emphasis detect, 0 = OFF, 1 = ON */</span>
<span class="cp">#define AK4113_PEM		(1&lt;&lt;3)</span>
<span class="cm">/* DAT Start ID Detect, 0 = no detect, 1 = detect */</span>
<span class="cp">#define AK4113_DAT		(1&lt;&lt;2)</span>
<span class="cm">/* DTS-CD bit audio stream detect, 0 = no detect, 1 = detect */</span>
<span class="cp">#define AK4113_DTSCD		(1&lt;&lt;1)</span>
<span class="cm">/* Non-PCM bit stream detection, 0 = no detect, 1 = detect */</span>
<span class="cp">#define AK4113_NPCM		(1&lt;&lt;0)</span>
<span class="cp">#define AK4113_FS_8000HZ	(AK4113_FS3|AK4113_FS0)</span>
<span class="cp">#define AK4113_FS_11025HZ	(AK4113_FS2|AK4113_FS0)</span>
<span class="cp">#define AK4113_FS_16000HZ	(AK4113_FS2|AK4113_FS1|AK4113_FS0)</span>
<span class="cp">#define AK4113_FS_22050HZ	(AK4113_FS2)</span>
<span class="cp">#define AK4113_FS_24000HZ	(AK4113_FS2|AK4113_FS1)</span>
<span class="cp">#define AK4113_FS_32000HZ	(AK4113_FS1|AK4113_FS0)</span>
<span class="cp">#define AK4113_FS_44100HZ	(0)</span>
<span class="cp">#define AK4113_FS_48000HZ	(AK4113_FS1)</span>
<span class="cp">#define AK4113_FS_64000HZ	(AK4113_FS3|AK4113_FS1|AK4113_FS0)</span>
<span class="cp">#define AK4113_FS_88200HZ	(AK4113_FS3)</span>
<span class="cp">#define AK4113_FS_96000HZ	(AK4113_FS3|AK4113_FS1)</span>
<span class="cp">#define AK4113_FS_176400HZ	(AK4113_FS3|AK4113_FS2)</span>
<span class="cp">#define AK4113_FS_192000HZ	(AK4113_FS3|AK4113_FS2|AK4113_FS1)</span>

<span class="cm">/* AK4113_REG_RCS2 */</span>
<span class="cm">/* CRC for Q-subcode, 0 = no error, 1 = error */</span>
<span class="cp">#define AK4113_QCRC		(1&lt;&lt;1)</span>
<span class="cm">/* CRC for channel status, 0 = no error, 1 = error */</span>
<span class="cp">#define AK4113_CCRC		(1&lt;&lt;0)</span>

<span class="cm">/* flags for snd_ak4113_check_rate_and_errors() */</span>
<span class="cp">#define AK4113_CHECK_NO_STAT	(1&lt;&lt;0)	</span><span class="cm">/* no statistics */</span><span class="cp"></span>
<span class="cp">#define AK4113_CHECK_NO_RATE	(1&lt;&lt;1)	</span><span class="cm">/* no rate check */</span><span class="cp"></span>

<span class="cp">#define AK4113_CONTROLS		13</span>

<span class="k">typedef</span> <span class="kt">void</span> <span class="p">(</span><span class="n">ak4113_write_t</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">private_data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">addr</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">);</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="p">(</span><span class="n">ak4113_read_t</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">private_data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">addr</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">ak4113</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">;</span>
	<span class="n">ak4113_write_t</span> <span class="o">*</span><span class="n">write</span><span class="p">;</span>
	<span class="n">ak4113_read_t</span> <span class="o">*</span><span class="n">read</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">init</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">regmap</span><span class="p">[</span><span class="n">AK4113_WRITABLE_REGS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kctls</span><span class="p">[</span><span class="n">AK4113_CONTROLS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parity_errors</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">v_bit_errors</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">qcrc_errors</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ccrc_errors</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rcs0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rcs1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rcs2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">delayed_work</span> <span class="n">work</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">check_flags</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">change_callback_private</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">change_callback</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ak4113</span> <span class="o">*</span><span class="n">ak4113</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">c0</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">c1</span><span class="p">);</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">snd_ak4113_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_card</span> <span class="o">*</span><span class="n">card</span><span class="p">,</span> <span class="n">ak4113_read_t</span> <span class="o">*</span><span class="n">read</span><span class="p">,</span>
		<span class="n">ak4113_write_t</span> <span class="o">*</span><span class="n">write</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">pgm</span><span class="p">,</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">private_data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ak4113</span> <span class="o">**</span><span class="n">r_ak4113</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">snd_ak4113_reg_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ak4113</span> <span class="o">*</span><span class="n">ak4113</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">reg</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">mask</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">snd_ak4113_reinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">ak4113</span> <span class="o">*</span><span class="n">ak4113</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_ak4113_build</span><span class="p">(</span><span class="k">struct</span> <span class="n">ak4113</span> <span class="o">*</span><span class="n">ak4113</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">capture_substream</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_ak4113_external_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">ak4113</span> <span class="o">*</span><span class="n">ak4113</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_ak4113_check_rate_and_errors</span><span class="p">(</span><span class="k">struct</span> <span class="n">ak4113</span> <span class="o">*</span><span class="n">ak4113</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __SOUND_AK4113_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
