
cmwx1zzabz_0xx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa3c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000948  0800aafc  0800aafc  0001aafc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b444  0800b444  0001b444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b44c  0800b44c  0001b44c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b450  0800b450  0001b450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000002a0  20000000  0800b454  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000167c  200002a0  0800b6f4  000202a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2000191c  0800b6f4  0002191c  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  000202c8  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002f4df  00000000  00000000  0002030b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000099ba  00000000  00000000  0004f7ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001e90  00000000  00000000  000591a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001c84  00000000  00000000  0005b038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000119eb  00000000  00000000  0005ccbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00042a15  00000000  00000000  0006e6a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a41ff  00000000  00000000  000b10bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00005eac  00000000  00000000  001552bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 00011632  00000000  00000000  0015b168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000011f  00000000  00000000  0016c79a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002a0 	.word	0x200002a0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800aae4 	.word	0x0800aae4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002a4 	.word	0x200002a4
 8000104:	0800aae4 	.word	0x0800aae4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_uldivmod>:
 8000440:	2b00      	cmp	r3, #0
 8000442:	d111      	bne.n	8000468 <__aeabi_uldivmod+0x28>
 8000444:	2a00      	cmp	r2, #0
 8000446:	d10f      	bne.n	8000468 <__aeabi_uldivmod+0x28>
 8000448:	2900      	cmp	r1, #0
 800044a:	d100      	bne.n	800044e <__aeabi_uldivmod+0xe>
 800044c:	2800      	cmp	r0, #0
 800044e:	d002      	beq.n	8000456 <__aeabi_uldivmod+0x16>
 8000450:	2100      	movs	r1, #0
 8000452:	43c9      	mvns	r1, r1
 8000454:	0008      	movs	r0, r1
 8000456:	b407      	push	{r0, r1, r2}
 8000458:	4802      	ldr	r0, [pc, #8]	; (8000464 <__aeabi_uldivmod+0x24>)
 800045a:	a102      	add	r1, pc, #8	; (adr r1, 8000464 <__aeabi_uldivmod+0x24>)
 800045c:	1840      	adds	r0, r0, r1
 800045e:	9002      	str	r0, [sp, #8]
 8000460:	bd03      	pop	{r0, r1, pc}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	ffffffd9 	.word	0xffffffd9
 8000468:	b403      	push	{r0, r1}
 800046a:	4668      	mov	r0, sp
 800046c:	b501      	push	{r0, lr}
 800046e:	9802      	ldr	r0, [sp, #8]
 8000470:	f000 f84c 	bl	800050c <__udivmoddi4>
 8000474:	9b01      	ldr	r3, [sp, #4]
 8000476:	469e      	mov	lr, r3
 8000478:	b002      	add	sp, #8
 800047a:	bc0c      	pop	{r2, r3}
 800047c:	4770      	bx	lr
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_lmul>:
 8000480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000482:	46ce      	mov	lr, r9
 8000484:	4699      	mov	r9, r3
 8000486:	0c03      	lsrs	r3, r0, #16
 8000488:	469c      	mov	ip, r3
 800048a:	0413      	lsls	r3, r2, #16
 800048c:	4647      	mov	r7, r8
 800048e:	0c1b      	lsrs	r3, r3, #16
 8000490:	001d      	movs	r5, r3
 8000492:	000e      	movs	r6, r1
 8000494:	4661      	mov	r1, ip
 8000496:	0404      	lsls	r4, r0, #16
 8000498:	0c24      	lsrs	r4, r4, #16
 800049a:	b580      	push	{r7, lr}
 800049c:	0007      	movs	r7, r0
 800049e:	0c10      	lsrs	r0, r2, #16
 80004a0:	434b      	muls	r3, r1
 80004a2:	4365      	muls	r5, r4
 80004a4:	4341      	muls	r1, r0
 80004a6:	4360      	muls	r0, r4
 80004a8:	0c2c      	lsrs	r4, r5, #16
 80004aa:	18c0      	adds	r0, r0, r3
 80004ac:	1820      	adds	r0, r4, r0
 80004ae:	468c      	mov	ip, r1
 80004b0:	4283      	cmp	r3, r0
 80004b2:	d903      	bls.n	80004bc <__aeabi_lmul+0x3c>
 80004b4:	2380      	movs	r3, #128	; 0x80
 80004b6:	025b      	lsls	r3, r3, #9
 80004b8:	4698      	mov	r8, r3
 80004ba:	44c4      	add	ip, r8
 80004bc:	4649      	mov	r1, r9
 80004be:	4379      	muls	r1, r7
 80004c0:	4356      	muls	r6, r2
 80004c2:	0c03      	lsrs	r3, r0, #16
 80004c4:	042d      	lsls	r5, r5, #16
 80004c6:	0c2d      	lsrs	r5, r5, #16
 80004c8:	1989      	adds	r1, r1, r6
 80004ca:	4463      	add	r3, ip
 80004cc:	0400      	lsls	r0, r0, #16
 80004ce:	1940      	adds	r0, r0, r5
 80004d0:	18c9      	adds	r1, r1, r3
 80004d2:	bcc0      	pop	{r6, r7}
 80004d4:	46b9      	mov	r9, r7
 80004d6:	46b0      	mov	r8, r6
 80004d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_f2uiz>:
 80004dc:	219e      	movs	r1, #158	; 0x9e
 80004de:	b510      	push	{r4, lr}
 80004e0:	05c9      	lsls	r1, r1, #23
 80004e2:	1c04      	adds	r4, r0, #0
 80004e4:	f001 fcb6 	bl	8001e54 <__aeabi_fcmpge>
 80004e8:	2800      	cmp	r0, #0
 80004ea:	d103      	bne.n	80004f4 <__aeabi_f2uiz+0x18>
 80004ec:	1c20      	adds	r0, r4, #0
 80004ee:	f000 fd67 	bl	8000fc0 <__aeabi_f2iz>
 80004f2:	bd10      	pop	{r4, pc}
 80004f4:	219e      	movs	r1, #158	; 0x9e
 80004f6:	1c20      	adds	r0, r4, #0
 80004f8:	05c9      	lsls	r1, r1, #23
 80004fa:	f000 fbc1 	bl	8000c80 <__aeabi_fsub>
 80004fe:	f000 fd5f 	bl	8000fc0 <__aeabi_f2iz>
 8000502:	2380      	movs	r3, #128	; 0x80
 8000504:	061b      	lsls	r3, r3, #24
 8000506:	469c      	mov	ip, r3
 8000508:	4460      	add	r0, ip
 800050a:	e7f2      	b.n	80004f2 <__aeabi_f2uiz+0x16>

0800050c <__udivmoddi4>:
 800050c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800050e:	4657      	mov	r7, sl
 8000510:	464e      	mov	r6, r9
 8000512:	4645      	mov	r5, r8
 8000514:	46de      	mov	lr, fp
 8000516:	b5e0      	push	{r5, r6, r7, lr}
 8000518:	0004      	movs	r4, r0
 800051a:	000d      	movs	r5, r1
 800051c:	4692      	mov	sl, r2
 800051e:	4699      	mov	r9, r3
 8000520:	b083      	sub	sp, #12
 8000522:	428b      	cmp	r3, r1
 8000524:	d830      	bhi.n	8000588 <__udivmoddi4+0x7c>
 8000526:	d02d      	beq.n	8000584 <__udivmoddi4+0x78>
 8000528:	4649      	mov	r1, r9
 800052a:	4650      	mov	r0, sl
 800052c:	f001 fcba 	bl	8001ea4 <__clzdi2>
 8000530:	0029      	movs	r1, r5
 8000532:	0006      	movs	r6, r0
 8000534:	0020      	movs	r0, r4
 8000536:	f001 fcb5 	bl	8001ea4 <__clzdi2>
 800053a:	1a33      	subs	r3, r6, r0
 800053c:	4698      	mov	r8, r3
 800053e:	3b20      	subs	r3, #32
 8000540:	d434      	bmi.n	80005ac <__udivmoddi4+0xa0>
 8000542:	469b      	mov	fp, r3
 8000544:	4653      	mov	r3, sl
 8000546:	465a      	mov	r2, fp
 8000548:	4093      	lsls	r3, r2
 800054a:	4642      	mov	r2, r8
 800054c:	001f      	movs	r7, r3
 800054e:	4653      	mov	r3, sl
 8000550:	4093      	lsls	r3, r2
 8000552:	001e      	movs	r6, r3
 8000554:	42af      	cmp	r7, r5
 8000556:	d83b      	bhi.n	80005d0 <__udivmoddi4+0xc4>
 8000558:	42af      	cmp	r7, r5
 800055a:	d100      	bne.n	800055e <__udivmoddi4+0x52>
 800055c:	e079      	b.n	8000652 <__udivmoddi4+0x146>
 800055e:	465b      	mov	r3, fp
 8000560:	1ba4      	subs	r4, r4, r6
 8000562:	41bd      	sbcs	r5, r7
 8000564:	2b00      	cmp	r3, #0
 8000566:	da00      	bge.n	800056a <__udivmoddi4+0x5e>
 8000568:	e076      	b.n	8000658 <__udivmoddi4+0x14c>
 800056a:	2200      	movs	r2, #0
 800056c:	2300      	movs	r3, #0
 800056e:	9200      	str	r2, [sp, #0]
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	2301      	movs	r3, #1
 8000574:	465a      	mov	r2, fp
 8000576:	4093      	lsls	r3, r2
 8000578:	9301      	str	r3, [sp, #4]
 800057a:	2301      	movs	r3, #1
 800057c:	4642      	mov	r2, r8
 800057e:	4093      	lsls	r3, r2
 8000580:	9300      	str	r3, [sp, #0]
 8000582:	e029      	b.n	80005d8 <__udivmoddi4+0xcc>
 8000584:	4282      	cmp	r2, r0
 8000586:	d9cf      	bls.n	8000528 <__udivmoddi4+0x1c>
 8000588:	2200      	movs	r2, #0
 800058a:	2300      	movs	r3, #0
 800058c:	9200      	str	r2, [sp, #0]
 800058e:	9301      	str	r3, [sp, #4]
 8000590:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000592:	2b00      	cmp	r3, #0
 8000594:	d001      	beq.n	800059a <__udivmoddi4+0x8e>
 8000596:	601c      	str	r4, [r3, #0]
 8000598:	605d      	str	r5, [r3, #4]
 800059a:	9800      	ldr	r0, [sp, #0]
 800059c:	9901      	ldr	r1, [sp, #4]
 800059e:	b003      	add	sp, #12
 80005a0:	bcf0      	pop	{r4, r5, r6, r7}
 80005a2:	46bb      	mov	fp, r7
 80005a4:	46b2      	mov	sl, r6
 80005a6:	46a9      	mov	r9, r5
 80005a8:	46a0      	mov	r8, r4
 80005aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ac:	4642      	mov	r2, r8
 80005ae:	469b      	mov	fp, r3
 80005b0:	2320      	movs	r3, #32
 80005b2:	1a9b      	subs	r3, r3, r2
 80005b4:	4652      	mov	r2, sl
 80005b6:	40da      	lsrs	r2, r3
 80005b8:	4641      	mov	r1, r8
 80005ba:	0013      	movs	r3, r2
 80005bc:	464a      	mov	r2, r9
 80005be:	408a      	lsls	r2, r1
 80005c0:	0017      	movs	r7, r2
 80005c2:	4642      	mov	r2, r8
 80005c4:	431f      	orrs	r7, r3
 80005c6:	4653      	mov	r3, sl
 80005c8:	4093      	lsls	r3, r2
 80005ca:	001e      	movs	r6, r3
 80005cc:	42af      	cmp	r7, r5
 80005ce:	d9c3      	bls.n	8000558 <__udivmoddi4+0x4c>
 80005d0:	2200      	movs	r2, #0
 80005d2:	2300      	movs	r3, #0
 80005d4:	9200      	str	r2, [sp, #0]
 80005d6:	9301      	str	r3, [sp, #4]
 80005d8:	4643      	mov	r3, r8
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d0d8      	beq.n	8000590 <__udivmoddi4+0x84>
 80005de:	07fb      	lsls	r3, r7, #31
 80005e0:	0872      	lsrs	r2, r6, #1
 80005e2:	431a      	orrs	r2, r3
 80005e4:	4646      	mov	r6, r8
 80005e6:	087b      	lsrs	r3, r7, #1
 80005e8:	e00e      	b.n	8000608 <__udivmoddi4+0xfc>
 80005ea:	42ab      	cmp	r3, r5
 80005ec:	d101      	bne.n	80005f2 <__udivmoddi4+0xe6>
 80005ee:	42a2      	cmp	r2, r4
 80005f0:	d80c      	bhi.n	800060c <__udivmoddi4+0x100>
 80005f2:	1aa4      	subs	r4, r4, r2
 80005f4:	419d      	sbcs	r5, r3
 80005f6:	2001      	movs	r0, #1
 80005f8:	1924      	adds	r4, r4, r4
 80005fa:	416d      	adcs	r5, r5
 80005fc:	2100      	movs	r1, #0
 80005fe:	3e01      	subs	r6, #1
 8000600:	1824      	adds	r4, r4, r0
 8000602:	414d      	adcs	r5, r1
 8000604:	2e00      	cmp	r6, #0
 8000606:	d006      	beq.n	8000616 <__udivmoddi4+0x10a>
 8000608:	42ab      	cmp	r3, r5
 800060a:	d9ee      	bls.n	80005ea <__udivmoddi4+0xde>
 800060c:	3e01      	subs	r6, #1
 800060e:	1924      	adds	r4, r4, r4
 8000610:	416d      	adcs	r5, r5
 8000612:	2e00      	cmp	r6, #0
 8000614:	d1f8      	bne.n	8000608 <__udivmoddi4+0xfc>
 8000616:	9800      	ldr	r0, [sp, #0]
 8000618:	9901      	ldr	r1, [sp, #4]
 800061a:	465b      	mov	r3, fp
 800061c:	1900      	adds	r0, r0, r4
 800061e:	4169      	adcs	r1, r5
 8000620:	2b00      	cmp	r3, #0
 8000622:	db24      	blt.n	800066e <__udivmoddi4+0x162>
 8000624:	002b      	movs	r3, r5
 8000626:	465a      	mov	r2, fp
 8000628:	4644      	mov	r4, r8
 800062a:	40d3      	lsrs	r3, r2
 800062c:	002a      	movs	r2, r5
 800062e:	40e2      	lsrs	r2, r4
 8000630:	001c      	movs	r4, r3
 8000632:	465b      	mov	r3, fp
 8000634:	0015      	movs	r5, r2
 8000636:	2b00      	cmp	r3, #0
 8000638:	db2a      	blt.n	8000690 <__udivmoddi4+0x184>
 800063a:	0026      	movs	r6, r4
 800063c:	409e      	lsls	r6, r3
 800063e:	0033      	movs	r3, r6
 8000640:	0026      	movs	r6, r4
 8000642:	4647      	mov	r7, r8
 8000644:	40be      	lsls	r6, r7
 8000646:	0032      	movs	r2, r6
 8000648:	1a80      	subs	r0, r0, r2
 800064a:	4199      	sbcs	r1, r3
 800064c:	9000      	str	r0, [sp, #0]
 800064e:	9101      	str	r1, [sp, #4]
 8000650:	e79e      	b.n	8000590 <__udivmoddi4+0x84>
 8000652:	42a3      	cmp	r3, r4
 8000654:	d8bc      	bhi.n	80005d0 <__udivmoddi4+0xc4>
 8000656:	e782      	b.n	800055e <__udivmoddi4+0x52>
 8000658:	4642      	mov	r2, r8
 800065a:	2320      	movs	r3, #32
 800065c:	2100      	movs	r1, #0
 800065e:	1a9b      	subs	r3, r3, r2
 8000660:	2200      	movs	r2, #0
 8000662:	9100      	str	r1, [sp, #0]
 8000664:	9201      	str	r2, [sp, #4]
 8000666:	2201      	movs	r2, #1
 8000668:	40da      	lsrs	r2, r3
 800066a:	9201      	str	r2, [sp, #4]
 800066c:	e785      	b.n	800057a <__udivmoddi4+0x6e>
 800066e:	4642      	mov	r2, r8
 8000670:	2320      	movs	r3, #32
 8000672:	1a9b      	subs	r3, r3, r2
 8000674:	002a      	movs	r2, r5
 8000676:	4646      	mov	r6, r8
 8000678:	409a      	lsls	r2, r3
 800067a:	0023      	movs	r3, r4
 800067c:	40f3      	lsrs	r3, r6
 800067e:	4644      	mov	r4, r8
 8000680:	4313      	orrs	r3, r2
 8000682:	002a      	movs	r2, r5
 8000684:	40e2      	lsrs	r2, r4
 8000686:	001c      	movs	r4, r3
 8000688:	465b      	mov	r3, fp
 800068a:	0015      	movs	r5, r2
 800068c:	2b00      	cmp	r3, #0
 800068e:	dad4      	bge.n	800063a <__udivmoddi4+0x12e>
 8000690:	4642      	mov	r2, r8
 8000692:	002f      	movs	r7, r5
 8000694:	2320      	movs	r3, #32
 8000696:	0026      	movs	r6, r4
 8000698:	4097      	lsls	r7, r2
 800069a:	1a9b      	subs	r3, r3, r2
 800069c:	40de      	lsrs	r6, r3
 800069e:	003b      	movs	r3, r7
 80006a0:	4333      	orrs	r3, r6
 80006a2:	e7cd      	b.n	8000640 <__udivmoddi4+0x134>

080006a4 <__aeabi_fadd>:
 80006a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006a6:	4647      	mov	r7, r8
 80006a8:	46ce      	mov	lr, r9
 80006aa:	024a      	lsls	r2, r1, #9
 80006ac:	0243      	lsls	r3, r0, #9
 80006ae:	0045      	lsls	r5, r0, #1
 80006b0:	0fc4      	lsrs	r4, r0, #31
 80006b2:	0a50      	lsrs	r0, r2, #9
 80006b4:	4680      	mov	r8, r0
 80006b6:	0048      	lsls	r0, r1, #1
 80006b8:	0a5b      	lsrs	r3, r3, #9
 80006ba:	0e00      	lsrs	r0, r0, #24
 80006bc:	0992      	lsrs	r2, r2, #6
 80006be:	4694      	mov	ip, r2
 80006c0:	b580      	push	{r7, lr}
 80006c2:	001e      	movs	r6, r3
 80006c4:	4681      	mov	r9, r0
 80006c6:	0002      	movs	r2, r0
 80006c8:	0e2d      	lsrs	r5, r5, #24
 80006ca:	00df      	lsls	r7, r3, #3
 80006cc:	0fc9      	lsrs	r1, r1, #31
 80006ce:	428c      	cmp	r4, r1
 80006d0:	d024      	beq.n	800071c <__aeabi_fadd+0x78>
 80006d2:	1a28      	subs	r0, r5, r0
 80006d4:	2800      	cmp	r0, #0
 80006d6:	dd0e      	ble.n	80006f6 <__aeabi_fadd+0x52>
 80006d8:	2a00      	cmp	r2, #0
 80006da:	d13e      	bne.n	800075a <__aeabi_fadd+0xb6>
 80006dc:	4662      	mov	r2, ip
 80006de:	2a00      	cmp	r2, #0
 80006e0:	d100      	bne.n	80006e4 <__aeabi_fadd+0x40>
 80006e2:	e0fd      	b.n	80008e0 <__aeabi_fadd+0x23c>
 80006e4:	1e42      	subs	r2, r0, #1
 80006e6:	2801      	cmp	r0, #1
 80006e8:	d100      	bne.n	80006ec <__aeabi_fadd+0x48>
 80006ea:	e137      	b.n	800095c <__aeabi_fadd+0x2b8>
 80006ec:	28ff      	cmp	r0, #255	; 0xff
 80006ee:	d100      	bne.n	80006f2 <__aeabi_fadd+0x4e>
 80006f0:	e0a9      	b.n	8000846 <__aeabi_fadd+0x1a2>
 80006f2:	0010      	movs	r0, r2
 80006f4:	e039      	b.n	800076a <__aeabi_fadd+0xc6>
 80006f6:	2800      	cmp	r0, #0
 80006f8:	d063      	beq.n	80007c2 <__aeabi_fadd+0x11e>
 80006fa:	464b      	mov	r3, r9
 80006fc:	1b52      	subs	r2, r2, r5
 80006fe:	2d00      	cmp	r5, #0
 8000700:	d000      	beq.n	8000704 <__aeabi_fadd+0x60>
 8000702:	e0e0      	b.n	80008c6 <__aeabi_fadd+0x222>
 8000704:	2f00      	cmp	r7, #0
 8000706:	d100      	bne.n	800070a <__aeabi_fadd+0x66>
 8000708:	e0ce      	b.n	80008a8 <__aeabi_fadd+0x204>
 800070a:	1e53      	subs	r3, r2, #1
 800070c:	2a01      	cmp	r2, #1
 800070e:	d100      	bne.n	8000712 <__aeabi_fadd+0x6e>
 8000710:	e155      	b.n	80009be <__aeabi_fadd+0x31a>
 8000712:	2aff      	cmp	r2, #255	; 0xff
 8000714:	d100      	bne.n	8000718 <__aeabi_fadd+0x74>
 8000716:	e094      	b.n	8000842 <__aeabi_fadd+0x19e>
 8000718:	001a      	movs	r2, r3
 800071a:	e0d9      	b.n	80008d0 <__aeabi_fadd+0x22c>
 800071c:	1a2a      	subs	r2, r5, r0
 800071e:	2a00      	cmp	r2, #0
 8000720:	dc00      	bgt.n	8000724 <__aeabi_fadd+0x80>
 8000722:	e099      	b.n	8000858 <__aeabi_fadd+0x1b4>
 8000724:	2800      	cmp	r0, #0
 8000726:	d062      	beq.n	80007ee <__aeabi_fadd+0x14a>
 8000728:	2dff      	cmp	r5, #255	; 0xff
 800072a:	d100      	bne.n	800072e <__aeabi_fadd+0x8a>
 800072c:	e08b      	b.n	8000846 <__aeabi_fadd+0x1a2>
 800072e:	2380      	movs	r3, #128	; 0x80
 8000730:	4661      	mov	r1, ip
 8000732:	04db      	lsls	r3, r3, #19
 8000734:	4319      	orrs	r1, r3
 8000736:	468c      	mov	ip, r1
 8000738:	2a1b      	cmp	r2, #27
 800073a:	dc00      	bgt.n	800073e <__aeabi_fadd+0x9a>
 800073c:	e0d2      	b.n	80008e4 <__aeabi_fadd+0x240>
 800073e:	2301      	movs	r3, #1
 8000740:	19db      	adds	r3, r3, r7
 8000742:	015a      	lsls	r2, r3, #5
 8000744:	d56a      	bpl.n	800081c <__aeabi_fadd+0x178>
 8000746:	3501      	adds	r5, #1
 8000748:	2dff      	cmp	r5, #255	; 0xff
 800074a:	d05b      	beq.n	8000804 <__aeabi_fadd+0x160>
 800074c:	2201      	movs	r2, #1
 800074e:	49a3      	ldr	r1, [pc, #652]	; (80009dc <__aeabi_fadd+0x338>)
 8000750:	401a      	ands	r2, r3
 8000752:	085b      	lsrs	r3, r3, #1
 8000754:	400b      	ands	r3, r1
 8000756:	4313      	orrs	r3, r2
 8000758:	e01c      	b.n	8000794 <__aeabi_fadd+0xf0>
 800075a:	2dff      	cmp	r5, #255	; 0xff
 800075c:	d100      	bne.n	8000760 <__aeabi_fadd+0xbc>
 800075e:	e072      	b.n	8000846 <__aeabi_fadd+0x1a2>
 8000760:	2380      	movs	r3, #128	; 0x80
 8000762:	4662      	mov	r2, ip
 8000764:	04db      	lsls	r3, r3, #19
 8000766:	431a      	orrs	r2, r3
 8000768:	4694      	mov	ip, r2
 800076a:	281b      	cmp	r0, #27
 800076c:	dc00      	bgt.n	8000770 <__aeabi_fadd+0xcc>
 800076e:	e090      	b.n	8000892 <__aeabi_fadd+0x1ee>
 8000770:	2301      	movs	r3, #1
 8000772:	1afb      	subs	r3, r7, r3
 8000774:	015a      	lsls	r2, r3, #5
 8000776:	d551      	bpl.n	800081c <__aeabi_fadd+0x178>
 8000778:	019b      	lsls	r3, r3, #6
 800077a:	099e      	lsrs	r6, r3, #6
 800077c:	0030      	movs	r0, r6
 800077e:	f001 fb73 	bl	8001e68 <__clzsi2>
 8000782:	0033      	movs	r3, r6
 8000784:	3805      	subs	r0, #5
 8000786:	4083      	lsls	r3, r0
 8000788:	4285      	cmp	r5, r0
 800078a:	dc00      	bgt.n	800078e <__aeabi_fadd+0xea>
 800078c:	e075      	b.n	800087a <__aeabi_fadd+0x1d6>
 800078e:	4a94      	ldr	r2, [pc, #592]	; (80009e0 <__aeabi_fadd+0x33c>)
 8000790:	1a2d      	subs	r5, r5, r0
 8000792:	4013      	ands	r3, r2
 8000794:	075a      	lsls	r2, r3, #29
 8000796:	d004      	beq.n	80007a2 <__aeabi_fadd+0xfe>
 8000798:	220f      	movs	r2, #15
 800079a:	401a      	ands	r2, r3
 800079c:	2a04      	cmp	r2, #4
 800079e:	d000      	beq.n	80007a2 <__aeabi_fadd+0xfe>
 80007a0:	3304      	adds	r3, #4
 80007a2:	015a      	lsls	r2, r3, #5
 80007a4:	d53c      	bpl.n	8000820 <__aeabi_fadd+0x17c>
 80007a6:	1c68      	adds	r0, r5, #1
 80007a8:	2dfe      	cmp	r5, #254	; 0xfe
 80007aa:	d02b      	beq.n	8000804 <__aeabi_fadd+0x160>
 80007ac:	019b      	lsls	r3, r3, #6
 80007ae:	0a5e      	lsrs	r6, r3, #9
 80007b0:	b2c0      	uxtb	r0, r0
 80007b2:	05c0      	lsls	r0, r0, #23
 80007b4:	4330      	orrs	r0, r6
 80007b6:	07e4      	lsls	r4, r4, #31
 80007b8:	4320      	orrs	r0, r4
 80007ba:	bcc0      	pop	{r6, r7}
 80007bc:	46b9      	mov	r9, r7
 80007be:	46b0      	mov	r8, r6
 80007c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007c2:	20fe      	movs	r0, #254	; 0xfe
 80007c4:	1c6a      	adds	r2, r5, #1
 80007c6:	4210      	tst	r0, r2
 80007c8:	d172      	bne.n	80008b0 <__aeabi_fadd+0x20c>
 80007ca:	2d00      	cmp	r5, #0
 80007cc:	d000      	beq.n	80007d0 <__aeabi_fadd+0x12c>
 80007ce:	e0ae      	b.n	800092e <__aeabi_fadd+0x28a>
 80007d0:	2f00      	cmp	r7, #0
 80007d2:	d100      	bne.n	80007d6 <__aeabi_fadd+0x132>
 80007d4:	e0ec      	b.n	80009b0 <__aeabi_fadd+0x30c>
 80007d6:	4663      	mov	r3, ip
 80007d8:	2000      	movs	r0, #0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d0e9      	beq.n	80007b2 <__aeabi_fadd+0x10e>
 80007de:	1afb      	subs	r3, r7, r3
 80007e0:	015a      	lsls	r2, r3, #5
 80007e2:	d400      	bmi.n	80007e6 <__aeabi_fadd+0x142>
 80007e4:	e0f3      	b.n	80009ce <__aeabi_fadd+0x32a>
 80007e6:	4663      	mov	r3, ip
 80007e8:	000c      	movs	r4, r1
 80007ea:	1bdb      	subs	r3, r3, r7
 80007ec:	e7d2      	b.n	8000794 <__aeabi_fadd+0xf0>
 80007ee:	4661      	mov	r1, ip
 80007f0:	2900      	cmp	r1, #0
 80007f2:	d05b      	beq.n	80008ac <__aeabi_fadd+0x208>
 80007f4:	1e51      	subs	r1, r2, #1
 80007f6:	2a01      	cmp	r2, #1
 80007f8:	d100      	bne.n	80007fc <__aeabi_fadd+0x158>
 80007fa:	e0a7      	b.n	800094c <__aeabi_fadd+0x2a8>
 80007fc:	2aff      	cmp	r2, #255	; 0xff
 80007fe:	d022      	beq.n	8000846 <__aeabi_fadd+0x1a2>
 8000800:	000a      	movs	r2, r1
 8000802:	e799      	b.n	8000738 <__aeabi_fadd+0x94>
 8000804:	20ff      	movs	r0, #255	; 0xff
 8000806:	2600      	movs	r6, #0
 8000808:	e7d3      	b.n	80007b2 <__aeabi_fadd+0x10e>
 800080a:	21fe      	movs	r1, #254	; 0xfe
 800080c:	1c6a      	adds	r2, r5, #1
 800080e:	4211      	tst	r1, r2
 8000810:	d073      	beq.n	80008fa <__aeabi_fadd+0x256>
 8000812:	2aff      	cmp	r2, #255	; 0xff
 8000814:	d0f6      	beq.n	8000804 <__aeabi_fadd+0x160>
 8000816:	0015      	movs	r5, r2
 8000818:	4467      	add	r7, ip
 800081a:	087b      	lsrs	r3, r7, #1
 800081c:	075a      	lsls	r2, r3, #29
 800081e:	d1bb      	bne.n	8000798 <__aeabi_fadd+0xf4>
 8000820:	08db      	lsrs	r3, r3, #3
 8000822:	2dff      	cmp	r5, #255	; 0xff
 8000824:	d00f      	beq.n	8000846 <__aeabi_fadd+0x1a2>
 8000826:	025b      	lsls	r3, r3, #9
 8000828:	0a5e      	lsrs	r6, r3, #9
 800082a:	b2e8      	uxtb	r0, r5
 800082c:	e7c1      	b.n	80007b2 <__aeabi_fadd+0x10e>
 800082e:	4662      	mov	r2, ip
 8000830:	2a00      	cmp	r2, #0
 8000832:	d008      	beq.n	8000846 <__aeabi_fadd+0x1a2>
 8000834:	2280      	movs	r2, #128	; 0x80
 8000836:	03d2      	lsls	r2, r2, #15
 8000838:	4213      	tst	r3, r2
 800083a:	d004      	beq.n	8000846 <__aeabi_fadd+0x1a2>
 800083c:	4640      	mov	r0, r8
 800083e:	4210      	tst	r0, r2
 8000840:	d101      	bne.n	8000846 <__aeabi_fadd+0x1a2>
 8000842:	000c      	movs	r4, r1
 8000844:	4643      	mov	r3, r8
 8000846:	2b00      	cmp	r3, #0
 8000848:	d0dc      	beq.n	8000804 <__aeabi_fadd+0x160>
 800084a:	2680      	movs	r6, #128	; 0x80
 800084c:	03f6      	lsls	r6, r6, #15
 800084e:	431e      	orrs	r6, r3
 8000850:	0276      	lsls	r6, r6, #9
 8000852:	20ff      	movs	r0, #255	; 0xff
 8000854:	0a76      	lsrs	r6, r6, #9
 8000856:	e7ac      	b.n	80007b2 <__aeabi_fadd+0x10e>
 8000858:	2a00      	cmp	r2, #0
 800085a:	d0d6      	beq.n	800080a <__aeabi_fadd+0x166>
 800085c:	1b42      	subs	r2, r0, r5
 800085e:	2d00      	cmp	r5, #0
 8000860:	d05c      	beq.n	800091c <__aeabi_fadd+0x278>
 8000862:	28ff      	cmp	r0, #255	; 0xff
 8000864:	d0ee      	beq.n	8000844 <__aeabi_fadd+0x1a0>
 8000866:	2380      	movs	r3, #128	; 0x80
 8000868:	04db      	lsls	r3, r3, #19
 800086a:	431f      	orrs	r7, r3
 800086c:	2a1b      	cmp	r2, #27
 800086e:	dc00      	bgt.n	8000872 <__aeabi_fadd+0x1ce>
 8000870:	e082      	b.n	8000978 <__aeabi_fadd+0x2d4>
 8000872:	2301      	movs	r3, #1
 8000874:	464d      	mov	r5, r9
 8000876:	4463      	add	r3, ip
 8000878:	e763      	b.n	8000742 <__aeabi_fadd+0x9e>
 800087a:	2220      	movs	r2, #32
 800087c:	1b40      	subs	r0, r0, r5
 800087e:	3001      	adds	r0, #1
 8000880:	1a12      	subs	r2, r2, r0
 8000882:	0019      	movs	r1, r3
 8000884:	4093      	lsls	r3, r2
 8000886:	40c1      	lsrs	r1, r0
 8000888:	1e5a      	subs	r2, r3, #1
 800088a:	4193      	sbcs	r3, r2
 800088c:	2500      	movs	r5, #0
 800088e:	430b      	orrs	r3, r1
 8000890:	e780      	b.n	8000794 <__aeabi_fadd+0xf0>
 8000892:	2320      	movs	r3, #32
 8000894:	4661      	mov	r1, ip
 8000896:	1a1b      	subs	r3, r3, r0
 8000898:	4099      	lsls	r1, r3
 800089a:	4662      	mov	r2, ip
 800089c:	000b      	movs	r3, r1
 800089e:	40c2      	lsrs	r2, r0
 80008a0:	1e59      	subs	r1, r3, #1
 80008a2:	418b      	sbcs	r3, r1
 80008a4:	4313      	orrs	r3, r2
 80008a6:	e764      	b.n	8000772 <__aeabi_fadd+0xce>
 80008a8:	000c      	movs	r4, r1
 80008aa:	4643      	mov	r3, r8
 80008ac:	0015      	movs	r5, r2
 80008ae:	e7b8      	b.n	8000822 <__aeabi_fadd+0x17e>
 80008b0:	4663      	mov	r3, ip
 80008b2:	1afe      	subs	r6, r7, r3
 80008b4:	0173      	lsls	r3, r6, #5
 80008b6:	d445      	bmi.n	8000944 <__aeabi_fadd+0x2a0>
 80008b8:	2e00      	cmp	r6, #0
 80008ba:	d000      	beq.n	80008be <__aeabi_fadd+0x21a>
 80008bc:	e75e      	b.n	800077c <__aeabi_fadd+0xd8>
 80008be:	2400      	movs	r4, #0
 80008c0:	2000      	movs	r0, #0
 80008c2:	2600      	movs	r6, #0
 80008c4:	e775      	b.n	80007b2 <__aeabi_fadd+0x10e>
 80008c6:	2bff      	cmp	r3, #255	; 0xff
 80008c8:	d0bb      	beq.n	8000842 <__aeabi_fadd+0x19e>
 80008ca:	2380      	movs	r3, #128	; 0x80
 80008cc:	04db      	lsls	r3, r3, #19
 80008ce:	431f      	orrs	r7, r3
 80008d0:	2a1b      	cmp	r2, #27
 80008d2:	dd47      	ble.n	8000964 <__aeabi_fadd+0x2c0>
 80008d4:	2301      	movs	r3, #1
 80008d6:	4662      	mov	r2, ip
 80008d8:	000c      	movs	r4, r1
 80008da:	464d      	mov	r5, r9
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	e749      	b.n	8000774 <__aeabi_fadd+0xd0>
 80008e0:	0005      	movs	r5, r0
 80008e2:	e79e      	b.n	8000822 <__aeabi_fadd+0x17e>
 80008e4:	4661      	mov	r1, ip
 80008e6:	2320      	movs	r3, #32
 80008e8:	40d1      	lsrs	r1, r2
 80008ea:	1a9b      	subs	r3, r3, r2
 80008ec:	4662      	mov	r2, ip
 80008ee:	409a      	lsls	r2, r3
 80008f0:	0013      	movs	r3, r2
 80008f2:	1e5a      	subs	r2, r3, #1
 80008f4:	4193      	sbcs	r3, r2
 80008f6:	430b      	orrs	r3, r1
 80008f8:	e722      	b.n	8000740 <__aeabi_fadd+0x9c>
 80008fa:	2d00      	cmp	r5, #0
 80008fc:	d146      	bne.n	800098c <__aeabi_fadd+0x2e8>
 80008fe:	2f00      	cmp	r7, #0
 8000900:	d062      	beq.n	80009c8 <__aeabi_fadd+0x324>
 8000902:	4663      	mov	r3, ip
 8000904:	2000      	movs	r0, #0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d100      	bne.n	800090c <__aeabi_fadd+0x268>
 800090a:	e752      	b.n	80007b2 <__aeabi_fadd+0x10e>
 800090c:	003b      	movs	r3, r7
 800090e:	4463      	add	r3, ip
 8000910:	015a      	lsls	r2, r3, #5
 8000912:	d583      	bpl.n	800081c <__aeabi_fadd+0x178>
 8000914:	4a32      	ldr	r2, [pc, #200]	; (80009e0 <__aeabi_fadd+0x33c>)
 8000916:	3501      	adds	r5, #1
 8000918:	4013      	ands	r3, r2
 800091a:	e77f      	b.n	800081c <__aeabi_fadd+0x178>
 800091c:	2f00      	cmp	r7, #0
 800091e:	d0c4      	beq.n	80008aa <__aeabi_fadd+0x206>
 8000920:	1e53      	subs	r3, r2, #1
 8000922:	2a01      	cmp	r2, #1
 8000924:	d012      	beq.n	800094c <__aeabi_fadd+0x2a8>
 8000926:	2aff      	cmp	r2, #255	; 0xff
 8000928:	d08c      	beq.n	8000844 <__aeabi_fadd+0x1a0>
 800092a:	001a      	movs	r2, r3
 800092c:	e79e      	b.n	800086c <__aeabi_fadd+0x1c8>
 800092e:	2f00      	cmp	r7, #0
 8000930:	d000      	beq.n	8000934 <__aeabi_fadd+0x290>
 8000932:	e77c      	b.n	800082e <__aeabi_fadd+0x18a>
 8000934:	4663      	mov	r3, ip
 8000936:	2b00      	cmp	r3, #0
 8000938:	d183      	bne.n	8000842 <__aeabi_fadd+0x19e>
 800093a:	2680      	movs	r6, #128	; 0x80
 800093c:	2400      	movs	r4, #0
 800093e:	20ff      	movs	r0, #255	; 0xff
 8000940:	03f6      	lsls	r6, r6, #15
 8000942:	e736      	b.n	80007b2 <__aeabi_fadd+0x10e>
 8000944:	4663      	mov	r3, ip
 8000946:	000c      	movs	r4, r1
 8000948:	1bde      	subs	r6, r3, r7
 800094a:	e717      	b.n	800077c <__aeabi_fadd+0xd8>
 800094c:	003b      	movs	r3, r7
 800094e:	4463      	add	r3, ip
 8000950:	2501      	movs	r5, #1
 8000952:	015a      	lsls	r2, r3, #5
 8000954:	d400      	bmi.n	8000958 <__aeabi_fadd+0x2b4>
 8000956:	e761      	b.n	800081c <__aeabi_fadd+0x178>
 8000958:	2502      	movs	r5, #2
 800095a:	e6f7      	b.n	800074c <__aeabi_fadd+0xa8>
 800095c:	4663      	mov	r3, ip
 800095e:	2501      	movs	r5, #1
 8000960:	1afb      	subs	r3, r7, r3
 8000962:	e707      	b.n	8000774 <__aeabi_fadd+0xd0>
 8000964:	2320      	movs	r3, #32
 8000966:	1a9b      	subs	r3, r3, r2
 8000968:	0038      	movs	r0, r7
 800096a:	409f      	lsls	r7, r3
 800096c:	003b      	movs	r3, r7
 800096e:	40d0      	lsrs	r0, r2
 8000970:	1e5a      	subs	r2, r3, #1
 8000972:	4193      	sbcs	r3, r2
 8000974:	4303      	orrs	r3, r0
 8000976:	e7ae      	b.n	80008d6 <__aeabi_fadd+0x232>
 8000978:	2320      	movs	r3, #32
 800097a:	1a9b      	subs	r3, r3, r2
 800097c:	0039      	movs	r1, r7
 800097e:	409f      	lsls	r7, r3
 8000980:	003b      	movs	r3, r7
 8000982:	40d1      	lsrs	r1, r2
 8000984:	1e5a      	subs	r2, r3, #1
 8000986:	4193      	sbcs	r3, r2
 8000988:	430b      	orrs	r3, r1
 800098a:	e773      	b.n	8000874 <__aeabi_fadd+0x1d0>
 800098c:	2f00      	cmp	r7, #0
 800098e:	d100      	bne.n	8000992 <__aeabi_fadd+0x2ee>
 8000990:	e758      	b.n	8000844 <__aeabi_fadd+0x1a0>
 8000992:	4662      	mov	r2, ip
 8000994:	2a00      	cmp	r2, #0
 8000996:	d100      	bne.n	800099a <__aeabi_fadd+0x2f6>
 8000998:	e755      	b.n	8000846 <__aeabi_fadd+0x1a2>
 800099a:	2280      	movs	r2, #128	; 0x80
 800099c:	03d2      	lsls	r2, r2, #15
 800099e:	4213      	tst	r3, r2
 80009a0:	d100      	bne.n	80009a4 <__aeabi_fadd+0x300>
 80009a2:	e750      	b.n	8000846 <__aeabi_fadd+0x1a2>
 80009a4:	4641      	mov	r1, r8
 80009a6:	4211      	tst	r1, r2
 80009a8:	d000      	beq.n	80009ac <__aeabi_fadd+0x308>
 80009aa:	e74c      	b.n	8000846 <__aeabi_fadd+0x1a2>
 80009ac:	4643      	mov	r3, r8
 80009ae:	e74a      	b.n	8000846 <__aeabi_fadd+0x1a2>
 80009b0:	4663      	mov	r3, ip
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d083      	beq.n	80008be <__aeabi_fadd+0x21a>
 80009b6:	000c      	movs	r4, r1
 80009b8:	4646      	mov	r6, r8
 80009ba:	2000      	movs	r0, #0
 80009bc:	e6f9      	b.n	80007b2 <__aeabi_fadd+0x10e>
 80009be:	4663      	mov	r3, ip
 80009c0:	000c      	movs	r4, r1
 80009c2:	1bdb      	subs	r3, r3, r7
 80009c4:	3501      	adds	r5, #1
 80009c6:	e6d5      	b.n	8000774 <__aeabi_fadd+0xd0>
 80009c8:	4646      	mov	r6, r8
 80009ca:	2000      	movs	r0, #0
 80009cc:	e6f1      	b.n	80007b2 <__aeabi_fadd+0x10e>
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d000      	beq.n	80009d4 <__aeabi_fadd+0x330>
 80009d2:	e723      	b.n	800081c <__aeabi_fadd+0x178>
 80009d4:	2400      	movs	r4, #0
 80009d6:	2600      	movs	r6, #0
 80009d8:	e6eb      	b.n	80007b2 <__aeabi_fadd+0x10e>
 80009da:	46c0      	nop			; (mov r8, r8)
 80009dc:	7dffffff 	.word	0x7dffffff
 80009e0:	fbffffff 	.word	0xfbffffff

080009e4 <__aeabi_fmul>:
 80009e4:	0243      	lsls	r3, r0, #9
 80009e6:	0a5b      	lsrs	r3, r3, #9
 80009e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009ea:	464f      	mov	r7, r9
 80009ec:	4646      	mov	r6, r8
 80009ee:	4699      	mov	r9, r3
 80009f0:	46d6      	mov	lr, sl
 80009f2:	0fc3      	lsrs	r3, r0, #31
 80009f4:	0045      	lsls	r5, r0, #1
 80009f6:	4698      	mov	r8, r3
 80009f8:	b5c0      	push	{r6, r7, lr}
 80009fa:	464b      	mov	r3, r9
 80009fc:	1c0f      	adds	r7, r1, #0
 80009fe:	0e2d      	lsrs	r5, r5, #24
 8000a00:	d100      	bne.n	8000a04 <__aeabi_fmul+0x20>
 8000a02:	e0cb      	b.n	8000b9c <__aeabi_fmul+0x1b8>
 8000a04:	2dff      	cmp	r5, #255	; 0xff
 8000a06:	d100      	bne.n	8000a0a <__aeabi_fmul+0x26>
 8000a08:	e0cf      	b.n	8000baa <__aeabi_fmul+0x1c6>
 8000a0a:	2280      	movs	r2, #128	; 0x80
 8000a0c:	00db      	lsls	r3, r3, #3
 8000a0e:	04d2      	lsls	r2, r2, #19
 8000a10:	431a      	orrs	r2, r3
 8000a12:	2300      	movs	r3, #0
 8000a14:	4691      	mov	r9, r2
 8000a16:	2600      	movs	r6, #0
 8000a18:	469a      	mov	sl, r3
 8000a1a:	3d7f      	subs	r5, #127	; 0x7f
 8000a1c:	027c      	lsls	r4, r7, #9
 8000a1e:	007b      	lsls	r3, r7, #1
 8000a20:	0a64      	lsrs	r4, r4, #9
 8000a22:	0e1b      	lsrs	r3, r3, #24
 8000a24:	0fff      	lsrs	r7, r7, #31
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d100      	bne.n	8000a2c <__aeabi_fmul+0x48>
 8000a2a:	e0a9      	b.n	8000b80 <__aeabi_fmul+0x19c>
 8000a2c:	2bff      	cmp	r3, #255	; 0xff
 8000a2e:	d011      	beq.n	8000a54 <__aeabi_fmul+0x70>
 8000a30:	2280      	movs	r2, #128	; 0x80
 8000a32:	00e4      	lsls	r4, r4, #3
 8000a34:	04d2      	lsls	r2, r2, #19
 8000a36:	4314      	orrs	r4, r2
 8000a38:	4642      	mov	r2, r8
 8000a3a:	3b7f      	subs	r3, #127	; 0x7f
 8000a3c:	195b      	adds	r3, r3, r5
 8000a3e:	407a      	eors	r2, r7
 8000a40:	2000      	movs	r0, #0
 8000a42:	b2d2      	uxtb	r2, r2
 8000a44:	1c5d      	adds	r5, r3, #1
 8000a46:	2e0a      	cmp	r6, #10
 8000a48:	dd13      	ble.n	8000a72 <__aeabi_fmul+0x8e>
 8000a4a:	003a      	movs	r2, r7
 8000a4c:	2e0b      	cmp	r6, #11
 8000a4e:	d047      	beq.n	8000ae0 <__aeabi_fmul+0xfc>
 8000a50:	4647      	mov	r7, r8
 8000a52:	e03f      	b.n	8000ad4 <__aeabi_fmul+0xf0>
 8000a54:	002b      	movs	r3, r5
 8000a56:	33ff      	adds	r3, #255	; 0xff
 8000a58:	2c00      	cmp	r4, #0
 8000a5a:	d11e      	bne.n	8000a9a <__aeabi_fmul+0xb6>
 8000a5c:	2202      	movs	r2, #2
 8000a5e:	4316      	orrs	r6, r2
 8000a60:	4642      	mov	r2, r8
 8000a62:	3501      	adds	r5, #1
 8000a64:	407a      	eors	r2, r7
 8000a66:	b2d2      	uxtb	r2, r2
 8000a68:	35ff      	adds	r5, #255	; 0xff
 8000a6a:	2e0a      	cmp	r6, #10
 8000a6c:	dd00      	ble.n	8000a70 <__aeabi_fmul+0x8c>
 8000a6e:	e0e4      	b.n	8000c3a <__aeabi_fmul+0x256>
 8000a70:	2002      	movs	r0, #2
 8000a72:	2e02      	cmp	r6, #2
 8000a74:	dc1c      	bgt.n	8000ab0 <__aeabi_fmul+0xcc>
 8000a76:	3e01      	subs	r6, #1
 8000a78:	2e01      	cmp	r6, #1
 8000a7a:	d842      	bhi.n	8000b02 <__aeabi_fmul+0x11e>
 8000a7c:	2802      	cmp	r0, #2
 8000a7e:	d03d      	beq.n	8000afc <__aeabi_fmul+0x118>
 8000a80:	2801      	cmp	r0, #1
 8000a82:	d166      	bne.n	8000b52 <__aeabi_fmul+0x16e>
 8000a84:	2000      	movs	r0, #0
 8000a86:	2100      	movs	r1, #0
 8000a88:	05c0      	lsls	r0, r0, #23
 8000a8a:	4308      	orrs	r0, r1
 8000a8c:	07d2      	lsls	r2, r2, #31
 8000a8e:	4310      	orrs	r0, r2
 8000a90:	bce0      	pop	{r5, r6, r7}
 8000a92:	46ba      	mov	sl, r7
 8000a94:	46b1      	mov	r9, r6
 8000a96:	46a8      	mov	r8, r5
 8000a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a9a:	2203      	movs	r2, #3
 8000a9c:	4316      	orrs	r6, r2
 8000a9e:	4642      	mov	r2, r8
 8000aa0:	3501      	adds	r5, #1
 8000aa2:	407a      	eors	r2, r7
 8000aa4:	b2d2      	uxtb	r2, r2
 8000aa6:	35ff      	adds	r5, #255	; 0xff
 8000aa8:	2e0a      	cmp	r6, #10
 8000aaa:	dd00      	ble.n	8000aae <__aeabi_fmul+0xca>
 8000aac:	e0e4      	b.n	8000c78 <__aeabi_fmul+0x294>
 8000aae:	2003      	movs	r0, #3
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	40b1      	lsls	r1, r6
 8000ab4:	26a6      	movs	r6, #166	; 0xa6
 8000ab6:	00f6      	lsls	r6, r6, #3
 8000ab8:	4231      	tst	r1, r6
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_fmul+0xee>
 8000abc:	2690      	movs	r6, #144	; 0x90
 8000abe:	00b6      	lsls	r6, r6, #2
 8000ac0:	4231      	tst	r1, r6
 8000ac2:	d116      	bne.n	8000af2 <__aeabi_fmul+0x10e>
 8000ac4:	3eb9      	subs	r6, #185	; 0xb9
 8000ac6:	3eff      	subs	r6, #255	; 0xff
 8000ac8:	420e      	tst	r6, r1
 8000aca:	d01a      	beq.n	8000b02 <__aeabi_fmul+0x11e>
 8000acc:	46a1      	mov	r9, r4
 8000ace:	4682      	mov	sl, r0
 8000ad0:	e000      	b.n	8000ad4 <__aeabi_fmul+0xf0>
 8000ad2:	0017      	movs	r7, r2
 8000ad4:	4653      	mov	r3, sl
 8000ad6:	003a      	movs	r2, r7
 8000ad8:	2b02      	cmp	r3, #2
 8000ada:	d00f      	beq.n	8000afc <__aeabi_fmul+0x118>
 8000adc:	464c      	mov	r4, r9
 8000ade:	4650      	mov	r0, sl
 8000ae0:	2803      	cmp	r0, #3
 8000ae2:	d1cd      	bne.n	8000a80 <__aeabi_fmul+0x9c>
 8000ae4:	2180      	movs	r1, #128	; 0x80
 8000ae6:	03c9      	lsls	r1, r1, #15
 8000ae8:	4321      	orrs	r1, r4
 8000aea:	0249      	lsls	r1, r1, #9
 8000aec:	20ff      	movs	r0, #255	; 0xff
 8000aee:	0a49      	lsrs	r1, r1, #9
 8000af0:	e7ca      	b.n	8000a88 <__aeabi_fmul+0xa4>
 8000af2:	2180      	movs	r1, #128	; 0x80
 8000af4:	2200      	movs	r2, #0
 8000af6:	20ff      	movs	r0, #255	; 0xff
 8000af8:	03c9      	lsls	r1, r1, #15
 8000afa:	e7c5      	b.n	8000a88 <__aeabi_fmul+0xa4>
 8000afc:	20ff      	movs	r0, #255	; 0xff
 8000afe:	2100      	movs	r1, #0
 8000b00:	e7c2      	b.n	8000a88 <__aeabi_fmul+0xa4>
 8000b02:	0c20      	lsrs	r0, r4, #16
 8000b04:	4649      	mov	r1, r9
 8000b06:	0424      	lsls	r4, r4, #16
 8000b08:	0c24      	lsrs	r4, r4, #16
 8000b0a:	0027      	movs	r7, r4
 8000b0c:	0c0e      	lsrs	r6, r1, #16
 8000b0e:	0409      	lsls	r1, r1, #16
 8000b10:	0c09      	lsrs	r1, r1, #16
 8000b12:	4374      	muls	r4, r6
 8000b14:	434f      	muls	r7, r1
 8000b16:	4346      	muls	r6, r0
 8000b18:	4348      	muls	r0, r1
 8000b1a:	0c39      	lsrs	r1, r7, #16
 8000b1c:	1900      	adds	r0, r0, r4
 8000b1e:	1809      	adds	r1, r1, r0
 8000b20:	428c      	cmp	r4, r1
 8000b22:	d903      	bls.n	8000b2c <__aeabi_fmul+0x148>
 8000b24:	2080      	movs	r0, #128	; 0x80
 8000b26:	0240      	lsls	r0, r0, #9
 8000b28:	4684      	mov	ip, r0
 8000b2a:	4466      	add	r6, ip
 8000b2c:	043f      	lsls	r7, r7, #16
 8000b2e:	0408      	lsls	r0, r1, #16
 8000b30:	0c3f      	lsrs	r7, r7, #16
 8000b32:	19c0      	adds	r0, r0, r7
 8000b34:	0184      	lsls	r4, r0, #6
 8000b36:	1e67      	subs	r7, r4, #1
 8000b38:	41bc      	sbcs	r4, r7
 8000b3a:	0c09      	lsrs	r1, r1, #16
 8000b3c:	0e80      	lsrs	r0, r0, #26
 8000b3e:	1989      	adds	r1, r1, r6
 8000b40:	4304      	orrs	r4, r0
 8000b42:	0189      	lsls	r1, r1, #6
 8000b44:	430c      	orrs	r4, r1
 8000b46:	0109      	lsls	r1, r1, #4
 8000b48:	d571      	bpl.n	8000c2e <__aeabi_fmul+0x24a>
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	0861      	lsrs	r1, r4, #1
 8000b4e:	401c      	ands	r4, r3
 8000b50:	430c      	orrs	r4, r1
 8000b52:	002b      	movs	r3, r5
 8000b54:	337f      	adds	r3, #127	; 0x7f
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	dd51      	ble.n	8000bfe <__aeabi_fmul+0x21a>
 8000b5a:	0761      	lsls	r1, r4, #29
 8000b5c:	d004      	beq.n	8000b68 <__aeabi_fmul+0x184>
 8000b5e:	210f      	movs	r1, #15
 8000b60:	4021      	ands	r1, r4
 8000b62:	2904      	cmp	r1, #4
 8000b64:	d000      	beq.n	8000b68 <__aeabi_fmul+0x184>
 8000b66:	3404      	adds	r4, #4
 8000b68:	0121      	lsls	r1, r4, #4
 8000b6a:	d503      	bpl.n	8000b74 <__aeabi_fmul+0x190>
 8000b6c:	4b43      	ldr	r3, [pc, #268]	; (8000c7c <__aeabi_fmul+0x298>)
 8000b6e:	401c      	ands	r4, r3
 8000b70:	002b      	movs	r3, r5
 8000b72:	3380      	adds	r3, #128	; 0x80
 8000b74:	2bfe      	cmp	r3, #254	; 0xfe
 8000b76:	dcc1      	bgt.n	8000afc <__aeabi_fmul+0x118>
 8000b78:	01a1      	lsls	r1, r4, #6
 8000b7a:	0a49      	lsrs	r1, r1, #9
 8000b7c:	b2d8      	uxtb	r0, r3
 8000b7e:	e783      	b.n	8000a88 <__aeabi_fmul+0xa4>
 8000b80:	2c00      	cmp	r4, #0
 8000b82:	d12c      	bne.n	8000bde <__aeabi_fmul+0x1fa>
 8000b84:	2301      	movs	r3, #1
 8000b86:	4642      	mov	r2, r8
 8000b88:	431e      	orrs	r6, r3
 8000b8a:	002b      	movs	r3, r5
 8000b8c:	407a      	eors	r2, r7
 8000b8e:	2001      	movs	r0, #1
 8000b90:	b2d2      	uxtb	r2, r2
 8000b92:	1c5d      	adds	r5, r3, #1
 8000b94:	2e0a      	cmp	r6, #10
 8000b96:	dd00      	ble.n	8000b9a <__aeabi_fmul+0x1b6>
 8000b98:	e757      	b.n	8000a4a <__aeabi_fmul+0x66>
 8000b9a:	e76a      	b.n	8000a72 <__aeabi_fmul+0x8e>
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d110      	bne.n	8000bc2 <__aeabi_fmul+0x1de>
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	2604      	movs	r6, #4
 8000ba4:	2500      	movs	r5, #0
 8000ba6:	469a      	mov	sl, r3
 8000ba8:	e738      	b.n	8000a1c <__aeabi_fmul+0x38>
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d104      	bne.n	8000bb8 <__aeabi_fmul+0x1d4>
 8000bae:	2302      	movs	r3, #2
 8000bb0:	2608      	movs	r6, #8
 8000bb2:	25ff      	movs	r5, #255	; 0xff
 8000bb4:	469a      	mov	sl, r3
 8000bb6:	e731      	b.n	8000a1c <__aeabi_fmul+0x38>
 8000bb8:	2303      	movs	r3, #3
 8000bba:	260c      	movs	r6, #12
 8000bbc:	25ff      	movs	r5, #255	; 0xff
 8000bbe:	469a      	mov	sl, r3
 8000bc0:	e72c      	b.n	8000a1c <__aeabi_fmul+0x38>
 8000bc2:	4648      	mov	r0, r9
 8000bc4:	f001 f950 	bl	8001e68 <__clzsi2>
 8000bc8:	464a      	mov	r2, r9
 8000bca:	1f43      	subs	r3, r0, #5
 8000bcc:	2576      	movs	r5, #118	; 0x76
 8000bce:	409a      	lsls	r2, r3
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	426d      	negs	r5, r5
 8000bd4:	4691      	mov	r9, r2
 8000bd6:	2600      	movs	r6, #0
 8000bd8:	469a      	mov	sl, r3
 8000bda:	1a2d      	subs	r5, r5, r0
 8000bdc:	e71e      	b.n	8000a1c <__aeabi_fmul+0x38>
 8000bde:	0020      	movs	r0, r4
 8000be0:	f001 f942 	bl	8001e68 <__clzsi2>
 8000be4:	4642      	mov	r2, r8
 8000be6:	1f43      	subs	r3, r0, #5
 8000be8:	409c      	lsls	r4, r3
 8000bea:	1a2b      	subs	r3, r5, r0
 8000bec:	3b76      	subs	r3, #118	; 0x76
 8000bee:	407a      	eors	r2, r7
 8000bf0:	2000      	movs	r0, #0
 8000bf2:	b2d2      	uxtb	r2, r2
 8000bf4:	1c5d      	adds	r5, r3, #1
 8000bf6:	2e0a      	cmp	r6, #10
 8000bf8:	dd00      	ble.n	8000bfc <__aeabi_fmul+0x218>
 8000bfa:	e726      	b.n	8000a4a <__aeabi_fmul+0x66>
 8000bfc:	e739      	b.n	8000a72 <__aeabi_fmul+0x8e>
 8000bfe:	2101      	movs	r1, #1
 8000c00:	1acb      	subs	r3, r1, r3
 8000c02:	2b1b      	cmp	r3, #27
 8000c04:	dd00      	ble.n	8000c08 <__aeabi_fmul+0x224>
 8000c06:	e73d      	b.n	8000a84 <__aeabi_fmul+0xa0>
 8000c08:	359e      	adds	r5, #158	; 0x9e
 8000c0a:	0021      	movs	r1, r4
 8000c0c:	40ac      	lsls	r4, r5
 8000c0e:	40d9      	lsrs	r1, r3
 8000c10:	1e63      	subs	r3, r4, #1
 8000c12:	419c      	sbcs	r4, r3
 8000c14:	4321      	orrs	r1, r4
 8000c16:	074b      	lsls	r3, r1, #29
 8000c18:	d004      	beq.n	8000c24 <__aeabi_fmul+0x240>
 8000c1a:	230f      	movs	r3, #15
 8000c1c:	400b      	ands	r3, r1
 8000c1e:	2b04      	cmp	r3, #4
 8000c20:	d000      	beq.n	8000c24 <__aeabi_fmul+0x240>
 8000c22:	3104      	adds	r1, #4
 8000c24:	014b      	lsls	r3, r1, #5
 8000c26:	d504      	bpl.n	8000c32 <__aeabi_fmul+0x24e>
 8000c28:	2001      	movs	r0, #1
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	e72c      	b.n	8000a88 <__aeabi_fmul+0xa4>
 8000c2e:	001d      	movs	r5, r3
 8000c30:	e78f      	b.n	8000b52 <__aeabi_fmul+0x16e>
 8000c32:	0189      	lsls	r1, r1, #6
 8000c34:	2000      	movs	r0, #0
 8000c36:	0a49      	lsrs	r1, r1, #9
 8000c38:	e726      	b.n	8000a88 <__aeabi_fmul+0xa4>
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	2e0f      	cmp	r6, #15
 8000c3e:	d10c      	bne.n	8000c5a <__aeabi_fmul+0x276>
 8000c40:	2180      	movs	r1, #128	; 0x80
 8000c42:	464b      	mov	r3, r9
 8000c44:	03c9      	lsls	r1, r1, #15
 8000c46:	420b      	tst	r3, r1
 8000c48:	d00d      	beq.n	8000c66 <__aeabi_fmul+0x282>
 8000c4a:	420c      	tst	r4, r1
 8000c4c:	d10b      	bne.n	8000c66 <__aeabi_fmul+0x282>
 8000c4e:	4321      	orrs	r1, r4
 8000c50:	0249      	lsls	r1, r1, #9
 8000c52:	003a      	movs	r2, r7
 8000c54:	20ff      	movs	r0, #255	; 0xff
 8000c56:	0a49      	lsrs	r1, r1, #9
 8000c58:	e716      	b.n	8000a88 <__aeabi_fmul+0xa4>
 8000c5a:	2e0b      	cmp	r6, #11
 8000c5c:	d000      	beq.n	8000c60 <__aeabi_fmul+0x27c>
 8000c5e:	e6f7      	b.n	8000a50 <__aeabi_fmul+0x6c>
 8000c60:	46a1      	mov	r9, r4
 8000c62:	469a      	mov	sl, r3
 8000c64:	e736      	b.n	8000ad4 <__aeabi_fmul+0xf0>
 8000c66:	2180      	movs	r1, #128	; 0x80
 8000c68:	464b      	mov	r3, r9
 8000c6a:	03c9      	lsls	r1, r1, #15
 8000c6c:	4319      	orrs	r1, r3
 8000c6e:	0249      	lsls	r1, r1, #9
 8000c70:	4642      	mov	r2, r8
 8000c72:	20ff      	movs	r0, #255	; 0xff
 8000c74:	0a49      	lsrs	r1, r1, #9
 8000c76:	e707      	b.n	8000a88 <__aeabi_fmul+0xa4>
 8000c78:	2303      	movs	r3, #3
 8000c7a:	e7df      	b.n	8000c3c <__aeabi_fmul+0x258>
 8000c7c:	f7ffffff 	.word	0xf7ffffff

08000c80 <__aeabi_fsub>:
 8000c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c82:	46c6      	mov	lr, r8
 8000c84:	0243      	lsls	r3, r0, #9
 8000c86:	0a5b      	lsrs	r3, r3, #9
 8000c88:	0045      	lsls	r5, r0, #1
 8000c8a:	00da      	lsls	r2, r3, #3
 8000c8c:	0fc4      	lsrs	r4, r0, #31
 8000c8e:	0248      	lsls	r0, r1, #9
 8000c90:	004f      	lsls	r7, r1, #1
 8000c92:	4694      	mov	ip, r2
 8000c94:	0a42      	lsrs	r2, r0, #9
 8000c96:	001e      	movs	r6, r3
 8000c98:	4690      	mov	r8, r2
 8000c9a:	b500      	push	{lr}
 8000c9c:	0e2d      	lsrs	r5, r5, #24
 8000c9e:	0e3f      	lsrs	r7, r7, #24
 8000ca0:	0fc9      	lsrs	r1, r1, #31
 8000ca2:	0980      	lsrs	r0, r0, #6
 8000ca4:	2fff      	cmp	r7, #255	; 0xff
 8000ca6:	d059      	beq.n	8000d5c <__aeabi_fsub+0xdc>
 8000ca8:	2201      	movs	r2, #1
 8000caa:	4051      	eors	r1, r2
 8000cac:	428c      	cmp	r4, r1
 8000cae:	d039      	beq.n	8000d24 <__aeabi_fsub+0xa4>
 8000cb0:	1bea      	subs	r2, r5, r7
 8000cb2:	2a00      	cmp	r2, #0
 8000cb4:	dd58      	ble.n	8000d68 <__aeabi_fsub+0xe8>
 8000cb6:	2f00      	cmp	r7, #0
 8000cb8:	d068      	beq.n	8000d8c <__aeabi_fsub+0x10c>
 8000cba:	2dff      	cmp	r5, #255	; 0xff
 8000cbc:	d100      	bne.n	8000cc0 <__aeabi_fsub+0x40>
 8000cbe:	e0d1      	b.n	8000e64 <__aeabi_fsub+0x1e4>
 8000cc0:	2380      	movs	r3, #128	; 0x80
 8000cc2:	04db      	lsls	r3, r3, #19
 8000cc4:	4318      	orrs	r0, r3
 8000cc6:	2a1b      	cmp	r2, #27
 8000cc8:	dc00      	bgt.n	8000ccc <__aeabi_fsub+0x4c>
 8000cca:	e0e3      	b.n	8000e94 <__aeabi_fsub+0x214>
 8000ccc:	2301      	movs	r3, #1
 8000cce:	4662      	mov	r2, ip
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	015a      	lsls	r2, r3, #5
 8000cd4:	d400      	bmi.n	8000cd8 <__aeabi_fsub+0x58>
 8000cd6:	e0ac      	b.n	8000e32 <__aeabi_fsub+0x1b2>
 8000cd8:	019b      	lsls	r3, r3, #6
 8000cda:	099e      	lsrs	r6, r3, #6
 8000cdc:	0030      	movs	r0, r6
 8000cde:	f001 f8c3 	bl	8001e68 <__clzsi2>
 8000ce2:	0033      	movs	r3, r6
 8000ce4:	3805      	subs	r0, #5
 8000ce6:	4083      	lsls	r3, r0
 8000ce8:	4285      	cmp	r5, r0
 8000cea:	dc00      	bgt.n	8000cee <__aeabi_fsub+0x6e>
 8000cec:	e0c6      	b.n	8000e7c <__aeabi_fsub+0x1fc>
 8000cee:	4ab2      	ldr	r2, [pc, #712]	; (8000fb8 <__aeabi_fsub+0x338>)
 8000cf0:	1a2d      	subs	r5, r5, r0
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	075a      	lsls	r2, r3, #29
 8000cf6:	d004      	beq.n	8000d02 <__aeabi_fsub+0x82>
 8000cf8:	220f      	movs	r2, #15
 8000cfa:	401a      	ands	r2, r3
 8000cfc:	2a04      	cmp	r2, #4
 8000cfe:	d000      	beq.n	8000d02 <__aeabi_fsub+0x82>
 8000d00:	3304      	adds	r3, #4
 8000d02:	015a      	lsls	r2, r3, #5
 8000d04:	d400      	bmi.n	8000d08 <__aeabi_fsub+0x88>
 8000d06:	e097      	b.n	8000e38 <__aeabi_fsub+0x1b8>
 8000d08:	1c6a      	adds	r2, r5, #1
 8000d0a:	2dfe      	cmp	r5, #254	; 0xfe
 8000d0c:	d100      	bne.n	8000d10 <__aeabi_fsub+0x90>
 8000d0e:	e084      	b.n	8000e1a <__aeabi_fsub+0x19a>
 8000d10:	019b      	lsls	r3, r3, #6
 8000d12:	0a5e      	lsrs	r6, r3, #9
 8000d14:	b2d2      	uxtb	r2, r2
 8000d16:	05d0      	lsls	r0, r2, #23
 8000d18:	4330      	orrs	r0, r6
 8000d1a:	07e4      	lsls	r4, r4, #31
 8000d1c:	4320      	orrs	r0, r4
 8000d1e:	bc80      	pop	{r7}
 8000d20:	46b8      	mov	r8, r7
 8000d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d24:	1bea      	subs	r2, r5, r7
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	dd41      	ble.n	8000dae <__aeabi_fsub+0x12e>
 8000d2a:	2f00      	cmp	r7, #0
 8000d2c:	d06b      	beq.n	8000e06 <__aeabi_fsub+0x186>
 8000d2e:	2dff      	cmp	r5, #255	; 0xff
 8000d30:	d100      	bne.n	8000d34 <__aeabi_fsub+0xb4>
 8000d32:	e097      	b.n	8000e64 <__aeabi_fsub+0x1e4>
 8000d34:	2380      	movs	r3, #128	; 0x80
 8000d36:	04db      	lsls	r3, r3, #19
 8000d38:	4318      	orrs	r0, r3
 8000d3a:	2a1b      	cmp	r2, #27
 8000d3c:	dc00      	bgt.n	8000d40 <__aeabi_fsub+0xc0>
 8000d3e:	e0cc      	b.n	8000eda <__aeabi_fsub+0x25a>
 8000d40:	2301      	movs	r3, #1
 8000d42:	4463      	add	r3, ip
 8000d44:	015a      	lsls	r2, r3, #5
 8000d46:	d574      	bpl.n	8000e32 <__aeabi_fsub+0x1b2>
 8000d48:	3501      	adds	r5, #1
 8000d4a:	2dff      	cmp	r5, #255	; 0xff
 8000d4c:	d065      	beq.n	8000e1a <__aeabi_fsub+0x19a>
 8000d4e:	2201      	movs	r2, #1
 8000d50:	499a      	ldr	r1, [pc, #616]	; (8000fbc <__aeabi_fsub+0x33c>)
 8000d52:	401a      	ands	r2, r3
 8000d54:	085b      	lsrs	r3, r3, #1
 8000d56:	400b      	ands	r3, r1
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	e7cb      	b.n	8000cf4 <__aeabi_fsub+0x74>
 8000d5c:	2800      	cmp	r0, #0
 8000d5e:	d01f      	beq.n	8000da0 <__aeabi_fsub+0x120>
 8000d60:	428c      	cmp	r4, r1
 8000d62:	d022      	beq.n	8000daa <__aeabi_fsub+0x12a>
 8000d64:	002a      	movs	r2, r5
 8000d66:	3aff      	subs	r2, #255	; 0xff
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	d035      	beq.n	8000dd8 <__aeabi_fsub+0x158>
 8000d6c:	1b7a      	subs	r2, r7, r5
 8000d6e:	2d00      	cmp	r5, #0
 8000d70:	d000      	beq.n	8000d74 <__aeabi_fsub+0xf4>
 8000d72:	e099      	b.n	8000ea8 <__aeabi_fsub+0x228>
 8000d74:	4663      	mov	r3, ip
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d100      	bne.n	8000d7c <__aeabi_fsub+0xfc>
 8000d7a:	e0dd      	b.n	8000f38 <__aeabi_fsub+0x2b8>
 8000d7c:	1e53      	subs	r3, r2, #1
 8000d7e:	2a01      	cmp	r2, #1
 8000d80:	d100      	bne.n	8000d84 <__aeabi_fsub+0x104>
 8000d82:	e105      	b.n	8000f90 <__aeabi_fsub+0x310>
 8000d84:	2aff      	cmp	r2, #255	; 0xff
 8000d86:	d06b      	beq.n	8000e60 <__aeabi_fsub+0x1e0>
 8000d88:	001a      	movs	r2, r3
 8000d8a:	e094      	b.n	8000eb6 <__aeabi_fsub+0x236>
 8000d8c:	2800      	cmp	r0, #0
 8000d8e:	d073      	beq.n	8000e78 <__aeabi_fsub+0x1f8>
 8000d90:	1e51      	subs	r1, r2, #1
 8000d92:	2a01      	cmp	r2, #1
 8000d94:	d100      	bne.n	8000d98 <__aeabi_fsub+0x118>
 8000d96:	e0df      	b.n	8000f58 <__aeabi_fsub+0x2d8>
 8000d98:	2aff      	cmp	r2, #255	; 0xff
 8000d9a:	d063      	beq.n	8000e64 <__aeabi_fsub+0x1e4>
 8000d9c:	000a      	movs	r2, r1
 8000d9e:	e792      	b.n	8000cc6 <__aeabi_fsub+0x46>
 8000da0:	2201      	movs	r2, #1
 8000da2:	4051      	eors	r1, r2
 8000da4:	42a1      	cmp	r1, r4
 8000da6:	d000      	beq.n	8000daa <__aeabi_fsub+0x12a>
 8000da8:	e782      	b.n	8000cb0 <__aeabi_fsub+0x30>
 8000daa:	002a      	movs	r2, r5
 8000dac:	3aff      	subs	r2, #255	; 0xff
 8000dae:	2a00      	cmp	r2, #0
 8000db0:	d036      	beq.n	8000e20 <__aeabi_fsub+0x1a0>
 8000db2:	1b7a      	subs	r2, r7, r5
 8000db4:	2d00      	cmp	r5, #0
 8000db6:	d100      	bne.n	8000dba <__aeabi_fsub+0x13a>
 8000db8:	e0aa      	b.n	8000f10 <__aeabi_fsub+0x290>
 8000dba:	2fff      	cmp	r7, #255	; 0xff
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_fsub+0x140>
 8000dbe:	e0da      	b.n	8000f76 <__aeabi_fsub+0x2f6>
 8000dc0:	2380      	movs	r3, #128	; 0x80
 8000dc2:	4661      	mov	r1, ip
 8000dc4:	04db      	lsls	r3, r3, #19
 8000dc6:	4319      	orrs	r1, r3
 8000dc8:	468c      	mov	ip, r1
 8000dca:	2a1b      	cmp	r2, #27
 8000dcc:	dc00      	bgt.n	8000dd0 <__aeabi_fsub+0x150>
 8000dce:	e0d4      	b.n	8000f7a <__aeabi_fsub+0x2fa>
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	003d      	movs	r5, r7
 8000dd4:	181b      	adds	r3, r3, r0
 8000dd6:	e7b5      	b.n	8000d44 <__aeabi_fsub+0xc4>
 8000dd8:	27fe      	movs	r7, #254	; 0xfe
 8000dda:	1c6a      	adds	r2, r5, #1
 8000ddc:	4217      	tst	r7, r2
 8000dde:	d171      	bne.n	8000ec4 <__aeabi_fsub+0x244>
 8000de0:	2d00      	cmp	r5, #0
 8000de2:	d000      	beq.n	8000de6 <__aeabi_fsub+0x166>
 8000de4:	e09e      	b.n	8000f24 <__aeabi_fsub+0x2a4>
 8000de6:	4663      	mov	r3, ip
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d100      	bne.n	8000dee <__aeabi_fsub+0x16e>
 8000dec:	e0d5      	b.n	8000f9a <__aeabi_fsub+0x31a>
 8000dee:	2200      	movs	r2, #0
 8000df0:	2800      	cmp	r0, #0
 8000df2:	d100      	bne.n	8000df6 <__aeabi_fsub+0x176>
 8000df4:	e78f      	b.n	8000d16 <__aeabi_fsub+0x96>
 8000df6:	1a1b      	subs	r3, r3, r0
 8000df8:	015e      	lsls	r6, r3, #5
 8000dfa:	d400      	bmi.n	8000dfe <__aeabi_fsub+0x17e>
 8000dfc:	e0d6      	b.n	8000fac <__aeabi_fsub+0x32c>
 8000dfe:	4663      	mov	r3, ip
 8000e00:	000c      	movs	r4, r1
 8000e02:	1ac3      	subs	r3, r0, r3
 8000e04:	e776      	b.n	8000cf4 <__aeabi_fsub+0x74>
 8000e06:	2800      	cmp	r0, #0
 8000e08:	d036      	beq.n	8000e78 <__aeabi_fsub+0x1f8>
 8000e0a:	1e51      	subs	r1, r2, #1
 8000e0c:	2a01      	cmp	r2, #1
 8000e0e:	d100      	bne.n	8000e12 <__aeabi_fsub+0x192>
 8000e10:	e09a      	b.n	8000f48 <__aeabi_fsub+0x2c8>
 8000e12:	2aff      	cmp	r2, #255	; 0xff
 8000e14:	d026      	beq.n	8000e64 <__aeabi_fsub+0x1e4>
 8000e16:	000a      	movs	r2, r1
 8000e18:	e78f      	b.n	8000d3a <__aeabi_fsub+0xba>
 8000e1a:	22ff      	movs	r2, #255	; 0xff
 8000e1c:	2600      	movs	r6, #0
 8000e1e:	e77a      	b.n	8000d16 <__aeabi_fsub+0x96>
 8000e20:	27fe      	movs	r7, #254	; 0xfe
 8000e22:	1c6a      	adds	r2, r5, #1
 8000e24:	4217      	tst	r7, r2
 8000e26:	d062      	beq.n	8000eee <__aeabi_fsub+0x26e>
 8000e28:	2aff      	cmp	r2, #255	; 0xff
 8000e2a:	d0f6      	beq.n	8000e1a <__aeabi_fsub+0x19a>
 8000e2c:	0015      	movs	r5, r2
 8000e2e:	4460      	add	r0, ip
 8000e30:	0843      	lsrs	r3, r0, #1
 8000e32:	075a      	lsls	r2, r3, #29
 8000e34:	d000      	beq.n	8000e38 <__aeabi_fsub+0x1b8>
 8000e36:	e75f      	b.n	8000cf8 <__aeabi_fsub+0x78>
 8000e38:	08db      	lsrs	r3, r3, #3
 8000e3a:	2dff      	cmp	r5, #255	; 0xff
 8000e3c:	d012      	beq.n	8000e64 <__aeabi_fsub+0x1e4>
 8000e3e:	025b      	lsls	r3, r3, #9
 8000e40:	0a5e      	lsrs	r6, r3, #9
 8000e42:	b2ea      	uxtb	r2, r5
 8000e44:	e767      	b.n	8000d16 <__aeabi_fsub+0x96>
 8000e46:	4662      	mov	r2, ip
 8000e48:	2a00      	cmp	r2, #0
 8000e4a:	d100      	bne.n	8000e4e <__aeabi_fsub+0x1ce>
 8000e4c:	e093      	b.n	8000f76 <__aeabi_fsub+0x2f6>
 8000e4e:	2800      	cmp	r0, #0
 8000e50:	d008      	beq.n	8000e64 <__aeabi_fsub+0x1e4>
 8000e52:	2280      	movs	r2, #128	; 0x80
 8000e54:	03d2      	lsls	r2, r2, #15
 8000e56:	4213      	tst	r3, r2
 8000e58:	d004      	beq.n	8000e64 <__aeabi_fsub+0x1e4>
 8000e5a:	4640      	mov	r0, r8
 8000e5c:	4210      	tst	r0, r2
 8000e5e:	d101      	bne.n	8000e64 <__aeabi_fsub+0x1e4>
 8000e60:	000c      	movs	r4, r1
 8000e62:	4643      	mov	r3, r8
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d0d8      	beq.n	8000e1a <__aeabi_fsub+0x19a>
 8000e68:	2680      	movs	r6, #128	; 0x80
 8000e6a:	03f6      	lsls	r6, r6, #15
 8000e6c:	431e      	orrs	r6, r3
 8000e6e:	0276      	lsls	r6, r6, #9
 8000e70:	22ff      	movs	r2, #255	; 0xff
 8000e72:	0a76      	lsrs	r6, r6, #9
 8000e74:	e74f      	b.n	8000d16 <__aeabi_fsub+0x96>
 8000e76:	4643      	mov	r3, r8
 8000e78:	0015      	movs	r5, r2
 8000e7a:	e7de      	b.n	8000e3a <__aeabi_fsub+0x1ba>
 8000e7c:	2220      	movs	r2, #32
 8000e7e:	1b40      	subs	r0, r0, r5
 8000e80:	3001      	adds	r0, #1
 8000e82:	1a12      	subs	r2, r2, r0
 8000e84:	0019      	movs	r1, r3
 8000e86:	4093      	lsls	r3, r2
 8000e88:	40c1      	lsrs	r1, r0
 8000e8a:	1e5a      	subs	r2, r3, #1
 8000e8c:	4193      	sbcs	r3, r2
 8000e8e:	2500      	movs	r5, #0
 8000e90:	430b      	orrs	r3, r1
 8000e92:	e72f      	b.n	8000cf4 <__aeabi_fsub+0x74>
 8000e94:	2320      	movs	r3, #32
 8000e96:	1a9b      	subs	r3, r3, r2
 8000e98:	0001      	movs	r1, r0
 8000e9a:	4098      	lsls	r0, r3
 8000e9c:	0003      	movs	r3, r0
 8000e9e:	40d1      	lsrs	r1, r2
 8000ea0:	1e5a      	subs	r2, r3, #1
 8000ea2:	4193      	sbcs	r3, r2
 8000ea4:	430b      	orrs	r3, r1
 8000ea6:	e712      	b.n	8000cce <__aeabi_fsub+0x4e>
 8000ea8:	2fff      	cmp	r7, #255	; 0xff
 8000eaa:	d0d9      	beq.n	8000e60 <__aeabi_fsub+0x1e0>
 8000eac:	2380      	movs	r3, #128	; 0x80
 8000eae:	4664      	mov	r4, ip
 8000eb0:	04db      	lsls	r3, r3, #19
 8000eb2:	431c      	orrs	r4, r3
 8000eb4:	46a4      	mov	ip, r4
 8000eb6:	2a1b      	cmp	r2, #27
 8000eb8:	dd52      	ble.n	8000f60 <__aeabi_fsub+0x2e0>
 8000eba:	2301      	movs	r3, #1
 8000ebc:	000c      	movs	r4, r1
 8000ebe:	003d      	movs	r5, r7
 8000ec0:	1ac3      	subs	r3, r0, r3
 8000ec2:	e706      	b.n	8000cd2 <__aeabi_fsub+0x52>
 8000ec4:	4663      	mov	r3, ip
 8000ec6:	1a1e      	subs	r6, r3, r0
 8000ec8:	0173      	lsls	r3, r6, #5
 8000eca:	d439      	bmi.n	8000f40 <__aeabi_fsub+0x2c0>
 8000ecc:	2e00      	cmp	r6, #0
 8000ece:	d000      	beq.n	8000ed2 <__aeabi_fsub+0x252>
 8000ed0:	e704      	b.n	8000cdc <__aeabi_fsub+0x5c>
 8000ed2:	2400      	movs	r4, #0
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2600      	movs	r6, #0
 8000ed8:	e71d      	b.n	8000d16 <__aeabi_fsub+0x96>
 8000eda:	2320      	movs	r3, #32
 8000edc:	1a9b      	subs	r3, r3, r2
 8000ede:	0001      	movs	r1, r0
 8000ee0:	4098      	lsls	r0, r3
 8000ee2:	0003      	movs	r3, r0
 8000ee4:	40d1      	lsrs	r1, r2
 8000ee6:	1e5a      	subs	r2, r3, #1
 8000ee8:	4193      	sbcs	r3, r2
 8000eea:	430b      	orrs	r3, r1
 8000eec:	e729      	b.n	8000d42 <__aeabi_fsub+0xc2>
 8000eee:	2d00      	cmp	r5, #0
 8000ef0:	d1a9      	bne.n	8000e46 <__aeabi_fsub+0x1c6>
 8000ef2:	4663      	mov	r3, ip
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d056      	beq.n	8000fa6 <__aeabi_fsub+0x326>
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2800      	cmp	r0, #0
 8000efc:	d100      	bne.n	8000f00 <__aeabi_fsub+0x280>
 8000efe:	e70a      	b.n	8000d16 <__aeabi_fsub+0x96>
 8000f00:	0003      	movs	r3, r0
 8000f02:	4463      	add	r3, ip
 8000f04:	015a      	lsls	r2, r3, #5
 8000f06:	d594      	bpl.n	8000e32 <__aeabi_fsub+0x1b2>
 8000f08:	4a2b      	ldr	r2, [pc, #172]	; (8000fb8 <__aeabi_fsub+0x338>)
 8000f0a:	3501      	adds	r5, #1
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	e790      	b.n	8000e32 <__aeabi_fsub+0x1b2>
 8000f10:	4663      	mov	r3, ip
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d0af      	beq.n	8000e76 <__aeabi_fsub+0x1f6>
 8000f16:	1e53      	subs	r3, r2, #1
 8000f18:	2a01      	cmp	r2, #1
 8000f1a:	d015      	beq.n	8000f48 <__aeabi_fsub+0x2c8>
 8000f1c:	2aff      	cmp	r2, #255	; 0xff
 8000f1e:	d02a      	beq.n	8000f76 <__aeabi_fsub+0x2f6>
 8000f20:	001a      	movs	r2, r3
 8000f22:	e752      	b.n	8000dca <__aeabi_fsub+0x14a>
 8000f24:	4662      	mov	r2, ip
 8000f26:	2a00      	cmp	r2, #0
 8000f28:	d191      	bne.n	8000e4e <__aeabi_fsub+0x1ce>
 8000f2a:	2800      	cmp	r0, #0
 8000f2c:	d198      	bne.n	8000e60 <__aeabi_fsub+0x1e0>
 8000f2e:	2680      	movs	r6, #128	; 0x80
 8000f30:	2400      	movs	r4, #0
 8000f32:	22ff      	movs	r2, #255	; 0xff
 8000f34:	03f6      	lsls	r6, r6, #15
 8000f36:	e6ee      	b.n	8000d16 <__aeabi_fsub+0x96>
 8000f38:	000c      	movs	r4, r1
 8000f3a:	4643      	mov	r3, r8
 8000f3c:	0015      	movs	r5, r2
 8000f3e:	e77c      	b.n	8000e3a <__aeabi_fsub+0x1ba>
 8000f40:	4663      	mov	r3, ip
 8000f42:	000c      	movs	r4, r1
 8000f44:	1ac6      	subs	r6, r0, r3
 8000f46:	e6c9      	b.n	8000cdc <__aeabi_fsub+0x5c>
 8000f48:	0003      	movs	r3, r0
 8000f4a:	4463      	add	r3, ip
 8000f4c:	2501      	movs	r5, #1
 8000f4e:	015a      	lsls	r2, r3, #5
 8000f50:	d400      	bmi.n	8000f54 <__aeabi_fsub+0x2d4>
 8000f52:	e76e      	b.n	8000e32 <__aeabi_fsub+0x1b2>
 8000f54:	2502      	movs	r5, #2
 8000f56:	e6fa      	b.n	8000d4e <__aeabi_fsub+0xce>
 8000f58:	4663      	mov	r3, ip
 8000f5a:	2501      	movs	r5, #1
 8000f5c:	1a1b      	subs	r3, r3, r0
 8000f5e:	e6b8      	b.n	8000cd2 <__aeabi_fsub+0x52>
 8000f60:	4664      	mov	r4, ip
 8000f62:	2320      	movs	r3, #32
 8000f64:	40d4      	lsrs	r4, r2
 8000f66:	1a9b      	subs	r3, r3, r2
 8000f68:	4662      	mov	r2, ip
 8000f6a:	409a      	lsls	r2, r3
 8000f6c:	0013      	movs	r3, r2
 8000f6e:	1e5a      	subs	r2, r3, #1
 8000f70:	4193      	sbcs	r3, r2
 8000f72:	4323      	orrs	r3, r4
 8000f74:	e7a2      	b.n	8000ebc <__aeabi_fsub+0x23c>
 8000f76:	4643      	mov	r3, r8
 8000f78:	e774      	b.n	8000e64 <__aeabi_fsub+0x1e4>
 8000f7a:	4661      	mov	r1, ip
 8000f7c:	2320      	movs	r3, #32
 8000f7e:	40d1      	lsrs	r1, r2
 8000f80:	1a9b      	subs	r3, r3, r2
 8000f82:	4662      	mov	r2, ip
 8000f84:	409a      	lsls	r2, r3
 8000f86:	0013      	movs	r3, r2
 8000f88:	1e5a      	subs	r2, r3, #1
 8000f8a:	4193      	sbcs	r3, r2
 8000f8c:	430b      	orrs	r3, r1
 8000f8e:	e720      	b.n	8000dd2 <__aeabi_fsub+0x152>
 8000f90:	4663      	mov	r3, ip
 8000f92:	000c      	movs	r4, r1
 8000f94:	2501      	movs	r5, #1
 8000f96:	1ac3      	subs	r3, r0, r3
 8000f98:	e69b      	b.n	8000cd2 <__aeabi_fsub+0x52>
 8000f9a:	2800      	cmp	r0, #0
 8000f9c:	d099      	beq.n	8000ed2 <__aeabi_fsub+0x252>
 8000f9e:	000c      	movs	r4, r1
 8000fa0:	4646      	mov	r6, r8
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	e6b7      	b.n	8000d16 <__aeabi_fsub+0x96>
 8000fa6:	4646      	mov	r6, r8
 8000fa8:	2200      	movs	r2, #0
 8000faa:	e6b4      	b.n	8000d16 <__aeabi_fsub+0x96>
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d000      	beq.n	8000fb2 <__aeabi_fsub+0x332>
 8000fb0:	e73f      	b.n	8000e32 <__aeabi_fsub+0x1b2>
 8000fb2:	2400      	movs	r4, #0
 8000fb4:	2600      	movs	r6, #0
 8000fb6:	e6ae      	b.n	8000d16 <__aeabi_fsub+0x96>
 8000fb8:	fbffffff 	.word	0xfbffffff
 8000fbc:	7dffffff 	.word	0x7dffffff

08000fc0 <__aeabi_f2iz>:
 8000fc0:	0241      	lsls	r1, r0, #9
 8000fc2:	0042      	lsls	r2, r0, #1
 8000fc4:	0fc3      	lsrs	r3, r0, #31
 8000fc6:	0a49      	lsrs	r1, r1, #9
 8000fc8:	2000      	movs	r0, #0
 8000fca:	0e12      	lsrs	r2, r2, #24
 8000fcc:	2a7e      	cmp	r2, #126	; 0x7e
 8000fce:	dd03      	ble.n	8000fd8 <__aeabi_f2iz+0x18>
 8000fd0:	2a9d      	cmp	r2, #157	; 0x9d
 8000fd2:	dd02      	ble.n	8000fda <__aeabi_f2iz+0x1a>
 8000fd4:	4a09      	ldr	r2, [pc, #36]	; (8000ffc <__aeabi_f2iz+0x3c>)
 8000fd6:	1898      	adds	r0, r3, r2
 8000fd8:	4770      	bx	lr
 8000fda:	2080      	movs	r0, #128	; 0x80
 8000fdc:	0400      	lsls	r0, r0, #16
 8000fde:	4301      	orrs	r1, r0
 8000fe0:	2a95      	cmp	r2, #149	; 0x95
 8000fe2:	dc07      	bgt.n	8000ff4 <__aeabi_f2iz+0x34>
 8000fe4:	2096      	movs	r0, #150	; 0x96
 8000fe6:	1a82      	subs	r2, r0, r2
 8000fe8:	40d1      	lsrs	r1, r2
 8000fea:	4248      	negs	r0, r1
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1f3      	bne.n	8000fd8 <__aeabi_f2iz+0x18>
 8000ff0:	0008      	movs	r0, r1
 8000ff2:	e7f1      	b.n	8000fd8 <__aeabi_f2iz+0x18>
 8000ff4:	3a96      	subs	r2, #150	; 0x96
 8000ff6:	4091      	lsls	r1, r2
 8000ff8:	e7f7      	b.n	8000fea <__aeabi_f2iz+0x2a>
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	7fffffff 	.word	0x7fffffff

08001000 <__aeabi_dadd>:
 8001000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001002:	464f      	mov	r7, r9
 8001004:	4646      	mov	r6, r8
 8001006:	46d6      	mov	lr, sl
 8001008:	0004      	movs	r4, r0
 800100a:	b5c0      	push	{r6, r7, lr}
 800100c:	001f      	movs	r7, r3
 800100e:	030b      	lsls	r3, r1, #12
 8001010:	0010      	movs	r0, r2
 8001012:	004e      	lsls	r6, r1, #1
 8001014:	0a5b      	lsrs	r3, r3, #9
 8001016:	0fcd      	lsrs	r5, r1, #31
 8001018:	0f61      	lsrs	r1, r4, #29
 800101a:	007a      	lsls	r2, r7, #1
 800101c:	4319      	orrs	r1, r3
 800101e:	00e3      	lsls	r3, r4, #3
 8001020:	033c      	lsls	r4, r7, #12
 8001022:	0fff      	lsrs	r7, r7, #31
 8001024:	46bc      	mov	ip, r7
 8001026:	0a64      	lsrs	r4, r4, #9
 8001028:	0f47      	lsrs	r7, r0, #29
 800102a:	4327      	orrs	r7, r4
 800102c:	0d76      	lsrs	r6, r6, #21
 800102e:	0d52      	lsrs	r2, r2, #21
 8001030:	00c0      	lsls	r0, r0, #3
 8001032:	46b9      	mov	r9, r7
 8001034:	4680      	mov	r8, r0
 8001036:	1ab7      	subs	r7, r6, r2
 8001038:	4565      	cmp	r5, ip
 800103a:	d100      	bne.n	800103e <__aeabi_dadd+0x3e>
 800103c:	e09b      	b.n	8001176 <__aeabi_dadd+0x176>
 800103e:	2f00      	cmp	r7, #0
 8001040:	dc00      	bgt.n	8001044 <__aeabi_dadd+0x44>
 8001042:	e084      	b.n	800114e <__aeabi_dadd+0x14e>
 8001044:	2a00      	cmp	r2, #0
 8001046:	d100      	bne.n	800104a <__aeabi_dadd+0x4a>
 8001048:	e0be      	b.n	80011c8 <__aeabi_dadd+0x1c8>
 800104a:	4ac8      	ldr	r2, [pc, #800]	; (800136c <__aeabi_dadd+0x36c>)
 800104c:	4296      	cmp	r6, r2
 800104e:	d100      	bne.n	8001052 <__aeabi_dadd+0x52>
 8001050:	e124      	b.n	800129c <__aeabi_dadd+0x29c>
 8001052:	2280      	movs	r2, #128	; 0x80
 8001054:	464c      	mov	r4, r9
 8001056:	0412      	lsls	r2, r2, #16
 8001058:	4314      	orrs	r4, r2
 800105a:	46a1      	mov	r9, r4
 800105c:	2f38      	cmp	r7, #56	; 0x38
 800105e:	dd00      	ble.n	8001062 <__aeabi_dadd+0x62>
 8001060:	e167      	b.n	8001332 <__aeabi_dadd+0x332>
 8001062:	2f1f      	cmp	r7, #31
 8001064:	dd00      	ble.n	8001068 <__aeabi_dadd+0x68>
 8001066:	e1d6      	b.n	8001416 <__aeabi_dadd+0x416>
 8001068:	2220      	movs	r2, #32
 800106a:	464c      	mov	r4, r9
 800106c:	1bd2      	subs	r2, r2, r7
 800106e:	4094      	lsls	r4, r2
 8001070:	46a2      	mov	sl, r4
 8001072:	4644      	mov	r4, r8
 8001074:	40fc      	lsrs	r4, r7
 8001076:	0020      	movs	r0, r4
 8001078:	4654      	mov	r4, sl
 800107a:	4304      	orrs	r4, r0
 800107c:	4640      	mov	r0, r8
 800107e:	4090      	lsls	r0, r2
 8001080:	1e42      	subs	r2, r0, #1
 8001082:	4190      	sbcs	r0, r2
 8001084:	464a      	mov	r2, r9
 8001086:	40fa      	lsrs	r2, r7
 8001088:	4304      	orrs	r4, r0
 800108a:	1a89      	subs	r1, r1, r2
 800108c:	1b1c      	subs	r4, r3, r4
 800108e:	42a3      	cmp	r3, r4
 8001090:	4192      	sbcs	r2, r2
 8001092:	4252      	negs	r2, r2
 8001094:	1a8b      	subs	r3, r1, r2
 8001096:	469a      	mov	sl, r3
 8001098:	4653      	mov	r3, sl
 800109a:	021b      	lsls	r3, r3, #8
 800109c:	d400      	bmi.n	80010a0 <__aeabi_dadd+0xa0>
 800109e:	e0d4      	b.n	800124a <__aeabi_dadd+0x24a>
 80010a0:	4653      	mov	r3, sl
 80010a2:	025a      	lsls	r2, r3, #9
 80010a4:	0a53      	lsrs	r3, r2, #9
 80010a6:	469a      	mov	sl, r3
 80010a8:	4653      	mov	r3, sl
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d100      	bne.n	80010b0 <__aeabi_dadd+0xb0>
 80010ae:	e104      	b.n	80012ba <__aeabi_dadd+0x2ba>
 80010b0:	4650      	mov	r0, sl
 80010b2:	f000 fed9 	bl	8001e68 <__clzsi2>
 80010b6:	0003      	movs	r3, r0
 80010b8:	3b08      	subs	r3, #8
 80010ba:	2220      	movs	r2, #32
 80010bc:	0020      	movs	r0, r4
 80010be:	1ad2      	subs	r2, r2, r3
 80010c0:	4651      	mov	r1, sl
 80010c2:	40d0      	lsrs	r0, r2
 80010c4:	4099      	lsls	r1, r3
 80010c6:	0002      	movs	r2, r0
 80010c8:	409c      	lsls	r4, r3
 80010ca:	430a      	orrs	r2, r1
 80010cc:	42b3      	cmp	r3, r6
 80010ce:	da00      	bge.n	80010d2 <__aeabi_dadd+0xd2>
 80010d0:	e102      	b.n	80012d8 <__aeabi_dadd+0x2d8>
 80010d2:	1b9b      	subs	r3, r3, r6
 80010d4:	1c59      	adds	r1, r3, #1
 80010d6:	291f      	cmp	r1, #31
 80010d8:	dd00      	ble.n	80010dc <__aeabi_dadd+0xdc>
 80010da:	e0a7      	b.n	800122c <__aeabi_dadd+0x22c>
 80010dc:	2320      	movs	r3, #32
 80010de:	0010      	movs	r0, r2
 80010e0:	0026      	movs	r6, r4
 80010e2:	1a5b      	subs	r3, r3, r1
 80010e4:	409c      	lsls	r4, r3
 80010e6:	4098      	lsls	r0, r3
 80010e8:	40ce      	lsrs	r6, r1
 80010ea:	40ca      	lsrs	r2, r1
 80010ec:	1e63      	subs	r3, r4, #1
 80010ee:	419c      	sbcs	r4, r3
 80010f0:	4330      	orrs	r0, r6
 80010f2:	4692      	mov	sl, r2
 80010f4:	2600      	movs	r6, #0
 80010f6:	4304      	orrs	r4, r0
 80010f8:	0763      	lsls	r3, r4, #29
 80010fa:	d009      	beq.n	8001110 <__aeabi_dadd+0x110>
 80010fc:	230f      	movs	r3, #15
 80010fe:	4023      	ands	r3, r4
 8001100:	2b04      	cmp	r3, #4
 8001102:	d005      	beq.n	8001110 <__aeabi_dadd+0x110>
 8001104:	1d23      	adds	r3, r4, #4
 8001106:	42a3      	cmp	r3, r4
 8001108:	41a4      	sbcs	r4, r4
 800110a:	4264      	negs	r4, r4
 800110c:	44a2      	add	sl, r4
 800110e:	001c      	movs	r4, r3
 8001110:	4653      	mov	r3, sl
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	d400      	bmi.n	8001118 <__aeabi_dadd+0x118>
 8001116:	e09b      	b.n	8001250 <__aeabi_dadd+0x250>
 8001118:	4b94      	ldr	r3, [pc, #592]	; (800136c <__aeabi_dadd+0x36c>)
 800111a:	3601      	adds	r6, #1
 800111c:	429e      	cmp	r6, r3
 800111e:	d100      	bne.n	8001122 <__aeabi_dadd+0x122>
 8001120:	e0b8      	b.n	8001294 <__aeabi_dadd+0x294>
 8001122:	4653      	mov	r3, sl
 8001124:	4992      	ldr	r1, [pc, #584]	; (8001370 <__aeabi_dadd+0x370>)
 8001126:	08e4      	lsrs	r4, r4, #3
 8001128:	400b      	ands	r3, r1
 800112a:	0019      	movs	r1, r3
 800112c:	075b      	lsls	r3, r3, #29
 800112e:	4323      	orrs	r3, r4
 8001130:	0572      	lsls	r2, r6, #21
 8001132:	024c      	lsls	r4, r1, #9
 8001134:	0b24      	lsrs	r4, r4, #12
 8001136:	0d52      	lsrs	r2, r2, #21
 8001138:	0512      	lsls	r2, r2, #20
 800113a:	07ed      	lsls	r5, r5, #31
 800113c:	4322      	orrs	r2, r4
 800113e:	432a      	orrs	r2, r5
 8001140:	0018      	movs	r0, r3
 8001142:	0011      	movs	r1, r2
 8001144:	bce0      	pop	{r5, r6, r7}
 8001146:	46ba      	mov	sl, r7
 8001148:	46b1      	mov	r9, r6
 800114a:	46a8      	mov	r8, r5
 800114c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800114e:	2f00      	cmp	r7, #0
 8001150:	d048      	beq.n	80011e4 <__aeabi_dadd+0x1e4>
 8001152:	1b97      	subs	r7, r2, r6
 8001154:	2e00      	cmp	r6, #0
 8001156:	d000      	beq.n	800115a <__aeabi_dadd+0x15a>
 8001158:	e10e      	b.n	8001378 <__aeabi_dadd+0x378>
 800115a:	000c      	movs	r4, r1
 800115c:	431c      	orrs	r4, r3
 800115e:	d100      	bne.n	8001162 <__aeabi_dadd+0x162>
 8001160:	e1b7      	b.n	80014d2 <__aeabi_dadd+0x4d2>
 8001162:	1e7c      	subs	r4, r7, #1
 8001164:	2f01      	cmp	r7, #1
 8001166:	d100      	bne.n	800116a <__aeabi_dadd+0x16a>
 8001168:	e226      	b.n	80015b8 <__aeabi_dadd+0x5b8>
 800116a:	4d80      	ldr	r5, [pc, #512]	; (800136c <__aeabi_dadd+0x36c>)
 800116c:	42af      	cmp	r7, r5
 800116e:	d100      	bne.n	8001172 <__aeabi_dadd+0x172>
 8001170:	e1d5      	b.n	800151e <__aeabi_dadd+0x51e>
 8001172:	0027      	movs	r7, r4
 8001174:	e107      	b.n	8001386 <__aeabi_dadd+0x386>
 8001176:	2f00      	cmp	r7, #0
 8001178:	dc00      	bgt.n	800117c <__aeabi_dadd+0x17c>
 800117a:	e0b2      	b.n	80012e2 <__aeabi_dadd+0x2e2>
 800117c:	2a00      	cmp	r2, #0
 800117e:	d047      	beq.n	8001210 <__aeabi_dadd+0x210>
 8001180:	4a7a      	ldr	r2, [pc, #488]	; (800136c <__aeabi_dadd+0x36c>)
 8001182:	4296      	cmp	r6, r2
 8001184:	d100      	bne.n	8001188 <__aeabi_dadd+0x188>
 8001186:	e089      	b.n	800129c <__aeabi_dadd+0x29c>
 8001188:	2280      	movs	r2, #128	; 0x80
 800118a:	464c      	mov	r4, r9
 800118c:	0412      	lsls	r2, r2, #16
 800118e:	4314      	orrs	r4, r2
 8001190:	46a1      	mov	r9, r4
 8001192:	2f38      	cmp	r7, #56	; 0x38
 8001194:	dc6b      	bgt.n	800126e <__aeabi_dadd+0x26e>
 8001196:	2f1f      	cmp	r7, #31
 8001198:	dc00      	bgt.n	800119c <__aeabi_dadd+0x19c>
 800119a:	e16e      	b.n	800147a <__aeabi_dadd+0x47a>
 800119c:	003a      	movs	r2, r7
 800119e:	4648      	mov	r0, r9
 80011a0:	3a20      	subs	r2, #32
 80011a2:	40d0      	lsrs	r0, r2
 80011a4:	4684      	mov	ip, r0
 80011a6:	2f20      	cmp	r7, #32
 80011a8:	d007      	beq.n	80011ba <__aeabi_dadd+0x1ba>
 80011aa:	2240      	movs	r2, #64	; 0x40
 80011ac:	4648      	mov	r0, r9
 80011ae:	1bd2      	subs	r2, r2, r7
 80011b0:	4090      	lsls	r0, r2
 80011b2:	0002      	movs	r2, r0
 80011b4:	4640      	mov	r0, r8
 80011b6:	4310      	orrs	r0, r2
 80011b8:	4680      	mov	r8, r0
 80011ba:	4640      	mov	r0, r8
 80011bc:	1e42      	subs	r2, r0, #1
 80011be:	4190      	sbcs	r0, r2
 80011c0:	4662      	mov	r2, ip
 80011c2:	0004      	movs	r4, r0
 80011c4:	4314      	orrs	r4, r2
 80011c6:	e057      	b.n	8001278 <__aeabi_dadd+0x278>
 80011c8:	464a      	mov	r2, r9
 80011ca:	4302      	orrs	r2, r0
 80011cc:	d100      	bne.n	80011d0 <__aeabi_dadd+0x1d0>
 80011ce:	e103      	b.n	80013d8 <__aeabi_dadd+0x3d8>
 80011d0:	1e7a      	subs	r2, r7, #1
 80011d2:	2f01      	cmp	r7, #1
 80011d4:	d100      	bne.n	80011d8 <__aeabi_dadd+0x1d8>
 80011d6:	e193      	b.n	8001500 <__aeabi_dadd+0x500>
 80011d8:	4c64      	ldr	r4, [pc, #400]	; (800136c <__aeabi_dadd+0x36c>)
 80011da:	42a7      	cmp	r7, r4
 80011dc:	d100      	bne.n	80011e0 <__aeabi_dadd+0x1e0>
 80011de:	e18a      	b.n	80014f6 <__aeabi_dadd+0x4f6>
 80011e0:	0017      	movs	r7, r2
 80011e2:	e73b      	b.n	800105c <__aeabi_dadd+0x5c>
 80011e4:	4c63      	ldr	r4, [pc, #396]	; (8001374 <__aeabi_dadd+0x374>)
 80011e6:	1c72      	adds	r2, r6, #1
 80011e8:	4222      	tst	r2, r4
 80011ea:	d000      	beq.n	80011ee <__aeabi_dadd+0x1ee>
 80011ec:	e0e0      	b.n	80013b0 <__aeabi_dadd+0x3b0>
 80011ee:	000a      	movs	r2, r1
 80011f0:	431a      	orrs	r2, r3
 80011f2:	2e00      	cmp	r6, #0
 80011f4:	d000      	beq.n	80011f8 <__aeabi_dadd+0x1f8>
 80011f6:	e174      	b.n	80014e2 <__aeabi_dadd+0x4e2>
 80011f8:	2a00      	cmp	r2, #0
 80011fa:	d100      	bne.n	80011fe <__aeabi_dadd+0x1fe>
 80011fc:	e1d0      	b.n	80015a0 <__aeabi_dadd+0x5a0>
 80011fe:	464a      	mov	r2, r9
 8001200:	4302      	orrs	r2, r0
 8001202:	d000      	beq.n	8001206 <__aeabi_dadd+0x206>
 8001204:	e1e3      	b.n	80015ce <__aeabi_dadd+0x5ce>
 8001206:	074a      	lsls	r2, r1, #29
 8001208:	08db      	lsrs	r3, r3, #3
 800120a:	4313      	orrs	r3, r2
 800120c:	08c9      	lsrs	r1, r1, #3
 800120e:	e029      	b.n	8001264 <__aeabi_dadd+0x264>
 8001210:	464a      	mov	r2, r9
 8001212:	4302      	orrs	r2, r0
 8001214:	d100      	bne.n	8001218 <__aeabi_dadd+0x218>
 8001216:	e17d      	b.n	8001514 <__aeabi_dadd+0x514>
 8001218:	1e7a      	subs	r2, r7, #1
 800121a:	2f01      	cmp	r7, #1
 800121c:	d100      	bne.n	8001220 <__aeabi_dadd+0x220>
 800121e:	e0e0      	b.n	80013e2 <__aeabi_dadd+0x3e2>
 8001220:	4c52      	ldr	r4, [pc, #328]	; (800136c <__aeabi_dadd+0x36c>)
 8001222:	42a7      	cmp	r7, r4
 8001224:	d100      	bne.n	8001228 <__aeabi_dadd+0x228>
 8001226:	e166      	b.n	80014f6 <__aeabi_dadd+0x4f6>
 8001228:	0017      	movs	r7, r2
 800122a:	e7b2      	b.n	8001192 <__aeabi_dadd+0x192>
 800122c:	0010      	movs	r0, r2
 800122e:	3b1f      	subs	r3, #31
 8001230:	40d8      	lsrs	r0, r3
 8001232:	2920      	cmp	r1, #32
 8001234:	d003      	beq.n	800123e <__aeabi_dadd+0x23e>
 8001236:	2340      	movs	r3, #64	; 0x40
 8001238:	1a5b      	subs	r3, r3, r1
 800123a:	409a      	lsls	r2, r3
 800123c:	4314      	orrs	r4, r2
 800123e:	1e63      	subs	r3, r4, #1
 8001240:	419c      	sbcs	r4, r3
 8001242:	2300      	movs	r3, #0
 8001244:	2600      	movs	r6, #0
 8001246:	469a      	mov	sl, r3
 8001248:	4304      	orrs	r4, r0
 800124a:	0763      	lsls	r3, r4, #29
 800124c:	d000      	beq.n	8001250 <__aeabi_dadd+0x250>
 800124e:	e755      	b.n	80010fc <__aeabi_dadd+0xfc>
 8001250:	4652      	mov	r2, sl
 8001252:	08e3      	lsrs	r3, r4, #3
 8001254:	0752      	lsls	r2, r2, #29
 8001256:	4313      	orrs	r3, r2
 8001258:	4652      	mov	r2, sl
 800125a:	0037      	movs	r7, r6
 800125c:	08d1      	lsrs	r1, r2, #3
 800125e:	4a43      	ldr	r2, [pc, #268]	; (800136c <__aeabi_dadd+0x36c>)
 8001260:	4297      	cmp	r7, r2
 8001262:	d01f      	beq.n	80012a4 <__aeabi_dadd+0x2a4>
 8001264:	0309      	lsls	r1, r1, #12
 8001266:	057a      	lsls	r2, r7, #21
 8001268:	0b0c      	lsrs	r4, r1, #12
 800126a:	0d52      	lsrs	r2, r2, #21
 800126c:	e764      	b.n	8001138 <__aeabi_dadd+0x138>
 800126e:	4642      	mov	r2, r8
 8001270:	464c      	mov	r4, r9
 8001272:	4314      	orrs	r4, r2
 8001274:	1e62      	subs	r2, r4, #1
 8001276:	4194      	sbcs	r4, r2
 8001278:	18e4      	adds	r4, r4, r3
 800127a:	429c      	cmp	r4, r3
 800127c:	4192      	sbcs	r2, r2
 800127e:	4252      	negs	r2, r2
 8001280:	4692      	mov	sl, r2
 8001282:	448a      	add	sl, r1
 8001284:	4653      	mov	r3, sl
 8001286:	021b      	lsls	r3, r3, #8
 8001288:	d5df      	bpl.n	800124a <__aeabi_dadd+0x24a>
 800128a:	4b38      	ldr	r3, [pc, #224]	; (800136c <__aeabi_dadd+0x36c>)
 800128c:	3601      	adds	r6, #1
 800128e:	429e      	cmp	r6, r3
 8001290:	d000      	beq.n	8001294 <__aeabi_dadd+0x294>
 8001292:	e0b3      	b.n	80013fc <__aeabi_dadd+0x3fc>
 8001294:	0032      	movs	r2, r6
 8001296:	2400      	movs	r4, #0
 8001298:	2300      	movs	r3, #0
 800129a:	e74d      	b.n	8001138 <__aeabi_dadd+0x138>
 800129c:	074a      	lsls	r2, r1, #29
 800129e:	08db      	lsrs	r3, r3, #3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	08c9      	lsrs	r1, r1, #3
 80012a4:	001a      	movs	r2, r3
 80012a6:	430a      	orrs	r2, r1
 80012a8:	d100      	bne.n	80012ac <__aeabi_dadd+0x2ac>
 80012aa:	e200      	b.n	80016ae <__aeabi_dadd+0x6ae>
 80012ac:	2480      	movs	r4, #128	; 0x80
 80012ae:	0324      	lsls	r4, r4, #12
 80012b0:	430c      	orrs	r4, r1
 80012b2:	0324      	lsls	r4, r4, #12
 80012b4:	4a2d      	ldr	r2, [pc, #180]	; (800136c <__aeabi_dadd+0x36c>)
 80012b6:	0b24      	lsrs	r4, r4, #12
 80012b8:	e73e      	b.n	8001138 <__aeabi_dadd+0x138>
 80012ba:	0020      	movs	r0, r4
 80012bc:	f000 fdd4 	bl	8001e68 <__clzsi2>
 80012c0:	0003      	movs	r3, r0
 80012c2:	3318      	adds	r3, #24
 80012c4:	2b1f      	cmp	r3, #31
 80012c6:	dc00      	bgt.n	80012ca <__aeabi_dadd+0x2ca>
 80012c8:	e6f7      	b.n	80010ba <__aeabi_dadd+0xba>
 80012ca:	0022      	movs	r2, r4
 80012cc:	3808      	subs	r0, #8
 80012ce:	4082      	lsls	r2, r0
 80012d0:	2400      	movs	r4, #0
 80012d2:	42b3      	cmp	r3, r6
 80012d4:	db00      	blt.n	80012d8 <__aeabi_dadd+0x2d8>
 80012d6:	e6fc      	b.n	80010d2 <__aeabi_dadd+0xd2>
 80012d8:	1af6      	subs	r6, r6, r3
 80012da:	4b25      	ldr	r3, [pc, #148]	; (8001370 <__aeabi_dadd+0x370>)
 80012dc:	401a      	ands	r2, r3
 80012de:	4692      	mov	sl, r2
 80012e0:	e70a      	b.n	80010f8 <__aeabi_dadd+0xf8>
 80012e2:	2f00      	cmp	r7, #0
 80012e4:	d02b      	beq.n	800133e <__aeabi_dadd+0x33e>
 80012e6:	1b97      	subs	r7, r2, r6
 80012e8:	2e00      	cmp	r6, #0
 80012ea:	d100      	bne.n	80012ee <__aeabi_dadd+0x2ee>
 80012ec:	e0b8      	b.n	8001460 <__aeabi_dadd+0x460>
 80012ee:	4c1f      	ldr	r4, [pc, #124]	; (800136c <__aeabi_dadd+0x36c>)
 80012f0:	42a2      	cmp	r2, r4
 80012f2:	d100      	bne.n	80012f6 <__aeabi_dadd+0x2f6>
 80012f4:	e11c      	b.n	8001530 <__aeabi_dadd+0x530>
 80012f6:	2480      	movs	r4, #128	; 0x80
 80012f8:	0424      	lsls	r4, r4, #16
 80012fa:	4321      	orrs	r1, r4
 80012fc:	2f38      	cmp	r7, #56	; 0x38
 80012fe:	dd00      	ble.n	8001302 <__aeabi_dadd+0x302>
 8001300:	e11e      	b.n	8001540 <__aeabi_dadd+0x540>
 8001302:	2f1f      	cmp	r7, #31
 8001304:	dd00      	ble.n	8001308 <__aeabi_dadd+0x308>
 8001306:	e19e      	b.n	8001646 <__aeabi_dadd+0x646>
 8001308:	2620      	movs	r6, #32
 800130a:	000c      	movs	r4, r1
 800130c:	1bf6      	subs	r6, r6, r7
 800130e:	0018      	movs	r0, r3
 8001310:	40b3      	lsls	r3, r6
 8001312:	40b4      	lsls	r4, r6
 8001314:	40f8      	lsrs	r0, r7
 8001316:	1e5e      	subs	r6, r3, #1
 8001318:	41b3      	sbcs	r3, r6
 800131a:	40f9      	lsrs	r1, r7
 800131c:	4304      	orrs	r4, r0
 800131e:	431c      	orrs	r4, r3
 8001320:	4489      	add	r9, r1
 8001322:	4444      	add	r4, r8
 8001324:	4544      	cmp	r4, r8
 8001326:	419b      	sbcs	r3, r3
 8001328:	425b      	negs	r3, r3
 800132a:	444b      	add	r3, r9
 800132c:	469a      	mov	sl, r3
 800132e:	0016      	movs	r6, r2
 8001330:	e7a8      	b.n	8001284 <__aeabi_dadd+0x284>
 8001332:	4642      	mov	r2, r8
 8001334:	464c      	mov	r4, r9
 8001336:	4314      	orrs	r4, r2
 8001338:	1e62      	subs	r2, r4, #1
 800133a:	4194      	sbcs	r4, r2
 800133c:	e6a6      	b.n	800108c <__aeabi_dadd+0x8c>
 800133e:	4c0d      	ldr	r4, [pc, #52]	; (8001374 <__aeabi_dadd+0x374>)
 8001340:	1c72      	adds	r2, r6, #1
 8001342:	4222      	tst	r2, r4
 8001344:	d000      	beq.n	8001348 <__aeabi_dadd+0x348>
 8001346:	e0a8      	b.n	800149a <__aeabi_dadd+0x49a>
 8001348:	000a      	movs	r2, r1
 800134a:	431a      	orrs	r2, r3
 800134c:	2e00      	cmp	r6, #0
 800134e:	d000      	beq.n	8001352 <__aeabi_dadd+0x352>
 8001350:	e10a      	b.n	8001568 <__aeabi_dadd+0x568>
 8001352:	2a00      	cmp	r2, #0
 8001354:	d100      	bne.n	8001358 <__aeabi_dadd+0x358>
 8001356:	e15e      	b.n	8001616 <__aeabi_dadd+0x616>
 8001358:	464a      	mov	r2, r9
 800135a:	4302      	orrs	r2, r0
 800135c:	d000      	beq.n	8001360 <__aeabi_dadd+0x360>
 800135e:	e161      	b.n	8001624 <__aeabi_dadd+0x624>
 8001360:	074a      	lsls	r2, r1, #29
 8001362:	08db      	lsrs	r3, r3, #3
 8001364:	4313      	orrs	r3, r2
 8001366:	08c9      	lsrs	r1, r1, #3
 8001368:	e77c      	b.n	8001264 <__aeabi_dadd+0x264>
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	000007ff 	.word	0x000007ff
 8001370:	ff7fffff 	.word	0xff7fffff
 8001374:	000007fe 	.word	0x000007fe
 8001378:	4ccf      	ldr	r4, [pc, #828]	; (80016b8 <__aeabi_dadd+0x6b8>)
 800137a:	42a2      	cmp	r2, r4
 800137c:	d100      	bne.n	8001380 <__aeabi_dadd+0x380>
 800137e:	e0ce      	b.n	800151e <__aeabi_dadd+0x51e>
 8001380:	2480      	movs	r4, #128	; 0x80
 8001382:	0424      	lsls	r4, r4, #16
 8001384:	4321      	orrs	r1, r4
 8001386:	2f38      	cmp	r7, #56	; 0x38
 8001388:	dc5b      	bgt.n	8001442 <__aeabi_dadd+0x442>
 800138a:	2f1f      	cmp	r7, #31
 800138c:	dd00      	ble.n	8001390 <__aeabi_dadd+0x390>
 800138e:	e0dc      	b.n	800154a <__aeabi_dadd+0x54a>
 8001390:	2520      	movs	r5, #32
 8001392:	000c      	movs	r4, r1
 8001394:	1bed      	subs	r5, r5, r7
 8001396:	001e      	movs	r6, r3
 8001398:	40ab      	lsls	r3, r5
 800139a:	40ac      	lsls	r4, r5
 800139c:	40fe      	lsrs	r6, r7
 800139e:	1e5d      	subs	r5, r3, #1
 80013a0:	41ab      	sbcs	r3, r5
 80013a2:	4334      	orrs	r4, r6
 80013a4:	40f9      	lsrs	r1, r7
 80013a6:	431c      	orrs	r4, r3
 80013a8:	464b      	mov	r3, r9
 80013aa:	1a5b      	subs	r3, r3, r1
 80013ac:	4699      	mov	r9, r3
 80013ae:	e04c      	b.n	800144a <__aeabi_dadd+0x44a>
 80013b0:	464a      	mov	r2, r9
 80013b2:	1a1c      	subs	r4, r3, r0
 80013b4:	1a88      	subs	r0, r1, r2
 80013b6:	42a3      	cmp	r3, r4
 80013b8:	4192      	sbcs	r2, r2
 80013ba:	4252      	negs	r2, r2
 80013bc:	4692      	mov	sl, r2
 80013be:	0002      	movs	r2, r0
 80013c0:	4650      	mov	r0, sl
 80013c2:	1a12      	subs	r2, r2, r0
 80013c4:	4692      	mov	sl, r2
 80013c6:	0212      	lsls	r2, r2, #8
 80013c8:	d478      	bmi.n	80014bc <__aeabi_dadd+0x4bc>
 80013ca:	4653      	mov	r3, sl
 80013cc:	4323      	orrs	r3, r4
 80013ce:	d000      	beq.n	80013d2 <__aeabi_dadd+0x3d2>
 80013d0:	e66a      	b.n	80010a8 <__aeabi_dadd+0xa8>
 80013d2:	2100      	movs	r1, #0
 80013d4:	2500      	movs	r5, #0
 80013d6:	e745      	b.n	8001264 <__aeabi_dadd+0x264>
 80013d8:	074a      	lsls	r2, r1, #29
 80013da:	08db      	lsrs	r3, r3, #3
 80013dc:	4313      	orrs	r3, r2
 80013de:	08c9      	lsrs	r1, r1, #3
 80013e0:	e73d      	b.n	800125e <__aeabi_dadd+0x25e>
 80013e2:	181c      	adds	r4, r3, r0
 80013e4:	429c      	cmp	r4, r3
 80013e6:	419b      	sbcs	r3, r3
 80013e8:	4449      	add	r1, r9
 80013ea:	468a      	mov	sl, r1
 80013ec:	425b      	negs	r3, r3
 80013ee:	449a      	add	sl, r3
 80013f0:	4653      	mov	r3, sl
 80013f2:	2601      	movs	r6, #1
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	d400      	bmi.n	80013fa <__aeabi_dadd+0x3fa>
 80013f8:	e727      	b.n	800124a <__aeabi_dadd+0x24a>
 80013fa:	2602      	movs	r6, #2
 80013fc:	4652      	mov	r2, sl
 80013fe:	4baf      	ldr	r3, [pc, #700]	; (80016bc <__aeabi_dadd+0x6bc>)
 8001400:	2101      	movs	r1, #1
 8001402:	401a      	ands	r2, r3
 8001404:	0013      	movs	r3, r2
 8001406:	4021      	ands	r1, r4
 8001408:	0862      	lsrs	r2, r4, #1
 800140a:	430a      	orrs	r2, r1
 800140c:	07dc      	lsls	r4, r3, #31
 800140e:	085b      	lsrs	r3, r3, #1
 8001410:	469a      	mov	sl, r3
 8001412:	4314      	orrs	r4, r2
 8001414:	e670      	b.n	80010f8 <__aeabi_dadd+0xf8>
 8001416:	003a      	movs	r2, r7
 8001418:	464c      	mov	r4, r9
 800141a:	3a20      	subs	r2, #32
 800141c:	40d4      	lsrs	r4, r2
 800141e:	46a4      	mov	ip, r4
 8001420:	2f20      	cmp	r7, #32
 8001422:	d007      	beq.n	8001434 <__aeabi_dadd+0x434>
 8001424:	2240      	movs	r2, #64	; 0x40
 8001426:	4648      	mov	r0, r9
 8001428:	1bd2      	subs	r2, r2, r7
 800142a:	4090      	lsls	r0, r2
 800142c:	0002      	movs	r2, r0
 800142e:	4640      	mov	r0, r8
 8001430:	4310      	orrs	r0, r2
 8001432:	4680      	mov	r8, r0
 8001434:	4640      	mov	r0, r8
 8001436:	1e42      	subs	r2, r0, #1
 8001438:	4190      	sbcs	r0, r2
 800143a:	4662      	mov	r2, ip
 800143c:	0004      	movs	r4, r0
 800143e:	4314      	orrs	r4, r2
 8001440:	e624      	b.n	800108c <__aeabi_dadd+0x8c>
 8001442:	4319      	orrs	r1, r3
 8001444:	000c      	movs	r4, r1
 8001446:	1e63      	subs	r3, r4, #1
 8001448:	419c      	sbcs	r4, r3
 800144a:	4643      	mov	r3, r8
 800144c:	1b1c      	subs	r4, r3, r4
 800144e:	45a0      	cmp	r8, r4
 8001450:	419b      	sbcs	r3, r3
 8001452:	4649      	mov	r1, r9
 8001454:	425b      	negs	r3, r3
 8001456:	1acb      	subs	r3, r1, r3
 8001458:	469a      	mov	sl, r3
 800145a:	4665      	mov	r5, ip
 800145c:	0016      	movs	r6, r2
 800145e:	e61b      	b.n	8001098 <__aeabi_dadd+0x98>
 8001460:	000c      	movs	r4, r1
 8001462:	431c      	orrs	r4, r3
 8001464:	d100      	bne.n	8001468 <__aeabi_dadd+0x468>
 8001466:	e0c7      	b.n	80015f8 <__aeabi_dadd+0x5f8>
 8001468:	1e7c      	subs	r4, r7, #1
 800146a:	2f01      	cmp	r7, #1
 800146c:	d100      	bne.n	8001470 <__aeabi_dadd+0x470>
 800146e:	e0f9      	b.n	8001664 <__aeabi_dadd+0x664>
 8001470:	4e91      	ldr	r6, [pc, #580]	; (80016b8 <__aeabi_dadd+0x6b8>)
 8001472:	42b7      	cmp	r7, r6
 8001474:	d05c      	beq.n	8001530 <__aeabi_dadd+0x530>
 8001476:	0027      	movs	r7, r4
 8001478:	e740      	b.n	80012fc <__aeabi_dadd+0x2fc>
 800147a:	2220      	movs	r2, #32
 800147c:	464c      	mov	r4, r9
 800147e:	4640      	mov	r0, r8
 8001480:	1bd2      	subs	r2, r2, r7
 8001482:	4094      	lsls	r4, r2
 8001484:	40f8      	lsrs	r0, r7
 8001486:	4304      	orrs	r4, r0
 8001488:	4640      	mov	r0, r8
 800148a:	4090      	lsls	r0, r2
 800148c:	1e42      	subs	r2, r0, #1
 800148e:	4190      	sbcs	r0, r2
 8001490:	464a      	mov	r2, r9
 8001492:	40fa      	lsrs	r2, r7
 8001494:	4304      	orrs	r4, r0
 8001496:	1889      	adds	r1, r1, r2
 8001498:	e6ee      	b.n	8001278 <__aeabi_dadd+0x278>
 800149a:	4c87      	ldr	r4, [pc, #540]	; (80016b8 <__aeabi_dadd+0x6b8>)
 800149c:	42a2      	cmp	r2, r4
 800149e:	d100      	bne.n	80014a2 <__aeabi_dadd+0x4a2>
 80014a0:	e6f9      	b.n	8001296 <__aeabi_dadd+0x296>
 80014a2:	1818      	adds	r0, r3, r0
 80014a4:	4298      	cmp	r0, r3
 80014a6:	419b      	sbcs	r3, r3
 80014a8:	4449      	add	r1, r9
 80014aa:	425b      	negs	r3, r3
 80014ac:	18cb      	adds	r3, r1, r3
 80014ae:	07dc      	lsls	r4, r3, #31
 80014b0:	0840      	lsrs	r0, r0, #1
 80014b2:	085b      	lsrs	r3, r3, #1
 80014b4:	469a      	mov	sl, r3
 80014b6:	0016      	movs	r6, r2
 80014b8:	4304      	orrs	r4, r0
 80014ba:	e6c6      	b.n	800124a <__aeabi_dadd+0x24a>
 80014bc:	4642      	mov	r2, r8
 80014be:	1ad4      	subs	r4, r2, r3
 80014c0:	45a0      	cmp	r8, r4
 80014c2:	4180      	sbcs	r0, r0
 80014c4:	464b      	mov	r3, r9
 80014c6:	4240      	negs	r0, r0
 80014c8:	1a59      	subs	r1, r3, r1
 80014ca:	1a0b      	subs	r3, r1, r0
 80014cc:	469a      	mov	sl, r3
 80014ce:	4665      	mov	r5, ip
 80014d0:	e5ea      	b.n	80010a8 <__aeabi_dadd+0xa8>
 80014d2:	464b      	mov	r3, r9
 80014d4:	464a      	mov	r2, r9
 80014d6:	08c0      	lsrs	r0, r0, #3
 80014d8:	075b      	lsls	r3, r3, #29
 80014da:	4665      	mov	r5, ip
 80014dc:	4303      	orrs	r3, r0
 80014de:	08d1      	lsrs	r1, r2, #3
 80014e0:	e6bd      	b.n	800125e <__aeabi_dadd+0x25e>
 80014e2:	2a00      	cmp	r2, #0
 80014e4:	d000      	beq.n	80014e8 <__aeabi_dadd+0x4e8>
 80014e6:	e08e      	b.n	8001606 <__aeabi_dadd+0x606>
 80014e8:	464b      	mov	r3, r9
 80014ea:	4303      	orrs	r3, r0
 80014ec:	d117      	bne.n	800151e <__aeabi_dadd+0x51e>
 80014ee:	2180      	movs	r1, #128	; 0x80
 80014f0:	2500      	movs	r5, #0
 80014f2:	0309      	lsls	r1, r1, #12
 80014f4:	e6da      	b.n	80012ac <__aeabi_dadd+0x2ac>
 80014f6:	074a      	lsls	r2, r1, #29
 80014f8:	08db      	lsrs	r3, r3, #3
 80014fa:	4313      	orrs	r3, r2
 80014fc:	08c9      	lsrs	r1, r1, #3
 80014fe:	e6d1      	b.n	80012a4 <__aeabi_dadd+0x2a4>
 8001500:	1a1c      	subs	r4, r3, r0
 8001502:	464a      	mov	r2, r9
 8001504:	42a3      	cmp	r3, r4
 8001506:	419b      	sbcs	r3, r3
 8001508:	1a89      	subs	r1, r1, r2
 800150a:	425b      	negs	r3, r3
 800150c:	1acb      	subs	r3, r1, r3
 800150e:	469a      	mov	sl, r3
 8001510:	2601      	movs	r6, #1
 8001512:	e5c1      	b.n	8001098 <__aeabi_dadd+0x98>
 8001514:	074a      	lsls	r2, r1, #29
 8001516:	08db      	lsrs	r3, r3, #3
 8001518:	4313      	orrs	r3, r2
 800151a:	08c9      	lsrs	r1, r1, #3
 800151c:	e69f      	b.n	800125e <__aeabi_dadd+0x25e>
 800151e:	4643      	mov	r3, r8
 8001520:	08d8      	lsrs	r0, r3, #3
 8001522:	464b      	mov	r3, r9
 8001524:	464a      	mov	r2, r9
 8001526:	075b      	lsls	r3, r3, #29
 8001528:	4665      	mov	r5, ip
 800152a:	4303      	orrs	r3, r0
 800152c:	08d1      	lsrs	r1, r2, #3
 800152e:	e6b9      	b.n	80012a4 <__aeabi_dadd+0x2a4>
 8001530:	4643      	mov	r3, r8
 8001532:	08d8      	lsrs	r0, r3, #3
 8001534:	464b      	mov	r3, r9
 8001536:	464a      	mov	r2, r9
 8001538:	075b      	lsls	r3, r3, #29
 800153a:	4303      	orrs	r3, r0
 800153c:	08d1      	lsrs	r1, r2, #3
 800153e:	e6b1      	b.n	80012a4 <__aeabi_dadd+0x2a4>
 8001540:	4319      	orrs	r1, r3
 8001542:	000c      	movs	r4, r1
 8001544:	1e63      	subs	r3, r4, #1
 8001546:	419c      	sbcs	r4, r3
 8001548:	e6eb      	b.n	8001322 <__aeabi_dadd+0x322>
 800154a:	003c      	movs	r4, r7
 800154c:	000d      	movs	r5, r1
 800154e:	3c20      	subs	r4, #32
 8001550:	40e5      	lsrs	r5, r4
 8001552:	2f20      	cmp	r7, #32
 8001554:	d003      	beq.n	800155e <__aeabi_dadd+0x55e>
 8001556:	2440      	movs	r4, #64	; 0x40
 8001558:	1be4      	subs	r4, r4, r7
 800155a:	40a1      	lsls	r1, r4
 800155c:	430b      	orrs	r3, r1
 800155e:	001c      	movs	r4, r3
 8001560:	1e63      	subs	r3, r4, #1
 8001562:	419c      	sbcs	r4, r3
 8001564:	432c      	orrs	r4, r5
 8001566:	e770      	b.n	800144a <__aeabi_dadd+0x44a>
 8001568:	2a00      	cmp	r2, #0
 800156a:	d0e1      	beq.n	8001530 <__aeabi_dadd+0x530>
 800156c:	464a      	mov	r2, r9
 800156e:	4302      	orrs	r2, r0
 8001570:	d0c1      	beq.n	80014f6 <__aeabi_dadd+0x4f6>
 8001572:	074a      	lsls	r2, r1, #29
 8001574:	08db      	lsrs	r3, r3, #3
 8001576:	4313      	orrs	r3, r2
 8001578:	2280      	movs	r2, #128	; 0x80
 800157a:	08c9      	lsrs	r1, r1, #3
 800157c:	0312      	lsls	r2, r2, #12
 800157e:	4211      	tst	r1, r2
 8001580:	d008      	beq.n	8001594 <__aeabi_dadd+0x594>
 8001582:	4648      	mov	r0, r9
 8001584:	08c4      	lsrs	r4, r0, #3
 8001586:	4214      	tst	r4, r2
 8001588:	d104      	bne.n	8001594 <__aeabi_dadd+0x594>
 800158a:	4643      	mov	r3, r8
 800158c:	0021      	movs	r1, r4
 800158e:	08db      	lsrs	r3, r3, #3
 8001590:	0742      	lsls	r2, r0, #29
 8001592:	4313      	orrs	r3, r2
 8001594:	0f5a      	lsrs	r2, r3, #29
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	0752      	lsls	r2, r2, #29
 800159a:	08db      	lsrs	r3, r3, #3
 800159c:	4313      	orrs	r3, r2
 800159e:	e681      	b.n	80012a4 <__aeabi_dadd+0x2a4>
 80015a0:	464b      	mov	r3, r9
 80015a2:	4303      	orrs	r3, r0
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dadd+0x5a8>
 80015a6:	e714      	b.n	80013d2 <__aeabi_dadd+0x3d2>
 80015a8:	464b      	mov	r3, r9
 80015aa:	464a      	mov	r2, r9
 80015ac:	08c0      	lsrs	r0, r0, #3
 80015ae:	075b      	lsls	r3, r3, #29
 80015b0:	4665      	mov	r5, ip
 80015b2:	4303      	orrs	r3, r0
 80015b4:	08d1      	lsrs	r1, r2, #3
 80015b6:	e655      	b.n	8001264 <__aeabi_dadd+0x264>
 80015b8:	1ac4      	subs	r4, r0, r3
 80015ba:	45a0      	cmp	r8, r4
 80015bc:	4180      	sbcs	r0, r0
 80015be:	464b      	mov	r3, r9
 80015c0:	4240      	negs	r0, r0
 80015c2:	1a59      	subs	r1, r3, r1
 80015c4:	1a0b      	subs	r3, r1, r0
 80015c6:	469a      	mov	sl, r3
 80015c8:	4665      	mov	r5, ip
 80015ca:	2601      	movs	r6, #1
 80015cc:	e564      	b.n	8001098 <__aeabi_dadd+0x98>
 80015ce:	1a1c      	subs	r4, r3, r0
 80015d0:	464a      	mov	r2, r9
 80015d2:	42a3      	cmp	r3, r4
 80015d4:	4180      	sbcs	r0, r0
 80015d6:	1a8a      	subs	r2, r1, r2
 80015d8:	4240      	negs	r0, r0
 80015da:	1a12      	subs	r2, r2, r0
 80015dc:	4692      	mov	sl, r2
 80015de:	0212      	lsls	r2, r2, #8
 80015e0:	d549      	bpl.n	8001676 <__aeabi_dadd+0x676>
 80015e2:	4642      	mov	r2, r8
 80015e4:	1ad4      	subs	r4, r2, r3
 80015e6:	45a0      	cmp	r8, r4
 80015e8:	4180      	sbcs	r0, r0
 80015ea:	464b      	mov	r3, r9
 80015ec:	4240      	negs	r0, r0
 80015ee:	1a59      	subs	r1, r3, r1
 80015f0:	1a0b      	subs	r3, r1, r0
 80015f2:	469a      	mov	sl, r3
 80015f4:	4665      	mov	r5, ip
 80015f6:	e57f      	b.n	80010f8 <__aeabi_dadd+0xf8>
 80015f8:	464b      	mov	r3, r9
 80015fa:	464a      	mov	r2, r9
 80015fc:	08c0      	lsrs	r0, r0, #3
 80015fe:	075b      	lsls	r3, r3, #29
 8001600:	4303      	orrs	r3, r0
 8001602:	08d1      	lsrs	r1, r2, #3
 8001604:	e62b      	b.n	800125e <__aeabi_dadd+0x25e>
 8001606:	464a      	mov	r2, r9
 8001608:	08db      	lsrs	r3, r3, #3
 800160a:	4302      	orrs	r2, r0
 800160c:	d138      	bne.n	8001680 <__aeabi_dadd+0x680>
 800160e:	074a      	lsls	r2, r1, #29
 8001610:	4313      	orrs	r3, r2
 8001612:	08c9      	lsrs	r1, r1, #3
 8001614:	e646      	b.n	80012a4 <__aeabi_dadd+0x2a4>
 8001616:	464b      	mov	r3, r9
 8001618:	464a      	mov	r2, r9
 800161a:	08c0      	lsrs	r0, r0, #3
 800161c:	075b      	lsls	r3, r3, #29
 800161e:	4303      	orrs	r3, r0
 8001620:	08d1      	lsrs	r1, r2, #3
 8001622:	e61f      	b.n	8001264 <__aeabi_dadd+0x264>
 8001624:	181c      	adds	r4, r3, r0
 8001626:	429c      	cmp	r4, r3
 8001628:	419b      	sbcs	r3, r3
 800162a:	4449      	add	r1, r9
 800162c:	468a      	mov	sl, r1
 800162e:	425b      	negs	r3, r3
 8001630:	449a      	add	sl, r3
 8001632:	4653      	mov	r3, sl
 8001634:	021b      	lsls	r3, r3, #8
 8001636:	d400      	bmi.n	800163a <__aeabi_dadd+0x63a>
 8001638:	e607      	b.n	800124a <__aeabi_dadd+0x24a>
 800163a:	4652      	mov	r2, sl
 800163c:	4b1f      	ldr	r3, [pc, #124]	; (80016bc <__aeabi_dadd+0x6bc>)
 800163e:	2601      	movs	r6, #1
 8001640:	401a      	ands	r2, r3
 8001642:	4692      	mov	sl, r2
 8001644:	e601      	b.n	800124a <__aeabi_dadd+0x24a>
 8001646:	003c      	movs	r4, r7
 8001648:	000e      	movs	r6, r1
 800164a:	3c20      	subs	r4, #32
 800164c:	40e6      	lsrs	r6, r4
 800164e:	2f20      	cmp	r7, #32
 8001650:	d003      	beq.n	800165a <__aeabi_dadd+0x65a>
 8001652:	2440      	movs	r4, #64	; 0x40
 8001654:	1be4      	subs	r4, r4, r7
 8001656:	40a1      	lsls	r1, r4
 8001658:	430b      	orrs	r3, r1
 800165a:	001c      	movs	r4, r3
 800165c:	1e63      	subs	r3, r4, #1
 800165e:	419c      	sbcs	r4, r3
 8001660:	4334      	orrs	r4, r6
 8001662:	e65e      	b.n	8001322 <__aeabi_dadd+0x322>
 8001664:	4443      	add	r3, r8
 8001666:	4283      	cmp	r3, r0
 8001668:	4180      	sbcs	r0, r0
 800166a:	4449      	add	r1, r9
 800166c:	468a      	mov	sl, r1
 800166e:	4240      	negs	r0, r0
 8001670:	001c      	movs	r4, r3
 8001672:	4482      	add	sl, r0
 8001674:	e6bc      	b.n	80013f0 <__aeabi_dadd+0x3f0>
 8001676:	4653      	mov	r3, sl
 8001678:	4323      	orrs	r3, r4
 800167a:	d100      	bne.n	800167e <__aeabi_dadd+0x67e>
 800167c:	e6a9      	b.n	80013d2 <__aeabi_dadd+0x3d2>
 800167e:	e5e4      	b.n	800124a <__aeabi_dadd+0x24a>
 8001680:	074a      	lsls	r2, r1, #29
 8001682:	4313      	orrs	r3, r2
 8001684:	2280      	movs	r2, #128	; 0x80
 8001686:	08c9      	lsrs	r1, r1, #3
 8001688:	0312      	lsls	r2, r2, #12
 800168a:	4211      	tst	r1, r2
 800168c:	d009      	beq.n	80016a2 <__aeabi_dadd+0x6a2>
 800168e:	4648      	mov	r0, r9
 8001690:	08c4      	lsrs	r4, r0, #3
 8001692:	4214      	tst	r4, r2
 8001694:	d105      	bne.n	80016a2 <__aeabi_dadd+0x6a2>
 8001696:	4643      	mov	r3, r8
 8001698:	4665      	mov	r5, ip
 800169a:	0021      	movs	r1, r4
 800169c:	08db      	lsrs	r3, r3, #3
 800169e:	0742      	lsls	r2, r0, #29
 80016a0:	4313      	orrs	r3, r2
 80016a2:	0f5a      	lsrs	r2, r3, #29
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	08db      	lsrs	r3, r3, #3
 80016a8:	0752      	lsls	r2, r2, #29
 80016aa:	4313      	orrs	r3, r2
 80016ac:	e5fa      	b.n	80012a4 <__aeabi_dadd+0x2a4>
 80016ae:	2300      	movs	r3, #0
 80016b0:	4a01      	ldr	r2, [pc, #4]	; (80016b8 <__aeabi_dadd+0x6b8>)
 80016b2:	001c      	movs	r4, r3
 80016b4:	e540      	b.n	8001138 <__aeabi_dadd+0x138>
 80016b6:	46c0      	nop			; (mov r8, r8)
 80016b8:	000007ff 	.word	0x000007ff
 80016bc:	ff7fffff 	.word	0xff7fffff

080016c0 <__aeabi_ddiv>:
 80016c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016c2:	4657      	mov	r7, sl
 80016c4:	464e      	mov	r6, r9
 80016c6:	4645      	mov	r5, r8
 80016c8:	46de      	mov	lr, fp
 80016ca:	b5e0      	push	{r5, r6, r7, lr}
 80016cc:	030c      	lsls	r4, r1, #12
 80016ce:	001f      	movs	r7, r3
 80016d0:	004b      	lsls	r3, r1, #1
 80016d2:	4681      	mov	r9, r0
 80016d4:	4692      	mov	sl, r2
 80016d6:	0005      	movs	r5, r0
 80016d8:	b085      	sub	sp, #20
 80016da:	0b24      	lsrs	r4, r4, #12
 80016dc:	0d5b      	lsrs	r3, r3, #21
 80016de:	0fce      	lsrs	r6, r1, #31
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d100      	bne.n	80016e6 <__aeabi_ddiv+0x26>
 80016e4:	e152      	b.n	800198c <__aeabi_ddiv+0x2cc>
 80016e6:	4ad2      	ldr	r2, [pc, #840]	; (8001a30 <__aeabi_ddiv+0x370>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d100      	bne.n	80016ee <__aeabi_ddiv+0x2e>
 80016ec:	e16e      	b.n	80019cc <__aeabi_ddiv+0x30c>
 80016ee:	0f42      	lsrs	r2, r0, #29
 80016f0:	00e4      	lsls	r4, r4, #3
 80016f2:	4314      	orrs	r4, r2
 80016f4:	2280      	movs	r2, #128	; 0x80
 80016f6:	0412      	lsls	r2, r2, #16
 80016f8:	4322      	orrs	r2, r4
 80016fa:	4690      	mov	r8, r2
 80016fc:	4acd      	ldr	r2, [pc, #820]	; (8001a34 <__aeabi_ddiv+0x374>)
 80016fe:	00c5      	lsls	r5, r0, #3
 8001700:	4693      	mov	fp, r2
 8001702:	449b      	add	fp, r3
 8001704:	2300      	movs	r3, #0
 8001706:	4699      	mov	r9, r3
 8001708:	9300      	str	r3, [sp, #0]
 800170a:	033c      	lsls	r4, r7, #12
 800170c:	007b      	lsls	r3, r7, #1
 800170e:	4650      	mov	r0, sl
 8001710:	0b24      	lsrs	r4, r4, #12
 8001712:	0d5b      	lsrs	r3, r3, #21
 8001714:	0fff      	lsrs	r7, r7, #31
 8001716:	2b00      	cmp	r3, #0
 8001718:	d100      	bne.n	800171c <__aeabi_ddiv+0x5c>
 800171a:	e11a      	b.n	8001952 <__aeabi_ddiv+0x292>
 800171c:	4ac4      	ldr	r2, [pc, #784]	; (8001a30 <__aeabi_ddiv+0x370>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d100      	bne.n	8001724 <__aeabi_ddiv+0x64>
 8001722:	e15e      	b.n	80019e2 <__aeabi_ddiv+0x322>
 8001724:	0f42      	lsrs	r2, r0, #29
 8001726:	00e4      	lsls	r4, r4, #3
 8001728:	4322      	orrs	r2, r4
 800172a:	2480      	movs	r4, #128	; 0x80
 800172c:	0424      	lsls	r4, r4, #16
 800172e:	4314      	orrs	r4, r2
 8001730:	4ac0      	ldr	r2, [pc, #768]	; (8001a34 <__aeabi_ddiv+0x374>)
 8001732:	00c1      	lsls	r1, r0, #3
 8001734:	4694      	mov	ip, r2
 8001736:	465a      	mov	r2, fp
 8001738:	4463      	add	r3, ip
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	469b      	mov	fp, r3
 800173e:	2000      	movs	r0, #0
 8001740:	0033      	movs	r3, r6
 8001742:	407b      	eors	r3, r7
 8001744:	469a      	mov	sl, r3
 8001746:	464b      	mov	r3, r9
 8001748:	2b0f      	cmp	r3, #15
 800174a:	d827      	bhi.n	800179c <__aeabi_ddiv+0xdc>
 800174c:	4aba      	ldr	r2, [pc, #744]	; (8001a38 <__aeabi_ddiv+0x378>)
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	58d3      	ldr	r3, [r2, r3]
 8001752:	469f      	mov	pc, r3
 8001754:	46b2      	mov	sl, r6
 8001756:	9b00      	ldr	r3, [sp, #0]
 8001758:	2b02      	cmp	r3, #2
 800175a:	d016      	beq.n	800178a <__aeabi_ddiv+0xca>
 800175c:	2b03      	cmp	r3, #3
 800175e:	d100      	bne.n	8001762 <__aeabi_ddiv+0xa2>
 8001760:	e287      	b.n	8001c72 <__aeabi_ddiv+0x5b2>
 8001762:	2b01      	cmp	r3, #1
 8001764:	d000      	beq.n	8001768 <__aeabi_ddiv+0xa8>
 8001766:	e0d5      	b.n	8001914 <__aeabi_ddiv+0x254>
 8001768:	2300      	movs	r3, #0
 800176a:	2200      	movs	r2, #0
 800176c:	2500      	movs	r5, #0
 800176e:	051b      	lsls	r3, r3, #20
 8001770:	4313      	orrs	r3, r2
 8001772:	4652      	mov	r2, sl
 8001774:	07d2      	lsls	r2, r2, #31
 8001776:	4313      	orrs	r3, r2
 8001778:	0028      	movs	r0, r5
 800177a:	0019      	movs	r1, r3
 800177c:	b005      	add	sp, #20
 800177e:	bcf0      	pop	{r4, r5, r6, r7}
 8001780:	46bb      	mov	fp, r7
 8001782:	46b2      	mov	sl, r6
 8001784:	46a9      	mov	r9, r5
 8001786:	46a0      	mov	r8, r4
 8001788:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800178a:	2200      	movs	r2, #0
 800178c:	2500      	movs	r5, #0
 800178e:	4ba8      	ldr	r3, [pc, #672]	; (8001a30 <__aeabi_ddiv+0x370>)
 8001790:	e7ed      	b.n	800176e <__aeabi_ddiv+0xae>
 8001792:	46ba      	mov	sl, r7
 8001794:	46a0      	mov	r8, r4
 8001796:	000d      	movs	r5, r1
 8001798:	9000      	str	r0, [sp, #0]
 800179a:	e7dc      	b.n	8001756 <__aeabi_ddiv+0x96>
 800179c:	4544      	cmp	r4, r8
 800179e:	d200      	bcs.n	80017a2 <__aeabi_ddiv+0xe2>
 80017a0:	e1c4      	b.n	8001b2c <__aeabi_ddiv+0x46c>
 80017a2:	d100      	bne.n	80017a6 <__aeabi_ddiv+0xe6>
 80017a4:	e1bf      	b.n	8001b26 <__aeabi_ddiv+0x466>
 80017a6:	2301      	movs	r3, #1
 80017a8:	425b      	negs	r3, r3
 80017aa:	469c      	mov	ip, r3
 80017ac:	002e      	movs	r6, r5
 80017ae:	4640      	mov	r0, r8
 80017b0:	2500      	movs	r5, #0
 80017b2:	44e3      	add	fp, ip
 80017b4:	0223      	lsls	r3, r4, #8
 80017b6:	0e0c      	lsrs	r4, r1, #24
 80017b8:	431c      	orrs	r4, r3
 80017ba:	0c1b      	lsrs	r3, r3, #16
 80017bc:	4699      	mov	r9, r3
 80017be:	0423      	lsls	r3, r4, #16
 80017c0:	020a      	lsls	r2, r1, #8
 80017c2:	0c1f      	lsrs	r7, r3, #16
 80017c4:	4649      	mov	r1, r9
 80017c6:	9200      	str	r2, [sp, #0]
 80017c8:	9701      	str	r7, [sp, #4]
 80017ca:	f7fe fd49 	bl	8000260 <__aeabi_uidivmod>
 80017ce:	0002      	movs	r2, r0
 80017d0:	437a      	muls	r2, r7
 80017d2:	040b      	lsls	r3, r1, #16
 80017d4:	0c31      	lsrs	r1, r6, #16
 80017d6:	4680      	mov	r8, r0
 80017d8:	4319      	orrs	r1, r3
 80017da:	428a      	cmp	r2, r1
 80017dc:	d907      	bls.n	80017ee <__aeabi_ddiv+0x12e>
 80017de:	2301      	movs	r3, #1
 80017e0:	425b      	negs	r3, r3
 80017e2:	469c      	mov	ip, r3
 80017e4:	1909      	adds	r1, r1, r4
 80017e6:	44e0      	add	r8, ip
 80017e8:	428c      	cmp	r4, r1
 80017ea:	d800      	bhi.n	80017ee <__aeabi_ddiv+0x12e>
 80017ec:	e201      	b.n	8001bf2 <__aeabi_ddiv+0x532>
 80017ee:	1a88      	subs	r0, r1, r2
 80017f0:	4649      	mov	r1, r9
 80017f2:	f7fe fd35 	bl	8000260 <__aeabi_uidivmod>
 80017f6:	9a01      	ldr	r2, [sp, #4]
 80017f8:	0436      	lsls	r6, r6, #16
 80017fa:	4342      	muls	r2, r0
 80017fc:	0409      	lsls	r1, r1, #16
 80017fe:	0c36      	lsrs	r6, r6, #16
 8001800:	0003      	movs	r3, r0
 8001802:	430e      	orrs	r6, r1
 8001804:	42b2      	cmp	r2, r6
 8001806:	d904      	bls.n	8001812 <__aeabi_ddiv+0x152>
 8001808:	1936      	adds	r6, r6, r4
 800180a:	3b01      	subs	r3, #1
 800180c:	42b4      	cmp	r4, r6
 800180e:	d800      	bhi.n	8001812 <__aeabi_ddiv+0x152>
 8001810:	e1e9      	b.n	8001be6 <__aeabi_ddiv+0x526>
 8001812:	1ab0      	subs	r0, r6, r2
 8001814:	4642      	mov	r2, r8
 8001816:	9e00      	ldr	r6, [sp, #0]
 8001818:	0412      	lsls	r2, r2, #16
 800181a:	431a      	orrs	r2, r3
 800181c:	0c33      	lsrs	r3, r6, #16
 800181e:	001f      	movs	r7, r3
 8001820:	0c11      	lsrs	r1, r2, #16
 8001822:	4690      	mov	r8, r2
 8001824:	9302      	str	r3, [sp, #8]
 8001826:	0413      	lsls	r3, r2, #16
 8001828:	0432      	lsls	r2, r6, #16
 800182a:	0c16      	lsrs	r6, r2, #16
 800182c:	0032      	movs	r2, r6
 800182e:	0c1b      	lsrs	r3, r3, #16
 8001830:	435a      	muls	r2, r3
 8001832:	9603      	str	r6, [sp, #12]
 8001834:	437b      	muls	r3, r7
 8001836:	434e      	muls	r6, r1
 8001838:	4379      	muls	r1, r7
 800183a:	0c17      	lsrs	r7, r2, #16
 800183c:	46bc      	mov	ip, r7
 800183e:	199b      	adds	r3, r3, r6
 8001840:	4463      	add	r3, ip
 8001842:	429e      	cmp	r6, r3
 8001844:	d903      	bls.n	800184e <__aeabi_ddiv+0x18e>
 8001846:	2680      	movs	r6, #128	; 0x80
 8001848:	0276      	lsls	r6, r6, #9
 800184a:	46b4      	mov	ip, r6
 800184c:	4461      	add	r1, ip
 800184e:	0c1e      	lsrs	r6, r3, #16
 8001850:	1871      	adds	r1, r6, r1
 8001852:	0416      	lsls	r6, r2, #16
 8001854:	041b      	lsls	r3, r3, #16
 8001856:	0c36      	lsrs	r6, r6, #16
 8001858:	199e      	adds	r6, r3, r6
 800185a:	4288      	cmp	r0, r1
 800185c:	d302      	bcc.n	8001864 <__aeabi_ddiv+0x1a4>
 800185e:	d112      	bne.n	8001886 <__aeabi_ddiv+0x1c6>
 8001860:	42b5      	cmp	r5, r6
 8001862:	d210      	bcs.n	8001886 <__aeabi_ddiv+0x1c6>
 8001864:	4643      	mov	r3, r8
 8001866:	1e5a      	subs	r2, r3, #1
 8001868:	9b00      	ldr	r3, [sp, #0]
 800186a:	469c      	mov	ip, r3
 800186c:	4465      	add	r5, ip
 800186e:	001f      	movs	r7, r3
 8001870:	429d      	cmp	r5, r3
 8001872:	419b      	sbcs	r3, r3
 8001874:	425b      	negs	r3, r3
 8001876:	191b      	adds	r3, r3, r4
 8001878:	18c0      	adds	r0, r0, r3
 800187a:	4284      	cmp	r4, r0
 800187c:	d200      	bcs.n	8001880 <__aeabi_ddiv+0x1c0>
 800187e:	e19e      	b.n	8001bbe <__aeabi_ddiv+0x4fe>
 8001880:	d100      	bne.n	8001884 <__aeabi_ddiv+0x1c4>
 8001882:	e199      	b.n	8001bb8 <__aeabi_ddiv+0x4f8>
 8001884:	4690      	mov	r8, r2
 8001886:	1bae      	subs	r6, r5, r6
 8001888:	42b5      	cmp	r5, r6
 800188a:	41ad      	sbcs	r5, r5
 800188c:	1a40      	subs	r0, r0, r1
 800188e:	426d      	negs	r5, r5
 8001890:	1b40      	subs	r0, r0, r5
 8001892:	4284      	cmp	r4, r0
 8001894:	d100      	bne.n	8001898 <__aeabi_ddiv+0x1d8>
 8001896:	e1d2      	b.n	8001c3e <__aeabi_ddiv+0x57e>
 8001898:	4649      	mov	r1, r9
 800189a:	f7fe fce1 	bl	8000260 <__aeabi_uidivmod>
 800189e:	9a01      	ldr	r2, [sp, #4]
 80018a0:	040b      	lsls	r3, r1, #16
 80018a2:	4342      	muls	r2, r0
 80018a4:	0c31      	lsrs	r1, r6, #16
 80018a6:	0005      	movs	r5, r0
 80018a8:	4319      	orrs	r1, r3
 80018aa:	428a      	cmp	r2, r1
 80018ac:	d900      	bls.n	80018b0 <__aeabi_ddiv+0x1f0>
 80018ae:	e16c      	b.n	8001b8a <__aeabi_ddiv+0x4ca>
 80018b0:	1a88      	subs	r0, r1, r2
 80018b2:	4649      	mov	r1, r9
 80018b4:	f7fe fcd4 	bl	8000260 <__aeabi_uidivmod>
 80018b8:	9a01      	ldr	r2, [sp, #4]
 80018ba:	0436      	lsls	r6, r6, #16
 80018bc:	4342      	muls	r2, r0
 80018be:	0409      	lsls	r1, r1, #16
 80018c0:	0c36      	lsrs	r6, r6, #16
 80018c2:	0003      	movs	r3, r0
 80018c4:	430e      	orrs	r6, r1
 80018c6:	42b2      	cmp	r2, r6
 80018c8:	d900      	bls.n	80018cc <__aeabi_ddiv+0x20c>
 80018ca:	e153      	b.n	8001b74 <__aeabi_ddiv+0x4b4>
 80018cc:	9803      	ldr	r0, [sp, #12]
 80018ce:	1ab6      	subs	r6, r6, r2
 80018d0:	0002      	movs	r2, r0
 80018d2:	042d      	lsls	r5, r5, #16
 80018d4:	431d      	orrs	r5, r3
 80018d6:	9f02      	ldr	r7, [sp, #8]
 80018d8:	042b      	lsls	r3, r5, #16
 80018da:	0c1b      	lsrs	r3, r3, #16
 80018dc:	435a      	muls	r2, r3
 80018de:	437b      	muls	r3, r7
 80018e0:	469c      	mov	ip, r3
 80018e2:	0c29      	lsrs	r1, r5, #16
 80018e4:	4348      	muls	r0, r1
 80018e6:	0c13      	lsrs	r3, r2, #16
 80018e8:	4484      	add	ip, r0
 80018ea:	4463      	add	r3, ip
 80018ec:	4379      	muls	r1, r7
 80018ee:	4298      	cmp	r0, r3
 80018f0:	d903      	bls.n	80018fa <__aeabi_ddiv+0x23a>
 80018f2:	2080      	movs	r0, #128	; 0x80
 80018f4:	0240      	lsls	r0, r0, #9
 80018f6:	4684      	mov	ip, r0
 80018f8:	4461      	add	r1, ip
 80018fa:	0c18      	lsrs	r0, r3, #16
 80018fc:	0412      	lsls	r2, r2, #16
 80018fe:	041b      	lsls	r3, r3, #16
 8001900:	0c12      	lsrs	r2, r2, #16
 8001902:	1840      	adds	r0, r0, r1
 8001904:	189b      	adds	r3, r3, r2
 8001906:	4286      	cmp	r6, r0
 8001908:	d200      	bcs.n	800190c <__aeabi_ddiv+0x24c>
 800190a:	e100      	b.n	8001b0e <__aeabi_ddiv+0x44e>
 800190c:	d100      	bne.n	8001910 <__aeabi_ddiv+0x250>
 800190e:	e0fb      	b.n	8001b08 <__aeabi_ddiv+0x448>
 8001910:	2301      	movs	r3, #1
 8001912:	431d      	orrs	r5, r3
 8001914:	4b49      	ldr	r3, [pc, #292]	; (8001a3c <__aeabi_ddiv+0x37c>)
 8001916:	445b      	add	r3, fp
 8001918:	2b00      	cmp	r3, #0
 800191a:	dc00      	bgt.n	800191e <__aeabi_ddiv+0x25e>
 800191c:	e0aa      	b.n	8001a74 <__aeabi_ddiv+0x3b4>
 800191e:	076a      	lsls	r2, r5, #29
 8001920:	d000      	beq.n	8001924 <__aeabi_ddiv+0x264>
 8001922:	e13d      	b.n	8001ba0 <__aeabi_ddiv+0x4e0>
 8001924:	08e9      	lsrs	r1, r5, #3
 8001926:	4642      	mov	r2, r8
 8001928:	01d2      	lsls	r2, r2, #7
 800192a:	d506      	bpl.n	800193a <__aeabi_ddiv+0x27a>
 800192c:	4642      	mov	r2, r8
 800192e:	4b44      	ldr	r3, [pc, #272]	; (8001a40 <__aeabi_ddiv+0x380>)
 8001930:	401a      	ands	r2, r3
 8001932:	2380      	movs	r3, #128	; 0x80
 8001934:	4690      	mov	r8, r2
 8001936:	00db      	lsls	r3, r3, #3
 8001938:	445b      	add	r3, fp
 800193a:	4a42      	ldr	r2, [pc, #264]	; (8001a44 <__aeabi_ddiv+0x384>)
 800193c:	4293      	cmp	r3, r2
 800193e:	dd00      	ble.n	8001942 <__aeabi_ddiv+0x282>
 8001940:	e723      	b.n	800178a <__aeabi_ddiv+0xca>
 8001942:	4642      	mov	r2, r8
 8001944:	055b      	lsls	r3, r3, #21
 8001946:	0755      	lsls	r5, r2, #29
 8001948:	0252      	lsls	r2, r2, #9
 800194a:	430d      	orrs	r5, r1
 800194c:	0b12      	lsrs	r2, r2, #12
 800194e:	0d5b      	lsrs	r3, r3, #21
 8001950:	e70d      	b.n	800176e <__aeabi_ddiv+0xae>
 8001952:	4651      	mov	r1, sl
 8001954:	4321      	orrs	r1, r4
 8001956:	d100      	bne.n	800195a <__aeabi_ddiv+0x29a>
 8001958:	e07c      	b.n	8001a54 <__aeabi_ddiv+0x394>
 800195a:	2c00      	cmp	r4, #0
 800195c:	d100      	bne.n	8001960 <__aeabi_ddiv+0x2a0>
 800195e:	e0fb      	b.n	8001b58 <__aeabi_ddiv+0x498>
 8001960:	0020      	movs	r0, r4
 8001962:	f000 fa81 	bl	8001e68 <__clzsi2>
 8001966:	0002      	movs	r2, r0
 8001968:	3a0b      	subs	r2, #11
 800196a:	231d      	movs	r3, #29
 800196c:	1a9b      	subs	r3, r3, r2
 800196e:	4652      	mov	r2, sl
 8001970:	0001      	movs	r1, r0
 8001972:	40da      	lsrs	r2, r3
 8001974:	4653      	mov	r3, sl
 8001976:	3908      	subs	r1, #8
 8001978:	408b      	lsls	r3, r1
 800197a:	408c      	lsls	r4, r1
 800197c:	0019      	movs	r1, r3
 800197e:	4314      	orrs	r4, r2
 8001980:	4b31      	ldr	r3, [pc, #196]	; (8001a48 <__aeabi_ddiv+0x388>)
 8001982:	4458      	add	r0, fp
 8001984:	469b      	mov	fp, r3
 8001986:	4483      	add	fp, r0
 8001988:	2000      	movs	r0, #0
 800198a:	e6d9      	b.n	8001740 <__aeabi_ddiv+0x80>
 800198c:	0003      	movs	r3, r0
 800198e:	4323      	orrs	r3, r4
 8001990:	4698      	mov	r8, r3
 8001992:	d044      	beq.n	8001a1e <__aeabi_ddiv+0x35e>
 8001994:	2c00      	cmp	r4, #0
 8001996:	d100      	bne.n	800199a <__aeabi_ddiv+0x2da>
 8001998:	e0cf      	b.n	8001b3a <__aeabi_ddiv+0x47a>
 800199a:	0020      	movs	r0, r4
 800199c:	f000 fa64 	bl	8001e68 <__clzsi2>
 80019a0:	0001      	movs	r1, r0
 80019a2:	0002      	movs	r2, r0
 80019a4:	390b      	subs	r1, #11
 80019a6:	231d      	movs	r3, #29
 80019a8:	1a5b      	subs	r3, r3, r1
 80019aa:	4649      	mov	r1, r9
 80019ac:	0010      	movs	r0, r2
 80019ae:	40d9      	lsrs	r1, r3
 80019b0:	3808      	subs	r0, #8
 80019b2:	4084      	lsls	r4, r0
 80019b4:	000b      	movs	r3, r1
 80019b6:	464d      	mov	r5, r9
 80019b8:	4323      	orrs	r3, r4
 80019ba:	4698      	mov	r8, r3
 80019bc:	4085      	lsls	r5, r0
 80019be:	4b23      	ldr	r3, [pc, #140]	; (8001a4c <__aeabi_ddiv+0x38c>)
 80019c0:	1a9b      	subs	r3, r3, r2
 80019c2:	469b      	mov	fp, r3
 80019c4:	2300      	movs	r3, #0
 80019c6:	4699      	mov	r9, r3
 80019c8:	9300      	str	r3, [sp, #0]
 80019ca:	e69e      	b.n	800170a <__aeabi_ddiv+0x4a>
 80019cc:	0002      	movs	r2, r0
 80019ce:	4322      	orrs	r2, r4
 80019d0:	4690      	mov	r8, r2
 80019d2:	d11d      	bne.n	8001a10 <__aeabi_ddiv+0x350>
 80019d4:	2208      	movs	r2, #8
 80019d6:	469b      	mov	fp, r3
 80019d8:	2302      	movs	r3, #2
 80019da:	2500      	movs	r5, #0
 80019dc:	4691      	mov	r9, r2
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	e693      	b.n	800170a <__aeabi_ddiv+0x4a>
 80019e2:	4651      	mov	r1, sl
 80019e4:	4321      	orrs	r1, r4
 80019e6:	d109      	bne.n	80019fc <__aeabi_ddiv+0x33c>
 80019e8:	2302      	movs	r3, #2
 80019ea:	464a      	mov	r2, r9
 80019ec:	431a      	orrs	r2, r3
 80019ee:	4b18      	ldr	r3, [pc, #96]	; (8001a50 <__aeabi_ddiv+0x390>)
 80019f0:	4691      	mov	r9, r2
 80019f2:	469c      	mov	ip, r3
 80019f4:	2400      	movs	r4, #0
 80019f6:	2002      	movs	r0, #2
 80019f8:	44e3      	add	fp, ip
 80019fa:	e6a1      	b.n	8001740 <__aeabi_ddiv+0x80>
 80019fc:	2303      	movs	r3, #3
 80019fe:	464a      	mov	r2, r9
 8001a00:	431a      	orrs	r2, r3
 8001a02:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <__aeabi_ddiv+0x390>)
 8001a04:	4691      	mov	r9, r2
 8001a06:	469c      	mov	ip, r3
 8001a08:	4651      	mov	r1, sl
 8001a0a:	2003      	movs	r0, #3
 8001a0c:	44e3      	add	fp, ip
 8001a0e:	e697      	b.n	8001740 <__aeabi_ddiv+0x80>
 8001a10:	220c      	movs	r2, #12
 8001a12:	469b      	mov	fp, r3
 8001a14:	2303      	movs	r3, #3
 8001a16:	46a0      	mov	r8, r4
 8001a18:	4691      	mov	r9, r2
 8001a1a:	9300      	str	r3, [sp, #0]
 8001a1c:	e675      	b.n	800170a <__aeabi_ddiv+0x4a>
 8001a1e:	2304      	movs	r3, #4
 8001a20:	4699      	mov	r9, r3
 8001a22:	2300      	movs	r3, #0
 8001a24:	469b      	mov	fp, r3
 8001a26:	3301      	adds	r3, #1
 8001a28:	2500      	movs	r5, #0
 8001a2a:	9300      	str	r3, [sp, #0]
 8001a2c:	e66d      	b.n	800170a <__aeabi_ddiv+0x4a>
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	000007ff 	.word	0x000007ff
 8001a34:	fffffc01 	.word	0xfffffc01
 8001a38:	0800ae50 	.word	0x0800ae50
 8001a3c:	000003ff 	.word	0x000003ff
 8001a40:	feffffff 	.word	0xfeffffff
 8001a44:	000007fe 	.word	0x000007fe
 8001a48:	000003f3 	.word	0x000003f3
 8001a4c:	fffffc0d 	.word	0xfffffc0d
 8001a50:	fffff801 	.word	0xfffff801
 8001a54:	464a      	mov	r2, r9
 8001a56:	2301      	movs	r3, #1
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	4691      	mov	r9, r2
 8001a5c:	2400      	movs	r4, #0
 8001a5e:	2001      	movs	r0, #1
 8001a60:	e66e      	b.n	8001740 <__aeabi_ddiv+0x80>
 8001a62:	2300      	movs	r3, #0
 8001a64:	2280      	movs	r2, #128	; 0x80
 8001a66:	469a      	mov	sl, r3
 8001a68:	2500      	movs	r5, #0
 8001a6a:	4b88      	ldr	r3, [pc, #544]	; (8001c8c <__aeabi_ddiv+0x5cc>)
 8001a6c:	0312      	lsls	r2, r2, #12
 8001a6e:	e67e      	b.n	800176e <__aeabi_ddiv+0xae>
 8001a70:	2501      	movs	r5, #1
 8001a72:	426d      	negs	r5, r5
 8001a74:	2201      	movs	r2, #1
 8001a76:	1ad2      	subs	r2, r2, r3
 8001a78:	2a38      	cmp	r2, #56	; 0x38
 8001a7a:	dd00      	ble.n	8001a7e <__aeabi_ddiv+0x3be>
 8001a7c:	e674      	b.n	8001768 <__aeabi_ddiv+0xa8>
 8001a7e:	2a1f      	cmp	r2, #31
 8001a80:	dc00      	bgt.n	8001a84 <__aeabi_ddiv+0x3c4>
 8001a82:	e0bd      	b.n	8001c00 <__aeabi_ddiv+0x540>
 8001a84:	211f      	movs	r1, #31
 8001a86:	4249      	negs	r1, r1
 8001a88:	1acb      	subs	r3, r1, r3
 8001a8a:	4641      	mov	r1, r8
 8001a8c:	40d9      	lsrs	r1, r3
 8001a8e:	000b      	movs	r3, r1
 8001a90:	2a20      	cmp	r2, #32
 8001a92:	d004      	beq.n	8001a9e <__aeabi_ddiv+0x3de>
 8001a94:	4641      	mov	r1, r8
 8001a96:	4a7e      	ldr	r2, [pc, #504]	; (8001c90 <__aeabi_ddiv+0x5d0>)
 8001a98:	445a      	add	r2, fp
 8001a9a:	4091      	lsls	r1, r2
 8001a9c:	430d      	orrs	r5, r1
 8001a9e:	0029      	movs	r1, r5
 8001aa0:	1e4a      	subs	r2, r1, #1
 8001aa2:	4191      	sbcs	r1, r2
 8001aa4:	4319      	orrs	r1, r3
 8001aa6:	2307      	movs	r3, #7
 8001aa8:	001d      	movs	r5, r3
 8001aaa:	2200      	movs	r2, #0
 8001aac:	400d      	ands	r5, r1
 8001aae:	420b      	tst	r3, r1
 8001ab0:	d100      	bne.n	8001ab4 <__aeabi_ddiv+0x3f4>
 8001ab2:	e0d0      	b.n	8001c56 <__aeabi_ddiv+0x596>
 8001ab4:	220f      	movs	r2, #15
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	400a      	ands	r2, r1
 8001aba:	2a04      	cmp	r2, #4
 8001abc:	d100      	bne.n	8001ac0 <__aeabi_ddiv+0x400>
 8001abe:	e0c7      	b.n	8001c50 <__aeabi_ddiv+0x590>
 8001ac0:	1d0a      	adds	r2, r1, #4
 8001ac2:	428a      	cmp	r2, r1
 8001ac4:	4189      	sbcs	r1, r1
 8001ac6:	4249      	negs	r1, r1
 8001ac8:	185b      	adds	r3, r3, r1
 8001aca:	0011      	movs	r1, r2
 8001acc:	021a      	lsls	r2, r3, #8
 8001ace:	d400      	bmi.n	8001ad2 <__aeabi_ddiv+0x412>
 8001ad0:	e0be      	b.n	8001c50 <__aeabi_ddiv+0x590>
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2500      	movs	r5, #0
 8001ad8:	e649      	b.n	800176e <__aeabi_ddiv+0xae>
 8001ada:	2280      	movs	r2, #128	; 0x80
 8001adc:	4643      	mov	r3, r8
 8001ade:	0312      	lsls	r2, r2, #12
 8001ae0:	4213      	tst	r3, r2
 8001ae2:	d008      	beq.n	8001af6 <__aeabi_ddiv+0x436>
 8001ae4:	4214      	tst	r4, r2
 8001ae6:	d106      	bne.n	8001af6 <__aeabi_ddiv+0x436>
 8001ae8:	4322      	orrs	r2, r4
 8001aea:	0312      	lsls	r2, r2, #12
 8001aec:	46ba      	mov	sl, r7
 8001aee:	000d      	movs	r5, r1
 8001af0:	4b66      	ldr	r3, [pc, #408]	; (8001c8c <__aeabi_ddiv+0x5cc>)
 8001af2:	0b12      	lsrs	r2, r2, #12
 8001af4:	e63b      	b.n	800176e <__aeabi_ddiv+0xae>
 8001af6:	2280      	movs	r2, #128	; 0x80
 8001af8:	4643      	mov	r3, r8
 8001afa:	0312      	lsls	r2, r2, #12
 8001afc:	431a      	orrs	r2, r3
 8001afe:	0312      	lsls	r2, r2, #12
 8001b00:	46b2      	mov	sl, r6
 8001b02:	4b62      	ldr	r3, [pc, #392]	; (8001c8c <__aeabi_ddiv+0x5cc>)
 8001b04:	0b12      	lsrs	r2, r2, #12
 8001b06:	e632      	b.n	800176e <__aeabi_ddiv+0xae>
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d100      	bne.n	8001b0e <__aeabi_ddiv+0x44e>
 8001b0c:	e702      	b.n	8001914 <__aeabi_ddiv+0x254>
 8001b0e:	19a6      	adds	r6, r4, r6
 8001b10:	1e6a      	subs	r2, r5, #1
 8001b12:	42a6      	cmp	r6, r4
 8001b14:	d200      	bcs.n	8001b18 <__aeabi_ddiv+0x458>
 8001b16:	e089      	b.n	8001c2c <__aeabi_ddiv+0x56c>
 8001b18:	4286      	cmp	r6, r0
 8001b1a:	d200      	bcs.n	8001b1e <__aeabi_ddiv+0x45e>
 8001b1c:	e09f      	b.n	8001c5e <__aeabi_ddiv+0x59e>
 8001b1e:	d100      	bne.n	8001b22 <__aeabi_ddiv+0x462>
 8001b20:	e0af      	b.n	8001c82 <__aeabi_ddiv+0x5c2>
 8001b22:	0015      	movs	r5, r2
 8001b24:	e6f4      	b.n	8001910 <__aeabi_ddiv+0x250>
 8001b26:	42a9      	cmp	r1, r5
 8001b28:	d900      	bls.n	8001b2c <__aeabi_ddiv+0x46c>
 8001b2a:	e63c      	b.n	80017a6 <__aeabi_ddiv+0xe6>
 8001b2c:	4643      	mov	r3, r8
 8001b2e:	07de      	lsls	r6, r3, #31
 8001b30:	0858      	lsrs	r0, r3, #1
 8001b32:	086b      	lsrs	r3, r5, #1
 8001b34:	431e      	orrs	r6, r3
 8001b36:	07ed      	lsls	r5, r5, #31
 8001b38:	e63c      	b.n	80017b4 <__aeabi_ddiv+0xf4>
 8001b3a:	f000 f995 	bl	8001e68 <__clzsi2>
 8001b3e:	0001      	movs	r1, r0
 8001b40:	0002      	movs	r2, r0
 8001b42:	3115      	adds	r1, #21
 8001b44:	3220      	adds	r2, #32
 8001b46:	291c      	cmp	r1, #28
 8001b48:	dc00      	bgt.n	8001b4c <__aeabi_ddiv+0x48c>
 8001b4a:	e72c      	b.n	80019a6 <__aeabi_ddiv+0x2e6>
 8001b4c:	464b      	mov	r3, r9
 8001b4e:	3808      	subs	r0, #8
 8001b50:	4083      	lsls	r3, r0
 8001b52:	2500      	movs	r5, #0
 8001b54:	4698      	mov	r8, r3
 8001b56:	e732      	b.n	80019be <__aeabi_ddiv+0x2fe>
 8001b58:	f000 f986 	bl	8001e68 <__clzsi2>
 8001b5c:	0003      	movs	r3, r0
 8001b5e:	001a      	movs	r2, r3
 8001b60:	3215      	adds	r2, #21
 8001b62:	3020      	adds	r0, #32
 8001b64:	2a1c      	cmp	r2, #28
 8001b66:	dc00      	bgt.n	8001b6a <__aeabi_ddiv+0x4aa>
 8001b68:	e6ff      	b.n	800196a <__aeabi_ddiv+0x2aa>
 8001b6a:	4654      	mov	r4, sl
 8001b6c:	3b08      	subs	r3, #8
 8001b6e:	2100      	movs	r1, #0
 8001b70:	409c      	lsls	r4, r3
 8001b72:	e705      	b.n	8001980 <__aeabi_ddiv+0x2c0>
 8001b74:	1936      	adds	r6, r6, r4
 8001b76:	3b01      	subs	r3, #1
 8001b78:	42b4      	cmp	r4, r6
 8001b7a:	d900      	bls.n	8001b7e <__aeabi_ddiv+0x4be>
 8001b7c:	e6a6      	b.n	80018cc <__aeabi_ddiv+0x20c>
 8001b7e:	42b2      	cmp	r2, r6
 8001b80:	d800      	bhi.n	8001b84 <__aeabi_ddiv+0x4c4>
 8001b82:	e6a3      	b.n	80018cc <__aeabi_ddiv+0x20c>
 8001b84:	1e83      	subs	r3, r0, #2
 8001b86:	1936      	adds	r6, r6, r4
 8001b88:	e6a0      	b.n	80018cc <__aeabi_ddiv+0x20c>
 8001b8a:	1909      	adds	r1, r1, r4
 8001b8c:	3d01      	subs	r5, #1
 8001b8e:	428c      	cmp	r4, r1
 8001b90:	d900      	bls.n	8001b94 <__aeabi_ddiv+0x4d4>
 8001b92:	e68d      	b.n	80018b0 <__aeabi_ddiv+0x1f0>
 8001b94:	428a      	cmp	r2, r1
 8001b96:	d800      	bhi.n	8001b9a <__aeabi_ddiv+0x4da>
 8001b98:	e68a      	b.n	80018b0 <__aeabi_ddiv+0x1f0>
 8001b9a:	1e85      	subs	r5, r0, #2
 8001b9c:	1909      	adds	r1, r1, r4
 8001b9e:	e687      	b.n	80018b0 <__aeabi_ddiv+0x1f0>
 8001ba0:	220f      	movs	r2, #15
 8001ba2:	402a      	ands	r2, r5
 8001ba4:	2a04      	cmp	r2, #4
 8001ba6:	d100      	bne.n	8001baa <__aeabi_ddiv+0x4ea>
 8001ba8:	e6bc      	b.n	8001924 <__aeabi_ddiv+0x264>
 8001baa:	1d29      	adds	r1, r5, #4
 8001bac:	42a9      	cmp	r1, r5
 8001bae:	41ad      	sbcs	r5, r5
 8001bb0:	426d      	negs	r5, r5
 8001bb2:	08c9      	lsrs	r1, r1, #3
 8001bb4:	44a8      	add	r8, r5
 8001bb6:	e6b6      	b.n	8001926 <__aeabi_ddiv+0x266>
 8001bb8:	42af      	cmp	r7, r5
 8001bba:	d900      	bls.n	8001bbe <__aeabi_ddiv+0x4fe>
 8001bbc:	e662      	b.n	8001884 <__aeabi_ddiv+0x1c4>
 8001bbe:	4281      	cmp	r1, r0
 8001bc0:	d804      	bhi.n	8001bcc <__aeabi_ddiv+0x50c>
 8001bc2:	d000      	beq.n	8001bc6 <__aeabi_ddiv+0x506>
 8001bc4:	e65e      	b.n	8001884 <__aeabi_ddiv+0x1c4>
 8001bc6:	42ae      	cmp	r6, r5
 8001bc8:	d800      	bhi.n	8001bcc <__aeabi_ddiv+0x50c>
 8001bca:	e65b      	b.n	8001884 <__aeabi_ddiv+0x1c4>
 8001bcc:	2302      	movs	r3, #2
 8001bce:	425b      	negs	r3, r3
 8001bd0:	469c      	mov	ip, r3
 8001bd2:	9b00      	ldr	r3, [sp, #0]
 8001bd4:	44e0      	add	r8, ip
 8001bd6:	469c      	mov	ip, r3
 8001bd8:	4465      	add	r5, ip
 8001bda:	429d      	cmp	r5, r3
 8001bdc:	419b      	sbcs	r3, r3
 8001bde:	425b      	negs	r3, r3
 8001be0:	191b      	adds	r3, r3, r4
 8001be2:	18c0      	adds	r0, r0, r3
 8001be4:	e64f      	b.n	8001886 <__aeabi_ddiv+0x1c6>
 8001be6:	42b2      	cmp	r2, r6
 8001be8:	d800      	bhi.n	8001bec <__aeabi_ddiv+0x52c>
 8001bea:	e612      	b.n	8001812 <__aeabi_ddiv+0x152>
 8001bec:	1e83      	subs	r3, r0, #2
 8001bee:	1936      	adds	r6, r6, r4
 8001bf0:	e60f      	b.n	8001812 <__aeabi_ddiv+0x152>
 8001bf2:	428a      	cmp	r2, r1
 8001bf4:	d800      	bhi.n	8001bf8 <__aeabi_ddiv+0x538>
 8001bf6:	e5fa      	b.n	80017ee <__aeabi_ddiv+0x12e>
 8001bf8:	1e83      	subs	r3, r0, #2
 8001bfa:	4698      	mov	r8, r3
 8001bfc:	1909      	adds	r1, r1, r4
 8001bfe:	e5f6      	b.n	80017ee <__aeabi_ddiv+0x12e>
 8001c00:	4b24      	ldr	r3, [pc, #144]	; (8001c94 <__aeabi_ddiv+0x5d4>)
 8001c02:	0028      	movs	r0, r5
 8001c04:	445b      	add	r3, fp
 8001c06:	4641      	mov	r1, r8
 8001c08:	409d      	lsls	r5, r3
 8001c0a:	4099      	lsls	r1, r3
 8001c0c:	40d0      	lsrs	r0, r2
 8001c0e:	1e6b      	subs	r3, r5, #1
 8001c10:	419d      	sbcs	r5, r3
 8001c12:	4643      	mov	r3, r8
 8001c14:	4301      	orrs	r1, r0
 8001c16:	4329      	orrs	r1, r5
 8001c18:	40d3      	lsrs	r3, r2
 8001c1a:	074a      	lsls	r2, r1, #29
 8001c1c:	d100      	bne.n	8001c20 <__aeabi_ddiv+0x560>
 8001c1e:	e755      	b.n	8001acc <__aeabi_ddiv+0x40c>
 8001c20:	220f      	movs	r2, #15
 8001c22:	400a      	ands	r2, r1
 8001c24:	2a04      	cmp	r2, #4
 8001c26:	d000      	beq.n	8001c2a <__aeabi_ddiv+0x56a>
 8001c28:	e74a      	b.n	8001ac0 <__aeabi_ddiv+0x400>
 8001c2a:	e74f      	b.n	8001acc <__aeabi_ddiv+0x40c>
 8001c2c:	0015      	movs	r5, r2
 8001c2e:	4286      	cmp	r6, r0
 8001c30:	d000      	beq.n	8001c34 <__aeabi_ddiv+0x574>
 8001c32:	e66d      	b.n	8001910 <__aeabi_ddiv+0x250>
 8001c34:	9a00      	ldr	r2, [sp, #0]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d000      	beq.n	8001c3c <__aeabi_ddiv+0x57c>
 8001c3a:	e669      	b.n	8001910 <__aeabi_ddiv+0x250>
 8001c3c:	e66a      	b.n	8001914 <__aeabi_ddiv+0x254>
 8001c3e:	4b16      	ldr	r3, [pc, #88]	; (8001c98 <__aeabi_ddiv+0x5d8>)
 8001c40:	445b      	add	r3, fp
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	dc00      	bgt.n	8001c48 <__aeabi_ddiv+0x588>
 8001c46:	e713      	b.n	8001a70 <__aeabi_ddiv+0x3b0>
 8001c48:	2501      	movs	r5, #1
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	44a8      	add	r8, r5
 8001c4e:	e66a      	b.n	8001926 <__aeabi_ddiv+0x266>
 8001c50:	075d      	lsls	r5, r3, #29
 8001c52:	025b      	lsls	r3, r3, #9
 8001c54:	0b1a      	lsrs	r2, r3, #12
 8001c56:	08c9      	lsrs	r1, r1, #3
 8001c58:	2300      	movs	r3, #0
 8001c5a:	430d      	orrs	r5, r1
 8001c5c:	e587      	b.n	800176e <__aeabi_ddiv+0xae>
 8001c5e:	9900      	ldr	r1, [sp, #0]
 8001c60:	3d02      	subs	r5, #2
 8001c62:	004a      	lsls	r2, r1, #1
 8001c64:	428a      	cmp	r2, r1
 8001c66:	41bf      	sbcs	r7, r7
 8001c68:	427f      	negs	r7, r7
 8001c6a:	193f      	adds	r7, r7, r4
 8001c6c:	19f6      	adds	r6, r6, r7
 8001c6e:	9200      	str	r2, [sp, #0]
 8001c70:	e7dd      	b.n	8001c2e <__aeabi_ddiv+0x56e>
 8001c72:	2280      	movs	r2, #128	; 0x80
 8001c74:	4643      	mov	r3, r8
 8001c76:	0312      	lsls	r2, r2, #12
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	0312      	lsls	r2, r2, #12
 8001c7c:	4b03      	ldr	r3, [pc, #12]	; (8001c8c <__aeabi_ddiv+0x5cc>)
 8001c7e:	0b12      	lsrs	r2, r2, #12
 8001c80:	e575      	b.n	800176e <__aeabi_ddiv+0xae>
 8001c82:	9900      	ldr	r1, [sp, #0]
 8001c84:	4299      	cmp	r1, r3
 8001c86:	d3ea      	bcc.n	8001c5e <__aeabi_ddiv+0x59e>
 8001c88:	0015      	movs	r5, r2
 8001c8a:	e7d3      	b.n	8001c34 <__aeabi_ddiv+0x574>
 8001c8c:	000007ff 	.word	0x000007ff
 8001c90:	0000043e 	.word	0x0000043e
 8001c94:	0000041e 	.word	0x0000041e
 8001c98:	000003ff 	.word	0x000003ff

08001c9c <__aeabi_ui2d>:
 8001c9c:	b510      	push	{r4, lr}
 8001c9e:	1e04      	subs	r4, r0, #0
 8001ca0:	d010      	beq.n	8001cc4 <__aeabi_ui2d+0x28>
 8001ca2:	f000 f8e1 	bl	8001e68 <__clzsi2>
 8001ca6:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <__aeabi_ui2d+0x48>)
 8001ca8:	1a1b      	subs	r3, r3, r0
 8001caa:	280a      	cmp	r0, #10
 8001cac:	dc11      	bgt.n	8001cd2 <__aeabi_ui2d+0x36>
 8001cae:	220b      	movs	r2, #11
 8001cb0:	0021      	movs	r1, r4
 8001cb2:	1a12      	subs	r2, r2, r0
 8001cb4:	40d1      	lsrs	r1, r2
 8001cb6:	3015      	adds	r0, #21
 8001cb8:	030a      	lsls	r2, r1, #12
 8001cba:	055b      	lsls	r3, r3, #21
 8001cbc:	4084      	lsls	r4, r0
 8001cbe:	0b12      	lsrs	r2, r2, #12
 8001cc0:	0d5b      	lsrs	r3, r3, #21
 8001cc2:	e001      	b.n	8001cc8 <__aeabi_ui2d+0x2c>
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	051b      	lsls	r3, r3, #20
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	0020      	movs	r0, r4
 8001cce:	0019      	movs	r1, r3
 8001cd0:	bd10      	pop	{r4, pc}
 8001cd2:	0022      	movs	r2, r4
 8001cd4:	380b      	subs	r0, #11
 8001cd6:	4082      	lsls	r2, r0
 8001cd8:	055b      	lsls	r3, r3, #21
 8001cda:	0312      	lsls	r2, r2, #12
 8001cdc:	2400      	movs	r4, #0
 8001cde:	0b12      	lsrs	r2, r2, #12
 8001ce0:	0d5b      	lsrs	r3, r3, #21
 8001ce2:	e7f1      	b.n	8001cc8 <__aeabi_ui2d+0x2c>
 8001ce4:	0000041e 	.word	0x0000041e

08001ce8 <__aeabi_d2f>:
 8001ce8:	0002      	movs	r2, r0
 8001cea:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cec:	004b      	lsls	r3, r1, #1
 8001cee:	030d      	lsls	r5, r1, #12
 8001cf0:	0f40      	lsrs	r0, r0, #29
 8001cf2:	0d5b      	lsrs	r3, r3, #21
 8001cf4:	0fcc      	lsrs	r4, r1, #31
 8001cf6:	0a6d      	lsrs	r5, r5, #9
 8001cf8:	493a      	ldr	r1, [pc, #232]	; (8001de4 <__aeabi_d2f+0xfc>)
 8001cfa:	4305      	orrs	r5, r0
 8001cfc:	1c58      	adds	r0, r3, #1
 8001cfe:	00d7      	lsls	r7, r2, #3
 8001d00:	4208      	tst	r0, r1
 8001d02:	d00a      	beq.n	8001d1a <__aeabi_d2f+0x32>
 8001d04:	4938      	ldr	r1, [pc, #224]	; (8001de8 <__aeabi_d2f+0x100>)
 8001d06:	1859      	adds	r1, r3, r1
 8001d08:	29fe      	cmp	r1, #254	; 0xfe
 8001d0a:	dd16      	ble.n	8001d3a <__aeabi_d2f+0x52>
 8001d0c:	20ff      	movs	r0, #255	; 0xff
 8001d0e:	2200      	movs	r2, #0
 8001d10:	05c0      	lsls	r0, r0, #23
 8001d12:	4310      	orrs	r0, r2
 8001d14:	07e4      	lsls	r4, r4, #31
 8001d16:	4320      	orrs	r0, r4
 8001d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d106      	bne.n	8001d2c <__aeabi_d2f+0x44>
 8001d1e:	433d      	orrs	r5, r7
 8001d20:	d026      	beq.n	8001d70 <__aeabi_d2f+0x88>
 8001d22:	2205      	movs	r2, #5
 8001d24:	0192      	lsls	r2, r2, #6
 8001d26:	0a52      	lsrs	r2, r2, #9
 8001d28:	b2d8      	uxtb	r0, r3
 8001d2a:	e7f1      	b.n	8001d10 <__aeabi_d2f+0x28>
 8001d2c:	432f      	orrs	r7, r5
 8001d2e:	d0ed      	beq.n	8001d0c <__aeabi_d2f+0x24>
 8001d30:	2280      	movs	r2, #128	; 0x80
 8001d32:	03d2      	lsls	r2, r2, #15
 8001d34:	20ff      	movs	r0, #255	; 0xff
 8001d36:	432a      	orrs	r2, r5
 8001d38:	e7ea      	b.n	8001d10 <__aeabi_d2f+0x28>
 8001d3a:	2900      	cmp	r1, #0
 8001d3c:	dd1b      	ble.n	8001d76 <__aeabi_d2f+0x8e>
 8001d3e:	0192      	lsls	r2, r2, #6
 8001d40:	1e50      	subs	r0, r2, #1
 8001d42:	4182      	sbcs	r2, r0
 8001d44:	00ed      	lsls	r5, r5, #3
 8001d46:	0f7f      	lsrs	r7, r7, #29
 8001d48:	432a      	orrs	r2, r5
 8001d4a:	433a      	orrs	r2, r7
 8001d4c:	0753      	lsls	r3, r2, #29
 8001d4e:	d047      	beq.n	8001de0 <__aeabi_d2f+0xf8>
 8001d50:	230f      	movs	r3, #15
 8001d52:	4013      	ands	r3, r2
 8001d54:	2b04      	cmp	r3, #4
 8001d56:	d000      	beq.n	8001d5a <__aeabi_d2f+0x72>
 8001d58:	3204      	adds	r2, #4
 8001d5a:	2380      	movs	r3, #128	; 0x80
 8001d5c:	04db      	lsls	r3, r3, #19
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d03e      	beq.n	8001de0 <__aeabi_d2f+0xf8>
 8001d62:	1c48      	adds	r0, r1, #1
 8001d64:	29fe      	cmp	r1, #254	; 0xfe
 8001d66:	d0d1      	beq.n	8001d0c <__aeabi_d2f+0x24>
 8001d68:	0192      	lsls	r2, r2, #6
 8001d6a:	0a52      	lsrs	r2, r2, #9
 8001d6c:	b2c0      	uxtb	r0, r0
 8001d6e:	e7cf      	b.n	8001d10 <__aeabi_d2f+0x28>
 8001d70:	2000      	movs	r0, #0
 8001d72:	2200      	movs	r2, #0
 8001d74:	e7cc      	b.n	8001d10 <__aeabi_d2f+0x28>
 8001d76:	000a      	movs	r2, r1
 8001d78:	3217      	adds	r2, #23
 8001d7a:	db2f      	blt.n	8001ddc <__aeabi_d2f+0xf4>
 8001d7c:	2680      	movs	r6, #128	; 0x80
 8001d7e:	0436      	lsls	r6, r6, #16
 8001d80:	432e      	orrs	r6, r5
 8001d82:	251e      	movs	r5, #30
 8001d84:	1a6d      	subs	r5, r5, r1
 8001d86:	2d1f      	cmp	r5, #31
 8001d88:	dd11      	ble.n	8001dae <__aeabi_d2f+0xc6>
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	4252      	negs	r2, r2
 8001d8e:	1a52      	subs	r2, r2, r1
 8001d90:	0031      	movs	r1, r6
 8001d92:	40d1      	lsrs	r1, r2
 8001d94:	2d20      	cmp	r5, #32
 8001d96:	d004      	beq.n	8001da2 <__aeabi_d2f+0xba>
 8001d98:	4a14      	ldr	r2, [pc, #80]	; (8001dec <__aeabi_d2f+0x104>)
 8001d9a:	4694      	mov	ip, r2
 8001d9c:	4463      	add	r3, ip
 8001d9e:	409e      	lsls	r6, r3
 8001da0:	4337      	orrs	r7, r6
 8001da2:	003a      	movs	r2, r7
 8001da4:	1e53      	subs	r3, r2, #1
 8001da6:	419a      	sbcs	r2, r3
 8001da8:	430a      	orrs	r2, r1
 8001daa:	2100      	movs	r1, #0
 8001dac:	e7ce      	b.n	8001d4c <__aeabi_d2f+0x64>
 8001dae:	4a10      	ldr	r2, [pc, #64]	; (8001df0 <__aeabi_d2f+0x108>)
 8001db0:	0038      	movs	r0, r7
 8001db2:	4694      	mov	ip, r2
 8001db4:	4463      	add	r3, ip
 8001db6:	4098      	lsls	r0, r3
 8001db8:	003a      	movs	r2, r7
 8001dba:	1e41      	subs	r1, r0, #1
 8001dbc:	4188      	sbcs	r0, r1
 8001dbe:	409e      	lsls	r6, r3
 8001dc0:	40ea      	lsrs	r2, r5
 8001dc2:	4330      	orrs	r0, r6
 8001dc4:	4302      	orrs	r2, r0
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	0753      	lsls	r3, r2, #29
 8001dca:	d1c1      	bne.n	8001d50 <__aeabi_d2f+0x68>
 8001dcc:	2180      	movs	r1, #128	; 0x80
 8001dce:	0013      	movs	r3, r2
 8001dd0:	04c9      	lsls	r1, r1, #19
 8001dd2:	2001      	movs	r0, #1
 8001dd4:	400b      	ands	r3, r1
 8001dd6:	420a      	tst	r2, r1
 8001dd8:	d1c6      	bne.n	8001d68 <__aeabi_d2f+0x80>
 8001dda:	e7a3      	b.n	8001d24 <__aeabi_d2f+0x3c>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	e7a0      	b.n	8001d22 <__aeabi_d2f+0x3a>
 8001de0:	000b      	movs	r3, r1
 8001de2:	e79f      	b.n	8001d24 <__aeabi_d2f+0x3c>
 8001de4:	000007fe 	.word	0x000007fe
 8001de8:	fffffc80 	.word	0xfffffc80
 8001dec:	fffffca2 	.word	0xfffffca2
 8001df0:	fffffc82 	.word	0xfffffc82

08001df4 <__aeabi_cfrcmple>:
 8001df4:	4684      	mov	ip, r0
 8001df6:	0008      	movs	r0, r1
 8001df8:	4661      	mov	r1, ip
 8001dfa:	e7ff      	b.n	8001dfc <__aeabi_cfcmpeq>

08001dfc <__aeabi_cfcmpeq>:
 8001dfc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001dfe:	f000 f8c9 	bl	8001f94 <__lesf2>
 8001e02:	2800      	cmp	r0, #0
 8001e04:	d401      	bmi.n	8001e0a <__aeabi_cfcmpeq+0xe>
 8001e06:	2100      	movs	r1, #0
 8001e08:	42c8      	cmn	r0, r1
 8001e0a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001e0c <__aeabi_fcmpeq>:
 8001e0c:	b510      	push	{r4, lr}
 8001e0e:	f000 f855 	bl	8001ebc <__eqsf2>
 8001e12:	4240      	negs	r0, r0
 8001e14:	3001      	adds	r0, #1
 8001e16:	bd10      	pop	{r4, pc}

08001e18 <__aeabi_fcmplt>:
 8001e18:	b510      	push	{r4, lr}
 8001e1a:	f000 f8bb 	bl	8001f94 <__lesf2>
 8001e1e:	2800      	cmp	r0, #0
 8001e20:	db01      	blt.n	8001e26 <__aeabi_fcmplt+0xe>
 8001e22:	2000      	movs	r0, #0
 8001e24:	bd10      	pop	{r4, pc}
 8001e26:	2001      	movs	r0, #1
 8001e28:	bd10      	pop	{r4, pc}
 8001e2a:	46c0      	nop			; (mov r8, r8)

08001e2c <__aeabi_fcmple>:
 8001e2c:	b510      	push	{r4, lr}
 8001e2e:	f000 f8b1 	bl	8001f94 <__lesf2>
 8001e32:	2800      	cmp	r0, #0
 8001e34:	dd01      	ble.n	8001e3a <__aeabi_fcmple+0xe>
 8001e36:	2000      	movs	r0, #0
 8001e38:	bd10      	pop	{r4, pc}
 8001e3a:	2001      	movs	r0, #1
 8001e3c:	bd10      	pop	{r4, pc}
 8001e3e:	46c0      	nop			; (mov r8, r8)

08001e40 <__aeabi_fcmpgt>:
 8001e40:	b510      	push	{r4, lr}
 8001e42:	f000 f861 	bl	8001f08 <__gesf2>
 8001e46:	2800      	cmp	r0, #0
 8001e48:	dc01      	bgt.n	8001e4e <__aeabi_fcmpgt+0xe>
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	bd10      	pop	{r4, pc}
 8001e4e:	2001      	movs	r0, #1
 8001e50:	bd10      	pop	{r4, pc}
 8001e52:	46c0      	nop			; (mov r8, r8)

08001e54 <__aeabi_fcmpge>:
 8001e54:	b510      	push	{r4, lr}
 8001e56:	f000 f857 	bl	8001f08 <__gesf2>
 8001e5a:	2800      	cmp	r0, #0
 8001e5c:	da01      	bge.n	8001e62 <__aeabi_fcmpge+0xe>
 8001e5e:	2000      	movs	r0, #0
 8001e60:	bd10      	pop	{r4, pc}
 8001e62:	2001      	movs	r0, #1
 8001e64:	bd10      	pop	{r4, pc}
 8001e66:	46c0      	nop			; (mov r8, r8)

08001e68 <__clzsi2>:
 8001e68:	211c      	movs	r1, #28
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	041b      	lsls	r3, r3, #16
 8001e6e:	4298      	cmp	r0, r3
 8001e70:	d301      	bcc.n	8001e76 <__clzsi2+0xe>
 8001e72:	0c00      	lsrs	r0, r0, #16
 8001e74:	3910      	subs	r1, #16
 8001e76:	0a1b      	lsrs	r3, r3, #8
 8001e78:	4298      	cmp	r0, r3
 8001e7a:	d301      	bcc.n	8001e80 <__clzsi2+0x18>
 8001e7c:	0a00      	lsrs	r0, r0, #8
 8001e7e:	3908      	subs	r1, #8
 8001e80:	091b      	lsrs	r3, r3, #4
 8001e82:	4298      	cmp	r0, r3
 8001e84:	d301      	bcc.n	8001e8a <__clzsi2+0x22>
 8001e86:	0900      	lsrs	r0, r0, #4
 8001e88:	3904      	subs	r1, #4
 8001e8a:	a202      	add	r2, pc, #8	; (adr r2, 8001e94 <__clzsi2+0x2c>)
 8001e8c:	5c10      	ldrb	r0, [r2, r0]
 8001e8e:	1840      	adds	r0, r0, r1
 8001e90:	4770      	bx	lr
 8001e92:	46c0      	nop			; (mov r8, r8)
 8001e94:	02020304 	.word	0x02020304
 8001e98:	01010101 	.word	0x01010101
	...

08001ea4 <__clzdi2>:
 8001ea4:	b510      	push	{r4, lr}
 8001ea6:	2900      	cmp	r1, #0
 8001ea8:	d103      	bne.n	8001eb2 <__clzdi2+0xe>
 8001eaa:	f7ff ffdd 	bl	8001e68 <__clzsi2>
 8001eae:	3020      	adds	r0, #32
 8001eb0:	e002      	b.n	8001eb8 <__clzdi2+0x14>
 8001eb2:	0008      	movs	r0, r1
 8001eb4:	f7ff ffd8 	bl	8001e68 <__clzsi2>
 8001eb8:	bd10      	pop	{r4, pc}
 8001eba:	46c0      	nop			; (mov r8, r8)

08001ebc <__eqsf2>:
 8001ebc:	b570      	push	{r4, r5, r6, lr}
 8001ebe:	0042      	lsls	r2, r0, #1
 8001ec0:	0245      	lsls	r5, r0, #9
 8001ec2:	024e      	lsls	r6, r1, #9
 8001ec4:	004c      	lsls	r4, r1, #1
 8001ec6:	0fc3      	lsrs	r3, r0, #31
 8001ec8:	0a6d      	lsrs	r5, r5, #9
 8001eca:	2001      	movs	r0, #1
 8001ecc:	0e12      	lsrs	r2, r2, #24
 8001ece:	0a76      	lsrs	r6, r6, #9
 8001ed0:	0e24      	lsrs	r4, r4, #24
 8001ed2:	0fc9      	lsrs	r1, r1, #31
 8001ed4:	2aff      	cmp	r2, #255	; 0xff
 8001ed6:	d006      	beq.n	8001ee6 <__eqsf2+0x2a>
 8001ed8:	2cff      	cmp	r4, #255	; 0xff
 8001eda:	d003      	beq.n	8001ee4 <__eqsf2+0x28>
 8001edc:	42a2      	cmp	r2, r4
 8001ede:	d101      	bne.n	8001ee4 <__eqsf2+0x28>
 8001ee0:	42b5      	cmp	r5, r6
 8001ee2:	d006      	beq.n	8001ef2 <__eqsf2+0x36>
 8001ee4:	bd70      	pop	{r4, r5, r6, pc}
 8001ee6:	2d00      	cmp	r5, #0
 8001ee8:	d1fc      	bne.n	8001ee4 <__eqsf2+0x28>
 8001eea:	2cff      	cmp	r4, #255	; 0xff
 8001eec:	d1fa      	bne.n	8001ee4 <__eqsf2+0x28>
 8001eee:	2e00      	cmp	r6, #0
 8001ef0:	d1f8      	bne.n	8001ee4 <__eqsf2+0x28>
 8001ef2:	428b      	cmp	r3, r1
 8001ef4:	d006      	beq.n	8001f04 <__eqsf2+0x48>
 8001ef6:	2001      	movs	r0, #1
 8001ef8:	2a00      	cmp	r2, #0
 8001efa:	d1f3      	bne.n	8001ee4 <__eqsf2+0x28>
 8001efc:	0028      	movs	r0, r5
 8001efe:	1e43      	subs	r3, r0, #1
 8001f00:	4198      	sbcs	r0, r3
 8001f02:	e7ef      	b.n	8001ee4 <__eqsf2+0x28>
 8001f04:	2000      	movs	r0, #0
 8001f06:	e7ed      	b.n	8001ee4 <__eqsf2+0x28>

08001f08 <__gesf2>:
 8001f08:	b570      	push	{r4, r5, r6, lr}
 8001f0a:	0042      	lsls	r2, r0, #1
 8001f0c:	0245      	lsls	r5, r0, #9
 8001f0e:	024e      	lsls	r6, r1, #9
 8001f10:	004c      	lsls	r4, r1, #1
 8001f12:	0fc3      	lsrs	r3, r0, #31
 8001f14:	0a6d      	lsrs	r5, r5, #9
 8001f16:	0e12      	lsrs	r2, r2, #24
 8001f18:	0a76      	lsrs	r6, r6, #9
 8001f1a:	0e24      	lsrs	r4, r4, #24
 8001f1c:	0fc8      	lsrs	r0, r1, #31
 8001f1e:	2aff      	cmp	r2, #255	; 0xff
 8001f20:	d01b      	beq.n	8001f5a <__gesf2+0x52>
 8001f22:	2cff      	cmp	r4, #255	; 0xff
 8001f24:	d00e      	beq.n	8001f44 <__gesf2+0x3c>
 8001f26:	2a00      	cmp	r2, #0
 8001f28:	d11b      	bne.n	8001f62 <__gesf2+0x5a>
 8001f2a:	2c00      	cmp	r4, #0
 8001f2c:	d101      	bne.n	8001f32 <__gesf2+0x2a>
 8001f2e:	2e00      	cmp	r6, #0
 8001f30:	d01c      	beq.n	8001f6c <__gesf2+0x64>
 8001f32:	2d00      	cmp	r5, #0
 8001f34:	d00c      	beq.n	8001f50 <__gesf2+0x48>
 8001f36:	4283      	cmp	r3, r0
 8001f38:	d01c      	beq.n	8001f74 <__gesf2+0x6c>
 8001f3a:	2102      	movs	r1, #2
 8001f3c:	1e58      	subs	r0, r3, #1
 8001f3e:	4008      	ands	r0, r1
 8001f40:	3801      	subs	r0, #1
 8001f42:	bd70      	pop	{r4, r5, r6, pc}
 8001f44:	2e00      	cmp	r6, #0
 8001f46:	d122      	bne.n	8001f8e <__gesf2+0x86>
 8001f48:	2a00      	cmp	r2, #0
 8001f4a:	d1f4      	bne.n	8001f36 <__gesf2+0x2e>
 8001f4c:	2d00      	cmp	r5, #0
 8001f4e:	d1f2      	bne.n	8001f36 <__gesf2+0x2e>
 8001f50:	2800      	cmp	r0, #0
 8001f52:	d1f6      	bne.n	8001f42 <__gesf2+0x3a>
 8001f54:	2001      	movs	r0, #1
 8001f56:	4240      	negs	r0, r0
 8001f58:	e7f3      	b.n	8001f42 <__gesf2+0x3a>
 8001f5a:	2d00      	cmp	r5, #0
 8001f5c:	d117      	bne.n	8001f8e <__gesf2+0x86>
 8001f5e:	2cff      	cmp	r4, #255	; 0xff
 8001f60:	d0f0      	beq.n	8001f44 <__gesf2+0x3c>
 8001f62:	2c00      	cmp	r4, #0
 8001f64:	d1e7      	bne.n	8001f36 <__gesf2+0x2e>
 8001f66:	2e00      	cmp	r6, #0
 8001f68:	d1e5      	bne.n	8001f36 <__gesf2+0x2e>
 8001f6a:	e7e6      	b.n	8001f3a <__gesf2+0x32>
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	2d00      	cmp	r5, #0
 8001f70:	d0e7      	beq.n	8001f42 <__gesf2+0x3a>
 8001f72:	e7e2      	b.n	8001f3a <__gesf2+0x32>
 8001f74:	42a2      	cmp	r2, r4
 8001f76:	dc05      	bgt.n	8001f84 <__gesf2+0x7c>
 8001f78:	dbea      	blt.n	8001f50 <__gesf2+0x48>
 8001f7a:	42b5      	cmp	r5, r6
 8001f7c:	d802      	bhi.n	8001f84 <__gesf2+0x7c>
 8001f7e:	d3e7      	bcc.n	8001f50 <__gesf2+0x48>
 8001f80:	2000      	movs	r0, #0
 8001f82:	e7de      	b.n	8001f42 <__gesf2+0x3a>
 8001f84:	4243      	negs	r3, r0
 8001f86:	4158      	adcs	r0, r3
 8001f88:	0040      	lsls	r0, r0, #1
 8001f8a:	3801      	subs	r0, #1
 8001f8c:	e7d9      	b.n	8001f42 <__gesf2+0x3a>
 8001f8e:	2002      	movs	r0, #2
 8001f90:	4240      	negs	r0, r0
 8001f92:	e7d6      	b.n	8001f42 <__gesf2+0x3a>

08001f94 <__lesf2>:
 8001f94:	b570      	push	{r4, r5, r6, lr}
 8001f96:	0042      	lsls	r2, r0, #1
 8001f98:	0245      	lsls	r5, r0, #9
 8001f9a:	024e      	lsls	r6, r1, #9
 8001f9c:	004c      	lsls	r4, r1, #1
 8001f9e:	0fc3      	lsrs	r3, r0, #31
 8001fa0:	0a6d      	lsrs	r5, r5, #9
 8001fa2:	0e12      	lsrs	r2, r2, #24
 8001fa4:	0a76      	lsrs	r6, r6, #9
 8001fa6:	0e24      	lsrs	r4, r4, #24
 8001fa8:	0fc8      	lsrs	r0, r1, #31
 8001faa:	2aff      	cmp	r2, #255	; 0xff
 8001fac:	d00b      	beq.n	8001fc6 <__lesf2+0x32>
 8001fae:	2cff      	cmp	r4, #255	; 0xff
 8001fb0:	d00d      	beq.n	8001fce <__lesf2+0x3a>
 8001fb2:	2a00      	cmp	r2, #0
 8001fb4:	d11f      	bne.n	8001ff6 <__lesf2+0x62>
 8001fb6:	2c00      	cmp	r4, #0
 8001fb8:	d116      	bne.n	8001fe8 <__lesf2+0x54>
 8001fba:	2e00      	cmp	r6, #0
 8001fbc:	d114      	bne.n	8001fe8 <__lesf2+0x54>
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	2d00      	cmp	r5, #0
 8001fc2:	d010      	beq.n	8001fe6 <__lesf2+0x52>
 8001fc4:	e009      	b.n	8001fda <__lesf2+0x46>
 8001fc6:	2d00      	cmp	r5, #0
 8001fc8:	d10c      	bne.n	8001fe4 <__lesf2+0x50>
 8001fca:	2cff      	cmp	r4, #255	; 0xff
 8001fcc:	d113      	bne.n	8001ff6 <__lesf2+0x62>
 8001fce:	2e00      	cmp	r6, #0
 8001fd0:	d108      	bne.n	8001fe4 <__lesf2+0x50>
 8001fd2:	2a00      	cmp	r2, #0
 8001fd4:	d008      	beq.n	8001fe8 <__lesf2+0x54>
 8001fd6:	4283      	cmp	r3, r0
 8001fd8:	d012      	beq.n	8002000 <__lesf2+0x6c>
 8001fda:	2102      	movs	r1, #2
 8001fdc:	1e58      	subs	r0, r3, #1
 8001fde:	4008      	ands	r0, r1
 8001fe0:	3801      	subs	r0, #1
 8001fe2:	e000      	b.n	8001fe6 <__lesf2+0x52>
 8001fe4:	2002      	movs	r0, #2
 8001fe6:	bd70      	pop	{r4, r5, r6, pc}
 8001fe8:	2d00      	cmp	r5, #0
 8001fea:	d1f4      	bne.n	8001fd6 <__lesf2+0x42>
 8001fec:	2800      	cmp	r0, #0
 8001fee:	d1fa      	bne.n	8001fe6 <__lesf2+0x52>
 8001ff0:	2001      	movs	r0, #1
 8001ff2:	4240      	negs	r0, r0
 8001ff4:	e7f7      	b.n	8001fe6 <__lesf2+0x52>
 8001ff6:	2c00      	cmp	r4, #0
 8001ff8:	d1ed      	bne.n	8001fd6 <__lesf2+0x42>
 8001ffa:	2e00      	cmp	r6, #0
 8001ffc:	d1eb      	bne.n	8001fd6 <__lesf2+0x42>
 8001ffe:	e7ec      	b.n	8001fda <__lesf2+0x46>
 8002000:	42a2      	cmp	r2, r4
 8002002:	dc05      	bgt.n	8002010 <__lesf2+0x7c>
 8002004:	dbf2      	blt.n	8001fec <__lesf2+0x58>
 8002006:	42b5      	cmp	r5, r6
 8002008:	d802      	bhi.n	8002010 <__lesf2+0x7c>
 800200a:	d3ef      	bcc.n	8001fec <__lesf2+0x58>
 800200c:	2000      	movs	r0, #0
 800200e:	e7ea      	b.n	8001fe6 <__lesf2+0x52>
 8002010:	4243      	negs	r3, r0
 8002012:	4158      	adcs	r0, r3
 8002014:	0040      	lsls	r0, r0, #1
 8002016:	3801      	subs	r0, #1
 8002018:	e7e5      	b.n	8001fe6 <__lesf2+0x52>
 800201a:	46c0      	nop			; (mov r8, r8)

0800201c <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800201c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800201e:	f000 f967 	bl	80022f0 <SystemApp_Init>
//  SubghzApp_Init();
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 8002022:	bd10      	pop	{r4, pc}

08002024 <Error_Handler>:
		Error_Handler();
	}
}

void Error_Handler(void)
{
 8002024:	b510      	push	{r4, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002026:	b672      	cpsid	i
	__disable_irq();
	MX_GPIO_Init();
 8002028:	f006 fe64 	bl	8008cf4 <MX_GPIO_Init>
	while (1){}
 800202c:	e7fe      	b.n	800202c <Error_Handler+0x8>
	...

08002030 <SystemClock_Config_MSI>:
{
 8002030:	b530      	push	{r4, r5, lr}
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002032:	2414      	movs	r4, #20
{
 8002034:	b09d      	sub	sp, #116	; 0x74
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002036:	2238      	movs	r2, #56	; 0x38
 8002038:	2100      	movs	r1, #0
 800203a:	a80e      	add	r0, sp, #56	; 0x38
 800203c:	f008 f8cc 	bl	800a1d8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002040:	0022      	movs	r2, r4
 8002042:	2100      	movs	r1, #0
 8002044:	4668      	mov	r0, sp
 8002046:	f008 f8c7 	bl	800a1d8 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800204a:	2224      	movs	r2, #36	; 0x24
 800204c:	2100      	movs	r1, #0
 800204e:	a805      	add	r0, sp, #20
 8002050:	f008 f8c2 	bl	800a1d8 <memset>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002054:	2380      	movs	r3, #128	; 0x80
 8002056:	491f      	ldr	r1, [pc, #124]	; (80020d4 <SystemClock_Config_MSI+0xa4>)
 8002058:	4d1f      	ldr	r5, [pc, #124]	; (80020d8 <SystemClock_Config_MSI+0xa8>)
 800205a:	680a      	ldr	r2, [r1, #0]
 800205c:	011b      	lsls	r3, r3, #4
 800205e:	402a      	ands	r2, r5
 8002060:	4313      	orrs	r3, r2
 8002062:	600b      	str	r3, [r1, #0]
	HAL_PWR_EnableBkUpAccess();
 8002064:	f001 fcb8 	bl	80039d8 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002068:	4a1c      	ldr	r2, [pc, #112]	; (80020dc <SystemClock_Config_MSI+0xac>)
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800206a:	a80e      	add	r0, sp, #56	; 0x38
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800206c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800206e:	402b      	ands	r3, r5
 8002070:	6513      	str	r3, [r2, #80]	; 0x50
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002072:	2380      	movs	r3, #128	; 0x80
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002078:	22c0      	movs	r2, #192	; 0xc0
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800207a:	3bff      	subs	r3, #255	; 0xff
 800207c:	9315      	str	r3, [sp, #84]	; 0x54
	RCC_OscInitStruct.MSICalibrationValue = 0;
 800207e:	2300      	movs	r3, #0
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002080:	0212      	lsls	r2, r2, #8
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002082:	940e      	str	r4, [sp, #56]	; 0x38
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8002084:	9316      	str	r3, [sp, #88]	; 0x58
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002086:	9217      	str	r2, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002088:	9318      	str	r3, [sp, #96]	; 0x60
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800208a:	f001 fd9b 	bl	8003bc4 <HAL_RCC_OscConfig>
 800208e:	1e01      	subs	r1, r0, #0
 8002090:	d001      	beq.n	8002096 <SystemClock_Config_MSI+0x66>
		Error_Handler();
 8002092:	f7ff ffc7 	bl	8002024 <Error_Handler>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002096:	230f      	movs	r3, #15
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002098:	9001      	str	r0, [sp, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800209a:	9002      	str	r0, [sp, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800209c:	9003      	str	r0, [sp, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800209e:	9004      	str	r0, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80020a0:	4668      	mov	r0, sp
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020a2:	9300      	str	r3, [sp, #0]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80020a4:	f002 f818 	bl	80040d8 <HAL_RCC_ClockConfig>
 80020a8:	2800      	cmp	r0, #0
 80020aa:	d1f2      	bne.n	8002092 <SystemClock_Config_MSI+0x62>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80020ac:	23ab      	movs	r3, #171	; 0xab
 80020ae:	9305      	str	r3, [sp, #20]
	PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 80020b0:	23c0      	movs	r3, #192	; 0xc0
 80020b2:	031b      	lsls	r3, r3, #12
 80020b4:	930c      	str	r3, [sp, #48]	; 0x30
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80020b6:	2304      	movs	r3, #4
 80020b8:	9308      	str	r3, [sp, #32]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80020ba:	2380      	movs	r3, #128	; 0x80
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80020bc:	9007      	str	r0, [sp, #28]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80020be:	900a      	str	r0, [sp, #40]	; 0x28
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80020c0:	025b      	lsls	r3, r3, #9
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020c2:	a805      	add	r0, sp, #20
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80020c4:	9306      	str	r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020c6:	f002 f8f5 	bl	80042b4 <HAL_RCCEx_PeriphCLKConfig>
 80020ca:	2800      	cmp	r0, #0
 80020cc:	d1e1      	bne.n	8002092 <SystemClock_Config_MSI+0x62>
}
 80020ce:	b01d      	add	sp, #116	; 0x74
 80020d0:	bd30      	pop	{r4, r5, pc}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	40007000 	.word	0x40007000
 80020d8:	ffffe7ff 	.word	0xffffe7ff
 80020dc:	40021000 	.word	0x40021000

080020e0 <main>:
{
 80020e0:	b510      	push	{r4, lr}
	HAL_Init();
 80020e2:	f000 fcf1 	bl	8002ac8 <HAL_Init>
		SystemClock_Config_MSI();
 80020e6:	f7ff ffa3 	bl	8002030 <SystemClock_Config_MSI>
	MX_SubGHz_Phy_Init();
 80020ea:	f7ff ff97 	bl	800201c <MX_SubGHz_Phy_Init>
	Main_Task();
 80020ee:	f005 fb2f 	bl	8007750 <Main_Task>
}
 80020f2:	2000      	movs	r0, #0
 80020f4:	bd10      	pop	{r4, pc}
	...

080020f8 <HAL_RTC_MspInit>:
    Error_Handler();
  }
}

void HAL_RTC_MspInit(RTC_HandleTypeDef *rtcHandle)
{
 80020f8:	b510      	push	{r4, lr}
 80020fa:	0004      	movs	r4, r0
 80020fc:	b08e      	sub	sp, #56	; 0x38

  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020fe:	2238      	movs	r2, #56	; 0x38
 8002100:	2100      	movs	r1, #0
 8002102:	4668      	mov	r0, sp
 8002104:	f008 f868 	bl	800a1d8 <memset>
  if (rtcHandle->Instance == RTC)
 8002108:	4b0f      	ldr	r3, [pc, #60]	; (8002148 <HAL_RTC_MspInit+0x50>)
 800210a:	6822      	ldr	r2, [r4, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d118      	bne.n	8002142 <HAL_RTC_MspInit+0x4a>
  {
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8002110:	2304      	movs	r3, #4
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
    RCC_OscInitStruct.LSIState = RCC_LSI_OFF;
    RCC_OscInitStruct.HSEState = RCC_HSE_OFF;
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002112:	4668      	mov	r0, sp
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8002114:	9300      	str	r3, [sp, #0]
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002116:	33fc      	adds	r3, #252	; 0xfc
 8002118:	9302      	str	r3, [sp, #8]
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800211a:	f001 fd53 	bl	8003bc4 <HAL_RCC_OscConfig>
 800211e:	2800      	cmp	r0, #0
 8002120:	d001      	beq.n	8002126 <HAL_RTC_MspInit+0x2e>
    {
      Error_Handler();
 8002122:	f7ff ff7f 	bl	8002024 <Error_Handler>
    }
    __HAL_RCC_RTC_ENABLE();
 8002126:	2380      	movs	r3, #128	; 0x80
 8002128:	4a08      	ldr	r2, [pc, #32]	; (800214c <HAL_RTC_MspInit+0x54>)
 800212a:	02db      	lsls	r3, r3, #11
 800212c:	6d11      	ldr	r1, [r2, #80]	; 0x50
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800212e:	2002      	movs	r0, #2
    __HAL_RCC_RTC_ENABLE();
 8002130:	430b      	orrs	r3, r1
 8002132:	6513      	str	r3, [r2, #80]	; 0x50
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8002134:	2200      	movs	r2, #0
 8002136:	0011      	movs	r1, r2
 8002138:	f001 f868 	bl	800320c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800213c:	2002      	movs	r0, #2
 800213e:	f001 f88f 	bl	8003260 <HAL_NVIC_EnableIRQ>
  }
}
 8002142:	b00e      	add	sp, #56	; 0x38
 8002144:	bd10      	pop	{r4, pc}
 8002146:	46c0      	nop			; (mov r8, r8)
 8002148:	40002800 	.word	0x40002800
 800214c:	40021000 	.word	0x40021000

08002150 <HAL_MspInit>:
#include "sys_debug.h"

#define ENABLE_FAST_WAKEUP
void HAL_MspInit(void)
{
	__HAL_RCC_PWR_CLK_ENABLE();
 8002150:	2380      	movs	r3, #128	; 0x80
 8002152:	4a09      	ldr	r2, [pc, #36]	; (8002178 <HAL_MspInit+0x28>)
 8002154:	055b      	lsls	r3, r3, #21
 8002156:	6b91      	ldr	r1, [r2, #56]	; 0x38
{
 8002158:	b510      	push	{r4, lr}
	__HAL_RCC_PWR_CLK_ENABLE();
 800215a:	430b      	orrs	r3, r1
 800215c:	6393      	str	r3, [r2, #56]	; 0x38
	HAL_PWR_DisablePVD();
 800215e:	f001 fc45 	bl	80039ec <HAL_PWR_DisablePVD>
	HAL_PWREx_EnableUltraLowPower();
 8002162:	f001 fcd3 	bl	8003b0c <HAL_PWREx_EnableUltraLowPower>
	__HAL_FLASH_SLEEP_POWERDOWN_ENABLE();
 8002166:	2308      	movs	r3, #8
 8002168:	4a04      	ldr	r2, [pc, #16]	; (800217c <HAL_MspInit+0x2c>)
 800216a:	6811      	ldr	r1, [r2, #0]
 800216c:	430b      	orrs	r3, r1
 800216e:	6013      	str	r3, [r2, #0]
	DBG(__HAL_FLASH_SLEEP_POWERDOWN_DISABLE(););

	#ifdef ENABLE_FAST_WAKEUP
		HAL_PWREx_EnableFastWakeUp();
 8002170:	f001 fcb8 	bl	8003ae4 <HAL_PWREx_EnableFastWakeUp>
	#else
		HAL_PWREx_DisableFastWakeUp();
	#endif
}
 8002174:	bd10      	pop	{r4, pc}
 8002176:	46c0      	nop			; (mov r8, r8)
 8002178:	40021000 	.word	0x40021000
 800217c:	40022000 	.word	0x40022000

08002180 <NMI_Handler>:
extern DMA_HandleTypeDef hdma_usart1_tx;
extern UART_HandleTypeDef huart1;
extern DMA_HandleTypeDef hdma_usart2_tx;
extern UART_HandleTypeDef huart2;

void NMI_Handler(void){ while (1){}}
 8002180:	e7fe      	b.n	8002180 <NMI_Handler>

08002182 <HardFault_Handler>:
void HardFault_Handler(void){ while (1){}}
 8002182:	e7fe      	b.n	8002182 <HardFault_Handler>

08002184 <SVC_Handler>:
void MemManage_Handler(void){ while (1){}}
void BusFault_Handler(void){ while (1){}}
void UsageFault_Handler(void){ while (1){}}
void SVC_Handler(void){}
 8002184:	4770      	bx	lr

08002186 <PendSV_Handler>:
 8002186:	4770      	bx	lr

08002188 <SysTick_Handler>:
void DebugMon_Handler(void){}
void PendSV_Handler(void){}
void SysTick_Handler(void)
{
 8002188:	b510      	push	{r4, lr}
	RtCountSystick_u32++;
 800218a:	4a03      	ldr	r2, [pc, #12]	; (8002198 <SysTick_Handler+0x10>)
 800218c:	6813      	ldr	r3, [r2, #0]
 800218e:	3301      	adds	r3, #1
 8002190:	6013      	str	r3, [r2, #0]
	HAL_IncTick();
 8002192:	f000 fcad 	bl	8002af0 <HAL_IncTick>
}
 8002196:	bd10      	pop	{r4, pc}
 8002198:	200014a8 	.word	0x200014a8

0800219c <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void)
{
 800219c:	b510      	push	{r4, lr}
	#if (defined(CMWX1ZZABZ0XX))
		HAL_EXTI_IRQHandler(&H_EXTI_0);
 800219e:	4803      	ldr	r0, [pc, #12]	; (80021ac <EXTI0_1_IRQHandler+0x10>)
 80021a0:	f001 f932 	bl	8003408 <HAL_EXTI_IRQHandler>
		HAL_EXTI_IRQHandler(&H_EXTI_1);
 80021a4:	4802      	ldr	r0, [pc, #8]	; (80021b0 <EXTI0_1_IRQHandler+0x14>)
 80021a6:	f001 f92f 	bl	8003408 <HAL_EXTI_IRQHandler>
	#endif
}
 80021aa:	bd10      	pop	{r4, pc}
 80021ac:	20000358 	.word	0x20000358
 80021b0:	20000350 	.word	0x20000350

080021b4 <EXTI2_3_IRQHandler>:
 80021b4:	4770      	bx	lr
	...

080021b8 <EXTI4_15_IRQHandler>:
		HAL_EXTI_IRQHandler(&H_EXTI_3);
	#endif
}

void EXTI4_15_IRQHandler(void)
{
 80021b8:	b510      	push	{r4, lr}
	HAL_EXTI_IRQHandler(&H_EXTI_4);
 80021ba:	4819      	ldr	r0, [pc, #100]	; (8002220 <EXTI4_15_IRQHandler+0x68>)
 80021bc:	f001 f924 	bl	8003408 <HAL_EXTI_IRQHandler>
	#if (defined(SX1276MB1MAS) | defined(SX1276MB1LAS) | defined(SX1272MB2DAS))
		HAL_EXTI_IRQHandler(&H_EXTI_10);
	#endif

	#if (defined(CMWX1ZZABZ0XX))
		HAL_EXTI_IRQHandler(&H_EXTI_13);
 80021c0:	4818      	ldr	r0, [pc, #96]	; (8002224 <EXTI4_15_IRQHandler+0x6c>)
 80021c2:	f001 f921 	bl	8003408 <HAL_EXTI_IRQHandler>
	#endif

	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_4 );
 80021c6:	2010      	movs	r0, #16
 80021c8:	f001 fb8a 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_5 );
 80021cc:	2020      	movs	r0, #32
 80021ce:	f001 fb87 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_6 );
 80021d2:	2040      	movs	r0, #64	; 0x40
 80021d4:	f001 fb84 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_7 );
 80021d8:	2080      	movs	r0, #128	; 0x80
 80021da:	f001 fb81 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_8 );
 80021de:	2080      	movs	r0, #128	; 0x80
 80021e0:	0040      	lsls	r0, r0, #1
 80021e2:	f001 fb7d 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_9 );
 80021e6:	2080      	movs	r0, #128	; 0x80
 80021e8:	0080      	lsls	r0, r0, #2
 80021ea:	f001 fb79 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_10 );
 80021ee:	2080      	movs	r0, #128	; 0x80
 80021f0:	00c0      	lsls	r0, r0, #3
 80021f2:	f001 fb75 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_11 );
 80021f6:	2080      	movs	r0, #128	; 0x80
 80021f8:	0100      	lsls	r0, r0, #4
 80021fa:	f001 fb71 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_12 );
 80021fe:	2080      	movs	r0, #128	; 0x80
 8002200:	0140      	lsls	r0, r0, #5
 8002202:	f001 fb6d 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_13 );
 8002206:	2080      	movs	r0, #128	; 0x80
 8002208:	0180      	lsls	r0, r0, #6
 800220a:	f001 fb69 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_14 );
 800220e:	2080      	movs	r0, #128	; 0x80
 8002210:	01c0      	lsls	r0, r0, #7
 8002212:	f001 fb65 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_15 );
 8002216:	2080      	movs	r0, #128	; 0x80
 8002218:	0200      	lsls	r0, r0, #8
 800221a:	f001 fb61 	bl	80038e0 <HAL_GPIO_EXTI_IRQHandler>
}
 800221e:	bd10      	pop	{r4, pc}
 8002220:	20000348 	.word	0x20000348
 8002224:	20000360 	.word	0x20000360

08002228 <DMA1_Channel2_3_IRQHandler>:

void DMA1_Channel2_3_IRQHandler(void)
{
 8002228:	b510      	push	{r4, lr}
	HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800222a:	4802      	ldr	r0, [pc, #8]	; (8002234 <DMA1_Channel2_3_IRQHandler+0xc>)
 800222c:	f001 f893 	bl	8003356 <HAL_DMA_IRQHandler>
}
 8002230:	bd10      	pop	{r4, pc}
 8002232:	46c0      	nop			; (mov r8, r8)
 8002234:	20001300 	.word	0x20001300

08002238 <DMA1_Channel4_5_6_7_IRQHandler>:

void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8002238:	b510      	push	{r4, lr}
	HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800223a:	4802      	ldr	r0, [pc, #8]	; (8002244 <DMA1_Channel4_5_6_7_IRQHandler+0xc>)
 800223c:	f001 f88b 	bl	8003356 <HAL_DMA_IRQHandler>
}
 8002240:	bd10      	pop	{r4, pc}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	200012b8 	.word	0x200012b8

08002248 <USART1_IRQHandler>:
		if (sUartDebug.Length_u16 > (sizeof (UartDebugBuff) - 1))
		sUartDebug.Length_u16 = 0;
		sEventAppCom[_EVENT_UART_DEBUG].e_status = 1;
	#else
		uint8_t	TempRecieve_u8 = 0;
		TempRecieve_u8 = (uint8_t)(huart1.Instance->RDR & 0x00FF);
 8002248:	480b      	ldr	r0, [pc, #44]	; (8002278 <USART1_IRQHandler+0x30>)
{
 800224a:	b570      	push	{r4, r5, r6, lr}
		TempRecieve_u8 = (uint8_t)(huart1.Instance->RDR & 0x00FF);
 800224c:	6803      	ldr	r3, [r0, #0]
 800224e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
		*(sUartDebug.Data_a8 + sUartDebug.Length_u16++) = TempRecieve_u8;
 8002250:	4b0a      	ldr	r3, [pc, #40]	; (800227c <USART1_IRQHandler+0x34>)
 8002252:	889a      	ldrh	r2, [r3, #4]
 8002254:	6819      	ldr	r1, [r3, #0]
 8002256:	1c55      	adds	r5, r2, #1
 8002258:	809d      	strh	r5, [r3, #4]
		TempRecieve_u8 = (uint8_t)(huart1.Instance->RDR & 0x00FF);
 800225a:	548c      	strb	r4, [r1, r2]
		if (sUartDebug.Length_u16 > (sizeof (UartDebugBuff) - 1))
		sUartDebug.Length_u16 = 0;
 800225c:	2196      	movs	r1, #150	; 0x96
		if (sUartDebug.Length_u16 > (sizeof (UartDebugBuff) - 1))
 800225e:	889a      	ldrh	r2, [r3, #4]
		sUartDebug.Length_u16 = 0;
 8002260:	00c9      	lsls	r1, r1, #3
 8002262:	428a      	cmp	r2, r1
 8002264:	4189      	sbcs	r1, r1
 8002266:	400a      	ands	r2, r1
 8002268:	809a      	strh	r2, [r3, #4]
		sEventAppCom[_EVENT_UART_DEBUG].e_status = 1;
 800226a:	2201      	movs	r2, #1
 800226c:	4b04      	ldr	r3, [pc, #16]	; (8002280 <USART1_IRQHandler+0x38>)
 800226e:	3302      	adds	r3, #2
 8002270:	77da      	strb	r2, [r3, #31]
	#endif
	HAL_UART_IRQHandler(&huart1);
 8002272:	f002 ff0b 	bl	800508c <HAL_UART_IRQHandler>
}
 8002276:	bd70      	pop	{r4, r5, r6, pc}
 8002278:	200013cc 	.word	0x200013cc
 800227c:	20000160 	.word	0x20000160
 8002280:	20000024 	.word	0x20000024

08002284 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002284:	b510      	push	{r4, lr}
		if (sUartDebug.Length_u16 > (sizeof (UartDebugBuff) - 1))
		sUartDebug.Length_u16 = 0;
		sEventAppCom[_EVENT_UART_DEBUG].e_status = 1;
	#else
	#endif
	HAL_UART_IRQHandler(&huart2);
 8002286:	4802      	ldr	r0, [pc, #8]	; (8002290 <USART2_IRQHandler+0xc>)
 8002288:	f002 ff00 	bl	800508c <HAL_UART_IRQHandler>
}
 800228c:	bd10      	pop	{r4, pc}
 800228e:	46c0      	nop			; (mov r8, r8)
 8002290:	20001348 	.word	0x20001348

08002294 <RTC_IRQHandler>:

void RTC_IRQHandler(void)
{
 8002294:	b510      	push	{r4, lr}
	HAL_RTC_AlarmIRQHandler(&hrtc);
 8002296:	4802      	ldr	r0, [pc, #8]	; (80022a0 <RTC_IRQHandler+0xc>)
 8002298:	f002 f94a 	bl	8004530 <HAL_RTC_AlarmIRQHandler>
}
 800229c:	bd10      	pop	{r4, pc}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	200002bc 	.word	0x200002bc

080022a4 <tiny_snprintf_like.constprop.0>:
void UTIL_ADV_TRACE_PostSendHook(void)
{
	UTIL_LPM_SetStopMode(UTIL_LPM_ENABLE);
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
 80022a4:	b40c      	push	{r2, r3}
 80022a6:	b507      	push	{r0, r1, r2, lr}
{
	va_list vaArgs;
	va_start(vaArgs, strFormat);
	UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80022a8:	2110      	movs	r1, #16
	va_start(vaArgs, strFormat);
 80022aa:	ab05      	add	r3, sp, #20
	UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80022ac:	4a03      	ldr	r2, [pc, #12]	; (80022bc <tiny_snprintf_like.constprop.0+0x18>)
	va_start(vaArgs, strFormat);
 80022ae:	9301      	str	r3, [sp, #4]
	UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80022b0:	f007 fdfc 	bl	8009eac <tiny_vsnprintf_like>
	va_end(vaArgs);
}
 80022b4:	b003      	add	sp, #12
 80022b6:	bc08      	pop	{r3}
 80022b8:	b002      	add	sp, #8
 80022ba:	4718      	bx	r3
 80022bc:	0800ae90 	.word	0x0800ae90

080022c0 <TimestampNow>:
{
 80022c0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80022c2:	0004      	movs	r4, r0
	SysTime_t curtime = SysTimeGet();
 80022c4:	ae02      	add	r6, sp, #8
 80022c6:	0030      	movs	r0, r6
{
 80022c8:	000d      	movs	r5, r1
	SysTime_t curtime = SysTimeGet();
 80022ca:	f007 fdc7 	bl	8009e5c <SysTimeGet>
	tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80022ce:	2104      	movs	r1, #4
 80022d0:	5e73      	ldrsh	r3, [r6, r1]
 80022d2:	0020      	movs	r0, r4
 80022d4:	2110      	movs	r1, #16
 80022d6:	4a05      	ldr	r2, [pc, #20]	; (80022ec <TimestampNow+0x2c>)
 80022d8:	9300      	str	r3, [sp, #0]
 80022da:	9b02      	ldr	r3, [sp, #8]
 80022dc:	f7ff ffe2 	bl	80022a4 <tiny_snprintf_like.constprop.0>
	*size = strlen((char *)buff);
 80022e0:	0020      	movs	r0, r4
 80022e2:	f7fd ff11 	bl	8000108 <strlen>
 80022e6:	8028      	strh	r0, [r5, #0]
}
 80022e8:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	0800ae90 	.word	0x0800ae90

080022f0 <SystemApp_Init>:
{
 80022f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80022f2:	2501      	movs	r5, #1
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80022f4:	2602      	movs	r6, #2
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80022f6:	2704      	movs	r7, #4
{
 80022f8:	b08b      	sub	sp, #44	; 0x2c
	UTIL_TIMER_Init();
 80022fa:	f007 fa65 	bl	80097c8 <UTIL_TIMER_Init>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fe:	220c      	movs	r2, #12
 8002300:	2100      	movs	r1, #0
 8002302:	a807      	add	r0, sp, #28
 8002304:	f007 ff68 	bl	800a1d8 <memset>
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002308:	2280      	movs	r2, #128	; 0x80
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800230a:	4c2c      	ldr	r4, [pc, #176]	; (80023bc <SystemApp_Init+0xcc>)
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800230c:	20a0      	movs	r0, #160	; 0xa0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800230e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002310:	a905      	add	r1, sp, #20
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002312:	432b      	orrs	r3, r5
 8002314:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002316:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002318:	05c0      	lsls	r0, r0, #23
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800231a:	402b      	ands	r3, r5
 800231c:	9301      	str	r3, [sp, #4]
 800231e:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002320:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002322:	4333      	orrs	r3, r6
 8002324:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002326:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002328:	4033      	ands	r3, r6
 800232a:	9302      	str	r3, [sp, #8]
 800232c:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800232e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002330:	433b      	orrs	r3, r7
 8002332:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002334:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002336:	403b      	ands	r3, r7
 8002338:	9303      	str	r3, [sp, #12]
 800233a:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800233c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800233e:	4313      	orrs	r3, r2
 8002340:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002342:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002344:	4013      	ands	r3, r2
 8002346:	9304      	str	r3, [sp, #16]
 8002348:	9b04      	ldr	r3, [sp, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800234a:	2303      	movs	r3, #3
 800234c:	9306      	str	r3, [sp, #24]
	GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 800234e:	4b1c      	ldr	r3, [pc, #112]	; (80023c0 <SystemApp_Init+0xd0>)
 8002350:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002352:	f001 f96d 	bl	8003630 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_All;
 8002356:	4b1b      	ldr	r3, [pc, #108]	; (80023c4 <SystemApp_Init+0xd4>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002358:	a905      	add	r1, sp, #20
 800235a:	481b      	ldr	r0, [pc, #108]	; (80023c8 <SystemApp_Init+0xd8>)
	GPIO_InitStruct.Pin = GPIO_PIN_All;
 800235c:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800235e:	f001 f967 	bl	8003630 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002362:	a905      	add	r1, sp, #20
 8002364:	4819      	ldr	r0, [pc, #100]	; (80023cc <SystemApp_Init+0xdc>)
 8002366:	f001 f963 	bl	8003630 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800236a:	a905      	add	r1, sp, #20
 800236c:	4818      	ldr	r0, [pc, #96]	; (80023d0 <SystemApp_Init+0xe0>)
 800236e:	f001 f95f 	bl	8003630 <HAL_GPIO_Init>
	__HAL_RCC_GPIOH_CLK_DISABLE();
 8002372:	2280      	movs	r2, #128	; 0x80
	__HAL_RCC_GPIOA_CLK_DISABLE();
 8002374:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002376:	43ab      	bics	r3, r5
 8002378:	62e3      	str	r3, [r4, #44]	; 0x2c
	__HAL_RCC_GPIOB_CLK_DISABLE();
 800237a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800237c:	43b3      	bics	r3, r6
 800237e:	62e3      	str	r3, [r4, #44]	; 0x2c
	__HAL_RCC_GPIOC_CLK_DISABLE();
 8002380:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002382:	43bb      	bics	r3, r7
 8002384:	62e3      	str	r3, [r4, #44]	; 0x2c
	__HAL_RCC_GPIOH_CLK_DISABLE();
 8002386:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002388:	4393      	bics	r3, r2
 800238a:	62e3      	str	r3, [r4, #44]	; 0x2c
	DBG_Disable();
 800238c:	f000 f83e 	bl	800240c <DBG_Disable>
	DBG_ProbesInit();
 8002390:	f000 f840 	bl	8002414 <DBG_ProbesInit>
	UTIL_ADV_TRACE_Init();
 8002394:	f007 fc46 	bl	8009c24 <UTIL_ADV_TRACE_Init>
	UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8002398:	480e      	ldr	r0, [pc, #56]	; (80023d4 <SystemApp_Init+0xe4>)
 800239a:	f007 fc5d 	bl	8009c58 <UTIL_ADV_TRACE_RegisterTimeStampFunction>
	UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 800239e:	0030      	movs	r0, r6
 80023a0:	f007 fc60 	bl	8009c64 <UTIL_ADV_TRACE_SetVerboseLevel>
	Sx_Board_Bus_Init();
 80023a4:	f000 fb18 	bl	80029d8 <CMWX1ZZABZ0XX_RADIO_Bus_Init>
	Sx_Board_IoInit();
 80023a8:	f000 f966 	bl	8002678 <CMWX1ZZABZ0XX_RADIO_IoInit>
	UTIL_LPM_Init();
 80023ac:	f006 ff20 	bl	80091f0 <UTIL_LPM_Init>
		UTIL_LPM_SetStopMode( UTIL_LPM_DISABLE );
 80023b0:	0028      	movs	r0, r5
 80023b2:	f006 feef 	bl	8009194 <UTIL_LPM_SetStopMode>
}
 80023b6:	b00b      	add	sp, #44	; 0x2c
 80023b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023ba:	46c0      	nop			; (mov r8, r8)
 80023bc:	40021000 	.word	0x40021000
 80023c0:	00009fff 	.word	0x00009fff
 80023c4:	0000ffff 	.word	0x0000ffff
 80023c8:	50000400 	.word	0x50000400
 80023cc:	50000800 	.word	0x50000800
 80023d0:	50001c00 	.word	0x50001c00
 80023d4:	080022c1 	.word	0x080022c1

080023d8 <UTIL_ADV_TRACE_PreSendHook>:
{
 80023d8:	b510      	push	{r4, lr}
	UTIL_LPM_SetStopMode(UTIL_LPM_DISABLE);
 80023da:	2001      	movs	r0, #1
 80023dc:	f006 feda 	bl	8009194 <UTIL_LPM_SetStopMode>
}
 80023e0:	bd10      	pop	{r4, pc}

080023e2 <UTIL_ADV_TRACE_PostSendHook>:
{
 80023e2:	b510      	push	{r4, lr}
	UTIL_LPM_SetStopMode(UTIL_LPM_ENABLE);
 80023e4:	2000      	movs	r0, #0
 80023e6:	f006 fed5 	bl	8009194 <UTIL_LPM_SetStopMode>
}
 80023ea:	bd10      	pop	{r4, pc}

080023ec <DBG_ConfigForLpm.part.0>:
		#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
	#endif /* DEBUGGER_OFF */

	if (enable_dbg == 1)
	{
		__HAL_RCC_DBGMCU_CLK_ENABLE();
 80023ec:	2380      	movs	r3, #128	; 0x80
 80023ee:	4a06      	ldr	r2, [pc, #24]	; (8002408 <DBG_ConfigForLpm.part.0+0x1c>)
void DBG_ConfigForLpm(uint8_t enableDbg)
 80023f0:	b510      	push	{r4, lr}
		__HAL_RCC_DBGMCU_CLK_ENABLE();
 80023f2:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80023f4:	03db      	lsls	r3, r3, #15
 80023f6:	430b      	orrs	r3, r1
 80023f8:	6353      	str	r3, [r2, #52]	; 0x34

		HAL_DBGMCU_EnableDBGSleepMode();
 80023fa:	f000 fbad 	bl	8002b58 <HAL_DBGMCU_EnableDBGSleepMode>
		HAL_DBGMCU_EnableDBGStopMode();
 80023fe:	f000 fbbb 	bl	8002b78 <HAL_DBGMCU_EnableDBGStopMode>
		HAL_DBGMCU_EnableDBGStandbyMode();
 8002402:	f000 fbc9 	bl	8002b98 <HAL_DBGMCU_EnableDBGStandbyMode>
		HAL_DBGMCU_DisableDBGSleepMode();
		HAL_DBGMCU_DisableDBGStopMode();
		HAL_DBGMCU_DisableDBGStandbyMode();
		__HAL_RCC_DBGMCU_CLK_DISABLE();
	}
}
 8002406:	bd10      	pop	{r4, pc}
 8002408:	40021000 	.word	0x40021000

0800240c <DBG_Disable>:
{
 800240c:	b510      	push	{r4, lr}
 800240e:	f7ff ffed 	bl	80023ec <DBG_ConfigForLpm.part.0>
}
 8002412:	bd10      	pop	{r4, pc}

08002414 <DBG_ProbesInit>:
		HAL_GPIO_WritePin(PROBE_LINE4_PORT, PROBE_LINE4_PIN, GPIO_PIN_RESET);

	#elif !defined (PROBE_PINS_ENABLED)
		#error "PROBE_PINS_ENABLED not defined or out of range <0,1>"
	#endif /* PROBE_PINS_ENABLED */
}
 8002414:	4770      	bx	lr
	...

08002418 <vcom_Init>:

static void (*TxCpltCallback)(void *);
static void (*RxCpltCallback)(uint8_t *rxChar, uint16_t size, uint8_t error);

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002418:	b510      	push	{r4, lr}
	TxCpltCallback = cb;
 800241a:	4b03      	ldr	r3, [pc, #12]	; (8002428 <vcom_Init+0x10>)
 800241c:	6018      	str	r0, [r3, #0]
	#ifdef DEVICE_TYPE_STATION
		MX_USART1_UART_Init();
		MX_USART2_UART_Init();
	#else
		MX_USART1_UART_Init();
 800241e:	f006 fd2b 	bl	8008e78 <MX_USART1_UART_Init>
	#endif
	return UTIL_ADV_TRACE_OK;
}
 8002422:	2000      	movs	r0, #0
 8002424:	bd10      	pop	{r4, pc}
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	200002e0 	.word	0x200002e0

0800242c <vcom_DeInit>:
	HAL_UART_MspDeInit(&huart1);
	__HAL_RCC_USART2_FORCE_RESET();
	__HAL_RCC_USART2_RELEASE_RESET();
	HAL_UART_MspDeInit(&huart2);
#else
	__HAL_RCC_USART1_FORCE_RESET();
 800242c:	2280      	movs	r2, #128	; 0x80
 800242e:	4b07      	ldr	r3, [pc, #28]	; (800244c <vcom_DeInit+0x20>)
 8002430:	01d2      	lsls	r2, r2, #7
 8002432:	6a59      	ldr	r1, [r3, #36]	; 0x24
{
 8002434:	b510      	push	{r4, lr}
	__HAL_RCC_USART1_FORCE_RESET();
 8002436:	430a      	orrs	r2, r1
 8002438:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RCC_USART1_RELEASE_RESET();
 800243a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800243c:	4904      	ldr	r1, [pc, #16]	; (8002450 <vcom_DeInit+0x24>)
	HAL_UART_MspDeInit(&huart1);
 800243e:	4805      	ldr	r0, [pc, #20]	; (8002454 <vcom_DeInit+0x28>)
	__HAL_RCC_USART1_RELEASE_RESET();
 8002440:	400a      	ands	r2, r1
 8002442:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_UART_MspDeInit(&huart1);
 8002444:	f006 fdb0 	bl	8008fa8 <HAL_UART_MspDeInit>
#endif
	return UTIL_ADV_TRACE_OK;
}
 8002448:	2000      	movs	r0, #0
 800244a:	bd10      	pop	{r4, pc}
 800244c:	40021000 	.word	0x40021000
 8002450:	ffffbfff 	.word	0xffffbfff
 8002454:	200013cc 	.word	0x200013cc

08002458 <vcom_Trace_DMA>:
{
	#ifdef DEVICE_TYPE_STATION
		HAL_UART_Transmit(&huart1, p_data, size, 1000);
		HAL_UART_Transmit(&huart2, p_data, size, 1000);
	#else
		HAL_UART_Transmit(&huart1, p_data, size, 1000);
 8002458:	23fa      	movs	r3, #250	; 0xfa
{
 800245a:	b510      	push	{r4, lr}
		HAL_UART_Transmit(&huart1, p_data, size, 1000);
 800245c:	4c06      	ldr	r4, [pc, #24]	; (8002478 <vcom_Trace_DMA+0x20>)
{
 800245e:	000a      	movs	r2, r1
		HAL_UART_Transmit(&huart1, p_data, size, 1000);
 8002460:	0001      	movs	r1, r0
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	0020      	movs	r0, r4
 8002466:	f003 f975 	bl	8005754 <HAL_UART_Transmit>
	#endif
	TxCpltCallback(NULL);
 800246a:	4b04      	ldr	r3, [pc, #16]	; (800247c <vcom_Trace_DMA+0x24>)
 800246c:	2000      	movs	r0, #0
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4798      	blx	r3
	return UTIL_ADV_TRACE_OK;
}
 8002472:	2000      	movs	r0, #0
 8002474:	bd10      	pop	{r4, pc}
 8002476:	46c0      	nop			; (mov r8, r8)
 8002478:	200013cc 	.word	0x200013cc
 800247c:	200002e0 	.word	0x200002e0

08002480 <vcom_ReceiveInit>:
		HAL_UART_Receive_IT(&huart1, &charRx, 1);
		while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
		while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
		HAL_UART_Receive_IT(&huart2, &charRx, 1);
	#else
		while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8002480:	2280      	movs	r2, #128	; 0x80
{
 8002482:	b510      	push	{r4, lr}
		while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8002484:	4808      	ldr	r0, [pc, #32]	; (80024a8 <vcom_ReceiveInit+0x28>)
 8002486:	0252      	lsls	r2, r2, #9
 8002488:	6803      	ldr	r3, [r0, #0]
 800248a:	69d9      	ldr	r1, [r3, #28]
 800248c:	4211      	tst	r1, r2
 800248e:	d1fc      	bne.n	800248a <vcom_ReceiveInit+0xa>
		while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	69d9      	ldr	r1, [r3, #28]
 8002496:	4211      	tst	r1, r2
 8002498:	d0fc      	beq.n	8002494 <vcom_ReceiveInit+0x14>
		HAL_UART_Receive_IT(&huart1, &charRx, 1);
 800249a:	4904      	ldr	r1, [pc, #16]	; (80024ac <vcom_ReceiveInit+0x2c>)
 800249c:	2201      	movs	r2, #1
 800249e:	3104      	adds	r1, #4
 80024a0:	f003 fa7c 	bl	800599c <HAL_UART_Receive_IT>
	#endif

	return UTIL_ADV_TRACE_OK;
}
 80024a4:	2000      	movs	r0, #0
 80024a6:	bd10      	pop	{r4, pc}
 80024a8:	200013cc 	.word	0x200013cc
 80024ac:	200002e0 	.word	0x200002e0

080024b0 <HAL_UART_TxCpltCallback>:
	}
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
}
 80024b0:	4770      	bx	lr
	...

080024b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80024b4:	480d      	ldr	r0, [pc, #52]	; (80024ec <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80024b6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024b8:	480d      	ldr	r0, [pc, #52]	; (80024f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80024ba:	490e      	ldr	r1, [pc, #56]	; (80024f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024bc:	4a0e      	ldr	r2, [pc, #56]	; (80024f8 <LoopForever+0xe>)
  movs r3, #0
 80024be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024c0:	e002      	b.n	80024c8 <LoopCopyDataInit>

080024c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024c6:	3304      	adds	r3, #4

080024c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024cc:	d3f9      	bcc.n	80024c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ce:	4a0b      	ldr	r2, [pc, #44]	; (80024fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80024d0:	4c0b      	ldr	r4, [pc, #44]	; (8002500 <LoopForever+0x16>)
  movs r3, #0
 80024d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024d4:	e001      	b.n	80024da <LoopFillZerobss>

080024d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d8:	3204      	adds	r2, #4

080024da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024dc:	d3fb      	bcc.n	80024d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80024de:	f000 faa3 	bl	8002a28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024e2:	f007 fe87 	bl	800a1f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024e6:	f7ff fdfb 	bl	80020e0 <main>

080024ea <LoopForever>:

LoopForever:
    b LoopForever
 80024ea:	e7fe      	b.n	80024ea <LoopForever>
   ldr   r0, =_estack
 80024ec:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80024f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024f4:	200002a0 	.word	0x200002a0
  ldr r2, =_sidata
 80024f8:	0800b454 	.word	0x0800b454
  ldr r2, =_sbss
 80024fc:	200002a0 	.word	0x200002a0
  ldr r4, =_ebss
 8002500:	2000191c 	.word	0x2000191c

08002504 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002504:	e7fe      	b.n	8002504 <ADC1_COMP_IRQHandler>
	...

08002508 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002508:	4a0a      	ldr	r2, [pc, #40]	; (8002534 <_sbrk+0x2c>)
{
 800250a:	0003      	movs	r3, r0
	if (heap_end == 0)
 800250c:	6811      	ldr	r1, [r2, #0]
{
 800250e:	b510      	push	{r4, lr}
	if (heap_end == 0)
 8002510:	2900      	cmp	r1, #0
 8002512:	d101      	bne.n	8002518 <_sbrk+0x10>
		heap_end = &end;
 8002514:	4908      	ldr	r1, [pc, #32]	; (8002538 <_sbrk+0x30>)
 8002516:	6011      	str	r1, [r2, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8002518:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 800251a:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800251c:	18c3      	adds	r3, r0, r3
 800251e:	428b      	cmp	r3, r1
 8002520:	d906      	bls.n	8002530 <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002522:	f007 fe61 	bl	800a1e8 <__errno>
 8002526:	230c      	movs	r3, #12
 8002528:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800252a:	2001      	movs	r0, #1
 800252c:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 800252e:	bd10      	pop	{r4, pc}
	heap_end += incr;
 8002530:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 8002532:	e7fc      	b.n	800252e <_sbrk+0x26>
 8002534:	200002e8 	.word	0x200002e8
 8002538:	20001920 	.word	0x20001920

0800253c <BSP_SPI1_SendRecv>:
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t len)
{
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;

  if (HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, len, TIMEOUT_DURATION) == HAL_OK)
 800253c:	23fa      	movs	r3, #250	; 0xfa
{
 800253e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002540:	0005      	movs	r5, r0
  if (HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, len, TIMEOUT_DURATION) == HAL_OK)
 8002542:	009b      	lsls	r3, r3, #2
{
 8002544:	0014      	movs	r4, r2
  if (HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, len, TIMEOUT_DURATION) == HAL_OK)
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	4806      	ldr	r0, [pc, #24]	; (8002564 <BSP_SPI1_SendRecv+0x28>)
 800254a:	0013      	movs	r3, r2
 800254c:	000a      	movs	r2, r1
 800254e:	0029      	movs	r1, r5
 8002550:	f002 fc02 	bl	8004d58 <HAL_SPI_TransmitReceive>
 8002554:	2800      	cmp	r0, #0
 8002556:	d101      	bne.n	800255c <BSP_SPI1_SendRecv+0x20>
  {
    ret = len;
 8002558:	0020      	movs	r0, r4
  }
  return ret;
}
 800255a:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 800255c:	2006      	movs	r0, #6
 800255e:	4240      	negs	r0, r0
  return ret;
 8002560:	e7fb      	b.n	800255a <BSP_SPI1_SendRecv+0x1e>
 8002562:	46c0      	nop			; (mov r8, r8)
 8002564:	200002f0 	.word	0x200002f0

08002568 <MX_SPI1_Init>:
/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef *hspi)
{
  HAL_StatusTypeDef ret = HAL_OK;
  hspi->Instance = SPI1;
 8002568:	4b14      	ldr	r3, [pc, #80]	; (80025bc <MX_SPI1_Init+0x54>)
{
 800256a:	b570      	push	{r4, r5, r6, lr}
  hspi->Instance = SPI1;
 800256c:	6003      	str	r3, [r0, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800256e:	2382      	movs	r3, #130	; 0x82
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002570:	2500      	movs	r5, #0
  hspi->Init.Mode = SPI_MODE_MASTER;
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	6043      	str	r3, [r0, #4]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi->Init.NSS = SPI_NSS_SOFT;
 8002576:	33fc      	adds	r3, #252	; 0xfc
 8002578:	6183      	str	r3, [r0, #24]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800257a:	6085      	str	r5, [r0, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 800257c:	60c5      	str	r5, [r0, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800257e:	6105      	str	r5, [r0, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8002580:	6145      	str	r5, [r0, #20]
{
 8002582:	0004      	movs	r4, r0
  /* SPI1 is on APB2 for L0x3 -> HAL_RCC_GetPCLK2Freq */
  hspi->Init.BaudRatePrescaler = SPI_GetPrescaler(HAL_RCC_GetPCLK2Freq(), RADIO_SPI_BAUDRATE);
 8002584:	f001 fe86 	bl	8004294 <HAL_RCC_GetPCLK2Freq>
  /* USER CODE END SPI1_MspDeInit 1 */
}

static uint32_t SPI_GetPrescaler(uint32_t clock_src_hz, uint32_t baudrate_mbps)
{
  uint32_t divisor = 0;
 8002588:	002b      	movs	r3, r5
    SPI_BAUDRATEPRESCALER_64,
    SPI_BAUDRATEPRESCALER_128,
    SPI_BAUDRATEPRESCALER_256,
  };

  while (spi_clk > baudrate_mbps)
 800258a:	4a0d      	ldr	r2, [pc, #52]	; (80025c0 <MX_SPI1_Init+0x58>)
  {
    presc = baudrate[divisor];
 800258c:	490d      	ldr	r1, [pc, #52]	; (80025c4 <MX_SPI1_Init+0x5c>)
  while (spi_clk > baudrate_mbps)
 800258e:	4290      	cmp	r0, r2
 8002590:	d80d      	bhi.n	80025ae <MX_SPI1_Init+0x46>
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002592:	2300      	movs	r3, #0
 8002594:	6223      	str	r3, [r4, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8002596:	6263      	str	r3, [r4, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002598:	62a3      	str	r3, [r4, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 800259a:	3307      	adds	r3, #7
  hspi->Init.BaudRatePrescaler = SPI_GetPrescaler(HAL_RCC_GetPCLK2Freq(), RADIO_SPI_BAUDRATE);
 800259c:	61e5      	str	r5, [r4, #28]
  hspi->Init.CRCPolynomial = 7;
 800259e:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80025a0:	0020      	movs	r0, r4
 80025a2:	f002 fb71 	bl	8004c88 <HAL_SPI_Init>
 80025a6:	1e43      	subs	r3, r0, #1
 80025a8:	4198      	sbcs	r0, r3
  return ret;
 80025aa:	b2c0      	uxtb	r0, r0
}
 80025ac:	bd70      	pop	{r4, r5, r6, pc}
    presc = baudrate[divisor];
 80025ae:	009d      	lsls	r5, r3, #2
    if (++divisor > 7)
 80025b0:	3301      	adds	r3, #1
    presc = baudrate[divisor];
 80025b2:	586d      	ldr	r5, [r5, r1]
    if (++divisor > 7)
 80025b4:	2b08      	cmp	r3, #8
 80025b6:	d0ec      	beq.n	8002592 <MX_SPI1_Init+0x2a>
    {
      break;
    }

    spi_clk = (spi_clk >> 1);
 80025b8:	0840      	lsrs	r0, r0, #1
 80025ba:	e7e8      	b.n	800258e <MX_SPI1_Init+0x26>
 80025bc:	40013000 	.word	0x40013000
 80025c0:	00989680 	.word	0x00989680
 80025c4:	0800ab0c 	.word	0x0800ab0c

080025c8 <BSP_SPI1_Init>:
{
 80025c8:	b530      	push	{r4, r5, lr}
  hspi1.Instance  = SPI1;
 80025ca:	4d1b      	ldr	r5, [pc, #108]	; (8002638 <BSP_SPI1_Init+0x70>)
 80025cc:	4b1b      	ldr	r3, [pc, #108]	; (800263c <BSP_SPI1_Init+0x74>)
  if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80025ce:	0028      	movs	r0, r5
{
 80025d0:	b087      	sub	sp, #28
  hspi1.Instance  = SPI1;
 80025d2:	602b      	str	r3, [r5, #0]
  if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80025d4:	f002 fd12 	bl	8004ffc <HAL_SPI_GetState>
 80025d8:	1e04      	subs	r4, r0, #0
 80025da:	d002      	beq.n	80025e2 <BSP_SPI1_Init+0x1a>
  int32_t ret = BSP_ERROR_NONE;
 80025dc:	2000      	movs	r0, #0
}
 80025de:	b007      	add	sp, #28
 80025e0:	bd30      	pop	{r4, r5, pc}
  __HAL_RCC_SPI1_CLK_ENABLE();
 80025e2:	2380      	movs	r3, #128	; 0x80
 80025e4:	4a16      	ldr	r2, [pc, #88]	; (8002640 <BSP_SPI1_Init+0x78>)
 80025e6:	015b      	lsls	r3, r3, #5
 80025e8:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80025ea:	430b      	orrs	r3, r1
 80025ec:	6353      	str	r3, [r2, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ee:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	9003      	str	r0, [sp, #12]
  GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 80025f2:	9005      	str	r0, [sp, #20]
  HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80025f4:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f6:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f8:	3301      	adds	r3, #1
 80025fa:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80025fc:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 80025fe:	337d      	adds	r3, #125	; 0x7d
  HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002600:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8002602:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002604:	f001 f814 	bl	8003630 <HAL_GPIO_Init>
  HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002608:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 800260a:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 800260c:	a901      	add	r1, sp, #4
 800260e:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8002610:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8002612:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002614:	f001 f80c 	bl	8003630 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8002618:	2308      	movs	r3, #8
  HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 800261a:	480a      	ldr	r0, [pc, #40]	; (8002644 <BSP_SPI1_Init+0x7c>)
 800261c:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 800261e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8002620:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002622:	f001 f805 	bl	8003630 <HAL_GPIO_Init>
    if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8002626:	0028      	movs	r0, r5
 8002628:	f7ff ff9e 	bl	8002568 <MX_SPI1_Init>
 800262c:	2800      	cmp	r0, #0
 800262e:	d0d5      	beq.n	80025dc <BSP_SPI1_Init+0x14>
      ret = BSP_ERROR_BUS_FAILURE;
 8002630:	2008      	movs	r0, #8
 8002632:	4240      	negs	r0, r0
  return ret;
 8002634:	e7d3      	b.n	80025de <BSP_SPI1_Init+0x16>
 8002636:	46c0      	nop			; (mov r8, r8)
 8002638:	200002f0 	.word	0x200002f0
 800263c:	40013000 	.word	0x40013000
 8002640:	40021000 	.word	0x40021000
 8002644:	50000400 	.word	0x50000400

08002648 <CMWX1ZZABZ0XX_RADIO_GetWakeUpTime>:

/* Exported functions ---------------------------------------------------------*/
uint32_t CMWX1ZZABZ0XX_RADIO_GetWakeUpTime(void)
{
  return  BOARD_WAKEUP_TIME;
}
 8002648:	2005      	movs	r0, #5
 800264a:	4770      	bx	lr

0800264c <CMWX1ZZABZ0XX_RADIO_SetXO>:

void CMWX1ZZABZ0XX_RADIO_SetXO(uint8_t state)
{
 800264c:	0002      	movs	r2, r0
 800264e:	b510      	push	{r4, lr}

  if (state == SET)
 8002650:	2801      	cmp	r0, #1
 8002652:	d109      	bne.n	8002668 <CMWX1ZZABZ0XX_RADIO_SetXO+0x1c>
  {
    HAL_GPIO_WritePin(RADIO_TCXO_VCC_PORT, RADIO_TCXO_VCC_PIN, GPIO_PIN_SET);
 8002654:	2180      	movs	r1, #128	; 0x80
 8002656:	20a0      	movs	r0, #160	; 0xa0
 8002658:	0149      	lsls	r1, r1, #5
 800265a:	05c0      	lsls	r0, r0, #23
 800265c:	f001 f932 	bl	80038c4 <HAL_GPIO_WritePin>

    HAL_Delay(BOARD_WAKEUP_TIME);   //start up time of TCXO
 8002660:	2005      	movs	r0, #5
 8002662:	f000 fa57 	bl	8002b14 <HAL_Delay>
  }
  else
  {
    HAL_GPIO_WritePin(RADIO_TCXO_VCC_PORT, RADIO_TCXO_VCC_PIN, GPIO_PIN_RESET);
  }
}
 8002666:	bd10      	pop	{r4, pc}
    HAL_GPIO_WritePin(RADIO_TCXO_VCC_PORT, RADIO_TCXO_VCC_PIN, GPIO_PIN_RESET);
 8002668:	2180      	movs	r1, #128	; 0x80
 800266a:	20a0      	movs	r0, #160	; 0xa0
 800266c:	2200      	movs	r2, #0
 800266e:	0149      	lsls	r1, r1, #5
 8002670:	05c0      	lsls	r0, r0, #23
 8002672:	f001 f927 	bl	80038c4 <HAL_GPIO_WritePin>
}
 8002676:	e7f6      	b.n	8002666 <CMWX1ZZABZ0XX_RADIO_SetXO+0x1a>

08002678 <CMWX1ZZABZ0XX_RADIO_IoInit>:
void CMWX1ZZABZ0XX_RADIO_IoInit(void)
{
  GPIO_InitTypeDef initStruct = {0};
 8002678:	2300      	movs	r3, #0
{
 800267a:	b5f0      	push	{r4, r5, r6, r7, lr}
  SPI_HandleTypeDef dummy_hspi;

  /* Enable DIO GPIO clock */
  RADIO_DIO_0_GPIO_CLK_ENABLE();
 800267c:	2702      	movs	r7, #2
  RADIO_DIO_1_GPIO_CLK_ENABLE();
  RADIO_DIO_2_GPIO_CLK_ENABLE();
  RADIO_DIO_3_GPIO_CLK_ENABLE();
 800267e:	2204      	movs	r2, #4
{
 8002680:	b097      	sub	sp, #92	; 0x5c
  RADIO_DIO_0_GPIO_CLK_ENABLE();
 8002682:	4c65      	ldr	r4, [pc, #404]	; (8002818 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a0>)
  GPIO_InitTypeDef initStruct = {0};
 8002684:	9310      	str	r3, [sp, #64]	; 0x40
  RADIO_DIO_0_GPIO_CLK_ENABLE();
 8002686:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  RADIO_DIO_5_GPIO_CLK_ENABLE();
#endif

  /* DIO IO Init */
  initStruct.Pull = GPIO_PULLDOWN;
  initStruct.Speed = GPIO_SPEED_HIGH;
 8002688:	2103      	movs	r1, #3
  RADIO_DIO_0_GPIO_CLK_ENABLE();
 800268a:	433b      	orrs	r3, r7
 800268c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800268e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c

  for (uint32_t i = 0; i < RADIO_DIOn ; i++)
  {
    initStruct.Mode = RADIO_DIO_MODE[i];
    initStruct.Pin = RADIO_DIO_PIN[i];
 8002690:	2501      	movs	r5, #1
  RADIO_DIO_0_GPIO_CLK_ENABLE();
 8002692:	403b      	ands	r3, r7
 8002694:	9301      	str	r3, [sp, #4]
 8002696:	9b01      	ldr	r3, [sp, #4]
  RADIO_DIO_1_GPIO_CLK_ENABLE();
 8002698:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    initStruct.Mode = RADIO_DIO_MODE[i];
 800269a:	4e60      	ldr	r6, [pc, #384]	; (800281c <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a4>)
  RADIO_DIO_1_GPIO_CLK_ENABLE();
 800269c:	433b      	orrs	r3, r7
 800269e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80026a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80026a2:	a80c      	add	r0, sp, #48	; 0x30
  RADIO_DIO_1_GPIO_CLK_ENABLE();
 80026a4:	403b      	ands	r3, r7
 80026a6:	9302      	str	r3, [sp, #8]
 80026a8:	9b02      	ldr	r3, [sp, #8]
  RADIO_DIO_2_GPIO_CLK_ENABLE();
 80026aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80026ac:	433b      	orrs	r3, r7
 80026ae:	62e3      	str	r3, [r4, #44]	; 0x2c
 80026b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80026b2:	403b      	ands	r3, r7
 80026b4:	9303      	str	r3, [sp, #12]
 80026b6:	9b03      	ldr	r3, [sp, #12]
  RADIO_DIO_3_GPIO_CLK_ENABLE();
 80026b8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80026ba:	4313      	orrs	r3, r2
 80026bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80026be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  initStruct.Speed = GPIO_SPEED_HIGH;
 80026c0:	910f      	str	r1, [sp, #60]	; 0x3c
  RADIO_DIO_3_GPIO_CLK_ENABLE();
 80026c2:	4013      	ands	r3, r2
 80026c4:	9304      	str	r3, [sp, #16]
 80026c6:	9b04      	ldr	r3, [sp, #16]
    initStruct.Pin = RADIO_DIO_PIN[i];
 80026c8:	2310      	movs	r3, #16
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80026ca:	0001      	movs	r1, r0
 80026cc:	4854      	ldr	r0, [pc, #336]	; (8002820 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a8>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 80026ce:	960d      	str	r6, [sp, #52]	; 0x34
    initStruct.Pin = RADIO_DIO_PIN[i];
 80026d0:	930c      	str	r3, [sp, #48]	; 0x30
  initStruct.Pull = GPIO_PULLDOWN;
 80026d2:	970e      	str	r7, [sp, #56]	; 0x38
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80026d4:	f000 ffac 	bl	8003630 <HAL_GPIO_Init>
    initStruct.Mode = RADIO_DIO_MODE[i];
 80026d8:	4b52      	ldr	r3, [pc, #328]	; (8002824 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1ac>)
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80026da:	a80c      	add	r0, sp, #48	; 0x30
 80026dc:	0001      	movs	r1, r0
 80026de:	4850      	ldr	r0, [pc, #320]	; (8002820 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a8>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 80026e0:	930d      	str	r3, [sp, #52]	; 0x34
    initStruct.Pin = RADIO_DIO_PIN[i];
 80026e2:	970c      	str	r7, [sp, #48]	; 0x30
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80026e4:	f000 ffa4 	bl	8003630 <HAL_GPIO_Init>
 80026e8:	a80c      	add	r0, sp, #48	; 0x30
 80026ea:	0001      	movs	r1, r0
 80026ec:	484c      	ldr	r0, [pc, #304]	; (8002820 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a8>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 80026ee:	960d      	str	r6, [sp, #52]	; 0x34
    initStruct.Pin = RADIO_DIO_PIN[i];
 80026f0:	950c      	str	r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80026f2:	f000 ff9d 	bl	8003630 <HAL_GPIO_Init>
    initStruct.Pin = RADIO_DIO_PIN[i];
 80026f6:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80026f8:	a80c      	add	r0, sp, #48	; 0x30
 80026fa:	0001      	movs	r1, r0
    initStruct.Pin = RADIO_DIO_PIN[i];
 80026fc:	019b      	lsls	r3, r3, #6
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80026fe:	484a      	ldr	r0, [pc, #296]	; (8002828 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1b0>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 8002700:	960d      	str	r6, [sp, #52]	; 0x34
    initStruct.Pin = RADIO_DIO_PIN[i];
 8002702:	930c      	str	r3, [sp, #48]	; 0x30
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8002704:	f000 ff94 	bl	8003630 <HAL_GPIO_Init>
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /* Enable Peripheral clock */
  RADIO_SPI_SCK_GPIO_CLK_ENABLE();
 8002708:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;

  GPIO_InitStruct.Alternate = RADIO_SPI_MOSI_GPIO_AF;
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_GPIO_PIN;
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800270a:	26a0      	movs	r6, #160	; 0xa0
  RADIO_SPI_SCK_GPIO_CLK_ENABLE();
 800270c:	433b      	orrs	r3, r7
 800270e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002710:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002712:	2103      	movs	r1, #3
  RADIO_SPI_SCK_GPIO_CLK_ENABLE();
 8002714:	403b      	ands	r3, r7
 8002716:	9309      	str	r3, [sp, #36]	; 0x24
 8002718:	9b09      	ldr	r3, [sp, #36]	; 0x24
  RADIO_SPI_MOSI_GPIO_CLK_ENABLE();
 800271a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800271c:	05f6      	lsls	r6, r6, #23
  RADIO_SPI_MOSI_GPIO_CLK_ENABLE();
 800271e:	432b      	orrs	r3, r5
 8002720:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002722:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002724:	a811      	add	r0, sp, #68	; 0x44
  RADIO_SPI_MOSI_GPIO_CLK_ENABLE();
 8002726:	402b      	ands	r3, r5
 8002728:	930a      	str	r3, [sp, #40]	; 0x28
 800272a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  RADIO_SPI_MISO_GPIO_CLK_ENABLE();
 800272c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800272e:	432b      	orrs	r3, r5
 8002730:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002732:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002734:	9114      	str	r1, [sp, #80]	; 0x50
  RADIO_SPI_MISO_GPIO_CLK_ENABLE();
 8002736:	402b      	ands	r3, r5
 8002738:	930b      	str	r3, [sp, #44]	; 0x2c
 800273a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Alternate = RADIO_SPI_MOSI_GPIO_AF;
 800273c:	2300      	movs	r3, #0
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800273e:	0001      	movs	r1, r0
  GPIO_InitStruct.Alternate = RADIO_SPI_MOSI_GPIO_AF;
 8002740:	9315      	str	r3, [sp, #84]	; 0x54
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002742:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_GPIO_PIN;
 8002744:	3380      	adds	r3, #128	; 0x80
 8002746:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002748:	9712      	str	r7, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800274a:	9713      	str	r7, [sp, #76]	; 0x4c
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800274c:	f000 ff70 	bl	8003630 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = RADIO_SPI_MISO_GPIO_AF;
 8002750:	2300      	movs	r3, #0
  GPIO_InitStruct.Pin = RADIO_SPI_MISO_GPIO_PIN;
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002752:	a811      	add	r0, sp, #68	; 0x44
 8002754:	0001      	movs	r1, r0
  GPIO_InitStruct.Alternate = RADIO_SPI_MISO_GPIO_AF;
 8002756:	9315      	str	r3, [sp, #84]	; 0x54
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002758:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = RADIO_SPI_MISO_GPIO_PIN;
 800275a:	3340      	adds	r3, #64	; 0x40
 800275c:	9311      	str	r3, [sp, #68]	; 0x44
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 800275e:	f000 ff67 	bl	8003630 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = RADIO_SPI_SCK_GPIO_AF;
 8002762:	2300      	movs	r3, #0
  GPIO_InitStruct.Pin = RADIO_SPI_SCK_GPIO_PIN;
  HAL_GPIO_Init(RADIO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002764:	a811      	add	r0, sp, #68	; 0x44
 8002766:	0001      	movs	r1, r0
  GPIO_InitStruct.Alternate = RADIO_SPI_SCK_GPIO_AF;
 8002768:	9315      	str	r3, [sp, #84]	; 0x54
  HAL_GPIO_Init(RADIO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 800276a:	482d      	ldr	r0, [pc, #180]	; (8002820 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a8>)
  GPIO_InitStruct.Pin = RADIO_SPI_SCK_GPIO_PIN;
 800276c:	3308      	adds	r3, #8
 800276e:	9311      	str	r3, [sp, #68]	; 0x44
  HAL_GPIO_Init(RADIO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002770:	f000 ff5e 	bl	8003630 <HAL_GPIO_Init>
  initStruct.Pin = RADIO_NSS_PIN;
 8002774:	2080      	movs	r0, #128	; 0x80
 8002776:	0200      	lsls	r0, r0, #8
 8002778:	900c      	str	r0, [sp, #48]	; 0x30
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800277a:	950d      	str	r5, [sp, #52]	; 0x34
  initStruct.Pull = GPIO_PULLUP;
 800277c:	950e      	str	r5, [sp, #56]	; 0x38
  RADIO_NSS_CLK_ENABLE();
 800277e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  HAL_GPIO_Init(RADIO_NSS_PORT, &initStruct);
 8002780:	a80c      	add	r0, sp, #48	; 0x30
  RADIO_NSS_CLK_ENABLE();
 8002782:	432b      	orrs	r3, r5
 8002784:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002786:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  HAL_GPIO_Init(RADIO_NSS_PORT, &initStruct);
 8002788:	0001      	movs	r1, r0
  RADIO_NSS_CLK_ENABLE();
 800278a:	402b      	ands	r3, r5
  HAL_GPIO_Init(RADIO_NSS_PORT, &initStruct);
 800278c:	0030      	movs	r0, r6
  RADIO_NSS_CLK_ENABLE();
 800278e:	9305      	str	r3, [sp, #20]
 8002790:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_Init(RADIO_NSS_PORT, &initStruct);
 8002792:	f000 ff4d 	bl	8003630 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RADIO_NSS_PORT, RADIO_NSS_PIN, GPIO_PIN_SET);
 8002796:	2180      	movs	r1, #128	; 0x80
 8002798:	002a      	movs	r2, r5
 800279a:	0030      	movs	r0, r6
 800279c:	0209      	lsls	r1, r1, #8
 800279e:	f001 f891 	bl	80038c4 <HAL_GPIO_WritePin>
  RADIO_ANT_SWITCH_CLK_ENABLE_TX_BOOST();
 80027a2:	2204      	movs	r2, #4
  RADIO_TCXO_VCC_CLK_ENABLE();
 80027a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  initStruct.Speed = GPIO_SPEED_HIGH;
 80027a6:	2103      	movs	r1, #3
  RADIO_TCXO_VCC_CLK_ENABLE();
 80027a8:	432b      	orrs	r3, r5
 80027aa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027ac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  HAL_GPIO_Init(RADIO_TCXO_VCC_PORT, &initStruct);
 80027ae:	0030      	movs	r0, r6
  RADIO_TCXO_VCC_CLK_ENABLE();
 80027b0:	402b      	ands	r3, r5
 80027b2:	9306      	str	r3, [sp, #24]
 80027b4:	9b06      	ldr	r3, [sp, #24]
  RADIO_ANT_SWITCH_CLK_ENABLE_RX();
 80027b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027b8:	432b      	orrs	r3, r5
 80027ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027be:	402b      	ands	r3, r5
 80027c0:	9307      	str	r3, [sp, #28]
 80027c2:	9b07      	ldr	r3, [sp, #28]
  RADIO_ANT_SWITCH_CLK_ENABLE_TX_BOOST();
 80027c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027c6:	4313      	orrs	r3, r2
 80027c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027ca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027cc:	4013      	ands	r3, r2
 80027ce:	9308      	str	r3, [sp, #32]
 80027d0:	9b08      	ldr	r3, [sp, #32]
  RADIO_ANT_SWITCH_CLK_ENABLE_TX_RFO();
 80027d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027d4:	4313      	orrs	r3, r2
 80027d6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027da:	0014      	movs	r4, r2
 80027dc:	4013      	ands	r3, r2
 80027de:	9311      	str	r3, [sp, #68]	; 0x44
 80027e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  initStruct.Pull = GPIO_NOPULL;
 80027e2:	2300      	movs	r3, #0
 80027e4:	930e      	str	r3, [sp, #56]	; 0x38
  initStruct.Pin = RADIO_TCXO_VCC_PIN;
 80027e6:	2380      	movs	r3, #128	; 0x80
  initStruct.Speed = GPIO_SPEED_HIGH;
 80027e8:	910f      	str	r1, [sp, #60]	; 0x3c
  initStruct.Pin = RADIO_TCXO_VCC_PIN;
 80027ea:	015b      	lsls	r3, r3, #5
  HAL_GPIO_Init(RADIO_TCXO_VCC_PORT, &initStruct);
 80027ec:	a90c      	add	r1, sp, #48	; 0x30
  initStruct.Pin = RADIO_TCXO_VCC_PIN;
 80027ee:	930c      	str	r3, [sp, #48]	; 0x30
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027f0:	950d      	str	r5, [sp, #52]	; 0x34
  HAL_GPIO_Init(RADIO_TCXO_VCC_PORT, &initStruct);
 80027f2:	f000 ff1d 	bl	8003630 <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_RX, &initStruct);
 80027f6:	0030      	movs	r0, r6
 80027f8:	a90c      	add	r1, sp, #48	; 0x30
  initStruct.Pin = RADIO_ANT_SWITCH_PIN_RX;
 80027fa:	970c      	str	r7, [sp, #48]	; 0x30
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_RX, &initStruct);
 80027fc:	f000 ff18 	bl	8003630 <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_TX_BOOST, &initStruct);
 8002800:	a90c      	add	r1, sp, #48	; 0x30
 8002802:	4809      	ldr	r0, [pc, #36]	; (8002828 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1b0>)
  initStruct.Pin = RADIO_ANT_SWITCH_PIN_TX_BOOST;
 8002804:	970c      	str	r7, [sp, #48]	; 0x30
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_TX_BOOST, &initStruct);
 8002806:	f000 ff13 	bl	8003630 <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_TX_RFO, &initStruct);
 800280a:	4807      	ldr	r0, [pc, #28]	; (8002828 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1b0>)
 800280c:	a90c      	add	r1, sp, #48	; 0x30
  initStruct.Pin = RADIO_ANT_SWITCH_PIN_TX_RFO;
 800280e:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_TX_RFO, &initStruct);
 8002810:	f000 ff0e 	bl	8003630 <HAL_GPIO_Init>
}
 8002814:	b017      	add	sp, #92	; 0x5c
 8002816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002818:	40021000 	.word	0x40021000
 800281c:	10110000 	.word	0x10110000
 8002820:	50000400 	.word	0x50000400
 8002824:	10310000 	.word	0x10310000
 8002828:	50000800 	.word	0x50000800

0800282c <CMWX1ZZABZ0XX_RADIO_IoDeInit>:
{
 800282c:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef initStruct = {0};
 800282e:	2608      	movs	r6, #8
{
 8002830:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef initStruct = {0};
 8002832:	0032      	movs	r2, r6
 8002834:	2100      	movs	r1, #0
 8002836:	a803      	add	r0, sp, #12
 8002838:	f007 fcce 	bl	800a1d8 <memset>
  initStruct.Pull = GPIO_PULLDOWN;
 800283c:	2502      	movs	r5, #2
    initStruct.Pin = RADIO_DIO_PIN[i];
 800283e:	2310      	movs	r3, #16
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8002840:	4c22      	ldr	r4, [pc, #136]	; (80028cc <CMWX1ZZABZ0XX_RADIO_IoDeInit+0xa0>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 8002842:	4f23      	ldr	r7, [pc, #140]	; (80028d0 <CMWX1ZZABZ0XX_RADIO_IoDeInit+0xa4>)
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8002844:	4669      	mov	r1, sp
 8002846:	0020      	movs	r0, r4
  initStruct.Pull = GPIO_PULLDOWN;
 8002848:	9502      	str	r5, [sp, #8]
    initStruct.Mode = RADIO_DIO_MODE[i];
 800284a:	9701      	str	r7, [sp, #4]
    initStruct.Pin = RADIO_DIO_PIN[i];
 800284c:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 800284e:	f000 feef 	bl	8003630 <HAL_GPIO_Init>
    initStruct.Mode = RADIO_DIO_MODE[i];
 8002852:	4b20      	ldr	r3, [pc, #128]	; (80028d4 <CMWX1ZZABZ0XX_RADIO_IoDeInit+0xa8>)
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8002854:	4669      	mov	r1, sp
 8002856:	0020      	movs	r0, r4
    initStruct.Mode = RADIO_DIO_MODE[i];
 8002858:	9301      	str	r3, [sp, #4]
    initStruct.Pin = RADIO_DIO_PIN[i];
 800285a:	9500      	str	r5, [sp, #0]
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 800285c:	f000 fee8 	bl	8003630 <HAL_GPIO_Init>
    initStruct.Pin = RADIO_DIO_PIN[i];
 8002860:	2301      	movs	r3, #1
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8002862:	4669      	mov	r1, sp
 8002864:	0020      	movs	r0, r4
    initStruct.Mode = RADIO_DIO_MODE[i];
 8002866:	9701      	str	r7, [sp, #4]
    initStruct.Pin = RADIO_DIO_PIN[i];
 8002868:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 800286a:	f000 fee1 	bl	8003630 <HAL_GPIO_Init>
    initStruct.Pin = RADIO_DIO_PIN[i];
 800286e:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8002870:	4669      	mov	r1, sp
    initStruct.Pin = RADIO_DIO_PIN[i];
 8002872:	019b      	lsls	r3, r3, #6
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8002874:	4818      	ldr	r0, [pc, #96]	; (80028d8 <CMWX1ZZABZ0XX_RADIO_IoDeInit+0xac>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 8002876:	9701      	str	r7, [sp, #4]
    initStruct.Pin = RADIO_DIO_PIN[i];
 8002878:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 800287a:	f000 fed9 	bl	8003630 <HAL_GPIO_Init>
  /* DeInitialize Peripheral GPIOs */
  /* Instead of using HAL_GPIO_DeInit() which set ANALOG mode
     it's preferred to set in OUTPUT_PP mode, with the pins set to 0 */

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800287e:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_GPIO_PIN;
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002880:	25a0      	movs	r5, #160	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002882:	2301      	movs	r3, #1
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_GPIO_PIN;
 8002884:	2780      	movs	r7, #128	; 0x80
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002886:	05ed      	lsls	r5, r5, #23
 8002888:	0028      	movs	r0, r5
 800288a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800288c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_GPIO_PIN;
 800288e:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002890:	f000 fece 	bl	8003630 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RADIO_SPI_MISO_GPIO_PIN;
 8002894:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002896:	0028      	movs	r0, r5
 8002898:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = RADIO_SPI_MISO_GPIO_PIN;
 800289a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 800289c:	f000 fec8 	bl	8003630 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RADIO_SPI_SCK_GPIO_PIN;
  HAL_GPIO_Init(RADIO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 80028a0:	0020      	movs	r0, r4
 80028a2:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = RADIO_SPI_SCK_GPIO_PIN;
 80028a4:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(RADIO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 80028a6:	f000 fec3 	bl	8003630 <HAL_GPIO_Init>


  HAL_GPIO_WritePin(RADIO_SPI_MOSI_GPIO_PORT, RADIO_SPI_MOSI_GPIO_PIN, GPIO_PIN_RESET);
 80028aa:	0039      	movs	r1, r7
 80028ac:	0028      	movs	r0, r5
 80028ae:	2200      	movs	r2, #0
 80028b0:	f001 f808 	bl	80038c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_SPI_MISO_GPIO_PORT, RADIO_SPI_MISO_GPIO_PIN, GPIO_PIN_RESET);
 80028b4:	0028      	movs	r0, r5
 80028b6:	2200      	movs	r2, #0
 80028b8:	2140      	movs	r1, #64	; 0x40
 80028ba:	f001 f803 	bl	80038c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_SPI_SCK_GPIO_PORT, RADIO_SPI_SCK_GPIO_PIN, GPIO_PIN_RESET);
 80028be:	2200      	movs	r2, #0
 80028c0:	0031      	movs	r1, r6
 80028c2:	0020      	movs	r0, r4
 80028c4:	f000 fffe 	bl	80038c4 <HAL_GPIO_WritePin>
}
 80028c8:	b00b      	add	sp, #44	; 0x2c
 80028ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028cc:	50000400 	.word	0x50000400
 80028d0:	10110000 	.word	0x10110000
 80028d4:	10310000 	.word	0x10310000
 80028d8:	50000800 	.word	0x50000800

080028dc <CMWX1ZZABZ0XX_RADIO_IoIrqInit>:
{
 80028dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80028de:	9000      	str	r0, [sp, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028e0:	f3ef 8310 	mrs	r3, PRIMASK
 80028e4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80028e6:	b672      	cpsid	i
  for (uint32_t i = 0; i < RADIO_DIOn ; i++)
 80028e8:	2400      	movs	r4, #0
    HAL_EXTI_GetHandle(&hRADIO_DIO_exti[i], RADIO_DIO_EXTI_LINE[i]);
 80028ea:	4e11      	ldr	r6, [pc, #68]	; (8002930 <CMWX1ZZABZ0XX_RADIO_IoIrqInit+0x54>)
 80028ec:	4d11      	ldr	r5, [pc, #68]	; (8002934 <CMWX1ZZABZ0XX_RADIO_IoIrqInit+0x58>)
 80028ee:	00e3      	lsls	r3, r4, #3
 80028f0:	18f6      	adds	r6, r6, r3
 80028f2:	00a7      	lsls	r7, r4, #2
 80028f4:	5979      	ldr	r1, [r7, r5]
 80028f6:	0030      	movs	r0, r6
 80028f8:	f000 fd7f 	bl	80033fa <HAL_EXTI_GetHandle>
    HAL_EXTI_RegisterCallback(&hRADIO_DIO_exti[i], HAL_EXTI_COMMON_CB_ID, irqHandlers[i]);
 80028fc:	9b00      	ldr	r3, [sp, #0]
 80028fe:	2100      	movs	r1, #0
 8002900:	59da      	ldr	r2, [r3, r7]
 8002902:	0030      	movs	r0, r6
 8002904:	f000 fd72 	bl	80033ec <HAL_EXTI_RegisterCallback>
    HAL_NVIC_SetPriority(RADIO_DIO_IRQn[i], RADIO_DIO_IT_PRIO[i], 0x00);
 8002908:	002b      	movs	r3, r5
 800290a:	3310      	adds	r3, #16
 800290c:	56e6      	ldrsb	r6, [r4, r3]
 800290e:	3514      	adds	r5, #20
 8002910:	2200      	movs	r2, #0
 8002912:	0030      	movs	r0, r6
 8002914:	5979      	ldr	r1, [r7, r5]
 8002916:	f000 fc79 	bl	800320c <HAL_NVIC_SetPriority>
  for (uint32_t i = 0; i < RADIO_DIOn ; i++)
 800291a:	3401      	adds	r4, #1
    HAL_NVIC_EnableIRQ(RADIO_DIO_IRQn[i]);
 800291c:	0030      	movs	r0, r6
 800291e:	f000 fc9f 	bl	8003260 <HAL_NVIC_EnableIRQ>
  for (uint32_t i = 0; i < RADIO_DIOn ; i++)
 8002922:	2c04      	cmp	r4, #4
 8002924:	d1e1      	bne.n	80028ea <CMWX1ZZABZ0XX_RADIO_IoIrqInit+0xe>
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002926:	9b01      	ldr	r3, [sp, #4]
 8002928:	f383 8810 	msr	PRIMASK, r3
}
 800292c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800292e:	46c0      	nop			; (mov r8, r8)
 8002930:	20000348 	.word	0x20000348
 8002934:	0800ab2c 	.word	0x0800ab2c

08002938 <CMWX1ZZABZ0XX_RADIO_GetPaSelect>:
}
 8002938:	2000      	movs	r0, #0
 800293a:	4770      	bx	lr

0800293c <CMWX1ZZABZ0XX_RADIO_SetAntSw>:
  switch (state)
 800293c:	3801      	subs	r0, #1
{
 800293e:	b510      	push	{r4, lr}
  switch (state)
 8002940:	2803      	cmp	r0, #3
 8002942:	d811      	bhi.n	8002968 <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x2c>
 8002944:	f7fd fbf2 	bl	800012c <__gnu_thumb1_case_uqi>
 8002948:	080d0902 	.word	0x080d0902
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, GPIO_PIN_SET);
 800294c:	20a0      	movs	r0, #160	; 0xa0
 800294e:	2201      	movs	r2, #1
 8002950:	2102      	movs	r1, #2
 8002952:	05c0      	lsls	r0, r0, #23
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, GPIO_PIN_RESET);
 8002954:	f000 ffb6 	bl	80038c4 <HAL_GPIO_WritePin>
}
 8002958:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, GPIO_PIN_SET);
 800295a:	2201      	movs	r2, #1
 800295c:	2104      	movs	r1, #4
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, GPIO_PIN_RESET);
 800295e:	4809      	ldr	r0, [pc, #36]	; (8002984 <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x48>)
 8002960:	e7f8      	b.n	8002954 <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x18>
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, GPIO_PIN_SET);
 8002962:	2201      	movs	r2, #1
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, GPIO_PIN_RESET);
 8002964:	2102      	movs	r1, #2
 8002966:	e7fa      	b.n	800295e <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x22>
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, GPIO_PIN_RESET);
 8002968:	20a0      	movs	r0, #160	; 0xa0
 800296a:	2200      	movs	r2, #0
 800296c:	2102      	movs	r1, #2
 800296e:	05c0      	lsls	r0, r0, #23
 8002970:	f000 ffa8 	bl	80038c4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, GPIO_PIN_RESET);
 8002974:	2200      	movs	r2, #0
 8002976:	2104      	movs	r1, #4
 8002978:	4802      	ldr	r0, [pc, #8]	; (8002984 <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x48>)
 800297a:	f000 ffa3 	bl	80038c4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, GPIO_PIN_RESET);
 800297e:	2200      	movs	r2, #0
 8002980:	e7f0      	b.n	8002964 <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x28>
 8002982:	46c0      	nop			; (mov r8, r8)
 8002984:	50000800 	.word	0x50000800

08002988 <CMWX1ZZABZ0XX_RADIO_CheckRfFrequency>:
}
 8002988:	2001      	movs	r0, #1
 800298a:	4770      	bx	lr

0800298c <CMWX1ZZABZ0XX_RADIO_Reset>:
{
 800298c:	b530      	push	{r4, r5, lr}
 800298e:	b087      	sub	sp, #28
  GPIO_InitTypeDef initStruct = { 0 };
 8002990:	220c      	movs	r2, #12
 8002992:	2100      	movs	r1, #0
 8002994:	a803      	add	r0, sp, #12
 8002996:	f007 fc1f 	bl	800a1d8 <memset>
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800299a:	2401      	movs	r4, #1
  initStruct.Speed = GPIO_SPEED_HIGH;
 800299c:	2303      	movs	r3, #3
  HAL_GPIO_Init(RADIO_RESET_PORT, &initStruct);
 800299e:	4d0d      	ldr	r5, [pc, #52]	; (80029d4 <CMWX1ZZABZ0XX_RADIO_Reset+0x48>)
 80029a0:	a901      	add	r1, sp, #4
 80029a2:	0028      	movs	r0, r5
  initStruct.Speed = GPIO_SPEED_HIGH;
 80029a4:	9304      	str	r3, [sp, #16]
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a6:	9402      	str	r4, [sp, #8]
  initStruct.Pin = RADIO_RESET_PIN;
 80029a8:	9401      	str	r4, [sp, #4]
  HAL_GPIO_Init(RADIO_RESET_PORT, &initStruct);
 80029aa:	f000 fe41 	bl	8003630 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RADIO_RESET_PORT, RADIO_RESET_PIN, GPIO_PIN_RESET);
 80029ae:	2200      	movs	r2, #0
 80029b0:	0021      	movs	r1, r4
 80029b2:	0028      	movs	r0, r5
 80029b4:	f000 ff86 	bl	80038c4 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80029b8:	0020      	movs	r0, r4
 80029ba:	f000 f8ab 	bl	8002b14 <HAL_Delay>
  initStruct.Mode = GPIO_NOPULL;
 80029be:	2300      	movs	r3, #0
  HAL_GPIO_Init(RADIO_RESET_PORT, &initStruct);
 80029c0:	0028      	movs	r0, r5
 80029c2:	a901      	add	r1, sp, #4
  initStruct.Mode = GPIO_NOPULL;
 80029c4:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(RADIO_RESET_PORT, &initStruct);
 80029c6:	f000 fe33 	bl	8003630 <HAL_GPIO_Init>
  HAL_Delay(6);
 80029ca:	2006      	movs	r0, #6
 80029cc:	f000 f8a2 	bl	8002b14 <HAL_Delay>
}
 80029d0:	b007      	add	sp, #28
 80029d2:	bd30      	pop	{r4, r5, pc}
 80029d4:	50000800 	.word	0x50000800

080029d8 <CMWX1ZZABZ0XX_RADIO_Bus_Init>:
{
 80029d8:	b510      	push	{r4, lr}
  RADIO_SPI_Init();
 80029da:	f7ff fdf5 	bl	80025c8 <BSP_SPI1_Init>
}
 80029de:	bd10      	pop	{r4, pc}

080029e0 <CMWX1ZZABZ0XX_RADIO_SendRecv>:
{
 80029e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  RADIO_SPI_SendRecv((uint8_t *) &txData, (uint8_t *) &rxData, 1);
 80029e2:	240e      	movs	r4, #14
{
 80029e4:	466b      	mov	r3, sp
  RADIO_SPI_SendRecv((uint8_t *) &txData, (uint8_t *) &rxData, 1);
 80029e6:	446c      	add	r4, sp
{
 80029e8:	80d8      	strh	r0, [r3, #6]
 80029ea:	3306      	adds	r3, #6
  RADIO_SPI_SendRecv((uint8_t *) &txData, (uint8_t *) &rxData, 1);
 80029ec:	2201      	movs	r2, #1
 80029ee:	0021      	movs	r1, r4
 80029f0:	0018      	movs	r0, r3
 80029f2:	f7ff fda3 	bl	800253c <BSP_SPI1_SendRecv>
  return rxData;
 80029f6:	8820      	ldrh	r0, [r4, #0]
}
 80029f8:	b004      	add	sp, #16
 80029fa:	bd10      	pop	{r4, pc}

080029fc <CMWX1ZZABZ0XX_RADIO_ChipSelect>:
{
 80029fc:	0002      	movs	r2, r0
 80029fe:	b510      	push	{r4, lr}
  if (state == 0)
 8002a00:	2800      	cmp	r0, #0
 8002a02:	d106      	bne.n	8002a12 <CMWX1ZZABZ0XX_RADIO_ChipSelect+0x16>
    HAL_GPIO_WritePin(RADIO_NSS_PORT, RADIO_NSS_PIN, GPIO_PIN_SET);
 8002a04:	2180      	movs	r1, #128	; 0x80
 8002a06:	20a0      	movs	r0, #160	; 0xa0
 8002a08:	0209      	lsls	r1, r1, #8
 8002a0a:	05c0      	lsls	r0, r0, #23
 8002a0c:	f000 ff5a 	bl	80038c4 <HAL_GPIO_WritePin>
}
 8002a10:	bd10      	pop	{r4, pc}
    HAL_GPIO_WritePin(RADIO_NSS_PORT, RADIO_NSS_PIN, GPIO_PIN_SET);
 8002a12:	2201      	movs	r2, #1
 8002a14:	e7f6      	b.n	8002a04 <CMWX1ZZABZ0XX_RADIO_ChipSelect+0x8>
	...

08002a18 <CMWX1ZZABZ0XX_RADIO_GetDio1PinState>:
{
 8002a18:	b510      	push	{r4, lr}
  return HAL_GPIO_ReadPin(RADIO_DIO_1_PORT, RADIO_DIO_1_PIN);
 8002a1a:	2102      	movs	r1, #2
 8002a1c:	4801      	ldr	r0, [pc, #4]	; (8002a24 <CMWX1ZZABZ0XX_RADIO_GetDio1PinState+0xc>)
 8002a1e:	f000 ff4b 	bl	80038b8 <HAL_GPIO_ReadPin>
}
 8002a22:	bd10      	pop	{r4, pc}
 8002a24:	50000400 	.word	0x50000400

08002a28 <SystemInit>:
  * @retval None
  */
void SystemInit(void)
{
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8002a28:	2280      	movs	r2, #128	; 0x80
 8002a2a:	4b10      	ldr	r3, [pc, #64]	; (8002a6c <SystemInit+0x44>)
 8002a2c:	0052      	lsls	r2, r2, #1
 8002a2e:	6819      	ldr	r1, [r3, #0]
 8002a30:	430a      	orrs	r2, r1
 8002a32:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8002a34:	68da      	ldr	r2, [r3, #12]
 8002a36:	490e      	ldr	r1, [pc, #56]	; (8002a70 <SystemInit+0x48>)
 8002a38:	400a      	ands	r2, r1
 8002a3a:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	490d      	ldr	r1, [pc, #52]	; (8002a74 <SystemInit+0x4c>)
 8002a40:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002a42:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002a44:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	438a      	bics	r2, r1
 8002a4a:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	490a      	ldr	r1, [pc, #40]	; (8002a78 <SystemInit+0x50>)
 8002a50:	400a      	ands	r2, r1
 8002a52:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8002a54:	68da      	ldr	r2, [r3, #12]
 8002a56:	4909      	ldr	r1, [pc, #36]	; (8002a7c <SystemInit+0x54>)
 8002a58:	400a      	ands	r2, r1
 8002a5a:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002a60:	2280      	movs	r2, #128	; 0x80
 8002a62:	4b07      	ldr	r3, [pc, #28]	; (8002a80 <SystemInit+0x58>)
 8002a64:	0512      	lsls	r2, r2, #20
 8002a66:	609a      	str	r2, [r3, #8]
#endif
}
 8002a68:	4770      	bx	lr
 8002a6a:	46c0      	nop			; (mov r8, r8)
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	88ff400c 	.word	0x88ff400c
 8002a74:	fef6fff6 	.word	0xfef6fff6
 8002a78:	fffbffff 	.word	0xfffbffff
 8002a7c:	ff02ffff 	.word	0xff02ffff
 8002a80:	e000ed00 	.word	0xe000ed00

08002a84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a84:	b570      	push	{r4, r5, r6, lr}
 8002a86:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a88:	20fa      	movs	r0, #250	; 0xfa
 8002a8a:	4e0d      	ldr	r6, [pc, #52]	; (8002ac0 <HAL_InitTick+0x3c>)
 8002a8c:	0080      	lsls	r0, r0, #2
 8002a8e:	7831      	ldrb	r1, [r6, #0]
 8002a90:	f7fd fb60 	bl	8000154 <__udivsi3>
 8002a94:	4c0b      	ldr	r4, [pc, #44]	; (8002ac4 <HAL_InitTick+0x40>)
 8002a96:	0001      	movs	r1, r0
 8002a98:	6820      	ldr	r0, [r4, #0]
 8002a9a:	f7fd fb5b 	bl	8000154 <__udivsi3>
 8002a9e:	f000 fbfb 	bl	8003298 <HAL_SYSTICK_Config>
 8002aa2:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8002aa4:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002aa6:	2c00      	cmp	r4, #0
 8002aa8:	d108      	bne.n	8002abc <HAL_InitTick+0x38>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aaa:	2d03      	cmp	r5, #3
 8002aac:	d806      	bhi.n	8002abc <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002aae:	3802      	subs	r0, #2
 8002ab0:	0022      	movs	r2, r4
 8002ab2:	0029      	movs	r1, r5
 8002ab4:	f000 fbaa 	bl	800320c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ab8:	0020      	movs	r0, r4
 8002aba:	6075      	str	r5, [r6, #4]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002abc:	bd70      	pop	{r4, r5, r6, pc}
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	20000004 	.word	0x20000004
 8002ac4:	20000000 	.word	0x20000000

08002ac8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ac8:	2302      	movs	r3, #2
 8002aca:	4a08      	ldr	r2, [pc, #32]	; (8002aec <HAL_Init+0x24>)
{
 8002acc:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ace:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ad0:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ad2:	430b      	orrs	r3, r1
 8002ad4:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ad6:	f7ff ffd5 	bl	8002a84 <HAL_InitTick>
 8002ada:	1e04      	subs	r4, r0, #0
 8002adc:	d103      	bne.n	8002ae6 <HAL_Init+0x1e>
    HAL_MspInit();
 8002ade:	f7ff fb37 	bl	8002150 <HAL_MspInit>
}
 8002ae2:	0020      	movs	r0, r4
 8002ae4:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8002ae6:	2401      	movs	r4, #1
 8002ae8:	e7fb      	b.n	8002ae2 <HAL_Init+0x1a>
 8002aea:	46c0      	nop			; (mov r8, r8)
 8002aec:	40022000 	.word	0x40022000

08002af0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002af0:	4a03      	ldr	r2, [pc, #12]	; (8002b00 <HAL_IncTick+0x10>)
 8002af2:	4b04      	ldr	r3, [pc, #16]	; (8002b04 <HAL_IncTick+0x14>)
 8002af4:	6811      	ldr	r1, [r2, #0]
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	185b      	adds	r3, r3, r1
 8002afa:	6013      	str	r3, [r2, #0]
}
 8002afc:	4770      	bx	lr
 8002afe:	46c0      	nop			; (mov r8, r8)
 8002b00:	20000368 	.word	0x20000368
 8002b04:	20000004 	.word	0x20000004

08002b08 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002b08:	4b01      	ldr	r3, [pc, #4]	; (8002b10 <HAL_GetTick+0x8>)
 8002b0a:	6818      	ldr	r0, [r3, #0]
}
 8002b0c:	4770      	bx	lr
 8002b0e:	46c0      	nop			; (mov r8, r8)
 8002b10:	20000368 	.word	0x20000368

08002b14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b14:	b570      	push	{r4, r5, r6, lr}
 8002b16:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002b18:	f7ff fff6 	bl	8002b08 <HAL_GetTick>
 8002b1c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b1e:	1c63      	adds	r3, r4, #1
 8002b20:	d002      	beq.n	8002b28 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b22:	4b04      	ldr	r3, [pc, #16]	; (8002b34 <HAL_Delay+0x20>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b28:	f7ff ffee 	bl	8002b08 <HAL_GetTick>
 8002b2c:	1b40      	subs	r0, r0, r5
 8002b2e:	42a0      	cmp	r0, r4
 8002b30:	d3fa      	bcc.n	8002b28 <HAL_Delay+0x14>
  {
  }
}
 8002b32:	bd70      	pop	{r4, r5, r6, pc}
 8002b34:	20000004 	.word	0x20000004

08002b38 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8002b38:	2102      	movs	r1, #2
 8002b3a:	4a02      	ldr	r2, [pc, #8]	; (8002b44 <HAL_SuspendTick+0xc>)
 8002b3c:	6813      	ldr	r3, [r2, #0]
 8002b3e:	438b      	bics	r3, r1
 8002b40:	6013      	str	r3, [r2, #0]
}
 8002b42:	4770      	bx	lr
 8002b44:	e000e010 	.word	0xe000e010

08002b48 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	4a02      	ldr	r2, [pc, #8]	; (8002b54 <HAL_ResumeTick+0xc>)
 8002b4c:	6811      	ldr	r1, [r2, #0]
 8002b4e:	430b      	orrs	r3, r1
 8002b50:	6013      	str	r3, [r2, #0]
}
 8002b52:	4770      	bx	lr
 8002b54:	e000e010 	.word	0xe000e010

08002b58 <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enables the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002b58:	2301      	movs	r3, #1
 8002b5a:	4a02      	ldr	r2, [pc, #8]	; (8002b64 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 8002b5c:	6851      	ldr	r1, [r2, #4]
 8002b5e:	430b      	orrs	r3, r1
 8002b60:	6053      	str	r3, [r2, #4]
}
 8002b62:	4770      	bx	lr
 8002b64:	40015800 	.word	0x40015800

08002b68 <HAL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disables the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002b68:	2101      	movs	r1, #1
 8002b6a:	4a02      	ldr	r2, [pc, #8]	; (8002b74 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 8002b6c:	6853      	ldr	r3, [r2, #4]
 8002b6e:	438b      	bics	r3, r1
 8002b70:	6053      	str	r3, [r2, #4]
}
 8002b72:	4770      	bx	lr
 8002b74:	40015800 	.word	0x40015800

08002b78 <HAL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enables the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002b78:	2302      	movs	r3, #2
 8002b7a:	4a02      	ldr	r2, [pc, #8]	; (8002b84 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 8002b7c:	6851      	ldr	r1, [r2, #4]
 8002b7e:	430b      	orrs	r3, r1
 8002b80:	6053      	str	r3, [r2, #4]
}
 8002b82:	4770      	bx	lr
 8002b84:	40015800 	.word	0x40015800

08002b88 <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disables the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002b88:	2102      	movs	r1, #2
 8002b8a:	4a02      	ldr	r2, [pc, #8]	; (8002b94 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 8002b8c:	6853      	ldr	r3, [r2, #4]
 8002b8e:	438b      	bics	r3, r1
 8002b90:	6053      	str	r3, [r2, #4]
}
 8002b92:	4770      	bx	lr
 8002b94:	40015800 	.word	0x40015800

08002b98 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @brief  Enables the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002b98:	2304      	movs	r3, #4
 8002b9a:	4a02      	ldr	r2, [pc, #8]	; (8002ba4 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 8002b9c:	6851      	ldr	r1, [r2, #4]
 8002b9e:	430b      	orrs	r3, r1
 8002ba0:	6053      	str	r3, [r2, #4]
}
 8002ba2:	4770      	bx	lr
 8002ba4:	40015800 	.word	0x40015800

08002ba8 <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disables the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002ba8:	2104      	movs	r1, #4
 8002baa:	4a02      	ldr	r2, [pc, #8]	; (8002bb4 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 8002bac:	6853      	ldr	r3, [r2, #4]
 8002bae:	438b      	bics	r3, r1
 8002bb0:	6053      	str	r3, [r2, #4]
}
 8002bb2:	4770      	bx	lr
 8002bb4:	40015800 	.word	0x40015800

08002bb8 <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002bb8:	4b08      	ldr	r3, [pc, #32]	; (8002bdc <ADC_DelayMicroSecond+0x24>)
{
 8002bba:	b513      	push	{r0, r1, r4, lr}
 8002bbc:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002bbe:	4908      	ldr	r1, [pc, #32]	; (8002be0 <ADC_DelayMicroSecond+0x28>)
 8002bc0:	6818      	ldr	r0, [r3, #0]
 8002bc2:	f7fd fac7 	bl	8000154 <__udivsi3>
 8002bc6:	4344      	muls	r4, r0
 8002bc8:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 8002bca:	9b01      	ldr	r3, [sp, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d100      	bne.n	8002bd2 <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  } 
}
 8002bd0:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 8002bd2:	9b01      	ldr	r3, [sp, #4]
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	9301      	str	r3, [sp, #4]
 8002bd8:	e7f7      	b.n	8002bca <ADC_DelayMicroSecond+0x12>
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	20000000 	.word	0x20000000
 8002be0:	000f4240 	.word	0x000f4240

08002be4 <ADC_Disable>:
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002be4:	2103      	movs	r1, #3
 8002be6:	6803      	ldr	r3, [r0, #0]
{
 8002be8:	b570      	push	{r4, r5, r6, lr}
 8002bea:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002bec:	6898      	ldr	r0, [r3, #8]
 8002bee:	4008      	ands	r0, r1
 8002bf0:	2801      	cmp	r0, #1
 8002bf2:	d001      	beq.n	8002bf8 <ADC_Disable+0x14>
  return HAL_OK;
 8002bf4:	2000      	movs	r0, #0
}
 8002bf6:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	4202      	tst	r2, r0
 8002bfc:	d0fa      	beq.n	8002bf4 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002bfe:	2205      	movs	r2, #5
 8002c00:	689d      	ldr	r5, [r3, #8]
 8002c02:	4015      	ands	r5, r2
 8002c04:	2d01      	cmp	r5, #1
 8002c06:	d119      	bne.n	8002c3c <ADC_Disable+0x58>
      __HAL_ADC_DISABLE(hadc);
 8002c08:	6898      	ldr	r0, [r3, #8]
 8002c0a:	3a03      	subs	r2, #3
 8002c0c:	4302      	orrs	r2, r0
 8002c0e:	609a      	str	r2, [r3, #8]
 8002c10:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8002c12:	f7ff ff79 	bl	8002b08 <HAL_GetTick>
 8002c16:	0006      	movs	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c18:	6823      	ldr	r3, [r4, #0]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	422b      	tst	r3, r5
 8002c1e:	d0e9      	beq.n	8002bf4 <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c20:	f7ff ff72 	bl	8002b08 <HAL_GetTick>
 8002c24:	1b80      	subs	r0, r0, r6
 8002c26:	280a      	cmp	r0, #10
 8002c28:	d9f6      	bls.n	8002c18 <ADC_Disable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c2a:	2310      	movs	r3, #16
 8002c2c:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_ERROR;
 8002c2e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c30:	4313      	orrs	r3, r2
 8002c32:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002c36:	432b      	orrs	r3, r5
 8002c38:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8002c3a:	e7dc      	b.n	8002bf6 <ADC_Disable+0x12>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002c40:	4313      	orrs	r3, r2
 8002c42:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c44:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002c46:	4303      	orrs	r3, r0
 8002c48:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8002c4a:	e7d4      	b.n	8002bf6 <ADC_Disable+0x12>

08002c4c <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c4c:	2103      	movs	r1, #3
 8002c4e:	6803      	ldr	r3, [r0, #0]
{
 8002c50:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c52:	689a      	ldr	r2, [r3, #8]
{
 8002c54:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c56:	400a      	ands	r2, r1
 8002c58:	2a01      	cmp	r2, #1
 8002c5a:	d104      	bne.n	8002c66 <ADC_Enable+0x1a>
 8002c5c:	6819      	ldr	r1, [r3, #0]
 8002c5e:	4211      	tst	r1, r2
 8002c60:	d001      	beq.n	8002c66 <ADC_Enable+0x1a>
  return HAL_OK;
 8002c62:	2000      	movs	r0, #0
}
 8002c64:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002c66:	6899      	ldr	r1, [r3, #8]
 8002c68:	4a13      	ldr	r2, [pc, #76]	; (8002cb8 <ADC_Enable+0x6c>)
 8002c6a:	4211      	tst	r1, r2
 8002c6c:	d008      	beq.n	8002c80 <ADC_Enable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c6e:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c70:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c72:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002c74:	4313      	orrs	r3, r2
 8002c76:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c78:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002c7a:	4303      	orrs	r3, r0
 8002c7c:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8002c7e:	e7f1      	b.n	8002c64 <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 8002c80:	2501      	movs	r5, #1
 8002c82:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002c84:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 8002c86:	432a      	orrs	r2, r5
 8002c88:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002c8a:	f7ff ff95 	bl	8002bb8 <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 8002c8e:	f7ff ff3b 	bl	8002b08 <HAL_GetTick>
 8002c92:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	422b      	tst	r3, r5
 8002c9a:	d1e2      	bne.n	8002c62 <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c9c:	f7ff ff34 	bl	8002b08 <HAL_GetTick>
 8002ca0:	1b80      	subs	r0, r0, r6
 8002ca2:	280a      	cmp	r0, #10
 8002ca4:	d9f6      	bls.n	8002c94 <ADC_Enable+0x48>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca6:	2310      	movs	r3, #16
 8002ca8:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_ERROR;
 8002caa:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cac:	4313      	orrs	r3, r2
 8002cae:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cb0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002cb2:	432b      	orrs	r3, r5
 8002cb4:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8002cb6:	e7d5      	b.n	8002c64 <ADC_Enable+0x18>
 8002cb8:	80000017 	.word	0x80000017

08002cbc <ADC_ConversionStop>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002cbc:	2204      	movs	r2, #4
 8002cbe:	6803      	ldr	r3, [r0, #0]
{
 8002cc0:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002cc2:	6899      	ldr	r1, [r3, #8]
{
 8002cc4:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002cc6:	4211      	tst	r1, r2
 8002cc8:	d101      	bne.n	8002cce <ADC_ConversionStop+0x12>
  return HAL_OK;
 8002cca:	2000      	movs	r0, #0
}
 8002ccc:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002cce:	6899      	ldr	r1, [r3, #8]
 8002cd0:	4211      	tst	r1, r2
 8002cd2:	d006      	beq.n	8002ce2 <ADC_ConversionStop+0x26>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8002cd4:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002cd6:	0792      	lsls	r2, r2, #30
 8002cd8:	d403      	bmi.n	8002ce2 <ADC_ConversionStop+0x26>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8002cda:	2210      	movs	r2, #16
 8002cdc:	6899      	ldr	r1, [r3, #8]
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002ce2:	f7ff ff11 	bl	8002b08 <HAL_GetTick>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002ce6:	2604      	movs	r6, #4
    tickstart = HAL_GetTick();
 8002ce8:	0005      	movs	r5, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002cea:	6823      	ldr	r3, [r4, #0]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	4233      	tst	r3, r6
 8002cf0:	d0eb      	beq.n	8002cca <ADC_ConversionStop+0xe>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002cf2:	f7ff ff09 	bl	8002b08 <HAL_GetTick>
 8002cf6:	1b40      	subs	r0, r0, r5
 8002cf8:	280a      	cmp	r0, #10
 8002cfa:	d9f6      	bls.n	8002cea <ADC_ConversionStop+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cfc:	2310      	movs	r3, #16
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfe:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d00:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002d02:	4313      	orrs	r3, r2
 8002d04:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002d08:	4303      	orrs	r3, r0
 8002d0a:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8002d0c:	e7de      	b.n	8002ccc <ADC_ConversionStop+0x10>
	...

08002d10 <HAL_ADC_Init>:
{
 8002d10:	b570      	push	{r4, r5, r6, lr}
 8002d12:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002d14:	2001      	movs	r0, #1
  if(hadc == NULL)
 8002d16:	2c00      	cmp	r4, #0
 8002d18:	d018      	beq.n	8002d4c <HAL_ADC_Init+0x3c>
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d1a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d106      	bne.n	8002d2e <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 8002d20:	0022      	movs	r2, r4
 8002d22:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8002d24:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 8002d26:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8002d28:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8002d2a:	f005 ff91 	bl	8008c50 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002d2e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002d30:	06db      	lsls	r3, r3, #27
 8002d32:	d403      	bmi.n	8002d3c <HAL_ADC_Init+0x2c>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8002d34:	6823      	ldr	r3, [r4, #0]
 8002d36:	689a      	ldr	r2, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002d38:	0752      	lsls	r2, r2, #29
 8002d3a:	d508      	bpl.n	8002d4e <HAL_ADC_Init+0x3e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d3c:	2310      	movs	r3, #16
 8002d3e:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 8002d40:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d42:	4313      	orrs	r3, r2
 8002d44:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8002d46:	2300      	movs	r3, #0
 8002d48:	3450      	adds	r4, #80	; 0x50
 8002d4a:	7023      	strb	r3, [r4, #0]
}
 8002d4c:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 8002d4e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002d50:	4a55      	ldr	r2, [pc, #340]	; (8002ea8 <HAL_ADC_Init+0x198>)
 8002d52:	4011      	ands	r1, r2
 8002d54:	3206      	adds	r2, #6
 8002d56:	32ff      	adds	r2, #255	; 0xff
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d5c:	2203      	movs	r2, #3
 8002d5e:	6899      	ldr	r1, [r3, #8]
 8002d60:	4011      	ands	r1, r2
 8002d62:	4a52      	ldr	r2, [pc, #328]	; (8002eac <HAL_ADC_Init+0x19c>)
 8002d64:	2901      	cmp	r1, #1
 8002d66:	d102      	bne.n	8002d6e <HAL_ADC_Init+0x5e>
 8002d68:	6818      	ldr	r0, [r3, #0]
 8002d6a:	4208      	tst	r0, r1
 8002d6c:	d119      	bne.n	8002da2 <HAL_ADC_Init+0x92>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002d6e:	2580      	movs	r5, #128	; 0x80
 8002d70:	6861      	ldr	r1, [r4, #4]
 8002d72:	05ed      	lsls	r5, r5, #23
 8002d74:	0048      	lsls	r0, r1, #1
 8002d76:	0840      	lsrs	r0, r0, #1
 8002d78:	42a8      	cmp	r0, r5
 8002d7a:	d003      	beq.n	8002d84 <HAL_ADC_Init+0x74>
 8002d7c:	2080      	movs	r0, #128	; 0x80
 8002d7e:	0600      	lsls	r0, r0, #24
 8002d80:	4281      	cmp	r1, r0
 8002d82:	d176      	bne.n	8002e72 <HAL_ADC_Init+0x162>
 8002d84:	6918      	ldr	r0, [r3, #16]
 8002d86:	0080      	lsls	r0, r0, #2
 8002d88:	0880      	lsrs	r0, r0, #2
 8002d8a:	6118      	str	r0, [r3, #16]
 8002d8c:	6918      	ldr	r0, [r3, #16]
 8002d8e:	4301      	orrs	r1, r0
 8002d90:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8002d92:	2018      	movs	r0, #24
 8002d94:	68d9      	ldr	r1, [r3, #12]
 8002d96:	4381      	bics	r1, r0
 8002d98:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8002d9a:	68d9      	ldr	r1, [r3, #12]
 8002d9c:	68a0      	ldr	r0, [r4, #8]
 8002d9e:	4301      	orrs	r1, r0
 8002da0:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8002da2:	6811      	ldr	r1, [r2, #0]
 8002da4:	4842      	ldr	r0, [pc, #264]	; (8002eb0 <HAL_ADC_Init+0x1a0>)
 8002da6:	4001      	ands	r1, r0
 8002da8:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8002daa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002dac:	6810      	ldr	r0, [r2, #0]
 8002dae:	0649      	lsls	r1, r1, #25
 8002db0:	4301      	orrs	r1, r0
 8002db2:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8002db4:	2280      	movs	r2, #128	; 0x80
 8002db6:	6899      	ldr	r1, [r3, #8]
 8002db8:	0552      	lsls	r2, r2, #21
 8002dba:	4211      	tst	r1, r2
 8002dbc:	d102      	bne.n	8002dc4 <HAL_ADC_Init+0xb4>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8002dbe:	6899      	ldr	r1, [r3, #8]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	493b      	ldr	r1, [pc, #236]	; (8002eb4 <HAL_ADC_Init+0x1a4>)
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002dc8:	6b25      	ldr	r5, [r4, #48]	; 0x30
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002dca:	400a      	ands	r2, r1
 8002dcc:	60da      	str	r2, [r3, #12]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002dce:	1c62      	adds	r2, r4, #1
 8002dd0:	7fd1      	ldrb	r1, [r2, #31]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002dd2:	68e2      	ldr	r2, [r4, #12]
 8002dd4:	68d8      	ldr	r0, [r3, #12]
 8002dd6:	432a      	orrs	r2, r5
 8002dd8:	4302      	orrs	r2, r0
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002dda:	69a0      	ldr	r0, [r4, #24]
 8002ddc:	0380      	lsls	r0, r0, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002dde:	4302      	orrs	r2, r0
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8002de0:	69e0      	ldr	r0, [r4, #28]
 8002de2:	03c0      	lsls	r0, r0, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002de4:	4302      	orrs	r2, r0
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002de6:	0348      	lsls	r0, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002de8:	4302      	orrs	r2, r0
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002dea:	0020      	movs	r0, r4
 8002dec:	302c      	adds	r0, #44	; 0x2c
 8002dee:	7800      	ldrb	r0, [r0, #0]
 8002df0:	0040      	lsls	r0, r0, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002df2:	4302      	orrs	r2, r0
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002df4:	6920      	ldr	r0, [r4, #16]
 8002df6:	3802      	subs	r0, #2
 8002df8:	4245      	negs	r5, r0
 8002dfa:	4168      	adcs	r0, r5
 8002dfc:	0080      	lsls	r0, r0, #2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002dfe:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e00:	20c2      	movs	r0, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002e02:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e04:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e06:	30ff      	adds	r0, #255	; 0xff
 8002e08:	4282      	cmp	r2, r0
 8002e0a:	d004      	beq.n	8002e16 <HAL_ADC_Init+0x106>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002e0c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8002e0e:	68d8      	ldr	r0, [r3, #12]
 8002e10:	432a      	orrs	r2, r5
 8002e12:	4302      	orrs	r2, r0
 8002e14:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e16:	1ca2      	adds	r2, r4, #2
 8002e18:	7fd2      	ldrb	r2, [r2, #31]
 8002e1a:	2a01      	cmp	r2, #1
 8002e1c:	d106      	bne.n	8002e2c <HAL_ADC_Init+0x11c>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e1e:	2900      	cmp	r1, #0
 8002e20:	d133      	bne.n	8002e8a <HAL_ADC_Init+0x17a>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002e22:	2280      	movs	r2, #128	; 0x80
 8002e24:	68d9      	ldr	r1, [r3, #12]
 8002e26:	0252      	lsls	r2, r2, #9
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 8002e2c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8002e2e:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 8002e30:	2901      	cmp	r1, #1
 8002e32:	d132      	bne.n	8002e9a <HAL_ADC_Init+0x18a>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8002e34:	4820      	ldr	r0, [pc, #128]	; (8002eb8 <HAL_ADC_Init+0x1a8>)
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002e36:	6c65      	ldr	r5, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8002e38:	4002      	ands	r2, r0
 8002e3a:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002e3c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002e3e:	6918      	ldr	r0, [r3, #16]
 8002e40:	432a      	orrs	r2, r5
                               hadc->Init.Oversample.RightBitShift             |
 8002e42:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8002e44:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002e46:	4302      	orrs	r2, r0
 8002e48:	611a      	str	r2, [r3, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8002e4a:	691a      	ldr	r2, [r3, #16]
 8002e4c:	4311      	orrs	r1, r2
 8002e4e:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002e50:	2107      	movs	r1, #7
 8002e52:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 8002e54:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002e56:	438a      	bics	r2, r1
 8002e58:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8002e5a:	695a      	ldr	r2, [r3, #20]
 8002e5c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 8002e62:	2303      	movs	r3, #3
  ADC_CLEAR_ERRORCODE(hadc);
 8002e64:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 8002e66:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002e68:	439a      	bics	r2, r3
 8002e6a:	3b02      	subs	r3, #2
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8002e70:	e76c      	b.n	8002d4c <HAL_ADC_Init+0x3c>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8002e72:	6918      	ldr	r0, [r3, #16]
 8002e74:	4d11      	ldr	r5, [pc, #68]	; (8002ebc <HAL_ADC_Init+0x1ac>)
 8002e76:	0080      	lsls	r0, r0, #2
 8002e78:	0880      	lsrs	r0, r0, #2
 8002e7a:	6118      	str	r0, [r3, #16]
 8002e7c:	6810      	ldr	r0, [r2, #0]
 8002e7e:	4028      	ands	r0, r5
 8002e80:	6010      	str	r0, [r2, #0]
 8002e82:	6810      	ldr	r0, [r2, #0]
 8002e84:	4301      	orrs	r1, r0
 8002e86:	6011      	str	r1, [r2, #0]
 8002e88:	e783      	b.n	8002d92 <HAL_ADC_Init+0x82>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e8a:	2120      	movs	r1, #32
 8002e8c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002e8e:	4301      	orrs	r1, r0
 8002e90:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e92:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002e94:	430a      	orrs	r2, r1
 8002e96:	65a2      	str	r2, [r4, #88]	; 0x58
 8002e98:	e7c8      	b.n	8002e2c <HAL_ADC_Init+0x11c>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	420a      	tst	r2, r1
 8002e9e:	d0d7      	beq.n	8002e50 <HAL_ADC_Init+0x140>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8002ea0:	691a      	ldr	r2, [r3, #16]
 8002ea2:	438a      	bics	r2, r1
 8002ea4:	611a      	str	r2, [r3, #16]
 8002ea6:	e7d3      	b.n	8002e50 <HAL_ADC_Init+0x140>
 8002ea8:	fffffefd 	.word	0xfffffefd
 8002eac:	40012708 	.word	0x40012708
 8002eb0:	fdffffff 	.word	0xfdffffff
 8002eb4:	fffe0219 	.word	0xfffe0219
 8002eb8:	fffffc03 	.word	0xfffffc03
 8002ebc:	ffc3ffff 	.word	0xffc3ffff

08002ec0 <HAL_ADC_DeInit>:
{
 8002ec0:	b570      	push	{r4, r5, r6, lr}
 8002ec2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002ec4:	2501      	movs	r5, #1
  if(hadc == NULL)
 8002ec6:	2800      	cmp	r0, #0
 8002ec8:	d011      	beq.n	8002eee <HAL_ADC_DeInit+0x2e>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8002eca:	2302      	movs	r3, #2
 8002ecc:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	6543      	str	r3, [r0, #84]	; 0x54
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002ed2:	f7ff fef3 	bl	8002cbc <ADC_ConversionStop>
 8002ed6:	1e05      	subs	r5, r0, #0
  if (tmp_hal_status == HAL_OK)
 8002ed8:	d137      	bne.n	8002f4a <HAL_ADC_DeInit+0x8a>
    tmp_hal_status = ADC_Disable(hadc);
 8002eda:	0020      	movs	r0, r4
 8002edc:	f7ff fe82 	bl	8002be4 <ADC_Disable>
 8002ee0:	0005      	movs	r5, r0
    if (tmp_hal_status != HAL_ERROR)
 8002ee2:	2801      	cmp	r0, #1
 8002ee4:	d105      	bne.n	8002ef2 <HAL_ADC_DeInit+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 8002ee6:	2501      	movs	r5, #1
  __HAL_UNLOCK(hadc);
 8002ee8:	2300      	movs	r3, #0
 8002eea:	3450      	adds	r4, #80	; 0x50
 8002eec:	7023      	strb	r3, [r4, #0]
}
 8002eee:	0028      	movs	r0, r5
 8002ef0:	bd70      	pop	{r4, r5, r6, pc}
      hadc->State = HAL_ADC_STATE_READY;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD | ADC_IT_OVR | ADC_IT_EOCAL | ADC_IT_EOS |  \
 8002ef6:	6823      	ldr	r3, [r4, #0]
 8002ef8:	4915      	ldr	r1, [pc, #84]	; (8002f50 <HAL_ADC_DeInit+0x90>)
 8002efa:	685a      	ldr	r2, [r3, #4]
    HAL_ADC_MspDeInit(hadc);
 8002efc:	0020      	movs	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD | ADC_IT_OVR | ADC_IT_EOCAL | ADC_IT_EOS |  \
 8002efe:	400a      	ands	r2, r1
 8002f00:	605a      	str	r2, [r3, #4]
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_EOCAL | ADC_FLAG_OVR | ADC_FLAG_EOS |  \
 8002f02:	4a14      	ldr	r2, [pc, #80]	; (8002f54 <HAL_ADC_DeInit+0x94>)
    hadc->Instance->CR &= ~ADC_CR_ADVREGEN;
 8002f04:	4914      	ldr	r1, [pc, #80]	; (8002f58 <HAL_ADC_DeInit+0x98>)
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_EOCAL | ADC_FLAG_OVR | ADC_FLAG_EOS |  \
 8002f06:	601a      	str	r2, [r3, #0]
    hadc->Instance->CR &= ~ADC_CR_ADVREGEN;
 8002f08:	689a      	ldr	r2, [r3, #8]
 8002f0a:	400a      	ands	r2, r1
 8002f0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWDCH  | ADC_CFGR1_AWDEN  | ADC_CFGR1_AWDSGL | \
 8002f0e:	68da      	ldr	r2, [r3, #12]
 8002f10:	4912      	ldr	r1, [pc, #72]	; (8002f5c <HAL_ADC_DeInit+0x9c>)
 8002f12:	400a      	ands	r2, r1
 8002f14:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_TOVS  | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR | \
 8002f16:	691a      	ldr	r2, [r3, #16]
 8002f18:	4911      	ldr	r1, [pc, #68]	; (8002f60 <HAL_ADC_DeInit+0xa0>)
 8002f1a:	400a      	ands	r2, r1
    hadc->Instance->SMPR &= ~(ADC_SMPR_SMPR);
 8002f1c:	2107      	movs	r1, #7
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_TOVS  | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR | \
 8002f1e:	611a      	str	r2, [r3, #16]
    hadc->Instance->SMPR &= ~(ADC_SMPR_SMPR);
 8002f20:	695a      	ldr	r2, [r3, #20]
 8002f22:	438a      	bics	r2, r1
 8002f24:	615a      	str	r2, [r3, #20]
    hadc->Instance->TR &= ~(ADC_TR_LT | ADC_TR_HT);
 8002f26:	6a1a      	ldr	r2, [r3, #32]
 8002f28:	490e      	ldr	r1, [pc, #56]	; (8002f64 <HAL_ADC_DeInit+0xa4>)
 8002f2a:	400a      	ands	r2, r1
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 8002f2c:	217f      	movs	r1, #127	; 0x7f
    hadc->Instance->TR &= ~(ADC_TR_LT | ADC_TR_HT);
 8002f2e:	621a      	str	r2, [r3, #32]
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 8002f30:	33b4      	adds	r3, #180	; 0xb4
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	438a      	bics	r2, r1
 8002f36:	601a      	str	r2, [r3, #0]
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	438a      	bics	r2, r1
 8002f3c:	601a      	str	r2, [r3, #0]
    HAL_ADC_MspDeInit(hadc);
 8002f3e:	f005 feb1 	bl	8008ca4 <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002f42:	2300      	movs	r3, #0
 8002f44:	65a3      	str	r3, [r4, #88]	; 0x58
    hadc->State = HAL_ADC_STATE_RESET;
 8002f46:	6563      	str	r3, [r4, #84]	; 0x54
 8002f48:	e7ce      	b.n	8002ee8 <HAL_ADC_DeInit+0x28>
  if (tmp_hal_status != HAL_ERROR)
 8002f4a:	2801      	cmp	r0, #1
 8002f4c:	d0cb      	beq.n	8002ee6 <HAL_ADC_DeInit+0x26>
 8002f4e:	e7d2      	b.n	8002ef6 <HAL_ADC_DeInit+0x36>
 8002f50:	fffff760 	.word	0xfffff760
 8002f54:	0000089f 	.word	0x0000089f
 8002f58:	efffffff 	.word	0xefffffff
 8002f5c:	833e0200 	.word	0x833e0200
 8002f60:	3ffffc02 	.word	0x3ffffc02
 8002f64:	f000f000 	.word	0xf000f000

08002f68 <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f68:	6803      	ldr	r3, [r0, #0]
{
 8002f6a:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f6c:	689b      	ldr	r3, [r3, #8]
{
 8002f6e:	0004      	movs	r4, r0
    tmp_hal_status = HAL_BUSY;
 8002f70:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f72:	075b      	lsls	r3, r3, #29
 8002f74:	d41a      	bmi.n	8002fac <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 8002f76:	0025      	movs	r5, r4
 8002f78:	3550      	adds	r5, #80	; 0x50
 8002f7a:	782b      	ldrb	r3, [r5, #0]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d015      	beq.n	8002fac <HAL_ADC_Start+0x44>
 8002f80:	2301      	movs	r3, #1
 8002f82:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002f84:	69e3      	ldr	r3, [r4, #28]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d111      	bne.n	8002fae <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 8002f8a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 8002f8e:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8002f90:	401a      	ands	r2, r3
 8002f92:	2380      	movs	r3, #128	; 0x80
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f98:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 8002f9a:	6563      	str	r3, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8002f9c:	65a0      	str	r0, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 8002f9e:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002fa0:	6823      	ldr	r3, [r4, #0]
 8002fa2:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002fa4:	6899      	ldr	r1, [r3, #8]
 8002fa6:	3a18      	subs	r2, #24
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	609a      	str	r2, [r3, #8]
}
 8002fac:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8002fae:	0020      	movs	r0, r4
 8002fb0:	f7ff fe4c 	bl	8002c4c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002fb4:	2800      	cmp	r0, #0
 8002fb6:	d0e8      	beq.n	8002f8a <HAL_ADC_Start+0x22>
 8002fb8:	e7f8      	b.n	8002fac <HAL_ADC_Start+0x44>
 8002fba:	46c0      	nop			; (mov r8, r8)
 8002fbc:	fffff0fe 	.word	0xfffff0fe

08002fc0 <HAL_ADC_Stop>:
{
 8002fc0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8002fc2:	0006      	movs	r6, r0
 8002fc4:	3650      	adds	r6, #80	; 0x50
 8002fc6:	7833      	ldrb	r3, [r6, #0]
{
 8002fc8:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8002fca:	2002      	movs	r0, #2
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d012      	beq.n	8002ff6 <HAL_ADC_Stop+0x36>
 8002fd0:	2501      	movs	r5, #1
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002fd2:	0020      	movs	r0, r4
  __HAL_LOCK(hadc);
 8002fd4:	7035      	strb	r5, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002fd6:	f7ff fe71 	bl	8002cbc <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8002fda:	2800      	cmp	r0, #0
 8002fdc:	d109      	bne.n	8002ff2 <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 8002fde:	0020      	movs	r0, r4
 8002fe0:	f7ff fe00 	bl	8002be4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8002fe4:	2800      	cmp	r0, #0
 8002fe6:	d104      	bne.n	8002ff2 <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 8002fe8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002fea:	4a03      	ldr	r2, [pc, #12]	; (8002ff8 <HAL_ADC_Stop+0x38>)
 8002fec:	4013      	ands	r3, r2
 8002fee:	431d      	orrs	r5, r3
 8002ff0:	6565      	str	r5, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	7033      	strb	r3, [r6, #0]
}
 8002ff6:	bd70      	pop	{r4, r5, r6, pc}
 8002ff8:	fffffefe 	.word	0xfffffefe

08002ffc <HAL_ADC_PollForConversion>:
{
 8002ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002ffe:	6946      	ldr	r6, [r0, #20]
{
 8003000:	0004      	movs	r4, r0
 8003002:	000d      	movs	r5, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003004:	2e08      	cmp	r6, #8
 8003006:	d00d      	beq.n	8003024 <HAL_ADC_PollForConversion+0x28>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8003008:	6803      	ldr	r3, [r0, #0]
 800300a:	2001      	movs	r0, #1
 800300c:	68db      	ldr	r3, [r3, #12]
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800300e:	260c      	movs	r6, #12
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8003010:	4203      	tst	r3, r0
 8003012:	d007      	beq.n	8003024 <HAL_ADC_PollForConversion+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003014:	2320      	movs	r3, #32
 8003016:	6d62      	ldr	r2, [r4, #84]	; 0x54
      __HAL_UNLOCK(hadc);
 8003018:	3450      	adds	r4, #80	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800301a:	4313      	orrs	r3, r2
 800301c:	6063      	str	r3, [r4, #4]
      __HAL_UNLOCK(hadc);
 800301e:	2300      	movs	r3, #0
 8003020:	7023      	strb	r3, [r4, #0]
}
 8003022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 8003024:	f7ff fd70 	bl	8002b08 <HAL_GetTick>
 8003028:	0007      	movs	r7, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800302a:	6823      	ldr	r3, [r4, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	4216      	tst	r6, r2
 8003030:	d025      	beq.n	800307e <HAL_ADC_PollForConversion+0x82>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003032:	2280      	movs	r2, #128	; 0x80
 8003034:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003036:	0092      	lsls	r2, r2, #2
 8003038:	430a      	orrs	r2, r1
 800303a:	6562      	str	r2, [r4, #84]	; 0x54
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800303c:	22c0      	movs	r2, #192	; 0xc0
 800303e:	68d9      	ldr	r1, [r3, #12]
 8003040:	0112      	lsls	r2, r2, #4
 8003042:	4211      	tst	r1, r2
 8003044:	d114      	bne.n	8003070 <HAL_ADC_PollForConversion+0x74>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003046:	1c62      	adds	r2, r4, #1
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003048:	7fd2      	ldrb	r2, [r2, #31]
 800304a:	2a00      	cmp	r2, #0
 800304c:	d110      	bne.n	8003070 <HAL_ADC_PollForConversion+0x74>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	0712      	lsls	r2, r2, #28
 8003052:	d50d      	bpl.n	8003070 <HAL_ADC_PollForConversion+0x74>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003054:	689a      	ldr	r2, [r3, #8]
 8003056:	0752      	lsls	r2, r2, #29
 8003058:	d424      	bmi.n	80030a4 <HAL_ADC_PollForConversion+0xa8>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800305a:	210c      	movs	r1, #12
 800305c:	685a      	ldr	r2, [r3, #4]
 800305e:	438a      	bics	r2, r1
 8003060:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 8003062:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003064:	4a14      	ldr	r2, [pc, #80]	; (80030b8 <HAL_ADC_PollForConversion+0xbc>)
 8003066:	4011      	ands	r1, r2
 8003068:	3204      	adds	r2, #4
 800306a:	32ff      	adds	r2, #255	; 0xff
 800306c:	430a      	orrs	r2, r1
 800306e:	6562      	str	r2, [r4, #84]	; 0x54
  return HAL_OK;
 8003070:	2000      	movs	r0, #0
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003072:	69a2      	ldr	r2, [r4, #24]
 8003074:	4282      	cmp	r2, r0
 8003076:	d1d4      	bne.n	8003022 <HAL_ADC_PollForConversion+0x26>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003078:	220c      	movs	r2, #12
 800307a:	601a      	str	r2, [r3, #0]
 800307c:	e7d1      	b.n	8003022 <HAL_ADC_PollForConversion+0x26>
    if(Timeout != HAL_MAX_DELAY)
 800307e:	1c6a      	adds	r2, r5, #1
 8003080:	d0d4      	beq.n	800302c <HAL_ADC_PollForConversion+0x30>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003082:	2d00      	cmp	r5, #0
 8003084:	d108      	bne.n	8003098 <HAL_ADC_PollForConversion+0x9c>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003086:	2304      	movs	r3, #4
 8003088:	6d62      	ldr	r2, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 800308a:	3450      	adds	r4, #80	; 0x50
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800308c:	4313      	orrs	r3, r2
 800308e:	6063      	str	r3, [r4, #4]
        __HAL_UNLOCK(hadc);
 8003090:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8003092:	2003      	movs	r0, #3
        __HAL_UNLOCK(hadc);
 8003094:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8003096:	e7c4      	b.n	8003022 <HAL_ADC_PollForConversion+0x26>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003098:	f7ff fd36 	bl	8002b08 <HAL_GetTick>
 800309c:	1bc0      	subs	r0, r0, r7
 800309e:	42a8      	cmp	r0, r5
 80030a0:	d9c3      	bls.n	800302a <HAL_ADC_PollForConversion+0x2e>
 80030a2:	e7f0      	b.n	8003086 <HAL_ADC_PollForConversion+0x8a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030a4:	2220      	movs	r2, #32
 80030a6:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80030a8:	430a      	orrs	r2, r1
 80030aa:	6562      	str	r2, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030ac:	2201      	movs	r2, #1
 80030ae:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80030b0:	430a      	orrs	r2, r1
 80030b2:	65a2      	str	r2, [r4, #88]	; 0x58
 80030b4:	e7dc      	b.n	8003070 <HAL_ADC_PollForConversion+0x74>
 80030b6:	46c0      	nop			; (mov r8, r8)
 80030b8:	fffffefe 	.word	0xfffffefe

080030bc <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80030bc:	6803      	ldr	r3, [r0, #0]
 80030be:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80030c0:	4770      	bx	lr
	...

080030c4 <HAL_ADC_ConfigChannel>:
{
 80030c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80030c6:	0004      	movs	r4, r0
 80030c8:	3450      	adds	r4, #80	; 0x50
 80030ca:	7822      	ldrb	r2, [r4, #0]
{
 80030cc:	0003      	movs	r3, r0
  __HAL_LOCK(hadc);
 80030ce:	2002      	movs	r0, #2
 80030d0:	2a01      	cmp	r2, #1
 80030d2:	d00b      	beq.n	80030ec <HAL_ADC_ConfigChannel+0x28>
 80030d4:	3801      	subs	r0, #1
 80030d6:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	6895      	ldr	r5, [r2, #8]
 80030dc:	076d      	lsls	r5, r5, #29
 80030de:	d506      	bpl.n	80030ee <HAL_ADC_ConfigChannel+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030e0:	2220      	movs	r2, #32
 80030e2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80030e4:	430a      	orrs	r2, r1
 80030e6:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 80030e8:	2300      	movs	r3, #0
 80030ea:	7023      	strb	r3, [r4, #0]
}
 80030ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80030ee:	2380      	movs	r3, #128	; 0x80
 80030f0:	2680      	movs	r6, #128	; 0x80
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80030f2:	680d      	ldr	r5, [r1, #0]
  if (sConfig->Rank != ADC_RANK_NONE)
 80030f4:	4f19      	ldr	r7, [pc, #100]	; (800315c <HAL_ADC_ConfigChannel+0x98>)
 80030f6:	6849      	ldr	r1, [r1, #4]
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80030f8:	0368      	lsls	r0, r5, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80030fa:	02db      	lsls	r3, r3, #11
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80030fc:	0b40      	lsrs	r0, r0, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80030fe:	402b      	ands	r3, r5
 8003100:	02b6      	lsls	r6, r6, #10
  if (sConfig->Rank != ADC_RANK_NONE)
 8003102:	42b9      	cmp	r1, r7
 8003104:	d018      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8003106:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003108:	4301      	orrs	r1, r0
 800310a:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800310c:	2b00      	cmp	r3, #0
 800310e:	d008      	beq.n	8003122 <HAL_ADC_ConfigChannel+0x5e>
      ADC->CCR |= ADC_CCR_TSEN;   
 8003110:	2380      	movs	r3, #128	; 0x80
 8003112:	4a13      	ldr	r2, [pc, #76]	; (8003160 <HAL_ADC_ConfigChannel+0x9c>)
 8003114:	041b      	lsls	r3, r3, #16
 8003116:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8003118:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;   
 800311a:	430b      	orrs	r3, r1
 800311c:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800311e:	f7ff fd4b 	bl	8002bb8 <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003122:	4235      	tst	r5, r6
 8003124:	d005      	beq.n	8003132 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR |= ADC_CCR_VREFEN;   
 8003126:	2380      	movs	r3, #128	; 0x80
 8003128:	4a0d      	ldr	r2, [pc, #52]	; (8003160 <HAL_ADC_ConfigChannel+0x9c>)
 800312a:	03db      	lsls	r3, r3, #15
 800312c:	6811      	ldr	r1, [r2, #0]
 800312e:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003130:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 8003132:	2000      	movs	r0, #0
 8003134:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8003136:	e7d9      	b.n	80030ec <HAL_ADC_ConfigChannel+0x28>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8003138:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800313a:	4381      	bics	r1, r0
 800313c:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800313e:	2b00      	cmp	r3, #0
 8003140:	d004      	beq.n	800314c <HAL_ADC_ConfigChannel+0x88>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8003142:	4a07      	ldr	r2, [pc, #28]	; (8003160 <HAL_ADC_ConfigChannel+0x9c>)
 8003144:	4907      	ldr	r1, [pc, #28]	; (8003164 <HAL_ADC_ConfigChannel+0xa0>)
 8003146:	6813      	ldr	r3, [r2, #0]
 8003148:	400b      	ands	r3, r1
 800314a:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800314c:	4235      	tst	r5, r6
 800314e:	d0f0      	beq.n	8003132 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003150:	4a03      	ldr	r2, [pc, #12]	; (8003160 <HAL_ADC_ConfigChannel+0x9c>)
 8003152:	4905      	ldr	r1, [pc, #20]	; (8003168 <HAL_ADC_ConfigChannel+0xa4>)
 8003154:	6813      	ldr	r3, [r2, #0]
 8003156:	400b      	ands	r3, r1
 8003158:	e7ea      	b.n	8003130 <HAL_ADC_ConfigChannel+0x6c>
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	00001001 	.word	0x00001001
 8003160:	40012708 	.word	0x40012708
 8003164:	ff7fffff 	.word	0xff7fffff
 8003168:	ffbfffff 	.word	0xffbfffff

0800316c <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 800316c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800316e:	0005      	movs	r5, r0
 8003170:	3550      	adds	r5, #80	; 0x50
 8003172:	782b      	ldrb	r3, [r5, #0]
{
 8003174:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8003176:	2002      	movs	r0, #2
 8003178:	2b01      	cmp	r3, #1
 800317a:	d043      	beq.n	8003204 <HAL_ADCEx_Calibration_Start+0x98>
 800317c:	2301      	movs	r3, #1
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800317e:	2203      	movs	r2, #3
  __HAL_LOCK(hadc);
 8003180:	702b      	strb	r3, [r5, #0]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003182:	6823      	ldr	r3, [r4, #0]
 8003184:	6898      	ldr	r0, [r3, #8]
 8003186:	4010      	ands	r0, r2
 8003188:	2801      	cmp	r0, #1
 800318a:	d109      	bne.n	80031a0 <HAL_ADCEx_Calibration_Start+0x34>
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	4202      	tst	r2, r0
 8003190:	d006      	beq.n	80031a0 <HAL_ADCEx_Calibration_Start+0x34>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003192:	2320      	movs	r3, #32
 8003194:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003196:	4313      	orrs	r3, r2
 8003198:	6563      	str	r3, [r4, #84]	; 0x54
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800319a:	2300      	movs	r3, #0
 800319c:	702b      	strb	r3, [r5, #0]
  
  /* Return function status */
  return tmp_hal_status;
 800319e:	e031      	b.n	8003204 <HAL_ADCEx_Calibration_Start+0x98>
    ADC_STATE_CLR_SET(hadc->State, 
 80031a0:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80031a2:	4a19      	ldr	r2, [pc, #100]	; (8003208 <HAL_ADCEx_Calibration_Start+0x9c>)
 80031a4:	4011      	ands	r1, r2
 80031a6:	3206      	adds	r2, #6
 80031a8:	32ff      	adds	r2, #255	; 0xff
 80031aa:	430a      	orrs	r2, r1
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80031ac:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State, 
 80031ae:	6562      	str	r2, [r4, #84]	; 0x54
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80031b0:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80031b2:	68da      	ldr	r2, [r3, #12]
 80031b4:	438a      	bics	r2, r1
 80031b6:	60da      	str	r2, [r3, #12]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80031b8:	2280      	movs	r2, #128	; 0x80
 80031ba:	6899      	ldr	r1, [r3, #8]
 80031bc:	0612      	lsls	r2, r2, #24
 80031be:	430a      	orrs	r2, r1
 80031c0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 80031c2:	f7ff fca1 	bl	8002b08 <HAL_GetTick>
 80031c6:	0007      	movs	r7, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80031c8:	6823      	ldr	r3, [r4, #0]
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	2a00      	cmp	r2, #0
 80031ce:	db0b      	blt.n	80031e8 <HAL_ADCEx_Calibration_Start+0x7c>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80031d0:	2103      	movs	r1, #3
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80031d2:	68da      	ldr	r2, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80031d4:	400e      	ands	r6, r1
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80031d6:	4316      	orrs	r6, r2
 80031d8:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 80031da:	2301      	movs	r3, #1
 80031dc:	6d62      	ldr	r2, [r4, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031de:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 80031e0:	438a      	bics	r2, r1
 80031e2:	4313      	orrs	r3, r2
 80031e4:	6563      	str	r3, [r4, #84]	; 0x54
 80031e6:	e7d8      	b.n	800319a <HAL_ADCEx_Calibration_Start+0x2e>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80031e8:	f7ff fc8e 	bl	8002b08 <HAL_GetTick>
 80031ec:	1bc0      	subs	r0, r0, r7
 80031ee:	280a      	cmp	r0, #10
 80031f0:	d9ea      	bls.n	80031c8 <HAL_ADCEx_Calibration_Start+0x5c>
        ADC_STATE_CLR_SET(hadc->State,
 80031f2:	2312      	movs	r3, #18
 80031f4:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_ERROR;
 80031f6:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 80031f8:	439a      	bics	r2, r3
 80031fa:	3b02      	subs	r3, #2
 80031fc:	4313      	orrs	r3, r2
 80031fe:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8003200:	2300      	movs	r3, #0
 8003202:	702b      	strb	r3, [r5, #0]
}
 8003204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	fffffefd 	.word	0xfffffefd

0800320c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800320c:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800320e:	25ff      	movs	r5, #255	; 0xff
 8003210:	2403      	movs	r4, #3
 8003212:	002a      	movs	r2, r5
 8003214:	4004      	ands	r4, r0
 8003216:	00e4      	lsls	r4, r4, #3
 8003218:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800321a:	0189      	lsls	r1, r1, #6
 800321c:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800321e:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003220:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003222:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8003224:	2800      	cmp	r0, #0
 8003226:	db0a      	blt.n	800323e <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003228:	24c0      	movs	r4, #192	; 0xc0
 800322a:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <HAL_NVIC_SetPriority+0x4c>)
 800322c:	0880      	lsrs	r0, r0, #2
 800322e:	0080      	lsls	r0, r0, #2
 8003230:	18c0      	adds	r0, r0, r3
 8003232:	00a4      	lsls	r4, r4, #2
 8003234:	5903      	ldr	r3, [r0, r4]
 8003236:	4013      	ands	r3, r2
 8003238:	430b      	orrs	r3, r1
 800323a:	5103      	str	r3, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800323c:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800323e:	200f      	movs	r0, #15
 8003240:	4003      	ands	r3, r0
 8003242:	3b08      	subs	r3, #8
 8003244:	4805      	ldr	r0, [pc, #20]	; (800325c <HAL_NVIC_SetPriority+0x50>)
 8003246:	089b      	lsrs	r3, r3, #2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	181b      	adds	r3, r3, r0
 800324c:	69d8      	ldr	r0, [r3, #28]
 800324e:	4002      	ands	r2, r0
 8003250:	430a      	orrs	r2, r1
 8003252:	61da      	str	r2, [r3, #28]
 8003254:	e7f2      	b.n	800323c <HAL_NVIC_SetPriority+0x30>
 8003256:	46c0      	nop			; (mov r8, r8)
 8003258:	e000e100 	.word	0xe000e100
 800325c:	e000ed00 	.word	0xe000ed00

08003260 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003260:	2800      	cmp	r0, #0
 8003262:	db05      	blt.n	8003270 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003264:	231f      	movs	r3, #31
 8003266:	4018      	ands	r0, r3
 8003268:	3b1e      	subs	r3, #30
 800326a:	4083      	lsls	r3, r0
 800326c:	4a01      	ldr	r2, [pc, #4]	; (8003274 <HAL_NVIC_EnableIRQ+0x14>)
 800326e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003270:	4770      	bx	lr
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	e000e100 	.word	0xe000e100

08003278 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003278:	2800      	cmp	r0, #0
 800327a:	db09      	blt.n	8003290 <HAL_NVIC_DisableIRQ+0x18>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800327c:	231f      	movs	r3, #31
 800327e:	4018      	ands	r0, r3
 8003280:	3b1e      	subs	r3, #30
 8003282:	4083      	lsls	r3, r0
 8003284:	4a03      	ldr	r2, [pc, #12]	; (8003294 <HAL_NVIC_DisableIRQ+0x1c>)
 8003286:	67d3      	str	r3, [r2, #124]	; 0x7c
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003288:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800328c:	f3bf 8f6f 	isb	sy
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003290:	4770      	bx	lr
 8003292:	46c0      	nop			; (mov r8, r8)
 8003294:	e000e104 	.word	0xe000e104

08003298 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003298:	2280      	movs	r2, #128	; 0x80
 800329a:	1e43      	subs	r3, r0, #1
 800329c:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800329e:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d20d      	bcs.n	80032c0 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032a4:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032a6:	4a07      	ldr	r2, [pc, #28]	; (80032c4 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032a8:	4807      	ldr	r0, [pc, #28]	; (80032c8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032aa:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032ac:	6a03      	ldr	r3, [r0, #32]
 80032ae:	0609      	lsls	r1, r1, #24
 80032b0:	021b      	lsls	r3, r3, #8
 80032b2:	0a1b      	lsrs	r3, r3, #8
 80032b4:	430b      	orrs	r3, r1
 80032b6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032b8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032ba:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032bc:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032be:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80032c0:	4770      	bx	lr
 80032c2:	46c0      	nop			; (mov r8, r8)
 80032c4:	e000e010 	.word	0xe000e010
 80032c8:	e000ed00 	.word	0xe000ed00

080032cc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032cc:	b530      	push	{r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032ce:	1d84      	adds	r4, r0, #6
 80032d0:	7fe2      	ldrb	r2, [r4, #31]
{
 80032d2:	0003      	movs	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032d4:	2a02      	cmp	r2, #2
 80032d6:	d006      	beq.n	80032e6 <HAL_DMA_Abort+0x1a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032d8:	2204      	movs	r2, #4
 80032da:	63c2      	str	r2, [r0, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
 80032dc:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 80032de:	2200      	movs	r2, #0
 80032e0:	3305      	adds	r3, #5
 80032e2:	77da      	strb	r2, [r3, #31]
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    return status;
  }
}
 80032e4:	bd30      	pop	{r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032e6:	6802      	ldr	r2, [r0, #0]
 80032e8:	200e      	movs	r0, #14
 80032ea:	6811      	ldr	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80032ec:	251c      	movs	r5, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032ee:	4381      	bics	r1, r0
 80032f0:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80032f2:	2101      	movs	r1, #1
 80032f4:	6810      	ldr	r0, [r2, #0]
 80032f6:	4388      	bics	r0, r1
 80032f8:	6010      	str	r0, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80032fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032fc:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80032fe:	402a      	ands	r2, r5
 8003300:	000d      	movs	r5, r1
 8003302:	4095      	lsls	r5, r2
 8003304:	6045      	str	r5, [r0, #4]
    return status;
 8003306:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8003308:	77e1      	strb	r1, [r4, #31]
    return status;
 800330a:	e7e8      	b.n	80032de <HAL_DMA_Abort+0x12>

0800330c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800330c:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800330e:	1d84      	adds	r4, r0, #6
 8003310:	7fe3      	ldrb	r3, [r4, #31]
 8003312:	2b02      	cmp	r3, #2
 8003314:	d004      	beq.n	8003320 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003316:	2304      	movs	r3, #4
 8003318:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 800331a:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 800331c:	0018      	movs	r0, r3
 800331e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003320:	210e      	movs	r1, #14
 8003322:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003324:	251c      	movs	r5, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	438a      	bics	r2, r1
 800332a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800332c:	2201      	movs	r2, #1
 800332e:	6819      	ldr	r1, [r3, #0]
 8003330:	4391      	bics	r1, r2
 8003332:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003334:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003336:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003338:	402b      	ands	r3, r5
 800333a:	0015      	movs	r5, r2
 800333c:	409d      	lsls	r5, r3
 800333e:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003340:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8003342:	2400      	movs	r4, #0
 8003344:	1d43      	adds	r3, r0, #5
 8003346:	77dc      	strb	r4, [r3, #31]
    if(hdma->XferAbortCallback != NULL)
 8003348:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 800334a:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 800334c:	42a2      	cmp	r2, r4
 800334e:	d0e5      	beq.n	800331c <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8003350:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8003352:	0023      	movs	r3, r4
 8003354:	e7e2      	b.n	800331c <HAL_DMA_Abort_IT+0x10>

08003356 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003356:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
  uint32_t source_it = hdma->Instance->CCR;

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003358:	261c      	movs	r6, #28
 800335a:	2704      	movs	r7, #4
 800335c:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800335e:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003360:	4032      	ands	r2, r6
 8003362:	003e      	movs	r6, r7
 8003364:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003366:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003368:	6803      	ldr	r3, [r0, #0]
 800336a:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800336c:	4235      	tst	r5, r6
 800336e:	d00d      	beq.n	800338c <HAL_DMA_IRQHandler+0x36>
 8003370:	423c      	tst	r4, r7
 8003372:	d00b      	beq.n	800338c <HAL_DMA_IRQHandler+0x36>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	0692      	lsls	r2, r2, #26
 8003378:	d402      	bmi.n	8003380 <HAL_DMA_IRQHandler+0x2a>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	43ba      	bics	r2, r7
 800337e:	601a      	str	r2, [r3, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8003380:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8003382:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8003384:	2b00      	cmp	r3, #0
 8003386:	d019      	beq.n	80033bc <HAL_DMA_IRQHandler+0x66>
    __HAL_UNLOCK(hdma);

    if (hdma->XferErrorCallback != NULL)
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003388:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800338a:	e017      	b.n	80033bc <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800338c:	2702      	movs	r7, #2
 800338e:	003e      	movs	r6, r7
 8003390:	4096      	lsls	r6, r2
 8003392:	4235      	tst	r5, r6
 8003394:	d013      	beq.n	80033be <HAL_DMA_IRQHandler+0x68>
 8003396:	423c      	tst	r4, r7
 8003398:	d011      	beq.n	80033be <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	0692      	lsls	r2, r2, #26
 800339e:	d406      	bmi.n	80033ae <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80033a0:	240a      	movs	r4, #10
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	43a2      	bics	r2, r4
 80033a6:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80033a8:	2201      	movs	r2, #1
 80033aa:	1d83      	adds	r3, r0, #6
 80033ac:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 80033ae:	2200      	movs	r2, #0
 80033b0:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80033b2:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 80033b4:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 80033b6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d1e5      	bne.n	8003388 <HAL_DMA_IRQHandler+0x32>
}
 80033bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80033be:	2608      	movs	r6, #8
 80033c0:	0037      	movs	r7, r6
 80033c2:	4097      	lsls	r7, r2
 80033c4:	423d      	tst	r5, r7
 80033c6:	d0f9      	beq.n	80033bc <HAL_DMA_IRQHandler+0x66>
 80033c8:	4234      	tst	r4, r6
 80033ca:	d0f7      	beq.n	80033bc <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033cc:	250e      	movs	r5, #14
 80033ce:	681c      	ldr	r4, [r3, #0]
 80033d0:	43ac      	bics	r4, r5
 80033d2:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80033d4:	2301      	movs	r3, #1
 80033d6:	001c      	movs	r4, r3
 80033d8:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 80033da:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80033dc:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80033de:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80033e0:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 80033e2:	2200      	movs	r2, #0
 80033e4:	1d43      	adds	r3, r0, #5
 80033e6:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 80033e8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80033ea:	e7e5      	b.n	80033b8 <HAL_DMA_IRQHandler+0x62>

080033ec <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80033ec:	0003      	movs	r3, r0
 80033ee:	1e08      	subs	r0, r1, #0
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 80033f0:	d101      	bne.n	80033f6 <HAL_EXTI_RegisterCallback+0xa>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80033f2:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
      break;
  }

  return status;
}
 80033f4:	4770      	bx	lr
      status = HAL_ERROR;
 80033f6:	2001      	movs	r0, #1
 80033f8:	e7fc      	b.n	80033f4 <HAL_EXTI_RegisterCallback+0x8>

080033fa <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80033fa:	0003      	movs	r3, r0
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
  {
    return HAL_ERROR;
 80033fc:	2001      	movs	r0, #1
  if (hexti == NULL)
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <HAL_EXTI_GetHandle+0xc>
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;

    return HAL_OK;
 8003402:	2000      	movs	r0, #0
    hexti->Line = ExtiLine;
 8003404:	6019      	str	r1, [r3, #0]
  }
}
 8003406:	4770      	bx	lr

08003408 <HAL_EXTI_IRQHandler>:
{
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003408:	231f      	movs	r3, #31
 800340a:	6802      	ldr	r2, [r0, #0]
{
 800340c:	b510      	push	{r4, lr}
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800340e:	401a      	ands	r2, r3
 8003410:	3b1e      	subs	r3, #30
 8003412:	4093      	lsls	r3, r2

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8003414:	4a04      	ldr	r2, [pc, #16]	; (8003428 <HAL_EXTI_IRQHandler+0x20>)
 8003416:	6951      	ldr	r1, [r2, #20]
  if (regval != 0x00u)
 8003418:	420b      	tst	r3, r1
 800341a:	d004      	beq.n	8003426 <HAL_EXTI_IRQHandler+0x1e>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 800341c:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800341e:	6843      	ldr	r3, [r0, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d000      	beq.n	8003426 <HAL_EXTI_IRQHandler+0x1e>
    {
      hexti->PendingCallback();
 8003424:	4798      	blx	r3
    }
  }
}
 8003426:	bd10      	pop	{r4, pc}
 8003428:	40010400 	.word	0x40010400

0800342c <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800342c:	4a28      	ldr	r2, [pc, #160]	; (80034d0 <FLASH_SetErrorCode+0xa4>)
 800342e:	2180      	movs	r1, #128	; 0x80
 8003430:	6990      	ldr	r0, [r2, #24]
 8003432:	0049      	lsls	r1, r1, #1
 8003434:	0003      	movs	r3, r0
{
 8003436:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003438:	400b      	ands	r3, r1
 800343a:	4208      	tst	r0, r1
 800343c:	d005      	beq.n	800344a <FLASH_SetErrorCode+0x1e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800343e:	2302      	movs	r3, #2
 8003440:	4824      	ldr	r0, [pc, #144]	; (80034d4 <FLASH_SetErrorCode+0xa8>)
 8003442:	6944      	ldr	r4, [r0, #20]
 8003444:	4323      	orrs	r3, r4
 8003446:	6143      	str	r3, [r0, #20]
    flags |= FLASH_FLAG_WRPERR;
 8003448:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 800344a:	2080      	movs	r0, #128	; 0x80
 800344c:	6991      	ldr	r1, [r2, #24]
 800344e:	0080      	lsls	r0, r0, #2
 8003450:	4201      	tst	r1, r0
 8003452:	d005      	beq.n	8003460 <FLASH_SetErrorCode+0x34>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003454:	2101      	movs	r1, #1
 8003456:	4c1f      	ldr	r4, [pc, #124]	; (80034d4 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_PGAERR;
 8003458:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800345a:	6965      	ldr	r5, [r4, #20]
 800345c:	4329      	orrs	r1, r5
 800345e:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 8003460:	2080      	movs	r0, #128	; 0x80
 8003462:	6991      	ldr	r1, [r2, #24]
 8003464:	00c0      	lsls	r0, r0, #3
 8003466:	4201      	tst	r1, r0
 8003468:	d005      	beq.n	8003476 <FLASH_SetErrorCode+0x4a>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 800346a:	2108      	movs	r1, #8
 800346c:	4c19      	ldr	r4, [pc, #100]	; (80034d4 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_SIZERR;
 800346e:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8003470:	6965      	ldr	r5, [r4, #20]
 8003472:	4329      	orrs	r1, r5
 8003474:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003476:	2080      	movs	r0, #128	; 0x80
 8003478:	6991      	ldr	r1, [r2, #24]
 800347a:	0100      	lsls	r0, r0, #4
 800347c:	4201      	tst	r1, r0
 800347e:	d005      	beq.n	800348c <FLASH_SetErrorCode+0x60>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003480:	2104      	movs	r1, #4
 8003482:	4c14      	ldr	r4, [pc, #80]	; (80034d4 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_OPTVERR;
 8003484:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003486:	6965      	ldr	r5, [r4, #20]
 8003488:	4329      	orrs	r1, r5
 800348a:	6161      	str	r1, [r4, #20]
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 800348c:	2080      	movs	r0, #128	; 0x80
 800348e:	6991      	ldr	r1, [r2, #24]
 8003490:	0180      	lsls	r0, r0, #6
 8003492:	4201      	tst	r1, r0
 8003494:	d005      	beq.n	80034a2 <FLASH_SetErrorCode+0x76>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8003496:	2110      	movs	r1, #16
 8003498:	4c0e      	ldr	r4, [pc, #56]	; (80034d4 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_RDERR;
 800349a:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800349c:	6965      	ldr	r5, [r4, #20]
 800349e:	4329      	orrs	r1, r5
 80034a0:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 80034a2:	6991      	ldr	r1, [r2, #24]
 80034a4:	0389      	lsls	r1, r1, #14
 80034a6:	d505      	bpl.n	80034b4 <FLASH_SetErrorCode+0x88>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 80034a8:	2020      	movs	r0, #32
 80034aa:	4c0a      	ldr	r4, [pc, #40]	; (80034d4 <FLASH_SetErrorCode+0xa8>)
    flags |= HAL_FLASH_ERROR_FWWERR;
 80034ac:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 80034ae:	6961      	ldr	r1, [r4, #20]
 80034b0:	4301      	orrs	r1, r0
 80034b2:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 80034b4:	2080      	movs	r0, #128	; 0x80
 80034b6:	6991      	ldr	r1, [r2, #24]
 80034b8:	0240      	lsls	r0, r0, #9
 80034ba:	4201      	tst	r1, r0
 80034bc:	d005      	beq.n	80034ca <FLASH_SetErrorCode+0x9e>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 80034be:	2140      	movs	r1, #64	; 0x40
 80034c0:	4c04      	ldr	r4, [pc, #16]	; (80034d4 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_NOTZEROERR;
 80034c2:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 80034c4:	6965      	ldr	r5, [r4, #20]
 80034c6:	4329      	orrs	r1, r5
 80034c8:	6161      	str	r1, [r4, #20]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80034ca:	6193      	str	r3, [r2, #24]
}  
 80034cc:	bd30      	pop	{r4, r5, pc}
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	40022000 	.word	0x40022000
 80034d4:	2000036c 	.word	0x2000036c

080034d8 <HAL_FLASH_Unlock>:
  if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PELOCK))
 80034d8:	2201      	movs	r2, #1
 80034da:	4b13      	ldr	r3, [pc, #76]	; (8003528 <HAL_FLASH_Unlock+0x50>)
 80034dc:	6859      	ldr	r1, [r3, #4]
 80034de:	4211      	tst	r1, r2
 80034e0:	d106      	bne.n	80034f0 <HAL_FLASH_Unlock+0x18>
  if (HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PRGLOCK))
 80034e2:	6859      	ldr	r1, [r3, #4]
 80034e4:	2202      	movs	r2, #2
 80034e6:	0008      	movs	r0, r1
 80034e8:	4010      	ands	r0, r2
 80034ea:	4211      	tst	r1, r2
 80034ec:	d10e      	bne.n	800350c <HAL_FLASH_Unlock+0x34>
}
 80034ee:	4770      	bx	lr
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034f0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80034f4:	b672      	cpsid	i
    WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY1);
 80034f6:	480d      	ldr	r0, [pc, #52]	; (800352c <HAL_FLASH_Unlock+0x54>)
 80034f8:	60d8      	str	r0, [r3, #12]
    WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY2);
 80034fa:	480d      	ldr	r0, [pc, #52]	; (8003530 <HAL_FLASH_Unlock+0x58>)
 80034fc:	60d8      	str	r0, [r3, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034fe:	f381 8810 	msr	PRIMASK, r1
    if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PELOCK))
 8003502:	6859      	ldr	r1, [r3, #4]
      return HAL_ERROR;
 8003504:	0010      	movs	r0, r2
    if(HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PELOCK))
 8003506:	4211      	tst	r1, r2
 8003508:	d0eb      	beq.n	80034e2 <HAL_FLASH_Unlock+0xa>
 800350a:	e7f0      	b.n	80034ee <HAL_FLASH_Unlock+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800350c:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003510:	b672      	cpsid	i
    WRITE_REG(FLASH->PRGKEYR, FLASH_PRGKEY1);
 8003512:	4908      	ldr	r1, [pc, #32]	; (8003534 <HAL_FLASH_Unlock+0x5c>)
 8003514:	6119      	str	r1, [r3, #16]
    WRITE_REG(FLASH->PRGKEYR, FLASH_PRGKEY2);  
 8003516:	4908      	ldr	r1, [pc, #32]	; (8003538 <HAL_FLASH_Unlock+0x60>)
 8003518:	6119      	str	r1, [r3, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800351a:	f382 8810 	msr	PRIMASK, r2
    if (HAL_IS_BIT_SET(FLASH->PECR, FLASH_PECR_PRGLOCK))
 800351e:	6858      	ldr	r0, [r3, #4]
 8003520:	0780      	lsls	r0, r0, #30
      return HAL_ERROR;
 8003522:	0fc0      	lsrs	r0, r0, #31
 8003524:	e7e3      	b.n	80034ee <HAL_FLASH_Unlock+0x16>
 8003526:	46c0      	nop			; (mov r8, r8)
 8003528:	40022000 	.word	0x40022000
 800352c:	89abcdef 	.word	0x89abcdef
 8003530:	02030405 	.word	0x02030405
 8003534:	8c9daebf 	.word	0x8c9daebf
 8003538:	13141516 	.word	0x13141516

0800353c <HAL_FLASH_Lock>:
  SET_BIT(FLASH->PECR, FLASH_PECR_PRGLOCK);
 800353c:	2202      	movs	r2, #2
 800353e:	4b05      	ldr	r3, [pc, #20]	; (8003554 <HAL_FLASH_Lock+0x18>)
}
 8003540:	2000      	movs	r0, #0
  SET_BIT(FLASH->PECR, FLASH_PECR_PRGLOCK);
 8003542:	6859      	ldr	r1, [r3, #4]
 8003544:	430a      	orrs	r2, r1
 8003546:	605a      	str	r2, [r3, #4]
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8003548:	2201      	movs	r2, #1
 800354a:	6859      	ldr	r1, [r3, #4]
 800354c:	430a      	orrs	r2, r1
 800354e:	605a      	str	r2, [r3, #4]
}
 8003550:	4770      	bx	lr
 8003552:	46c0      	nop			; (mov r8, r8)
 8003554:	40022000 	.word	0x40022000

08003558 <FLASH_WaitForLastOperation>:
{
 8003558:	b570      	push	{r4, r5, r6, lr}
 800355a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800355c:	f7ff fad4 	bl	8002b08 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003560:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 8003562:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003564:	4b18      	ldr	r3, [pc, #96]	; (80035c8 <FLASH_WaitForLastOperation+0x70>)
 8003566:	699a      	ldr	r2, [r3, #24]
 8003568:	4232      	tst	r2, r6
 800356a:	d121      	bne.n	80035b0 <FLASH_WaitForLastOperation+0x58>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800356c:	2202      	movs	r2, #2
 800356e:	6999      	ldr	r1, [r3, #24]
 8003570:	4211      	tst	r1, r2
 8003572:	d000      	beq.n	8003576 <FLASH_WaitForLastOperation+0x1e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003574:	619a      	str	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8003576:	699a      	ldr	r2, [r3, #24]
 8003578:	05d2      	lsls	r2, r2, #23
 800357a:	d415      	bmi.n	80035a8 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 800357c:	699a      	ldr	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 800357e:	0592      	lsls	r2, r2, #22
 8003580:	d412      	bmi.n	80035a8 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8003582:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8003584:	0552      	lsls	r2, r2, #21
 8003586:	d40f      	bmi.n	80035a8 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8003588:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 800358a:	0512      	lsls	r2, r2, #20
 800358c:	d40c      	bmi.n	80035a8 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 800358e:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8003590:	0492      	lsls	r2, r2, #18
 8003592:	d409      	bmi.n	80035a8 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8003594:	6999      	ldr	r1, [r3, #24]
 8003596:	2280      	movs	r2, #128	; 0x80
 8003598:	0008      	movs	r0, r1
 800359a:	0292      	lsls	r2, r2, #10
 800359c:	4010      	ands	r0, r2
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 800359e:	4211      	tst	r1, r2
 80035a0:	d102      	bne.n	80035a8 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 80035a2:	699b      	ldr	r3, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 80035a4:	03db      	lsls	r3, r3, #15
 80035a6:	d508      	bpl.n	80035ba <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 80035a8:	f7ff ff40 	bl	800342c <FLASH_SetErrorCode>
    return HAL_ERROR;
 80035ac:	2001      	movs	r0, #1
 80035ae:	e004      	b.n	80035ba <FLASH_WaitForLastOperation+0x62>
    if (Timeout != HAL_MAX_DELAY)
 80035b0:	1c62      	adds	r2, r4, #1
 80035b2:	d0d8      	beq.n	8003566 <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80035b4:	2c00      	cmp	r4, #0
 80035b6:	d101      	bne.n	80035bc <FLASH_WaitForLastOperation+0x64>
        return HAL_TIMEOUT;
 80035b8:	2003      	movs	r0, #3
}
 80035ba:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80035bc:	f7ff faa4 	bl	8002b08 <HAL_GetTick>
 80035c0:	1b40      	subs	r0, r0, r5
 80035c2:	42a0      	cmp	r0, r4
 80035c4:	d9ce      	bls.n	8003564 <FLASH_WaitForLastOperation+0xc>
 80035c6:	e7f7      	b.n	80035b8 <FLASH_WaitForLastOperation+0x60>
 80035c8:	40022000 	.word	0x40022000

080035cc <HAL_FLASH_Program>:
{
 80035cc:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(&pFlash);
 80035ce:	4c0b      	ldr	r4, [pc, #44]	; (80035fc <HAL_FLASH_Program+0x30>)
{
 80035d0:	000d      	movs	r5, r1
  __HAL_LOCK(&pFlash);
 80035d2:	7c23      	ldrb	r3, [r4, #16]
{
 80035d4:	0016      	movs	r6, r2
  __HAL_LOCK(&pFlash);
 80035d6:	2002      	movs	r0, #2
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d00d      	beq.n	80035f8 <HAL_FLASH_Program+0x2c>
 80035dc:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80035de:	4808      	ldr	r0, [pc, #32]	; (8003600 <HAL_FLASH_Program+0x34>)
  __HAL_LOCK(&pFlash);
 80035e0:	7423      	strb	r3, [r4, #16]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80035e2:	f7ff ffb9 	bl	8003558 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80035e6:	2800      	cmp	r0, #0
 80035e8:	d104      	bne.n	80035f4 <HAL_FLASH_Program+0x28>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80035ea:	6160      	str	r0, [r4, #20]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80035ec:	4804      	ldr	r0, [pc, #16]	; (8003600 <HAL_FLASH_Program+0x34>)
    *(__IO uint32_t *)Address = Data;
 80035ee:	602e      	str	r6, [r5, #0]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80035f0:	f7ff ffb2 	bl	8003558 <FLASH_WaitForLastOperation>
  __HAL_UNLOCK(&pFlash);
 80035f4:	2300      	movs	r3, #0
 80035f6:	7423      	strb	r3, [r4, #16]
}
 80035f8:	bd70      	pop	{r4, r5, r6, pc}
 80035fa:	46c0      	nop			; (mov r8, r8)
 80035fc:	2000036c 	.word	0x2000036c
 8003600:	0000c350 	.word	0x0000c350

08003604 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003604:	2100      	movs	r1, #0

  /* Set the ERASE bit */
  SET_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 8003606:	2280      	movs	r2, #128	; 0x80
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003608:	4b07      	ldr	r3, [pc, #28]	; (8003628 <FLASH_PageErase+0x24>)
{
 800360a:	b510      	push	{r4, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800360c:	6159      	str	r1, [r3, #20]
  SET_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 800360e:	4b07      	ldr	r3, [pc, #28]	; (800362c <FLASH_PageErase+0x28>)
 8003610:	0092      	lsls	r2, r2, #2
 8003612:	685c      	ldr	r4, [r3, #4]
 8003614:	4322      	orrs	r2, r4
 8003616:	605a      	str	r2, [r3, #4]

  /* Set PROG bit */
  SET_BIT(FLASH->PECR, FLASH_PECR_PROG);
 8003618:	2208      	movs	r2, #8
 800361a:	685c      	ldr	r4, [r3, #4]
 800361c:	4322      	orrs	r2, r4
 800361e:	605a      	str	r2, [r3, #4]

  /* Write 00000000h to the first word of the program page to erase */
  *(__IO uint32_t *)(uint32_t)(PageAddress & ~(FLASH_PAGE_SIZE - 1)) = 0x00000000;
 8003620:	237f      	movs	r3, #127	; 0x7f
 8003622:	4398      	bics	r0, r3
 8003624:	6001      	str	r1, [r0, #0]
}
 8003626:	bd10      	pop	{r4, pc}
 8003628:	2000036c 	.word	0x2000036c
 800362c:	40022000 	.word	0x40022000

08003630 <HAL_GPIO_Init>:
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003630:	4a59      	ldr	r2, [pc, #356]	; (8003798 <HAL_GPIO_Init+0x168>)
{
 8003632:	b5f0      	push	{r4, r5, r6, r7, lr}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003634:	1882      	adds	r2, r0, r2
 8003636:	1e54      	subs	r4, r2, #1
 8003638:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 800363a:	2300      	movs	r3, #0
{
 800363c:	b087      	sub	sp, #28
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800363e:	3205      	adds	r2, #5
{
 8003640:	9102      	str	r1, [sp, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003642:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003644:	9a02      	ldr	r2, [sp, #8]
 8003646:	6814      	ldr	r4, [r2, #0]
 8003648:	0022      	movs	r2, r4
 800364a:	40da      	lsrs	r2, r3
 800364c:	d101      	bne.n	8003652 <HAL_GPIO_Init+0x22>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 800364e:	b007      	add	sp, #28
 8003650:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003652:	2201      	movs	r2, #1
 8003654:	0025      	movs	r5, r4
 8003656:	409a      	lsls	r2, r3
 8003658:	4015      	ands	r5, r2
 800365a:	9501      	str	r5, [sp, #4]
    if (iocurrent)
 800365c:	4214      	tst	r4, r2
 800365e:	d100      	bne.n	8003662 <HAL_GPIO_Init+0x32>
 8003660:	e098      	b.n	8003794 <HAL_GPIO_Init+0x164>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003662:	9902      	ldr	r1, [sp, #8]
 8003664:	2510      	movs	r5, #16
 8003666:	684c      	ldr	r4, [r1, #4]
 8003668:	005f      	lsls	r7, r3, #1
 800366a:	0026      	movs	r6, r4
 800366c:	43ae      	bics	r6, r5
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800366e:	3d0d      	subs	r5, #13
 8003670:	40bd      	lsls	r5, r7
 8003672:	43e9      	mvns	r1, r5
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003674:	1e75      	subs	r5, r6, #1
 8003676:	46b4      	mov	ip, r6
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003678:	9103      	str	r1, [sp, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800367a:	2d01      	cmp	r5, #1
 800367c:	d80d      	bhi.n	800369a <HAL_GPIO_Init+0x6a>
        temp = GPIOx->OSPEEDR;
 800367e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003680:	9903      	ldr	r1, [sp, #12]
 8003682:	400e      	ands	r6, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003684:	9902      	ldr	r1, [sp, #8]
 8003686:	68cd      	ldr	r5, [r1, #12]
 8003688:	40bd      	lsls	r5, r7
 800368a:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 800368c:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 800368e:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003690:	4395      	bics	r5, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003692:	0922      	lsrs	r2, r4, #4
 8003694:	409a      	lsls	r2, r3
 8003696:	432a      	orrs	r2, r5
        GPIOx->OTYPER = temp;
 8003698:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 800369a:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800369c:	9a03      	ldr	r2, [sp, #12]
 800369e:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036a0:	9a02      	ldr	r2, [sp, #8]
 80036a2:	6892      	ldr	r2, [r2, #8]
 80036a4:	40ba      	lsls	r2, r7
 80036a6:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 80036a8:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036aa:	4662      	mov	r2, ip
 80036ac:	2a02      	cmp	r2, #2
 80036ae:	d110      	bne.n	80036d2 <HAL_GPIO_Init+0xa2>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80036b0:	2507      	movs	r5, #7
 80036b2:	210f      	movs	r1, #15
 80036b4:	401d      	ands	r5, r3
 80036b6:	00ad      	lsls	r5, r5, #2
 80036b8:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3U];
 80036ba:	08da      	lsrs	r2, r3, #3
 80036bc:	0092      	lsls	r2, r2, #2
 80036be:	1882      	adds	r2, r0, r2
 80036c0:	6a16      	ldr	r6, [r2, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80036c2:	438e      	bics	r6, r1
 80036c4:	46b4      	mov	ip, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80036c6:	9902      	ldr	r1, [sp, #8]
 80036c8:	690e      	ldr	r6, [r1, #16]
 80036ca:	4661      	mov	r1, ip
 80036cc:	40ae      	lsls	r6, r5
 80036ce:	430e      	orrs	r6, r1
        GPIOx->AFR[position >> 3U] = temp;
 80036d0:	6216      	str	r6, [r2, #32]
      temp = GPIOx->MODER;
 80036d2:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80036d4:	9a03      	ldr	r2, [sp, #12]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036d6:	2603      	movs	r6, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80036d8:	402a      	ands	r2, r5
 80036da:	0015      	movs	r5, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036dc:	0022      	movs	r2, r4
 80036de:	4032      	ands	r2, r6
 80036e0:	40ba      	lsls	r2, r7
 80036e2:	432a      	orrs	r2, r5
      GPIOx->MODER = temp;
 80036e4:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036e6:	00e2      	lsls	r2, r4, #3
 80036e8:	d554      	bpl.n	8003794 <HAL_GPIO_Init+0x164>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ea:	2701      	movs	r7, #1
 80036ec:	4d2b      	ldr	r5, [pc, #172]	; (800379c <HAL_GPIO_Init+0x16c>)
 80036ee:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80036f0:	433a      	orrs	r2, r7
 80036f2:	636a      	str	r2, [r5, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 80036f4:	4a2a      	ldr	r2, [pc, #168]	; (80037a0 <HAL_GPIO_Init+0x170>)
 80036f6:	089d      	lsrs	r5, r3, #2
 80036f8:	00ad      	lsls	r5, r5, #2
 80036fa:	18ad      	adds	r5, r5, r2
 80036fc:	68aa      	ldr	r2, [r5, #8]
 80036fe:	4694      	mov	ip, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003700:	001a      	movs	r2, r3
 8003702:	4032      	ands	r2, r6
 8003704:	0092      	lsls	r2, r2, #2
 8003706:	9203      	str	r2, [sp, #12]
 8003708:	220f      	movs	r2, #15
 800370a:	9903      	ldr	r1, [sp, #12]
 800370c:	408a      	lsls	r2, r1
 800370e:	4661      	mov	r1, ip
 8003710:	4391      	bics	r1, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003712:	22a0      	movs	r2, #160	; 0xa0
 8003714:	05d2      	lsls	r2, r2, #23
 8003716:	4694      	mov	ip, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003718:	9104      	str	r1, [sp, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800371a:	2200      	movs	r2, #0
 800371c:	4560      	cmp	r0, ip
 800371e:	d011      	beq.n	8003744 <HAL_GPIO_Init+0x114>
 8003720:	4a20      	ldr	r2, [pc, #128]	; (80037a4 <HAL_GPIO_Init+0x174>)
 8003722:	4694      	mov	ip, r2
 8003724:	003a      	movs	r2, r7
 8003726:	4560      	cmp	r0, ip
 8003728:	d00c      	beq.n	8003744 <HAL_GPIO_Init+0x114>
 800372a:	4f1f      	ldr	r7, [pc, #124]	; (80037a8 <HAL_GPIO_Init+0x178>)
 800372c:	1892      	adds	r2, r2, r2
 800372e:	42b8      	cmp	r0, r7
 8003730:	d008      	beq.n	8003744 <HAL_GPIO_Init+0x114>
 8003732:	4f1e      	ldr	r7, [pc, #120]	; (80037ac <HAL_GPIO_Init+0x17c>)
 8003734:	0032      	movs	r2, r6
 8003736:	42b8      	cmp	r0, r7
 8003738:	d004      	beq.n	8003744 <HAL_GPIO_Init+0x114>
 800373a:	4e1d      	ldr	r6, [pc, #116]	; (80037b0 <HAL_GPIO_Init+0x180>)
 800373c:	3201      	adds	r2, #1
 800373e:	42b0      	cmp	r0, r6
 8003740:	d000      	beq.n	8003744 <HAL_GPIO_Init+0x114>
 8003742:	9a05      	ldr	r2, [sp, #20]
 8003744:	9903      	ldr	r1, [sp, #12]
 8003746:	408a      	lsls	r2, r1
 8003748:	9904      	ldr	r1, [sp, #16]
 800374a:	430a      	orrs	r2, r1
        temp &= ~((uint32_t)iocurrent);
 800374c:	9901      	ldr	r1, [sp, #4]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800374e:	60aa      	str	r2, [r5, #8]
          temp |= iocurrent;
 8003750:	000e      	movs	r6, r1
        temp = EXTI->IMR;
 8003752:	4a18      	ldr	r2, [pc, #96]	; (80037b4 <HAL_GPIO_Init+0x184>)
        temp &= ~((uint32_t)iocurrent);
 8003754:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8003756:	6817      	ldr	r7, [r2, #0]
          temp |= iocurrent;
 8003758:	433e      	orrs	r6, r7
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800375a:	03e1      	lsls	r1, r4, #15
 800375c:	d401      	bmi.n	8003762 <HAL_GPIO_Init+0x132>
        temp &= ~((uint32_t)iocurrent);
 800375e:	003e      	movs	r6, r7
 8003760:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8003762:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8003764:	6857      	ldr	r7, [r2, #4]
          temp |= iocurrent;
 8003766:	9e01      	ldr	r6, [sp, #4]
 8003768:	433e      	orrs	r6, r7
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800376a:	03a1      	lsls	r1, r4, #14
 800376c:	d401      	bmi.n	8003772 <HAL_GPIO_Init+0x142>
        temp &= ~((uint32_t)iocurrent);
 800376e:	003e      	movs	r6, r7
 8003770:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8003772:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8003774:	6897      	ldr	r7, [r2, #8]
          temp |= iocurrent;
 8003776:	9e01      	ldr	r6, [sp, #4]
 8003778:	433e      	orrs	r6, r7
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800377a:	02e1      	lsls	r1, r4, #11
 800377c:	d401      	bmi.n	8003782 <HAL_GPIO_Init+0x152>
        temp &= ~((uint32_t)iocurrent);
 800377e:	003e      	movs	r6, r7
 8003780:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8003782:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8003784:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8003786:	9f01      	ldr	r7, [sp, #4]
 8003788:	4337      	orrs	r7, r6
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800378a:	02a4      	lsls	r4, r4, #10
 800378c:	d401      	bmi.n	8003792 <HAL_GPIO_Init+0x162>
        temp &= ~((uint32_t)iocurrent);
 800378e:	402e      	ands	r6, r5
 8003790:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8003792:	60d7      	str	r7, [r2, #12]
    position++;
 8003794:	3301      	adds	r3, #1
 8003796:	e755      	b.n	8003644 <HAL_GPIO_Init+0x14>
 8003798:	afffe400 	.word	0xafffe400
 800379c:	40021000 	.word	0x40021000
 80037a0:	40010000 	.word	0x40010000
 80037a4:	50000400 	.word	0x50000400
 80037a8:	50000800 	.word	0x50000800
 80037ac:	50000c00 	.word	0x50000c00
 80037b0:	50001000 	.word	0x50001000
 80037b4:	40010400 	.word	0x40010400

080037b8 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80037b8:	b5f0      	push	{r4, r5, r6, r7, lr}
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80037ba:	4a38      	ldr	r2, [pc, #224]	; (800389c <HAL_GPIO_DeInit+0xe4>)
{
 80037bc:	b087      	sub	sp, #28
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80037be:	1882      	adds	r2, r0, r2
{
 80037c0:	9102      	str	r1, [sp, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80037c2:	1e51      	subs	r1, r2, #1
 80037c4:	418a      	sbcs	r2, r1
  uint32_t position = 0x00U;
 80037c6:	2300      	movs	r3, #0
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80037c8:	3205      	adds	r2, #5
 80037ca:	9205      	str	r2, [sp, #20]
  while ((GPIO_Pin >> position) != 0)
 80037cc:	9a02      	ldr	r2, [sp, #8]
 80037ce:	40da      	lsrs	r2, r3
 80037d0:	d101      	bne.n	80037d6 <HAL_GPIO_DeInit+0x1e>
      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
    }
    position++;
  }
}
 80037d2:	b007      	add	sp, #28
 80037d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Pin) & (1U << position);
 80037d6:	2701      	movs	r7, #1
 80037d8:	003a      	movs	r2, r7
 80037da:	409a      	lsls	r2, r3
 80037dc:	9c02      	ldr	r4, [sp, #8]
 80037de:	9201      	str	r2, [sp, #4]
 80037e0:	4014      	ands	r4, r2
    if (iocurrent)
 80037e2:	9901      	ldr	r1, [sp, #4]
 80037e4:	9a02      	ldr	r2, [sp, #8]
 80037e6:	420a      	tst	r2, r1
 80037e8:	d056      	beq.n	8003898 <HAL_GPIO_DeInit+0xe0>
      tmp = SYSCFG->EXTICR[position >> 2U];
 80037ea:	4a2d      	ldr	r2, [pc, #180]	; (80038a0 <HAL_GPIO_DeInit+0xe8>)
 80037ec:	0899      	lsrs	r1, r3, #2
 80037ee:	0089      	lsls	r1, r1, #2
 80037f0:	1889      	adds	r1, r1, r2
 80037f2:	688a      	ldr	r2, [r1, #8]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 80037f4:	001d      	movs	r5, r3
      tmp = SYSCFG->EXTICR[position >> 2U];
 80037f6:	0016      	movs	r6, r2
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 80037f8:	2203      	movs	r2, #3
 80037fa:	4015      	ands	r5, r2
 80037fc:	00ad      	lsls	r5, r5, #2
 80037fe:	320c      	adds	r2, #12
 8003800:	40aa      	lsls	r2, r5
 8003802:	9203      	str	r2, [sp, #12]
 8003804:	4032      	ands	r2, r6
 8003806:	9204      	str	r2, [sp, #16]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003808:	22a0      	movs	r2, #160	; 0xa0
 800380a:	05d2      	lsls	r2, r2, #23
 800380c:	4694      	mov	ip, r2
 800380e:	2200      	movs	r2, #0
 8003810:	4560      	cmp	r0, ip
 8003812:	d011      	beq.n	8003838 <HAL_GPIO_DeInit+0x80>
 8003814:	4a23      	ldr	r2, [pc, #140]	; (80038a4 <HAL_GPIO_DeInit+0xec>)
 8003816:	4694      	mov	ip, r2
 8003818:	003a      	movs	r2, r7
 800381a:	4560      	cmp	r0, ip
 800381c:	d00c      	beq.n	8003838 <HAL_GPIO_DeInit+0x80>
 800381e:	4f22      	ldr	r7, [pc, #136]	; (80038a8 <HAL_GPIO_DeInit+0xf0>)
 8003820:	1892      	adds	r2, r2, r2
 8003822:	42b8      	cmp	r0, r7
 8003824:	d008      	beq.n	8003838 <HAL_GPIO_DeInit+0x80>
 8003826:	4f21      	ldr	r7, [pc, #132]	; (80038ac <HAL_GPIO_DeInit+0xf4>)
 8003828:	3201      	adds	r2, #1
 800382a:	42b8      	cmp	r0, r7
 800382c:	d004      	beq.n	8003838 <HAL_GPIO_DeInit+0x80>
 800382e:	4e20      	ldr	r6, [pc, #128]	; (80038b0 <HAL_GPIO_DeInit+0xf8>)
 8003830:	3201      	adds	r2, #1
 8003832:	42b0      	cmp	r0, r6
 8003834:	d000      	beq.n	8003838 <HAL_GPIO_DeInit+0x80>
 8003836:	9a05      	ldr	r2, [sp, #20]
 8003838:	40aa      	lsls	r2, r5
 800383a:	9d04      	ldr	r5, [sp, #16]
 800383c:	42aa      	cmp	r2, r5
 800383e:	d110      	bne.n	8003862 <HAL_GPIO_DeInit+0xaa>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003840:	4a1c      	ldr	r2, [pc, #112]	; (80038b4 <HAL_GPIO_DeInit+0xfc>)
 8003842:	6815      	ldr	r5, [r2, #0]
 8003844:	43a5      	bics	r5, r4
 8003846:	6015      	str	r5, [r2, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003848:	6855      	ldr	r5, [r2, #4]
 800384a:	43a5      	bics	r5, r4
 800384c:	6055      	str	r5, [r2, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800384e:	6895      	ldr	r5, [r2, #8]
 8003850:	43a5      	bics	r5, r4
 8003852:	6095      	str	r5, [r2, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003854:	68d5      	ldr	r5, [r2, #12]
 8003856:	43a5      	bics	r5, r4
 8003858:	60d5      	str	r5, [r2, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800385a:	688a      	ldr	r2, [r1, #8]
 800385c:	9c03      	ldr	r4, [sp, #12]
 800385e:	43a2      	bics	r2, r4
 8003860:	608a      	str	r2, [r1, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003862:	2103      	movs	r1, #3
 8003864:	005c      	lsls	r4, r3, #1
 8003866:	40a1      	lsls	r1, r4
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003868:	2407      	movs	r4, #7
 800386a:	260f      	movs	r6, #15
 800386c:	401c      	ands	r4, r3
 800386e:	00a4      	lsls	r4, r4, #2
 8003870:	40a6      	lsls	r6, r4
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003872:	6802      	ldr	r2, [r0, #0]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8003874:	9c01      	ldr	r4, [sp, #4]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003876:	430a      	orrs	r2, r1
 8003878:	6002      	str	r2, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800387a:	08da      	lsrs	r2, r3, #3
 800387c:	0092      	lsls	r2, r2, #2
 800387e:	1882      	adds	r2, r0, r2
 8003880:	6a15      	ldr	r5, [r2, #32]
 8003882:	43b5      	bics	r5, r6
 8003884:	6215      	str	r5, [r2, #32]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003886:	68c2      	ldr	r2, [r0, #12]
 8003888:	438a      	bics	r2, r1
 800388a:	60c2      	str	r2, [r0, #12]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 800388c:	6842      	ldr	r2, [r0, #4]
 800388e:	43a2      	bics	r2, r4
 8003890:	6042      	str	r2, [r0, #4]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003892:	6882      	ldr	r2, [r0, #8]
 8003894:	438a      	bics	r2, r1
 8003896:	6082      	str	r2, [r0, #8]
    position++;
 8003898:	3301      	adds	r3, #1
 800389a:	e797      	b.n	80037cc <HAL_GPIO_DeInit+0x14>
 800389c:	afffe400 	.word	0xafffe400
 80038a0:	40010000 	.word	0x40010000
 80038a4:	50000400 	.word	0x50000400
 80038a8:	50000800 	.word	0x50000800
 80038ac:	50000c00 	.word	0x50000c00
 80038b0:	50001000 	.word	0x50001000
 80038b4:	40010400 	.word	0x40010400

080038b8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038b8:	6900      	ldr	r0, [r0, #16]
 80038ba:	4008      	ands	r0, r1
 80038bc:	1e43      	subs	r3, r0, #1
 80038be:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80038c0:	b2c0      	uxtb	r0, r0
}
 80038c2:	4770      	bx	lr

080038c4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038c4:	2a00      	cmp	r2, #0
 80038c6:	d001      	beq.n	80038cc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038c8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80038ca:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 80038cc:	6281      	str	r1, [r0, #40]	; 0x28
}
 80038ce:	e7fc      	b.n	80038ca <HAL_GPIO_WritePin+0x6>

080038d0 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80038d0:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038d2:	0013      	movs	r3, r2
 80038d4:	400b      	ands	r3, r1
 80038d6:	041b      	lsls	r3, r3, #16
 80038d8:	4391      	bics	r1, r2
 80038da:	430b      	orrs	r3, r1
 80038dc:	6183      	str	r3, [r0, #24]
}
 80038de:	4770      	bx	lr

080038e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038e0:	4b04      	ldr	r3, [pc, #16]	; (80038f4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 80038e2:	b510      	push	{r4, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038e4:	695a      	ldr	r2, [r3, #20]
 80038e6:	4210      	tst	r0, r2
 80038e8:	d002      	beq.n	80038f0 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038ea:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038ec:	f003 fca0 	bl	8007230 <HAL_GPIO_EXTI_Callback>
  }
}
 80038f0:	bd10      	pop	{r4, pc}
 80038f2:	46c0      	nop			; (mov r8, r8)
 80038f4:	40010400 	.word	0x40010400

080038f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038f8:	b570      	push	{r4, r5, r6, lr}
 80038fa:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 80038fc:	2001      	movs	r0, #1
  if (hi2c == NULL)
 80038fe:	2c00      	cmp	r4, #0
 8003900:	d03f      	beq.n	8003982 <HAL_I2C_Init+0x8a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003902:	0025      	movs	r5, r4
 8003904:	3541      	adds	r5, #65	; 0x41
 8003906:	782b      	ldrb	r3, [r5, #0]
 8003908:	b2da      	uxtb	r2, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d105      	bne.n	800391a <HAL_I2C_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800390e:	0023      	movs	r3, r4
 8003910:	3340      	adds	r3, #64	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003912:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8003914:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8003916:	f005 fa61 	bl	8008ddc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800391a:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800391c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800391e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003920:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003922:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8003924:	681a      	ldr	r2, [r3, #0]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003926:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8003928:	438a      	bics	r2, r1
 800392a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800392c:	491a      	ldr	r1, [pc, #104]	; (8003998 <HAL_I2C_Init+0xa0>)
 800392e:	6862      	ldr	r2, [r4, #4]
 8003930:	400a      	ands	r2, r1
 8003932:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	4919      	ldr	r1, [pc, #100]	; (800399c <HAL_I2C_Init+0xa4>)
 8003938:	400a      	ands	r2, r1
 800393a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800393c:	2801      	cmp	r0, #1
 800393e:	d121      	bne.n	8003984 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003940:	2280      	movs	r2, #128	; 0x80
 8003942:	0212      	lsls	r2, r2, #8
 8003944:	4332      	orrs	r2, r6
 8003946:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003948:	6858      	ldr	r0, [r3, #4]
 800394a:	4a15      	ldr	r2, [pc, #84]	; (80039a0 <HAL_I2C_Init+0xa8>)
 800394c:	4302      	orrs	r2, r0
 800394e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003950:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003952:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003954:	400a      	ands	r2, r1
 8003956:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003958:	6961      	ldr	r1, [r4, #20]
 800395a:	6922      	ldr	r2, [r4, #16]
 800395c:	430a      	orrs	r2, r1
 800395e:	69a1      	ldr	r1, [r4, #24]
 8003960:	0209      	lsls	r1, r1, #8
 8003962:	430a      	orrs	r2, r1
 8003964:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003966:	6a21      	ldr	r1, [r4, #32]
 8003968:	69e2      	ldr	r2, [r4, #28]
 800396a:	430a      	orrs	r2, r1
 800396c:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800396e:	2201      	movs	r2, #1
 8003970:	6819      	ldr	r1, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8003976:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003978:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800397a:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 800397c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800397e:	3442      	adds	r4, #66	; 0x42
 8003980:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8003982:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003984:	2284      	movs	r2, #132	; 0x84
 8003986:	0212      	lsls	r2, r2, #8
 8003988:	4332      	orrs	r2, r6
 800398a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800398c:	2802      	cmp	r0, #2
 800398e:	d1db      	bne.n	8003948 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003990:	2280      	movs	r2, #128	; 0x80
 8003992:	0112      	lsls	r2, r2, #4
 8003994:	605a      	str	r2, [r3, #4]
 8003996:	e7d7      	b.n	8003948 <HAL_I2C_Init+0x50>
 8003998:	f0ffffff 	.word	0xf0ffffff
 800399c:	ffff7fff 	.word	0xffff7fff
 80039a0:	02008000 	.word	0x02008000

080039a4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80039a4:	b570      	push	{r4, r5, r6, lr}
 80039a6:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 80039a8:	2001      	movs	r0, #1
  if (hi2c == NULL)
 80039aa:	2c00      	cmp	r4, #0
 80039ac:	d013      	beq.n	80039d6 <HAL_I2C_DeInit+0x32>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039ae:	0025      	movs	r5, r4
 80039b0:	2324      	movs	r3, #36	; 0x24
 80039b2:	3541      	adds	r5, #65	; 0x41
 80039b4:	702b      	strb	r3, [r5, #0]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80039b6:	6822      	ldr	r2, [r4, #0]
 80039b8:	6813      	ldr	r3, [r2, #0]
 80039ba:	4383      	bics	r3, r0
 80039bc:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80039be:	0020      	movs	r0, r4
 80039c0:	f005 fa3c 	bl	8008e3c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039c4:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_RESET;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039c6:	0023      	movs	r3, r4
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039c8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ca:	3342      	adds	r3, #66	; 0x42
  hi2c->State = HAL_I2C_STATE_RESET;
 80039cc:	7028      	strb	r0, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80039ce:	6320      	str	r0, [r4, #48]	; 0x30

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80039d0:	3440      	adds	r4, #64	; 0x40
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d2:	7018      	strb	r0, [r3, #0]
  __HAL_UNLOCK(hi2c);
 80039d4:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80039d6:	bd70      	pop	{r4, r5, r6, pc}

080039d8 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 80039d8:	2380      	movs	r3, #128	; 0x80
 80039da:	4a03      	ldr	r2, [pc, #12]	; (80039e8 <HAL_PWR_EnableBkUpAccess+0x10>)
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	6811      	ldr	r1, [r2, #0]
 80039e0:	430b      	orrs	r3, r1
 80039e2:	6013      	str	r3, [r2, #0]
}
 80039e4:	4770      	bx	lr
 80039e6:	46c0      	nop			; (mov r8, r8)
 80039e8:	40007000 	.word	0x40007000

080039ec <HAL_PWR_DisablePVD>:
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  /* Disable the power voltage detector */
  CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
 80039ec:	2110      	movs	r1, #16
 80039ee:	4a02      	ldr	r2, [pc, #8]	; (80039f8 <HAL_PWR_DisablePVD+0xc>)
 80039f0:	6813      	ldr	r3, [r2, #0]
 80039f2:	438b      	bics	r3, r1
 80039f4:	6013      	str	r3, [r2, #0]
}
 80039f6:	4770      	bx	lr
 80039f8:	40007000 	.word	0x40007000

080039fc <HAL_PWR_EnterSLEEPMode>:
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 80039fc:	4b17      	ldr	r3, [pc, #92]	; (8003a5c <HAL_PWR_EnterSLEEPMode+0x60>)
{
 80039fe:	b5f0      	push	{r4, r5, r6, r7, lr}
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003a00:	681e      	ldr	r6, [r3, #0]
{
 8003a02:	0005      	movs	r5, r0
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003a04:	2080      	movs	r0, #128	; 0x80
 8003a06:	0034      	movs	r4, r6
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8003a08:	2701      	movs	r7, #1
 8003a0a:	4a15      	ldr	r2, [pc, #84]	; (8003a60 <HAL_PWR_EnterSLEEPMode+0x64>)
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003a0c:	0080      	lsls	r0, r0, #2
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8003a0e:	6a12      	ldr	r2, [r2, #32]
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003a10:	4004      	ands	r4, r0
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8003a12:	403a      	ands	r2, r7
  if((ulpbit != 0) && (vrefinbit != 0))
 8003a14:	4206      	tst	r6, r0
 8003a16:	d005      	beq.n	8003a24 <HAL_PWR_EnterSLEEPMode+0x28>
 8003a18:	2a00      	cmp	r2, #0
 8003a1a:	d003      	beq.n	8003a24 <HAL_PWR_EnterSLEEPMode+0x28>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8003a1c:	6818      	ldr	r0, [r3, #0]
 8003a1e:	4e11      	ldr	r6, [pc, #68]	; (8003a64 <HAL_PWR_EnterSLEEPMode+0x68>)
 8003a20:	4030      	ands	r0, r6
 8003a22:	6018      	str	r0, [r3, #0]

  /* Select the regulator state in Sleep mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003a24:	2603      	movs	r6, #3
  tmpreg = PWR->CR;
 8003a26:	6818      	ldr	r0, [r3, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003a28:	43b0      	bics	r0, r6

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8003a2a:	4328      	orrs	r0, r5

  /* Store the new value */
  PWR->CR = tmpreg;
  
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003a2c:	4d0e      	ldr	r5, [pc, #56]	; (8003a68 <HAL_PWR_EnterSLEEPMode+0x6c>)
  PWR->CR = tmpreg;
 8003a2e:	6018      	str	r0, [r3, #0]
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003a30:	6928      	ldr	r0, [r5, #16]
 8003a32:	3601      	adds	r6, #1
 8003a34:	43b0      	bics	r0, r6
 8003a36:	6128      	str	r0, [r5, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003a38:	2901      	cmp	r1, #1
 8003a3a:	d10b      	bne.n	8003a54 <HAL_PWR_EnterSLEEPMode+0x58>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003a3c:	bf30      	wfi
    __SEV();
    __WFE();
    __WFE();
  }

  if((ulpbit != 0) && (vrefinbit != 0))
 8003a3e:	2c00      	cmp	r4, #0
 8003a40:	d006      	beq.n	8003a50 <HAL_PWR_EnterSLEEPMode+0x54>
 8003a42:	2a00      	cmp	r2, #0
 8003a44:	d004      	beq.n	8003a50 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8003a46:	2280      	movs	r2, #128	; 0x80
 8003a48:	6819      	ldr	r1, [r3, #0]
 8003a4a:	0092      	lsls	r2, r2, #2
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	601a      	str	r2, [r3, #0]
  }

  /* Additional NOP to ensure all pending instructions are flushed before entering low power mode */
  __NOP();
 8003a50:	46c0      	nop			; (mov r8, r8)

}
 8003a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __SEV();
 8003a54:	bf40      	sev
    __WFE();
 8003a56:	bf20      	wfe
    __WFE();
 8003a58:	bf20      	wfe
 8003a5a:	e7f0      	b.n	8003a3e <HAL_PWR_EnterSLEEPMode+0x42>
 8003a5c:	40007000 	.word	0x40007000
 8003a60:	40010000 	.word	0x40010000
 8003a64:	fffffdff 	.word	0xfffffdff
 8003a68:	e000ed00 	.word	0xe000ed00

08003a6c <HAL_PWR_EnterSTOPMode>:
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003a6c:	4b19      	ldr	r3, [pc, #100]	; (8003ad4 <HAL_PWR_EnterSTOPMode+0x68>)
{
 8003a6e:	b5f0      	push	{r4, r5, r6, r7, lr}
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003a70:	681e      	ldr	r6, [r3, #0]
{
 8003a72:	0005      	movs	r5, r0
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003a74:	2080      	movs	r0, #128	; 0x80
 8003a76:	0034      	movs	r4, r6
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8003a78:	2701      	movs	r7, #1
 8003a7a:	4a17      	ldr	r2, [pc, #92]	; (8003ad8 <HAL_PWR_EnterSTOPMode+0x6c>)
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003a7c:	0080      	lsls	r0, r0, #2
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8003a7e:	6a12      	ldr	r2, [r2, #32]
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003a80:	4004      	ands	r4, r0
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8003a82:	403a      	ands	r2, r7
  if((ulpbit != 0) && (vrefinbit != 0))
 8003a84:	4206      	tst	r6, r0
 8003a86:	d005      	beq.n	8003a94 <HAL_PWR_EnterSTOPMode+0x28>
 8003a88:	2a00      	cmp	r2, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_PWR_EnterSTOPMode+0x28>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8003a8c:	6818      	ldr	r0, [r3, #0]
 8003a8e:	4e13      	ldr	r6, [pc, #76]	; (8003adc <HAL_PWR_EnterSTOPMode+0x70>)
 8003a90:	4030      	ands	r0, r6
 8003a92:	6018      	str	r0, [r3, #0]

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003a94:	2603      	movs	r6, #3
  tmpreg = PWR->CR;
 8003a96:	6818      	ldr	r0, [r3, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003a98:	43b0      	bics	r0, r6

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8003a9a:	4328      	orrs	r0, r5

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003a9c:	2504      	movs	r5, #4
  PWR->CR = tmpreg;
 8003a9e:	6018      	str	r0, [r3, #0]
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003aa0:	480f      	ldr	r0, [pc, #60]	; (8003ae0 <HAL_PWR_EnterSTOPMode+0x74>)
 8003aa2:	6906      	ldr	r6, [r0, #16]
 8003aa4:	4335      	orrs	r5, r6
 8003aa6:	6105      	str	r5, [r0, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003aa8:	2901      	cmp	r1, #1
 8003aaa:	d10e      	bne.n	8003aca <HAL_PWR_EnterSTOPMode+0x5e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003aac:	bf30      	wfi
    __WFE();
    __WFE();
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003aae:	2504      	movs	r5, #4
 8003ab0:	6901      	ldr	r1, [r0, #16]
 8003ab2:	43a9      	bics	r1, r5
 8003ab4:	6101      	str	r1, [r0, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 8003ab6:	2c00      	cmp	r4, #0
 8003ab8:	d006      	beq.n	8003ac8 <HAL_PWR_EnterSTOPMode+0x5c>
 8003aba:	2a00      	cmp	r2, #0
 8003abc:	d004      	beq.n	8003ac8 <HAL_PWR_EnterSTOPMode+0x5c>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8003abe:	2280      	movs	r2, #128	; 0x80
 8003ac0:	6819      	ldr	r1, [r3, #0]
 8003ac2:	0092      	lsls	r2, r2, #2
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	601a      	str	r2, [r3, #0]
  }
}
 8003ac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __SEV();
 8003aca:	bf40      	sev
    __WFE();
 8003acc:	bf20      	wfe
    __WFE();
 8003ace:	bf20      	wfe
 8003ad0:	e7ed      	b.n	8003aae <HAL_PWR_EnterSTOPMode+0x42>
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	40007000 	.word	0x40007000
 8003ad8:	40010000 	.word	0x40010000
 8003adc:	fffffdff 	.word	0xfffffdff
 8003ae0:	e000ed00 	.word	0xe000ed00

08003ae4 <HAL_PWREx_EnableFastWakeUp>:
  * @retval None
  */
void HAL_PWREx_EnableFastWakeUp(void)
{
  /* Enable the fast wake up */
  SET_BIT(PWR->CR, PWR_CR_FWU);
 8003ae4:	2380      	movs	r3, #128	; 0x80
 8003ae6:	4a03      	ldr	r2, [pc, #12]	; (8003af4 <HAL_PWREx_EnableFastWakeUp+0x10>)
 8003ae8:	00db      	lsls	r3, r3, #3
 8003aea:	6811      	ldr	r1, [r2, #0]
 8003aec:	430b      	orrs	r3, r1
 8003aee:	6013      	str	r3, [r2, #0]
}
 8003af0:	4770      	bx	lr
 8003af2:	46c0      	nop			; (mov r8, r8)
 8003af4:	40007000 	.word	0x40007000

08003af8 <HAL_PWREx_DisableFastWakeUp>:
  * @retval None
  */
void HAL_PWREx_DisableFastWakeUp(void)
{
  /* Disable the fast wake up */
  CLEAR_BIT(PWR->CR, PWR_CR_FWU);
 8003af8:	4a02      	ldr	r2, [pc, #8]	; (8003b04 <HAL_PWREx_DisableFastWakeUp+0xc>)
 8003afa:	4903      	ldr	r1, [pc, #12]	; (8003b08 <HAL_PWREx_DisableFastWakeUp+0x10>)
 8003afc:	6813      	ldr	r3, [r2, #0]
 8003afe:	400b      	ands	r3, r1
 8003b00:	6013      	str	r3, [r2, #0]
}
 8003b02:	4770      	bx	lr
 8003b04:	40007000 	.word	0x40007000
 8003b08:	fffffbff 	.word	0xfffffbff

08003b0c <HAL_PWREx_EnableUltraLowPower>:
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 8003b0c:	2380      	movs	r3, #128	; 0x80
 8003b0e:	4a03      	ldr	r2, [pc, #12]	; (8003b1c <HAL_PWREx_EnableUltraLowPower+0x10>)
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	6811      	ldr	r1, [r2, #0]
 8003b14:	430b      	orrs	r3, r1
 8003b16:	6013      	str	r3, [r2, #0]
}
 8003b18:	4770      	bx	lr
 8003b1a:	46c0      	nop			; (mov r8, r8)
 8003b1c:	40007000 	.word	0x40007000

08003b20 <HAL_PWREx_DisableUltraLowPower>:
  * @retval None
  */
void HAL_PWREx_DisableUltraLowPower(void)
{
  /* Disable the Ultra Low Power mode */
  CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8003b20:	4a02      	ldr	r2, [pc, #8]	; (8003b2c <HAL_PWREx_DisableUltraLowPower+0xc>)
 8003b22:	4903      	ldr	r1, [pc, #12]	; (8003b30 <HAL_PWREx_DisableUltraLowPower+0x10>)
 8003b24:	6813      	ldr	r3, [r2, #0]
 8003b26:	400b      	ands	r3, r1
 8003b28:	6013      	str	r3, [r2, #0]
}
 8003b2a:	4770      	bx	lr
 8003b2c:	40007000 	.word	0x40007000
 8003b30:	fffffdff 	.word	0xfffffdff

08003b34 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b34:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8003b36:	4b1d      	ldr	r3, [pc, #116]	; (8003bac <HAL_RCC_GetSysClockFreq+0x78>)
{
 8003b38:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8003b3a:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8003b3c:	4022      	ands	r2, r4
 8003b3e:	2a08      	cmp	r2, #8
 8003b40:	d031      	beq.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x72>
 8003b42:	2a0c      	cmp	r2, #12
 8003b44:	d009      	beq.n	8003b5a <HAL_RCC_GetSysClockFreq+0x26>
 8003b46:	2a04      	cmp	r2, #4
 8003b48:	d125      	bne.n	8003b96 <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003b4a:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8003b4c:	4b18      	ldr	r3, [pc, #96]	; (8003bb0 <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003b4e:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8003b50:	17c0      	asrs	r0, r0, #31
 8003b52:	4018      	ands	r0, r3
 8003b54:	4b17      	ldr	r3, [pc, #92]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x80>)
 8003b56:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8003b58:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003b5a:	02a2      	lsls	r2, r4, #10
 8003b5c:	4816      	ldr	r0, [pc, #88]	; (8003bb8 <HAL_RCC_GetSysClockFreq+0x84>)
 8003b5e:	0f12      	lsrs	r2, r2, #28
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003b60:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b62:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003b64:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b66:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003b68:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b6a:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003b6c:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b6e:	4211      	tst	r1, r2
 8003b70:	d009      	beq.n	8003b86 <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003b72:	4a12      	ldr	r2, [pc, #72]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x88>)
 8003b74:	2300      	movs	r3, #0
 8003b76:	2100      	movs	r1, #0
 8003b78:	f7fc fc82 	bl	8000480 <__aeabi_lmul>
 8003b7c:	0022      	movs	r2, r4
 8003b7e:	2300      	movs	r3, #0
 8003b80:	f7fc fc5e 	bl	8000440 <__aeabi_uldivmod>
 8003b84:	e7e8      	b.n	8003b58 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	2310      	movs	r3, #16
 8003b8a:	421a      	tst	r2, r3
 8003b8c:	d001      	beq.n	8003b92 <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003b8e:	4a0c      	ldr	r2, [pc, #48]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x8c>)
 8003b90:	e7f0      	b.n	8003b74 <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003b92:	4a08      	ldr	r2, [pc, #32]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x80>)
 8003b94:	e7ee      	b.n	8003b74 <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003b96:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003b98:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003b9a:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003b9c:	041b      	lsls	r3, r3, #16
 8003b9e:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	4098      	lsls	r0, r3
      break;
 8003ba4:	e7d8      	b.n	8003b58 <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 8003ba6:	4805      	ldr	r0, [pc, #20]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x88>)
 8003ba8:	e7d6      	b.n	8003b58 <HAL_RCC_GetSysClockFreq+0x24>
 8003baa:	46c0      	nop			; (mov r8, r8)
 8003bac:	40021000 	.word	0x40021000
 8003bb0:	ff48e500 	.word	0xff48e500
 8003bb4:	00f42400 	.word	0x00f42400
 8003bb8:	0800ab50 	.word	0x0800ab50
 8003bbc:	007a1200 	.word	0x007a1200
 8003bc0:	003d0900 	.word	0x003d0900

08003bc4 <HAL_RCC_OscConfig>:
{
 8003bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bc6:	0005      	movs	r5, r0
 8003bc8:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 8003bca:	2800      	cmp	r0, #0
 8003bcc:	d059      	beq.n	8003c82 <HAL_RCC_OscConfig+0xbe>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bce:	230c      	movs	r3, #12
 8003bd0:	4cb8      	ldr	r4, [pc, #736]	; (8003eb4 <HAL_RCC_OscConfig+0x2f0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bd2:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bd4:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bd6:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bd8:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bda:	2380      	movs	r3, #128	; 0x80
 8003bdc:	025b      	lsls	r3, r3, #9
 8003bde:	0019      	movs	r1, r3
 8003be0:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003be2:	07d2      	lsls	r2, r2, #31
 8003be4:	d441      	bmi.n	8003c6a <HAL_RCC_OscConfig+0xa6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003be6:	682b      	ldr	r3, [r5, #0]
 8003be8:	079b      	lsls	r3, r3, #30
 8003bea:	d500      	bpl.n	8003bee <HAL_RCC_OscConfig+0x2a>
 8003bec:	e08a      	b.n	8003d04 <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003bee:	682b      	ldr	r3, [r5, #0]
 8003bf0:	06db      	lsls	r3, r3, #27
 8003bf2:	d528      	bpl.n	8003c46 <HAL_RCC_OscConfig+0x82>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bf4:	2e00      	cmp	r6, #0
 8003bf6:	d000      	beq.n	8003bfa <HAL_RCC_OscConfig+0x36>
 8003bf8:	e0e3      	b.n	8003dc2 <HAL_RCC_OscConfig+0x1fe>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003bfa:	6823      	ldr	r3, [r4, #0]
 8003bfc:	059b      	lsls	r3, r3, #22
 8003bfe:	d502      	bpl.n	8003c06 <HAL_RCC_OscConfig+0x42>
 8003c00:	69eb      	ldr	r3, [r5, #28]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d03d      	beq.n	8003c82 <HAL_RCC_OscConfig+0xbe>
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003c06:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c08:	6862      	ldr	r2, [r4, #4]
 8003c0a:	49ab      	ldr	r1, [pc, #684]	; (8003eb8 <HAL_RCC_OscConfig+0x2f4>)
 8003c0c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003c0e:	400a      	ands	r2, r1
 8003c10:	431a      	orrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003c12:	0b5b      	lsrs	r3, r3, #13
 8003c14:	3301      	adds	r3, #1
 8003c16:	023f      	lsls	r7, r7, #8
 8003c18:	409f      	lsls	r7, r3
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c1a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c1c:	6861      	ldr	r1, [r4, #4]
 8003c1e:	6a2a      	ldr	r2, [r5, #32]
 8003c20:	0209      	lsls	r1, r1, #8
 8003c22:	0a09      	lsrs	r1, r1, #8
 8003c24:	0612      	lsls	r2, r2, #24
 8003c26:	430a      	orrs	r2, r1
 8003c28:	6062      	str	r2, [r4, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003c2a:	68e1      	ldr	r1, [r4, #12]
 8003c2c:	48a3      	ldr	r0, [pc, #652]	; (8003ebc <HAL_RCC_OscConfig+0x2f8>)
 8003c2e:	060b      	lsls	r3, r1, #24
 8003c30:	0f1b      	lsrs	r3, r3, #28
 8003c32:	5cc3      	ldrb	r3, [r0, r3]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003c34:	4aa2      	ldr	r2, [pc, #648]	; (8003ec0 <HAL_RCC_OscConfig+0x2fc>)
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003c36:	40df      	lsrs	r7, r3
        status = HAL_InitTick (uwTickPrio);
 8003c38:	4ba2      	ldr	r3, [pc, #648]	; (8003ec4 <HAL_RCC_OscConfig+0x300>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003c3a:	6017      	str	r7, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8003c3c:	6818      	ldr	r0, [r3, #0]
 8003c3e:	f7fe ff21 	bl	8002a84 <HAL_InitTick>
        if(status != HAL_OK)
 8003c42:	2800      	cmp	r0, #0
 8003c44:	d134      	bne.n	8003cb0 <HAL_RCC_OscConfig+0xec>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c46:	682b      	ldr	r3, [r5, #0]
 8003c48:	071b      	lsls	r3, r3, #28
 8003c4a:	d500      	bpl.n	8003c4e <HAL_RCC_OscConfig+0x8a>
 8003c4c:	e0f0      	b.n	8003e30 <HAL_RCC_OscConfig+0x26c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c4e:	682b      	ldr	r3, [r5, #0]
 8003c50:	075b      	lsls	r3, r3, #29
 8003c52:	d500      	bpl.n	8003c56 <HAL_RCC_OscConfig+0x92>
 8003c54:	e112      	b.n	8003e7c <HAL_RCC_OscConfig+0x2b8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c56:	682b      	ldr	r3, [r5, #0]
 8003c58:	069b      	lsls	r3, r3, #26
 8003c5a:	d500      	bpl.n	8003c5e <HAL_RCC_OscConfig+0x9a>
 8003c5c:	e197      	b.n	8003f8e <HAL_RCC_OscConfig+0x3ca>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c5e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d000      	beq.n	8003c66 <HAL_RCC_OscConfig+0xa2>
 8003c64:	e1c6      	b.n	8003ff4 <HAL_RCC_OscConfig+0x430>
  return HAL_OK;
 8003c66:	2000      	movs	r0, #0
 8003c68:	e022      	b.n	8003cb0 <HAL_RCC_OscConfig+0xec>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c6a:	2e08      	cmp	r6, #8
 8003c6c:	d003      	beq.n	8003c76 <HAL_RCC_OscConfig+0xb2>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c6e:	2e0c      	cmp	r6, #12
 8003c70:	d109      	bne.n	8003c86 <HAL_RCC_OscConfig+0xc2>
 8003c72:	2f00      	cmp	r7, #0
 8003c74:	d007      	beq.n	8003c86 <HAL_RCC_OscConfig+0xc2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c76:	6823      	ldr	r3, [r4, #0]
 8003c78:	039b      	lsls	r3, r3, #14
 8003c7a:	d5b4      	bpl.n	8003be6 <HAL_RCC_OscConfig+0x22>
 8003c7c:	686b      	ldr	r3, [r5, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1b1      	bne.n	8003be6 <HAL_RCC_OscConfig+0x22>
          return HAL_ERROR;
 8003c82:	2001      	movs	r0, #1
 8003c84:	e014      	b.n	8003cb0 <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c86:	686a      	ldr	r2, [r5, #4]
 8003c88:	428a      	cmp	r2, r1
 8003c8a:	d113      	bne.n	8003cb4 <HAL_RCC_OscConfig+0xf0>
 8003c8c:	6822      	ldr	r2, [r4, #0]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003c92:	f7fe ff39 	bl	8002b08 <HAL_GetTick>
 8003c96:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c98:	2280      	movs	r2, #128	; 0x80
 8003c9a:	6823      	ldr	r3, [r4, #0]
 8003c9c:	0292      	lsls	r2, r2, #10
 8003c9e:	4213      	tst	r3, r2
 8003ca0:	d1a1      	bne.n	8003be6 <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ca2:	f7fe ff31 	bl	8002b08 <HAL_GetTick>
 8003ca6:	9b00      	ldr	r3, [sp, #0]
 8003ca8:	1ac0      	subs	r0, r0, r3
 8003caa:	2864      	cmp	r0, #100	; 0x64
 8003cac:	d9f4      	bls.n	8003c98 <HAL_RCC_OscConfig+0xd4>
            return HAL_TIMEOUT;
 8003cae:	2003      	movs	r0, #3
}
 8003cb0:	b005      	add	sp, #20
 8003cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cb4:	21a0      	movs	r1, #160	; 0xa0
 8003cb6:	02c9      	lsls	r1, r1, #11
 8003cb8:	428a      	cmp	r2, r1
 8003cba:	d105      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x104>
 8003cbc:	2280      	movs	r2, #128	; 0x80
 8003cbe:	6821      	ldr	r1, [r4, #0]
 8003cc0:	02d2      	lsls	r2, r2, #11
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	6022      	str	r2, [r4, #0]
 8003cc6:	e7e1      	b.n	8003c8c <HAL_RCC_OscConfig+0xc8>
 8003cc8:	6821      	ldr	r1, [r4, #0]
 8003cca:	487f      	ldr	r0, [pc, #508]	; (8003ec8 <HAL_RCC_OscConfig+0x304>)
 8003ccc:	4001      	ands	r1, r0
 8003cce:	6021      	str	r1, [r4, #0]
 8003cd0:	6821      	ldr	r1, [r4, #0]
 8003cd2:	400b      	ands	r3, r1
 8003cd4:	9303      	str	r3, [sp, #12]
 8003cd6:	9b03      	ldr	r3, [sp, #12]
 8003cd8:	497c      	ldr	r1, [pc, #496]	; (8003ecc <HAL_RCC_OscConfig+0x308>)
 8003cda:	6823      	ldr	r3, [r4, #0]
 8003cdc:	400b      	ands	r3, r1
 8003cde:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ce0:	2a00      	cmp	r2, #0
 8003ce2:	d1d6      	bne.n	8003c92 <HAL_RCC_OscConfig+0xce>
        tickstart = HAL_GetTick();
 8003ce4:	f7fe ff10 	bl	8002b08 <HAL_GetTick>
 8003ce8:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003cea:	2280      	movs	r2, #128	; 0x80
 8003cec:	6823      	ldr	r3, [r4, #0]
 8003cee:	0292      	lsls	r2, r2, #10
 8003cf0:	4213      	tst	r3, r2
 8003cf2:	d100      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x132>
 8003cf4:	e777      	b.n	8003be6 <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cf6:	f7fe ff07 	bl	8002b08 <HAL_GetTick>
 8003cfa:	9b00      	ldr	r3, [sp, #0]
 8003cfc:	1ac0      	subs	r0, r0, r3
 8003cfe:	2864      	cmp	r0, #100	; 0x64
 8003d00:	d9f3      	bls.n	8003cea <HAL_RCC_OscConfig+0x126>
 8003d02:	e7d4      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003d04:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 8003d06:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003d08:	4213      	tst	r3, r2
 8003d0a:	d003      	beq.n	8003d14 <HAL_RCC_OscConfig+0x150>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003d0c:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003d0e:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003d10:	4311      	orrs	r1, r2
 8003d12:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d14:	2e04      	cmp	r6, #4
 8003d16:	d003      	beq.n	8003d20 <HAL_RCC_OscConfig+0x15c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d18:	2e0c      	cmp	r6, #12
 8003d1a:	d124      	bne.n	8003d66 <HAL_RCC_OscConfig+0x1a2>
 8003d1c:	2f00      	cmp	r7, #0
 8003d1e:	d122      	bne.n	8003d66 <HAL_RCC_OscConfig+0x1a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003d20:	6822      	ldr	r2, [r4, #0]
 8003d22:	0752      	lsls	r2, r2, #29
 8003d24:	d501      	bpl.n	8003d2a <HAL_RCC_OscConfig+0x166>
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d0ab      	beq.n	8003c82 <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d2a:	6861      	ldr	r1, [r4, #4]
 8003d2c:	692a      	ldr	r2, [r5, #16]
 8003d2e:	4868      	ldr	r0, [pc, #416]	; (8003ed0 <HAL_RCC_OscConfig+0x30c>)
 8003d30:	0212      	lsls	r2, r2, #8
 8003d32:	4001      	ands	r1, r0
 8003d34:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003d36:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d38:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003d3a:	6822      	ldr	r2, [r4, #0]
 8003d3c:	438a      	bics	r2, r1
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d42:	f7ff fef7 	bl	8003b34 <HAL_RCC_GetSysClockFreq>
 8003d46:	68e3      	ldr	r3, [r4, #12]
 8003d48:	4a5c      	ldr	r2, [pc, #368]	; (8003ebc <HAL_RCC_OscConfig+0x2f8>)
 8003d4a:	061b      	lsls	r3, r3, #24
 8003d4c:	0f1b      	lsrs	r3, r3, #28
 8003d4e:	5cd3      	ldrb	r3, [r2, r3]
 8003d50:	495b      	ldr	r1, [pc, #364]	; (8003ec0 <HAL_RCC_OscConfig+0x2fc>)
 8003d52:	40d8      	lsrs	r0, r3
      status = HAL_InitTick (uwTickPrio);
 8003d54:	4b5b      	ldr	r3, [pc, #364]	; (8003ec4 <HAL_RCC_OscConfig+0x300>)
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d56:	6008      	str	r0, [r1, #0]
      status = HAL_InitTick (uwTickPrio);
 8003d58:	6818      	ldr	r0, [r3, #0]
 8003d5a:	f7fe fe93 	bl	8002a84 <HAL_InitTick>
      if(status != HAL_OK)
 8003d5e:	2800      	cmp	r0, #0
 8003d60:	d100      	bne.n	8003d64 <HAL_RCC_OscConfig+0x1a0>
 8003d62:	e744      	b.n	8003bee <HAL_RCC_OscConfig+0x2a>
 8003d64:	e7a4      	b.n	8003cb0 <HAL_RCC_OscConfig+0xec>
      if(hsi_state != RCC_HSI_OFF)
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d019      	beq.n	8003d9e <HAL_RCC_OscConfig+0x1da>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003d6a:	2109      	movs	r1, #9
 8003d6c:	6822      	ldr	r2, [r4, #0]
 8003d6e:	438a      	bics	r2, r1
 8003d70:	4313      	orrs	r3, r2
 8003d72:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003d74:	f7fe fec8 	bl	8002b08 <HAL_GetTick>
 8003d78:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d7a:	2204      	movs	r2, #4
 8003d7c:	6823      	ldr	r3, [r4, #0]
 8003d7e:	4213      	tst	r3, r2
 8003d80:	d007      	beq.n	8003d92 <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d82:	6862      	ldr	r2, [r4, #4]
 8003d84:	692b      	ldr	r3, [r5, #16]
 8003d86:	4952      	ldr	r1, [pc, #328]	; (8003ed0 <HAL_RCC_OscConfig+0x30c>)
 8003d88:	021b      	lsls	r3, r3, #8
 8003d8a:	400a      	ands	r2, r1
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	6063      	str	r3, [r4, #4]
 8003d90:	e72d      	b.n	8003bee <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d92:	f7fe feb9 	bl	8002b08 <HAL_GetTick>
 8003d96:	1bc0      	subs	r0, r0, r7
 8003d98:	2802      	cmp	r0, #2
 8003d9a:	d9ee      	bls.n	8003d7a <HAL_RCC_OscConfig+0x1b6>
 8003d9c:	e787      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_HSI_DISABLE();
 8003d9e:	2201      	movs	r2, #1
 8003da0:	6823      	ldr	r3, [r4, #0]
 8003da2:	4393      	bics	r3, r2
 8003da4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003da6:	f7fe feaf 	bl	8002b08 <HAL_GetTick>
 8003daa:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003dac:	2204      	movs	r2, #4
 8003dae:	6823      	ldr	r3, [r4, #0]
 8003db0:	4213      	tst	r3, r2
 8003db2:	d100      	bne.n	8003db6 <HAL_RCC_OscConfig+0x1f2>
 8003db4:	e71b      	b.n	8003bee <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003db6:	f7fe fea7 	bl	8002b08 <HAL_GetTick>
 8003dba:	1bc0      	subs	r0, r0, r7
 8003dbc:	2802      	cmp	r0, #2
 8003dbe:	d9f5      	bls.n	8003dac <HAL_RCC_OscConfig+0x1e8>
 8003dc0:	e775      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003dc2:	69eb      	ldr	r3, [r5, #28]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d020      	beq.n	8003e0a <HAL_RCC_OscConfig+0x246>
        __HAL_RCC_MSI_ENABLE();
 8003dc8:	2380      	movs	r3, #128	; 0x80
 8003dca:	6822      	ldr	r2, [r4, #0]
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003dd2:	f7fe fe99 	bl	8002b08 <HAL_GetTick>
 8003dd6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003dd8:	2280      	movs	r2, #128	; 0x80
 8003dda:	6823      	ldr	r3, [r4, #0]
 8003ddc:	0092      	lsls	r2, r2, #2
 8003dde:	4213      	tst	r3, r2
 8003de0:	d00d      	beq.n	8003dfe <HAL_RCC_OscConfig+0x23a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003de2:	6863      	ldr	r3, [r4, #4]
 8003de4:	4a34      	ldr	r2, [pc, #208]	; (8003eb8 <HAL_RCC_OscConfig+0x2f4>)
 8003de6:	4013      	ands	r3, r2
 8003de8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003dea:	4313      	orrs	r3, r2
 8003dec:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003dee:	6862      	ldr	r2, [r4, #4]
 8003df0:	6a2b      	ldr	r3, [r5, #32]
 8003df2:	0212      	lsls	r2, r2, #8
 8003df4:	061b      	lsls	r3, r3, #24
 8003df6:	0a12      	lsrs	r2, r2, #8
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	6063      	str	r3, [r4, #4]
 8003dfc:	e723      	b.n	8003c46 <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003dfe:	f7fe fe83 	bl	8002b08 <HAL_GetTick>
 8003e02:	1bc0      	subs	r0, r0, r7
 8003e04:	2802      	cmp	r0, #2
 8003e06:	d9e7      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x214>
 8003e08:	e751      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_MSI_DISABLE();
 8003e0a:	6823      	ldr	r3, [r4, #0]
 8003e0c:	4a31      	ldr	r2, [pc, #196]	; (8003ed4 <HAL_RCC_OscConfig+0x310>)
 8003e0e:	4013      	ands	r3, r2
 8003e10:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003e12:	f7fe fe79 	bl	8002b08 <HAL_GetTick>
 8003e16:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003e18:	2280      	movs	r2, #128	; 0x80
 8003e1a:	6823      	ldr	r3, [r4, #0]
 8003e1c:	0092      	lsls	r2, r2, #2
 8003e1e:	4213      	tst	r3, r2
 8003e20:	d100      	bne.n	8003e24 <HAL_RCC_OscConfig+0x260>
 8003e22:	e710      	b.n	8003c46 <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e24:	f7fe fe70 	bl	8002b08 <HAL_GetTick>
 8003e28:	1bc0      	subs	r0, r0, r7
 8003e2a:	2802      	cmp	r0, #2
 8003e2c:	d9f4      	bls.n	8003e18 <HAL_RCC_OscConfig+0x254>
 8003e2e:	e73e      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e30:	696a      	ldr	r2, [r5, #20]
 8003e32:	2301      	movs	r3, #1
 8003e34:	2a00      	cmp	r2, #0
 8003e36:	d010      	beq.n	8003e5a <HAL_RCC_OscConfig+0x296>
      __HAL_RCC_LSI_ENABLE();
 8003e38:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003e3e:	f7fe fe63 	bl	8002b08 <HAL_GetTick>
 8003e42:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003e44:	2202      	movs	r2, #2
 8003e46:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003e48:	4213      	tst	r3, r2
 8003e4a:	d000      	beq.n	8003e4e <HAL_RCC_OscConfig+0x28a>
 8003e4c:	e6ff      	b.n	8003c4e <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e4e:	f7fe fe5b 	bl	8002b08 <HAL_GetTick>
 8003e52:	1bc0      	subs	r0, r0, r7
 8003e54:	2802      	cmp	r0, #2
 8003e56:	d9f5      	bls.n	8003e44 <HAL_RCC_OscConfig+0x280>
 8003e58:	e729      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
      __HAL_RCC_LSI_DISABLE();
 8003e5a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003e5c:	439a      	bics	r2, r3
 8003e5e:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003e60:	f7fe fe52 	bl	8002b08 <HAL_GetTick>
 8003e64:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e66:	2202      	movs	r2, #2
 8003e68:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003e6a:	4213      	tst	r3, r2
 8003e6c:	d100      	bne.n	8003e70 <HAL_RCC_OscConfig+0x2ac>
 8003e6e:	e6ee      	b.n	8003c4e <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e70:	f7fe fe4a 	bl	8002b08 <HAL_GetTick>
 8003e74:	1bc0      	subs	r0, r0, r7
 8003e76:	2802      	cmp	r0, #2
 8003e78:	d9f5      	bls.n	8003e66 <HAL_RCC_OscConfig+0x2a2>
 8003e7a:	e718      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e7c:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003e7e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e80:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003e82:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8003e84:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e86:	421a      	tst	r2, r3
 8003e88:	d104      	bne.n	8003e94 <HAL_RCC_OscConfig+0x2d0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e8a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8003e90:	2301      	movs	r3, #1
 8003e92:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e94:	2280      	movs	r2, #128	; 0x80
 8003e96:	4f10      	ldr	r7, [pc, #64]	; (8003ed8 <HAL_RCC_OscConfig+0x314>)
 8003e98:	0052      	lsls	r2, r2, #1
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	4213      	tst	r3, r2
 8003e9e:	d01d      	beq.n	8003edc <HAL_RCC_OscConfig+0x318>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ea0:	2280      	movs	r2, #128	; 0x80
 8003ea2:	68ab      	ldr	r3, [r5, #8]
 8003ea4:	0052      	lsls	r2, r2, #1
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d12c      	bne.n	8003f04 <HAL_RCC_OscConfig+0x340>
 8003eaa:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003eac:	4313      	orrs	r3, r2
 8003eae:	6523      	str	r3, [r4, #80]	; 0x50
 8003eb0:	e04d      	b.n	8003f4e <HAL_RCC_OscConfig+0x38a>
 8003eb2:	46c0      	nop			; (mov r8, r8)
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	ffff1fff 	.word	0xffff1fff
 8003ebc:	0800ab59 	.word	0x0800ab59
 8003ec0:	20000000 	.word	0x20000000
 8003ec4:	20000008 	.word	0x20000008
 8003ec8:	fffeffff 	.word	0xfffeffff
 8003ecc:	fffbffff 	.word	0xfffbffff
 8003ed0:	ffffe0ff 	.word	0xffffe0ff
 8003ed4:	fffffeff 	.word	0xfffffeff
 8003ed8:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003edc:	2280      	movs	r2, #128	; 0x80
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	0052      	lsls	r2, r2, #1
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8003ee6:	f7fe fe0f 	bl	8002b08 <HAL_GetTick>
 8003eea:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eec:	2280      	movs	r2, #128	; 0x80
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	0052      	lsls	r2, r2, #1
 8003ef2:	4213      	tst	r3, r2
 8003ef4:	d1d4      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ef6:	f7fe fe07 	bl	8002b08 <HAL_GetTick>
 8003efa:	9b01      	ldr	r3, [sp, #4]
 8003efc:	1ac0      	subs	r0, r0, r3
 8003efe:	2864      	cmp	r0, #100	; 0x64
 8003f00:	d9f4      	bls.n	8003eec <HAL_RCC_OscConfig+0x328>
 8003f02:	e6d4      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d116      	bne.n	8003f36 <HAL_RCC_OscConfig+0x372>
 8003f08:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003f0a:	4a6b      	ldr	r2, [pc, #428]	; (80040b8 <HAL_RCC_OscConfig+0x4f4>)
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	6523      	str	r3, [r4, #80]	; 0x50
 8003f10:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003f12:	4a6a      	ldr	r2, [pc, #424]	; (80040bc <HAL_RCC_OscConfig+0x4f8>)
 8003f14:	4013      	ands	r3, r2
 8003f16:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003f18:	f7fe fdf6 	bl	8002b08 <HAL_GetTick>
 8003f1c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003f1e:	2280      	movs	r2, #128	; 0x80
 8003f20:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003f22:	0092      	lsls	r2, r2, #2
 8003f24:	4213      	tst	r3, r2
 8003f26:	d01a      	beq.n	8003f5e <HAL_RCC_OscConfig+0x39a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f28:	f7fe fdee 	bl	8002b08 <HAL_GetTick>
 8003f2c:	4b64      	ldr	r3, [pc, #400]	; (80040c0 <HAL_RCC_OscConfig+0x4fc>)
 8003f2e:	1bc0      	subs	r0, r0, r7
 8003f30:	4298      	cmp	r0, r3
 8003f32:	d9f4      	bls.n	8003f1e <HAL_RCC_OscConfig+0x35a>
 8003f34:	e6bb      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f36:	21a0      	movs	r1, #160	; 0xa0
 8003f38:	00c9      	lsls	r1, r1, #3
 8003f3a:	428b      	cmp	r3, r1
 8003f3c:	d118      	bne.n	8003f70 <HAL_RCC_OscConfig+0x3ac>
 8003f3e:	2380      	movs	r3, #128	; 0x80
 8003f40:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003f42:	00db      	lsls	r3, r3, #3
 8003f44:	430b      	orrs	r3, r1
 8003f46:	6523      	str	r3, [r4, #80]	; 0x50
 8003f48:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003f4e:	f7fe fddb 	bl	8002b08 <HAL_GetTick>
 8003f52:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f54:	2280      	movs	r2, #128	; 0x80
 8003f56:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003f58:	0092      	lsls	r2, r2, #2
 8003f5a:	4213      	tst	r3, r2
 8003f5c:	d010      	beq.n	8003f80 <HAL_RCC_OscConfig+0x3bc>
    if(pwrclkchanged == SET)
 8003f5e:	9b00      	ldr	r3, [sp, #0]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d000      	beq.n	8003f66 <HAL_RCC_OscConfig+0x3a2>
 8003f64:	e677      	b.n	8003c56 <HAL_RCC_OscConfig+0x92>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f66:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003f68:	4a56      	ldr	r2, [pc, #344]	; (80040c4 <HAL_RCC_OscConfig+0x500>)
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	63a3      	str	r3, [r4, #56]	; 0x38
 8003f6e:	e672      	b.n	8003c56 <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f70:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003f72:	4a51      	ldr	r2, [pc, #324]	; (80040b8 <HAL_RCC_OscConfig+0x4f4>)
 8003f74:	4013      	ands	r3, r2
 8003f76:	6523      	str	r3, [r4, #80]	; 0x50
 8003f78:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003f7a:	4a50      	ldr	r2, [pc, #320]	; (80040bc <HAL_RCC_OscConfig+0x4f8>)
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	e796      	b.n	8003eae <HAL_RCC_OscConfig+0x2ea>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f80:	f7fe fdc2 	bl	8002b08 <HAL_GetTick>
 8003f84:	4b4e      	ldr	r3, [pc, #312]	; (80040c0 <HAL_RCC_OscConfig+0x4fc>)
 8003f86:	1bc0      	subs	r0, r0, r7
 8003f88:	4298      	cmp	r0, r3
 8003f8a:	d9e3      	bls.n	8003f54 <HAL_RCC_OscConfig+0x390>
 8003f8c:	e68f      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003f8e:	69aa      	ldr	r2, [r5, #24]
 8003f90:	2101      	movs	r1, #1
 8003f92:	4b4d      	ldr	r3, [pc, #308]	; (80040c8 <HAL_RCC_OscConfig+0x504>)
 8003f94:	2a00      	cmp	r2, #0
 8003f96:	d018      	beq.n	8003fca <HAL_RCC_OscConfig+0x406>
        __HAL_RCC_HSI48_ENABLE();
 8003f98:	68a2      	ldr	r2, [r4, #8]
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	60a2      	str	r2, [r4, #8]
 8003f9e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	6362      	str	r2, [r4, #52]	; 0x34
 8003fa4:	2280      	movs	r2, #128	; 0x80
 8003fa6:	6a19      	ldr	r1, [r3, #32]
 8003fa8:	0192      	lsls	r2, r2, #6
 8003faa:	430a      	orrs	r2, r1
 8003fac:	621a      	str	r2, [r3, #32]
        tickstart = HAL_GetTick();
 8003fae:	f7fe fdab 	bl	8002b08 <HAL_GetTick>
 8003fb2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	68a3      	ldr	r3, [r4, #8]
 8003fb8:	4213      	tst	r3, r2
 8003fba:	d000      	beq.n	8003fbe <HAL_RCC_OscConfig+0x3fa>
 8003fbc:	e64f      	b.n	8003c5e <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fbe:	f7fe fda3 	bl	8002b08 <HAL_GetTick>
 8003fc2:	1bc0      	subs	r0, r0, r7
 8003fc4:	2802      	cmp	r0, #2
 8003fc6:	d9f5      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x3f0>
 8003fc8:	e671      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_HSI48_DISABLE();
 8003fca:	68a2      	ldr	r2, [r4, #8]
 8003fcc:	438a      	bics	r2, r1
 8003fce:	60a2      	str	r2, [r4, #8]
 8003fd0:	6a1a      	ldr	r2, [r3, #32]
 8003fd2:	493e      	ldr	r1, [pc, #248]	; (80040cc <HAL_RCC_OscConfig+0x508>)
 8003fd4:	400a      	ands	r2, r1
 8003fd6:	621a      	str	r2, [r3, #32]
        tickstart = HAL_GetTick();
 8003fd8:	f7fe fd96 	bl	8002b08 <HAL_GetTick>
 8003fdc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003fde:	2202      	movs	r2, #2
 8003fe0:	68a3      	ldr	r3, [r4, #8]
 8003fe2:	4213      	tst	r3, r2
 8003fe4:	d100      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x424>
 8003fe6:	e63a      	b.n	8003c5e <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fe8:	f7fe fd8e 	bl	8002b08 <HAL_GetTick>
 8003fec:	1bc0      	subs	r0, r0, r7
 8003fee:	2802      	cmp	r0, #2
 8003ff0:	d9f5      	bls.n	8003fde <HAL_RCC_OscConfig+0x41a>
 8003ff2:	e65c      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ff4:	2e0c      	cmp	r6, #12
 8003ff6:	d043      	beq.n	8004080 <HAL_RCC_OscConfig+0x4bc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ff8:	4a35      	ldr	r2, [pc, #212]	; (80040d0 <HAL_RCC_OscConfig+0x50c>)
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d12e      	bne.n	800405c <HAL_RCC_OscConfig+0x498>
        __HAL_RCC_PLL_DISABLE();
 8003ffe:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004000:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8004002:	4013      	ands	r3, r2
 8004004:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004006:	f7fe fd7f 	bl	8002b08 <HAL_GetTick>
 800400a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800400c:	04bf      	lsls	r7, r7, #18
 800400e:	6823      	ldr	r3, [r4, #0]
 8004010:	423b      	tst	r3, r7
 8004012:	d11d      	bne.n	8004050 <HAL_RCC_OscConfig+0x48c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004014:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8004016:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004018:	68e2      	ldr	r2, [r4, #12]
 800401a:	430b      	orrs	r3, r1
 800401c:	492d      	ldr	r1, [pc, #180]	; (80040d4 <HAL_RCC_OscConfig+0x510>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800401e:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004020:	400a      	ands	r2, r1
 8004022:	4313      	orrs	r3, r2
 8004024:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004026:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004028:	4313      	orrs	r3, r2
 800402a:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 800402c:	2380      	movs	r3, #128	; 0x80
 800402e:	6822      	ldr	r2, [r4, #0]
 8004030:	045b      	lsls	r3, r3, #17
 8004032:	4313      	orrs	r3, r2
 8004034:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004036:	f7fe fd67 	bl	8002b08 <HAL_GetTick>
 800403a:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800403c:	6823      	ldr	r3, [r4, #0]
 800403e:	4233      	tst	r3, r6
 8004040:	d000      	beq.n	8004044 <HAL_RCC_OscConfig+0x480>
 8004042:	e610      	b.n	8003c66 <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004044:	f7fe fd60 	bl	8002b08 <HAL_GetTick>
 8004048:	1b40      	subs	r0, r0, r5
 800404a:	2802      	cmp	r0, #2
 800404c:	d9f6      	bls.n	800403c <HAL_RCC_OscConfig+0x478>
 800404e:	e62e      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004050:	f7fe fd5a 	bl	8002b08 <HAL_GetTick>
 8004054:	1b80      	subs	r0, r0, r6
 8004056:	2802      	cmp	r0, #2
 8004058:	d9d9      	bls.n	800400e <HAL_RCC_OscConfig+0x44a>
 800405a:	e628      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_PLL_DISABLE();
 800405c:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800405e:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8004060:	4013      	ands	r3, r2
 8004062:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004064:	f7fe fd50 	bl	8002b08 <HAL_GetTick>
 8004068:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800406a:	04b6      	lsls	r6, r6, #18
 800406c:	6823      	ldr	r3, [r4, #0]
 800406e:	4233      	tst	r3, r6
 8004070:	d100      	bne.n	8004074 <HAL_RCC_OscConfig+0x4b0>
 8004072:	e5f8      	b.n	8003c66 <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004074:	f7fe fd48 	bl	8002b08 <HAL_GetTick>
 8004078:	1b40      	subs	r0, r0, r5
 800407a:	2802      	cmp	r0, #2
 800407c:	d9f6      	bls.n	800406c <HAL_RCC_OscConfig+0x4a8>
 800407e:	e616      	b.n	8003cae <HAL_RCC_OscConfig+0xea>
        return HAL_ERROR;
 8004080:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004082:	2b01      	cmp	r3, #1
 8004084:	d100      	bne.n	8004088 <HAL_RCC_OscConfig+0x4c4>
 8004086:	e613      	b.n	8003cb0 <HAL_RCC_OscConfig+0xec>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004088:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 800408a:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800408c:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800408e:	0252      	lsls	r2, r2, #9
 8004090:	401a      	ands	r2, r3
 8004092:	428a      	cmp	r2, r1
 8004094:	d000      	beq.n	8004098 <HAL_RCC_OscConfig+0x4d4>
 8004096:	e5f4      	b.n	8003c82 <HAL_RCC_OscConfig+0xbe>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004098:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800409a:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800409c:	0392      	lsls	r2, r2, #14
 800409e:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040a0:	428a      	cmp	r2, r1
 80040a2:	d000      	beq.n	80040a6 <HAL_RCC_OscConfig+0x4e2>
 80040a4:	e5ed      	b.n	8003c82 <HAL_RCC_OscConfig+0xbe>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80040a6:	22c0      	movs	r2, #192	; 0xc0
 80040a8:	0412      	lsls	r2, r2, #16
 80040aa:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80040ac:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d100      	bne.n	80040b4 <HAL_RCC_OscConfig+0x4f0>
 80040b2:	e5d8      	b.n	8003c66 <HAL_RCC_OscConfig+0xa2>
 80040b4:	e5e5      	b.n	8003c82 <HAL_RCC_OscConfig+0xbe>
 80040b6:	46c0      	nop			; (mov r8, r8)
 80040b8:	fffffeff 	.word	0xfffffeff
 80040bc:	fffffbff 	.word	0xfffffbff
 80040c0:	00001388 	.word	0x00001388
 80040c4:	efffffff 	.word	0xefffffff
 80040c8:	40010000 	.word	0x40010000
 80040cc:	ffffdfff 	.word	0xffffdfff
 80040d0:	feffffff 	.word	0xfeffffff
 80040d4:	ff02ffff 	.word	0xff02ffff

080040d8 <HAL_RCC_ClockConfig>:
{
 80040d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040da:	1e04      	subs	r4, r0, #0
 80040dc:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 80040de:	d101      	bne.n	80040e4 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 80040e0:	2001      	movs	r0, #1
}
 80040e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040e4:	2501      	movs	r5, #1
 80040e6:	4e5b      	ldr	r6, [pc, #364]	; (8004254 <HAL_RCC_ClockConfig+0x17c>)
 80040e8:	9a01      	ldr	r2, [sp, #4]
 80040ea:	6833      	ldr	r3, [r6, #0]
 80040ec:	402b      	ands	r3, r5
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d331      	bcc.n	8004156 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040f2:	6822      	ldr	r2, [r4, #0]
 80040f4:	0793      	lsls	r3, r2, #30
 80040f6:	d443      	bmi.n	8004180 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040f8:	07d2      	lsls	r2, r2, #31
 80040fa:	d449      	bmi.n	8004190 <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040fc:	2501      	movs	r5, #1
 80040fe:	6833      	ldr	r3, [r6, #0]
 8004100:	9a01      	ldr	r2, [sp, #4]
 8004102:	402b      	ands	r3, r5
 8004104:	4293      	cmp	r3, r2
 8004106:	d909      	bls.n	800411c <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004108:	6833      	ldr	r3, [r6, #0]
 800410a:	43ab      	bics	r3, r5
 800410c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800410e:	f7fe fcfb 	bl	8002b08 <HAL_GetTick>
 8004112:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004114:	6833      	ldr	r3, [r6, #0]
 8004116:	422b      	tst	r3, r5
 8004118:	d000      	beq.n	800411c <HAL_RCC_ClockConfig+0x44>
 800411a:	e08c      	b.n	8004236 <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800411c:	6822      	ldr	r2, [r4, #0]
 800411e:	4d4e      	ldr	r5, [pc, #312]	; (8004258 <HAL_RCC_ClockConfig+0x180>)
 8004120:	0753      	lsls	r3, r2, #29
 8004122:	d500      	bpl.n	8004126 <HAL_RCC_ClockConfig+0x4e>
 8004124:	e08f      	b.n	8004246 <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004126:	0712      	lsls	r2, r2, #28
 8004128:	d506      	bpl.n	8004138 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800412a:	68ea      	ldr	r2, [r5, #12]
 800412c:	6923      	ldr	r3, [r4, #16]
 800412e:	494b      	ldr	r1, [pc, #300]	; (800425c <HAL_RCC_ClockConfig+0x184>)
 8004130:	00db      	lsls	r3, r3, #3
 8004132:	400a      	ands	r2, r1
 8004134:	4313      	orrs	r3, r2
 8004136:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004138:	f7ff fcfc 	bl	8003b34 <HAL_RCC_GetSysClockFreq>
 800413c:	68eb      	ldr	r3, [r5, #12]
 800413e:	4a48      	ldr	r2, [pc, #288]	; (8004260 <HAL_RCC_ClockConfig+0x188>)
 8004140:	061b      	lsls	r3, r3, #24
 8004142:	0f1b      	lsrs	r3, r3, #28
 8004144:	5cd3      	ldrb	r3, [r2, r3]
 8004146:	4947      	ldr	r1, [pc, #284]	; (8004264 <HAL_RCC_ClockConfig+0x18c>)
 8004148:	40d8      	lsrs	r0, r3
  status = HAL_InitTick(uwTickPrio);
 800414a:	4b47      	ldr	r3, [pc, #284]	; (8004268 <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800414c:	6008      	str	r0, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 800414e:	6818      	ldr	r0, [r3, #0]
 8004150:	f7fe fc98 	bl	8002a84 <HAL_InitTick>
  if(status != HAL_OK)
 8004154:	e7c5      	b.n	80040e2 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004156:	6833      	ldr	r3, [r6, #0]
 8004158:	9a01      	ldr	r2, [sp, #4]
 800415a:	43ab      	bics	r3, r5
 800415c:	4313      	orrs	r3, r2
 800415e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8004160:	f7fe fcd2 	bl	8002b08 <HAL_GetTick>
 8004164:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004166:	6833      	ldr	r3, [r6, #0]
 8004168:	9a01      	ldr	r2, [sp, #4]
 800416a:	402b      	ands	r3, r5
 800416c:	4293      	cmp	r3, r2
 800416e:	d0c0      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004170:	f7fe fcca 	bl	8002b08 <HAL_GetTick>
 8004174:	4b3d      	ldr	r3, [pc, #244]	; (800426c <HAL_RCC_ClockConfig+0x194>)
 8004176:	1bc0      	subs	r0, r0, r7
 8004178:	4298      	cmp	r0, r3
 800417a:	d9f4      	bls.n	8004166 <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 800417c:	2003      	movs	r0, #3
 800417e:	e7b0      	b.n	80040e2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004180:	20f0      	movs	r0, #240	; 0xf0
 8004182:	4935      	ldr	r1, [pc, #212]	; (8004258 <HAL_RCC_ClockConfig+0x180>)
 8004184:	68cb      	ldr	r3, [r1, #12]
 8004186:	4383      	bics	r3, r0
 8004188:	68a0      	ldr	r0, [r4, #8]
 800418a:	4303      	orrs	r3, r0
 800418c:	60cb      	str	r3, [r1, #12]
 800418e:	e7b3      	b.n	80040f8 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004190:	4d31      	ldr	r5, [pc, #196]	; (8004258 <HAL_RCC_ClockConfig+0x180>)
 8004192:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004194:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004196:	2a02      	cmp	r2, #2
 8004198:	d118      	bne.n	80041cc <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800419a:	039b      	lsls	r3, r3, #14
 800419c:	d5a0      	bpl.n	80040e0 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800419e:	2103      	movs	r1, #3
 80041a0:	68eb      	ldr	r3, [r5, #12]
 80041a2:	438b      	bics	r3, r1
 80041a4:	4313      	orrs	r3, r2
 80041a6:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80041a8:	f7fe fcae 	bl	8002b08 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ac:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80041ae:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d118      	bne.n	80041e6 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80041b4:	220c      	movs	r2, #12
 80041b6:	68eb      	ldr	r3, [r5, #12]
 80041b8:	4013      	ands	r3, r2
 80041ba:	2b08      	cmp	r3, #8
 80041bc:	d09e      	beq.n	80040fc <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041be:	f7fe fca3 	bl	8002b08 <HAL_GetTick>
 80041c2:	4b2a      	ldr	r3, [pc, #168]	; (800426c <HAL_RCC_ClockConfig+0x194>)
 80041c4:	1bc0      	subs	r0, r0, r7
 80041c6:	4298      	cmp	r0, r3
 80041c8:	d9f4      	bls.n	80041b4 <HAL_RCC_ClockConfig+0xdc>
 80041ca:	e7d7      	b.n	800417c <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041cc:	2a03      	cmp	r2, #3
 80041ce:	d102      	bne.n	80041d6 <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80041d0:	019b      	lsls	r3, r3, #6
 80041d2:	d4e4      	bmi.n	800419e <HAL_RCC_ClockConfig+0xc6>
 80041d4:	e784      	b.n	80040e0 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80041d6:	2a01      	cmp	r2, #1
 80041d8:	d102      	bne.n	80041e0 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80041da:	075b      	lsls	r3, r3, #29
 80041dc:	d4df      	bmi.n	800419e <HAL_RCC_ClockConfig+0xc6>
 80041de:	e77f      	b.n	80040e0 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80041e0:	059b      	lsls	r3, r3, #22
 80041e2:	d4dc      	bmi.n	800419e <HAL_RCC_ClockConfig+0xc6>
 80041e4:	e77c      	b.n	80040e0 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041e6:	2b03      	cmp	r3, #3
 80041e8:	d10b      	bne.n	8004202 <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041ea:	220c      	movs	r2, #12
 80041ec:	68eb      	ldr	r3, [r5, #12]
 80041ee:	4013      	ands	r3, r2
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d083      	beq.n	80040fc <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041f4:	f7fe fc88 	bl	8002b08 <HAL_GetTick>
 80041f8:	4b1c      	ldr	r3, [pc, #112]	; (800426c <HAL_RCC_ClockConfig+0x194>)
 80041fa:	1bc0      	subs	r0, r0, r7
 80041fc:	4298      	cmp	r0, r3
 80041fe:	d9f4      	bls.n	80041ea <HAL_RCC_ClockConfig+0x112>
 8004200:	e7bc      	b.n	800417c <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004202:	2b01      	cmp	r3, #1
 8004204:	d011      	beq.n	800422a <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004206:	220c      	movs	r2, #12
 8004208:	68eb      	ldr	r3, [r5, #12]
 800420a:	4213      	tst	r3, r2
 800420c:	d100      	bne.n	8004210 <HAL_RCC_ClockConfig+0x138>
 800420e:	e775      	b.n	80040fc <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004210:	f7fe fc7a 	bl	8002b08 <HAL_GetTick>
 8004214:	4b15      	ldr	r3, [pc, #84]	; (800426c <HAL_RCC_ClockConfig+0x194>)
 8004216:	1bc0      	subs	r0, r0, r7
 8004218:	4298      	cmp	r0, r3
 800421a:	d9f4      	bls.n	8004206 <HAL_RCC_ClockConfig+0x12e>
 800421c:	e7ae      	b.n	800417c <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800421e:	f7fe fc73 	bl	8002b08 <HAL_GetTick>
 8004222:	4b12      	ldr	r3, [pc, #72]	; (800426c <HAL_RCC_ClockConfig+0x194>)
 8004224:	1bc0      	subs	r0, r0, r7
 8004226:	4298      	cmp	r0, r3
 8004228:	d8a8      	bhi.n	800417c <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800422a:	220c      	movs	r2, #12
 800422c:	68eb      	ldr	r3, [r5, #12]
 800422e:	4013      	ands	r3, r2
 8004230:	2b04      	cmp	r3, #4
 8004232:	d1f4      	bne.n	800421e <HAL_RCC_ClockConfig+0x146>
 8004234:	e762      	b.n	80040fc <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004236:	f7fe fc67 	bl	8002b08 <HAL_GetTick>
 800423a:	4b0c      	ldr	r3, [pc, #48]	; (800426c <HAL_RCC_ClockConfig+0x194>)
 800423c:	1bc0      	subs	r0, r0, r7
 800423e:	4298      	cmp	r0, r3
 8004240:	d800      	bhi.n	8004244 <HAL_RCC_ClockConfig+0x16c>
 8004242:	e767      	b.n	8004114 <HAL_RCC_ClockConfig+0x3c>
 8004244:	e79a      	b.n	800417c <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004246:	68eb      	ldr	r3, [r5, #12]
 8004248:	4909      	ldr	r1, [pc, #36]	; (8004270 <HAL_RCC_ClockConfig+0x198>)
 800424a:	400b      	ands	r3, r1
 800424c:	68e1      	ldr	r1, [r4, #12]
 800424e:	430b      	orrs	r3, r1
 8004250:	60eb      	str	r3, [r5, #12]
 8004252:	e768      	b.n	8004126 <HAL_RCC_ClockConfig+0x4e>
 8004254:	40022000 	.word	0x40022000
 8004258:	40021000 	.word	0x40021000
 800425c:	ffffc7ff 	.word	0xffffc7ff
 8004260:	0800ab59 	.word	0x0800ab59
 8004264:	20000000 	.word	0x20000000
 8004268:	20000008 	.word	0x20000008
 800426c:	00001388 	.word	0x00001388
 8004270:	fffff8ff 	.word	0xfffff8ff

08004274 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004274:	4b04      	ldr	r3, [pc, #16]	; (8004288 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8004276:	4a05      	ldr	r2, [pc, #20]	; (800428c <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	4905      	ldr	r1, [pc, #20]	; (8004290 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800427c:	055b      	lsls	r3, r3, #21
 800427e:	0f5b      	lsrs	r3, r3, #29
 8004280:	5ccb      	ldrb	r3, [r1, r3]
 8004282:	6810      	ldr	r0, [r2, #0]
 8004284:	40d8      	lsrs	r0, r3
}
 8004286:	4770      	bx	lr
 8004288:	40021000 	.word	0x40021000
 800428c:	20000000 	.word	0x20000000
 8004290:	0800ab69 	.word	0x0800ab69

08004294 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004294:	4b04      	ldr	r3, [pc, #16]	; (80042a8 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8004296:	4a05      	ldr	r2, [pc, #20]	; (80042ac <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	4905      	ldr	r1, [pc, #20]	; (80042b0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800429c:	049b      	lsls	r3, r3, #18
 800429e:	0f5b      	lsrs	r3, r3, #29
 80042a0:	5ccb      	ldrb	r3, [r1, r3]
 80042a2:	6810      	ldr	r0, [r2, #0]
 80042a4:	40d8      	lsrs	r0, r3
}
 80042a6:	4770      	bx	lr
 80042a8:	40021000 	.word	0x40021000
 80042ac:	20000000 	.word	0x20000000
 80042b0:	0800ab69 	.word	0x0800ab69

080042b4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042b4:	6803      	ldr	r3, [r0, #0]
{
 80042b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042b8:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042ba:	069b      	lsls	r3, r3, #26
 80042bc:	d53d      	bpl.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x86>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042be:	2380      	movs	r3, #128	; 0x80
  FlagStatus       pwrclkchanged = RESET;
 80042c0:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042c2:	4c5f      	ldr	r4, [pc, #380]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80042c4:	055b      	lsls	r3, r3, #21
 80042c6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 80042c8:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ca:	421a      	tst	r2, r3
 80042cc:	d104      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80042d0:	4313      	orrs	r3, r2
 80042d2:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80042d4:	2301      	movs	r3, #1
 80042d6:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d8:	2780      	movs	r7, #128	; 0x80
 80042da:	4e5a      	ldr	r6, [pc, #360]	; (8004444 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80042dc:	007f      	lsls	r7, r7, #1
 80042de:	6833      	ldr	r3, [r6, #0]
 80042e0:	423b      	tst	r3, r7
 80042e2:	d06c      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x10a>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80042e4:	6868      	ldr	r0, [r5, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80042e6:	6822      	ldr	r2, [r4, #0]
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80042e8:	0001      	movs	r1, r0
 80042ea:	23c0      	movs	r3, #192	; 0xc0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80042ec:	4042      	eors	r2, r0
 80042ee:	20c0      	movs	r0, #192	; 0xc0
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80042f0:	029b      	lsls	r3, r3, #10
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80042f2:	0380      	lsls	r0, r0, #14
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80042f4:	4019      	ands	r1, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80042f6:	4202      	tst	r2, r0
 80042f8:	d000      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x48>
 80042fa:	e071      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80042fc:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80042fe:	0010      	movs	r0, r2
 8004300:	4018      	ands	r0, r3

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004302:	421a      	tst	r2, r3
 8004304:	d000      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004306:	e074      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004308:	6869      	ldr	r1, [r5, #4]
 800430a:	23c0      	movs	r3, #192	; 0xc0
 800430c:	000a      	movs	r2, r1
 800430e:	029b      	lsls	r3, r3, #10
 8004310:	401a      	ands	r2, r3
 8004312:	429a      	cmp	r2, r3
 8004314:	d107      	bne.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004316:	6823      	ldr	r3, [r4, #0]
 8004318:	484b      	ldr	r0, [pc, #300]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800431a:	4003      	ands	r3, r0
 800431c:	20c0      	movs	r0, #192	; 0xc0
 800431e:	0380      	lsls	r0, r0, #14
 8004320:	4001      	ands	r1, r0
 8004322:	430b      	orrs	r3, r1
 8004324:	6023      	str	r3, [r4, #0]
 8004326:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004328:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800432a:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800432c:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 800432e:	2b01      	cmp	r3, #1
 8004330:	d103      	bne.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004332:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004334:	4a45      	ldr	r2, [pc, #276]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8004336:	4013      	ands	r3, r2
 8004338:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800433a:	682b      	ldr	r3, [r5, #0]
 800433c:	07da      	lsls	r2, r3, #31
 800433e:	d506      	bpl.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004340:	2003      	movs	r0, #3
 8004342:	493f      	ldr	r1, [pc, #252]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004344:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004346:	4382      	bics	r2, r0
 8004348:	68a8      	ldr	r0, [r5, #8]
 800434a:	4302      	orrs	r2, r0
 800434c:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800434e:	079a      	lsls	r2, r3, #30
 8004350:	d506      	bpl.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004352:	200c      	movs	r0, #12
 8004354:	493a      	ldr	r1, [pc, #232]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004356:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004358:	4382      	bics	r2, r0
 800435a:	68e8      	ldr	r0, [r5, #12]
 800435c:	4302      	orrs	r2, r0
 800435e:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004360:	075a      	lsls	r2, r3, #29
 8004362:	d506      	bpl.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004364:	4936      	ldr	r1, [pc, #216]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004366:	483a      	ldr	r0, [pc, #232]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8004368:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800436a:	4002      	ands	r2, r0
 800436c:	6928      	ldr	r0, [r5, #16]
 800436e:	4302      	orrs	r2, r0
 8004370:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004372:	071a      	lsls	r2, r3, #28
 8004374:	d506      	bpl.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004376:	4932      	ldr	r1, [pc, #200]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004378:	4836      	ldr	r0, [pc, #216]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 800437a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800437c:	4002      	ands	r2, r0
 800437e:	6968      	ldr	r0, [r5, #20]
 8004380:	4302      	orrs	r2, r0
 8004382:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004384:	05da      	lsls	r2, r3, #23
 8004386:	d506      	bpl.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004388:	492d      	ldr	r1, [pc, #180]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800438a:	4833      	ldr	r0, [pc, #204]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800438c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800438e:	4002      	ands	r2, r0
 8004390:	69a8      	ldr	r0, [r5, #24]
 8004392:	4302      	orrs	r2, r0
 8004394:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004396:	065a      	lsls	r2, r3, #25
 8004398:	d506      	bpl.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800439a:	4929      	ldr	r1, [pc, #164]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800439c:	482f      	ldr	r0, [pc, #188]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800439e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80043a0:	4002      	ands	r2, r0
 80043a2:	6a28      	ldr	r0, [r5, #32]
 80043a4:	4302      	orrs	r2, r0
 80043a6:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80043a8:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043aa:	061b      	lsls	r3, r3, #24
 80043ac:	d517      	bpl.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x12a>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80043ae:	4a24      	ldr	r2, [pc, #144]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80043b0:	492b      	ldr	r1, [pc, #172]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043b2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80043b4:	400b      	ands	r3, r1
 80043b6:	69e9      	ldr	r1, [r5, #28]
 80043b8:	430b      	orrs	r3, r1
 80043ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80043bc:	e00f      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x12a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043be:	6833      	ldr	r3, [r6, #0]
 80043c0:	433b      	orrs	r3, r7
 80043c2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80043c4:	f7fe fba0 	bl	8002b08 <HAL_GetTick>
 80043c8:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043ca:	6833      	ldr	r3, [r6, #0]
 80043cc:	423b      	tst	r3, r7
 80043ce:	d189      	bne.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d0:	f7fe fb9a 	bl	8002b08 <HAL_GetTick>
 80043d4:	9b01      	ldr	r3, [sp, #4]
 80043d6:	1ac0      	subs	r0, r0, r3
 80043d8:	2864      	cmp	r0, #100	; 0x64
 80043da:	d9f6      	bls.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x116>
          return HAL_TIMEOUT;
 80043dc:	2003      	movs	r0, #3
}
 80043de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80043e0:	4299      	cmp	r1, r3
 80043e2:	d000      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x132>
 80043e4:	e78a      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x48>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80043e6:	6822      	ldr	r2, [r4, #0]
          return HAL_ERROR;
 80043e8:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80043ea:	0392      	lsls	r2, r2, #14
 80043ec:	d400      	bmi.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80043ee:	e785      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x48>
 80043f0:	e7f5      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x12a>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80043f2:	4288      	cmp	r0, r1
 80043f4:	d100      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x144>
 80043f6:	e787      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x54>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80043f8:	682b      	ldr	r3, [r5, #0]
 80043fa:	069b      	lsls	r3, r3, #26
 80043fc:	d400      	bmi.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80043fe:	e783      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_BACKUPRESET_FORCE();
 8004400:	2180      	movs	r1, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004402:	6d23      	ldr	r3, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8004404:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8004406:	0309      	lsls	r1, r1, #12
 8004408:	4301      	orrs	r1, r0
 800440a:	6521      	str	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800440c:	6d21      	ldr	r1, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800440e:	4a12      	ldr	r2, [pc, #72]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004410:	4814      	ldr	r0, [pc, #80]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004412:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004414:	4001      	ands	r1, r0
 8004416:	6521      	str	r1, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8004418:	6522      	str	r2, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800441a:	05db      	lsls	r3, r3, #23
 800441c:	d400      	bmi.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800441e:	e773      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x54>
        tickstart = HAL_GetTick();
 8004420:	f7fe fb72 	bl	8002b08 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004424:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8004426:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004428:	00bf      	lsls	r7, r7, #2
 800442a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800442c:	423b      	tst	r3, r7
 800442e:	d000      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8004430:	e76a      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x54>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004432:	f7fe fb69 	bl	8002b08 <HAL_GetTick>
 8004436:	4b0c      	ldr	r3, [pc, #48]	; (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004438:	1b80      	subs	r0, r0, r6
 800443a:	4298      	cmp	r0, r3
 800443c:	d9f5      	bls.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x176>
 800443e:	e7cd      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x128>
 8004440:	40021000 	.word	0x40021000
 8004444:	40007000 	.word	0x40007000
 8004448:	ffcfffff 	.word	0xffcfffff
 800444c:	efffffff 	.word	0xefffffff
 8004450:	fffff3ff 	.word	0xfffff3ff
 8004454:	ffffcfff 	.word	0xffffcfff
 8004458:	fffcffff 	.word	0xfffcffff
 800445c:	fbffffff 	.word	0xfbffffff
 8004460:	fff3ffff 	.word	0xfff3ffff
 8004464:	fff7ffff 	.word	0xfff7ffff
 8004468:	00001388 	.word	0x00001388

0800446c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800446c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800446e:	2702      	movs	r7, #2

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004470:	1c45      	adds	r5, r0, #1
 8004472:	7feb      	ldrb	r3, [r5, #31]
{
 8004474:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8004476:	0038      	movs	r0, r7
 8004478:	2b01      	cmp	r3, #1
 800447a:	d027      	beq.n	80044cc <HAL_RTC_DeactivateAlarm+0x60>
 800447c:	2301      	movs	r3, #1

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800447e:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004480:	19e6      	adds	r6, r4, r7
  __HAL_LOCK(hrtc);
 8004482:	77eb      	strb	r3, [r5, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004484:	77f7      	strb	r7, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004486:	6823      	ldr	r3, [r4, #0]
 8004488:	625a      	str	r2, [r3, #36]	; 0x24
 800448a:	3a77      	subs	r2, #119	; 0x77
 800448c:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800448e:	32ad      	adds	r2, #173	; 0xad
 8004490:	4291      	cmp	r1, r2
 8004492:	d12a      	bne.n	80044ea <HAL_RTC_DeactivateAlarm+0x7e>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004494:	689a      	ldr	r2, [r3, #8]
 8004496:	4922      	ldr	r1, [pc, #136]	; (8004520 <HAL_RTC_DeactivateAlarm+0xb4>)
    tickstart = HAL_GetTick();

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004498:	27fa      	movs	r7, #250	; 0xfa
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800449a:	400a      	ands	r2, r1
 800449c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800449e:	689a      	ldr	r2, [r3, #8]
 80044a0:	4920      	ldr	r1, [pc, #128]	; (8004524 <HAL_RTC_DeactivateAlarm+0xb8>)
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80044a2:	00bf      	lsls	r7, r7, #2
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80044a4:	400a      	ands	r2, r1
 80044a6:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80044a8:	f7fe fb2e 	bl	8002b08 <HAL_GetTick>
 80044ac:	9000      	str	r0, [sp, #0]
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80044ae:	2201      	movs	r2, #1
 80044b0:	6823      	ldr	r3, [r4, #0]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	401a      	ands	r2, r3
 80044b6:	9201      	str	r2, [sp, #4]
 80044b8:	2201      	movs	r2, #1
 80044ba:	4213      	tst	r3, r2
 80044bc:	d007      	beq.n	80044ce <HAL_RTC_DeactivateAlarm+0x62>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044be:	22ff      	movs	r2, #255	; 0xff
 80044c0:	6823      	ldr	r3, [r4, #0]

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80044c2:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044c4:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 80044c6:	2301      	movs	r3, #1
 80044c8:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hrtc);
 80044ca:	77e8      	strb	r0, [r5, #31]

  return HAL_OK;
}
 80044cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80044ce:	f7fe fb1b 	bl	8002b08 <HAL_GetTick>
 80044d2:	9b00      	ldr	r3, [sp, #0]
 80044d4:	1ac0      	subs	r0, r0, r3
 80044d6:	42b8      	cmp	r0, r7
 80044d8:	d9e9      	bls.n	80044ae <HAL_RTC_DeactivateAlarm+0x42>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044da:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80044dc:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044de:	6823      	ldr	r3, [r4, #0]
 80044e0:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80044e2:	77f0      	strb	r0, [r6, #31]
        __HAL_UNLOCK(hrtc);
 80044e4:	9b01      	ldr	r3, [sp, #4]
 80044e6:	77eb      	strb	r3, [r5, #31]
        return HAL_TIMEOUT;
 80044e8:	e7f0      	b.n	80044cc <HAL_RTC_DeactivateAlarm+0x60>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80044ea:	689a      	ldr	r2, [r3, #8]
 80044ec:	490e      	ldr	r1, [pc, #56]	; (8004528 <HAL_RTC_DeactivateAlarm+0xbc>)
 80044ee:	400a      	ands	r2, r1
 80044f0:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80044f2:	689a      	ldr	r2, [r3, #8]
 80044f4:	490d      	ldr	r1, [pc, #52]	; (800452c <HAL_RTC_DeactivateAlarm+0xc0>)
 80044f6:	400a      	ands	r2, r1
 80044f8:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80044fa:	f7fe fb05 	bl	8002b08 <HAL_GetTick>
 80044fe:	9000      	str	r0, [sp, #0]
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004500:	6823      	ldr	r3, [r4, #0]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	001a      	movs	r2, r3
 8004506:	403a      	ands	r2, r7
 8004508:	9201      	str	r2, [sp, #4]
 800450a:	423b      	tst	r3, r7
 800450c:	d1d7      	bne.n	80044be <HAL_RTC_DeactivateAlarm+0x52>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800450e:	f7fe fafb 	bl	8002b08 <HAL_GetTick>
 8004512:	9b00      	ldr	r3, [sp, #0]
 8004514:	1ac0      	subs	r0, r0, r3
 8004516:	23fa      	movs	r3, #250	; 0xfa
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	4298      	cmp	r0, r3
 800451c:	d9f0      	bls.n	8004500 <HAL_RTC_DeactivateAlarm+0x94>
 800451e:	e7dc      	b.n	80044da <HAL_RTC_DeactivateAlarm+0x6e>
 8004520:	fffffeff 	.word	0xfffffeff
 8004524:	ffffefff 	.word	0xffffefff
 8004528:	fffffdff 	.word	0xfffffdff
 800452c:	ffffdfff 	.word	0xffffdfff

08004530 <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004530:	6803      	ldr	r3, [r0, #0]
{
 8004532:	b510      	push	{r4, lr}
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004534:	689a      	ldr	r2, [r3, #8]
{
 8004536:	0004      	movs	r4, r0
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004538:	04d2      	lsls	r2, r2, #19
 800453a:	d50a      	bpl.n	8004552 <HAL_RTC_AlarmIRQHandler+0x22>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	05db      	lsls	r3, r3, #23
 8004540:	d507      	bpl.n	8004552 <HAL_RTC_AlarmIRQHandler+0x22>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004542:	f005 f81f 	bl	8009584 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004546:	6821      	ldr	r1, [r4, #0]
 8004548:	4b0e      	ldr	r3, [pc, #56]	; (8004584 <HAL_RTC_AlarmIRQHandler+0x54>)
 800454a:	68ca      	ldr	r2, [r1, #12]
 800454c:	b2d2      	uxtb	r2, r2
 800454e:	4313      	orrs	r3, r2
 8004550:	60cb      	str	r3, [r1, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004552:	6823      	ldr	r3, [r4, #0]
 8004554:	689a      	ldr	r2, [r3, #8]
 8004556:	0492      	lsls	r2, r2, #18
 8004558:	d50b      	bpl.n	8004572 <HAL_RTC_AlarmIRQHandler+0x42>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	059b      	lsls	r3, r3, #22
 800455e:	d508      	bpl.n	8004572 <HAL_RTC_AlarmIRQHandler+0x42>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004560:	0020      	movs	r0, r4
 8004562:	f000 faf9 	bl	8004b58 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004566:	6821      	ldr	r1, [r4, #0]
 8004568:	4b07      	ldr	r3, [pc, #28]	; (8004588 <HAL_RTC_AlarmIRQHandler+0x58>)
 800456a:	68ca      	ldr	r2, [r1, #12]
 800456c:	b2d2      	uxtb	r2, r2
 800456e:	4313      	orrs	r3, r2
 8004570:	60cb      	str	r3, [r1, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004572:	2280      	movs	r2, #128	; 0x80
 8004574:	4b05      	ldr	r3, [pc, #20]	; (800458c <HAL_RTC_AlarmIRQHandler+0x5c>)
 8004576:	0292      	lsls	r2, r2, #10
 8004578:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800457a:	2301      	movs	r3, #1
 800457c:	3402      	adds	r4, #2
 800457e:	77e3      	strb	r3, [r4, #31]
}
 8004580:	bd10      	pop	{r4, pc}
 8004582:	46c0      	nop			; (mov r8, r8)
 8004584:	fffffe7f 	.word	0xfffffe7f
 8004588:	fffffd7f 	.word	0xfffffd7f
 800458c:	40010400 	.word	0x40010400

08004590 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004590:	21a0      	movs	r1, #160	; 0xa0
 8004592:	6802      	ldr	r2, [r0, #0]
{
 8004594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004596:	68d3      	ldr	r3, [r2, #12]
{
 8004598:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800459a:	438b      	bics	r3, r1
 800459c:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800459e:	f7fe fab3 	bl	8002b08 <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80045a2:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 80045a4:	0005      	movs	r5, r0
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80045a6:	2620      	movs	r6, #32
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80045a8:	00bf      	lsls	r7, r7, #2
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80045aa:	6823      	ldr	r3, [r4, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	4233      	tst	r3, r6
 80045b0:	d001      	beq.n	80045b6 <HAL_RTC_WaitForSynchro+0x26>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80045b2:	2000      	movs	r0, #0
}
 80045b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80045b6:	f7fe faa7 	bl	8002b08 <HAL_GetTick>
 80045ba:	1b40      	subs	r0, r0, r5
 80045bc:	42b8      	cmp	r0, r7
 80045be:	d9f4      	bls.n	80045aa <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 80045c0:	2003      	movs	r0, #3
 80045c2:	e7f7      	b.n	80045b4 <HAL_RTC_WaitForSynchro+0x24>

080045c4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80045c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80045c6:	2640      	movs	r6, #64	; 0x40
 80045c8:	6803      	ldr	r3, [r0, #0]
{
 80045ca:	0004      	movs	r4, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80045cc:	68da      	ldr	r2, [r3, #12]
 80045ce:	4232      	tst	r2, r6
 80045d0:	d001      	beq.n	80045d6 <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80045d2:	2000      	movs	r0, #0
}
 80045d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80045d6:	2201      	movs	r2, #1
 80045d8:	4252      	negs	r2, r2
 80045da:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80045dc:	f7fe fa94 	bl	8002b08 <HAL_GetTick>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80045e0:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 80045e2:	0005      	movs	r5, r0
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80045e4:	00bf      	lsls	r7, r7, #2
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80045e6:	6823      	ldr	r3, [r4, #0]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	4233      	tst	r3, r6
 80045ec:	d1f1      	bne.n	80045d2 <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80045ee:	f7fe fa8b 	bl	8002b08 <HAL_GetTick>
 80045f2:	1b40      	subs	r0, r0, r5
 80045f4:	42b8      	cmp	r0, r7
 80045f6:	d9f6      	bls.n	80045e6 <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 80045f8:	2003      	movs	r0, #3
 80045fa:	e7eb      	b.n	80045d4 <RTC_EnterInitMode+0x10>

080045fc <HAL_RTC_Init>:
{
 80045fc:	b570      	push	{r4, r5, r6, lr}
 80045fe:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004600:	2501      	movs	r5, #1
  if (hrtc == NULL)
 8004602:	2800      	cmp	r0, #0
 8004604:	d01a      	beq.n	800463c <HAL_RTC_Init+0x40>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004606:	1c86      	adds	r6, r0, #2
 8004608:	7ff3      	ldrb	r3, [r6, #31]
 800460a:	b2da      	uxtb	r2, r3
 800460c:	2b00      	cmp	r3, #0
 800460e:	d103      	bne.n	8004618 <HAL_RTC_Init+0x1c>
    hrtc->Lock = HAL_UNLOCKED;
 8004610:	1943      	adds	r3, r0, r5
 8004612:	77da      	strb	r2, [r3, #31]
    HAL_RTC_MspInit(hrtc);
 8004614:	f7fd fd70 	bl	80020f8 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004618:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800461a:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 800461c:	77f3      	strb	r3, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800461e:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004620:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004622:	625a      	str	r2, [r3, #36]	; 0x24
 8004624:	3a77      	subs	r2, #119	; 0x77
 8004626:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004628:	f7ff ffcc 	bl	80045c4 <RTC_EnterInitMode>
 800462c:	6823      	ldr	r3, [r4, #0]
 800462e:	1e05      	subs	r5, r0, #0
 8004630:	d006      	beq.n	8004640 <HAL_RTC_Init+0x44>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004632:	22ff      	movs	r2, #255	; 0xff
 8004634:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004636:	2304      	movs	r3, #4
 8004638:	77f3      	strb	r3, [r6, #31]
        return HAL_ERROR;
 800463a:	2501      	movs	r5, #1
}
 800463c:	0028      	movs	r0, r5
 800463e:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004640:	689a      	ldr	r2, [r3, #8]
 8004642:	491b      	ldr	r1, [pc, #108]	; (80046b0 <HAL_RTC_Init+0xb4>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004644:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004646:	400a      	ands	r2, r1
 8004648:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800464a:	6862      	ldr	r2, [r4, #4]
 800464c:	6899      	ldr	r1, [r3, #8]
 800464e:	4302      	orrs	r2, r0
 8004650:	69a0      	ldr	r0, [r4, #24]
 8004652:	4302      	orrs	r2, r0
 8004654:	430a      	orrs	r2, r1
 8004656:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004658:	68e2      	ldr	r2, [r4, #12]
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800465a:	6960      	ldr	r0, [r4, #20]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800465c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800465e:	68a2      	ldr	r2, [r4, #8]
 8004660:	6919      	ldr	r1, [r3, #16]
 8004662:	0412      	lsls	r2, r2, #16
 8004664:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004666:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004668:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800466a:	68da      	ldr	r2, [r3, #12]
 800466c:	438a      	bics	r2, r1
 800466e:	60da      	str	r2, [r3, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004670:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004672:	397d      	subs	r1, #125	; 0x7d
 8004674:	438a      	bics	r2, r1
 8004676:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004678:	69e2      	ldr	r2, [r4, #28]
 800467a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800467c:	4302      	orrs	r2, r0
 800467e:	430a      	orrs	r2, r1
 8004680:	64da      	str	r2, [r3, #76]	; 0x4c
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	069b      	lsls	r3, r3, #26
 8004686:	d40c      	bmi.n	80046a2 <HAL_RTC_Init+0xa6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004688:	0020      	movs	r0, r4
 800468a:	f7ff ff81 	bl	8004590 <HAL_RTC_WaitForSynchro>
 800468e:	2800      	cmp	r0, #0
 8004690:	d007      	beq.n	80046a2 <HAL_RTC_Init+0xa6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004692:	22ff      	movs	r2, #255	; 0xff
 8004694:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(hrtc);
 8004696:	3401      	adds	r4, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004698:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800469a:	2304      	movs	r3, #4
 800469c:	77f3      	strb	r3, [r6, #31]
        __HAL_UNLOCK(hrtc);
 800469e:	77e5      	strb	r5, [r4, #31]
 80046a0:	e7cb      	b.n	800463a <HAL_RTC_Init+0x3e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046a2:	22ff      	movs	r2, #255	; 0xff
 80046a4:	6823      	ldr	r3, [r4, #0]
 80046a6:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80046a8:	2301      	movs	r3, #1
 80046aa:	77f3      	strb	r3, [r6, #31]
    return HAL_OK;
 80046ac:	e7c6      	b.n	800463c <HAL_RTC_Init+0x40>
 80046ae:	46c0      	nop			; (mov r8, r8)
 80046b0:	ff8fffbf 	.word	0xff8fffbf

080046b4 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80046b4:	2300      	movs	r3, #0
  uint8_t Param = Value;

  while (Param >= 10U)
 80046b6:	2809      	cmp	r0, #9
 80046b8:	d803      	bhi.n	80046c2 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Param -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 80046ba:	011b      	lsls	r3, r3, #4
 80046bc:	4318      	orrs	r0, r3
 80046be:	b2c0      	uxtb	r0, r0
}
 80046c0:	4770      	bx	lr
    Param -= 10U;
 80046c2:	380a      	subs	r0, #10
    bcdhigh++;
 80046c4:	3301      	adds	r3, #1
    Param -= 10U;
 80046c6:	b2c0      	uxtb	r0, r0
 80046c8:	e7f5      	b.n	80046b6 <RTC_ByteToBcd2+0x2>
	...

080046cc <HAL_RTC_SetTime>:
{
 80046cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 80046ce:	1c43      	adds	r3, r0, #1
{
 80046d0:	b085      	sub	sp, #20
  __HAL_LOCK(hrtc);
 80046d2:	9301      	str	r3, [sp, #4]
{
 80046d4:	000c      	movs	r4, r1
  __HAL_LOCK(hrtc);
 80046d6:	7fd9      	ldrb	r1, [r3, #31]
 80046d8:	2302      	movs	r3, #2
{
 80046da:	0005      	movs	r5, r0
  __HAL_LOCK(hrtc);
 80046dc:	001f      	movs	r7, r3
 80046de:	2901      	cmp	r1, #1
 80046e0:	d036      	beq.n	8004750 <HAL_RTC_SetTime+0x84>
 80046e2:	2101      	movs	r1, #1
 80046e4:	1840      	adds	r0, r0, r1
 80046e6:	77c1      	strb	r1, [r0, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80046e8:	18e9      	adds	r1, r5, r3
 80046ea:	77cb      	strb	r3, [r1, #31]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80046ec:	682f      	ldr	r7, [r5, #0]
 80046ee:	7820      	ldrb	r0, [r4, #0]
 80046f0:	7866      	ldrb	r6, [r4, #1]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80046f2:	9102      	str	r1, [sp, #8]
 80046f4:	333e      	adds	r3, #62	; 0x3e
  if (Format == RTC_FORMAT_BIN)
 80046f6:	2a00      	cmp	r2, #0
 80046f8:	d12d      	bne.n	8004756 <HAL_RTC_SetTime+0x8a>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80046fa:	68ba      	ldr	r2, [r7, #8]
 80046fc:	0011      	movs	r1, r2
 80046fe:	4019      	ands	r1, r3
 8004700:	421a      	tst	r2, r3
 8004702:	d100      	bne.n	8004706 <HAL_RTC_SetTime+0x3a>
      sTime->TimeFormat = 0x00U;
 8004704:	70e1      	strb	r1, [r4, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004706:	f7ff ffd5 	bl	80046b4 <RTC_ByteToBcd2>
 800470a:	9003      	str	r0, [sp, #12]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800470c:	0030      	movs	r0, r6
 800470e:	f7ff ffd1 	bl	80046b4 <RTC_ByteToBcd2>
 8004712:	0006      	movs	r6, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004714:	78a0      	ldrb	r0, [r4, #2]
 8004716:	f7ff ffcd 	bl	80046b4 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800471a:	78e3      	ldrb	r3, [r4, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800471c:	9a03      	ldr	r2, [sp, #12]
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800471e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004720:	4303      	orrs	r3, r0
 8004722:	0412      	lsls	r2, r2, #16
 8004724:	4313      	orrs	r3, r2
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004726:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004728:	431e      	orrs	r6, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800472a:	23ca      	movs	r3, #202	; 0xca
 800472c:	627b      	str	r3, [r7, #36]	; 0x24
 800472e:	3b77      	subs	r3, #119	; 0x77
 8004730:	627b      	str	r3, [r7, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004732:	0028      	movs	r0, r5
 8004734:	f7ff ff46 	bl	80045c4 <RTC_EnterInitMode>
 8004738:	682b      	ldr	r3, [r5, #0]
 800473a:	1e07      	subs	r7, r0, #0
 800473c:	d019      	beq.n	8004772 <HAL_RTC_SetTime+0xa6>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800473e:	22ff      	movs	r2, #255	; 0xff
 8004740:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004742:	2304      	movs	r3, #4
 8004744:	9a02      	ldr	r2, [sp, #8]
 8004746:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004748:	2300      	movs	r3, #0
 800474a:	9a01      	ldr	r2, [sp, #4]
 800474c:	77d3      	strb	r3, [r2, #31]
        return HAL_ERROR;
 800474e:	2701      	movs	r7, #1
}
 8004750:	0038      	movs	r0, r7
 8004752:	b005      	add	sp, #20
 8004754:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004756:	68ba      	ldr	r2, [r7, #8]
 8004758:	0011      	movs	r1, r2
 800475a:	4019      	ands	r1, r3
 800475c:	421a      	tst	r2, r3
 800475e:	d100      	bne.n	8004762 <HAL_RTC_SetTime+0x96>
      sTime->TimeFormat = 0x00U;
 8004760:	70e1      	strb	r1, [r4, #3]
              ((uint32_t)sTime->Seconds) | \
 8004762:	78a3      	ldrb	r3, [r4, #2]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004764:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004766:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004768:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800476a:	431e      	orrs	r6, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800476c:	78e3      	ldrb	r3, [r4, #3]
 800476e:	041b      	lsls	r3, r3, #16
 8004770:	e7da      	b.n	8004728 <HAL_RTC_SetTime+0x5c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004772:	4a16      	ldr	r2, [pc, #88]	; (80047cc <HAL_RTC_SetTime+0x100>)
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004774:	4916      	ldr	r1, [pc, #88]	; (80047d0 <HAL_RTC_SetTime+0x104>)
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004776:	4016      	ands	r6, r2
 8004778:	601e      	str	r6, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800477a:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800477c:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800477e:	400a      	ands	r2, r1
 8004780:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004782:	68e2      	ldr	r2, [r4, #12]
 8004784:	6899      	ldr	r1, [r3, #8]
 8004786:	4302      	orrs	r2, r0
 8004788:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800478a:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800478c:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800478e:	68da      	ldr	r2, [r3, #12]
 8004790:	438a      	bics	r2, r1
 8004792:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	069b      	lsls	r3, r3, #26
 8004798:	d40d      	bmi.n	80047b6 <HAL_RTC_SetTime+0xea>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800479a:	0028      	movs	r0, r5
 800479c:	f7ff fef8 	bl	8004590 <HAL_RTC_WaitForSynchro>
 80047a0:	2800      	cmp	r0, #0
 80047a2:	d008      	beq.n	80047b6 <HAL_RTC_SetTime+0xea>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047a4:	22ff      	movs	r2, #255	; 0xff
 80047a6:	682b      	ldr	r3, [r5, #0]
 80047a8:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80047aa:	2304      	movs	r3, #4
 80047ac:	9a02      	ldr	r2, [sp, #8]
 80047ae:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 80047b0:	9b01      	ldr	r3, [sp, #4]
 80047b2:	77df      	strb	r7, [r3, #31]
 80047b4:	e7cb      	b.n	800474e <HAL_RTC_SetTime+0x82>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047b6:	22ff      	movs	r2, #255	; 0xff
 80047b8:	682b      	ldr	r3, [r5, #0]
 80047ba:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80047bc:	2301      	movs	r3, #1
 80047be:	9a02      	ldr	r2, [sp, #8]
 80047c0:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 80047c2:	2300      	movs	r3, #0
 80047c4:	9a01      	ldr	r2, [sp, #4]
 80047c6:	77d3      	strb	r3, [r2, #31]
    return HAL_OK;
 80047c8:	e7c2      	b.n	8004750 <HAL_RTC_SetTime+0x84>
 80047ca:	46c0      	nop			; (mov r8, r8)
 80047cc:	007f7f7f 	.word	0x007f7f7f
 80047d0:	fffbffff 	.word	0xfffbffff

080047d4 <HAL_RTC_SetDate>:
  __HAL_LOCK(hrtc);
 80047d4:	2302      	movs	r3, #2
{
 80047d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 80047d8:	1c47      	adds	r7, r0, #1
{
 80047da:	000e      	movs	r6, r1
  __HAL_LOCK(hrtc);
 80047dc:	7ff9      	ldrb	r1, [r7, #31]
{
 80047de:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 80047e0:	001d      	movs	r5, r3
{
 80047e2:	b085      	sub	sp, #20
  __HAL_LOCK(hrtc);
 80047e4:	2901      	cmp	r1, #1
 80047e6:	d036      	beq.n	8004856 <HAL_RTC_SetDate+0x82>
 80047e8:	2101      	movs	r1, #1
 80047ea:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80047ec:	18c1      	adds	r1, r0, r3
 80047ee:	77cb      	strb	r3, [r1, #31]
 80047f0:	9101      	str	r1, [sp, #4]
                  ((uint32_t)sDate->WeekDay << 13U));
 80047f2:	7831      	ldrb	r1, [r6, #0]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80047f4:	78f0      	ldrb	r0, [r6, #3]
                  ((uint32_t)sDate->WeekDay << 13U));
 80047f6:	0349      	lsls	r1, r1, #13
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80047f8:	7873      	ldrb	r3, [r6, #1]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80047fa:	78b5      	ldrb	r5, [r6, #2]
                  ((uint32_t)sDate->WeekDay << 13U));
 80047fc:	9102      	str	r1, [sp, #8]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80047fe:	2a00      	cmp	r2, #0
 8004800:	d14c      	bne.n	800489c <HAL_RTC_SetDate+0xc8>
 8004802:	3210      	adds	r2, #16
 8004804:	4213      	tst	r3, r2
 8004806:	d002      	beq.n	800480e <HAL_RTC_SetDate+0x3a>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004808:	4393      	bics	r3, r2
 800480a:	330a      	adds	r3, #10
 800480c:	7073      	strb	r3, [r6, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800480e:	f7ff ff51 	bl	80046b4 <RTC_ByteToBcd2>
 8004812:	9003      	str	r0, [sp, #12]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004814:	7870      	ldrb	r0, [r6, #1]
 8004816:	f7ff ff4d 	bl	80046b4 <RTC_ByteToBcd2>
 800481a:	0006      	movs	r6, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800481c:	0028      	movs	r0, r5
 800481e:	f7ff ff49 	bl	80046b4 <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004822:	9b03      	ldr	r3, [sp, #12]
 8004824:	9a02      	ldr	r2, [sp, #8]
 8004826:	041b      	lsls	r3, r3, #16
 8004828:	4310      	orrs	r0, r2
 800482a:	4303      	orrs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800482c:	0236      	lsls	r6, r6, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800482e:	431e      	orrs	r6, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004830:	22ca      	movs	r2, #202	; 0xca
 8004832:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004834:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004836:	625a      	str	r2, [r3, #36]	; 0x24
 8004838:	3a77      	subs	r2, #119	; 0x77
 800483a:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800483c:	f7ff fec2 	bl	80045c4 <RTC_EnterInitMode>
 8004840:	6823      	ldr	r3, [r4, #0]
 8004842:	1e05      	subs	r5, r0, #0
 8004844:	d00a      	beq.n	800485c <HAL_RTC_SetDate+0x88>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004846:	22ff      	movs	r2, #255	; 0xff
 8004848:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800484a:	2304      	movs	r3, #4
 800484c:	9a01      	ldr	r2, [sp, #4]
 800484e:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004850:	2300      	movs	r3, #0
 8004852:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 8004854:	2501      	movs	r5, #1
}
 8004856:	0028      	movs	r0, r5
 8004858:	b005      	add	sp, #20
 800485a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800485c:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800485e:	4a13      	ldr	r2, [pc, #76]	; (80048ac <HAL_RTC_SetDate+0xd8>)
 8004860:	4032      	ands	r2, r6
 8004862:	605a      	str	r2, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004864:	68da      	ldr	r2, [r3, #12]
 8004866:	438a      	bics	r2, r1
 8004868:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	069b      	lsls	r3, r3, #26
 800486e:	d40c      	bmi.n	800488a <HAL_RTC_SetDate+0xb6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004870:	0020      	movs	r0, r4
 8004872:	f7ff fe8d 	bl	8004590 <HAL_RTC_WaitForSynchro>
 8004876:	2800      	cmp	r0, #0
 8004878:	d007      	beq.n	800488a <HAL_RTC_SetDate+0xb6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800487a:	22ff      	movs	r2, #255	; 0xff
 800487c:	6823      	ldr	r3, [r4, #0]
 800487e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004880:	2304      	movs	r3, #4
 8004882:	9a01      	ldr	r2, [sp, #4]
 8004884:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 8004886:	77fd      	strb	r5, [r7, #31]
 8004888:	e7e4      	b.n	8004854 <HAL_RTC_SetDate+0x80>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800488a:	22ff      	movs	r2, #255	; 0xff
 800488c:	6823      	ldr	r3, [r4, #0]
 800488e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8004890:	2301      	movs	r3, #1
 8004892:	9a01      	ldr	r2, [sp, #4]
 8004894:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004896:	2300      	movs	r3, #0
 8004898:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 800489a:	e7dc      	b.n	8004856 <HAL_RTC_SetDate+0x82>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800489c:	9a02      	ldr	r2, [sp, #8]
 800489e:	0400      	lsls	r0, r0, #16
 80048a0:	4310      	orrs	r0, r2
 80048a2:	4328      	orrs	r0, r5
                  (((uint32_t)sDate->Month) << 8U) | \
 80048a4:	021e      	lsls	r6, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80048a6:	4306      	orrs	r6, r0
 80048a8:	e7c2      	b.n	8004830 <HAL_RTC_SetDate+0x5c>
 80048aa:	46c0      	nop			; (mov r8, r8)
 80048ac:	00ffff3f 	.word	0x00ffff3f

080048b0 <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 80048b0:	2302      	movs	r3, #2
{
 80048b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048b4:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 80048b6:	1c41      	adds	r1, r0, #1
 80048b8:	7fce      	ldrb	r6, [r1, #31]
{
 80048ba:	0004      	movs	r4, r0
 80048bc:	b085      	sub	sp, #20
  __HAL_LOCK(hrtc);
 80048be:	0018      	movs	r0, r3
 80048c0:	2e01      	cmp	r6, #1
 80048c2:	d100      	bne.n	80048c6 <HAL_RTC_SetAlarm_IT+0x16>
 80048c4:	e097      	b.n	80049f6 <HAL_RTC_SetAlarm_IT+0x146>
 80048c6:	3801      	subs	r0, #1
 80048c8:	77c8      	strb	r0, [r1, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80048ca:	18e1      	adds	r1, r4, r3
 80048cc:	77cb      	strb	r3, [r1, #31]
  if (Format == RTC_FORMAT_BIN)
 80048ce:	7869      	ldrb	r1, [r5, #1]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80048d0:	6826      	ldr	r6, [r4, #0]
 80048d2:	9101      	str	r1, [sp, #4]
 80048d4:	7828      	ldrb	r0, [r5, #0]
 80048d6:	78af      	ldrb	r7, [r5, #2]
 80048d8:	333e      	adds	r3, #62	; 0x3e
  if (Format == RTC_FORMAT_BIN)
 80048da:	2a00      	cmp	r2, #0
 80048dc:	d165      	bne.n	80049aa <HAL_RTC_SetAlarm_IT+0xfa>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80048de:	68b2      	ldr	r2, [r6, #8]
 80048e0:	0011      	movs	r1, r2
 80048e2:	4019      	ands	r1, r3
 80048e4:	421a      	tst	r2, r3
 80048e6:	d100      	bne.n	80048ea <HAL_RTC_SetAlarm_IT+0x3a>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80048e8:	70e9      	strb	r1, [r5, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80048ea:	f7ff fee3 	bl	80046b4 <RTC_ByteToBcd2>
 80048ee:	9002      	str	r0, [sp, #8]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80048f0:	9801      	ldr	r0, [sp, #4]
 80048f2:	f7ff fedf 	bl	80046b4 <RTC_ByteToBcd2>
 80048f6:	9001      	str	r0, [sp, #4]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80048f8:	0038      	movs	r0, r7
 80048fa:	f7ff fedb 	bl	80046b4 <RTC_ByteToBcd2>
 80048fe:	0007      	movs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004900:	1c6b      	adds	r3, r5, #1
 8004902:	7fd8      	ldrb	r0, [r3, #31]
 8004904:	f7ff fed6 	bl	80046b4 <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004908:	696a      	ldr	r2, [r5, #20]
 800490a:	69eb      	ldr	r3, [r5, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800490c:	0600      	lsls	r0, r0, #24
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800490e:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004910:	78ea      	ldrb	r2, [r5, #3]
 8004912:	0412      	lsls	r2, r2, #16
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004914:	4313      	orrs	r3, r2
 8004916:	431f      	orrs	r7, r3
 8004918:	9b02      	ldr	r3, [sp, #8]
 800491a:	041b      	lsls	r3, r3, #16
 800491c:	431f      	orrs	r7, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800491e:	9b01      	ldr	r3, [sp, #4]
 8004920:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004922:	431f      	orrs	r7, r3
 8004924:	4307      	orrs	r7, r0
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004926:	69ab      	ldr	r3, [r5, #24]
 8004928:	686a      	ldr	r2, [r5, #4]
 800492a:	431a      	orrs	r2, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800492c:	23ca      	movs	r3, #202	; 0xca
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800492e:	9201      	str	r2, [sp, #4]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004930:	6273      	str	r3, [r6, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004932:	6a6a      	ldr	r2, [r5, #36]	; 0x24
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004934:	3b77      	subs	r3, #119	; 0x77
 8004936:	6273      	str	r3, [r6, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004938:	33ad      	adds	r3, #173	; 0xad
 800493a:	429a      	cmp	r2, r3
 800493c:	d15d      	bne.n	80049fa <HAL_RTC_SetAlarm_IT+0x14a>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800493e:	68b3      	ldr	r3, [r6, #8]
 8004940:	4a42      	ldr	r2, [pc, #264]	; (8004a4c <HAL_RTC_SetAlarm_IT+0x19c>)
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004942:	2501      	movs	r5, #1
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004944:	4013      	ands	r3, r2
 8004946:	60b3      	str	r3, [r6, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004948:	68f2      	ldr	r2, [r6, #12]
 800494a:	4b41      	ldr	r3, [pc, #260]	; (8004a50 <HAL_RTC_SetAlarm_IT+0x1a0>)
 800494c:	b2d2      	uxtb	r2, r2
 800494e:	4313      	orrs	r3, r2
 8004950:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 8004952:	f7fe f8d9 	bl	8002b08 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004956:	26fa      	movs	r6, #250	; 0xfa
    tickstart = HAL_GetTick();
 8004958:	9002      	str	r0, [sp, #8]
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800495a:	00b6      	lsls	r6, r6, #2
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800495c:	6823      	ldr	r3, [r4, #0]
 800495e:	68da      	ldr	r2, [r3, #12]
 8004960:	0011      	movs	r1, r2
 8004962:	4029      	ands	r1, r5
 8004964:	9103      	str	r1, [sp, #12]
 8004966:	422a      	tst	r2, r5
 8004968:	d036      	beq.n	80049d8 <HAL_RTC_SetAlarm_IT+0x128>
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800496a:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800496c:	61df      	str	r7, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800496e:	645a      	str	r2, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004970:	2280      	movs	r2, #128	; 0x80
 8004972:	6899      	ldr	r1, [r3, #8]
 8004974:	0052      	lsls	r2, r2, #1
 8004976:	430a      	orrs	r2, r1
 8004978:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800497a:	2280      	movs	r2, #128	; 0x80
 800497c:	6899      	ldr	r1, [r3, #8]
 800497e:	0152      	lsls	r2, r2, #5
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004980:	430a      	orrs	r2, r1
 8004982:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004984:	2280      	movs	r2, #128	; 0x80
 8004986:	4b33      	ldr	r3, [pc, #204]	; (8004a54 <HAL_RTC_SetAlarm_IT+0x1a4>)
 8004988:	0292      	lsls	r2, r2, #10
 800498a:	6819      	ldr	r1, [r3, #0]
  __HAL_UNLOCK(hrtc);
 800498c:	2000      	movs	r0, #0
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800498e:	4311      	orrs	r1, r2
 8004990:	6019      	str	r1, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004992:	6899      	ldr	r1, [r3, #8]
 8004994:	430a      	orrs	r2, r1
 8004996:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004998:	22ff      	movs	r2, #255	; 0xff
 800499a:	6823      	ldr	r3, [r4, #0]
 800499c:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 800499e:	3afe      	subs	r2, #254	; 0xfe
 80049a0:	1ca3      	adds	r3, r4, #2
  __HAL_UNLOCK(hrtc);
 80049a2:	18a4      	adds	r4, r4, r2
  hrtc->State = HAL_RTC_STATE_READY;
 80049a4:	77da      	strb	r2, [r3, #31]
  __HAL_UNLOCK(hrtc);
 80049a6:	77e0      	strb	r0, [r4, #31]
  return HAL_OK;
 80049a8:	e025      	b.n	80049f6 <HAL_RTC_SetAlarm_IT+0x146>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80049aa:	68b2      	ldr	r2, [r6, #8]
 80049ac:	0011      	movs	r1, r2
 80049ae:	4019      	ands	r1, r3
 80049b0:	421a      	tst	r2, r3
 80049b2:	d100      	bne.n	80049b6 <HAL_RTC_SetAlarm_IT+0x106>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80049b4:	70e9      	strb	r1, [r5, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80049b6:	69eb      	ldr	r3, [r5, #28]
 80049b8:	696a      	ldr	r2, [r5, #20]
 80049ba:	0400      	lsls	r0, r0, #16
 80049bc:	4313      	orrs	r3, r2
 80049be:	431f      	orrs	r7, r3
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80049c0:	9b01      	ldr	r3, [sp, #4]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80049c2:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80049c4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80049c6:	431f      	orrs	r7, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80049c8:	78eb      	ldrb	r3, [r5, #3]
 80049ca:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80049cc:	431f      	orrs	r7, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80049ce:	1c6b      	adds	r3, r5, #1
 80049d0:	7fdb      	ldrb	r3, [r3, #31]
 80049d2:	061b      	lsls	r3, r3, #24
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80049d4:	431f      	orrs	r7, r3
 80049d6:	e7a6      	b.n	8004926 <HAL_RTC_SetAlarm_IT+0x76>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80049d8:	f7fe f896 	bl	8002b08 <HAL_GetTick>
 80049dc:	9b02      	ldr	r3, [sp, #8]
 80049de:	1ac0      	subs	r0, r0, r3
 80049e0:	42b0      	cmp	r0, r6
 80049e2:	d9bb      	bls.n	800495c <HAL_RTC_SetAlarm_IT+0xac>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80049e4:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80049e6:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80049ec:	1ca3      	adds	r3, r4, #2
 80049ee:	77d8      	strb	r0, [r3, #31]
        __HAL_UNLOCK(hrtc);
 80049f0:	9b03      	ldr	r3, [sp, #12]
 80049f2:	3401      	adds	r4, #1
 80049f4:	77e3      	strb	r3, [r4, #31]
}
 80049f6:	b005      	add	sp, #20
 80049f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80049fa:	68b3      	ldr	r3, [r6, #8]
 80049fc:	4a16      	ldr	r2, [pc, #88]	; (8004a58 <HAL_RTC_SetAlarm_IT+0x1a8>)
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80049fe:	2502      	movs	r5, #2
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004a00:	4013      	ands	r3, r2
 8004a02:	60b3      	str	r3, [r6, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004a04:	68f2      	ldr	r2, [r6, #12]
 8004a06:	4b15      	ldr	r3, [pc, #84]	; (8004a5c <HAL_RTC_SetAlarm_IT+0x1ac>)
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 8004a0e:	f7fe f87b 	bl	8002b08 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004a12:	26fa      	movs	r6, #250	; 0xfa
    tickstart = HAL_GetTick();
 8004a14:	9002      	str	r0, [sp, #8]
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004a16:	00b6      	lsls	r6, r6, #2
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004a18:	6823      	ldr	r3, [r4, #0]
 8004a1a:	68da      	ldr	r2, [r3, #12]
 8004a1c:	0011      	movs	r1, r2
 8004a1e:	4029      	ands	r1, r5
 8004a20:	9103      	str	r1, [sp, #12]
 8004a22:	422a      	tst	r2, r5
 8004a24:	d00b      	beq.n	8004a3e <HAL_RTC_SetAlarm_IT+0x18e>
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004a26:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004a28:	621f      	str	r7, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004a2a:	649a      	str	r2, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004a2c:	2280      	movs	r2, #128	; 0x80
 8004a2e:	6899      	ldr	r1, [r3, #8]
 8004a30:	0092      	lsls	r2, r2, #2
 8004a32:	430a      	orrs	r2, r1
 8004a34:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004a36:	2280      	movs	r2, #128	; 0x80
 8004a38:	6899      	ldr	r1, [r3, #8]
 8004a3a:	0192      	lsls	r2, r2, #6
 8004a3c:	e7a0      	b.n	8004980 <HAL_RTC_SetAlarm_IT+0xd0>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004a3e:	f7fe f863 	bl	8002b08 <HAL_GetTick>
 8004a42:	9b02      	ldr	r3, [sp, #8]
 8004a44:	1ac0      	subs	r0, r0, r3
 8004a46:	42b0      	cmp	r0, r6
 8004a48:	d9e6      	bls.n	8004a18 <HAL_RTC_SetAlarm_IT+0x168>
 8004a4a:	e7cb      	b.n	80049e4 <HAL_RTC_SetAlarm_IT+0x134>
 8004a4c:	fffffeff 	.word	0xfffffeff
 8004a50:	fffffe7f 	.word	0xfffffe7f
 8004a54:	40010400 	.word	0x40010400
 8004a58:	fffffdff 	.word	0xfffffdff
 8004a5c:	fffffd7f 	.word	0xfffffd7f

08004a60 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004a60:	0902      	lsrs	r2, r0, #4
{
 8004a62:	0003      	movs	r3, r0
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004a64:	200a      	movs	r0, #10
 8004a66:	4350      	muls	r0, r2
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004a68:	220f      	movs	r2, #15
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	18c0      	adds	r0, r0, r3
 8004a6e:	b2c0      	uxtb	r0, r0
}
 8004a70:	4770      	bx	lr
	...

08004a74 <HAL_RTC_GetTime>:
{
 8004a74:	b570      	push	{r4, r5, r6, lr}
 8004a76:	000c      	movs	r4, r1
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004a78:	6801      	ldr	r1, [r0, #0]
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004a7a:	203f      	movs	r0, #63	; 0x3f
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004a7c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8004a7e:	6063      	str	r3, [r4, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004a80:	690b      	ldr	r3, [r1, #16]
 8004a82:	045b      	lsls	r3, r3, #17
 8004a84:	0c5b      	lsrs	r3, r3, #17
 8004a86:	60a3      	str	r3, [r4, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004a88:	680b      	ldr	r3, [r1, #0]
 8004a8a:	490e      	ldr	r1, [pc, #56]	; (8004ac4 <HAL_RTC_GetTime+0x50>)
 8004a8c:	400b      	ands	r3, r1
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004a8e:	0c19      	lsrs	r1, r3, #16
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004a90:	0a1e      	lsrs	r6, r3, #8
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004a92:	b2dd      	uxtb	r5, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004a94:	2340      	movs	r3, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004a96:	4008      	ands	r0, r1
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004a98:	b2f6      	uxtb	r6, r6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004a9a:	4019      	ands	r1, r3
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004a9c:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004a9e:	7066      	strb	r6, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004aa0:	70a5      	strb	r5, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004aa2:	70e1      	strb	r1, [r4, #3]
  if (Format == RTC_FORMAT_BIN)
 8004aa4:	2a00      	cmp	r2, #0
 8004aa6:	d10a      	bne.n	8004abe <HAL_RTC_GetTime+0x4a>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004aa8:	f7ff ffda 	bl	8004a60 <RTC_Bcd2ToByte>
 8004aac:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004aae:	0030      	movs	r0, r6
 8004ab0:	f7ff ffd6 	bl	8004a60 <RTC_Bcd2ToByte>
 8004ab4:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004ab6:	0028      	movs	r0, r5
 8004ab8:	f7ff ffd2 	bl	8004a60 <RTC_Bcd2ToByte>
 8004abc:	70a0      	strb	r0, [r4, #2]
}
 8004abe:	2000      	movs	r0, #0
 8004ac0:	bd70      	pop	{r4, r5, r6, pc}
 8004ac2:	46c0      	nop			; (mov r8, r8)
 8004ac4:	007f7f7f 	.word	0x007f7f7f

08004ac8 <HAL_RTC_GetDate>:
{
 8004ac8:	b570      	push	{r4, r5, r6, lr}
 8004aca:	000c      	movs	r4, r1
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004acc:	6803      	ldr	r3, [r0, #0]
 8004ace:	490e      	ldr	r1, [pc, #56]	; (8004b08 <HAL_RTC_GetDate+0x40>)
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	400b      	ands	r3, r1
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004ad4:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004ad6:	04dd      	lsls	r5, r3, #19
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004ad8:	b2de      	uxtb	r6, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004ada:	041b      	lsls	r3, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004adc:	0eed      	lsrs	r5, r5, #27
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004ade:	0f5b      	lsrs	r3, r3, #29
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004ae0:	70e0      	strb	r0, [r4, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004ae2:	7065      	strb	r5, [r4, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004ae4:	70a6      	strb	r6, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004ae6:	7023      	strb	r3, [r4, #0]
  if (Format == RTC_FORMAT_BIN)
 8004ae8:	2a00      	cmp	r2, #0
 8004aea:	d10a      	bne.n	8004b02 <HAL_RTC_GetDate+0x3a>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004aec:	f7ff ffb8 	bl	8004a60 <RTC_Bcd2ToByte>
 8004af0:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004af2:	0028      	movs	r0, r5
 8004af4:	f7ff ffb4 	bl	8004a60 <RTC_Bcd2ToByte>
 8004af8:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004afa:	0030      	movs	r0, r6
 8004afc:	f7ff ffb0 	bl	8004a60 <RTC_Bcd2ToByte>
 8004b00:	70a0      	strb	r0, [r4, #2]
}
 8004b02:	2000      	movs	r0, #0
 8004b04:	bd70      	pop	{r4, r5, r6, pc}
 8004b06:	46c0      	nop			; (mov r8, r8)
 8004b08:	00ffff3f 	.word	0x00ffff3f

08004b0c <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8004b0c:	6803      	ldr	r3, [r0, #0]
  tmp += (BackupRegister * 4U);
 8004b0e:	0089      	lsls	r1, r1, #2
  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8004b10:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
 8004b12:	18c9      	adds	r1, r1, r3

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004b14:	600a      	str	r2, [r1, #0]
}
 8004b16:	4770      	bx	lr

08004b18 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8004b18:	6803      	ldr	r3, [r0, #0]
  tmp += (BackupRegister * 4U);
 8004b1a:	0089      	lsls	r1, r1, #2
  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8004b1c:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
 8004b1e:	18c9      	adds	r1, r1, r3

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004b20:	6808      	ldr	r0, [r1, #0]
}
 8004b22:	4770      	bx	lr

08004b24 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004b24:	2202      	movs	r2, #2
{
 8004b26:	b510      	push	{r4, lr}
  __HAL_LOCK(hrtc);
 8004b28:	1c41      	adds	r1, r0, #1
 8004b2a:	7fcc      	ldrb	r4, [r1, #31]
{
 8004b2c:	0003      	movs	r3, r0
  __HAL_LOCK(hrtc);
 8004b2e:	0010      	movs	r0, r2
 8004b30:	2c01      	cmp	r4, #1
 8004b32:	d010      	beq.n	8004b56 <HAL_RTCEx_EnableBypassShadow+0x32>

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b34:	1898      	adds	r0, r3, r2
 8004b36:	77c2      	strb	r2, [r0, #31]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	32c8      	adds	r2, #200	; 0xc8
 8004b3c:	625a      	str	r2, [r3, #36]	; 0x24
 8004b3e:	3a77      	subs	r2, #119	; 0x77
 8004b40:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8004b42:	689c      	ldr	r4, [r3, #8]
 8004b44:	3a33      	subs	r2, #51	; 0x33
 8004b46:	4322      	orrs	r2, r4
 8004b48:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b4a:	22ff      	movs	r2, #255	; 0xff
 8004b4c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	77c3      	strb	r3, [r0, #31]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004b52:	2000      	movs	r0, #0
 8004b54:	77c8      	strb	r0, [r1, #31]

  return HAL_OK;
}
 8004b56:	bd10      	pop	{r4, pc}

08004b58 <HAL_RTCEx_AlarmBEventCallback>:
 8004b58:	4770      	bx	lr
	...

08004b5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b5e:	001f      	movs	r7, r3
 8004b60:	b085      	sub	sp, #20
 8004b62:	000e      	movs	r6, r1
 8004b64:	9201      	str	r2, [sp, #4]
 8004b66:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b68:	f7fd ffce 	bl	8002b08 <HAL_GetTick>
 8004b6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b6e:	19dd      	adds	r5, r3, r7
 8004b70:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8004b72:	f7fd ffc9 	bl	8002b08 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b76:	4b27      	ldr	r3, [pc, #156]	; (8004c14 <SPI_WaitFlagStateUntilTimeout+0xb8>)
  tmp_tickstart = HAL_GetTick();
 8004b78:	9000      	str	r0, [sp, #0]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	015b      	lsls	r3, r3, #5
 8004b7e:	0d1b      	lsrs	r3, r3, #20
 8004b80:	436b      	muls	r3, r5

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b82:	6822      	ldr	r2, [r4, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 8004b84:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b86:	6893      	ldr	r3, [r2, #8]
 8004b88:	4033      	ands	r3, r6
 8004b8a:	1b9b      	subs	r3, r3, r6
 8004b8c:	4259      	negs	r1, r3
 8004b8e:	414b      	adcs	r3, r1
 8004b90:	9901      	ldr	r1, [sp, #4]
 8004b92:	428b      	cmp	r3, r1
 8004b94:	d101      	bne.n	8004b9a <SPI_WaitFlagStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8004b96:	2000      	movs	r0, #0
 8004b98:	e032      	b.n	8004c00 <SPI_WaitFlagStateUntilTimeout+0xa4>
    if (Timeout != HAL_MAX_DELAY)
 8004b9a:	1c7b      	adds	r3, r7, #1
 8004b9c:	d0f3      	beq.n	8004b86 <SPI_WaitFlagStateUntilTimeout+0x2a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b9e:	f7fd ffb3 	bl	8002b08 <HAL_GetTick>
 8004ba2:	9b00      	ldr	r3, [sp, #0]
 8004ba4:	1ac0      	subs	r0, r0, r3
 8004ba6:	42a8      	cmp	r0, r5
 8004ba8:	d32c      	bcc.n	8004c04 <SPI_WaitFlagStateUntilTimeout+0xa8>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004baa:	21e0      	movs	r1, #224	; 0xe0
 8004bac:	6823      	ldr	r3, [r4, #0]
 8004bae:	685a      	ldr	r2, [r3, #4]
 8004bb0:	438a      	bics	r2, r1
 8004bb2:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bb4:	2282      	movs	r2, #130	; 0x82
 8004bb6:	6861      	ldr	r1, [r4, #4]
 8004bb8:	0052      	lsls	r2, r2, #1
 8004bba:	4291      	cmp	r1, r2
 8004bbc:	d10c      	bne.n	8004bd8 <SPI_WaitFlagStateUntilTimeout+0x7c>
 8004bbe:	2180      	movs	r1, #128	; 0x80
 8004bc0:	68a2      	ldr	r2, [r4, #8]
 8004bc2:	0209      	lsls	r1, r1, #8
 8004bc4:	428a      	cmp	r2, r1
 8004bc6:	d003      	beq.n	8004bd0 <SPI_WaitFlagStateUntilTimeout+0x74>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bc8:	2180      	movs	r1, #128	; 0x80
 8004bca:	00c9      	lsls	r1, r1, #3
 8004bcc:	428a      	cmp	r2, r1
 8004bce:	d103      	bne.n	8004bd8 <SPI_WaitFlagStateUntilTimeout+0x7c>
          __HAL_SPI_DISABLE(hspi);
 8004bd0:	2140      	movs	r1, #64	; 0x40
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	438a      	bics	r2, r1
 8004bd6:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bd8:	2180      	movs	r1, #128	; 0x80
 8004bda:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004bdc:	0189      	lsls	r1, r1, #6
 8004bde:	428a      	cmp	r2, r1
 8004be0:	d106      	bne.n	8004bf0 <SPI_WaitFlagStateUntilTimeout+0x94>
          SPI_RESET_CRC(hspi);
 8004be2:	6819      	ldr	r1, [r3, #0]
 8004be4:	480c      	ldr	r0, [pc, #48]	; (8004c18 <SPI_WaitFlagStateUntilTimeout+0xbc>)
 8004be6:	4001      	ands	r1, r0
 8004be8:	6019      	str	r1, [r3, #0]
 8004bea:	6819      	ldr	r1, [r3, #0]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004bf0:	0023      	movs	r3, r4
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	3351      	adds	r3, #81	; 0x51
 8004bf6:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 8004bf8:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8004bfa:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8004bfc:	3450      	adds	r4, #80	; 0x50
 8004bfe:	7023      	strb	r3, [r4, #0]
}
 8004c00:	b005      	add	sp, #20
 8004c02:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if(count == 0U)
 8004c04:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 8004c06:	1e5a      	subs	r2, r3, #1
 8004c08:	4193      	sbcs	r3, r2
 8004c0a:	425b      	negs	r3, r3
 8004c0c:	401d      	ands	r5, r3
      count--;
 8004c0e:	9b03      	ldr	r3, [sp, #12]
 8004c10:	3b01      	subs	r3, #1
 8004c12:	e7b6      	b.n	8004b82 <SPI_WaitFlagStateUntilTimeout+0x26>
 8004c14:	20000000 	.word	0x20000000
 8004c18:	ffffdfff 	.word	0xffffdfff

08004c1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c1c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c1e:	4b17      	ldr	r3, [pc, #92]	; (8004c7c <SPI_EndRxTxTransaction+0x60>)
{
 8004c20:	0004      	movs	r4, r0
 8004c22:	000d      	movs	r5, r1
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c24:	6818      	ldr	r0, [r3, #0]
 8004c26:	4916      	ldr	r1, [pc, #88]	; (8004c80 <SPI_EndRxTxTransaction+0x64>)
{
 8004c28:	0016      	movs	r6, r2
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c2a:	f7fb fa93 	bl	8000154 <__udivsi3>
 8004c2e:	23fa      	movs	r3, #250	; 0xfa
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4343      	muls	r3, r0
 8004c34:	9303      	str	r3, [sp, #12]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c36:	2382      	movs	r3, #130	; 0x82
 8004c38:	6861      	ldr	r1, [r4, #4]
      if (count == 0U)
      {
        break;
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004c3a:	2280      	movs	r2, #128	; 0x80
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c3c:	005b      	lsls	r3, r3, #1
 8004c3e:	4299      	cmp	r1, r3
 8004c40:	d10f      	bne.n	8004c62 <SPI_EndRxTxTransaction+0x46>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c42:	002b      	movs	r3, r5
 8004c44:	2200      	movs	r2, #0
 8004c46:	2180      	movs	r1, #128	; 0x80
 8004c48:	0020      	movs	r0, r4
 8004c4a:	9600      	str	r6, [sp, #0]
 8004c4c:	f7ff ff86 	bl	8004b5c <SPI_WaitFlagStateUntilTimeout>
 8004c50:	2800      	cmp	r0, #0
 8004c52:	d010      	beq.n	8004c76 <SPI_EndRxTxTransaction+0x5a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c54:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8004c56:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c58:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	6563      	str	r3, [r4, #84]	; 0x54
  }

  return HAL_OK;
}
 8004c5e:	b004      	add	sp, #16
 8004c60:	bd70      	pop	{r4, r5, r6, pc}
      if (count == 0U)
 8004c62:	9b03      	ldr	r3, [sp, #12]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d006      	beq.n	8004c76 <SPI_EndRxTxTransaction+0x5a>
      count--;
 8004c68:	9b03      	ldr	r3, [sp, #12]
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004c6e:	6823      	ldr	r3, [r4, #0]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	4213      	tst	r3, r2
 8004c74:	d1f5      	bne.n	8004c62 <SPI_EndRxTxTransaction+0x46>
  return HAL_OK;
 8004c76:	2000      	movs	r0, #0
 8004c78:	e7f1      	b.n	8004c5e <SPI_EndRxTxTransaction+0x42>
 8004c7a:	46c0      	nop			; (mov r8, r8)
 8004c7c:	20000000 	.word	0x20000000
 8004c80:	016e3600 	.word	0x016e3600

08004c84 <HAL_SPI_MspInit>:
}
 8004c84:	4770      	bx	lr
	...

08004c88 <HAL_SPI_Init>:
{
 8004c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c8a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004c8c:	2001      	movs	r0, #1
  if (hspi == NULL)
 8004c8e:	2c00      	cmp	r4, #0
 8004c90:	d05a      	beq.n	8004d48 <HAL_SPI_Init+0xc0>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d158      	bne.n	8004d4a <HAL_SPI_Init+0xc2>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c98:	2282      	movs	r2, #130	; 0x82
 8004c9a:	6861      	ldr	r1, [r4, #4]
 8004c9c:	0052      	lsls	r2, r2, #1
 8004c9e:	4291      	cmp	r1, r2
 8004ca0:	d000      	beq.n	8004ca4 <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ca2:	61e3      	str	r3, [r4, #28]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ca4:	0025      	movs	r5, r4
 8004ca6:	3551      	adds	r5, #81	; 0x51
 8004ca8:	782b      	ldrb	r3, [r5, #0]
 8004caa:	b2da      	uxtb	r2, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d105      	bne.n	8004cbc <HAL_SPI_Init+0x34>
    hspi->Lock = HAL_UNLOCKED;
 8004cb0:	0023      	movs	r3, r4
 8004cb2:	3350      	adds	r3, #80	; 0x50
    HAL_SPI_MspInit(hspi);
 8004cb4:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8004cb6:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 8004cb8:	f7ff ffe4 	bl	8004c84 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8004cbc:	2702      	movs	r7, #2
  __HAL_SPI_DISABLE(hspi);
 8004cbe:	2240      	movs	r2, #64	; 0x40
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cc0:	2682      	movs	r6, #130	; 0x82
  hspi->State = HAL_SPI_STATE_BUSY;
 8004cc2:	702f      	strb	r7, [r5, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cc4:	2784      	movs	r7, #132	; 0x84
  __HAL_SPI_DISABLE(hspi);
 8004cc6:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cc8:	0076      	lsls	r6, r6, #1
  __HAL_SPI_DISABLE(hspi);
 8004cca:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ccc:	023f      	lsls	r7, r7, #8
  __HAL_SPI_DISABLE(hspi);
 8004cce:	4393      	bics	r3, r2
 8004cd0:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cd2:	6863      	ldr	r3, [r4, #4]
 8004cd4:	69a2      	ldr	r2, [r4, #24]
 8004cd6:	4033      	ands	r3, r6
 8004cd8:	68a6      	ldr	r6, [r4, #8]
 8004cda:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004cdc:	403e      	ands	r6, r7
 8004cde:	2780      	movs	r7, #128	; 0x80
 8004ce0:	4333      	orrs	r3, r6
 8004ce2:	68e6      	ldr	r6, [r4, #12]
 8004ce4:	013f      	lsls	r7, r7, #4
 8004ce6:	403e      	ands	r6, r7
 8004ce8:	2702      	movs	r7, #2
 8004cea:	4333      	orrs	r3, r6
 8004cec:	6926      	ldr	r6, [r4, #16]
 8004cee:	403e      	ands	r6, r7
 8004cf0:	4333      	orrs	r3, r6
 8004cf2:	6966      	ldr	r6, [r4, #20]
 8004cf4:	3f01      	subs	r7, #1
 8004cf6:	403e      	ands	r6, r7
 8004cf8:	4333      	orrs	r3, r6
 8004cfa:	2680      	movs	r6, #128	; 0x80
 8004cfc:	00b6      	lsls	r6, r6, #2
 8004cfe:	4016      	ands	r6, r2
 8004d00:	4333      	orrs	r3, r6
 8004d02:	69e6      	ldr	r6, [r4, #28]
 8004d04:	3737      	adds	r7, #55	; 0x37
 8004d06:	403e      	ands	r6, r7
 8004d08:	4333      	orrs	r3, r6
 8004d0a:	6a26      	ldr	r6, [r4, #32]
 8004d0c:	3748      	adds	r7, #72	; 0x48
 8004d0e:	403e      	ands	r6, r7
 8004d10:	4333      	orrs	r3, r6
 8004d12:	2680      	movs	r6, #128	; 0x80
 8004d14:	0007      	movs	r7, r0
 8004d16:	01b6      	lsls	r6, r6, #6
 8004d18:	4037      	ands	r7, r6
 8004d1a:	433b      	orrs	r3, r7
 8004d1c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d1e:	2304      	movs	r3, #4
 8004d20:	2710      	movs	r7, #16
 8004d22:	0c12      	lsrs	r2, r2, #16
 8004d24:	401a      	ands	r2, r3
 8004d26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d28:	403b      	ands	r3, r7
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	604a      	str	r2, [r1, #4]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d2e:	42b0      	cmp	r0, r6
 8004d30:	d102      	bne.n	8004d38 <HAL_SPI_Init+0xb0>
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8004d32:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d38:	69cb      	ldr	r3, [r1, #28]
 8004d3a:	4a06      	ldr	r2, [pc, #24]	; (8004d54 <HAL_SPI_Init+0xcc>)
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d3c:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d3e:	4013      	ands	r3, r2
 8004d40:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8004d42:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d44:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d46:	702b      	strb	r3, [r5, #0]
}
 8004d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d4e:	6163      	str	r3, [r4, #20]
 8004d50:	e7a8      	b.n	8004ca4 <HAL_SPI_Init+0x1c>
 8004d52:	46c0      	nop			; (mov r8, r8)
 8004d54:	fffff7ff 	.word	0xfffff7ff

08004d58 <HAL_SPI_TransmitReceive>:
{
 8004d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d5a:	001f      	movs	r7, r3
  __HAL_LOCK(hspi);
 8004d5c:	0003      	movs	r3, r0
{
 8004d5e:	b087      	sub	sp, #28
 8004d60:	9203      	str	r2, [sp, #12]
  __HAL_LOCK(hspi);
 8004d62:	3350      	adds	r3, #80	; 0x50
 8004d64:	781a      	ldrb	r2, [r3, #0]
{
 8004d66:	0004      	movs	r4, r0
 8004d68:	000e      	movs	r6, r1
  __HAL_LOCK(hspi);
 8004d6a:	2502      	movs	r5, #2
 8004d6c:	2a01      	cmp	r2, #1
 8004d6e:	d100      	bne.n	8004d72 <HAL_SPI_TransmitReceive+0x1a>
 8004d70:	e0a8      	b.n	8004ec4 <HAL_SPI_TransmitReceive+0x16c>
 8004d72:	2201      	movs	r2, #1
 8004d74:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8004d76:	f7fd fec7 	bl	8002b08 <HAL_GetTick>
  tmp_state           = hspi->State;
 8004d7a:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8004d7c:	9002      	str	r0, [sp, #8]
  tmp_state           = hspi->State;
 8004d7e:	3351      	adds	r3, #81	; 0x51
 8004d80:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8004d82:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8004d84:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d00b      	beq.n	8004da2 <HAL_SPI_TransmitReceive+0x4a>
 8004d8a:	2382      	movs	r3, #130	; 0x82
 8004d8c:	005b      	lsls	r3, r3, #1
 8004d8e:	4299      	cmp	r1, r3
 8004d90:	d000      	beq.n	8004d94 <HAL_SPI_TransmitReceive+0x3c>
 8004d92:	e090      	b.n	8004eb6 <HAL_SPI_TransmitReceive+0x15e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004d94:	68a3      	ldr	r3, [r4, #8]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d000      	beq.n	8004d9c <HAL_SPI_TransmitReceive+0x44>
 8004d9a:	e08c      	b.n	8004eb6 <HAL_SPI_TransmitReceive+0x15e>
 8004d9c:	2a04      	cmp	r2, #4
 8004d9e:	d000      	beq.n	8004da2 <HAL_SPI_TransmitReceive+0x4a>
 8004da0:	e089      	b.n	8004eb6 <HAL_SPI_TransmitReceive+0x15e>
    errorcode = HAL_ERROR;
 8004da2:	2501      	movs	r5, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004da4:	2e00      	cmp	r6, #0
 8004da6:	d100      	bne.n	8004daa <HAL_SPI_TransmitReceive+0x52>
 8004da8:	e085      	b.n	8004eb6 <HAL_SPI_TransmitReceive+0x15e>
 8004daa:	9b03      	ldr	r3, [sp, #12]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d100      	bne.n	8004db2 <HAL_SPI_TransmitReceive+0x5a>
 8004db0:	e081      	b.n	8004eb6 <HAL_SPI_TransmitReceive+0x15e>
 8004db2:	2f00      	cmp	r7, #0
 8004db4:	d100      	bne.n	8004db8 <HAL_SPI_TransmitReceive+0x60>
 8004db6:	e07e      	b.n	8004eb6 <HAL_SPI_TransmitReceive+0x15e>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004db8:	0023      	movs	r3, r4
 8004dba:	3351      	adds	r3, #81	; 0x51
 8004dbc:	781a      	ldrb	r2, [r3, #0]
 8004dbe:	2a04      	cmp	r2, #4
 8004dc0:	d001      	beq.n	8004dc6 <HAL_SPI_TransmitReceive+0x6e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004dc2:	2205      	movs	r2, #5
 8004dc4:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dc6:	2300      	movs	r3, #0
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dc8:	2080      	movs	r0, #128	; 0x80
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004dca:	9a03      	ldr	r2, [sp, #12]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dcc:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004dce:	63a2      	str	r2, [r4, #56]	; 0x38
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dd0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hspi->RxXferCount = Size;
 8004dd2:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004dd4:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004dd6:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxXferSize  = Size;
 8004dd8:	87a7      	strh	r7, [r4, #60]	; 0x3c
    SPI_RESET_CRC(hspi);
 8004dda:	6823      	ldr	r3, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004ddc:	6326      	str	r6, [r4, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004dde:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004de0:	86a7      	strh	r7, [r4, #52]	; 0x34
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004de2:	0180      	lsls	r0, r0, #6
 8004de4:	4282      	cmp	r2, r0
 8004de6:	d106      	bne.n	8004df6 <HAL_SPI_TransmitReceive+0x9e>
    SPI_RESET_CRC(hspi);
 8004de8:	6818      	ldr	r0, [r3, #0]
 8004dea:	4d82      	ldr	r5, [pc, #520]	; (8004ff4 <HAL_SPI_TransmitReceive+0x29c>)
 8004dec:	4028      	ands	r0, r5
 8004dee:	6018      	str	r0, [r3, #0]
 8004df0:	6818      	ldr	r0, [r3, #0]
 8004df2:	4302      	orrs	r2, r0
 8004df4:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004df6:	2240      	movs	r2, #64	; 0x40
 8004df8:	6818      	ldr	r0, [r3, #0]
 8004dfa:	4210      	tst	r0, r2
 8004dfc:	d102      	bne.n	8004e04 <HAL_SPI_TransmitReceive+0xac>
    __HAL_SPI_ENABLE(hspi);
 8004dfe:	6818      	ldr	r0, [r3, #0]
 8004e00:	4302      	orrs	r2, r0
 8004e02:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e04:	2280      	movs	r2, #128	; 0x80
 8004e06:	68e0      	ldr	r0, [r4, #12]
 8004e08:	0112      	lsls	r2, r2, #4
 8004e0a:	4290      	cmp	r0, r2
 8004e0c:	d000      	beq.n	8004e10 <HAL_SPI_TransmitReceive+0xb8>
 8004e0e:	e072      	b.n	8004ef6 <HAL_SPI_TransmitReceive+0x19e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e10:	2900      	cmp	r1, #0
 8004e12:	d001      	beq.n	8004e18 <HAL_SPI_TransmitReceive+0xc0>
 8004e14:	2f01      	cmp	r7, #1
 8004e16:	d107      	bne.n	8004e28 <HAL_SPI_TransmitReceive+0xd0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e18:	8832      	ldrh	r2, [r6, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e1a:	3602      	adds	r6, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e1c:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8004e1e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e20:	6326      	str	r6, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8004e22:	3b01      	subs	r3, #1
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	86e3      	strh	r3, [r4, #54]	; 0x36
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8004e28:	2780      	movs	r7, #128	; 0x80
        txallowed = 1U;
 8004e2a:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e2c:	2602      	movs	r6, #2
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8004e2e:	01bf      	lsls	r7, r7, #6
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e30:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d118      	bne.n	8004e68 <HAL_SPI_TransmitReceive+0x110>
 8004e36:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d115      	bne.n	8004e68 <HAL_SPI_TransmitReceive+0x110>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e3c:	2380      	movs	r3, #128	; 0x80
 8004e3e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004e40:	019b      	lsls	r3, r3, #6
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d000      	beq.n	8004e48 <HAL_SPI_TransmitReceive+0xf0>
 8004e46:	e0b1      	b.n	8004fac <HAL_SPI_TransmitReceive+0x254>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8004e48:	2201      	movs	r2, #1
 8004e4a:	9b02      	ldr	r3, [sp, #8]
 8004e4c:	0011      	movs	r1, r2
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	0020      	movs	r0, r4
 8004e52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e54:	f7ff fe82 	bl	8004b5c <SPI_WaitFlagStateUntilTimeout>
 8004e58:	2800      	cmp	r0, #0
 8004e5a:	d100      	bne.n	8004e5e <HAL_SPI_TransmitReceive+0x106>
 8004e5c:	e0a4      	b.n	8004fa8 <HAL_SPI_TransmitReceive+0x250>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004e5e:	2302      	movs	r3, #2
 8004e60:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004e62:	4313      	orrs	r3, r2
 8004e64:	6563      	str	r3, [r4, #84]	; 0x54
 8004e66:	e025      	b.n	8004eb4 <HAL_SPI_TransmitReceive+0x15c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e68:	6823      	ldr	r3, [r4, #0]
 8004e6a:	689a      	ldr	r2, [r3, #8]
 8004e6c:	4232      	tst	r2, r6
 8004e6e:	d005      	beq.n	8004e7c <HAL_SPI_TransmitReceive+0x124>
 8004e70:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8004e72:	2a00      	cmp	r2, #0
 8004e74:	d002      	beq.n	8004e7c <HAL_SPI_TransmitReceive+0x124>
 8004e76:	2d01      	cmp	r5, #1
 8004e78:	d027      	beq.n	8004eca <HAL_SPI_TransmitReceive+0x172>
{
 8004e7a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e7c:	6898      	ldr	r0, [r3, #8]
 8004e7e:	2101      	movs	r1, #1
 8004e80:	0002      	movs	r2, r0
 8004e82:	400a      	ands	r2, r1
 8004e84:	4208      	tst	r0, r1
 8004e86:	d00c      	beq.n	8004ea2 <HAL_SPI_TransmitReceive+0x14a>
 8004e88:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8004e8a:	2900      	cmp	r1, #0
 8004e8c:	d009      	beq.n	8004ea2 <HAL_SPI_TransmitReceive+0x14a>
        txallowed = 1U;
 8004e8e:	0015      	movs	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e90:	68d9      	ldr	r1, [r3, #12]
 8004e92:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004e94:	8019      	strh	r1, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e96:	3302      	adds	r3, #2
 8004e98:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8004e9a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004ea2:	f7fd fe31 	bl	8002b08 <HAL_GetTick>
 8004ea6:	9b02      	ldr	r3, [sp, #8]
 8004ea8:	1ac0      	subs	r0, r0, r3
 8004eaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004eac:	4298      	cmp	r0, r3
 8004eae:	d3bf      	bcc.n	8004e30 <HAL_SPI_TransmitReceive+0xd8>
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	d0bd      	beq.n	8004e30 <HAL_SPI_TransmitReceive+0xd8>
      errorcode = HAL_TIMEOUT;
 8004eb4:	2503      	movs	r5, #3
  hspi->State = HAL_SPI_STATE_READY;
 8004eb6:	0023      	movs	r3, r4
 8004eb8:	2201      	movs	r2, #1
 8004eba:	3351      	adds	r3, #81	; 0x51
 8004ebc:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	3450      	adds	r4, #80	; 0x50
 8004ec2:	7023      	strb	r3, [r4, #0]
}
 8004ec4:	0028      	movs	r0, r5
 8004ec6:	b007      	add	sp, #28
 8004ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004eca:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004ecc:	8811      	ldrh	r1, [r2, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ece:	3202      	adds	r2, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ed0:	60d9      	str	r1, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ed2:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8004ed4:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8004ed6:	3a01      	subs	r2, #1
 8004ed8:	b292      	uxth	r2, r2
 8004eda:	86e2      	strh	r2, [r4, #54]	; 0x36
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8004edc:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8004ede:	b295      	uxth	r5, r2
 8004ee0:	2a00      	cmp	r2, #0
 8004ee2:	d1ca      	bne.n	8004e7a <HAL_SPI_TransmitReceive+0x122>
 8004ee4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004ee6:	42ba      	cmp	r2, r7
 8004ee8:	d1c7      	bne.n	8004e7a <HAL_SPI_TransmitReceive+0x122>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004eea:	2280      	movs	r2, #128	; 0x80
 8004eec:	6819      	ldr	r1, [r3, #0]
 8004eee:	0152      	lsls	r2, r2, #5
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	601a      	str	r2, [r3, #0]
 8004ef4:	e7c2      	b.n	8004e7c <HAL_SPI_TransmitReceive+0x124>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ef6:	2900      	cmp	r1, #0
 8004ef8:	d001      	beq.n	8004efe <HAL_SPI_TransmitReceive+0x1a6>
 8004efa:	2f01      	cmp	r7, #1
 8004efc:	d108      	bne.n	8004f10 <HAL_SPI_TransmitReceive+0x1b8>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004efe:	7832      	ldrb	r2, [r6, #0]
 8004f00:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f02:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f04:	3301      	adds	r3, #1
 8004f06:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8004f08:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	86e3      	strh	r3, [r4, #54]	; 0x36
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8004f10:	2780      	movs	r7, #128	; 0x80
        txallowed = 1U;
 8004f12:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f14:	2602      	movs	r6, #2
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8004f16:	01bf      	lsls	r7, r7, #6
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f18:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d103      	bne.n	8004f26 <HAL_SPI_TransmitReceive+0x1ce>
 8004f1e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d100      	bne.n	8004f26 <HAL_SPI_TransmitReceive+0x1ce>
 8004f24:	e78a      	b.n	8004e3c <HAL_SPI_TransmitReceive+0xe4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f26:	6823      	ldr	r3, [r4, #0]
 8004f28:	689a      	ldr	r2, [r3, #8]
 8004f2a:	4232      	tst	r2, r6
 8004f2c:	d005      	beq.n	8004f3a <HAL_SPI_TransmitReceive+0x1e2>
 8004f2e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8004f30:	2a00      	cmp	r2, #0
 8004f32:	d002      	beq.n	8004f3a <HAL_SPI_TransmitReceive+0x1e2>
 8004f34:	2d01      	cmp	r5, #1
 8004f36:	d01f      	beq.n	8004f78 <HAL_SPI_TransmitReceive+0x220>
        txallowed = 1U;
 8004f38:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	2101      	movs	r1, #1
 8004f3e:	6898      	ldr	r0, [r3, #8]
 8004f40:	0002      	movs	r2, r0
 8004f42:	400a      	ands	r2, r1
 8004f44:	4208      	tst	r0, r1
 8004f46:	d00d      	beq.n	8004f64 <HAL_SPI_TransmitReceive+0x20c>
 8004f48:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8004f4a:	2900      	cmp	r1, #0
 8004f4c:	d00a      	beq.n	8004f64 <HAL_SPI_TransmitReceive+0x20c>
        txallowed = 1U;
 8004f4e:	0015      	movs	r5, r2
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004f50:	68d9      	ldr	r1, [r3, #12]
 8004f52:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004f54:	7019      	strb	r1, [r3, #0]
        hspi->pRxBuffPtr++;
 8004f56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004f58:	3301      	adds	r3, #1
 8004f5a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8004f5c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f64:	f7fd fdd0 	bl	8002b08 <HAL_GetTick>
 8004f68:	9b02      	ldr	r3, [sp, #8]
 8004f6a:	1ac0      	subs	r0, r0, r3
 8004f6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f6e:	4298      	cmp	r0, r3
 8004f70:	d3d2      	bcc.n	8004f18 <HAL_SPI_TransmitReceive+0x1c0>
 8004f72:	3301      	adds	r3, #1
 8004f74:	d0d0      	beq.n	8004f18 <HAL_SPI_TransmitReceive+0x1c0>
 8004f76:	e79d      	b.n	8004eb4 <HAL_SPI_TransmitReceive+0x15c>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004f78:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004f7a:	7812      	ldrb	r2, [r2, #0]
 8004f7c:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8004f7e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f80:	3301      	adds	r3, #1
 8004f82:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8004f84:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004f86:	3b01      	subs	r3, #1
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	86e3      	strh	r3, [r4, #54]	; 0x36
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8004f8c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004f8e:	b29d      	uxth	r5, r3
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1d1      	bne.n	8004f38 <HAL_SPI_TransmitReceive+0x1e0>
 8004f94:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004f96:	6822      	ldr	r2, [r4, #0]
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8004f98:	42bb      	cmp	r3, r7
 8004f9a:	d1cd      	bne.n	8004f38 <HAL_SPI_TransmitReceive+0x1e0>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004f9c:	2380      	movs	r3, #128	; 0x80
 8004f9e:	6811      	ldr	r1, [r2, #0]
 8004fa0:	015b      	lsls	r3, r3, #5
 8004fa2:	430b      	orrs	r3, r1
 8004fa4:	6013      	str	r3, [r2, #0]
 8004fa6:	e7c8      	b.n	8004f3a <HAL_SPI_TransmitReceive+0x1e2>
    READ_REG(hspi->Instance->DR);
 8004fa8:	6823      	ldr	r3, [r4, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8004fac:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004fae:	2500      	movs	r5, #0
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8004fb0:	6893      	ldr	r3, [r2, #8]
 8004fb2:	06db      	lsls	r3, r3, #27
 8004fb4:	d506      	bpl.n	8004fc4 <HAL_SPI_TransmitReceive+0x26c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004fb6:	2302      	movs	r3, #2
 8004fb8:	6d61      	ldr	r1, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004fba:	3501      	adds	r5, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8004fbc:	430b      	orrs	r3, r1
 8004fbe:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8004fc0:	4b0d      	ldr	r3, [pc, #52]	; (8004ff8 <HAL_SPI_TransmitReceive+0x2a0>)
 8004fc2:	6093      	str	r3, [r2, #8]
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fc4:	0020      	movs	r0, r4
 8004fc6:	9a02      	ldr	r2, [sp, #8]
 8004fc8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004fca:	f7ff fe27 	bl	8004c1c <SPI_EndRxTxTransaction>
 8004fce:	2800      	cmp	r0, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_SPI_TransmitReceive+0x282>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fd2:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8004fd4:	2501      	movs	r5, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fd6:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 8004fd8:	e76d      	b.n	8004eb6 <HAL_SPI_TransmitReceive+0x15e>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fda:	68a3      	ldr	r3, [r4, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d000      	beq.n	8004fe2 <HAL_SPI_TransmitReceive+0x28a>
 8004fe0:	e769      	b.n	8004eb6 <HAL_SPI_TransmitReceive+0x15e>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fe2:	9305      	str	r3, [sp, #20]
 8004fe4:	6823      	ldr	r3, [r4, #0]
 8004fe6:	68da      	ldr	r2, [r3, #12]
 8004fe8:	9205      	str	r2, [sp, #20]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	9305      	str	r3, [sp, #20]
 8004fee:	9b05      	ldr	r3, [sp, #20]
 8004ff0:	e761      	b.n	8004eb6 <HAL_SPI_TransmitReceive+0x15e>
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	ffffdfff 	.word	0xffffdfff
 8004ff8:	0000ffef 	.word	0x0000ffef

08004ffc <HAL_SPI_GetState>:
  return hspi->State;
 8004ffc:	3051      	adds	r0, #81	; 0x51
 8004ffe:	7800      	ldrb	r0, [r0, #0]
 8005000:	b2c0      	uxtb	r0, r0
}
 8005002:	4770      	bx	lr

08005004 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005004:	6803      	ldr	r3, [r0, #0]
 8005006:	490b      	ldr	r1, [pc, #44]	; (8005034 <UART_EndRxTransfer+0x30>)
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	400a      	ands	r2, r1
 800500c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800500e:	689a      	ldr	r2, [r3, #8]
 8005010:	3123      	adds	r1, #35	; 0x23
 8005012:	31ff      	adds	r1, #255	; 0xff
 8005014:	438a      	bics	r2, r1
 8005016:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005018:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800501a:	428a      	cmp	r2, r1
 800501c:	d103      	bne.n	8005026 <UART_EndRxTransfer+0x22>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	310f      	adds	r1, #15
 8005022:	438a      	bics	r2, r1
 8005024:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005026:	2320      	movs	r3, #32
 8005028:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800502a:	2300      	movs	r3, #0
 800502c:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800502e:	6643      	str	r3, [r0, #100]	; 0x64
}
 8005030:	4770      	bx	lr
 8005032:	46c0      	nop			; (mov r8, r8)
 8005034:	fffffedf 	.word	0xfffffedf

08005038 <HAL_UART_DeInit>:
{
 8005038:	b570      	push	{r4, r5, r6, lr}
 800503a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800503c:	2001      	movs	r0, #1
  if (huart == NULL)
 800503e:	2c00      	cmp	r4, #0
 8005040:	d014      	beq.n	800506c <HAL_UART_DeInit+0x34>
  huart->gState = HAL_UART_STATE_BUSY;
 8005042:	2324      	movs	r3, #36	; 0x24
  huart->Instance->CR1 = 0x0U;
 8005044:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_BUSY;
 8005046:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8005048:	6823      	ldr	r3, [r4, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	4382      	bics	r2, r0
 800504e:	601a      	str	r2, [r3, #0]
  HAL_UART_MspDeInit(huart);
 8005050:	0020      	movs	r0, r4
  huart->Instance->CR1 = 0x0U;
 8005052:	601d      	str	r5, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8005054:	605d      	str	r5, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8005056:	609d      	str	r5, [r3, #8]
  HAL_UART_MspDeInit(huart);
 8005058:	f003 ffa6 	bl	8008fa8 <HAL_UART_MspDeInit>
  return HAL_OK;
 800505c:	0028      	movs	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800505e:	1d23      	adds	r3, r4, #4
 8005060:	67dd      	str	r5, [r3, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 8005062:	67a5      	str	r5, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 8005064:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005066:	6625      	str	r5, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8005068:	3474      	adds	r4, #116	; 0x74
 800506a:	7025      	strb	r5, [r4, #0]
}
 800506c:	bd70      	pop	{r4, r5, r6, pc}

0800506e <HAL_UART_RxCpltCallback>:
 800506e:	4770      	bx	lr

08005070 <HAL_UART_ErrorCallback>:
 8005070:	4770      	bx	lr

08005072 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005072:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	0002      	movs	r2, r0
{
 8005078:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 800507a:	325a      	adds	r2, #90	; 0x5a
 800507c:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 800507e:	3a08      	subs	r2, #8
 8005080:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005082:	f7ff fff5 	bl	8005070 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005086:	bd10      	pop	{r4, pc}

08005088 <HAL_UARTEx_RxEventCallback>:
}
 8005088:	4770      	bx	lr
	...

0800508c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800508c:	6803      	ldr	r3, [r0, #0]
{
 800508e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005090:	69d9      	ldr	r1, [r3, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005092:	4a85      	ldr	r2, [pc, #532]	; (80052a8 <HAL_UART_IRQHandler+0x21c>)
{
 8005094:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005096:	6818      	ldr	r0, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005098:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 800509a:	4211      	tst	r1, r2
 800509c:	d10b      	bne.n	80050b6 <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800509e:	2220      	movs	r2, #32
 80050a0:	4211      	tst	r1, r2
 80050a2:	d100      	bne.n	80050a6 <HAL_UART_IRQHandler+0x1a>
 80050a4:	e076      	b.n	8005194 <HAL_UART_IRQHandler+0x108>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80050a6:	4210      	tst	r0, r2
 80050a8:	d100      	bne.n	80050ac <HAL_UART_IRQHandler+0x20>
 80050aa:	e073      	b.n	8005194 <HAL_UART_IRQHandler+0x108>
      if (huart->RxISR != NULL)
 80050ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
      huart->TxISR(huart);
 80050ae:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d165      	bne.n	8005180 <HAL_UART_IRQHandler+0xf4>
 80050b4:	e065      	b.n	8005182 <HAL_UART_IRQHandler+0xf6>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80050b6:	2201      	movs	r2, #1
 80050b8:	0037      	movs	r7, r6
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80050ba:	4d7c      	ldr	r5, [pc, #496]	; (80052ac <HAL_UART_IRQHandler+0x220>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 80050bc:	4017      	ands	r7, r2
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80050be:	4005      	ands	r5, r0
 80050c0:	433d      	orrs	r5, r7
 80050c2:	d067      	beq.n	8005194 <HAL_UART_IRQHandler+0x108>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80050c4:	1d25      	adds	r5, r4, #4
 80050c6:	4211      	tst	r1, r2
 80050c8:	d005      	beq.n	80050d6 <HAL_UART_IRQHandler+0x4a>
 80050ca:	05c6      	lsls	r6, r0, #23
 80050cc:	d503      	bpl.n	80050d6 <HAL_UART_IRQHandler+0x4a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80050ce:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050d0:	6fee      	ldr	r6, [r5, #124]	; 0x7c
 80050d2:	4332      	orrs	r2, r6
 80050d4:	67ea      	str	r2, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050d6:	2202      	movs	r2, #2
 80050d8:	4211      	tst	r1, r2
 80050da:	d006      	beq.n	80050ea <HAL_UART_IRQHandler+0x5e>
 80050dc:	2f00      	cmp	r7, #0
 80050de:	d004      	beq.n	80050ea <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80050e0:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050e2:	6fee      	ldr	r6, [r5, #124]	; 0x7c
 80050e4:	1892      	adds	r2, r2, r2
 80050e6:	4332      	orrs	r2, r6
 80050e8:	67ea      	str	r2, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050ea:	2204      	movs	r2, #4
 80050ec:	4211      	tst	r1, r2
 80050ee:	d006      	beq.n	80050fe <HAL_UART_IRQHandler+0x72>
 80050f0:	2f00      	cmp	r7, #0
 80050f2:	d004      	beq.n	80050fe <HAL_UART_IRQHandler+0x72>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80050f4:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050f6:	6fee      	ldr	r6, [r5, #124]	; 0x7c
 80050f8:	3a02      	subs	r2, #2
 80050fa:	4332      	orrs	r2, r6
 80050fc:	67ea      	str	r2, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 80050fe:	2208      	movs	r2, #8
 8005100:	4211      	tst	r1, r2
 8005102:	d007      	beq.n	8005114 <HAL_UART_IRQHandler+0x88>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005104:	2620      	movs	r6, #32
 8005106:	4006      	ands	r6, r0
 8005108:	433e      	orrs	r6, r7
 800510a:	d003      	beq.n	8005114 <HAL_UART_IRQHandler+0x88>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800510c:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800510e:	6fee      	ldr	r6, [r5, #124]	; 0x7c
 8005110:	4332      	orrs	r2, r6
 8005112:	67ea      	str	r2, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005114:	2280      	movs	r2, #128	; 0x80
 8005116:	0112      	lsls	r2, r2, #4
 8005118:	4211      	tst	r1, r2
 800511a:	d006      	beq.n	800512a <HAL_UART_IRQHandler+0x9e>
 800511c:	0146      	lsls	r6, r0, #5
 800511e:	d504      	bpl.n	800512a <HAL_UART_IRQHandler+0x9e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005120:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005122:	2320      	movs	r3, #32
 8005124:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8005126:	4313      	orrs	r3, r2
 8005128:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800512a:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 800512c:	2b00      	cmp	r3, #0
 800512e:	d028      	beq.n	8005182 <HAL_UART_IRQHandler+0xf6>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005130:	2320      	movs	r3, #32
 8005132:	4219      	tst	r1, r3
 8005134:	d006      	beq.n	8005144 <HAL_UART_IRQHandler+0xb8>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005136:	4218      	tst	r0, r3
 8005138:	d004      	beq.n	8005144 <HAL_UART_IRQHandler+0xb8>
        if (huart->RxISR != NULL)
 800513a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800513c:	2b00      	cmp	r3, #0
 800513e:	d001      	beq.n	8005144 <HAL_UART_IRQHandler+0xb8>
          huart->RxISR(huart);
 8005140:	0020      	movs	r0, r4
 8005142:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005144:	2240      	movs	r2, #64	; 0x40
 8005146:	6827      	ldr	r7, [r4, #0]
      errorcode = huart->ErrorCode;
 8005148:	6feb      	ldr	r3, [r5, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800514a:	68be      	ldr	r6, [r7, #8]
        UART_EndRxTransfer(huart);
 800514c:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800514e:	4016      	ands	r6, r2
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005150:	3a18      	subs	r2, #24
 8005152:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005154:	431e      	orrs	r6, r3
 8005156:	d019      	beq.n	800518c <HAL_UART_IRQHandler+0x100>
        UART_EndRxTransfer(huart);
 8005158:	f7ff ff54 	bl	8005004 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800515c:	2240      	movs	r2, #64	; 0x40
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	4213      	tst	r3, r2
 8005162:	d00f      	beq.n	8005184 <HAL_UART_IRQHandler+0xf8>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005164:	68bb      	ldr	r3, [r7, #8]
          if (huart->hdmarx != NULL)
 8005166:	6f20      	ldr	r0, [r4, #112]	; 0x70
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005168:	4393      	bics	r3, r2
 800516a:	60bb      	str	r3, [r7, #8]
          if (huart->hdmarx != NULL)
 800516c:	2800      	cmp	r0, #0
 800516e:	d009      	beq.n	8005184 <HAL_UART_IRQHandler+0xf8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005170:	4b4f      	ldr	r3, [pc, #316]	; (80052b0 <HAL_UART_IRQHandler+0x224>)
 8005172:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005174:	f7fe f8ca 	bl	800330c <HAL_DMA_Abort_IT>
 8005178:	2800      	cmp	r0, #0
 800517a:	d002      	beq.n	8005182 <HAL_UART_IRQHandler+0xf6>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800517c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800517e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005180:	4798      	blx	r3
}
 8005182:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 8005184:	0020      	movs	r0, r4
 8005186:	f7ff ff73 	bl	8005070 <HAL_UART_ErrorCallback>
 800518a:	e7fa      	b.n	8005182 <HAL_UART_IRQHandler+0xf6>
        HAL_UART_ErrorCallback(huart);
 800518c:	f7ff ff70 	bl	8005070 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005190:	67ee      	str	r6, [r5, #124]	; 0x7c
 8005192:	e7f6      	b.n	8005182 <HAL_UART_IRQHandler+0xf6>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005194:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8005196:	2d01      	cmp	r5, #1
 8005198:	d161      	bne.n	800525e <HAL_UART_IRQHandler+0x1d2>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800519a:	2210      	movs	r2, #16
 800519c:	4211      	tst	r1, r2
 800519e:	d05e      	beq.n	800525e <HAL_UART_IRQHandler+0x1d2>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80051a0:	4210      	tst	r0, r2
 80051a2:	d05c      	beq.n	800525e <HAL_UART_IRQHandler+0x1d2>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80051a4:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a6:	6899      	ldr	r1, [r3, #8]
 80051a8:	2640      	movs	r6, #64	; 0x40
 80051aa:	000f      	movs	r7, r1
 80051ac:	4037      	ands	r7, r6
 80051ae:	4231      	tst	r1, r6
 80051b0:	d038      	beq.n	8005224 <HAL_UART_IRQHandler+0x198>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051b2:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80051b4:	680f      	ldr	r7, [r1, #0]
 80051b6:	9100      	str	r1, [sp, #0]
 80051b8:	6879      	ldr	r1, [r7, #4]
 80051ba:	b289      	uxth	r1, r1
      if (  (nb_remaining_rx_data > 0U)
 80051bc:	2900      	cmp	r1, #0
 80051be:	d0e0      	beq.n	8005182 <HAL_UART_IRQHandler+0xf6>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80051c0:	2058      	movs	r0, #88	; 0x58
 80051c2:	4684      	mov	ip, r0
 80051c4:	44a4      	add	ip, r4
 80051c6:	4660      	mov	r0, ip
 80051c8:	8800      	ldrh	r0, [r0, #0]
 80051ca:	4288      	cmp	r0, r1
 80051cc:	d9d9      	bls.n	8005182 <HAL_UART_IRQHandler+0xf6>
        huart->RxXferCount = nb_remaining_rx_data;
 80051ce:	205a      	movs	r0, #90	; 0x5a
 80051d0:	4684      	mov	ip, r0
 80051d2:	44a4      	add	ip, r4
 80051d4:	4660      	mov	r0, ip
 80051d6:	8001      	strh	r1, [r0, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80051d8:	683f      	ldr	r7, [r7, #0]
 80051da:	2120      	movs	r1, #32
 80051dc:	0038      	movs	r0, r7
 80051de:	4008      	ands	r0, r1
 80051e0:	9001      	str	r0, [sp, #4]
 80051e2:	420f      	tst	r7, r1
 80051e4:	d112      	bne.n	800520c <HAL_UART_IRQHandler+0x180>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051e6:	681f      	ldr	r7, [r3, #0]
 80051e8:	4832      	ldr	r0, [pc, #200]	; (80052b4 <HAL_UART_IRQHandler+0x228>)
 80051ea:	4007      	ands	r7, r0
 80051ec:	601f      	str	r7, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ee:	689f      	ldr	r7, [r3, #8]
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051f0:	9800      	ldr	r0, [sp, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051f2:	43af      	bics	r7, r5
 80051f4:	609f      	str	r7, [r3, #8]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051f6:	689d      	ldr	r5, [r3, #8]
 80051f8:	43b5      	bics	r5, r6
 80051fa:	609d      	str	r5, [r3, #8]
          huart->RxState = HAL_UART_STATE_READY;
 80051fc:	67e1      	str	r1, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051fe:	9901      	ldr	r1, [sp, #4]
 8005200:	6621      	str	r1, [r4, #96]	; 0x60
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005202:	6819      	ldr	r1, [r3, #0]
 8005204:	4391      	bics	r1, r2
 8005206:	6019      	str	r1, [r3, #0]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005208:	f7fe f860 	bl	80032cc <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800520c:	0023      	movs	r3, r4
 800520e:	0022      	movs	r2, r4
 8005210:	335a      	adds	r3, #90	; 0x5a
 8005212:	3258      	adds	r2, #88	; 0x58
 8005214:	881b      	ldrh	r3, [r3, #0]
 8005216:	8811      	ldrh	r1, [r2, #0]
 8005218:	1ac9      	subs	r1, r1, r3
 800521a:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800521c:	0020      	movs	r0, r4
 800521e:	f7ff ff33 	bl	8005088 <HAL_UARTEx_RxEventCallback>
 8005222:	e7ae      	b.n	8005182 <HAL_UART_IRQHandler+0xf6>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005224:	0026      	movs	r6, r4
 8005226:	0021      	movs	r1, r4
 8005228:	365a      	adds	r6, #90	; 0x5a
 800522a:	8830      	ldrh	r0, [r6, #0]
      if (  (huart->RxXferCount > 0U)
 800522c:	8836      	ldrh	r6, [r6, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800522e:	3158      	adds	r1, #88	; 0x58
 8005230:	8809      	ldrh	r1, [r1, #0]
 8005232:	b280      	uxth	r0, r0
      if (  (huart->RxXferCount > 0U)
 8005234:	2e00      	cmp	r6, #0
 8005236:	d0a4      	beq.n	8005182 <HAL_UART_IRQHandler+0xf6>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005238:	1a09      	subs	r1, r1, r0
 800523a:	b289      	uxth	r1, r1
          &&(nb_rx_data > 0U) )
 800523c:	2900      	cmp	r1, #0
 800523e:	d0a0      	beq.n	8005182 <HAL_UART_IRQHandler+0xf6>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005240:	6818      	ldr	r0, [r3, #0]
 8005242:	4e1d      	ldr	r6, [pc, #116]	; (80052b8 <HAL_UART_IRQHandler+0x22c>)
 8005244:	4030      	ands	r0, r6
 8005246:	6018      	str	r0, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005248:	6898      	ldr	r0, [r3, #8]
 800524a:	43a8      	bics	r0, r5
 800524c:	6098      	str	r0, [r3, #8]
        huart->RxState = HAL_UART_STATE_READY;
 800524e:	2020      	movs	r0, #32
 8005250:	67e0      	str	r0, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005252:	6627      	str	r7, [r4, #96]	; 0x60
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005254:	6818      	ldr	r0, [r3, #0]
        huart->RxISR = NULL;
 8005256:	6667      	str	r7, [r4, #100]	; 0x64
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005258:	4390      	bics	r0, r2
 800525a:	6018      	str	r0, [r3, #0]
 800525c:	e7de      	b.n	800521c <HAL_UART_IRQHandler+0x190>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800525e:	2280      	movs	r2, #128	; 0x80
 8005260:	0352      	lsls	r2, r2, #13
 8005262:	4211      	tst	r1, r2
 8005264:	d006      	beq.n	8005274 <HAL_UART_IRQHandler+0x1e8>
 8005266:	0276      	lsls	r6, r6, #9
 8005268:	d504      	bpl.n	8005274 <HAL_UART_IRQHandler+0x1e8>
    HAL_UARTEx_WakeupCallback(huart);
 800526a:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800526c:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800526e:	f000 fbc9 	bl	8005a04 <HAL_UARTEx_WakeupCallback>
    return;
 8005272:	e786      	b.n	8005182 <HAL_UART_IRQHandler+0xf6>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005274:	2280      	movs	r2, #128	; 0x80
 8005276:	4211      	tst	r1, r2
 8005278:	d003      	beq.n	8005282 <HAL_UART_IRQHandler+0x1f6>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800527a:	4210      	tst	r0, r2
 800527c:	d001      	beq.n	8005282 <HAL_UART_IRQHandler+0x1f6>
    if (huart->TxISR != NULL)
 800527e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8005280:	e715      	b.n	80050ae <HAL_UART_IRQHandler+0x22>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005282:	2540      	movs	r5, #64	; 0x40
 8005284:	4229      	tst	r1, r5
 8005286:	d100      	bne.n	800528a <HAL_UART_IRQHandler+0x1fe>
 8005288:	e77b      	b.n	8005182 <HAL_UART_IRQHandler+0xf6>
 800528a:	4228      	tst	r0, r5
 800528c:	d100      	bne.n	8005290 <HAL_UART_IRQHandler+0x204>
 800528e:	e778      	b.n	8005182 <HAL_UART_IRQHandler+0xf6>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005290:	681a      	ldr	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005292:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005294:	43aa      	bics	r2, r5
 8005296:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005298:	2320      	movs	r3, #32
 800529a:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->TxISR = NULL;
 800529c:	2300      	movs	r3, #0
 800529e:	66a3      	str	r3, [r4, #104]	; 0x68
  HAL_UART_TxCpltCallback(huart);
 80052a0:	f7fd f906 	bl	80024b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052a4:	e76d      	b.n	8005182 <HAL_UART_IRQHandler+0xf6>
 80052a6:	46c0      	nop			; (mov r8, r8)
 80052a8:	0000080f 	.word	0x0000080f
 80052ac:	04000120 	.word	0x04000120
 80052b0:	08005073 	.word	0x08005073
 80052b4:	fffffeff 	.word	0xfffffeff
 80052b8:	fffffedf 	.word	0xfffffedf

080052bc <UART_RxISR_8BIT>:
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
  uint16_t uhMask = huart->Mask;
 80052bc:	0003      	movs	r3, r0
{
 80052be:	b510      	push	{r4, lr}
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052c0:	6fc1      	ldr	r1, [r0, #124]	; 0x7c
  uint16_t uhMask = huart->Mask;
 80052c2:	335c      	adds	r3, #92	; 0x5c
 80052c4:	881a      	ldrh	r2, [r3, #0]
{
 80052c6:	0004      	movs	r4, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80052c8:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052ca:	2922      	cmp	r1, #34	; 0x22
 80052cc:	d131      	bne.n	8005332 <UART_RxISR_8BIT+0x76>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80052ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80052d0:	6d41      	ldr	r1, [r0, #84]	; 0x54
 80052d2:	4013      	ands	r3, r2
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 80052d4:	0002      	movs	r2, r0
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80052d6:	700b      	strb	r3, [r1, #0]
    huart->pRxBuffPtr++;
 80052d8:	6d43      	ldr	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80052da:	325a      	adds	r2, #90	; 0x5a
    huart->pRxBuffPtr++;
 80052dc:	3301      	adds	r3, #1
 80052de:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80052e0:	8813      	ldrh	r3, [r2, #0]
 80052e2:	3b01      	subs	r3, #1
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 80052e8:	8813      	ldrh	r3, [r2, #0]
 80052ea:	b299      	uxth	r1, r3
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d11b      	bne.n	8005328 <UART_RxISR_8BIT+0x6c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052f0:	6803      	ldr	r3, [r0, #0]
 80052f2:	4812      	ldr	r0, [pc, #72]	; (800533c <UART_RxISR_8BIT+0x80>)
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	4002      	ands	r2, r0
 80052f8:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052fa:	689a      	ldr	r2, [r3, #8]
 80052fc:	3023      	adds	r0, #35	; 0x23
 80052fe:	30ff      	adds	r0, #255	; 0xff
 8005300:	4382      	bics	r2, r0
 8005302:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005304:	2220      	movs	r2, #32
 8005306:	67e2      	str	r2, [r4, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005308:	6e22      	ldr	r2, [r4, #96]	; 0x60
      huart->RxISR = NULL;
 800530a:	6661      	str	r1, [r4, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800530c:	4282      	cmp	r2, r0
 800530e:	d10c      	bne.n	800532a <UART_RxISR_8BIT+0x6e>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005310:	2110      	movs	r1, #16
 8005312:	681a      	ldr	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005314:	0020      	movs	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005316:	438a      	bics	r2, r1
 8005318:	601a      	str	r2, [r3, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800531a:	0023      	movs	r3, r4
 800531c:	3358      	adds	r3, #88	; 0x58
 800531e:	8819      	ldrh	r1, [r3, #0]
 8005320:	f7ff feb2 	bl	8005088 <HAL_UARTEx_RxEventCallback>
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005324:	2300      	movs	r3, #0
 8005326:	6623      	str	r3, [r4, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005328:	bd10      	pop	{r4, pc}
        HAL_UART_RxCpltCallback(huart);
 800532a:	0020      	movs	r0, r4
 800532c:	f7ff fe9f 	bl	800506e <HAL_UART_RxCpltCallback>
 8005330:	e7f8      	b.n	8005324 <UART_RxISR_8BIT+0x68>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005332:	2208      	movs	r2, #8
 8005334:	6999      	ldr	r1, [r3, #24]
 8005336:	430a      	orrs	r2, r1
 8005338:	619a      	str	r2, [r3, #24]
}
 800533a:	e7f5      	b.n	8005328 <UART_RxISR_8BIT+0x6c>
 800533c:	fffffedf 	.word	0xfffffedf

08005340 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005340:	b510      	push	{r4, lr}
 8005342:	0004      	movs	r4, r0
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005344:	0003      	movs	r3, r0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005346:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
  uint16_t uhMask = huart->Mask;
 8005348:	335c      	adds	r3, #92	; 0x5c
 800534a:	8818      	ldrh	r0, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800534c:	6823      	ldr	r3, [r4, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800534e:	2a22      	cmp	r2, #34	; 0x22
 8005350:	d12f      	bne.n	80053b2 <UART_RxISR_16BIT+0x72>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005352:	6a59      	ldr	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005354:	6d62      	ldr	r2, [r4, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8005356:	4001      	ands	r1, r0
 8005358:	8011      	strh	r1, [r2, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 800535a:	0021      	movs	r1, r4
    huart->pRxBuffPtr += 2U;
 800535c:	3202      	adds	r2, #2
    huart->RxXferCount--;
 800535e:	315a      	adds	r1, #90	; 0x5a
    huart->pRxBuffPtr += 2U;
 8005360:	6562      	str	r2, [r4, #84]	; 0x54
    huart->RxXferCount--;
 8005362:	880a      	ldrh	r2, [r1, #0]
 8005364:	3a01      	subs	r2, #1
 8005366:	b292      	uxth	r2, r2
 8005368:	800a      	strh	r2, [r1, #0]

    if (huart->RxXferCount == 0U)
 800536a:	880a      	ldrh	r2, [r1, #0]
 800536c:	b291      	uxth	r1, r2
 800536e:	2a00      	cmp	r2, #0
 8005370:	d11a      	bne.n	80053a8 <UART_RxISR_16BIT+0x68>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	4811      	ldr	r0, [pc, #68]	; (80053bc <UART_RxISR_16BIT+0x7c>)
 8005376:	4002      	ands	r2, r0
 8005378:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800537a:	689a      	ldr	r2, [r3, #8]
 800537c:	3023      	adds	r0, #35	; 0x23
 800537e:	30ff      	adds	r0, #255	; 0xff
 8005380:	4382      	bics	r2, r0
 8005382:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005384:	2220      	movs	r2, #32
 8005386:	67e2      	str	r2, [r4, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005388:	6e22      	ldr	r2, [r4, #96]	; 0x60
      huart->RxISR = NULL;
 800538a:	6661      	str	r1, [r4, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800538c:	4282      	cmp	r2, r0
 800538e:	d10c      	bne.n	80053aa <UART_RxISR_16BIT+0x6a>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005390:	2110      	movs	r1, #16
 8005392:	681a      	ldr	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005394:	0020      	movs	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005396:	438a      	bics	r2, r1
 8005398:	601a      	str	r2, [r3, #0]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800539a:	0023      	movs	r3, r4
 800539c:	3358      	adds	r3, #88	; 0x58
 800539e:	8819      	ldrh	r1, [r3, #0]
 80053a0:	f7ff fe72 	bl	8005088 <HAL_UARTEx_RxEventCallback>
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053a4:	2300      	movs	r3, #0
 80053a6:	6623      	str	r3, [r4, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80053a8:	bd10      	pop	{r4, pc}
        HAL_UART_RxCpltCallback(huart);
 80053aa:	0020      	movs	r0, r4
 80053ac:	f7ff fe5f 	bl	800506e <HAL_UART_RxCpltCallback>
 80053b0:	e7f8      	b.n	80053a4 <UART_RxISR_16BIT+0x64>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80053b2:	2208      	movs	r2, #8
 80053b4:	6999      	ldr	r1, [r3, #24]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	619a      	str	r2, [r3, #24]
}
 80053ba:	e7f5      	b.n	80053a8 <UART_RxISR_16BIT+0x68>
 80053bc:	fffffedf 	.word	0xfffffedf

080053c0 <UART_SetConfig>:
{
 80053c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053c2:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053c4:	6925      	ldr	r5, [r4, #16]
 80053c6:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 80053c8:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053ca:	4329      	orrs	r1, r5
 80053cc:	6965      	ldr	r5, [r4, #20]
 80053ce:	69c3      	ldr	r3, [r0, #28]
 80053d0:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053d2:	6810      	ldr	r0, [r2, #0]
 80053d4:	4d78      	ldr	r5, [pc, #480]	; (80055b8 <UART_SetConfig+0x1f8>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053d6:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053d8:	4028      	ands	r0, r5
 80053da:	4301      	orrs	r1, r0
 80053dc:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053de:	6851      	ldr	r1, [r2, #4]
 80053e0:	4876      	ldr	r0, [pc, #472]	; (80055bc <UART_SetConfig+0x1fc>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053e2:	4d77      	ldr	r5, [pc, #476]	; (80055c0 <UART_SetConfig+0x200>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053e4:	4001      	ands	r1, r0
 80053e6:	68e0      	ldr	r0, [r4, #12]
 80053e8:	4301      	orrs	r1, r0
 80053ea:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053ec:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053ee:	42aa      	cmp	r2, r5
 80053f0:	d001      	beq.n	80053f6 <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 80053f2:	6a21      	ldr	r1, [r4, #32]
 80053f4:	4308      	orrs	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053f6:	6891      	ldr	r1, [r2, #8]
 80053f8:	4e72      	ldr	r6, [pc, #456]	; (80055c4 <UART_SetConfig+0x204>)
 80053fa:	4031      	ands	r1, r6
 80053fc:	4301      	orrs	r1, r0
 80053fe:	6091      	str	r1, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005400:	4971      	ldr	r1, [pc, #452]	; (80055c8 <UART_SetConfig+0x208>)
 8005402:	428a      	cmp	r2, r1
 8005404:	d10f      	bne.n	8005426 <UART_SetConfig+0x66>
 8005406:	2103      	movs	r1, #3
 8005408:	4a70      	ldr	r2, [pc, #448]	; (80055cc <UART_SetConfig+0x20c>)
 800540a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800540c:	400a      	ands	r2, r1
 800540e:	3a01      	subs	r2, #1
 8005410:	496f      	ldr	r1, [pc, #444]	; (80055d0 <UART_SetConfig+0x210>)
 8005412:	2a02      	cmp	r2, #2
 8005414:	d910      	bls.n	8005438 <UART_SetConfig+0x78>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005416:	2280      	movs	r2, #128	; 0x80
 8005418:	0212      	lsls	r2, r2, #8
 800541a:	4293      	cmp	r3, r2
 800541c:	d000      	beq.n	8005420 <UART_SetConfig+0x60>
 800541e:	e0a2      	b.n	8005566 <UART_SetConfig+0x1a6>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005420:	f7fe ff38 	bl	8004294 <HAL_RCC_GetPCLK2Freq>
 8005424:	e0c3      	b.n	80055ae <UART_SetConfig+0x1ee>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005426:	496b      	ldr	r1, [pc, #428]	; (80055d4 <UART_SetConfig+0x214>)
 8005428:	428a      	cmp	r2, r1
 800542a:	d118      	bne.n	800545e <UART_SetConfig+0x9e>
 800542c:	200c      	movs	r0, #12
 800542e:	4a67      	ldr	r2, [pc, #412]	; (80055cc <UART_SetConfig+0x20c>)
 8005430:	4967      	ldr	r1, [pc, #412]	; (80055d0 <UART_SetConfig+0x210>)
 8005432:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005434:	3103      	adds	r1, #3
 8005436:	4002      	ands	r2, r0
 8005438:	5c88      	ldrb	r0, [r1, r2]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800543a:	2280      	movs	r2, #128	; 0x80
 800543c:	0212      	lsls	r2, r2, #8
 800543e:	4293      	cmp	r3, r2
 8005440:	d000      	beq.n	8005444 <UART_SetConfig+0x84>
 8005442:	e082      	b.n	800554a <UART_SetConfig+0x18a>
    switch (clocksource)
 8005444:	2808      	cmp	r0, #8
 8005446:	d824      	bhi.n	8005492 <UART_SetConfig+0xd2>
 8005448:	f7fa fe7a 	bl	8000140 <__gnu_thumb1_case_shi>
 800544c:	ffea00af 	.word	0xffea00af
 8005450:	0023005c 	.word	0x0023005c
 8005454:	0023007c 	.word	0x0023007c
 8005458:	00230023 	.word	0x00230023
 800545c:	0067      	.short	0x0067
  UART_GETCLOCKSOURCE(huart, clocksource);
 800545e:	495e      	ldr	r1, [pc, #376]	; (80055d8 <UART_SetConfig+0x218>)
 8005460:	428a      	cmp	r2, r1
 8005462:	d100      	bne.n	8005466 <UART_SetConfig+0xa6>
 8005464:	e09d      	b.n	80055a2 <UART_SetConfig+0x1e2>
 8005466:	495d      	ldr	r1, [pc, #372]	; (80055dc <UART_SetConfig+0x21c>)
 8005468:	428a      	cmp	r2, r1
 800546a:	d100      	bne.n	800546e <UART_SetConfig+0xae>
 800546c:	e099      	b.n	80055a2 <UART_SetConfig+0x1e2>
 800546e:	42aa      	cmp	r2, r5
 8005470:	d10f      	bne.n	8005492 <UART_SetConfig+0xd2>
 8005472:	21c0      	movs	r1, #192	; 0xc0
 8005474:	2080      	movs	r0, #128	; 0x80
 8005476:	4a55      	ldr	r2, [pc, #340]	; (80055cc <UART_SetConfig+0x20c>)
 8005478:	0109      	lsls	r1, r1, #4
 800547a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800547c:	0100      	lsls	r0, r0, #4
 800547e:	400b      	ands	r3, r1
 8005480:	4283      	cmp	r3, r0
 8005482:	d016      	beq.n	80054b2 <UART_SetConfig+0xf2>
 8005484:	d807      	bhi.n	8005496 <UART_SetConfig+0xd6>
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00a      	beq.n	80054a0 <UART_SetConfig+0xe0>
 800548a:	2280      	movs	r2, #128	; 0x80
 800548c:	00d2      	lsls	r2, r2, #3
 800548e:	4293      	cmp	r3, r2
 8005490:	d035      	beq.n	80054fe <UART_SetConfig+0x13e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005492:	2001      	movs	r0, #1
 8005494:	e009      	b.n	80054aa <UART_SetConfig+0xea>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005496:	428b      	cmp	r3, r1
 8005498:	d1fb      	bne.n	8005492 <UART_SetConfig+0xd2>
 800549a:	2080      	movs	r0, #128	; 0x80
 800549c:	0200      	lsls	r0, r0, #8
 800549e:	e012      	b.n	80054c6 <UART_SetConfig+0x106>
        pclk = HAL_RCC_GetPCLK1Freq();
 80054a0:	f7fe fee8 	bl	8004274 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80054a4:	2800      	cmp	r0, #0
 80054a6:	d10e      	bne.n	80054c6 <UART_SetConfig+0x106>
 80054a8:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 80054aa:	2300      	movs	r3, #0
 80054ac:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 80054ae:	66a3      	str	r3, [r4, #104]	; 0x68
}
 80054b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054b2:	2310      	movs	r3, #16
 80054b4:	6810      	ldr	r0, [r2, #0]
 80054b6:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80054b8:	4243      	negs	r3, r0
 80054ba:	4158      	adcs	r0, r3
 80054bc:	4b48      	ldr	r3, [pc, #288]	; (80055e0 <UART_SetConfig+0x220>)
 80054be:	4240      	negs	r0, r0
 80054c0:	4018      	ands	r0, r3
 80054c2:	4b48      	ldr	r3, [pc, #288]	; (80055e4 <UART_SetConfig+0x224>)
 80054c4:	18c0      	adds	r0, r0, r3
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80054c6:	2203      	movs	r2, #3
 80054c8:	6863      	ldr	r3, [r4, #4]
 80054ca:	435a      	muls	r2, r3
 80054cc:	4290      	cmp	r0, r2
 80054ce:	d3e0      	bcc.n	8005492 <UART_SetConfig+0xd2>
          (pclk > (4096U * huart->Init.BaudRate)))
 80054d0:	031a      	lsls	r2, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80054d2:	4290      	cmp	r0, r2
 80054d4:	d8dd      	bhi.n	8005492 <UART_SetConfig+0xd2>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80054d6:	2700      	movs	r7, #0
 80054d8:	0e02      	lsrs	r2, r0, #24
 80054da:	0201      	lsls	r1, r0, #8
 80054dc:	085e      	lsrs	r6, r3, #1
 80054de:	1989      	adds	r1, r1, r6
 80054e0:	417a      	adcs	r2, r7
 80054e2:	0008      	movs	r0, r1
 80054e4:	0011      	movs	r1, r2
 80054e6:	001a      	movs	r2, r3
 80054e8:	003b      	movs	r3, r7
 80054ea:	f7fa ffa9 	bl	8000440 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80054ee:	4b3e      	ldr	r3, [pc, #248]	; (80055e8 <UART_SetConfig+0x228>)
 80054f0:	18c2      	adds	r2, r0, r3
 80054f2:	4b3e      	ldr	r3, [pc, #248]	; (80055ec <UART_SetConfig+0x22c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d8cc      	bhi.n	8005492 <UART_SetConfig+0xd2>
        huart->Instance->BRR = usartdiv;
 80054f8:	6823      	ldr	r3, [r4, #0]
 80054fa:	60d8      	str	r0, [r3, #12]
 80054fc:	e7d4      	b.n	80054a8 <UART_SetConfig+0xe8>
        pclk = HAL_RCC_GetSysClockFreq();
 80054fe:	f7fe fb19 	bl	8003b34 <HAL_RCC_GetSysClockFreq>
        break;
 8005502:	e7cf      	b.n	80054a4 <UART_SetConfig+0xe4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005504:	2210      	movs	r2, #16
 8005506:	4b31      	ldr	r3, [pc, #196]	; (80055cc <UART_SetConfig+0x20c>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4013      	ands	r3, r2
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800550c:	425a      	negs	r2, r3
 800550e:	4153      	adcs	r3, r2
 8005510:	4a33      	ldr	r2, [pc, #204]	; (80055e0 <UART_SetConfig+0x220>)
 8005512:	425b      	negs	r3, r3
 8005514:	4013      	ands	r3, r2
 8005516:	4a33      	ldr	r2, [pc, #204]	; (80055e4 <UART_SetConfig+0x224>)
 8005518:	189b      	adds	r3, r3, r2
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800551a:	6861      	ldr	r1, [r4, #4]
 800551c:	0058      	lsls	r0, r3, #1
 800551e:	084b      	lsrs	r3, r1, #1
 8005520:	18c0      	adds	r0, r0, r3
 8005522:	f7fa fe17 	bl	8000154 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005526:	4932      	ldr	r1, [pc, #200]	; (80055f0 <UART_SetConfig+0x230>)
 8005528:	b282      	uxth	r2, r0
 800552a:	3a10      	subs	r2, #16
 800552c:	0403      	lsls	r3, r0, #16
 800552e:	428a      	cmp	r2, r1
 8005530:	d8af      	bhi.n	8005492 <UART_SetConfig+0xd2>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005532:	220f      	movs	r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005534:	031b      	lsls	r3, r3, #12
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005536:	4390      	bics	r0, r2
 8005538:	b280      	uxth	r0, r0
        huart->Instance->BRR = brrtemp;
 800553a:	6822      	ldr	r2, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800553c:	0f5b      	lsrs	r3, r3, #29
        huart->Instance->BRR = brrtemp;
 800553e:	4318      	orrs	r0, r3
 8005540:	60d0      	str	r0, [r2, #12]
 8005542:	e7b1      	b.n	80054a8 <UART_SetConfig+0xe8>
        pclk = HAL_RCC_GetSysClockFreq();
 8005544:	f7fe faf6 	bl	8003b34 <HAL_RCC_GetSysClockFreq>
 8005548:	e031      	b.n	80055ae <UART_SetConfig+0x1ee>
    switch (clocksource)
 800554a:	2808      	cmp	r0, #8
 800554c:	d8a1      	bhi.n	8005492 <UART_SetConfig+0xd2>
 800554e:	f7fa fde3 	bl	8000118 <__gnu_thumb1_case_sqi>
 8005552:	0a05      	.short	0x0a05
 8005554:	a022a00d 	.word	0xa022a00d
 8005558:	a0a0      	.short	0xa0a0
 800555a:	25          	.byte	0x25
 800555b:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 800555c:	f7fe fe8a 	bl	8004274 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005560:	2800      	cmp	r0, #0
 8005562:	d0a1      	beq.n	80054a8 <UART_SetConfig+0xe8>
 8005564:	e00d      	b.n	8005582 <UART_SetConfig+0x1c2>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005566:	f7fe fe95 	bl	8004294 <HAL_RCC_GetPCLK2Freq>
        break;
 800556a:	e7f9      	b.n	8005560 <UART_SetConfig+0x1a0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800556c:	4b17      	ldr	r3, [pc, #92]	; (80055cc <UART_SetConfig+0x20c>)
 800556e:	6818      	ldr	r0, [r3, #0]
 8005570:	2310      	movs	r3, #16
 8005572:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005574:	4243      	negs	r3, r0
 8005576:	4158      	adcs	r0, r3
 8005578:	4b19      	ldr	r3, [pc, #100]	; (80055e0 <UART_SetConfig+0x220>)
 800557a:	4240      	negs	r0, r0
 800557c:	4018      	ands	r0, r3
 800557e:	4b19      	ldr	r3, [pc, #100]	; (80055e4 <UART_SetConfig+0x224>)
 8005580:	18c0      	adds	r0, r0, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005582:	6861      	ldr	r1, [r4, #4]
 8005584:	084b      	lsrs	r3, r1, #1
 8005586:	1818      	adds	r0, r3, r0
 8005588:	f7fa fde4 	bl	8000154 <__udivsi3>
 800558c:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800558e:	0002      	movs	r2, r0
 8005590:	4b17      	ldr	r3, [pc, #92]	; (80055f0 <UART_SetConfig+0x230>)
 8005592:	3a10      	subs	r2, #16
 8005594:	e7ae      	b.n	80054f4 <UART_SetConfig+0x134>
        pclk = HAL_RCC_GetSysClockFreq();
 8005596:	f7fe facd 	bl	8003b34 <HAL_RCC_GetSysClockFreq>
        break;
 800559a:	e7e1      	b.n	8005560 <UART_SetConfig+0x1a0>
    switch (clocksource)
 800559c:	2080      	movs	r0, #128	; 0x80
 800559e:	0200      	lsls	r0, r0, #8
 80055a0:	e7ef      	b.n	8005582 <UART_SetConfig+0x1c2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055a2:	2280      	movs	r2, #128	; 0x80
 80055a4:	0212      	lsls	r2, r2, #8
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d1d8      	bne.n	800555c <UART_SetConfig+0x19c>
        pclk = HAL_RCC_GetPCLK1Freq();
 80055aa:	f7fe fe63 	bl	8004274 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 80055ae:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 80055b0:	d100      	bne.n	80055b4 <UART_SetConfig+0x1f4>
 80055b2:	e779      	b.n	80054a8 <UART_SetConfig+0xe8>
 80055b4:	e7b1      	b.n	800551a <UART_SetConfig+0x15a>
 80055b6:	46c0      	nop			; (mov r8, r8)
 80055b8:	efff69f3 	.word	0xefff69f3
 80055bc:	ffffcfff 	.word	0xffffcfff
 80055c0:	40004800 	.word	0x40004800
 80055c4:	fffff4ff 	.word	0xfffff4ff
 80055c8:	40013800 	.word	0x40013800
 80055cc:	40021000 	.word	0x40021000
 80055d0:	0800ab71 	.word	0x0800ab71
 80055d4:	40004400 	.word	0x40004400
 80055d8:	40004c00 	.word	0x40004c00
 80055dc:	40005000 	.word	0x40005000
 80055e0:	00b71b00 	.word	0x00b71b00
 80055e4:	003d0900 	.word	0x003d0900
 80055e8:	fffffd00 	.word	0xfffffd00
 80055ec:	000ffcff 	.word	0x000ffcff
 80055f0:	0000ffef 	.word	0x0000ffef

080055f4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055f4:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80055f6:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055f8:	07da      	lsls	r2, r3, #31
 80055fa:	d506      	bpl.n	800560a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055fc:	6801      	ldr	r1, [r0, #0]
 80055fe:	4c28      	ldr	r4, [pc, #160]	; (80056a0 <UART_AdvFeatureConfig+0xac>)
 8005600:	684a      	ldr	r2, [r1, #4]
 8005602:	4022      	ands	r2, r4
 8005604:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8005606:	4322      	orrs	r2, r4
 8005608:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800560a:	079a      	lsls	r2, r3, #30
 800560c:	d506      	bpl.n	800561c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800560e:	6801      	ldr	r1, [r0, #0]
 8005610:	4c24      	ldr	r4, [pc, #144]	; (80056a4 <UART_AdvFeatureConfig+0xb0>)
 8005612:	684a      	ldr	r2, [r1, #4]
 8005614:	4022      	ands	r2, r4
 8005616:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8005618:	4322      	orrs	r2, r4
 800561a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800561c:	075a      	lsls	r2, r3, #29
 800561e:	d506      	bpl.n	800562e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005620:	6801      	ldr	r1, [r0, #0]
 8005622:	4c21      	ldr	r4, [pc, #132]	; (80056a8 <UART_AdvFeatureConfig+0xb4>)
 8005624:	684a      	ldr	r2, [r1, #4]
 8005626:	4022      	ands	r2, r4
 8005628:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800562a:	4322      	orrs	r2, r4
 800562c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800562e:	071a      	lsls	r2, r3, #28
 8005630:	d506      	bpl.n	8005640 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005632:	6801      	ldr	r1, [r0, #0]
 8005634:	4c1d      	ldr	r4, [pc, #116]	; (80056ac <UART_AdvFeatureConfig+0xb8>)
 8005636:	684a      	ldr	r2, [r1, #4]
 8005638:	4022      	ands	r2, r4
 800563a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800563c:	4322      	orrs	r2, r4
 800563e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005640:	06da      	lsls	r2, r3, #27
 8005642:	d506      	bpl.n	8005652 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005644:	6801      	ldr	r1, [r0, #0]
 8005646:	4c1a      	ldr	r4, [pc, #104]	; (80056b0 <UART_AdvFeatureConfig+0xbc>)
 8005648:	688a      	ldr	r2, [r1, #8]
 800564a:	4022      	ands	r2, r4
 800564c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800564e:	4322      	orrs	r2, r4
 8005650:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005652:	069a      	lsls	r2, r3, #26
 8005654:	d506      	bpl.n	8005664 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005656:	6801      	ldr	r1, [r0, #0]
 8005658:	4c16      	ldr	r4, [pc, #88]	; (80056b4 <UART_AdvFeatureConfig+0xc0>)
 800565a:	688a      	ldr	r2, [r1, #8]
 800565c:	4022      	ands	r2, r4
 800565e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8005660:	4322      	orrs	r2, r4
 8005662:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005664:	065a      	lsls	r2, r3, #25
 8005666:	d510      	bpl.n	800568a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005668:	6801      	ldr	r1, [r0, #0]
 800566a:	4d13      	ldr	r5, [pc, #76]	; (80056b8 <UART_AdvFeatureConfig+0xc4>)
 800566c:	684a      	ldr	r2, [r1, #4]
 800566e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8005670:	402a      	ands	r2, r5
 8005672:	4322      	orrs	r2, r4
 8005674:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005676:	2280      	movs	r2, #128	; 0x80
 8005678:	0352      	lsls	r2, r2, #13
 800567a:	4294      	cmp	r4, r2
 800567c:	d105      	bne.n	800568a <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800567e:	684a      	ldr	r2, [r1, #4]
 8005680:	4c0e      	ldr	r4, [pc, #56]	; (80056bc <UART_AdvFeatureConfig+0xc8>)
 8005682:	4022      	ands	r2, r4
 8005684:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8005686:	4322      	orrs	r2, r4
 8005688:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800568a:	061b      	lsls	r3, r3, #24
 800568c:	d506      	bpl.n	800569c <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800568e:	6802      	ldr	r2, [r0, #0]
 8005690:	490b      	ldr	r1, [pc, #44]	; (80056c0 <UART_AdvFeatureConfig+0xcc>)
 8005692:	6853      	ldr	r3, [r2, #4]
 8005694:	400b      	ands	r3, r1
 8005696:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005698:	430b      	orrs	r3, r1
 800569a:	6053      	str	r3, [r2, #4]
}
 800569c:	bd30      	pop	{r4, r5, pc}
 800569e:	46c0      	nop			; (mov r8, r8)
 80056a0:	fffdffff 	.word	0xfffdffff
 80056a4:	fffeffff 	.word	0xfffeffff
 80056a8:	fffbffff 	.word	0xfffbffff
 80056ac:	ffff7fff 	.word	0xffff7fff
 80056b0:	ffffefff 	.word	0xffffefff
 80056b4:	ffffdfff 	.word	0xffffdfff
 80056b8:	ffefffff 	.word	0xffefffff
 80056bc:	ff9fffff 	.word	0xff9fffff
 80056c0:	fff7ffff 	.word	0xfff7ffff

080056c4 <UART_WaitOnFlagUntilTimeout>:
{
 80056c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056c6:	2780      	movs	r7, #128	; 0x80
{
 80056c8:	0004      	movs	r4, r0
 80056ca:	000d      	movs	r5, r1
 80056cc:	0016      	movs	r6, r2
 80056ce:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056d0:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056d2:	6822      	ldr	r2, [r4, #0]
 80056d4:	69d3      	ldr	r3, [r2, #28]
 80056d6:	402b      	ands	r3, r5
 80056d8:	1b5b      	subs	r3, r3, r5
 80056da:	4259      	negs	r1, r3
 80056dc:	414b      	adcs	r3, r1
 80056de:	42b3      	cmp	r3, r6
 80056e0:	d001      	beq.n	80056e6 <UART_WaitOnFlagUntilTimeout+0x22>
  return HAL_OK;
 80056e2:	2000      	movs	r0, #0
 80056e4:	e01c      	b.n	8005720 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 80056e6:	9b08      	ldr	r3, [sp, #32]
 80056e8:	3301      	adds	r3, #1
 80056ea:	d0f3      	beq.n	80056d4 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056ec:	f7fd fa0c 	bl	8002b08 <HAL_GetTick>
 80056f0:	9b01      	ldr	r3, [sp, #4]
 80056f2:	9a08      	ldr	r2, [sp, #32]
 80056f4:	1ac0      	subs	r0, r0, r3
 80056f6:	6823      	ldr	r3, [r4, #0]
 80056f8:	4290      	cmp	r0, r2
 80056fa:	d801      	bhi.n	8005700 <UART_WaitOnFlagUntilTimeout+0x3c>
 80056fc:	2a00      	cmp	r2, #0
 80056fe:	d110      	bne.n	8005722 <UART_WaitOnFlagUntilTimeout+0x5e>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	4913      	ldr	r1, [pc, #76]	; (8005750 <UART_WaitOnFlagUntilTimeout+0x8c>)
 8005704:	400a      	ands	r2, r1
 8005706:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005708:	689a      	ldr	r2, [r3, #8]
 800570a:	31a3      	adds	r1, #163	; 0xa3
 800570c:	31ff      	adds	r1, #255	; 0xff
 800570e:	438a      	bics	r2, r1
 8005710:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8005712:	2320      	movs	r3, #32
 8005714:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005716:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8005718:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 800571a:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 800571c:	3474      	adds	r4, #116	; 0x74
 800571e:	7023      	strb	r3, [r4, #0]
}
 8005720:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005722:	2104      	movs	r1, #4
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	420a      	tst	r2, r1
 8005728:	d0d3      	beq.n	80056d2 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800572a:	69da      	ldr	r2, [r3, #28]
 800572c:	423a      	tst	r2, r7
 800572e:	d0d0      	beq.n	80056d2 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005730:	621f      	str	r7, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	4906      	ldr	r1, [pc, #24]	; (8005750 <UART_WaitOnFlagUntilTimeout+0x8c>)
 8005736:	400a      	ands	r2, r1
 8005738:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800573a:	689a      	ldr	r2, [r3, #8]
 800573c:	31a3      	adds	r1, #163	; 0xa3
 800573e:	31ff      	adds	r1, #255	; 0xff
 8005740:	438a      	bics	r2, r1
 8005742:	609a      	str	r2, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8005744:	2320      	movs	r3, #32
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005746:	1d22      	adds	r2, r4, #4
          huart->gState = HAL_UART_STATE_READY;
 8005748:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800574a:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800574c:	67d3      	str	r3, [r2, #124]	; 0x7c
 800574e:	e7e3      	b.n	8005718 <UART_WaitOnFlagUntilTimeout+0x54>
 8005750:	fffffe5f 	.word	0xfffffe5f

08005754 <HAL_UART_Transmit>:
{
 8005754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005756:	b087      	sub	sp, #28
 8005758:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 800575a:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 800575c:	0004      	movs	r4, r0
 800575e:	000d      	movs	r5, r1
 8005760:	0016      	movs	r6, r2
    return HAL_BUSY;
 8005762:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8005764:	2b20      	cmp	r3, #32
 8005766:	d151      	bne.n	800580c <HAL_UART_Transmit+0xb8>
      return  HAL_ERROR;
 8005768:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 800576a:	2900      	cmp	r1, #0
 800576c:	d04e      	beq.n	800580c <HAL_UART_Transmit+0xb8>
 800576e:	2a00      	cmp	r2, #0
 8005770:	d04c      	beq.n	800580c <HAL_UART_Transmit+0xb8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005772:	2380      	movs	r3, #128	; 0x80
 8005774:	68a2      	ldr	r2, [r4, #8]
 8005776:	015b      	lsls	r3, r3, #5
 8005778:	429a      	cmp	r2, r3
 800577a:	d104      	bne.n	8005786 <HAL_UART_Transmit+0x32>
 800577c:	6923      	ldr	r3, [r4, #16]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d101      	bne.n	8005786 <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 8005782:	4201      	tst	r1, r0
 8005784:	d142      	bne.n	800580c <HAL_UART_Transmit+0xb8>
    __HAL_LOCK(huart);
 8005786:	0023      	movs	r3, r4
 8005788:	3374      	adds	r3, #116	; 0x74
 800578a:	9303      	str	r3, [sp, #12]
 800578c:	781b      	ldrb	r3, [r3, #0]
    return HAL_BUSY;
 800578e:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8005790:	2b01      	cmp	r3, #1
 8005792:	d03b      	beq.n	800580c <HAL_UART_Transmit+0xb8>
 8005794:	2301      	movs	r3, #1
 8005796:	9a03      	ldr	r2, [sp, #12]
 8005798:	7013      	strb	r3, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800579a:	2200      	movs	r2, #0
 800579c:	1d23      	adds	r3, r4, #4
 800579e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057a0:	2321      	movs	r3, #33	; 0x21
 80057a2:	67a3      	str	r3, [r4, #120]	; 0x78
    tickstart = HAL_GetTick();
 80057a4:	f7fd f9b0 	bl	8002b08 <HAL_GetTick>
    huart->TxXferSize  = Size;
 80057a8:	0023      	movs	r3, r4
 80057aa:	3350      	adds	r3, #80	; 0x50
 80057ac:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 80057ae:	3302      	adds	r3, #2
 80057b0:	801e      	strh	r6, [r3, #0]
 80057b2:	9304      	str	r3, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057b4:	2380      	movs	r3, #128	; 0x80
 80057b6:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 80057b8:	0007      	movs	r7, r0
      pdata16bits = NULL;
 80057ba:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057bc:	015b      	lsls	r3, r3, #5
 80057be:	429a      	cmp	r2, r3
 80057c0:	d104      	bne.n	80057cc <HAL_UART_Transmit+0x78>
 80057c2:	6923      	ldr	r3, [r4, #16]
 80057c4:	42b3      	cmp	r3, r6
 80057c6:	d101      	bne.n	80057cc <HAL_UART_Transmit+0x78>
 80057c8:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 80057ca:	001d      	movs	r5, r3
    __HAL_UNLOCK(huart);
 80057cc:	2300      	movs	r3, #0
 80057ce:	9a03      	ldr	r2, [sp, #12]
 80057d0:	7013      	strb	r3, [r2, #0]
    while (huart->TxXferCount > 0U)
 80057d2:	0023      	movs	r3, r4
 80057d4:	3352      	adds	r3, #82	; 0x52
 80057d6:	881b      	ldrh	r3, [r3, #0]
 80057d8:	b29a      	uxth	r2, r3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10b      	bne.n	80057f6 <HAL_UART_Transmit+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057de:	9b05      	ldr	r3, [sp, #20]
 80057e0:	2140      	movs	r1, #64	; 0x40
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	0020      	movs	r0, r4
 80057e6:	003b      	movs	r3, r7
 80057e8:	f7ff ff6c 	bl	80056c4 <UART_WaitOnFlagUntilTimeout>
 80057ec:	2800      	cmp	r0, #0
 80057ee:	d10c      	bne.n	800580a <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 80057f0:	2320      	movs	r3, #32
 80057f2:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 80057f4:	e00a      	b.n	800580c <HAL_UART_Transmit+0xb8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057f6:	9b05      	ldr	r3, [sp, #20]
 80057f8:	2200      	movs	r2, #0
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	2180      	movs	r1, #128	; 0x80
 80057fe:	003b      	movs	r3, r7
 8005800:	0020      	movs	r0, r4
 8005802:	f7ff ff5f 	bl	80056c4 <UART_WaitOnFlagUntilTimeout>
 8005806:	2800      	cmp	r0, #0
 8005808:	d002      	beq.n	8005810 <HAL_UART_Transmit+0xbc>
        return HAL_TIMEOUT;
 800580a:	2003      	movs	r0, #3
}
 800580c:	b007      	add	sp, #28
 800580e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005810:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8005812:	2d00      	cmp	r5, #0
 8005814:	d10b      	bne.n	800582e <HAL_UART_Transmit+0xda>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005816:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8005818:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800581a:	05db      	lsls	r3, r3, #23
 800581c:	0ddb      	lsrs	r3, r3, #23
 800581e:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8005820:	9b04      	ldr	r3, [sp, #16]
 8005822:	9a04      	ldr	r2, [sp, #16]
 8005824:	881b      	ldrh	r3, [r3, #0]
 8005826:	3b01      	subs	r3, #1
 8005828:	b29b      	uxth	r3, r3
 800582a:	8013      	strh	r3, [r2, #0]
 800582c:	e7d1      	b.n	80057d2 <HAL_UART_Transmit+0x7e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800582e:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8005830:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005832:	6293      	str	r3, [r2, #40]	; 0x28
        pdata8bits++;
 8005834:	e7f4      	b.n	8005820 <HAL_UART_Transmit+0xcc>
	...

08005838 <UART_CheckIdleState>:
{
 8005838:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800583a:	2600      	movs	r6, #0
{
 800583c:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800583e:	1d03      	adds	r3, r0, #4
 8005840:	67de      	str	r6, [r3, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8005842:	f7fd f961 	bl	8002b08 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005846:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8005848:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	071b      	lsls	r3, r3, #28
 800584e:	d416      	bmi.n	800587e <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005850:	6823      	ldr	r3, [r4, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	075b      	lsls	r3, r3, #29
 8005856:	d50a      	bpl.n	800586e <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005858:	2180      	movs	r1, #128	; 0x80
 800585a:	4b0f      	ldr	r3, [pc, #60]	; (8005898 <UART_CheckIdleState+0x60>)
 800585c:	2200      	movs	r2, #0
 800585e:	9300      	str	r3, [sp, #0]
 8005860:	0020      	movs	r0, r4
 8005862:	002b      	movs	r3, r5
 8005864:	03c9      	lsls	r1, r1, #15
 8005866:	f7ff ff2d 	bl	80056c4 <UART_WaitOnFlagUntilTimeout>
 800586a:	2800      	cmp	r0, #0
 800586c:	d112      	bne.n	8005894 <UART_CheckIdleState+0x5c>
  huart->gState = HAL_UART_STATE_READY;
 800586e:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005870:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005872:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005874:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005876:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8005878:	3474      	adds	r4, #116	; 0x74
 800587a:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 800587c:	e00b      	b.n	8005896 <UART_CheckIdleState+0x5e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800587e:	2180      	movs	r1, #128	; 0x80
 8005880:	4b05      	ldr	r3, [pc, #20]	; (8005898 <UART_CheckIdleState+0x60>)
 8005882:	0032      	movs	r2, r6
 8005884:	9300      	str	r3, [sp, #0]
 8005886:	0389      	lsls	r1, r1, #14
 8005888:	0003      	movs	r3, r0
 800588a:	0020      	movs	r0, r4
 800588c:	f7ff ff1a 	bl	80056c4 <UART_WaitOnFlagUntilTimeout>
 8005890:	2800      	cmp	r0, #0
 8005892:	d0dd      	beq.n	8005850 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8005894:	2003      	movs	r0, #3
}
 8005896:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8005898:	01ffffff 	.word	0x01ffffff

0800589c <HAL_UART_Init>:
{
 800589c:	b510      	push	{r4, lr}
 800589e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80058a0:	d101      	bne.n	80058a6 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80058a2:	2001      	movs	r0, #1
}
 80058a4:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 80058a6:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d104      	bne.n	80058b6 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 80058ac:	0002      	movs	r2, r0
 80058ae:	3274      	adds	r2, #116	; 0x74
 80058b0:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80058b2:	f003 fafd 	bl	8008eb0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80058b6:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80058b8:	2101      	movs	r1, #1
 80058ba:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80058bc:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80058be:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058c0:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80058c2:	438b      	bics	r3, r1
 80058c4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058c6:	f7ff fd7b 	bl	80053c0 <UART_SetConfig>
 80058ca:	2801      	cmp	r0, #1
 80058cc:	d0e9      	beq.n	80058a2 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d002      	beq.n	80058da <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 80058d4:	0020      	movs	r0, r4
 80058d6:	f7ff fe8d 	bl	80055f4 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	4907      	ldr	r1, [pc, #28]	; (80058fc <HAL_UART_Init+0x60>)
 80058de:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80058e0:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058e2:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058e4:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058e8:	689a      	ldr	r2, [r3, #8]
 80058ea:	438a      	bics	r2, r1
 80058ec:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80058ee:	2201      	movs	r2, #1
 80058f0:	6819      	ldr	r1, [r3, #0]
 80058f2:	430a      	orrs	r2, r1
 80058f4:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80058f6:	f7ff ff9f 	bl	8005838 <UART_CheckIdleState>
 80058fa:	e7d3      	b.n	80058a4 <HAL_UART_Init+0x8>
 80058fc:	ffffb7ff 	.word	0xffffb7ff

08005900 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 8005900:	0003      	movs	r3, r0
 8005902:	3358      	adds	r3, #88	; 0x58
{
 8005904:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 8005906:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005908:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 800590a:	805a      	strh	r2, [r3, #2]
  UART_MASK_COMPUTATION(huart);
 800590c:	2380      	movs	r3, #128	; 0x80
 800590e:	6881      	ldr	r1, [r0, #8]
 8005910:	015b      	lsls	r3, r3, #5
 8005912:	4299      	cmp	r1, r3
 8005914:	d128      	bne.n	8005968 <UART_Start_Receive_IT+0x68>
 8005916:	6903      	ldr	r3, [r0, #16]
 8005918:	1e5a      	subs	r2, r3, #1
 800591a:	4193      	sbcs	r3, r2
 800591c:	22ff      	movs	r2, #255	; 0xff
 800591e:	425b      	negs	r3, r3
 8005920:	4393      	bics	r3, r2
 8005922:	4a1b      	ldr	r2, [pc, #108]	; (8005990 <UART_Start_Receive_IT+0x90>)
 8005924:	189b      	adds	r3, r3, r2
 8005926:	0002      	movs	r2, r0
 8005928:	325c      	adds	r2, #92	; 0x5c
 800592a:	8013      	strh	r3, [r2, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800592c:	2200      	movs	r2, #0
 800592e:	1d03      	adds	r3, r0, #4
 8005930:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005932:	2322      	movs	r3, #34	; 0x22
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005934:	6802      	ldr	r2, [r0, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005936:	67c3      	str	r3, [r0, #124]	; 0x7c
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005938:	6894      	ldr	r4, [r2, #8]
 800593a:	3b21      	subs	r3, #33	; 0x21
 800593c:	4323      	orrs	r3, r4
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800593e:	2480      	movs	r4, #128	; 0x80
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005940:	6093      	str	r3, [r2, #8]
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005942:	0164      	lsls	r4, r4, #5
    huart->RxISR = UART_RxISR_8BIT;
 8005944:	4b13      	ldr	r3, [pc, #76]	; (8005994 <UART_Start_Receive_IT+0x94>)
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005946:	42a1      	cmp	r1, r4
 8005948:	d103      	bne.n	8005952 <UART_Start_Receive_IT+0x52>
 800594a:	6901      	ldr	r1, [r0, #16]
 800594c:	2900      	cmp	r1, #0
 800594e:	d100      	bne.n	8005952 <UART_Start_Receive_IT+0x52>
    huart->RxISR = UART_RxISR_16BIT;
 8005950:	4b11      	ldr	r3, [pc, #68]	; (8005998 <UART_Start_Receive_IT+0x98>)
 8005952:	6643      	str	r3, [r0, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8005954:	0003      	movs	r3, r0
 8005956:	2000      	movs	r0, #0
 8005958:	3374      	adds	r3, #116	; 0x74
 800595a:	7018      	strb	r0, [r3, #0]
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800595c:	2390      	movs	r3, #144	; 0x90
 800595e:	6811      	ldr	r1, [r2, #0]
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	430b      	orrs	r3, r1
 8005964:	6013      	str	r3, [r2, #0]
}
 8005966:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8005968:	2900      	cmp	r1, #0
 800596a:	d105      	bne.n	8005978 <UART_Start_Receive_IT+0x78>
 800596c:	6902      	ldr	r2, [r0, #16]
 800596e:	237f      	movs	r3, #127	; 0x7f
 8005970:	2a00      	cmp	r2, #0
 8005972:	d1d8      	bne.n	8005926 <UART_Start_Receive_IT+0x26>
 8005974:	3380      	adds	r3, #128	; 0x80
 8005976:	e7d6      	b.n	8005926 <UART_Start_Receive_IT+0x26>
 8005978:	2280      	movs	r2, #128	; 0x80
 800597a:	2300      	movs	r3, #0
 800597c:	0552      	lsls	r2, r2, #21
 800597e:	4291      	cmp	r1, r2
 8005980:	d1d1      	bne.n	8005926 <UART_Start_Receive_IT+0x26>
 8005982:	6902      	ldr	r2, [r0, #16]
 8005984:	337f      	adds	r3, #127	; 0x7f
 8005986:	2a00      	cmp	r2, #0
 8005988:	d0cd      	beq.n	8005926 <UART_Start_Receive_IT+0x26>
 800598a:	3b40      	subs	r3, #64	; 0x40
 800598c:	e7cb      	b.n	8005926 <UART_Start_Receive_IT+0x26>
 800598e:	46c0      	nop			; (mov r8, r8)
 8005990:	000001ff 	.word	0x000001ff
 8005994:	080052bd 	.word	0x080052bd
 8005998:	08005341 	.word	0x08005341

0800599c <HAL_UART_Receive_IT>:
{
 800599c:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800599e:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
{
 80059a0:	0003      	movs	r3, r0
    return HAL_BUSY;
 80059a2:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80059a4:	2c20      	cmp	r4, #32
 80059a6:	d129      	bne.n	80059fc <HAL_UART_Receive_IT+0x60>
      return HAL_ERROR;
 80059a8:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80059aa:	2900      	cmp	r1, #0
 80059ac:	d026      	beq.n	80059fc <HAL_UART_Receive_IT+0x60>
 80059ae:	2a00      	cmp	r2, #0
 80059b0:	d024      	beq.n	80059fc <HAL_UART_Receive_IT+0x60>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059b2:	2080      	movs	r0, #128	; 0x80
 80059b4:	689c      	ldr	r4, [r3, #8]
 80059b6:	0140      	lsls	r0, r0, #5
 80059b8:	4284      	cmp	r4, r0
 80059ba:	d106      	bne.n	80059ca <HAL_UART_Receive_IT+0x2e>
 80059bc:	6918      	ldr	r0, [r3, #16]
 80059be:	2800      	cmp	r0, #0
 80059c0:	d103      	bne.n	80059ca <HAL_UART_Receive_IT+0x2e>
      if ((((uint32_t)pData) & 1U) != 0U)
 80059c2:	2401      	movs	r4, #1
      return HAL_ERROR;
 80059c4:	0020      	movs	r0, r4
      if ((((uint32_t)pData) & 1U) != 0U)
 80059c6:	4221      	tst	r1, r4
 80059c8:	d118      	bne.n	80059fc <HAL_UART_Receive_IT+0x60>
    __HAL_LOCK(huart);
 80059ca:	001c      	movs	r4, r3
 80059cc:	3474      	adds	r4, #116	; 0x74
 80059ce:	7825      	ldrb	r5, [r4, #0]
    return HAL_BUSY;
 80059d0:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80059d2:	2d01      	cmp	r5, #1
 80059d4:	d012      	beq.n	80059fc <HAL_UART_Receive_IT+0x60>
 80059d6:	3801      	subs	r0, #1
 80059d8:	7020      	strb	r0, [r4, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059da:	2000      	movs	r0, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80059dc:	4c08      	ldr	r4, [pc, #32]	; (8005a00 <HAL_UART_Receive_IT+0x64>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059de:	6618      	str	r0, [r3, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80059e0:	6818      	ldr	r0, [r3, #0]
 80059e2:	42a0      	cmp	r0, r4
 80059e4:	d007      	beq.n	80059f6 <HAL_UART_Receive_IT+0x5a>
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80059e6:	6844      	ldr	r4, [r0, #4]
 80059e8:	0224      	lsls	r4, r4, #8
 80059ea:	d504      	bpl.n	80059f6 <HAL_UART_Receive_IT+0x5a>
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80059ec:	2480      	movs	r4, #128	; 0x80
 80059ee:	6805      	ldr	r5, [r0, #0]
 80059f0:	04e4      	lsls	r4, r4, #19
 80059f2:	432c      	orrs	r4, r5
 80059f4:	6004      	str	r4, [r0, #0]
    return(UART_Start_Receive_IT(huart, pData, Size));
 80059f6:	0018      	movs	r0, r3
 80059f8:	f7ff ff82 	bl	8005900 <UART_Start_Receive_IT>
}
 80059fc:	bd70      	pop	{r4, r5, r6, pc}
 80059fe:	46c0      	nop			; (mov r8, r8)
 8005a00:	40004800 	.word	0x40004800

08005a04 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005a04:	4770      	bx	lr
	...

08005a08 <SX1276GetStatus>:
    return ( uint32_t )Sx_Board_GetWakeUpTime( ) + RADIO_WAKEUP_TIME;
}

RadioState_t SX1276GetStatus( void )
{
    return SX1276.Settings.State;
 8005a08:	4b01      	ldr	r3, [pc, #4]	; (8005a10 <SX1276GetStatus+0x8>)
 8005a0a:	7918      	ldrb	r0, [r3, #4]
}
 8005a0c:	4770      	bx	lr
 8005a0e:	46c0      	nop			; (mov r8, r8)
 8005a10:	20000384 	.word	0x20000384

08005a14 <GetFskBandwidthRegValue>:

static uint8_t GetFskBandwidthRegValue( uint32_t bw )
{
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8005a14:	4a09      	ldr	r2, [pc, #36]	; (8005a3c <GetFskBandwidthRegValue+0x28>)
{
 8005a16:	2300      	movs	r3, #0
 8005a18:	0011      	movs	r1, r2
 8005a1a:	b510      	push	{r4, lr}
    {
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 8005a1c:	6814      	ldr	r4, [r2, #0]
 8005a1e:	4284      	cmp	r4, r0
 8005a20:	d802      	bhi.n	8005a28 <GetFskBandwidthRegValue+0x14>
 8005a22:	6894      	ldr	r4, [r2, #8]
 8005a24:	4284      	cmp	r4, r0
 8005a26:	d804      	bhi.n	8005a32 <GetFskBandwidthRegValue+0x1e>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8005a28:	3301      	adds	r3, #1
 8005a2a:	3208      	adds	r2, #8
 8005a2c:	2b15      	cmp	r3, #21
 8005a2e:	d1f5      	bne.n	8005a1c <GetFskBandwidthRegValue+0x8>
        {
            return FskBandwidths[i].RegValue;
        }
    }
    // ERROR: Value not found
    while( 1 );
 8005a30:	e7fe      	b.n	8005a30 <GetFskBandwidthRegValue+0x1c>
            return FskBandwidths[i].RegValue;
 8005a32:	00db      	lsls	r3, r3, #3
 8005a34:	18c9      	adds	r1, r1, r3
 8005a36:	7908      	ldrb	r0, [r1, #4]
}
 8005a38:	bd10      	pop	{r4, pc}
 8005a3a:	46c0      	nop			; (mov r8, r8)
 8005a3c:	0800abc0 	.word	0x0800abc0

08005a40 <SX1276GetTimeOnAir>:
{
 8005a40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a42:	0014      	movs	r4, r2
 8005a44:	aa08      	add	r2, sp, #32
 8005a46:	8816      	ldrh	r6, [r2, #0]
 8005a48:	aa09      	add	r2, sp, #36	; 0x24
 8005a4a:	000d      	movs	r5, r1
 8005a4c:	7811      	ldrb	r1, [r2, #0]
 8005a4e:	aa0a      	add	r2, sp, #40	; 0x28
 8005a50:	7812      	ldrb	r2, [r2, #0]
 8005a52:	af0b      	add	r7, sp, #44	; 0x2c
 8005a54:	4694      	mov	ip, r2
 8005a56:	783f      	ldrb	r7, [r7, #0]
    switch( modem )
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	d009      	beq.n	8005a70 <SX1276GetTimeOnAir+0x30>
 8005a5c:	2801      	cmp	r0, #1
 8005a5e:	d014      	beq.n	8005a8a <SX1276GetTimeOnAir+0x4a>
 8005a60:	2401      	movs	r4, #1
 8005a62:	2000      	movs	r0, #0
    return ( numerator + denominator - 1 ) / denominator;
 8005a64:	1900      	adds	r0, r0, r4
 8005a66:	0021      	movs	r1, r4
 8005a68:	3801      	subs	r0, #1
 8005a6a:	f7fa fb73 	bl	8000154 <__udivsi3>
}
 8005a6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
                                                 uint8_t payloadLen, bool crcOn )
{
    const uint8_t syncWordLength = 3;

    return ( preambleLen << 3 ) +
           ( ( fixLen == false ) ? 8 : 0 ) +
 8005a70:	2301      	movs	r3, #1
            numerator   = 1000U * SX1276GetGfskTimeOnAirNumerator( preambleLen, fixLen, payloadLen, crcOn );
 8005a72:	20fa      	movs	r0, #250	; 0xfa
           ( ( fixLen == false ) ? 8 : 0 ) +
 8005a74:	404b      	eors	r3, r1
    return ( preambleLen << 3 ) +
 8005a76:	18f3      	adds	r3, r6, r3
             ( syncWordLength << 3 ) +
             ( ( payloadLen +
               ( 0 ) + // Address filter size
               ( ( crcOn == true ) ? 2 : 0 ) 
 8005a78:	007f      	lsls	r7, r7, #1
    return ( preambleLen << 3 ) +
 8005a7a:	00db      	lsls	r3, r3, #3
               ( 0 ) + // Address filter size
 8005a7c:	4467      	add	r7, ip
           ( ( fixLen == false ) ? 8 : 0 ) +
 8005a7e:	3318      	adds	r3, #24
               ) << 3 
 8005a80:	00ff      	lsls	r7, r7, #3
             ( syncWordLength << 3 ) +
 8005a82:	19df      	adds	r7, r3, r7
            numerator   = 1000U * SX1276GetGfskTimeOnAirNumerator( preambleLen, fixLen, payloadLen, crcOn );
 8005a84:	0080      	lsls	r0, r0, #2
 8005a86:	4378      	muls	r0, r7
        break;
 8005a88:	e7ec      	b.n	8005a64 <SX1276GetTimeOnAir+0x24>
static uint32_t SX1276GetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                              uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
    int32_t crDenom           = coderate + 4;
 8005a8a:	3304      	adds	r3, #4
 8005a8c:	9301      	str	r3, [sp, #4]
    bool    lowDatareOptimize = false;

    // Ensure that the preamble length is at least 12 symbols when using SF5 or
    // SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8005a8e:	1f63      	subs	r3, r4, #5
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d804      	bhi.n	8005a9e <SX1276GetTimeOnAir+0x5e>
    {
        if( preambleLen < 12 )
 8005a94:	1c33      	adds	r3, r6, #0
 8005a96:	2e0c      	cmp	r6, #12
 8005a98:	d200      	bcs.n	8005a9c <SX1276GetTimeOnAir+0x5c>
 8005a9a:	230c      	movs	r3, #12
 8005a9c:	b29e      	uxth	r6, r3
        {
            preambleLen = 12;
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8005a9e:	2d00      	cmp	r5, #0
 8005aa0:	d135      	bne.n	8005b0e <SX1276GetTimeOnAir+0xce>
 8005aa2:	0023      	movs	r3, r4
 8005aa4:	2001      	movs	r0, #1
 8005aa6:	002a      	movs	r2, r5
 8005aa8:	3b0b      	subs	r3, #11
 8005aaa:	4298      	cmp	r0, r3
 8005aac:	416a      	adcs	r2, r5
 8005aae:	0013      	movs	r3, r2
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8005ab0:	b2db      	uxtb	r3, r3
    {
        lowDatareOptimize = true;
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8005ab2:	4662      	mov	r2, ip
                            ( crcOn ? 16 : 0 ) -
 8005ab4:	013f      	lsls	r7, r7, #4
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8005ab6:	00d2      	lsls	r2, r2, #3
 8005ab8:	19d2      	adds	r2, r2, r7
                            ( 4 * datarate ) +
                            ( fixLen ? 0 : 20 );
 8005aba:	2700      	movs	r7, #0
                            ( 4 * datarate ) +
 8005abc:	00a0      	lsls	r0, r4, #2
                            ( crcOn ? 16 : 0 ) -
 8005abe:	1a12      	subs	r2, r2, r0
                            ( fixLen ? 0 : 20 );
 8005ac0:	42b9      	cmp	r1, r7
 8005ac2:	d100      	bne.n	8005ac6 <SX1276GetTimeOnAir+0x86>
 8005ac4:	3714      	adds	r7, #20
                            ( 4 * datarate ) +
 8005ac6:	19d2      	adds	r2, r2, r7

    if( datarate <= 6 )
    {
        ceilDenominator = 4 * datarate;
 8005ac8:	0001      	movs	r1, r0
    {
        ceilNumerator += 8;

        if( lowDatareOptimize == true )
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8005aca:	1ea7      	subs	r7, r4, #2
    if( datarate <= 6 )
 8005acc:	2c06      	cmp	r4, #6
 8005ace:	d903      	bls.n	8005ad8 <SX1276GetTimeOnAir+0x98>
        ceilNumerator += 8;
 8005ad0:	3208      	adds	r2, #8
        if( lowDatareOptimize == true )
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d000      	beq.n	8005ad8 <SX1276GetTimeOnAir+0x98>
            ceilDenominator = 4 * ( datarate - 2 );
 8005ad6:	00b9      	lsls	r1, r7, #2
        ceilNumerator = 0;
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8005ad8:	43d3      	mvns	r3, r2
 8005ada:	17db      	asrs	r3, r3, #31
 8005adc:	401a      	ands	r2, r3
 8005ade:	1852      	adds	r2, r2, r1
 8005ae0:	1e50      	subs	r0, r2, #1
 8005ae2:	f7fa fbc1 	bl	8000268 <__divsi3>
 8005ae6:	9b01      	ldr	r3, [sp, #4]
 8005ae8:	4343      	muls	r3, r0
 8005aea:	1998      	adds	r0, r3, r6

    if( datarate <= 6 )
    {
        intermediate += 2;
 8005aec:	0003      	movs	r3, r0
 8005aee:	330e      	adds	r3, #14
    if( datarate <= 6 )
 8005af0:	2c06      	cmp	r4, #6
 8005af2:	d900      	bls.n	8005af6 <SX1276GetTimeOnAir+0xb6>
    int32_t intermediate =
 8005af4:	3b02      	subs	r3, #2
    switch( bw )
 8005af6:	2d02      	cmp	r5, #2
 8005af8:	d811      	bhi.n	8005b1e <SX1276GetTimeOnAir+0xde>
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8005afa:	009b      	lsls	r3, r3, #2
            numerator   = 1000U * SX1276GetLoRaTimeOnAirNumerator( bandwidth, datarate, coderate, preambleLen, fixLen,
 8005afc:	20fa      	movs	r0, #250	; 0xfa
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8005afe:	3301      	adds	r3, #1
 8005b00:	40bb      	lsls	r3, r7
            numerator   = 1000U * SX1276GetLoRaTimeOnAirNumerator( bandwidth, datarate, coderate, preambleLen, fixLen,
 8005b02:	0080      	lsls	r0, r0, #2
 8005b04:	4358      	muls	r0, r3
 8005b06:	4b06      	ldr	r3, [pc, #24]	; (8005b20 <SX1276GetTimeOnAir+0xe0>)
 8005b08:	00ad      	lsls	r5, r5, #2
 8005b0a:	58ec      	ldr	r4, [r5, r3]
 8005b0c:	e7aa      	b.n	8005a64 <SX1276GetTimeOnAir+0x24>
    bool    lowDatareOptimize = false;
 8005b0e:	2300      	movs	r3, #0
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8005b10:	2d01      	cmp	r5, #1
 8005b12:	d1ce      	bne.n	8005ab2 <SX1276GetTimeOnAir+0x72>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8005b14:	0023      	movs	r3, r4
 8005b16:	3b0c      	subs	r3, #12
 8005b18:	4258      	negs	r0, r3
 8005b1a:	4143      	adcs	r3, r0
 8005b1c:	e7c8      	b.n	8005ab0 <SX1276GetTimeOnAir+0x70>
    return ( numerator + denominator - 1 ) / denominator;
 8005b1e:	deff      	udf	#255	; 0xff
 8005b20:	0800ab84 	.word	0x0800ab84

08005b24 <SX1276GetWakeupTime>:
{
 8005b24:	b510      	push	{r4, lr}
    return ( uint32_t )Sx_Board_GetWakeUpTime( ) + RADIO_WAKEUP_TIME;
 8005b26:	f7fc fd8f 	bl	8002648 <CMWX1ZZABZ0XX_RADIO_GetWakeUpTime>
 8005b2a:	3002      	adds	r0, #2
}
 8005b2c:	bd10      	pop	{r4, pc}

08005b2e <SX1276WriteBuffer>:
{
 8005b2e:	b570      	push	{r4, r5, r6, lr}
 8005b30:	0006      	movs	r6, r0
    Sx_Board_ChipSelect( 0 );
 8005b32:	2000      	movs	r0, #0
{
 8005b34:	000c      	movs	r4, r1
 8005b36:	0015      	movs	r5, r2
    Sx_Board_ChipSelect( 0 );
 8005b38:	f7fc ff60 	bl	80029fc <CMWX1ZZABZ0XX_RADIO_ChipSelect>
    Sx_Board_SendRecv( addr | 0x80 );
 8005b3c:	2080      	movs	r0, #128	; 0x80
 8005b3e:	4330      	orrs	r0, r6
 8005b40:	b280      	uxth	r0, r0
 8005b42:	f7fc ff4d 	bl	80029e0 <CMWX1ZZABZ0XX_RADIO_SendRecv>
    for( i = 0; i < size; i++ )
 8005b46:	1965      	adds	r5, r4, r5
 8005b48:	42ac      	cmp	r4, r5
 8005b4a:	d103      	bne.n	8005b54 <SX1276WriteBuffer+0x26>
    Sx_Board_ChipSelect( 1 );
 8005b4c:	2001      	movs	r0, #1
 8005b4e:	f7fc ff55 	bl	80029fc <CMWX1ZZABZ0XX_RADIO_ChipSelect>
}
 8005b52:	bd70      	pop	{r4, r5, r6, pc}
        Sx_Board_SendRecv( buffer[i] );
 8005b54:	7820      	ldrb	r0, [r4, #0]
 8005b56:	f7fc ff43 	bl	80029e0 <CMWX1ZZABZ0XX_RADIO_SendRecv>
    for( i = 0; i < size; i++ )
 8005b5a:	3401      	adds	r4, #1
 8005b5c:	e7f4      	b.n	8005b48 <SX1276WriteBuffer+0x1a>

08005b5e <SX1276Write>:
{
 8005b5e:	b507      	push	{r0, r1, r2, lr}
 8005b60:	466b      	mov	r3, sp
 8005b62:	71d9      	strb	r1, [r3, #7]
 8005b64:	3307      	adds	r3, #7
    SX1276WriteBuffer( addr, &data, 1 );
 8005b66:	2201      	movs	r2, #1
 8005b68:	0019      	movs	r1, r3
 8005b6a:	f7ff ffe0 	bl	8005b2e <SX1276WriteBuffer>
}
 8005b6e:	bd07      	pop	{r0, r1, r2, pc}

08005b70 <SX1276SetChannel>:
{
 8005b70:	b570      	push	{r4, r5, r6, lr}
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8005b72:	4911      	ldr	r1, [pc, #68]	; (8005bb8 <SX1276SetChannel+0x48>)
{
 8005b74:	0005      	movs	r5, r0
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8005b76:	f7fa fb73 	bl	8000260 <__aeabi_uidivmod>
 8005b7a:	4b10      	ldr	r3, [pc, #64]	; (8005bbc <SX1276SetChannel+0x4c>)
 8005b7c:	0208      	lsls	r0, r1, #8
 8005b7e:	18c0      	adds	r0, r0, r3
 8005b80:	490d      	ldr	r1, [pc, #52]	; (8005bb8 <SX1276SetChannel+0x48>)
 8005b82:	f7fa fae7 	bl	8000154 <__udivsi3>
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8005b86:	490c      	ldr	r1, [pc, #48]	; (8005bb8 <SX1276SetChannel+0x48>)
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8005b88:	0004      	movs	r4, r0
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8005b8a:	0028      	movs	r0, r5
 8005b8c:	f7fa fae2 	bl	8000154 <__udivsi3>
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
 8005b90:	0200      	lsls	r0, r0, #8
 8005b92:	1824      	adds	r4, r4, r0
    SX1276.Settings.Channel = freq;
 8005b94:	4b0a      	ldr	r3, [pc, #40]	; (8005bc0 <SX1276SetChannel+0x50>)
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF ) );
 8005b96:	0c21      	lsrs	r1, r4, #16
 8005b98:	2006      	movs	r0, #6
 8005b9a:	b2c9      	uxtb	r1, r1
    SX1276.Settings.Channel = freq;
 8005b9c:	609d      	str	r5, [r3, #8]
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF ) );
 8005b9e:	f7ff ffde 	bl	8005b5e <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF ) );
 8005ba2:	0a21      	lsrs	r1, r4, #8
 8005ba4:	2007      	movs	r0, #7
 8005ba6:	b2c9      	uxtb	r1, r1
 8005ba8:	f7ff ffd9 	bl	8005b5e <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( freqInPllSteps & 0xFF ) );
 8005bac:	2008      	movs	r0, #8
 8005bae:	b2e1      	uxtb	r1, r4
 8005bb0:	f7ff ffd5 	bl	8005b5e <SX1276Write>
}
 8005bb4:	bd70      	pop	{r4, r5, r6, pc}
 8005bb6:	46c0      	nop			; (mov r8, r8)
 8005bb8:	00003d09 	.word	0x00003d09
 8005bbc:	00001e84 	.word	0x00001e84
 8005bc0:	20000384 	.word	0x20000384

08005bc4 <SX1276ReadBuffer>:
{
 8005bc4:	b570      	push	{r4, r5, r6, lr}
 8005bc6:	0005      	movs	r5, r0
    Sx_Board_ChipSelect( 0 );
 8005bc8:	2000      	movs	r0, #0
{
 8005bca:	000c      	movs	r4, r1
 8005bcc:	0016      	movs	r6, r2
    Sx_Board_ChipSelect( 0 );
 8005bce:	f7fc ff15 	bl	80029fc <CMWX1ZZABZ0XX_RADIO_ChipSelect>
    Sx_Board_SendRecv( addr & 0x7F );
 8005bd2:	207f      	movs	r0, #127	; 0x7f
 8005bd4:	4028      	ands	r0, r5
 8005bd6:	f7fc ff03 	bl	80029e0 <CMWX1ZZABZ0XX_RADIO_SendRecv>
    for( i = 0; i < size; i++ )
 8005bda:	19a6      	adds	r6, r4, r6
 8005bdc:	42b4      	cmp	r4, r6
 8005bde:	d103      	bne.n	8005be8 <SX1276ReadBuffer+0x24>
    Sx_Board_ChipSelect( 1 );
 8005be0:	2001      	movs	r0, #1
 8005be2:	f7fc ff0b 	bl	80029fc <CMWX1ZZABZ0XX_RADIO_ChipSelect>
}
 8005be6:	bd70      	pop	{r4, r5, r6, pc}
        buffer[i] = Sx_Board_SendRecv( 0 );
 8005be8:	2000      	movs	r0, #0
 8005bea:	f7fc fef9 	bl	80029e0 <CMWX1ZZABZ0XX_RADIO_SendRecv>
 8005bee:	7020      	strb	r0, [r4, #0]
    for( i = 0; i < size; i++ )
 8005bf0:	3401      	adds	r4, #1
 8005bf2:	e7f3      	b.n	8005bdc <SX1276ReadBuffer+0x18>

08005bf4 <SX1276Read>:
{
 8005bf4:	b513      	push	{r0, r1, r4, lr}
    SX1276ReadBuffer( addr, &data, 1 );
 8005bf6:	466b      	mov	r3, sp
 8005bf8:	1ddc      	adds	r4, r3, #7
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	0021      	movs	r1, r4
 8005bfe:	f7ff ffe1 	bl	8005bc4 <SX1276ReadBuffer>
    return data;
 8005c02:	7820      	ldrb	r0, [r4, #0]
}
 8005c04:	bd16      	pop	{r1, r2, r4, pc}
	...

08005c08 <SX1276OnDio2Irq>:
            break;
    }
}

static void SX1276OnDio2Irq( void )
{
 8005c08:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8005c0a:	4c2c      	ldr	r4, [pc, #176]	; (8005cbc <SX1276OnDio2Irq+0xb4>)
 8005c0c:	7925      	ldrb	r5, [r4, #4]
 8005c0e:	2d01      	cmp	r5, #1
 8005c10:	d002      	beq.n	8005c18 <SX1276OnDio2Irq+0x10>
 8005c12:	2d02      	cmp	r5, #2
 8005c14:	d049      	beq.n	8005caa <SX1276OnDio2Irq+0xa2>
            }
            break;
        default:
            break;
    }
}
 8005c16:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8005c18:	7963      	ldrb	r3, [r4, #5]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d017      	beq.n	8005c4e <SX1276OnDio2Irq+0x46>
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d1f9      	bne.n	8005c16 <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8005c22:	3453      	adds	r4, #83	; 0x53
 8005c24:	7823      	ldrb	r3, [r4, #0]
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8005c26:	2102      	movs	r1, #2
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d0f4      	beq.n	8005c16 <SX1276OnDio2Irq+0xe>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8005c2c:	2012      	movs	r0, #18
 8005c2e:	f7ff ff96 	bl	8005b5e <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8005c32:	4b23      	ldr	r3, [pc, #140]	; (8005cc0 <SX1276OnDio2Irq+0xb8>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d0ed      	beq.n	8005c16 <SX1276OnDio2Irq+0xe>
 8005c3a:	695c      	ldr	r4, [r3, #20]
 8005c3c:	2c00      	cmp	r4, #0
 8005c3e:	d0ea      	beq.n	8005c16 <SX1276OnDio2Irq+0xe>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8005c40:	201c      	movs	r0, #28
 8005c42:	f7ff ffd7 	bl	8005bf4 <SX1276Read>
 8005c46:	233f      	movs	r3, #63	; 0x3f
 8005c48:	4018      	ands	r0, r3
 8005c4a:	47a0      	blx	r4
}
 8005c4c:	e7e3      	b.n	8005c16 <SX1276OnDio2Irq+0xe>
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8005c4e:	0023      	movs	r3, r4
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 8005c50:	0026      	movs	r6, r4
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8005c52:	3330      	adds	r3, #48	; 0x30
 8005c54:	701d      	strb	r5, [r3, #0]
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 8005c56:	3631      	adds	r6, #49	; 0x31
 8005c58:	7833      	ldrb	r3, [r6, #0]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1db      	bne.n	8005c16 <SX1276OnDio2Irq+0xe>
                    TimerStop( &RxTimeoutSyncWord );
 8005c5e:	0020      	movs	r0, r4
 8005c60:	3068      	adds	r0, #104	; 0x68
 8005c62:	f003 fe1b 	bl	800989c <UTIL_TIMER_Stop>
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8005c66:	2011      	movs	r0, #17
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8005c68:	7035      	strb	r5, [r6, #0]
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8005c6a:	f7ff ffc3 	bl	8005bf4 <SX1276Read>
 8005c6e:	0023      	movs	r3, r4
 8005c70:	0840      	lsrs	r0, r0, #1
 8005c72:	3332      	adds	r3, #50	; 0x32
 8005c74:	4240      	negs	r0, r0
 8005c76:	7018      	strb	r0, [r3, #0]
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8005c78:	201b      	movs	r0, #27
 8005c7a:	f7ff ffbb 	bl	8005bf4 <SX1276Read>
 8005c7e:	0005      	movs	r5, r0
                                                                                                           ( uint16_t )SX1276Read( REG_AFCLSB ) );
 8005c80:	201c      	movs	r0, #28
 8005c82:	f7ff ffb7 	bl	8005bf4 <SX1276Read>
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8005c86:	022d      	lsls	r5, r5, #8
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8005c88:	4b0e      	ldr	r3, [pc, #56]	; (8005cc4 <SX1276OnDio2Irq+0xbc>)
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8005c8a:	4305      	orrs	r5, r0
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8005c8c:	b2c0      	uxtb	r0, r0
 8005c8e:	4358      	muls	r0, r3
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 8005c90:	0a2d      	lsrs	r5, r5, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 8005c92:	436b      	muls	r3, r5
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8005c94:	3080      	adds	r0, #128	; 0x80
 8005c96:	0a00      	lsrs	r0, r0, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 8005c98:	18c0      	adds	r0, r0, r3
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8005c9a:	6360      	str	r0, [r4, #52]	; 0x34
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8005c9c:	200c      	movs	r0, #12
 8005c9e:	f7ff ffa9 	bl	8005bf4 <SX1276Read>
 8005ca2:	3438      	adds	r4, #56	; 0x38
 8005ca4:	0940      	lsrs	r0, r0, #5
 8005ca6:	7020      	strb	r0, [r4, #0]
 8005ca8:	e7b5      	b.n	8005c16 <SX1276OnDio2Irq+0xe>
            switch( SX1276.Settings.Modem )
 8005caa:	7963      	ldrb	r3, [r4, #5]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d1b2      	bne.n	8005c16 <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8005cb0:	3453      	adds	r4, #83	; 0x53
 8005cb2:	7823      	ldrb	r3, [r4, #0]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d0ae      	beq.n	8005c16 <SX1276OnDio2Irq+0xe>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8005cb8:	0029      	movs	r1, r5
 8005cba:	e7b7      	b.n	8005c2c <SX1276OnDio2Irq+0x24>
 8005cbc:	20000384 	.word	0x20000384
 8005cc0:	20000404 	.word	0x20000404
 8005cc4:	00003d09 	.word	0x00003d09

08005cc8 <SX1276OnDio4Irq>:
    }
}

static void SX1276OnDio4Irq( void )
{
    switch( SX1276.Settings.Modem )
 8005cc8:	4b05      	ldr	r3, [pc, #20]	; (8005ce0 <SX1276OnDio4Irq+0x18>)
 8005cca:	795a      	ldrb	r2, [r3, #5]
 8005ccc:	2a00      	cmp	r2, #0
 8005cce:	d105      	bne.n	8005cdc <SX1276OnDio4Irq+0x14>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 8005cd0:	3330      	adds	r3, #48	; 0x30
 8005cd2:	781a      	ldrb	r2, [r3, #0]
 8005cd4:	2a00      	cmp	r2, #0
 8005cd6:	d101      	bne.n	8005cdc <SX1276OnDio4Irq+0x14>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8005cd8:	3201      	adds	r2, #1
 8005cda:	701a      	strb	r2, [r3, #0]
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 8005cdc:	4770      	bx	lr
 8005cde:	46c0      	nop			; (mov r8, r8)
 8005ce0:	20000384 	.word	0x20000384

08005ce4 <SX1276OnDio3Irq>:
{
 8005ce4:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.Modem )
 8005ce6:	4b12      	ldr	r3, [pc, #72]	; (8005d30 <SX1276OnDio3Irq+0x4c>)
 8005ce8:	795c      	ldrb	r4, [r3, #5]
 8005cea:	2c01      	cmp	r4, #1
 8005cec:	d112      	bne.n	8005d14 <SX1276OnDio3Irq+0x30>
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8005cee:	2012      	movs	r0, #18
 8005cf0:	f7ff ff80 	bl	8005bf4 <SX1276Read>
 8005cf4:	0005      	movs	r5, r0
 8005cf6:	4e0f      	ldr	r6, [pc, #60]	; (8005d34 <SX1276OnDio3Irq+0x50>)
 8005cf8:	4025      	ands	r5, r4
 8005cfa:	4220      	tst	r0, r4
 8005cfc:	d00b      	beq.n	8005d16 <SX1276OnDio3Irq+0x32>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8005cfe:	2105      	movs	r1, #5
 8005d00:	2012      	movs	r0, #18
 8005d02:	f7ff ff2c 	bl	8005b5e <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005d06:	6833      	ldr	r3, [r6, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d003      	beq.n	8005d14 <SX1276OnDio3Irq+0x30>
 8005d0c:	699b      	ldr	r3, [r3, #24]
                RadioEvents->CadDone( true );
 8005d0e:	0020      	movs	r0, r4
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d10b      	bne.n	8005d2c <SX1276OnDio3Irq+0x48>
}
 8005d14:	bd70      	pop	{r4, r5, r6, pc}
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8005d16:	2104      	movs	r1, #4
 8005d18:	2012      	movs	r0, #18
 8005d1a:	f7ff ff20 	bl	8005b5e <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005d1e:	6833      	ldr	r3, [r6, #0]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d0f7      	beq.n	8005d14 <SX1276OnDio3Irq+0x30>
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d0f4      	beq.n	8005d14 <SX1276OnDio3Irq+0x30>
                RadioEvents->CadDone( false );
 8005d2a:	0028      	movs	r0, r5
 8005d2c:	4798      	blx	r3
}
 8005d2e:	e7f1      	b.n	8005d14 <SX1276OnDio3Irq+0x30>
 8005d30:	20000384 	.word	0x20000384
 8005d34:	20000404 	.word	0x20000404

08005d38 <SX1276SetOpMode.part.0>:
static void SX1276SetOpMode( uint8_t opMode )
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	0004      	movs	r4, r0
    else if ( opMode == RF_OPMODE_RECEIVER )
 8005d3c:	2805      	cmp	r0, #5
 8005d3e:	d111      	bne.n	8005d64 <SX1276SetOpMode.part.0+0x2c>
      Sx_Board_SetXO( SET ); 
 8005d40:	2001      	movs	r0, #1
 8005d42:	f7fc fc83 	bl	800264c <CMWX1ZZABZ0XX_RADIO_SetXO>
      Sx_Board_SetAntSw( RFSW_RX );
 8005d46:	2001      	movs	r0, #1
 8005d48:	f7fc fdf8 	bl	800293c <CMWX1ZZABZ0XX_RADIO_SetAntSw>
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8005d4c:	2001      	movs	r0, #1
 8005d4e:	f7ff ff51 	bl	8005bf4 <SX1276Read>
 8005d52:	2307      	movs	r3, #7
 8005d54:	0001      	movs	r1, r0
 8005d56:	4399      	bics	r1, r3
 8005d58:	4321      	orrs	r1, r4
 8005d5a:	b2c9      	uxtb	r1, r1
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8005d5c:	2001      	movs	r0, #1
 8005d5e:	f7ff fefe 	bl	8005b5e <SX1276Write>
}
 8005d62:	bd70      	pop	{r4, r5, r6, pc}
      uint8_t paConfig =  SX1276Read( REG_PACONFIG );
 8005d64:	2009      	movs	r0, #9
 8005d66:	f7ff ff45 	bl	8005bf4 <SX1276Read>
 8005d6a:	0005      	movs	r5, r0
      Sx_Board_SetXO( SET ); 
 8005d6c:	2001      	movs	r0, #1
 8005d6e:	f7fc fc6d 	bl	800264c <CMWX1ZZABZ0XX_RADIO_SetXO>
        Sx_Board_SetAntSw( RFSW_RFO_HP );
 8005d72:	2003      	movs	r0, #3
      if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8005d74:	062d      	lsls	r5, r5, #24
 8005d76:	d400      	bmi.n	8005d7a <SX1276SetOpMode.part.0+0x42>
        Sx_Board_SetAntSw( RFSW_RFO_LP );
 8005d78:	2002      	movs	r0, #2
 8005d7a:	f7fc fddf 	bl	800293c <CMWX1ZZABZ0XX_RADIO_SetAntSw>
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8005d7e:	2001      	movs	r0, #1
 8005d80:	f7ff ff38 	bl	8005bf4 <SX1276Read>
 8005d84:	2307      	movs	r3, #7
 8005d86:	4398      	bics	r0, r3
 8005d88:	4304      	orrs	r4, r0
 8005d8a:	b2e1      	uxtb	r1, r4
 8005d8c:	e7e6      	b.n	8005d5c <SX1276SetOpMode.part.0+0x24>
	...

08005d90 <SX1276SetStby>:
{
 8005d90:	b510      	push	{r4, lr}
    TimerStop( &RxTimeoutTimer );
 8005d92:	4c09      	ldr	r4, [pc, #36]	; (8005db8 <SX1276SetStby+0x28>)
 8005d94:	1d20      	adds	r0, r4, #4
 8005d96:	f003 fd81 	bl	800989c <UTIL_TIMER_Stop>
    TimerStop( &TxTimeoutTimer );
 8005d9a:	0020      	movs	r0, r4
 8005d9c:	301c      	adds	r0, #28
 8005d9e:	f003 fd7d 	bl	800989c <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutSyncWord );
 8005da2:	4c06      	ldr	r4, [pc, #24]	; (8005dbc <SX1276SetStby+0x2c>)
 8005da4:	0020      	movs	r0, r4
 8005da6:	3068      	adds	r0, #104	; 0x68
 8005da8:	f003 fd78 	bl	800989c <UTIL_TIMER_Stop>
    if( opMode == RF_OPMODE_SLEEP )
 8005dac:	2001      	movs	r0, #1
 8005dae:	f7ff ffc3 	bl	8005d38 <SX1276SetOpMode.part.0>
    SX1276.Settings.State = RF_IDLE;
 8005db2:	2300      	movs	r3, #0
 8005db4:	7123      	strb	r3, [r4, #4]
}
 8005db6:	bd10      	pop	{r4, pc}
 8005db8:	20000404 	.word	0x20000404
 8005dbc:	20000384 	.word	0x20000384

08005dc0 <SX1276SetRx>:
    TimerStop( &TxTimeoutTimer );
 8005dc0:	4b7b      	ldr	r3, [pc, #492]	; (8005fb0 <SX1276SetRx+0x1f0>)
{
 8005dc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dc4:	0007      	movs	r7, r0
    TimerStop( &TxTimeoutTimer );
 8005dc6:	0018      	movs	r0, r3
 8005dc8:	301c      	adds	r0, #28
 8005dca:	9301      	str	r3, [sp, #4]
 8005dcc:	f003 fd66 	bl	800989c <UTIL_TIMER_Stop>
    switch( SX1276.Settings.Modem )
 8005dd0:	4c78      	ldr	r4, [pc, #480]	; (8005fb4 <SX1276SetRx+0x1f4>)
 8005dd2:	7965      	ldrb	r5, [r4, #5]
 8005dd4:	2d00      	cmp	r5, #0
 8005dd6:	d02f      	beq.n	8005e38 <SX1276SetRx+0x78>
 8005dd8:	2600      	movs	r6, #0
 8005dda:	2d01      	cmp	r5, #1
 8005ddc:	d151      	bne.n	8005e82 <SX1276SetRx+0xc2>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8005dde:	0023      	movs	r3, r4
 8005de0:	3355      	adds	r3, #85	; 0x55
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	2641      	movs	r6, #65	; 0x41
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8005de6:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d100      	bne.n	8005dee <SX1276SetRx+0x2e>
 8005dec:	e06f      	b.n	8005ece <SX1276SetRx+0x10e>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8005dee:	f7ff ff01 	bl	8005bf4 <SX1276Read>
 8005df2:	4330      	orrs	r0, r6
 8005df4:	b2c1      	uxtb	r1, r0
 8005df6:	2033      	movs	r0, #51	; 0x33
 8005df8:	f7ff feb1 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8005dfc:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8005dfe:	203b      	movs	r0, #59	; 0x3b
 8005e00:	f7ff fead 	bl	8005b5e <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8005e04:	6c63      	ldr	r3, [r4, #68]	; 0x44
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8005e06:	2031      	movs	r0, #49	; 0x31
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8005e08:	2b08      	cmp	r3, #8
 8005e0a:	d900      	bls.n	8005e0e <SX1276SetRx+0x4e>
 8005e0c:	e0b7      	b.n	8005f7e <SX1276SetRx+0x1be>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8005e0e:	f7ff fef1 	bl	8005bf4 <SX1276Read>
 8005e12:	217f      	movs	r1, #127	; 0x7f
 8005e14:	4001      	ands	r1, r0
 8005e16:	2031      	movs	r0, #49	; 0x31
 8005e18:	f7ff fea1 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 8005e1c:	2030      	movs	r0, #48	; 0x30
 8005e1e:	2100      	movs	r1, #0
 8005e20:	f7ff fe9d 	bl	8005b5e <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8005e24:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8005e26:	2808      	cmp	r0, #8
 8005e28:	d864      	bhi.n	8005ef4 <SX1276SetRx+0x134>
 8005e2a:	f7fa f97f 	bl	800012c <__gnu_thumb1_case_uqi>
 8005e2e:	805a      	.short	0x805a
 8005e30:	9c958e87 	.word	0x9c958e87
 8005e34:	a3a3      	.short	0xa3a3
 8005e36:	a3          	.byte	0xa3
 8005e37:	00          	.byte	0x00
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 8005e38:	1de3      	adds	r3, r4, #7
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8005e3a:	2040      	movs	r0, #64	; 0x40
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 8005e3c:	7fde      	ldrb	r6, [r3, #31]
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8005e3e:	f7ff fed9 	bl	8005bf4 <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8005e42:	2303      	movs	r3, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8005e44:	210c      	movs	r1, #12
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8005e46:	4018      	ands	r0, r3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8005e48:	4301      	orrs	r1, r0
 8005e4a:	2040      	movs	r0, #64	; 0x40
 8005e4c:	f7ff fe87 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8005e50:	2041      	movs	r0, #65	; 0x41
 8005e52:	f7ff fecf 	bl	8005bf4 <SX1276Read>
 8005e56:	213f      	movs	r1, #63	; 0x3f
 8005e58:	4249      	negs	r1, r1
 8005e5a:	4301      	orrs	r1, r0
 8005e5c:	b2c9      	uxtb	r1, r1
 8005e5e:	2041      	movs	r0, #65	; 0x41
 8005e60:	f7ff fe7d 	bl	8005b5e <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8005e64:	2035      	movs	r0, #53	; 0x35
 8005e66:	f7ff fec5 	bl	8005bf4 <SX1276Read>
 8005e6a:	233f      	movs	r3, #63	; 0x3f
 8005e6c:	4018      	ands	r0, r3
 8005e6e:	0023      	movs	r3, r4
 8005e70:	333e      	adds	r3, #62	; 0x3e
 8005e72:	7018      	strb	r0, [r3, #0]
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8005e74:	211e      	movs	r1, #30
 8005e76:	200d      	movs	r0, #13
 8005e78:	f7ff fe71 	bl	8005b5e <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8005e7c:	8625      	strh	r5, [r4, #48]	; 0x30
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8005e7e:	87a5      	strh	r5, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 8005e80:	8765      	strh	r5, [r4, #58]	; 0x3a
    memset( RxTxBuffer, 0, ( size_t )RX_TX_BUFFER_SIZE );
 8005e82:	2280      	movs	r2, #128	; 0x80
 8005e84:	2100      	movs	r1, #0
 8005e86:	484c      	ldr	r0, [pc, #304]	; (8005fb8 <SX1276SetRx+0x1f8>)
 8005e88:	0052      	lsls	r2, r2, #1
 8005e8a:	f004 f9a5 	bl	800a1d8 <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	7123      	strb	r3, [r4, #4]
    if( timeout != 0 )
 8005e92:	2f00      	cmp	r7, #0
 8005e94:	d008      	beq.n	8005ea8 <SX1276SetRx+0xe8>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8005e96:	9d01      	ldr	r5, [sp, #4]
 8005e98:	0039      	movs	r1, r7
 8005e9a:	3504      	adds	r5, #4
 8005e9c:	0028      	movs	r0, r5
 8005e9e:	f003 fd87 	bl	80099b0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8005ea2:	0028      	movs	r0, r5
 8005ea4:	f003 fd4c 	bl	8009940 <UTIL_TIMER_Start>
    if( SX1276.Settings.Modem == MODEM_FSK )
 8005ea8:	7963      	ldrb	r3, [r4, #5]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d000      	beq.n	8005eb0 <SX1276SetRx+0xf0>
 8005eae:	e077      	b.n	8005fa0 <SX1276SetRx+0x1e0>
    if( opMode == RF_OPMODE_SLEEP )
 8005eb0:	2005      	movs	r0, #5
 8005eb2:	f7ff ff41 	bl	8005d38 <SX1276SetOpMode.part.0>
        if( rxContinuous == false )
 8005eb6:	2e00      	cmp	r6, #0
 8005eb8:	d108      	bne.n	8005ecc <SX1276SetRx+0x10c>
            TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 8005eba:	0025      	movs	r5, r4
 8005ebc:	3568      	adds	r5, #104	; 0x68
 8005ebe:	0028      	movs	r0, r5
 8005ec0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005ec2:	f003 fd75 	bl	80099b0 <UTIL_TIMER_SetPeriod>
            TimerStart( &RxTimeoutSyncWord );
 8005ec6:	0028      	movs	r0, r5
 8005ec8:	f003 fd3a 	bl	8009940 <UTIL_TIMER_Start>
}
 8005ecc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8005ece:	f7ff fe91 	bl	8005bf4 <SX1276Read>
 8005ed2:	43b0      	bics	r0, r6
 8005ed4:	4305      	orrs	r5, r0
 8005ed6:	b2e9      	uxtb	r1, r5
 8005ed8:	2033      	movs	r0, #51	; 0x33
 8005eda:	f7ff fe40 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8005ede:	211d      	movs	r1, #29
 8005ee0:	e78d      	b.n	8005dfe <SX1276SetRx+0x3e>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 8005ee2:	202f      	movs	r0, #47	; 0x2f
 8005ee4:	2148      	movs	r1, #72	; 0x48
 8005ee6:	f7ff fe3a 	bl	8005b5e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 8005eea:	68a0      	ldr	r0, [r4, #8]
 8005eec:	4b33      	ldr	r3, [pc, #204]	; (8005fbc <SX1276SetRx+0x1fc>)
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8005eee:	18c0      	adds	r0, r0, r3
 8005ef0:	f7ff fe3e 	bl	8005b70 <SX1276SetChannel>
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 8005ef4:	0023      	movs	r3, r4
 8005ef6:	3356      	adds	r3, #86	; 0x56
 8005ef8:	781e      	ldrb	r6, [r3, #0]
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8005efa:	0023      	movs	r3, r4
 8005efc:	3353      	adds	r3, #83	; 0x53
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d044      	beq.n	8005f8e <SX1276SetRx+0x1ce>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8005f04:	211d      	movs	r1, #29
 8005f06:	2011      	movs	r0, #17
 8005f08:	f7ff fe29 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8005f0c:	2040      	movs	r0, #64	; 0x40
 8005f0e:	f7ff fe71 	bl	8005bf4 <SX1276Read>
 8005f12:	2133      	movs	r1, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8005f14:	4001      	ands	r1, r0
 8005f16:	2040      	movs	r0, #64	; 0x40
 8005f18:	f7ff fe21 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	200f      	movs	r0, #15
 8005f20:	f7ff fe1d 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8005f24:	2100      	movs	r1, #0
 8005f26:	200d      	movs	r0, #13
 8005f28:	f7ff fe19 	bl	8005b5e <SX1276Write>
        break;
 8005f2c:	e7a9      	b.n	8005e82 <SX1276SetRx+0xc2>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8005f2e:	202f      	movs	r0, #47	; 0x2f
 8005f30:	2144      	movs	r1, #68	; 0x44
 8005f32:	f7ff fe14 	bl	8005b5e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 8005f36:	68a0      	ldr	r0, [r4, #8]
 8005f38:	4b21      	ldr	r3, [pc, #132]	; (8005fc0 <SX1276SetRx+0x200>)
 8005f3a:	e7d8      	b.n	8005eee <SX1276SetRx+0x12e>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8005f3c:	202f      	movs	r0, #47	; 0x2f
 8005f3e:	2144      	movs	r1, #68	; 0x44
 8005f40:	f7ff fe0d 	bl	8005b5e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8005f44:	68a0      	ldr	r0, [r4, #8]
 8005f46:	4b1f      	ldr	r3, [pc, #124]	; (8005fc4 <SX1276SetRx+0x204>)
 8005f48:	e7d1      	b.n	8005eee <SX1276SetRx+0x12e>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8005f4a:	202f      	movs	r0, #47	; 0x2f
 8005f4c:	2144      	movs	r1, #68	; 0x44
 8005f4e:	f7ff fe06 	bl	8005b5e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8005f52:	68a0      	ldr	r0, [r4, #8]
 8005f54:	4b1c      	ldr	r3, [pc, #112]	; (8005fc8 <SX1276SetRx+0x208>)
 8005f56:	e7ca      	b.n	8005eee <SX1276SetRx+0x12e>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8005f58:	202f      	movs	r0, #47	; 0x2f
 8005f5a:	2144      	movs	r1, #68	; 0x44
 8005f5c:	f7ff fdff 	bl	8005b5e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 8005f60:	68a0      	ldr	r0, [r4, #8]
 8005f62:	4b1a      	ldr	r3, [pc, #104]	; (8005fcc <SX1276SetRx+0x20c>)
 8005f64:	e7c3      	b.n	8005eee <SX1276SetRx+0x12e>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8005f66:	202f      	movs	r0, #47	; 0x2f
 8005f68:	2144      	movs	r1, #68	; 0x44
 8005f6a:	f7ff fdf8 	bl	8005b5e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8005f6e:	68a0      	ldr	r0, [r4, #8]
 8005f70:	4b17      	ldr	r3, [pc, #92]	; (8005fd0 <SX1276SetRx+0x210>)
 8005f72:	e7bc      	b.n	8005eee <SX1276SetRx+0x12e>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8005f74:	2140      	movs	r1, #64	; 0x40
 8005f76:	202f      	movs	r0, #47	; 0x2f
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8005f78:	f7ff fdf1 	bl	8005b5e <SX1276Write>
 8005f7c:	e7ba      	b.n	8005ef4 <SX1276SetRx+0x134>
 8005f7e:	f7ff fe39 	bl	8005bf4 <SX1276Read>
 8005f82:	2180      	movs	r1, #128	; 0x80
 8005f84:	4249      	negs	r1, r1
 8005f86:	4301      	orrs	r1, r0
 8005f88:	b2c9      	uxtb	r1, r1
 8005f8a:	2031      	movs	r0, #49	; 0x31
 8005f8c:	e7f4      	b.n	8005f78 <SX1276SetRx+0x1b8>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8005f8e:	211f      	movs	r1, #31
 8005f90:	2011      	movs	r0, #17
 8005f92:	f7ff fde4 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8005f96:	2040      	movs	r0, #64	; 0x40
 8005f98:	f7ff fe2c 	bl	8005bf4 <SX1276Read>
 8005f9c:	213f      	movs	r1, #63	; 0x3f
 8005f9e:	e7b9      	b.n	8005f14 <SX1276SetRx+0x154>
        if( rxContinuous == true )
 8005fa0:	2005      	movs	r0, #5
 8005fa2:	2e00      	cmp	r6, #0
 8005fa4:	d100      	bne.n	8005fa8 <SX1276SetRx+0x1e8>
    if( opMode == RF_OPMODE_SLEEP )
 8005fa6:	2006      	movs	r0, #6
 8005fa8:	f7ff fec6 	bl	8005d38 <SX1276SetOpMode.part.0>
}
 8005fac:	e78e      	b.n	8005ecc <SX1276SetRx+0x10c>
 8005fae:	46c0      	nop			; (mov r8, r8)
 8005fb0:	20000404 	.word	0x20000404
 8005fb4:	20000384 	.word	0x20000384
 8005fb8:	20000438 	.word	0x20000438
 8005fbc:	00001e82 	.word	0x00001e82
 8005fc0:	000028b4 	.word	0x000028b4
 8005fc4:	00003d04 	.word	0x00003d04
 8005fc8:	0000515e 	.word	0x0000515e
 8005fcc:	00007a12 	.word	0x00007a12
 8005fd0:	0000a2c6 	.word	0x0000a2c6

08005fd4 <SX1276StartCad>:
{
 8005fd4:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.Modem )
 8005fd6:	4c0b      	ldr	r4, [pc, #44]	; (8006004 <SX1276StartCad+0x30>)
 8005fd8:	7963      	ldrb	r3, [r4, #5]
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d110      	bne.n	8006000 <SX1276StartCad+0x2c>
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8005fde:	21fa      	movs	r1, #250	; 0xfa
 8005fe0:	2011      	movs	r0, #17
 8005fe2:	f7ff fdbc 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8005fe6:	2040      	movs	r0, #64	; 0x40
 8005fe8:	f7ff fe04 	bl	8005bf4 <SX1276Read>
 8005fec:	2503      	movs	r5, #3
 8005fee:	43a8      	bics	r0, r5
 8005ff0:	b2c1      	uxtb	r1, r0
 8005ff2:	2040      	movs	r0, #64	; 0x40
 8005ff4:	f7ff fdb3 	bl	8005b5e <SX1276Write>
            SX1276.Settings.State = RF_CAD;
 8005ff8:	2007      	movs	r0, #7
 8005ffa:	7125      	strb	r5, [r4, #4]
    if( opMode == RF_OPMODE_SLEEP )
 8005ffc:	f7ff fe9c 	bl	8005d38 <SX1276SetOpMode.part.0>
}
 8006000:	bd70      	pop	{r4, r5, r6, pc}
 8006002:	46c0      	nop			; (mov r8, r8)
 8006004:	20000384 	.word	0x20000384

08006008 <SX1276ReadRssi>:
{
 8006008:	b510      	push	{r4, lr}
    switch( modem )
 800600a:	2800      	cmp	r0, #0
 800600c:	d004      	beq.n	8006018 <SX1276ReadRssi+0x10>
 800600e:	2801      	cmp	r0, #1
 8006010:	d00a      	beq.n	8006028 <SX1276ReadRssi+0x20>
 8006012:	2001      	movs	r0, #1
 8006014:	4240      	negs	r0, r0
}
 8006016:	bd10      	pop	{r4, pc}
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8006018:	2011      	movs	r0, #17
 800601a:	f7ff fdeb 	bl	8005bf4 <SX1276Read>
 800601e:	0840      	lsrs	r0, r0, #1
 8006020:	b2c0      	uxtb	r0, r0
 8006022:	4240      	negs	r0, r0
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 8006024:	b200      	sxth	r0, r0
 8006026:	e7f6      	b.n	8006016 <SX1276ReadRssi+0xe>
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006028:	4b06      	ldr	r3, [pc, #24]	; (8006044 <SX1276ReadRssi+0x3c>)
 800602a:	4a07      	ldr	r2, [pc, #28]	; (8006048 <SX1276ReadRssi+0x40>)
 800602c:	689b      	ldr	r3, [r3, #8]
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 800602e:	201b      	movs	r0, #27
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006030:	4293      	cmp	r3, r2
 8006032:	d903      	bls.n	800603c <SX1276ReadRssi+0x34>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 8006034:	f7ff fdde 	bl	8005bf4 <SX1276Read>
 8006038:	389d      	subs	r0, #157	; 0x9d
 800603a:	e7f3      	b.n	8006024 <SX1276ReadRssi+0x1c>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 800603c:	f7ff fdda 	bl	8005bf4 <SX1276Read>
 8006040:	38a4      	subs	r0, #164	; 0xa4
 8006042:	e7ef      	b.n	8006024 <SX1276ReadRssi+0x1c>
 8006044:	20000384 	.word	0x20000384
 8006048:	1f4add40 	.word	0x1f4add40

0800604c <SX1276SetOpMode.constprop.0>:
static void SX1276SetOpMode( uint8_t opMode )
 800604c:	b510      	push	{r4, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 800604e:	2001      	movs	r0, #1
 8006050:	f7ff fdd0 	bl	8005bf4 <SX1276Read>
 8006054:	21f8      	movs	r1, #248	; 0xf8
 8006056:	4001      	ands	r1, r0
 8006058:	2001      	movs	r0, #1
 800605a:	f7ff fd80 	bl	8005b5e <SX1276Write>
      Sx_Board_SetAntSw( RFSW_OFF );
 800605e:	2000      	movs	r0, #0
 8006060:	f7fc fc6c 	bl	800293c <CMWX1ZZABZ0XX_RADIO_SetAntSw>
      Sx_Board_SetXO( RESET ); 
 8006064:	2000      	movs	r0, #0
 8006066:	f7fc faf1 	bl	800264c <CMWX1ZZABZ0XX_RADIO_SetXO>
}
 800606a:	bd10      	pop	{r4, pc}

0800606c <SX1276SetModem>:
{
 800606c:	b510      	push	{r4, lr}
 800606e:	0004      	movs	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8006070:	2001      	movs	r0, #1
 8006072:	f7ff fdbf 	bl	8005bf4 <SX1276Read>
 8006076:	b2c0      	uxtb	r0, r0
 8006078:	4b16      	ldr	r3, [pc, #88]	; (80060d4 <SX1276SetModem+0x68>)
        SX1276.Settings.Modem = MODEM_LORA;
 800607a:	09c0      	lsrs	r0, r0, #7
    if( SX1276.Settings.Modem == modem )
 800607c:	42a0      	cmp	r0, r4
 800607e:	d101      	bne.n	8006084 <SX1276SetModem+0x18>
 8006080:	7158      	strb	r0, [r3, #5]
}
 8006082:	bd10      	pop	{r4, pc}
    SX1276.Settings.Modem = modem;
 8006084:	715c      	strb	r4, [r3, #5]
    switch( SX1276.Settings.Modem )
 8006086:	2c01      	cmp	r4, #1
 8006088:	d012      	beq.n	80060b0 <SX1276SetModem+0x44>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 800608a:	f7ff ffdf 	bl	800604c <SX1276SetOpMode.constprop.0>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 800608e:	2001      	movs	r0, #1
 8006090:	f7ff fdb0 	bl	8005bf4 <SX1276Read>
 8006094:	217f      	movs	r1, #127	; 0x7f
 8006096:	4001      	ands	r1, r0
 8006098:	2001      	movs	r0, #1
 800609a:	f7ff fd60 	bl	8005b5e <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 800609e:	2100      	movs	r1, #0
 80060a0:	2040      	movs	r0, #64	; 0x40
 80060a2:	f7ff fd5c 	bl	8005b5e <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 80060a6:	2130      	movs	r1, #48	; 0x30
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 80060a8:	2041      	movs	r0, #65	; 0x41
 80060aa:	f7ff fd58 	bl	8005b5e <SX1276Write>
        break;
 80060ae:	e7e8      	b.n	8006082 <SX1276SetModem+0x16>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 80060b0:	f7ff ffcc 	bl	800604c <SX1276SetOpMode.constprop.0>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 80060b4:	0020      	movs	r0, r4
 80060b6:	f7ff fd9d 	bl	8005bf4 <SX1276Read>
 80060ba:	2180      	movs	r1, #128	; 0x80
 80060bc:	4249      	negs	r1, r1
 80060be:	4301      	orrs	r1, r0
 80060c0:	b2c9      	uxtb	r1, r1
 80060c2:	0020      	movs	r0, r4
 80060c4:	f7ff fd4b 	bl	8005b5e <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 80060c8:	2100      	movs	r1, #0
 80060ca:	2040      	movs	r0, #64	; 0x40
 80060cc:	f7ff fd47 	bl	8005b5e <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 80060d0:	2100      	movs	r1, #0
 80060d2:	e7e9      	b.n	80060a8 <SX1276SetModem+0x3c>
 80060d4:	20000384 	.word	0x20000384

080060d8 <SX1276SetMaxPayloadLength>:
{
 80060d8:	b570      	push	{r4, r5, r6, lr}
 80060da:	0004      	movs	r4, r0
 80060dc:	000d      	movs	r5, r1
    SX1276SetModem( modem );
 80060de:	f7ff ffc5 	bl	800606c <SX1276SetModem>
    switch( modem )
 80060e2:	2c00      	cmp	r4, #0
 80060e4:	d002      	beq.n	80060ec <SX1276SetMaxPayloadLength+0x14>
 80060e6:	2c01      	cmp	r4, #1
 80060e8:	d00a      	beq.n	8006100 <SX1276SetMaxPayloadLength+0x28>
}
 80060ea:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 80060ec:	4b06      	ldr	r3, [pc, #24]	; (8006108 <SX1276SetMaxPayloadLength+0x30>)
 80060ee:	3303      	adds	r3, #3
 80060f0:	7fdb      	ldrb	r3, [r3, #31]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1f9      	bne.n	80060ea <SX1276SetMaxPayloadLength+0x12>
            SX1276Write( REG_PAYLOADLENGTH, max );
 80060f6:	0029      	movs	r1, r5
 80060f8:	2032      	movs	r0, #50	; 0x32
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 80060fa:	f7ff fd30 	bl	8005b5e <SX1276Write>
}
 80060fe:	e7f4      	b.n	80060ea <SX1276SetMaxPayloadLength+0x12>
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8006100:	0029      	movs	r1, r5
 8006102:	2023      	movs	r0, #35	; 0x23
 8006104:	e7f9      	b.n	80060fa <SX1276SetMaxPayloadLength+0x22>
 8006106:	46c0      	nop			; (mov r8, r8)
 8006108:	20000384 	.word	0x20000384

0800610c <SX1276SetPublicNetwork>:
{
 800610c:	b510      	push	{r4, lr}
 800610e:	0004      	movs	r4, r0
    SX1276SetModem( MODEM_LORA );
 8006110:	2001      	movs	r0, #1
 8006112:	f7ff ffab 	bl	800606c <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 8006116:	4b05      	ldr	r3, [pc, #20]	; (800612c <SX1276SetPublicNetwork+0x20>)
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8006118:	2134      	movs	r1, #52	; 0x34
    SX1276.Settings.LoRa.PublicNetwork = enable;
 800611a:	335c      	adds	r3, #92	; 0x5c
 800611c:	701c      	strb	r4, [r3, #0]
    if( enable == true )
 800611e:	2c00      	cmp	r4, #0
 8006120:	d100      	bne.n	8006124 <SX1276SetPublicNetwork+0x18>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8006122:	2112      	movs	r1, #18
 8006124:	2039      	movs	r0, #57	; 0x39
 8006126:	f7ff fd1a 	bl	8005b5e <SX1276Write>
}
 800612a:	bd10      	pop	{r4, pc}
 800612c:	20000384 	.word	0x20000384

08006130 <SX1276SetRxConfig>:
{
 8006130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006132:	b08b      	sub	sp, #44	; 0x2c
 8006134:	9305      	str	r3, [sp, #20]
 8006136:	ab10      	add	r3, sp, #64	; 0x40
 8006138:	cb80      	ldmia	r3!, {r7}
 800613a:	0014      	movs	r4, r2
 800613c:	881b      	ldrh	r3, [r3, #0]
 800613e:	aa0a      	add	r2, sp, #40	; 0x28
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	ab12      	add	r3, sp, #72	; 0x48
 8006144:	881b      	ldrh	r3, [r3, #0]
 8006146:	0005      	movs	r5, r0
 8006148:	9304      	str	r3, [sp, #16]
 800614a:	ab13      	add	r3, sp, #76	; 0x4c
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	000e      	movs	r6, r1
 8006150:	9301      	str	r3, [sp, #4]
 8006152:	ab14      	add	r3, sp, #80	; 0x50
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	9302      	str	r3, [sp, #8]
 8006158:	ab15      	add	r3, sp, #84	; 0x54
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	9303      	str	r3, [sp, #12]
 800615e:	ab16      	add	r3, sp, #88	; 0x58
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	9308      	str	r3, [sp, #32]
 8006164:	ab17      	add	r3, sp, #92	; 0x5c
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	9309      	str	r3, [sp, #36]	; 0x24
 800616a:	2319      	movs	r3, #25
 800616c:	189b      	adds	r3, r3, r2
 800616e:	7fdb      	ldrb	r3, [r3, #31]
 8006170:	9306      	str	r3, [sp, #24]
 8006172:	231d      	movs	r3, #29
 8006174:	189b      	adds	r3, r3, r2
 8006176:	7fdb      	ldrb	r3, [r3, #31]
 8006178:	9307      	str	r3, [sp, #28]
    SX1276SetModem( modem );
 800617a:	f7ff ff77 	bl	800606c <SX1276SetModem>
    switch( modem )
 800617e:	2d00      	cmp	r5, #0
 8006180:	d003      	beq.n	800618a <SX1276SetRxConfig+0x5a>
 8006182:	2d01      	cmp	r5, #1
 8006184:	d067      	beq.n	8006256 <SX1276SetRxConfig+0x126>
}
 8006186:	b00b      	add	sp, #44	; 0x2c
 8006188:	bdf0      	pop	{r4, r5, r6, r7, pc}
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 800618a:	20fa      	movs	r0, #250	; 0xfa
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 800618c:	4d99      	ldr	r5, [pc, #612]	; (80063f4 <SX1276SetRxConfig+0x2c4>)
            SX1276.Settings.Fsk.FixLen = fixLen;
 800618e:	9a01      	ldr	r2, [sp, #4]
 8006190:	1ceb      	adds	r3, r5, #3
 8006192:	77da      	strb	r2, [r3, #31]
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8006194:	9a02      	ldr	r2, [sp, #8]
 8006196:	1d2b      	adds	r3, r5, #4
 8006198:	77da      	strb	r2, [r3, #31]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 800619a:	9a03      	ldr	r2, [sp, #12]
 800619c:	1d6b      	adds	r3, r5, #5
 800619e:	77da      	strb	r2, [r3, #31]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80061a0:	9a06      	ldr	r2, [sp, #24]
 80061a2:	1dab      	adds	r3, r5, #6
 80061a4:	77da      	strb	r2, [r3, #31]
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 80061a6:	9a07      	ldr	r2, [sp, #28]
 80061a8:	1deb      	adds	r3, r5, #7
 80061aa:	77da      	strb	r2, [r3, #31]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80061ac:	9b00      	ldr	r3, [sp, #0]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 80061ae:	0140      	lsls	r0, r0, #5
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80061b0:	842b      	strh	r3, [r5, #32]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 80061b2:	9b04      	ldr	r3, [sp, #16]
 80061b4:	0021      	movs	r1, r4
 80061b6:	4358      	muls	r0, r3
            SX1276.Settings.Fsk.Datarate = datarate;
 80061b8:	61ec      	str	r4, [r5, #28]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80061ba:	616e      	str	r6, [r5, #20]
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 80061bc:	61af      	str	r7, [r5, #24]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 80061be:	f7f9 ffc9 	bl	8000154 <__udivsi3>
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 80061c2:	0021      	movs	r1, r4
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 80061c4:	62e8      	str	r0, [r5, #44]	; 0x2c
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 80061c6:	488c      	ldr	r0, [pc, #560]	; (80063f8 <SX1276SetRxConfig+0x2c8>)
 80061c8:	f7f9 ffc4 	bl	8000154 <__udivsi3>
 80061cc:	0004      	movs	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 80061ce:	0a01      	lsrs	r1, r0, #8
 80061d0:	b2c9      	uxtb	r1, r1
 80061d2:	2002      	movs	r0, #2
 80061d4:	f7ff fcc3 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 80061d8:	b2e1      	uxtb	r1, r4
 80061da:	2003      	movs	r0, #3
 80061dc:	f7ff fcbf 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 80061e0:	0030      	movs	r0, r6
 80061e2:	f7ff fc17 	bl	8005a14 <GetFskBandwidthRegValue>
 80061e6:	0001      	movs	r1, r0
 80061e8:	2012      	movs	r0, #18
 80061ea:	f7ff fcb8 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 80061ee:	0038      	movs	r0, r7
 80061f0:	f7ff fc10 	bl	8005a14 <GetFskBandwidthRegValue>
 80061f4:	0001      	movs	r1, r0
 80061f6:	2013      	movs	r0, #19
 80061f8:	f7ff fcb1 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 80061fc:	9b00      	ldr	r3, [sp, #0]
 80061fe:	2025      	movs	r0, #37	; 0x25
 8006200:	0a19      	lsrs	r1, r3, #8
 8006202:	f7ff fcac 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8006206:	466b      	mov	r3, sp
 8006208:	2026      	movs	r0, #38	; 0x26
 800620a:	7819      	ldrb	r1, [r3, #0]
 800620c:	f7ff fca7 	bl	8005b5e <SX1276Write>
            if( fixLen == 1 )
 8006210:	9b01      	ldr	r3, [sp, #4]
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8006212:	9902      	ldr	r1, [sp, #8]
            if( fixLen == 1 )
 8006214:	2b00      	cmp	r3, #0
 8006216:	d100      	bne.n	800621a <SX1276SetRxConfig+0xea>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8006218:	21ff      	movs	r1, #255	; 0xff
 800621a:	2032      	movs	r0, #50	; 0x32
 800621c:	f7ff fc9f 	bl	8005b5e <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8006220:	2030      	movs	r0, #48	; 0x30
 8006222:	f7ff fce7 	bl	8005bf4 <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8006226:	2101      	movs	r1, #1
 8006228:	9b01      	ldr	r3, [sp, #4]
 800622a:	4059      	eors	r1, r3
                           ( crcOn << 4 ) );
 800622c:	9b03      	ldr	r3, [sp, #12]
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 800622e:	01c9      	lsls	r1, r1, #7
                           ( crcOn << 4 ) );
 8006230:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8006232:	4319      	orrs	r1, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8006234:	236f      	movs	r3, #111	; 0x6f
 8006236:	4018      	ands	r0, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8006238:	4301      	orrs	r1, r0
            SX1276Write( REG_PACKETCONFIG1,
 800623a:	b2c9      	uxtb	r1, r1
 800623c:	2030      	movs	r0, #48	; 0x30
 800623e:	f7ff fc8e 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8006242:	2031      	movs	r0, #49	; 0x31
 8006244:	f7ff fcd6 	bl	8005bf4 <SX1276Read>
 8006248:	2140      	movs	r1, #64	; 0x40
 800624a:	4301      	orrs	r1, r0
 800624c:	2031      	movs	r0, #49	; 0x31
 800624e:	b2c9      	uxtb	r1, r1
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8006250:	f7ff fc85 	bl	8005b5e <SX1276Write>
}
 8006254:	e797      	b.n	8006186 <SX1276SetRxConfig+0x56>
            if( bandwidth > 2 )
 8006256:	2e02      	cmp	r6, #2
 8006258:	d900      	bls.n	800625c <SX1276SetRxConfig+0x12c>
                while( 1 );
 800625a:	e7fe      	b.n	800625a <SX1276SetRxConfig+0x12a>
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 800625c:	4b65      	ldr	r3, [pc, #404]	; (80063f4 <SX1276SetRxConfig+0x2c4>)
            SX1276.Settings.LoRa.Coderate = coderate;
 800625e:	9905      	ldr	r1, [sp, #20]
 8006260:	001a      	movs	r2, r3
 8006262:	324d      	adds	r2, #77	; 0x4d
 8006264:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8006266:	001a      	movs	r2, r3
 8006268:	9900      	ldr	r1, [sp, #0]
 800626a:	324e      	adds	r2, #78	; 0x4e
 800626c:	8011      	strh	r1, [r2, #0]
            SX1276.Settings.LoRa.FixLen = fixLen;
 800626e:	001a      	movs	r2, r3
 8006270:	9901      	ldr	r1, [sp, #4]
 8006272:	3250      	adds	r2, #80	; 0x50
 8006274:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 8006276:	001a      	movs	r2, r3
 8006278:	9902      	ldr	r1, [sp, #8]
 800627a:	3251      	adds	r2, #81	; 0x51
 800627c:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.CrcOn = crcOn;
 800627e:	001a      	movs	r2, r3
 8006280:	9903      	ldr	r1, [sp, #12]
 8006282:	3252      	adds	r2, #82	; 0x52
 8006284:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8006286:	001a      	movs	r2, r3
 8006288:	9908      	ldr	r1, [sp, #32]
 800628a:	3253      	adds	r2, #83	; 0x53
 800628c:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 800628e:	001a      	movs	r2, r3
 8006290:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006292:	3254      	adds	r2, #84	; 0x54
 8006294:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8006296:	001a      	movs	r2, r3
 8006298:	9906      	ldr	r1, [sp, #24]
 800629a:	3255      	adds	r2, #85	; 0x55
            bandwidth += 7;
 800629c:	1df7      	adds	r7, r6, #7
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 800629e:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 80062a0:	9a07      	ldr	r2, [sp, #28]
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 80062a2:	645f      	str	r7, [r3, #68]	; 0x44
            SX1276.Settings.LoRa.Datarate = datarate;
 80062a4:	649c      	str	r4, [r3, #72]	; 0x48
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 80062a6:	3356      	adds	r3, #86	; 0x56
 80062a8:	0025      	movs	r5, r4
 80062aa:	701a      	strb	r2, [r3, #0]
            if( datarate > 12 )
 80062ac:	2c06      	cmp	r4, #6
 80062ae:	d300      	bcc.n	80062b2 <SX1276SetRxConfig+0x182>
 80062b0:	e081      	b.n	80063b6 <SX1276SetRxConfig+0x286>
 80062b2:	2506      	movs	r5, #6
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80062b4:	2f07      	cmp	r7, #7
 80062b6:	d000      	beq.n	80062ba <SX1276SetRxConfig+0x18a>
 80062b8:	e082      	b.n	80063c0 <SX1276SetRxConfig+0x290>
 80062ba:	002a      	movs	r2, r5
 80062bc:	2300      	movs	r3, #0
 80062be:	2101      	movs	r1, #1
 80062c0:	3a0b      	subs	r2, #11
 80062c2:	4291      	cmp	r1, r2
 80062c4:	415b      	adcs	r3, r3
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	4a4c      	ldr	r2, [pc, #304]	; (80063fc <SX1276SetRxConfig+0x2cc>)
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 80062ca:	201d      	movs	r0, #29
 80062cc:	7013      	strb	r3, [r2, #0]
            SX1276Write( REG_LR_MODEMCONFIG1,
 80062ce:	4e49      	ldr	r6, [pc, #292]	; (80063f4 <SX1276SetRxConfig+0x2c4>)
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 80062d0:	f7ff fc90 	bl	8005bf4 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 80062d4:	9b05      	ldr	r3, [sp, #20]
            SX1276Write( REG_LR_MODEMCONFIG1,
 80062d6:	201d      	movs	r0, #29
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 80062d8:	0059      	lsls	r1, r3, #1
 80062da:	9b01      	ldr	r3, [sp, #4]
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 80062dc:	012d      	lsls	r5, r5, #4
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 80062de:	4319      	orrs	r1, r3
 80062e0:	013b      	lsls	r3, r7, #4
 80062e2:	4319      	orrs	r1, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 80062e4:	b2c9      	uxtb	r1, r1
 80062e6:	f7ff fc3a 	bl	8005b5e <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 80062ea:	201e      	movs	r0, #30
 80062ec:	f7ff fc82 	bl	8005bf4 <SX1276Read>
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 80062f0:	9b04      	ldr	r3, [sp, #16]
 80062f2:	0599      	lsls	r1, r3, #22
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 80062f4:	9b03      	ldr	r3, [sp, #12]
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 80062f6:	0f89      	lsrs	r1, r1, #30
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 80062f8:	009b      	lsls	r3, r3, #2
            SX1276Write( REG_LR_MODEMCONFIG2,
 80062fa:	4319      	orrs	r1, r3
 80062fc:	4329      	orrs	r1, r5
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 80062fe:	2508      	movs	r5, #8
 8006300:	4028      	ands	r0, r5
            SX1276Write( REG_LR_MODEMCONFIG2,
 8006302:	4301      	orrs	r1, r0
 8006304:	b2c9      	uxtb	r1, r1
 8006306:	201e      	movs	r0, #30
 8006308:	f7ff fc29 	bl	8005b5e <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 800630c:	2026      	movs	r0, #38	; 0x26
 800630e:	f7ff fc71 	bl	8005bf4 <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8006312:	4b3a      	ldr	r3, [pc, #232]	; (80063fc <SX1276SetRxConfig+0x2cc>)
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8006314:	43a8      	bics	r0, r5
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8006316:	7819      	ldrb	r1, [r3, #0]
 8006318:	00c9      	lsls	r1, r1, #3
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 800631a:	4301      	orrs	r1, r0
            SX1276Write( REG_LR_MODEMCONFIG3,
 800631c:	b2c9      	uxtb	r1, r1
 800631e:	2026      	movs	r0, #38	; 0x26
 8006320:	f7ff fc1d 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8006324:	466b      	mov	r3, sp
 8006326:	201f      	movs	r0, #31
 8006328:	7c19      	ldrb	r1, [r3, #16]
 800632a:	f7ff fc18 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 800632e:	9b00      	ldr	r3, [sp, #0]
 8006330:	2020      	movs	r0, #32
 8006332:	0a19      	lsrs	r1, r3, #8
 8006334:	f7ff fc13 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8006338:	466b      	mov	r3, sp
 800633a:	2021      	movs	r0, #33	; 0x21
 800633c:	7819      	ldrb	r1, [r3, #0]
 800633e:	f7ff fc0e 	bl	8005b5e <SX1276Write>
            if( fixLen == 1 )
 8006342:	9b01      	ldr	r3, [sp, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d003      	beq.n	8006350 <SX1276SetRxConfig+0x220>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8006348:	2022      	movs	r0, #34	; 0x22
 800634a:	9902      	ldr	r1, [sp, #8]
 800634c:	f7ff fc07 	bl	8005b5e <SX1276Write>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8006350:	0033      	movs	r3, r6
 8006352:	3353      	adds	r3, #83	; 0x53
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00f      	beq.n	800637a <SX1276SetRxConfig+0x24a>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 800635a:	2044      	movs	r0, #68	; 0x44
 800635c:	f7ff fc4a 	bl	8005bf4 <SX1276Read>
 8006360:	2180      	movs	r1, #128	; 0x80
 8006362:	4249      	negs	r1, r1
 8006364:	4301      	orrs	r1, r0
 8006366:	b2c9      	uxtb	r1, r1
 8006368:	2044      	movs	r0, #68	; 0x44
 800636a:	f7ff fbf8 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 800636e:	0033      	movs	r3, r6
 8006370:	3354      	adds	r3, #84	; 0x54
 8006372:	2024      	movs	r0, #36	; 0x24
 8006374:	7819      	ldrb	r1, [r3, #0]
 8006376:	f7ff fbf2 	bl	8005b5e <SX1276Write>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 800637a:	2f09      	cmp	r7, #9
 800637c:	d12c      	bne.n	80063d8 <SX1276SetRxConfig+0x2a8>
 800637e:	4b20      	ldr	r3, [pc, #128]	; (8006400 <SX1276SetRxConfig+0x2d0>)
 8006380:	68b2      	ldr	r2, [r6, #8]
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8006382:	2102      	movs	r1, #2
 8006384:	2036      	movs	r0, #54	; 0x36
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8006386:	429a      	cmp	r2, r3
 8006388:	d922      	bls.n	80063d0 <SX1276SetRxConfig+0x2a0>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 800638a:	f7ff fbe8 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 800638e:	2164      	movs	r1, #100	; 0x64
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8006390:	203a      	movs	r0, #58	; 0x3a
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8006392:	f7ff fbe4 	bl	8005b5e <SX1276Write>
            if( datarate == 6 )
 8006396:	2507      	movs	r5, #7
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8006398:	2031      	movs	r0, #49	; 0x31
            if( datarate == 6 )
 800639a:	2c06      	cmp	r4, #6
 800639c:	d81f      	bhi.n	80063de <SX1276SetRxConfig+0x2ae>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 800639e:	f7ff fc29 	bl	8005bf4 <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80063a2:	2105      	movs	r1, #5
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80063a4:	43a8      	bics	r0, r5
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80063a6:	4301      	orrs	r1, r0
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80063a8:	b2c9      	uxtb	r1, r1
 80063aa:	2031      	movs	r0, #49	; 0x31
 80063ac:	f7ff fbd7 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80063b0:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80063b2:	2037      	movs	r0, #55	; 0x37
 80063b4:	e74c      	b.n	8006250 <SX1276SetRxConfig+0x120>
 80063b6:	2c0c      	cmp	r4, #12
 80063b8:	d800      	bhi.n	80063bc <SX1276SetRxConfig+0x28c>
 80063ba:	e77b      	b.n	80062b4 <SX1276SetRxConfig+0x184>
 80063bc:	250c      	movs	r5, #12
 80063be:	e779      	b.n	80062b4 <SX1276SetRxConfig+0x184>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80063c0:	2300      	movs	r3, #0
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80063c2:	2f08      	cmp	r7, #8
 80063c4:	d180      	bne.n	80062c8 <SX1276SetRxConfig+0x198>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 80063c6:	330b      	adds	r3, #11
 80063c8:	42a3      	cmp	r3, r4
 80063ca:	419b      	sbcs	r3, r3
 80063cc:	425b      	negs	r3, r3
 80063ce:	e77b      	b.n	80062c8 <SX1276SetRxConfig+0x198>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 80063d0:	f7ff fbc5 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 80063d4:	217f      	movs	r1, #127	; 0x7f
 80063d6:	e7db      	b.n	8006390 <SX1276SetRxConfig+0x260>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 80063d8:	2103      	movs	r1, #3
 80063da:	2036      	movs	r0, #54	; 0x36
 80063dc:	e7d9      	b.n	8006392 <SX1276SetRxConfig+0x262>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80063de:	f7ff fc09 	bl	8005bf4 <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80063e2:	2103      	movs	r1, #3
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80063e4:	43a8      	bics	r0, r5
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80063e6:	4301      	orrs	r1, r0
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80063e8:	b2c9      	uxtb	r1, r1
 80063ea:	2031      	movs	r0, #49	; 0x31
 80063ec:	f7ff fbb7 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80063f0:	210a      	movs	r1, #10
 80063f2:	e7de      	b.n	80063b2 <SX1276SetRxConfig+0x282>
 80063f4:	20000384 	.word	0x20000384
 80063f8:	01e84800 	.word	0x01e84800
 80063fc:	200003d0 	.word	0x200003d0
 8006400:	1f4add40 	.word	0x1f4add40

08006404 <SX1276SetSleep>:
{
 8006404:	b510      	push	{r4, lr}
    TimerStop( &RxTimeoutTimer );
 8006406:	4c0a      	ldr	r4, [pc, #40]	; (8006430 <SX1276SetSleep+0x2c>)
 8006408:	1d20      	adds	r0, r4, #4
 800640a:	f003 fa47 	bl	800989c <UTIL_TIMER_Stop>
    TimerStop( &TxTimeoutTimer );
 800640e:	0020      	movs	r0, r4
 8006410:	301c      	adds	r0, #28
 8006412:	f003 fa43 	bl	800989c <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutSyncWord );
 8006416:	4c07      	ldr	r4, [pc, #28]	; (8006434 <SX1276SetSleep+0x30>)
 8006418:	0020      	movs	r0, r4
 800641a:	3068      	adds	r0, #104	; 0x68
 800641c:	f003 fa3e 	bl	800989c <UTIL_TIMER_Stop>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8006420:	f7ff fe14 	bl	800604c <SX1276SetOpMode.constprop.0>
    Sx_Board_SetXO( RESET );
 8006424:	2000      	movs	r0, #0
 8006426:	f7fc f911 	bl	800264c <CMWX1ZZABZ0XX_RADIO_SetXO>
    SX1276.Settings.State = RF_IDLE;
 800642a:	2300      	movs	r3, #0
 800642c:	7123      	strb	r3, [r4, #4]
}
 800642e:	bd10      	pop	{r4, pc}
 8006430:	20000404 	.word	0x20000404
 8006434:	20000384 	.word	0x20000384

08006438 <SX1276IsChannelFree>:
{
 8006438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800643a:	0007      	movs	r7, r0
 800643c:	000c      	movs	r4, r1
 800643e:	0016      	movs	r6, r2
 8006440:	001d      	movs	r5, r3
    SX1276SetSleep( );
 8006442:	f7ff ffdf 	bl	8006404 <SX1276SetSleep>
    SX1276SetModem( MODEM_FSK );
 8006446:	2000      	movs	r0, #0
 8006448:	f7ff fe10 	bl	800606c <SX1276SetModem>
    SX1276SetChannel( freq );
 800644c:	0038      	movs	r0, r7
 800644e:	f7ff fb8f 	bl	8005b70 <SX1276SetChannel>
    SX1276Write( REG_RXBW, GetFskBandwidthRegValue( rxBandwidth ) );
 8006452:	0020      	movs	r0, r4
 8006454:	f7ff fade 	bl	8005a14 <GetFskBandwidthRegValue>
 8006458:	0004      	movs	r4, r0
 800645a:	0001      	movs	r1, r0
 800645c:	2012      	movs	r0, #18
 800645e:	f7ff fb7e 	bl	8005b5e <SX1276Write>
    SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( rxBandwidth ) );
 8006462:	0021      	movs	r1, r4
 8006464:	2013      	movs	r0, #19
 8006466:	f7ff fb7a 	bl	8005b5e <SX1276Write>
    if( opMode == RF_OPMODE_SLEEP )
 800646a:	2005      	movs	r0, #5
 800646c:	f7ff fc64 	bl	8005d38 <SX1276SetOpMode.part.0>
    RADIO_DELAY_MS( 1 );
 8006470:	2001      	movs	r0, #1
 8006472:	f7fc fb4f 	bl	8002b14 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 8006476:	f003 f9cf 	bl	8009818 <UTIL_TIMER_GetCurrentTime>
 800647a:	0004      	movs	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800647c:	0020      	movs	r0, r4
 800647e:	f003 f9d5 	bl	800982c <UTIL_TIMER_GetElapsedTime>
 8006482:	42a8      	cmp	r0, r5
 8006484:	d304      	bcc.n	8006490 <SX1276IsChannelFree+0x58>
    bool status = true;
 8006486:	2401      	movs	r4, #1
    SX1276SetSleep( );
 8006488:	f7ff ffbc 	bl	8006404 <SX1276SetSleep>
}
 800648c:	0020      	movs	r0, r4
 800648e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        rssi = SX1276ReadRssi( MODEM_FSK );
 8006490:	2000      	movs	r0, #0
 8006492:	f7ff fdb9 	bl	8006008 <SX1276ReadRssi>
        if( rssi > rssiThresh )
 8006496:	42b0      	cmp	r0, r6
 8006498:	ddf0      	ble.n	800647c <SX1276IsChannelFree+0x44>
            status = false;
 800649a:	2400      	movs	r4, #0
 800649c:	e7f4      	b.n	8006488 <SX1276IsChannelFree+0x50>

0800649e <SX1276Random>:
{
 800649e:	b570      	push	{r4, r5, r6, lr}
 80064a0:	2400      	movs	r4, #0
    SX1276SetModem( MODEM_LORA );
 80064a2:	2001      	movs	r0, #1
 80064a4:	f7ff fde2 	bl	800606c <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80064a8:	21ff      	movs	r1, #255	; 0xff
 80064aa:	2011      	movs	r0, #17
 80064ac:	f7ff fb57 	bl	8005b5e <SX1276Write>
    if( opMode == RF_OPMODE_SLEEP )
 80064b0:	2005      	movs	r0, #5
 80064b2:	f7ff fc41 	bl	8005d38 <SX1276SetOpMode.part.0>
    uint32_t rnd = 0;
 80064b6:	0025      	movs	r5, r4
        RADIO_DELAY_MS( 1 );
 80064b8:	2601      	movs	r6, #1
 80064ba:	0030      	movs	r0, r6
 80064bc:	f7fc fb2a 	bl	8002b14 <HAL_Delay>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 80064c0:	202c      	movs	r0, #44	; 0x2c
 80064c2:	f7ff fb97 	bl	8005bf4 <SX1276Read>
 80064c6:	4030      	ands	r0, r6
 80064c8:	40a0      	lsls	r0, r4
    for( i = 0; i < 32; i++ )
 80064ca:	3401      	adds	r4, #1
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 80064cc:	4305      	orrs	r5, r0
    for( i = 0; i < 32; i++ )
 80064ce:	2c20      	cmp	r4, #32
 80064d0:	d1f3      	bne.n	80064ba <SX1276Random+0x1c>
    SX1276SetSleep( );
 80064d2:	f7ff ff97 	bl	8006404 <SX1276SetSleep>
}
 80064d6:	0028      	movs	r0, r5
 80064d8:	bd70      	pop	{r4, r5, r6, pc}
	...

080064dc <SX1276SetTxConfig>:
{
 80064dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064de:	b08d      	sub	sp, #52	; 0x34
 80064e0:	9306      	str	r3, [sp, #24]
 80064e2:	ab12      	add	r3, sp, #72	; 0x48
 80064e4:	cb40      	ldmia	r3!, {r6}
 80064e6:	9002      	str	r0, [sp, #8]
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	9205      	str	r2, [sp, #20]
 80064ec:	9307      	str	r3, [sp, #28]
 80064ee:	ab14      	add	r3, sp, #80	; 0x50
 80064f0:	881b      	ldrh	r3, [r3, #0]
 80064f2:	000c      	movs	r4, r1
 80064f4:	9301      	str	r3, [sp, #4]
 80064f6:	ab15      	add	r3, sp, #84	; 0x54
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	9303      	str	r3, [sp, #12]
 80064fc:	ab16      	add	r3, sp, #88	; 0x58
 80064fe:	781b      	ldrb	r3, [r3, #0]
 8006500:	9304      	str	r3, [sp, #16]
 8006502:	ab17      	add	r3, sp, #92	; 0x5c
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	9308      	str	r3, [sp, #32]
 8006508:	ab18      	add	r3, sp, #96	; 0x60
 800650a:	781b      	ldrb	r3, [r3, #0]
 800650c:	930a      	str	r3, [sp, #40]	; 0x28
 800650e:	ab19      	add	r3, sp, #100	; 0x64
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	9309      	str	r3, [sp, #36]	; 0x24
    if( ( SX1276.Settings.State == RF_RX_RUNNING ) && ( modem == MODEM_FSK ) )
 8006514:	4bb8      	ldr	r3, [pc, #736]	; (80067f8 <SX1276SetTxConfig+0x31c>)
 8006516:	791d      	ldrb	r5, [r3, #4]
 8006518:	2d01      	cmp	r5, #1
 800651a:	d106      	bne.n	800652a <SX1276SetTxConfig+0x4e>
 800651c:	2800      	cmp	r0, #0
 800651e:	d104      	bne.n	800652a <SX1276SetTxConfig+0x4e>
        SX1276SetSleep( );
 8006520:	f7ff ff70 	bl	8006404 <SX1276SetSleep>
        RADIO_DELAY_MS( 1 );
 8006524:	0028      	movs	r0, r5
 8006526:	f7fc faf5 	bl	8002b14 <HAL_Delay>
    SX1276SetModem( modem );
 800652a:	9802      	ldr	r0, [sp, #8]
 800652c:	f7ff fd9e 	bl	800606c <SX1276SetModem>
    paConfig = SX1276Read( REG_PACONFIG );
 8006530:	2009      	movs	r0, #9
 8006532:	f7ff fb5f 	bl	8005bf4 <SX1276Read>
 8006536:	900b      	str	r0, [sp, #44]	; 0x2c
    paDac = SX1276Read( REG_PADAC );
 8006538:	204d      	movs	r0, #77	; 0x4d
 800653a:	f7ff fb5b 	bl	8005bf4 <SX1276Read>
    switch( Sx_Board_GetPaSelect(SX1276.Settings.Channel) )
 800653e:	4bae      	ldr	r3, [pc, #696]	; (80067f8 <SX1276SetTxConfig+0x31c>)
    paDac = SX1276Read( REG_PADAC );
 8006540:	0007      	movs	r7, r0
 8006542:	0005      	movs	r5, r0
    switch( Sx_Board_GetPaSelect(SX1276.Settings.Channel) )
 8006544:	6898      	ldr	r0, [r3, #8]
 8006546:	f7fc f9f7 	bl	8002938 <CMWX1ZZABZ0XX_RADIO_GetPaSelect>
 800654a:	2800      	cmp	r0, #0
 800654c:	d02c      	beq.n	80065a8 <SX1276SetTxConfig+0xcc>
 800654e:	2300      	movs	r3, #0
 8006550:	2201      	movs	r2, #1
 8006552:	3802      	subs	r0, #2
 8006554:	b2c0      	uxtb	r0, r0
 8006556:	4282      	cmp	r2, r0
 8006558:	415b      	adcs	r3, r3
    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | board_config;
 800655a:	217f      	movs	r1, #127	; 0x7f
 800655c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
        if (power > 14)
 800655e:	01db      	lsls	r3, r3, #7
    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | board_config;
 8006560:	400a      	ands	r2, r1
 8006562:	0011      	movs	r1, r2
        if (power > 14)
 8006564:	b2db      	uxtb	r3, r3
    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | board_config;
 8006566:	4319      	orrs	r1, r3
 8006568:	b249      	sxtb	r1, r1
    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 800656a:	2900      	cmp	r1, #0
 800656c:	da2b      	bge.n	80065c6 <SX1276SetTxConfig+0xea>
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 800656e:	23f0      	movs	r3, #240	; 0xf0
 8006570:	2507      	movs	r5, #7
 8006572:	4019      	ands	r1, r3
        if( power > 17 )
 8006574:	2c11      	cmp	r4, #17
 8006576:	dd1c      	ble.n	80065b2 <SX1276SetTxConfig+0xd6>
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8006578:	433d      	orrs	r5, r7
 800657a:	b2ed      	uxtb	r5, r5
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 800657c:	1c23      	adds	r3, r4, #0
 800657e:	2c14      	cmp	r4, #20
 8006580:	dd00      	ble.n	8006584 <SX1276SetTxConfig+0xa8>
 8006582:	2314      	movs	r3, #20
 8006584:	3b05      	subs	r3, #5
            paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( 7 << 4 ) | ( power );
 8006586:	4319      	orrs	r1, r3
    SX1276Write( REG_PACONFIG, paConfig );
 8006588:	2009      	movs	r0, #9
            paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( 0 << 4 ) | ( power + 4 );
 800658a:	b2c9      	uxtb	r1, r1
    SX1276Write( REG_PACONFIG, paConfig );
 800658c:	f7ff fae7 	bl	8005b5e <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 8006590:	0029      	movs	r1, r5
 8006592:	204d      	movs	r0, #77	; 0x4d
 8006594:	f7ff fae3 	bl	8005b5e <SX1276Write>
    switch( modem )
 8006598:	9b02      	ldr	r3, [sp, #8]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d022      	beq.n	80065e4 <SX1276SetTxConfig+0x108>
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d100      	bne.n	80065a4 <SX1276SetTxConfig+0xc8>
 80065a2:	e080      	b.n	80066a6 <SX1276SetTxConfig+0x1ca>
}
 80065a4:	b00d      	add	sp, #52	; 0x34
 80065a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (power > 14)
 80065a8:	2301      	movs	r3, #1
 80065aa:	2c0e      	cmp	r4, #14
 80065ac:	dcd5      	bgt.n	800655a <SX1276SetTxConfig+0x7e>
 80065ae:	1c03      	adds	r3, r0, #0
 80065b0:	e7d3      	b.n	800655a <SX1276SetTxConfig+0x7e>
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 80065b2:	43af      	bics	r7, r5
 80065b4:	2504      	movs	r5, #4
 80065b6:	433d      	orrs	r5, r7
 80065b8:	b2ed      	uxtb	r5, r5
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 80065ba:	1c23      	adds	r3, r4, #0
 80065bc:	2c02      	cmp	r4, #2
 80065be:	da00      	bge.n	80065c2 <SX1276SetTxConfig+0xe6>
 80065c0:	2302      	movs	r3, #2
 80065c2:	3b02      	subs	r3, #2
 80065c4:	e7df      	b.n	8006586 <SX1276SetTxConfig+0xaa>
        if( power > 0 )
 80065c6:	2c00      	cmp	r4, #0
 80065c8:	dd05      	ble.n	80065d6 <SX1276SetTxConfig+0xfa>
            paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( 7 << 4 ) | ( power );
 80065ca:	1c23      	adds	r3, r4, #0
 80065cc:	2c0f      	cmp	r4, #15
 80065ce:	dd00      	ble.n	80065d2 <SX1276SetTxConfig+0xf6>
 80065d0:	230f      	movs	r3, #15
 80065d2:	2170      	movs	r1, #112	; 0x70
 80065d4:	e7d7      	b.n	8006586 <SX1276SetTxConfig+0xaa>
            paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( 0 << 4 ) | ( power + 4 );
 80065d6:	1c21      	adds	r1, r4, #0
 80065d8:	1d23      	adds	r3, r4, #4
 80065da:	da01      	bge.n	80065e0 <SX1276SetTxConfig+0x104>
 80065dc:	4b87      	ldr	r3, [pc, #540]	; (80067fc <SX1276SetTxConfig+0x320>)
 80065de:	7819      	ldrb	r1, [r3, #0]
 80065e0:	3104      	adds	r1, #4
 80065e2:	e7d1      	b.n	8006588 <SX1276SetTxConfig+0xac>
            SX1276.Settings.Fsk.Power = power;
 80065e4:	4b84      	ldr	r3, [pc, #528]	; (80067f8 <SX1276SetTxConfig+0x31c>)
            SX1276.Settings.Fsk.Fdev = fdev;
 80065e6:	9a05      	ldr	r2, [sp, #20]
            SX1276.Settings.Fsk.FixLen = fixLen;
 80065e8:	9903      	ldr	r1, [sp, #12]
            SX1276.Settings.Fsk.Fdev = fdev;
 80065ea:	611a      	str	r2, [r3, #16]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80065ec:	9a06      	ldr	r2, [sp, #24]
            SX1276.Settings.Fsk.Power = power;
 80065ee:	731c      	strb	r4, [r3, #12]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80065f0:	615a      	str	r2, [r3, #20]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80065f2:	9a01      	ldr	r2, [sp, #4]
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 80065f4:	9805      	ldr	r0, [sp, #20]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80065f6:	841a      	strh	r2, [r3, #32]
            SX1276.Settings.Fsk.FixLen = fixLen;
 80065f8:	1cda      	adds	r2, r3, #3
 80065fa:	77d1      	strb	r1, [r2, #31]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80065fc:	9904      	ldr	r1, [sp, #16]
 80065fe:	1d5a      	adds	r2, r3, #5
 8006600:	77d1      	strb	r1, [r2, #31]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8006602:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006604:	1d9a      	adds	r2, r3, #6
 8006606:	77d1      	strb	r1, [r2, #31]
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8006608:	9a1a      	ldr	r2, [sp, #104]	; 0x68
            SX1276.Settings.Fsk.Datarate = datarate;
 800660a:	61de      	str	r6, [r3, #28]
            SX1276.Settings.Fsk.TxTimeout = timeout;
 800660c:	629a      	str	r2, [r3, #40]	; 0x28
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 800660e:	497c      	ldr	r1, [pc, #496]	; (8006800 <SX1276SetTxConfig+0x324>)
 8006610:	f7f9 fe26 	bl	8000260 <__aeabi_uidivmod>
 8006614:	4b7b      	ldr	r3, [pc, #492]	; (8006804 <SX1276SetTxConfig+0x328>)
 8006616:	0208      	lsls	r0, r1, #8
 8006618:	18c0      	adds	r0, r0, r3
 800661a:	4979      	ldr	r1, [pc, #484]	; (8006800 <SX1276SetTxConfig+0x324>)
 800661c:	f7f9 fd9a 	bl	8000154 <__udivsi3>
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8006620:	4977      	ldr	r1, [pc, #476]	; (8006800 <SX1276SetTxConfig+0x324>)
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8006622:	0004      	movs	r4, r0
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8006624:	9805      	ldr	r0, [sp, #20]
 8006626:	f7f9 fd95 	bl	8000154 <__udivsi3>
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
 800662a:	0200      	lsls	r0, r0, #8
 800662c:	1824      	adds	r4, r4, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdevInPllSteps >> 8 ) );
 800662e:	0a21      	lsrs	r1, r4, #8
 8006630:	2004      	movs	r0, #4
 8006632:	b2c9      	uxtb	r1, r1
 8006634:	f7ff fa93 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdevInPllSteps & 0xFF ) );
 8006638:	b2e1      	uxtb	r1, r4
 800663a:	2005      	movs	r0, #5
 800663c:	f7ff fa8f 	bl	8005b5e <SX1276Write>
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8006640:	0031      	movs	r1, r6
 8006642:	4871      	ldr	r0, [pc, #452]	; (8006808 <SX1276SetTxConfig+0x32c>)
 8006644:	f7f9 fd86 	bl	8000154 <__udivsi3>
 8006648:	0004      	movs	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 800664a:	0a01      	lsrs	r1, r0, #8
 800664c:	b2c9      	uxtb	r1, r1
 800664e:	2002      	movs	r0, #2
 8006650:	f7ff fa85 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8006654:	2003      	movs	r0, #3
 8006656:	b2e1      	uxtb	r1, r4
 8006658:	f7ff fa81 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 800665c:	9b01      	ldr	r3, [sp, #4]
 800665e:	2025      	movs	r0, #37	; 0x25
 8006660:	0a19      	lsrs	r1, r3, #8
 8006662:	f7ff fa7c 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8006666:	466b      	mov	r3, sp
 8006668:	2026      	movs	r0, #38	; 0x26
 800666a:	7919      	ldrb	r1, [r3, #4]
 800666c:	f7ff fa77 	bl	8005b5e <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8006670:	2030      	movs	r0, #48	; 0x30
 8006672:	f7ff fabf 	bl	8005bf4 <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8006676:	2101      	movs	r1, #1
 8006678:	9b03      	ldr	r3, [sp, #12]
 800667a:	4059      	eors	r1, r3
                           ( crcOn << 4 ) );
 800667c:	9b04      	ldr	r3, [sp, #16]
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 800667e:	01c9      	lsls	r1, r1, #7
                           ( crcOn << 4 ) );
 8006680:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8006682:	4319      	orrs	r1, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8006684:	236f      	movs	r3, #111	; 0x6f
 8006686:	4018      	ands	r0, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8006688:	4301      	orrs	r1, r0
            SX1276Write( REG_PACKETCONFIG1,
 800668a:	b2c9      	uxtb	r1, r1
 800668c:	2030      	movs	r0, #48	; 0x30
 800668e:	f7ff fa66 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8006692:	2031      	movs	r0, #49	; 0x31
 8006694:	f7ff faae 	bl	8005bf4 <SX1276Read>
 8006698:	2140      	movs	r1, #64	; 0x40
 800669a:	4301      	orrs	r1, r0
 800669c:	2031      	movs	r0, #49	; 0x31
 800669e:	b2c9      	uxtb	r1, r1
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80066a0:	f7ff fa5d 	bl	8005b5e <SX1276Write>
}
 80066a4:	e77e      	b.n	80065a4 <SX1276SetTxConfig+0xc8>
            SX1276.Settings.LoRa.Power = power;
 80066a6:	4b54      	ldr	r3, [pc, #336]	; (80067f8 <SX1276SetTxConfig+0x31c>)
 80066a8:	001a      	movs	r2, r3
 80066aa:	3240      	adds	r2, #64	; 0x40
 80066ac:	7014      	strb	r4, [r2, #0]
            if( bandwidth > 2 )
 80066ae:	9a06      	ldr	r2, [sp, #24]
 80066b0:	2a02      	cmp	r2, #2
 80066b2:	d900      	bls.n	80066b6 <SX1276SetTxConfig+0x1da>
                while( 1 );
 80066b4:	e7fe      	b.n	80066b4 <SX1276SetTxConfig+0x1d8>
            SX1276.Settings.LoRa.Coderate = coderate;
 80066b6:	001a      	movs	r2, r3
 80066b8:	9907      	ldr	r1, [sp, #28]
 80066ba:	324d      	adds	r2, #77	; 0x4d
 80066bc:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 80066be:	001a      	movs	r2, r3
 80066c0:	9901      	ldr	r1, [sp, #4]
 80066c2:	324e      	adds	r2, #78	; 0x4e
 80066c4:	8011      	strh	r1, [r2, #0]
            SX1276.Settings.LoRa.FixLen = fixLen;
 80066c6:	001a      	movs	r2, r3
 80066c8:	9903      	ldr	r1, [sp, #12]
 80066ca:	3250      	adds	r2, #80	; 0x50
 80066cc:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 80066ce:	001a      	movs	r2, r3
 80066d0:	9908      	ldr	r1, [sp, #32]
 80066d2:	3253      	adds	r2, #83	; 0x53
 80066d4:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80066d6:	001a      	movs	r2, r3
 80066d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80066da:	3254      	adds	r2, #84	; 0x54
 80066dc:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.CrcOn = crcOn;
 80066de:	001a      	movs	r2, r3
 80066e0:	9904      	ldr	r1, [sp, #16]
 80066e2:	3252      	adds	r2, #82	; 0x52
 80066e4:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80066e6:	001a      	movs	r2, r3
 80066e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066ea:	3255      	adds	r2, #85	; 0x55
            bandwidth += 7;
 80066ec:	9d06      	ldr	r5, [sp, #24]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80066ee:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.TxTimeout = timeout;
 80066f0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
            bandwidth += 7;
 80066f2:	3507      	adds	r5, #7
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 80066f4:	0034      	movs	r4, r6
 80066f6:	645d      	str	r5, [r3, #68]	; 0x44
            SX1276.Settings.LoRa.Datarate = datarate;
 80066f8:	649e      	str	r6, [r3, #72]	; 0x48
            SX1276.Settings.LoRa.TxTimeout = timeout;
 80066fa:	659a      	str	r2, [r3, #88]	; 0x58
            if( datarate > 12 )
 80066fc:	2e06      	cmp	r6, #6
 80066fe:	d263      	bcs.n	80067c8 <SX1276SetTxConfig+0x2ec>
 8006700:	2406      	movs	r4, #6
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8006702:	2d07      	cmp	r5, #7
 8006704:	d164      	bne.n	80067d0 <SX1276SetTxConfig+0x2f4>
 8006706:	0022      	movs	r2, r4
 8006708:	2300      	movs	r3, #0
 800670a:	2101      	movs	r1, #1
 800670c:	3a0b      	subs	r2, #11
 800670e:	4291      	cmp	r1, r2
 8006710:	415b      	adcs	r3, r3
 8006712:	b2db      	uxtb	r3, r3
 8006714:	4f38      	ldr	r7, [pc, #224]	; (80067f8 <SX1276SetTxConfig+0x31c>)
 8006716:	003a      	movs	r2, r7
 8006718:	324c      	adds	r2, #76	; 0x4c
 800671a:	7013      	strb	r3, [r2, #0]
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 800671c:	9b08      	ldr	r3, [sp, #32]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00f      	beq.n	8006742 <SX1276SetTxConfig+0x266>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8006722:	2044      	movs	r0, #68	; 0x44
 8006724:	f7ff fa66 	bl	8005bf4 <SX1276Read>
 8006728:	2180      	movs	r1, #128	; 0x80
 800672a:	4249      	negs	r1, r1
 800672c:	4301      	orrs	r1, r0
 800672e:	b2c9      	uxtb	r1, r1
 8006730:	2044      	movs	r0, #68	; 0x44
 8006732:	f7ff fa14 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8006736:	003b      	movs	r3, r7
 8006738:	3354      	adds	r3, #84	; 0x54
 800673a:	2024      	movs	r0, #36	; 0x24
 800673c:	7819      	ldrb	r1, [r3, #0]
 800673e:	f7ff fa0e 	bl	8005b5e <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8006742:	201d      	movs	r0, #29
 8006744:	f7ff fa56 	bl	8005bf4 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8006748:	9b07      	ldr	r3, [sp, #28]
 800674a:	012d      	lsls	r5, r5, #4
 800674c:	0059      	lsls	r1, r3, #1
 800674e:	9b03      	ldr	r3, [sp, #12]
            SX1276Write( REG_LR_MODEMCONFIG1,
 8006750:	201d      	movs	r0, #29
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8006752:	430b      	orrs	r3, r1
 8006754:	0019      	movs	r1, r3
 8006756:	4329      	orrs	r1, r5
            SX1276Write( REG_LR_MODEMCONFIG1,
 8006758:	b2c9      	uxtb	r1, r1
 800675a:	f7ff fa00 	bl	8005b5e <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 800675e:	201e      	movs	r0, #30
 8006760:	f7ff fa48 	bl	8005bf4 <SX1276Read>
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8006764:	9b04      	ldr	r3, [sp, #16]
 8006766:	0124      	lsls	r4, r4, #4
 8006768:	009b      	lsls	r3, r3, #2
            SX1276Write( REG_LR_MODEMCONFIG2,
 800676a:	431c      	orrs	r4, r3
                           RFLR_MODEMCONFIG2_SF_MASK &
 800676c:	230b      	movs	r3, #11
 800676e:	4018      	ands	r0, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 8006770:	4304      	orrs	r4, r0
 8006772:	b2e1      	uxtb	r1, r4
 8006774:	201e      	movs	r0, #30
 8006776:	f7ff f9f2 	bl	8005b5e <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 800677a:	2026      	movs	r0, #38	; 0x26
 800677c:	f7ff fa3a 	bl	8005bf4 <SX1276Read>
 8006780:	2308      	movs	r3, #8
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8006782:	374c      	adds	r7, #76	; 0x4c
 8006784:	7839      	ldrb	r1, [r7, #0]
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8006786:	4398      	bics	r0, r3
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8006788:	00c9      	lsls	r1, r1, #3
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 800678a:	4301      	orrs	r1, r0
            SX1276Write( REG_LR_MODEMCONFIG3,
 800678c:	b2c9      	uxtb	r1, r1
 800678e:	2026      	movs	r0, #38	; 0x26
 8006790:	f7ff f9e5 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8006794:	9b01      	ldr	r3, [sp, #4]
 8006796:	2020      	movs	r0, #32
 8006798:	0a19      	lsrs	r1, r3, #8
 800679a:	f7ff f9e0 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 800679e:	466b      	mov	r3, sp
 80067a0:	2021      	movs	r0, #33	; 0x21
 80067a2:	7919      	ldrb	r1, [r3, #4]
 80067a4:	f7ff f9db 	bl	8005b5e <SX1276Write>
            if( datarate == 6 )
 80067a8:	2407      	movs	r4, #7
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80067aa:	2031      	movs	r0, #49	; 0x31
            if( datarate == 6 )
 80067ac:	2e06      	cmp	r6, #6
 80067ae:	d817      	bhi.n	80067e0 <SX1276SetTxConfig+0x304>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80067b0:	f7ff fa20 	bl	8005bf4 <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80067b4:	2105      	movs	r1, #5
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80067b6:	43a0      	bics	r0, r4
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80067b8:	4301      	orrs	r1, r0
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80067ba:	b2c9      	uxtb	r1, r1
 80067bc:	2031      	movs	r0, #49	; 0x31
 80067be:	f7ff f9ce 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80067c2:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80067c4:	2037      	movs	r0, #55	; 0x37
 80067c6:	e76b      	b.n	80066a0 <SX1276SetTxConfig+0x1c4>
 80067c8:	2e0c      	cmp	r6, #12
 80067ca:	d99a      	bls.n	8006702 <SX1276SetTxConfig+0x226>
 80067cc:	240c      	movs	r4, #12
 80067ce:	e798      	b.n	8006702 <SX1276SetTxConfig+0x226>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80067d0:	2300      	movs	r3, #0
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80067d2:	2d08      	cmp	r5, #8
 80067d4:	d19e      	bne.n	8006714 <SX1276SetTxConfig+0x238>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 80067d6:	330b      	adds	r3, #11
 80067d8:	42b3      	cmp	r3, r6
 80067da:	419b      	sbcs	r3, r3
 80067dc:	425b      	negs	r3, r3
 80067de:	e799      	b.n	8006714 <SX1276SetTxConfig+0x238>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80067e0:	f7ff fa08 	bl	8005bf4 <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80067e4:	2103      	movs	r1, #3
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80067e6:	43a0      	bics	r0, r4
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80067e8:	4301      	orrs	r1, r0
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80067ea:	b2c9      	uxtb	r1, r1
 80067ec:	2031      	movs	r0, #49	; 0x31
 80067ee:	f7ff f9b6 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80067f2:	210a      	movs	r1, #10
 80067f4:	e7e6      	b.n	80067c4 <SX1276SetTxConfig+0x2e8>
 80067f6:	46c0      	nop			; (mov r8, r8)
 80067f8:	20000384 	.word	0x20000384
 80067fc:	0800ae99 	.word	0x0800ae99
 8006800:	00003d09 	.word	0x00003d09
 8006804:	00001e84 	.word	0x00001e84
 8006808:	01e84800 	.word	0x01e84800

0800680c <SX1276SetTxContinuousWave>:
{
 800680c:	b530      	push	{r4, r5, lr}
    uint32_t timeout = ( uint32_t )time * 1000;
 800680e:	24fa      	movs	r4, #250	; 0xfa
{
 8006810:	b08b      	sub	sp, #44	; 0x2c
    uint32_t timeout = ( uint32_t )time * 1000;
 8006812:	00a4      	lsls	r4, r4, #2
 8006814:	4354      	muls	r4, r2
{
 8006816:	000d      	movs	r5, r1
    SX1276SetChannel( freq );
 8006818:	f7ff f9aa 	bl	8005b70 <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 800681c:	2305      	movs	r3, #5
 800681e:	9302      	str	r3, [sp, #8]
 8006820:	2396      	movs	r3, #150	; 0x96
 8006822:	2000      	movs	r0, #0
 8006824:	015b      	lsls	r3, r3, #5
 8006826:	0002      	movs	r2, r0
 8006828:	0029      	movs	r1, r5
 800682a:	9007      	str	r0, [sp, #28]
 800682c:	9006      	str	r0, [sp, #24]
 800682e:	9005      	str	r0, [sp, #20]
 8006830:	9004      	str	r0, [sp, #16]
 8006832:	9003      	str	r0, [sp, #12]
 8006834:	9001      	str	r0, [sp, #4]
 8006836:	9300      	str	r3, [sp, #0]
 8006838:	9408      	str	r4, [sp, #32]
 800683a:	0003      	movs	r3, r0
 800683c:	f7ff fe4e 	bl	80064dc <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8006840:	2031      	movs	r0, #49	; 0x31
 8006842:	f7ff f9d7 	bl	8005bf4 <SX1276Read>
 8006846:	2540      	movs	r5, #64	; 0x40
 8006848:	43a8      	bics	r0, r5
 800684a:	b2c1      	uxtb	r1, r0
 800684c:	2031      	movs	r0, #49	; 0x31
 800684e:	f7ff f986 	bl	8005b5e <SX1276Write>
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8006852:	0028      	movs	r0, r5
 8006854:	21f0      	movs	r1, #240	; 0xf0
 8006856:	f7ff f982 	bl	8005b5e <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 800685a:	21a0      	movs	r1, #160	; 0xa0
 800685c:	2041      	movs	r0, #65	; 0x41
 800685e:	f7ff f97e 	bl	8005b5e <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8006862:	4d08      	ldr	r5, [pc, #32]	; (8006884 <SX1276SetTxContinuousWave+0x78>)
 8006864:	0021      	movs	r1, r4
 8006866:	351c      	adds	r5, #28
 8006868:	0028      	movs	r0, r5
 800686a:	f003 f8a1 	bl	80099b0 <UTIL_TIMER_SetPeriod>
    SX1276.Settings.State = RF_TX_RUNNING;
 800686e:	2202      	movs	r2, #2
 8006870:	4b05      	ldr	r3, [pc, #20]	; (8006888 <SX1276SetTxContinuousWave+0x7c>)
    TimerStart( &TxTimeoutTimer );
 8006872:	0028      	movs	r0, r5
    SX1276.Settings.State = RF_TX_RUNNING;
 8006874:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8006876:	f003 f863 	bl	8009940 <UTIL_TIMER_Start>
    if( opMode == RF_OPMODE_SLEEP )
 800687a:	2003      	movs	r0, #3
 800687c:	f7ff fa5c 	bl	8005d38 <SX1276SetOpMode.part.0>
}
 8006880:	b00b      	add	sp, #44	; 0x2c
 8006882:	bd30      	pop	{r4, r5, pc}
 8006884:	20000404 	.word	0x20000404
 8006888:	20000384 	.word	0x20000384

0800688c <RxChainCalibration>:
{
 800688c:	b570      	push	{r4, r5, r6, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 800688e:	2009      	movs	r0, #9
 8006890:	f7ff f9b0 	bl	8005bf4 <SX1276Read>
 8006894:	0005      	movs	r5, r0
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8006896:	2006      	movs	r0, #6
 8006898:	f7ff f9ac 	bl	8005bf4 <SX1276Read>
 800689c:	0004      	movs	r4, r0
                                                    ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 800689e:	2007      	movs	r0, #7
 80068a0:	f7ff f9a8 	bl	8005bf4 <SX1276Read>
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 80068a4:	0424      	lsls	r4, r4, #16
                                                    ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 80068a6:	0200      	lsls	r0, r0, #8
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 80068a8:	4304      	orrs	r4, r0
                                                    ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) ) );
 80068aa:	2008      	movs	r0, #8
 80068ac:	f7ff f9a2 	bl	8005bf4 <SX1276Read>
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 80068b0:	4b1a      	ldr	r3, [pc, #104]	; (800691c <RxChainCalibration+0x90>)
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 80068b2:	4304      	orrs	r4, r0
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 80068b4:	b2c0      	uxtb	r0, r0
 80068b6:	4358      	muls	r0, r3
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 80068b8:	0a24      	lsrs	r4, r4, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 80068ba:	435c      	muls	r4, r3
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 80068bc:	3080      	adds	r0, #128	; 0x80
 80068be:	0a00      	lsrs	r0, r0, #8
    SX1276Write( REG_PACONFIG, 0x00 );
 80068c0:	2100      	movs	r1, #0
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 80068c2:	1904      	adds	r4, r0, r4
    SX1276Write( REG_PACONFIG, 0x00 );
 80068c4:	2009      	movs	r0, #9
 80068c6:	f7ff f94a 	bl	8005b5e <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80068ca:	203b      	movs	r0, #59	; 0x3b
 80068cc:	f7ff f992 	bl	8005bf4 <SX1276Read>
 80068d0:	2140      	movs	r1, #64	; 0x40
 80068d2:	4301      	orrs	r1, r0
 80068d4:	b2c9      	uxtb	r1, r1
 80068d6:	203b      	movs	r0, #59	; 0x3b
 80068d8:	f7ff f941 	bl	8005b5e <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80068dc:	2620      	movs	r6, #32
 80068de:	203b      	movs	r0, #59	; 0x3b
 80068e0:	f7ff f988 	bl	8005bf4 <SX1276Read>
 80068e4:	4230      	tst	r0, r6
 80068e6:	d1fa      	bne.n	80068de <RxChainCalibration+0x52>
    SX1276SetChannel( 868000000 );
 80068e8:	480d      	ldr	r0, [pc, #52]	; (8006920 <RxChainCalibration+0x94>)
 80068ea:	f7ff f941 	bl	8005b70 <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80068ee:	203b      	movs	r0, #59	; 0x3b
 80068f0:	f7ff f980 	bl	8005bf4 <SX1276Read>
 80068f4:	2140      	movs	r1, #64	; 0x40
 80068f6:	4301      	orrs	r1, r0
 80068f8:	b2c9      	uxtb	r1, r1
 80068fa:	203b      	movs	r0, #59	; 0x3b
 80068fc:	f7ff f92f 	bl	8005b5e <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8006900:	2620      	movs	r6, #32
 8006902:	203b      	movs	r0, #59	; 0x3b
 8006904:	f7ff f976 	bl	8005bf4 <SX1276Read>
 8006908:	4230      	tst	r0, r6
 800690a:	d1fa      	bne.n	8006902 <RxChainCalibration+0x76>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 800690c:	0029      	movs	r1, r5
 800690e:	2009      	movs	r0, #9
 8006910:	f7ff f925 	bl	8005b5e <SX1276Write>
    SX1276SetChannel( initialFreq );
 8006914:	0020      	movs	r0, r4
 8006916:	f7ff f92b 	bl	8005b70 <SX1276SetChannel>
}
 800691a:	bd70      	pop	{r4, r5, r6, pc}
 800691c:	00003d09 	.word	0x00003d09
 8006920:	33bca100 	.word	0x33bca100

08006924 <SX1276Init>:
{
 8006924:	b573      	push	{r0, r1, r4, r5, r6, lr}
    RadioEvents = events;
 8006926:	4e21      	ldr	r6, [pc, #132]	; (80069ac <SX1276Init+0x88>)
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8006928:	2400      	movs	r4, #0
    RadioEvents = events;
 800692a:	6030      	str	r0, [r6, #0]
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 800692c:	2101      	movs	r1, #1
 800692e:	0030      	movs	r0, r6
 8006930:	4d1f      	ldr	r5, [pc, #124]	; (80069b0 <SX1276Init+0x8c>)
 8006932:	0022      	movs	r2, r4
 8006934:	002b      	movs	r3, r5
 8006936:	9400      	str	r4, [sp, #0]
 8006938:	4249      	negs	r1, r1
 800693a:	301c      	adds	r0, #28
 800693c:	f002 ff50 	bl	80097e0 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 8006940:	2101      	movs	r1, #1
 8006942:	002b      	movs	r3, r5
 8006944:	0022      	movs	r2, r4
 8006946:	1d30      	adds	r0, r6, #4
 8006948:	9400      	str	r4, [sp, #0]
 800694a:	4249      	negs	r1, r1
 800694c:	f002 ff48 	bl	80097e0 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 8006950:	4e18      	ldr	r6, [pc, #96]	; (80069b4 <SX1276Init+0x90>)
 8006952:	2101      	movs	r1, #1
 8006954:	0030      	movs	r0, r6
 8006956:	002b      	movs	r3, r5
 8006958:	0022      	movs	r2, r4
 800695a:	4249      	negs	r1, r1
 800695c:	9400      	str	r4, [sp, #0]
 800695e:	3068      	adds	r0, #104	; 0x68
 8006960:	f002 ff3e 	bl	80097e0 <UTIL_TIMER_Create>
    Sx_Board_SetXO( SET );
 8006964:	2001      	movs	r0, #1
 8006966:	f7fb fe71 	bl	800264c <CMWX1ZZABZ0XX_RADIO_SetXO>
    Sx_Board_Reset();
 800696a:	f7fc f80f 	bl	800298c <CMWX1ZZABZ0XX_RADIO_Reset>
    RxChainCalibration( );
 800696e:	f7ff ff8d 	bl	800688c <RxChainCalibration>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8006972:	f7ff fb6b 	bl	800604c <SX1276SetOpMode.constprop.0>
    Sx_Board_IoIrqInit( DioIrq );
 8006976:	4810      	ldr	r0, [pc, #64]	; (80069b8 <SX1276Init+0x94>)
 8006978:	f7fb ffb0 	bl	80028dc <CMWX1ZZABZ0XX_RADIO_IoIrqInit>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800697c:	4d0f      	ldr	r5, [pc, #60]	; (80069bc <SX1276Init+0x98>)
 800697e:	002c      	movs	r4, r5
 8006980:	353c      	adds	r5, #60	; 0x3c
 8006982:	340c      	adds	r4, #12
        SX1276SetModem( RadioRegsInit[i].Modem );
 8006984:	7820      	ldrb	r0, [r4, #0]
 8006986:	f7ff fb71 	bl	800606c <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 800698a:	78a1      	ldrb	r1, [r4, #2]
 800698c:	7860      	ldrb	r0, [r4, #1]
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800698e:	3403      	adds	r4, #3
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8006990:	f7ff f8e5 	bl	8005b5e <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8006994:	42ac      	cmp	r4, r5
 8006996:	d1f5      	bne.n	8006984 <SX1276Init+0x60>
    SX1276SetModem( MODEM_FSK );
 8006998:	2000      	movs	r0, #0
 800699a:	f7ff fb67 	bl	800606c <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 800699e:	2300      	movs	r3, #0
 80069a0:	7133      	strb	r3, [r6, #4]
    return ( uint32_t )Sx_Board_GetWakeUpTime( ) + RADIO_WAKEUP_TIME;
 80069a2:	f7fb fe51 	bl	8002648 <CMWX1ZZABZ0XX_RADIO_GetWakeUpTime>
 80069a6:	3002      	adds	r0, #2
}
 80069a8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80069aa:	46c0      	nop			; (mov r8, r8)
 80069ac:	20000404 	.word	0x20000404
 80069b0:	080069c1 	.word	0x080069c1
 80069b4:	20000384 	.word	0x20000384
 80069b8:	2000000c 	.word	0x2000000c
 80069bc:	0800ab84 	.word	0x0800ab84

080069c0 <SX1276OnTimeoutIrq>:
{
 80069c0:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 80069c2:	4c2a      	ldr	r4, [pc, #168]	; (8006a6c <SX1276OnTimeoutIrq+0xac>)
 80069c4:	7923      	ldrb	r3, [r4, #4]
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d002      	beq.n	80069d0 <SX1276OnTimeoutIrq+0x10>
 80069ca:	2b02      	cmp	r3, #2
 80069cc:	d02a      	beq.n	8006a24 <SX1276OnTimeoutIrq+0x64>
}
 80069ce:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 80069d0:	7963      	ldrb	r3, [r4, #5]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d117      	bne.n	8006a06 <SX1276OnTimeoutIrq+0x46>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80069d6:	8623      	strh	r3, [r4, #48]	; 0x30
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80069d8:	210b      	movs	r1, #11
 80069da:	203e      	movs	r0, #62	; 0x3e
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80069dc:	87a3      	strh	r3, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 80069de:	8763      	strh	r3, [r4, #58]	; 0x3a
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80069e0:	f7ff f8bd 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80069e4:	2110      	movs	r1, #16
 80069e6:	203f      	movs	r0, #63	; 0x3f
 80069e8:	f7ff f8b9 	bl	8005b5e <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 80069ec:	1de3      	adds	r3, r4, #7
 80069ee:	7fdb      	ldrb	r3, [r3, #31]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d011      	beq.n	8006a18 <SX1276OnTimeoutIrq+0x58>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80069f4:	200d      	movs	r0, #13
 80069f6:	f7ff f8fd 	bl	8005bf4 <SX1276Read>
 80069fa:	2140      	movs	r1, #64	; 0x40
 80069fc:	4301      	orrs	r1, r0
 80069fe:	b2c9      	uxtb	r1, r1
 8006a00:	200d      	movs	r0, #13
 8006a02:	f7ff f8ac 	bl	8005b5e <SX1276Write>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8006a06:	4b1a      	ldr	r3, [pc, #104]	; (8006a70 <SX1276OnTimeoutIrq+0xb0>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d0df      	beq.n	80069ce <SX1276OnTimeoutIrq+0xe>
 8006a0e:	68db      	ldr	r3, [r3, #12]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d0dc      	beq.n	80069ce <SX1276OnTimeoutIrq+0xe>
            RadioEvents->TxTimeout( );
 8006a14:	4798      	blx	r3
}
 8006a16:	e7da      	b.n	80069ce <SX1276OnTimeoutIrq+0xe>
                TimerStop( &RxTimeoutSyncWord );
 8006a18:	0020      	movs	r0, r4
 8006a1a:	3068      	adds	r0, #104	; 0x68
                SX1276.Settings.State = RF_IDLE;
 8006a1c:	7123      	strb	r3, [r4, #4]
                TimerStop( &RxTimeoutSyncWord );
 8006a1e:	f002 ff3d 	bl	800989c <UTIL_TIMER_Stop>
 8006a22:	e7f0      	b.n	8006a06 <SX1276OnTimeoutIrq+0x46>
    Sx_Board_Reset();
 8006a24:	f7fb ffb2 	bl	800298c <CMWX1ZZABZ0XX_RADIO_Reset>
        RxChainCalibration( );
 8006a28:	f7ff ff30 	bl	800688c <RxChainCalibration>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8006a2c:	f7ff fb0e 	bl	800604c <SX1276SetOpMode.constprop.0>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8006a30:	4e10      	ldr	r6, [pc, #64]	; (8006a74 <SX1276OnTimeoutIrq+0xb4>)
 8006a32:	0035      	movs	r5, r6
 8006a34:	363c      	adds	r6, #60	; 0x3c
 8006a36:	350c      	adds	r5, #12
            SX1276SetModem( RadioRegsInit[i].Modem );
 8006a38:	7828      	ldrb	r0, [r5, #0]
 8006a3a:	f7ff fb17 	bl	800606c <SX1276SetModem>
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8006a3e:	78a9      	ldrb	r1, [r5, #2]
 8006a40:	7868      	ldrb	r0, [r5, #1]
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8006a42:	3503      	adds	r5, #3
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8006a44:	f7ff f88b 	bl	8005b5e <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8006a48:	42b5      	cmp	r5, r6
 8006a4a:	d1f5      	bne.n	8006a38 <SX1276OnTimeoutIrq+0x78>
        SX1276SetModem( MODEM_FSK );
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	f7ff fb0d 	bl	800606c <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 8006a52:	0023      	movs	r3, r4
 8006a54:	335c      	adds	r3, #92	; 0x5c
 8006a56:	7818      	ldrb	r0, [r3, #0]
 8006a58:	f7ff fb58 	bl	800610c <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	7123      	strb	r3, [r4, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8006a60:	4b03      	ldr	r3, [pc, #12]	; (8006a70 <SX1276OnTimeoutIrq+0xb0>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d0b2      	beq.n	80069ce <SX1276OnTimeoutIrq+0xe>
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	e7d1      	b.n	8006a10 <SX1276OnTimeoutIrq+0x50>
 8006a6c:	20000384 	.word	0x20000384
 8006a70:	20000404 	.word	0x20000404
 8006a74:	0800ab84 	.word	0x0800ab84

08006a78 <SX1276OnDio0Irq>:
{
 8006a78:	b573      	push	{r0, r1, r4, r5, r6, lr}
    volatile uint8_t irqFlags = 0;
 8006a7a:	466b      	mov	r3, sp
 8006a7c:	1dde      	adds	r6, r3, #7
 8006a7e:	2300      	movs	r3, #0
    switch( SX1276.Settings.State )
 8006a80:	4c8b      	ldr	r4, [pc, #556]	; (8006cb0 <SX1276OnDio0Irq+0x238>)
    volatile uint8_t irqFlags = 0;
 8006a82:	7033      	strb	r3, [r6, #0]
    switch( SX1276.Settings.State )
 8006a84:	7923      	ldrb	r3, [r4, #4]
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d003      	beq.n	8006a92 <SX1276OnDio0Irq+0x1a>
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d100      	bne.n	8006a90 <SX1276OnDio0Irq+0x18>
 8006a8e:	e0fa      	b.n	8006c86 <SX1276OnDio0Irq+0x20e>
}
 8006a90:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8006a92:	7963      	ldrb	r3, [r4, #5]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d023      	beq.n	8006ae0 <SX1276OnDio0Irq+0x68>
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d1f9      	bne.n	8006a90 <SX1276OnDio0Irq+0x18>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8006a9c:	2140      	movs	r1, #64	; 0x40
 8006a9e:	2012      	movs	r0, #18
 8006aa0:	f7ff f85d 	bl	8005b5e <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 8006aa4:	2012      	movs	r0, #18
 8006aa6:	f7ff f8a5 	bl	8005bf4 <SX1276Read>
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8006aaa:	2120      	movs	r1, #32
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 8006aac:	7030      	strb	r0, [r6, #0]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8006aae:	7833      	ldrb	r3, [r6, #0]
 8006ab0:	4d80      	ldr	r5, [pc, #512]	; (8006cb4 <SX1276OnDio0Irq+0x23c>)
 8006ab2:	420b      	tst	r3, r1
 8006ab4:	d100      	bne.n	8006ab8 <SX1276OnDio0Irq+0x40>
 8006ab6:	e08a      	b.n	8006bce <SX1276OnDio0Irq+0x156>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8006ab8:	2012      	movs	r0, #18
 8006aba:	f7ff f850 	bl	8005b5e <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 8006abe:	0023      	movs	r3, r4
 8006ac0:	3356      	adds	r3, #86	; 0x56
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d100      	bne.n	8006aca <SX1276OnDio0Irq+0x52>
                            SX1276.Settings.State = RF_IDLE;
 8006ac8:	7123      	strb	r3, [r4, #4]
                        TimerStop( &RxTimeoutTimer );
 8006aca:	1d28      	adds	r0, r5, #4
 8006acc:	f002 fee6 	bl	800989c <UTIL_TIMER_Stop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8006ad0:	682b      	ldr	r3, [r5, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d0dc      	beq.n	8006a90 <SX1276OnDio0Irq+0x18>
 8006ad6:	691b      	ldr	r3, [r3, #16]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d0d9      	beq.n	8006a90 <SX1276OnDio0Irq+0x18>
                    RadioEvents->TxDone( );
 8006adc:	4798      	blx	r3
}
 8006ade:	e7d7      	b.n	8006a90 <SX1276OnDio0Irq+0x18>
                if( SX1276.Settings.Fsk.CrcOn == true )
 8006ae0:	1d63      	adds	r3, r4, #5
 8006ae2:	7fdb      	ldrb	r3, [r3, #31]
 8006ae4:	4d73      	ldr	r5, [pc, #460]	; (8006cb4 <SX1276OnDio0Irq+0x23c>)
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d030      	beq.n	8006b4c <SX1276OnDio0Irq+0xd4>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 8006aea:	203f      	movs	r0, #63	; 0x3f
 8006aec:	f7ff f882 	bl	8005bf4 <SX1276Read>
 8006af0:	7030      	strb	r0, [r6, #0]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8006af2:	7833      	ldrb	r3, [r6, #0]
 8006af4:	079b      	lsls	r3, r3, #30
 8006af6:	d429      	bmi.n	8006b4c <SX1276OnDio0Irq+0xd4>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8006af8:	210b      	movs	r1, #11
 8006afa:	203e      	movs	r0, #62	; 0x3e
 8006afc:	f7ff f82f 	bl	8005b5e <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8006b00:	2110      	movs	r1, #16
 8006b02:	203f      	movs	r0, #63	; 0x3f
 8006b04:	f7ff f82b 	bl	8005b5e <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 8006b08:	1d28      	adds	r0, r5, #4
 8006b0a:	f002 fec7 	bl	800989c <UTIL_TIMER_Stop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 8006b0e:	1de3      	adds	r3, r4, #7
 8006b10:	7fde      	ldrb	r6, [r3, #31]
 8006b12:	2e00      	cmp	r6, #0
 8006b14:	d110      	bne.n	8006b38 <SX1276OnDio0Irq+0xc0>
                            TimerStop( &RxTimeoutSyncWord );
 8006b16:	0020      	movs	r0, r4
 8006b18:	3068      	adds	r0, #104	; 0x68
 8006b1a:	f002 febf 	bl	800989c <UTIL_TIMER_Stop>
                            SX1276.Settings.State = RF_IDLE;
 8006b1e:	7126      	strb	r6, [r4, #4]
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8006b20:	682b      	ldr	r3, [r5, #0]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <SX1276OnDio0Irq+0xb6>
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d000      	beq.n	8006b2e <SX1276OnDio0Irq+0xb6>
                            RadioEvents->RxError( );
 8006b2c:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	8623      	strh	r3, [r4, #48]	; 0x30
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8006b32:	87a3      	strh	r3, [r4, #60]	; 0x3c
                        SX1276.Settings.FskPacketHandler.Size = 0;
 8006b34:	8763      	strh	r3, [r4, #58]	; 0x3a
                        break;
 8006b36:	e7ab      	b.n	8006a90 <SX1276OnDio0Irq+0x18>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8006b38:	200d      	movs	r0, #13
 8006b3a:	f7ff f85b 	bl	8005bf4 <SX1276Read>
 8006b3e:	2140      	movs	r1, #64	; 0x40
 8006b40:	4301      	orrs	r1, r0
 8006b42:	b2c9      	uxtb	r1, r1
 8006b44:	200d      	movs	r0, #13
 8006b46:	f7ff f80a 	bl	8005b5e <SX1276Write>
 8006b4a:	e7e9      	b.n	8006b20 <SX1276OnDio0Irq+0xa8>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8006b4c:	8f62      	ldrh	r2, [r4, #58]	; 0x3a
 8006b4e:	8fa1      	ldrh	r1, [r4, #60]	; 0x3c
 8006b50:	0013      	movs	r3, r2
 8006b52:	4e59      	ldr	r6, [pc, #356]	; (8006cb8 <SX1276OnDio0Irq+0x240>)
 8006b54:	430b      	orrs	r3, r1
 8006b56:	d10a      	bne.n	8006b6e <SX1276OnDio0Irq+0xf6>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8006b58:	1ce3      	adds	r3, r4, #3
 8006b5a:	7fd8      	ldrb	r0, [r3, #31]
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	d127      	bne.n	8006bb0 <SX1276OnDio0Irq+0x138>
    SX1276ReadBuffer( 0, buffer, size );
 8006b60:	0021      	movs	r1, r4
 8006b62:	2201      	movs	r2, #1
 8006b64:	313a      	adds	r1, #58	; 0x3a
 8006b66:	f7ff f82d 	bl	8005bc4 <SX1276ReadBuffer>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006b6a:	8fa1      	ldrh	r1, [r4, #60]	; 0x3c
 8006b6c:	8f62      	ldrh	r2, [r4, #58]	; 0x3a
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006b6e:	1a52      	subs	r2, r2, r1
    SX1276ReadBuffer( 0, buffer, size );
 8006b70:	2000      	movs	r0, #0
 8006b72:	b2d2      	uxtb	r2, r2
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006b74:	1871      	adds	r1, r6, r1
    SX1276ReadBuffer( 0, buffer, size );
 8006b76:	f7ff f825 	bl	8005bc4 <SX1276ReadBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006b7a:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
                TimerStop( &RxTimeoutTimer );
 8006b7c:	1d28      	adds	r0, r5, #4
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006b7e:	87a3      	strh	r3, [r4, #60]	; 0x3c
                TimerStop( &RxTimeoutTimer );
 8006b80:	f002 fe8c 	bl	800989c <UTIL_TIMER_Stop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8006b84:	1de3      	adds	r3, r4, #7
 8006b86:	7fdb      	ldrb	r3, [r3, #31]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d116      	bne.n	8006bba <SX1276OnDio0Irq+0x142>
                    TimerStop( &RxTimeoutSyncWord );
 8006b8c:	0020      	movs	r0, r4
 8006b8e:	3068      	adds	r0, #104	; 0x68
                    SX1276.Settings.State = RF_IDLE;
 8006b90:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutSyncWord );
 8006b92:	f002 fe83 	bl	800989c <UTIL_TIMER_Stop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8006b96:	682b      	ldr	r3, [r5, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d0c8      	beq.n	8006b2e <SX1276OnDio0Irq+0xb6>
 8006b9c:	689d      	ldr	r5, [r3, #8]
 8006b9e:	2d00      	cmp	r5, #0
 8006ba0:	d0c5      	beq.n	8006b2e <SX1276OnDio0Irq+0xb6>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 8006ba2:	2232      	movs	r2, #50	; 0x32
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	0030      	movs	r0, r6
 8006ba8:	56a2      	ldrsb	r2, [r4, r2]
 8006baa:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 8006bac:	47a8      	blx	r5
 8006bae:	e7be      	b.n	8006b2e <SX1276OnDio0Irq+0xb6>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8006bb0:	2032      	movs	r0, #50	; 0x32
 8006bb2:	f7ff f81f 	bl	8005bf4 <SX1276Read>
 8006bb6:	8760      	strh	r0, [r4, #58]	; 0x3a
 8006bb8:	e7d7      	b.n	8006b6a <SX1276OnDio0Irq+0xf2>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8006bba:	200d      	movs	r0, #13
 8006bbc:	f7ff f81a 	bl	8005bf4 <SX1276Read>
 8006bc0:	2140      	movs	r1, #64	; 0x40
 8006bc2:	4301      	orrs	r1, r0
 8006bc4:	b2c9      	uxtb	r1, r1
 8006bc6:	200d      	movs	r0, #13
 8006bc8:	f7fe ffc9 	bl	8005b5e <SX1276Write>
 8006bcc:	e7e3      	b.n	8006b96 <SX1276OnDio0Irq+0x11e>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 8006bce:	2019      	movs	r0, #25
 8006bd0:	f7ff f810 	bl	8005bf4 <SX1276Read>
 8006bd4:	0026      	movs	r6, r4
 8006bd6:	b240      	sxtb	r0, r0
 8006bd8:	3002      	adds	r0, #2
 8006bda:	1080      	asrs	r0, r0, #2
 8006bdc:	3660      	adds	r6, #96	; 0x60
 8006bde:	7030      	strb	r0, [r6, #0]
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 8006be0:	201a      	movs	r0, #26
 8006be2:	f7ff f807 	bl	8005bf4 <SX1276Read>
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 8006be6:	2200      	movs	r2, #0
 8006be8:	56b2      	ldrsb	r2, [r6, r2]
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 8006bea:	b203      	sxth	r3, r0
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 8006bec:	4933      	ldr	r1, [pc, #204]	; (8006cbc <SX1276OnDio0Irq+0x244>)
 8006bee:	111b      	asrs	r3, r3, #4
 8006bf0:	b280      	uxth	r0, r0
 8006bf2:	2a00      	cmp	r2, #0
 8006bf4:	da3e      	bge.n	8006c74 <SX1276OnDio0Irq+0x1fc>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006bf6:	68a6      	ldr	r6, [r4, #8]
                                                                          SX1276.Settings.LoRaPacketHandler.SnrValue;
 8006bf8:	b292      	uxth	r2, r2
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8006bfa:	b29b      	uxth	r3, r3
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006bfc:	428e      	cmp	r6, r1
 8006bfe:	d937      	bls.n	8006c70 <SX1276OnDio0Irq+0x1f8>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8006c00:	3a9d      	subs	r2, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8006c02:	1882      	adds	r2, r0, r2
 8006c04:	189b      	adds	r3, r3, r2
 8006c06:	0022      	movs	r2, r4
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 8006c08:	b21b      	sxth	r3, r3
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8006c0a:	3262      	adds	r2, #98	; 0x62
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 8006c0c:	2013      	movs	r0, #19
 8006c0e:	0026      	movs	r6, r4
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8006c10:	8013      	strh	r3, [r2, #0]
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 8006c12:	f7fe ffef 	bl	8005bf4 <SX1276Read>
 8006c16:	3664      	adds	r6, #100	; 0x64
 8006c18:	7030      	strb	r0, [r6, #0]
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 8006c1a:	2010      	movs	r0, #16
 8006c1c:	f7fe ffea 	bl	8005bf4 <SX1276Read>
 8006c20:	0001      	movs	r1, r0
 8006c22:	200d      	movs	r0, #13
 8006c24:	f7fe ff9b 	bl	8005b5e <SX1276Write>
    SX1276ReadBuffer( 0, buffer, size );
 8006c28:	7832      	ldrb	r2, [r6, #0]
 8006c2a:	4e23      	ldr	r6, [pc, #140]	; (8006cb8 <SX1276OnDio0Irq+0x240>)
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	0031      	movs	r1, r6
 8006c30:	f7fe ffc8 	bl	8005bc4 <SX1276ReadBuffer>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 8006c34:	0023      	movs	r3, r4
 8006c36:	3356      	adds	r3, #86	; 0x56
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d100      	bne.n	8006c40 <SX1276OnDio0Irq+0x1c8>
                        SX1276.Settings.State = RF_IDLE;
 8006c3e:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutTimer );
 8006c40:	1d28      	adds	r0, r5, #4
 8006c42:	f002 fe2b 	bl	800989c <UTIL_TIMER_Stop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8006c46:	682b      	ldr	r3, [r5, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d100      	bne.n	8006c4e <SX1276OnDio0Irq+0x1d6>
 8006c4c:	e720      	b.n	8006a90 <SX1276OnDio0Irq+0x18>
 8006c4e:	689d      	ldr	r5, [r3, #8]
 8006c50:	2d00      	cmp	r5, #0
 8006c52:	d100      	bne.n	8006c56 <SX1276OnDio0Irq+0x1de>
 8006c54:	e71c      	b.n	8006a90 <SX1276OnDio0Irq+0x18>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8006c56:	0023      	movs	r3, r4
 8006c58:	0022      	movs	r2, r4
 8006c5a:	3360      	adds	r3, #96	; 0x60
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	3464      	adds	r4, #100	; 0x64
 8006c60:	3262      	adds	r2, #98	; 0x62
 8006c62:	2100      	movs	r1, #0
 8006c64:	5e52      	ldrsh	r2, [r2, r1]
 8006c66:	0030      	movs	r0, r6
 8006c68:	7821      	ldrb	r1, [r4, #0]
 8006c6a:	b25b      	sxtb	r3, r3
 8006c6c:	47a8      	blx	r5
 8006c6e:	e70f      	b.n	8006a90 <SX1276OnDio0Irq+0x18>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8006c70:	3aa4      	subs	r2, #164	; 0xa4
 8006c72:	e7c6      	b.n	8006c02 <SX1276OnDio0Irq+0x18a>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006c74:	68a2      	ldr	r2, [r4, #8]
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8006c76:	b29b      	uxth	r3, r3
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006c78:	428a      	cmp	r2, r1
 8006c7a:	d902      	bls.n	8006c82 <SX1276OnDio0Irq+0x20a>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 8006c7c:	389d      	subs	r0, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 8006c7e:	181b      	adds	r3, r3, r0
 8006c80:	e7c1      	b.n	8006c06 <SX1276OnDio0Irq+0x18e>
 8006c82:	38a4      	subs	r0, #164	; 0xa4
 8006c84:	e7fb      	b.n	8006c7e <SX1276OnDio0Irq+0x206>
            TimerStop( &TxTimeoutTimer );
 8006c86:	4d0b      	ldr	r5, [pc, #44]	; (8006cb4 <SX1276OnDio0Irq+0x23c>)
 8006c88:	0028      	movs	r0, r5
 8006c8a:	301c      	adds	r0, #28
 8006c8c:	f002 fe06 	bl	800989c <UTIL_TIMER_Stop>
            switch( SX1276.Settings.Modem )
 8006c90:	7963      	ldrb	r3, [r4, #5]
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d103      	bne.n	8006c9e <SX1276OnDio0Irq+0x226>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8006c96:	2108      	movs	r1, #8
 8006c98:	2012      	movs	r0, #18
 8006c9a:	f7fe ff60 	bl	8005b5e <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8006ca2:	682b      	ldr	r3, [r5, #0]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d100      	bne.n	8006caa <SX1276OnDio0Irq+0x232>
 8006ca8:	e6f2      	b.n	8006a90 <SX1276OnDio0Irq+0x18>
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	e714      	b.n	8006ad8 <SX1276OnDio0Irq+0x60>
 8006cae:	46c0      	nop			; (mov r8, r8)
 8006cb0:	20000384 	.word	0x20000384
 8006cb4:	20000404 	.word	0x20000404
 8006cb8:	20000438 	.word	0x20000438
 8006cbc:	1f4add40 	.word	0x1f4add40

08006cc0 <SX1276Send>:
{
 8006cc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cc2:	466b      	mov	r3, sp
    switch( SX1276.Settings.Modem )
 8006cc4:	4c5f      	ldr	r4, [pc, #380]	; (8006e44 <SX1276Send+0x184>)
{
 8006cc6:	71d9      	strb	r1, [r3, #7]
    switch( SX1276.Settings.Modem )
 8006cc8:	7965      	ldrb	r5, [r4, #5]
{
 8006cca:	1ddf      	adds	r7, r3, #7
 8006ccc:	0006      	movs	r6, r0
    switch( SX1276.Settings.Modem )
 8006cce:	2d00      	cmp	r5, #0
 8006cd0:	d01c      	beq.n	8006d0c <SX1276Send+0x4c>
 8006cd2:	2d01      	cmp	r5, #1
 8006cd4:	d040      	beq.n	8006d58 <SX1276Send+0x98>
 8006cd6:	2600      	movs	r6, #0
    TimerStop( &RxTimeoutTimer );
 8006cd8:	4d5b      	ldr	r5, [pc, #364]	; (8006e48 <SX1276Send+0x188>)
 8006cda:	1d28      	adds	r0, r5, #4
 8006cdc:	f002 fdde 	bl	800989c <UTIL_TIMER_Stop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8006ce0:	0028      	movs	r0, r5
 8006ce2:	0031      	movs	r1, r6
 8006ce4:	301c      	adds	r0, #28
 8006ce6:	f002 fe63 	bl	80099b0 <UTIL_TIMER_SetPeriod>
    switch( SX1276.Settings.Modem )
 8006cea:	7963      	ldrb	r3, [r4, #5]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d100      	bne.n	8006cf2 <SX1276Send+0x32>
 8006cf0:	e071      	b.n	8006dd6 <SX1276Send+0x116>
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d100      	bne.n	8006cf8 <SX1276Send+0x38>
 8006cf6:	e087      	b.n	8006e08 <SX1276Send+0x148>
    TimerStart( &TxTimeoutTimer );
 8006cf8:	0028      	movs	r0, r5
    SX1276.Settings.State = RF_TX_RUNNING;
 8006cfa:	2302      	movs	r3, #2
    TimerStart( &TxTimeoutTimer );
 8006cfc:	301c      	adds	r0, #28
    SX1276.Settings.State = RF_TX_RUNNING;
 8006cfe:	7123      	strb	r3, [r4, #4]
    TimerStart( &TxTimeoutTimer );
 8006d00:	f002 fe1e 	bl	8009940 <UTIL_TIMER_Start>
    if( opMode == RF_OPMODE_SLEEP )
 8006d04:	2003      	movs	r0, #3
 8006d06:	f7ff f817 	bl	8005d38 <SX1276SetOpMode.part.0>
}
 8006d0a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            SX1276.Settings.FskPacketHandler.Size = size;
 8006d0c:	7839      	ldrb	r1, [r7, #0]
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8006d0e:	87a5      	strh	r5, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = size;
 8006d10:	8761      	strh	r1, [r4, #58]	; 0x3a
            if( SX1276.Settings.Fsk.FixLen == false )
 8006d12:	1ce3      	adds	r3, r4, #3
 8006d14:	7fd8      	ldrb	r0, [r3, #31]
 8006d16:	2800      	cmp	r0, #0
 8006d18:	d11a      	bne.n	8006d50 <SX1276Send+0x90>
    SX1276WriteBuffer( 0, buffer, size );
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	0039      	movs	r1, r7
 8006d1e:	f7fe ff06 	bl	8005b2e <SX1276WriteBuffer>
            if( ( size > 0 ) && ( size <= 64 ) )
 8006d22:	783a      	ldrb	r2, [r7, #0]
 8006d24:	1e53      	subs	r3, r2, #1
 8006d26:	2b3f      	cmp	r3, #63	; 0x3f
 8006d28:	d905      	bls.n	8006d36 <SX1276Send+0x76>
                RADIO_MEMCPY8( RxTxBuffer, buffer, size );
 8006d2a:	b292      	uxth	r2, r2
 8006d2c:	0031      	movs	r1, r6
 8006d2e:	4847      	ldr	r0, [pc, #284]	; (8006e4c <SX1276Send+0x18c>)
 8006d30:	f003 f886 	bl	8009e40 <UTIL_MEM_cpy_8>
 8006d34:	2220      	movs	r2, #32
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 8006d36:	0025      	movs	r5, r4
    SX1276WriteBuffer( 0, buffer, size );
 8006d38:	0031      	movs	r1, r6
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 8006d3a:	353f      	adds	r5, #63	; 0x3f
    SX1276WriteBuffer( 0, buffer, size );
 8006d3c:	2000      	movs	r0, #0
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 8006d3e:	702a      	strb	r2, [r5, #0]
    SX1276WriteBuffer( 0, buffer, size );
 8006d40:	f7fe fef5 	bl	8005b2e <SX1276WriteBuffer>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8006d44:	782b      	ldrb	r3, [r5, #0]
 8006d46:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 8006d48:	6aa6      	ldr	r6, [r4, #40]	; 0x28
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8006d4a:	189b      	adds	r3, r3, r2
 8006d4c:	87a3      	strh	r3, [r4, #60]	; 0x3c
        break;
 8006d4e:	e7c3      	b.n	8006cd8 <SX1276Send+0x18>
                SX1276Write( REG_PAYLOADLENGTH, size );
 8006d50:	2032      	movs	r0, #50	; 0x32
 8006d52:	f7fe ff04 	bl	8005b5e <SX1276Write>
 8006d56:	e7e4      	b.n	8006d22 <SX1276Send+0x62>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8006d58:	0023      	movs	r3, r4
 8006d5a:	3355      	adds	r3, #85	; 0x55
 8006d5c:	781b      	ldrb	r3, [r3, #0]
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8006d5e:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d02d      	beq.n	8006dc0 <SX1276Send+0x100>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8006d64:	f7fe ff46 	bl	8005bf4 <SX1276Read>
 8006d68:	2341      	movs	r3, #65	; 0x41
 8006d6a:	4398      	bics	r0, r3
 8006d6c:	b2c1      	uxtb	r1, r0
 8006d6e:	2033      	movs	r0, #51	; 0x33
 8006d70:	f7fe fef5 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8006d74:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8006d76:	203b      	movs	r0, #59	; 0x3b
 8006d78:	f7fe fef1 	bl	8005b5e <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 8006d7c:	0023      	movs	r3, r4
 8006d7e:	783d      	ldrb	r5, [r7, #0]
 8006d80:	3364      	adds	r3, #100	; 0x64
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 8006d82:	0029      	movs	r1, r5
 8006d84:	2022      	movs	r0, #34	; 0x22
            SX1276.Settings.LoRaPacketHandler.Size = size;
 8006d86:	701d      	strb	r5, [r3, #0]
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 8006d88:	f7fe fee9 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 8006d8c:	2100      	movs	r1, #0
 8006d8e:	200e      	movs	r0, #14
 8006d90:	f7fe fee5 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8006d94:	2100      	movs	r1, #0
 8006d96:	200d      	movs	r0, #13
 8006d98:	f7fe fee1 	bl	8005b5e <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8006d9c:	2001      	movs	r0, #1
 8006d9e:	f7fe ff29 	bl	8005bf4 <SX1276Read>
 8006da2:	23f8      	movs	r3, #248	; 0xf8
 8006da4:	4398      	bics	r0, r3
 8006da6:	d104      	bne.n	8006db2 <SX1276Send+0xf2>
                SX1276SetStby( );
 8006da8:	f7fe fff2 	bl	8005d90 <SX1276SetStby>
                RADIO_DELAY_MS( 1 );
 8006dac:	2001      	movs	r0, #1
 8006dae:	f7fb feb1 	bl	8002b14 <HAL_Delay>
    SX1276WriteBuffer( 0, buffer, size );
 8006db2:	0031      	movs	r1, r6
 8006db4:	002a      	movs	r2, r5
 8006db6:	2000      	movs	r0, #0
 8006db8:	f7fe feb9 	bl	8005b2e <SX1276WriteBuffer>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 8006dbc:	6da6      	ldr	r6, [r4, #88]	; 0x58
        break;
 8006dbe:	e78b      	b.n	8006cd8 <SX1276Send+0x18>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8006dc0:	f7fe ff18 	bl	8005bf4 <SX1276Read>
 8006dc4:	2341      	movs	r3, #65	; 0x41
 8006dc6:	4398      	bics	r0, r3
 8006dc8:	4305      	orrs	r5, r0
 8006dca:	b2e9      	uxtb	r1, r5
 8006dcc:	2033      	movs	r0, #51	; 0x33
 8006dce:	f7fe fec6 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8006dd2:	211d      	movs	r1, #29
 8006dd4:	e7cf      	b.n	8006d76 <SX1276Send+0xb6>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8006dd6:	2040      	movs	r0, #64	; 0x40
 8006dd8:	f7fe ff0c 	bl	8005bf4 <SX1276Read>
 8006ddc:	2103      	movs	r1, #3
 8006dde:	4001      	ands	r1, r0
 8006de0:	2040      	movs	r0, #64	; 0x40
 8006de2:	f7fe febc 	bl	8005b5e <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8006de6:	2041      	movs	r0, #65	; 0x41
 8006de8:	f7fe ff04 	bl	8005bf4 <SX1276Read>
 8006dec:	213e      	movs	r1, #62	; 0x3e
 8006dee:	4001      	ands	r1, r0
 8006df0:	2041      	movs	r0, #65	; 0x41
 8006df2:	f7fe feb4 	bl	8005b5e <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8006df6:	2035      	movs	r0, #53	; 0x35
 8006df8:	f7fe fefc 	bl	8005bf4 <SX1276Read>
 8006dfc:	233f      	movs	r3, #63	; 0x3f
 8006dfe:	4018      	ands	r0, r3
 8006e00:	0023      	movs	r3, r4
 8006e02:	333e      	adds	r3, #62	; 0x3e
 8006e04:	7018      	strb	r0, [r3, #0]
        break;
 8006e06:	e777      	b.n	8006cf8 <SX1276Send+0x38>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8006e08:	0023      	movs	r3, r4
 8006e0a:	3353      	adds	r3, #83	; 0x53
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00e      	beq.n	8006e30 <SX1276Send+0x170>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8006e12:	21f5      	movs	r1, #245	; 0xf5
 8006e14:	2011      	movs	r0, #17
 8006e16:	f7fe fea2 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8006e1a:	2040      	movs	r0, #64	; 0x40
 8006e1c:	f7fe feea 	bl	8005bf4 <SX1276Read>
 8006e20:	2333      	movs	r3, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8006e22:	0001      	movs	r1, r0
 8006e24:	2040      	movs	r0, #64	; 0x40
 8006e26:	4019      	ands	r1, r3
 8006e28:	4301      	orrs	r1, r0
 8006e2a:	f7fe fe98 	bl	8005b5e <SX1276Write>
 8006e2e:	e763      	b.n	8006cf8 <SX1276Send+0x38>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8006e30:	21f7      	movs	r1, #247	; 0xf7
 8006e32:	2011      	movs	r0, #17
 8006e34:	f7fe fe93 	bl	8005b5e <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8006e38:	2040      	movs	r0, #64	; 0x40
 8006e3a:	f7fe fedb 	bl	8005bf4 <SX1276Read>
 8006e3e:	233f      	movs	r3, #63	; 0x3f
 8006e40:	e7ef      	b.n	8006e22 <SX1276Send+0x162>
 8006e42:	46c0      	nop			; (mov r8, r8)
 8006e44:	20000384 	.word	0x20000384
 8006e48:	20000404 	.word	0x20000404
 8006e4c:	20000438 	.word	0x20000438

08006e50 <SX1276OnDio1Irq>:
{
 8006e50:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8006e52:	4c39      	ldr	r4, [pc, #228]	; (8006f38 <SX1276OnDio1Irq+0xe8>)
 8006e54:	7925      	ldrb	r5, [r4, #4]
 8006e56:	2d01      	cmp	r5, #1
 8006e58:	d002      	beq.n	8006e60 <SX1276OnDio1Irq+0x10>
 8006e5a:	2d02      	cmp	r5, #2
 8006e5c:	d050      	beq.n	8006f00 <SX1276OnDio1Irq+0xb0>
}
 8006e5e:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8006e60:	7963      	ldrb	r3, [r4, #5]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d017      	beq.n	8006e96 <SX1276OnDio1Irq+0x46>
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d1f9      	bne.n	8006e5e <SX1276OnDio1Irq+0xe>
                if( Sx_Board_GetDio1PinState( ) == 0 )
 8006e6a:	f7fb fdd5 	bl	8002a18 <CMWX1ZZABZ0XX_RADIO_GetDio1PinState>
 8006e6e:	2800      	cmp	r0, #0
 8006e70:	d0f5      	beq.n	8006e5e <SX1276OnDio1Irq+0xe>
                TimerStop( &RxTimeoutTimer );
 8006e72:	4d32      	ldr	r5, [pc, #200]	; (8006f3c <SX1276OnDio1Irq+0xec>)
 8006e74:	1d28      	adds	r0, r5, #4
 8006e76:	f002 fd11 	bl	800989c <UTIL_TIMER_Stop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8006e7a:	2180      	movs	r1, #128	; 0x80
 8006e7c:	2012      	movs	r0, #18
 8006e7e:	f7fe fe6e 	bl	8005b5e <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8006e82:	2300      	movs	r3, #0
 8006e84:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8006e86:	682b      	ldr	r3, [r5, #0]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d0e8      	beq.n	8006e5e <SX1276OnDio1Irq+0xe>
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d0e5      	beq.n	8006e5e <SX1276OnDio1Irq+0xe>
                    RadioEvents->RxTimeout( );
 8006e92:	4798      	blx	r3
 8006e94:	e7e3      	b.n	8006e5e <SX1276OnDio1Irq+0xe>
                if( Sx_Board_GetDio1PinState( ) == 0 )
 8006e96:	f7fb fdbf 	bl	8002a18 <CMWX1ZZABZ0XX_RADIO_GetDio1PinState>
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	d0df      	beq.n	8006e5e <SX1276OnDio1Irq+0xe>
                TimerStop( &RxTimeoutSyncWord );
 8006e9e:	0020      	movs	r0, r4
 8006ea0:	3068      	adds	r0, #104	; 0x68
 8006ea2:	f002 fcfb 	bl	800989c <UTIL_TIMER_Stop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8006ea6:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 8006ea8:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	d108      	bne.n	8006ec0 <SX1276OnDio1Irq+0x70>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8006eae:	1ce3      	adds	r3, r4, #3
 8006eb0:	7fd8      	ldrb	r0, [r3, #31]
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	d119      	bne.n	8006eea <SX1276OnDio1Irq+0x9a>
    SX1276ReadBuffer( 0, buffer, size );
 8006eb6:	0021      	movs	r1, r4
 8006eb8:	002a      	movs	r2, r5
 8006eba:	313a      	adds	r1, #58	; 0x3a
 8006ebc:	f7fe fe82 	bl	8005bc4 <SX1276ReadBuffer>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 8006ec0:	0025      	movs	r5, r4
 8006ec2:	353e      	adds	r5, #62	; 0x3e
 8006ec4:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 8006ec6:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 8006ec8:	491d      	ldr	r1, [pc, #116]	; (8006f40 <SX1276OnDio1Irq+0xf0>)
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 8006eca:	782a      	ldrb	r2, [r5, #0]
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 8006ecc:	1841      	adds	r1, r0, r1
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 8006ece:	1a1b      	subs	r3, r3, r0
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	db0f      	blt.n	8006ef4 <SX1276OnDio1Irq+0xa4>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 8006ed4:	3a01      	subs	r2, #1
    SX1276ReadBuffer( 0, buffer, size );
 8006ed6:	b2d2      	uxtb	r2, r2
 8006ed8:	2000      	movs	r0, #0
 8006eda:	f7fe fe73 	bl	8005bc4 <SX1276ReadBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 8006ede:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8006ee0:	782b      	ldrb	r3, [r5, #0]
 8006ee2:	3a01      	subs	r2, #1
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8006ee4:	189b      	adds	r3, r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8006ee6:	87a3      	strh	r3, [r4, #60]	; 0x3c
}
 8006ee8:	e7b9      	b.n	8006e5e <SX1276OnDio1Irq+0xe>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8006eea:	2032      	movs	r0, #50	; 0x32
 8006eec:	f7fe fe82 	bl	8005bf4 <SX1276Read>
 8006ef0:	8760      	strh	r0, [r4, #58]	; 0x3a
 8006ef2:	e7e5      	b.n	8006ec0 <SX1276OnDio1Irq+0x70>
    SX1276ReadBuffer( 0, buffer, size );
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	b2da      	uxtb	r2, r3
 8006ef8:	f7fe fe64 	bl	8005bc4 <SX1276ReadBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8006efc:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 8006efe:	e7f2      	b.n	8006ee6 <SX1276OnDio1Irq+0x96>
            switch( SX1276.Settings.Modem )
 8006f00:	7965      	ldrb	r5, [r4, #5]
 8006f02:	2d00      	cmp	r5, #0
 8006f04:	d1ab      	bne.n	8006e5e <SX1276OnDio1Irq+0xe>
                if( Sx_Board_GetDio1PinState( ) == 1 )
 8006f06:	f7fb fd87 	bl	8002a18 <CMWX1ZZABZ0XX_RADIO_GetDio1PinState>
 8006f0a:	2801      	cmp	r0, #1
 8006f0c:	d0a7      	beq.n	8006e5e <SX1276OnDio1Irq+0xe>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8006f0e:	0026      	movs	r6, r4
 8006f10:	363f      	adds	r6, #63	; 0x3f
 8006f12:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 8006f14:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 8006f16:	490a      	ldr	r1, [pc, #40]	; (8006f40 <SX1276OnDio1Irq+0xf0>)
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8006f18:	7832      	ldrb	r2, [r6, #0]
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 8006f1a:	1841      	adds	r1, r0, r1
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8006f1c:	1a1b      	subs	r3, r3, r0
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	dd05      	ble.n	8006f2e <SX1276OnDio1Irq+0xde>
    SX1276WriteBuffer( 0, buffer, size );
 8006f22:	0028      	movs	r0, r5
 8006f24:	f7fe fe03 	bl	8005b2e <SX1276WriteBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8006f28:	7833      	ldrb	r3, [r6, #0]
 8006f2a:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8006f2c:	e7da      	b.n	8006ee4 <SX1276OnDio1Irq+0x94>
    SX1276WriteBuffer( 0, buffer, size );
 8006f2e:	0028      	movs	r0, r5
 8006f30:	b2da      	uxtb	r2, r3
 8006f32:	f7fe fdfc 	bl	8005b2e <SX1276WriteBuffer>
 8006f36:	e7e1      	b.n	8006efc <SX1276OnDio1Irq+0xac>
 8006f38:	20000384 	.word	0x20000384
 8006f3c:	20000404 	.word	0x20000404
 8006f40:	20000438 	.word	0x20000438

08006f44 <_Cb_Interrupt>:
	#endif
	return 1;
}

static uint8_t _Cb_Interrupt(uint8_t event)
{
 8006f44:	b510      	push	{r4, lr}
	fevent_enable(sEventAppCom, _EVENT_TIMER_LORA_TX);
 8006f46:	2101      	movs	r1, #1
 8006f48:	4802      	ldr	r0, [pc, #8]	; (8006f54 <_Cb_Interrupt+0x10>)
 8006f4a:	f002 f862 	bl	8009012 <fevent_enable>
	return 1;
}
 8006f4e:	2001      	movs	r0, #1
 8006f50:	bd10      	pop	{r4, pc}
 8006f52:	46c0      	nop			; (mov r8, r8)
 8006f54:	20000024 	.word	0x20000024

08006f58 <_Cb_Set_RTC>:
{
 8006f58:	b510      	push	{r4, lr}
    UTIL_Set_RTC(sRTCSet);
 8006f5a:	4b05      	ldr	r3, [pc, #20]	; (8006f70 <_Cb_Set_RTC+0x18>)
 8006f5c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8006f5e:	f002 fd81 	bl	8009a64 <UTIL_Set_RTC>
    fevent_enable(sEventAppCom, _EVENT_IDLE_HANDLER);
 8006f62:	2106      	movs	r1, #6
 8006f64:	4803      	ldr	r0, [pc, #12]	; (8006f74 <_Cb_Set_RTC+0x1c>)
 8006f66:	f002 f854 	bl	8009012 <fevent_enable>
}
 8006f6a:	2001      	movs	r0, #1
 8006f6c:	bd10      	pop	{r4, pc}
 8006f6e:	46c0      	nop			; (mov r8, r8)
 8006f70:	20001200 	.word	0x20001200
 8006f74:	20000024 	.word	0x20000024

08006f78 <_Cb_Timer_Lora_Tx>:
	UTIL_TIMER_SetPeriod (&TimerLoraTx, sFreqInfor.FreqWakeup_u32 * 1000);
 8006f78:	21fa      	movs	r1, #250	; 0xfa
{
 8006f7a:	b510      	push	{r4, lr}
	UTIL_TIMER_SetPeriod (&TimerLoraTx, sFreqInfor.FreqWakeup_u32 * 1000);
 8006f7c:	4b07      	ldr	r3, [pc, #28]	; (8006f9c <_Cb_Timer_Lora_Tx+0x24>)
 8006f7e:	4c08      	ldr	r4, [pc, #32]	; (8006fa0 <_Cb_Timer_Lora_Tx+0x28>)
 8006f80:	885b      	ldrh	r3, [r3, #2]
 8006f82:	0089      	lsls	r1, r1, #2
 8006f84:	4359      	muls	r1, r3
 8006f86:	0020      	movs	r0, r4
 8006f88:	f002 fd12 	bl	80099b0 <UTIL_TIMER_SetPeriod>
	UTIL_TIMER_Start (&TimerLoraTx);
 8006f8c:	0020      	movs	r0, r4
 8006f8e:	f002 fcd7 	bl	8009940 <UTIL_TIMER_Start>
	USER_Payload_Node_Single(0);
 8006f92:	2000      	movs	r0, #0
 8006f94:	f001 fb00 	bl	8008598 <USER_Payload_Node_Single>
}
 8006f98:	2001      	movs	r0, #1
 8006f9a:	bd10      	pop	{r4, pc}
 8006f9c:	20000214 	.word	0x20000214
 8006fa0:	20000538 	.word	0x20000538

08006fa4 <_Cb_Timer_Start>:
{
 8006fa4:	b510      	push	{r4, lr}
	UTIL_TIMER_IRQ_Handler();
 8006fa6:	f002 fd1f 	bl	80099e8 <UTIL_TIMER_IRQ_Handler>
}
 8006faa:	2001      	movs	r0, #1
 8006fac:	bd10      	pop	{r4, pc}
	...

08006fb0 <AppCom_IRQ_Timer_CallBack>:
{
 8006fb0:	b510      	push	{r4, lr}
    fevent_active(sEventAppCom, _EVENT_TIMER_START);
 8006fb2:	2100      	movs	r1, #0
 8006fb4:	4801      	ldr	r0, [pc, #4]	; (8006fbc <AppCom_IRQ_Timer_CallBack+0xc>)
 8006fb6:	f002 f825 	bl	8009004 <fevent_active>
}
 8006fba:	bd10      	pop	{r4, pc}
 8006fbc:	20000024 	.word	0x20000024

08006fc0 <_Cb_Idle_Handler>:
{
 8006fc0:	b510      	push	{r4, lr}
 8006fc2:	0004      	movs	r4, r0
		LED_TOGGLE(__LED_MODE);
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	f000 fb75 	bl	80076b4 <LED_TOGGLE>
		if (sModem.CheckInit == 0){
 8006fca:	4b0c      	ldr	r3, [pc, #48]	; (8006ffc <_Cb_Idle_Handler+0x3c>)
 8006fcc:	001a      	movs	r2, r3
 8006fce:	3255      	adds	r2, #85	; 0x55
 8006fd0:	7812      	ldrb	r2, [r2, #0]
 8006fd2:	2a00      	cmp	r2, #0
 8006fd4:	d110      	bne.n	8006ff8 <_Cb_Idle_Handler+0x38>
			if (sModem.CheckJoin == 0)
 8006fd6:	001a      	movs	r2, r3
 8006fd8:	3256      	adds	r2, #86	; 0x56
 8006fda:	7812      	ldrb	r2, [r2, #0]
 8006fdc:	2a00      	cmp	r2, #0
 8006fde:	d103      	bne.n	8006fe8 <_Cb_Idle_Handler+0x28>
				USER_Payload_Node_Join(sModem.TimeDelayTx_u32 * DEFAULT_TIME_SINGLE_DELAY);
 8006fe0:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8006fe2:	00c0      	lsls	r0, r0, #3
 8006fe4:	f001 fc32 	bl	800884c <USER_Payload_Node_Join>
			fevent_enable(sEventAppCom, event);
 8006fe8:	0021      	movs	r1, r4
 8006fea:	4805      	ldr	r0, [pc, #20]	; (8007000 <_Cb_Idle_Handler+0x40>)
 8006fec:	f002 f811 	bl	8009012 <fevent_enable>
			Radio.Rx(RX_TIMEOUT_VALUE_ACTIVE);
 8006ff0:	4b04      	ldr	r3, [pc, #16]	; (8007004 <_Cb_Idle_Handler+0x44>)
 8006ff2:	4805      	ldr	r0, [pc, #20]	; (8007008 <_Cb_Idle_Handler+0x48>)
 8006ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ff6:	4798      	blx	r3
}
 8006ff8:	2001      	movs	r0, #1
 8006ffa:	bd10      	pop	{r4, pc}
 8006ffc:	200001bc 	.word	0x200001bc
 8007000:	20000024 	.word	0x20000024
 8007004:	0800ac70 	.word	0x0800ac70
 8007008:	000186a0 	.word	0x000186a0

0800700c <_Cb_Meas_Multi>:
{
 800700c:	b570      	push	{r4, r5, r6, lr}
	if (sModem.CountMeasure_u8 <6)
 800700e:	4c21      	ldr	r4, [pc, #132]	; (8007094 <_Cb_Meas_Multi+0x88>)
{
 8007010:	0005      	movs	r5, r0
	if (sModem.CountMeasure_u8 <6)
 8007012:	0026      	movs	r6, r4
 8007014:	3648      	adds	r6, #72	; 0x48
 8007016:	7833      	ldrb	r3, [r6, #0]
 8007018:	2b05      	cmp	r3, #5
 800701a:	d80b      	bhi.n	8007034 <_Cb_Meas_Multi+0x28>
		sModem.CountMeasure_u8++;
 800701c:	3301      	adds	r3, #1
 800701e:	7033      	strb	r3, [r6, #0]
		sEventAppCom[event].e_period = 100;
 8007020:	2264      	movs	r2, #100	; 0x64
 8007022:	481d      	ldr	r0, [pc, #116]	; (8007098 <_Cb_Meas_Multi+0x8c>)
 8007024:	012b      	lsls	r3, r5, #4
 8007026:	18c3      	adds	r3, r0, r3
		fevent_enable(sEventAppCom, event);
 8007028:	0029      	movs	r1, r5
		sEventAppCom[event].e_period = 100;
 800702a:	609a      	str	r2, [r3, #8]
		fevent_enable(sEventAppCom, event);
 800702c:	f001 fff1 	bl	8009012 <fevent_enable>
}
 8007030:	2001      	movs	r0, #1
 8007032:	bd70      	pop	{r4, r5, r6, pc}
	} else if ((sModem.CountMeasure_u8 >= 6) && (sModem.CountMeasure_u8 < 150))
 8007034:	3b06      	subs	r3, #6
 8007036:	b2db      	uxtb	r3, r3
 8007038:	2b8f      	cmp	r3, #143	; 0x8f
 800703a:	d823      	bhi.n	8007084 <_Cb_Meas_Multi+0x78>
		switch(sModem.TypeModem_u8)
 800703c:	7e23      	ldrb	r3, [r4, #24]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d015      	beq.n	800706e <_Cb_Meas_Multi+0x62>
 8007042:	2b01      	cmp	r3, #1
 8007044:	d018      	beq.n	8007078 <_Cb_Meas_Multi+0x6c>
		*(sModem.strMultiRespond.Data_a8 + sModem.strMultiRespond.Length_u16++) = (uint8_t) (sModem.ValueMeasure_u8 >> 8);
 8007046:	0022      	movs	r2, r4
 8007048:	324a      	adds	r2, #74	; 0x4a
 800704a:	8813      	ldrh	r3, [r2, #0]
 800704c:	8fa1      	ldrh	r1, [r4, #60]	; 0x3c
 800704e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007050:	0a1b      	lsrs	r3, r3, #8
 8007052:	1c4e      	adds	r6, r1, #1
 8007054:	87a6      	strh	r6, [r4, #60]	; 0x3c
 8007056:	5443      	strb	r3, [r0, r1]
		*(sModem.strMultiRespond.Data_a8 + sModem.strMultiRespond.Length_u16++) = (uint8_t) sModem.ValueMeasure_u8;
 8007058:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
 800705a:	8811      	ldrh	r1, [r2, #0]
 800705c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800705e:	1c58      	adds	r0, r3, #1
 8007060:	87a0      	strh	r0, [r4, #60]	; 0x3c
 8007062:	54d1      	strb	r1, [r2, r3]
		sModem.CountMeasure_u8++;
 8007064:	3448      	adds	r4, #72	; 0x48
 8007066:	7823      	ldrb	r3, [r4, #0]
 8007068:	3301      	adds	r3, #1
 800706a:	7023      	strb	r3, [r4, #0]
 800706c:	e7d8      	b.n	8007020 <_Cb_Meas_Multi+0x14>
				sModem.ValueMeasure_u8 = Get_Vol_VNA();
 800706e:	f000 fc97 	bl	80079a0 <Get_Vol_VNA>
 8007072:	0023      	movs	r3, r4
 8007074:	334a      	adds	r3, #74	; 0x4a
 8007076:	8018      	strh	r0, [r3, #0]
				sModem.ValueMeasure_u8 = Get_Vol_VP();
 8007078:	f000 fca4 	bl	80079c4 <Get_Vol_VP>
 800707c:	0023      	movs	r3, r4
 800707e:	334a      	adds	r3, #74	; 0x4a
 8007080:	8018      	strh	r0, [r3, #0]
 8007082:	e7e0      	b.n	8007046 <_Cb_Meas_Multi+0x3a>
		fevent_enable(sEventAppPacket, _EVENT_PACKET_MULTI);
 8007084:	2102      	movs	r1, #2
 8007086:	4805      	ldr	r0, [pc, #20]	; (800709c <_Cb_Meas_Multi+0x90>)
 8007088:	f001 ffc3 	bl	8009012 <fevent_enable>
		sModem.CountMeasure_u8 = 0;
 800708c:	2300      	movs	r3, #0
 800708e:	7033      	strb	r3, [r6, #0]
 8007090:	e7ce      	b.n	8007030 <_Cb_Meas_Multi+0x24>
 8007092:	46c0      	nop			; (mov r8, r8)
 8007094:	200001bc 	.word	0x200001bc
 8007098:	20000024 	.word	0x20000024
 800709c:	20000110 	.word	0x20000110

080070a0 <_Cb_Meas_Single>:
{
 80070a0:	b570      	push	{r4, r5, r6, lr}
	if (sModem.CountMeasure_u8 < 10)
 80070a2:	4c19      	ldr	r4, [pc, #100]	; (8007108 <_Cb_Meas_Single+0x68>)
{
 80070a4:	0005      	movs	r5, r0
	if (sModem.CountMeasure_u8 < 10)
 80070a6:	0023      	movs	r3, r4
 80070a8:	3348      	adds	r3, #72	; 0x48
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	2b09      	cmp	r3, #9
 80070ae:	d821      	bhi.n	80070f4 <_Cb_Meas_Single+0x54>
		switch(sModem.TypeModem_u8)
 80070b0:	7e23      	ldrb	r3, [r4, #24]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00f      	beq.n	80070d6 <_Cb_Meas_Single+0x36>
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d014      	beq.n	80070e4 <_Cb_Meas_Single+0x44>
		sEventAppCom[event].e_period = 100;
 80070ba:	2264      	movs	r2, #100	; 0x64
		fevent_enable(sEventAppCom, event);
 80070bc:	0029      	movs	r1, r5
		sModem.CountMeasure_u8++;
 80070be:	3448      	adds	r4, #72	; 0x48
 80070c0:	7823      	ldrb	r3, [r4, #0]
		sEventAppCom[event].e_period = 100;
 80070c2:	4812      	ldr	r0, [pc, #72]	; (800710c <_Cb_Meas_Single+0x6c>)
		sModem.CountMeasure_u8++;
 80070c4:	3301      	adds	r3, #1
 80070c6:	7023      	strb	r3, [r4, #0]
		sEventAppCom[event].e_period = 100;
 80070c8:	012b      	lsls	r3, r5, #4
 80070ca:	18c3      	adds	r3, r0, r3
 80070cc:	609a      	str	r2, [r3, #8]
		fevent_enable(sEventAppPacket, _EVENT_PACKET_SINGLE);
 80070ce:	f001 ffa0 	bl	8009012 <fevent_enable>
}
 80070d2:	2001      	movs	r0, #1
 80070d4:	bd70      	pop	{r4, r5, r6, pc}
				sModem.ValueMeasure_u8 += Get_Vol_VNA();
 80070d6:	f000 fc63 	bl	80079a0 <Get_Vol_VNA>
 80070da:	0023      	movs	r3, r4
 80070dc:	334a      	adds	r3, #74	; 0x4a
 80070de:	881a      	ldrh	r2, [r3, #0]
 80070e0:	1880      	adds	r0, r0, r2
 80070e2:	8018      	strh	r0, [r3, #0]
				sModem.ValueBattery_u8 += Get_Vol_VP();
 80070e4:	f000 fc6e 	bl	80079c4 <Get_Vol_VP>
 80070e8:	0023      	movs	r3, r4
 80070ea:	334c      	adds	r3, #76	; 0x4c
 80070ec:	881a      	ldrh	r2, [r3, #0]
 80070ee:	1880      	adds	r0, r0, r2
 80070f0:	8018      	strh	r0, [r3, #0]
 80070f2:	e7e2      	b.n	80070ba <_Cb_Meas_Single+0x1a>
		sModem.ValueMeasure_u8 /= 10;
 80070f4:	344a      	adds	r4, #74	; 0x4a
 80070f6:	210a      	movs	r1, #10
 80070f8:	8820      	ldrh	r0, [r4, #0]
 80070fa:	f7f9 f82b 	bl	8000154 <__udivsi3>
		fevent_enable(sEventAppPacket, _EVENT_PACKET_SINGLE);
 80070fe:	2101      	movs	r1, #1
		sModem.ValueMeasure_u8 /= 10;
 8007100:	8020      	strh	r0, [r4, #0]
		fevent_enable(sEventAppPacket, _EVENT_PACKET_SINGLE);
 8007102:	4803      	ldr	r0, [pc, #12]	; (8007110 <_Cb_Meas_Single+0x70>)
 8007104:	e7e3      	b.n	80070ce <_Cb_Meas_Single+0x2e>
 8007106:	46c0      	nop			; (mov r8, r8)
 8007108:	200001bc 	.word	0x200001bc
 800710c:	20000024 	.word	0x20000024
 8007110:	20000110 	.word	0x20000110

08007114 <_Cb_Uart_Debug>:
{
 8007114:	b510      	push	{r4, lr}
	if (MarkFirstRecvUart == 0)
 8007116:	4b11      	ldr	r3, [pc, #68]	; (800715c <_Cb_Uart_Debug+0x48>)
{
 8007118:	0001      	movs	r1, r0
		LastLengthRecv = sUartDebug.Length_u16;
 800711a:	4c11      	ldr	r4, [pc, #68]	; (8007160 <_Cb_Uart_Debug+0x4c>)
	if (MarkFirstRecvUart == 0)
 800711c:	7e18      	ldrb	r0, [r3, #24]
		LastLengthRecv = sUartDebug.Length_u16;
 800711e:	88a2      	ldrh	r2, [r4, #4]
	if (MarkFirstRecvUart == 0)
 8007120:	2800      	cmp	r0, #0
 8007122:	d106      	bne.n	8007132 <_Cb_Uart_Debug+0x1e>
		MarkFirstRecvUart = 1;
 8007124:	3001      	adds	r0, #1
 8007126:	7618      	strb	r0, [r3, #24]
			fevent_enable(sEventAppCom, event);
 8007128:	480e      	ldr	r0, [pc, #56]	; (8007164 <_Cb_Uart_Debug+0x50>)
			LastLengthRecv = sUartDebug.Length_u16;
 800712a:	835a      	strh	r2, [r3, #26]
			fevent_enable(sEventAppCom, event);
 800712c:	f001 ff71 	bl	8009012 <fevent_enable>
 8007130:	e011      	b.n	8007156 <_Cb_Uart_Debug+0x42>
		if (sUartDebug.Length_u16 == LastLengthRecv)
 8007132:	8b58      	ldrh	r0, [r3, #26]
 8007134:	4290      	cmp	r0, r2
 8007136:	d1f7      	bne.n	8007128 <_Cb_Uart_Debug+0x14>
			MarkFirstRecvUart = 0;
 8007138:	2100      	movs	r1, #0
			DCU_Response_AT((uint8_t*)"", 0);
 800713a:	480b      	ldr	r0, [pc, #44]	; (8007168 <_Cb_Uart_Debug+0x54>)
			MarkFirstRecvUart = 0;
 800713c:	7619      	strb	r1, [r3, #24]
			DCU_Response_AT((uint8_t*)"", 0);
 800713e:	f001 f86b 	bl	8008218 <DCU_Response_AT>
			DCU_Response_AT(sUartDebug.Data_a8, sUartDebug.Length_u16);
 8007142:	88a1      	ldrh	r1, [r4, #4]
 8007144:	6820      	ldr	r0, [r4, #0]
 8007146:	f001 f867 	bl	8008218 <DCU_Response_AT>
			Check_AT_User(&sUartDebug);
 800714a:	0020      	movs	r0, r4
 800714c:	f000 ffa8 	bl	80080a0 <Check_AT_User>
			Reset_Buff(&sUartDebug);
 8007150:	0020      	movs	r0, r4
 8007152:	f002 fccd 	bl	8009af0 <Reset_Buff>
}
 8007156:	2001      	movs	r0, #1
 8007158:	bd10      	pop	{r4, pc}
 800715a:	46c0      	nop			; (mov r8, r8)
 800715c:	20000538 	.word	0x20000538
 8007160:	20000160 	.word	0x20000160
 8007164:	20000024 	.word	0x20000024
 8007168:	0800af4f 	.word	0x0800af4f

0800716c <AppCom_Task>:
	uint8_t Result = 0;
 800716c:	2000      	movs	r0, #0
{
 800716e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (i = 0; i < _EVENT_END_COMM; i++)
 8007170:	0005      	movs	r5, r0
            Result = 1;
 8007172:	2701      	movs	r7, #1
 8007174:	4c0f      	ldr	r4, [pc, #60]	; (80071b4 <AppCom_Task+0x48>)
		if (sEventAppCom[i].e_status == 1)
 8007176:	7866      	ldrb	r6, [r4, #1]
 8007178:	2e01      	cmp	r6, #1
 800717a:	d10b      	bne.n	8007194 <AppCom_Task+0x28>
			if ((sEventAppCom[i].e_systick == 0) ||
 800717c:	6863      	ldr	r3, [r4, #4]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d10e      	bne.n	80071a0 <AppCom_Task+0x34>
                sEventAppCom[i].e_status = 0;  //Disable event
 8007182:	2300      	movs	r3, #0
 8007184:	7063      	strb	r3, [r4, #1]
				sEventAppCom[i].e_systick = HAL_GetTick();
 8007186:	f7fb fcbf 	bl	8002b08 <HAL_GetTick>
				sEventAppCom[i].e_function_handler(i);
 800718a:	68e3      	ldr	r3, [r4, #12]
				sEventAppCom[i].e_systick = HAL_GetTick();
 800718c:	6060      	str	r0, [r4, #4]
				sEventAppCom[i].e_function_handler(i);
 800718e:	0028      	movs	r0, r5
 8007190:	4798      	blx	r3
            Result = 1;
 8007192:	0030      	movs	r0, r6
	for (i = 0; i < _EVENT_END_COMM; i++)
 8007194:	3501      	adds	r5, #1
 8007196:	b2ed      	uxtb	r5, r5
 8007198:	3410      	adds	r4, #16
 800719a:	2d08      	cmp	r5, #8
 800719c:	d1eb      	bne.n	8007176 <AppCom_Task+0xa>
}
 800719e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					((HAL_GetTick() - sEventAppCom[i].e_systick)  >=  sEventAppCom[i].e_period))
 80071a0:	f7fb fcb2 	bl	8002b08 <HAL_GetTick>
 80071a4:	6863      	ldr	r3, [r4, #4]
 80071a6:	1ac0      	subs	r0, r0, r3
			if ((sEventAppCom[i].e_systick == 0) ||
 80071a8:	68a3      	ldr	r3, [r4, #8]
 80071aa:	4298      	cmp	r0, r3
 80071ac:	d2e9      	bcs.n	8007182 <AppCom_Task+0x16>
            Result = 1;
 80071ae:	0038      	movs	r0, r7
 80071b0:	e7f0      	b.n	8007194 <AppCom_Task+0x28>
 80071b2:	46c0      	nop			; (mov r8, r8)
 80071b4:	20000024 	.word	0x20000024

080071b8 <AppCom_Cacul_Random_Delay>:
{
 80071b8:	b510      	push	{r4, lr}
    sModem.TimeDelayTx_u32 = (*(sModem.sDCU_id.Data_a8 + Index) - 0x30);
 80071ba:	4c0a      	ldr	r4, [pc, #40]	; (80071e4 <AppCom_Cacul_Random_Delay+0x2c>)
    uint16_t Index = sModem.sDCU_id.Length_u16 - 1;
 80071bc:	88a3      	ldrh	r3, [r4, #4]
    sModem.TimeDelayTx_u32 = (*(sModem.sDCU_id.Data_a8 + Index) - 0x30);
 80071be:	6822      	ldr	r2, [r4, #0]
    uint16_t Index = sModem.sDCU_id.Length_u16 - 1;
 80071c0:	3b01      	subs	r3, #1
    sModem.TimeDelayTx_u32 = (*(sModem.sDCU_id.Data_a8 + Index) - 0x30);
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	5cd0      	ldrb	r0, [r2, r3]
	sModem.TimeDelayTx_u32 = sModem.TimeDelayTx_u32 % sFreqInfor.FreqWakeup_u32;
 80071c6:	4b08      	ldr	r3, [pc, #32]	; (80071e8 <AppCom_Cacul_Random_Delay+0x30>)
    sModem.TimeDelayTx_u32 = (*(sModem.sDCU_id.Data_a8 + Index) - 0x30);
 80071c8:	3830      	subs	r0, #48	; 0x30
	sModem.TimeDelayTx_u32 = sModem.TimeDelayTx_u32 % sFreqInfor.FreqWakeup_u32;
 80071ca:	8859      	ldrh	r1, [r3, #2]
 80071cc:	f7f9 f848 	bl	8000260 <__aeabi_uidivmod>
	sModem.TimeDelayTx_u32 *= 1000;
 80071d0:	22fa      	movs	r2, #250	; 0xfa
 80071d2:	0092      	lsls	r2, r2, #2
 80071d4:	434a      	muls	r2, r1
	LOG(LOG_INFOR, "Time delay = %dms", sModem.TimeDelayTx_u32);
 80071d6:	2004      	movs	r0, #4
 80071d8:	4904      	ldr	r1, [pc, #16]	; (80071ec <AppCom_Cacul_Random_Delay+0x34>)
	sModem.TimeDelayTx_u32 *= 1000;
 80071da:	6522      	str	r2, [r4, #80]	; 0x50
	LOG(LOG_INFOR, "Time delay = %dms", sModem.TimeDelayTx_u32);
 80071dc:	f002 fc98 	bl	8009b10 <LOG>
}
 80071e0:	bd10      	pop	{r4, pc}
 80071e2:	46c0      	nop			; (mov r8, r8)
 80071e4:	200001bc 	.word	0x200001bc
 80071e8:	20000214 	.word	0x20000214
 80071ec:	0800ae9a 	.word	0x0800ae9a

080071f0 <AppCom_Init>:
    	sModem.TypeModem_u8 = _LORA_NODE_VP;
 80071f0:	2201      	movs	r2, #1
 80071f2:	4b06      	ldr	r3, [pc, #24]	; (800720c <AppCom_Init+0x1c>)
{
 80071f4:	b510      	push	{r4, lr}
    	sModem.TypeModem_u8 = _LORA_NODE_VP;
 80071f6:	761a      	strb	r2, [r3, #24]
    pModemProcessIRQTimer = AppCom_IRQ_Timer_CallBack;
 80071f8:	4b05      	ldr	r3, [pc, #20]	; (8007210 <AppCom_Init+0x20>)
 80071fa:	4a06      	ldr	r2, [pc, #24]	; (8007214 <AppCom_Init+0x24>)
 80071fc:	601a      	str	r2, [r3, #0]
    sLPMFeatureHandler = &sModemLPMHandler;
 80071fe:	4b06      	ldr	r3, [pc, #24]	; (8007218 <AppCom_Init+0x28>)
 8007200:	4a06      	ldr	r2, [pc, #24]	; (800721c <AppCom_Init+0x2c>)
 8007202:	601a      	str	r2, [r3, #0]
    AppCom_Cacul_Random_Delay();
 8007204:	f7ff ffd8 	bl	80071b8 <AppCom_Cacul_Random_Delay>
}
 8007208:	bd10      	pop	{r4, pc}
 800720a:	46c0      	nop			; (mov r8, r8)
 800720c:	200001bc 	.word	0x200001bc
 8007210:	200014a0 	.word	0x200014a0
 8007214:	08006fb1 	.word	0x08006fb1
 8007218:	20001450 	.word	0x20001450
 800721c:	20000218 	.word	0x20000218

08007220 <_Cb_Active_Lora_Tx_Event>:

void _Cb_Active_Lora_Tx_Event(void *context)
{
 8007220:	b510      	push	{r4, lr}
    fevent_active(sEventAppCom, _EVENT_TIMER_LORA_TX);
 8007222:	2101      	movs	r1, #1
 8007224:	4801      	ldr	r0, [pc, #4]	; (800722c <_Cb_Active_Lora_Tx_Event+0xc>)
 8007226:	f001 feed 	bl	8009004 <fevent_active>
}
 800722a:	bd10      	pop	{r4, pc}
 800722c:	20000024 	.word	0x20000024

08007230 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007230:	b510      	push	{r4, lr}
    switch(GPIO_Pin)
 8007232:	2840      	cmp	r0, #64	; 0x40
 8007234:	d103      	bne.n	800723e <HAL_GPIO_EXTI_Callback+0xe>
    {
    #ifdef DEVICE_TYPE_STATION
    #else
       case GPIO_PIN_6:
    	   fevent_enable(sEventAppCom, _EVENT_INTERRUPT);
 8007236:	2107      	movs	r1, #7
 8007238:	4801      	ldr	r0, [pc, #4]	; (8007240 <HAL_GPIO_EXTI_Callback+0x10>)
 800723a:	f001 feea 	bl	8009012 <fevent_enable>
           break;
        default:
            break;
    #endif
    }
}
 800723e:	bd10      	pop	{r4, pc}
 8007240:	20000024 	.word	0x20000024

08007244 <_Cb_Lora_Tx>:
    return 1;
}
static uint8_t _Cb_Lora_Tx(uint8_t event)
{
    return 1;
}
 8007244:	2001      	movs	r0, #1
 8007246:	4770      	bx	lr

08007248 <_Cb_Timer_Lora_Tx_Again>:
}

static void _Cb_Timer_Lora_Tx_Again(void *context)
{

}
 8007248:	4770      	bx	lr
	...

0800724c <_Cb_Timer_Send_Event>:

static void _Cb_Timer_Send_Event(void *context)
{
 800724c:	b510      	push	{r4, lr}
	Radio.Send(sModem.sBackup.Data_a8, sModem.sBackup.Length_u16);
 800724e:	4b04      	ldr	r3, [pc, #16]	; (8007260 <_Cb_Timer_Send_Event+0x14>)
 8007250:	4a04      	ldr	r2, [pc, #16]	; (8007264 <_Cb_Timer_Send_Event+0x18>)
 8007252:	8c19      	ldrh	r1, [r3, #32]
 8007254:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007256:	69d8      	ldr	r0, [r3, #28]
 8007258:	b2c9      	uxtb	r1, r1
 800725a:	4790      	blx	r2
}
 800725c:	bd10      	pop	{r4, pc}
 800725e:	46c0      	nop			; (mov r8, r8)
 8007260:	200001bc 	.word	0x200001bc
 8007264:	0800ac70 	.word	0x0800ac70

08007268 <_Cb_Lora_IRQ>:
{
 8007268:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    Radio.Sleep();
 800726a:	4d3e      	ldr	r5, [pc, #248]	; (8007364 <_Cb_Lora_IRQ+0xfc>)
 800726c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800726e:	4798      	blx	r3
    switch (State)
 8007270:	4f3d      	ldr	r7, [pc, #244]	; (8007368 <_Cb_Lora_IRQ+0x100>)
 8007272:	7838      	ldrb	r0, [r7, #0]
 8007274:	2803      	cmp	r0, #3
 8007276:	d830      	bhi.n	80072da <_Cb_Lora_IRQ+0x72>
 8007278:	4c3c      	ldr	r4, [pc, #240]	; (800736c <_Cb_Lora_IRQ+0x104>)
 800727a:	f7f8 ff57 	bl	800012c <__gnu_thumb1_case_uqi>
 800727e:	5d02      	.short	0x5d02
 8007280:	425d      	.short	0x425d
				sModem.bNeedConfirm = DATA_UNCONFIRMED_UP;
 8007282:	2301      	movs	r3, #1
				sModem.TimeTrySendAgain = 0;
 8007284:	2600      	movs	r6, #0
				Reset_Buff(&sModem.sBackup);
 8007286:	483a      	ldr	r0, [pc, #232]	; (8007370 <_Cb_Lora_IRQ+0x108>)
				sModem.bNeedConfirm = DATA_UNCONFIRMED_UP;
 8007288:	84a3      	strh	r3, [r4, #36]	; 0x24
				sModem.TimeTrySendAgain = 0;
 800728a:	1de3      	adds	r3, r4, #7
 800728c:	77de      	strb	r6, [r3, #31]
				Reset_Buff(&sModem.sBackup);
 800728e:	f002 fc2f 	bl	8009af0 <Reset_Buff>
	        	if (Protocol_Extract_Rx(BufferRx, RxBufferSize, 0, &sLoraVar.sFrameRx) == TRUE)
 8007292:	4b38      	ldr	r3, [pc, #224]	; (8007374 <_Cb_Lora_IRQ+0x10c>)
 8007294:	0032      	movs	r2, r6
 8007296:	78b9      	ldrb	r1, [r7, #2]
 8007298:	4837      	ldr	r0, [pc, #220]	; (8007378 <_Cb_Lora_IRQ+0x110>)
 800729a:	3310      	adds	r3, #16
 800729c:	f001 fc2a 	bl	8008af4 <Protocol_Extract_Rx>
 80072a0:	2801      	cmp	r0, #1
 80072a2:	d01a      	beq.n	80072da <_Cb_Lora_IRQ+0x72>
					if (sModem.Mode_Node == 0)
 80072a4:	0026      	movs	r6, r4
			        	Radio.Rx(RX_TIMEOUT_VALUE - (sModem.RxTimeAfter.Seconds - sModem.RxTimeBefore.Seconds) * 1000 - (sModem.RxTimeAfter.SubSeconds - sModem.RxTimeBefore.SubSeconds));
 80072a6:	6b6f      	ldr	r7, [r5, #52]	; 0x34
 80072a8:	466d      	mov	r5, sp
					if (sModem.Mode_Node == 0)
 80072aa:	7e63      	ldrb	r3, [r4, #25]
			        	sModem.RxTimeAfter = SysTimeGet();
 80072ac:	0028      	movs	r0, r5
 80072ae:	3630      	adds	r6, #48	; 0x30
					if (sModem.Mode_Node == 0)
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d114      	bne.n	80072de <_Cb_Lora_IRQ+0x76>
			        	sModem.RxTimeAfter = SysTimeGet();
 80072b4:	f002 fdd2 	bl	8009e5c <SysTimeGet>
 80072b8:	cd06      	ldmia	r5!, {r1, r2}
 80072ba:	c606      	stmia	r6!, {r1, r2}
			        	Radio.Rx(RX_TIMEOUT_VALUE - (sModem.RxTimeAfter.Seconds - sModem.RxTimeBefore.Seconds) * 1000 - (sModem.RxTimeAfter.SubSeconds - sModem.RxTimeBefore.SubSeconds));
 80072bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80072be:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80072c0:	1ad2      	subs	r2, r2, r3
 80072c2:	23fa      	movs	r3, #250	; 0xfa
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	4353      	muls	r3, r2
 80072c8:	2134      	movs	r1, #52	; 0x34
 80072ca:	5e62      	ldrsh	r2, [r4, r1]
 80072cc:	202c      	movs	r0, #44	; 0x2c
 80072ce:	5e21      	ldrsh	r1, [r4, r0]
 80072d0:	482a      	ldr	r0, [pc, #168]	; (800737c <_Cb_Lora_IRQ+0x114>)
 80072d2:	1a52      	subs	r2, r2, r1
 80072d4:	189b      	adds	r3, r3, r2
			        	Radio.Rx(RX_TIMEOUT_VALUE_ACTIVE - (sModem.RxTimeAfter.Seconds - sModem.RxTimeBefore.Seconds) * 1000 - (sModem.RxTimeAfter.SubSeconds - sModem.RxTimeBefore.SubSeconds));
 80072d6:	1ac0      	subs	r0, r0, r3
 80072d8:	47b8      	blx	r7
}
 80072da:	2001      	movs	r0, #1
 80072dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			        	sModem.RxTimeAfter = SysTimeGet();
 80072de:	f002 fdbd 	bl	8009e5c <SysTimeGet>
 80072e2:	cd06      	ldmia	r5!, {r1, r2}
 80072e4:	c606      	stmia	r6!, {r1, r2}
			        	Radio.Rx(RX_TIMEOUT_VALUE_ACTIVE - (sModem.RxTimeAfter.Seconds - sModem.RxTimeBefore.Seconds) * 1000 - (sModem.RxTimeAfter.SubSeconds - sModem.RxTimeBefore.SubSeconds));
 80072e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80072e8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80072ea:	1ad2      	subs	r2, r2, r3
 80072ec:	23fa      	movs	r3, #250	; 0xfa
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	4353      	muls	r3, r2
 80072f2:	2134      	movs	r1, #52	; 0x34
 80072f4:	5e62      	ldrsh	r2, [r4, r1]
 80072f6:	202c      	movs	r0, #44	; 0x2c
 80072f8:	5e21      	ldrsh	r1, [r4, r0]
 80072fa:	4821      	ldr	r0, [pc, #132]	; (8007380 <_Cb_Lora_IRQ+0x118>)
 80072fc:	1a52      	subs	r2, r2, r1
 80072fe:	189b      	adds	r3, r3, r2
 8007300:	e7e9      	b.n	80072d6 <_Cb_Lora_IRQ+0x6e>
        	sModem.RxTimeBefore = SysTimeGet();
 8007302:	466e      	mov	r6, sp
 8007304:	3428      	adds	r4, #40	; 0x28
 8007306:	0030      	movs	r0, r6
 8007308:	f002 fda8 	bl	8009e5c <SysTimeGet>
 800730c:	ce0c      	ldmia	r6!, {r2, r3}
 800730e:	c40c      	stmia	r4!, {r2, r3}
            Radio.Rx(RX_TIMEOUT_VALUE);
 8007310:	481a      	ldr	r0, [pc, #104]	; (800737c <_Cb_Lora_IRQ+0x114>)
 8007312:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8007314:	4798      	blx	r3
            break;
 8007316:	e7e0      	b.n	80072da <_Cb_Lora_IRQ+0x72>
						sModem.Mode_Node = 0;
 8007318:	2300      	movs	r3, #0
						sModem.bNeedConfirm = DATA_UNCONFIRMED_UP;
 800731a:	2201      	movs	r2, #1
						sModem.Mode_Node = 0;
 800731c:	7663      	strb	r3, [r4, #25]
						sModem.bNeedConfirm = DATA_UNCONFIRMED_UP;
 800731e:	84a2      	strh	r2, [r4, #36]	; 0x24
						Reset_Buff(&sModem.sBackup);
 8007320:	4813      	ldr	r0, [pc, #76]	; (8007370 <_Cb_Lora_IRQ+0x108>)
						sModem.TimeTrySendAgain = 0;
 8007322:	3407      	adds	r4, #7
 8007324:	77e3      	strb	r3, [r4, #31]
						Reset_Buff(&sModem.sBackup);
 8007326:	f002 fbe3 	bl	8009af0 <Reset_Buff>
					UTIL_TIMER_Start (&TimerLoraTx);
 800732a:	4816      	ldr	r0, [pc, #88]	; (8007384 <_Cb_Lora_IRQ+0x11c>)
 800732c:	f002 fb08 	bl	8009940 <UTIL_TIMER_Start>
 8007330:	e7d3      	b.n	80072da <_Cb_Lora_IRQ+0x72>
					sModem.Mode_Node = 0;
 8007332:	2300      	movs	r3, #0
 8007334:	7663      	strb	r3, [r4, #25]
 8007336:	e7f8      	b.n	800732a <_Cb_Lora_IRQ+0xc2>
				if (sModem.bNeedConfirm == DATA_CONFIRMED_UP)
 8007338:	1d63      	adds	r3, r4, #5
 800733a:	7fdb      	ldrb	r3, [r3, #31]
 800733c:	2b03      	cmp	r3, #3
 800733e:	d1f8      	bne.n	8007332 <_Cb_Lora_IRQ+0xca>
					LOG(LOG_INFOR, "Time retry: %d", sModem.TimeTrySendAgain);
 8007340:	1de6      	adds	r6, r4, #7
 8007342:	2004      	movs	r0, #4
 8007344:	7ff2      	ldrb	r2, [r6, #31]
 8007346:	4910      	ldr	r1, [pc, #64]	; (8007388 <_Cb_Lora_IRQ+0x120>)
 8007348:	f002 fbe2 	bl	8009b10 <LOG>
					if (sModem.TimeTrySendAgain < 2)
 800734c:	7ff3      	ldrb	r3, [r6, #31]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d8e2      	bhi.n	8007318 <_Cb_Lora_IRQ+0xb0>
						Radio.Send(sModem.sBackup.Data_a8, sModem.sBackup.Length_u16);
 8007352:	8c21      	ldrh	r1, [r4, #32]
 8007354:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007356:	69e0      	ldr	r0, [r4, #28]
 8007358:	b2c9      	uxtb	r1, r1
 800735a:	4798      	blx	r3
						sModem.TimeTrySendAgain++;
 800735c:	7ff3      	ldrb	r3, [r6, #31]
 800735e:	3301      	adds	r3, #1
 8007360:	77f3      	strb	r3, [r6, #31]
 8007362:	e7ba      	b.n	80072da <_Cb_Lora_IRQ+0x72>
 8007364:	0800ac70 	.word	0x0800ac70
 8007368:	20000554 	.word	0x20000554
 800736c:	200001bc 	.word	0x200001bc
 8007370:	200001d8 	.word	0x200001d8
 8007374:	200000a4 	.word	0x200000a4
 8007378:	200008a4 	.word	0x200008a4
 800737c:	00001388 	.word	0x00001388
 8007380:	000186a0 	.word	0x000186a0
 8007384:	20000538 	.word	0x20000538
 8007388:	0800aeac 	.word	0x0800aeac

0800738c <OnRxError>:
    Radio.Sleep();
 800738c:	4b06      	ldr	r3, [pc, #24]	; (80073a8 <OnRxError+0x1c>)
{
 800738e:	b510      	push	{r4, lr}
    Radio.Sleep();
 8007390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007392:	4798      	blx	r3
    State = RX_ERROR;
 8007394:	2202      	movs	r2, #2
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 8007396:	4805      	ldr	r0, [pc, #20]	; (80073ac <OnRxError+0x20>)
    State = RX_ERROR;
 8007398:	4b05      	ldr	r3, [pc, #20]	; (80073b0 <OnRxError+0x24>)
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 800739a:	2101      	movs	r1, #1
 800739c:	3024      	adds	r0, #36	; 0x24
    State = RX_ERROR;
 800739e:	701a      	strb	r2, [r3, #0]
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 80073a0:	f001 fe30 	bl	8009004 <fevent_active>
}
 80073a4:	bd10      	pop	{r4, pc}
 80073a6:	46c0      	nop			; (mov r8, r8)
 80073a8:	0800ac70 	.word	0x0800ac70
 80073ac:	200000a4 	.word	0x200000a4
 80073b0:	20000554 	.word	0x20000554

080073b4 <OnRxTimeout>:
    Radio.Sleep();
 80073b4:	4b05      	ldr	r3, [pc, #20]	; (80073cc <OnRxTimeout+0x18>)
{
 80073b6:	b510      	push	{r4, lr}
    Radio.Sleep();
 80073b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ba:	4798      	blx	r3
    State = RX_TIMEOUT;
 80073bc:	2101      	movs	r1, #1
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 80073be:	4804      	ldr	r0, [pc, #16]	; (80073d0 <OnRxTimeout+0x1c>)
    State = RX_TIMEOUT;
 80073c0:	4b04      	ldr	r3, [pc, #16]	; (80073d4 <OnRxTimeout+0x20>)
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 80073c2:	3024      	adds	r0, #36	; 0x24
    State = RX_TIMEOUT;
 80073c4:	7019      	strb	r1, [r3, #0]
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 80073c6:	f001 fe1d 	bl	8009004 <fevent_active>
}
 80073ca:	bd10      	pop	{r4, pc}
 80073cc:	0800ac70 	.word	0x0800ac70
 80073d0:	200000a4 	.word	0x200000a4
 80073d4:	20000554 	.word	0x20000554

080073d8 <OnTxTimeout>:
    Radio.Sleep();
 80073d8:	4b06      	ldr	r3, [pc, #24]	; (80073f4 <OnTxTimeout+0x1c>)
{
 80073da:	b510      	push	{r4, lr}
    Radio.Sleep();
 80073dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073de:	4798      	blx	r3
    State = TX_TIMEOUT;
 80073e0:	2204      	movs	r2, #4
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 80073e2:	4805      	ldr	r0, [pc, #20]	; (80073f8 <OnTxTimeout+0x20>)
    State = TX_TIMEOUT;
 80073e4:	4b05      	ldr	r3, [pc, #20]	; (80073fc <OnTxTimeout+0x24>)
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 80073e6:	2101      	movs	r1, #1
 80073e8:	3024      	adds	r0, #36	; 0x24
    State = TX_TIMEOUT;
 80073ea:	701a      	strb	r2, [r3, #0]
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 80073ec:	f001 fe0a 	bl	8009004 <fevent_active>
}
 80073f0:	bd10      	pop	{r4, pc}
 80073f2:	46c0      	nop			; (mov r8, r8)
 80073f4:	0800ac70 	.word	0x0800ac70
 80073f8:	200000a4 	.word	0x200000a4
 80073fc:	20000554 	.word	0x20000554

08007400 <OnTxDone>:
    Radio.Sleep();
 8007400:	4b06      	ldr	r3, [pc, #24]	; (800741c <OnTxDone+0x1c>)
{
 8007402:	b510      	push	{r4, lr}
    Radio.Sleep();
 8007404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007406:	4798      	blx	r3
    State = TX;
 8007408:	2203      	movs	r2, #3
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 800740a:	4805      	ldr	r0, [pc, #20]	; (8007420 <OnTxDone+0x20>)
    State = TX;
 800740c:	4b05      	ldr	r3, [pc, #20]	; (8007424 <OnTxDone+0x24>)
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 800740e:	2101      	movs	r1, #1
 8007410:	3024      	adds	r0, #36	; 0x24
    State = TX;
 8007412:	701a      	strb	r2, [r3, #0]
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 8007414:	f001 fdf6 	bl	8009004 <fevent_active>
}
 8007418:	bd10      	pop	{r4, pc}
 800741a:	46c0      	nop			; (mov r8, r8)
 800741c:	0800ac70 	.word	0x0800ac70
 8007420:	200000a4 	.word	0x200000a4
 8007424:	20000554 	.word	0x20000554

08007428 <OnRxDone>:
{
 8007428:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800742a:	9301      	str	r3, [sp, #4]
    Radio.Sleep();
 800742c:	4b0f      	ldr	r3, [pc, #60]	; (800746c <OnRxDone+0x44>)
{
 800742e:	000c      	movs	r4, r1
    Radio.Sleep();
 8007430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
{
 8007432:	0006      	movs	r6, r0
 8007434:	9200      	str	r2, [sp, #0]
    Radio.Sleep();
 8007436:	4798      	blx	r3
    State = RX;
 8007438:	2100      	movs	r1, #0
    memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 800743a:	4f0d      	ldr	r7, [pc, #52]	; (8007470 <OnRxDone+0x48>)
    State = RX;
 800743c:	4d0d      	ldr	r5, [pc, #52]	; (8007474 <OnRxDone+0x4c>)
    memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 800743e:	22ff      	movs	r2, #255	; 0xff
 8007440:	0038      	movs	r0, r7
    State = RX;
 8007442:	7029      	strb	r1, [r5, #0]
    memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 8007444:	f002 fec8 	bl	800a1d8 <memset>
    RxBufferSize = size;
 8007448:	806c      	strh	r4, [r5, #2]
    if (RxBufferSize <= MAX_APP_BUFFER_SIZE)
 800744a:	2cff      	cmp	r4, #255	; 0xff
 800744c:	d804      	bhi.n	8007458 <OnRxDone+0x30>
        memcpy(BufferRx, payload, RxBufferSize);
 800744e:	0022      	movs	r2, r4
 8007450:	0031      	movs	r1, r6
 8007452:	0038      	movs	r0, r7
 8007454:	f002 fef4 	bl	800a240 <memcpy>
    sLoraVar.Snr_u8 = LoraSnr_FskCfo;
 8007458:	4807      	ldr	r0, [pc, #28]	; (8007478 <OnRxDone+0x50>)
 800745a:	9b01      	ldr	r3, [sp, #4]
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 800745c:	2101      	movs	r1, #1
    sLoraVar.Snr_u8 = LoraSnr_FskCfo;
 800745e:	7043      	strb	r3, [r0, #1]
    sLoraVar.Rssi_u8 = rssi;
 8007460:	9b00      	ldr	r3, [sp, #0]
 8007462:	7003      	strb	r3, [r0, #0]
    fevent_active(sEventAppLora, _EVENT_LORA_IRQ);
 8007464:	3024      	adds	r0, #36	; 0x24
 8007466:	f001 fdcd 	bl	8009004 <fevent_active>
}
 800746a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800746c:	0800ac70 	.word	0x0800ac70
 8007470:	200008a4 	.word	0x200008a4
 8007474:	20000554 	.word	0x20000554
 8007478:	200000a4 	.word	0x200000a4

0800747c <_Cb_Lora_Led>:
 800747c:	2001      	movs	r0, #1
 800747e:	4770      	bx	lr

08007480 <AppLora_Init>:
{
 8007480:	b5f0      	push	{r4, r5, r6, r7, lr}
    RadioEvents.TxDone = 	OnTxDone;
 8007482:	4b2d      	ldr	r3, [pc, #180]	; (8007538 <AppLora_Init+0xb8>)
 8007484:	4d2d      	ldr	r5, [pc, #180]	; (800753c <AppLora_Init+0xbc>)
{
 8007486:	b08d      	sub	sp, #52	; 0x34
    RadioEvents.TxDone = 	OnTxDone;
 8007488:	606b      	str	r3, [r5, #4]
    RadioEvents.RxDone = 	OnRxDone;
 800748a:	4b2d      	ldr	r3, [pc, #180]	; (8007540 <AppLora_Init+0xc0>)
    Radio.Init(&RadioEvents);
 800748c:	1d28      	adds	r0, r5, #4
    RadioEvents.RxDone = 	OnRxDone;
 800748e:	60eb      	str	r3, [r5, #12]
    RadioEvents.TxTimeout = OnTxTimeout;
 8007490:	4b2c      	ldr	r3, [pc, #176]	; (8007544 <AppLora_Init+0xc4>)
		Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 8007492:	2400      	movs	r4, #0
    RadioEvents.TxTimeout = OnTxTimeout;
 8007494:	60ab      	str	r3, [r5, #8]
    RadioEvents.RxTimeout = OnRxTimeout;
 8007496:	4b2c      	ldr	r3, [pc, #176]	; (8007548 <AppLora_Init+0xc8>)
		Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 8007498:	2701      	movs	r7, #1
    RadioEvents.RxTimeout = OnRxTimeout;
 800749a:	612b      	str	r3, [r5, #16]
    RadioEvents.RxError = 	OnRxError;
 800749c:	4b2b      	ldr	r3, [pc, #172]	; (800754c <AppLora_Init+0xcc>)
 800749e:	616b      	str	r3, [r5, #20]
    Radio.Init(&RadioEvents);
 80074a0:	4b2b      	ldr	r3, [pc, #172]	; (8007550 <AppLora_Init+0xd0>)
 80074a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4798      	blx	r3
    random_delay = (Radio.Random()) >> 22; /*10bits random e.g. from 0 to 1023 ms*/
 80074a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074aa:	695b      	ldr	r3, [r3, #20]
 80074ac:	4798      	blx	r3
    Radio.SetChannel(RF_FREQUENCY);
 80074ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074b0:	4828      	ldr	r0, [pc, #160]	; (8007554 <AppLora_Init+0xd4>)
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	4798      	blx	r3
		Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 80074b6:	4b28      	ldr	r3, [pc, #160]	; (8007558 <AppLora_Init+0xd8>)
 80074b8:	220a      	movs	r2, #10
 80074ba:	9308      	str	r3, [sp, #32]
 80074bc:	2308      	movs	r3, #8
 80074be:	9302      	str	r3, [sp, #8]
 80074c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074c2:	9200      	str	r2, [sp, #0]
 80074c4:	69da      	ldr	r2, [r3, #28]
 80074c6:	0038      	movs	r0, r7
 80074c8:	0016      	movs	r6, r2
 80074ca:	0023      	movs	r3, r4
 80074cc:	0022      	movs	r2, r4
 80074ce:	2113      	movs	r1, #19
 80074d0:	9407      	str	r4, [sp, #28]
 80074d2:	9406      	str	r4, [sp, #24]
 80074d4:	9405      	str	r4, [sp, #20]
 80074d6:	9704      	str	r7, [sp, #16]
 80074d8:	9403      	str	r4, [sp, #12]
 80074da:	9701      	str	r7, [sp, #4]
 80074dc:	47b0      	blx	r6
		Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 80074de:	2305      	movs	r3, #5
 80074e0:	9302      	str	r3, [sp, #8]
 80074e2:	3303      	adds	r3, #3
 80074e4:	9301      	str	r3, [sp, #4]
 80074e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074e8:	220a      	movs	r2, #10
 80074ea:	699b      	ldr	r3, [r3, #24]
 80074ec:	0021      	movs	r1, r4
 80074ee:	001e      	movs	r6, r3
 80074f0:	0038      	movs	r0, r7
 80074f2:	003b      	movs	r3, r7
 80074f4:	9709      	str	r7, [sp, #36]	; 0x24
 80074f6:	9408      	str	r4, [sp, #32]
 80074f8:	9407      	str	r4, [sp, #28]
 80074fa:	9406      	str	r4, [sp, #24]
 80074fc:	9705      	str	r7, [sp, #20]
 80074fe:	9404      	str	r4, [sp, #16]
 8007500:	9403      	str	r4, [sp, #12]
 8007502:	9400      	str	r4, [sp, #0]
 8007504:	47b0      	blx	r6
		Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 8007506:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007508:	0038      	movs	r0, r7
 800750a:	21ff      	movs	r1, #255	; 0xff
 800750c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
	UTIL_TIMER_Create(&TimerSend, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, _Cb_Timer_Send_Event, NULL);
 800750e:	2601      	movs	r6, #1
		Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 8007510:	4798      	blx	r3
	UTIL_TIMER_Create(&TimerSend, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, _Cb_Timer_Send_Event, NULL);
 8007512:	0028      	movs	r0, r5
 8007514:	4276      	negs	r6, r6
 8007516:	0022      	movs	r2, r4
 8007518:	0031      	movs	r1, r6
 800751a:	4b10      	ldr	r3, [pc, #64]	; (800755c <AppLora_Init+0xdc>)
 800751c:	9400      	str	r4, [sp, #0]
 800751e:	3020      	adds	r0, #32
 8007520:	f002 f95e 	bl	80097e0 <UTIL_TIMER_Create>
    UTIL_TIMER_Create(&TimerLoraTxAgain, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, _Cb_Timer_Lora_Tx_Again, NULL);
 8007524:	0028      	movs	r0, r5
 8007526:	0022      	movs	r2, r4
 8007528:	0031      	movs	r1, r6
 800752a:	4b0d      	ldr	r3, [pc, #52]	; (8007560 <AppLora_Init+0xe0>)
 800752c:	9400      	str	r4, [sp, #0]
 800752e:	3038      	adds	r0, #56	; 0x38
 8007530:	f002 f956 	bl	80097e0 <UTIL_TIMER_Create>
}
 8007534:	b00d      	add	sp, #52	; 0x34
 8007536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007538:	08007401 	.word	0x08007401
 800753c:	20000554 	.word	0x20000554
 8007540:	08007429 	.word	0x08007429
 8007544:	080073d9 	.word	0x080073d9
 8007548:	080073b5 	.word	0x080073b5
 800754c:	0800738d 	.word	0x0800738d
 8007550:	0800ac70 	.word	0x0800ac70
 8007554:	3703dcc0 	.word	0x3703dcc0
 8007558:	00001388 	.word	0x00001388
 800755c:	0800724d 	.word	0x0800724d
 8007560:	08007249 	.word	0x08007249

08007564 <AppLora_Send>:
{
 8007564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007566:	b085      	sub	sp, #20
 8007568:	000d      	movs	r5, r1
 800756a:	0006      	movs	r6, r0
 800756c:	0011      	movs	r1, r2
 800756e:	af01      	add	r7, sp, #4
 8007570:	001a      	movs	r2, r3
    if (Length != 0) // Co payload
 8007572:	2d00      	cmp	r5, #0
 8007574:	d038      	beq.n	80075e8 <AppLora_Send+0x84>
        CheckACKRequest = Protocol_Packet_Header(&sFrameMess, RespondType, DataType);
 8007576:	0038      	movs	r0, r7
 8007578:	f001 fb0e 	bl	8008b98 <Protocol_Packet_Header>
        UTIL_MEM_set( aLORA_TX, 0, sizeof(aLORA_TX) );
 800757c:	4c23      	ldr	r4, [pc, #140]	; (800760c <AppLora_Send+0xa8>)
 800757e:	22ff      	movs	r2, #255	; 0xff
 8007580:	0020      	movs	r0, r4
 8007582:	2100      	movs	r1, #0
 8007584:	f002 fac0 	bl	8009b08 <UTIL_MEM_set>
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = sFrameMess.Header.Value;
 8007588:	783b      	ldrb	r3, [r7, #0]
            *(sMessTx.Data_a8 + sMessTx.Length_u16++) = *(pData + i);
 800758a:	4821      	ldr	r0, [pc, #132]	; (8007610 <AppLora_Send+0xac>)
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = sFrameMess.Header.Value;
 800758c:	7023      	strb	r3, [r4, #0]
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) (sFrameMess.DevAddr >> 24);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	0e1a      	lsrs	r2, r3, #24
 8007592:	7062      	strb	r2, [r4, #1]
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) (sFrameMess.DevAddr >> 16);
 8007594:	0c1a      	lsrs	r2, r3, #16
 8007596:	70a2      	strb	r2, [r4, #2]
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) sFrameMess.DevAddr;
 8007598:	7123      	strb	r3, [r4, #4]
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) (sFrameMess.DevAddr >> 8);
 800759a:	0a1a      	lsrs	r2, r3, #8
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) (sFrameMess.NetAddr >> 24);
 800759c:	68bb      	ldr	r3, [r7, #8]
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) (sFrameMess.DevAddr >> 8);
 800759e:	70e2      	strb	r2, [r4, #3]
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) (sFrameMess.NetAddr >> 24);
 80075a0:	0e1a      	lsrs	r2, r3, #24
 80075a2:	7162      	strb	r2, [r4, #5]
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) (sFrameMess.NetAddr >> 16);
 80075a4:	0c1a      	lsrs	r2, r3, #16
 80075a6:	71a2      	strb	r2, [r4, #6]
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) sFrameMess.NetAddr;
 80075a8:	7223      	strb	r3, [r4, #8]
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) (sFrameMess.NetAddr >> 8);
 80075aa:	0a1a      	lsrs	r2, r3, #8
        for (i = 0; i < Length; i++)
 80075ac:	2300      	movs	r3, #0
        *(sMessTx.Data_a8 + sMessTx.Length_u16++) = (uint8_t) (sFrameMess.NetAddr >> 8);
 80075ae:	71e2      	strb	r2, [r4, #7]
        for (i = 0; i < Length; i++)
 80075b0:	001a      	movs	r2, r3
 80075b2:	b2d9      	uxtb	r1, r3
 80075b4:	3209      	adds	r2, #9
 80075b6:	b292      	uxth	r2, r2
 80075b8:	42a9      	cmp	r1, r5
 80075ba:	d31e      	bcc.n	80075fa <AppLora_Send+0x96>
 80075bc:	2300      	movs	r3, #0
        	*(sModem.sBackup.Data_a8 + i) = *(sMessTx.Data_a8 + i);
 80075be:	4815      	ldr	r0, [pc, #84]	; (8007614 <AppLora_Send+0xb0>)
 80075c0:	5ce5      	ldrb	r5, [r4, r3]
 80075c2:	69c1      	ldr	r1, [r0, #28]
 80075c4:	54cd      	strb	r5, [r1, r3]
        for (i = 0; i < sMessTx.Length_u16; i++)
 80075c6:	1c59      	adds	r1, r3, #1
 80075c8:	b2cb      	uxtb	r3, r1
 80075ca:	b2c9      	uxtb	r1, r1
 80075cc:	4291      	cmp	r1, r2
 80075ce:	d3f7      	bcc.n	80075c0 <AppLora_Send+0x5c>
    	UTIL_TIMER_SetPeriod(&TimerSend, delay);
 80075d0:	4c11      	ldr	r4, [pc, #68]	; (8007618 <AppLora_Send+0xb4>)
        sModem.sBackup.Length_u16 = sMessTx.Length_u16;
 80075d2:	8402      	strh	r2, [r0, #32]
    	UTIL_TIMER_SetPeriod(&TimerSend, delay);
 80075d4:	3420      	adds	r4, #32
 80075d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80075d8:	0020      	movs	r0, r4
 80075da:	f002 f9e9 	bl	80099b0 <UTIL_TIMER_SetPeriod>
    	UTIL_TIMER_Start(&TimerSend);
 80075de:	0020      	movs	r0, r4
 80075e0:	f002 f9ae 	bl	8009940 <UTIL_TIMER_Start>
        return 1;
 80075e4:	2501      	movs	r5, #1
 80075e6:	e005      	b.n	80075f4 <AppLora_Send+0x90>
        CheckACKRequest = Protocol_Packet_Header(&sFrameMess, RespondType, _DATA_NONE);
 80075e8:	002a      	movs	r2, r5
 80075ea:	0038      	movs	r0, r7
 80075ec:	f001 fad4 	bl	8008b98 <Protocol_Packet_Header>
    if ( (Length != 0) || (CheckACKRequest == TRUE) )
 80075f0:	2801      	cmp	r0, #1
 80075f2:	d0c3      	beq.n	800757c <AppLora_Send+0x18>
}
 80075f4:	0028      	movs	r0, r5
 80075f6:	b005      	add	sp, #20
 80075f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if (sMessTx.Length_u16 >= sizeof(aLORA_TX) )
 80075fa:	2bf6      	cmp	r3, #246	; 0xf6
 80075fc:	d003      	beq.n	8007606 <AppLora_Send+0xa2>
            *(sMessTx.Data_a8 + sMessTx.Length_u16++) = *(pData + i);
 80075fe:	5cf2      	ldrb	r2, [r6, r3]
 8007600:	54c2      	strb	r2, [r0, r3]
        for (i = 0; i < Length; i++)
 8007602:	3301      	adds	r3, #1
 8007604:	e7d4      	b.n	80075b0 <AppLora_Send+0x4c>
 8007606:	22ff      	movs	r2, #255	; 0xff
 8007608:	e7d8      	b.n	80075bc <AppLora_Send+0x58>
 800760a:	46c0      	nop			; (mov r8, r8)
 800760c:	200007a5 	.word	0x200007a5
 8007610:	200007ae 	.word	0x200007ae
 8007614:	200001bc 	.word	0x200001bc
 8007618:	20000554 	.word	0x20000554

0800761c <AppLora_Task>:
{
 800761c:	b570      	push	{r4, r5, r6, lr}
	for (i = 0; i < _EVENT_LORA_END; i++)
 800761e:	2500      	movs	r5, #0
 8007620:	4c0f      	ldr	r4, [pc, #60]	; (8007660 <AppLora_Task+0x44>)
 8007622:	3424      	adds	r4, #36	; 0x24
		if (sEventAppLora[i].e_status == 1)
 8007624:	7863      	ldrb	r3, [r4, #1]
 8007626:	2b01      	cmp	r3, #1
 8007628:	d10a      	bne.n	8007640 <AppLora_Task+0x24>
			if ((sEventAppLora[i].e_systick == 0) ||
 800762a:	6863      	ldr	r3, [r4, #4]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d10e      	bne.n	800764e <AppLora_Task+0x32>
                sEventAppLora[i].e_status = 0;
 8007630:	2300      	movs	r3, #0
 8007632:	7063      	strb	r3, [r4, #1]
				sEventAppLora[i].e_systick = HAL_GetTick();
 8007634:	f7fb fa68 	bl	8002b08 <HAL_GetTick>
				sEventAppLora[i].e_function_handler(i);
 8007638:	68e3      	ldr	r3, [r4, #12]
				sEventAppLora[i].e_systick = HAL_GetTick();
 800763a:	6060      	str	r0, [r4, #4]
				sEventAppLora[i].e_function_handler(i);
 800763c:	0028      	movs	r0, r5
 800763e:	4798      	blx	r3
	for (i = 0; i < _EVENT_LORA_END; i++)
 8007640:	3501      	adds	r5, #1
 8007642:	b2ed      	uxtb	r5, r5
 8007644:	3410      	adds	r4, #16
 8007646:	2d03      	cmp	r5, #3
 8007648:	d1ec      	bne.n	8007624 <AppLora_Task+0x8>
}
 800764a:	2000      	movs	r0, #0
 800764c:	bd70      	pop	{r4, r5, r6, pc}
					((HAL_GetTick() - sEventAppLora[i].e_systick)  >=  sEventAppLora[i].e_period))
 800764e:	f7fb fa5b 	bl	8002b08 <HAL_GetTick>
 8007652:	6863      	ldr	r3, [r4, #4]
 8007654:	1ac0      	subs	r0, r0, r3
			if ((sEventAppLora[i].e_systick == 0) ||
 8007656:	68a3      	ldr	r3, [r4, #8]
 8007658:	4298      	cmp	r0, r3
 800765a:	d2e9      	bcs.n	8007630 <AppLora_Task+0x14>
 800765c:	e7f0      	b.n	8007640 <AppLora_Task+0x24>
 800765e:	46c0      	nop			; (mov r8, r8)
 8007660:	200000a4 	.word	0x200000a4

08007664 <AppLora_Deinit_IO_Radio>:
{
 8007664:	b510      	push	{r4, lr}
    Sx_Board_IoDeInit();
 8007666:	f7fb f8e1 	bl	800282c <CMWX1ZZABZ0XX_RADIO_IoDeInit>
}
 800766a:	bd10      	pop	{r4, pc}

0800766c <AppLora_Init_IO_Radio>:
{
 800766c:	b510      	push	{r4, lr}
    Sx_Board_IoInit();
 800766e:	f7fb f803 	bl	8002678 <CMWX1ZZABZ0XX_RADIO_IoInit>
}
 8007672:	bd10      	pop	{r4, pc}

08007674 <LED_ON>:

void LED_ON (eLed_TypeDef Led)
{
	HAL_GPIO_WritePin(aLED_PORT[Led], aLED_PIN[Led], GPIO_PIN_RESET);
 8007674:	4b05      	ldr	r3, [pc, #20]	; (800768c <LED_ON+0x18>)
 8007676:	0042      	lsls	r2, r0, #1
{
 8007678:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(aLED_PORT[Led], aLED_PIN[Led], GPIO_PIN_RESET);
 800767a:	5ad1      	ldrh	r1, [r2, r3]
 800767c:	4b04      	ldr	r3, [pc, #16]	; (8007690 <LED_ON+0x1c>)
 800767e:	0080      	lsls	r0, r0, #2
 8007680:	181b      	adds	r3, r3, r0
 8007682:	2200      	movs	r2, #0
 8007684:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007686:	f7fc f91d 	bl	80038c4 <HAL_GPIO_WritePin>
}
 800768a:	bd10      	pop	{r4, pc}
 800768c:	0800acdc 	.word	0x0800acdc
 8007690:	200000a4 	.word	0x200000a4

08007694 <LED_OFF>:

void LED_OFF (eLed_TypeDef Led)
{
    HAL_GPIO_WritePin(aLED_PORT[Led], aLED_PIN[Led], GPIO_PIN_SET);
 8007694:	4b05      	ldr	r3, [pc, #20]	; (80076ac <LED_OFF+0x18>)
 8007696:	0042      	lsls	r2, r0, #1
{
 8007698:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(aLED_PORT[Led], aLED_PIN[Led], GPIO_PIN_SET);
 800769a:	5ad1      	ldrh	r1, [r2, r3]
 800769c:	4b04      	ldr	r3, [pc, #16]	; (80076b0 <LED_OFF+0x1c>)
 800769e:	0080      	lsls	r0, r0, #2
 80076a0:	181b      	adds	r3, r3, r0
 80076a2:	2201      	movs	r2, #1
 80076a4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80076a6:	f7fc f90d 	bl	80038c4 <HAL_GPIO_WritePin>
}
 80076aa:	bd10      	pop	{r4, pc}
 80076ac:	0800acdc 	.word	0x0800acdc
 80076b0:	200000a4 	.word	0x200000a4

080076b4 <LED_TOGGLE>:

void LED_TOGGLE (eLed_TypeDef Led)
{
    HAL_GPIO_TogglePin(aLED_PORT[Led], aLED_PIN[Led]);
 80076b4:	4b05      	ldr	r3, [pc, #20]	; (80076cc <LED_TOGGLE+0x18>)
 80076b6:	0042      	lsls	r2, r0, #1
{
 80076b8:	b510      	push	{r4, lr}
    HAL_GPIO_TogglePin(aLED_PORT[Led], aLED_PIN[Led]);
 80076ba:	5ad1      	ldrh	r1, [r2, r3]
 80076bc:	4b04      	ldr	r3, [pc, #16]	; (80076d0 <LED_TOGGLE+0x1c>)
 80076be:	0080      	lsls	r0, r0, #2
 80076c0:	181b      	adds	r3, r3, r0
 80076c2:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80076c4:	f7fc f904 	bl	80038d0 <HAL_GPIO_TogglePin>
}
 80076c8:	bd10      	pop	{r4, pc}
 80076ca:	46c0      	nop			; (mov r8, r8)
 80076cc:	0800acdc 	.word	0x0800acdc
 80076d0:	200000a4 	.word	0x200000a4

080076d4 <SysApp_Init>:
    sData   sFirmVersion = {(uint8_t *) "SVWM_LORA_NO_V1_1_0", 19};
#endif

/* Exported functions --------------------------------------------------------*/
void SysApp_Init (void)
{
 80076d4:	b510      	push	{r4, lr}
	MX_GPIO_Init();
 80076d6:	f001 fb0d 	bl	8008cf4 <MX_GPIO_Init>

	#ifdef DEVICE_TYPE_STATION
		MX_USART1_UART_Init();
		MX_USART2_UART_Init();
	#else
		MX_USART1_UART_Init();
 80076da:	f001 fbcd 	bl	8008e78 <MX_USART1_UART_Init>
		MX_ADC_Init();
 80076de:	f001 fa85 	bl	8008bec <MX_ADC_Init>
		MX_I2C1_Init();
 80076e2:	f001 fb5f 	bl	8008da4 <MX_I2C1_Init>
	#endif

	#ifdef USING_APP_LORA
		AppLora_Init ();
 80076e6:	f7ff fecb 	bl	8007480 <AppLora_Init>
	#endif

	Get_RTC();
 80076ea:	f001 fff5 	bl	80096d8 <Get_RTC>
	UTIL_LPM_Init();
 80076ee:	f001 fd7f 	bl	80091f0 <UTIL_LPM_Init>

	Init_Uart_Module();
 80076f2:	f000 fd71 	bl	80081d8 <Init_Uart_Module>
	Init_Memory_Infor();
 80076f6:	f000 ff43 	bl	8008580 <Init_Memory_Infor>
	AppCom_Init();
 80076fa:	f7ff fd79 	bl	80071f0 <AppCom_Init>

	#ifdef USING_APP_PACKET
		AppPacket_Init();
 80076fe:	f000 f87b 	bl	80077f8 <AppPacket_Init>
	#endif
}
 8007702:	bd10      	pop	{r4, pc}

08007704 <SysApp_Start>:

void SysApp_Start(void)
{
 8007704:	b513      	push	{r0, r1, r4, lr}
	LOG(LOG_DEBUG, "Main task start");
 8007706:	2001      	movs	r0, #1
 8007708:	490c      	ldr	r1, [pc, #48]	; (800773c <SysApp_Start+0x38>)
 800770a:	f002 fa01 	bl	8009b10 <LOG>
	UTIL_TIMER_Create(&TimerLoraTx,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, _Cb_Active_Lora_Tx_Event, NULL);
 800770e:	2200      	movs	r2, #0
 8007710:	2101      	movs	r1, #1
 8007712:	4c0b      	ldr	r4, [pc, #44]	; (8007740 <SysApp_Start+0x3c>)
 8007714:	9200      	str	r2, [sp, #0]
 8007716:	0020      	movs	r0, r4
 8007718:	4b0a      	ldr	r3, [pc, #40]	; (8007744 <SysApp_Start+0x40>)
 800771a:	4249      	negs	r1, r1
 800771c:	f002 f860 	bl	80097e0 <UTIL_TIMER_Create>
	UTIL_TIMER_SetPeriod (&TimerLoraTx, sFreqInfor.FreqWakeup_u32 * 1000);
 8007720:	21fa      	movs	r1, #250	; 0xfa
 8007722:	4b09      	ldr	r3, [pc, #36]	; (8007748 <SysApp_Start+0x44>)
 8007724:	0089      	lsls	r1, r1, #2
 8007726:	885b      	ldrh	r3, [r3, #2]
 8007728:	0020      	movs	r0, r4
 800772a:	4359      	muls	r1, r3
 800772c:	f002 f940 	bl	80099b0 <UTIL_TIMER_SetPeriod>
	#ifdef DEVICE_TYPE_STATION
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
	#else
		USER_Payload_Node_Join(sModem.TimeDelayTx_u32 * DEFAULT_TIME_SINGLE_DELAY);
 8007730:	4b06      	ldr	r3, [pc, #24]	; (800774c <SysApp_Start+0x48>)
 8007732:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8007734:	00c0      	lsls	r0, r0, #3
 8007736:	f001 f889 	bl	800884c <USER_Payload_Node_Join>
//		UTIL_TIMER_Start (&TimerLoraTx);
	#endif
}
 800773a:	bd13      	pop	{r0, r1, r4, pc}
 800773c:	0800aebb 	.word	0x0800aebb
 8007740:	20000538 	.word	0x20000538
 8007744:	08007221 	.word	0x08007221
 8007748:	20000214 	.word	0x20000214
 800774c:	200001bc 	.word	0x200001bc

08007750 <Main_Task>:

void Main_Task (void)
{
 8007750:	b510      	push	{r4, lr}
    uint8_t TaskStatus_u8 = 0;

    SysApp_Init();
 8007752:	f7ff ffbf 	bl	80076d4 <SysApp_Init>
    SysApp_Start();
 8007756:	f7ff ffd5 	bl	8007704 <SysApp_Start>
	#ifdef DEVICE_TYPE_STATION
		fevent_enable(sEventAppCom, _EVENT_IDLE_HANDLER);
		LED_OFF(__LED_MODE);
	#else
		LED_OFF(__LED_MODE);
 800775a:	2000      	movs	r0, #0
 800775c:	f7ff ff9a 	bl	8007694 <LED_OFF>
		LED_OFF(__LED_MEASURE);
 8007760:	2001      	movs	r0, #1
 8007762:	f7ff ff97 	bl	8007694 <LED_OFF>
		fevent_enable(sEventAppCom, _EVENT_IDLE_HANDLER);
 8007766:	2106      	movs	r1, #6
 8007768:	480b      	ldr	r0, [pc, #44]	; (8007798 <Main_Task+0x48>)
 800776a:	f001 fc52 	bl	8009012 <fevent_enable>

	for (;;)
	{
		TaskStatus_u8 = 0;

		TaskStatus_u8 |= AppCom_Task();
 800776e:	f7ff fcfd 	bl	800716c <AppCom_Task>
 8007772:	0004      	movs	r4, r0

		#ifdef USING_APP_LORA
			TaskStatus_u8 |= AppLora_Task();
 8007774:	f7ff ff52 	bl	800761c <AppLora_Task>
 8007778:	4304      	orrs	r4, r0
		#endif

		#ifdef USING_APP_PACKET
			TaskStatus_u8 |= AppPacket_Task();
 800777a:	f000 f83f 	bl	80077fc <AppPacket_Task>
		#endif

		#ifdef DEVICE_TYPE_STATION
		#else

			if ((TaskStatus_u8 == 0) && (sModem.Mode_Node == 0))
 800777e:	4b07      	ldr	r3, [pc, #28]	; (800779c <Main_Task+0x4c>)
			TaskStatus_u8 |= AppLora_Task();
 8007780:	b2e4      	uxtb	r4, r4
			if ((TaskStatus_u8 == 0) && (sModem.Mode_Node == 0))
 8007782:	7e5b      	ldrb	r3, [r3, #25]
 8007784:	431c      	orrs	r4, r3
 8007786:	4320      	orrs	r0, r4
 8007788:	b2c0      	uxtb	r0, r0
 800778a:	2800      	cmp	r0, #0
 800778c:	d1ef      	bne.n	800776e <Main_Task+0x1e>
			{
//				LOG(LOG_DEBUG, "Low power mode");
				UTIL_LPM_SetStopMode((UTIL_LPM_State_t) LPM_FALSE);
 800778e:	f001 fd01 	bl	8009194 <UTIL_LPM_SetStopMode>
				UTIL_LPM_EnterLowPower();
 8007792:	f001 fd05 	bl	80091a0 <UTIL_LPM_EnterLowPower>
 8007796:	e7ea      	b.n	800776e <Main_Task+0x1e>
 8007798:	20000024 	.word	0x20000024
 800779c:	200001bc 	.word	0x200001bc

080077a0 <_Cb_Packet_Single>:
}

static uint8_t _Cb_Packet_Single (uint8_t event)
{
    return 1;
}
 80077a0:	2001      	movs	r0, #1
 80077a2:	4770      	bx	lr

080077a4 <_Cb_Packet_Entry>:
{
 80077a4:	b510      	push	{r4, lr}
		switch (sModem.Mode_Node)
 80077a6:	4b0d      	ldr	r3, [pc, #52]	; (80077dc <_Cb_Packet_Entry+0x38>)
 80077a8:	7e59      	ldrb	r1, [r3, #25]
 80077aa:	2900      	cmp	r1, #0
 80077ac:	d003      	beq.n	80077b6 <_Cb_Packet_Entry+0x12>
 80077ae:	2902      	cmp	r1, #2
 80077b0:	d00b      	beq.n	80077ca <_Cb_Packet_Entry+0x26>
}
 80077b2:	2001      	movs	r0, #1
 80077b4:	bd10      	pop	{r4, pc}
				APP_LOG(TS_OFF, VLEVEL_L, "user_packet.c: Entry measure single\n\r");
 80077b6:	000a      	movs	r2, r1
 80077b8:	2001      	movs	r0, #1
 80077ba:	4b09      	ldr	r3, [pc, #36]	; (80077e0 <_Cb_Packet_Entry+0x3c>)
 80077bc:	f002 fa96 	bl	8009cec <UTIL_ADV_TRACE_COND_FSend>
				fevent_active(sEventAppCom, _EVENT_MEAS_SINGLE);
 80077c0:	2103      	movs	r1, #3
 80077c2:	4808      	ldr	r0, [pc, #32]	; (80077e4 <_Cb_Packet_Entry+0x40>)
				fevent_active(sEventAppCom, _EVENT_MEAS_MULTI);
 80077c4:	f001 fc1e 	bl	8009004 <fevent_active>
				break;
 80077c8:	e7f3      	b.n	80077b2 <_Cb_Packet_Entry+0xe>
				APP_LOG(TS_OFF, VLEVEL_L, "user_packet.c: Entry measure multiple\n\r");
 80077ca:	2200      	movs	r2, #0
 80077cc:	2001      	movs	r0, #1
 80077ce:	0011      	movs	r1, r2
 80077d0:	4b05      	ldr	r3, [pc, #20]	; (80077e8 <_Cb_Packet_Entry+0x44>)
 80077d2:	f002 fa8b 	bl	8009cec <UTIL_ADV_TRACE_COND_FSend>
				fevent_active(sEventAppCom, _EVENT_MEAS_MULTI);
 80077d6:	2104      	movs	r1, #4
 80077d8:	4802      	ldr	r0, [pc, #8]	; (80077e4 <_Cb_Packet_Entry+0x40>)
 80077da:	e7f3      	b.n	80077c4 <_Cb_Packet_Entry+0x20>
 80077dc:	200001bc 	.word	0x200001bc
 80077e0:	0800aedf 	.word	0x0800aedf
 80077e4:	20000024 	.word	0x20000024
 80077e8:	0800af05 	.word	0x0800af05

080077ec <_Cb_Packet_Mode>:
 80077ec:	2001      	movs	r0, #1
 80077ee:	4770      	bx	lr

080077f0 <_Cb_Packet_RTC_Mode>:
 80077f0:	2001      	movs	r0, #1
 80077f2:	4770      	bx	lr

080077f4 <_Cb_Packet_Multi>:
 80077f4:	2001      	movs	r0, #1
 80077f6:	4770      	bx	lr

080077f8 <AppPacket_Init>:
}
 80077f8:	4770      	bx	lr
	...

080077fc <AppPacket_Task>:
	uint8_t Result = 0;
 80077fc:	2000      	movs	r0, #0
{
 80077fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (i = 0; i < _EVENT_END_PACKET; i++)
 8007800:	0005      	movs	r5, r0
            Result = 1;
 8007802:	2701      	movs	r7, #1
 8007804:	4c0f      	ldr	r4, [pc, #60]	; (8007844 <AppPacket_Task+0x48>)
		if (sEventAppPacket[i].e_status == 1)
 8007806:	7866      	ldrb	r6, [r4, #1]
 8007808:	2e01      	cmp	r6, #1
 800780a:	d10b      	bne.n	8007824 <AppPacket_Task+0x28>
			if ((sEventAppPacket[i].e_systick == 0) ||
 800780c:	6863      	ldr	r3, [r4, #4]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d10e      	bne.n	8007830 <AppPacket_Task+0x34>
                sEventAppPacket[i].e_status = 0;  //Disable event
 8007812:	2300      	movs	r3, #0
 8007814:	7063      	strb	r3, [r4, #1]
				sEventAppPacket[i].e_systick = HAL_GetTick();
 8007816:	f7fb f977 	bl	8002b08 <HAL_GetTick>
				sEventAppPacket[i].e_function_handler(i);
 800781a:	68e3      	ldr	r3, [r4, #12]
				sEventAppPacket[i].e_systick = HAL_GetTick();
 800781c:	6060      	str	r0, [r4, #4]
				sEventAppPacket[i].e_function_handler(i);
 800781e:	0028      	movs	r0, r5
 8007820:	4798      	blx	r3
            Result = 1;
 8007822:	0030      	movs	r0, r6
	for (i = 0; i < _EVENT_END_PACKET; i++)
 8007824:	3501      	adds	r5, #1
 8007826:	b2ed      	uxtb	r5, r5
 8007828:	3410      	adds	r4, #16
 800782a:	2d05      	cmp	r5, #5
 800782c:	d1eb      	bne.n	8007806 <AppPacket_Task+0xa>
}
 800782e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					((HAL_GetTick() - sEventAppPacket[i].e_systick)  >=  sEventAppPacket[i].e_period))
 8007830:	f7fb f96a 	bl	8002b08 <HAL_GetTick>
 8007834:	6863      	ldr	r3, [r4, #4]
 8007836:	1ac0      	subs	r0, r0, r3
			if ((sEventAppPacket[i].e_systick == 0) ||
 8007838:	68a3      	ldr	r3, [r4, #8]
 800783a:	4298      	cmp	r0, r3
 800783c:	d2e9      	bcs.n	8007812 <AppPacket_Task+0x16>
            Result = 1;
 800783e:	0038      	movs	r0, r7
 8007840:	e7f0      	b.n	8007824 <AppPacket_Task+0x28>
 8007842:	46c0      	nop			; (mov r8, r8)
 8007844:	20000110 	.word	0x20000110

08007848 <STM32_MX_ADC1_Init>:
/* Private variables ---------------------------------------------------------*/
uint8_t AdcInitialized = 0;

/*===================== Funcion ===================== */
void STM32_MX_ADC1_Init(void)
{
 8007848:	b513      	push	{r0, r1, r4, lr}
    ADC_ChannelConfTypeDef sConfig = {0};
 800784a:	2208      	movs	r2, #8
 800784c:	2100      	movs	r1, #0
 800784e:	4668      	mov	r0, sp
 8007850:	f002 fcc2 	bl	800a1d8 <memset>
    hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
    hadc1.Init.LowPowerAutoWait = DISABLE;
    hadc1.Init.ContinuousConvMode = DISABLE;
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
    hadc1.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8007854:	2307      	movs	r3, #7
    hadc1.Init.LowPowerFrequencyMode = ENABLE;
 8007856:	2201      	movs	r2, #1
    hadc1.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8007858:	4c1b      	ldr	r4, [pc, #108]	; (80078c8 <STM32_MX_ADC1_Init+0x80>)
 800785a:	63a3      	str	r3, [r4, #56]	; 0x38
    hadc1.Instance = ADC1;
 800785c:	4b1b      	ldr	r3, [pc, #108]	; (80078cc <STM32_MX_ADC1_Init+0x84>)
    hadc1.Init.LowPowerFrequencyMode = ENABLE;
 800785e:	6362      	str	r2, [r4, #52]	; 0x34
    hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8007860:	6122      	str	r2, [r4, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007862:	3203      	adds	r2, #3
    hadc1.Instance = ADC1;
 8007864:	6023      	str	r3, [r4, #0]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007866:	6162      	str	r2, [r4, #20]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8007868:	2380      	movs	r3, #128	; 0x80
    hadc1.Init.LowPowerAutoPowerOff = DISABLE;
    hadc1.Init.DiscontinuousConvMode = DISABLE;
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800786a:	22c2      	movs	r2, #194	; 0xc2
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800786c:	061b      	lsls	r3, r3, #24
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800786e:	32ff      	adds	r2, #255	; 0xff
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8007870:	6063      	str	r3, [r4, #4]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007872:	6262      	str	r2, [r4, #36]	; 0x24
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8007874:	2300      	movs	r3, #0
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8007876:	0022      	movs	r2, r4
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
    hadc1.Init.OversamplingMode = DISABLE;
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007878:	0020      	movs	r0, r4
    hadc1.Init.DMAContinuousRequests = DISABLE;
 800787a:	322c      	adds	r2, #44	; 0x2c
    hadc1.Init.ContinuousConvMode = DISABLE;
 800787c:	8423      	strh	r3, [r4, #32]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800787e:	60a3      	str	r3, [r4, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007880:	60e3      	str	r3, [r4, #12]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8007882:	61a3      	str	r3, [r4, #24]
    hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8007884:	61e3      	str	r3, [r4, #28]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007886:	62a3      	str	r3, [r4, #40]	; 0x28
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8007888:	7013      	strb	r3, [r2, #0]
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800788a:	6323      	str	r3, [r4, #48]	; 0x30
    hadc1.Init.OversamplingMode = DISABLE;
 800788c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800788e:	f7fb fa3f 	bl	8002d10 <HAL_ADC_Init>
 8007892:	2800      	cmp	r0, #0
 8007894:	d001      	beq.n	800789a <STM32_MX_ADC1_Init+0x52>
    {
        Error_Handler();
 8007896:	f7fa fbc5 	bl	8002024 <Error_Handler>
    }

    if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 800789a:	2100      	movs	r1, #0
 800789c:	0020      	movs	r0, r4
 800789e:	f7fb fc65 	bl	800316c <HAL_ADCEx_Calibration_Start>
 80078a2:	2800      	cmp	r0, #0
 80078a4:	d001      	beq.n	80078aa <STM32_MX_ADC1_Init+0x62>
    {
        Error_Handler();
 80078a6:	f7fa fbbd 	bl	8002024 <Error_Handler>
    }
    sConfig.Channel = ADC_CHANNEL_VREFINT;
 80078aa:	4b09      	ldr	r3, [pc, #36]	; (80078d0 <STM32_MX_ADC1_Init+0x88>)
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80078ac:	4669      	mov	r1, sp
    sConfig.Channel = ADC_CHANNEL_VREFINT;
 80078ae:	9300      	str	r3, [sp, #0]
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80078b0:	2380      	movs	r3, #128	; 0x80
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80078b2:	0020      	movs	r0, r4
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80078b4:	015b      	lsls	r3, r3, #5
 80078b6:	9301      	str	r3, [sp, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80078b8:	f7fb fc04 	bl	80030c4 <HAL_ADC_ConfigChannel>
 80078bc:	2800      	cmp	r0, #0
 80078be:	d001      	beq.n	80078c4 <STM32_MX_ADC1_Init+0x7c>
    {
        Error_Handler();
 80078c0:	f7fa fbb0 	bl	8002024 <Error_Handler>
    }
}
 80078c4:	bd13      	pop	{r0, r1, r4, pc}
 80078c6:	46c0      	nop			; (mov r8, r8)
 80078c8:	20001210 	.word	0x20001210
 80078cc:	40012400 	.word	0x40012400
 80078d0:	44020000 	.word	0x44020000

080078d4 <HW_AdcReadChannel>:

uint16_t HW_AdcReadChannel (uint32_t Channel)
{
 80078d4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80078d6:	0005      	movs	r5, r0
    ADC_ChannelConfTypeDef  sConfig;
    uint16_t adcData = 0;

	STM32_MX_ADC1_Init();
 80078d8:	f7ff ffb6 	bl	8007848 <STM32_MX_ADC1_Init>

	 /* wait the the Vrefint used by adc is set */
	while (__HAL_PWR_GET_FLAG(PWR_FLAG_VREFINTRDY) == RESET) {};
 80078dc:	2308      	movs	r3, #8
 80078de:	491d      	ldr	r1, [pc, #116]	; (8007954 <HW_AdcReadChannel+0x80>)
 80078e0:	684a      	ldr	r2, [r1, #4]
 80078e2:	421a      	tst	r2, r3
 80078e4:	d0fc      	beq.n	80078e0 <HW_AdcReadChannel+0xc>

	__HAL_RCC_ADC1_CLK_ENABLE() ;
 80078e6:	2380      	movs	r3, #128	; 0x80
 80078e8:	4e1b      	ldr	r6, [pc, #108]	; (8007958 <HW_AdcReadChannel+0x84>)

	/*calibrate ADC if any calibraiton hardware*/
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80078ea:	4c1c      	ldr	r4, [pc, #112]	; (800795c <HW_AdcReadChannel+0x88>)
	__HAL_RCC_ADC1_CLK_ENABLE() ;
 80078ec:	6b72      	ldr	r2, [r6, #52]	; 0x34
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4313      	orrs	r3, r2
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80078f2:	2100      	movs	r1, #0
	__HAL_RCC_ADC1_CLK_ENABLE() ;
 80078f4:	6373      	str	r3, [r6, #52]	; 0x34
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80078f6:	0020      	movs	r0, r4
 80078f8:	f7fb fc38 	bl	800316c <HAL_ADCEx_Calibration_Start>

	/* Deselects all channels*/
	sConfig.Channel = ADC_CHANNEL_MASK;
 80078fc:	4b18      	ldr	r3, [pc, #96]	; (8007960 <HW_AdcReadChannel+0x8c>)
	sConfig.Rank = ADC_RANK_NONE;
	HAL_ADC_ConfigChannel( &hadc1, &sConfig);
 80078fe:	4669      	mov	r1, sp
	sConfig.Channel = ADC_CHANNEL_MASK;
 8007900:	9300      	str	r3, [sp, #0]
	sConfig.Rank = ADC_RANK_NONE;
 8007902:	4b18      	ldr	r3, [pc, #96]	; (8007964 <HW_AdcReadChannel+0x90>)
	HAL_ADC_ConfigChannel( &hadc1, &sConfig);
 8007904:	0020      	movs	r0, r4
	sConfig.Rank = ADC_RANK_NONE;
 8007906:	9301      	str	r3, [sp, #4]
	HAL_ADC_ConfigChannel( &hadc1, &sConfig);
 8007908:	f7fb fbdc 	bl	80030c4 <HAL_ADC_ConfigChannel>

	/* configure adc channel */
	sConfig.Channel = Channel;
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800790c:	2380      	movs	r3, #128	; 0x80
	HAL_ADC_ConfigChannel( &hadc1, &sConfig);
 800790e:	4669      	mov	r1, sp
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8007910:	015b      	lsls	r3, r3, #5
	HAL_ADC_ConfigChannel( &hadc1, &sConfig);
 8007912:	0020      	movs	r0, r4
	sConfig.Channel = Channel;
 8007914:	9500      	str	r5, [sp, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8007916:	9301      	str	r3, [sp, #4]
	HAL_ADC_ConfigChannel( &hadc1, &sConfig);
 8007918:	f7fb fbd4 	bl	80030c4 <HAL_ADC_ConfigChannel>

	/* Start the conversion process */
	if (HAL_ADC_Start(&hadc) != HAL_OK)
 800791c:	0020      	movs	r0, r4
 800791e:	f7fb fb23 	bl	8002f68 <HAL_ADC_Start>
 8007922:	2800      	cmp	r0, #0
 8007924:	d001      	beq.n	800792a <HW_AdcReadChannel+0x56>
	{
		/* Start Error */
		Error_Handler();
 8007926:	f7fa fb7d 	bl	8002024 <Error_Handler>
	}
	/* Wait for the end of conversion */
	HAL_ADC_PollForConversion( &hadc1, HAL_MAX_DELAY );
 800792a:	2101      	movs	r1, #1
 800792c:	0020      	movs	r0, r4
 800792e:	4249      	negs	r1, r1
 8007930:	f7fb fb64 	bl	8002ffc <HAL_ADC_PollForConversion>

	HAL_ADC_Stop(&hadc1) ;   /* it calls also ADC_Disable() */
 8007934:	0020      	movs	r0, r4
 8007936:	f7fb fb43 	bl	8002fc0 <HAL_ADC_Stop>
	/* Get the converted value of regular channel */
	adcData = HAL_ADC_GetValue ( &hadc1);
 800793a:	0020      	movs	r0, r4
 800793c:	f7fb fbbe 	bl	80030bc <HAL_ADC_GetValue>
 8007940:	0005      	movs	r5, r0
	 HAL_ADC_DeInit(&hadc1);
 8007942:	0020      	movs	r0, r4
 8007944:	f7fb fabc 	bl	8002ec0 <HAL_ADC_DeInit>
	__HAL_RCC_ADC1_CLK_DISABLE() ;
 8007948:	6b73      	ldr	r3, [r6, #52]	; 0x34
 800794a:	4a07      	ldr	r2, [pc, #28]	; (8007968 <HW_AdcReadChannel+0x94>)
    return adcData;
 800794c:	b2a8      	uxth	r0, r5
	__HAL_RCC_ADC1_CLK_DISABLE() ;
 800794e:	4013      	ands	r3, r2
 8007950:	6373      	str	r3, [r6, #52]	; 0x34
}
 8007952:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8007954:	40007000 	.word	0x40007000
 8007958:	40021000 	.word	0x40021000
 800795c:	20001210 	.word	0x20001210
 8007960:	0007ffff 	.word	0x0007ffff
 8007964:	00001001 	.word	0x00001001
 8007968:	fffffdff 	.word	0xfffffdff

0800796c <ADC_Desequence_Powerhungry_Channels>:

void ADC_Desequence_Powerhungry_Channels(void)
{
 800796c:	b537      	push	{r0, r1, r2, r4, r5, lr}
#if defined (STM32L072xx) || defined (STM32L082xx)
     ADC_ChannelConfTypeDef sConfig;

    sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
    sConfig.Rank = ADC_RANK_NONE;
    HAL_ADC_ConfigChannel (&hadc1, &sConfig);
 800796e:	4c08      	ldr	r4, [pc, #32]	; (8007990 <ADC_Desequence_Powerhungry_Channels+0x24>)
    sConfig.Rank = ADC_RANK_NONE;
 8007970:	4d08      	ldr	r5, [pc, #32]	; (8007994 <ADC_Desequence_Powerhungry_Channels+0x28>)
    sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8007972:	4b09      	ldr	r3, [pc, #36]	; (8007998 <ADC_Desequence_Powerhungry_Channels+0x2c>)
    HAL_ADC_ConfigChannel (&hadc1, &sConfig);
 8007974:	4669      	mov	r1, sp
 8007976:	0020      	movs	r0, r4
    sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8007978:	9300      	str	r3, [sp, #0]
    sConfig.Rank = ADC_RANK_NONE;
 800797a:	9501      	str	r5, [sp, #4]
    HAL_ADC_ConfigChannel (&hadc1, &sConfig);
 800797c:	f7fb fba2 	bl	80030c4 <HAL_ADC_ConfigChannel>

    sConfig.Channel = ADC_CHANNEL_VREFINT;
 8007980:	4b06      	ldr	r3, [pc, #24]	; (800799c <ADC_Desequence_Powerhungry_Channels+0x30>)
    sConfig.Rank = ADC_RANK_NONE;
    HAL_ADC_ConfigChannel (&hadc1, &sConfig);
 8007982:	4669      	mov	r1, sp
 8007984:	0020      	movs	r0, r4
    sConfig.Rank = ADC_RANK_NONE;
 8007986:	9501      	str	r5, [sp, #4]
    sConfig.Channel = ADC_CHANNEL_VREFINT;
 8007988:	9300      	str	r3, [sp, #0]
    HAL_ADC_ConfigChannel (&hadc1, &sConfig);
 800798a:	f7fb fb9b 	bl	80030c4 <HAL_ADC_ConfigChannel>
#endif
}
 800798e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8007990:	20001210 	.word	0x20001210
 8007994:	00001001 	.word	0x00001001
 8007998:	48040000 	.word	0x48040000
 800799c:	44020000 	.word	0x44020000

080079a0 <Get_Vol_VNA>:

uint16_t Get_Vol_VNA (void)
{
 80079a0:	b510      	push	{r4, lr}
	uint16_t Value_ADC_u16;
	uint16_t Temp_mV = 0;
    Value_ADC_u16 = HW_AdcReadChannel(ADC_CHANNEL_2);
 80079a2:	4805      	ldr	r0, [pc, #20]	; (80079b8 <Get_Vol_VNA+0x18>)
 80079a4:	f7ff ff96 	bl	80078d4 <HW_AdcReadChannel>
	Temp_mV = (VREF * Value_ADC_u16) / 4095 + DEFAULT_OFFSET_ADC_VNA / 2;
 80079a8:	4b04      	ldr	r3, [pc, #16]	; (80079bc <Get_Vol_VNA+0x1c>)
 80079aa:	4905      	ldr	r1, [pc, #20]	; (80079c0 <Get_Vol_VNA+0x20>)
 80079ac:	4358      	muls	r0, r3
 80079ae:	f7f8 fbd1 	bl	8000154 <__udivsi3>
 80079b2:	300f      	adds	r0, #15
	return Temp_mV;
 80079b4:	b280      	uxth	r0, r0
}
 80079b6:	bd10      	pop	{r4, pc}
 80079b8:	08000004 	.word	0x08000004
 80079bc:	00000bb8 	.word	0x00000bb8
 80079c0:	00000fff 	.word	0x00000fff

080079c4 <Get_Vol_VP>:

uint16_t Get_Vol_VP (void)
{
 80079c4:	b510      	push	{r4, lr}
	uint16_t Value_ADC_u16;
	uint16_t Temp_mV = 0;
    Value_ADC_u16 = HW_AdcReadChannel(ADC_CHANNEL_3);
 80079c6:	4805      	ldr	r0, [pc, #20]	; (80079dc <Get_Vol_VP+0x18>)
 80079c8:	f7ff ff84 	bl	80078d4 <HW_AdcReadChannel>
	Temp_mV = (VREF * Value_ADC_u16) / 4095 + DEFAULT_OFFSET_ADC_VP / 2;
 80079cc:	4b04      	ldr	r3, [pc, #16]	; (80079e0 <Get_Vol_VP+0x1c>)
 80079ce:	4905      	ldr	r1, [pc, #20]	; (80079e4 <Get_Vol_VP+0x20>)
 80079d0:	4358      	muls	r0, r3
 80079d2:	f7f8 fbbf 	bl	8000154 <__udivsi3>
 80079d6:	300f      	adds	r0, #15
	return Temp_mV;
 80079d8:	b280      	uxth	r0, r0
}
 80079da:	bd10      	pop	{r4, pc}
 80079dc:	0c000008 	.word	0x0c000008
 80079e0:	00000bb8 	.word	0x00000bb8
 80079e4:	00000fff 	.word	0x00000fff

080079e8 <Get_Vol_BAT>:

uint8_t Get_Vol_BAT (void)
{
 80079e8:	b570      	push	{r4, r5, r6, lr}
	uint16_t Value_ADC_u16;
	float Temp_mV = 0;
	float PercentBat;
    Value_ADC_u16 = HW_AdcReadChannel(ADC_CHANNEL_4);
 80079ea:	481d      	ldr	r0, [pc, #116]	; (8007a60 <Get_Vol_BAT+0x78>)
 80079ec:	f7ff ff72 	bl	80078d4 <HW_AdcReadChannel>
	Temp_mV = (VREF * Value_ADC_u16) / 4095.0 / 1000.0 * 2;
 80079f0:	4b1c      	ldr	r3, [pc, #112]	; (8007a64 <Get_Vol_BAT+0x7c>)
 80079f2:	4358      	muls	r0, r3
 80079f4:	f7fa f952 	bl	8001c9c <__aeabi_ui2d>
 80079f8:	2200      	movs	r2, #0
 80079fa:	4b1b      	ldr	r3, [pc, #108]	; (8007a68 <Get_Vol_BAT+0x80>)
 80079fc:	f7f9 fe60 	bl	80016c0 <__aeabi_ddiv>
 8007a00:	2200      	movs	r2, #0
 8007a02:	4b1a      	ldr	r3, [pc, #104]	; (8007a6c <Get_Vol_BAT+0x84>)
 8007a04:	f7f9 fe5c 	bl	80016c0 <__aeabi_ddiv>
 8007a08:	0002      	movs	r2, r0
 8007a0a:	000b      	movs	r3, r1
 8007a0c:	f7f9 faf8 	bl	8001000 <__aeabi_dadd>
 8007a10:	f7fa f96a 	bl	8001ce8 <__aeabi_d2f>
	PercentBat = 579*Temp_mV*Temp_mV - 1936*Temp_mV + 2089 - 55*Temp_mV*Temp_mV*Temp_mV;
 8007a14:	4916      	ldr	r1, [pc, #88]	; (8007a70 <Get_Vol_BAT+0x88>)
	Temp_mV = (VREF * Value_ADC_u16) / 4095.0 / 1000.0 * 2;
 8007a16:	1c04      	adds	r4, r0, #0
	PercentBat = 579*Temp_mV*Temp_mV - 1936*Temp_mV + 2089 - 55*Temp_mV*Temp_mV*Temp_mV;
 8007a18:	f7f8 ffe4 	bl	80009e4 <__aeabi_fmul>
 8007a1c:	1c21      	adds	r1, r4, #0
 8007a1e:	f7f8 ffe1 	bl	80009e4 <__aeabi_fmul>
 8007a22:	4914      	ldr	r1, [pc, #80]	; (8007a74 <Get_Vol_BAT+0x8c>)
 8007a24:	1c05      	adds	r5, r0, #0
 8007a26:	1c20      	adds	r0, r4, #0
 8007a28:	f7f8 ffdc 	bl	80009e4 <__aeabi_fmul>
 8007a2c:	1c01      	adds	r1, r0, #0
 8007a2e:	1c28      	adds	r0, r5, #0
 8007a30:	f7f9 f926 	bl	8000c80 <__aeabi_fsub>
 8007a34:	4910      	ldr	r1, [pc, #64]	; (8007a78 <Get_Vol_BAT+0x90>)
 8007a36:	f7f8 fe35 	bl	80006a4 <__aeabi_fadd>
 8007a3a:	4910      	ldr	r1, [pc, #64]	; (8007a7c <Get_Vol_BAT+0x94>)
 8007a3c:	1c05      	adds	r5, r0, #0
 8007a3e:	1c20      	adds	r0, r4, #0
 8007a40:	f7f8 ffd0 	bl	80009e4 <__aeabi_fmul>
 8007a44:	1c21      	adds	r1, r4, #0
 8007a46:	f7f8 ffcd 	bl	80009e4 <__aeabi_fmul>
 8007a4a:	1c21      	adds	r1, r4, #0
 8007a4c:	f7f8 ffca 	bl	80009e4 <__aeabi_fmul>
 8007a50:	1c01      	adds	r1, r0, #0
 8007a52:	1c28      	adds	r0, r5, #0
 8007a54:	f7f9 f914 	bl	8000c80 <__aeabi_fsub>
	return PercentBat;
 8007a58:	f7f8 fd40 	bl	80004dc <__aeabi_f2uiz>
 8007a5c:	b2c0      	uxtb	r0, r0
}
 8007a5e:	bd70      	pop	{r4, r5, r6, pc}
 8007a60:	10000010 	.word	0x10000010
 8007a64:	00000bb8 	.word	0x00000bb8
 8007a68:	40affe00 	.word	0x40affe00
 8007a6c:	408f4000 	.word	0x408f4000
 8007a70:	4410c000 	.word	0x4410c000
 8007a74:	44f20000 	.word	0x44f20000
 8007a78:	45029000 	.word	0x45029000
 8007a7c:	425c0000 	.word	0x425c0000

08007a80 <_fAT_SET_LED>:
}

void _fAT_SET_LED(sData *str_Receiv, uint16_t Pos)
{

}
 8007a80:	4770      	bx	lr
	...

08007a84 <_fAT_GET_DEVICE_ID>:
{
 8007a84:	b510      	push	{r4, lr}
    DCU_Response_AT(sModem.sDCU_id.Data_a8, sModem.sDCU_id.Length_u16);
 8007a86:	4b03      	ldr	r3, [pc, #12]	; (8007a94 <_fAT_GET_DEVICE_ID+0x10>)
 8007a88:	8899      	ldrh	r1, [r3, #4]
 8007a8a:	6818      	ldr	r0, [r3, #0]
 8007a8c:	f000 fbc4 	bl	8008218 <DCU_Response_AT>
}
 8007a90:	bd10      	pop	{r4, pc}
 8007a92:	46c0      	nop			; (mov r8, r8)
 8007a94:	200001bc 	.word	0x200001bc

08007a98 <_fAT_GET_NETWORK_ID>:
{
 8007a98:	b510      	push	{r4, lr}
    DCU_Response_AT(sModem.sNET_id.Data_a8, sModem.sNET_id.Length_u16);
 8007a9a:	4b03      	ldr	r3, [pc, #12]	; (8007aa8 <_fAT_GET_NETWORK_ID+0x10>)
 8007a9c:	8999      	ldrh	r1, [r3, #12]
 8007a9e:	6898      	ldr	r0, [r3, #8]
 8007aa0:	f000 fbba 	bl	8008218 <DCU_Response_AT>
}
 8007aa4:	bd10      	pop	{r4, pc}
 8007aa6:	46c0      	nop			; (mov r8, r8)
 8007aa8:	200001bc 	.word	0x200001bc

08007aac <_fAT_GET_DUTY_WAKEUP>:
{
 8007aac:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    uint8_t     aTemp[14] = {0};
 8007aae:	240a      	movs	r4, #10
 8007ab0:	0022      	movs	r2, r4
 8007ab2:	2100      	movs	r1, #0
 8007ab4:	a801      	add	r0, sp, #4
 8007ab6:	f002 fb8f 	bl	800a1d8 <memset>
    aTemp[length++] = 'F';
 8007aba:	4b18      	ldr	r3, [pc, #96]	; (8007b1c <_fAT_GET_DUTY_WAKEUP+0x70>)
    aTemp[length++] = '=';
 8007abc:	466a      	mov	r2, sp
    aTemp[length++] = 'F';
 8007abe:	9300      	str	r3, [sp, #0]
    aTemp[length++] = '=';
 8007ac0:	233d      	movs	r3, #61	; 0x3d
    aTemp[length++] = sFreqInfor.NumWakeup_u8 / 10 + 0x30;
 8007ac2:	4d17      	ldr	r5, [pc, #92]	; (8007b20 <_fAT_GET_DUTY_WAKEUP+0x74>)
    aTemp[length++] = '=';
 8007ac4:	7113      	strb	r3, [r2, #4]
    aTemp[length++] = sFreqInfor.NumWakeup_u8 / 10 + 0x30;
 8007ac6:	782e      	ldrb	r6, [r5, #0]
 8007ac8:	0021      	movs	r1, r4
 8007aca:	0030      	movs	r0, r6
 8007acc:	f7f8 fb42 	bl	8000154 <__udivsi3>
 8007ad0:	466b      	mov	r3, sp
 8007ad2:	3030      	adds	r0, #48	; 0x30
 8007ad4:	7158      	strb	r0, [r3, #5]
    aTemp[length++] = sFreqInfor.NumWakeup_u8 % 10 + 0x30;
 8007ad6:	0021      	movs	r1, r4
 8007ad8:	0030      	movs	r0, r6
 8007ada:	f7f8 fbc1 	bl	8000260 <__aeabi_uidivmod>
 8007ade:	466b      	mov	r3, sp
 8007ae0:	3130      	adds	r1, #48	; 0x30
    aTemp[length++] = 'x';
 8007ae2:	466a      	mov	r2, sp
    aTemp[length++] = sFreqInfor.NumWakeup_u8 % 10 + 0x30;
 8007ae4:	7199      	strb	r1, [r3, #6]
    aTemp[length++] = 'x';
 8007ae6:	2378      	movs	r3, #120	; 0x78
 8007ae8:	71d3      	strb	r3, [r2, #7]
    aTemp[length++] = (sFreqInfor.FreqWakeup_u32  / 10) % 10 + 0x30;
 8007aea:	886d      	ldrh	r5, [r5, #2]
 8007aec:	0021      	movs	r1, r4
 8007aee:	0028      	movs	r0, r5
 8007af0:	f7f8 fb30 	bl	8000154 <__udivsi3>
 8007af4:	0021      	movs	r1, r4
 8007af6:	b280      	uxth	r0, r0
 8007af8:	f7f8 fbb2 	bl	8000260 <__aeabi_uidivmod>
 8007afc:	466b      	mov	r3, sp
 8007afe:	3130      	adds	r1, #48	; 0x30
    aTemp[length++] = sFreqInfor.FreqWakeup_u32  % 10 + 0x30;
 8007b00:	0028      	movs	r0, r5
    aTemp[length++] = (sFreqInfor.FreqWakeup_u32  / 10) % 10 + 0x30;
 8007b02:	7219      	strb	r1, [r3, #8]
    aTemp[length++] = sFreqInfor.FreqWakeup_u32  % 10 + 0x30;
 8007b04:	0021      	movs	r1, r4
 8007b06:	f7f8 fbab 	bl	8000260 <__aeabi_uidivmod>
 8007b0a:	466b      	mov	r3, sp
 8007b0c:	3130      	adds	r1, #48	; 0x30
 8007b0e:	7259      	strb	r1, [r3, #9]
    DCU_Response_AT(&aTemp[0], length);
 8007b10:	4668      	mov	r0, sp
 8007b12:	0021      	movs	r1, r4
 8007b14:	f000 fb80 	bl	8008218 <DCU_Response_AT>
}
 8007b18:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 8007b1a:	46c0      	nop			; (mov r8, r8)
 8007b1c:	51455246 	.word	0x51455246
 8007b20:	20000214 	.word	0x20000214

08007b24 <_fAT_GET_TYPE_MODEM>:
{
 8007b24:	b510      	push	{r4, lr}
 8007b26:	b08e      	sub	sp, #56	; 0x38
    uint8_t     aTemp[50] = {0};
 8007b28:	222e      	movs	r2, #46	; 0x2e
 8007b2a:	2100      	movs	r1, #0
 8007b2c:	a802      	add	r0, sp, #8
 8007b2e:	f002 fb53 	bl	800a1d8 <memset>
    aTemp[length++] = 'T';
 8007b32:	4b27      	ldr	r3, [pc, #156]	; (8007bd0 <_fAT_GET_TYPE_MODEM+0xac>)
    uint8_t     aTemp[50] = {0};
 8007b34:	ac01      	add	r4, sp, #4
    aTemp[length++] = 'T';
 8007b36:	9301      	str	r3, [sp, #4]
    aTemp[length++] = ':';
 8007b38:	4b26      	ldr	r3, [pc, #152]	; (8007bd4 <_fAT_GET_TYPE_MODEM+0xb0>)
 8007b3a:	80a3      	strh	r3, [r4, #4]
    switch (sModem.TypeModem_u8)
 8007b3c:	4b26      	ldr	r3, [pc, #152]	; (8007bd8 <_fAT_GET_TYPE_MODEM+0xb4>)
 8007b3e:	7e1b      	ldrb	r3, [r3, #24]
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d041      	beq.n	8007bc8 <_fAT_GET_TYPE_MODEM+0xa4>
 8007b44:	2b02      	cmp	r3, #2
 8007b46:	d041      	beq.n	8007bcc <_fAT_GET_TYPE_MODEM+0xa8>
 8007b48:	2106      	movs	r1, #6
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d136      	bne.n	8007bbc <_fAT_GET_TYPE_MODEM+0x98>
    	    aTemp[length++] = 'A';
 8007b4e:	220e      	movs	r2, #14
    	    aTemp[length++] = 'N';
 8007b50:	4b22      	ldr	r3, [pc, #136]	; (8007bdc <_fAT_GET_TYPE_MODEM+0xb8>)
 8007b52:	80e3      	strh	r3, [r4, #6]
    	    aTemp[length++] = 'D';
 8007b54:	4b22      	ldr	r3, [pc, #136]	; (8007be0 <_fAT_GET_TYPE_MODEM+0xbc>)
 8007b56:	9303      	str	r3, [sp, #12]
    	    aTemp[length++] = 'N';
 8007b58:	4b22      	ldr	r3, [pc, #136]	; (8007be4 <_fAT_GET_TYPE_MODEM+0xc0>)
 8007b5a:	81a3      	strh	r3, [r4, #12]
    	    aTemp[length++] = 'N';
 8007b5c:	234e      	movs	r3, #78	; 0x4e
    	    aTemp[length++] = 'O';
 8007b5e:	214f      	movs	r1, #79	; 0x4f
    	    aTemp[length++] = 'N';
 8007b60:	54a3      	strb	r3, [r4, r2]
    	    aTemp[length++] = 'O';
 8007b62:	1c53      	adds	r3, r2, #1
 8007b64:	54e1      	strb	r1, [r4, r3]
    	    aTemp[length++] = 'D';
 8007b66:	1c93      	adds	r3, r2, #2
 8007b68:	390b      	subs	r1, #11
 8007b6a:	54e1      	strb	r1, [r4, r3]
    	    aTemp[length++] = 'E';
 8007b6c:	1cd3      	adds	r3, r2, #3
 8007b6e:	3101      	adds	r1, #1
 8007b70:	54e1      	strb	r1, [r4, r3]
    	    aTemp[length++] = ' ';
 8007b72:	1d13      	adds	r3, r2, #4
 8007b74:	3925      	subs	r1, #37	; 0x25
 8007b76:	54e1      	strb	r1, [r4, r3]
    	    aTemp[length++] = 'V';
 8007b78:	1d53      	adds	r3, r2, #5
 8007b7a:	3136      	adds	r1, #54	; 0x36
 8007b7c:	54e1      	strb	r1, [r4, r3]
    	    aTemp[length++] = 'P';
 8007b7e:	1dd3      	adds	r3, r2, #7
 8007b80:	3906      	subs	r1, #6
 8007b82:	3206      	adds	r2, #6
 8007b84:	54a1      	strb	r1, [r4, r2]
    	    aTemp[length++] = 'S';
 8007b86:	2253      	movs	r2, #83	; 0x53
    	    aTemp[length++] = 'T';
 8007b88:	2154      	movs	r1, #84	; 0x54
    	    aTemp[length++] = 'A';
 8007b8a:	2041      	movs	r0, #65	; 0x41
    	    aTemp[length++] = 'S';
 8007b8c:	54e2      	strb	r2, [r4, r3]
 8007b8e:	1c5a      	adds	r2, r3, #1
    	    aTemp[length++] = 'T';
 8007b90:	b2d2      	uxtb	r2, r2
 8007b92:	54a1      	strb	r1, [r4, r2]
 8007b94:	1c9a      	adds	r2, r3, #2
    	    aTemp[length++] = 'A';
 8007b96:	b2d2      	uxtb	r2, r2
 8007b98:	54a0      	strb	r0, [r4, r2]
 8007b9a:	1cda      	adds	r2, r3, #3
    	    aTemp[length++] = 'T';
 8007b9c:	b2d2      	uxtb	r2, r2
 8007b9e:	54a1      	strb	r1, [r4, r2]
 8007ba0:	1d1a      	adds	r2, r3, #4
    	    aTemp[length++] = 'I';
 8007ba2:	b2d2      	uxtb	r2, r2
 8007ba4:	390b      	subs	r1, #11
 8007ba6:	54a1      	strb	r1, [r4, r2]
 8007ba8:	1d5a      	adds	r2, r3, #5
    	    aTemp[length++] = 'O';
 8007baa:	b2d2      	uxtb	r2, r2
 8007bac:	3106      	adds	r1, #6
 8007bae:	54a1      	strb	r1, [r4, r2]
    	    aTemp[length++] = 'N';
 8007bb0:	224e      	movs	r2, #78	; 0x4e
 8007bb2:	1dd9      	adds	r1, r3, #7
    	    aTemp[length++] = 'O';
 8007bb4:	3306      	adds	r3, #6
    	    aTemp[length++] = 'N';
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	b2c9      	uxtb	r1, r1
 8007bba:	54e2      	strb	r2, [r4, r3]
    DCU_Response_AT(&aTemp[0], length);
 8007bbc:	0020      	movs	r0, r4
 8007bbe:	b289      	uxth	r1, r1
 8007bc0:	f000 fb2a 	bl	8008218 <DCU_Response_AT>
}
 8007bc4:	b00e      	add	sp, #56	; 0x38
 8007bc6:	bd10      	pop	{r4, pc}
    switch (sModem.TypeModem_u8)
 8007bc8:	2206      	movs	r2, #6
 8007bca:	e7c7      	b.n	8007b5c <_fAT_GET_TYPE_MODEM+0x38>
 8007bcc:	2306      	movs	r3, #6
 8007bce:	e7da      	b.n	8007b86 <_fAT_GET_TYPE_MODEM+0x62>
 8007bd0:	45505954 	.word	0x45505954
 8007bd4:	0000203a 	.word	0x0000203a
 8007bd8:	200001bc 	.word	0x200001bc
 8007bdc:	00004f4e 	.word	0x00004f4e
 8007be0:	56204544 	.word	0x56204544
 8007be4:	0000414e 	.word	0x0000414e

08007be8 <_fAT_GET_RTC>:
{
 8007be8:	b570      	push	{r4, r5, r6, lr}
 8007bea:	b08a      	sub	sp, #40	; 0x28
    uint8_t aTEMP_RTC[40] = {0};
 8007bec:	2224      	movs	r2, #36	; 0x24
 8007bee:	2100      	movs	r1, #0
 8007bf0:	a801      	add	r0, sp, #4
 8007bf2:	f002 faf1 	bl	800a1d8 <memset>
	aTEMP_RTC[length++] = 'T'; aTEMP_RTC[length++] = 'I'; aTEMP_RTC[length++] = 'M'; aTEMP_RTC[length++] = 'E';
 8007bf6:	4b3b      	ldr	r3, [pc, #236]	; (8007ce4 <_fAT_GET_RTC+0xfc>)
    aTEMP_RTC[length++] = '=';
 8007bf8:	466a      	mov	r2, sp
	aTEMP_RTC[length++] = 'T'; aTEMP_RTC[length++] = 'I'; aTEMP_RTC[length++] = 'M'; aTEMP_RTC[length++] = 'E';
 8007bfa:	9300      	str	r3, [sp, #0]
    aTEMP_RTC[length++] = '=';
 8007bfc:	233d      	movs	r3, #61	; 0x3d
	aTEMP_RTC[length++] = sRTC.hour / 10 + 0x30;    aTEMP_RTC[length++] = sRTC.hour % 10 + 0x30;    aTEMP_RTC[length++] = ':';
 8007bfe:	4c3a      	ldr	r4, [pc, #232]	; (8007ce8 <_fAT_GET_RTC+0x100>)
    aTEMP_RTC[length++] = '=';
 8007c00:	7113      	strb	r3, [r2, #4]
	aTEMP_RTC[length++] = sRTC.hour / 10 + 0x30;    aTEMP_RTC[length++] = sRTC.hour % 10 + 0x30;    aTEMP_RTC[length++] = ':';
 8007c02:	7825      	ldrb	r5, [r4, #0]
 8007c04:	210a      	movs	r1, #10
 8007c06:	0028      	movs	r0, r5
 8007c08:	f7f8 faa4 	bl	8000154 <__udivsi3>
 8007c0c:	466b      	mov	r3, sp
 8007c0e:	3030      	adds	r0, #48	; 0x30
 8007c10:	7158      	strb	r0, [r3, #5]
 8007c12:	210a      	movs	r1, #10
 8007c14:	0028      	movs	r0, r5
 8007c16:	f7f8 fb23 	bl	8000260 <__aeabi_uidivmod>
 8007c1a:	253a      	movs	r5, #58	; 0x3a
 8007c1c:	466b      	mov	r3, sp
 8007c1e:	3130      	adds	r1, #48	; 0x30
 8007c20:	7199      	strb	r1, [r3, #6]
 8007c22:	71dd      	strb	r5, [r3, #7]
	aTEMP_RTC[length++] = sRTC.min / 10 + 0x30;     aTEMP_RTC[length++] = sRTC.min % 10 + 0x30;     aTEMP_RTC[length++] = ':';
 8007c24:	7866      	ldrb	r6, [r4, #1]
 8007c26:	210a      	movs	r1, #10
 8007c28:	0030      	movs	r0, r6
 8007c2a:	f7f8 fa93 	bl	8000154 <__udivsi3>
 8007c2e:	466b      	mov	r3, sp
 8007c30:	3030      	adds	r0, #48	; 0x30
 8007c32:	7218      	strb	r0, [r3, #8]
 8007c34:	210a      	movs	r1, #10
 8007c36:	0030      	movs	r0, r6
 8007c38:	f7f8 fb12 	bl	8000260 <__aeabi_uidivmod>
 8007c3c:	466b      	mov	r3, sp
 8007c3e:	3130      	adds	r1, #48	; 0x30
 8007c40:	7259      	strb	r1, [r3, #9]
 8007c42:	729d      	strb	r5, [r3, #10]
	aTEMP_RTC[length++] = sRTC.sec / 10 + 0x30;     aTEMP_RTC[length++] = sRTC.sec % 10 + 0x30;     aTEMP_RTC[length++] = ';';
 8007c44:	78a5      	ldrb	r5, [r4, #2]
 8007c46:	210a      	movs	r1, #10
 8007c48:	0028      	movs	r0, r5
 8007c4a:	f7f8 fa83 	bl	8000154 <__udivsi3>
 8007c4e:	466b      	mov	r3, sp
 8007c50:	3030      	adds	r0, #48	; 0x30
 8007c52:	72d8      	strb	r0, [r3, #11]
 8007c54:	210a      	movs	r1, #10
 8007c56:	0028      	movs	r0, r5
 8007c58:	f7f8 fb02 	bl	8000260 <__aeabi_uidivmod>
 8007c5c:	466b      	mov	r3, sp
 8007c5e:	3130      	adds	r1, #48	; 0x30
 8007c60:	466a      	mov	r2, sp
 8007c62:	7319      	strb	r1, [r3, #12]
 8007c64:	233b      	movs	r3, #59	; 0x3b
	aTEMP_RTC[length++] = sRTC.day + 0x31;          aTEMP_RTC[length++] = '-';
 8007c66:	252d      	movs	r5, #45	; 0x2d
	aTEMP_RTC[length++] = sRTC.sec / 10 + 0x30;     aTEMP_RTC[length++] = sRTC.sec % 10 + 0x30;     aTEMP_RTC[length++] = ';';
 8007c68:	7353      	strb	r3, [r2, #13]
    aTEMP_RTC[length++] = 0x0D;
 8007c6a:	4b20      	ldr	r3, [pc, #128]	; (8007cec <_fAT_GET_RTC+0x104>)
	aTEMP_RTC[length++] = sRTC.date / 10 + 0x30;    aTEMP_RTC[length++] = sRTC.date % 10 + 0x30;      aTEMP_RTC[length++] = '-';
 8007c6c:	210a      	movs	r1, #10
    aTEMP_RTC[length++] = 0x0D;
 8007c6e:	81d3      	strh	r3, [r2, #14]
	aTEMP_RTC[length++] = 'D'; aTEMP_RTC[length++] = 'A'; aTEMP_RTC[length++] = 'T'; aTEMP_RTC[length++] = 'E';
 8007c70:	4b1f      	ldr	r3, [pc, #124]	; (8007cf0 <_fAT_GET_RTC+0x108>)
 8007c72:	9304      	str	r3, [sp, #16]
	aTEMP_RTC[length++] = sRTC.day + 0x31;          aTEMP_RTC[length++] = '-';
 8007c74:	78e3      	ldrb	r3, [r4, #3]
 8007c76:	7555      	strb	r5, [r2, #21]
 8007c78:	3331      	adds	r3, #49	; 0x31
 8007c7a:	7513      	strb	r3, [r2, #20]
	aTEMP_RTC[length++] = sRTC.date / 10 + 0x30;    aTEMP_RTC[length++] = sRTC.date % 10 + 0x30;      aTEMP_RTC[length++] = '-';
 8007c7c:	7926      	ldrb	r6, [r4, #4]
 8007c7e:	0030      	movs	r0, r6
 8007c80:	f7f8 fa68 	bl	8000154 <__udivsi3>
 8007c84:	466b      	mov	r3, sp
 8007c86:	3030      	adds	r0, #48	; 0x30
 8007c88:	7598      	strb	r0, [r3, #22]
 8007c8a:	210a      	movs	r1, #10
 8007c8c:	0030      	movs	r0, r6
 8007c8e:	f7f8 fae7 	bl	8000260 <__aeabi_uidivmod>
 8007c92:	466b      	mov	r3, sp
 8007c94:	3130      	adds	r1, #48	; 0x30
 8007c96:	75d9      	strb	r1, [r3, #23]
 8007c98:	761d      	strb	r5, [r3, #24]
	aTEMP_RTC[length++] = sRTC.month / 10 + 0x30;   aTEMP_RTC[length++] = sRTC.month % 10 + 0x30;     aTEMP_RTC[length++] = '-';
 8007c9a:	7966      	ldrb	r6, [r4, #5]
 8007c9c:	210a      	movs	r1, #10
 8007c9e:	0030      	movs	r0, r6
 8007ca0:	f7f8 fa58 	bl	8000154 <__udivsi3>
 8007ca4:	466b      	mov	r3, sp
 8007ca6:	3030      	adds	r0, #48	; 0x30
 8007ca8:	7658      	strb	r0, [r3, #25]
 8007caa:	210a      	movs	r1, #10
 8007cac:	0030      	movs	r0, r6
 8007cae:	f7f8 fad7 	bl	8000260 <__aeabi_uidivmod>
 8007cb2:	466b      	mov	r3, sp
 8007cb4:	3130      	adds	r1, #48	; 0x30
 8007cb6:	7699      	strb	r1, [r3, #26]
 8007cb8:	76dd      	strb	r5, [r3, #27]
	aTEMP_RTC[length++] = sRTC.year / 10 + 0x30;    aTEMP_RTC[length++] = sRTC.year % 10 + 0x30;
 8007cba:	79a4      	ldrb	r4, [r4, #6]
 8007cbc:	210a      	movs	r1, #10
 8007cbe:	0020      	movs	r0, r4
 8007cc0:	f7f8 fa48 	bl	8000154 <__udivsi3>
 8007cc4:	466b      	mov	r3, sp
 8007cc6:	3030      	adds	r0, #48	; 0x30
 8007cc8:	7718      	strb	r0, [r3, #28]
 8007cca:	210a      	movs	r1, #10
 8007ccc:	0020      	movs	r0, r4
 8007cce:	f7f8 fac7 	bl	8000260 <__aeabi_uidivmod>
 8007cd2:	466b      	mov	r3, sp
 8007cd4:	3130      	adds	r1, #48	; 0x30
 8007cd6:	7759      	strb	r1, [r3, #29]
	DCU_Response_AT(aTEMP_RTC, length);
 8007cd8:	4668      	mov	r0, sp
 8007cda:	211e      	movs	r1, #30
 8007cdc:	f000 fa9c 	bl	8008218 <DCU_Response_AT>
}
 8007ce0:	b00a      	add	sp, #40	; 0x28
 8007ce2:	bd70      	pop	{r4, r5, r6, pc}
 8007ce4:	454d4954 	.word	0x454d4954
 8007ce8:	200014b0 	.word	0x200014b0
 8007cec:	0000440d 	.word	0x0000440d
 8007cf0:	3d455441 	.word	0x3d455441

08007cf4 <_fAT_GET_FIRM_VER>:
		sModem.Mode_Node = TempMode;
	#endif
}

void _fAT_GET_FIRM_VER(sData *str_Receiv, uint16_t Pos)
{
 8007cf4:	b510      	push	{r4, lr}
    DCU_Response_AT(sFirmVersion.Data_a8, sFirmVersion.Length_u16);
 8007cf6:	4b03      	ldr	r3, [pc, #12]	; (8007d04 <_fAT_GET_FIRM_VER+0x10>)
 8007cf8:	8899      	ldrh	r1, [r3, #4]
 8007cfa:	6818      	ldr	r0, [r3, #0]
 8007cfc:	f000 fa8c 	bl	8008218 <DCU_Response_AT>
}
 8007d00:	bd10      	pop	{r4, pc}
 8007d02:	46c0      	nop			; (mov r8, r8)
 8007d04:	20000108 	.word	0x20000108

08007d08 <_fAT_GET_AUTHOR>:

void _fAT_GET_AUTHOR(sData *str_Receiv, uint16_t Pos)
{
 8007d08:	b510      	push	{r4, lr}
	DCU_Response_AT((uint8_t *)"Hello, we are the developers of this project.", 45);
 8007d0a:	212d      	movs	r1, #45	; 0x2d
 8007d0c:	481f      	ldr	r0, [pc, #124]	; (8007d8c <_fAT_GET_AUTHOR+0x84>)
 8007d0e:	f000 fa83 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"Hanoi University of Science and Technology.", 43);
 8007d12:	212b      	movs	r1, #43	; 0x2b
 8007d14:	481e      	ldr	r0, [pc, #120]	; (8007d90 <_fAT_GET_AUTHOR+0x88>)
 8007d16:	f000 fa7f 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"Industrial Instrumentation & IoT Laboratory.", 44);
 8007d1a:	212c      	movs	r1, #44	; 0x2c
 8007d1c:	481d      	ldr	r0, [pc, #116]	; (8007d94 <_fAT_GET_AUTHOR+0x8c>)
 8007d1e:	f000 fa7b 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"List of project participants:", 29);
 8007d22:	211d      	movs	r1, #29
 8007d24:	481c      	ldr	r0, [pc, #112]	; (8007d98 <_fAT_GET_AUTHOR+0x90>)
 8007d26:	f000 fa77 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"Project Manager: Nguyen Quang Huy", 33);
 8007d2a:	2121      	movs	r1, #33	; 0x21
 8007d2c:	481b      	ldr	r0, [pc, #108]	; (8007d9c <_fAT_GET_AUTHOR+0x94>)
 8007d2e:	f000 fa73 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"Hardware Designer: Ninh La Van Canh", 35);
 8007d32:	2123      	movs	r1, #35	; 0x23
 8007d34:	481a      	ldr	r0, [pc, #104]	; (8007da0 <_fAT_GET_AUTHOR+0x98>)
 8007d36:	f000 fa6f 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"Software Developer: Huy Hung\r\n", 28);
 8007d3a:	211c      	movs	r1, #28
 8007d3c:	4819      	ldr	r0, [pc, #100]	; (8007da4 <_fAT_GET_AUTHOR+0x9c>)
 8007d3e:	f000 fa6b 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"and me.", 7);
 8007d42:	2107      	movs	r1, #7
 8007d44:	4818      	ldr	r0, [pc, #96]	; (8007da8 <_fAT_GET_AUTHOR+0xa0>)
 8007d46:	f000 fa67 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"  ______   _____   _______  _______  _______ ", 45);
 8007d4a:	212d      	movs	r1, #45	; 0x2d
 8007d4c:	4817      	ldr	r0, [pc, #92]	; (8007dac <_fAT_GET_AUTHOR+0xa4>)
 8007d4e:	f000 fa63 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)" / _____) / ___ \\ /  _____)|__   __||__   __|", 45);
 8007d52:	212d      	movs	r1, #45	; 0x2d
 8007d54:	4816      	ldr	r0, [pc, #88]	; (8007db0 <_fAT_GET_AUTHOR+0xa8>)
 8007d56:	f000 fa5f 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"( (____  / /___\\ \\| |  ___    | |      | |   ", 42);
 8007d5a:	212a      	movs	r1, #42	; 0x2a
 8007d5c:	4815      	ldr	r0, [pc, #84]	; (8007db4 <_fAT_GET_AUTHOR+0xac>)
 8007d5e:	f000 fa5b 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)" \\____ \\ |  ___  || | |__ |   | |      | |   ", 42);
 8007d62:	212a      	movs	r1, #42	; 0x2a
 8007d64:	4814      	ldr	r0, [pc, #80]	; (8007db8 <_fAT_GET_AUTHOR+0xb0>)
 8007d66:	f000 fa57 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)" _____) )| |   | || |___/ | __| |__    | |   ", 42);
 8007d6a:	212a      	movs	r1, #42	; 0x2a
 8007d6c:	4813      	ldr	r0, [pc, #76]	; (8007dbc <_fAT_GET_AUTHOR+0xb4>)
 8007d6e:	f000 fa53 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"(______/ |_|   |_|\\_______/|_______|   |_|   ", 42);
 8007d72:	212a      	movs	r1, #42	; 0x2a
 8007d74:	4812      	ldr	r0, [pc, #72]	; (8007dc0 <_fAT_GET_AUTHOR+0xb8>)
 8007d76:	f000 fa4f 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"/******(C) COPYRIGHT by Bui Viet Duc ******/ ", 42);
 8007d7a:	212a      	movs	r1, #42	; 0x2a
 8007d7c:	4811      	ldr	r0, [pc, #68]	; (8007dc4 <_fAT_GET_AUTHOR+0xbc>)
 8007d7e:	f000 fa4b 	bl	8008218 <DCU_Response_AT>
	DCU_Response_AT((uint8_t *)"Thank you for everything. Good luck. See you again.", 51);
 8007d82:	2133      	movs	r1, #51	; 0x33
 8007d84:	4810      	ldr	r0, [pc, #64]	; (8007dc8 <_fAT_GET_AUTHOR+0xc0>)
 8007d86:	f000 fa47 	bl	8008218 <DCU_Response_AT>
}
 8007d8a:	bd10      	pop	{r4, pc}
 8007d8c:	0800af55 	.word	0x0800af55
 8007d90:	0800af83 	.word	0x0800af83
 8007d94:	0800afaf 	.word	0x0800afaf
 8007d98:	0800afdc 	.word	0x0800afdc
 8007d9c:	0800affa 	.word	0x0800affa
 8007da0:	0800b01c 	.word	0x0800b01c
 8007da4:	0800b040 	.word	0x0800b040
 8007da8:	0800b05f 	.word	0x0800b05f
 8007dac:	0800b067 	.word	0x0800b067
 8007db0:	0800b095 	.word	0x0800b095
 8007db4:	0800b0c3 	.word	0x0800b0c3
 8007db8:	0800b0f1 	.word	0x0800b0f1
 8007dbc:	0800b11f 	.word	0x0800b11f
 8007dc0:	0800b14d 	.word	0x0800b14d
 8007dc4:	0800b17b 	.word	0x0800b17b
 8007dc8:	0800b1a9 	.word	0x0800b1a9

08007dcc <_fAT_SET_DUTY_WAKEUP>:
{
 8007dcc:	b570      	push	{r4, r5, r6, lr}
    if (str_Receiv->Length_u16 < (Pos + 5))
 8007dce:	8883      	ldrh	r3, [r0, #4]
 8007dd0:	1d0c      	adds	r4, r1, #4
 8007dd2:	429c      	cmp	r4, r3
 8007dd4:	db04      	blt.n	8007de0 <_fAT_SET_DUTY_WAKEUP+0x14>
        DCU_Response_AT((uint8_t *)"FAIL", 4);
 8007dd6:	2104      	movs	r1, #4
 8007dd8:	4815      	ldr	r0, [pc, #84]	; (8007e30 <_fAT_SET_DUTY_WAKEUP+0x64>)
    	DCU_Response_AT((uint8_t *)"ERROR", 5);
 8007dda:	f000 fa1d 	bl	8008218 <DCU_Response_AT>
}
 8007dde:	bd70      	pop	{r4, r5, r6, pc}
    TempNum = TempNum * 10 + *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007de0:	220a      	movs	r2, #10
    TempNum = *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007de2:	6800      	ldr	r0, [r0, #0]
 8007de4:	1c4d      	adds	r5, r1, #1
 8007de6:	5c43      	ldrb	r3, [r0, r1]
    TempNum = TempNum * 10 + *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007de8:	b2ad      	uxth	r5, r5
    TempNum = *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007dea:	3b30      	subs	r3, #48	; 0x30
    TempNum = TempNum * 10 + *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007dec:	4353      	muls	r3, r2
 8007dee:	5d45      	ldrb	r5, [r0, r5]
    Pos++;
 8007df0:	3103      	adds	r1, #3
    TempNum = TempNum * 10 + *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007df2:	195b      	adds	r3, r3, r5
    TempFre = *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007df4:	b289      	uxth	r1, r1
    TempNum = TempNum * 10 + *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007df6:	b2db      	uxtb	r3, r3
    TempFre = TempFre * 10 + *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007df8:	b2a4      	uxth	r4, r4
    TempFre = *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007dfa:	5c45      	ldrb	r5, [r0, r1]
    TempFre = TempFre * 10 + *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007dfc:	5d01      	ldrb	r1, [r0, r4]
    if (((TempNum > 0) && (TempNum <= MAX_NUMBER_WAKE_UP)) && (TempFre <= 100))
 8007dfe:	0018      	movs	r0, r3
 8007e00:	3831      	subs	r0, #49	; 0x31
 8007e02:	2809      	cmp	r0, #9
 8007e04:	d811      	bhi.n	8007e2a <_fAT_SET_DUTY_WAKEUP+0x5e>
    TempFre = *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007e06:	3d30      	subs	r5, #48	; 0x30
    TempFre = TempFre * 10 + *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007e08:	436a      	muls	r2, r5
 8007e0a:	3930      	subs	r1, #48	; 0x30
 8007e0c:	1852      	adds	r2, r2, r1
 8007e0e:	b292      	uxth	r2, r2
    if (((TempNum > 0) && (TempNum <= MAX_NUMBER_WAKE_UP)) && (TempFre <= 100))
 8007e10:	2a64      	cmp	r2, #100	; 0x64
 8007e12:	d80a      	bhi.n	8007e2a <_fAT_SET_DUTY_WAKEUP+0x5e>
        sFreqInfor.NumWakeup_u8 = TempNum;
 8007e14:	4907      	ldr	r1, [pc, #28]	; (8007e34 <_fAT_SET_DUTY_WAKEUP+0x68>)
    TempNum = TempNum * 10 + *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007e16:	3b30      	subs	r3, #48	; 0x30
        sFreqInfor.NumWakeup_u8 = TempNum;
 8007e18:	700b      	strb	r3, [r1, #0]
        sFreqInfor.FreqWakeup_u32 = TempFre;
 8007e1a:	804a      	strh	r2, [r1, #2]
        Save_Freq_Send_Data();
 8007e1c:	f000 fb1e 	bl	800845c <Save_Freq_Send_Data>
        Reset_Chip_Immediately();
 8007e20:	f000 f9ec 	bl	80081fc <Reset_Chip_Immediately>
        DCU_Response_AT ((uint8_t *)"OK", 2);
 8007e24:	2102      	movs	r1, #2
 8007e26:	4804      	ldr	r0, [pc, #16]	; (8007e38 <_fAT_SET_DUTY_WAKEUP+0x6c>)
 8007e28:	e7d7      	b.n	8007dda <_fAT_SET_DUTY_WAKEUP+0xe>
    	DCU_Response_AT((uint8_t *)"ERROR", 5);
 8007e2a:	2105      	movs	r1, #5
 8007e2c:	4803      	ldr	r0, [pc, #12]	; (8007e3c <_fAT_SET_DUTY_WAKEUP+0x70>)
 8007e2e:	e7d4      	b.n	8007dda <_fAT_SET_DUTY_WAKEUP+0xe>
 8007e30:	0800b1dd 	.word	0x0800b1dd
 8007e34:	20000214 	.word	0x20000214
 8007e38:	0800b1e2 	.word	0x0800b1e2
 8007e3c:	0800b1e5 	.word	0x0800b1e5

08007e40 <_fAT_SET_TYPE_MODEM>:
{
 8007e40:	b510      	push	{r4, lr}
    if (str_Receiv->Length_u16 < (Pos + 1))
 8007e42:	8883      	ldrh	r3, [r0, #4]
 8007e44:	428b      	cmp	r3, r1
 8007e46:	d804      	bhi.n	8007e52 <_fAT_SET_TYPE_MODEM+0x12>
        DCU_Response_AT((uint8_t *)"FAIL", 4);
 8007e48:	2104      	movs	r1, #4
 8007e4a:	480b      	ldr	r0, [pc, #44]	; (8007e78 <_fAT_SET_TYPE_MODEM+0x38>)
			DCU_Response_AT((uint8_t *)"ERROR", 5);
 8007e4c:	f000 f9e4 	bl	8008218 <DCU_Response_AT>
}
 8007e50:	bd10      	pop	{r4, pc}
    TempNum = *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8007e52:	6803      	ldr	r3, [r0, #0]
 8007e54:	5c5b      	ldrb	r3, [r3, r1]
 8007e56:	3b30      	subs	r3, #48	; 0x30
 8007e58:	b2db      	uxtb	r3, r3
		if (TempNum == 0)
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d106      	bne.n	8007e6c <_fAT_SET_TYPE_MODEM+0x2c>
			sModem.TypeModem_u8 = _LORA_NODE_VP;
 8007e5e:	4a07      	ldr	r2, [pc, #28]	; (8007e7c <_fAT_SET_TYPE_MODEM+0x3c>)
 8007e60:	7613      	strb	r3, [r2, #24]
			Save_Device_Type();
 8007e62:	f000 fb4b 	bl	80084fc <Save_Device_Type>
			DCU_Response_AT ((uint8_t *)"OK", 2);
 8007e66:	2102      	movs	r1, #2
 8007e68:	4805      	ldr	r0, [pc, #20]	; (8007e80 <_fAT_SET_TYPE_MODEM+0x40>)
 8007e6a:	e7ef      	b.n	8007e4c <_fAT_SET_TYPE_MODEM+0xc>
		} else if (TempNum == 1)
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d0f6      	beq.n	8007e5e <_fAT_SET_TYPE_MODEM+0x1e>
			DCU_Response_AT((uint8_t *)"ERROR", 5);
 8007e70:	2105      	movs	r1, #5
 8007e72:	4804      	ldr	r0, [pc, #16]	; (8007e84 <_fAT_SET_TYPE_MODEM+0x44>)
 8007e74:	e7ea      	b.n	8007e4c <_fAT_SET_TYPE_MODEM+0xc>
 8007e76:	46c0      	nop			; (mov r8, r8)
 8007e78:	0800b1dd 	.word	0x0800b1dd
 8007e7c:	200001bc 	.word	0x200001bc
 8007e80:	0800b1e2 	.word	0x0800b1e2
 8007e84:	0800b1e5 	.word	0x0800b1e5

08007e88 <_fAT_RESET_MODEM>:
{
 8007e88:	b510      	push	{r4, lr}
	DCU_Response_AT((uint8_t *)"OK", 2);
 8007e8a:	2102      	movs	r1, #2
 8007e8c:	4808      	ldr	r0, [pc, #32]	; (8007eb0 <_fAT_RESET_MODEM+0x28>)
 8007e8e:	f000 f9c3 	bl	8008218 <DCU_Response_AT>
	sFreqInfor.NumWakeup_u8 = 1;
 8007e92:	2201      	movs	r2, #1
 8007e94:	4b07      	ldr	r3, [pc, #28]	; (8007eb4 <_fAT_RESET_MODEM+0x2c>)
 8007e96:	701a      	strb	r2, [r3, #0]
	sFreqInfor.FreqWakeup_u32 = 100;
 8007e98:	3263      	adds	r2, #99	; 0x63
 8007e9a:	805a      	strh	r2, [r3, #2]
	Save_Freq_Send_Data();
 8007e9c:	f000 fade 	bl	800845c <Save_Freq_Send_Data>
		sModem.TypeModem_u8 = _LORA_NODE_VNA;
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	4b05      	ldr	r3, [pc, #20]	; (8007eb8 <_fAT_RESET_MODEM+0x30>)
 8007ea4:	761a      	strb	r2, [r3, #24]
	Save_Device_Type();
 8007ea6:	f000 fb29 	bl	80084fc <Save_Device_Type>
    Reset_Chip_Immediately();
 8007eaa:	f000 f9a7 	bl	80081fc <Reset_Chip_Immediately>
}
 8007eae:	bd10      	pop	{r4, pc}
 8007eb0:	0800b1e2 	.word	0x0800b1e2
 8007eb4:	20000214 	.word	0x20000214
 8007eb8:	200001bc 	.word	0x200001bc

08007ebc <_fAT_SET_RTC>:
{
 8007ebc:	b530      	push	{r4, r5, lr}
 8007ebe:	0005      	movs	r5, r0
 8007ec0:	b085      	sub	sp, #20
	ST_TIME_FORMAT    sRTC_temp = {0};
 8007ec2:	ac01      	add	r4, sp, #4
 8007ec4:	220c      	movs	r2, #12
 8007ec6:	2100      	movs	r1, #0
 8007ec8:	0020      	movs	r0, r4
 8007eca:	f002 f985 	bl	800a1d8 <memset>
	if((*(str_Receiv->Data_a8+1)!= '-')||(*(str_Receiv->Data_a8+4)!= '-')|| (*(str_Receiv->Data_a8+7)!= '-') ||
 8007ece:	682b      	ldr	r3, [r5, #0]
 8007ed0:	785a      	ldrb	r2, [r3, #1]
 8007ed2:	2a2d      	cmp	r2, #45	; 0x2d
 8007ed4:	d10e      	bne.n	8007ef4 <_fAT_SET_RTC+0x38>
 8007ed6:	791a      	ldrb	r2, [r3, #4]
 8007ed8:	2a2d      	cmp	r2, #45	; 0x2d
 8007eda:	d10b      	bne.n	8007ef4 <_fAT_SET_RTC+0x38>
 8007edc:	79da      	ldrb	r2, [r3, #7]
 8007ede:	2a2d      	cmp	r2, #45	; 0x2d
 8007ee0:	d108      	bne.n	8007ef4 <_fAT_SET_RTC+0x38>
 8007ee2:	7a9a      	ldrb	r2, [r3, #10]
 8007ee4:	2a2c      	cmp	r2, #44	; 0x2c
 8007ee6:	d105      	bne.n	8007ef4 <_fAT_SET_RTC+0x38>
		(*(str_Receiv->Data_a8+10)!= ',')||(*(str_Receiv->Data_a8+13)!= ':')||(*(str_Receiv->Data_a8+16)!= ':'))
 8007ee8:	7b5a      	ldrb	r2, [r3, #13]
 8007eea:	2a3a      	cmp	r2, #58	; 0x3a
 8007eec:	d102      	bne.n	8007ef4 <_fAT_SET_RTC+0x38>
 8007eee:	7c1a      	ldrb	r2, [r3, #16]
 8007ef0:	2a3a      	cmp	r2, #58	; 0x3a
 8007ef2:	d005      	beq.n	8007f00 <_fAT_SET_RTC+0x44>
		DCU_Response_AT((uint8_t *)"ERROR", 5);
 8007ef4:	2105      	movs	r1, #5
 8007ef6:	4820      	ldr	r0, [pc, #128]	; (8007f78 <_fAT_SET_RTC+0xbc>)
			DCU_Response_AT((uint8_t *)"OK", 2);
 8007ef8:	f000 f98e 	bl	8008218 <DCU_Response_AT>
}
 8007efc:	b005      	add	sp, #20
 8007efe:	bd30      	pop	{r4, r5, pc}
		sRTC_temp.day   = (*(str_Receiv->Data_a8))-0x30 - 1;
 8007f00:	781a      	ldrb	r2, [r3, #0]
 8007f02:	3a31      	subs	r2, #49	; 0x31
 8007f04:	70e2      	strb	r2, [r4, #3]
		sRTC_temp.date  = ((*(str_Receiv->Data_a8 + 2))-0x30)*10 + (*(str_Receiv->Data_a8 + 3) - 0x30);
 8007f06:	220a      	movs	r2, #10
 8007f08:	7899      	ldrb	r1, [r3, #2]
 8007f0a:	78d8      	ldrb	r0, [r3, #3]
 8007f0c:	4351      	muls	r1, r2
 8007f0e:	3810      	subs	r0, #16
 8007f10:	1809      	adds	r1, r1, r0
 8007f12:	7121      	strb	r1, [r4, #4]
		sRTC_temp.month = ((*(str_Receiv->Data_a8 + 5))-0x30)*10 + (*(str_Receiv->Data_a8 + 6) - 0x30);
 8007f14:	7959      	ldrb	r1, [r3, #5]
 8007f16:	7998      	ldrb	r0, [r3, #6]
 8007f18:	4351      	muls	r1, r2
 8007f1a:	3810      	subs	r0, #16
 8007f1c:	1809      	adds	r1, r1, r0
 8007f1e:	7161      	strb	r1, [r4, #5]
		sRTC_temp.year  = ((*(str_Receiv->Data_a8 + 8))-0x30)*10 + (*(str_Receiv->Data_a8 + 9) - 0x30);
 8007f20:	7a19      	ldrb	r1, [r3, #8]
 8007f22:	7a58      	ldrb	r0, [r3, #9]
 8007f24:	4351      	muls	r1, r2
 8007f26:	3810      	subs	r0, #16
 8007f28:	1809      	adds	r1, r1, r0
 8007f2a:	71a1      	strb	r1, [r4, #6]
		sRTC_temp.hour  = ((*(str_Receiv->Data_a8 + 11))-0x30)*10 + (*(str_Receiv->Data_a8 + 12) - 0x30);
 8007f2c:	7ad9      	ldrb	r1, [r3, #11]
 8007f2e:	7b18      	ldrb	r0, [r3, #12]
 8007f30:	4351      	muls	r1, r2
 8007f32:	3810      	subs	r0, #16
 8007f34:	1809      	adds	r1, r1, r0
 8007f36:	7021      	strb	r1, [r4, #0]
		sRTC_temp.min   = ((*(str_Receiv->Data_a8 + 14))-0x30)*10 + (*(str_Receiv->Data_a8 + 15) - 0x30);
 8007f38:	7b99      	ldrb	r1, [r3, #14]
 8007f3a:	7bd8      	ldrb	r0, [r3, #15]
 8007f3c:	4351      	muls	r1, r2
 8007f3e:	3810      	subs	r0, #16
 8007f40:	1809      	adds	r1, r1, r0
 8007f42:	7061      	strb	r1, [r4, #1]
		sRTC_temp.sec   = ((*(str_Receiv->Data_a8 + 17))-0x30)*10 + (*(str_Receiv->Data_a8 + 18) - 0x30);
 8007f44:	7c59      	ldrb	r1, [r3, #17]
 8007f46:	7c9b      	ldrb	r3, [r3, #18]
 8007f48:	434a      	muls	r2, r1
 8007f4a:	3b10      	subs	r3, #16
 8007f4c:	18d2      	adds	r2, r2, r3
		if (Check_update_Time(&sRTC_temp) != 1)
 8007f4e:	0020      	movs	r0, r4
		sRTC_temp.sec   = ((*(str_Receiv->Data_a8 + 17))-0x30)*10 + (*(str_Receiv->Data_a8 + 18) - 0x30);
 8007f50:	70a2      	strb	r2, [r4, #2]
		if (Check_update_Time(&sRTC_temp) != 1)
 8007f52:	f001 fbe7 	bl	8009724 <Check_update_Time>
 8007f56:	2801      	cmp	r0, #1
 8007f58:	d1cc      	bne.n	8007ef4 <_fAT_SET_RTC+0x38>
			sRTCSet.hour    = sRTC_temp.hour;
 8007f5a:	4b08      	ldr	r3, [pc, #32]	; (8007f7c <_fAT_SET_RTC+0xc0>)
 8007f5c:	9901      	ldr	r1, [sp, #4]
			sRTCSet.year    = sRTC_temp.year;
 8007f5e:	79a2      	ldrb	r2, [r4, #6]
			sRTCSet.hour    = sRTC_temp.hour;
 8007f60:	6019      	str	r1, [r3, #0]
			sRTCSet.date    = sRTC_temp.date;
 8007f62:	88a1      	ldrh	r1, [r4, #4]
			fevent_active(sEventAppCom, _EVENT_SET_RTC);
 8007f64:	4806      	ldr	r0, [pc, #24]	; (8007f80 <_fAT_SET_RTC+0xc4>)
			sRTCSet.date    = sRTC_temp.date;
 8007f66:	8099      	strh	r1, [r3, #4]
			fevent_active(sEventAppCom, _EVENT_SET_RTC);
 8007f68:	2105      	movs	r1, #5
			sRTCSet.year    = sRTC_temp.year;
 8007f6a:	719a      	strb	r2, [r3, #6]
			fevent_active(sEventAppCom, _EVENT_SET_RTC);
 8007f6c:	f001 f84a 	bl	8009004 <fevent_active>
			DCU_Response_AT((uint8_t *)"OK", 2);
 8007f70:	2102      	movs	r1, #2
 8007f72:	4804      	ldr	r0, [pc, #16]	; (8007f84 <_fAT_SET_RTC+0xc8>)
 8007f74:	e7c0      	b.n	8007ef8 <_fAT_SET_RTC+0x3c>
 8007f76:	46c0      	nop			; (mov r8, r8)
 8007f78:	0800b1e5 	.word	0x0800b1e5
 8007f7c:	20001200 	.word	0x20001200
 8007f80:	20000024 	.word	0x20000024
 8007f84:	0800b1e2 	.word	0x0800b1e2

08007f88 <_fAT_SET_DEVICE_ID>:
    if (str_Receivv->Length_u16 <= (Pos + 20))
 8007f88:	000b      	movs	r3, r1
{
 8007f8a:	b570      	push	{r4, r5, r6, lr}
    if (str_Receivv->Length_u16 <= (Pos + 20))
 8007f8c:	8882      	ldrh	r2, [r0, #4]
 8007f8e:	3314      	adds	r3, #20
{
 8007f90:	0005      	movs	r5, r0
 8007f92:	000c      	movs	r4, r1
    if (str_Receivv->Length_u16 <= (Pos + 20))
 8007f94:	429a      	cmp	r2, r3
 8007f96:	dc21      	bgt.n	8007fdc <_fAT_SET_DEVICE_ID+0x54>
    	DCU_Response_AT ((uint8_t *)"OK", 2);
 8007f98:	2102      	movs	r1, #2
 8007f9a:	4813      	ldr	r0, [pc, #76]	; (8007fe8 <_fAT_SET_DEVICE_ID+0x60>)
 8007f9c:	f000 f93c 	bl	8008218 <DCU_Response_AT>
        UTIL_MEM_set(&aDCU_ID, 0, sizeof(aDCU_ID));
 8007fa0:	2214      	movs	r2, #20
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	4811      	ldr	r0, [pc, #68]	; (8007fec <_fAT_SET_DEVICE_ID+0x64>)
 8007fa6:	f001 fdaf 	bl	8009b08 <UTIL_MEM_set>
        sModem.sDCU_id.Length_u16 = 0;
 8007faa:	2200      	movs	r2, #0
 8007fac:	4b10      	ldr	r3, [pc, #64]	; (8007ff0 <_fAT_SET_DEVICE_ID+0x68>)
        for (i = Pos; i < (str_Receivv->Length_u16); i++)
 8007fae:	b2e1      	uxtb	r1, r4
        sModem.sDCU_id.Length_u16 = 0;
 8007fb0:	809a      	strh	r2, [r3, #4]
        for (i = Pos; i < (str_Receivv->Length_u16); i++)
 8007fb2:	88aa      	ldrh	r2, [r5, #4]
 8007fb4:	428a      	cmp	r2, r1
 8007fb6:	d805      	bhi.n	8007fc4 <_fAT_SET_DEVICE_ID+0x3c>
        Save_ID(0);
 8007fb8:	2000      	movs	r0, #0
 8007fba:	f000 f9e3 	bl	8008384 <Save_ID>
        Reset_Chip_Immediately();
 8007fbe:	f000 f91d 	bl	80081fc <Reset_Chip_Immediately>
}
 8007fc2:	bd70      	pop	{r4, r5, r6, pc}
            if (sModem.sDCU_id.Length_u16 >= sizeof(aDCU_ID))
 8007fc4:	889a      	ldrh	r2, [r3, #4]
 8007fc6:	2a13      	cmp	r2, #19
 8007fc8:	d8f6      	bhi.n	8007fb8 <_fAT_SET_DEVICE_ID+0x30>
        	sModem.sDCU_id.Data_a8[sModem.sDCU_id.Length_u16++] = *(str_Receivv->Data_a8 + i);
 8007fca:	682c      	ldr	r4, [r5, #0]
 8007fcc:	1c56      	adds	r6, r2, #1
 8007fce:	809e      	strh	r6, [r3, #4]
 8007fd0:	5c64      	ldrb	r4, [r4, r1]
 8007fd2:	6818      	ldr	r0, [r3, #0]
        for (i = Pos; i < (str_Receivv->Length_u16); i++)
 8007fd4:	3101      	adds	r1, #1
        	sModem.sDCU_id.Data_a8[sModem.sDCU_id.Length_u16++] = *(str_Receivv->Data_a8 + i);
 8007fd6:	5484      	strb	r4, [r0, r2]
        for (i = Pos; i < (str_Receivv->Length_u16); i++)
 8007fd8:	b2c9      	uxtb	r1, r1
 8007fda:	e7ea      	b.n	8007fb2 <_fAT_SET_DEVICE_ID+0x2a>
    	DCU_Response_AT((uint8_t *)"FAIL", 4);
 8007fdc:	2104      	movs	r1, #4
 8007fde:	4805      	ldr	r0, [pc, #20]	; (8007ff4 <_fAT_SET_DEVICE_ID+0x6c>)
 8007fe0:	f000 f91a 	bl	8008218 <DCU_Response_AT>
}
 8007fe4:	e7ed      	b.n	8007fc2 <_fAT_SET_DEVICE_ID+0x3a>
 8007fe6:	46c0      	nop			; (mov r8, r8)
 8007fe8:	0800b1e2 	.word	0x0800b1e2
 8007fec:	2000023c 	.word	0x2000023c
 8007ff0:	200001bc 	.word	0x200001bc
 8007ff4:	0800b1dd 	.word	0x0800b1dd

08007ff8 <_fAT_SET_NETWORK_ID>:
    if (str_Receiv->Length_u16 <= (Pos + 20))
 8007ff8:	000b      	movs	r3, r1
{
 8007ffa:	b570      	push	{r4, r5, r6, lr}
    if (str_Receiv->Length_u16 <= (Pos + 20))
 8007ffc:	8882      	ldrh	r2, [r0, #4]
 8007ffe:	3314      	adds	r3, #20
{
 8008000:	0005      	movs	r5, r0
 8008002:	000c      	movs	r4, r1
    if (str_Receiv->Length_u16 <= (Pos + 20))
 8008004:	429a      	cmp	r2, r3
 8008006:	dc21      	bgt.n	800804c <_fAT_SET_NETWORK_ID+0x54>
    	DCU_Response_AT ((uint8_t *)"OK", 2);
 8008008:	2102      	movs	r1, #2
 800800a:	4813      	ldr	r0, [pc, #76]	; (8008058 <_fAT_SET_NETWORK_ID+0x60>)
 800800c:	f000 f904 	bl	8008218 <DCU_Response_AT>
        UTIL_MEM_set(&aNET_ID, 0, sizeof(aNET_ID));
 8008010:	2214      	movs	r2, #20
 8008012:	2100      	movs	r1, #0
 8008014:	4811      	ldr	r0, [pc, #68]	; (800805c <_fAT_SET_NETWORK_ID+0x64>)
 8008016:	f001 fd77 	bl	8009b08 <UTIL_MEM_set>
        sModem.sNET_id.Length_u16 = 0;
 800801a:	2200      	movs	r2, #0
 800801c:	4b10      	ldr	r3, [pc, #64]	; (8008060 <_fAT_SET_NETWORK_ID+0x68>)
        for (i = Pos; i < (str_Receiv->Length_u16); i++)
 800801e:	b2e1      	uxtb	r1, r4
        sModem.sNET_id.Length_u16 = 0;
 8008020:	819a      	strh	r2, [r3, #12]
        for (i = Pos; i < (str_Receiv->Length_u16); i++)
 8008022:	88aa      	ldrh	r2, [r5, #4]
 8008024:	428a      	cmp	r2, r1
 8008026:	d805      	bhi.n	8008034 <_fAT_SET_NETWORK_ID+0x3c>
        Save_ID(1);
 8008028:	2001      	movs	r0, #1
 800802a:	f000 f9ab 	bl	8008384 <Save_ID>
        Reset_Chip_Immediately();
 800802e:	f000 f8e5 	bl	80081fc <Reset_Chip_Immediately>
}
 8008032:	bd70      	pop	{r4, r5, r6, pc}
            if (sModem.sNET_id.Length_u16 >= sizeof(aNET_ID))
 8008034:	899a      	ldrh	r2, [r3, #12]
 8008036:	2a13      	cmp	r2, #19
 8008038:	d8f6      	bhi.n	8008028 <_fAT_SET_NETWORK_ID+0x30>
        	sModem.sNET_id.Data_a8[sModem.sNET_id.Length_u16++] = *(str_Receiv->Data_a8 + i);
 800803a:	682c      	ldr	r4, [r5, #0]
 800803c:	1c56      	adds	r6, r2, #1
 800803e:	819e      	strh	r6, [r3, #12]
 8008040:	5c64      	ldrb	r4, [r4, r1]
 8008042:	6898      	ldr	r0, [r3, #8]
        for (i = Pos; i < (str_Receiv->Length_u16); i++)
 8008044:	3101      	adds	r1, #1
        	sModem.sNET_id.Data_a8[sModem.sNET_id.Length_u16++] = *(str_Receiv->Data_a8 + i);
 8008046:	5484      	strb	r4, [r0, r2]
        for (i = Pos; i < (str_Receiv->Length_u16); i++)
 8008048:	b2c9      	uxtb	r1, r1
 800804a:	e7ea      	b.n	8008022 <_fAT_SET_NETWORK_ID+0x2a>
    	DCU_Response_AT((uint8_t *)"FAIL", 4);
 800804c:	2104      	movs	r1, #4
 800804e:	4805      	ldr	r0, [pc, #20]	; (8008064 <_fAT_SET_NETWORK_ID+0x6c>)
 8008050:	f000 f8e2 	bl	8008218 <DCU_Response_AT>
}
 8008054:	e7ed      	b.n	8008032 <_fAT_SET_NETWORK_ID+0x3a>
 8008056:	46c0      	nop			; (mov r8, r8)
 8008058:	0800b1e2 	.word	0x0800b1e2
 800805c:	20000228 	.word	0x20000228
 8008060:	200001bc 	.word	0x200001bc
 8008064:	0800b1dd 	.word	0x0800b1dd

08008068 <_fAT_SET_MODE>:
{
 8008068:	b510      	push	{r4, lr}
    if (str_Receiv->Length_u16 < (Pos + 1))
 800806a:	8883      	ldrh	r3, [r0, #4]
 800806c:	428b      	cmp	r3, r1
 800806e:	d804      	bhi.n	800807a <_fAT_SET_MODE+0x12>
        DCU_Response_AT((uint8_t *)"FAIL", 4);
 8008070:	2104      	movs	r1, #4
 8008072:	4808      	ldr	r0, [pc, #32]	; (8008094 <_fAT_SET_MODE+0x2c>)
 8008074:	f000 f8d0 	bl	8008218 <DCU_Response_AT>
}
 8008078:	bd10      	pop	{r4, pc}
    TempMode = *(str_Receiv->Data_a8 + Pos++) - 0x30;
 800807a:	6803      	ldr	r3, [r0, #0]
    LOG(LOG_INFOR, "Mode: %d", TempMode);
 800807c:	2004      	movs	r0, #4
    TempMode = *(str_Receiv->Data_a8 + Pos++) - 0x30;
 800807e:	5c5c      	ldrb	r4, [r3, r1]
    LOG(LOG_INFOR, "Mode: %d", TempMode);
 8008080:	4905      	ldr	r1, [pc, #20]	; (8008098 <_fAT_SET_MODE+0x30>)
    TempMode = *(str_Receiv->Data_a8 + Pos++) - 0x30;
 8008082:	3c30      	subs	r4, #48	; 0x30
 8008084:	b2e4      	uxtb	r4, r4
    LOG(LOG_INFOR, "Mode: %d", TempMode);
 8008086:	0022      	movs	r2, r4
 8008088:	f001 fd42 	bl	8009b10 <LOG>
		sModem.Mode_Node = TempMode;
 800808c:	4b03      	ldr	r3, [pc, #12]	; (800809c <_fAT_SET_MODE+0x34>)
 800808e:	765c      	strb	r4, [r3, #25]
 8008090:	e7f2      	b.n	8008078 <_fAT_SET_MODE+0x10>
 8008092:	46c0      	nop			; (mov r8, r8)
 8008094:	0800b1dd 	.word	0x0800b1dd
 8008098:	0800b1eb 	.word	0x0800b1eb
 800809c:	200001bc 	.word	0x200001bc

080080a0 <Check_AT_User>:
{
 80080a0:	b5f0      	push	{r4, r5, r6, r7, lr}
	sData sDataConfig = {&aDATA_CONFIG[0], 0};
 80080a2:	4b3c      	ldr	r3, [pc, #240]	; (8008194 <Check_AT_User+0xf4>)
{
 80080a4:	b087      	sub	sp, #28
	sData sDataConfig = {&aDATA_CONFIG[0], 0};
 80080a6:	9304      	str	r3, [sp, #16]
 80080a8:	2300      	movs	r3, #0
{
 80080aa:	0004      	movs	r4, r0
		if ((*(StrUartRecei->Data_a8 + i) == '=') || (*(StrUartRecei->Data_a8 + i) == '?'))
 80080ac:	2102      	movs	r1, #2
	sData sDataConfig = {&aDATA_CONFIG[0], 0};
 80080ae:	aa04      	add	r2, sp, #16
 80080b0:	8093      	strh	r3, [r2, #4]
	for (i = 0; i < StrUartRecei->Length_u16; i++)
 80080b2:	88a2      	ldrh	r2, [r4, #4]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d826      	bhi.n	8008106 <Check_AT_User+0x66>
 80080b8:	2500      	movs	r5, #0
 80080ba:	4f37      	ldr	r7, [pc, #220]	; (8008198 <Check_AT_User+0xf8>)
		Pos_Str = Find_String_V2((sData*) &CheckList_AT_CONFIG[var].sTempReceiver, StrUartRecei);
 80080bc:	0038      	movs	r0, r7
 80080be:	0021      	movs	r1, r4
 80080c0:	3008      	adds	r0, #8
 80080c2:	f001 fa8f 	bl	80095e4 <Find_String_V2>
 80080c6:	1e06      	subs	r6, r0, #0
		if ((Pos_Str >= 0) && (CheckList_AT_CONFIG[var].CallBack != NULL))
 80080c8:	db5c      	blt.n	8008184 <Check_AT_User+0xe4>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	9301      	str	r3, [sp, #4]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d058      	beq.n	8008184 <Check_AT_User+0xe4>
			Reset_Buff(&sModem.strATCmd);
 80080d2:	4832      	ldr	r0, [pc, #200]	; (800819c <Check_AT_User+0xfc>)
 80080d4:	f001 fd0c 	bl	8009af0 <Reset_Buff>
			for (i = 0; i <(StrUartRecei->Length_u16 - Pos_Str); i++)
 80080d8:	2300      	movs	r3, #0
						|| (sModem.strATCmd.Length_u16 >= LEGNTH_AT_SERIAL))
 80080da:	4a31      	ldr	r2, [pc, #196]	; (80081a0 <Check_AT_User+0x100>)
 80080dc:	9203      	str	r2, [sp, #12]
			for (i = 0; i <(StrUartRecei->Length_u16 - Pos_Str); i++)
 80080de:	88a2      	ldrh	r2, [r4, #4]
 80080e0:	1b92      	subs	r2, r2, r6
 80080e2:	4293      	cmp	r3, r2
 80080e4:	db1f      	blt.n	8008126 <Check_AT_User+0x86>
			Pos_Str += CheckList_AT_CONFIG[var].sTempReceiver.Length_u16;
 80080e6:	4b2c      	ldr	r3, [pc, #176]	; (8008198 <Check_AT_User+0xf8>)
 80080e8:	012d      	lsls	r5, r5, #4
 80080ea:	195b      	adds	r3, r3, r5
 80080ec:	899b      	ldrh	r3, [r3, #12]
 80080ee:	199b      	adds	r3, r3, r6
			for (i = Pos_Str; i < StrUartRecei->Length_u16; i++)
 80080f0:	88a2      	ldrh	r2, [r4, #4]
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d82e      	bhi.n	8008156 <Check_AT_User+0xb6>
			CheckList_AT_CONFIG[var].CallBack(&sDataConfig, 0);
 80080f8:	a804      	add	r0, sp, #16
 80080fa:	2100      	movs	r1, #0
 80080fc:	9b01      	ldr	r3, [sp, #4]
 80080fe:	4798      	blx	r3
			return 1;
 8008100:	2001      	movs	r0, #1
}
 8008102:	b007      	add	sp, #28
 8008104:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if ((*(StrUartRecei->Data_a8 + i) == '=') || (*(StrUartRecei->Data_a8 + i) == '?'))
 8008106:	6822      	ldr	r2, [r4, #0]
 8008108:	18d0      	adds	r0, r2, r3
 800810a:	5cd2      	ldrb	r2, [r2, r3]
 800810c:	0015      	movs	r5, r2
 800810e:	438d      	bics	r5, r1
 8008110:	2d3d      	cmp	r5, #61	; 0x3d
 8008112:	d0d1      	beq.n	80080b8 <Check_AT_User+0x18>
		if ((*(StrUartRecei->Data_a8 + i) >= 0x41) && (*(StrUartRecei->Data_a8 + i) <= 0x5A))
 8008114:	0015      	movs	r5, r2
 8008116:	3d41      	subs	r5, #65	; 0x41
 8008118:	2d19      	cmp	r5, #25
 800811a:	d801      	bhi.n	8008120 <Check_AT_User+0x80>
			*(StrUartRecei->Data_a8 + i) = *(StrUartRecei->Data_a8 + i) + 0x20;
 800811c:	3220      	adds	r2, #32
 800811e:	7002      	strb	r2, [r0, #0]
	for (i = 0; i < StrUartRecei->Length_u16; i++)
 8008120:	3301      	adds	r3, #1
 8008122:	b29b      	uxth	r3, r3
 8008124:	e7c5      	b.n	80080b2 <Check_AT_User+0x12>
				if ((*(StrUartRecei->Data_a8 + Pos_Str + i) == '?') || (*(StrUartRecei->Data_a8+Pos_Str+i) == '=') \
 8008126:	6827      	ldr	r7, [r4, #0]
 8008128:	199a      	adds	r2, r3, r6
 800812a:	18b8      	adds	r0, r7, r2
 800812c:	9002      	str	r0, [sp, #8]
 800812e:	2002      	movs	r0, #2
 8008130:	5cba      	ldrb	r2, [r7, r2]
 8008132:	4382      	bics	r2, r0
 8008134:	2a3d      	cmp	r2, #61	; 0x3d
 8008136:	d0d6      	beq.n	80080e6 <Check_AT_User+0x46>
						|| (sModem.strATCmd.Length_u16 >= LEGNTH_AT_SERIAL))
 8008138:	4a1a      	ldr	r2, [pc, #104]	; (80081a4 <Check_AT_User+0x104>)
 800813a:	8fd2      	ldrh	r2, [r2, #62]	; 0x3e
 800813c:	2aff      	cmp	r2, #255	; 0xff
 800813e:	d8d2      	bhi.n	80080e6 <Check_AT_User+0x46>
					*(sModem.strATCmd.Data_a8 + sModem.strATCmd.Length_u16++) = *(StrUartRecei->Data_a8+Pos_Str+i);
 8008140:	9903      	ldr	r1, [sp, #12]
 8008142:	1c50      	adds	r0, r2, #1
 8008144:	6c0f      	ldr	r7, [r1, #64]	; 0x40
 8008146:	4917      	ldr	r1, [pc, #92]	; (80081a4 <Check_AT_User+0x104>)
			for (i = 0; i <(StrUartRecei->Length_u16 - Pos_Str); i++)
 8008148:	3301      	adds	r3, #1
					*(sModem.strATCmd.Data_a8 + sModem.strATCmd.Length_u16++) = *(StrUartRecei->Data_a8+Pos_Str+i);
 800814a:	87c8      	strh	r0, [r1, #62]	; 0x3e
 800814c:	9802      	ldr	r0, [sp, #8]
			for (i = 0; i <(StrUartRecei->Length_u16 - Pos_Str); i++)
 800814e:	b29b      	uxth	r3, r3
					*(sModem.strATCmd.Data_a8 + sModem.strATCmd.Length_u16++) = *(StrUartRecei->Data_a8+Pos_Str+i);
 8008150:	7800      	ldrb	r0, [r0, #0]
 8008152:	54b8      	strb	r0, [r7, r2]
			for (i = 0; i <(StrUartRecei->Length_u16 - Pos_Str); i++)
 8008154:	e7c3      	b.n	80080de <Check_AT_User+0x3e>
				if (*(StrUartRecei->Data_a8 + i) == 0x0D)
 8008156:	6821      	ldr	r1, [r4, #0]
 8008158:	18c8      	adds	r0, r1, r3
 800815a:	5cc9      	ldrb	r1, [r1, r3]
 800815c:	290d      	cmp	r1, #13
 800815e:	d105      	bne.n	800816c <Check_AT_User+0xcc>
					if ( (i < (StrUartRecei->Length_u16 - 1)) && (*(StrUartRecei->Data_a8 + i + 1) == 0x0A) )
 8008160:	3a01      	subs	r2, #1
 8008162:	4293      	cmp	r3, r2
 8008164:	da02      	bge.n	800816c <Check_AT_User+0xcc>
 8008166:	7842      	ldrb	r2, [r0, #1]
 8008168:	2a0a      	cmp	r2, #10
 800816a:	d0c5      	beq.n	80080f8 <Check_AT_User+0x58>
				if ( sDataConfig.Length_u16 < sizeof(aDATA_CONFIG) )
 800816c:	aa04      	add	r2, sp, #16
 800816e:	8892      	ldrh	r2, [r2, #4]
 8008170:	2a7f      	cmp	r2, #127	; 0x7f
 8008172:	d805      	bhi.n	8008180 <Check_AT_User+0xe0>
					*(sDataConfig.Data_a8 + sDataConfig.Length_u16++) = *(StrUartRecei->Data_a8 + i);
 8008174:	1c55      	adds	r5, r2, #1
 8008176:	ae04      	add	r6, sp, #16
 8008178:	80b5      	strh	r5, [r6, #4]
 800817a:	9904      	ldr	r1, [sp, #16]
 800817c:	7800      	ldrb	r0, [r0, #0]
 800817e:	5488      	strb	r0, [r1, r2]
			for (i = Pos_Str; i < StrUartRecei->Length_u16; i++)
 8008180:	3301      	adds	r3, #1
 8008182:	e7b5      	b.n	80080f0 <Check_AT_User+0x50>
	for (var = _AT_SET_DEVICE_ID; var <= _END_AT_CMD; var++)
 8008184:	3501      	adds	r5, #1
 8008186:	3710      	adds	r7, #16
 8008188:	2d10      	cmp	r5, #16
 800818a:	d000      	beq.n	800818e <Check_AT_User+0xee>
 800818c:	e796      	b.n	80080bc <Check_AT_User+0x1c>
	return 0;
 800818e:	2000      	movs	r0, #0
 8008190:	e7b7      	b.n	8008102 <Check_AT_User+0x62>
 8008192:	46c0      	nop			; (mov r8, r8)
 8008194:	200009a4 	.word	0x200009a4
 8008198:	0800ace4 	.word	0x0800ace4
 800819c:	200001fc 	.word	0x200001fc
 80081a0:	200001bc 	.word	0x200001bc
 80081a4:	200001c2 	.word	0x200001c2

080081a8 <Flash_Get_Infor>:

/**
 * @brief	Init Infor from Flash
 */
void Flash_Get_Infor (uint32_t AddStart, uint8_t *pData, uint16_t *Length, uint8_t MAX_LEGNTH_INFOR)
{
 80081a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081aa:	0017      	movs	r7, r2
    uint8_t LenTemp = 0;

    LenTemp = *(__IO uint8_t*) (AddStart);
 80081ac:	7802      	ldrb	r2, [r0, #0]
{
 80081ae:	0005      	movs	r5, r0
    LenTemp = *(__IO uint8_t*) (AddStart);
 80081b0:	b2d2      	uxtb	r2, r2
{
 80081b2:	000e      	movs	r6, r1
 80081b4:	1c14      	adds	r4, r2, #0
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d900      	bls.n	80081bc <Flash_Get_Infor+0x14>
 80081ba:	1c1c      	adds	r4, r3, #0
 80081bc:	b2e4      	uxtb	r4, r4

    if (LenTemp > MAX_LEGNTH_INFOR)
        LenTemp = MAX_LEGNTH_INFOR;
    //clear buff
    UTIL_MEM_set (pData, 0, MAX_LEGNTH_INFOR);
 80081be:	0030      	movs	r0, r6
 80081c0:	b29a      	uxth	r2, r3
    //Read flash
    OnchipFlashReadData ((AddStart + 1), pData, LenTemp);
 80081c2:	b2a4      	uxth	r4, r4
    UTIL_MEM_set (pData, 0, MAX_LEGNTH_INFOR);
 80081c4:	2100      	movs	r1, #0
 80081c6:	f001 fc9f 	bl	8009b08 <UTIL_MEM_set>
    OnchipFlashReadData ((AddStart + 1), pData, LenTemp);
 80081ca:	0031      	movs	r1, r6
 80081cc:	1c68      	adds	r0, r5, #1
 80081ce:	0022      	movs	r2, r4
 80081d0:	f000 ff87 	bl	80090e2 <OnchipFlashReadData>
    *Length = LenTemp;
 80081d4:	803c      	strh	r4, [r7, #0]
}
 80081d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080081d8 <Init_Uart_Module>:
{
	#ifdef DEVICE_TYPE_STATION
		__HAL_UART_ENABLE_IT(&uart_debug, UART_IT_RXNE);
		__HAL_UART_ENABLE_IT(&uart_mcu, UART_IT_RXNE);
	#else
		__HAL_UART_ENABLE_IT(&uart_debug, UART_IT_RXNE);
 80081d8:	4b03      	ldr	r3, [pc, #12]	; (80081e8 <Init_Uart_Module+0x10>)
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	2320      	movs	r3, #32
 80081de:	6811      	ldr	r1, [r2, #0]
 80081e0:	430b      	orrs	r3, r1
 80081e2:	6013      	str	r3, [r2, #0]
	#endif
}
 80081e4:	4770      	bx	lr
 80081e6:	46c0      	nop			; (mov r8, r8)
 80081e8:	200013cc 	.word	0x200013cc

080081ec <Modem_Init_Before_IRQ_Handle>:

	#endif
}

void Modem_Init_Before_IRQ_Handle (void)
{
 80081ec:	b510      	push	{r4, lr}
	#ifdef USING_APP_LORA
		AppLora_Init_IO_Radio();
 80081ee:	f7ff fa3d 	bl	800766c <AppLora_Init_IO_Radio>
	#endif
}
 80081f2:	bd10      	pop	{r4, pc}

080081f4 <Modem_Deinit_Before_IRQ_Handle>:

void Modem_Deinit_Before_IRQ_Handle (void)
{
 80081f4:	b510      	push	{r4, lr}
	#ifdef USING_APP_LORA
		AppLora_Deinit_IO_Radio();
 80081f6:	f7ff fa35 	bl	8007664 <AppLora_Deinit_IO_Radio>
	#endif
}
 80081fa:	bd10      	pop	{r4, pc}

080081fc <Reset_Chip_Immediately>:
  __ASM volatile ("cpsid i" : : : "memory");
 80081fc:	b672      	cpsid	i
  __ASM volatile ("dsb 0xF":::"memory");
 80081fe:	f3bf 8f4f 	dsb	sy
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008202:	4b03      	ldr	r3, [pc, #12]	; (8008210 <Reset_Chip_Immediately+0x14>)
 8008204:	4a03      	ldr	r2, [pc, #12]	; (8008214 <Reset_Chip_Immediately+0x18>)
 8008206:	60da      	str	r2, [r3, #12]
 8008208:	f3bf 8f4f 	dsb	sy
    __NOP();
 800820c:	46c0      	nop			; (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 800820e:	e7fd      	b.n	800820c <Reset_Chip_Immediately+0x10>
 8008210:	e000ed00 	.word	0xe000ed00
 8008214:	05fa0004 	.word	0x05fa0004

08008218 <DCU_Response_AT>:
{
 8008218:	b570      	push	{r4, r5, r6, lr}
	HAL_UART_Transmit(&uart_debug, data, length, 1000);
 800821a:	25fa      	movs	r5, #250	; 0xfa
 800821c:	4c07      	ldr	r4, [pc, #28]	; (800823c <DCU_Response_AT+0x24>)
 800821e:	00ad      	lsls	r5, r5, #2
 8008220:	002b      	movs	r3, r5
{
 8008222:	000a      	movs	r2, r1
	HAL_UART_Transmit(&uart_debug, data, length, 1000);
 8008224:	0001      	movs	r1, r0
 8008226:	0020      	movs	r0, r4
 8008228:	f7fd fa94 	bl	8005754 <HAL_UART_Transmit>
	HAL_UART_Transmit(&uart_debug, (uint8_t*)"\r\n", 2, 1000);
 800822c:	002b      	movs	r3, r5
 800822e:	2202      	movs	r2, #2
 8008230:	0020      	movs	r0, r4
 8008232:	4903      	ldr	r1, [pc, #12]	; (8008240 <DCU_Response_AT+0x28>)
 8008234:	f7fd fa8e 	bl	8005754 <HAL_UART_Transmit>
}
 8008238:	bd70      	pop	{r4, r5, r6, pc}
 800823a:	46c0      	nop			; (mov r8, r8)
 800823c:	200013cc 	.word	0x200013cc
 8008240:	0800af4d 	.word	0x0800af4d

08008244 <MX_GPIO_DeInit>:

void MX_GPIO_DeInit(void)
{
 8008244:	b570      	push	{r4, r5, r6, lr}
		GPIO_InitStruct.Pin = LED_BLUE_Pin;
		HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
	#else
		GPIO_InitTypeDef GPIO_InitStruct ={0};

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008246:	2601      	movs	r6, #1
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8008248:	2502      	movs	r5, #2
{
 800824a:	b088      	sub	sp, #32
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800824c:	4c11      	ldr	r4, [pc, #68]	; (8008294 <MX_GPIO_DeInit+0x50>)
		GPIO_InitTypeDef GPIO_InitStruct ={0};
 800824e:	220c      	movs	r2, #12
 8008250:	2100      	movs	r1, #0
 8008252:	a805      	add	r0, sp, #20
 8008254:	f001 ffc0 	bl	800a1d8 <memset>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008258:	6ae3      	ldr	r3, [r4, #44]	; 0x2c

		GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
		GPIO_InitStruct.Pull   = GPIO_NOPULL;

		GPIO_InitStruct.Pin = RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800825a:	480f      	ldr	r0, [pc, #60]	; (8008298 <MX_GPIO_DeInit+0x54>)
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800825c:	4333      	orrs	r3, r6
 800825e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008260:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008262:	a903      	add	r1, sp, #12
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008264:	4033      	ands	r3, r6
 8008266:	9301      	str	r3, [sp, #4]
 8008268:	9b01      	ldr	r3, [sp, #4]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800826a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800826c:	432b      	orrs	r3, r5
 800826e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008270:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008272:	402b      	ands	r3, r5
 8008274:	9302      	str	r3, [sp, #8]
 8008276:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 8008278:	2303      	movs	r3, #3
 800827a:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Pin = RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
 800827c:	3361      	adds	r3, #97	; 0x61
 800827e:	9303      	str	r3, [sp, #12]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008280:	f7fb f9d6 	bl	8003630 <HAL_GPIO_Init>

		  /* Disable GPIOs clock */
		__HAL_RCC_GPIOA_CLK_DISABLE();
 8008284:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008286:	43b3      	bics	r3, r6
 8008288:	62e3      	str	r3, [r4, #44]	; 0x2c
		__HAL_RCC_GPIOB_CLK_DISABLE();
 800828a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800828c:	43ab      	bics	r3, r5
 800828e:	62e3      	str	r3, [r4, #44]	; 0x2c
	#endif
}
 8008290:	b008      	add	sp, #32
 8008292:	bd70      	pop	{r4, r5, r6, pc}
 8008294:	40021000 	.word	0x40021000
 8008298:	50000400 	.word	0x50000400

0800829c <Modem_Deinit_Peripheral>:
{
 800829c:	b510      	push	{r4, lr}
    MX_GPIO_DeInit();
 800829e:	f7ff ffd1 	bl	8008244 <MX_GPIO_DeInit>
	ADC_Desequence_Powerhungry_Channels();
 80082a2:	f7ff fb63 	bl	800796c <ADC_Desequence_Powerhungry_Channels>
    HAL_ADC_DeInit(&hadc);
 80082a6:	4807      	ldr	r0, [pc, #28]	; (80082c4 <Modem_Deinit_Peripheral+0x28>)
 80082a8:	f7fa fe0a 	bl	8002ec0 <HAL_ADC_DeInit>
    	__HAL_UART_DISABLE_IT(&uart_debug, UART_IT_RXNE);
 80082ac:	2120      	movs	r1, #32
 80082ae:	4806      	ldr	r0, [pc, #24]	; (80082c8 <Modem_Deinit_Peripheral+0x2c>)
 80082b0:	6802      	ldr	r2, [r0, #0]
 80082b2:	6813      	ldr	r3, [r2, #0]
 80082b4:	438b      	bics	r3, r1
 80082b6:	6013      	str	r3, [r2, #0]
    	HAL_UART_DeInit(&uart_debug);
 80082b8:	f7fc febe 	bl	8005038 <HAL_UART_DeInit>
    	HAL_I2C_DeInit(&hi2c1);
 80082bc:	4803      	ldr	r0, [pc, #12]	; (80082cc <Modem_Deinit_Peripheral+0x30>)
 80082be:	f7fb fb71 	bl	80039a4 <HAL_I2C_DeInit>
}
 80082c2:	bd10      	pop	{r4, pc}
 80082c4:	20001210 	.word	0x20001210
 80082c8:	200013cc 	.word	0x200013cc
 80082cc:	2000126c 	.word	0x2000126c

080082d0 <Modem_Init_Gpio_Again>:

void Modem_Init_Gpio_Again(void)
{
 80082d0:	b5f0      	push	{r4, r5, r6, r7, lr}
		HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
	#else
		GPIO_InitTypeDef GPIO_InitStruct = {0};

		/* GPIO Ports Clock Enable */
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80082d2:	2501      	movs	r5, #1
{
 80082d4:	b089      	sub	sp, #36	; 0x24
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082d6:	2214      	movs	r2, #20
 80082d8:	2100      	movs	r1, #0
 80082da:	a803      	add	r0, sp, #12
 80082dc:	f001 ff7c 	bl	800a1d8 <memset>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80082e0:	2202      	movs	r2, #2
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80082e2:	4c1b      	ldr	r4, [pc, #108]	; (8008350 <Modem_Init_Gpio_Again+0x80>)

		/*Configure GPIO pin Output Level */
		HAL_GPIO_WritePin(GPIOB, RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 80082e4:	4f1b      	ldr	r7, [pc, #108]	; (8008354 <Modem_Init_Gpio_Again+0x84>)
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80082e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		HAL_GPIO_WritePin(GPIOB, RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 80082e8:	0038      	movs	r0, r7
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80082ea:	432b      	orrs	r3, r5
 80082ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80082ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		HAL_GPIO_WritePin(GPIOB, RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 80082f0:	2164      	movs	r1, #100	; 0x64
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80082f2:	402b      	ands	r3, r5
 80082f4:	9300      	str	r3, [sp, #0]
 80082f6:	9b00      	ldr	r3, [sp, #0]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80082f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c

		/*Configure GPIO pins : PBPin PBPin PBPin */
		GPIO_InitStruct.Pin = RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082fa:	2600      	movs	r6, #0
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80082fc:	4313      	orrs	r3, r2
 80082fe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008300:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008302:	4013      	ands	r3, r2
 8008304:	9301      	str	r3, [sp, #4]
		HAL_GPIO_WritePin(GPIOB, RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8008306:	2200      	movs	r2, #0
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8008308:	9b01      	ldr	r3, [sp, #4]
		HAL_GPIO_WritePin(GPIOB, RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 800830a:	f7fb fadb 	bl	80038c4 <HAL_GPIO_WritePin>
		GPIO_InitStruct.Pin = RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
 800830e:	2364      	movs	r3, #100	; 0x64
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008310:	0038      	movs	r0, r7
 8008312:	a903      	add	r1, sp, #12
		GPIO_InitStruct.Pin = RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
 8008314:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008316:	9504      	str	r5, [sp, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008318:	9605      	str	r6, [sp, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800831a:	9606      	str	r6, [sp, #24]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800831c:	f7fb f988 	bl	8003630 <HAL_GPIO_Init>

		__HAL_RCC_ADC1_CLK_ENABLE();
 8008320:	2380      	movs	r3, #128	; 0x80
 8008322:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	4313      	orrs	r3, r2
 8008328:	6363      	str	r3, [r4, #52]	; 0x34
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800832a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	    GPIO_InitStruct.Pin = ADC_VNA_Pin|ADC_VP_Pin|ADC_BAT_Pin;
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800832c:	20a0      	movs	r0, #160	; 0xa0
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800832e:	432b      	orrs	r3, r5
 8008330:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008332:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008334:	a903      	add	r1, sp, #12
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008336:	402b      	ands	r3, r5
 8008338:	9302      	str	r3, [sp, #8]
 800833a:	9b02      	ldr	r3, [sp, #8]
	    GPIO_InitStruct.Pin = ADC_VNA_Pin|ADC_VP_Pin|ADC_BAT_Pin;
 800833c:	231c      	movs	r3, #28
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800833e:	05c0      	lsls	r0, r0, #23
	    GPIO_InitStruct.Pin = ADC_VNA_Pin|ADC_VP_Pin|ADC_BAT_Pin;
 8008340:	9303      	str	r3, [sp, #12]
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008342:	3b19      	subs	r3, #25
 8008344:	9304      	str	r3, [sp, #16]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008346:	9605      	str	r6, [sp, #20]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008348:	f7fb f972 	bl	8003630 <HAL_GPIO_Init>
	#endif
}
 800834c:	b009      	add	sp, #36	; 0x24
 800834e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008350:	40021000 	.word	0x40021000
 8008354:	50000400 	.word	0x50000400

08008358 <Modem_Init_Peripheral>:
{
 8008358:	b510      	push	{r4, lr}
    Modem_Init_Gpio_Again();
 800835a:	f7ff ffb9 	bl	80082d0 <Modem_Init_Gpio_Again>
    AdcInitialized = 0;
 800835e:	2200      	movs	r2, #0
 8008360:	4b06      	ldr	r3, [pc, #24]	; (800837c <Modem_Init_Peripheral+0x24>)
 8008362:	701a      	strb	r2, [r3, #0]
    	MX_USART1_UART_Init();
 8008364:	f000 fd88 	bl	8008e78 <MX_USART1_UART_Init>
    	__HAL_UART_ENABLE_IT(&uart_debug, UART_IT_RXNE);
 8008368:	4b05      	ldr	r3, [pc, #20]	; (8008380 <Modem_Init_Peripheral+0x28>)
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	2320      	movs	r3, #32
 800836e:	6811      	ldr	r1, [r2, #0]
 8008370:	430b      	orrs	r3, r1
 8008372:	6013      	str	r3, [r2, #0]
    	MX_I2C1_Init();
 8008374:	f000 fd16 	bl	8008da4 <MX_I2C1_Init>
}
 8008378:	bd10      	pop	{r4, pc}
 800837a:	46c0      	nop			; (mov r8, r8)
 800837c:	200009a3 	.word	0x200009a3
 8008380:	200013cc 	.word	0x200013cc

08008384 <Save_ID>:
/**
 * @param	0: DCU_ID
 * 			1: NET_ID
 */
void Save_ID(uint8_t type)
{
 8008384:	b530      	push	{r4, r5, lr}
    uint8_t i=0;
	uint8_t temp_arr[40] = {0};
 8008386:	2400      	movs	r4, #0
{
 8008388:	b08b      	sub	sp, #44	; 0x2c
	uint8_t temp_arr[40] = {0};
 800838a:	2224      	movs	r2, #36	; 0x24
 800838c:	0021      	movs	r1, r4
{
 800838e:	0005      	movs	r5, r0
	uint8_t temp_arr[40] = {0};
 8008390:	a801      	add	r0, sp, #4
 8008392:	9400      	str	r4, [sp, #0]
 8008394:	f001 ff20 	bl	800a1d8 <memset>

	if(type == 0)
 8008398:	22aa      	movs	r2, #170	; 0xaa
	{
		temp_arr[0] = BYTE_TEMP_FIRST;
 800839a:	4669      	mov	r1, sp
 800839c:	4b17      	ldr	r3, [pc, #92]	; (80083fc <Save_ID+0x78>)
 800839e:	700a      	strb	r2, [r1, #0]
		temp_arr[1] = sModem.sDCU_id.Length_u16;
 80083a0:	001a      	movs	r2, r3
 80083a2:	3254      	adds	r2, #84	; 0x54
	if(type == 0)
 80083a4:	42a5      	cmp	r5, r4
 80083a6:	d115      	bne.n	80083d4 <Save_ID+0x50>
		temp_arr[1] = sModem.sDCU_id.Length_u16;
 80083a8:	8892      	ldrh	r2, [r2, #4]

		for (i = 0;i < sModem.sDCU_id.Length_u16; i++)
			temp_arr[i+2] = sModem.sDCU_id.Data_a8[i];
 80083aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
		temp_arr[1] = sModem.sDCU_id.Length_u16;
 80083ac:	704a      	strb	r2, [r1, #1]
		for (i = 0;i < sModem.sDCU_id.Length_u16; i++)
 80083ae:	42aa      	cmp	r2, r5
 80083b0:	d809      	bhi.n	80083c6 <Save_ID+0x42>

		OnchipFlashPageErase(ADDR_DCUID);
 80083b2:	4813      	ldr	r0, [pc, #76]	; (8008400 <Save_ID+0x7c>)
 80083b4:	f000 fe64 	bl	8009080 <OnchipFlashPageErase>
		OnchipFlashWriteData(ADDR_DCUID, temp_arr, 40);
 80083b8:	2228      	movs	r2, #40	; 0x28
 80083ba:	4669      	mov	r1, sp
 80083bc:	4810      	ldr	r0, [pc, #64]	; (8008400 <Save_ID+0x7c>)

		for (i = 0;i < sModem.sNET_id.Length_u16; i++)
			temp_arr[i+2] = sModem.sNET_id.Data_a8[i];

		OnchipFlashPageErase(ADDR_NETID);
		OnchipFlashWriteData(ADDR_NETID, temp_arr, 40);
 80083be:	f000 fe38 	bl	8009032 <OnchipFlashWriteData>
	}
}
 80083c2:	b00b      	add	sp, #44	; 0x2c
 80083c4:	bd30      	pop	{r4, r5, pc}
			temp_arr[i+2] = sModem.sDCU_id.Data_a8[i];
 80083c6:	0029      	movs	r1, r5
 80083c8:	5d58      	ldrb	r0, [r3, r5]
 80083ca:	4469      	add	r1, sp
		for (i = 0;i < sModem.sDCU_id.Length_u16; i++)
 80083cc:	3501      	adds	r5, #1
			temp_arr[i+2] = sModem.sDCU_id.Data_a8[i];
 80083ce:	7088      	strb	r0, [r1, #2]
		for (i = 0;i < sModem.sDCU_id.Length_u16; i++)
 80083d0:	b2ed      	uxtb	r5, r5
 80083d2:	e7ec      	b.n	80083ae <Save_ID+0x2a>
		temp_arr[1] = sModem.sNET_id.Length_u16;
 80083d4:	8992      	ldrh	r2, [r2, #12]
			temp_arr[i+2] = sModem.sNET_id.Data_a8[i];
 80083d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
		temp_arr[1] = sModem.sNET_id.Length_u16;
 80083d8:	704a      	strb	r2, [r1, #1]
		for (i = 0;i < sModem.sNET_id.Length_u16; i++)
 80083da:	0021      	movs	r1, r4
 80083dc:	428a      	cmp	r2, r1
 80083de:	d806      	bhi.n	80083ee <Save_ID+0x6a>
		OnchipFlashPageErase(ADDR_NETID);
 80083e0:	4808      	ldr	r0, [pc, #32]	; (8008404 <Save_ID+0x80>)
 80083e2:	f000 fe4d 	bl	8009080 <OnchipFlashPageErase>
		OnchipFlashWriteData(ADDR_NETID, temp_arr, 40);
 80083e6:	2228      	movs	r2, #40	; 0x28
 80083e8:	4669      	mov	r1, sp
 80083ea:	4806      	ldr	r0, [pc, #24]	; (8008404 <Save_ID+0x80>)
 80083ec:	e7e7      	b.n	80083be <Save_ID+0x3a>
			temp_arr[i+2] = sModem.sNET_id.Data_a8[i];
 80083ee:	0008      	movs	r0, r1
 80083f0:	5c5c      	ldrb	r4, [r3, r1]
 80083f2:	4468      	add	r0, sp
		for (i = 0;i < sModem.sNET_id.Length_u16; i++)
 80083f4:	3101      	adds	r1, #1
			temp_arr[i+2] = sModem.sNET_id.Data_a8[i];
 80083f6:	7084      	strb	r4, [r0, #2]
		for (i = 0;i < sModem.sNET_id.Length_u16; i++)
 80083f8:	b2c9      	uxtb	r1, r1
 80083fa:	e7ef      	b.n	80083dc <Save_ID+0x58>
 80083fc:	20000168 	.word	0x20000168
 8008400:	0802f500 	.word	0x0802f500
 8008404:	0802f580 	.word	0x0802f580

08008408 <Init_ID>:
{
 8008408:	b510      	push	{r4, lr}
    if(type == 0)
 800840a:	2800      	cmp	r0, #0
 800840c:	d10d      	bne.n	800842a <Init_ID+0x22>
    	temp = *(__IO uint8_t*) ADDR_DCUID;
 800840e:	4b0e      	ldr	r3, [pc, #56]	; (8008448 <Init_ID+0x40>)
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	b2d8      	uxtb	r0, r3
    	if (temp != FLASH_BYTE_EMPTY)
 8008414:	2b00      	cmp	r3, #0
 8008416:	d013      	beq.n	8008440 <Init_ID+0x38>
            Flash_Get_Infor ((ADDR_DCUID + 1), sModem.sDCU_id.Data_a8, &sModem.sDCU_id.Length_u16, 10);
 8008418:	490c      	ldr	r1, [pc, #48]	; (800844c <Init_ID+0x44>)
 800841a:	230a      	movs	r3, #10
 800841c:	000a      	movs	r2, r1
 800841e:	480c      	ldr	r0, [pc, #48]	; (8008450 <Init_ID+0x48>)
 8008420:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8008422:	3258      	adds	r2, #88	; 0x58
            Flash_Get_Infor ((ADDR_NETID + 1), sModem.sNET_id.Data_a8, &sModem.sNET_id.Length_u16, 10);
 8008424:	f7ff fec0 	bl	80081a8 <Flash_Get_Infor>
}
 8008428:	bd10      	pop	{r4, pc}
    	temp = *(__IO uint8_t*) ADDR_NETID;
 800842a:	4b0a      	ldr	r3, [pc, #40]	; (8008454 <Init_ID+0x4c>)
 800842c:	781b      	ldrb	r3, [r3, #0]
    	if (temp != FLASH_BYTE_EMPTY)
 800842e:	2b00      	cmp	r3, #0
 8008430:	d006      	beq.n	8008440 <Init_ID+0x38>
            Flash_Get_Infor ((ADDR_NETID + 1), sModem.sNET_id.Data_a8, &sModem.sNET_id.Length_u16, 10);
 8008432:	4906      	ldr	r1, [pc, #24]	; (800844c <Init_ID+0x44>)
 8008434:	230a      	movs	r3, #10
 8008436:	000a      	movs	r2, r1
 8008438:	4807      	ldr	r0, [pc, #28]	; (8008458 <Init_ID+0x50>)
 800843a:	6dc9      	ldr	r1, [r1, #92]	; 0x5c
 800843c:	3260      	adds	r2, #96	; 0x60
 800843e:	e7f1      	b.n	8008424 <Init_ID+0x1c>
    		Save_ID(type);
 8008440:	f7ff ffa0 	bl	8008384 <Save_ID>
}
 8008444:	e7f0      	b.n	8008428 <Init_ID+0x20>
 8008446:	46c0      	nop			; (mov r8, r8)
 8008448:	0802f500 	.word	0x0802f500
 800844c:	20000168 	.word	0x20000168
 8008450:	0802f501 	.word	0x0802f501
 8008454:	0802f580 	.word	0x0802f580
 8008458:	0802f581 	.word	0x0802f581

0800845c <Save_Freq_Send_Data>:
        Save_Freq_Send_Data();
    }
}

void Save_Freq_Send_Data (void)
{
 800845c:	b510      	push	{r4, lr}
 800845e:	b086      	sub	sp, #24
    uint8_t Buff_temp[24] = {0};
 8008460:	2214      	movs	r2, #20
 8008462:	2100      	movs	r1, #0
 8008464:	a801      	add	r0, sp, #4
 8008466:	f001 feb7 	bl	800a1d8 <memset>

    Buff_temp[0] = BYTE_TEMP_FIRST;
 800846a:	466a      	mov	r2, sp
 800846c:	4b0b      	ldr	r3, [pc, #44]	; (800849c <Save_Freq_Send_Data+0x40>)
    Buff_temp[1] = 3;
    Buff_temp[2] = sFreqInfor.NumWakeup_u8;
 800846e:	4669      	mov	r1, sp
    Buff_temp[0] = BYTE_TEMP_FIRST;
 8008470:	8013      	strh	r3, [r2, #0]
    Buff_temp[2] = sFreqInfor.NumWakeup_u8;
 8008472:	4b0b      	ldr	r3, [pc, #44]	; (80084a0 <Save_Freq_Send_Data+0x44>)

    Buff_temp[3] = (sFreqInfor.FreqWakeup_u32 >> 8) & 0xFF;
    Buff_temp[4] = sFreqInfor.FreqWakeup_u32 & 0xFF;

    Erase_Firmware(ADDR_FREQ_ACTIVE, 1);
 8008474:	4c0b      	ldr	r4, [pc, #44]	; (80084a4 <Save_Freq_Send_Data+0x48>)
    Buff_temp[2] = sFreqInfor.NumWakeup_u8;
 8008476:	001a      	movs	r2, r3
 8008478:	322c      	adds	r2, #44	; 0x2c
 800847a:	7812      	ldrb	r2, [r2, #0]
    Erase_Firmware(ADDR_FREQ_ACTIVE, 1);
 800847c:	0020      	movs	r0, r4
    Buff_temp[2] = sFreqInfor.NumWakeup_u8;
 800847e:	708a      	strb	r2, [r1, #2]
    Buff_temp[3] = (sFreqInfor.FreqWakeup_u32 >> 8) & 0xFF;
 8008480:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008482:	0a1a      	lsrs	r2, r3, #8
    Buff_temp[4] = sFreqInfor.FreqWakeup_u32 & 0xFF;
 8008484:	710b      	strb	r3, [r1, #4]
    Buff_temp[3] = (sFreqInfor.FreqWakeup_u32 >> 8) & 0xFF;
 8008486:	70ca      	strb	r2, [r1, #3]
    Erase_Firmware(ADDR_FREQ_ACTIVE, 1);
 8008488:	2101      	movs	r1, #1
 800848a:	f000 fe1d 	bl	80090c8 <Erase_Firmware>
    OnchipFlashWriteData(ADDR_FREQ_ACTIVE, &Buff_temp[0], 16);
 800848e:	2210      	movs	r2, #16
 8008490:	4669      	mov	r1, sp
 8008492:	0020      	movs	r0, r4
 8008494:	f000 fdcd 	bl	8009032 <OnchipFlashWriteData>
}
 8008498:	b006      	add	sp, #24
 800849a:	bd10      	pop	{r4, pc}
 800849c:	000003aa 	.word	0x000003aa
 80084a0:	200001e8 	.word	0x200001e8
 80084a4:	0802f600 	.word	0x0802f600

080084a8 <Init_Timer_Send>:
{
 80084a8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    uint8_t 	Buff_temp[24] = {0};
 80084aa:	2100      	movs	r1, #0
 80084ac:	2214      	movs	r2, #20
 80084ae:	a801      	add	r0, sp, #4
 80084b0:	9100      	str	r1, [sp, #0]
 80084b2:	f001 fe91 	bl	800a1d8 <memset>
    temp = *(__IO uint8_t*) (ADDR_FREQ_ACTIVE);
 80084b6:	480f      	ldr	r0, [pc, #60]	; (80084f4 <Init_Timer_Send+0x4c>)
 80084b8:	7803      	ldrb	r3, [r0, #0]
    if (temp != FLASH_BYTE_EMPTY)
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d017      	beq.n	80084ee <Init_Timer_Send+0x46>
        OnchipFlashReadData(ADDR_FREQ_ACTIVE, &Buff_temp[0], 24);
 80084be:	2218      	movs	r2, #24
 80084c0:	4669      	mov	r1, sp
 80084c2:	f000 fe0e 	bl	80090e2 <OnchipFlashReadData>
        if (Length < 24)
 80084c6:	466b      	mov	r3, sp
 80084c8:	785b      	ldrb	r3, [r3, #1]
 80084ca:	2b17      	cmp	r3, #23
 80084cc:	d80d      	bhi.n	80084ea <Init_Timer_Send+0x42>
            sFreqInfor.NumWakeup_u8 = Buff_temp[2];
 80084ce:	4a0a      	ldr	r2, [pc, #40]	; (80084f8 <Init_Timer_Send+0x50>)
 80084d0:	4669      	mov	r1, sp
 80084d2:	0013      	movs	r3, r2
 80084d4:	7889      	ldrb	r1, [r1, #2]
 80084d6:	332c      	adds	r3, #44	; 0x2c
 80084d8:	7019      	strb	r1, [r3, #0]
            sFreqInfor.FreqWakeup_u32 = (sFreqInfor.FreqWakeup_u32 << 8) | Buff_temp[4];
 80084da:	466b      	mov	r3, sp
 80084dc:	78d9      	ldrb	r1, [r3, #3]
 80084de:	3303      	adds	r3, #3
 80084e0:	785b      	ldrb	r3, [r3, #1]
 80084e2:	021b      	lsls	r3, r3, #8
 80084e4:	430b      	orrs	r3, r1
 80084e6:	ba5b      	rev16	r3, r3
 80084e8:	85d3      	strh	r3, [r2, #46]	; 0x2e
}
 80084ea:	b007      	add	sp, #28
 80084ec:	bd00      	pop	{pc}
        Save_Freq_Send_Data();
 80084ee:	f7ff ffb5 	bl	800845c <Save_Freq_Send_Data>
}
 80084f2:	e7fa      	b.n	80084ea <Init_Timer_Send+0x42>
 80084f4:	0802f600 	.word	0x0802f600
 80084f8:	200001e8 	.word	0x200001e8

080084fc <Save_Device_Type>:
    }
}

void Save_Device_Type (void)
{
    uint8_t Buff_temp[24] = {0};
 80084fc:	2100      	movs	r1, #0
{
 80084fe:	b510      	push	{r4, lr}
 8008500:	b086      	sub	sp, #24
    uint8_t Buff_temp[24] = {0};
 8008502:	2214      	movs	r2, #20
 8008504:	a801      	add	r0, sp, #4
 8008506:	9100      	str	r1, [sp, #0]
 8008508:	f001 fe66 	bl	800a1d8 <memset>

    Buff_temp[0] = BYTE_TEMP_FIRST;
 800850c:	23d5      	movs	r3, #213	; 0xd5
 800850e:	466a      	mov	r2, sp
 8008510:	005b      	lsls	r3, r3, #1
 8008512:	8013      	strh	r3, [r2, #0]
    Buff_temp[1] = 1;
    Buff_temp[2] = sModem.TypeModem_u8;
 8008514:	4b07      	ldr	r3, [pc, #28]	; (8008534 <Save_Device_Type+0x38>)

    Erase_Firmware(ADDR_DEVICE_TYPE, 1);
 8008516:	4c08      	ldr	r4, [pc, #32]	; (8008538 <Save_Device_Type+0x3c>)
    Buff_temp[2] = sModem.TypeModem_u8;
 8008518:	3354      	adds	r3, #84	; 0x54
 800851a:	7e1b      	ldrb	r3, [r3, #24]
    Erase_Firmware(ADDR_DEVICE_TYPE, 1);
 800851c:	0020      	movs	r0, r4
    Buff_temp[2] = sModem.TypeModem_u8;
 800851e:	7093      	strb	r3, [r2, #2]
    Erase_Firmware(ADDR_DEVICE_TYPE, 1);
 8008520:	2101      	movs	r1, #1
 8008522:	f000 fdd1 	bl	80090c8 <Erase_Firmware>
    OnchipFlashWriteData(ADDR_DEVICE_TYPE, &Buff_temp[0], 16);
 8008526:	2210      	movs	r2, #16
 8008528:	4669      	mov	r1, sp
 800852a:	0020      	movs	r0, r4
 800852c:	f000 fd81 	bl	8009032 <OnchipFlashWriteData>
}
 8008530:	b006      	add	sp, #24
 8008532:	bd10      	pop	{r4, pc}
 8008534:	20000168 	.word	0x20000168
 8008538:	0802f680 	.word	0x0802f680

0800853c <Init_Device_Type>:
{
 800853c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    uint8_t 	Buff_temp[24] = {0};
 800853e:	2100      	movs	r1, #0
 8008540:	2214      	movs	r2, #20
 8008542:	a801      	add	r0, sp, #4
 8008544:	9100      	str	r1, [sp, #0]
 8008546:	f001 fe47 	bl	800a1d8 <memset>
    temp = *(__IO uint8_t*) (ADDR_DEVICE_TYPE);
 800854a:	480b      	ldr	r0, [pc, #44]	; (8008578 <Init_Device_Type+0x3c>)
 800854c:	7803      	ldrb	r3, [r0, #0]
    if (temp != FLASH_BYTE_EMPTY)
 800854e:	2b00      	cmp	r3, #0
 8008550:	d00e      	beq.n	8008570 <Init_Device_Type+0x34>
        OnchipFlashReadData(ADDR_DEVICE_TYPE, &Buff_temp[0], 24);
 8008552:	2218      	movs	r2, #24
 8008554:	4669      	mov	r1, sp
 8008556:	f000 fdc4 	bl	80090e2 <OnchipFlashReadData>
        if (Length < 24)
 800855a:	466b      	mov	r3, sp
 800855c:	785b      	ldrb	r3, [r3, #1]
 800855e:	2b17      	cmp	r3, #23
 8008560:	d804      	bhi.n	800856c <Init_Device_Type+0x30>
            sModem.TypeModem_u8 = Buff_temp[2];
 8008562:	466a      	mov	r2, sp
 8008564:	4b05      	ldr	r3, [pc, #20]	; (800857c <Init_Device_Type+0x40>)
 8008566:	7892      	ldrb	r2, [r2, #2]
 8008568:	3354      	adds	r3, #84	; 0x54
 800856a:	761a      	strb	r2, [r3, #24]
}
 800856c:	b007      	add	sp, #28
 800856e:	bd00      	pop	{pc}
        Save_Device_Type();
 8008570:	f7ff ffc4 	bl	80084fc <Save_Device_Type>
}
 8008574:	e7fa      	b.n	800856c <Init_Device_Type+0x30>
 8008576:	46c0      	nop			; (mov r8, r8)
 8008578:	0802f680 	.word	0x0802f680
 800857c:	20000168 	.word	0x20000168

08008580 <Init_Memory_Infor>:
{
 8008580:	b510      	push	{r4, lr}
    Init_Timer_Send();
 8008582:	f7ff ff91 	bl	80084a8 <Init_Timer_Send>
    Init_Device_Type();
 8008586:	f7ff ffd9 	bl	800853c <Init_Device_Type>
	Init_ID(0);
 800858a:	2000      	movs	r0, #0
 800858c:	f7ff ff3c 	bl	8008408 <Init_ID>
	Init_ID(1);
 8008590:	2001      	movs	r0, #1
 8008592:	f7ff ff39 	bl	8008408 <Init_ID>
}
 8008596:	bd10      	pop	{r4, pc}

08008598 <USER_Payload_Node_Single>:
{

}

void USER_Payload_Node_Single(uint32_t delay)
{
 8008598:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Init */
	LOG(LOG_DEBUG, "USER_Payload_Node_Single");
	uint8_t     pData[128] = {0};
 800859a:	2600      	movs	r6, #0
{
 800859c:	b0a7      	sub	sp, #156	; 0x9c
	LOG(LOG_DEBUG, "USER_Payload_Node_Single");
 800859e:	4942      	ldr	r1, [pc, #264]	; (80086a8 <USER_Payload_Node_Single+0x110>)
{
 80085a0:	9004      	str	r0, [sp, #16]
	LOG(LOG_DEBUG, "USER_Payload_Node_Single");
 80085a2:	2001      	movs	r0, #1
 80085a4:	f001 fab4 	bl	8009b10 <LOG>
	uint8_t     pData[128] = {0};
 80085a8:	227c      	movs	r2, #124	; 0x7c
 80085aa:	0031      	movs	r1, r6
 80085ac:	a807      	add	r0, sp, #28
 80085ae:	9606      	str	r6, [sp, #24]
 80085b0:	240a      	movs	r4, #10
 80085b2:	f001 fe11 	bl	800a1d8 <memset>
	uint16_t	Value_Measure_Battery = 0;

	/* Measure */
	for( i = 0; i < TIME_MEASURE_SINGLE; i++)
	{
		switch(sModem.TypeModem_u8)
 80085b6:	4d3d      	ldr	r5, [pc, #244]	; (80086ac <USER_Payload_Node_Single+0x114>)
 80085b8:	7e2b      	ldrb	r3, [r5, #24]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d05c      	beq.n	8008678 <USER_Payload_Node_Single+0xe0>
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d05f      	beq.n	8008682 <USER_Payload_Node_Single+0xea>
				Value_Measure_Single += Get_Vol_VP();
				break;
			default:
				break;
		}
		HAL_Delay(DELAY_MEASURE_SINGLE);
 80085c2:	2064      	movs	r0, #100	; 0x64
	for( i = 0; i < TIME_MEASURE_SINGLE; i++)
 80085c4:	3c01      	subs	r4, #1
		HAL_Delay(DELAY_MEASURE_SINGLE);
 80085c6:	f7fa faa5 	bl	8002b14 <HAL_Delay>
	for( i = 0; i < TIME_MEASURE_SINGLE; i++)
 80085ca:	b2a4      	uxth	r4, r4
		LED_TOGGLE(__LED_MEASURE);
 80085cc:	2001      	movs	r0, #1
 80085ce:	f7ff f871 	bl	80076b4 <LED_TOGGLE>
	for( i = 0; i < TIME_MEASURE_SINGLE; i++)
 80085d2:	2c00      	cmp	r4, #0
 80085d4:	d1ef      	bne.n	80085b6 <USER_Payload_Node_Single+0x1e>
	}
	Value_Measure_Single /= TIME_MEASURE_SINGLE;
 80085d6:	210a      	movs	r1, #10
 80085d8:	0030      	movs	r0, r6
 80085da:	f7f7 fdbb 	bl	8000154 <__udivsi3>
 80085de:	b283      	uxth	r3, r0
 80085e0:	9302      	str	r3, [sp, #8]
	Value_Measure_Battery = Get_Vol_BAT();
 80085e2:	f7ff fa01 	bl	80079e8 <Get_Vol_BAT>

	/* Packet */
	pData[length++] = OBIS_ID_SENSOR;
 80085e6:	2301      	movs	r3, #1
	pData[length++] = sModem.sDCU_id.Length_u16;

	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 80085e8:	0022      	movs	r2, r4
	Value_Measure_Battery = Get_Vol_BAT();
 80085ea:	9005      	str	r0, [sp, #20]
	pData[length++] = OBIS_ID_SENSOR;
 80085ec:	a806      	add	r0, sp, #24
 80085ee:	7003      	strb	r3, [r0, #0]
	pData[length++] = sModem.sDCU_id.Length_u16;
 80085f0:	88af      	ldrh	r7, [r5, #4]
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80085f2:	682b      	ldr	r3, [r5, #0]
	pData[length++] = sModem.sDCU_id.Length_u16;
 80085f4:	b2f9      	uxtb	r1, r7
 80085f6:	7041      	strb	r1, [r0, #1]
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80085f8:	9303      	str	r3, [sp, #12]
 80085fa:	1c93      	adds	r3, r2, #2
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 80085fc:	b296      	uxth	r6, r2
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80085fe:	b2db      	uxtb	r3, r3
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 8008600:	42b7      	cmp	r7, r6
 8008602:	d841      	bhi.n	8008688 <USER_Payload_Node_Single+0xf0>

	if (sModem.TypeModem_u8 == _LORA_NODE_VNA)
 8008604:	4a29      	ldr	r2, [pc, #164]	; (80086ac <USER_Payload_Node_Single+0x114>)
 8008606:	1c88      	adds	r0, r1, #2
 8008608:	7e17      	ldrb	r7, [r2, #24]
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 800860a:	3103      	adds	r1, #3
 800860c:	b2c0      	uxtb	r0, r0
 800860e:	b2c9      	uxtb	r1, r1
	if (sModem.TypeModem_u8 == _LORA_NODE_VNA)
 8008610:	aa06      	add	r2, sp, #24
 8008612:	2f00      	cmp	r7, #0
 8008614:	d13d      	bne.n	8008692 <USER_Payload_Node_Single+0xfa>
	{
		pData[length++] = OBIS_VOL_VNA;
	} else if (sModem.TypeModem_u8 == _LORA_NODE_VP)
	{
		pData[length++] = OBIS_VOL_VNA;
 8008616:	2007      	movs	r0, #7
 8008618:	54d0      	strb	r0, [r2, r3]
	}
	pData[length++] = 0x02;
 800861a:	2302      	movs	r3, #2
	pData[length++] = (Value_Measure_Single >> 8) & 0xFF;
 800861c:	9802      	ldr	r0, [sp, #8]
	pData[length++] = 0x02;
 800861e:	5453      	strb	r3, [r2, r1]
 8008620:	1c4b      	adds	r3, r1, #1
	pData[length++] = (Value_Measure_Single >> 8) & 0xFF;
 8008622:	b2db      	uxtb	r3, r3
 8008624:	0a00      	lsrs	r0, r0, #8
 8008626:	54d0      	strb	r0, [r2, r3]
	pData[length++] = Value_Measure_Single & 0xFF;
 8008628:	9802      	ldr	r0, [sp, #8]
	pData[length++] = (Value_Measure_Single >> 8) & 0xFF;
 800862a:	1c8b      	adds	r3, r1, #2
	pData[length++] = Value_Measure_Single & 0xFF;
 800862c:	b2db      	uxtb	r3, r3
 800862e:	54d0      	strb	r0, [r2, r3]

	pData[length++] = OBIS_VOL_BAT;
 8008630:	2009      	movs	r0, #9
	pData[length++] = Value_Measure_Single & 0xFF;
 8008632:	1ccb      	adds	r3, r1, #3
	pData[length++] = OBIS_VOL_BAT;
 8008634:	b2db      	uxtb	r3, r3
 8008636:	54d0      	strb	r0, [r2, r3]
 8008638:	1d0b      	adds	r3, r1, #4
	pData[length++] = 0x01;
 800863a:	b2db      	uxtb	r3, r3
 800863c:	3808      	subs	r0, #8
 800863e:	54d0      	strb	r0, [r2, r3]
	pData[length++] = Value_Measure_Battery & 0xFF;
 8008640:	9805      	ldr	r0, [sp, #20]
	pData[length++] = 0x01;
 8008642:	1d4b      	adds	r3, r1, #5
	pData[length++] = Value_Measure_Battery & 0xFF;
 8008644:	b2db      	uxtb	r3, r3
 8008646:	54d0      	strb	r0, [r2, r3]
	pData[length++] = 0x00;
 8008648:	2300      	movs	r3, #0
	pData[length++] = Value_Measure_Battery & 0xFF;
 800864a:	1d88      	adds	r0, r1, #6

	length++;
 800864c:	3108      	adds	r1, #8
	pData[length++] = 0x00;
 800864e:	b2c0      	uxtb	r0, r0
	length++;
 8008650:	b2c9      	uxtb	r1, r1
	pData[length++] = 0x00;
 8008652:	5413      	strb	r3, [r2, r0]
	for (i = 0; i < (length - 1); i++)
 8008654:	1e4a      	subs	r2, r1, #1
		TempCrc ^= pData[i];
 8008656:	a804      	add	r0, sp, #16
	for (i = 0; i < (length - 1); i++)
 8008658:	4294      	cmp	r4, r2
 800865a:	db1e      	blt.n	800869a <USER_Payload_Node_Single+0x102>

	pData[length-1] = TempCrc;
 800865c:	2408      	movs	r4, #8
 800865e:	1900      	adds	r0, r0, r4
 8008660:	5483      	strb	r3, [r0, r2]

	/* Send */
	sModem.bNeedConfirm = DATA_CONFIRMED_UP;
 8008662:	4b13      	ldr	r3, [pc, #76]	; (80086b0 <USER_Payload_Node_Single+0x118>)
	sModem.TypeDataMessage = _DATA_SINGLE;
	AppLora_Send(pData, length, DATA_CONFIRMED_UP, _DATA_SINGLE, delay);
 8008664:	a806      	add	r0, sp, #24
	sModem.bNeedConfirm = DATA_CONFIRMED_UP;
 8008666:	84ab      	strh	r3, [r5, #36]	; 0x24
	AppLora_Send(pData, length, DATA_CONFIRMED_UP, _DATA_SINGLE, delay);
 8008668:	9b04      	ldr	r3, [sp, #16]
 800866a:	9300      	str	r3, [sp, #0]
 800866c:	2303      	movs	r3, #3
 800866e:	001a      	movs	r2, r3
 8008670:	f7fe ff78 	bl	8007564 <AppLora_Send>
}
 8008674:	b027      	add	sp, #156	; 0x9c
 8008676:	bdf0      	pop	{r4, r5, r6, r7, pc}
				Value_Measure_Single += Get_Vol_VNA();
 8008678:	f7ff f992 	bl	80079a0 <Get_Vol_VNA>
				Value_Measure_Single += Get_Vol_VP();
 800867c:	1986      	adds	r6, r0, r6
 800867e:	b2b6      	uxth	r6, r6
				break;
 8008680:	e79f      	b.n	80085c2 <USER_Payload_Node_Single+0x2a>
				Value_Measure_Single += Get_Vol_VP();
 8008682:	f7ff f99f 	bl	80079c4 <Get_Vol_VP>
 8008686:	e7f9      	b.n	800867c <USER_Payload_Node_Single+0xe4>
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 8008688:	9e03      	ldr	r6, [sp, #12]
 800868a:	5cb6      	ldrb	r6, [r6, r2]
 800868c:	3201      	adds	r2, #1
 800868e:	54c6      	strb	r6, [r0, r3]
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 8008690:	e7b3      	b.n	80085fa <USER_Payload_Node_Single+0x62>
	} else if (sModem.TypeModem_u8 == _LORA_NODE_VP)
 8008692:	2f01      	cmp	r7, #1
 8008694:	d0bf      	beq.n	8008616 <USER_Payload_Node_Single+0x7e>
 8008696:	0001      	movs	r1, r0
 8008698:	e7bf      	b.n	800861a <USER_Payload_Node_Single+0x82>
		TempCrc ^= pData[i];
 800869a:	2608      	movs	r6, #8
 800869c:	1980      	adds	r0, r0, r6
 800869e:	5d00      	ldrb	r0, [r0, r4]
	for (i = 0; i < (length - 1); i++)
 80086a0:	3401      	adds	r4, #1
		TempCrc ^= pData[i];
 80086a2:	4043      	eors	r3, r0
	for (i = 0; i < (length - 1); i++)
 80086a4:	b2a4      	uxth	r4, r4
 80086a6:	e7d6      	b.n	8008656 <USER_Payload_Node_Single+0xbe>
 80086a8:	0800b289 	.word	0x0800b289
 80086ac:	200001bc 	.word	0x200001bc
 80086b0:	00000303 	.word	0x00000303

080086b4 <USER_Payload_Node_Calib>:

void USER_Payload_Node_Calib(uint32_t delay)
{
 80086b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086b6:	2400      	movs	r4, #0
 80086b8:	b0bf      	sub	sp, #252	; 0xfc
	/* Init */
	LOG(LOG_DEBUG, "USER_Payload_Node_Calib");
 80086ba:	493c      	ldr	r1, [pc, #240]	; (80087ac <USER_Payload_Node_Calib+0xf8>)
{
 80086bc:	9003      	str	r0, [sp, #12]
	LOG(LOG_DEBUG, "USER_Payload_Node_Calib");
 80086be:	2001      	movs	r0, #1
 80086c0:	f001 fa26 	bl	8009b10 <LOG>
	uint8_t     pData[128] = {0};
 80086c4:	227c      	movs	r2, #124	; 0x7c
 80086c6:	0021      	movs	r1, r4
 80086c8:	a81f      	add	r0, sp, #124	; 0x7c
 80086ca:	941e      	str	r4, [sp, #120]	; 0x78
	uint8_t		Value_Measure_Calib[TIME_MEASURE_CALIB*2];
	uint16_t	Value;
	uint8_t		Pos = 0;

	/* Measure */
	for(i = 0; i < TIME_MEASURE_CALIB; i++)
 80086cc:	0025      	movs	r5, r4
	uint8_t     pData[128] = {0};
 80086ce:	f001 fd83 	bl	800a1d8 <memset>
	uint8_t		Pos = 0;
 80086d2:	0026      	movs	r6, r4
					break;
			}
			Value_Measure_Calib[Pos++] = (uint8_t) (Value >> 8);
			Value_Measure_Calib[Pos++] = (uint8_t) Value;
		}
		HAL_Delay(DELAY_MEASURE_CALIB);
 80086d4:	2064      	movs	r0, #100	; 0x64
	for(i = 0; i < TIME_MEASURE_CALIB; i++)
 80086d6:	3501      	adds	r5, #1
		HAL_Delay(DELAY_MEASURE_CALIB);
 80086d8:	f7fa fa1c 	bl	8002b14 <HAL_Delay>
	for(i = 0; i < TIME_MEASURE_CALIB; i++)
 80086dc:	b2ad      	uxth	r5, r5
		LED_TOGGLE(__LED_MEASURE);
 80086de:	2001      	movs	r0, #1
 80086e0:	f7fe ffe8 	bl	80076b4 <LED_TOGGLE>
	for(i = 0; i < TIME_MEASURE_CALIB; i++)
 80086e4:	2d32      	cmp	r5, #50	; 0x32
 80086e6:	d13c      	bne.n	8008762 <USER_Payload_Node_Calib+0xae>
	}

	/* Packet */
	pData[length++] = OBIS_ID_SENSOR;
 80086e8:	2301      	movs	r3, #1
	pData[length++] = sModem.sDCU_id.Length_u16;

	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 80086ea:	2400      	movs	r4, #0
	pData[length++] = sModem.sDCU_id.Length_u16;
 80086ec:	4a30      	ldr	r2, [pc, #192]	; (80087b0 <USER_Payload_Node_Calib+0xfc>)
	pData[length++] = OBIS_ID_SENSOR;
 80086ee:	a81e      	add	r0, sp, #120	; 0x78
 80086f0:	7003      	strb	r3, [r0, #0]
	pData[length++] = sModem.sDCU_id.Length_u16;
 80086f2:	8895      	ldrh	r5, [r2, #4]
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80086f4:	6817      	ldr	r7, [r2, #0]
	pData[length++] = sModem.sDCU_id.Length_u16;
 80086f6:	b2e9      	uxtb	r1, r5
 80086f8:	7041      	strb	r1, [r0, #1]
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80086fa:	1ca3      	adds	r3, r4, #2
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 80086fc:	b2a6      	uxth	r6, r4
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80086fe:	b2db      	uxtb	r3, r3
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 8008700:	42b5      	cmp	r5, r6
 8008702:	d846      	bhi.n	8008792 <USER_Payload_Node_Calib+0xde>

	if (sModem.TypeModem_u8 == _LORA_NODE_VNA)
 8008704:	7e15      	ldrb	r5, [r2, #24]
 8008706:	1c8c      	adds	r4, r1, #2
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 8008708:	3103      	adds	r1, #3
 800870a:	b2e4      	uxtb	r4, r4
 800870c:	b2c9      	uxtb	r1, r1
	if (sModem.TypeModem_u8 == _LORA_NODE_VNA)
 800870e:	2d00      	cmp	r5, #0
 8008710:	d143      	bne.n	800879a <USER_Payload_Node_Calib+0xe6>
	{
		pData[length++] = OBIS_VOL_VNA;
	} else if (sModem.TypeModem_u8 == _LORA_NODE_VP)
	{
		pData[length++] = OBIS_VOL_VNA;
 8008712:	2407      	movs	r4, #7
 8008714:	54c4      	strb	r4, [r0, r3]
	}
	pData[length++] = 0x64;
 8008716:	2464      	movs	r4, #100	; 0x64
 8008718:	5444      	strb	r4, [r0, r1]
 800871a:	000c      	movs	r4, r1
 800871c:	3465      	adds	r4, #101	; 0x65
 800871e:	1c4b      	adds	r3, r1, #1
 8008720:	b2e4      	uxtb	r4, r4
 8008722:	b2db      	uxtb	r3, r3
	for (i = 0; i < 100; i++)
 8008724:	ad05      	add	r5, sp, #20
 8008726:	9402      	str	r4, [sp, #8]
	{
		pData[length++] = Value_Measure_Calib[i];
 8008728:	ae1e      	add	r6, sp, #120	; 0x78
 800872a:	001f      	movs	r7, r3
 800872c:	782c      	ldrb	r4, [r5, #0]
 800872e:	3301      	adds	r3, #1
 8008730:	55f4      	strb	r4, [r6, r7]
	for (i = 0; i < 100; i++)
 8008732:	9c02      	ldr	r4, [sp, #8]
		pData[length++] = Value_Measure_Calib[i];
 8008734:	b2db      	uxtb	r3, r3
	for (i = 0; i < 100; i++)
 8008736:	3501      	adds	r5, #1
 8008738:	42a3      	cmp	r3, r4
 800873a:	d1f6      	bne.n	800872a <USER_Payload_Node_Calib+0x76>
	}
	pData[length++] = 0x00;
 800873c:	2400      	movs	r4, #0
 800873e:	54f4      	strb	r4, [r6, r3]

	length++;
	for (i = 0; i < (length - 1); i++)
 8008740:	0023      	movs	r3, r4
	length++;
 8008742:	3167      	adds	r1, #103	; 0x67
 8008744:	b2c9      	uxtb	r1, r1
	for (i = 0; i < (length - 1); i++)
 8008746:	1e4d      	subs	r5, r1, #1
 8008748:	42ab      	cmp	r3, r5
 800874a:	db2a      	blt.n	80087a2 <USER_Payload_Node_Calib+0xee>
		TempCrc ^= pData[i];

	pData[length-1] = TempCrc;

	/* Send */
	sModem.bNeedConfirm = DATA_CONFIRMED_UP;
 800874c:	4b19      	ldr	r3, [pc, #100]	; (80087b4 <USER_Payload_Node_Calib+0x100>)
	pData[length-1] = TempCrc;
 800874e:	5544      	strb	r4, [r0, r5]
	sModem.bNeedConfirm = DATA_CONFIRMED_UP;
 8008750:	8493      	strh	r3, [r2, #36]	; 0x24
	sModem.TypeDataMessage = _DATA_MULTI;
	AppLora_Send(pData, length, DATA_CONFIRMED_UP, _DATA_MULTI, delay);
 8008752:	9b03      	ldr	r3, [sp, #12]
 8008754:	2203      	movs	r2, #3
 8008756:	9300      	str	r3, [sp, #0]
 8008758:	2304      	movs	r3, #4
 800875a:	f7fe ff03 	bl	8007564 <AppLora_Send>
}
 800875e:	b03f      	add	sp, #252	; 0xfc
 8008760:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (i >= 6)
 8008762:	2d05      	cmp	r5, #5
 8008764:	d9b6      	bls.n	80086d4 <USER_Payload_Node_Calib+0x20>
			switch(sModem.TypeModem_u8)
 8008766:	4b12      	ldr	r3, [pc, #72]	; (80087b0 <USER_Payload_Node_Calib+0xfc>)
 8008768:	7e1b      	ldrb	r3, [r3, #24]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00a      	beq.n	8008784 <USER_Payload_Node_Calib+0xd0>
 800876e:	2b01      	cmp	r3, #1
 8008770:	d00c      	beq.n	800878c <USER_Payload_Node_Calib+0xd8>
			Value_Measure_Calib[Pos++] = (uint8_t) (Value >> 8);
 8008772:	1c73      	adds	r3, r6, #1
 8008774:	aa05      	add	r2, sp, #20
 8008776:	0a21      	lsrs	r1, r4, #8
 8008778:	5591      	strb	r1, [r2, r6]
 800877a:	b2db      	uxtb	r3, r3
			Value_Measure_Calib[Pos++] = (uint8_t) Value;
 800877c:	3602      	adds	r6, #2
 800877e:	b2f6      	uxtb	r6, r6
 8008780:	54d4      	strb	r4, [r2, r3]
 8008782:	e7a7      	b.n	80086d4 <USER_Payload_Node_Calib+0x20>
					Value = Get_Vol_VNA();
 8008784:	f7ff f90c 	bl	80079a0 <Get_Vol_VNA>
					Value = Get_Vol_VP();
 8008788:	0004      	movs	r4, r0
					break;
 800878a:	e7f2      	b.n	8008772 <USER_Payload_Node_Calib+0xbe>
					Value = Get_Vol_VP();
 800878c:	f7ff f91a 	bl	80079c4 <Get_Vol_VP>
 8008790:	e7fa      	b.n	8008788 <USER_Payload_Node_Calib+0xd4>
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 8008792:	5d3e      	ldrb	r6, [r7, r4]
 8008794:	3401      	adds	r4, #1
 8008796:	54c6      	strb	r6, [r0, r3]
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 8008798:	e7af      	b.n	80086fa <USER_Payload_Node_Calib+0x46>
	} else if (sModem.TypeModem_u8 == _LORA_NODE_VP)
 800879a:	2d01      	cmp	r5, #1
 800879c:	d0b9      	beq.n	8008712 <USER_Payload_Node_Calib+0x5e>
 800879e:	0021      	movs	r1, r4
 80087a0:	e7b9      	b.n	8008716 <USER_Payload_Node_Calib+0x62>
		TempCrc ^= pData[i];
 80087a2:	5cc6      	ldrb	r6, [r0, r3]
	for (i = 0; i < (length - 1); i++)
 80087a4:	3301      	adds	r3, #1
		TempCrc ^= pData[i];
 80087a6:	4074      	eors	r4, r6
	for (i = 0; i < (length - 1); i++)
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	e7cd      	b.n	8008748 <USER_Payload_Node_Calib+0x94>
 80087ac:	0800b2a2 	.word	0x0800b2a2
 80087b0:	200001bc 	.word	0x200001bc
 80087b4:	00000403 	.word	0x00000403

080087b8 <USER_Payload_Node_Mode>:

void USER_Payload_Node_Mode(uint32_t delay)
{
 80087b8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Init */
	LOG(LOG_DEBUG, "USER_Payload_Node_Mode");
	uint8_t     pData[128] = {0};
 80087ba:	2600      	movs	r6, #0
{
 80087bc:	b0a5      	sub	sp, #148	; 0x94
	LOG(LOG_DEBUG, "USER_Payload_Node_Mode");
 80087be:	4920      	ldr	r1, [pc, #128]	; (8008840 <USER_Payload_Node_Mode+0x88>)
{
 80087c0:	9003      	str	r0, [sp, #12]
	LOG(LOG_DEBUG, "USER_Payload_Node_Mode");
 80087c2:	2001      	movs	r0, #1
 80087c4:	f001 f9a4 	bl	8009b10 <LOG>
	uint8_t     pData[128] = {0};
 80087c8:	227c      	movs	r2, #124	; 0x7c
 80087ca:	0031      	movs	r1, r6
 80087cc:	a805      	add	r0, sp, #20
 80087ce:	9604      	str	r6, [sp, #16]
 80087d0:	f001 fd02 	bl	800a1d8 <memset>
	uint8_t     length = 0;
	uint8_t     TempCrc = 0;
	uint16_t	i = 0;

	/* Packet */
	pData[length++] = OBIS_ID_SENSOR;
 80087d4:	2301      	movs	r3, #1
	pData[length++] = sModem.sDCU_id.Length_u16;
 80087d6:	481b      	ldr	r0, [pc, #108]	; (8008844 <USER_Payload_Node_Mode+0x8c>)
	uint8_t     pData[128] = {0};
 80087d8:	ac04      	add	r4, sp, #16
	pData[length++] = OBIS_ID_SENSOR;
 80087da:	7023      	strb	r3, [r4, #0]
	pData[length++] = sModem.sDCU_id.Length_u16;
 80087dc:	8881      	ldrh	r1, [r0, #4]

	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80087de:	6807      	ldr	r7, [r0, #0]
	pData[length++] = sModem.sDCU_id.Length_u16;
 80087e0:	b2ca      	uxtb	r2, r1
 80087e2:	7062      	strb	r2, [r4, #1]
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80087e4:	1cb3      	adds	r3, r6, #2
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 80087e6:	b2b5      	uxth	r5, r6
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80087e8:	b2db      	uxtb	r3, r3
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 80087ea:	42a9      	cmp	r1, r5
 80087ec:	d81f      	bhi.n	800882e <USER_Payload_Node_Mode+0x76>

	pData[length++] = OBIS_MODE;
 80087ee:	2104      	movs	r1, #4
 80087f0:	54e1      	strb	r1, [r4, r3]
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80087f2:	1cd3      	adds	r3, r2, #3
	pData[length++] = 0x01;
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	3903      	subs	r1, #3
 80087f8:	54e1      	strb	r1, [r4, r3]
	pData[length++] = sModem.Mode_Node & 0xFF;
 80087fa:	7e41      	ldrb	r1, [r0, #25]
	pData[length++] = 0x01;
 80087fc:	1d13      	adds	r3, r2, #4
	pData[length++] = sModem.Mode_Node & 0xFF;
 80087fe:	b2db      	uxtb	r3, r3
 8008800:	54e1      	strb	r1, [r4, r3]
	pData[length++] = 0x00;
 8008802:	2300      	movs	r3, #0
	pData[length++] = sModem.Mode_Node & 0xFF;
 8008804:	1d51      	adds	r1, r2, #5
	pData[length++] = 0x00;
 8008806:	b2c9      	uxtb	r1, r1

	length++;
 8008808:	3207      	adds	r2, #7
	pData[length++] = 0x00;
 800880a:	5463      	strb	r3, [r4, r1]
	length++;
 800880c:	b2d1      	uxtb	r1, r2
	uint8_t     TempCrc = 0;
 800880e:	001a      	movs	r2, r3
	for (i = 0; i < (length - 1); i++)
 8008810:	1e4e      	subs	r6, r1, #1
 8008812:	42b3      	cmp	r3, r6
 8008814:	db0f      	blt.n	8008836 <USER_Payload_Node_Mode+0x7e>
		TempCrc ^= pData[i];

	pData[length-1] = TempCrc;

	/* Send */
	sModem.bNeedConfirm = DATA_CONFIRMED_UP;
 8008816:	4b0c      	ldr	r3, [pc, #48]	; (8008848 <USER_Payload_Node_Mode+0x90>)
	pData[length-1] = TempCrc;
 8008818:	55a2      	strb	r2, [r4, r6]
	sModem.bNeedConfirm = DATA_CONFIRMED_UP;
 800881a:	8483      	strh	r3, [r0, #36]	; 0x24
	sModem.TypeDataMessage = _DATA_MODE;
	AppLora_Send(pData, length, DATA_CONFIRMED_UP, _DATA_MODE, delay);
 800881c:	9b03      	ldr	r3, [sp, #12]
 800881e:	2203      	movs	r2, #3
 8008820:	9300      	str	r3, [sp, #0]
 8008822:	0020      	movs	r0, r4
 8008824:	2305      	movs	r3, #5
 8008826:	f7fe fe9d 	bl	8007564 <AppLora_Send>
}
 800882a:	b025      	add	sp, #148	; 0x94
 800882c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 800882e:	5dbd      	ldrb	r5, [r7, r6]
 8008830:	3601      	adds	r6, #1
 8008832:	54e5      	strb	r5, [r4, r3]
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 8008834:	e7d6      	b.n	80087e4 <USER_Payload_Node_Mode+0x2c>
		TempCrc ^= pData[i];
 8008836:	5ce7      	ldrb	r7, [r4, r3]
	for (i = 0; i < (length - 1); i++)
 8008838:	3301      	adds	r3, #1
		TempCrc ^= pData[i];
 800883a:	407a      	eors	r2, r7
	for (i = 0; i < (length - 1); i++)
 800883c:	b29b      	uxth	r3, r3
 800883e:	e7e8      	b.n	8008812 <USER_Payload_Node_Mode+0x5a>
 8008840:	0800b2ba 	.word	0x0800b2ba
 8008844:	200001bc 	.word	0x200001bc
 8008848:	00000503 	.word	0x00000503

0800884c <USER_Payload_Node_Join>:

void USER_Payload_Node_Join(uint32_t delay)
{
 800884c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Init */
	LOG(LOG_DEBUG, "USER_Payload_Node_Join");
	uint8_t     pData[128] = {0};
 800884e:	2600      	movs	r6, #0
{
 8008850:	b0a5      	sub	sp, #148	; 0x94
	LOG(LOG_DEBUG, "USER_Payload_Node_Join");
 8008852:	4921      	ldr	r1, [pc, #132]	; (80088d8 <USER_Payload_Node_Join+0x8c>)
{
 8008854:	9003      	str	r0, [sp, #12]
	LOG(LOG_DEBUG, "USER_Payload_Node_Join");
 8008856:	2001      	movs	r0, #1
 8008858:	f001 f95a 	bl	8009b10 <LOG>
	uint8_t     pData[128] = {0};
 800885c:	227c      	movs	r2, #124	; 0x7c
 800885e:	0031      	movs	r1, r6
 8008860:	a805      	add	r0, sp, #20
 8008862:	9604      	str	r6, [sp, #16]
 8008864:	f001 fcb8 	bl	800a1d8 <memset>
	uint8_t     length = 0;
	uint8_t     TempCrc = 0;
	uint16_t	i = 0;

	/* Packet */
	pData[length++] = OBIS_ID_SENSOR;
 8008868:	2301      	movs	r3, #1
	pData[length++] = sModem.sDCU_id.Length_u16;
 800886a:	481c      	ldr	r0, [pc, #112]	; (80088dc <USER_Payload_Node_Join+0x90>)
	uint8_t     pData[128] = {0};
 800886c:	ac04      	add	r4, sp, #16
	pData[length++] = OBIS_ID_SENSOR;
 800886e:	7023      	strb	r3, [r4, #0]
	pData[length++] = sModem.sDCU_id.Length_u16;
 8008870:	8881      	ldrh	r1, [r0, #4]

	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 8008872:	6807      	ldr	r7, [r0, #0]
	pData[length++] = sModem.sDCU_id.Length_u16;
 8008874:	b2ca      	uxtb	r2, r1
 8008876:	7062      	strb	r2, [r4, #1]
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 8008878:	1cb3      	adds	r3, r6, #2
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 800887a:	b2b5      	uxth	r5, r6
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 800887c:	b2db      	uxtb	r3, r3
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 800887e:	42a9      	cmp	r1, r5
 8008880:	d820      	bhi.n	80088c4 <USER_Payload_Node_Join+0x78>

	pData[length++] = OBIS_MODE;
 8008882:	2104      	movs	r1, #4
 8008884:	54e1      	strb	r1, [r4, r3]
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 8008886:	1cd3      	adds	r3, r2, #3
	pData[length++] = 0x01;
 8008888:	b2db      	uxtb	r3, r3
 800888a:	3903      	subs	r1, #3
 800888c:	54e1      	strb	r1, [r4, r3]
	pData[length++] = sModem.Mode_Node & 0xFF;
 800888e:	7e41      	ldrb	r1, [r0, #25]
	pData[length++] = 0x01;
 8008890:	1d13      	adds	r3, r2, #4
	pData[length++] = sModem.Mode_Node & 0xFF;
 8008892:	b2db      	uxtb	r3, r3
 8008894:	54e1      	strb	r1, [r4, r3]
	pData[length++] = 0x00;
 8008896:	2300      	movs	r3, #0
	pData[length++] = sModem.Mode_Node & 0xFF;
 8008898:	1d51      	adds	r1, r2, #5
	pData[length++] = 0x00;
 800889a:	b2c9      	uxtb	r1, r1

	length++;
 800889c:	3207      	adds	r2, #7
	pData[length++] = 0x00;
 800889e:	5463      	strb	r3, [r4, r1]
	length++;
 80088a0:	b2d1      	uxtb	r1, r2
	uint8_t     TempCrc = 0;
 80088a2:	001a      	movs	r2, r3
	for (i = 0; i < (length - 1); i++)
 80088a4:	1e4e      	subs	r6, r1, #1
 80088a6:	42b3      	cmp	r3, r6
 80088a8:	db10      	blt.n	80088cc <USER_Payload_Node_Join+0x80>
		TempCrc ^= pData[i];

	pData[length-1] = TempCrc;

	/* Send */
	sModem.bNeedConfirm = DATA_UNCONFIRMED_UP;
 80088aa:	2302      	movs	r3, #2
 80088ac:	33ff      	adds	r3, #255	; 0xff
 80088ae:	8483      	strh	r3, [r0, #36]	; 0x24
	sModem.TypeDataMessage = _DATA_JOIN;
	AppLora_Send(pData, length, DATA_UNCONFIRMED_UP, _DATA_JOIN, delay);
 80088b0:	9b03      	ldr	r3, [sp, #12]
	pData[length-1] = TempCrc;
 80088b2:	55a2      	strb	r2, [r4, r6]
	AppLora_Send(pData, length, DATA_UNCONFIRMED_UP, _DATA_JOIN, delay);
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	2301      	movs	r3, #1
 80088b8:	0020      	movs	r0, r4
 80088ba:	001a      	movs	r2, r3
 80088bc:	f7fe fe52 	bl	8007564 <AppLora_Send>
}
 80088c0:	b025      	add	sp, #148	; 0x94
 80088c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 80088c4:	5dbd      	ldrb	r5, [r7, r6]
 80088c6:	3601      	adds	r6, #1
 80088c8:	54e5      	strb	r5, [r4, r3]
	for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 80088ca:	e7d5      	b.n	8008878 <USER_Payload_Node_Join+0x2c>
		TempCrc ^= pData[i];
 80088cc:	5ce7      	ldrb	r7, [r4, r3]
	for (i = 0; i < (length - 1); i++)
 80088ce:	3301      	adds	r3, #1
		TempCrc ^= pData[i];
 80088d0:	407a      	eors	r2, r7
	for (i = 0; i < (length - 1); i++)
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	e7e7      	b.n	80088a6 <USER_Payload_Node_Join+0x5a>
 80088d6:	46c0      	nop			; (mov r8, r8)
 80088d8:	0800b2d1 	.word	0x0800b2d1
 80088dc:	200001bc 	.word	0x200001bc

080088e0 <USER_Payload_Node_Confirm>:

void USER_Payload_Node_Confirm(uint32_t delay)
{
 80088e0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Init */
	LOG(LOG_DEBUG, "USER_Payload_Node_Confirm");
	uint8_t     pData[128] = {0};
 80088e2:	2400      	movs	r4, #0
{
 80088e4:	b0a5      	sub	sp, #148	; 0x94
	LOG(LOG_DEBUG, "USER_Payload_Node_Confirm");
 80088e6:	491c      	ldr	r1, [pc, #112]	; (8008958 <USER_Payload_Node_Confirm+0x78>)
{
 80088e8:	9003      	str	r0, [sp, #12]
	LOG(LOG_DEBUG, "USER_Payload_Node_Confirm");
 80088ea:	2001      	movs	r0, #1
 80088ec:	f001 f910 	bl	8009b10 <LOG>
	uint8_t     pData[128] = {0};
 80088f0:	227c      	movs	r2, #124	; 0x7c
 80088f2:	0021      	movs	r1, r4
 80088f4:	a805      	add	r0, sp, #20
 80088f6:	9404      	str	r4, [sp, #16]
 80088f8:	f001 fc6e 	bl	800a1d8 <memset>
    uint8_t     length = 0;
    uint16_t	i = 0;
    uint8_t     TempCrc = 0;

    /* Packet */
    pData[length++] = OBIS_ID_SENSOR;
 80088fc:	2301      	movs	r3, #1
    pData[length++] = sModem.sDCU_id.Length_u16;
 80088fe:	4817      	ldr	r0, [pc, #92]	; (800895c <USER_Payload_Node_Confirm+0x7c>)
	uint8_t     pData[128] = {0};
 8008900:	ad04      	add	r5, sp, #16
    pData[length++] = OBIS_ID_SENSOR;
 8008902:	702b      	strb	r3, [r5, #0]
    pData[length++] = sModem.sDCU_id.Length_u16;
 8008904:	8882      	ldrh	r2, [r0, #4]

    for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
        pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 8008906:	6807      	ldr	r7, [r0, #0]
    pData[length++] = sModem.sDCU_id.Length_u16;
 8008908:	b2d1      	uxtb	r1, r2
 800890a:	7069      	strb	r1, [r5, #1]
        pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 800890c:	1ca3      	adds	r3, r4, #2
    for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 800890e:	b2a6      	uxth	r6, r4
        pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 8008910:	b2db      	uxtb	r3, r3
    for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 8008912:	42b2      	cmp	r2, r6
 8008914:	d817      	bhi.n	8008946 <USER_Payload_Node_Confirm+0x66>

    pData[length++] = OBIS_CONFIRM;
 8008916:	2211      	movs	r2, #17
 8008918:	54ea      	strb	r2, [r5, r3]
    pData[length++] = 0x00;
 800891a:	2300      	movs	r3, #0
        pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 800891c:	1cca      	adds	r2, r1, #3
    pData[length++] = 0x00;
 800891e:	b2d2      	uxtb	r2, r2
 8008920:	54ab      	strb	r3, [r5, r2]

    length++;
	for (i = 0; i < (length - 1); i++)
 8008922:	001a      	movs	r2, r3
    length++;
 8008924:	3105      	adds	r1, #5
 8008926:	b2c9      	uxtb	r1, r1
	for (i = 0; i < (length - 1); i++)
 8008928:	1e4c      	subs	r4, r1, #1
 800892a:	42a2      	cmp	r2, r4
 800892c:	db0f      	blt.n	800894e <USER_Payload_Node_Confirm+0x6e>
		TempCrc ^= pData[i];

    pData[length-1] = TempCrc;
 800892e:	552b      	strb	r3, [r5, r4]

    /* Send */
	sModem.bNeedConfirm = DATA_UNCONFIRMED_UP;
 8008930:	4b0b      	ldr	r3, [pc, #44]	; (8008960 <USER_Payload_Node_Confirm+0x80>)
	sModem.TypeDataMessage = _DATA_CONFIRM;
	AppLora_Send(pData, length, DATA_UNCONFIRMED_UP, _DATA_CONFIRM, delay);
 8008932:	2201      	movs	r2, #1
	sModem.bNeedConfirm = DATA_UNCONFIRMED_UP;
 8008934:	8483      	strh	r3, [r0, #36]	; 0x24
	AppLora_Send(pData, length, DATA_UNCONFIRMED_UP, _DATA_CONFIRM, delay);
 8008936:	9b03      	ldr	r3, [sp, #12]
 8008938:	0028      	movs	r0, r5
 800893a:	9300      	str	r3, [sp, #0]
 800893c:	2307      	movs	r3, #7
 800893e:	f7fe fe11 	bl	8007564 <AppLora_Send>
}
 8008942:	b025      	add	sp, #148	; 0x94
 8008944:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pData[length++] = *(sModem.sDCU_id.Data_a8 + i);
 8008946:	5d3e      	ldrb	r6, [r7, r4]
 8008948:	3401      	adds	r4, #1
 800894a:	54ee      	strb	r6, [r5, r3]
    for (i = 0; i < sModem.sDCU_id.Length_u16; i++)
 800894c:	e7de      	b.n	800890c <USER_Payload_Node_Confirm+0x2c>
		TempCrc ^= pData[i];
 800894e:	5caf      	ldrb	r7, [r5, r2]
	for (i = 0; i < (length - 1); i++)
 8008950:	3201      	adds	r2, #1
		TempCrc ^= pData[i];
 8008952:	407b      	eors	r3, r7
	for (i = 0; i < (length - 1); i++)
 8008954:	b292      	uxth	r2, r2
 8008956:	e7e8      	b.n	800892a <USER_Payload_Node_Confirm+0x4a>
 8008958:	0800b2e8 	.word	0x0800b2e8
 800895c:	200001bc 	.word	0x200001bc
 8008960:	00000701 	.word	0x00000701

08008964 <Protocol_Process_Rx>:
    			break;
    	}
    	length_data = 0;
	#else
        uint8_t 	length_data = 0;
	    switch(DataType)
 8008964:	3802      	subs	r0, #2
{
 8008966:	b570      	push	{r4, r5, r6, lr}
 8008968:	000c      	movs	r4, r1
 800896a:	0015      	movs	r5, r2
	    switch(DataType)
 800896c:	2805      	cmp	r0, #5
 800896e:	d80e      	bhi.n	800898e <Protocol_Process_Rx+0x2a>
 8008970:	f7f7 fbdc 	bl	800012c <__gnu_thumb1_case_uqi>
 8008974:	6b0d0da5 	.word	0x6b0d0da5
 8008978:	9e3b      	.short	0x9e3b
	    {
	    	case _DATA_RTC:
				while (Pos < (Length - 1))  //bo crc
				{
					Obis = *(pData + Pos++);
 800897a:	5ce1      	ldrb	r1, [r4, r3]
 800897c:	1c5a      	adds	r2, r3, #1
 800897e:	b2d2      	uxtb	r2, r2
					switch (Obis)
 8008980:	2902      	cmp	r1, #2
 8008982:	d006      	beq.n	8008992 <Protocol_Process_Rx+0x2e>
 8008984:	2903      	cmp	r1, #3
 8008986:	d008      	beq.n	800899a <Protocol_Process_Rx+0x36>
					Obis = *(pData + Pos++);
 8008988:	0013      	movs	r3, r2
				while (Pos < (Length - 1))  //bo crc
 800898a:	4283      	cmp	r3, r0
 800898c:	dbf5      	blt.n	800897a <Protocol_Process_Rx+0x16>
	    	default:
	    		break;
		}
	#endif
    return 1;
}
 800898e:	2001      	movs	r0, #1
 8008990:	bd70      	pop	{r4, r5, r6, pc}
							Pos++;
 8008992:	3306      	adds	r3, #6
 8008994:	b2db      	uxtb	r3, r3
				while (Pos < (Length - 1))  //bo crc
 8008996:	1e68      	subs	r0, r5, #1
 8008998:	e7f7      	b.n	800898a <Protocol_Process_Rx+0x26>
							if ( (Pos + length_data) <= Length )
 800899a:	5ca1      	ldrb	r1, [r4, r2]
							length_data = *(pData + Pos++);
 800899c:	1c9e      	adds	r6, r3, #2
 800899e:	b2f6      	uxtb	r6, r6
							if ( (Pos + length_data) <= Length )
 80089a0:	1989      	adds	r1, r1, r6
 80089a2:	4a4e      	ldr	r2, [pc, #312]	; (8008adc <Protocol_Process_Rx+0x178>)
 80089a4:	42a9      	cmp	r1, r5
 80089a6:	dc18      	bgt.n	80089da <Protocol_Process_Rx+0x76>
								sRTCSet.year    = *(pData + Pos++);
 80089a8:	5da1      	ldrb	r1, [r4, r6]
								sRTCSet.sec     = *(pData + Pos++);
 80089aa:	001e      	movs	r6, r3
								sRTCSet.year    = *(pData + Pos++);
 80089ac:	7191      	strb	r1, [r2, #6]
 80089ae:	1cd9      	adds	r1, r3, #3
								sRTCSet.month   = *(pData + Pos++);
 80089b0:	b2c9      	uxtb	r1, r1
 80089b2:	5c61      	ldrb	r1, [r4, r1]
								sRTCSet.sec     = *(pData + Pos++);
 80089b4:	3608      	adds	r6, #8
								sRTCSet.month   = *(pData + Pos++);
 80089b6:	7151      	strb	r1, [r2, #5]
 80089b8:	1d19      	adds	r1, r3, #4
								sRTCSet.date    = *(pData + Pos++);
 80089ba:	b2c9      	uxtb	r1, r1
 80089bc:	5c61      	ldrb	r1, [r4, r1]
								sRTCSet.sec     = *(pData + Pos++);
 80089be:	b2f6      	uxtb	r6, r6
								sRTCSet.date    = *(pData + Pos++);
 80089c0:	7111      	strb	r1, [r2, #4]
 80089c2:	1d59      	adds	r1, r3, #5
								sRTCSet.hour    = *(pData + Pos++);
 80089c4:	b2c9      	uxtb	r1, r1
 80089c6:	5c61      	ldrb	r1, [r4, r1]
 80089c8:	7011      	strb	r1, [r2, #0]
 80089ca:	1d99      	adds	r1, r3, #6
								sRTCSet.min     = *(pData + Pos++);
 80089cc:	b2c9      	uxtb	r1, r1
 80089ce:	5c61      	ldrb	r1, [r4, r1]
 80089d0:	3307      	adds	r3, #7
 80089d2:	7051      	strb	r1, [r2, #1]
								sRTCSet.sec     = *(pData + Pos++);
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	5ce3      	ldrb	r3, [r4, r3]
 80089d8:	7093      	strb	r3, [r2, #2]
						    UTIL_Set_RTC(sRTCSet);
 80089da:	ca07      	ldmia	r2, {r0, r1, r2}
 80089dc:	f001 f842 	bl	8009a64 <UTIL_Set_RTC>
						    USER_Payload_Node_Confirm(0);
 80089e0:	2000      	movs	r0, #0
 80089e2:	f7ff ff7d 	bl	80088e0 <USER_Payload_Node_Confirm>
							break;
 80089e6:	0033      	movs	r3, r6
 80089e8:	e7d5      	b.n	8008996 <Protocol_Process_Rx+0x32>
	    switch(DataType)
 80089ea:	2300      	movs	r3, #0
 80089ec:	e7d3      	b.n	8008996 <Protocol_Process_Rx+0x32>
					Obis = *(pData + Pos++);
 80089ee:	5ce1      	ldrb	r1, [r4, r3]
 80089f0:	1c5a      	adds	r2, r3, #1
 80089f2:	b2d2      	uxtb	r2, r2
					switch (Obis)
 80089f4:	2902      	cmp	r1, #2
 80089f6:	d01e      	beq.n	8008a36 <Protocol_Process_Rx+0xd2>
 80089f8:	2904      	cmp	r1, #4
 80089fa:	d01f      	beq.n	8008a3c <Protocol_Process_Rx+0xd8>
 80089fc:	0013      	movs	r3, r2
				while (Pos < (Length - 1))  //bo crc
 80089fe:	42ab      	cmp	r3, r5
 8008a00:	dbf5      	blt.n	80089ee <Protocol_Process_Rx+0x8a>
				switch(sModem.Mode_Node)
 8008a02:	4c37      	ldr	r4, [pc, #220]	; (8008ae0 <Protocol_Process_Rx+0x17c>)
 8008a04:	7e60      	ldrb	r0, [r4, #25]
 8008a06:	2801      	cmp	r0, #1
 8008a08:	d023      	beq.n	8008a52 <Protocol_Process_Rx+0xee>
 8008a0a:	2802      	cmp	r0, #2
 8008a0c:	d02f      	beq.n	8008a6e <Protocol_Process_Rx+0x10a>
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	d1bd      	bne.n	800898e <Protocol_Process_Rx+0x2a>
						LED_OFF(__LED_MODE);
 8008a12:	f7fe fe3f 	bl	8007694 <LED_OFF>
						sModem.CheckInit = 1;
 8008a16:	0023      	movs	r3, r4
 8008a18:	2201      	movs	r2, #1
 8008a1a:	3355      	adds	r3, #85	; 0x55
						fevent_disable(sEventAppCom, _EVENT_IDLE_HANDLER);
 8008a1c:	2106      	movs	r1, #6
 8008a1e:	4831      	ldr	r0, [pc, #196]	; (8008ae4 <Protocol_Process_Rx+0x180>)
						sModem.CheckInit = 1;
 8008a20:	701a      	strb	r2, [r3, #0]
						fevent_disable(sEventAppCom, _EVENT_IDLE_HANDLER);
 8008a22:	f000 fb00 	bl	8009026 <fevent_disable>
						USER_Payload_Node_Mode(sModem.TimeDelayTx_u32 * DEFAULT_TIME_SINGLE_DELAY);
 8008a26:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8008a28:	00c0      	lsls	r0, r0, #3
 8008a2a:	f7ff fec5 	bl	80087b8 <USER_Payload_Node_Mode>
						UTIL_TIMER_Start (&TimerLoraTx);
 8008a2e:	482e      	ldr	r0, [pc, #184]	; (8008ae8 <Protocol_Process_Rx+0x184>)
 8008a30:	f000 ff86 	bl	8009940 <UTIL_TIMER_Start>
						break;
 8008a34:	e7ab      	b.n	800898e <Protocol_Process_Rx+0x2a>
							Pos++;
 8008a36:	3306      	adds	r3, #6
 8008a38:	b2db      	uxtb	r3, r3
							break;
 8008a3a:	e7e0      	b.n	80089fe <Protocol_Process_Rx+0x9a>
							length_data = *(pData + Pos++);
 8008a3c:	1c9a      	adds	r2, r3, #2
 8008a3e:	b2d2      	uxtb	r2, r2
							sModem.Mode_Node = *(pData + Pos++);
 8008a40:	5ca2      	ldrb	r2, [r4, r2]
 8008a42:	3303      	adds	r3, #3
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	7642      	strb	r2, [r0, #25]
							break;
 8008a48:	e7d9      	b.n	80089fe <Protocol_Process_Rx+0x9a>
	    switch(DataType)
 8008a4a:	2300      	movs	r3, #0
							sModem.Mode_Node = *(pData + Pos++);
 8008a4c:	4824      	ldr	r0, [pc, #144]	; (8008ae0 <Protocol_Process_Rx+0x17c>)
				while (Pos < (Length - 1))  //bo crc
 8008a4e:	3d01      	subs	r5, #1
 8008a50:	e7d5      	b.n	80089fe <Protocol_Process_Rx+0x9a>
						LED_ON(__LED_MODE);
 8008a52:	2000      	movs	r0, #0
 8008a54:	f7fe fe0e 	bl	8007674 <LED_ON>
						UTIL_TIMER_Stop(&TimerLoraTx);
 8008a58:	4823      	ldr	r0, [pc, #140]	; (8008ae8 <Protocol_Process_Rx+0x184>)
 8008a5a:	f000 ff1f 	bl	800989c <UTIL_TIMER_Stop>
						USER_Payload_Node_Mode(0);
 8008a5e:	2000      	movs	r0, #0
 8008a60:	f7ff feaa 	bl	80087b8 <USER_Payload_Node_Mode>
				Radio.Rx(RX_TIMEOUT_VALUE_ACTIVE);
 8008a64:	4b21      	ldr	r3, [pc, #132]	; (8008aec <Protocol_Process_Rx+0x188>)
 8008a66:	4822      	ldr	r0, [pc, #136]	; (8008af0 <Protocol_Process_Rx+0x18c>)
 8008a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a6a:	4798      	blx	r3
	       		break;
 8008a6c:	e78f      	b.n	800898e <Protocol_Process_Rx+0x2a>
						LED_ON(__LED_MODE);
 8008a6e:	2000      	movs	r0, #0
 8008a70:	f7fe fe00 	bl	8007674 <LED_ON>
						USER_Payload_Node_Calib(sModem.TimeDelayTx_u32 * DEFAULT_TIME_SINGLE_CALIB);
 8008a74:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8008a76:	00c0      	lsls	r0, r0, #3
 8008a78:	f7ff fe1c 	bl	80086b4 <USER_Payload_Node_Calib>
						break;
 8008a7c:	e787      	b.n	800898e <Protocol_Process_Rx+0x2a>
					Obis = *(pData + Pos++);
 8008a7e:	5ce1      	ldrb	r1, [r4, r3]
 8008a80:	1c5a      	adds	r2, r3, #1
 8008a82:	b2d2      	uxtb	r2, r2
					switch (Obis)
 8008a84:	2902      	cmp	r1, #2
 8008a86:	d010      	beq.n	8008aaa <Protocol_Process_Rx+0x146>
							length_data = *(pData + Pos++);
 8008a88:	3302      	adds	r3, #2
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	2911      	cmp	r1, #17
 8008a8e:	d000      	beq.n	8008a92 <Protocol_Process_Rx+0x12e>
 8008a90:	0013      	movs	r3, r2
				while (Pos < (Length - 1))  //bo crc
 8008a92:	42ab      	cmp	r3, r5
 8008a94:	dbf3      	blt.n	8008a7e <Protocol_Process_Rx+0x11a>
				if(sModem.Mode_Node == _MODE_MEASURE)
 8008a96:	4c12      	ldr	r4, [pc, #72]	; (8008ae0 <Protocol_Process_Rx+0x17c>)
 8008a98:	7e63      	ldrb	r3, [r4, #25]
 8008a9a:	2b02      	cmp	r3, #2
 8008a9c:	d10b      	bne.n	8008ab6 <Protocol_Process_Rx+0x152>
					UTIL_TIMER_Start (&TimerLoraTx);
 8008a9e:	4812      	ldr	r0, [pc, #72]	; (8008ae8 <Protocol_Process_Rx+0x184>)
 8008aa0:	f000 ff4e 	bl	8009940 <UTIL_TIMER_Start>
					sModem.Mode_Node = _MODE_SLEEP;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	7663      	strb	r3, [r4, #25]
 8008aa8:	e771      	b.n	800898e <Protocol_Process_Rx+0x2a>
							Pos++;
 8008aaa:	3306      	adds	r3, #6
 8008aac:	b2db      	uxtb	r3, r3
							break;
 8008aae:	e7f0      	b.n	8008a92 <Protocol_Process_Rx+0x12e>
	    switch(DataType)
 8008ab0:	2300      	movs	r3, #0
				while (Pos < (Length - 1))  //bo crc
 8008ab2:	3d01      	subs	r5, #1
 8008ab4:	e7ed      	b.n	8008a92 <Protocol_Process_Rx+0x12e>
				} else if(sModem.Mode_Node == _MODE_WAKEUP)
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d000      	beq.n	8008abc <Protocol_Process_Rx+0x158>
 8008aba:	e768      	b.n	800898e <Protocol_Process_Rx+0x2a>
 8008abc:	e7d2      	b.n	8008a64 <Protocol_Process_Rx+0x100>
	       		sModem.CheckJoin = 1;
 8008abe:	4c08      	ldr	r4, [pc, #32]	; (8008ae0 <Protocol_Process_Rx+0x17c>)
 8008ac0:	2501      	movs	r5, #1
 8008ac2:	0023      	movs	r3, r4
 8008ac4:	3356      	adds	r3, #86	; 0x56
 8008ac6:	701d      	strb	r5, [r3, #0]
				sEventAppCom[_EVENT_IDLE_HANDLER].e_period = 1000;
 8008ac8:	23fa      	movs	r3, #250	; 0xfa
 8008aca:	4806      	ldr	r0, [pc, #24]	; (8008ae4 <Protocol_Process_Rx+0x180>)
 8008acc:	009b      	lsls	r3, r3, #2
				fevent_enable(sEventAppCom, _EVENT_IDLE_HANDLER);
 8008ace:	2106      	movs	r1, #6
				sEventAppCom[_EVENT_IDLE_HANDLER].e_period = 1000;
 8008ad0:	6683      	str	r3, [r0, #104]	; 0x68
				fevent_enable(sEventAppCom, _EVENT_IDLE_HANDLER);
 8008ad2:	f000 fa9e 	bl	8009012 <fevent_enable>
				sModem.Mode_Node = _MODE_WAKEUP;
 8008ad6:	7665      	strb	r5, [r4, #25]
 8008ad8:	e7c4      	b.n	8008a64 <Protocol_Process_Rx+0x100>
 8008ada:	46c0      	nop			; (mov r8, r8)
 8008adc:	20001200 	.word	0x20001200
 8008ae0:	200001bc 	.word	0x200001bc
 8008ae4:	20000024 	.word	0x20000024
 8008ae8:	20000538 	.word	0x20000538
 8008aec:	0800ac70 	.word	0x0800ac70
 8008af0:	000186a0 	.word	0x000186a0

08008af4 <Protocol_Extract_Rx>:
{
 8008af4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    sFrameRx->Header.Value 	= 	*(pData);
 8008af6:	7802      	ldrb	r2, [r0, #0]
 8008af8:	701a      	strb	r2, [r3, #0]
    DevAddrRx = DevAddrRx << 8 | *(pData + 1);
 8008afa:	7884      	ldrb	r4, [r0, #2]
 8008afc:	7845      	ldrb	r5, [r0, #1]
 8008afe:	0224      	lsls	r4, r4, #8
 8008b00:	432c      	orrs	r4, r5
 8008b02:	78c5      	ldrb	r5, [r0, #3]
 8008b04:	042d      	lsls	r5, r5, #16
 8008b06:	4325      	orrs	r5, r4
 8008b08:	7904      	ldrb	r4, [r0, #4]
 8008b0a:	0624      	lsls	r4, r4, #24
 8008b0c:	432c      	orrs	r4, r5
 8008b0e:	ba24      	rev	r4, r4
    sFrameRx->DevAddr = DevAddrRx;
 8008b10:	605c      	str	r4, [r3, #4]
    NetAddrRx = NetAddrRx << 8 | *(pData + 5);
 8008b12:	1d44      	adds	r4, r0, #5
 8008b14:	9401      	str	r4, [sp, #4]
 8008b16:	7984      	ldrb	r4, [r0, #6]
 8008b18:	7945      	ldrb	r5, [r0, #5]
 8008b1a:	0224      	lsls	r4, r4, #8
 8008b1c:	432c      	orrs	r4, r5
 8008b1e:	79c5      	ldrb	r5, [r0, #7]
 8008b20:	042d      	lsls	r5, r5, #16
 8008b22:	4325      	orrs	r5, r4
 8008b24:	7a04      	ldrb	r4, [r0, #8]
 8008b26:	0624      	lsls	r4, r4, #24
 8008b28:	432c      	orrs	r4, r5
 8008b2a:	ba24      	rev	r4, r4
    sFrameRx->NetAddr = NetAddrRx;
 8008b2c:	609c      	str	r4, [r3, #8]
		if (sFrameRx->Header.Bits.SendAll == 0){
 8008b2e:	b254      	sxtb	r4, r2
 8008b30:	2c00      	cmp	r4, #0
 8008b32:	db15      	blt.n	8008b60 <Protocol_Extract_Rx+0x6c>
				if ( *(pData + 5 + i) != *(sModem.sNET_id.Data_a8 + i))
 8008b34:	2400      	movs	r4, #0
 8008b36:	4d16      	ldr	r5, [pc, #88]	; (8008b90 <Protocol_Extract_Rx+0x9c>)
 8008b38:	68ae      	ldr	r6, [r5, #8]
 8008b3a:	9f01      	ldr	r7, [sp, #4]
 8008b3c:	5d3f      	ldrb	r7, [r7, r4]
 8008b3e:	46bc      	mov	ip, r7
 8008b40:	5d37      	ldrb	r7, [r6, r4]
 8008b42:	45bc      	cmp	ip, r7
 8008b44:	d121      	bne.n	8008b8a <Protocol_Extract_Rx+0x96>
			for (i = 0; i < 4; i++){
 8008b46:	3401      	adds	r4, #1
 8008b48:	2c04      	cmp	r4, #4
 8008b4a:	d1f6      	bne.n	8008b3a <Protocol_Extract_Rx+0x46>
				if ( *(pData + 1 + i) != *(sModem.sDCU_id.Data_a8 + i))
 8008b4c:	682d      	ldr	r5, [r5, #0]
 8008b4e:	3c03      	subs	r4, #3
 8008b50:	3d01      	subs	r5, #1
 8008b52:	5d07      	ldrb	r7, [r0, r4]
 8008b54:	5d2e      	ldrb	r6, [r5, r4]
 8008b56:	42b7      	cmp	r7, r6
 8008b58:	d117      	bne.n	8008b8a <Protocol_Extract_Rx+0x96>
			for (i = 0; i < 4; i++){
 8008b5a:	3401      	adds	r4, #1
 8008b5c:	2c05      	cmp	r4, #5
 8008b5e:	d1f8      	bne.n	8008b52 <Protocol_Extract_Rx+0x5e>
		if (sFrameRx->Header.Bits.RespondType_u8 == DATA_CONFIRMED_DOWN )
 8008b60:	2407      	movs	r4, #7
 8008b62:	4022      	ands	r2, r4
    uint8_t 	Result = FALSE;
 8008b64:	2400      	movs	r4, #0
		if (sFrameRx->Header.Bits.RespondType_u8 == DATA_CONFIRMED_DOWN )
 8008b66:	2a04      	cmp	r2, #4
 8008b68:	d102      	bne.n	8008b70 <Protocol_Extract_Rx+0x7c>
			sCtrlLora.CtrlACK_u8 = TRUE;
 8008b6a:	4a0a      	ldr	r2, [pc, #40]	; (8008b94 <Protocol_Extract_Rx+0xa0>)
 8008b6c:	3401      	adds	r4, #1
 8008b6e:	7014      	strb	r4, [r2, #0]
		if (Length > 9)
 8008b70:	2909      	cmp	r1, #9
 8008b72:	d908      	bls.n	8008b86 <Protocol_Extract_Rx+0x92>
			Protocol_Process_Rx (sFrameRx->Header.Bits.DataType_u8, pData + 9, Length - 9);
 8008b74:	3909      	subs	r1, #9
 8008b76:	b2ca      	uxtb	r2, r1
 8008b78:	0001      	movs	r1, r0
 8008b7a:	7818      	ldrb	r0, [r3, #0]
 8008b7c:	3109      	adds	r1, #9
 8008b7e:	0680      	lsls	r0, r0, #26
 8008b80:	0f40      	lsrs	r0, r0, #29
 8008b82:	f7ff feef 	bl	8008964 <Protocol_Process_Rx>
}
 8008b86:	0020      	movs	r0, r4
 8008b88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
					return FALSE;
 8008b8a:	2400      	movs	r4, #0
 8008b8c:	e7fb      	b.n	8008b86 <Protocol_Extract_Rx+0x92>
 8008b8e:	46c0      	nop			; (mov r8, r8)
 8008b90:	200001bc 	.word	0x200001bc
 8008b94:	2000120c 	.word	0x2000120c

08008b98 <Protocol_Packet_Header>:

uint8_t Protocol_Packet_Header (LoRaFrame_t *pFrame, uint8_t RespondType, uint8_t DataType)
{
	pFrame->Header.Bits.RespondType_u8 = RespondType;
 8008b98:	2338      	movs	r3, #56	; 0x38
 8008b9a:	00d2      	lsls	r2, r2, #3
 8008b9c:	401a      	ands	r2, r3
 8008b9e:	3b31      	subs	r3, #49	; 0x31
 8008ba0:	4019      	ands	r1, r3
 8008ba2:	430a      	orrs	r2, r1
 8008ba4:	2140      	movs	r1, #64	; 0x40
{
 8008ba6:	b5f0      	push	{r4, r5, r6, r7, lr}
	pFrame->Header.Bits.DataType_u8 = DataType;
	pFrame->Header.Bits.ACK_u8 = sCtrlLora.CtrlACK_u8;
 8008ba8:	4c0e      	ldr	r4, [pc, #56]	; (8008be4 <Protocol_Packet_Header+0x4c>)
	pFrame->Header.Bits.RespondType_u8 = RespondType;
 8008baa:	7823      	ldrb	r3, [r4, #0]
 8008bac:	019b      	lsls	r3, r3, #6
 8008bae:	400b      	ands	r3, r1
 8008bb0:	431a      	orrs	r2, r3
		uint32_t NETID_u32 = 0;
		uint8_t i = 0;

		for (i = 0; i < 4; i++)
		{
			DCUID_u32 = (DCUID_u32 << 8) + *(sModem.sDCU_id.Data_a8 + i);
 8008bb2:	4b0d      	ldr	r3, [pc, #52]	; (8008be8 <Protocol_Packet_Header+0x50>)
	pFrame->Header.Bits.RespondType_u8 = RespondType;
 8008bb4:	7002      	strb	r2, [r0, #0]
			DCUID_u32 = (DCUID_u32 << 8) + *(sModem.sDCU_id.Data_a8 + i);
 8008bb6:	681d      	ldr	r5, [r3, #0]
			NETID_u32 = (NETID_u32 << 8) + *(sModem.sNET_id.Data_a8 + i);
 8008bb8:	689e      	ldr	r6, [r3, #8]
 8008bba:	2300      	movs	r3, #0
		uint32_t NETID_u32 = 0;
 8008bbc:	001a      	movs	r2, r3
		uint32_t DCUID_u32 = 0;
 8008bbe:	0019      	movs	r1, r3
			DCUID_u32 = (DCUID_u32 << 8) + *(sModem.sDCU_id.Data_a8 + i);
 8008bc0:	5cef      	ldrb	r7, [r5, r3]
 8008bc2:	0209      	lsls	r1, r1, #8
 8008bc4:	1879      	adds	r1, r7, r1
			NETID_u32 = (NETID_u32 << 8) + *(sModem.sNET_id.Data_a8 + i);
 8008bc6:	5cf7      	ldrb	r7, [r6, r3]
 8008bc8:	0212      	lsls	r2, r2, #8
		for (i = 0; i < 4; i++)
 8008bca:	3301      	adds	r3, #1
			NETID_u32 = (NETID_u32 << 8) + *(sModem.sNET_id.Data_a8 + i);
 8008bcc:	18ba      	adds	r2, r7, r2
		for (i = 0; i < 4; i++)
 8008bce:	2b04      	cmp	r3, #4
 8008bd0:	d1f6      	bne.n	8008bc0 <Protocol_Packet_Header+0x28>

		pFrame->DevAddr = DCUID_u32;
		pFrame->NetAddr = NETID_u32;
	#endif

	sCtrlLora.CtrlACK_u8 = 0;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	7023      	strb	r3, [r4, #0]
		pFrame->DevAddr = DCUID_u32;
 8008bd6:	6041      	str	r1, [r0, #4]
		pFrame->NetAddr = NETID_u32;
 8008bd8:	6082      	str	r2, [r0, #8]

    if (pFrame->Header.Bits.ACK_u8 != 0)
 8008bda:	7800      	ldrb	r0, [r0, #0]
 8008bdc:	0640      	lsls	r0, r0, #25
    {
        return 1;
    }
    return 0;
}
 8008bde:	0fc0      	lsrs	r0, r0, #31
 8008be0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008be2:	46c0      	nop			; (mov r8, r8)
 8008be4:	2000120c 	.word	0x2000120c
 8008be8:	200001bc 	.word	0x200001bc

08008bec <MX_ADC_Init>:
		/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)*/
		hadc.Instance = ADC1;
		hadc.Init.OversamplingMode = DISABLE;
		hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
		hadc.Init.Resolution = ADC_RESOLUTION_12B;
		hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8008bec:	2207      	movs	r2, #7
{
 8008bee:	b510      	push	{r4, lr}
		hadc.Init.OversamplingMode = DISABLE;
 8008bf0:	4c15      	ldr	r4, [pc, #84]	; (8008c48 <MX_ADC_Init+0x5c>)
 8008bf2:	2300      	movs	r3, #0
		hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8008bf4:	63a2      	str	r2, [r4, #56]	; 0x38
		hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
		hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
		hadc.Init.ContinuousConvMode = DISABLE;
		hadc.Init.DiscontinuousConvMode = DISABLE;
		hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
		hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008bf6:	22c2      	movs	r2, #194	; 0xc2
 8008bf8:	32ff      	adds	r2, #255	; 0xff
 8008bfa:	6262      	str	r2, [r4, #36]	; 0x24
		hadc.Init.DMAContinuousRequests = DISABLE;
 8008bfc:	0022      	movs	r2, r4
		hadc.Instance = ADC1;
 8008bfe:	4913      	ldr	r1, [pc, #76]	; (8008c4c <MX_ADC_Init+0x60>)
		hadc.Init.DMAContinuousRequests = DISABLE;
 8008c00:	322c      	adds	r2, #44	; 0x2c
 8008c02:	7013      	strb	r3, [r2, #0]
		hadc.Instance = ADC1;
 8008c04:	6021      	str	r1, [r4, #0]
		hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
		hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
		hadc.Init.LowPowerAutoWait = DISABLE;
		hadc.Init.LowPowerFrequencyMode = ENABLE;
 8008c06:	2201      	movs	r2, #1
		hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8008c08:	21c0      	movs	r1, #192	; 0xc0
		hadc.Init.LowPowerFrequencyMode = ENABLE;
 8008c0a:	6362      	str	r2, [r4, #52]	; 0x34
		hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8008c0c:	0609      	lsls	r1, r1, #24
		hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8008c0e:	6122      	str	r2, [r4, #16]
		hadc.Init.LowPowerAutoPowerOff = DISABLE;
		if (HAL_ADC_Init(&hadc) != HAL_OK)
 8008c10:	0020      	movs	r0, r4
		hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008c12:	3203      	adds	r2, #3
		hadc.Init.ContinuousConvMode = DISABLE;
 8008c14:	8423      	strh	r3, [r4, #32]
		hadc.Init.OversamplingMode = DISABLE;
 8008c16:	63e3      	str	r3, [r4, #60]	; 0x3c
		hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8008c18:	62a3      	str	r3, [r4, #40]	; 0x28
		hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8008c1a:	6323      	str	r3, [r4, #48]	; 0x30
		hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8008c1c:	6061      	str	r1, [r4, #4]
		hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8008c1e:	60a3      	str	r3, [r4, #8]
		hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008c20:	60e3      	str	r3, [r4, #12]
		hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008c22:	6162      	str	r2, [r4, #20]
		hadc.Init.LowPowerAutoWait = DISABLE;
 8008c24:	61a3      	str	r3, [r4, #24]
		hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8008c26:	61e3      	str	r3, [r4, #28]
		if (HAL_ADC_Init(&hadc) != HAL_OK)
 8008c28:	f7fa f872 	bl	8002d10 <HAL_ADC_Init>
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	d001      	beq.n	8008c34 <MX_ADC_Init+0x48>
		{
		Error_Handler();
 8008c30:	f7f9 f9f8 	bl	8002024 <Error_Handler>
		}

		if (HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED) != HAL_OK)
 8008c34:	2100      	movs	r1, #0
 8008c36:	0020      	movs	r0, r4
 8008c38:	f7fa fa98 	bl	800316c <HAL_ADCEx_Calibration_Start>
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	d001      	beq.n	8008c44 <MX_ADC_Init+0x58>
		{
		Error_Handler();
 8008c40:	f7f9 f9f0 	bl	8002024 <Error_Handler>
		}
	#endif
}
 8008c44:	bd10      	pop	{r4, pc}
 8008c46:	46c0      	nop			; (mov r8, r8)
 8008c48:	20001210 	.word	0x20001210
 8008c4c:	40012400 	.word	0x40012400

08008c50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8008c50:	b510      	push	{r4, lr}
 8008c52:	0004      	movs	r4, r0
 8008c54:	b086      	sub	sp, #24
	#ifdef DEVICE_TYPE_STATION
	#else
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c56:	2214      	movs	r2, #20
 8008c58:	2100      	movs	r1, #0
 8008c5a:	a801      	add	r0, sp, #4
 8008c5c:	f001 fabc 	bl	800a1d8 <memset>
		if(adcHandle->Instance==ADC1)
 8008c60:	4b0e      	ldr	r3, [pc, #56]	; (8008c9c <HAL_ADC_MspInit+0x4c>)
 8008c62:	6822      	ldr	r2, [r4, #0]
 8008c64:	429a      	cmp	r2, r3
 8008c66:	d116      	bne.n	8008c96 <HAL_ADC_MspInit+0x46>
		{
			__HAL_RCC_ADC1_CLK_ENABLE();
 8008c68:	2280      	movs	r2, #128	; 0x80
 8008c6a:	4b0d      	ldr	r3, [pc, #52]	; (8008ca0 <HAL_ADC_MspInit+0x50>)
 8008c6c:	0092      	lsls	r2, r2, #2
 8008c6e:	6b59      	ldr	r1, [r3, #52]	; 0x34
			__HAL_RCC_GPIOA_CLK_ENABLE();
		    GPIO_InitStruct.Pin = ADC_VNA_Pin|ADC_VP_Pin|ADC_BAT_Pin;
		    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
		    GPIO_InitStruct.Pull = GPIO_NOPULL;
		    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c70:	20a0      	movs	r0, #160	; 0xa0
			__HAL_RCC_ADC1_CLK_ENABLE();
 8008c72:	430a      	orrs	r2, r1
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8008c74:	2101      	movs	r1, #1
			__HAL_RCC_ADC1_CLK_ENABLE();
 8008c76:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8008c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
		    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c7a:	05c0      	lsls	r0, r0, #23
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8008c7c:	430a      	orrs	r2, r1
 8008c7e:	62da      	str	r2, [r3, #44]	; 0x2c
 8008c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c82:	400b      	ands	r3, r1
 8008c84:	9300      	str	r3, [sp, #0]
 8008c86:	9b00      	ldr	r3, [sp, #0]
		    GPIO_InitStruct.Pin = ADC_VNA_Pin|ADC_VP_Pin|ADC_BAT_Pin;
 8008c88:	231c      	movs	r3, #28
		    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c8a:	a901      	add	r1, sp, #4
		    GPIO_InitStruct.Pin = ADC_VNA_Pin|ADC_VP_Pin|ADC_BAT_Pin;
 8008c8c:	9301      	str	r3, [sp, #4]
		    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008c8e:	3b19      	subs	r3, #25
 8008c90:	9302      	str	r3, [sp, #8]
		    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c92:	f7fa fccd 	bl	8003630 <HAL_GPIO_Init>
		}
	#endif
}
 8008c96:	b006      	add	sp, #24
 8008c98:	bd10      	pop	{r4, pc}
 8008c9a:	46c0      	nop			; (mov r8, r8)
 8008c9c:	40012400 	.word	0x40012400
 8008ca0:	40021000 	.word	0x40021000

08008ca4 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
	#ifdef DEVICE_TYPE_STATION
	#else
	if(adcHandle->Instance==ADC1)
 8008ca4:	4b10      	ldr	r3, [pc, #64]	; (8008ce8 <HAL_ADC_MspDeInit+0x44>)
 8008ca6:	6802      	ldr	r2, [r0, #0]
{
 8008ca8:	b510      	push	{r4, lr}
	if(adcHandle->Instance==ADC1)
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d11b      	bne.n	8008ce6 <HAL_ADC_MspDeInit+0x42>
	{
		__HAL_RCC_ADC1_FORCE_RESET();
 8008cae:	2280      	movs	r2, #128	; 0x80
		__HAL_RCC_ADC1_RELEASE_RESET();
		__HAL_RCC_ADC1_CLK_DISABLE();
	    HAL_GPIO_DeInit(ADC_VNA_GPIO_Port, ADC_VNA_Pin);
 8008cb0:	20a0      	movs	r0, #160	; 0xa0
		__HAL_RCC_ADC1_FORCE_RESET();
 8008cb2:	4b0e      	ldr	r3, [pc, #56]	; (8008cec <HAL_ADC_MspDeInit+0x48>)
 8008cb4:	0092      	lsls	r2, r2, #2
 8008cb6:	6a59      	ldr	r1, [r3, #36]	; 0x24
	    HAL_GPIO_DeInit(ADC_VNA_GPIO_Port, ADC_VNA_Pin);
 8008cb8:	05c0      	lsls	r0, r0, #23
		__HAL_RCC_ADC1_FORCE_RESET();
 8008cba:	430a      	orrs	r2, r1
 8008cbc:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_RCC_ADC1_RELEASE_RESET();
 8008cbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008cc0:	490b      	ldr	r1, [pc, #44]	; (8008cf0 <HAL_ADC_MspDeInit+0x4c>)
 8008cc2:	400a      	ands	r2, r1
 8008cc4:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_RCC_ADC1_CLK_DISABLE();
 8008cc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008cc8:	400a      	ands	r2, r1
 8008cca:	635a      	str	r2, [r3, #52]	; 0x34
	    HAL_GPIO_DeInit(ADC_VNA_GPIO_Port, ADC_VNA_Pin);
 8008ccc:	2104      	movs	r1, #4
 8008cce:	f7fa fd73 	bl	80037b8 <HAL_GPIO_DeInit>
	    HAL_GPIO_DeInit(ADC_VP_GPIO_Port, ADC_VP_Pin);
 8008cd2:	20a0      	movs	r0, #160	; 0xa0
 8008cd4:	2108      	movs	r1, #8
 8008cd6:	05c0      	lsls	r0, r0, #23
 8008cd8:	f7fa fd6e 	bl	80037b8 <HAL_GPIO_DeInit>
	    HAL_GPIO_DeInit(ADC_BAT_GPIO_Port, ADC_BAT_Pin);
 8008cdc:	20a0      	movs	r0, #160	; 0xa0
 8008cde:	2110      	movs	r1, #16
 8008ce0:	05c0      	lsls	r0, r0, #23
 8008ce2:	f7fa fd69 	bl	80037b8 <HAL_GPIO_DeInit>
	}
	#endif
}
 8008ce6:	bd10      	pop	{r4, pc}
 8008ce8:	40012400 	.word	0x40012400
 8008cec:	40021000 	.word	0x40021000
 8008cf0:	fffffdff 	.word	0xfffffdff

08008cf4 <MX_GPIO_Init>:
/* Includes ------------------------------------------------------------------*/
#include "gpio.h"

/* Exported functions --------------------------------------------------------*/
void MX_GPIO_Init(void)
{
 8008cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
	#else
		GPIO_InitTypeDef GPIO_InitStruct = {0};

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008cf6:	2501      	movs	r5, #1
{
 8008cf8:	b089      	sub	sp, #36	; 0x24
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008cfa:	2214      	movs	r2, #20
 8008cfc:	2100      	movs	r1, #0
 8008cfe:	a803      	add	r0, sp, #12
 8008d00:	f001 fa6a 	bl	800a1d8 <memset>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8008d04:	2202      	movs	r2, #2
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008d06:	4c24      	ldr	r4, [pc, #144]	; (8008d98 <MX_GPIO_Init+0xa4>)

		HAL_GPIO_WritePin(GPIOB, RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8008d08:	4f24      	ldr	r7, [pc, #144]	; (8008d9c <MX_GPIO_Init+0xa8>)
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008d0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		HAL_GPIO_WritePin(GPIOB, RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8008d0c:	0038      	movs	r0, r7
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008d0e:	432b      	orrs	r3, r5
 8008d10:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		HAL_GPIO_WritePin(GPIOB, RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8008d14:	2164      	movs	r1, #100	; 0x64
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008d16:	402b      	ands	r3, r5
 8008d18:	9300      	str	r3, [sp, #0]
 8008d1a:	9b00      	ldr	r3, [sp, #0]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8008d1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c

		GPIO_InitStruct.Pin = RTC_INT_Pin;
		GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d1e:	2600      	movs	r6, #0
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8008d20:	4313      	orrs	r3, r2
 8008d22:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008d26:	4013      	ands	r3, r2
 8008d28:	9301      	str	r3, [sp, #4]
		HAL_GPIO_WritePin(GPIOB, RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8008d2a:	2200      	movs	r2, #0
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8008d2c:	9b01      	ldr	r3, [sp, #4]
		HAL_GPIO_WritePin(GPIOB, RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8008d2e:	f7fa fdc9 	bl	80038c4 <HAL_GPIO_WritePin>
		HAL_GPIO_Init(RTC_INT_GPIO_Port, &GPIO_InitStruct);
 8008d32:	20a0      	movs	r0, #160	; 0xa0
		GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008d34:	4b1a      	ldr	r3, [pc, #104]	; (8008da0 <MX_GPIO_Init+0xac>)
		HAL_GPIO_Init(RTC_INT_GPIO_Port, &GPIO_InitStruct);
 8008d36:	a903      	add	r1, sp, #12
 8008d38:	05c0      	lsls	r0, r0, #23
		GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008d3a:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Pin = RTC_INT_Pin;
 8008d3c:	9503      	str	r5, [sp, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d3e:	9605      	str	r6, [sp, #20]
		HAL_GPIO_Init(RTC_INT_GPIO_Port, &GPIO_InitStruct);
 8008d40:	f7fa fc76 	bl	8003630 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
 8008d44:	2364      	movs	r3, #100	; 0x64
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008d46:	0038      	movs	r0, r7
 8008d48:	a903      	add	r1, sp, #12
		GPIO_InitStruct.Pin = RTC_RST_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
 8008d4a:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008d4c:	9504      	str	r5, [sp, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d4e:	9605      	str	r6, [sp, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d50:	9606      	str	r6, [sp, #24]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008d52:	f7fa fc6d 	bl	8003630 <HAL_GPIO_Init>

		__HAL_RCC_ADC1_CLK_ENABLE();
 8008d56:	2380      	movs	r3, #128	; 0x80
 8008d58:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	6363      	str	r3, [r4, #52]	; 0x34
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008d60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		GPIO_InitStruct.Pin = ADC_VNA_Pin|ADC_VP_Pin|ADC_BAT_Pin;
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d62:	20a0      	movs	r0, #160	; 0xa0
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008d64:	432b      	orrs	r3, r5
 8008d66:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d6a:	a903      	add	r1, sp, #12
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008d6c:	402b      	ands	r3, r5
 8008d6e:	9302      	str	r3, [sp, #8]
 8008d70:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Pin = ADC_VNA_Pin|ADC_VP_Pin|ADC_BAT_Pin;
 8008d72:	231c      	movs	r3, #28
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d74:	05c0      	lsls	r0, r0, #23
		GPIO_InitStruct.Pin = ADC_VNA_Pin|ADC_VP_Pin|ADC_BAT_Pin;
 8008d76:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008d78:	3b19      	subs	r3, #25
 8008d7a:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d7c:	9605      	str	r6, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d7e:	f7fa fc57 	bl	8003630 <HAL_GPIO_Init>

		HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8008d82:	0032      	movs	r2, r6
 8008d84:	0029      	movs	r1, r5
 8008d86:	2007      	movs	r0, #7
 8008d88:	f7fa fa40 	bl	800320c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8008d8c:	2007      	movs	r0, #7
 8008d8e:	f7fa fa67 	bl	8003260 <HAL_NVIC_EnableIRQ>
		#endif
}
 8008d92:	b009      	add	sp, #36	; 0x24
 8008d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d96:	46c0      	nop			; (mov r8, r8)
 8008d98:	40021000 	.word	0x40021000
 8008d9c:	50000400 	.word	0x50000400
 8008da0:	10110000 	.word	0x10110000

08008da4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

void MX_I2C1_Init(void)
{
  hi2c1.Instance = I2C1;
 8008da4:	480b      	ldr	r0, [pc, #44]	; (8008dd4 <MX_I2C1_Init+0x30>)
 8008da6:	4b0c      	ldr	r3, [pc, #48]	; (8008dd8 <MX_I2C1_Init+0x34>)
{
 8008da8:	b510      	push	{r4, lr}
  hi2c1.Instance = I2C1;
 8008daa:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00000708;
 8008dac:	23e1      	movs	r3, #225	; 0xe1
 8008dae:	00db      	lsls	r3, r3, #3
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008db0:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x00000708;
 8008db2:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8008db4:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008db6:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8008db8:	6083      	str	r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008dba:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8008dbc:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008dbe:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008dc0:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008dc2:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8008dc4:	f7fa fd98 	bl	80038f8 <HAL_I2C_Init>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	d001      	beq.n	8008dd0 <MX_I2C1_Init+0x2c>
  {
    Error_Handler();
 8008dcc:	f7f9 f92a 	bl	8002024 <Error_Handler>
  }
}
 8008dd0:	bd10      	pop	{r4, pc}
 8008dd2:	46c0      	nop			; (mov r8, r8)
 8008dd4:	2000126c 	.word	0x2000126c
 8008dd8:	40005400 	.word	0x40005400

08008ddc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8008ddc:	b510      	push	{r4, lr}
 8008dde:	0004      	movs	r4, r0
 8008de0:	b086      	sub	sp, #24

	#ifdef DEVICE_TYPE_STATION
	#else
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008de2:	2214      	movs	r2, #20
 8008de4:	2100      	movs	r1, #0
 8008de6:	a801      	add	r0, sp, #4
 8008de8:	f001 f9f6 	bl	800a1d8 <memset>
	#endif

  if(i2cHandle->Instance==I2C1)
 8008dec:	4b10      	ldr	r3, [pc, #64]	; (8008e30 <HAL_I2C_MspInit+0x54>)
 8008dee:	6822      	ldr	r2, [r4, #0]
 8008df0:	429a      	cmp	r2, r3
 8008df2:	d11a      	bne.n	8008e2a <HAL_I2C_MspInit+0x4e>
  {
	#ifdef DEVICE_TYPE_STATION
	#else
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8008df4:	2202      	movs	r2, #2
 8008df6:	4c0f      	ldr	r4, [pc, #60]	; (8008e34 <HAL_I2C_MspInit+0x58>)
		GPIO_InitStruct.Pin = RTC_SCL_Pin|RTC_SDA_Pin;
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008df8:	480f      	ldr	r0, [pc, #60]	; (8008e38 <HAL_I2C_MspInit+0x5c>)
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8008dfa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008dfc:	a901      	add	r1, sp, #4
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008e04:	4013      	ands	r3, r2
 8008e06:	9300      	str	r3, [sp, #0]
 8008e08:	9b00      	ldr	r3, [sp, #0]
		GPIO_InitStruct.Pin = RTC_SCL_Pin|RTC_SDA_Pin;
 8008e0a:	23c0      	movs	r3, #192	; 0xc0
 8008e0c:	009b      	lsls	r3, r3, #2
 8008e0e:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008e10:	2312      	movs	r3, #18
 8008e12:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008e14:	3b0f      	subs	r3, #15
 8008e16:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8008e18:	3301      	adds	r3, #1
 8008e1a:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008e1c:	f7fa fc08 	bl	8003630 <HAL_GPIO_Init>

		__HAL_RCC_I2C1_CLK_ENABLE();
 8008e20:	2380      	movs	r3, #128	; 0x80
 8008e22:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008e24:	039b      	lsls	r3, r3, #14
 8008e26:	4313      	orrs	r3, r2
 8008e28:	63a3      	str	r3, [r4, #56]	; 0x38
	#endif
  }
}
 8008e2a:	b006      	add	sp, #24
 8008e2c:	bd10      	pop	{r4, pc}
 8008e2e:	46c0      	nop			; (mov r8, r8)
 8008e30:	40005400 	.word	0x40005400
 8008e34:	40021000 	.word	0x40021000
 8008e38:	50000400 	.word	0x50000400

08008e3c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{

  if(i2cHandle->Instance==I2C1)
 8008e3c:	4b0a      	ldr	r3, [pc, #40]	; (8008e68 <HAL_I2C_MspDeInit+0x2c>)
 8008e3e:	6802      	ldr	r2, [r0, #0]
{
 8008e40:	b510      	push	{r4, lr}
  if(i2cHandle->Instance==I2C1)
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d10e      	bne.n	8008e64 <HAL_I2C_MspDeInit+0x28>
  {
	#ifdef DEVICE_TYPE_STATION
	#else
		__HAL_RCC_I2C1_CLK_DISABLE();
 8008e46:	4a09      	ldr	r2, [pc, #36]	; (8008e6c <HAL_I2C_MspDeInit+0x30>)
 8008e48:	4909      	ldr	r1, [pc, #36]	; (8008e70 <HAL_I2C_MspDeInit+0x34>)
 8008e4a:	6b93      	ldr	r3, [r2, #56]	; 0x38
		/**I2C1 GPIO Configuration
		PB8     ------> I2C1_SCL
		PB9     ------> I2C1_SDA
		*/
		HAL_GPIO_DeInit(RTC_SCL_GPIO_Port, RTC_SCL_Pin);
 8008e4c:	4809      	ldr	r0, [pc, #36]	; (8008e74 <HAL_I2C_MspDeInit+0x38>)
		__HAL_RCC_I2C1_CLK_DISABLE();
 8008e4e:	400b      	ands	r3, r1
		HAL_GPIO_DeInit(RTC_SCL_GPIO_Port, RTC_SCL_Pin);
 8008e50:	2180      	movs	r1, #128	; 0x80
		__HAL_RCC_I2C1_CLK_DISABLE();
 8008e52:	6393      	str	r3, [r2, #56]	; 0x38
		HAL_GPIO_DeInit(RTC_SCL_GPIO_Port, RTC_SCL_Pin);
 8008e54:	0049      	lsls	r1, r1, #1
 8008e56:	f7fa fcaf 	bl	80037b8 <HAL_GPIO_DeInit>
		HAL_GPIO_DeInit(RTC_SDA_GPIO_Port, RTC_SDA_Pin);
 8008e5a:	2180      	movs	r1, #128	; 0x80
 8008e5c:	4805      	ldr	r0, [pc, #20]	; (8008e74 <HAL_I2C_MspDeInit+0x38>)
 8008e5e:	0089      	lsls	r1, r1, #2
 8008e60:	f7fa fcaa 	bl	80037b8 <HAL_GPIO_DeInit>
	#endif
  }
}
 8008e64:	bd10      	pop	{r4, pc}
 8008e66:	46c0      	nop			; (mov r8, r8)
 8008e68:	40005400 	.word	0x40005400
 8008e6c:	40021000 	.word	0x40021000
 8008e70:	ffdfffff 	.word	0xffdfffff
 8008e74:	50000400 	.word	0x50000400

08008e78 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;
DMA_HandleTypeDef hdma_usart2_tx;

void MX_USART1_UART_Init(void)
{
	huart1.Instance = USART1;
 8008e78:	480b      	ldr	r0, [pc, #44]	; (8008ea8 <MX_USART1_UART_Init+0x30>)
 8008e7a:	4b0c      	ldr	r3, [pc, #48]	; (8008eac <MX_USART1_UART_Init+0x34>)
{
 8008e7c:	b510      	push	{r4, lr}
	huart1.Instance = USART1;
 8008e7e:	6003      	str	r3, [r0, #0]
	huart1.Init.BaudRate = 115200;
 8008e80:	23e1      	movs	r3, #225	; 0xe1
 8008e82:	025b      	lsls	r3, r3, #9
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
	huart1.Init.StopBits = UART_STOPBITS_1;
	huart1.Init.Parity = UART_PARITY_NONE;
	huart1.Init.Mode = UART_MODE_TX_RX;
 8008e84:	220c      	movs	r2, #12
	huart1.Init.BaudRate = 115200;
 8008e86:	6043      	str	r3, [r0, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008e88:	2300      	movs	r3, #0
	huart1.Init.Mode = UART_MODE_TX_RX;
 8008e8a:	6142      	str	r2, [r0, #20]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008e8c:	6083      	str	r3, [r0, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8008e8e:	60c3      	str	r3, [r0, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8008e90:	6103      	str	r3, [r0, #16]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008e92:	6183      	str	r3, [r0, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008e94:	61c3      	str	r3, [r0, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008e96:	6203      	str	r3, [r0, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008e98:	6243      	str	r3, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8008e9a:	f7fc fcff 	bl	800589c <HAL_UART_Init>
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	d001      	beq.n	8008ea6 <MX_USART1_UART_Init+0x2e>
	{
		Error_Handler();
 8008ea2:	f7f9 f8bf 	bl	8002024 <Error_Handler>
	}
}
 8008ea6:	bd10      	pop	{r4, pc}
 8008ea8:	200013cc 	.word	0x200013cc
 8008eac:	40013800 	.word	0x40013800

08008eb0 <HAL_UART_MspInit>:
		Error_Handler();
	}
}

void HAL_UART_MspInit(UART_HandleTypeDef *uartHandle)
{
 8008eb0:	b510      	push	{r4, lr}
 8008eb2:	0004      	movs	r4, r0
 8008eb4:	b090      	sub	sp, #64	; 0x40
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008eb6:	2214      	movs	r2, #20
 8008eb8:	2100      	movs	r1, #0
 8008eba:	a802      	add	r0, sp, #8
 8008ebc:	f001 f98c 	bl	800a1d8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008ec0:	2224      	movs	r2, #36	; 0x24
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	a807      	add	r0, sp, #28
 8008ec6:	f001 f987 	bl	800a1d8 <memset>

  if(uartHandle->Instance==USART1)
 8008eca:	6823      	ldr	r3, [r4, #0]
 8008ecc:	4a33      	ldr	r2, [pc, #204]	; (8008f9c <HAL_UART_MspInit+0xec>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d130      	bne.n	8008f34 <HAL_UART_MspInit+0x84>
  {
	    __HAL_RCC_USART1_CLK_ENABLE();
 8008ed2:	2280      	movs	r2, #128	; 0x80
 8008ed4:	4b32      	ldr	r3, [pc, #200]	; (8008fa0 <HAL_UART_MspInit+0xf0>)
 8008ed6:	01d2      	lsls	r2, r2, #7
 8008ed8:	6b59      	ldr	r1, [r3, #52]	; 0x34
		__HAL_RCC_GPIOA_CLK_ENABLE();

	    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
	    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
	    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008eda:	a807      	add	r0, sp, #28
	    __HAL_RCC_USART1_CLK_ENABLE();
 8008edc:	430a      	orrs	r2, r1
 8008ede:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008ee4:	4311      	orrs	r1, r2
 8008ee6:	62d9      	str	r1, [r3, #44]	; 0x2c
 8008ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8008eea:	9207      	str	r2, [sp, #28]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8008eec:	4013      	ands	r3, r2
 8008eee:	9300      	str	r3, [sp, #0]
 8008ef0:	9b00      	ldr	r3, [sp, #0]
	    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 8008ef2:	920a      	str	r2, [sp, #40]	; 0x28
	    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008ef4:	f7fb f9de 	bl	80042b4 <HAL_RCCEx_PeriphCLKConfig>
 8008ef8:	2800      	cmp	r0, #0
 8008efa:	d001      	beq.n	8008f00 <HAL_UART_MspInit+0x50>
	    {
	    	Error_Handler();
 8008efc:	f7f9 f892 	bl	8002024 <Error_Handler>
		PA10     ------> USART1_RX
		*/
		#ifdef DEVICE_TYPE_STATION
				GPIO_InitStruct.Pin = MCU_TX_Pin|MCU_RX_Pin;
		#else
				GPIO_InitStruct.Pin = DEBUG_TX_Pin|DEBUG_RX_Pin;
 8008f00:	23c0      	movs	r3, #192	; 0xc0
 8008f02:	00db      	lsls	r3, r3, #3
 8008f04:	9302      	str	r3, [sp, #8]
		#endif
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f06:	2302      	movs	r3, #2
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f08:	20a0      	movs	r0, #160	; 0xa0
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f0a:	2400      	movs	r4, #0
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f0c:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008f0e:	3301      	adds	r3, #1
 8008f10:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f12:	a902      	add	r1, sp, #8
		GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8008f14:	3301      	adds	r3, #1
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f16:	05c0      	lsls	r0, r0, #23
		GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8008f18:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f1a:	9404      	str	r4, [sp, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f1c:	f7fa fb88 	bl	8003630 <HAL_GPIO_Init>

	    HAL_NVIC_SetPriority(USART1_IRQn, 0, 1);
 8008f20:	201b      	movs	r0, #27
 8008f22:	2201      	movs	r2, #1
 8008f24:	0021      	movs	r1, r4
 8008f26:	f7fa f971 	bl	800320c <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008f2a:	201b      	movs	r0, #27
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
	    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
	    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008f2c:	f7fa f998 	bl	8003260 <HAL_NVIC_EnableIRQ>
//	    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
//	    HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
//	#else
//	#endif
  }
}
 8008f30:	b010      	add	sp, #64	; 0x40
 8008f32:	bd10      	pop	{r4, pc}
  else if (uartHandle->Instance == USART2)
 8008f34:	4a1b      	ldr	r2, [pc, #108]	; (8008fa4 <HAL_UART_MspInit+0xf4>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d1fa      	bne.n	8008f30 <HAL_UART_MspInit+0x80>
	    __HAL_RCC_USART2_CLK_ENABLE();
 8008f3a:	2280      	movs	r2, #128	; 0x80
 8008f3c:	4b18      	ldr	r3, [pc, #96]	; (8008fa0 <HAL_UART_MspInit+0xf0>)
 8008f3e:	0292      	lsls	r2, r2, #10
 8008f40:	6b99      	ldr	r1, [r3, #56]	; 0x38
	    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008f42:	a807      	add	r0, sp, #28
	    __HAL_RCC_USART2_CLK_ENABLE();
 8008f44:	430a      	orrs	r2, r1
	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008f46:	2101      	movs	r1, #1
	    __HAL_RCC_USART2_CLK_ENABLE();
 8008f48:	639a      	str	r2, [r3, #56]	; 0x38
	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f4c:	430a      	orrs	r2, r1
 8008f4e:	62da      	str	r2, [r3, #44]	; 0x2c
 8008f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f52:	400b      	ands	r3, r1
 8008f54:	9301      	str	r3, [sp, #4]
 8008f56:	9b01      	ldr	r3, [sp, #4]
	    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8008f58:	2302      	movs	r3, #2
 8008f5a:	9307      	str	r3, [sp, #28]
	    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8008f5c:	18db      	adds	r3, r3, r3
 8008f5e:	930a      	str	r3, [sp, #40]	; 0x28
	    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008f60:	f7fb f9a8 	bl	80042b4 <HAL_RCCEx_PeriphCLKConfig>
 8008f64:	2800      	cmp	r0, #0
 8008f66:	d001      	beq.n	8008f6c <HAL_UART_MspInit+0xbc>
	    	Error_Handler();
 8008f68:	f7f9 f85c 	bl	8002024 <Error_Handler>
	    GPIO_InitStruct.Pin = DEBUG_TX_Pin|DEBUG_RX_Pin;
 8008f6c:	23c0      	movs	r3, #192	; 0xc0
 8008f6e:	00db      	lsls	r3, r3, #3
 8008f70:	9302      	str	r3, [sp, #8]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f72:	2302      	movs	r3, #2
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f74:	20a0      	movs	r0, #160	; 0xa0
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f76:	2400      	movs	r4, #0
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f78:	9303      	str	r3, [sp, #12]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	9305      	str	r3, [sp, #20]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f7e:	a902      	add	r1, sp, #8
	    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8008f80:	3301      	adds	r3, #1
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f82:	05c0      	lsls	r0, r0, #23
	    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8008f84:	9306      	str	r3, [sp, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f86:	9404      	str	r4, [sp, #16]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f88:	f7fa fb52 	bl	8003630 <HAL_GPIO_Init>
	    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 8008f8c:	201c      	movs	r0, #28
 8008f8e:	2201      	movs	r2, #1
 8008f90:	0021      	movs	r1, r4
 8008f92:	f7fa f93b 	bl	800320c <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008f96:	201c      	movs	r0, #28
 8008f98:	e7c8      	b.n	8008f2c <HAL_UART_MspInit+0x7c>
 8008f9a:	46c0      	nop			; (mov r8, r8)
 8008f9c:	40013800 	.word	0x40013800
 8008fa0:	40021000 	.word	0x40021000
 8008fa4:	40004400 	.word	0x40004400

08008fa8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef *uartHandle)
{
  if(uartHandle->Instance==USART1)
 8008fa8:	6803      	ldr	r3, [r0, #0]
 8008faa:	4a11      	ldr	r2, [pc, #68]	; (8008ff0 <HAL_UART_MspDeInit+0x48>)
{
 8008fac:	b510      	push	{r4, lr}
  if(uartHandle->Instance==USART1)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d10e      	bne.n	8008fd0 <HAL_UART_MspDeInit+0x28>
  {
		__HAL_RCC_USART1_CLK_DISABLE();
 8008fb2:	4a10      	ldr	r2, [pc, #64]	; (8008ff4 <HAL_UART_MspDeInit+0x4c>)
 8008fb4:	4910      	ldr	r1, [pc, #64]	; (8008ff8 <HAL_UART_MspDeInit+0x50>)
 8008fb6:	6b53      	ldr	r3, [r2, #52]	; 0x34
		PA10     ------> USART1_RX
		*/
//		#ifdef DEVICE_TYPE_STATION
//				HAL_GPIO_DeInit(GPIOA, MCU_TX_Pin|MCU_RX_Pin);
//		#else
				HAL_GPIO_DeInit(GPIOA, DEBUG_TX_Pin|DEBUG_RX_Pin);
 8008fb8:	20a0      	movs	r0, #160	; 0xa0
		__HAL_RCC_USART1_CLK_DISABLE();
 8008fba:	400b      	ands	r3, r1
				HAL_GPIO_DeInit(GPIOA, DEBUG_TX_Pin|DEBUG_RX_Pin);
 8008fbc:	21c0      	movs	r1, #192	; 0xc0
 8008fbe:	05c0      	lsls	r0, r0, #23
		__HAL_RCC_USART1_CLK_DISABLE();
 8008fc0:	6353      	str	r3, [r2, #52]	; 0x34
				HAL_GPIO_DeInit(GPIOA, DEBUG_TX_Pin|DEBUG_RX_Pin);
 8008fc2:	00c9      	lsls	r1, r1, #3
 8008fc4:	f7fa fbf8 	bl	80037b8 <HAL_GPIO_DeInit>
//		#endif
	    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8008fc8:	201b      	movs	r0, #27
	    /**USART2 GPIO Configuration
	    PA2     ------> USART2_TX
	    PA3     ------> USART2_RX
	    */
	    HAL_GPIO_DeInit(GPIOA, DEBUG_TX_Pin|DEBUG_RX_Pin);
	    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8008fca:	f7fa f955 	bl	8003278 <HAL_NVIC_DisableIRQ>
//	    HAL_DMA_DeInit(uartHandle->hdmatx);
//	#endif
  }
}
 8008fce:	bd10      	pop	{r4, pc}
  else if (uartHandle->Instance == USART2)
 8008fd0:	4a0a      	ldr	r2, [pc, #40]	; (8008ffc <HAL_UART_MspDeInit+0x54>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d1fb      	bne.n	8008fce <HAL_UART_MspDeInit+0x26>
	    __HAL_RCC_USART2_CLK_DISABLE();
 8008fd6:	4a07      	ldr	r2, [pc, #28]	; (8008ff4 <HAL_UART_MspDeInit+0x4c>)
 8008fd8:	4909      	ldr	r1, [pc, #36]	; (8009000 <HAL_UART_MspDeInit+0x58>)
 8008fda:	6b93      	ldr	r3, [r2, #56]	; 0x38
	    HAL_GPIO_DeInit(GPIOA, DEBUG_TX_Pin|DEBUG_RX_Pin);
 8008fdc:	20a0      	movs	r0, #160	; 0xa0
	    __HAL_RCC_USART2_CLK_DISABLE();
 8008fde:	400b      	ands	r3, r1
	    HAL_GPIO_DeInit(GPIOA, DEBUG_TX_Pin|DEBUG_RX_Pin);
 8008fe0:	21c0      	movs	r1, #192	; 0xc0
 8008fe2:	05c0      	lsls	r0, r0, #23
	    __HAL_RCC_USART2_CLK_DISABLE();
 8008fe4:	6393      	str	r3, [r2, #56]	; 0x38
	    HAL_GPIO_DeInit(GPIOA, DEBUG_TX_Pin|DEBUG_RX_Pin);
 8008fe6:	00c9      	lsls	r1, r1, #3
 8008fe8:	f7fa fbe6 	bl	80037b8 <HAL_GPIO_DeInit>
	    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8008fec:	201c      	movs	r0, #28
 8008fee:	e7ec      	b.n	8008fca <HAL_UART_MspDeInit+0x22>
 8008ff0:	40013800 	.word	0x40013800
 8008ff4:	40021000 	.word	0x40021000
 8008ff8:	ffffbfff 	.word	0xffffbfff
 8008ffc:	40004400 	.word	0x40004400
 8009000:	fffdffff 	.word	0xfffdffff

08009004 <fevent_active>:
 * @brief	Active 1 event len
 * @note	Cho event thuc hien luon
 */
uint8_t fevent_active(sEvent_struct *event_struct, uint8_t event_name)
{
	event_struct[event_name].e_status = 1;
 8009004:	0109      	lsls	r1, r1, #4
 8009006:	1841      	adds	r1, r0, r1
	event_struct[event_name].e_systick = 0;
 8009008:	2300      	movs	r3, #0
	event_struct[event_name].e_status = 1;
 800900a:	2001      	movs	r0, #1
 800900c:	7048      	strb	r0, [r1, #1]
	event_struct[event_name].e_systick = 0;
 800900e:	604b      	str	r3, [r1, #4]
	return 1;
}
 8009010:	4770      	bx	lr

08009012 <fevent_enable>:
/**
 * @brief	Enable 1 event len
 * @note	Cho phep mot event kich hoat sau period cua no
 */
uint8_t fevent_enable(sEvent_struct *event_struct, uint8_t event_name)
{
 8009012:	b570      	push	{r4, r5, r6, lr}
	event_struct[event_name].e_status = 1;
 8009014:	2501      	movs	r5, #1
 8009016:	010c      	lsls	r4, r1, #4
 8009018:	1904      	adds	r4, r0, r4
 800901a:	7065      	strb	r5, [r4, #1]
	event_struct[event_name].e_systick = HAL_GetTick();
 800901c:	f7f9 fd74 	bl	8002b08 <HAL_GetTick>
 8009020:	6060      	str	r0, [r4, #4]
	return 1;
}
 8009022:	0028      	movs	r0, r5
 8009024:	bd70      	pop	{r4, r5, r6, pc}

08009026 <fevent_disable>:
/**
 * @brief	Disable 1 event
 */
uint8_t fevent_disable(sEvent_struct *event_struct, uint8_t event_name)
{
	event_struct[event_name].e_status = 0;
 8009026:	2300      	movs	r3, #0
 8009028:	0109      	lsls	r1, r1, #4
 800902a:	1840      	adds	r0, r0, r1
 800902c:	7043      	strb	r3, [r0, #1]
	return 1;
}
 800902e:	2001      	movs	r0, #1
 8009030:	4770      	bx	lr

08009032 <OnchipFlashWriteData>:
/* Exported functions --------------------------------------------------------*/
/**
 * @note	So luong bien truyen vao Phai la Boi cua 8
 */
HAL_StatusTypeDef	OnchipFlashWriteData (uint32_t andress, uint8_t	*data_address, uint32_t data_length)
{
 8009032:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	HAL_StatusTypeDef   status = HAL_ERROR;

	temp_data_address = data_address;
	temp_write_address = andress;

	if ((data_length % FLASH_BYTE_WRTIE) == 0)
 8009034:	2303      	movs	r3, #3
 8009036:	0014      	movs	r4, r2
{
 8009038:	000f      	movs	r7, r1
	HAL_StatusTypeDef   status = HAL_ERROR;
 800903a:	2501      	movs	r5, #1
{
 800903c:	9001      	str	r0, [sp, #4]
	if ((data_length % FLASH_BYTE_WRTIE) == 0)
 800903e:	401c      	ands	r4, r3
 8009040:	421a      	tst	r2, r3
 8009042:	d110      	bne.n	8009066 <OnchipFlashWriteData+0x34>
	{
		//Calculate number of word to write
		writetime = data_length / FLASH_BYTE_WRTIE;
 8009044:	0893      	lsrs	r3, r2, #2
 8009046:	9300      	str	r3, [sp, #0]
		//Unlock flash
		HAL_FLASH_Unlock();
 8009048:	f7fa fa46 	bl	80034d8 <HAL_FLASH_Unlock>
		//Wait for last operation to be completed
        FLASH_WaitForLastOperation(1000);
 800904c:	20fa      	movs	r0, #250	; 0xfa
 800904e:	0080      	lsls	r0, r0, #2
 8009050:	f7fa fa82 	bl	8003558 <FLASH_WaitForLastOperation>
	temp_data_address = data_address;
 8009054:	003e      	movs	r6, r7
 8009056:	9b01      	ldr	r3, [sp, #4]
 8009058:	1bd9      	subs	r1, r3, r7
		//Change bytes order then write
		for (i = 0; i < writetime; i++)
 800905a:	9b00      	ldr	r3, [sp, #0]
 800905c:	1871      	adds	r1, r6, r1
 800905e:	42a3      	cmp	r3, r4
 8009060:	d803      	bhi.n	800906a <OnchipFlashWriteData+0x38>
				break;
			temp_write_address = temp_write_address + FLASH_BYTE_WRTIE;
			temp_data_address = temp_data_address + FLASH_BYTE_WRTIE;
		}
		//Lock flash
		HAL_FLASH_Lock();
 8009062:	f7fa fa6b 	bl	800353c <HAL_FLASH_Lock>
	}
	return status;
}
 8009066:	0028      	movs	r0, r5
 8009068:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, temp_write_address, WriteData);
 800906a:	2002      	movs	r0, #2
			WriteData = *(__IO uint32_t*)(temp_data_address);
 800906c:	6832      	ldr	r2, [r6, #0]
			status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, temp_write_address, WriteData);
 800906e:	f7fa faad 	bl	80035cc <HAL_FLASH_Program>
 8009072:	0005      	movs	r5, r0
			if (status == HAL_ERROR)
 8009074:	2801      	cmp	r0, #1
 8009076:	d0f4      	beq.n	8009062 <OnchipFlashWriteData+0x30>
		for (i = 0; i < writetime; i++)
 8009078:	3401      	adds	r4, #1
			temp_data_address = temp_data_address + FLASH_BYTE_WRTIE;
 800907a:	3604      	adds	r6, #4
		for (i = 0; i < writetime; i++)
 800907c:	b2a4      	uxth	r4, r4
 800907e:	e7ea      	b.n	8009056 <OnchipFlashWriteData+0x24>

08009080 <OnchipFlashPageErase>:
	}
	return status;
}

HAL_StatusTypeDef OnchipFlashPageErase (uint32_t pageaddress)
{
 8009080:	b570      	push	{r4, r5, r6, lr}
 8009082:	0004      	movs	r4, r0
	HAL_StatusTypeDef status = HAL_ERROR;
    //Unlock flash
    status = HAL_FLASH_Unlock();
 8009084:	f7fa fa28 	bl	80034d8 <HAL_FLASH_Unlock>
 8009088:	0005      	movs	r5, r0
    //Wait for last operation to be completed
    FLASH_WaitForLastOperation(1000);
 800908a:	20fa      	movs	r0, #250	; 0xfa
 800908c:	0080      	lsls	r0, r0, #2
 800908e:	f7fa fa63 	bl	8003558 <FLASH_WaitForLastOperation>
        status = FLASH_WaitForLastOperation(1000);
        //Disable the PER Bit
        CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
    #else
        //If the previous operation is completed, proceed to erase the page
        if (status == HAL_OK)
 8009092:	2d00      	cmp	r5, #0
 8009094:	d102      	bne.n	800909c <OnchipFlashPageErase+0x1c>
            FLASH_PageErase(pageaddress);
 8009096:	0020      	movs	r0, r4
 8009098:	f7fa fab4 	bl	8003604 <FLASH_PageErase>
        //Wait for last operation to be completed
        status = FLASH_WaitForLastOperation(1000);
 800909c:	20fa      	movs	r0, #250	; 0xfa
 800909e:	0080      	lsls	r0, r0, #2
 80090a0:	f7fa fa5a 	bl	8003558 <FLASH_WaitForLastOperation>
        //Disable the PER Bit
        CLEAR_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 80090a4:	4b06      	ldr	r3, [pc, #24]	; (80090c0 <OnchipFlashPageErase+0x40>)
 80090a6:	4907      	ldr	r1, [pc, #28]	; (80090c4 <OnchipFlashPageErase+0x44>)
 80090a8:	685a      	ldr	r2, [r3, #4]
        status = FLASH_WaitForLastOperation(1000);
 80090aa:	0004      	movs	r4, r0
        CLEAR_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 80090ac:	400a      	ands	r2, r1
        CLEAR_BIT(FLASH->PECR, FLASH_PECR_PROG);
 80090ae:	2108      	movs	r1, #8
        CLEAR_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 80090b0:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(FLASH->PECR, FLASH_PECR_PROG);
 80090b2:	685a      	ldr	r2, [r3, #4]
 80090b4:	438a      	bics	r2, r1
 80090b6:	605a      	str	r2, [r3, #4]
    #endif
    HAL_FLASH_Lock();
 80090b8:	f7fa fa40 	bl	800353c <HAL_FLASH_Lock>
	return status;
}
 80090bc:	0020      	movs	r0, r4
 80090be:	bd70      	pop	{r4, r5, r6, pc}
 80090c0:	40022000 	.word	0x40022000
 80090c4:	fffffdff 	.word	0xfffffdff

080090c8 <Erase_Firmware>:

void Erase_Firmware(uint32_t Add_Flash_update, uint32_t Total_page)
{
 80090c8:	b570      	push	{r4, r5, r6, lr}
 80090ca:	0006      	movs	r6, r0
 80090cc:	000d      	movs	r5, r1
	uint32_t var;
	for (var = 0; var < Total_page; var++)
 80090ce:	2400      	movs	r4, #0
 80090d0:	42ac      	cmp	r4, r5
 80090d2:	d100      	bne.n	80090d6 <Erase_Firmware+0xe>
		OnchipFlashPageErase(Add_Flash_update + var * FLASH_PAGE_SIZE);
}
 80090d4:	bd70      	pop	{r4, r5, r6, pc}
		OnchipFlashPageErase(Add_Flash_update + var * FLASH_PAGE_SIZE);
 80090d6:	01e0      	lsls	r0, r4, #7
 80090d8:	1980      	adds	r0, r0, r6
 80090da:	f7ff ffd1 	bl	8009080 <OnchipFlashPageErase>
	for (var = 0; var < Total_page; var++)
 80090de:	3401      	adds	r4, #1
 80090e0:	e7f6      	b.n	80090d0 <Erase_Firmware+0x8>

080090e2 <OnchipFlashReadData>:
	uint16_t    i=0;
	uint32_t    temp_address;
	uint8_t     *temp_destination;
	temp_address = address;
	temp_destination = destination;
	for (i = 0; i < length_inByte; i++)
 80090e2:	2300      	movs	r3, #0
{
 80090e4:	b510      	push	{r4, lr}
	for (i = 0; i < length_inByte; i++)
 80090e6:	b29c      	uxth	r4, r3
 80090e8:	42a2      	cmp	r2, r4
 80090ea:	d800      	bhi.n	80090ee <OnchipFlashReadData+0xc>
	{
		*temp_destination = *(__IO uint8_t*)temp_address;
		temp_destination++;
		temp_address++;
	}
}
 80090ec:	bd10      	pop	{r4, pc}
		*temp_destination = *(__IO uint8_t*)temp_address;
 80090ee:	18c4      	adds	r4, r0, r3
 80090f0:	7824      	ldrb	r4, [r4, #0]
 80090f2:	54cc      	strb	r4, [r1, r3]
	for (i = 0; i < length_inByte; i++)
 80090f4:	3301      	adds	r3, #1
 80090f6:	e7f6      	b.n	80090e6 <OnchipFlashReadData+0x4>

080090f8 <PWR_EnterStopMode>:

/**
 * @brief	Ham xu ly lpm trong chip
 */
void PWR_EnterStopMode(void)
{
 80090f8:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090fa:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80090fe:	b672      	cpsid	i
    UTILS_ENTER_CRITICAL_SECTION();
    if (sLPMFeatureHandler->LPM_Deinit_Before_IRQ_Handle!= NULL)
 8009100:	4b0a      	ldr	r3, [pc, #40]	; (800912c <PWR_EnterStopMode+0x34>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d000      	beq.n	800910c <PWR_EnterStopMode+0x14>
        sLPMFeatureHandler->LPM_Deinit_Before_IRQ_Handle();
 800910a:	4798      	blx	r3

	#if defined (STM32L072xx) || defined (STM32L082xx)
		/*clear wake up flag*/
		SET_BIT(PWR->CR, PWR_CR_CWUF);
 800910c:	2304      	movs	r3, #4
 800910e:	4a08      	ldr	r2, [pc, #32]	; (8009130 <PWR_EnterStopMode+0x38>)
 8009110:	6811      	ldr	r1, [r2, #0]
 8009112:	430b      	orrs	r3, r1
 8009114:	6013      	str	r3, [r2, #0]

		HAL_PWREx_EnableUltraLowPower();
 8009116:	f7fa fcf9 	bl	8003b0c <HAL_PWREx_EnableUltraLowPower>

		HAL_PWREx_EnableFastWakeUp();
 800911a:	f7fa fce3 	bl	8003ae4 <HAL_PWREx_EnableFastWakeUp>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800911e:	f384 8810 	msr	PRIMASK, r4

		UTILS_EXIT_CRITICAL_SECTION();
		/* Enter Stop Mode */
		HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI );
 8009122:	2101      	movs	r1, #1
 8009124:	0008      	movs	r0, r1
 8009126:	f7fa fca1 	bl	8003a6c <HAL_PWR_EnterSTOPMode>
	#endif
}
 800912a:	bd10      	pop	{r4, pc}
 800912c:	20001450 	.word	0x20001450
 8009130:	40007000 	.word	0x40007000

08009134 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8009134:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009136:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800913a:	b672      	cpsid	i
	/* Disable IRQ while the MCU is not running on HSI */
	UTILS_ENTER_CRITICAL_SECTION();

	#if defined (STM32L072xx) || defined (STM32L082xx)
		HAL_PWREx_DisableUltraLowPower();
 800913c:	f7fa fcf0 	bl	8003b20 <HAL_PWREx_DisableUltraLowPower>
		HAL_PWREx_DisableFastWakeUp();
 8009140:	f7fa fcda 	bl	8003af8 <HAL_PWREx_DisableFastWakeUp>
		{
		}
	#else
		/* After wake-up from STOP reconfigure the system clock */
		/* Enable HSI */
		__HAL_RCC_MSI_ENABLE();
 8009144:	2280      	movs	r2, #128	; 0x80
 8009146:	4b0d      	ldr	r3, [pc, #52]	; (800917c <PWR_ExitStopMode+0x48>)
 8009148:	0052      	lsls	r2, r2, #1
 800914a:	6819      	ldr	r1, [r3, #0]
 800914c:	430a      	orrs	r2, r1
 800914e:	601a      	str	r2, [r3, #0]

		/* Wait till HSI is ready */
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8009150:	2280      	movs	r2, #128	; 0x80
 8009152:	0092      	lsls	r2, r2, #2
 8009154:	6819      	ldr	r1, [r3, #0]
 8009156:	4211      	tst	r1, r2
 8009158:	d0fc      	beq.n	8009154 <PWR_ExitStopMode+0x20>
		{
		}

		/* Select PLL as system clock source */
		__HAL_RCC_SYSCLK_CONFIG(RCC_SYSCLKSOURCE_MSI);
 800915a:	2103      	movs	r1, #3
 800915c:	68da      	ldr	r2, [r3, #12]
 800915e:	438a      	bics	r2, r1
 8009160:	60da      	str	r2, [r3, #12]

		/* Wait till PLL is used as system clock source */
		while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8009162:	220c      	movs	r2, #12
 8009164:	68d9      	ldr	r1, [r3, #12]
 8009166:	4211      	tst	r1, r2
 8009168:	d1fc      	bne.n	8009164 <PWR_ExitStopMode+0x30>
		{
		}
	#endif

    if (sLPMFeatureHandler->LPM_Init_Before_IRQ_Handle!= NULL)
 800916a:	4b05      	ldr	r3, [pc, #20]	; (8009180 <PWR_ExitStopMode+0x4c>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	68db      	ldr	r3, [r3, #12]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d000      	beq.n	8009176 <PWR_ExitStopMode+0x42>
    {
        sLPMFeatureHandler->LPM_Init_Before_IRQ_Handle();
 8009174:	4798      	blx	r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009176:	f384 8810 	msr	PRIMASK, r4
    }
	UTILS_EXIT_CRITICAL_SECTION();
}
 800917a:	bd10      	pop	{r4, pc}
 800917c:	40021000 	.word	0x40021000
 8009180:	20001450 	.word	0x20001450

08009184 <PWR_EnterSleepMode>:
        sLPMFeatureHandler->LPM_Init_Peripheral();
    UTILS_EXIT_CRITICAL_SECTION();
}

void PWR_EnterSleepMode(void)
{
 8009184:	b510      	push	{r4, lr}
	HAL_SuspendTick();
 8009186:	f7f9 fcd7 	bl	8002b38 <HAL_SuspendTick>
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800918a:	2101      	movs	r1, #1
 800918c:	2000      	movs	r0, #0
 800918e:	f7fa fc35 	bl	80039fc <HAL_PWR_EnterSLEEPMode>
}
 8009192:	bd10      	pop	{r4, pc}

08009194 <UTIL_LPM_SetStopMode>:
	StopModeDisable = state;
 8009194:	4b01      	ldr	r3, [pc, #4]	; (800919c <UTIL_LPM_SetStopMode+0x8>)
 8009196:	7118      	strb	r0, [r3, #4]
}
 8009198:	4770      	bx	lr
 800919a:	46c0      	nop			; (mov r8, r8)
 800919c:	20001450 	.word	0x20001450

080091a0 <UTIL_LPM_EnterLowPower>:
{
 80091a0:	b570      	push	{r4, r5, r6, lr}
	if (StopModeDisable != LPM_FALSE)
 80091a2:	4c0e      	ldr	r4, [pc, #56]	; (80091dc <UTIL_LPM_EnterLowPower+0x3c>)
 80091a4:	7923      	ldrb	r3, [r4, #4]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d004      	beq.n	80091b4 <UTIL_LPM_EnterLowPower+0x14>
		UTIL_PowerDriver.EnterSleepMode();
 80091aa:	f7ff ffeb 	bl	8009184 <PWR_EnterSleepMode>

void PWR_ExitSleepMode(void)
{
	HAL_ResumeTick();
 80091ae:	f7f9 fccb 	bl	8002b48 <HAL_ResumeTick>
}
 80091b2:	bd70      	pop	{r4, r5, r6, pc}
        if (sLPMFeatureHandler->LPM_Deinit_Peripheral != NULL)
 80091b4:	6823      	ldr	r3, [r4, #0]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d000      	beq.n	80091be <UTIL_LPM_EnterLowPower+0x1e>
            sLPMFeatureHandler->LPM_Deinit_Peripheral();
 80091bc:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091be:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80091c2:	b672      	cpsid	i
		UTIL_PowerDriver.EnterStopMode();
 80091c4:	f7ff ff98 	bl	80090f8 <PWR_EnterStopMode>
		UTIL_PowerDriver.ExitStopMode();
 80091c8:	f7ff ffb4 	bl	8009134 <PWR_ExitStopMode>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091cc:	f385 8810 	msr	PRIMASK, r5
        if (sLPMFeatureHandler->LPM_Init_Peripheral != NULL)
 80091d0:	6823      	ldr	r3, [r4, #0]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d0ec      	beq.n	80091b2 <UTIL_LPM_EnterLowPower+0x12>
            sLPMFeatureHandler->LPM_Init_Peripheral();
 80091d8:	4798      	blx	r3
}
 80091da:	e7ea      	b.n	80091b2 <UTIL_LPM_EnterLowPower+0x12>
 80091dc:	20001450 	.word	0x20001450

080091e0 <UTIL_LPM_Dis_Debug_STlink>:
}

void UTIL_LPM_Dis_Debug_STlink (void)
{
 80091e0:	b510      	push	{r4, lr}
	HAL_DBGMCU_DisableDBGSleepMode( );
 80091e2:	f7f9 fcc1 	bl	8002b68 <HAL_DBGMCU_DisableDBGSleepMode>
	HAL_DBGMCU_DisableDBGStopMode( );
 80091e6:	f7f9 fccf 	bl	8002b88 <HAL_DBGMCU_DisableDBGStopMode>
	HAL_DBGMCU_DisableDBGStandbyMode( );
 80091ea:	f7f9 fcdd 	bl	8002ba8 <HAL_DBGMCU_DisableDBGStandbyMode>
}
 80091ee:	bd10      	pop	{r4, pc}

080091f0 <UTIL_LPM_Init>:
	StopModeDisable = LPM_TRUE;
 80091f0:	2201      	movs	r2, #1
{
 80091f2:	b510      	push	{r4, lr}
	StopModeDisable = LPM_TRUE;
 80091f4:	4b02      	ldr	r3, [pc, #8]	; (8009200 <UTIL_LPM_Init+0x10>)
 80091f6:	711a      	strb	r2, [r3, #4]
	UTIL_LPM_Dis_Debug_STlink();
 80091f8:	f7ff fff2 	bl	80091e0 <UTIL_LPM_Dis_Debug_STlink>
}
 80091fc:	bd10      	pop	{r4, pc}
 80091fe:	46c0      	nop			; (mov r8, r8)
 8009200:	20001450 	.word	0x20001450

08009204 <RTC_IF_GetTimerContext>:
 */
uint32_t RTC_IF_GetTimerContext(void)
{
	RTC_IF_DBG_PRINTF("RTC_IF_GetTimerContext=%d\n\r", RtcTimerContext.Rtc_Time);
	/*return time context*/
	return (uint32_t) RtcTimerContext.Rtc_Time;
 8009204:	4b01      	ldr	r3, [pc, #4]	; (800920c <RTC_IF_GetTimerContext+0x8>)
 8009206:	6818      	ldr	r0, [r3, #0]
}
 8009208:	4770      	bx	lr
 800920a:	46c0      	nop			; (mov r8, r8)
 800920c:	20001458 	.word	0x20001458

08009210 <RTC_IF_GetMinimumTimeout>:
 * @retval minimum value for a timeout in ticks
 */
uint32_t RTC_IF_GetMinimumTimeout(void)
{
	return (MIN_ALARM_DELAY);
}
 8009210:	2003      	movs	r0, #3
 8009212:	4770      	bx	lr

08009214 <RTC_IF_Convert_ms2Tick>:
 * @brief converts time in ms to time in ticks
 * @param [IN] time in milliseconds
 * @retval returns time in timer ticks
 */
uint32_t RTC_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8009214:	b510      	push	{r4, lr}
	return (uint32_t) ((((uint64_t) timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 8009216:	0e41      	lsrs	r1, r0, #25
 8009218:	227d      	movs	r2, #125	; 0x7d
 800921a:	2300      	movs	r3, #0
 800921c:	01c0      	lsls	r0, r0, #7
 800921e:	f7f7 f90f 	bl	8000440 <__aeabi_uldivmod>
}
 8009222:	bd10      	pop	{r4, pc}

08009224 <RTC_IF_Convert_Tick2ms>:
 * @brief converts time in ticks to time in ms
 * @param [IN] time in timer ticks
 * @retval returns time in timer milliseconds
 */
uint32_t RTC_IF_Convert_Tick2ms(uint32_t tick)
{
 8009224:	b510      	push	{r4, lr}
	return (((uint64_t) (tick) * CONV_NUMER) / CONV_DENOM);
 8009226:	227d      	movs	r2, #125	; 0x7d
 8009228:	2300      	movs	r3, #0
 800922a:	2100      	movs	r1, #0
 800922c:	f7f7 f928 	bl	8000480 <__aeabi_lmul>
 8009230:	0649      	lsls	r1, r1, #25
 8009232:	09c0      	lsrs	r0, r0, #7
 8009234:	4308      	orrs	r0, r1
}
 8009236:	bd10      	pop	{r4, pc}

08009238 <RTC_IF_StopTimer>:
	__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8009238:	4806      	ldr	r0, [pc, #24]	; (8009254 <RTC_IF_StopTimer+0x1c>)
 800923a:	4b07      	ldr	r3, [pc, #28]	; (8009258 <RTC_IF_StopTimer+0x20>)
 800923c:	6801      	ldr	r1, [r0, #0]
{
 800923e:	b510      	push	{r4, lr}
	__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8009240:	68ca      	ldr	r2, [r1, #12]
 8009242:	b2d2      	uxtb	r2, r2
 8009244:	4313      	orrs	r3, r2
 8009246:	60cb      	str	r3, [r1, #12]
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8009248:	2180      	movs	r1, #128	; 0x80
 800924a:	0049      	lsls	r1, r1, #1
 800924c:	f7fb f90e 	bl	800446c <HAL_RTC_DeactivateAlarm>
}
 8009250:	2000      	movs	r0, #0
 8009252:	bd10      	pop	{r4, pc}
 8009254:	200002bc 	.word	0x200002bc
 8009258:	fffffe7f 	.word	0xfffffe7f

0800925c <RTC_IF_StartTimer>:
{
 800925c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800925e:	0006      	movs	r6, r0
	uint16_t rtcAlarmSubSeconds = 0;
	uint16_t rtcAlarmSeconds = 0;
	uint16_t rtcAlarmMinutes = 0;
	uint16_t rtcAlarmHours = 0;
	uint16_t rtcAlarmDays = 0;
	RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 8009260:	4c41      	ldr	r4, [pc, #260]	; (8009368 <RTC_IF_StartTimer+0x10c>)
{
 8009262:	b087      	sub	sp, #28
	RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 8009264:	7923      	ldrb	r3, [r4, #4]
 8009266:	68a7      	ldr	r7, [r4, #8]
 8009268:	9300      	str	r3, [sp, #0]
 800926a:	7963      	ldrb	r3, [r4, #5]
 800926c:	9301      	str	r3, [sp, #4]
 800926e:	79a3      	ldrb	r3, [r4, #6]
 8009270:	9302      	str	r3, [sp, #8]
 8009272:	79e3      	ldrb	r3, [r4, #7]
 8009274:	9303      	str	r3, [sp, #12]
	RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 8009276:	7e63      	ldrb	r3, [r4, #25]
 8009278:	9304      	str	r3, [sp, #16]
 800927a:	7ee3      	ldrb	r3, [r4, #27]
 800927c:	7ea5      	ldrb	r5, [r4, #26]
 800927e:	9305      	str	r3, [sp, #20]
	RTC_IF_StopTimer();
 8009280:	f7ff ffda 	bl	8009238 <RTC_IF_StopTimer>
	/*reverse counter */
	rtcAlarmSubSeconds = RTC_PREDIV_S - RTC_TimeStruct.SubSeconds;
 8009284:	4b39      	ldr	r3, [pc, #228]	; (800936c <RTC_IF_StartTimer+0x110>)
	rtcAlarmSubSeconds += (timeoutValue & RTC_PREDIV_S);
	/* convert timeout  to seconds */
	timeoutValue >>= RTC_N_PREDIV_S; /* convert timeout  in seconds */
	/*convert microsecs to RTC format and add to 'Now' */
	rtcAlarmDays = RTC_DateStruct.Date;
	while (timeoutValue >= SECONDS_IN_1DAY )
 8009286:	493a      	ldr	r1, [pc, #232]	; (8009370 <RTC_IF_StartTimer+0x114>)
	rtcAlarmSubSeconds = RTC_PREDIV_S - RTC_TimeStruct.SubSeconds;
 8009288:	1bdf      	subs	r7, r3, r7
	rtcAlarmSubSeconds += (timeoutValue & RTC_PREDIV_S);
 800928a:	05b3      	lsls	r3, r6, #22
 800928c:	0d9b      	lsrs	r3, r3, #22
 800928e:	18ff      	adds	r7, r7, r3
 8009290:	b2ba      	uxth	r2, r7
	timeoutValue >>= RTC_N_PREDIV_S; /* convert timeout  in seconds */
 8009292:	0ab3      	lsrs	r3, r6, #10
	rtcAlarmDays = RTC_DateStruct.Date;
 8009294:	b2a8      	uxth	r0, r5
	while (timeoutValue >= SECONDS_IN_1DAY )
 8009296:	428b      	cmp	r3, r1
 8009298:	d846      	bhi.n	8009328 <RTC_IF_StartTimer+0xcc>
	{
		timeoutValue -= SECONDS_IN_1DAY;
		rtcAlarmDays++;
	}
	/* calc hours */
	rtcAlarmHours = RTC_TimeStruct.Hours;
 800929a:	4669      	mov	r1, sp
 800929c:	880e      	ldrh	r6, [r1, #0]
	while (timeoutValue >= SECONDS_IN_1HOUR )
 800929e:	21e1      	movs	r1, #225	; 0xe1
 80092a0:	0109      	lsls	r1, r1, #4
 80092a2:	428b      	cmp	r3, r1
 80092a4:	d245      	bcs.n	8009332 <RTC_IF_StartTimer+0xd6>
	{
		timeoutValue -= SECONDS_IN_1HOUR;
		rtcAlarmHours++;
	}
	/* calc minutes */
	rtcAlarmMinutes = RTC_TimeStruct.Minutes;
 80092a6:	4669      	mov	r1, sp
 80092a8:	888f      	ldrh	r7, [r1, #4]
	while (timeoutValue >= SECONDS_IN_1MINUTE )
 80092aa:	2b3b      	cmp	r3, #59	; 0x3b
 80092ac:	d846      	bhi.n	800933c <RTC_IF_StartTimer+0xe0>
		rtcAlarmMinutes++;
	}
	/* calc seconds */
	rtcAlarmSeconds = RTC_TimeStruct.Seconds + timeoutValue;
	/***** correct for modulo********/
	while (rtcAlarmSubSeconds >= (RTC_PREDIV_S + 1))
 80092ae:	0a95      	lsrs	r5, r2, #10
 80092b0:	02a9      	lsls	r1, r5, #10
 80092b2:	1a52      	subs	r2, r2, r1
 80092b4:	b292      	uxth	r2, r2
 80092b6:	9200      	str	r2, [sp, #0]
 80092b8:	9a02      	ldr	r2, [sp, #8]
 80092ba:	18ad      	adds	r5, r5, r2
 80092bc:	18ed      	adds	r5, r5, r3
 80092be:	b2ad      	uxth	r5, r5
	{
		rtcAlarmSubSeconds -= (RTC_PREDIV_S + 1);
		rtcAlarmSeconds++;
	}
	while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE )
 80092c0:	2d3b      	cmp	r5, #59	; 0x3b
 80092c2:	d83f      	bhi.n	8009344 <RTC_IF_StartTimer+0xe8>
	{
		rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
		rtcAlarmMinutes++;
	}
	while (rtcAlarmMinutes >= MINUTES_IN_1HOUR )
 80092c4:	2f3b      	cmp	r7, #59	; 0x3b
 80092c6:	d842      	bhi.n	800934e <RTC_IF_StartTimer+0xf2>
	{
		rtcAlarmMinutes -= MINUTES_IN_1HOUR;
		rtcAlarmHours++;
	}
	while (rtcAlarmHours >= HOURS_IN_1DAY )
 80092c8:	2e17      	cmp	r6, #23
 80092ca:	d845      	bhi.n	8009358 <RTC_IF_StartTimer+0xfc>
		rtcAlarmHours -= HOURS_IN_1DAY;
		rtcAlarmDays++;
	}
	if (RTC_DateStruct.Year % 4 == 0)
	{
		if (rtcAlarmDays > DaysInMonthLeapYear[RTC_DateStruct.Month - 1])
 80092cc:	9a04      	ldr	r2, [sp, #16]
	if (RTC_DateStruct.Year % 4 == 0)
 80092ce:	9905      	ldr	r1, [sp, #20]
 80092d0:	4b28      	ldr	r3, [pc, #160]	; (8009374 <RTC_IF_StartTimer+0x118>)
		if (rtcAlarmDays > DaysInMonthLeapYear[RTC_DateStruct.Month - 1])
 80092d2:	3a01      	subs	r2, #1
	if (RTC_DateStruct.Year % 4 == 0)
 80092d4:	0789      	lsls	r1, r1, #30
 80092d6:	d144      	bne.n	8009362 <RTC_IF_StartTimer+0x106>
		if (rtcAlarmDays > DaysInMonthLeapYear[RTC_DateStruct.Month - 1])
 80092d8:	5c99      	ldrb	r1, [r3, r2]
		{
			rtcAlarmDays = rtcAlarmDays % DaysInMonthLeapYear[RTC_DateStruct.Month - 1];
		}
	} else
	{
		if (rtcAlarmDays > DaysInMonth[RTC_DateStruct.Month - 1])
 80092da:	4288      	cmp	r0, r1
 80092dc:	d902      	bls.n	80092e4 <RTC_IF_StartTimer+0x88>
		{
			rtcAlarmDays = rtcAlarmDays % DaysInMonth[RTC_DateStruct.Month - 1];
 80092de:	f7f7 f8a9 	bl	8000434 <__aeabi_idivmod>
 80092e2:	b288      	uxth	r0, r1
		}
	}
	/* Set RTC_AlarmStructure with calculated values*/
	RTC_AlarmStructure.AlarmTime.SubSeconds = RTC_PREDIV_S - rtcAlarmSubSeconds;
 80092e4:	9a00      	ldr	r2, [sp, #0]
 80092e6:	4b21      	ldr	r3, [pc, #132]	; (800936c <RTC_IF_StartTimer+0x110>)
	RTC_AlarmStructure.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK;
	RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 80092e8:	77a5      	strb	r5, [r4, #30]
	RTC_AlarmStructure.AlarmTime.SubSeconds = RTC_PREDIV_S - rtcAlarmSubSeconds;
 80092ea:	1a9b      	subs	r3, r3, r2
 80092ec:	6223      	str	r3, [r4, #32]
	RTC_AlarmStructure.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK;
 80092ee:	23a0      	movs	r3, #160	; 0xa0
 80092f0:	051b      	lsls	r3, r3, #20
 80092f2:	6363      	str	r3, [r4, #52]	; 0x34
	RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
	RTC_AlarmStructure.AlarmTime.Hours = rtcAlarmHours;
	RTC_AlarmStructure.AlarmDateWeekDay = (uint8_t) rtcAlarmDays;
 80092f4:	0023      	movs	r3, r4
 80092f6:	333c      	adds	r3, #60	; 0x3c
 80092f8:	7018      	strb	r0, [r3, #0]
	RTC_AlarmStructure.AlarmTime.TimeFormat = RTC_TimeStruct.TimeFormat;
 80092fa:	9b03      	ldr	r3, [sp, #12]
	RTC_AlarmStructure.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80092fc:	2500      	movs	r5, #0
	RTC_AlarmStructure.AlarmTime.TimeFormat = RTC_TimeStruct.TimeFormat;
 80092fe:	77e3      	strb	r3, [r4, #31]
	RTC_AlarmStructure.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;   // RTC_ALARMMASK_DATEWEEKDAY  ; Old: RTC_ALARMMASK_NONE
 8009300:	2380      	movs	r3, #128	; 0x80
 8009302:	061b      	lsls	r3, r3, #24
 8009304:	6323      	str	r3, [r4, #48]	; 0x30
	RTC_AlarmStructure.AlarmDateWeekDay = (uint8_t) rtcAlarmDays;
 8009306:	0021      	movs	r1, r4
	RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 8009308:	2380      	movs	r3, #128	; 0x80
	RTC_AlarmStructure.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
	RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
	/* Set RTC_Alarm */
	HAL_RTC_SetAlarm_IT(&hrtc, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 800930a:	002a      	movs	r2, r5
	RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 800930c:	005b      	lsls	r3, r3, #1
	RTC_AlarmStructure.AlarmDateWeekDay = (uint8_t) rtcAlarmDays;
 800930e:	311c      	adds	r1, #28
	HAL_RTC_SetAlarm_IT(&hrtc, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 8009310:	4819      	ldr	r0, [pc, #100]	; (8009378 <RTC_IF_StartTimer+0x11c>)
	RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 8009312:	7767      	strb	r7, [r4, #29]
	RTC_AlarmStructure.AlarmTime.Hours = rtcAlarmHours;
 8009314:	7726      	strb	r6, [r4, #28]
	RTC_AlarmStructure.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8009316:	63a5      	str	r5, [r4, #56]	; 0x38
	RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 8009318:	6423      	str	r3, [r4, #64]	; 0x40
	RTC_AlarmStructure.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800931a:	62a5      	str	r5, [r4, #40]	; 0x28
	RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800931c:	62e5      	str	r5, [r4, #44]	; 0x2c
	HAL_RTC_SetAlarm_IT(&hrtc, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 800931e:	f7fb fac7 	bl	80048b0 <HAL_RTC_SetAlarm_IT>
}
 8009322:	0028      	movs	r0, r5
 8009324:	b007      	add	sp, #28
 8009326:	bdf0      	pop	{r4, r5, r6, r7, pc}
		timeoutValue -= SECONDS_IN_1DAY;
 8009328:	4d14      	ldr	r5, [pc, #80]	; (800937c <RTC_IF_StartTimer+0x120>)
		rtcAlarmDays++;
 800932a:	3001      	adds	r0, #1
		timeoutValue -= SECONDS_IN_1DAY;
 800932c:	195b      	adds	r3, r3, r5
		rtcAlarmDays++;
 800932e:	b280      	uxth	r0, r0
 8009330:	e7b1      	b.n	8009296 <RTC_IF_StartTimer+0x3a>
		timeoutValue -= SECONDS_IN_1HOUR;
 8009332:	4d13      	ldr	r5, [pc, #76]	; (8009380 <RTC_IF_StartTimer+0x124>)
		rtcAlarmHours++;
 8009334:	3601      	adds	r6, #1
		timeoutValue -= SECONDS_IN_1HOUR;
 8009336:	195b      	adds	r3, r3, r5
		rtcAlarmHours++;
 8009338:	b2b6      	uxth	r6, r6
 800933a:	e7b2      	b.n	80092a2 <RTC_IF_StartTimer+0x46>
		rtcAlarmMinutes++;
 800933c:	3701      	adds	r7, #1
		timeoutValue -= SECONDS_IN_1MINUTE;
 800933e:	3b3c      	subs	r3, #60	; 0x3c
		rtcAlarmMinutes++;
 8009340:	b2bf      	uxth	r7, r7
 8009342:	e7b2      	b.n	80092aa <RTC_IF_StartTimer+0x4e>
		rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 8009344:	3d3c      	subs	r5, #60	; 0x3c
		rtcAlarmMinutes++;
 8009346:	3701      	adds	r7, #1
		rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 8009348:	b2ad      	uxth	r5, r5
		rtcAlarmMinutes++;
 800934a:	b2bf      	uxth	r7, r7
 800934c:	e7b8      	b.n	80092c0 <RTC_IF_StartTimer+0x64>
		rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 800934e:	3f3c      	subs	r7, #60	; 0x3c
		rtcAlarmHours++;
 8009350:	3601      	adds	r6, #1
		rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 8009352:	b2bf      	uxth	r7, r7
		rtcAlarmHours++;
 8009354:	b2b6      	uxth	r6, r6
 8009356:	e7b5      	b.n	80092c4 <RTC_IF_StartTimer+0x68>
		rtcAlarmHours -= HOURS_IN_1DAY;
 8009358:	3e18      	subs	r6, #24
		rtcAlarmDays++;
 800935a:	3001      	adds	r0, #1
		rtcAlarmHours -= HOURS_IN_1DAY;
 800935c:	b2b6      	uxth	r6, r6
		rtcAlarmDays++;
 800935e:	b280      	uxth	r0, r0
 8009360:	e7b2      	b.n	80092c8 <RTC_IF_StartTimer+0x6c>
		if (rtcAlarmDays > DaysInMonth[RTC_DateStruct.Month - 1])
 8009362:	189b      	adds	r3, r3, r2
 8009364:	7b19      	ldrb	r1, [r3, #12]
 8009366:	e7b8      	b.n	80092da <RTC_IF_StartTimer+0x7e>
 8009368:	20001458 	.word	0x20001458
 800936c:	000003ff 	.word	0x000003ff
 8009370:	0001517f 	.word	0x0001517f
 8009374:	0800ade4 	.word	0x0800ade4
 8009378:	200002bc 	.word	0x200002bc
 800937c:	fffeae80 	.word	0xfffeae80
 8009380:	fffff1f0 	.word	0xfffff1f0

08009384 <RTC_GetCalendarValue>:
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static uint32_t RTC_GetCalendarValue(RTC_DateTypeDef *RTC_DateStruct,
		RTC_TimeTypeDef *RTC_TimeStruct)
{
 8009384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009386:	000c      	movs	r4, r1
	uint32_t calendarValue = 0;
	uint32_t correction;
	/* Get Time and Date*/
	HAL_RTC_GetDate(&hrtc, RTC_DateStruct, RTC_FORMAT_BIN);
 8009388:	4e1e      	ldr	r6, [pc, #120]	; (8009404 <RTC_GetCalendarValue+0x80>)
{
 800938a:	0005      	movs	r5, r0
	HAL_RTC_GetDate(&hrtc, RTC_DateStruct, RTC_FORMAT_BIN);
 800938c:	0001      	movs	r1, r0
 800938e:	2200      	movs	r2, #0
 8009390:	0030      	movs	r0, r6
 8009392:	f7fb fb99 	bl	8004ac8 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, RTC_TimeStruct, RTC_FORMAT_BIN);
 8009396:	0021      	movs	r1, r4
 8009398:	2200      	movs	r2, #0
 800939a:	0030      	movs	r0, r6
 800939c:	f7fb fb6a 	bl	8004a74 <HAL_RTC_GetTime>
	/* calculte amount of elapsed days since 01/01/2000 */
	calendarValue = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);

	correction = ((RTC_DateStruct->Year % 4) == 0) ?
 80093a0:	2103      	movs	r1, #3
	calendarValue = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 80093a2:	78ea      	ldrb	r2, [r5, #3]
 80093a4:	4818      	ldr	r0, [pc, #96]	; (8009408 <RTC_GetCalendarValue+0x84>)
					DAYS_IN_MONTH_CORRECTION_LEAP :
					DAYS_IN_MONTH_CORRECTION_NORM;

	calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 80093a6:	786e      	ldrb	r6, [r5, #1]
	calendarValue = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 80093a8:	4350      	muls	r0, r2
					DAYS_IN_MONTH_CORRECTION_LEAP :
 80093aa:	400a      	ands	r2, r1
 80093ac:	4253      	negs	r3, r2
 80093ae:	415a      	adcs	r2, r3
 80093b0:	4253      	negs	r3, r2
 80093b2:	4a16      	ldr	r2, [pc, #88]	; (800940c <RTC_GetCalendarValue+0x88>)
	calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 80093b4:	3e01      	subs	r6, #1
					DAYS_IN_MONTH_CORRECTION_LEAP :
 80093b6:	4013      	ands	r3, r2
 80093b8:	4a15      	ldr	r2, [pc, #84]	; (8009410 <RTC_GetCalendarValue+0x8c>)
			2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));

	calendarValue += (RTC_DateStruct->Date - 1);
 80093ba:	78ad      	ldrb	r5, [r5, #2]
					DAYS_IN_MONTH_CORRECTION_LEAP :
 80093bc:	189b      	adds	r3, r3, r2
	calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 80093be:	223d      	movs	r2, #61	; 0x3d
 80093c0:	4372      	muls	r2, r6
			2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 80093c2:	0076      	lsls	r6, r6, #1
 80093c4:	40f3      	lsrs	r3, r6
	calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 80093c6:	3201      	adds	r2, #1
 80093c8:	0fd7      	lsrs	r7, r2, #31
	calendarValue = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 80093ca:	3003      	adds	r0, #3
	calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 80093cc:	18ba      	adds	r2, r7, r2
 80093ce:	3d01      	subs	r5, #1
	calendarValue = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 80093d0:	0880      	lsrs	r0, r0, #2
	calendarValue += (RTC_DateStruct->Date - 1);
 80093d2:	1828      	adds	r0, r5, r0
	calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 80093d4:	1052      	asrs	r2, r2, #1
 80093d6:	1812      	adds	r2, r2, r0
	/* convert from days to seconds */
	calendarValue *= SECONDS_IN_1DAY;

	calendarValue += ((uint32_t) RTC_TimeStruct->Seconds
			+ ((uint32_t) RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE )
			+ ((uint32_t) RTC_TimeStruct->Hours * SECONDS_IN_1HOUR ));
 80093d8:	20e1      	movs	r0, #225	; 0xe1
			2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 80093da:	400b      	ands	r3, r1
	calendarValue += (RTC_DateStruct->Date - 1);
 80093dc:	1ad3      	subs	r3, r2, r3
	calendarValue *= SECONDS_IN_1DAY;
 80093de:	4a0d      	ldr	r2, [pc, #52]	; (8009414 <RTC_GetCalendarValue+0x90>)
			+ ((uint32_t) RTC_TimeStruct->Hours * SECONDS_IN_1HOUR ));
 80093e0:	0100      	lsls	r0, r0, #4
	calendarValue *= SECONDS_IN_1DAY;
 80093e2:	4353      	muls	r3, r2
			+ ((uint32_t) RTC_TimeStruct->Hours * SECONDS_IN_1HOUR ));
 80093e4:	7822      	ldrb	r2, [r4, #0]
			+ ((uint32_t) RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE )
 80093e6:	7861      	ldrb	r1, [r4, #1]
			+ ((uint32_t) RTC_TimeStruct->Hours * SECONDS_IN_1HOUR ));
 80093e8:	4350      	muls	r0, r2
			+ ((uint32_t) RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE )
 80093ea:	223c      	movs	r2, #60	; 0x3c
 80093ec:	434a      	muls	r2, r1
			+ ((uint32_t) RTC_TimeStruct->Hours * SECONDS_IN_1HOUR ));
 80093ee:	1880      	adds	r0, r0, r2
	calendarValue += ((uint32_t) RTC_TimeStruct->Seconds
 80093f0:	78a2      	ldrb	r2, [r4, #2]
			+ ((uint32_t) RTC_TimeStruct->Hours * SECONDS_IN_1HOUR ));
 80093f2:	1880      	adds	r0, r0, r2
	calendarValue += ((uint32_t) RTC_TimeStruct->Seconds
 80093f4:	18c0      	adds	r0, r0, r3
	calendarValue = (calendarValue << RTC_N_PREDIV_S) + (RTC_PREDIV_S - RTC_TimeStruct->SubSeconds);
 80093f6:	6863      	ldr	r3, [r4, #4]
 80093f8:	0280      	lsls	r0, r0, #10
 80093fa:	1ac0      	subs	r0, r0, r3
 80093fc:	4b06      	ldr	r3, [pc, #24]	; (8009418 <RTC_GetCalendarValue+0x94>)
 80093fe:	18c0      	adds	r0, r0, r3
	return (calendarValue);
}
 8009400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009402:	46c0      	nop			; (mov r8, r8)
 8009404:	200002bc 	.word	0x200002bc
 8009408:	000005b5 	.word	0x000005b5
 800940c:	ffaaaab0 	.word	0xffaaaab0
 8009410:	0099aaa0 	.word	0x0099aaa0
 8009414:	00015180 	.word	0x00015180
 8009418:	000003ff 	.word	0x000003ff

0800941c <RTC_IF_SetTimerContext>:
{
 800941c:	b510      	push	{r4, lr}
	RtcTimerContext.Rtc_Time = RTC_GetCalendarValue(&RtcTimerContext.RTC_Calndr_Date,
 800941e:	4c04      	ldr	r4, [pc, #16]	; (8009430 <RTC_IF_SetTimerContext+0x14>)
 8009420:	0020      	movs	r0, r4
 8009422:	1d21      	adds	r1, r4, #4
 8009424:	3018      	adds	r0, #24
 8009426:	f7ff ffad 	bl	8009384 <RTC_GetCalendarValue>
 800942a:	6020      	str	r0, [r4, #0]
}
 800942c:	bd10      	pop	{r4, pc}
 800942e:	46c0      	nop			; (mov r8, r8)
 8009430:	20001458 	.word	0x20001458

08009434 <RTC_IF_GetTimerElapsedTime>:
{
 8009434:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t CalendarValue = RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 8009436:	4668      	mov	r0, sp
 8009438:	a901      	add	r1, sp, #4
 800943a:	f7ff ffa3 	bl	8009384 <RTC_GetCalendarValue>
	return ((uint32_t) (CalendarValue - RtcTimerContext.Rtc_Time));
 800943e:	4b02      	ldr	r3, [pc, #8]	; (8009448 <RTC_IF_GetTimerElapsedTime+0x14>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	1ac0      	subs	r0, r0, r3
}
 8009444:	b007      	add	sp, #28
 8009446:	bd00      	pop	{pc}
 8009448:	20001458 	.word	0x20001458

0800944c <RTC_IF_GetTime>:
{
 800944c:	b530      	push	{r4, r5, lr}
 800944e:	b087      	sub	sp, #28
 8009450:	0005      	movs	r5, r0
	uint64_t calendarValue = RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 8009452:	a901      	add	r1, sp, #4
 8009454:	4668      	mov	r0, sp
 8009456:	f7ff ff95 	bl	8009384 <RTC_GetCalendarValue>
 800945a:	0004      	movs	r4, r0
	ticks = (uint32_t) calendarValue & RTC_PREDIV_S;
 800945c:	0580      	lsls	r0, r0, #22
	return (((uint64_t) (tick) * CONV_NUMER) / CONV_DENOM);
 800945e:	227d      	movs	r2, #125	; 0x7d
 8009460:	2300      	movs	r3, #0
 8009462:	2100      	movs	r1, #0
	ticks = (uint32_t) calendarValue & RTC_PREDIV_S;
 8009464:	0d80      	lsrs	r0, r0, #22
	return (((uint64_t) (tick) * CONV_NUMER) / CONV_DENOM);
 8009466:	f7f7 f80b 	bl	8000480 <__aeabi_lmul>
 800946a:	09c0      	lsrs	r0, r0, #7
	*mSeconds = RTC_IF_Convert_Tick2ms(ticks);
 800946c:	8028      	strh	r0, [r5, #0]
	uint32_t seconds = (uint32_t) (calendarValue >> RTC_N_PREDIV_S);
 800946e:	0aa0      	lsrs	r0, r4, #10
}
 8009470:	b007      	add	sp, #28
 8009472:	bd30      	pop	{r4, r5, pc}

08009474 <RTC_IF_BkUp_Write_Seconds>:
{
 8009474:	b510      	push	{r4, lr}
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8009476:	4b03      	ldr	r3, [pc, #12]	; (8009484 <RTC_IF_BkUp_Write_Seconds+0x10>)
{
 8009478:	0002      	movs	r2, r0
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 800947a:	2100      	movs	r1, #0
 800947c:	0018      	movs	r0, r3
 800947e:	f7fb fb45 	bl	8004b0c <HAL_RTCEx_BKUPWrite>
}
 8009482:	bd10      	pop	{r4, pc}
 8009484:	200002bc 	.word	0x200002bc

08009488 <RTC_IF_BkUp_Write_SubSeconds>:
{
 8009488:	b510      	push	{r4, lr}
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 800948a:	4b03      	ldr	r3, [pc, #12]	; (8009498 <RTC_IF_BkUp_Write_SubSeconds+0x10>)
{
 800948c:	0002      	movs	r2, r0
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 800948e:	2101      	movs	r1, #1
 8009490:	0018      	movs	r0, r3
 8009492:	f7fb fb3b 	bl	8004b0c <HAL_RTCEx_BKUPWrite>
}
 8009496:	bd10      	pop	{r4, pc}
 8009498:	200002bc 	.word	0x200002bc

0800949c <RTC_IF_BkUp_Read_Seconds>:
{
 800949c:	b510      	push	{r4, lr}
	return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 800949e:	2100      	movs	r1, #0
 80094a0:	4801      	ldr	r0, [pc, #4]	; (80094a8 <RTC_IF_BkUp_Read_Seconds+0xc>)
 80094a2:	f7fb fb39 	bl	8004b18 <HAL_RTCEx_BKUPRead>
}
 80094a6:	bd10      	pop	{r4, pc}
 80094a8:	200002bc 	.word	0x200002bc

080094ac <RTC_IF_BkUp_Read_SubSeconds>:
{
 80094ac:	b510      	push	{r4, lr}
	return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80094ae:	2101      	movs	r1, #1
 80094b0:	4801      	ldr	r0, [pc, #4]	; (80094b8 <RTC_IF_BkUp_Read_SubSeconds+0xc>)
 80094b2:	f7fb fb31 	bl	8004b18 <HAL_RTCEx_BKUPRead>
}
 80094b6:	bd10      	pop	{r4, pc}
 80094b8:	200002bc 	.word	0x200002bc

080094bc <RTC_IF_Init>:
{
 80094bc:	b570      	push	{r4, r5, r6, lr}
	if (RTC_Initalized == false)
 80094be:	4e25      	ldr	r6, [pc, #148]	; (8009554 <RTC_IF_Init+0x98>)
{
 80094c0:	b08a      	sub	sp, #40	; 0x28
	if (RTC_Initalized == false)
 80094c2:	0033      	movs	r3, r6
 80094c4:	3344      	adds	r3, #68	; 0x44
 80094c6:	781d      	ldrb	r5, [r3, #0]
 80094c8:	2d00      	cmp	r5, #0
 80094ca:	d13f      	bne.n	800954c <RTC_IF_Init+0x90>
	RTC_AlarmTypeDef sAlarm = { 0 };
 80094cc:	2228      	movs	r2, #40	; 0x28
 80094ce:	0029      	movs	r1, r5
 80094d0:	4668      	mov	r0, sp
 80094d2:	f000 fe81 	bl	800a1d8 <memset>
	hrtc.Instance = RTC;
 80094d6:	4c20      	ldr	r4, [pc, #128]	; (8009558 <RTC_IF_Init+0x9c>)
 80094d8:	4b20      	ldr	r3, [pc, #128]	; (800955c <RTC_IF_Init+0xa0>)
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80094da:	0020      	movs	r0, r4
	hrtc.Instance = RTC;
 80094dc:	6023      	str	r3, [r4, #0]
	hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 80094de:	231f      	movs	r3, #31
 80094e0:	60a3      	str	r3, [r4, #8]
	hrtc.Init.SynchPrediv = RTC_PREDIV_S;
 80094e2:	4b1f      	ldr	r3, [pc, #124]	; (8009560 <RTC_IF_Init+0xa4>)
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80094e4:	6065      	str	r5, [r4, #4]
	hrtc.Init.SynchPrediv = RTC_PREDIV_S;
 80094e6:	60e3      	str	r3, [r4, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80094e8:	6125      	str	r5, [r4, #16]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80094ea:	6165      	str	r5, [r4, #20]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80094ec:	61a5      	str	r5, [r4, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80094ee:	61e5      	str	r5, [r4, #28]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80094f0:	f7fb f884 	bl	80045fc <HAL_RTC_Init>
 80094f4:	2800      	cmp	r0, #0
 80094f6:	d001      	beq.n	80094fc <RTC_IF_Init+0x40>
		Error_Handler();
 80094f8:	f7f8 fd94 	bl	8002024 <Error_Handler>
	sAlarm.AlarmTime.Hours = 0;
 80094fc:	2200      	movs	r2, #0
 80094fe:	466b      	mov	r3, sp
 8009500:	801a      	strh	r2, [r3, #0]
	sAlarm.AlarmTime.Seconds = 0;
 8009502:	709a      	strb	r2, [r3, #2]
	sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8009504:	2380      	movs	r3, #128	; 0x80
 8009506:	061b      	lsls	r3, r3, #24
 8009508:	9305      	str	r3, [sp, #20]
	sAlarm.AlarmDateWeekDay = 1;
 800950a:	466b      	mov	r3, sp
 800950c:	2101      	movs	r1, #1
 800950e:	3301      	adds	r3, #1
 8009510:	77d9      	strb	r1, [r3, #31]
	sAlarm.Alarm = RTC_ALARM_A;
 8009512:	2380      	movs	r3, #128	; 0x80
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8009514:	4669      	mov	r1, sp
	sAlarm.Alarm = RTC_ALARM_A;
 8009516:	005b      	lsls	r3, r3, #1
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8009518:	0020      	movs	r0, r4
	sAlarm.AlarmTime.SubSeconds = 0;
 800951a:	9201      	str	r2, [sp, #4]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800951c:	9203      	str	r2, [sp, #12]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800951e:	9204      	str	r2, [sp, #16]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8009520:	9206      	str	r2, [sp, #24]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8009522:	9207      	str	r2, [sp, #28]
	sAlarm.Alarm = RTC_ALARM_A;
 8009524:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8009526:	f7fb f9c3 	bl	80048b0 <HAL_RTC_SetAlarm_IT>
 800952a:	2800      	cmp	r0, #0
 800952c:	d001      	beq.n	8009532 <RTC_IF_Init+0x76>
		Error_Handler();
 800952e:	f7f8 fd79 	bl	8002024 <Error_Handler>
		HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8009532:	2180      	movs	r1, #128	; 0x80
 8009534:	0020      	movs	r0, r4
 8009536:	0049      	lsls	r1, r1, #1
 8009538:	f7fa ff98 	bl	800446c <HAL_RTC_DeactivateAlarm>
		HAL_RTCEx_EnableBypassShadow(&hrtc);
 800953c:	0020      	movs	r0, r4
 800953e:	f7fb faf1 	bl	8004b24 <HAL_RTCEx_EnableBypassShadow>
		RTC_IF_SetTimerContext();
 8009542:	f7ff ff6b 	bl	800941c <RTC_IF_SetTimerContext>
		RTC_Initalized = true;
 8009546:	2301      	movs	r3, #1
 8009548:	3644      	adds	r6, #68	; 0x44
 800954a:	7033      	strb	r3, [r6, #0]
}
 800954c:	2000      	movs	r0, #0
 800954e:	b00a      	add	sp, #40	; 0x28
 8009550:	bd70      	pop	{r4, r5, r6, pc}
 8009552:	46c0      	nop			; (mov r8, r8)
 8009554:	20001458 	.word	0x20001458
 8009558:	200002bc 	.word	0x200002bc
 800955c:	40002800 	.word	0x40002800
 8009560:	000003ff 	.word	0x000003ff

08009564 <RTC_IF_GetTimerValue>:
{
 8009564:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t CalendarValue = 0;
 8009566:	2000      	movs	r0, #0
	if (RTC_Initalized == true)
 8009568:	4b05      	ldr	r3, [pc, #20]	; (8009580 <RTC_IF_GetTimerValue+0x1c>)
 800956a:	3344      	adds	r3, #68	; 0x44
 800956c:	781b      	ldrb	r3, [r3, #0]
 800956e:	4283      	cmp	r3, r0
 8009570:	d003      	beq.n	800957a <RTC_IF_GetTimerValue+0x16>
		CalendarValue = (uint32_t) RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 8009572:	4668      	mov	r0, sp
 8009574:	a901      	add	r1, sp, #4
 8009576:	f7ff ff05 	bl	8009384 <RTC_GetCalendarValue>
}
 800957a:	b007      	add	sp, #28
 800957c:	bd00      	pop	{pc}
 800957e:	46c0      	nop			; (mov r8, r8)
 8009580:	20001458 	.word	0x20001458

08009584 <HAL_RTC_AlarmAEventCallback>:
{
 8009584:	b510      	push	{r4, lr}
    pModemProcessIRQTimer();
 8009586:	4b02      	ldr	r3, [pc, #8]	; (8009590 <HAL_RTC_AlarmAEventCallback+0xc>)
 8009588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800958a:	4798      	blx	r3
}
 800958c:	bd10      	pop	{r4, pc}
 800958e:	46c0      	nop			; (mov r8, r8)
 8009590:	20001458 	.word	0x20001458

08009594 <Find_str_fix>:
/**
 * @retval	-1: Neu khong tim thay chuoi
 * 			1 : Neu chuoi dung
 */
int16_t Find_str_fix (int16_t pos_fix, sData *sTemp_Receiv, sData *sResponding, int16_t Pos_Res, int16_t *Pos_sharp)
{
 8009594:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009596:	001d      	movs	r5, r3
 8009598:	9001      	str	r0, [sp, #4]
	 int16_t    Result,count;
	 Result = 1,count = 0;
 800959a:	2300      	movs	r3, #0
 800959c:	2001      	movs	r0, #1
	 while ((pos_fix + count) < sTemp_Receiv->Length_u16)
 800959e:	9c01      	ldr	r4, [sp, #4]
 80095a0:	888f      	ldrh	r7, [r1, #4]
 80095a2:	18e4      	adds	r4, r4, r3
 80095a4:	42bc      	cmp	r4, r7
 80095a6:	da08      	bge.n	80095ba <Find_str_fix+0x26>
     {
		  if (*(sTemp_Receiv->Data_a8+pos_fix+count) == '|')
 80095a8:	680f      	ldr	r7, [r1, #0]
 80095aa:	46bc      	mov	ip, r7
 80095ac:	4666      	mov	r6, ip
 80095ae:	5d36      	ldrb	r6, [r6, r4]
 80095b0:	193f      	adds	r7, r7, r4
 80095b2:	2e7c      	cmp	r6, #124	; 0x7c
 80095b4:	d102      	bne.n	80095bc <Find_str_fix+0x28>
          {
			   *Pos_sharp = pos_fix + count;
 80095b6:	9b08      	ldr	r3, [sp, #32]
 80095b8:	801c      	strh	r4, [r3, #0]
		  if (*(sTemp_Receiv->Data_a8+pos_fix+count) != *(sResponding->Data_a8 + Pos_Res + count))
              Result = -1;
		  count++;
	 }
	 return Result;
}
 80095ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		  if ((Pos_Res + count) > sResponding->Length_u16)  // Vuot qua xau dich
 80095bc:	8894      	ldrh	r4, [r2, #4]
 80095be:	18ee      	adds	r6, r5, r3
 80095c0:	42a6      	cmp	r6, r4
 80095c2:	dd04      	ble.n	80095ce <Find_str_fix+0x3a>
			   *Pos_sharp = sResponding->Length_u16 + 1;
 80095c4:	9808      	ldr	r0, [sp, #32]
 80095c6:	3401      	adds	r4, #1
 80095c8:	8004      	strh	r4, [r0, #0]
			   Result = -1;
 80095ca:	2001      	movs	r0, #1
 80095cc:	4240      	negs	r0, r0
		  if (*(sTemp_Receiv->Data_a8+pos_fix+count) != *(sResponding->Data_a8 + Pos_Res + count))
 80095ce:	6814      	ldr	r4, [r2, #0]
 80095d0:	783f      	ldrb	r7, [r7, #0]
 80095d2:	18e4      	adds	r4, r4, r3
 80095d4:	5d64      	ldrb	r4, [r4, r5]
 80095d6:	42a7      	cmp	r7, r4
 80095d8:	d001      	beq.n	80095de <Find_str_fix+0x4a>
              Result = -1;
 80095da:	2001      	movs	r0, #1
 80095dc:	4240      	negs	r0, r0
		  count++;
 80095de:	3301      	adds	r3, #1
 80095e0:	b21b      	sxth	r3, r3
 80095e2:	e7dc      	b.n	800959e <Find_str_fix+0xa>

080095e4 <Find_String_V2>:
    int16_t     Pos_Sharp_first = 0, Pos_Sharp = 0;
 80095e4:	230e      	movs	r3, #14
 80095e6:	2200      	movs	r2, #0
{
 80095e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095ea:	b08d      	sub	sp, #52	; 0x34
 80095ec:	000e      	movs	r6, r1
    int16_t     Pos_Sharp_first = 0, Pos_Sharp = 0;
 80095ee:	a908      	add	r1, sp, #32
 80095f0:	185b      	adds	r3, r3, r1
 80095f2:	801a      	strh	r2, [r3, #0]
	if (*(sTemp_Receiv->Data_a8) == '!')
 80095f4:	6803      	ldr	r3, [r0, #0]
{
 80095f6:	0007      	movs	r7, r0
	if (*(sTemp_Receiv->Data_a8) == '!')
 80095f8:	9303      	str	r3, [sp, #12]
 80095fa:	781b      	ldrb	r3, [r3, #0]
	for (i = 0; i < sResponding->Length_u16; ++i)
 80095fc:	0014      	movs	r4, r2
	if (*(sTemp_Receiv->Data_a8) == '!')
 80095fe:	9304      	str	r3, [sp, #16]
 8009600:	3b21      	subs	r3, #33	; 0x21
 8009602:	4259      	negs	r1, r3
 8009604:	414b      	adcs	r3, r1
 8009606:	b2db      	uxtb	r3, r3
 8009608:	9305      	str	r3, [sp, #20]
    int16_t     Pos_Sharp_first = 0, Pos_Sharp = 0;
 800960a:	9206      	str	r2, [sp, #24]
	for (i = 0; i < sResponding->Length_u16; ++i)
 800960c:	88b3      	ldrh	r3, [r6, #4]
 800960e:	429c      	cmp	r4, r3
 8009610:	db02      	blt.n	8009618 <Find_String_V2+0x34>
	if (Off_Set == 0)
 8009612:	9c05      	ldr	r4, [sp, #20]
 8009614:	3c01      	subs	r4, #1
 8009616:	e044      	b.n	80096a2 <Find_String_V2+0xbe>
		if (*(sTemp_Receiv->Data_a8 + Off_Set) == *(sResponding->Data_a8 +i))  // tim dc ky tu dau giong
 8009618:	6833      	ldr	r3, [r6, #0]
 800961a:	9a05      	ldr	r2, [sp, #20]
 800961c:	9307      	str	r3, [sp, #28]
 800961e:	9b03      	ldr	r3, [sp, #12]
 8009620:	5c9a      	ldrb	r2, [r3, r2]
 8009622:	9b07      	ldr	r3, [sp, #28]
 8009624:	5d1b      	ldrb	r3, [r3, r4]
 8009626:	429a      	cmp	r2, r3
 8009628:	d152      	bne.n	80096d0 <Find_String_V2+0xec>
			j = 1 + Off_Set;
 800962a:	9b05      	ldr	r3, [sp, #20]
			Pos_Sharp = 0;
 800962c:	220e      	movs	r2, #14
			j = 1 + Off_Set;
 800962e:	1c5d      	adds	r5, r3, #1
			Pos_Sharp = 0;
 8009630:	2300      	movs	r3, #0
			Check = 1;
 8009632:	2001      	movs	r0, #1
			Pos_Sharp = 0;
 8009634:	a908      	add	r1, sp, #32
 8009636:	1852      	adds	r2, r2, r1
 8009638:	8013      	strh	r3, [r2, #0]
			Check_sharp = 0;
 800963a:	9309      	str	r3, [sp, #36]	; 0x24
			while (j < sTemp_Receiv->Length_u16)
 800963c:	88bb      	ldrh	r3, [r7, #4]
 800963e:	429d      	cmp	r5, r3
 8009640:	db0a      	blt.n	8009658 <Find_String_V2+0x74>
			if (Check == 1)
 8009642:	2801      	cmp	r0, #1
 8009644:	d144      	bne.n	80096d0 <Find_String_V2+0xec>
	if (Off_Set == 0)
 8009646:	9b04      	ldr	r3, [sp, #16]
 8009648:	2b21      	cmp	r3, #33	; 0x21
 800964a:	d102      	bne.n	8009652 <Find_String_V2+0x6e>
	if (Result >= 0)
 800964c:	43e4      	mvns	r4, r4
 800964e:	0424      	lsls	r4, r4, #16
 8009650:	17e4      	asrs	r4, r4, #31
}
 8009652:	0020      	movs	r0, r4
 8009654:	b00d      	add	sp, #52	; 0x34
 8009656:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (*(sTemp_Receiv->Data_a8+j) == '|')
 8009658:	9b03      	ldr	r3, [sp, #12]
 800965a:	5d5b      	ldrb	r3, [r3, r5]
 800965c:	9308      	str	r3, [sp, #32]
 800965e:	2b7c      	cmp	r3, #124	; 0x7c
 8009660:	d121      	bne.n	80096a6 <Find_String_V2+0xc2>
					if (Pos_Sharp == 0)  // Luu lai vi tri '|' dau tien
 8009662:	aa08      	add	r2, sp, #32
 8009664:	3b6e      	subs	r3, #110	; 0x6e
 8009666:	189b      	adds	r3, r3, r2
 8009668:	2200      	movs	r2, #0
 800966a:	5e9b      	ldrsh	r3, [r3, r2]
						Pos_Sharp_first = i + j;
 800966c:	b2a8      	uxth	r0, r5
					if (Pos_Sharp == 0)  // Luu lai vi tri '|' dau tien
 800966e:	2b00      	cmp	r3, #0
 8009670:	d104      	bne.n	800967c <Find_String_V2+0x98>
						Pos_Sharp_first = i + j;
 8009672:	1903      	adds	r3, r0, r4
 8009674:	b21b      	sxth	r3, r3
 8009676:	9306      	str	r3, [sp, #24]
						Check_sharp = 1;
 8009678:	2301      	movs	r3, #1
 800967a:	9309      	str	r3, [sp, #36]	; 0x24
					Check = Find_str_fix (j + 1 ,sTemp_Receiv,sResponding, Pos_Sharp_first, &Pos_Sharp);
 800967c:	230e      	movs	r3, #14
 800967e:	aa08      	add	r2, sp, #32
 8009680:	189b      	adds	r3, r3, r2
 8009682:	3001      	adds	r0, #1
 8009684:	9300      	str	r3, [sp, #0]
 8009686:	0032      	movs	r2, r6
 8009688:	0039      	movs	r1, r7
 800968a:	9b06      	ldr	r3, [sp, #24]
 800968c:	b200      	sxth	r0, r0
 800968e:	f7ff ff81 	bl	8009594 <Find_str_fix>
 8009692:	b2c0      	uxtb	r0, r0
					if (Check == 1)
 8009694:	2801      	cmp	r0, #1
 8009696:	d106      	bne.n	80096a6 <Find_String_V2+0xc2>
	if (Off_Set == 0)
 8009698:	9b04      	ldr	r3, [sp, #16]
 800969a:	2b21      	cmp	r3, #33	; 0x21
 800969c:	d1d9      	bne.n	8009652 <Find_String_V2+0x6e>
	if (Result >= 0)
 800969e:	43e4      	mvns	r4, r4
 80096a0:	17e4      	asrs	r4, r4, #31
	if (Off_Set == 0)
 80096a2:	b224      	sxth	r4, r4
 80096a4:	e7d5      	b.n	8009652 <Find_String_V2+0x6e>
				if ((Check_sharp == 0) && (*(sTemp_Receiv->Data_a8+j) != *(sResponding->Data_a8 + i + j)))
 80096a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d108      	bne.n	80096be <Find_String_V2+0xda>
 80096ac:	9b07      	ldr	r3, [sp, #28]
 80096ae:	9a08      	ldr	r2, [sp, #32]
 80096b0:	191b      	adds	r3, r3, r4
 80096b2:	5d5b      	ldrb	r3, [r3, r5]
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d10b      	bne.n	80096d0 <Find_String_V2+0xec>
                        j++;
 80096b8:	3501      	adds	r5, #1
 80096ba:	b22b      	sxth	r3, r5
 80096bc:	e006      	b.n	80096cc <Find_String_V2+0xe8>
					if (j < Pos_Sharp)
 80096be:	230e      	movs	r3, #14
 80096c0:	aa08      	add	r2, sp, #32
 80096c2:	189b      	adds	r3, r3, r2
 80096c4:	2200      	movs	r2, #0
 80096c6:	5e9b      	ldrsh	r3, [r3, r2]
 80096c8:	42ab      	cmp	r3, r5
 80096ca:	ddf5      	ble.n	80096b8 <Find_String_V2+0xd4>
						Check_sharp = 1;
 80096cc:	001d      	movs	r5, r3
 80096ce:	e7b5      	b.n	800963c <Find_String_V2+0x58>
	for (i = 0; i < sResponding->Length_u16; ++i)
 80096d0:	3401      	adds	r4, #1
 80096d2:	b224      	sxth	r4, r4
 80096d4:	e79a      	b.n	800960c <Find_String_V2+0x28>
	...

080096d8 <Get_RTC>:
/* Exported functions --------------------------------------------------------*/
/**
 * @brief	Lay gia tri RTC
 */
void Get_RTC(void)
{
 80096d8:	b510      	push	{r4, lr}
    RTC_TimeTypeDef     sRTCTime;
    RTC_DateTypeDef     sRTCDate;

    HAL_RTC_GetTime(&hrtc, &sRTCTime, RTC_FORMAT_BIN);
 80096da:	4c10      	ldr	r4, [pc, #64]	; (800971c <Get_RTC+0x44>)
{
 80096dc:	b086      	sub	sp, #24
    HAL_RTC_GetTime(&hrtc, &sRTCTime, RTC_FORMAT_BIN);
 80096de:	a901      	add	r1, sp, #4
 80096e0:	2200      	movs	r2, #0
 80096e2:	0020      	movs	r0, r4
 80096e4:	f7fb f9c6 	bl	8004a74 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sRTCDate, RTC_FORMAT_BIN);
 80096e8:	4669      	mov	r1, sp
 80096ea:	2200      	movs	r2, #0
 80096ec:	0020      	movs	r0, r4
 80096ee:	f7fb f9eb 	bl	8004ac8 <HAL_RTC_GetDate>

	sRTC.sec 	= sRTCTime.Seconds;
 80096f2:	466b      	mov	r3, sp
 80096f4:	799a      	ldrb	r2, [r3, #6]
	sRTC.min 	= sRTCTime.Minutes;
	sRTC.hour 	= sRTCTime.Hours;
 80096f6:	4b0a      	ldr	r3, [pc, #40]	; (8009720 <Get_RTC+0x48>)
 80096f8:	4669      	mov	r1, sp
	sRTC.sec 	= sRTCTime.Seconds;
 80096fa:	709a      	strb	r2, [r3, #2]
	sRTC.day 	= sRTCDate.WeekDay;
 80096fc:	466a      	mov	r2, sp
 80096fe:	7812      	ldrb	r2, [r2, #0]
	sRTC.hour 	= sRTCTime.Hours;
 8009700:	8889      	ldrh	r1, [r1, #4]
	sRTC.day 	= sRTCDate.WeekDay;
 8009702:	70da      	strb	r2, [r3, #3]
	sRTC.date 	= sRTCDate.Date;
 8009704:	466a      	mov	r2, sp
	sRTC.hour 	= sRTCTime.Hours;
 8009706:	8019      	strh	r1, [r3, #0]
	sRTC.date 	= sRTCDate.Date;
 8009708:	7892      	ldrb	r2, [r2, #2]
 800970a:	711a      	strb	r2, [r3, #4]
	sRTC.month 	= sRTCDate.Month;
 800970c:	466a      	mov	r2, sp
 800970e:	7852      	ldrb	r2, [r2, #1]
 8009710:	715a      	strb	r2, [r3, #5]
	sRTC.year 	= sRTCDate.Year;
 8009712:	466a      	mov	r2, sp
 8009714:	78d2      	ldrb	r2, [r2, #3]
 8009716:	719a      	strb	r2, [r3, #6]

//	APP_LOG(TS_OFF, VLEVEL_M, "user_time.c: Get RTC\n\r");
}
 8009718:	b006      	add	sp, #24
 800971a:	bd10      	pop	{r4, pc}
 800971c:	200002bc 	.word	0x200002bc
 8009720:	200014b0 	.word	0x200014b0

08009724 <Check_update_Time>:
 * @param	Con tro chua bien thoi gian
 * @retval	1: du lieu chinh xac
 */
uint8_t Check_update_Time(ST_TIME_FORMAT *sRTC_temp)
{
	if (sRTC_temp->sec > 60)
 8009724:	7882      	ldrb	r2, [r0, #2]
{
 8009726:	0003      	movs	r3, r0
        return 0;
 8009728:	2000      	movs	r0, #0
	if (sRTC_temp->sec > 60)
 800972a:	2a3c      	cmp	r2, #60	; 0x3c
 800972c:	d815      	bhi.n	800975a <Check_update_Time+0x36>
	if (sRTC_temp->min > 60)
 800972e:	785a      	ldrb	r2, [r3, #1]
 8009730:	2a3c      	cmp	r2, #60	; 0x3c
 8009732:	d812      	bhi.n	800975a <Check_update_Time+0x36>
        return 0;
	if (sRTC_temp->hour > 23)
 8009734:	781a      	ldrb	r2, [r3, #0]
 8009736:	2a17      	cmp	r2, #23
 8009738:	d80f      	bhi.n	800975a <Check_update_Time+0x36>
        return 0;
	if (sRTC_temp->day > 8)
 800973a:	78da      	ldrb	r2, [r3, #3]
 800973c:	2a08      	cmp	r2, #8
 800973e:	d80c      	bhi.n	800975a <Check_update_Time+0x36>
        return 0;
	if (sRTC_temp->date > 31)
 8009740:	791a      	ldrb	r2, [r3, #4]
 8009742:	2a1f      	cmp	r2, #31
 8009744:	d809      	bhi.n	800975a <Check_update_Time+0x36>
        return 0;
	if (sRTC_temp->month > 12)
 8009746:	795a      	ldrb	r2, [r3, #5]
 8009748:	2a0c      	cmp	r2, #12
 800974a:	d806      	bhi.n	800975a <Check_update_Time+0x36>
        return 0;
	if (sRTC_temp->year > 99)
        return 0;
    if (sRTC_temp->year < 20){
 800974c:	224f      	movs	r2, #79	; 0x4f
 800974e:	799b      	ldrb	r3, [r3, #6]
 8009750:	3b14      	subs	r3, #20
 8009752:	b2db      	uxtb	r3, r3
 8009754:	429a      	cmp	r2, r3
 8009756:	4140      	adcs	r0, r0
 8009758:	b2c0      	uxtb	r0, r0
        return 0;
    }
	return 1;
}
 800975a:	4770      	bx	lr

0800975c <Set_RTC>:
{
 800975c:	b5f0      	push	{r4, r5, r6, r7, lr}
    RTC_DateTypeDef 		sRTCDate_Temp = {0};
 800975e:	2700      	movs	r7, #0
{
 8009760:	b08b      	sub	sp, #44	; 0x2c
 8009762:	9001      	str	r0, [sp, #4]
 8009764:	9102      	str	r1, [sp, #8]
 8009766:	9203      	str	r2, [sp, #12]
    RTC_TimeTypeDef 		sRTCTime_Temp = {0};
 8009768:	2100      	movs	r1, #0
 800976a:	2214      	movs	r2, #20
{
 800976c:	ac01      	add	r4, sp, #4
    RTC_TimeTypeDef 		sRTCTime_Temp = {0};
 800976e:	a805      	add	r0, sp, #20
 8009770:	f000 fd32 	bl	800a1d8 <memset>
    if (Check_update_Time(&sRTC_Var) == 1)
 8009774:	0020      	movs	r0, r4
    RTC_DateTypeDef 		sRTCDate_Temp = {0};
 8009776:	9704      	str	r7, [sp, #16]
    if (Check_update_Time(&sRTC_Var) == 1)
 8009778:	f7ff ffd4 	bl	8009724 <Check_update_Time>
    RTC_DateTypeDef 		sRTCDate_Temp = {0};
 800977c:	ae04      	add	r6, sp, #16
    if (Check_update_Time(&sRTC_Var) == 1)
 800977e:	0005      	movs	r5, r0
 8009780:	2801      	cmp	r0, #1
 8009782:	d11c      	bne.n	80097be <Set_RTC+0x62>
        sRTCTime_Temp.Hours 		 = sRTC_Var.hour;
 8009784:	4669      	mov	r1, sp
        sRTCTime_Temp.SubSeconds     = sRTC_Var.SubSeconds;
 8009786:	9b03      	ldr	r3, [sp, #12]
        sRTCTime_Temp.Hours 		 = sRTC_Var.hour;
 8009788:	8822      	ldrh	r2, [r4, #0]
        sRTCTime_Temp.SubSeconds     = sRTC_Var.SubSeconds;
 800978a:	9306      	str	r3, [sp, #24]
        sRTCTime_Temp.Seconds 	     = sRTC_Var.sec;
 800978c:	78a3      	ldrb	r3, [r4, #2]
        sRTCTime_Temp.Hours 		 = sRTC_Var.hour;
 800978e:	828a      	strh	r2, [r1, #20]
        sRTCTime_Temp.Seconds 	     = sRTC_Var.sec;
 8009790:	758b      	strb	r3, [r1, #22]
        sRTCDate_Temp.WeekDay 	     = sRTC_Var.day;
 8009792:	78e3      	ldrb	r3, [r4, #3]
        HAL_RTC_SetTime(&hrtc, &sRTCTime_Temp, RTC_FORMAT_BIN);
 8009794:	003a      	movs	r2, r7
        sRTCDate_Temp.WeekDay 	     = sRTC_Var.day;
 8009796:	7033      	strb	r3, [r6, #0]
        sRTCDate_Temp.Date 		     = sRTC_Var.date;
 8009798:	7923      	ldrb	r3, [r4, #4]
        HAL_RTC_SetTime(&hrtc, &sRTCTime_Temp, RTC_FORMAT_BIN);
 800979a:	a905      	add	r1, sp, #20
        sRTCDate_Temp.Date 		     = sRTC_Var.date;
 800979c:	70b3      	strb	r3, [r6, #2]
        sRTCDate_Temp.Month 		 = sRTC_Var.month;
 800979e:	7963      	ldrb	r3, [r4, #5]
 80097a0:	7073      	strb	r3, [r6, #1]
        sRTCDate_Temp.Year 		     = sRTC_Var.year;
 80097a2:	79a3      	ldrb	r3, [r4, #6]
        HAL_RTC_SetTime(&hrtc, &sRTCTime_Temp, RTC_FORMAT_BIN);
 80097a4:	4c07      	ldr	r4, [pc, #28]	; (80097c4 <Set_RTC+0x68>)
        sRTCDate_Temp.Year 		     = sRTC_Var.year;
 80097a6:	70f3      	strb	r3, [r6, #3]
        HAL_RTC_SetTime(&hrtc, &sRTCTime_Temp, RTC_FORMAT_BIN);
 80097a8:	0020      	movs	r0, r4
 80097aa:	f7fa ff8f 	bl	80046cc <HAL_RTC_SetTime>
        HAL_RTC_SetDate(&hrtc, &sRTCDate_Temp, RTC_FORMAT_BIN);
 80097ae:	003a      	movs	r2, r7
 80097b0:	0031      	movs	r1, r6
 80097b2:	0020      	movs	r0, r4
 80097b4:	f7fb f80e 	bl	80047d4 <HAL_RTC_SetDate>
}
 80097b8:	0028      	movs	r0, r5
 80097ba:	b00b      	add	sp, #44	; 0x2c
 80097bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 0;
 80097be:	003d      	movs	r5, r7
 80097c0:	e7fa      	b.n	80097b8 <Set_RTC+0x5c>
 80097c2:	46c0      	nop			; (mov r8, r8)
 80097c4:	200002bc 	.word	0x200002bc

080097c8 <UTIL_TIMER_Init>:

/* Private functions definition -----------------------------------------------*/
UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
	UTIL_TIMER_INIT_CRITICAL_SECTION();
	TimerListHead = NULL;
 80097c8:	2200      	movs	r2, #0
{
 80097ca:	b510      	push	{r4, lr}
	TimerListHead = NULL;
 80097cc:	4b02      	ldr	r3, [pc, #8]	; (80097d8 <UTIL_TIMER_Init+0x10>)
 80097ce:	601a      	str	r2, [r3, #0]
	return UTIL_TimerDriver.InitTimer();
 80097d0:	4b02      	ldr	r3, [pc, #8]	; (80097dc <UTIL_TIMER_Init+0x14>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4798      	blx	r3
}
 80097d6:	bd10      	pop	{r4, pc}
 80097d8:	200014a4 	.word	0x200014a4
 80097dc:	0800ae10 	.word	0x0800ae10

080097e0 <UTIL_TIMER_Create>:
	return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create(UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue,
		UTIL_TIMER_Mode_t Mode, void (*Callback)(void*), void *Argument)
{
 80097e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097e2:	0004      	movs	r4, r0
 80097e4:	0017      	movs	r7, r2
 80097e6:	0008      	movs	r0, r1
 80097e8:	001e      	movs	r6, r3
		TimerObject->Mode = Mode;
		TimerObject->Next = NULL;
		return UTIL_TIMER_OK;
	} else
	{
		return UTIL_TIMER_INVALID_PARAM;
 80097ea:	2501      	movs	r5, #1
	if ((TimerObject != NULL) && (Callback != NULL))
 80097ec:	2c00      	cmp	r4, #0
 80097ee:	d00e      	beq.n	800980e <UTIL_TIMER_Create+0x2e>
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d00c      	beq.n	800980e <UTIL_TIMER_Create+0x2e>
		TimerObject->Timestamp = 0U;
 80097f4:	2500      	movs	r5, #0
		TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 80097f6:	4b07      	ldr	r3, [pc, #28]	; (8009814 <UTIL_TIMER_Create+0x34>)
		TimerObject->Timestamp = 0U;
 80097f8:	6025      	str	r5, [r4, #0]
		TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 80097fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097fc:	4798      	blx	r3
		TimerObject->argument = Argument;      //Doi so cho ham callback
 80097fe:	9b06      	ldr	r3, [sp, #24]
		TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8009800:	6060      	str	r0, [r4, #4]
		TimerObject->IsPending = 0U;
 8009802:	8125      	strh	r5, [r4, #8]
		TimerObject->IsReloadStopped = 0U;     //Danh dau stop timer set period
 8009804:	72a5      	strb	r5, [r4, #10]
		TimerObject->Callback = Callback;      //Ham callback
 8009806:	60e6      	str	r6, [r4, #12]
		TimerObject->argument = Argument;      //Doi so cho ham callback
 8009808:	6123      	str	r3, [r4, #16]
		TimerObject->Mode = Mode;
 800980a:	72e7      	strb	r7, [r4, #11]
		TimerObject->Next = NULL;
 800980c:	6165      	str	r5, [r4, #20]
	}
}
 800980e:	0028      	movs	r0, r5
 8009810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009812:	46c0      	nop			; (mov r8, r8)
 8009814:	0800ae10 	.word	0x0800ae10

08009818 <UTIL_TIMER_GetCurrentTime>:
		TimerSetTimeout(TimerListHead);
	}
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8009818:	b510      	push	{r4, lr}
	uint32_t now = UTIL_TimerDriver.GetTimerValue();
 800981a:	4c03      	ldr	r4, [pc, #12]	; (8009828 <UTIL_TIMER_GetCurrentTime+0x10>)
 800981c:	69e3      	ldr	r3, [r4, #28]
 800981e:	4798      	blx	r3
	return UTIL_TimerDriver.Tick2ms(now);
 8009820:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009822:	4798      	blx	r3
}
 8009824:	bd10      	pop	{r4, pc}
 8009826:	46c0      	nop			; (mov r8, r8)
 8009828:	0800ae10 	.word	0x0800ae10

0800982c <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past)
{
 800982c:	b570      	push	{r4, r5, r6, lr}
	uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue();
 800982e:	4d06      	ldr	r5, [pc, #24]	; (8009848 <UTIL_TIMER_GetElapsedTime+0x1c>)
{
 8009830:	0006      	movs	r6, r0
	uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue();
 8009832:	69eb      	ldr	r3, [r5, #28]
 8009834:	4798      	blx	r3
	uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick(past);
 8009836:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue();
 8009838:	0004      	movs	r4, r0
	uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick(past);
 800983a:	0030      	movs	r0, r6
 800983c:	4798      	blx	r3
	/* intentional wrap around. Works Ok if tick duation below 1ms */
	return UTIL_TimerDriver.Tick2ms(nowInTicks - pastInTicks);
 800983e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8009840:	1a20      	subs	r0, r4, r0
 8009842:	4798      	blx	r3
}
 8009844:	bd70      	pop	{r4, r5, r6, pc}
 8009846:	46c0      	nop			; (mov r8, r8)
 8009848:	0800ae10 	.word	0x0800ae10

0800984c <TimerExists>:
 * @param 	TimerObject Structure containing the timer object parameters
 * @retval 	1 (the object is already in the list) or 0
 */
bool TimerExists(UTIL_TIMER_Object_t *TimerObject)
{
	UTIL_TIMER_Object_t *cur = TimerListHead;
 800984c:	4b05      	ldr	r3, [pc, #20]	; (8009864 <TimerExists+0x18>)
 800984e:	681b      	ldr	r3, [r3, #0]
	while (cur != NULL)
 8009850:	2b00      	cmp	r3, #0
 8009852:	d101      	bne.n	8009858 <TimerExists+0xc>
		{
			return true;
		}
		cur = cur->Next;
	}
	return false;
 8009854:	0018      	movs	r0, r3
}
 8009856:	4770      	bx	lr
		if (cur == TimerObject)
 8009858:	4283      	cmp	r3, r0
 800985a:	d001      	beq.n	8009860 <TimerExists+0x14>
		cur = cur->Next;
 800985c:	695b      	ldr	r3, [r3, #20]
 800985e:	e7f7      	b.n	8009850 <TimerExists+0x4>
			return true;
 8009860:	2001      	movs	r0, #1
 8009862:	e7f8      	b.n	8009856 <TimerExists+0xa>
 8009864:	200014a4 	.word	0x200014a4

08009868 <TimerSetTimeout>:
/**
 * @brief Sets a timeout with the duration "timestamp"
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout(UTIL_TIMER_Object_t *TimerObject)
{
 8009868:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint32_t minTicks = UTIL_TimerDriver.GetMinimumTimeout();
 800986a:	4e0b      	ldr	r6, [pc, #44]	; (8009898 <TimerSetTimeout+0x30>)
{
 800986c:	0004      	movs	r4, r0
	uint32_t minTicks = UTIL_TimerDriver.GetMinimumTimeout();
 800986e:	6a33      	ldr	r3, [r6, #32]
 8009870:	4798      	blx	r3
	TimerObject->IsPending = 1;
 8009872:	2301      	movs	r3, #1
 8009874:	7223      	strb	r3, [r4, #8]
	/* In case deadline too soon */
	if (TimerObject->Timestamp < (UTIL_TimerDriver.GetTimerElapsedTime() + minTicks))
 8009876:	6823      	ldr	r3, [r4, #0]
 8009878:	69b7      	ldr	r7, [r6, #24]
	uint32_t minTicks = UTIL_TimerDriver.GetMinimumTimeout();
 800987a:	0005      	movs	r5, r0
	if (TimerObject->Timestamp < (UTIL_TimerDriver.GetTimerElapsedTime() + minTicks))
 800987c:	9301      	str	r3, [sp, #4]
 800987e:	47b8      	blx	r7
 8009880:	9b01      	ldr	r3, [sp, #4]
 8009882:	1940      	adds	r0, r0, r5
 8009884:	4283      	cmp	r3, r0
 8009886:	d202      	bcs.n	800988e <TimerSetTimeout+0x26>
	{
		TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime() + minTicks;
 8009888:	47b8      	blx	r7
 800988a:	1940      	adds	r0, r0, r5
 800988c:	6020      	str	r0, [r4, #0]
	}
	UTIL_TimerDriver.StartTimerEvt(TimerObject->Timestamp);
 800988e:	68b3      	ldr	r3, [r6, #8]
 8009890:	6820      	ldr	r0, [r4, #0]
 8009892:	4798      	blx	r3
}
 8009894:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009896:	46c0      	nop			; (mov r8, r8)
 8009898:	0800ae10 	.word	0x0800ae10

0800989c <UTIL_TIMER_Stop>:
	if (NULL != TimerObject)
 800989c:	2101      	movs	r1, #1
{
 800989e:	0003      	movs	r3, r0
 80098a0:	b570      	push	{r4, r5, r6, lr}
		ret = UTIL_TIMER_INVALID_PARAM;
 80098a2:	0008      	movs	r0, r1
	if (NULL != TimerObject)
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d022      	beq.n	80098ee <UTIL_TIMER_Stop+0x52>
		UTIL_TIMER_Object_t *prev = TimerListHead;
 80098a8:	4d11      	ldr	r5, [pc, #68]	; (80098f0 <UTIL_TIMER_Stop+0x54>)
		TimerObject->IsReloadStopped = 1U;
 80098aa:	7299      	strb	r1, [r3, #10]
		UTIL_TIMER_Object_t *prev = TimerListHead;
 80098ac:	682a      	ldr	r2, [r5, #0]
		if (NULL != TimerListHead)
 80098ae:	2a00      	cmp	r2, #0
 80098b0:	d101      	bne.n	80098b6 <UTIL_TIMER_Stop+0x1a>
			ret = UTIL_TIMER_OK;
 80098b2:	2000      	movs	r0, #0
 80098b4:	e01b      	b.n	80098ee <UTIL_TIMER_Stop+0x52>
			TimerObject->IsRunning = 0U;
 80098b6:	2600      	movs	r6, #0
 80098b8:	725e      	strb	r6, [r3, #9]
				if (TimerListHead->Next != NULL)
 80098ba:	6954      	ldr	r4, [r2, #20]
			if (TimerListHead == TimerObject) /* Stop the Head */
 80098bc:	4293      	cmp	r3, r2
 80098be:	d10c      	bne.n	80098da <UTIL_TIMER_Stop+0x3e>
				TimerListHead->IsPending = 0;
 80098c0:	721e      	strb	r6, [r3, #8]
				if (TimerListHead->Next != NULL)
 80098c2:	42b4      	cmp	r4, r6
 80098c4:	d004      	beq.n	80098d0 <UTIL_TIMER_Stop+0x34>
					TimerSetTimeout(TimerListHead);
 80098c6:	0020      	movs	r0, r4
					TimerListHead = TimerListHead->Next;
 80098c8:	602c      	str	r4, [r5, #0]
					TimerSetTimeout(TimerListHead);
 80098ca:	f7ff ffcd 	bl	8009868 <TimerSetTimeout>
 80098ce:	e7f0      	b.n	80098b2 <UTIL_TIMER_Stop+0x16>
					UTIL_TimerDriver.StopTimerEvt();
 80098d0:	4b08      	ldr	r3, [pc, #32]	; (80098f4 <UTIL_TIMER_Stop+0x58>)
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	4798      	blx	r3
					TimerListHead = NULL;
 80098d6:	602c      	str	r4, [r5, #0]
 80098d8:	e7eb      	b.n	80098b2 <UTIL_TIMER_Stop+0x16>
						cur = cur->Next;
 80098da:	0011      	movs	r1, r2
 80098dc:	6952      	ldr	r2, [r2, #20]
				while (cur != NULL)
 80098de:	2a00      	cmp	r2, #0
 80098e0:	d0e7      	beq.n	80098b2 <UTIL_TIMER_Stop+0x16>
					if (cur == TimerObject)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d1f9      	bne.n	80098da <UTIL_TIMER_Stop+0x3e>
						if (cur->Next != NULL)
 80098e6:	6958      	ldr	r0, [r3, #20]
							prev->Next = cur;
 80098e8:	6148      	str	r0, [r1, #20]
						if (cur->Next != NULL)
 80098ea:	2800      	cmp	r0, #0
 80098ec:	d1e1      	bne.n	80098b2 <UTIL_TIMER_Stop+0x16>
}
 80098ee:	bd70      	pop	{r4, r5, r6, pc}
 80098f0:	200014a4 	.word	0x200014a4
 80098f4:	0800ae10 	.word	0x0800ae10

080098f8 <TimerInsertTimer>:
 *     			next timer to expire.
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer(UTIL_TIMER_Object_t *TimerObject)
{
	UTIL_TIMER_Object_t *cur = TimerListHead;
 80098f8:	4b09      	ldr	r3, [pc, #36]	; (8009920 <TimerInsertTimer+0x28>)
{
 80098fa:	b510      	push	{r4, lr}
	UTIL_TIMER_Object_t *cur = TimerListHead;
 80098fc:	681a      	ldr	r2, [r3, #0]
	UTIL_TIMER_Object_t *next = TimerListHead->Next;
 80098fe:	6953      	ldr	r3, [r2, #20]
	while (cur->Next != NULL)
 8009900:	6951      	ldr	r1, [r2, #20]
 8009902:	2900      	cmp	r1, #0
 8009904:	d102      	bne.n	800990c <TimerInsertTimer+0x14>
		{
			cur = next;
			next = next->Next;
		} else
		{
			cur->Next = TimerObject;
 8009906:	6150      	str	r0, [r2, #20]
			TimerObject->Next = next;
 8009908:	6141      	str	r1, [r0, #20]
			return;
		}
	}
	cur->Next = TimerObject;
	TimerObject->Next = NULL;
}
 800990a:	bd10      	pop	{r4, pc}
		if (TimerObject->Timestamp > next->Timestamp)
 800990c:	6804      	ldr	r4, [r0, #0]
 800990e:	6819      	ldr	r1, [r3, #0]
 8009910:	428c      	cmp	r4, r1
 8009912:	d902      	bls.n	800991a <TimerInsertTimer+0x22>
			next = next->Next;
 8009914:	001a      	movs	r2, r3
 8009916:	695b      	ldr	r3, [r3, #20]
 8009918:	e7f2      	b.n	8009900 <TimerInsertTimer+0x8>
 800991a:	0019      	movs	r1, r3
 800991c:	e7f3      	b.n	8009906 <TimerInsertTimer+0xe>
 800991e:	46c0      	nop			; (mov r8, r8)
 8009920:	200014a4 	.word	0x200014a4

08009924 <TimerInsertNewHeadTimer>:
 * @remark 	The list is automatically sorted. The list head always contains the
 *         		next timer to expire.
 */
void TimerInsertNewHeadTimer(UTIL_TIMER_Object_t *TimerObject)
{
	UTIL_TIMER_Object_t *cur = TimerListHead;
 8009924:	4a05      	ldr	r2, [pc, #20]	; (800993c <TimerInsertNewHeadTimer+0x18>)
{
 8009926:	b510      	push	{r4, lr}
	UTIL_TIMER_Object_t *cur = TimerListHead;
 8009928:	6813      	ldr	r3, [r2, #0]
	if (cur != NULL)
 800992a:	2b00      	cmp	r3, #0
 800992c:	d001      	beq.n	8009932 <TimerInsertNewHeadTimer+0xe>
	{
		cur->IsPending = 0;
 800992e:	2100      	movs	r1, #0
 8009930:	7219      	strb	r1, [r3, #8]
	}
	TimerObject->Next = cur;
 8009932:	6143      	str	r3, [r0, #20]
	TimerListHead = TimerObject;
 8009934:	6010      	str	r0, [r2, #0]
	TimerSetTimeout(TimerListHead);
 8009936:	f7ff ff97 	bl	8009868 <TimerSetTimeout>
}
 800993a:	bd10      	pop	{r4, pc}
 800993c:	200014a4 	.word	0x200014a4

08009940 <UTIL_TIMER_Start>:
{
 8009940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009942:	0004      	movs	r4, r0
		ret = UTIL_TIMER_INVALID_PARAM;
 8009944:	2501      	movs	r5, #1
	if ((TimerObject != NULL) && (TimerExists(TimerObject) == false)
 8009946:	2800      	cmp	r0, #0
 8009948:	d01c      	beq.n	8009984 <UTIL_TIMER_Start+0x44>
 800994a:	f7ff ff7f 	bl	800984c <TimerExists>
 800994e:	2800      	cmp	r0, #0
 8009950:	d118      	bne.n	8009984 <UTIL_TIMER_Start+0x44>
			&& (TimerObject->IsRunning == 0U))
 8009952:	7a65      	ldrb	r5, [r4, #9]
 8009954:	2d00      	cmp	r5, #0
 8009956:	d124      	bne.n	80099a2 <UTIL_TIMER_Start+0x62>
		minValue = UTIL_TimerDriver.GetMinimumTimeout(); //tra  ve 3 tick
 8009958:	4e13      	ldr	r6, [pc, #76]	; (80099a8 <UTIL_TIMER_Start+0x68>)
		ticks = TimerObject->ReloadValue;
 800995a:	6867      	ldr	r7, [r4, #4]
		minValue = UTIL_TimerDriver.GetMinimumTimeout(); //tra  ve 3 tick
 800995c:	6a33      	ldr	r3, [r6, #32]
 800995e:	4798      	blx	r3
		TimerObject->Timestamp = ticks;
 8009960:	4287      	cmp	r7, r0
 8009962:	d200      	bcs.n	8009966 <UTIL_TIMER_Start+0x26>
 8009964:	0007      	movs	r7, r0
		TimerObject->IsPending = 0U;
 8009966:	2380      	movs	r3, #128	; 0x80
 8009968:	005b      	lsls	r3, r3, #1
 800996a:	8123      	strh	r3, [r4, #8]
		TimerObject->IsReloadStopped = 0U;
 800996c:	2300      	movs	r3, #0
		TimerObject->Timestamp = ticks;
 800996e:	6027      	str	r7, [r4, #0]
		if (TimerListHead == NULL)           //Neu dang k co alarm no?
 8009970:	4f0e      	ldr	r7, [pc, #56]	; (80099ac <UTIL_TIMER_Start+0x6c>)
		TimerObject->IsReloadStopped = 0U;
 8009972:	72a3      	strb	r3, [r4, #10]
		if (TimerListHead == NULL)           //Neu dang k co alarm no?
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d106      	bne.n	8009988 <UTIL_TIMER_Start+0x48>
			UTIL_TimerDriver.SetTimerContext();       //Lay RTC va luu gia tri RTC luc hen gio
 800997a:	6933      	ldr	r3, [r6, #16]
 800997c:	4798      	blx	r3
				TimerInsertNewHeadTimer(TimerObject);
 800997e:	0020      	movs	r0, r4
 8009980:	f7ff ffd0 	bl	8009924 <TimerInsertNewHeadTimer>
}
 8009984:	0028      	movs	r0, r5
 8009986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime(); //tinh xem da set alarm dc bao nhieu ms ri
 8009988:	69b3      	ldr	r3, [r6, #24]
 800998a:	4798      	blx	r3
			TimerObject->Timestamp += elapsedTime;
 800998c:	6823      	ldr	r3, [r4, #0]
 800998e:	18c0      	adds	r0, r0, r3
			if (TimerObject->Timestamp < TimerListHead->Timestamp) //neu timer tiep theo co gia tri nho hon cai dang set
 8009990:	683b      	ldr	r3, [r7, #0]
			TimerObject->Timestamp += elapsedTime;
 8009992:	6020      	str	r0, [r4, #0]
			if (TimerObject->Timestamp < TimerListHead->Timestamp) //neu timer tiep theo co gia tri nho hon cai dang set
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4298      	cmp	r0, r3
 8009998:	d3f1      	bcc.n	800997e <UTIL_TIMER_Start+0x3e>
				TimerInsertTimer(TimerObject);     //chn object vao gia.
 800999a:	0020      	movs	r0, r4
 800999c:	f7ff ffac 	bl	80098f8 <TimerInsertTimer>
 80099a0:	e7f0      	b.n	8009984 <UTIL_TIMER_Start+0x44>
		ret = UTIL_TIMER_INVALID_PARAM;
 80099a2:	2501      	movs	r5, #1
 80099a4:	e7ee      	b.n	8009984 <UTIL_TIMER_Start+0x44>
 80099a6:	46c0      	nop			; (mov r8, r8)
 80099a8:	0800ae10 	.word	0x0800ae10
 80099ac:	200014a4 	.word	0x200014a4

080099b0 <UTIL_TIMER_SetPeriod>:
{
 80099b0:	b510      	push	{r4, lr}
		ret = UTIL_TIMER_INVALID_PARAM;
 80099b2:	2301      	movs	r3, #1
{
 80099b4:	0004      	movs	r4, r0
 80099b6:	0008      	movs	r0, r1
	if (NULL == TimerObject)
 80099b8:	2c00      	cmp	r4, #0
 80099ba:	d010      	beq.n	80099de <UTIL_TIMER_SetPeriod+0x2e>
		TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 80099bc:	4b09      	ldr	r3, [pc, #36]	; (80099e4 <UTIL_TIMER_SetPeriod+0x34>)
 80099be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c0:	4798      	blx	r3
 80099c2:	6060      	str	r0, [r4, #4]
		if (TimerExists(TimerObject))
 80099c4:	0020      	movs	r0, r4
 80099c6:	f7ff ff41 	bl	800984c <TimerExists>
	UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80099ca:	2300      	movs	r3, #0
		if (TimerExists(TimerObject))
 80099cc:	4298      	cmp	r0, r3
 80099ce:	d006      	beq.n	80099de <UTIL_TIMER_SetPeriod+0x2e>
			(void) UTIL_TIMER_Stop(TimerObject);
 80099d0:	0020      	movs	r0, r4
 80099d2:	f7ff ff63 	bl	800989c <UTIL_TIMER_Stop>
			ret = UTIL_TIMER_Start(TimerObject);
 80099d6:	0020      	movs	r0, r4
 80099d8:	f7ff ffb2 	bl	8009940 <UTIL_TIMER_Start>
 80099dc:	0003      	movs	r3, r0
}
 80099de:	0018      	movs	r0, r3
 80099e0:	bd10      	pop	{r4, pc}
 80099e2:	46c0      	nop			; (mov r8, r8)
 80099e4:	0800ae10 	.word	0x0800ae10

080099e8 <UTIL_TIMER_IRQ_Handler>:
{
 80099e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	old = UTIL_TimerDriver.GetTimerContext();
 80099ea:	4e1c      	ldr	r6, [pc, #112]	; (8009a5c <UTIL_TIMER_IRQ_Handler+0x74>)
 80099ec:	6973      	ldr	r3, [r6, #20]
 80099ee:	4798      	blx	r3
	now = UTIL_TimerDriver.SetTimerContext();
 80099f0:	6933      	ldr	r3, [r6, #16]
	old = UTIL_TimerDriver.GetTimerContext();
 80099f2:	0004      	movs	r4, r0
	now = UTIL_TimerDriver.SetTimerContext();
 80099f4:	4798      	blx	r3
	if (TimerListHead != NULL)
 80099f6:	4d1a      	ldr	r5, [pc, #104]	; (8009a60 <UTIL_TIMER_IRQ_Handler+0x78>)
	DeltaContext = now - old; /*intentional wrap around */
 80099f8:	1b07      	subs	r7, r0, r4
	if (TimerListHead != NULL)
 80099fa:	682b      	ldr	r3, [r5, #0]
				cur->Timestamp -= DeltaContext;   //tat ca cac timestamp se tru di gia tri sai lech
 80099fc:	1a24      	subs	r4, r4, r0
	if (TimerListHead != NULL)
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d108      	bne.n	8009a14 <UTIL_TIMER_IRQ_Handler+0x2c>
		if ((cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8009a02:	2780      	movs	r7, #128	; 0x80
 8009a04:	007f      	lsls	r7, r7, #1
	while ((TimerListHead != NULL)
 8009a06:	682b      	ldr	r3, [r5, #0]
			&& ((TimerListHead->Timestamp == 0U)
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d10b      	bne.n	8009a24 <UTIL_TIMER_IRQ_Handler+0x3c>
	if ((TimerListHead != NULL) && (TimerListHead->IsPending == 0U))
 8009a0c:	6828      	ldr	r0, [r5, #0]
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d11e      	bne.n	8009a50 <UTIL_TIMER_IRQ_Handler+0x68>
}
 8009a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (cur->Timestamp > DeltaContext)
 8009a14:	6819      	ldr	r1, [r3, #0]
				cur->Timestamp = 0;
 8009a16:	2200      	movs	r2, #0
			if (cur->Timestamp > DeltaContext)
 8009a18:	42b9      	cmp	r1, r7
 8009a1a:	d900      	bls.n	8009a1e <UTIL_TIMER_IRQ_Handler+0x36>
				cur->Timestamp -= DeltaContext;   //tat ca cac timestamp se tru di gia tri sai lech
 8009a1c:	1862      	adds	r2, r4, r1
 8009a1e:	601a      	str	r2, [r3, #0]
			cur = cur->Next;
 8009a20:	695b      	ldr	r3, [r3, #20]
		} while (cur != NULL);
 8009a22:	e7ec      	b.n	80099fe <UTIL_TIMER_IRQ_Handler+0x16>
			&& ((TimerListHead->Timestamp == 0U)
 8009a24:	681c      	ldr	r4, [r3, #0]
 8009a26:	2c00      	cmp	r4, #0
 8009a28:	d003      	beq.n	8009a32 <UTIL_TIMER_IRQ_Handler+0x4a>
					|| (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime())))
 8009a2a:	69b3      	ldr	r3, [r6, #24]
 8009a2c:	4798      	blx	r3
 8009a2e:	4284      	cmp	r4, r0
 8009a30:	d2ec      	bcs.n	8009a0c <UTIL_TIMER_IRQ_Handler+0x24>
		cur = TimerListHead;
 8009a32:	682c      	ldr	r4, [r5, #0]
		TimerListHead = TimerListHead->Next;
 8009a34:	6963      	ldr	r3, [r4, #20]
		cur->Callback(cur->argument);          //thuc hien callback cua timer.
 8009a36:	6920      	ldr	r0, [r4, #16]
		TimerListHead = TimerListHead->Next;
 8009a38:	602b      	str	r3, [r5, #0]
		cur->IsPending = 0;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	8123      	strh	r3, [r4, #8]
		cur->Callback(cur->argument);          //thuc hien callback cua timer.
 8009a3e:	68e3      	ldr	r3, [r4, #12]
 8009a40:	4798      	blx	r3
		if ((cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8009a42:	8963      	ldrh	r3, [r4, #10]
 8009a44:	42bb      	cmp	r3, r7
 8009a46:	d1de      	bne.n	8009a06 <UTIL_TIMER_IRQ_Handler+0x1e>
			(void) UTIL_TIMER_Start(cur);
 8009a48:	0020      	movs	r0, r4
 8009a4a:	f7ff ff79 	bl	8009940 <UTIL_TIMER_Start>
 8009a4e:	e7da      	b.n	8009a06 <UTIL_TIMER_IRQ_Handler+0x1e>
	if ((TimerListHead != NULL) && (TimerListHead->IsPending == 0U))
 8009a50:	7a03      	ldrb	r3, [r0, #8]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d1dd      	bne.n	8009a12 <UTIL_TIMER_IRQ_Handler+0x2a>
		TimerSetTimeout(TimerListHead);
 8009a56:	f7ff ff07 	bl	8009868 <TimerSetTimeout>
}
 8009a5a:	e7da      	b.n	8009a12 <UTIL_TIMER_IRQ_Handler+0x2a>
 8009a5c:	0800ae10 	.word	0x0800ae10
 8009a60:	200014a4 	.word	0x200014a4

08009a64 <UTIL_Set_RTC>:
 * 				- Set RTC
 * 				- Get TimerContext mi nht
 * 				- Set li timer Alarm
 * */
void UTIL_Set_RTC (ST_TIME_FORMAT sTime)
{
 8009a64:	b5f0      	push	{r4, r5, r6, r7, lr}
	UTIL_TIMER_Object_t *cur;
	uint32_t old, now, DeltaContext;
	old = UTIL_TimerDriver.GetTimerContext();
 8009a66:	4e20      	ldr	r6, [pc, #128]	; (8009ae8 <UTIL_Set_RTC+0x84>)
{
 8009a68:	b085      	sub	sp, #20
	old = UTIL_TimerDriver.GetTimerContext();
 8009a6a:	6973      	ldr	r3, [r6, #20]
{
 8009a6c:	9102      	str	r1, [sp, #8]
 8009a6e:	9203      	str	r2, [sp, #12]
 8009a70:	9001      	str	r0, [sp, #4]
	old = UTIL_TimerDriver.GetTimerContext();
 8009a72:	4798      	blx	r3
	now = UTIL_TimerDriver.SetTimerContext();
 8009a74:	6937      	ldr	r7, [r6, #16]
	old = UTIL_TimerDriver.GetTimerContext();
 8009a76:	0004      	movs	r4, r0
	now = UTIL_TimerDriver.SetTimerContext();
 8009a78:	47b8      	blx	r7
	DeltaContext = now - old; /*intentional wrap around */
	/* update timeStamp based upon new Time Reference*/
	/* because delta context should never exceed 2^32*/
	if (TimerListHead != NULL)
 8009a7a:	4d1c      	ldr	r5, [pc, #112]	; (8009aec <UTIL_Set_RTC+0x88>)
	DeltaContext = now - old; /*intentional wrap around */
 8009a7c:	1b01      	subs	r1, r0, r4
	if (TimerListHead != NULL)
 8009a7e:	682b      	ldr	r3, [r5, #0]
		cur = TimerListHead;
		do
		{
			if (cur->Timestamp > DeltaContext)
			{
				cur->Timestamp -= DeltaContext;   //tat ca cac timestamp se tru di gia tri sai lech
 8009a80:	1a24      	subs	r4, r4, r0
	if (TimerListHead != NULL)
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d01e      	beq.n	8009ac4 <UTIL_Set_RTC+0x60>
			if (cur->Timestamp > DeltaContext)
 8009a86:	6818      	ldr	r0, [r3, #0]
			} else
			{
				cur->Timestamp = 0;
 8009a88:	2200      	movs	r2, #0
			if (cur->Timestamp > DeltaContext)
 8009a8a:	4288      	cmp	r0, r1
 8009a8c:	d900      	bls.n	8009a90 <UTIL_Set_RTC+0x2c>
				cur->Timestamp -= DeltaContext;   //tat ca cac timestamp se tru di gia tri sai lech
 8009a8e:	1822      	adds	r2, r4, r0
 8009a90:	601a      	str	r2, [r3, #0]
			}
			cur = cur->Next;
 8009a92:	695b      	ldr	r3, [r3, #20]
		} while (cur != NULL);
 8009a94:	e7f5      	b.n	8009a82 <UTIL_Set_RTC+0x1e>
	}
	/* Execute expired timer and update the list */
	while ((TimerListHead != NULL)
			&& ((TimerListHead->Timestamp == 0U)
 8009a96:	681c      	ldr	r4, [r3, #0]
 8009a98:	2c00      	cmp	r4, #0
 8009a9a:	d003      	beq.n	8009aa4 <UTIL_Set_RTC+0x40>
					|| (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime())))
 8009a9c:	69b3      	ldr	r3, [r6, #24]
 8009a9e:	4798      	blx	r3
 8009aa0:	4284      	cmp	r4, r0
 8009aa2:	d212      	bcs.n	8009aca <UTIL_Set_RTC+0x66>
	{
		cur = TimerListHead;
 8009aa4:	682c      	ldr	r4, [r5, #0]
		TimerListHead = TimerListHead->Next;
 8009aa6:	6963      	ldr	r3, [r4, #20]
		cur->IsPending = 0;
		cur->IsRunning = 0;
		cur->Callback(cur->argument);          //thuc hien callback cua timer.
 8009aa8:	6920      	ldr	r0, [r4, #16]
		TimerListHead = TimerListHead->Next;
 8009aaa:	602b      	str	r3, [r5, #0]
		cur->IsPending = 0;
 8009aac:	2300      	movs	r3, #0
 8009aae:	8123      	strh	r3, [r4, #8]
		cur->Callback(cur->argument);          //thuc hien callback cua timer.
 8009ab0:	68e3      	ldr	r3, [r4, #12]
 8009ab2:	4798      	blx	r3
		if ((cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8009ab4:	2280      	movs	r2, #128	; 0x80
 8009ab6:	8963      	ldrh	r3, [r4, #10]
 8009ab8:	0052      	lsls	r2, r2, #1
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d102      	bne.n	8009ac4 <UTIL_Set_RTC+0x60>
		{
			(void) UTIL_TIMER_Start(cur);   //If period == head ->start -> Then restart again in TimerSetTimeout
 8009abe:	0020      	movs	r0, r4
 8009ac0:	f7ff ff3e 	bl	8009940 <UTIL_TIMER_Start>
	while ((TimerListHead != NULL)
 8009ac4:	682b      	ldr	r3, [r5, #0]
			&& ((TimerListHead->Timestamp == 0U)
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d1e5      	bne.n	8009a96 <UTIL_Set_RTC+0x32>
		}
	}
    // Set RTC new
	Set_RTC(sTime);
 8009aca:	9902      	ldr	r1, [sp, #8]
 8009acc:	9a03      	ldr	r2, [sp, #12]
 8009ace:	9801      	ldr	r0, [sp, #4]
 8009ad0:	f7ff fe44 	bl	800975c <Set_RTC>
    //Get Timer Context new
	UTIL_TimerDriver.SetTimerContext();
 8009ad4:	47b8      	blx	r7
	/* start the next TimerListHead if it exists and it is not pending*/  //Phai thay doi luon start lai
	if (TimerListHead != NULL)
 8009ad6:	6828      	ldr	r0, [r5, #0]
 8009ad8:	2800      	cmp	r0, #0
 8009ada:	d101      	bne.n	8009ae0 <UTIL_Set_RTC+0x7c>
	{
		TimerSetTimeout(TimerListHead);
	}
}
 8009adc:	b005      	add	sp, #20
 8009ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
		TimerSetTimeout(TimerListHead);
 8009ae0:	f7ff fec2 	bl	8009868 <TimerSetTimeout>
}
 8009ae4:	e7fa      	b.n	8009adc <UTIL_Set_RTC+0x78>
 8009ae6:	46c0      	nop			; (mov r8, r8)
 8009ae8:	0800ae10 	.word	0x0800ae10
 8009aec:	200014a4 	.word	0x200014a4

08009af0 <Reset_Buff>:
}

void Reset_Buff(sData *str)
{
	uint16_t i;
	for (i = 0; i < str->Length_u16; i++)
 8009af0:	2300      	movs	r3, #0
 8009af2:	001a      	movs	r2, r3
 8009af4:	8881      	ldrh	r1, [r0, #4]
 8009af6:	4299      	cmp	r1, r3
 8009af8:	d801      	bhi.n	8009afe <Reset_Buff+0xe>
		*(str->Data_a8 +i ) = 0;
	str->Length_u16 = 0;
 8009afa:	8082      	strh	r2, [r0, #4]
}
 8009afc:	4770      	bx	lr
		*(str->Data_a8 +i ) = 0;
 8009afe:	6801      	ldr	r1, [r0, #0]
 8009b00:	54ca      	strb	r2, [r1, r3]
	for (i = 0; i < str->Length_u16; i++)
 8009b02:	3301      	adds	r3, #1
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	e7f5      	b.n	8009af4 <Reset_Buff+0x4>

08009b08 <UTIL_MEM_set>:
    //Length gap doi source
    sTaget->Length_u16 = sSource->Length_u16 * 2;
}

void UTIL_MEM_set( void *dst, uint8_t value, uint16_t size )
{
 8009b08:	b510      	push	{r4, lr}
    uint8_t* dst8= (uint8_t *) dst;
    while( size-- )
    {
        *dst8++ = value;
 8009b0a:	f000 fb65 	bl	800a1d8 <memset>
    }
}
 8009b0e:	bd10      	pop	{r4, pc}

08009b10 <LOG>:
uint8_t Convert_Hex_To_StringHex (uint8_t Hex)
{
    return ((Hex /10) *16 + (Hex %10));
}

void LOG(log_level_t level, const char* message, ...){
 8009b10:	b40e      	push	{r1, r2, r3}
	va_list args;
	va_start(args, message);
	char buffer[LOG_BUFFER_SIZE];
	vsnprintf(buffer, LOG_BUFFER_SIZE, message, args);
 8009b12:	2196      	movs	r1, #150	; 0x96
void LOG(log_level_t level, const char* message, ...){
 8009b14:	b570      	push	{r4, r5, r6, lr}
 8009b16:	4c1c      	ldr	r4, [pc, #112]	; (8009b88 <LOG+0x78>)
	vsnprintf(buffer, LOG_BUFFER_SIZE, message, args);
 8009b18:	0049      	lsls	r1, r1, #1
void LOG(log_level_t level, const char* message, ...){
 8009b1a:	44a5      	add	sp, r4
 8009b1c:	aba7      	add	r3, sp, #668	; 0x29c
 8009b1e:	cb04      	ldmia	r3!, {r2}
	vsnprintf(buffer, LOG_BUFFER_SIZE, message, args);
 8009b20:	ad08      	add	r5, sp, #32
void LOG(log_level_t level, const char* message, ...){
 8009b22:	0004      	movs	r4, r0
	va_end(args);
	SysTime_t curtime = SysTimeGet();
 8009b24:	ae06      	add	r6, sp, #24
	vsnprintf(buffer, LOG_BUFFER_SIZE, message, args);
 8009b26:	0028      	movs	r0, r5
	va_start(args, message);
 8009b28:	9305      	str	r3, [sp, #20]
	vsnprintf(buffer, LOG_BUFFER_SIZE, message, args);
 8009b2a:	f000 fb49 	bl	800a1c0 <vsniprintf>
	SysTime_t curtime = SysTimeGet();
 8009b2e:	0030      	movs	r0, r6
 8009b30:	f000 f994 	bl	8009e5c <SysTimeGet>
	uint16_t second = curtime.Seconds % 1000;
 8009b34:	21fa      	movs	r1, #250	; 0xfa
 8009b36:	9806      	ldr	r0, [sp, #24]
 8009b38:	0089      	lsls	r1, r1, #2
 8009b3a:	f7f6 fb91 	bl	8000260 <__aeabi_uidivmod>
 8009b3e:	000b      	movs	r3, r1
 8009b40:	4912      	ldr	r1, [pc, #72]	; (8009b8c <LOG+0x7c>)
 8009b42:	2c04      	cmp	r4, #4
 8009b44:	d802      	bhi.n	8009b4c <LOG+0x3c>
 8009b46:	4a12      	ldr	r2, [pc, #72]	; (8009b90 <LOG+0x80>)
 8009b48:	00a4      	lsls	r4, r4, #2
 8009b4a:	58a1      	ldr	r1, [r4, r2]
			break;
		default:
			break;
	}
	char log_message[LOG_BUFFER_SIZE + 16];
	snprintf(log_message, sizeof(log_message), "%03ds%03d: %s %s %s", second, curtime.SubSeconds, level_prefix, buffer, level_afterfix);
 8009b4c:	4811      	ldr	r0, [pc, #68]	; (8009b94 <LOG+0x84>)
 8009b4e:	9502      	str	r5, [sp, #8]
 8009b50:	9003      	str	r0, [sp, #12]
 8009b52:	9101      	str	r1, [sp, #4]
 8009b54:	2004      	movs	r0, #4
 8009b56:	5e31      	ldrsh	r1, [r6, r0]
 8009b58:	4a0f      	ldr	r2, [pc, #60]	; (8009b98 <LOG+0x88>)
 8009b5a:	9100      	str	r1, [sp, #0]
 8009b5c:	219e      	movs	r1, #158	; 0x9e
 8009b5e:	a853      	add	r0, sp, #332	; 0x14c
 8009b60:	0049      	lsls	r1, r1, #1
 8009b62:	f000 facd 	bl	800a100 <sniprintf>
	HAL_UART_Transmit(&uart_debug, (uint8_t*) log_message, strlen(log_message), LOG_TIMEOUT);
 8009b66:	a853      	add	r0, sp, #332	; 0x14c
 8009b68:	f7f6 face 	bl	8000108 <strlen>
 8009b6c:	4b0b      	ldr	r3, [pc, #44]	; (8009b9c <LOG+0x8c>)
 8009b6e:	b282      	uxth	r2, r0
 8009b70:	a953      	add	r1, sp, #332	; 0x14c
 8009b72:	480b      	ldr	r0, [pc, #44]	; (8009ba0 <LOG+0x90>)
 8009b74:	f7fb fdee 	bl	8005754 <HAL_UART_Transmit>
}
 8009b78:	23a3      	movs	r3, #163	; 0xa3
 8009b7a:	009b      	lsls	r3, r3, #2
 8009b7c:	449d      	add	sp, r3
 8009b7e:	bc70      	pop	{r4, r5, r6}
 8009b80:	bc08      	pop	{r3}
 8009b82:	b003      	add	sp, #12
 8009b84:	4718      	bx	r3
 8009b86:	46c0      	nop			; (mov r8, r8)
 8009b88:	fffffd74 	.word	0xfffffd74
 8009b8c:	0800af4f 	.word	0x0800af4f
 8009b90:	0800ae3c 	.word	0x0800ae3c
 8009b94:	0800af4d 	.word	0x0800af4d
 8009b98:	0800b36f 	.word	0x0800b36f
 8009b9c:	00002710 	.word	0x00002710
 8009ba0:	200013cc 	.word	0x200013cc

08009ba4 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8009ba4:	b530      	push	{r4, r5, lr}
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8009ba6:	4b16      	ldr	r3, [pc, #88]	; (8009c00 <TRACE_AllocateBufer+0x5c>)
 8009ba8:	8a5c      	ldrh	r4, [r3, #18]
 8009baa:	8a1a      	ldrh	r2, [r3, #16]
 8009bac:	4294      	cmp	r4, r2
 8009bae:	d114      	bne.n	8009bda <TRACE_AllocateBufer+0x36>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8009bb0:	2280      	movs	r2, #128	; 0x80
 8009bb2:	0092      	lsls	r2, r2, #2
 8009bb4:	1b12      	subs	r2, r2, r4
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8009bb6:	b292      	uxth	r2, r2
 8009bb8:	4290      	cmp	r0, r2
 8009bba:	d306      	bcc.n	8009bca <TRACE_AllocateBufer+0x26>
 8009bbc:	4284      	cmp	r4, r0
 8009bbe:	d916      	bls.n	8009bee <TRACE_AllocateBufer+0x4a>
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8009bc4:	2200      	movs	r2, #0
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8009bc6:	801c      	strh	r4, [r3, #0]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8009bc8:	825a      	strh	r2, [r3, #18]
#endif
  }

  if(freesize > Size)
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8009bca:	8a5a      	ldrh	r2, [r3, #18]
 8009bcc:	800a      	strh	r2, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8009bce:	1812      	adds	r2, r2, r0
 8009bd0:	05d2      	lsls	r2, r2, #23
 8009bd2:	0dd2      	lsrs	r2, r2, #23
    ret = 0;
 8009bd4:	2000      	movs	r0, #0
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8009bd6:	825a      	strh	r2, [r3, #18]
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 8009bd8:	e00b      	b.n	8009bf2 <TRACE_AllocateBufer+0x4e>
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8009bda:	4294      	cmp	r4, r2
 8009bdc:	d90a      	bls.n	8009bf4 <TRACE_AllocateBufer+0x50>
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8009bde:	2580      	movs	r5, #128	; 0x80
 8009be0:	00ad      	lsls	r5, r5, #2
 8009be2:	1b2d      	subs	r5, r5, r4
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8009be4:	b2ad      	uxth	r5, r5
 8009be6:	4285      	cmp	r5, r0
 8009be8:	d8ef      	bhi.n	8009bca <TRACE_AllocateBufer+0x26>
 8009bea:	4282      	cmp	r2, r0
 8009bec:	d8e8      	bhi.n	8009bc0 <TRACE_AllocateBufer+0x1c>
  int16_t ret = -1;
 8009bee:	2001      	movs	r0, #1
 8009bf0:	4240      	negs	r0, r0
}
 8009bf2:	bd30      	pop	{r4, r5, pc}
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8009bf4:	1b12      	subs	r2, r2, r4
  if(freesize > Size)
 8009bf6:	b292      	uxth	r2, r2
 8009bf8:	4282      	cmp	r2, r0
 8009bfa:	d8e6      	bhi.n	8009bca <TRACE_AllocateBufer+0x26>
 8009bfc:	e7f7      	b.n	8009bee <TRACE_AllocateBufer+0x4a>
 8009bfe:	46c0      	nop			; (mov r8, r8)
 8009c00:	200014bc 	.word	0x200014bc

08009c04 <TRACE_Lock>:
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 8009c04:	4a02      	ldr	r2, [pc, #8]	; (8009c10 <TRACE_Lock+0xc>)
 8009c06:	8ad3      	ldrh	r3, [r2, #22]
 8009c08:	3301      	adds	r3, #1
 8009c0a:	82d3      	strh	r3, [r2, #22]
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8009c0c:	4770      	bx	lr
 8009c0e:	46c0      	nop			; (mov r8, r8)
 8009c10:	200014bc 	.word	0x200014bc

08009c14 <TRACE_UnLock>:
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 8009c14:	4a02      	ldr	r2, [pc, #8]	; (8009c20 <TRACE_UnLock+0xc>)
 8009c16:	8ad3      	ldrh	r3, [r2, #22]
 8009c18:	3b01      	subs	r3, #1
 8009c1a:	82d3      	strh	r3, [r2, #22]
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8009c1c:	4770      	bx	lr
 8009c1e:	46c0      	nop			; (mov r8, r8)
 8009c20:	200014bc 	.word	0x200014bc

08009c24 <UTIL_ADV_TRACE_Init>:
{
 8009c24:	b510      	push	{r4, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8009c26:	2218      	movs	r2, #24
 8009c28:	2100      	movs	r1, #0
 8009c2a:	4807      	ldr	r0, [pc, #28]	; (8009c48 <UTIL_ADV_TRACE_Init+0x24>)
 8009c2c:	f000 f911 	bl	8009e52 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8009c30:	2280      	movs	r2, #128	; 0x80
 8009c32:	2100      	movs	r1, #0
 8009c34:	4805      	ldr	r0, [pc, #20]	; (8009c4c <UTIL_ADV_TRACE_Init+0x28>)
 8009c36:	0092      	lsls	r2, r2, #2
 8009c38:	f000 f90b 	bl	8009e52 <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8009c3c:	4b04      	ldr	r3, [pc, #16]	; (8009c50 <UTIL_ADV_TRACE_Init+0x2c>)
 8009c3e:	4805      	ldr	r0, [pc, #20]	; (8009c54 <UTIL_ADV_TRACE_Init+0x30>)
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4798      	blx	r3
}
 8009c44:	bd10      	pop	{r4, pc}
 8009c46:	46c0      	nop			; (mov r8, r8)
 8009c48:	200014bc 	.word	0x200014bc
 8009c4c:	200015d4 	.word	0x200015d4
 8009c50:	0800aafc 	.word	0x0800aafc
 8009c54:	08009db9 	.word	0x08009db9

08009c58 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 8009c58:	4b01      	ldr	r3, [pc, #4]	; (8009c60 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x8>)
 8009c5a:	6058      	str	r0, [r3, #4]
}
 8009c5c:	4770      	bx	lr
 8009c5e:	46c0      	nop			; (mov r8, r8)
 8009c60:	200014bc 	.word	0x200014bc

08009c64 <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8009c64:	4b01      	ldr	r3, [pc, #4]	; (8009c6c <UTIL_ADV_TRACE_SetVerboseLevel+0x8>)
 8009c66:	7218      	strb	r0, [r3, #8]
}
 8009c68:	4770      	bx	lr
 8009c6a:	46c0      	nop			; (mov r8, r8)
 8009c6c:	200014bc 	.word	0x200014bc

08009c70 <TRACE_Send>:
{
 8009c70:	b570      	push	{r4, r5, r6, lr}
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 8009c72:	2600      	movs	r6, #0
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8009c74:	4c1a      	ldr	r4, [pc, #104]	; (8009ce0 <TRACE_Send+0x70>)
  if(TRACE_IsLocked() == 0u)
 8009c76:	8ae5      	ldrh	r5, [r4, #22]
 8009c78:	42b5      	cmp	r5, r6
 8009c7a:	d126      	bne.n	8009cca <TRACE_Send+0x5a>
    TRACE_Lock();
 8009c7c:	f7ff ffc2 	bl	8009c04 <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8009c80:	8a21      	ldrh	r1, [r4, #16]
 8009c82:	8a62      	ldrh	r2, [r4, #18]
 8009c84:	4291      	cmp	r1, r2
 8009c86:	d027      	beq.n	8009cd8 <TRACE_Send+0x68>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8009c88:	78a3      	ldrb	r3, [r4, #2]
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d110      	bne.n	8009cb0 <TRACE_Send+0x40>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8009c8e:	8823      	ldrh	r3, [r4, #0]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8009c90:	8025      	strh	r5, [r4, #0]
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8009c92:	1a5b      	subs	r3, r3, r1
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8009c94:	2102      	movs	r1, #2
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	82a3      	strh	r3, [r4, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8009c9a:	70a1      	strb	r1, [r4, #2]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8009c9c:	42b3      	cmp	r3, r6
 8009c9e:	d109      	bne.n	8009cb4 <TRACE_Send+0x44>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8009ca0:	70a3      	strb	r3, [r4, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8009ca2:	8223      	strh	r3, [r4, #16]
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8009ca4:	8a21      	ldrh	r1, [r4, #16]
 8009ca6:	428a      	cmp	r2, r1
 8009ca8:	d911      	bls.n	8009cce <TRACE_Send+0x5e>
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8009caa:	1a52      	subs	r2, r2, r1
 8009cac:	82a2      	strh	r2, [r4, #20]
 8009cae:	e001      	b.n	8009cb4 <TRACE_Send+0x44>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d0f7      	beq.n	8009ca4 <TRACE_Send+0x34>
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8009cb4:	4b0b      	ldr	r3, [pc, #44]	; (8009ce4 <TRACE_Send+0x74>)
 8009cb6:	8a25      	ldrh	r5, [r4, #16]
 8009cb8:	18ed      	adds	r5, r5, r3
      UTIL_ADV_TRACE_PreSendHook();
 8009cba:	f7f8 fb8d 	bl	80023d8 <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8009cbe:	4b0a      	ldr	r3, [pc, #40]	; (8009ce8 <TRACE_Send+0x78>)
 8009cc0:	0028      	movs	r0, r5
 8009cc2:	8aa1      	ldrh	r1, [r4, #20]
 8009cc4:	68db      	ldr	r3, [r3, #12]
 8009cc6:	4798      	blx	r3
 8009cc8:	0006      	movs	r6, r0
}
 8009cca:	0030      	movs	r0, r6
 8009ccc:	bd70      	pop	{r4, r5, r6, pc}
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8009cce:	2380      	movs	r3, #128	; 0x80
 8009cd0:	009b      	lsls	r3, r3, #2
 8009cd2:	1a5b      	subs	r3, r3, r1
 8009cd4:	82a3      	strh	r3, [r4, #20]
 8009cd6:	e7ed      	b.n	8009cb4 <TRACE_Send+0x44>
      TRACE_UnLock();
 8009cd8:	f7ff ff9c 	bl	8009c14 <TRACE_UnLock>
 8009cdc:	e7f5      	b.n	8009cca <TRACE_Send+0x5a>
 8009cde:	46c0      	nop			; (mov r8, r8)
 8009ce0:	200014bc 	.word	0x200014bc
 8009ce4:	200015d4 	.word	0x200015d4
 8009ce8:	0800aafc 	.word	0x0800aafc

08009cec <UTIL_ADV_TRACE_COND_FSend>:
{
 8009cec:	b408      	push	{r3}
 8009cee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009cf0:	b086      	sub	sp, #24
  uint16_t timestamp_size = 0u;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	466c      	mov	r4, sp
 8009cf6:	8023      	strh	r3, [r4, #0]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8009cf8:	4b2c      	ldr	r3, [pc, #176]	; (8009dac <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 8009cfa:	7a1c      	ldrb	r4, [r3, #8]
 8009cfc:	4284      	cmp	r4, r0
 8009cfe:	d350      	bcc.n	8009da2 <UTIL_ADV_TRACE_COND_FSend+0xb6>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8009d00:	68d8      	ldr	r0, [r3, #12]
 8009d02:	4008      	ands	r0, r1
 8009d04:	4288      	cmp	r0, r1
 8009d06:	d14e      	bne.n	8009da6 <UTIL_ADV_TRACE_COND_FSend+0xba>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d004      	beq.n	8009d18 <UTIL_ADV_TRACE_COND_FSend+0x2c>
 8009d0e:	2a00      	cmp	r2, #0
 8009d10:	d002      	beq.n	8009d18 <UTIL_ADV_TRACE_COND_FSend+0x2c>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8009d12:	4669      	mov	r1, sp
 8009d14:	a802      	add	r0, sp, #8
 8009d16:	4798      	blx	r3
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8009d18:	2180      	movs	r1, #128	; 0x80
  va_start( vaArgs, strFormat);
 8009d1a:	ab0c      	add	r3, sp, #48	; 0x30
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8009d1c:	0049      	lsls	r1, r1, #1
 8009d1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d20:	4823      	ldr	r0, [pc, #140]	; (8009db0 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
  va_start( vaArgs, strFormat);
 8009d22:	9301      	str	r3, [sp, #4]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8009d24:	f000 f8c2 	bl	8009eac <tiny_vsnprintf_like>
 8009d28:	0005      	movs	r5, r0
  TRACE_Lock();
 8009d2a:	f7ff ff6b 	bl	8009c04 <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8009d2e:	466b      	mov	r3, sp
 8009d30:	8818      	ldrh	r0, [r3, #0]
 8009d32:	1c9c      	adds	r4, r3, #2
 8009d34:	1940      	adds	r0, r0, r5
 8009d36:	0021      	movs	r1, r4
 8009d38:	b280      	uxth	r0, r0
 8009d3a:	f7ff ff33 	bl	8009ba4 <TRACE_AllocateBufer>
 8009d3e:	3001      	adds	r0, #1
 8009d40:	d02a      	beq.n	8009d98 <UTIL_ADV_TRACE_COND_FSend+0xac>
    for (idx = 0u; idx < timestamp_size; idx++)
 8009d42:	2200      	movs	r2, #0
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8009d44:	2101      	movs	r1, #1
    for (idx = 0u; idx < timestamp_size; idx++)
 8009d46:	466b      	mov	r3, sp
 8009d48:	0015      	movs	r5, r2
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8009d4a:	468c      	mov	ip, r1
    for (idx = 0u; idx < timestamp_size; idx++)
 8009d4c:	881b      	ldrh	r3, [r3, #0]
 8009d4e:	8826      	ldrh	r6, [r4, #0]
 8009d50:	4818      	ldr	r0, [pc, #96]	; (8009db4 <UTIL_ADV_TRACE_COND_FSend+0xc8>)
 8009d52:	b297      	uxth	r7, r2
 8009d54:	19f1      	adds	r1, r6, r7
 8009d56:	b289      	uxth	r1, r1
 8009d58:	42bb      	cmp	r3, r7
 8009d5a:	d815      	bhi.n	8009d88 <UTIL_ADV_TRACE_COND_FSend+0x9c>
 8009d5c:	199b      	adds	r3, r3, r6
 8009d5e:	b29b      	uxth	r3, r3
 8009d60:	2d00      	cmp	r5, #0
 8009d62:	d000      	beq.n	8009d66 <UTIL_ADV_TRACE_COND_FSend+0x7a>
 8009d64:	8023      	strh	r3, [r4, #0]
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8009d66:	2180      	movs	r1, #128	; 0x80
 8009d68:	8823      	ldrh	r3, [r4, #0]
 8009d6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d6c:	0049      	lsls	r1, r1, #1
 8009d6e:	18c0      	adds	r0, r0, r3
 8009d70:	9b01      	ldr	r3, [sp, #4]
 8009d72:	f000 f89b 	bl	8009eac <tiny_vsnprintf_like>
    TRACE_UnLock();
 8009d76:	f7ff ff4d 	bl	8009c14 <TRACE_UnLock>
    return TRACE_Send();
 8009d7a:	f7ff ff79 	bl	8009c70 <TRACE_Send>
}
 8009d7e:	b006      	add	sp, #24
 8009d80:	bcf0      	pop	{r4, r5, r6, r7}
 8009d82:	bc08      	pop	{r3}
 8009d84:	b001      	add	sp, #4
 8009d86:	4718      	bx	r3
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8009d88:	466d      	mov	r5, sp
 8009d8a:	2708      	movs	r7, #8
 8009d8c:	19ed      	adds	r5, r5, r7
 8009d8e:	5cad      	ldrb	r5, [r5, r2]
 8009d90:	3201      	adds	r2, #1
 8009d92:	5445      	strb	r5, [r0, r1]
 8009d94:	4665      	mov	r5, ip
 8009d96:	e7dc      	b.n	8009d52 <UTIL_ADV_TRACE_COND_FSend+0x66>
  TRACE_UnLock();
 8009d98:	f7ff ff3c 	bl	8009c14 <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 8009d9c:	2003      	movs	r0, #3
    return UTIL_ADV_TRACE_REGIONMASKED;
 8009d9e:	4240      	negs	r0, r0
 8009da0:	e7ed      	b.n	8009d7e <UTIL_ADV_TRACE_COND_FSend+0x92>
    return UTIL_ADV_TRACE_GIVEUP;
 8009da2:	2005      	movs	r0, #5
 8009da4:	e7fb      	b.n	8009d9e <UTIL_ADV_TRACE_COND_FSend+0xb2>
    return UTIL_ADV_TRACE_REGIONMASKED;
 8009da6:	2006      	movs	r0, #6
 8009da8:	e7f9      	b.n	8009d9e <UTIL_ADV_TRACE_COND_FSend+0xb2>
 8009daa:	46c0      	nop			; (mov r8, r8)
 8009dac:	200014bc 	.word	0x200014bc
 8009db0:	200014d4 	.word	0x200014d4
 8009db4:	200015d4 	.word	0x200015d4

08009db8 <TRACE_TxCpltCallback>:
{
 8009db8:	b510      	push	{r4, lr}
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8009dba:	4b1e      	ldr	r3, [pc, #120]	; (8009e34 <TRACE_TxCpltCallback+0x7c>)
 8009dbc:	789a      	ldrb	r2, [r3, #2]
 8009dbe:	2a02      	cmp	r2, #2
 8009dc0:	d11d      	bne.n	8009dfe <TRACE_TxCpltCallback+0x46>
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	709a      	strb	r2, [r3, #2]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8009dc6:	8a58      	ldrh	r0, [r3, #18]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 8009dc8:	821a      	strh	r2, [r3, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8009dca:	4290      	cmp	r0, r2
 8009dcc:	d02c      	beq.n	8009e28 <TRACE_TxCpltCallback+0x70>
 8009dce:	8ad9      	ldrh	r1, [r3, #22]
 8009dd0:	2901      	cmp	r1, #1
 8009dd2:	d129      	bne.n	8009e28 <TRACE_TxCpltCallback+0x70>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8009dd4:	7899      	ldrb	r1, [r3, #2]
 8009dd6:	2901      	cmp	r1, #1
 8009dd8:	d117      	bne.n	8009e0a <TRACE_TxCpltCallback+0x52>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8009dda:	8819      	ldrh	r1, [r3, #0]
 8009ddc:	1a8a      	subs	r2, r1, r2
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8009dde:	2102      	movs	r1, #2
 8009de0:	7099      	strb	r1, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8009de2:	2100      	movs	r1, #0
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8009de4:	b292      	uxth	r2, r2
 8009de6:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8009de8:	8019      	strh	r1, [r3, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8009dea:	428a      	cmp	r2, r1
 8009dec:	d10f      	bne.n	8009e0e <TRACE_TxCpltCallback+0x56>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8009dee:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8009df0:	821a      	strh	r2, [r3, #16]
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8009df2:	8a19      	ldrh	r1, [r3, #16]
 8009df4:	4288      	cmp	r0, r1
 8009df6:	d912      	bls.n	8009e1e <TRACE_TxCpltCallback+0x66>
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8009df8:	1a40      	subs	r0, r0, r1
 8009dfa:	8298      	strh	r0, [r3, #20]
 8009dfc:	e007      	b.n	8009e0e <TRACE_TxCpltCallback+0x56>
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8009dfe:	8a1a      	ldrh	r2, [r3, #16]
 8009e00:	8a99      	ldrh	r1, [r3, #20]
 8009e02:	1852      	adds	r2, r2, r1
 8009e04:	05d2      	lsls	r2, r2, #23
 8009e06:	0dd2      	lsrs	r2, r2, #23
 8009e08:	e7dd      	b.n	8009dc6 <TRACE_TxCpltCallback+0xe>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8009e0a:	2900      	cmp	r1, #0
 8009e0c:	d0f1      	beq.n	8009df2 <TRACE_TxCpltCallback+0x3a>
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8009e0e:	8a18      	ldrh	r0, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8009e10:	8a99      	ldrh	r1, [r3, #20]
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8009e12:	4b09      	ldr	r3, [pc, #36]	; (8009e38 <TRACE_TxCpltCallback+0x80>)
 8009e14:	18c0      	adds	r0, r0, r3
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8009e16:	4b09      	ldr	r3, [pc, #36]	; (8009e3c <TRACE_TxCpltCallback+0x84>)
 8009e18:	68db      	ldr	r3, [r3, #12]
 8009e1a:	4798      	blx	r3
}
 8009e1c:	bd10      	pop	{r4, pc}
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8009e1e:	2280      	movs	r2, #128	; 0x80
 8009e20:	0092      	lsls	r2, r2, #2
 8009e22:	1a52      	subs	r2, r2, r1
 8009e24:	829a      	strh	r2, [r3, #20]
 8009e26:	e7f2      	b.n	8009e0e <TRACE_TxCpltCallback+0x56>
    UTIL_ADV_TRACE_PostSendHook();
 8009e28:	f7f8 fadb 	bl	80023e2 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 8009e2c:	f7ff fef2 	bl	8009c14 <TRACE_UnLock>
}
 8009e30:	e7f4      	b.n	8009e1c <TRACE_TxCpltCallback+0x64>
 8009e32:	46c0      	nop			; (mov r8, r8)
 8009e34:	200014bc 	.word	0x200014bc
 8009e38:	200015d4 	.word	0x200015d4
 8009e3c:	0800aafc 	.word	0x0800aafc

08009e40 <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 8009e40:	2300      	movs	r3, #0
{
 8009e42:	b510      	push	{r4, lr}
  while( size-- )
 8009e44:	4293      	cmp	r3, r2
 8009e46:	d100      	bne.n	8009e4a <UTIL_MEM_cpy_8+0xa>
    {
        *dst8++ = *src8++;
    }
}
 8009e48:	bd10      	pop	{r4, pc}
        *dst8++ = *src8++;
 8009e4a:	5ccc      	ldrb	r4, [r1, r3]
 8009e4c:	54c4      	strb	r4, [r0, r3]
 8009e4e:	3301      	adds	r3, #1
 8009e50:	e7f8      	b.n	8009e44 <UTIL_MEM_cpy_8+0x4>

08009e52 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8009e52:	b510      	push	{r4, lr}
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
  {
    *dst8++ = value;
 8009e54:	f000 f9c0 	bl	800a1d8 <memset>
  }
}
 8009e58:	bd10      	pop	{r4, pc}
	...

08009e5c <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 8009e5c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8009e5e:	2300      	movs	r3, #0
 8009e60:	466a      	mov	r2, sp
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8009e62:	4e10      	ldr	r6, [pc, #64]	; (8009ea4 <SysTimeGet+0x48>)
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8009e64:	8093      	strh	r3, [r2, #4]
 8009e66:	9300      	str	r3, [sp, #0]
{
 8009e68:	0004      	movs	r4, r0
  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8009e6a:	6933      	ldr	r3, [r6, #16]
 8009e6c:	a801      	add	r0, sp, #4
 8009e6e:	4798      	blx	r3

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8009e70:	68f3      	ldr	r3, [r6, #12]
  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8009e72:	9000      	str	r0, [sp, #0]
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8009e74:	4798      	blx	r3
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8009e76:	6873      	ldr	r3, [r6, #4]
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8009e78:	0005      	movs	r5, r0
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8009e7a:	4798      	blx	r3
  c.Seconds = a.Seconds + b.Seconds;
 8009e7c:	9b00      	ldr	r3, [sp, #0]
  if( c.SubSeconds >= 1000 )
 8009e7e:	21fa      	movs	r1, #250	; 0xfa
  c.Seconds = a.Seconds + b.Seconds;
 8009e80:	18c0      	adds	r0, r0, r3
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8009e82:	466b      	mov	r3, sp
 8009e84:	889b      	ldrh	r3, [r3, #4]
  if( c.SubSeconds >= 1000 )
 8009e86:	0089      	lsls	r1, r1, #2
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8009e88:	195b      	adds	r3, r3, r5
 8009e8a:	b29a      	uxth	r2, r3
 8009e8c:	b21b      	sxth	r3, r3
  if( c.SubSeconds >= 1000 )
 8009e8e:	428b      	cmp	r3, r1
 8009e90:	db03      	blt.n	8009e9a <SysTimeGet+0x3e>
    c.SubSeconds -= 1000;
 8009e92:	4b05      	ldr	r3, [pc, #20]	; (8009ea8 <SysTimeGet+0x4c>)
    c.Seconds++;
 8009e94:	3001      	adds	r0, #1
    c.SubSeconds -= 1000;
 8009e96:	18d2      	adds	r2, r2, r3
 8009e98:	b213      	sxth	r3, r2

  sysTime = SysTimeAdd( DeltaTime, calendarTime );

  return sysTime;
 8009e9a:	6020      	str	r0, [r4, #0]
 8009e9c:	80a3      	strh	r3, [r4, #4]
}
 8009e9e:	0020      	movs	r0, r4
 8009ea0:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8009ea2:	46c0      	nop			; (mov r8, r8)
 8009ea4:	0800adfc 	.word	0x0800adfc
 8009ea8:	fffffc18 	.word	0xfffffc18

08009eac <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8009eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009eae:	b09d      	sub	sp, #116	; 0x74
 8009eb0:	9002      	str	r0, [sp, #8]
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
  {
    return 0;
 8009eb2:	2000      	movs	r0, #0
{
 8009eb4:	001c      	movs	r4, r3
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8009eb6:	9f02      	ldr	r7, [sp, #8]
{
 8009eb8:	9109      	str	r1, [sp, #36]	; 0x24
  if (size <= 0)
 8009eba:	4281      	cmp	r1, r0
 8009ebc:	dc0a      	bgt.n	8009ed4 <tiny_vsnprintf_like+0x28>
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
  }

  *str = '\0';
  return str - buf;
}
 8009ebe:	b01d      	add	sp, #116	; 0x74
 8009ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    CHECK_STR_SIZE(buf, str, size);
 8009ec2:	4298      	cmp	r0, r3
 8009ec4:	da0d      	bge.n	8009ee2 <tiny_vsnprintf_like+0x36>
    if (*fmt != '%')
 8009ec6:	2925      	cmp	r1, #37	; 0x25
 8009ec8:	d00e      	beq.n	8009ee8 <tiny_vsnprintf_like+0x3c>
      *str++ = *fmt;
 8009eca:	7039      	strb	r1, [r7, #0]
      continue;
 8009ecc:	9201      	str	r2, [sp, #4]
      *str++ = *fmt;
 8009ece:	3701      	adds	r7, #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8009ed0:	9a01      	ldr	r2, [sp, #4]
 8009ed2:	3201      	adds	r2, #1
    CHECK_STR_SIZE(buf, str, size);
 8009ed4:	9b02      	ldr	r3, [sp, #8]
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8009ed6:	7811      	ldrb	r1, [r2, #0]
    CHECK_STR_SIZE(buf, str, size);
 8009ed8:	1af8      	subs	r0, r7, r3
 8009eda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009edc:	3b01      	subs	r3, #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8009ede:	2900      	cmp	r1, #0
 8009ee0:	d1ef      	bne.n	8009ec2 <tiny_vsnprintf_like+0x16>
  *str = '\0';
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	703b      	strb	r3, [r7, #0]
  return str - buf;
 8009ee6:	e7ea      	b.n	8009ebe <tiny_vsnprintf_like+0x12>
    fmt++;
 8009ee8:	1c51      	adds	r1, r2, #1
    if (*fmt == '0')
 8009eea:	7852      	ldrb	r2, [r2, #1]
    fmt++;
 8009eec:	9101      	str	r1, [sp, #4]
    if (*fmt == '0')
 8009eee:	0010      	movs	r0, r2
 8009ef0:	3830      	subs	r0, #48	; 0x30
 8009ef2:	9203      	str	r2, [sp, #12]
 8009ef4:	4241      	negs	r1, r0
 8009ef6:	4141      	adcs	r1, r0
    if (is_digit(*fmt))
 8009ef8:	b2c0      	uxtb	r0, r0
    flags = 0;
 8009efa:	000a      	movs	r2, r1
    if (is_digit(*fmt))
 8009efc:	2809      	cmp	r0, #9
 8009efe:	d92e      	bls.n	8009f5e <tiny_vsnprintf_like+0xb2>
    field_width = -1;
 8009f00:	2001      	movs	r0, #1
 8009f02:	4240      	negs	r0, r0
 8009f04:	9000      	str	r0, [sp, #0]
    switch (*fmt)
 8009f06:	9801      	ldr	r0, [sp, #4]
 8009f08:	7800      	ldrb	r0, [r0, #0]
 8009f0a:	2869      	cmp	r0, #105	; 0x69
 8009f0c:	d100      	bne.n	8009f10 <tiny_vsnprintf_like+0x64>
 8009f0e:	e0a4      	b.n	800a05a <tiny_vsnprintf_like+0x1ae>
 8009f10:	d829      	bhi.n	8009f66 <tiny_vsnprintf_like+0xba>
 8009f12:	2863      	cmp	r0, #99	; 0x63
 8009f14:	d038      	beq.n	8009f88 <tiny_vsnprintf_like+0xdc>
 8009f16:	2864      	cmp	r0, #100	; 0x64
 8009f18:	d100      	bne.n	8009f1c <tiny_vsnprintf_like+0x70>
 8009f1a:	e09e      	b.n	800a05a <tiny_vsnprintf_like+0x1ae>
 8009f1c:	2858      	cmp	r0, #88	; 0x58
 8009f1e:	d066      	beq.n	8009fee <tiny_vsnprintf_like+0x142>
        if (*fmt != '%') *str++ = '%';
 8009f20:	0039      	movs	r1, r7
 8009f22:	2825      	cmp	r0, #37	; 0x25
 8009f24:	d126      	bne.n	8009f74 <tiny_vsnprintf_like+0xc8>
        if (*fmt)
 8009f26:	9801      	ldr	r0, [sp, #4]
 8009f28:	7800      	ldrb	r0, [r0, #0]
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	d100      	bne.n	8009f30 <tiny_vsnprintf_like+0x84>
 8009f2e:	e098      	b.n	800a062 <tiny_vsnprintf_like+0x1b6>
          *str++ = *fmt;
 8009f30:	1c4f      	adds	r7, r1, #1
 8009f32:	7008      	strb	r0, [r1, #0]
        CHECK_STR_SIZE(buf, str, size);
 8009f34:	9902      	ldr	r1, [sp, #8]
 8009f36:	1a79      	subs	r1, r7, r1
 8009f38:	4299      	cmp	r1, r3
 8009f3a:	db00      	blt.n	8009f3e <tiny_vsnprintf_like+0x92>
 8009f3c:	e08f      	b.n	800a05e <tiny_vsnprintf_like+0x1b2>
 8009f3e:	e7c7      	b.n	8009ed0 <tiny_vsnprintf_like+0x24>
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8009f40:	9d01      	ldr	r5, [sp, #4]
 8009f42:	3501      	adds	r5, #1
 8009f44:	9501      	str	r5, [sp, #4]
 8009f46:	9d00      	ldr	r5, [sp, #0]
 8009f48:	4375      	muls	r5, r6
 8009f4a:	182d      	adds	r5, r5, r0
 8009f4c:	3d30      	subs	r5, #48	; 0x30
 8009f4e:	9500      	str	r5, [sp, #0]
 8009f50:	9801      	ldr	r0, [sp, #4]
 8009f52:	7800      	ldrb	r0, [r0, #0]
 8009f54:	0005      	movs	r5, r0
 8009f56:	3d30      	subs	r5, #48	; 0x30
 8009f58:	2d09      	cmp	r5, #9
 8009f5a:	d9f1      	bls.n	8009f40 <tiny_vsnprintf_like+0x94>
 8009f5c:	e7d3      	b.n	8009f06 <tiny_vsnprintf_like+0x5a>
  int i = 0;
 8009f5e:	2000      	movs	r0, #0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8009f60:	260a      	movs	r6, #10
  int i = 0;
 8009f62:	9000      	str	r0, [sp, #0]
 8009f64:	e7f4      	b.n	8009f50 <tiny_vsnprintf_like+0xa4>
    switch (*fmt)
 8009f66:	2875      	cmp	r0, #117	; 0x75
 8009f68:	d079      	beq.n	800a05e <tiny_vsnprintf_like+0x1b2>
 8009f6a:	2510      	movs	r5, #16
 8009f6c:	2878      	cmp	r0, #120	; 0x78
 8009f6e:	d041      	beq.n	8009ff4 <tiny_vsnprintf_like+0x148>
 8009f70:	2873      	cmp	r0, #115	; 0x73
 8009f72:	d01d      	beq.n	8009fb0 <tiny_vsnprintf_like+0x104>
        if (*fmt != '%') *str++ = '%';
 8009f74:	2025      	movs	r0, #37	; 0x25
 8009f76:	7038      	strb	r0, [r7, #0]
        CHECK_STR_SIZE(buf, str, size);
 8009f78:	9802      	ldr	r0, [sp, #8]
        if (*fmt != '%') *str++ = '%';
 8009f7a:	1c79      	adds	r1, r7, #1
 8009f7c:	000f      	movs	r7, r1
    base = 10;
 8009f7e:	250a      	movs	r5, #10
        CHECK_STR_SIZE(buf, str, size);
 8009f80:	1a08      	subs	r0, r1, r0
 8009f82:	4298      	cmp	r0, r3
 8009f84:	da36      	bge.n	8009ff4 <tiny_vsnprintf_like+0x148>
 8009f86:	e7ce      	b.n	8009f26 <tiny_vsnprintf_like+0x7a>
          while (--field_width > 0) *str++ = ' ';
 8009f88:	2500      	movs	r5, #0
 8009f8a:	9b00      	ldr	r3, [sp, #0]
 8009f8c:	42ab      	cmp	r3, r5
 8009f8e:	dd00      	ble.n	8009f92 <tiny_vsnprintf_like+0xe6>
 8009f90:	1e5d      	subs	r5, r3, #1
 8009f92:	002a      	movs	r2, r5
 8009f94:	2120      	movs	r1, #32
 8009f96:	0038      	movs	r0, r7
 8009f98:	f000 f91e 	bl	800a1d8 <memset>
 8009f9c:	9a00      	ldr	r2, [sp, #0]
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	197d      	adds	r5, r7, r5
 8009fa2:	2a00      	cmp	r2, #0
 8009fa4:	dd00      	ble.n	8009fa8 <tiny_vsnprintf_like+0xfc>
 8009fa6:	0013      	movs	r3, r2
 8009fa8:	18ff      	adds	r7, r7, r3
        *str++ = (unsigned char) va_arg(args, int);
 8009faa:	cc08      	ldmia	r4!, {r3}
 8009fac:	702b      	strb	r3, [r5, #0]
        continue;
 8009fae:	e78f      	b.n	8009ed0 <tiny_vsnprintf_like+0x24>
        s = va_arg(args, char *);
 8009fb0:	cc40      	ldmia	r4!, {r6}
        if (!s) s = "<NULL>";
 8009fb2:	2e00      	cmp	r6, #0
 8009fb4:	d100      	bne.n	8009fb8 <tiny_vsnprintf_like+0x10c>
 8009fb6:	4e4f      	ldr	r6, [pc, #316]	; (800a0f4 <tiny_vsnprintf_like+0x248>)
        len = strlen(s);
 8009fb8:	0030      	movs	r0, r6
 8009fba:	f7f6 f8a5 	bl	8000108 <strlen>
          while (len < field_width--) *str++ = ' ';
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	9303      	str	r3, [sp, #12]
 8009fc2:	9b00      	ldr	r3, [sp, #0]
        len = strlen(s);
 8009fc4:	0005      	movs	r5, r0
          while (len < field_width--) *str++ = ' ';
 8009fc6:	4283      	cmp	r3, r0
 8009fc8:	db01      	blt.n	8009fce <tiny_vsnprintf_like+0x122>
 8009fca:	1a1b      	subs	r3, r3, r0
 8009fcc:	9303      	str	r3, [sp, #12]
 8009fce:	0038      	movs	r0, r7
 8009fd0:	2120      	movs	r1, #32
 8009fd2:	9a03      	ldr	r2, [sp, #12]
 8009fd4:	f000 f900 	bl	800a1d8 <memset>
 8009fd8:	9b03      	ldr	r3, [sp, #12]
 8009fda:	18ff      	adds	r7, r7, r3
        for (i = 0; i < len; ++i) *str++ = *s++;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	42ab      	cmp	r3, r5
 8009fe0:	db01      	blt.n	8009fe6 <tiny_vsnprintf_like+0x13a>
 8009fe2:	197f      	adds	r7, r7, r5
 8009fe4:	e774      	b.n	8009ed0 <tiny_vsnprintf_like+0x24>
 8009fe6:	5cf2      	ldrb	r2, [r6, r3]
 8009fe8:	54fa      	strb	r2, [r7, r3]
 8009fea:	3301      	adds	r3, #1
 8009fec:	e7f7      	b.n	8009fde <tiny_vsnprintf_like+0x132>
        flags |= UPPERCASE;
 8009fee:	2240      	movs	r2, #64	; 0x40
        base = 16;
 8009ff0:	2510      	movs	r5, #16
        flags |= UPPERCASE;
 8009ff2:	430a      	orrs	r2, r1
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8009ff4:	9802      	ldr	r0, [sp, #8]
    else if (flags & SIGN)
 8009ff6:	2102      	movs	r1, #2
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8009ff8:	1a3e      	subs	r6, r7, r0
 8009ffa:	0020      	movs	r0, r4
 8009ffc:	1b9e      	subs	r6, r3, r6
 8009ffe:	c808      	ldmia	r0!, {r3}
    else if (flags & SIGN)
 800a000:	4011      	ands	r1, r2
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800a002:	9004      	str	r0, [sp, #16]
  if (type & UPPERCASE)  dig = upper_digits;
 800a004:	483c      	ldr	r0, [pc, #240]	; (800a0f8 <tiny_vsnprintf_like+0x24c>)
 800a006:	9007      	str	r0, [sp, #28]
 800a008:	2040      	movs	r0, #64	; 0x40
 800a00a:	4202      	tst	r2, r0
 800a00c:	d101      	bne.n	800a012 <tiny_vsnprintf_like+0x166>
  char *dig = lower_digits;
 800a00e:	4a3b      	ldr	r2, [pc, #236]	; (800a0fc <tiny_vsnprintf_like+0x250>)
 800a010:	9207      	str	r2, [sp, #28]
  c = (type & ZEROPAD) ? '0' : ' ';
 800a012:	2230      	movs	r2, #48	; 0x30
 800a014:	9208      	str	r2, [sp, #32]
 800a016:	9a03      	ldr	r2, [sp, #12]
 800a018:	2a30      	cmp	r2, #48	; 0x30
 800a01a:	d001      	beq.n	800a020 <tiny_vsnprintf_like+0x174>
 800a01c:	2220      	movs	r2, #32
 800a01e:	9208      	str	r2, [sp, #32]
  if (type & SIGN)
 800a020:	2900      	cmp	r1, #0
 800a022:	d023      	beq.n	800a06c <tiny_vsnprintf_like+0x1c0>
    if (num < 0)
 800a024:	2b00      	cmp	r3, #0
 800a026:	da21      	bge.n	800a06c <tiny_vsnprintf_like+0x1c0>
      size--;
 800a028:	9a00      	ldr	r2, [sp, #0]
      num = -num;
 800a02a:	425b      	negs	r3, r3
      size--;
 800a02c:	3a01      	subs	r2, #1
 800a02e:	9200      	str	r2, [sp, #0]
      sign = '-';
 800a030:	222d      	movs	r2, #45	; 0x2d
  if (base < 2 || base > 36) return 0;
 800a032:	2400      	movs	r4, #0
 800a034:	9205      	str	r2, [sp, #20]
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800a036:	0018      	movs	r0, r3
 800a038:	0029      	movs	r1, r5
 800a03a:	9306      	str	r3, [sp, #24]
 800a03c:	f7f6 f910 	bl	8000260 <__aeabi_uidivmod>
 800a040:	0022      	movs	r2, r4
 800a042:	4684      	mov	ip, r0
 800a044:	9b07      	ldr	r3, [sp, #28]
 800a046:	3401      	adds	r4, #1
 800a048:	5c59      	ldrb	r1, [r3, r1]
 800a04a:	ab0b      	add	r3, sp, #44	; 0x2c
 800a04c:	5499      	strb	r1, [r3, r2]
    while (num != 0)
 800a04e:	9a06      	ldr	r2, [sp, #24]
 800a050:	0020      	movs	r0, r4
      num = ((unsigned long) num) / (unsigned) base;
 800a052:	4663      	mov	r3, ip
    while (num != 0)
 800a054:	4295      	cmp	r5, r2
 800a056:	d9ee      	bls.n	800a036 <tiny_vsnprintf_like+0x18a>
 800a058:	e011      	b.n	800a07e <tiny_vsnprintf_like+0x1d2>
        flags |= SIGN;
 800a05a:	2202      	movs	r2, #2
 800a05c:	430a      	orrs	r2, r1
    base = 10;
 800a05e:	250a      	movs	r5, #10
 800a060:	e7c8      	b.n	8009ff4 <tiny_vsnprintf_like+0x148>
          --fmt;
 800a062:	9801      	ldr	r0, [sp, #4]
 800a064:	000f      	movs	r7, r1
 800a066:	3801      	subs	r0, #1
 800a068:	9001      	str	r0, [sp, #4]
 800a06a:	e763      	b.n	8009f34 <tiny_vsnprintf_like+0x88>
  if (num == 0)
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d001      	beq.n	800a074 <tiny_vsnprintf_like+0x1c8>
 800a070:	2200      	movs	r2, #0
 800a072:	e7de      	b.n	800a032 <tiny_vsnprintf_like+0x186>
    tmp[i++] = '0';
 800a074:	2130      	movs	r1, #48	; 0x30
 800a076:	2001      	movs	r0, #1
 800a078:	aa0b      	add	r2, sp, #44	; 0x2c
 800a07a:	7011      	strb	r1, [r2, #0]
 800a07c:	9305      	str	r3, [sp, #20]
  size -= precision;
 800a07e:	9b00      	ldr	r3, [sp, #0]
 800a080:	1a1c      	subs	r4, r3, r0
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800a082:	9b03      	ldr	r3, [sp, #12]
 800a084:	2b30      	cmp	r3, #48	; 0x30
 800a086:	d006      	beq.n	800a096 <tiny_vsnprintf_like+0x1ea>
 800a088:	003b      	movs	r3, r7
 800a08a:	2120      	movs	r1, #32
 800a08c:	0022      	movs	r2, r4
 800a08e:	001f      	movs	r7, r3
 800a090:	3c01      	subs	r4, #1
 800a092:	2a00      	cmp	r2, #0
 800a094:	dc0c      	bgt.n	800a0b0 <tiny_vsnprintf_like+0x204>
  if (sign) ASSIGN_STR(sign);
 800a096:	9b05      	ldr	r3, [sp, #20]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d029      	beq.n	800a0f0 <tiny_vsnprintf_like+0x244>
 800a09c:	232d      	movs	r3, #45	; 0x2d
 800a09e:	3e01      	subs	r6, #1
 800a0a0:	1c7a      	adds	r2, r7, #1
 800a0a2:	703b      	strb	r3, [r7, #0]
 800a0a4:	2e00      	cmp	r6, #0
 800a0a6:	d009      	beq.n	800a0bc <tiny_vsnprintf_like+0x210>
 800a0a8:	0013      	movs	r3, r2
 800a0aa:	0031      	movs	r1, r6
 800a0ac:	1ba4      	subs	r4, r4, r6
 800a0ae:	e00f      	b.n	800a0d0 <tiny_vsnprintf_like+0x224>
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800a0b0:	3301      	adds	r3, #1
 800a0b2:	3e01      	subs	r6, #1
 800a0b4:	001a      	movs	r2, r3
 800a0b6:	7039      	strb	r1, [r7, #0]
 800a0b8:	2e00      	cmp	r6, #0
 800a0ba:	d1e7      	bne.n	800a08c <tiny_vsnprintf_like+0x1e0>
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800a0bc:	0017      	movs	r7, r2
 800a0be:	9c04      	ldr	r4, [sp, #16]
 800a0c0:	e706      	b.n	8009ed0 <tiny_vsnprintf_like+0x24>
  while (size-- > 0) ASSIGN_STR(c);
 800a0c2:	9e08      	ldr	r6, [sp, #32]
 800a0c4:	3301      	adds	r3, #1
 800a0c6:	3901      	subs	r1, #1
 800a0c8:	001a      	movs	r2, r3
 800a0ca:	702e      	strb	r6, [r5, #0]
 800a0cc:	2900      	cmp	r1, #0
 800a0ce:	d0f5      	beq.n	800a0bc <tiny_vsnprintf_like+0x210>
 800a0d0:	1862      	adds	r2, r4, r1
 800a0d2:	001d      	movs	r5, r3
 800a0d4:	2a00      	cmp	r2, #0
 800a0d6:	dcf4      	bgt.n	800a0c2 <tiny_vsnprintf_like+0x216>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800a0d8:	ac0b      	add	r4, sp, #44	; 0x2c
 800a0da:	1859      	adds	r1, r3, r1
 800a0dc:	001a      	movs	r2, r3
 800a0de:	3801      	subs	r0, #1
 800a0e0:	d3ec      	bcc.n	800a0bc <tiny_vsnprintf_like+0x210>
 800a0e2:	5d05      	ldrb	r5, [r0, r4]
 800a0e4:	1c53      	adds	r3, r2, #1
 800a0e6:	7015      	strb	r5, [r2, #0]
 800a0e8:	428b      	cmp	r3, r1
 800a0ea:	d1f7      	bne.n	800a0dc <tiny_vsnprintf_like+0x230>
 800a0ec:	001a      	movs	r2, r3
 800a0ee:	e7e5      	b.n	800a0bc <tiny_vsnprintf_like+0x210>
 800a0f0:	003a      	movs	r2, r7
 800a0f2:	e7d9      	b.n	800a0a8 <tiny_vsnprintf_like+0x1fc>
 800a0f4:	0800b3bf 	.word	0x0800b3bf
 800a0f8:	0800b3eb 	.word	0x0800b3eb
 800a0fc:	0800b3c6 	.word	0x0800b3c6

0800a100 <sniprintf>:
 800a100:	b40c      	push	{r2, r3}
 800a102:	b530      	push	{r4, r5, lr}
 800a104:	4b17      	ldr	r3, [pc, #92]	; (800a164 <sniprintf+0x64>)
 800a106:	000c      	movs	r4, r1
 800a108:	681d      	ldr	r5, [r3, #0]
 800a10a:	b09d      	sub	sp, #116	; 0x74
 800a10c:	2900      	cmp	r1, #0
 800a10e:	da08      	bge.n	800a122 <sniprintf+0x22>
 800a110:	238b      	movs	r3, #139	; 0x8b
 800a112:	2001      	movs	r0, #1
 800a114:	602b      	str	r3, [r5, #0]
 800a116:	4240      	negs	r0, r0
 800a118:	b01d      	add	sp, #116	; 0x74
 800a11a:	bc30      	pop	{r4, r5}
 800a11c:	bc08      	pop	{r3}
 800a11e:	b002      	add	sp, #8
 800a120:	4718      	bx	r3
 800a122:	2382      	movs	r3, #130	; 0x82
 800a124:	466a      	mov	r2, sp
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	8293      	strh	r3, [r2, #20]
 800a12a:	2300      	movs	r3, #0
 800a12c:	9002      	str	r0, [sp, #8]
 800a12e:	9006      	str	r0, [sp, #24]
 800a130:	4299      	cmp	r1, r3
 800a132:	d000      	beq.n	800a136 <sniprintf+0x36>
 800a134:	1e4b      	subs	r3, r1, #1
 800a136:	9304      	str	r3, [sp, #16]
 800a138:	9307      	str	r3, [sp, #28]
 800a13a:	2301      	movs	r3, #1
 800a13c:	466a      	mov	r2, sp
 800a13e:	425b      	negs	r3, r3
 800a140:	82d3      	strh	r3, [r2, #22]
 800a142:	0028      	movs	r0, r5
 800a144:	ab21      	add	r3, sp, #132	; 0x84
 800a146:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a148:	a902      	add	r1, sp, #8
 800a14a:	9301      	str	r3, [sp, #4]
 800a14c:	f000 f9e2 	bl	800a514 <_svfiprintf_r>
 800a150:	1c43      	adds	r3, r0, #1
 800a152:	da01      	bge.n	800a158 <sniprintf+0x58>
 800a154:	238b      	movs	r3, #139	; 0x8b
 800a156:	602b      	str	r3, [r5, #0]
 800a158:	2c00      	cmp	r4, #0
 800a15a:	d0dd      	beq.n	800a118 <sniprintf+0x18>
 800a15c:	2200      	movs	r2, #0
 800a15e:	9b02      	ldr	r3, [sp, #8]
 800a160:	701a      	strb	r2, [r3, #0]
 800a162:	e7d9      	b.n	800a118 <sniprintf+0x18>
 800a164:	2000029c 	.word	0x2000029c

0800a168 <_vsniprintf_r>:
 800a168:	b530      	push	{r4, r5, lr}
 800a16a:	0014      	movs	r4, r2
 800a16c:	0005      	movs	r5, r0
 800a16e:	001a      	movs	r2, r3
 800a170:	b09b      	sub	sp, #108	; 0x6c
 800a172:	2c00      	cmp	r4, #0
 800a174:	da05      	bge.n	800a182 <_vsniprintf_r+0x1a>
 800a176:	238b      	movs	r3, #139	; 0x8b
 800a178:	6003      	str	r3, [r0, #0]
 800a17a:	2001      	movs	r0, #1
 800a17c:	4240      	negs	r0, r0
 800a17e:	b01b      	add	sp, #108	; 0x6c
 800a180:	bd30      	pop	{r4, r5, pc}
 800a182:	2382      	movs	r3, #130	; 0x82
 800a184:	4668      	mov	r0, sp
 800a186:	009b      	lsls	r3, r3, #2
 800a188:	8183      	strh	r3, [r0, #12]
 800a18a:	2300      	movs	r3, #0
 800a18c:	9100      	str	r1, [sp, #0]
 800a18e:	9104      	str	r1, [sp, #16]
 800a190:	429c      	cmp	r4, r3
 800a192:	d000      	beq.n	800a196 <_vsniprintf_r+0x2e>
 800a194:	1e63      	subs	r3, r4, #1
 800a196:	9302      	str	r3, [sp, #8]
 800a198:	9305      	str	r3, [sp, #20]
 800a19a:	2301      	movs	r3, #1
 800a19c:	4669      	mov	r1, sp
 800a19e:	425b      	negs	r3, r3
 800a1a0:	81cb      	strh	r3, [r1, #14]
 800a1a2:	0028      	movs	r0, r5
 800a1a4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a1a6:	f000 f9b5 	bl	800a514 <_svfiprintf_r>
 800a1aa:	1c43      	adds	r3, r0, #1
 800a1ac:	da01      	bge.n	800a1b2 <_vsniprintf_r+0x4a>
 800a1ae:	238b      	movs	r3, #139	; 0x8b
 800a1b0:	602b      	str	r3, [r5, #0]
 800a1b2:	2c00      	cmp	r4, #0
 800a1b4:	d0e3      	beq.n	800a17e <_vsniprintf_r+0x16>
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	9b00      	ldr	r3, [sp, #0]
 800a1ba:	701a      	strb	r2, [r3, #0]
 800a1bc:	e7df      	b.n	800a17e <_vsniprintf_r+0x16>
	...

0800a1c0 <vsniprintf>:
 800a1c0:	b513      	push	{r0, r1, r4, lr}
 800a1c2:	4c04      	ldr	r4, [pc, #16]	; (800a1d4 <vsniprintf+0x14>)
 800a1c4:	9300      	str	r3, [sp, #0]
 800a1c6:	0013      	movs	r3, r2
 800a1c8:	000a      	movs	r2, r1
 800a1ca:	0001      	movs	r1, r0
 800a1cc:	6820      	ldr	r0, [r4, #0]
 800a1ce:	f7ff ffcb 	bl	800a168 <_vsniprintf_r>
 800a1d2:	bd16      	pop	{r1, r2, r4, pc}
 800a1d4:	2000029c 	.word	0x2000029c

0800a1d8 <memset>:
 800a1d8:	0003      	movs	r3, r0
 800a1da:	1882      	adds	r2, r0, r2
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d100      	bne.n	800a1e2 <memset+0xa>
 800a1e0:	4770      	bx	lr
 800a1e2:	7019      	strb	r1, [r3, #0]
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	e7f9      	b.n	800a1dc <memset+0x4>

0800a1e8 <__errno>:
 800a1e8:	4b01      	ldr	r3, [pc, #4]	; (800a1f0 <__errno+0x8>)
 800a1ea:	6818      	ldr	r0, [r3, #0]
 800a1ec:	4770      	bx	lr
 800a1ee:	46c0      	nop			; (mov r8, r8)
 800a1f0:	2000029c 	.word	0x2000029c

0800a1f4 <__libc_init_array>:
 800a1f4:	b570      	push	{r4, r5, r6, lr}
 800a1f6:	2600      	movs	r6, #0
 800a1f8:	4c0c      	ldr	r4, [pc, #48]	; (800a22c <__libc_init_array+0x38>)
 800a1fa:	4d0d      	ldr	r5, [pc, #52]	; (800a230 <__libc_init_array+0x3c>)
 800a1fc:	1b64      	subs	r4, r4, r5
 800a1fe:	10a4      	asrs	r4, r4, #2
 800a200:	42a6      	cmp	r6, r4
 800a202:	d109      	bne.n	800a218 <__libc_init_array+0x24>
 800a204:	2600      	movs	r6, #0
 800a206:	f000 fc6d 	bl	800aae4 <_init>
 800a20a:	4c0a      	ldr	r4, [pc, #40]	; (800a234 <__libc_init_array+0x40>)
 800a20c:	4d0a      	ldr	r5, [pc, #40]	; (800a238 <__libc_init_array+0x44>)
 800a20e:	1b64      	subs	r4, r4, r5
 800a210:	10a4      	asrs	r4, r4, #2
 800a212:	42a6      	cmp	r6, r4
 800a214:	d105      	bne.n	800a222 <__libc_init_array+0x2e>
 800a216:	bd70      	pop	{r4, r5, r6, pc}
 800a218:	00b3      	lsls	r3, r6, #2
 800a21a:	58eb      	ldr	r3, [r5, r3]
 800a21c:	4798      	blx	r3
 800a21e:	3601      	adds	r6, #1
 800a220:	e7ee      	b.n	800a200 <__libc_init_array+0xc>
 800a222:	00b3      	lsls	r3, r6, #2
 800a224:	58eb      	ldr	r3, [r5, r3]
 800a226:	4798      	blx	r3
 800a228:	3601      	adds	r6, #1
 800a22a:	e7f2      	b.n	800a212 <__libc_init_array+0x1e>
 800a22c:	0800b44c 	.word	0x0800b44c
 800a230:	0800b44c 	.word	0x0800b44c
 800a234:	0800b450 	.word	0x0800b450
 800a238:	0800b44c 	.word	0x0800b44c

0800a23c <__retarget_lock_acquire_recursive>:
 800a23c:	4770      	bx	lr

0800a23e <__retarget_lock_release_recursive>:
 800a23e:	4770      	bx	lr

0800a240 <memcpy>:
 800a240:	2300      	movs	r3, #0
 800a242:	b510      	push	{r4, lr}
 800a244:	429a      	cmp	r2, r3
 800a246:	d100      	bne.n	800a24a <memcpy+0xa>
 800a248:	bd10      	pop	{r4, pc}
 800a24a:	5ccc      	ldrb	r4, [r1, r3]
 800a24c:	54c4      	strb	r4, [r0, r3]
 800a24e:	3301      	adds	r3, #1
 800a250:	e7f8      	b.n	800a244 <memcpy+0x4>
	...

0800a254 <_free_r>:
 800a254:	b570      	push	{r4, r5, r6, lr}
 800a256:	0005      	movs	r5, r0
 800a258:	2900      	cmp	r1, #0
 800a25a:	d010      	beq.n	800a27e <_free_r+0x2a>
 800a25c:	1f0c      	subs	r4, r1, #4
 800a25e:	6823      	ldr	r3, [r4, #0]
 800a260:	2b00      	cmp	r3, #0
 800a262:	da00      	bge.n	800a266 <_free_r+0x12>
 800a264:	18e4      	adds	r4, r4, r3
 800a266:	0028      	movs	r0, r5
 800a268:	f000 f8e2 	bl	800a430 <__malloc_lock>
 800a26c:	4a1d      	ldr	r2, [pc, #116]	; (800a2e4 <_free_r+0x90>)
 800a26e:	6813      	ldr	r3, [r2, #0]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d105      	bne.n	800a280 <_free_r+0x2c>
 800a274:	6063      	str	r3, [r4, #4]
 800a276:	6014      	str	r4, [r2, #0]
 800a278:	0028      	movs	r0, r5
 800a27a:	f000 f8e1 	bl	800a440 <__malloc_unlock>
 800a27e:	bd70      	pop	{r4, r5, r6, pc}
 800a280:	42a3      	cmp	r3, r4
 800a282:	d908      	bls.n	800a296 <_free_r+0x42>
 800a284:	6820      	ldr	r0, [r4, #0]
 800a286:	1821      	adds	r1, r4, r0
 800a288:	428b      	cmp	r3, r1
 800a28a:	d1f3      	bne.n	800a274 <_free_r+0x20>
 800a28c:	6819      	ldr	r1, [r3, #0]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	1809      	adds	r1, r1, r0
 800a292:	6021      	str	r1, [r4, #0]
 800a294:	e7ee      	b.n	800a274 <_free_r+0x20>
 800a296:	001a      	movs	r2, r3
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d001      	beq.n	800a2a2 <_free_r+0x4e>
 800a29e:	42a3      	cmp	r3, r4
 800a2a0:	d9f9      	bls.n	800a296 <_free_r+0x42>
 800a2a2:	6811      	ldr	r1, [r2, #0]
 800a2a4:	1850      	adds	r0, r2, r1
 800a2a6:	42a0      	cmp	r0, r4
 800a2a8:	d10b      	bne.n	800a2c2 <_free_r+0x6e>
 800a2aa:	6820      	ldr	r0, [r4, #0]
 800a2ac:	1809      	adds	r1, r1, r0
 800a2ae:	1850      	adds	r0, r2, r1
 800a2b0:	6011      	str	r1, [r2, #0]
 800a2b2:	4283      	cmp	r3, r0
 800a2b4:	d1e0      	bne.n	800a278 <_free_r+0x24>
 800a2b6:	6818      	ldr	r0, [r3, #0]
 800a2b8:	685b      	ldr	r3, [r3, #4]
 800a2ba:	1841      	adds	r1, r0, r1
 800a2bc:	6011      	str	r1, [r2, #0]
 800a2be:	6053      	str	r3, [r2, #4]
 800a2c0:	e7da      	b.n	800a278 <_free_r+0x24>
 800a2c2:	42a0      	cmp	r0, r4
 800a2c4:	d902      	bls.n	800a2cc <_free_r+0x78>
 800a2c6:	230c      	movs	r3, #12
 800a2c8:	602b      	str	r3, [r5, #0]
 800a2ca:	e7d5      	b.n	800a278 <_free_r+0x24>
 800a2cc:	6820      	ldr	r0, [r4, #0]
 800a2ce:	1821      	adds	r1, r4, r0
 800a2d0:	428b      	cmp	r3, r1
 800a2d2:	d103      	bne.n	800a2dc <_free_r+0x88>
 800a2d4:	6819      	ldr	r1, [r3, #0]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	1809      	adds	r1, r1, r0
 800a2da:	6021      	str	r1, [r4, #0]
 800a2dc:	6063      	str	r3, [r4, #4]
 800a2de:	6054      	str	r4, [r2, #4]
 800a2e0:	e7ca      	b.n	800a278 <_free_r+0x24>
 800a2e2:	46c0      	nop			; (mov r8, r8)
 800a2e4:	20001914 	.word	0x20001914

0800a2e8 <sbrk_aligned>:
 800a2e8:	b570      	push	{r4, r5, r6, lr}
 800a2ea:	4e0f      	ldr	r6, [pc, #60]	; (800a328 <sbrk_aligned+0x40>)
 800a2ec:	000d      	movs	r5, r1
 800a2ee:	6831      	ldr	r1, [r6, #0]
 800a2f0:	0004      	movs	r4, r0
 800a2f2:	2900      	cmp	r1, #0
 800a2f4:	d102      	bne.n	800a2fc <sbrk_aligned+0x14>
 800a2f6:	f000 fba1 	bl	800aa3c <_sbrk_r>
 800a2fa:	6030      	str	r0, [r6, #0]
 800a2fc:	0029      	movs	r1, r5
 800a2fe:	0020      	movs	r0, r4
 800a300:	f000 fb9c 	bl	800aa3c <_sbrk_r>
 800a304:	1c43      	adds	r3, r0, #1
 800a306:	d00a      	beq.n	800a31e <sbrk_aligned+0x36>
 800a308:	2303      	movs	r3, #3
 800a30a:	1cc5      	adds	r5, r0, #3
 800a30c:	439d      	bics	r5, r3
 800a30e:	42a8      	cmp	r0, r5
 800a310:	d007      	beq.n	800a322 <sbrk_aligned+0x3a>
 800a312:	1a29      	subs	r1, r5, r0
 800a314:	0020      	movs	r0, r4
 800a316:	f000 fb91 	bl	800aa3c <_sbrk_r>
 800a31a:	3001      	adds	r0, #1
 800a31c:	d101      	bne.n	800a322 <sbrk_aligned+0x3a>
 800a31e:	2501      	movs	r5, #1
 800a320:	426d      	negs	r5, r5
 800a322:	0028      	movs	r0, r5
 800a324:	bd70      	pop	{r4, r5, r6, pc}
 800a326:	46c0      	nop			; (mov r8, r8)
 800a328:	20001918 	.word	0x20001918

0800a32c <_malloc_r>:
 800a32c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a32e:	2203      	movs	r2, #3
 800a330:	1ccb      	adds	r3, r1, #3
 800a332:	4393      	bics	r3, r2
 800a334:	3308      	adds	r3, #8
 800a336:	0006      	movs	r6, r0
 800a338:	001f      	movs	r7, r3
 800a33a:	2b0c      	cmp	r3, #12
 800a33c:	d238      	bcs.n	800a3b0 <_malloc_r+0x84>
 800a33e:	270c      	movs	r7, #12
 800a340:	42b9      	cmp	r1, r7
 800a342:	d837      	bhi.n	800a3b4 <_malloc_r+0x88>
 800a344:	0030      	movs	r0, r6
 800a346:	f000 f873 	bl	800a430 <__malloc_lock>
 800a34a:	4b38      	ldr	r3, [pc, #224]	; (800a42c <_malloc_r+0x100>)
 800a34c:	9300      	str	r3, [sp, #0]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	001c      	movs	r4, r3
 800a352:	2c00      	cmp	r4, #0
 800a354:	d133      	bne.n	800a3be <_malloc_r+0x92>
 800a356:	0039      	movs	r1, r7
 800a358:	0030      	movs	r0, r6
 800a35a:	f7ff ffc5 	bl	800a2e8 <sbrk_aligned>
 800a35e:	0004      	movs	r4, r0
 800a360:	1c43      	adds	r3, r0, #1
 800a362:	d15e      	bne.n	800a422 <_malloc_r+0xf6>
 800a364:	9b00      	ldr	r3, [sp, #0]
 800a366:	681c      	ldr	r4, [r3, #0]
 800a368:	0025      	movs	r5, r4
 800a36a:	2d00      	cmp	r5, #0
 800a36c:	d14e      	bne.n	800a40c <_malloc_r+0xe0>
 800a36e:	2c00      	cmp	r4, #0
 800a370:	d051      	beq.n	800a416 <_malloc_r+0xea>
 800a372:	6823      	ldr	r3, [r4, #0]
 800a374:	0029      	movs	r1, r5
 800a376:	18e3      	adds	r3, r4, r3
 800a378:	0030      	movs	r0, r6
 800a37a:	9301      	str	r3, [sp, #4]
 800a37c:	f000 fb5e 	bl	800aa3c <_sbrk_r>
 800a380:	9b01      	ldr	r3, [sp, #4]
 800a382:	4283      	cmp	r3, r0
 800a384:	d147      	bne.n	800a416 <_malloc_r+0xea>
 800a386:	6823      	ldr	r3, [r4, #0]
 800a388:	0030      	movs	r0, r6
 800a38a:	1aff      	subs	r7, r7, r3
 800a38c:	0039      	movs	r1, r7
 800a38e:	f7ff ffab 	bl	800a2e8 <sbrk_aligned>
 800a392:	3001      	adds	r0, #1
 800a394:	d03f      	beq.n	800a416 <_malloc_r+0xea>
 800a396:	6823      	ldr	r3, [r4, #0]
 800a398:	19db      	adds	r3, r3, r7
 800a39a:	6023      	str	r3, [r4, #0]
 800a39c:	9b00      	ldr	r3, [sp, #0]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d040      	beq.n	800a426 <_malloc_r+0xfa>
 800a3a4:	685a      	ldr	r2, [r3, #4]
 800a3a6:	42a2      	cmp	r2, r4
 800a3a8:	d133      	bne.n	800a412 <_malloc_r+0xe6>
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	605a      	str	r2, [r3, #4]
 800a3ae:	e014      	b.n	800a3da <_malloc_r+0xae>
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	dac5      	bge.n	800a340 <_malloc_r+0x14>
 800a3b4:	230c      	movs	r3, #12
 800a3b6:	2500      	movs	r5, #0
 800a3b8:	6033      	str	r3, [r6, #0]
 800a3ba:	0028      	movs	r0, r5
 800a3bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a3be:	6821      	ldr	r1, [r4, #0]
 800a3c0:	1bc9      	subs	r1, r1, r7
 800a3c2:	d420      	bmi.n	800a406 <_malloc_r+0xda>
 800a3c4:	290b      	cmp	r1, #11
 800a3c6:	d918      	bls.n	800a3fa <_malloc_r+0xce>
 800a3c8:	19e2      	adds	r2, r4, r7
 800a3ca:	6027      	str	r7, [r4, #0]
 800a3cc:	42a3      	cmp	r3, r4
 800a3ce:	d112      	bne.n	800a3f6 <_malloc_r+0xca>
 800a3d0:	9b00      	ldr	r3, [sp, #0]
 800a3d2:	601a      	str	r2, [r3, #0]
 800a3d4:	6863      	ldr	r3, [r4, #4]
 800a3d6:	6011      	str	r1, [r2, #0]
 800a3d8:	6053      	str	r3, [r2, #4]
 800a3da:	0030      	movs	r0, r6
 800a3dc:	0025      	movs	r5, r4
 800a3de:	f000 f82f 	bl	800a440 <__malloc_unlock>
 800a3e2:	2207      	movs	r2, #7
 800a3e4:	350b      	adds	r5, #11
 800a3e6:	1d23      	adds	r3, r4, #4
 800a3e8:	4395      	bics	r5, r2
 800a3ea:	1aea      	subs	r2, r5, r3
 800a3ec:	429d      	cmp	r5, r3
 800a3ee:	d0e4      	beq.n	800a3ba <_malloc_r+0x8e>
 800a3f0:	1b5b      	subs	r3, r3, r5
 800a3f2:	50a3      	str	r3, [r4, r2]
 800a3f4:	e7e1      	b.n	800a3ba <_malloc_r+0x8e>
 800a3f6:	605a      	str	r2, [r3, #4]
 800a3f8:	e7ec      	b.n	800a3d4 <_malloc_r+0xa8>
 800a3fa:	6862      	ldr	r2, [r4, #4]
 800a3fc:	42a3      	cmp	r3, r4
 800a3fe:	d1d5      	bne.n	800a3ac <_malloc_r+0x80>
 800a400:	9b00      	ldr	r3, [sp, #0]
 800a402:	601a      	str	r2, [r3, #0]
 800a404:	e7e9      	b.n	800a3da <_malloc_r+0xae>
 800a406:	0023      	movs	r3, r4
 800a408:	6864      	ldr	r4, [r4, #4]
 800a40a:	e7a2      	b.n	800a352 <_malloc_r+0x26>
 800a40c:	002c      	movs	r4, r5
 800a40e:	686d      	ldr	r5, [r5, #4]
 800a410:	e7ab      	b.n	800a36a <_malloc_r+0x3e>
 800a412:	0013      	movs	r3, r2
 800a414:	e7c4      	b.n	800a3a0 <_malloc_r+0x74>
 800a416:	230c      	movs	r3, #12
 800a418:	0030      	movs	r0, r6
 800a41a:	6033      	str	r3, [r6, #0]
 800a41c:	f000 f810 	bl	800a440 <__malloc_unlock>
 800a420:	e7cb      	b.n	800a3ba <_malloc_r+0x8e>
 800a422:	6027      	str	r7, [r4, #0]
 800a424:	e7d9      	b.n	800a3da <_malloc_r+0xae>
 800a426:	605b      	str	r3, [r3, #4]
 800a428:	deff      	udf	#255	; 0xff
 800a42a:	46c0      	nop			; (mov r8, r8)
 800a42c:	20001914 	.word	0x20001914

0800a430 <__malloc_lock>:
 800a430:	b510      	push	{r4, lr}
 800a432:	4802      	ldr	r0, [pc, #8]	; (800a43c <__malloc_lock+0xc>)
 800a434:	f7ff ff02 	bl	800a23c <__retarget_lock_acquire_recursive>
 800a438:	bd10      	pop	{r4, pc}
 800a43a:	46c0      	nop			; (mov r8, r8)
 800a43c:	20001910 	.word	0x20001910

0800a440 <__malloc_unlock>:
 800a440:	b510      	push	{r4, lr}
 800a442:	4802      	ldr	r0, [pc, #8]	; (800a44c <__malloc_unlock+0xc>)
 800a444:	f7ff fefb 	bl	800a23e <__retarget_lock_release_recursive>
 800a448:	bd10      	pop	{r4, pc}
 800a44a:	46c0      	nop			; (mov r8, r8)
 800a44c:	20001910 	.word	0x20001910

0800a450 <__ssputs_r>:
 800a450:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a452:	b085      	sub	sp, #20
 800a454:	9301      	str	r3, [sp, #4]
 800a456:	9203      	str	r2, [sp, #12]
 800a458:	688e      	ldr	r6, [r1, #8]
 800a45a:	9a01      	ldr	r2, [sp, #4]
 800a45c:	0007      	movs	r7, r0
 800a45e:	000c      	movs	r4, r1
 800a460:	680b      	ldr	r3, [r1, #0]
 800a462:	4296      	cmp	r6, r2
 800a464:	d831      	bhi.n	800a4ca <__ssputs_r+0x7a>
 800a466:	898a      	ldrh	r2, [r1, #12]
 800a468:	2190      	movs	r1, #144	; 0x90
 800a46a:	00c9      	lsls	r1, r1, #3
 800a46c:	420a      	tst	r2, r1
 800a46e:	d029      	beq.n	800a4c4 <__ssputs_r+0x74>
 800a470:	2003      	movs	r0, #3
 800a472:	6921      	ldr	r1, [r4, #16]
 800a474:	1a5b      	subs	r3, r3, r1
 800a476:	9302      	str	r3, [sp, #8]
 800a478:	6963      	ldr	r3, [r4, #20]
 800a47a:	4343      	muls	r3, r0
 800a47c:	0fdd      	lsrs	r5, r3, #31
 800a47e:	18ed      	adds	r5, r5, r3
 800a480:	9b01      	ldr	r3, [sp, #4]
 800a482:	9802      	ldr	r0, [sp, #8]
 800a484:	3301      	adds	r3, #1
 800a486:	181b      	adds	r3, r3, r0
 800a488:	106d      	asrs	r5, r5, #1
 800a48a:	42ab      	cmp	r3, r5
 800a48c:	d900      	bls.n	800a490 <__ssputs_r+0x40>
 800a48e:	001d      	movs	r5, r3
 800a490:	0552      	lsls	r2, r2, #21
 800a492:	d529      	bpl.n	800a4e8 <__ssputs_r+0x98>
 800a494:	0029      	movs	r1, r5
 800a496:	0038      	movs	r0, r7
 800a498:	f7ff ff48 	bl	800a32c <_malloc_r>
 800a49c:	1e06      	subs	r6, r0, #0
 800a49e:	d02d      	beq.n	800a4fc <__ssputs_r+0xac>
 800a4a0:	9a02      	ldr	r2, [sp, #8]
 800a4a2:	6921      	ldr	r1, [r4, #16]
 800a4a4:	f7ff fecc 	bl	800a240 <memcpy>
 800a4a8:	89a2      	ldrh	r2, [r4, #12]
 800a4aa:	4b19      	ldr	r3, [pc, #100]	; (800a510 <__ssputs_r+0xc0>)
 800a4ac:	401a      	ands	r2, r3
 800a4ae:	2380      	movs	r3, #128	; 0x80
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	81a3      	strh	r3, [r4, #12]
 800a4b4:	9b02      	ldr	r3, [sp, #8]
 800a4b6:	6126      	str	r6, [r4, #16]
 800a4b8:	18f6      	adds	r6, r6, r3
 800a4ba:	6026      	str	r6, [r4, #0]
 800a4bc:	6165      	str	r5, [r4, #20]
 800a4be:	9e01      	ldr	r6, [sp, #4]
 800a4c0:	1aed      	subs	r5, r5, r3
 800a4c2:	60a5      	str	r5, [r4, #8]
 800a4c4:	9b01      	ldr	r3, [sp, #4]
 800a4c6:	429e      	cmp	r6, r3
 800a4c8:	d900      	bls.n	800a4cc <__ssputs_r+0x7c>
 800a4ca:	9e01      	ldr	r6, [sp, #4]
 800a4cc:	0032      	movs	r2, r6
 800a4ce:	9903      	ldr	r1, [sp, #12]
 800a4d0:	6820      	ldr	r0, [r4, #0]
 800a4d2:	f000 fa9f 	bl	800aa14 <memmove>
 800a4d6:	2000      	movs	r0, #0
 800a4d8:	68a3      	ldr	r3, [r4, #8]
 800a4da:	1b9b      	subs	r3, r3, r6
 800a4dc:	60a3      	str	r3, [r4, #8]
 800a4de:	6823      	ldr	r3, [r4, #0]
 800a4e0:	199b      	adds	r3, r3, r6
 800a4e2:	6023      	str	r3, [r4, #0]
 800a4e4:	b005      	add	sp, #20
 800a4e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4e8:	002a      	movs	r2, r5
 800a4ea:	0038      	movs	r0, r7
 800a4ec:	f000 fac3 	bl	800aa76 <_realloc_r>
 800a4f0:	1e06      	subs	r6, r0, #0
 800a4f2:	d1df      	bne.n	800a4b4 <__ssputs_r+0x64>
 800a4f4:	0038      	movs	r0, r7
 800a4f6:	6921      	ldr	r1, [r4, #16]
 800a4f8:	f7ff feac 	bl	800a254 <_free_r>
 800a4fc:	230c      	movs	r3, #12
 800a4fe:	2001      	movs	r0, #1
 800a500:	603b      	str	r3, [r7, #0]
 800a502:	89a2      	ldrh	r2, [r4, #12]
 800a504:	3334      	adds	r3, #52	; 0x34
 800a506:	4313      	orrs	r3, r2
 800a508:	81a3      	strh	r3, [r4, #12]
 800a50a:	4240      	negs	r0, r0
 800a50c:	e7ea      	b.n	800a4e4 <__ssputs_r+0x94>
 800a50e:	46c0      	nop			; (mov r8, r8)
 800a510:	fffffb7f 	.word	0xfffffb7f

0800a514 <_svfiprintf_r>:
 800a514:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a516:	b0a1      	sub	sp, #132	; 0x84
 800a518:	9003      	str	r0, [sp, #12]
 800a51a:	001d      	movs	r5, r3
 800a51c:	898b      	ldrh	r3, [r1, #12]
 800a51e:	000f      	movs	r7, r1
 800a520:	0016      	movs	r6, r2
 800a522:	061b      	lsls	r3, r3, #24
 800a524:	d511      	bpl.n	800a54a <_svfiprintf_r+0x36>
 800a526:	690b      	ldr	r3, [r1, #16]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d10e      	bne.n	800a54a <_svfiprintf_r+0x36>
 800a52c:	2140      	movs	r1, #64	; 0x40
 800a52e:	f7ff fefd 	bl	800a32c <_malloc_r>
 800a532:	6038      	str	r0, [r7, #0]
 800a534:	6138      	str	r0, [r7, #16]
 800a536:	2800      	cmp	r0, #0
 800a538:	d105      	bne.n	800a546 <_svfiprintf_r+0x32>
 800a53a:	230c      	movs	r3, #12
 800a53c:	9a03      	ldr	r2, [sp, #12]
 800a53e:	3801      	subs	r0, #1
 800a540:	6013      	str	r3, [r2, #0]
 800a542:	b021      	add	sp, #132	; 0x84
 800a544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a546:	2340      	movs	r3, #64	; 0x40
 800a548:	617b      	str	r3, [r7, #20]
 800a54a:	2300      	movs	r3, #0
 800a54c:	ac08      	add	r4, sp, #32
 800a54e:	6163      	str	r3, [r4, #20]
 800a550:	3320      	adds	r3, #32
 800a552:	7663      	strb	r3, [r4, #25]
 800a554:	3310      	adds	r3, #16
 800a556:	76a3      	strb	r3, [r4, #26]
 800a558:	9507      	str	r5, [sp, #28]
 800a55a:	0035      	movs	r5, r6
 800a55c:	782b      	ldrb	r3, [r5, #0]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d001      	beq.n	800a566 <_svfiprintf_r+0x52>
 800a562:	2b25      	cmp	r3, #37	; 0x25
 800a564:	d148      	bne.n	800a5f8 <_svfiprintf_r+0xe4>
 800a566:	1bab      	subs	r3, r5, r6
 800a568:	9305      	str	r3, [sp, #20]
 800a56a:	42b5      	cmp	r5, r6
 800a56c:	d00b      	beq.n	800a586 <_svfiprintf_r+0x72>
 800a56e:	0032      	movs	r2, r6
 800a570:	0039      	movs	r1, r7
 800a572:	9803      	ldr	r0, [sp, #12]
 800a574:	f7ff ff6c 	bl	800a450 <__ssputs_r>
 800a578:	3001      	adds	r0, #1
 800a57a:	d100      	bne.n	800a57e <_svfiprintf_r+0x6a>
 800a57c:	e0af      	b.n	800a6de <_svfiprintf_r+0x1ca>
 800a57e:	6963      	ldr	r3, [r4, #20]
 800a580:	9a05      	ldr	r2, [sp, #20]
 800a582:	189b      	adds	r3, r3, r2
 800a584:	6163      	str	r3, [r4, #20]
 800a586:	782b      	ldrb	r3, [r5, #0]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d100      	bne.n	800a58e <_svfiprintf_r+0x7a>
 800a58c:	e0a7      	b.n	800a6de <_svfiprintf_r+0x1ca>
 800a58e:	2201      	movs	r2, #1
 800a590:	2300      	movs	r3, #0
 800a592:	4252      	negs	r2, r2
 800a594:	6062      	str	r2, [r4, #4]
 800a596:	a904      	add	r1, sp, #16
 800a598:	3254      	adds	r2, #84	; 0x54
 800a59a:	1852      	adds	r2, r2, r1
 800a59c:	1c6e      	adds	r6, r5, #1
 800a59e:	6023      	str	r3, [r4, #0]
 800a5a0:	60e3      	str	r3, [r4, #12]
 800a5a2:	60a3      	str	r3, [r4, #8]
 800a5a4:	7013      	strb	r3, [r2, #0]
 800a5a6:	65a3      	str	r3, [r4, #88]	; 0x58
 800a5a8:	4b55      	ldr	r3, [pc, #340]	; (800a700 <_svfiprintf_r+0x1ec>)
 800a5aa:	2205      	movs	r2, #5
 800a5ac:	0018      	movs	r0, r3
 800a5ae:	7831      	ldrb	r1, [r6, #0]
 800a5b0:	9305      	str	r3, [sp, #20]
 800a5b2:	f000 fa55 	bl	800aa60 <memchr>
 800a5b6:	1c75      	adds	r5, r6, #1
 800a5b8:	2800      	cmp	r0, #0
 800a5ba:	d11f      	bne.n	800a5fc <_svfiprintf_r+0xe8>
 800a5bc:	6822      	ldr	r2, [r4, #0]
 800a5be:	06d3      	lsls	r3, r2, #27
 800a5c0:	d504      	bpl.n	800a5cc <_svfiprintf_r+0xb8>
 800a5c2:	2353      	movs	r3, #83	; 0x53
 800a5c4:	a904      	add	r1, sp, #16
 800a5c6:	185b      	adds	r3, r3, r1
 800a5c8:	2120      	movs	r1, #32
 800a5ca:	7019      	strb	r1, [r3, #0]
 800a5cc:	0713      	lsls	r3, r2, #28
 800a5ce:	d504      	bpl.n	800a5da <_svfiprintf_r+0xc6>
 800a5d0:	2353      	movs	r3, #83	; 0x53
 800a5d2:	a904      	add	r1, sp, #16
 800a5d4:	185b      	adds	r3, r3, r1
 800a5d6:	212b      	movs	r1, #43	; 0x2b
 800a5d8:	7019      	strb	r1, [r3, #0]
 800a5da:	7833      	ldrb	r3, [r6, #0]
 800a5dc:	2b2a      	cmp	r3, #42	; 0x2a
 800a5de:	d016      	beq.n	800a60e <_svfiprintf_r+0xfa>
 800a5e0:	0035      	movs	r5, r6
 800a5e2:	2100      	movs	r1, #0
 800a5e4:	200a      	movs	r0, #10
 800a5e6:	68e3      	ldr	r3, [r4, #12]
 800a5e8:	782a      	ldrb	r2, [r5, #0]
 800a5ea:	1c6e      	adds	r6, r5, #1
 800a5ec:	3a30      	subs	r2, #48	; 0x30
 800a5ee:	2a09      	cmp	r2, #9
 800a5f0:	d94e      	bls.n	800a690 <_svfiprintf_r+0x17c>
 800a5f2:	2900      	cmp	r1, #0
 800a5f4:	d111      	bne.n	800a61a <_svfiprintf_r+0x106>
 800a5f6:	e017      	b.n	800a628 <_svfiprintf_r+0x114>
 800a5f8:	3501      	adds	r5, #1
 800a5fa:	e7af      	b.n	800a55c <_svfiprintf_r+0x48>
 800a5fc:	9b05      	ldr	r3, [sp, #20]
 800a5fe:	6822      	ldr	r2, [r4, #0]
 800a600:	1ac0      	subs	r0, r0, r3
 800a602:	2301      	movs	r3, #1
 800a604:	4083      	lsls	r3, r0
 800a606:	4313      	orrs	r3, r2
 800a608:	002e      	movs	r6, r5
 800a60a:	6023      	str	r3, [r4, #0]
 800a60c:	e7cc      	b.n	800a5a8 <_svfiprintf_r+0x94>
 800a60e:	9b07      	ldr	r3, [sp, #28]
 800a610:	1d19      	adds	r1, r3, #4
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	9107      	str	r1, [sp, #28]
 800a616:	2b00      	cmp	r3, #0
 800a618:	db01      	blt.n	800a61e <_svfiprintf_r+0x10a>
 800a61a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a61c:	e004      	b.n	800a628 <_svfiprintf_r+0x114>
 800a61e:	425b      	negs	r3, r3
 800a620:	60e3      	str	r3, [r4, #12]
 800a622:	2302      	movs	r3, #2
 800a624:	4313      	orrs	r3, r2
 800a626:	6023      	str	r3, [r4, #0]
 800a628:	782b      	ldrb	r3, [r5, #0]
 800a62a:	2b2e      	cmp	r3, #46	; 0x2e
 800a62c:	d10a      	bne.n	800a644 <_svfiprintf_r+0x130>
 800a62e:	786b      	ldrb	r3, [r5, #1]
 800a630:	2b2a      	cmp	r3, #42	; 0x2a
 800a632:	d135      	bne.n	800a6a0 <_svfiprintf_r+0x18c>
 800a634:	9b07      	ldr	r3, [sp, #28]
 800a636:	3502      	adds	r5, #2
 800a638:	1d1a      	adds	r2, r3, #4
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	9207      	str	r2, [sp, #28]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	db2b      	blt.n	800a69a <_svfiprintf_r+0x186>
 800a642:	9309      	str	r3, [sp, #36]	; 0x24
 800a644:	4e2f      	ldr	r6, [pc, #188]	; (800a704 <_svfiprintf_r+0x1f0>)
 800a646:	2203      	movs	r2, #3
 800a648:	0030      	movs	r0, r6
 800a64a:	7829      	ldrb	r1, [r5, #0]
 800a64c:	f000 fa08 	bl	800aa60 <memchr>
 800a650:	2800      	cmp	r0, #0
 800a652:	d006      	beq.n	800a662 <_svfiprintf_r+0x14e>
 800a654:	2340      	movs	r3, #64	; 0x40
 800a656:	1b80      	subs	r0, r0, r6
 800a658:	4083      	lsls	r3, r0
 800a65a:	6822      	ldr	r2, [r4, #0]
 800a65c:	3501      	adds	r5, #1
 800a65e:	4313      	orrs	r3, r2
 800a660:	6023      	str	r3, [r4, #0]
 800a662:	7829      	ldrb	r1, [r5, #0]
 800a664:	2206      	movs	r2, #6
 800a666:	4828      	ldr	r0, [pc, #160]	; (800a708 <_svfiprintf_r+0x1f4>)
 800a668:	1c6e      	adds	r6, r5, #1
 800a66a:	7621      	strb	r1, [r4, #24]
 800a66c:	f000 f9f8 	bl	800aa60 <memchr>
 800a670:	2800      	cmp	r0, #0
 800a672:	d03c      	beq.n	800a6ee <_svfiprintf_r+0x1da>
 800a674:	4b25      	ldr	r3, [pc, #148]	; (800a70c <_svfiprintf_r+0x1f8>)
 800a676:	2b00      	cmp	r3, #0
 800a678:	d125      	bne.n	800a6c6 <_svfiprintf_r+0x1b2>
 800a67a:	2207      	movs	r2, #7
 800a67c:	9b07      	ldr	r3, [sp, #28]
 800a67e:	3307      	adds	r3, #7
 800a680:	4393      	bics	r3, r2
 800a682:	3308      	adds	r3, #8
 800a684:	9307      	str	r3, [sp, #28]
 800a686:	6963      	ldr	r3, [r4, #20]
 800a688:	9a04      	ldr	r2, [sp, #16]
 800a68a:	189b      	adds	r3, r3, r2
 800a68c:	6163      	str	r3, [r4, #20]
 800a68e:	e764      	b.n	800a55a <_svfiprintf_r+0x46>
 800a690:	4343      	muls	r3, r0
 800a692:	0035      	movs	r5, r6
 800a694:	2101      	movs	r1, #1
 800a696:	189b      	adds	r3, r3, r2
 800a698:	e7a6      	b.n	800a5e8 <_svfiprintf_r+0xd4>
 800a69a:	2301      	movs	r3, #1
 800a69c:	425b      	negs	r3, r3
 800a69e:	e7d0      	b.n	800a642 <_svfiprintf_r+0x12e>
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	200a      	movs	r0, #10
 800a6a4:	001a      	movs	r2, r3
 800a6a6:	3501      	adds	r5, #1
 800a6a8:	6063      	str	r3, [r4, #4]
 800a6aa:	7829      	ldrb	r1, [r5, #0]
 800a6ac:	1c6e      	adds	r6, r5, #1
 800a6ae:	3930      	subs	r1, #48	; 0x30
 800a6b0:	2909      	cmp	r1, #9
 800a6b2:	d903      	bls.n	800a6bc <_svfiprintf_r+0x1a8>
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d0c5      	beq.n	800a644 <_svfiprintf_r+0x130>
 800a6b8:	9209      	str	r2, [sp, #36]	; 0x24
 800a6ba:	e7c3      	b.n	800a644 <_svfiprintf_r+0x130>
 800a6bc:	4342      	muls	r2, r0
 800a6be:	0035      	movs	r5, r6
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	1852      	adds	r2, r2, r1
 800a6c4:	e7f1      	b.n	800a6aa <_svfiprintf_r+0x196>
 800a6c6:	aa07      	add	r2, sp, #28
 800a6c8:	9200      	str	r2, [sp, #0]
 800a6ca:	0021      	movs	r1, r4
 800a6cc:	003a      	movs	r2, r7
 800a6ce:	4b10      	ldr	r3, [pc, #64]	; (800a710 <_svfiprintf_r+0x1fc>)
 800a6d0:	9803      	ldr	r0, [sp, #12]
 800a6d2:	e000      	b.n	800a6d6 <_svfiprintf_r+0x1c2>
 800a6d4:	bf00      	nop
 800a6d6:	9004      	str	r0, [sp, #16]
 800a6d8:	9b04      	ldr	r3, [sp, #16]
 800a6da:	3301      	adds	r3, #1
 800a6dc:	d1d3      	bne.n	800a686 <_svfiprintf_r+0x172>
 800a6de:	89bb      	ldrh	r3, [r7, #12]
 800a6e0:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a6e2:	065b      	lsls	r3, r3, #25
 800a6e4:	d400      	bmi.n	800a6e8 <_svfiprintf_r+0x1d4>
 800a6e6:	e72c      	b.n	800a542 <_svfiprintf_r+0x2e>
 800a6e8:	2001      	movs	r0, #1
 800a6ea:	4240      	negs	r0, r0
 800a6ec:	e729      	b.n	800a542 <_svfiprintf_r+0x2e>
 800a6ee:	aa07      	add	r2, sp, #28
 800a6f0:	9200      	str	r2, [sp, #0]
 800a6f2:	0021      	movs	r1, r4
 800a6f4:	003a      	movs	r2, r7
 800a6f6:	4b06      	ldr	r3, [pc, #24]	; (800a710 <_svfiprintf_r+0x1fc>)
 800a6f8:	9803      	ldr	r0, [sp, #12]
 800a6fa:	f000 f87b 	bl	800a7f4 <_printf_i>
 800a6fe:	e7ea      	b.n	800a6d6 <_svfiprintf_r+0x1c2>
 800a700:	0800b410 	.word	0x0800b410
 800a704:	0800b416 	.word	0x0800b416
 800a708:	0800b41a 	.word	0x0800b41a
 800a70c:	00000000 	.word	0x00000000
 800a710:	0800a451 	.word	0x0800a451

0800a714 <_printf_common>:
 800a714:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a716:	0016      	movs	r6, r2
 800a718:	9301      	str	r3, [sp, #4]
 800a71a:	688a      	ldr	r2, [r1, #8]
 800a71c:	690b      	ldr	r3, [r1, #16]
 800a71e:	000c      	movs	r4, r1
 800a720:	9000      	str	r0, [sp, #0]
 800a722:	4293      	cmp	r3, r2
 800a724:	da00      	bge.n	800a728 <_printf_common+0x14>
 800a726:	0013      	movs	r3, r2
 800a728:	0022      	movs	r2, r4
 800a72a:	6033      	str	r3, [r6, #0]
 800a72c:	3243      	adds	r2, #67	; 0x43
 800a72e:	7812      	ldrb	r2, [r2, #0]
 800a730:	2a00      	cmp	r2, #0
 800a732:	d001      	beq.n	800a738 <_printf_common+0x24>
 800a734:	3301      	adds	r3, #1
 800a736:	6033      	str	r3, [r6, #0]
 800a738:	6823      	ldr	r3, [r4, #0]
 800a73a:	069b      	lsls	r3, r3, #26
 800a73c:	d502      	bpl.n	800a744 <_printf_common+0x30>
 800a73e:	6833      	ldr	r3, [r6, #0]
 800a740:	3302      	adds	r3, #2
 800a742:	6033      	str	r3, [r6, #0]
 800a744:	6822      	ldr	r2, [r4, #0]
 800a746:	2306      	movs	r3, #6
 800a748:	0015      	movs	r5, r2
 800a74a:	401d      	ands	r5, r3
 800a74c:	421a      	tst	r2, r3
 800a74e:	d027      	beq.n	800a7a0 <_printf_common+0x8c>
 800a750:	0023      	movs	r3, r4
 800a752:	3343      	adds	r3, #67	; 0x43
 800a754:	781b      	ldrb	r3, [r3, #0]
 800a756:	1e5a      	subs	r2, r3, #1
 800a758:	4193      	sbcs	r3, r2
 800a75a:	6822      	ldr	r2, [r4, #0]
 800a75c:	0692      	lsls	r2, r2, #26
 800a75e:	d430      	bmi.n	800a7c2 <_printf_common+0xae>
 800a760:	0022      	movs	r2, r4
 800a762:	9901      	ldr	r1, [sp, #4]
 800a764:	9800      	ldr	r0, [sp, #0]
 800a766:	9d08      	ldr	r5, [sp, #32]
 800a768:	3243      	adds	r2, #67	; 0x43
 800a76a:	47a8      	blx	r5
 800a76c:	3001      	adds	r0, #1
 800a76e:	d025      	beq.n	800a7bc <_printf_common+0xa8>
 800a770:	2206      	movs	r2, #6
 800a772:	6823      	ldr	r3, [r4, #0]
 800a774:	2500      	movs	r5, #0
 800a776:	4013      	ands	r3, r2
 800a778:	2b04      	cmp	r3, #4
 800a77a:	d105      	bne.n	800a788 <_printf_common+0x74>
 800a77c:	6833      	ldr	r3, [r6, #0]
 800a77e:	68e5      	ldr	r5, [r4, #12]
 800a780:	1aed      	subs	r5, r5, r3
 800a782:	43eb      	mvns	r3, r5
 800a784:	17db      	asrs	r3, r3, #31
 800a786:	401d      	ands	r5, r3
 800a788:	68a3      	ldr	r3, [r4, #8]
 800a78a:	6922      	ldr	r2, [r4, #16]
 800a78c:	4293      	cmp	r3, r2
 800a78e:	dd01      	ble.n	800a794 <_printf_common+0x80>
 800a790:	1a9b      	subs	r3, r3, r2
 800a792:	18ed      	adds	r5, r5, r3
 800a794:	2600      	movs	r6, #0
 800a796:	42b5      	cmp	r5, r6
 800a798:	d120      	bne.n	800a7dc <_printf_common+0xc8>
 800a79a:	2000      	movs	r0, #0
 800a79c:	e010      	b.n	800a7c0 <_printf_common+0xac>
 800a79e:	3501      	adds	r5, #1
 800a7a0:	68e3      	ldr	r3, [r4, #12]
 800a7a2:	6832      	ldr	r2, [r6, #0]
 800a7a4:	1a9b      	subs	r3, r3, r2
 800a7a6:	42ab      	cmp	r3, r5
 800a7a8:	ddd2      	ble.n	800a750 <_printf_common+0x3c>
 800a7aa:	0022      	movs	r2, r4
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	9901      	ldr	r1, [sp, #4]
 800a7b0:	9800      	ldr	r0, [sp, #0]
 800a7b2:	9f08      	ldr	r7, [sp, #32]
 800a7b4:	3219      	adds	r2, #25
 800a7b6:	47b8      	blx	r7
 800a7b8:	3001      	adds	r0, #1
 800a7ba:	d1f0      	bne.n	800a79e <_printf_common+0x8a>
 800a7bc:	2001      	movs	r0, #1
 800a7be:	4240      	negs	r0, r0
 800a7c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a7c2:	2030      	movs	r0, #48	; 0x30
 800a7c4:	18e1      	adds	r1, r4, r3
 800a7c6:	3143      	adds	r1, #67	; 0x43
 800a7c8:	7008      	strb	r0, [r1, #0]
 800a7ca:	0021      	movs	r1, r4
 800a7cc:	1c5a      	adds	r2, r3, #1
 800a7ce:	3145      	adds	r1, #69	; 0x45
 800a7d0:	7809      	ldrb	r1, [r1, #0]
 800a7d2:	18a2      	adds	r2, r4, r2
 800a7d4:	3243      	adds	r2, #67	; 0x43
 800a7d6:	3302      	adds	r3, #2
 800a7d8:	7011      	strb	r1, [r2, #0]
 800a7da:	e7c1      	b.n	800a760 <_printf_common+0x4c>
 800a7dc:	0022      	movs	r2, r4
 800a7de:	2301      	movs	r3, #1
 800a7e0:	9901      	ldr	r1, [sp, #4]
 800a7e2:	9800      	ldr	r0, [sp, #0]
 800a7e4:	9f08      	ldr	r7, [sp, #32]
 800a7e6:	321a      	adds	r2, #26
 800a7e8:	47b8      	blx	r7
 800a7ea:	3001      	adds	r0, #1
 800a7ec:	d0e6      	beq.n	800a7bc <_printf_common+0xa8>
 800a7ee:	3601      	adds	r6, #1
 800a7f0:	e7d1      	b.n	800a796 <_printf_common+0x82>
	...

0800a7f4 <_printf_i>:
 800a7f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7f6:	b08b      	sub	sp, #44	; 0x2c
 800a7f8:	9206      	str	r2, [sp, #24]
 800a7fa:	000a      	movs	r2, r1
 800a7fc:	3243      	adds	r2, #67	; 0x43
 800a7fe:	9307      	str	r3, [sp, #28]
 800a800:	9005      	str	r0, [sp, #20]
 800a802:	9204      	str	r2, [sp, #16]
 800a804:	7e0a      	ldrb	r2, [r1, #24]
 800a806:	000c      	movs	r4, r1
 800a808:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a80a:	2a78      	cmp	r2, #120	; 0x78
 800a80c:	d809      	bhi.n	800a822 <_printf_i+0x2e>
 800a80e:	2a62      	cmp	r2, #98	; 0x62
 800a810:	d80b      	bhi.n	800a82a <_printf_i+0x36>
 800a812:	2a00      	cmp	r2, #0
 800a814:	d100      	bne.n	800a818 <_printf_i+0x24>
 800a816:	e0be      	b.n	800a996 <_printf_i+0x1a2>
 800a818:	497c      	ldr	r1, [pc, #496]	; (800aa0c <_printf_i+0x218>)
 800a81a:	9103      	str	r1, [sp, #12]
 800a81c:	2a58      	cmp	r2, #88	; 0x58
 800a81e:	d100      	bne.n	800a822 <_printf_i+0x2e>
 800a820:	e093      	b.n	800a94a <_printf_i+0x156>
 800a822:	0026      	movs	r6, r4
 800a824:	3642      	adds	r6, #66	; 0x42
 800a826:	7032      	strb	r2, [r6, #0]
 800a828:	e022      	b.n	800a870 <_printf_i+0x7c>
 800a82a:	0010      	movs	r0, r2
 800a82c:	3863      	subs	r0, #99	; 0x63
 800a82e:	2815      	cmp	r0, #21
 800a830:	d8f7      	bhi.n	800a822 <_printf_i+0x2e>
 800a832:	f7f5 fc85 	bl	8000140 <__gnu_thumb1_case_shi>
 800a836:	0016      	.short	0x0016
 800a838:	fff6001f 	.word	0xfff6001f
 800a83c:	fff6fff6 	.word	0xfff6fff6
 800a840:	001ffff6 	.word	0x001ffff6
 800a844:	fff6fff6 	.word	0xfff6fff6
 800a848:	fff6fff6 	.word	0xfff6fff6
 800a84c:	003600a3 	.word	0x003600a3
 800a850:	fff60083 	.word	0xfff60083
 800a854:	00b4fff6 	.word	0x00b4fff6
 800a858:	0036fff6 	.word	0x0036fff6
 800a85c:	fff6fff6 	.word	0xfff6fff6
 800a860:	0087      	.short	0x0087
 800a862:	0026      	movs	r6, r4
 800a864:	681a      	ldr	r2, [r3, #0]
 800a866:	3642      	adds	r6, #66	; 0x42
 800a868:	1d11      	adds	r1, r2, #4
 800a86a:	6019      	str	r1, [r3, #0]
 800a86c:	6813      	ldr	r3, [r2, #0]
 800a86e:	7033      	strb	r3, [r6, #0]
 800a870:	2301      	movs	r3, #1
 800a872:	e0a2      	b.n	800a9ba <_printf_i+0x1c6>
 800a874:	6818      	ldr	r0, [r3, #0]
 800a876:	6809      	ldr	r1, [r1, #0]
 800a878:	1d02      	adds	r2, r0, #4
 800a87a:	060d      	lsls	r5, r1, #24
 800a87c:	d50b      	bpl.n	800a896 <_printf_i+0xa2>
 800a87e:	6805      	ldr	r5, [r0, #0]
 800a880:	601a      	str	r2, [r3, #0]
 800a882:	2d00      	cmp	r5, #0
 800a884:	da03      	bge.n	800a88e <_printf_i+0x9a>
 800a886:	232d      	movs	r3, #45	; 0x2d
 800a888:	9a04      	ldr	r2, [sp, #16]
 800a88a:	426d      	negs	r5, r5
 800a88c:	7013      	strb	r3, [r2, #0]
 800a88e:	4b5f      	ldr	r3, [pc, #380]	; (800aa0c <_printf_i+0x218>)
 800a890:	270a      	movs	r7, #10
 800a892:	9303      	str	r3, [sp, #12]
 800a894:	e01b      	b.n	800a8ce <_printf_i+0xda>
 800a896:	6805      	ldr	r5, [r0, #0]
 800a898:	601a      	str	r2, [r3, #0]
 800a89a:	0649      	lsls	r1, r1, #25
 800a89c:	d5f1      	bpl.n	800a882 <_printf_i+0x8e>
 800a89e:	b22d      	sxth	r5, r5
 800a8a0:	e7ef      	b.n	800a882 <_printf_i+0x8e>
 800a8a2:	680d      	ldr	r5, [r1, #0]
 800a8a4:	6819      	ldr	r1, [r3, #0]
 800a8a6:	1d08      	adds	r0, r1, #4
 800a8a8:	6018      	str	r0, [r3, #0]
 800a8aa:	062e      	lsls	r6, r5, #24
 800a8ac:	d501      	bpl.n	800a8b2 <_printf_i+0xbe>
 800a8ae:	680d      	ldr	r5, [r1, #0]
 800a8b0:	e003      	b.n	800a8ba <_printf_i+0xc6>
 800a8b2:	066d      	lsls	r5, r5, #25
 800a8b4:	d5fb      	bpl.n	800a8ae <_printf_i+0xba>
 800a8b6:	680d      	ldr	r5, [r1, #0]
 800a8b8:	b2ad      	uxth	r5, r5
 800a8ba:	4b54      	ldr	r3, [pc, #336]	; (800aa0c <_printf_i+0x218>)
 800a8bc:	2708      	movs	r7, #8
 800a8be:	9303      	str	r3, [sp, #12]
 800a8c0:	2a6f      	cmp	r2, #111	; 0x6f
 800a8c2:	d000      	beq.n	800a8c6 <_printf_i+0xd2>
 800a8c4:	3702      	adds	r7, #2
 800a8c6:	0023      	movs	r3, r4
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	3343      	adds	r3, #67	; 0x43
 800a8cc:	701a      	strb	r2, [r3, #0]
 800a8ce:	6863      	ldr	r3, [r4, #4]
 800a8d0:	60a3      	str	r3, [r4, #8]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	db03      	blt.n	800a8de <_printf_i+0xea>
 800a8d6:	2104      	movs	r1, #4
 800a8d8:	6822      	ldr	r2, [r4, #0]
 800a8da:	438a      	bics	r2, r1
 800a8dc:	6022      	str	r2, [r4, #0]
 800a8de:	2d00      	cmp	r5, #0
 800a8e0:	d102      	bne.n	800a8e8 <_printf_i+0xf4>
 800a8e2:	9e04      	ldr	r6, [sp, #16]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d00c      	beq.n	800a902 <_printf_i+0x10e>
 800a8e8:	9e04      	ldr	r6, [sp, #16]
 800a8ea:	0028      	movs	r0, r5
 800a8ec:	0039      	movs	r1, r7
 800a8ee:	f7f5 fcb7 	bl	8000260 <__aeabi_uidivmod>
 800a8f2:	9b03      	ldr	r3, [sp, #12]
 800a8f4:	3e01      	subs	r6, #1
 800a8f6:	5c5b      	ldrb	r3, [r3, r1]
 800a8f8:	7033      	strb	r3, [r6, #0]
 800a8fa:	002b      	movs	r3, r5
 800a8fc:	0005      	movs	r5, r0
 800a8fe:	429f      	cmp	r7, r3
 800a900:	d9f3      	bls.n	800a8ea <_printf_i+0xf6>
 800a902:	2f08      	cmp	r7, #8
 800a904:	d109      	bne.n	800a91a <_printf_i+0x126>
 800a906:	6823      	ldr	r3, [r4, #0]
 800a908:	07db      	lsls	r3, r3, #31
 800a90a:	d506      	bpl.n	800a91a <_printf_i+0x126>
 800a90c:	6862      	ldr	r2, [r4, #4]
 800a90e:	6923      	ldr	r3, [r4, #16]
 800a910:	429a      	cmp	r2, r3
 800a912:	dc02      	bgt.n	800a91a <_printf_i+0x126>
 800a914:	2330      	movs	r3, #48	; 0x30
 800a916:	3e01      	subs	r6, #1
 800a918:	7033      	strb	r3, [r6, #0]
 800a91a:	9b04      	ldr	r3, [sp, #16]
 800a91c:	1b9b      	subs	r3, r3, r6
 800a91e:	6123      	str	r3, [r4, #16]
 800a920:	9b07      	ldr	r3, [sp, #28]
 800a922:	0021      	movs	r1, r4
 800a924:	9300      	str	r3, [sp, #0]
 800a926:	9805      	ldr	r0, [sp, #20]
 800a928:	9b06      	ldr	r3, [sp, #24]
 800a92a:	aa09      	add	r2, sp, #36	; 0x24
 800a92c:	f7ff fef2 	bl	800a714 <_printf_common>
 800a930:	3001      	adds	r0, #1
 800a932:	d147      	bne.n	800a9c4 <_printf_i+0x1d0>
 800a934:	2001      	movs	r0, #1
 800a936:	4240      	negs	r0, r0
 800a938:	b00b      	add	sp, #44	; 0x2c
 800a93a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a93c:	2220      	movs	r2, #32
 800a93e:	6809      	ldr	r1, [r1, #0]
 800a940:	430a      	orrs	r2, r1
 800a942:	6022      	str	r2, [r4, #0]
 800a944:	2278      	movs	r2, #120	; 0x78
 800a946:	4932      	ldr	r1, [pc, #200]	; (800aa10 <_printf_i+0x21c>)
 800a948:	9103      	str	r1, [sp, #12]
 800a94a:	0021      	movs	r1, r4
 800a94c:	3145      	adds	r1, #69	; 0x45
 800a94e:	700a      	strb	r2, [r1, #0]
 800a950:	6819      	ldr	r1, [r3, #0]
 800a952:	6822      	ldr	r2, [r4, #0]
 800a954:	c920      	ldmia	r1!, {r5}
 800a956:	0610      	lsls	r0, r2, #24
 800a958:	d402      	bmi.n	800a960 <_printf_i+0x16c>
 800a95a:	0650      	lsls	r0, r2, #25
 800a95c:	d500      	bpl.n	800a960 <_printf_i+0x16c>
 800a95e:	b2ad      	uxth	r5, r5
 800a960:	6019      	str	r1, [r3, #0]
 800a962:	07d3      	lsls	r3, r2, #31
 800a964:	d502      	bpl.n	800a96c <_printf_i+0x178>
 800a966:	2320      	movs	r3, #32
 800a968:	4313      	orrs	r3, r2
 800a96a:	6023      	str	r3, [r4, #0]
 800a96c:	2710      	movs	r7, #16
 800a96e:	2d00      	cmp	r5, #0
 800a970:	d1a9      	bne.n	800a8c6 <_printf_i+0xd2>
 800a972:	2220      	movs	r2, #32
 800a974:	6823      	ldr	r3, [r4, #0]
 800a976:	4393      	bics	r3, r2
 800a978:	6023      	str	r3, [r4, #0]
 800a97a:	e7a4      	b.n	800a8c6 <_printf_i+0xd2>
 800a97c:	681a      	ldr	r2, [r3, #0]
 800a97e:	680d      	ldr	r5, [r1, #0]
 800a980:	1d10      	adds	r0, r2, #4
 800a982:	6949      	ldr	r1, [r1, #20]
 800a984:	6018      	str	r0, [r3, #0]
 800a986:	6813      	ldr	r3, [r2, #0]
 800a988:	062e      	lsls	r6, r5, #24
 800a98a:	d501      	bpl.n	800a990 <_printf_i+0x19c>
 800a98c:	6019      	str	r1, [r3, #0]
 800a98e:	e002      	b.n	800a996 <_printf_i+0x1a2>
 800a990:	066d      	lsls	r5, r5, #25
 800a992:	d5fb      	bpl.n	800a98c <_printf_i+0x198>
 800a994:	8019      	strh	r1, [r3, #0]
 800a996:	2300      	movs	r3, #0
 800a998:	9e04      	ldr	r6, [sp, #16]
 800a99a:	6123      	str	r3, [r4, #16]
 800a99c:	e7c0      	b.n	800a920 <_printf_i+0x12c>
 800a99e:	681a      	ldr	r2, [r3, #0]
 800a9a0:	1d11      	adds	r1, r2, #4
 800a9a2:	6019      	str	r1, [r3, #0]
 800a9a4:	6816      	ldr	r6, [r2, #0]
 800a9a6:	2100      	movs	r1, #0
 800a9a8:	0030      	movs	r0, r6
 800a9aa:	6862      	ldr	r2, [r4, #4]
 800a9ac:	f000 f858 	bl	800aa60 <memchr>
 800a9b0:	2800      	cmp	r0, #0
 800a9b2:	d001      	beq.n	800a9b8 <_printf_i+0x1c4>
 800a9b4:	1b80      	subs	r0, r0, r6
 800a9b6:	6060      	str	r0, [r4, #4]
 800a9b8:	6863      	ldr	r3, [r4, #4]
 800a9ba:	6123      	str	r3, [r4, #16]
 800a9bc:	2300      	movs	r3, #0
 800a9be:	9a04      	ldr	r2, [sp, #16]
 800a9c0:	7013      	strb	r3, [r2, #0]
 800a9c2:	e7ad      	b.n	800a920 <_printf_i+0x12c>
 800a9c4:	0032      	movs	r2, r6
 800a9c6:	6923      	ldr	r3, [r4, #16]
 800a9c8:	9906      	ldr	r1, [sp, #24]
 800a9ca:	9805      	ldr	r0, [sp, #20]
 800a9cc:	9d07      	ldr	r5, [sp, #28]
 800a9ce:	47a8      	blx	r5
 800a9d0:	3001      	adds	r0, #1
 800a9d2:	d0af      	beq.n	800a934 <_printf_i+0x140>
 800a9d4:	6823      	ldr	r3, [r4, #0]
 800a9d6:	079b      	lsls	r3, r3, #30
 800a9d8:	d415      	bmi.n	800aa06 <_printf_i+0x212>
 800a9da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9dc:	68e0      	ldr	r0, [r4, #12]
 800a9de:	4298      	cmp	r0, r3
 800a9e0:	daaa      	bge.n	800a938 <_printf_i+0x144>
 800a9e2:	0018      	movs	r0, r3
 800a9e4:	e7a8      	b.n	800a938 <_printf_i+0x144>
 800a9e6:	0022      	movs	r2, r4
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	9906      	ldr	r1, [sp, #24]
 800a9ec:	9805      	ldr	r0, [sp, #20]
 800a9ee:	9e07      	ldr	r6, [sp, #28]
 800a9f0:	3219      	adds	r2, #25
 800a9f2:	47b0      	blx	r6
 800a9f4:	3001      	adds	r0, #1
 800a9f6:	d09d      	beq.n	800a934 <_printf_i+0x140>
 800a9f8:	3501      	adds	r5, #1
 800a9fa:	68e3      	ldr	r3, [r4, #12]
 800a9fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9fe:	1a9b      	subs	r3, r3, r2
 800aa00:	42ab      	cmp	r3, r5
 800aa02:	dcf0      	bgt.n	800a9e6 <_printf_i+0x1f2>
 800aa04:	e7e9      	b.n	800a9da <_printf_i+0x1e6>
 800aa06:	2500      	movs	r5, #0
 800aa08:	e7f7      	b.n	800a9fa <_printf_i+0x206>
 800aa0a:	46c0      	nop			; (mov r8, r8)
 800aa0c:	0800b421 	.word	0x0800b421
 800aa10:	0800b432 	.word	0x0800b432

0800aa14 <memmove>:
 800aa14:	b510      	push	{r4, lr}
 800aa16:	4288      	cmp	r0, r1
 800aa18:	d902      	bls.n	800aa20 <memmove+0xc>
 800aa1a:	188b      	adds	r3, r1, r2
 800aa1c:	4298      	cmp	r0, r3
 800aa1e:	d303      	bcc.n	800aa28 <memmove+0x14>
 800aa20:	2300      	movs	r3, #0
 800aa22:	e007      	b.n	800aa34 <memmove+0x20>
 800aa24:	5c8b      	ldrb	r3, [r1, r2]
 800aa26:	5483      	strb	r3, [r0, r2]
 800aa28:	3a01      	subs	r2, #1
 800aa2a:	d2fb      	bcs.n	800aa24 <memmove+0x10>
 800aa2c:	bd10      	pop	{r4, pc}
 800aa2e:	5ccc      	ldrb	r4, [r1, r3]
 800aa30:	54c4      	strb	r4, [r0, r3]
 800aa32:	3301      	adds	r3, #1
 800aa34:	429a      	cmp	r2, r3
 800aa36:	d1fa      	bne.n	800aa2e <memmove+0x1a>
 800aa38:	e7f8      	b.n	800aa2c <memmove+0x18>
	...

0800aa3c <_sbrk_r>:
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	b570      	push	{r4, r5, r6, lr}
 800aa40:	4d06      	ldr	r5, [pc, #24]	; (800aa5c <_sbrk_r+0x20>)
 800aa42:	0004      	movs	r4, r0
 800aa44:	0008      	movs	r0, r1
 800aa46:	602b      	str	r3, [r5, #0]
 800aa48:	f7f7 fd5e 	bl	8002508 <_sbrk>
 800aa4c:	1c43      	adds	r3, r0, #1
 800aa4e:	d103      	bne.n	800aa58 <_sbrk_r+0x1c>
 800aa50:	682b      	ldr	r3, [r5, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d000      	beq.n	800aa58 <_sbrk_r+0x1c>
 800aa56:	6023      	str	r3, [r4, #0]
 800aa58:	bd70      	pop	{r4, r5, r6, pc}
 800aa5a:	46c0      	nop			; (mov r8, r8)
 800aa5c:	2000190c 	.word	0x2000190c

0800aa60 <memchr>:
 800aa60:	b2c9      	uxtb	r1, r1
 800aa62:	1882      	adds	r2, r0, r2
 800aa64:	4290      	cmp	r0, r2
 800aa66:	d101      	bne.n	800aa6c <memchr+0xc>
 800aa68:	2000      	movs	r0, #0
 800aa6a:	4770      	bx	lr
 800aa6c:	7803      	ldrb	r3, [r0, #0]
 800aa6e:	428b      	cmp	r3, r1
 800aa70:	d0fb      	beq.n	800aa6a <memchr+0xa>
 800aa72:	3001      	adds	r0, #1
 800aa74:	e7f6      	b.n	800aa64 <memchr+0x4>

0800aa76 <_realloc_r>:
 800aa76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa78:	0007      	movs	r7, r0
 800aa7a:	000e      	movs	r6, r1
 800aa7c:	0014      	movs	r4, r2
 800aa7e:	2900      	cmp	r1, #0
 800aa80:	d105      	bne.n	800aa8e <_realloc_r+0x18>
 800aa82:	0011      	movs	r1, r2
 800aa84:	f7ff fc52 	bl	800a32c <_malloc_r>
 800aa88:	0005      	movs	r5, r0
 800aa8a:	0028      	movs	r0, r5
 800aa8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aa8e:	2a00      	cmp	r2, #0
 800aa90:	d103      	bne.n	800aa9a <_realloc_r+0x24>
 800aa92:	f7ff fbdf 	bl	800a254 <_free_r>
 800aa96:	0025      	movs	r5, r4
 800aa98:	e7f7      	b.n	800aa8a <_realloc_r+0x14>
 800aa9a:	f000 f81b 	bl	800aad4 <_malloc_usable_size_r>
 800aa9e:	9001      	str	r0, [sp, #4]
 800aaa0:	4284      	cmp	r4, r0
 800aaa2:	d803      	bhi.n	800aaac <_realloc_r+0x36>
 800aaa4:	0035      	movs	r5, r6
 800aaa6:	0843      	lsrs	r3, r0, #1
 800aaa8:	42a3      	cmp	r3, r4
 800aaaa:	d3ee      	bcc.n	800aa8a <_realloc_r+0x14>
 800aaac:	0021      	movs	r1, r4
 800aaae:	0038      	movs	r0, r7
 800aab0:	f7ff fc3c 	bl	800a32c <_malloc_r>
 800aab4:	1e05      	subs	r5, r0, #0
 800aab6:	d0e8      	beq.n	800aa8a <_realloc_r+0x14>
 800aab8:	9b01      	ldr	r3, [sp, #4]
 800aaba:	0022      	movs	r2, r4
 800aabc:	429c      	cmp	r4, r3
 800aabe:	d900      	bls.n	800aac2 <_realloc_r+0x4c>
 800aac0:	001a      	movs	r2, r3
 800aac2:	0031      	movs	r1, r6
 800aac4:	0028      	movs	r0, r5
 800aac6:	f7ff fbbb 	bl	800a240 <memcpy>
 800aaca:	0031      	movs	r1, r6
 800aacc:	0038      	movs	r0, r7
 800aace:	f7ff fbc1 	bl	800a254 <_free_r>
 800aad2:	e7da      	b.n	800aa8a <_realloc_r+0x14>

0800aad4 <_malloc_usable_size_r>:
 800aad4:	1f0b      	subs	r3, r1, #4
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	1f18      	subs	r0, r3, #4
 800aada:	2b00      	cmp	r3, #0
 800aadc:	da01      	bge.n	800aae2 <_malloc_usable_size_r+0xe>
 800aade:	580b      	ldr	r3, [r1, r0]
 800aae0:	18c0      	adds	r0, r0, r3
 800aae2:	4770      	bx	lr

0800aae4 <_init>:
 800aae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aae6:	46c0      	nop			; (mov r8, r8)
 800aae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaea:	bc08      	pop	{r3}
 800aaec:	469e      	mov	lr, r3
 800aaee:	4770      	bx	lr

0800aaf0 <_fini>:
 800aaf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaf2:	46c0      	nop			; (mov r8, r8)
 800aaf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaf6:	bc08      	pop	{r3}
 800aaf8:	469e      	mov	lr, r3
 800aafa:	4770      	bx	lr
