{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1570520621505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570520621505 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "correlation_signal EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"correlation_signal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570520621565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570520621723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570520621723 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "G:/intelFPGA/correlation_signal/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1570520621846 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "G:/intelFPGA/correlation_signal/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1570520621846 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "G:/intelFPGA/correlation_signal/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1570520621846 ""}  } { { "db/pll_altpll.v" "" { Text "G:/intelFPGA/correlation_signal/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1570520621846 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570520622087 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570520624855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570520624855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570520624855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570520624855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570520624855 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570520624855 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 5143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570520624855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 5145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570520624855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 5147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570520624855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 5149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570520624855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570520624855 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570520624855 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570520624865 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1570520625025 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 72 " "No exact pin location assignment(s) for 72 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1570520625595 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v5h1 " "Entity dcfifo_v5h1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570520626159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570520626159 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570520626159 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1570520626159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "correlation_signal.sdc " "Synopsys Design Constraints File file not found: 'correlation_signal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1570520626169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570520626169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570520626169 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1570520626220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1570520626222 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1570520626224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626537 ""}  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 5110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570520626537 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626538 ""}  } { { "db/pll_altpll.v" "" { Text "G:/intelFPGA/correlation_signal/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570520626538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626538 ""}  } { { "db/pll_altpll.v" "" { Text "G:/intelFPGA/correlation_signal/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570520626538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626538 ""}  } { { "db/pll_altpll.v" "" { Text "G:/intelFPGA/correlation_signal/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570520626538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arm_read_pingpang_ram:U10\|rd1  " "Automatically promoted node arm_read_pingpang_ram:U10\|rd1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a0 " "Destination node arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a1 " "Destination node arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 73 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a2 " "Destination node arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 106 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a3 " "Destination node arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 139 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a4 " "Destination node arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 172 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a5 " "Destination node arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 205 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a6 " "Destination node arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 238 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a7 " "Destination node arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 271 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a8 " "Destination node arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 304 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a9 " "Destination node arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 337 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1570520626538 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570520626538 ""}  } { { "arm_read_pingpang_ram.v" "" { Text "G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570520626538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arm_read_pingpang_ram:U10\|rd2  " "Automatically promoted node arm_read_pingpang_ram:U10\|rd2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a0 " "Destination node arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a1 " "Destination node arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 73 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a2 " "Destination node arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 106 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a3 " "Destination node arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 139 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a4 " "Destination node arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 172 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a5 " "Destination node arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 205 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a6 " "Destination node arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 238 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a7 " "Destination node arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 271 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a8 " "Destination node arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 304 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a9 " "Destination node arm_read_pingpang_ram:U10\|ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 337 2 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1570520626540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570520626540 ""}  } { { "arm_read_pingpang_ram.v" "" { Text "G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570520626540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arm_read_ram_return3:U3\|rd  " "Automatically promoted node arm_read_ram_return3:U3\|rd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_data\[0\]~output " "Destination node fsmc_data\[0\]~output" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 2995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_data\[1\]~output " "Destination node fsmc_data\[1\]~output" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 2996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_data\[2\]~output " "Destination node fsmc_data\[2\]~output" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 2997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_data\[3\]~output " "Destination node fsmc_data\[3\]~output" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 2998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_data\[4\]~output " "Destination node fsmc_data\[4\]~output" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 2999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_data\[5\]~output " "Destination node fsmc_data\[5\]~output" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 3000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_data\[6\]~output " "Destination node fsmc_data\[6\]~output" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 3001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_data\[7\]~output " "Destination node fsmc_data\[7\]~output" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 3002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_data\[8\]~output " "Destination node fsmc_data\[8\]~output" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 3003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_data\[9\]~output " "Destination node fsmc_data\[9\]~output" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 3004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1570520626541 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570520626541 ""}  } { { "RTL/arm_read_ram_return3.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/arm_read_ram_return3.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570520626541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arm_write_ram:U2\|wr_clk  " "Automatically promoted node arm_write_ram:U2\|wr_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626542 ""}  } { { "RTL/arm_write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570520626542 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:U1\|sys_rst_n~0  " "Automatically promoted node system_ctrl_pll:U1\|sys_rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_write_ram:U2\|rdaddr\[2\] " "Destination node arm_write_ram:U2\|rdaddr\[2\]" {  } { { "RTL/arm_write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_write_ram:U2\|rdaddr\[1\] " "Destination node arm_write_ram:U2\|rdaddr\[1\]" {  } { { "RTL/arm_write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arm_write_ram:U2\|rdaddr\[0\] " "Destination node arm_write_ram:U2\|rdaddr\[0\]" {  } { { "RTL/arm_write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccd_drive:U6\|led\[0\] " "Destination node ccd_drive:U6\|led\[0\]" {  } { { "RTL/ccd_drive.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/ccd_drive.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccd_drive:U6\|led\[1\] " "Destination node ccd_drive:U6\|led\[1\]" {  } { { "RTL/ccd_drive.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/ccd_drive.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccd_drive:U6\|led\[2\] " "Destination node ccd_drive:U6\|led\[2\]" {  } { { "RTL/ccd_drive.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/ccd_drive.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccd_drive:U6\|led\[3\] " "Destination node ccd_drive:U6\|led\[3\]" {  } { { "RTL/ccd_drive.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/ccd_drive.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contin_mode_openclose:U7\|dataout\[0\] " "Destination node contin_mode_openclose:U7\|dataout\[0\]" {  } { { "contin_mode_openclose.v" "" { Text "G:/intelFPGA/correlation_signal/contin_mode_openclose.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contin_mode_openclose:U7\|dataout\[15\] " "Destination node contin_mode_openclose:U7\|dataout\[15\]" {  } { { "contin_mode_openclose.v" "" { Text "G:/intelFPGA/correlation_signal/contin_mode_openclose.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contin_mode_openclose:U7\|dataout\[14\] " "Destination node contin_mode_openclose:U7\|dataout\[14\]" {  } { { "contin_mode_openclose.v" "" { Text "G:/intelFPGA/correlation_signal/contin_mode_openclose.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570520626542 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1570520626542 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570520626542 ""}  } { { "RTL/system_ctrl_pll.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/system_ctrl_pll.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570520626542 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:U1\|system_init_delay:u_system_init_delay\|Equal0~2  " "Automatically promoted node system_ctrl_pll:U1\|system_init_delay:u_system_init_delay\|Equal0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570520626543 ""}  } { { "RTL/system_init_delay.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/system_init_delay.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570520626543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570520627125 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570520627125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570520627125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570520627135 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570520627135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570520627145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570520627145 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570520627155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570520627355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O Input Buffer " "Packed 1 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1570520627355 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570520627355 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 2.5V 46 8 16 " "Number of I/O pins in group: 70 (unused VREF, 2.5V VCCIO, 46 input, 8 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1570520627385 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1570520627385 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1570520627385 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570520627385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 47 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570520627385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 45 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570520627385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570520627385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570520627385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570520627385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570520627385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570520627385 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1570520627385 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1570520627385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570520627744 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1570520627764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570520629132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570520629899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570520629949 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570520636984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570520636984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570520637706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "G:/intelFPGA/correlation_signal/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 12 { 0 ""} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1570520640695 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570520640695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1570520642629 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570520642629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570520642634 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.89 " "Total time spent on timing analysis during the Fitter is 2.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1570520642866 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570520642896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570520643446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570520643446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570520644276 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570520646220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/intelFPGA/correlation_signal/output_files/correlation_signal.fit.smsg " "Generated suppressed messages file G:/intelFPGA/correlation_signal/output_files/correlation_signal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570520647137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5306 " "Peak virtual memory: 5306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570520648492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 15:44:08 2019 " "Processing ended: Tue Oct 08 15:44:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570520648492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570520648492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570520648492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570520648492 ""}
