


                              IC Compiler II (TM)

             Version T-2022.03-SP4 for linux64 - Aug 31, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Loading user preference file /home1/BPPD08/NavEeN/.synopsys_icc2_gui/preferences.tcl
Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
pwd
/home1/BPPD08/NavEeN/internship/top/work
icc2_shell> open_lib raven_soc.dlib
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/raven_soc.dlib' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14rvt_ss0p6v_c.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14lvt_ss0p_c.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14rvt_ulvl_ss0p_c_i0p6v.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14lvt_ulvl_ss0p_c_i0p6v.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14rvt_dlvl_ss0p_c_i0p6v.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14lvt_dlvl_ss0p_c_i0p6v.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/EXPLORE_physical_only.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_ss0p6v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_ss0p6vm40c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_ulvl_ss0p6vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_ulvl_ss0p6vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_dlvl_ss0p6vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_dlvl_ss0p72vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'EXPLORE_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Information: Auto created reference libraries are up-to-date, no need to rebuild. (LIB-084)
{raven_soc.dlib}
icc2_shell> list_block
Lib raven_soc.dlib /home1/BPPD08/NavEeN/internship/top/work/raven_soc.dlib tech current
  ->  0 raven_soc.design May-14-00:41
  ->  0 init_design.design May-14-00:45
  ->  0 floorplan.design May-14-00:57
  ->  0 powerplan.design May-14-17:25
  ->  0 placement.design May-15-17:40
  ->  0 cts.design May-15-14:57
  ->  0 routing.design May-15-18:01
7
icc2_shell> open_block floorplan.design
Information: User units loaded from library 'saed14rvt_ss0p6v125c' (LNK-040)
Opening block 'raven_soc.dlib:floorplan.design' in edit mode
{raven_soc.dlib:floorplan.design}
icc2_shell> link_block
Using libraries: raven_soc.dlib saed14rvt_ss0p6v125c saed14lvt_ss0p6vm40c saed14rvt_ulvl_ss0p6vm40c_i0p6v saed14lvt_ulvl_ss0p6vm40c_i0p6v saed14rvt_dlvl_ss0p6vm40c_i0p6v saed14lvt_dlvl_ss0p72vm40c_i0p6v EXPLORE_physical_only
Visiting block raven_soc.dlib:floorplan.design
Visiting block EXPLORE_physical_only:spimemio.frame
Visiting block EXPLORE_physical_only:simpleuart.frame
Expanding block raven_soc.dlib:floorplan.design
Warning: Nothing implicitly matched 'simpleuart/spimemio' (SEL-003)
Error: Nothing matched for instance (SEL-005)
Error: Cannot find cell 'spimemio' in design 'raven_soc' (DES-002)
Error: problem in set_scope
      	Use error_info for more info. (CMD-013)
Error: Cell 'simpleuart' already belongs to power domain 'simpleuart/PD'. (UPF-018)
Error: problem in create_power_domain
      	Use error_info for more info. (CMD-013)
Warning: Name space conflict with supply_port type object 'VDD' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_port type object 'VSS' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VDD' while create supply_net object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VSS' while create supply_net object. (UPF-336)
Warning: Nothing implicitly matched 'PDm' (SEL-003)
Error: Nothing matched for domain_name (SEL-005)
Error: bad value specified for option domain_name
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VDD is already connected to supply net simpleuart/VDD. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VSS is already connected to supply net simpleuart/VSS. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: Cell 'simpleuart' already belongs to power domain 'simpleuart/PD'. (UPF-018)
Error: problem in create_power_domain
      	Use error_info for more info. (CMD-013)
Warning: Name space conflict with supply_port type object 'VDD' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_port type object 'VSS' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VDD' while create supply_net object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VSS' while create supply_net object. (UPF-336)
Warning: Nothing implicitly matched 'PDs' (SEL-003)
Error: Nothing matched for domain_name (SEL-005)
Error: bad value specified for option domain_name
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VDD is already connected to supply net simpleuart/VDD. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VSS is already connected to supply net simpleuart/VSS. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Information: Ignore internal design attribute '_mv_data_status': element '.' does not exist. (UPF-330)
Design 'raven_soc' was successfully linked.
1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start AlignTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {108.406 49.179} -scale 0.293
Information: Library cell object(s) are skipped (LED-107)
icc2_shell> set_attribute [get_cells simpleuart] orientation R90
{simpleuart}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {104.889 64.416} -scale 0.293
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {110.164 38.630} -scale 0.293
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {113.094 36.286} -scale 0.293
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -abort
icc2_shell> set_fixed_objects [get_selection] -unfix
1
icc2_shell> set_attribute [get_cells simpleuart] orientation R90
{simpleuart}
icc2_shell> set_attribute [get_cells simpleuart] orientation MX
{simpleuart}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {148.144 -10.820} -scale 0.3327
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {106.889 27.773} -scale 0.3327
icc2_shell> set_attribute [get_cells simpleuart] orientation R90
{simpleuart}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {69.627 82.668} -scale 0.3327
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {106.224 45.738} -scale 0.3327
icc2_shell> set_attribute [get_cells simpleuart] orientation R90
{simpleuart}
icc2_shell> set_attribute [get_cells simpleuart] orientation R180
{simpleuart}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {98.572 6.813} -scale 0.3327
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {103.562 46.404} -scale 0.3327
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> set_attribute [get_cells simpleuart] orientation R90
{simpleuart}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {114.852 78.774} -scale 0.293
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {108.406 38.923} -scale 0.293
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {44.235 48.593} -scale 0.293
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {44.235 48.593} -scale 0.293
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> close_block -force
Information: The command 'close_blocks' cleared the undo history. (UNDO-016)
Closing block 'raven_soc.dlib:floorplan.design'
1
icc2_shell> open_block floorplan
Opening block 'raven_soc.dlib:floorplan.design' in edit mode
{raven_soc.dlib:floorplan.design}
icc2_shell> link_block
Using libraries: raven_soc.dlib saed14rvt_ss0p6v125c saed14lvt_ss0p6vm40c saed14rvt_ulvl_ss0p6vm40c_i0p6v saed14lvt_ulvl_ss0p6vm40c_i0p6v saed14rvt_dlvl_ss0p6vm40c_i0p6v saed14lvt_dlvl_ss0p72vm40c_i0p6v EXPLORE_physical_only
Visiting block raven_soc.dlib:floorplan.design
Visiting block EXPLORE_physical_only:spimemio.frame
Visiting block EXPLORE_physical_only:simpleuart.frame
Expanding block raven_soc.dlib:floorplan.design
Warning: Nothing implicitly matched 'simpleuart/spimemio' (SEL-003)
Error: Nothing matched for instance (SEL-005)
Error: Cannot find cell 'spimemio' in design 'raven_soc' (DES-002)
Error: problem in set_scope
      	Use error_info for more info. (CMD-013)
Error: Cell 'simpleuart' already belongs to power domain 'simpleuart/PD'. (UPF-018)
Error: problem in create_power_domain
      	Use error_info for more info. (CMD-013)
Warning: Name space conflict with supply_port type object 'VDD' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_port type object 'VSS' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VDD' while create supply_net object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VSS' while create supply_net object. (UPF-336)
Warning: Nothing implicitly matched 'PDm' (SEL-003)
Error: Nothing matched for domain_name (SEL-005)
Error: bad value specified for option domain_name
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VDD is already connected to supply net simpleuart/VDD. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VSS is already connected to supply net simpleuart/VSS. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: Cell 'simpleuart' already belongs to power domain 'simpleuart/PD'. (UPF-018)
Error: problem in create_power_domain
      	Use error_info for more info. (CMD-013)
Warning: Name space conflict with supply_port type object 'VDD' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_port type object 'VSS' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VDD' while create supply_net object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VSS' while create supply_net object. (UPF-336)
Warning: Nothing implicitly matched 'PDs' (SEL-003)
Error: Nothing matched for domain_name (SEL-005)
Error: bad value specified for option domain_name
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VDD is already connected to supply net simpleuart/VDD. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VSS is already connected to supply net simpleuart/VSS. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Information: Ignore internal design attribute '_mv_data_status': element '.' does not exist. (UPF-330)
Design 'raven_soc' was successfully linked.
1
icc2_shell> set_fixed_objects [get_selection] -unfix
1
icc2_shell> set_attribute [get_cells simpleuart] orientation R180
{simpleuart}
icc2_shell> set_attribute [get_cells simpleuart] orientation R90
{simpleuart}
icc2_shell> set_fixed_objects [get_selection] -unfix
1
icc2_shell> move_objects -delta {0 -5}
1
icc2_shell> move_objects -delta {-5 0}
1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> align_objects -side left -parent
1
icc2_shell> align_objects -side bottom -parent
1
icc2_shell> move_objects -delta {0 5}
1
icc2_shell> move_objects -delta {5 0}
1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> align_objects -side left
1
icc2_shell> spread_objects
1
icc2_shell> distribute_objects -side left
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal5} -quiet]
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side top -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side top -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> align_objects -side bottom
1
icc2_shell> move_objects -delta {-5 0}
1
icc2_shell> move_objects -delta {5 0}
1
icc2_shell> distribute_objects -side left -pitch 5
1
icc2_shell> distribute_objects -side right -pitch 5
1
icc2_shell> distribute_objects -side right -pitch 5
1
icc2_shell> align_objects -side right
1
icc2_shell> align_objects -side right
1
icc2_shell> align_objects -side right
1
icc2_shell> align_objects -side left
1
icc2_shell> align_objects -side left
1
icc2_shell> align_objects -side bottom
1
icc2_shell> align_objects -side right
1
icc2_shell> align_objects -side right
1
icc2_shell> align_objects -side right -parent
1
icc2_shell> move_objects -delta {5 0}
1
icc2_shell> move_objects -delta {-5 0}
1
icc2_shell> move_objects -delta {-5 0}
1
icc2_shell> distribute_objects -side left -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side left -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side left -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side left -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side left -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side right -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> spread_objects -vertical
1
icc2_shell> spread_objects
1
icc2_shell> spread_objects
1
icc2_shell> spread_objects
1
icc2_shell> spread_objects
1
icc2_shell> align_objects -side left -parent
1
icc2_shell> align_objects -side right -parent
1
icc2_shell> align_objects -side right -parent
1
icc2_shell> align_objects -side vcenter -parent
1
icc2_shell> align_objects -side bottom -parent
1
icc2_shell> align_objects -side right -parent
1
icc2_shell> distribute_objects -side left -space_anchor -spacing 5
1
icc2_shell> move_objects -delta {0 5}
1
icc2_shell> move_objects -delta {0 -5}
1
icc2_shell> move_objects -delta {0 5}
1
icc2_shell> move_objects -delta {5 0}
1
icc2_shell> move_objects -delta {-5 0}
1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {87.015 27.789} -scale 0.293
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {222.389 67.932} -scale 0.293
Warning: One of the edited objects is outside of design boundary. (LED-023)
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {228.181 74.131} -scale 0.2896
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side left -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side left -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side left -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side right -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side bottom -space_anchor -spacing 5
1
icc2_shell> distribute_objects -side top -space_anchor -spacing 5
1
icc2_shell> align_objects -side bottom
1
icc2_shell> rotate_objects -orient R0
1
icc2_shell> rotate_objects -orient MX
1
icc2_shell> rotate_objects -orient MX
1
icc2_shell> rotate_objects -orient MX
1
icc2_shell> rotate_objects -orient MYR90
1
icc2_shell> rotate_objects -orient R270
1
icc2_shell> rotate_objects -orient MXR90
1
icc2_shell> rotate_objects -orient R0
1
icc2_shell> rotate_objects -orient MX
1
icc2_shell> rotate_objects -orient R90
1
icc2_shell> save_block
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'raven_soc.dlib:floorplan.design'
1
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
1
icc2_shell> close_block
Closing block 'raven_soc.dlib:floorplan.design'
1
icc2_shell> open_block routing.design
Opening block 'raven_soc.dlib:routing.design' in edit mode
{raven_soc.dlib:routing.design}
icc2_shell> link_block
Using libraries: raven_soc.dlib saed14rvt_ss0p6v125c saed14lvt_ss0p6vm40c saed14rvt_ulvl_ss0p6vm40c_i0p6v saed14lvt_ulvl_ss0p6vm40c_i0p6v saed14rvt_dlvl_ss0p6vm40c_i0p6v saed14lvt_dlvl_ss0p72vm40c_i0p6v EXPLORE_physical_only
Visiting block raven_soc.dlib:routing.design
Visiting block EXPLORE_physical_only:spimemio.frame
Visiting block EXPLORE_physical_only:simpleuart.frame
Expanding block raven_soc.dlib:routing.design
Warning: Nothing implicitly matched 'simpleuart/spimemio' (SEL-003)
Error: Nothing matched for instance (SEL-005)
Error: Cannot find cell 'spimemio' in design 'raven_soc' (DES-002)
Error: problem in set_scope
      	Use error_info for more info. (CMD-013)
Error: Cell 'simpleuart' already belongs to power domain 'simpleuart/PD'. (UPF-018)
Error: problem in create_power_domain
      	Use error_info for more info. (CMD-013)
Warning: Name space conflict with supply_port type object 'VDD' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_port type object 'VSS' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VDD' while create supply_net object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VSS' while create supply_net object. (UPF-336)
Warning: Nothing implicitly matched 'PDm' (SEL-003)
Error: Nothing matched for domain_name (SEL-005)
Error: bad value specified for option domain_name
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VDD is already connected to supply net simpleuart/VDD. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VSS is already connected to supply net simpleuart/VSS. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: Cell 'simpleuart' already belongs to power domain 'simpleuart/PD'. (UPF-018)
Error: problem in create_power_domain
      	Use error_info for more info. (CMD-013)
Warning: Name space conflict with supply_port type object 'VDD' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_port type object 'VSS' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VDD' while create supply_net object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VSS' while create supply_net object. (UPF-336)
Warning: Nothing implicitly matched 'PDs' (SEL-003)
Error: Nothing matched for domain_name (SEL-005)
Error: bad value specified for option domain_name
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VDD is already connected to supply net simpleuart/VDD. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VSS is already connected to supply net simpleuart/VSS. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Information: Ignore internal design attribute '_mv_data_status': element '.' does not exist. (UPF-330)
Warning: Constrained supply_net 'VDD' is not in the design. (CSTR-407)
Warning: Constrained supply_net 'VDDh' is not in the design. (CSTR-407)
Warning: Constrained supply_net 'VSS' is not in the design. (CSTR-407)
Warning: Constrained supply_net 'VDD' is not in the design. (CSTR-407)
Warning: Constrained supply_net 'VDDh' is not in the design. (CSTR-407)
Warning: Constrained supply_net 'VSS' is not in the design. (CSTR-407)
Design 'raven_soc' was successfully linked.
1
icc2_shell> reset_upf
Information: UPF constraints of the design have been removed. (UPF-132)
1
icc2_shell> if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {

  set_app_options -name mv.upf.enable_golden_upf -value true
}
Error: can't read "UPF_SUPPLEMENTAL_FILE": no such variable
      	Use error_info for more info. (CMD-013)
Information: script '/tmp/icc2_shell-2.iqspJj'
            	stopped at line 1 due to error. (CMD-081)
Extended error info:
can't read "UPF_SUPPLEMENTAL_FILE": no such variable
    while executing
"which $UPF_SUPPLEMENTAL_FILE"
    (file "/tmp/icc2_shell-2.iqspJj" line 1)
 -- End Extended Error Info
icc2_shell> source -echo ../scripts/design_setup.tcl
##########################################################################################
# Script: design_setup.tcl
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
###+DESIGN SETUP
##########################################################################################
##########################################################################################
### GENERAL
##########################################################################################
set DESIGN_NAME 		"raven_soc" ;# Required; name of the design to be worked on; used as the block name for save_block or copy_block operations
;# If you are starting from init_design with verilog or RTL, this is also the top module name
set LIBRARY_SUFFIX		"" ;# Optional; suffix for the design library name ; default is unspecified  
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Optional; name of the design library; 
;# If you are starting from init_design, no need to change this; it will be populated with values from DESIGN_NAME & LIBRARY_SUFFIX
set TECHLIB_DATA_DIR		"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" ;# Used to point to directory where technology data is installed for the site. 
;# Used by variables which use data from those directories.
set SUPPLEMENTAL_SEARCH_PATH		"/home1/14_nmts/14_nmts/references/opensparc/opensparc/" ;# Optional; a list of paths; addtional user provided search_path which is to be used by set search_path in rm_setup/header_*.tcl 
##########################################################################################
### BLOCK LABEL NAMES
## Label names ($DESIGN_NAME is the block name) : there's no need to change these
##########################################################################################
set INIT_DESIGN_BLOCK_NAME		"init_design"			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_FROM_BLOCK_NAME		$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in chip_finish.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_FROM_BLOCK_NAME	$CHIP_FINISH_BLOCK_NAME 	;# Label name of the input block in icv_in_design.tcl
set ICV_IN_DESIGN_BLOCK_NAME		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the input block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
set ENDPOINT_OPT_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in endpoint_opt.tcl
set ENDPOINT_OPT_BLOCK_NAME		"endpoint_opt"			;# Label name to be used when saving a block in endpoint_opt.tcl
set TIMING_ECO_FROM_BLOCK_NAME		$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in timing_eco.tcl
set TIMING_ECO_BLOCK_NAME		"timing_eco" 			;# Label name to be used when saving a block in timing_eco.tcl
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in functional_eco.tcl;
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set FLOORPLAN_BLOCK_NAME                "floorplan" 			;# Label name to be used when saving a block in floorplan.tcl.
set REDHAWK_IN_DESIGN_FROM_BLOCK_NAME   $ROUTE_OPT_BLOCK_NAME		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
set REDHAWK_IN_DESIGN_BLOCK_NAME 	"redhawk_in_design"		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
##########################################################################################
### DESIGN PLANNING SETUP 
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE			"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL		"bottom" ;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set SUB_BLOCK_LIBRARIES			[list ] ;# Provide a list of libraries for blocks built top-down (via the hierarchical DP flow) to be included as a reference library.
;# There should be a one-to-one mapping with the block references defined in SUB_BLOCK_REFS. 
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
set CTL_FOR_ABSTRACT_BLOCKS		[list ] ;# provide a list of the full path to each ctl model required by top level compile
set SKIP_ABSTRACT_GENERATION            false	;# Option to skip creation of abstracts in PNR flow scripts. 
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for place_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_cts.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_opto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_auto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for chip_finish.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for icv_in_design.  The view can be "abstract" (default) or "design".
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ;# "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
set LIBRARY_DB_PATH        		"" ;# Option to provide path to dbs that may be needed un implementation tools when dbs referenced inside NDM do not reside local
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to source $PROMOTE_ABSTRACT_CLOCK_DATA_FILE and promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
set PROMOTE_ABSTRACT_CLOCK_DATA_FILE 	"promote_abstract_clock_data_script.tcl" ;# Specify a file which contains the block clock data promotion commands.  A template is provided in rm_user_plugin_scripts/promote_abstract_clock_data_script.tcl
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
set WRITE_OASIS_ALLOW_INCOMPATIBLE_UNITS false ; ## Specify whether to allow incompatible units during write_oasis
set WRITE_GDS_ALLOW_INCOMPATIBLE_UNITS 	false ; ## Specify whether to allow incompatible units during write_gds
##########################################################################################
### INIT_DESIGN
## Variables for design prep which are used by init_design.tcl
## Fill in the variables in 1, 2, 3, and 4 below as needed.
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | NDM; default is ASCII; minimum required design inputs are listed below accordingly;
;# 1.ASCII: gated netlist and other ascii design input files;
;#   required inputs: $VERILOG_NETLIST_FILES, and $UPF_FILE;  
;#   typically required inputs: $TCL_FLOORPLAN_FILE or $DEF_FLOORPLAN_FILES for floorplan 
;#   (unless flat DP-RM is used for floorplanning where $TCL_FLOORPLAN_FILE will be automatically specified through DP-RM generated header_from_dprm.tcl) 
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command; sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   required inputs: DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   note: init_design.tcl assumes floorplan is part of the write_icc2_files output and does not source any addtional floorplan fills  
;#   note: commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below) 
;# 3.NDM: specify your own floorplanned NDM path and skip the design creation steps (netlist reading, load_upf, read_def etc are skipped);
;#   required inputs: INIT_DESIGN_INPUT_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME;
;#   init_design.tcl copies the specified INIT_DESIGN_INPUT_LIBRARY as DESIGN_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME as INIT_DESIGN_BLOCK_NAME
;#   note: init_design.tcl assumes the specified block is floorplanned and does not source any addtional floorplan fills
set INIT_DESIGN_INPUT_LIBRARY 	"" ;# specify a library name as the source library for copying if INIT_DESIGN_INPUT = NDM
set INIT_DESIGN_INPUT_BLOCK_NAME "" ;# specify a block name (with or witout label) as the input block if INIT_DESIGN_INPUT = NDM
set EARLY_DATA_CHECK_POLICY	"none" ;# none|lenient|strict ;RM default is none;
;# lenient and strict trigger corresponding set_early_data_check_policy -policy $EARLY_DATA_CHECK_POLICY command and report_early_data_checks; 
;# specify none to disable the set_early_data_check_policy command
##################################################
### LIBRARY SETUP
## 1. Reference libraries
##################################################
## For pre-created CLIB or fusion reference libraries
## These will be added as reference library by using create_lib -ref_libs in init_design/init_dp
set REFERENCE_LIBRARY 			 "/home1/BPPD08/NavEeN/internship/spimemio/macro/spimemio.ndm/ \
			 		/home1/BPPD08/NavEeN/internship/simpleuart/macro/simpleuart.ndm/ \
					 /home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
                                         	 /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				  	  /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				   	  /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm";
# Required; a list of reference libraries for the design library.
;# can be a list of CLIB reference libraries, a list of fusion reference libraries, or both
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
## For on-the-fly CLIB reference library creation using create_lib in init_design
## This is useful if you have frames and dbs but don't have CLIBs for these libraries and want CLIB to be created on-the-fly during create_lib
## Specify both frame list and db list below and CLIBs will be created during create_lib design library creation
## Please note that using fusion library disqualifies the use of on-the-fly CLIB creation. The tool does not support both together.
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_FRAME_LIST [list ] ;# a list of frames for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/* /path2/*]"
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_DB_LIST [list ] ;# a list of dbs for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/db/*.db /path2/sram/db/*.db]"
## For on-the-fly fusion reference library creation using Makefile's create_fusion_reference_library target
set FUSION_REFERENCE_LIBRARY_FRAM_LIST  "/home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
				         /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				        /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				       /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm" ;# a list of frames (or ndm) for on-the-fly fusion reference library creation; ex : "[glob /path1/std/ndm/*.ndm /path2/sram/ndm/*.ndm]"
set FUSION_REFERENCE_LIBRARY_DB_LIST 	     "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p72v125c.db \
			   	      /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db" ;# a list of dbs for on-the-fly fusion reference library creation; ex : "[glob /pa                                             th1/std/db/*.db /path2/sram/db/*.db]"
set FUSION_REFERENCE_LIBRARY_DIR   	"./local_fusion_library" ;# specify fusion library output directory; default is local_fusion_library;
;# if you are running Makefile's create_fusion_reference_library target, this is the output directory for the on-the-fly fusion library creation; 
set LINK_LIBRARY			         "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db \ 
                   				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p6vm40c.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6vm40c.db
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p6v125c.db \
	         				/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p6vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p6v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p6v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p6vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p6v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p6v125c_i0p6v.db \
	        				 /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p6vm40c.db";# Optional; specify a list of .db files
;# required for running VC-LP (vc_lp.tcl) and Formality (fm.tcl)
set COMPRESS_LIBS			false	;# Optional; save libs as compressed NDM; only used by DP (rm_*_dp_hier_scripts/init_dp.tcl)
set TCL_MULTI_VT_CONSTRAINT_FILE	"multi_vth_constraint_script.tcl" ;# A Tcl file which defines and applies multi Vt constraints
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST).
## Below are set_lib_cell_purpose.tcl specific variables. Only applicable if set_lib_cell_purpose.tcl is used.
set TIE_LIB_CELL_PATTERN_LIST 		"*TIE*" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set POWER_OPT                            "*CK* *DCAP*"; #POWER OPTIMIZATION CELLS
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S*" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"*BUF*S* *BUF*PS* *CLK*" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S* *CK*" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
##################################################
### TECHNOLOGY
## 2. Tech files and setup
##################################################
set TECH_FILE 			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in RM. 
set TECH_LIB			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf"	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set PARASITIC_TECH_LIB		""	;# Specifies one library as a dedicated parasitic technology library
;# This is automatically added to the create_lib -ref_libs list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true ;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl" ;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false
set PHYSICAL_RULES_FILE 	""	;# Optional; Specify a file in PRF format which specifies tech/library physical rules and attributes.
set DESIGN_LIBRARY_SCALE_FACTOR	""	;# Optional; Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which implies one unit is one Angstrom or 0.1nm.
set TCL_USER_LIBRARY_SETUP_SCRIPT    "" ;# Optional TCL file to be sourced at the beginning of init_design.tcl intended to load user's own library setup script.
;# This file can populate the RM variables: TECH_FILE, REFERENCE_LIBRARY, STREAM_FILES_FOR_MERGE, LINK_LIBRARY
## For redundant via insertion
set ENABLE_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion in clock_opt_opto.tcl, route_auto.tcl, and route_opt.tcl
set ENABLE_POST_ROUTE_OPT_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion after hyper_route_opt
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# via mapping file is required for redundant via insertion; 
;# Example : examples/TCL_USER_REDUNDANT_VIA_MAPPING_FILE.txt
set TCL_USER_REDUNDANT_VIA_SCRIPT	"" ;# Optional; User provided redundant via insertion script that when defined is sourced in place of the default redundant via insertion flow.
## For performance via ladder
set ENABLE_PERFORMANCE_VIA_LADDER	false ;# false|true; RM default false; For set_stage -step synthesis or -step placement, if this is true and  design is 7nm or smaller,  
;# the set_stage command sets route.auto_via_ladder.update_during_route, place.legalize.enable_via_ladder_checks, vl.flow.enable_convergence_flow to true. 
;# It runs the setup_performance_via_ladder -effort high command, and sources a file output from the command. 
;# For set_stage -step post_cts_opto, if this is true and design is 7nm or smaller, opt.common.enable_via_ladder_insertion is set to true.
;# For more details, refer to the man page of the set_stage command.
set TCL_ANTENNA_RULE_FILE		"/home1/14_nmts/14_nmts/tech/icv_drc/saed14nm_1p9m_ant_drc_rules.rs" ;# Antenna rule file; Example : examples/TCL_ANTENNA_RULE_FILE.txt
##################################################
### MCMM SCENARIO/MODE/CORNER SETUP 
##################################################
set TCL_MCMM_SETUP_FILE		"../scripts/TCL_MCMM_SETUP_FILE.explicit.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided : 
;# examples/TCL_MCMM_SETUP_FILE.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# examples/TCL_MCMM_SETUP_FILE.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set TCL_PARASITIC_SETUP_FILE	"../scripts/TCL_PARASITIC_SETUP_FILE.tcl"	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in examples/TCL_PARASITIC_SETUP_FILE.tcl
set TCL_MODE_CORNER_SCENARIO_MODEL_ADJUSTMENT_FILE "" ;# Optional; specify a file for adjustment of modes/corners/scenarios/models
;# this file will be sourced in every step after scenario management is completed
set TCL_POCV_SETUP_FILE			"" ;# Optional; provide your own file for POCV setup such as POCV mapping; 
;# Refer to examples/TCL_POCV_SETUP_FILE.tcl for sample commands
set TCL_AOCV_SETUP_FILE			"" ;# Optional; provide your own file for AOCV setup such as AOCV mapping; 
;# Refer to examples/TCL_AOCV_SETUP_FILE.tcl for sample commands; only executes if TCL_POCV_SETUP_FILE is null
set TCL_PVT_CONFIGURATION_FILE		"" ;# Optional; specify a file for user customized set_pvt_configuration commmands;
;# this file will be sourced in every step after init_design step before open_lib
set PREROUTE_CTS_PRIMARY_CORNER "" ;# ; RM default is unspecified; sets cts.compile.primary_corner; optional in RM;
;# CTS automatically picks a corner with worst delay as the primary corner for its compile stage, 
;# which inserts buffers to balance clock delays in all modes of the corner; 
;# this setting allows you to manually specify a corner for the tool to use instead
########################################################################################## 
## Variables for scenario activation and focused scenario
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "func::ss0p6vm40c" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ENDPOINT_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during endpoint_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TIMING_ECO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during the timing_eco step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_FOCUSED_SCENARIO		"" ;# Specify a dominant scenario for timing driven route. Timing driven route assigns layer based on the dominant scenario;
;# default is not specified and tool will pick it based on timing QoR per scenario.
;# If specified, script sets route.common.focus_scenario in clock_opt_opto.tcl before GRE. 
##################################################
### LOGICAL INPUTS
## 3. Verilog, dc inputs, upf, mcmm, timing, etc 
##################################################
set DCRM_RESULTS_DIR  		"../results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that the tool can source.    
set VERILOG_NETLIST_FILES	"../dc_outputs/raven_soc.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set UPF_FILE 			"../files/raven_soc.upf"	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#      for hierarchical designs using ETMs, load the block upf file
;#      for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#		load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	"../dc_outputs/raven_soc.supplement.upf"      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set SAIF_FILE_LIST			"" ;# Specify a SAIF file or a list of SAIF files and options for accurate power computation
;# Example for single SAIF use : set SAIF_FILE_LIST 1.saif;
;# Example for multiple SAIF and options : set SAIF_FILE_LIST "{1.saif -scaling_ratio 5 -weight 2} {2.saif -scaling_ratio 5} {3.saif -path xyz}"
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE_LIST related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the target instance on which activity is to be annotated.
##################################################
### PHYSICAL INPUTS
## 4. DEF, floorplan, placement constraints, etc 
##################################################
set TCL_FLOORPLAN_FILE			"" ;# Optional; Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details
set DEF_FLOORPLAN_FILES			"" ;# Optional; DEF files which contain the floorplan information; for ex: "1.def 2.def"; not required for DP
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or NDM
set DEF_READ_OPTIONS			"-add_def_only_objects all" ;# default is "-add_def_only_objects all"; set it to "" (empty) if you don't need any option
;# specifies the options used by read_def command
set DEF_RESOLVE_PG_NETS			true ;# false|true (default); Resolves conflicts between pg network with power domains.
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after TCL_FLOORPLAN_FILE or DEF_FLOORPLAN_FILE is read; 
;# can be used to cover additional floorplan constructs,such as bounds, pin guides, or route guides, etc
set SITE_SYMMETRY_LIST			"" ;# Optional; Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script
set DEF_SCAN_FILE			"" ;# Optional; A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or NDM, as SCANDEF is expected to be loaded already   
set TCL_FLOORPLAN_RULE_SCRIPT		"" ;# Specify your floorplan rule file (which contains set_floorplan_*_rules commands) or a script to generate such rules;
;# if specified, will be sourced in init_design.tcl for check_floorplan_rules and for some nodes, it will be sourced by sidefiles
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_PRE_SCRIPT.tcl
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_POST_SCRIPT.tcl
set SWITCH_CONNECTIVITY_FILE    	"" ;# Specify switch connectivity file
set ENABLE_FLOORPLAN_CHECKS		true ;# false|true (default); Enables floorplan checks performed by rm_check_design during init_design stage
set CTS_NDR                              "../RM_FPU/RM/cts_ndr.tcl"; #CTS NDR Rules
########################################################################################## 
### DFT SETUP 
##########################################################################################
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
########################################################################################## 
###+FLOW STEP CONFIGURATION
########################################################################################## 
########################################################################################## 
### ENDPOINT_OPT SETUP
## Variables for route_opt target endpoint PBA CCD (used by endpoint_opt.tcl) 
##########################################################################################
set ENDPOINT_OPT_MAX_PATHS 		"10000" ;# Required input; an integer; specify number of paths to collect; default 10000
set ENDPOINT_OPT_SLACK_THRESHOLD	"-0.001" ;# Required input; a float with unit in ns; collect paths with slack worse than the specified value for target endpoint to work on; 
;# default is -0.001 when current timing unit is ns; user specifeid value is based on the timing unit of the current design;
;# if user specified threshold is less than -1ps, the proc will set it to -0.001ns (i.e. -1ps).
set ENDPOINT_OPT_TARGET_SCENARIOS	"*" ;# Required input; a list of scenarios; collect timing paths from the specified scenarios for target endpoint to work on; 
;# default is * which means all active setup scenarios will be included
set ENDPOINT_OPT_LOOP			1 ;# Required input; an integer; specify number of loops; default is 1
set ENDPOINT_OPT_PATH_GROUP_FILTER 	"" ;# Optional input; specify a filter to exclude certain path groups from route_opt target endpoint PBA CCD; to be used by get_path_groups -filter  
;# for example, set ENDPOINT_OPT_PATH_GROUP_FILTER "name!~IN* && name!~OUT* && name!~*default*" -> exlcudes IO and default path groups
########################################################################################## 
### CHIP FINISH SETUP
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
## Std cell filler and decap cells used by chip_finish step and post ECO refill in timing_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"RM_filler" ;# A string to specify the prefix for metal filler (decap) cells. Required if running ECO flow.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
### ICV IN-DESIGN SETUP
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 		"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 		"z_check_drc" ;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
set ICV_IN_DESIGN_DRC_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for signoff_check_drc.
set ICV_IN_DESIGN_DRC_FILL_VIEW_DATA 		"read" ;# Specify when to read the fill view data. Valid options are read (default) | read_if_uptodate | discard
set ICV_IN_DESIGN_DRC_CELL_VIEWS 		"frame" ;# Specify library cell view to read. Valid options are frame (default) | layout | design;  
;# See signoff.check_drc.read_layout_views & signoff.check_drc.read_design_views MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES 	"" ;# Specify cell types to exclude from analysis.  Valid options are lib_cell | macro | pad | filler.  
;# By default, all cell types are checked.  See signoff.check_drc.excluded_cell_types MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNDP ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNPNR ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_FINISH ""
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS 	false ;# By default (false), DRC violations inside cell instances are reported.  
;# Set to "true" to skip reporting of DRC inside cell instances.
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNDP	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNPNR 	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_FINISH 	false
set ICV_IN_DESIGN_DRC_SELECT_RULES 		"" ;# Specify design rules to check.  The specified rules will be the only rules evaluated.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNPNR 		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_FINISH		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES 		"" ;# Specify design rules to omit from checking.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNPNR		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_FINISH		""
set STREAM_FILES_FOR_MERGE 			"" ;# Specify a list of stream (GDS or OASIS) files to be merged into the current design for signoff_check_drc or signoff_create_metal_fill.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_DRC				true ;# true|false; true enables signoff_check_drc.
set ICV_IN_DESIGN_ADR 				false ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is false
set ICV_IN_DESIGN_ADR_RUNDIR 			"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for singoff_fix_drc.
set ICV_IN_DESIGN_POST_ADR_RUNDIR 		"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 		"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR		"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR		"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_ADR_SELECT_RULES 		"" ;# Specify the non DPT rules to be fixed by ADR
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 			false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNSET		"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_METAL_FILL_RUNDIR		"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_USER_DEFINED_OPTIONS "" ;# Specify user defined ICV options for signoff_create_metal_fill.
set ICV_IN_DESIGN_METAL_FILL_FIX_DENSITY_ERRORS "false" ;# Specify if density rules will be honored during fill insertion, removal, or addition.  
;# See signoff.create_metal_fill.fix_density_errors for additional details.
set ICV_IN_DESIGN_METAL_FILL_SELECT_LAYERS 	"" ;# Specify layers on which to insert metal fill.  By default, all routing layers will be filled.
set ICV_IN_DESIGN_METAL_FILL_COORDINATES 	"" ;# Specify the coordinates to be filled.  By default, the entire design will be filled.
;# For example: {{llx lly} {urx ury}} for rectangular; {{x1 y1} {x2 y2}...{xn yn}} for rectilinear
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" ;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_ECO_THRESHOLD 	"" ;# Specify the percent change to perform incremental fill.  If unspecified, the tool default value is used.
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR 	"z_MFILL_after" ;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | ; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use tool auto generated track_fill_params.rh file or your own paramter file.
set ICV_IN_DESIGN_BASE_FILL false               ; # Enable/disable indesign base fill
set ICV_IN_DESIGN_BASE_FILL_RUNSET ""           ;# Specify the foundry runset for signoff_create_metal_fill command (base layer fill)
set ICV_IN_DESIGN_BASE_FILL_RUNDIR "z_icvFill"  ; # The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_BASE_FILL_FOUNDRY_NODE ""          ; # Specify the foundry node for indesign base fill
set ICV_IN_DESIGN_ENABLE_ALL_LAYER_CHECK true ;# Use to disable all layer checks to limit false errors from missing layout. On by default.
########################################################################################## 
### REDHAWK REDHAWK-SC SETUP
## Variables for Redhawk & Redhawk-SC (RHSC) in-design related settings 
## (used by redhawk_in_design_pnr.tcl & rhsc_in_design_pnr.tcl ; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_SC_DIR                      "" ;# Required; path to RedHawk-SC binary
set REDHAWK_DIR				"" ;# Required; path to RedHawk binary
set REDHAWK_GRID_FARM	        	"" ;# Optional; commands to submit RedHawk/RedHawk-SC in GRID FARM
set REDHAWK_PAD_FILE_NDM                "" ;# The file include tap points on NDM. Default is top level pins.
set REDHAWK_PAD_FILE_PLOC               "" ;# Specify Redhawk pad file
set REDHAWK_PAD_CUSTOMIZED_SCRIPT       "" ;# User script to run command create_taps with different options 
;# Example : ./examples/REDHAWK_PAD_CUSTOMIZED_SCRIPT.txt
set REDHAWK_FREQUENCY			"" ;# Optional to pass frequency to RedHawk 
set REDHAWK_TEMPERATURE			"" ;# Optional to pass temperature to RedHawk
set REDHAWK_SCENARIO		        "" ;# Optional to specify current scenario for running RedHawk
set REDHAWK_MCMM_SCENARIO_CONFIG        "" ;# Optional to specify MCMM for running Redhawk or RHSC on GRID system or local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.GRID.tcl 			--> for IRDP/IRDCCD on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.local.tcl 			--> for IRDP/IRDCCD on local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.GRID.tcl 	--> for IRDP/IRDCCD by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.local.tcl 	--> for IRDP/IRDCCD by customized python on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.GRID.tcl 				--> for Rail Analysis on GRID system 
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.local.tcl 				--> for Rail analysis on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.GRID.tcl  		--> for Rail Analysis by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.local.tcl 		--> for Rail Analysis by customized python on local machine
set REDHAWK_USE_FC_POWER                false;# Optional. Set to true to use the tool's power engine insetead of RedHawk/RHSC power engine. By default RedHawk/RHSC power engine is used.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_LAYER_MAP_FILE              "" ;# Optional. The file include process layer name and LEF layer name
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"static" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file as Redhawk standalone run tcl file.
set RHSC_PYTHON_SCRIPT_FILE             "" ;# Optional. Specify a file as RHSC standalone run python script
set RHSC_GENERATE_COLLATERAL	        "" ;# Optional. The command analyze_rail only generate TWF, DEF, SPEF, PLOC files, this work with RHSC_PYTHON_SCRIPT_FILE
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ;# Optional. Set Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ;# Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ;# Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ;# Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ;# Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
set REDHAWK_PGA_CUSTOMIZED_SCRIPT       "" ;# Optional to add customized PGA setting
;# Example : ./examples/REDHAWK_PGA_CUSTOMIZED_SCRIPT.txt
########################################################################################## 
### TIMING ECO SETUP
## Variables for Timing ECO related settings (used by timing_eco.tcl)
##########################################################################################
## The following ECO_OPT* variables are for ECO fusion.  The PT setup is also needed when implementing the user provided PT change file, as PT reporting is run.
set ECO_OPT_ENGINE                      "pt" ;# Required by eco_opt to specify which tool is used to perform the fusion ECO. Valid values are pt|primeeco|tweaker
set ECO_OPT_EXEC_PATH                   "" ;# Optional override for the eco engine executable used in eco_opt. When left NULL the executable loaded in the environment
;# will be used. This is dependent on the ECO_OPT_ENGINE selected regarding path to pt_shell or tweaker executable
set ECO_OPT_DB_PATH			"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ECO_OPT_RECIPE_INFO			"" ;# Required for eco_opt to spec one or more types of fixes to perform. This variable can be a single type or a list of one or 
;# more groups of types to fix within the session. The variable can contain a single type (e.g. "max_transition") to fix. It can
;# also provide a group of types to fix within the same eco_opt (e.g. "{max_transition setup}"). Finaly, it can specify a list
;# of groups to perform across multiple eco_opt commands ( e.g. "{max_transition setup} hold"). The types supported across all
;# engine options are max_capacitance|max_transition|setup|hold. For primeeco and tweaker the support is captured in the configured
;# ECO_OPT_ENGINE_SCRIPT file. The PT option supports a number of other built-in types found in the eco_opt man page.
set ECO_OPT_ENGINE_SCRIPT		"" ;# Required when ECO_OPT_ENGINE is primeeco or tweaker. This script provides the specifics for how each engine performs each 
;# of the eco fix types. It varies by engine so should be coordinated with ECO_OPT_ENGINE setting. 
;# The base primeeco script is prime_eco_opt_fix.tcl and the base tweaker script is tweaker_eco_opt.tcl are provided with the flow.
set ECO_OPT_PHYSICAL_MODE		"" ;# Specify none, open_site, or occupied_site to guide physical impact.  If not specified, the tool default of "open_site" is run.
set ECO_OPT_WITH_PBA 			false ;# Default false; sets time.pba_optimization_mode to path to enable PBA for eco_opt
set ECO_OPT_EXTRACTION_MODE		"fusion_adv" ;# fusion_adv|in_design|none; default is fusion_adv; sets extract.starrc_mode to corresponding value;
;# fusion_adv and in_design modes require ECO_OPT_STARRC_CONFIG_FILE to be specified;
;# refer to ROUTE_OPT_STARRC_CONFIG_FILE.example.txt for sample syntax
set ECO_OPT_STARRC_CONFIG_FILE 		"" ;# Required when using fusion_adv or in_design extraction modes; specify the configuration file
set ECO_OPT_WORK_DIR			"eco_opt_dir" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ECO_OPT_PRE_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ECO_OPT_POST_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
set ECO_OPT_PT_CORES_PER_SCENARIO	"4" ;# Specify the number of cores per scenario for PT DMSA.
set ECO_OPT_SIGNOFF_SCENARIO_PAIR	"" ;# Optional; Provide scenario constraints file for PT.  Uses a list of {scenario sdc} pairs.
set ECO_OPT_FILLER_CELL_PREFIX 		"$CHIP_FINISH_METAL_FILLER_PREFIX" ;# A string to specify the prefix used to identify filler cells to remove prior to running eco_opt.
;# The default is set the same as CHIP_FINISH_METAL_FILLER_PREFIX.	
set ECO_OPT_CUSTOM_OPTIONS 		""
## The following variables apply when using a user provided PT change file.
set PT_ECO_CHANGE_FILE 			"" ;# The eco_opt mode (default) is run when not set.  When set, this points to the PT change file to implement.
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
########################################################################################## 
### FUNCTIONAL ECO SETUP
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; the verilog file to be used for functional ECO.
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
set TCL_USER_PSC_AUTO_DERIVE_MAPPING_RULE_FILE "" ;# A file for freeze silicon PSC (PSC, or gate array cell) auto derive mapping rule; 
;# to be sourced before the eco_netlist command in functional_eco.tcl;
;# if PSC cells are inserted on the design, for running freeze silicon PSC flow, specify a auto derive mapping rule file;
########################################################################################## 
### USER PLUGIN SCRIPTS
## Variables for pre and post plugins 
#  Placeholder plugin scripts are available in the rm_user_plugin_scripts directory. Use of the placeholder scripts is not required. Path to the plugin scripts can be updated as needed. 
##########################################################################################
set TCL_USER_NON_PERSISTENT_SCRIPT 	"non_persistent_script.tcl" ;# An optional Tcl file to be sourced in each step after opening a block.
set TCL_USER_INIT_DESIGN_PRE_SCRIPT 	"init_design_pre_script.tcl" ;# An optional Tcl file to be sourced at the very beginning of init_design.tcl.
set TCL_USER_INIT_DESIGN_POST_SCRIPT 	"init_design_post_script.tcl" ;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"place_opt_pre_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"place_opt_post_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set TCL_USER_PLACE_OPT_INCREMENTAL_PLACEMENT_POST_SCRIPT "place_opt_incremental_placement_post_script.tcl" ;# An optional Tcl file for customizations after the incremental placement (create_place -incremental)
;# only applicable to non-SPG flow (ENABLE_SPG is false)
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"clock_opt_cts_pre_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"clock_opt_cts_post_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"clock_opt_opto_pre_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "clock_opt_opto_post_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"route_auto_pre_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"route_auto_post_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"route_opt_pre_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_1_POST_SCRIPT    "route_opt_1_post_script.tcl" ;# An optional Tcl file for customizations after first route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization
set TCL_USER_ROUTE_OPT_2_POST_SCRIPT    "route_opt_2_post_script.tcl" ;# An optional Tcl file for customizations after second route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization and right after TCL_USER_ROUTE_OPT_1_POST_SCRIPT is sourced
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"route_opt_post_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set TCL_USER_ENDPOINT_OPT_PRE_SCRIPT 	"endpoint_opt_pre_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced before the main command.
set TCL_USER_ENDPOINT_OPT_SCRIPT 	"" ;# An optional Tcl file for endpoint_opt.tcl to replace the pre-existing main commands.
set TCL_USER_ENDPOINT_OPT_POST_SCRIPT 	"endpoint_opt_post_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced after the main command.
set TCL_USER_TIMING_ECO_PRE_SCRIPT 	"timing_eco_pre_script.tcl" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_TIMING_ECO_POST_SCRIPT 	"timing_eco_post_script.tcl" ;# An optional Tcl file to be sourced after ECO operations.
set ENABLE_INCR_ROUTE_POST_ECO          "true" ;# Enable/disable post eco incremental route
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"chip_finish_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"chip_finish_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"icv_in_design_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"icv_in_design_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
set TCL_USER_REDHAWK_IN_DESIGN_PRE_SCRIPT "redhawk_in_design_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk indesign flow.
set TCL_USER_REDHAWK_IN_DESIGN_POST_SCRIPT "redhawk_in_design_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk indesign flow. 
set TCL_USER_REDHAWK_SC_PRE_SCRIPT	"redhawk_sc_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk SC flow.
set TCL_USER_REDHAWK_SC_POST_SCRIPT	"redhawk_sc_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk SC flow.
set TCL_USER_WRITE_DATA_PRE_SCRIPT 	"" ;# An optional Tcl file for write_data.tcl to be sourced before write_data
set TCL_USER_WRITE_DATA_POST_SCRIPT	"" ;# An optional Tcl file for write_data.tcl to be sourced after write_data
set TCL_USER_FLOORPLAN_PRE_SCRIPT 	"" ;# An optional Tcl file to be sourced at the beginning of floorplan.tcl 
set TCL_USER_FLOORPLAN_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced at the end of floorplan.tcl 
##########################################################################################
### REPORTING & DATA OUTPUT
## Reporting and other variables
##########################################################################################
set DEFINE_NAME_RULES_OPTIONS		"" ;# Optional; defines the naming rules used by change_names.
set OUTPUTS_DIR				"../outputs/" ;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR				"../reports/" ;# Directory to write reports; mainly used by report_qor.tcl
set LOGS_DIR				"../logs/" ;# Directory to logs; mainly used by Makefile*
set ENABLE_INLINE_REPORT_QOR		true ;# true|false; RM default true; enables inline intermediate report_qor calls during the implementation flow   
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_DEBUG			false ;# true|false; RM default false; generates non-SI timing reports during route_auto stage  
set REPORT_VERBOSE			false ;# true|false; RM default false; runs additional report_timing with -max_paths equal to 300 and -slack_lesser_than 0
set REPORT_DISABLE_GUI			false ;# true|false; RM default false; when used the application defaults the display to an offscreen image and does not use/or access the X display	 
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power during reporting
set REPORT_CLOCK_POWER			false ;# true|false; RM default false; set it to true to run report_clock_qor -type power after clock_opt_cts and route_opt stages
set REPORT_POWER_SAIF_FILE		"" ;# Optional; specify a SAIF file for "read_saif $REPORT_POWER_SAIF_FILE" before report_power in report_qor.tcl
set REPORT_POWER_SCALING_RATIO		"" ;# Optional; a float; specify the frequency ratio (SDC frequency/SAIF frequency) (or clock period ratio (SAIF clock period/SDC clock period));
;# if specified, triggers "set_power_clock_scaling -ratio $REPORT_POWER_SCALING_RATIO" command after "read_saif $REPORT_POWER_SAIF_FILE" in report_qor.tcl   
set REPORT_INIT_DESIGN_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the init_design step;
set REPORT_PLACE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the place_opt step;
set REPORT_CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_cts step;
set REPORT_CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_opto step;
set REPORT_ROUTE_AUTO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the route_auto step;
set REPORT_ROUTE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the route_opt step;
set REPORT_CHIP_FINISH_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the chip_finish step.
set REPORT_ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the icv_in_design step;
set REPORT_ENDPOINT_OPT_ACTIVE_SCENARIO_LIST   "" ;# A subset of scenarios to be made active when generating reports for the endpoint_opt step;
set REPORT_TIMING_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the timing_eco step;
set REPORT_FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the functional_eco step;
set REPORT_POWER_SAIF_MAP		"" ;# (optional) specify a SAIF map for report_power if REPORT_POWER_SAIF_FILE is also provided
set WRITE_QOR_DATA			true ;# true|false; report_qor.tcl also runs compare_qor_data command to generate QoR HTML file
set WRITE_QOR_DATA_DIR			"./qor_data" ;# Specify write_qor_data directory
set COMPARE_QOR_DATA_DIR		"./compare_qor_data" ;# Specify compare_qor_data directory
set REPORT_PARALLEL_MAX_CORES 		4 ;# specify core limit for parallel reporting
set REPORT_PARALLEL_SUBMIT_COMMAND 	"" ;# for parallel reporting; if specified, script uses job submission for report_qor.tcl
;# Note : if specified, enables parallel reporting; if not specified (default) runs sequential reporting
;# Example parallel submit command : qsub -cwd -P di -pe mt 4 -m n
set SET_HOST_OPTIONS_MAX_CORES		8 ;# specify core limit for set_host_options -max_cores
set TCL_USER_SUPPLEMENTAL_REPORTS_SCRIPT "" ;# Specify a supplemental reporting script for FC
set FUSION_REFERENCE_LIBRARY_LOG_DIR    "${LOGS_DIR}/lcsh" ;# specify log file directory for fusion library creation; default is $LOGS_DIR/lcsh;../logs//lcsh
icc2_shell> if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {

  set_app_options -name mv.upf.enable_golden_upf -value true
}
mv.upf.enable_golden_upf true
if {[file exists [which $UPF_FILE]]} {
	load_upf $UPF_FILE

## For golden UPF flow only (if supplemental UPF is provided): read
#supplemental UPF file

if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {

	load_upf -supplemental $UPF_SUPPLEMENTAL_FILE

} elseif {$UPF_SUPPLEMENTAL_FILE != ""} {

puts "Error: UPF_SUPPLEMENTAL_FILE($UPF_SUPPLEMENTAL_FILE) is invalid. Please correct it."

}

puts "Info: Running commit_upf"
commit_upf

} elseif {$UPF_FILE != ""} {
puts "Error: UPF file($UPF_FILE) is invalid. Please correct it."
}
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/top/files/raven_soc.upf' (FILE-007)
load_upf "/home1/BPPD08/NavEeN/internship/simpleuart/files/simpleuart.upf" -scope simpleuart
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/simpleuart/files/simpleuart.upf' (FILE-007)
create_power_domain PD -include_scope
create_supply_port VDD -direction in 
create_supply_port VSS -direction in 
create_supply_net  VDD
create_supply_net VSS
set_domain_supply_net PD -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports VDD
connect_supply_net VSS -ports VSSload_upf "/home1/BPPD08/NavEeN/internship/spimemio/files/spimemio.upf" -scope spimemio
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/spimemio/files/spimemio.upf' (FILE-007)
create_power_domain PDm -include_scope
create_supply_port VDD -direction in 
create_supply_port VSS -direction in 
create_supply_port VDDo -direction in
create_supply_net  VDD
create_supply_net VSS
create_supply_net VDDo
set_related_supply_net -ground VSS -power VDDo
set_domain_supply_net PDm -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports VDD
connect_supply_net VDDo -ports VDDo
connect_supply_net VSS -ports VSS
create_power_domain PDs -include_scope
create_supply_port VDD -direction in 
create_supply_port VDDh -direction in 
create_supply_port VSS -direction in 
create_supply_net  VDD
create_supply_net  VDDh
create_supply_net VSS
set_domain_supply_net PDs -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports {VDD spimemio/VDDo simpleuart/VDD}
connect_supply_net VSS -ports {VSS simpleuart/VSS spimemio/VSS}
connect_supply_net VDDh -ports {VDDh spimemio/VDD}
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/top/dc_outputs/raven_soc.supplement.upf' (FILE-007)
#Generated by Design Compiler (R) NXT(T-2022.03-SP4) on Tue May 13 18:03:17 2025
#Supplemental UPF [includes derived supply exceptions]
connect_supply_net VDD -ports {cfgreg_do_8__UPF_LS/VDDL cfgreg_do_9__UPF_LS/VDDL cfgreg_do_10__UPF_LS/VDDL cfgreg_do_11__UPF_LS/VDDL cfgreg_do_16__UPF_LS/VDDL cfgreg_do_17__UPF_LS/VDDL cfgreg_do_18__UPF_LS/VDDL cfgreg_do_19__UPF_LS/VDDL cfgreg_do_20__UPF_LS/VDDL cfgreg_do_21__UPF_LS/VDDL cfgreg_do_22__UPF_LS/VDDL cfgreg_do_31__UPF_LS/VDDL rdata_0__UPF_LS/VDDL rdata_1__UPF_LS/VDDL rdata_2__UPF_LS/VDDL rdata_3__UPF_LS/VDDL rdata_4__UPF_LS/VDDL rdata_5__UPF_LS/VDDL rdata_6__UPF_LS/VDDL rdata_7__UPF_LS/VDDL rdata_8__UPF_LS/VDDL rdata_9__UPF_LS/VDDL rdata_10__UPF_LS/VDDL rdata_11__UPF_LS/VDDL rdata_12__UPF_LS/VDDL rdata_13__UPF_LS/VDDL rdata_14__UPF_LS/VDDL rdata_15__UPF_LS/VDDL rdata_16__UPF_LS/VDDL rdata_17__UPF_LS/VDDL rdata_18__UPF_LS/VDDL rdata_19__UPF_LS/VDDL rdata_20__UPF_LS/VDDL rdata_21__UPF_LS/VDDL rdata_22__UPF_LS/VDDL rdata_23__UPF_LS/VDDL rdata_24__UPF_LS/VDDL rdata_25__UPF_LS/VDDL rdata_26__UPF_LS/VDDL rdata_27__UPF_LS/VDDL rdata_28__UPF_LS/VDDL rdata_29__UPF_LS/VDDL rdata_30__UPF_LS/VDDL rdata_31__UPF_LS/VDDL flash_io3_do_UPF_LS/VDDL flash_io2_do_UPF_LS/VDDL flash_io1_do_UPF_LS/VDDL flash_io0_do_UPF_LS/VDDL flash_io3_oeb_UPF_LS/VDDL flash_io2_oeb_UPF_LS/VDDL flash_io1_oeb_UPF_LS/VDDL flash_io0_oeb_UPF_LS/VDDL cfgreg_do_4__UPF_LS/VDDL flash_clk_UPF_LS/VDDL cfgreg_do_5__UPF_LS/VDDL flash_csb_UPF_LS/VDDL ready_UPF_LS/VDDL}
connect_supply_net VDDh -ports {cfgreg_do_8__UPF_LS/VDDH cfgreg_do_9__UPF_LS/VDDH cfgreg_do_10__UPF_LS/VDDH cfgreg_do_11__UPF_LS/VDDH cfgreg_do_16__UPF_LS/VDDH cfgreg_do_17__UPF_LS/VDDH cfgreg_do_18__UPF_LS/VDDH cfgreg_do_19__UPF_LS/VDDH cfgreg_do_20__UPF_LS/VDDH cfgreg_do_21__UPF_LS/VDDH cfgreg_do_22__UPF_LS/VDDH cfgreg_do_31__UPF_LS/VDDH rdata_0__UPF_LS/VDDH rdata_1__UPF_LS/VDDH rdata_2__UPF_LS/VDDH rdata_3__UPF_LS/VDDH rdata_4__UPF_LS/VDDH rdata_5__UPF_LS/VDDH rdata_6__UPF_LS/VDDH rdata_7__UPF_LS/VDDH rdata_8__UPF_LS/VDDH rdata_9__UPF_LS/VDDH rdata_10__UPF_LS/VDDH rdata_11__UPF_LS/VDDH rdata_12__UPF_LS/VDDH rdata_13__UPF_LS/VDDH rdata_14__UPF_LS/VDDH rdata_15__UPF_LS/VDDH rdata_16__UPF_LS/VDDH rdata_17__UPF_LS/VDDH rdata_18__UPF_LS/VDDH rdata_19__UPF_LS/VDDH rdata_20__UPF_LS/VDDH rdata_21__UPF_LS/VDDH rdata_22__UPF_LS/VDDH rdata_23__UPF_LS/VDDH rdata_24__UPF_LS/VDDH rdata_25__UPF_LS/VDDH rdata_26__UPF_LS/VDDH rdata_27__UPF_LS/VDDH rdata_28__UPF_LS/VDDH rdata_29__UPF_LS/VDDH rdata_30__UPF_LS/VDDH rdata_31__UPF_LS/VDDH flash_io3_do_UPF_LS/VDDH flash_io2_do_UPF_LS/VDDH flash_io1_do_UPF_LS/VDDH flash_io0_do_UPF_LS/VDDH flash_io3_oeb_UPF_LS/VDDH flash_io2_oeb_UPF_LS/VDDH flash_io1_oeb_UPF_LS/VDDH flash_io0_oeb_UPF_LS/VDDH cfgreg_do_4__UPF_LS/VDDH flash_clk_UPF_LS/VDDH cfgreg_do_5__UPF_LS/VDDH flash_csb_UPF_LS/VDDH ready_UPF_LS/VDDH}
connect_supply_net VSS -ports {cfgreg_do_8__UPF_LS/VSS cfgreg_do_9__UPF_LS/VSS cfgreg_do_10__UPF_LS/VSS cfgreg_do_11__UPF_LS/VSS cfgreg_do_16__UPF_LS/VSS cfgreg_do_17__UPF_LS/VSS cfgreg_do_18__UPF_LS/VSS cfgreg_do_19__UPF_LS/VSS cfgreg_do_20__UPF_LS/VSS cfgreg_do_21__UPF_LS/VSS cfgreg_do_22__UPF_LS/VSS cfgreg_do_31__UPF_LS/VSS rdata_0__UPF_LS/VSS rdata_1__UPF_LS/VSS rdata_2__UPF_LS/VSS rdata_3__UPF_LS/VSS rdata_4__UPF_LS/VSS rdata_5__UPF_LS/VSS rdata_6__UPF_LS/VSS rdata_7__UPF_LS/VSS rdata_8__UPF_LS/VSS rdata_9__UPF_LS/VSS rdata_10__UPF_LS/VSS rdata_11__UPF_LS/VSS rdata_12__UPF_LS/VSS rdata_13__UPF_LS/VSS rdata_14__UPF_LS/VSS rdata_15__UPF_LS/VSS rdata_16__UPF_LS/VSS rdata_17__UPF_LS/VSS rdata_18__UPF_LS/VSS rdata_19__UPF_LS/VSS rdata_20__UPF_LS/VSS rdata_21__UPF_LS/VSS rdata_22__UPF_LS/VSS rdata_23__UPF_LS/VSS rdata_24__UPF_LS/VSS rdata_25__UPF_LS/VSS rdata_26__UPF_LS/VSS rdata_27__UPF_LS/VSS rdata_28__UPF_LS/VSS rdata_29__UPF_LS/VSS rdata_30__UPF_LS/VSS rdata_31__UPF_LS/VSS flash_io3_do_UPF_LS/VSS flash_io2_do_UPF_LS/VSS flash_io1_do_UPF_LS/VSS flash_io0_do_UPF_LS/VSS flash_io3_oeb_UPF_LS/VSS flash_io2_oeb_UPF_LS/VSS flash_io1_oeb_UPF_LS/VSS flash_io0_oeb_UPF_LS/VSS cfgreg_do_4__UPF_LS/VSS flash_clk_UPF_LS/VSS cfgreg_do_5__UPF_LS/VSS flash_csb_UPF_LS/VSS ready_UPF_LS/VSS}
Info: Running commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 57 level shifter cell(s) in the design. (MV-021)
Information: Total 0 out of 57 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
icc2_shell> report_pvt
Information: Timer using 1 threads
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Corner ss0p6vm40c: no PVT mismatches. (PVT-032)
Warning: Network of supply net VDD has no early voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDDh has no early voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDDh has no late voltage defined in corner ss0p6vm40c. (PVT-014)
Information: Corner ss0p6v125c: no PVT mismatches. (PVT-032)
Warning: Network of supply net VDD has no early voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDDh has no early voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDDh has no late voltage defined in corner ss0p6v125c. (PVT-014)
****************************************
Report : pvt
Design : raven_soc
Version: T-2022.03-SP4
Date   : Fri May 16 15:22:19 2025
****************************************

--------------------------------------------------------------------------------
Information: Corner ss0p6v125c: no PVT mismatches. (PVT-032)
Warning: Network of supply net VDD has no early voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDDh has no early voltage defined in corner ss0p6v125c. (PVT-014)
Warning: Network of supply net VDDh has no late voltage defined in corner ss0p6v125c. (PVT-014)
--------------------------------------------------------------------------------



--------------------------------------------------------------------------------
Information: Corner ss0p6vm40c: no PVT mismatches. (PVT-032)
Warning: Network of supply net VDD has no early voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDDh has no early voltage defined in corner ss0p6vm40c. (PVT-014)
Warning: Network of supply net VDDh has no late voltage defined in corner ss0p6vm40c. (PVT-014)
--------------------------------------------------------------------------------



1
icc2_shell> source -echo $TCL_MCMM_SETUP_FILE
##########################################################################################
# Script: TCL_MCMM_SETUP_FILE.explicit.tcl (example)
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
## Note :
#  1. To see the full list of mode / corner / scenario specific commands, 
#      refer to SolvNet 1777585 : "Multicorner-multimode constraint classification" 
#
#  2. Corner operating conditions are recommended to be specified directly through 
#     set_process_number, set_voltage and set_temperature
#
#	The PVT resolution function always finds the closest PVT match between the operating conditions and 
#      	the library pane.
#	A Corner operating condition may be specified directly with the set_process_number, set_voltage and 
#	set_temperature commands or indirectly with the set_operating_conditions command.
#	The set_process_label command may be used to distinguish between library panes with the same PVT 
#	values but different process labels.
##############################################################################################
# The following is a sample script to create one shared mode, two corners, and two scenarios,
# with mode, corner, and scenario constraints all explicitly provided, 
# which you can expand to accomodate your design.
# Reading of the TLUPlus files should be done beforehand,
# so the parasitic models can be referred to in the constraints.
# Specify TCL_PARASITIC_SETUP_FILE in design_setup.tcl for your read_parasitic_tech commands.
# read_parasitic_tech_example.tcl is provided as an example.
##############################################################################################
########################################
## Variables
########################################
## Mode constraints; expand the section as needed
set mode1 				"turbo" ;# name for mode1	
set mode_constraints($mode1)            "../design_data/raven_m_turbo.tcl" ;# for mode1 specific SDC constraints
set mode2				"func" ;# name for mode1	
set mode_constraints($mode2)            "../design_data/raven_m_func.tcl" ;# for mode1 specific SDC constraints
## Corner constraints; expand it as needed
set corner1 				"ss0p6v125c"; # name of corner1	
set corner_constraints($corner1)        "../design_data/raven_c_ss0p6v125c.tcl" ;# for corner1 specific SDC constraints 
set corner2 				"ss0p6vm40c"; # name of corner2	
set corner_constraints($corner2)        "../design_data/raven_c_ss0p6vm40c.tcl" ; # for corner2 specific SDC constraints 
## Scenario constraints; expand it as needed; "::" is used as the separator following time.scenario_auto_name_separator default
set scenario1 				"${mode1}::${corner1}" ;# scenario1 with mode1 and corner1
set scenario_constraints($scenario1)    "../design_data/raven_s_turbo.ff_125c.tcl" ;# for scenario1 specific SDC constraints
set scenario2 				"${mode1}::${corner2}" ;# scenario1 with mode1 and corner2
set scenario_constraints($scenario2)    "../design_data/raven_s_turbo.ss_m40c.tcl" ;# for scenario2 specific SDC constraints
set scenario3 				"${mode2}::${corner2}" ;# scenario1 with mode1 and corner2
set scenario_constraints($scenario3)    "../design_data/raven_s_func.ss_m40c.tcl" ;# for scenario3 specific SDC constraints
########################################i
## Create modes, corners, and scenarios first
########################################
remove_modes -all; remove_corners -all; remove_scenarios -all
foreach m [array name mode_constraints] {
	puts "RM-info: create_mode $m"
	create_mode $m
}
RM-info: create_mode func
RM-info: create_mode turbo
foreach c [array name corner_constraints] {
	puts "RM-info: create_corner $c"
	create_corner $c
}
RM-info: create_corner ss0p6v125c
RM-info: create_corner ss0p6vm40c
foreach s [array name scenario_constraints] {
	set m [lindex [split $s :] 0]
	set c [lindex [split $s :] end]
	create_scenario -name $s -mode $m -corner $c
}
Created scenario turbo::ss0p6v125c for mode turbo and corner ss0p6v125c
All analysis types are activated.
Created scenario func::ss0p6vm40c for mode func and corner ss0p6vm40c
All analysis types are activated.
Created scenario turbo::ss0p6vm40c for mode turbo and corner ss0p6vm40c
All analysis types are activated.
########################################
## Populate constraints 
########################################
## Populate mode contraints
foreach m [array name mode_constraints] {
	current_mode $m

	current_scenario [index_collection [get_scenarios -mode $m] 0] 
	# ensures a current_scenario exists in case provided mode constraints are actually scenario specific

	puts "RM-info: current_mode $m"
	source  -echo $mode_constraints($m)
}
RM-info: current_mode func
create_clock -period 4.5  [get_ports pll_clk]
create_clock -period 4.5  [get_ports ext_clk]
RM-info: current_mode turbo
#################################################################
####################defining clock definations###################
#################################################################
create_clock -period 4  [get_ports pll_clk]
create_clock -period 4  [get_ports ext_clk]
## Populate corner contraints
#  Please ensure parasitics are assigned to the corners properly
foreach c [array name corner_constraints] {
	current_corner $c

	current_scenario [index_collection [get_scenarios -corner $c] 0] 
	# ensures a current_scenario exists in case provided corner constraints are actually scenario specific

	puts "RM-info: current_corner $c"
	source -echo $corner_constraints($c) 

	# pls ensure $corner_constraints($c) includes set_parasitic_parameters command for the corresponding corner,
	# for example, set_parasitic_parameters -late_spec $parasitics1 -early_spec $parasitics2,
	# where the command points to the parasitics read by the read_parasitic_tech commands.
	# Specify TCL_PARASITIC_SETUP_FILE in design_setup.tcl for your read_parasitic_tech commands.
	# read_parasitic_tech_example.tcl is provided as an example.
}
RM-info: current_corner ss0p6v125c
set_parasitic_parameters -late_spec max_Tlu -early_spec min_Tlu -corners ss0p6v125c
set_temperature -40 -corners ss0p6v125c
set_voltage 0.60 -object_list VDD -corner ss0p6v125c
set_voltage 0.60 -object_list VDDh -corner ss0p6v125c
set_voltage 0.00 -object_list VSSRM-info: current_corner ss0p6vm40c
set_parasitic_parameters -early_spec min_Tlu -late_spec min_Tlu -corners ss0p6vm40c
set_temperature -40 -corners ss0p6vm40c
set_voltage 0.60 -object_list VDD  -corners ss0p6vm40c
set_voltage 0.60 -object_list VDDh  -corners ss0p6vm40c
set_voltage 0.00 -object_list VSS## Populate scenario constraints
foreach s [array name scenario_constraints] {
	current_scenario $s
	puts "RM-info: current_scenario $s"
	source -echo $scenario_constraints($s)
}
RM-info: current_scenario turbo::ss0p6v125c
set_clock_uncertainty -setup 1.0 [get_clock *clk]
set_clock_uncertainty -hold 0.1 [get_clock *clk]
set_clock_latency -max 0.10 [get_clock *clk]
set_clock_latency -min 0.05 [get_clock *clk]
#################################################################
#################### input and output timing#####################
#################################################################
set_input_delay 0.5 -clock pll_clk {pll_clk}
Information: Timer using 1 threads
set_input_delay 0.5 -clock ext_clk {ext_clk}
set_output_delay 0.5 [all_outputs]
#################################################################
#################### Design Rules ###############################
#################################################################
set_max_fanout 200 [current_design]
Warning: The 'set_max_fanout' command is not supported in this program.  The command will be ignored. (CSTR-011)
set_max_transition 0.5 [current_design]
set_max_capacitance 50 [current_design]
set_load -pin_load 0.2 [all_outputs]
RM-info: current_scenario func::ss0p6vm40c
set_clock_uncertainty -setup 1.0 [get_clock *clk]
set_clock_uncertainty -hold 0.1 [get_clock *clk]
set_clock_latency -max 0.10 [get_clock *clk]
set_clock_latency -min 0.05 [get_clock *clk]
#################################################################
#################### input and output timing#####################
#################################################################
set_input_delay 0.5 -clock pll_clk {pll_clk}
set_input_delay 0.5 -clock ext_clk {ext_clk}
set_output_delay 0.5 [all_outputs]
#################################################################
#################### Design Rules ###############################
#################################################################
set_max_fanout 200 [current_design]
set_max_transition 0.5 [current_design]
set_max_capacitance 50 [current_design]
set_load -pin_load 0.2 [all_outputs]
RM-info: current_scenario turbo::ss0p6vm40c
set_clock_uncertainty -setup 1.0 [get_clock *clk]
set_clock_uncertainty -hold 0.1 [get_clock *clk]
set_clock_latency -max 0.10 [get_clock *clk]
set_clock_latency -min 0.05 [get_clock *clk]
#################################################################
#################### input and output timing#####################
#################################################################
set_input_delay 0.5 -clock pll_clk {pll_clk}
set_input_delay 0.5 -clock ext_clk {ext_clk}
set_output_delay 0.5 [all_outputs]
#################################################################
#################### Design Rules ###############################
#################################################################
set_max_fanout 200 [current_design]
set_max_transition 0.5 [current_design]
set_max_capacitance 50 [current_design]
set_load -pin_load 0.2 [all_outputs]
########################################
## Configure analysis settings for scenarios
########################################
# Below are just examples to show usage of set_scenario_status (actual usage shold depend on your objective)
# scenario1 is a setup scenario and scenario2 is a hold scenario
set_scenario_status $scenario1 -none -setup true -hold true -leakage_power true -dynamic_power true -max_transition true -max_capacitance true -min_capacitance false -active true
Scenario turbo::ss0p6v125c (mode turbo corner ss0p6v125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
set_scenario_status $scenario2 -none -setup true -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true
Scenario turbo::ss0p6vm40c (mode turbo corner ss0p6vm40c) is active for setup/hold/leakage_power/max_transition/min_capacitance analysis.
set_scenario_status $scenario3 -none -setup true -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true
Scenario func::ss0p6vm40c (mode func corner ss0p6vm40c) is active for setup/hold/leakage_power/max_transition/min_capacitance analysis.
redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_scenarios.rpt {report_scenarios} 
## Note :
#  To remove duplicate modes, corners, and scenarios, and to improve runtime and capacity,
#  without loss of constraints, try the following command :
#	remove_duplicate_timing_contextsicc2_shell> report_pvtInformation: Corner ss0p6vm40c: no PVT mismatches. (PVT-032)
Information: Corner ss0p6v125c: no PVT mismatches. (PVT-032)
****************************************
Report : pvt
Design : raven_soc
Version: T-2022.03-SP4
Date   : Fri May 16 15:22:43 2025
****************************************

--------------------------------------------------------------------------------
Information: Corner ss0p6v125c: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



--------------------------------------------------------------------------------
Information: Corner ss0p6vm40c: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



1
icc2_shell> route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-05-16 15:22:51 / Session: 0.77 hr / Command: 0.00 hr / Memory: 997 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:   123 s (  0.03 hr )  ELAPSE:  2758 s (  0.77 hr )  MEM-PEAK:  1005 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned ON for design 'raven_soc.dlib:routing.design'. (TIM-125)
Information: Design routing has 10339 nets, 0 global routed, 10336 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is DR for design 'raven_soc'. (NEX-022)
---extraction options---
Corner: ss0p6v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Corner: ss0p6vm40c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: routing 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 10195 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10195, routed nets = 10195, across physical hierarchy nets = 0, parasitics cached nets = 10195, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Route-opt timing update complete          CPU:   167 s (  0.05 hr )  ELAPSE:  2819 s (  0.78 hr )  MEM-PEAK:  1152 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario turbo::ss0p6vm40c.
Information: Activity propagation will be performed for scenario func::ss0p6vm40c.
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6v125c/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14lvt_ss0p6vm40c/SAEDLVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14lvt_ss0p6vm40c/SAEDLVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 16 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
16 sequential multibit library cells have missing sequential mapping relevant attributes
Information: Doing activity propagation for mode 'turbo' and corner 'ss0p6vm40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario turbo::ss0p6vm40c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Doing activity propagation for mode 'func' and corner 'ss0p6vm40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::ss0p6vm40c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario turbo::ss0p6v125c identical to that on turbo::ss0p6vm40c (POW-006)
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func::ss0p6vm40c
2: turbo::ss0p6v125c
3: turbo::ss0p6vm40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: pll_clk
8: ext_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1523     0.2498      2   0.0623    11.0106    457
    1   8   0.1523     0.2498      2   0.0623    11.0106    457
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   1.1717    17.2185     68   0.0623    11.0651    457
    2   8   1.1717    17.2185     68   0.0623    11.0651    457
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.6523     4.8459     24   0.0623    11.0106    457
    3   8   0.6523     4.8459     24   0.0623    11.0106    457
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1523     0.2498   0.2498      2   0.0623    11.0106    457        0     0.0000        -  45638.719
    2   *   1.1717    17.2185  17.2185     68   0.0623    11.0651    457        0     0.0000      260  45638.719
    3   *   0.6523     4.8459   4.8459     24   0.0623    11.0106    457        0     0.0000        -  45638.719
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   1.1717    17.2185  17.2185     68   0.0623    11.0783    457        0     0.0000      260  45638.719      9427.04       9689
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    1.1717    17.2185  17.2185     68   0.0623    11.0783    457        0      260  45638.719      9427.04       9689
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 3 voltage domains.
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Route-opt initialization complete         CPU:   206 s (  0.06 hr )  ELAPSE:  2877 s (  0.80 hr )  MEM-PEAK:  1252 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_ss0p6vm40c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_ss0p6vm40c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 4285 total shapes.
Layer M2: cached 44 shapes out of 55444 total shapes.
Cached 2886 vias out of 96949 total vias.
Total 2.9471 seconds to build cellmap data
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
INFO: creating 86(r) x 86(c) GridCells YDim 1.8 XDim 1.8
Total 0.3612 seconds to load 11029 cell instances into cellmap
Moveable cells: 9318; Application fixed cells: 91; Macro cells: 0; User fixed cells: 1620
10241 out of 10241 data nets are detail routed, 95 out of 95 clock nets are detail routed and total 10336 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 0.8875, cell height 0.6036, cell area 0.5438 for total 9409 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1         25.07       25.07     11.79      1845       9427.04    45638.72        9689              0.80      1252

Route-opt optimization Phase 3 Iter  1         25.07       25.07     11.79      1845       9427.04    45638.72        9689              0.80      1252
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1         25.07       25.07     11.79      1845       9425.62    45626.21        9689              0.81      1252
Route-opt optimization Phase 4 Iter  2         25.07       25.07     11.79      1845       9425.62    45626.21        9689              0.82      1305
Route-opt optimization Phase 4 Iter  3         25.07       25.07     11.79      1845       9425.62    45626.21        9689              0.82      1305
Route-opt optimization Phase 4 Iter  4         25.07       25.07     11.79      1845       9425.62    45626.21        9689              0.82      1305
Route-opt optimization Phase 4 Iter  5         25.07       25.07     11.79      1845       9425.62    45626.21        9689              0.82      1305

Route-opt optimization Phase 5 Iter  1         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter  2         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter  3         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter  4         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter  5         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter  6         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter  7         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter  8         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter  9         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter 10         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter 11         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter 12         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305
Route-opt optimization Phase 5 Iter 13         25.07       25.07     11.79        56       9484.45    46657.27        9811              0.82      1305

Route-opt optimization Phase 6 Iter  1         25.07       25.07     11.79        56       9484.50    46669.26        9811              0.82      1305
Route-opt optimization Phase 6 Iter  2         25.07       25.07     11.79        56       9484.50    46669.26        9811              0.82      1305

Disable clock slack update for ideal clocks
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 7 Iter  1          0.00        0.00     11.79        56       9484.50    46669.26        9811              0.82      1305
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 8 Iter  1          0.00        0.00     11.79        56       9484.50    46669.26        9811              0.82      1305
Route-opt optimization Phase 8 Iter  2          0.00        0.00     11.79        56       9484.50    46669.26        9811              0.82      1305
Route-opt optimization Phase 8 Iter  3          0.00        0.00     11.79        56       9484.50    46669.26        9811              0.82      1305
Route-opt optimization Phase 8 Iter  4          0.00        0.00     11.79        56       9484.50    46669.26        9811              0.82      1305
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 8 Iter  5          0.00        0.00     11.79        56       9484.50    46669.26        9811              0.82      1305
Route-opt optimization Phase 8 Iter  6          0.00        0.00     11.79        56       9484.50    46669.26        9811              0.82      1305
Route-opt optimization Phase 8 Iter  7          0.00        0.00     11.79        56       9484.50    46669.26        9811              0.82      1305
Route-opt optimization Phase 8 Iter  8          0.00        0.00     11.79        56       9484.50    46669.26        9811              0.82      1305

Disable clock slack update for ideal clocks
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 9 Iter  1          0.00        0.00     11.79        56       9484.50    46669.26        9811              0.82      1305
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 10 Iter  1         0.00        0.00     11.79        56       9484.50    46669.26        9811              0.84      1305
INFO: New Levelizer turned on
Route-opt optimization Phase 10 Iter  2         0.00        0.00     11.79        56       9484.50    46669.26        9811              0.84      1305
INFO: New Levelizer turned on

Route-opt optimization Phase 11 Iter  1         0.00        0.00     11.79        56       9474.69    46230.05        9811              0.84      1305


Route-opt optimization Phase 13 Iter  1         0.00        0.00     11.79        49       9457.06    46115.50        9753              0.84      1305
Route-opt optimization Phase 13 Iter  2         0.00        0.00     11.79        49       9457.06    46115.50        9753              0.86      1305


Route-opt optimization complete                 0.00        0.00     11.79        49       9602.91    47081.04       10217              0.86      1305

Route-opt route preserve complete         CPU:   366 s (  0.10 hr )  ELAPSE:  3111 s (  0.86 hr )  MEM-PEAK:  1324 MB
INFO: Sending timing info to router
Generating Timing information  
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Design  Scenario func::ss0p6vm40c (Mode func Corner ss0p6vm40c)
Generating Timing information  ... Done
Information: The net parasitics of block raven_soc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:02 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 4295 total shapes.
Layer M2: cached 44 shapes out of 56684 total shapes.
Cached 2886 vias out of 100615 total vias.

Legalizing Top Level Design raven_soc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.4978 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 302 ref cells (100 fillers) from library
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none   0.2000     none  
  LVTIMP   LVTIMP   0.2000     none     none  
  LVTIMP   LVTIMP   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     17791.5        11557        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (4 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  11557
number of references:               302
number of site rows:                222
number of locations attempted:   187426
number of locations failed:       15476  (8.3%)

Legality of references at locations:
74 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2046      30341      7958 ( 26.2%)       6756      1696 ( 25.1%)  SAEDRVT14_FSDPQ_V2LP_1
   239       3234       686 ( 21.2%)       1827       548 ( 30.0%)  SAEDRVT14_ADDH_0P5
   138       1760       470 ( 26.7%)       1520       571 ( 37.6%)  SAEDRVT14_ADDF_V1_0P5
   723       8765       613 (  7.0%)       4797       272 (  5.7%)  SAEDRVT14_OAI22_0P5
   111       1410       253 ( 17.9%)        808       126 ( 15.6%)  SAEDRVT14_AO32_U_0P5
    93       1171       178 ( 15.2%)        883       176 ( 19.9%)  SAEDRVT14_OR4_1
    73        911       112 ( 12.3%)        520        80 ( 15.4%)  SAEDRVT14_OA21B_1
   137       1640       111 (  6.8%)        982        68 (  6.9%)  SAEDRVT14_AN2_MM_1
    36        448        66 ( 14.7%)        496        95 ( 19.2%)  SAEDRVT14_NR2_MM_6
    40        386        79 ( 20.5%)        522        79 ( 15.1%)  SAEDRVT14_LDPQ_U_0P5

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)         16         5 ( 31.2%)  SAEDRVT14_AOI222_0P5
     2         32        13 ( 40.6%)         24         9 ( 37.5%)  SAEDRVT14_INV_8
     2         16         8 ( 50.0%)         40        13 ( 32.5%)  SAEDLVT14_INV_ECO_3
   138       1760       470 ( 26.7%)       1520       571 ( 37.6%)  SAEDRVT14_ADDF_V1_0P5
  2046      30341      7958 ( 26.2%)       6756      1696 ( 25.1%)  SAEDRVT14_FSDPQ_V2LP_1
     1         16         4 ( 25.0%)          0         0 (  0.0%)  SAEDLVT14_ADDH_0P5
     1          8         0 (  0.0%)         24         8 ( 33.3%)  SAEDRVT14_NR2_MM_4
     1          8         3 ( 37.5%)         16         3 ( 18.8%)  SAEDRVT14_AN2_1
   239       3234       686 ( 21.2%)       1827       548 ( 30.0%)  SAEDRVT14_ADDH_0P5
     2         16         6 ( 37.5%)         32         5 ( 15.6%)  SAEDRVT14_ND3B_0P5

Legality of references in rows:
2 references had row failures.
Worst 2 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      222       112 ( 50.5%)  SAEDRVT14_LVLDBUF_IY2V1_1
      222       112 ( 50.5%)  SAEDRVT14_LVLDBUF_IY2V1_2


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        9846 (117845 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.082 um ( 0.14 row height)
rms weighted cell displacement:   0.082 um ( 0.14 row height)
max cell displacement:            1.332 um ( 2.22 row height)
avg cell displacement:            0.016 um ( 0.03 row height)
avg weighted cell displacement:   0.016 um ( 0.03 row height)
number of cells moved:              962
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: cpu/U316 (SAEDLVT14_ND2_CDC_1)
  Input location: (72.234,126.4)
  Legal location: (73.566,126.4)
  Displacement:   1.332 um ( 2.22 row height)
Cell: U1463 (SAEDRVT14_AO221_0P5)
  Input location: (15.92,44.8)
  Legal location: (14.662,44.8)
  Displacement:   1.258 um ( 2.10 row height)
Cell: ropt_mt_inst_4631 (SAEDLVT14_BUF_1P5)
  Input location: (16.29,17.8)
  Legal location: (16.438,19)
  Displacement:   1.209 um ( 2.02 row height)
Cell: U1608 (SAEDLVT14_OAI22_2)
  Input location: (15.846,40.6)
  Legal location: (14.662,40.6)
  Displacement:   1.184 um ( 1.97 row height)
Cell: cpu/U953 (SAEDRVT14_NR2_MM_0P5)
  Input location: (124.108,120.4)
  Legal location: (125.218,120.4)
  Displacement:   1.110 um ( 1.85 row height)
Cell: cpu/U548 (SAEDLVT14_OAI21_0P5)
  Input location: (121.888,120.4)
  Legal location: (120.778,120.4)
  Displacement:   1.110 um ( 1.85 row height)
Cell: cpu/U3048 (SAEDRVT14_NR2_MM_6)
  Input location: (65.5,125.8)
  Legal location: (64.464,125.8)
  Displacement:   1.036 um ( 1.73 row height)
Cell: cpu/U3019 (SAEDRVT14_NR2_6)
  Input location: (65.426,127.6)
  Legal location: (64.39,127.6)
  Displacement:   1.036 um ( 1.73 row height)
Cell: cpu/U2012 (SAEDRVT14_AOI22_0P5)
  Input location: (64.686,125.8)
  Legal location: (63.65,125.8)
  Displacement:   1.036 um ( 1.73 row height)
Cell: U1034 (SAEDLVT14_OAI21_0P5)
  Input location: (16.29,59.2)
  Legal location: (15.328,59.2)
  Displacement:   0.962 um ( 1.60 row height)

Legalization succeeded.
Total Legalizer CPU: 9.003
Total Legalizer Wall Time: 11.529
----------------------------------------------------------------

Route-opt legalization complete           CPU:   376 s (  0.10 hr )  ELAPSE:  3125 s (  0.87 hr )  MEM-PEAK:  1324 MB
****************************************
Report : Power/Ground Connection Summary
Design : raven_soc
Version: T-2022.03-SP4
Date   : Fri May 16 15:29:00 2025
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  11003/11559
Power net VDDh                 57/57
Ground net VSS                 11001/11557
--------------------------------------------------------------------------------
Information: connections of 1112 power/ground pin(s) are created or changed.
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule rm_leaf equivalent to default rule
Warning: The step 0.037 of horizontal track TRACK_0 is less than the pitch 0.074 of layer M1. (ZRT-642)
Warning: 4110 horizontal tracks are found in area (0, 0, 153.57, 153.2) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 1 top cell ports with no pins. (ZRT-027)
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA32_U_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA32_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_2/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_CKGTPLT_V5_2/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2B_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_ECO_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_TIE0_PV1ECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
soft rule shld_1 is redundant
[ECO: DbIn With Extraction] Elapsed real time: 0:00:09 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: DbIn With Extraction] Stage (MB): Used  112  Alloctr  113  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  115  Alloctr  117  Proc 9143 
Warning: Power net VDDh has no power preroutes, skip tie-off. (ZRT-101)
[ECO: Analysis] Elapsed real time: 0:00:09 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: Analysis] Stage (MB): Used  112  Alloctr  113  Proc    0 
[ECO: Analysis] Total (MB): Used  116  Alloctr  117  Proc 9143 
Num of eco nets = 10866
Num of open eco nets = 1940
[ECO: Init] Elapsed real time: 0:00:09 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: Init] Stage (MB): Used  114  Alloctr  114  Proc    0 
[ECO: Init] Total (MB): Used  117  Alloctr  118  Proc 9143 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  121  Alloctr  122  Proc 9143 
Printing options for 'route.common.*'
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 allow_pin_connection
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,153.57um,153.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used  129  Alloctr  129  Proc 9143 
Warning: Power net VDDh has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 10867
Number of nets to route  = 1940
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-low = 2
1931 nets are partially connected,
 of which 1761 are detail routed and 859 are global routed.
8926 nets are fully connected,
 of which 8694 are detail routed and 13 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1940, Total Half Perimeter Wire Length (HPWL) 30537 microns
HPWL   0 ~   50 microns: Net Count     1755	Total HPWL        15125 microns
HPWL  50 ~  100 microns: Net Count      149	Total HPWL        11113 microns
HPWL 100 ~  200 microns: Net Count       36	Total HPWL         4298 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used  134  Alloctr  135  Proc 9143 
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
Average gCell capacity  3.94	 on layer (1)	 M1
Average gCell capacity  7.02	 on layer (2)	 M2
Average gCell capacity  6.47	 on layer (3)	 M3
Average gCell capacity  6.64	 on layer (4)	 M4
Average gCell capacity  3.99	 on layer (5)	 M5
Average gCell capacity  4.00	 on layer (6)	 M6
Average gCell capacity  4.12	 on layer (7)	 M7
Average gCell capacity  3.29	 on layer (8)	 M8
Average gCell capacity  3.36	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.15	 on layer (1)	 M1
Average number of tracks per gCell 10.00	 on layer (2)	 M2
Average number of tracks per gCell 8.09	 on layer (3)	 M3
Average number of tracks per gCell 8.11	 on layer (4)	 M4
Average number of tracks per gCell 4.99	 on layer (5)	 M5
Average number of tracks per gCell 5.00	 on layer (6)	 M6
Average number of tracks per gCell 4.99	 on layer (7)	 M7
Average number of tracks per gCell 5.00	 on layer (8)	 M8
Average number of tracks per gCell 4.99	 on layer (9)	 M9
Average number of tracks per gCell 1.00	 on layer (10)	 MRDL
Number of gCells = 655360
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:02 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    7  Alloctr    8  Proc    0 
[End of Build Congestion Map] Total (MB): Used  142  Alloctr  143  Proc 9143 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  142  Alloctr  143  Proc 9143 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used  142  Alloctr  143  Proc 9143 
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc  165 
[End of Blocked Pin Detection] Total (MB): Used  318  Alloctr  319  Proc 9309 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  319  Alloctr  320  Proc 9309 
Initial. Routing result:
Initial. Both Dirs: Overflow =  6077 Max = 14 GRCs =  3618 (2.76%)
Initial. H routing: Overflow =  1361 Max =  9 (GRCs =  1) GRCs =  1153 (1.76%)
Initial. V routing: Overflow =  4715 Max = 14 (GRCs =  1) GRCs =  2465 (3.76%)
Initial. M1         Overflow =   375 Max =  5 (GRCs =  1) GRCs =   294 (0.45%)
Initial. M2         Overflow =  3814 Max = 14 (GRCs =  1) GRCs =  1942 (2.96%)
Initial. M3         Overflow =   890 Max =  9 (GRCs =  1) GRCs =   757 (1.16%)
Initial. M4         Overflow =   872 Max =  9 (GRCs =  1) GRCs =   463 (0.71%)
Initial. M5         Overflow =    73 Max =  2 (GRCs =  5) GRCs =    80 (0.12%)
Initial. M6         Overflow =    27 Max =  3 (GRCs =  1) GRCs =    59 (0.09%)
Initial. M7         Overflow =    23 Max =  2 (GRCs =  1) GRCs =    22 (0.03%)
Initial. M8         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   323 Max = 13 GRCs =   264 (1.17%)
Initial. H routing: Overflow =   217 Max =  3 (GRCs =  3) GRCs =   162 (1.43%)
Initial. V routing: Overflow =   105 Max = 13 (GRCs =  3) GRCs =   102 (0.90%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    82 Max = 13 (GRCs =  3) GRCs =    48 (0.42%)
Initial. M3         Overflow =   160 Max =  3 (GRCs =  3) GRCs =    98 (0.87%)
Initial. M4         Overflow =    10 Max =  4 (GRCs =  1) GRCs =     6 (0.05%)
Initial. M5         Overflow =    41 Max =  2 (GRCs =  2) GRCs =    48 (0.42%)
Initial. M6         Overflow =    13 Max =  1 (GRCs = 48) GRCs =    48 (0.42%)
Initial. M7         Overflow =    16 Max =  1 (GRCs = 16) GRCs =    16 (0.14%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1294.79
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 475.46
Initial. Layer M3 wire length = 574.17
Initial. Layer M4 wire length = 30.73
Initial. Layer M5 wire length = 25.04
Initial. Layer M6 wire length = 52.07
Initial. Layer M7 wire length = 116.32
Initial. Layer M8 wire length = 21.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4556
Initial. Via VIA12SQ_C count = 1890
Initial. Via VIA23SQ_C count = 2389
Initial. Via VIA34SQ_C count = 177
Initial. Via VIA45SQ count = 50
Initial. Via VIA56SQ count = 35
Initial. Via VIA67SQ_C count = 13
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May 16 15:29:20 2025
Number of partitions: 4 (2 x 2)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  319  Alloctr  320  Proc 9309 
phase1. Routing result:
phase1. Both Dirs: Overflow =  5827 Max = 14 GRCs =  3516 (2.68%)
phase1. H routing: Overflow =  1249 Max =  9 (GRCs =  1) GRCs =  1096 (1.67%)
phase1. V routing: Overflow =  4577 Max = 14 (GRCs =  1) GRCs =  2420 (3.69%)
phase1. M1         Overflow =   375 Max =  5 (GRCs =  1) GRCs =   294 (0.45%)
phase1. M2         Overflow =  3727 Max = 14 (GRCs =  1) GRCs =  1911 (2.92%)
phase1. M3         Overflow =   780 Max =  9 (GRCs =  1) GRCs =   701 (1.07%)
phase1. M4         Overflow =   823 Max =  9 (GRCs =  1) GRCs =   450 (0.69%)
phase1. M5         Overflow =    71 Max =  2 (GRCs =  4) GRCs =    79 (0.12%)
phase1. M6         Overflow =    26 Max =  3 (GRCs =  1) GRCs =    58 (0.09%)
phase1. M7         Overflow =    23 Max =  2 (GRCs =  1) GRCs =    22 (0.03%)
phase1. M8         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   323 Max = 13 GRCs =   264 (1.17%)
phase1. H routing: Overflow =   217 Max =  3 (GRCs =  3) GRCs =   162 (1.43%)
phase1. V routing: Overflow =   105 Max = 13 (GRCs =  3) GRCs =   102 (0.90%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    82 Max = 13 (GRCs =  3) GRCs =    48 (0.42%)
phase1. M3         Overflow =   160 Max =  3 (GRCs =  3) GRCs =    98 (0.87%)
phase1. M4         Overflow =    10 Max =  4 (GRCs =  1) GRCs =     6 (0.05%)
phase1. M5         Overflow =    41 Max =  2 (GRCs =  2) GRCs =    48 (0.42%)
phase1. M6         Overflow =    13 Max =  1 (GRCs = 48) GRCs =    48 (0.42%)
phase1. M7         Overflow =    16 Max =  1 (GRCs = 16) GRCs =    16 (0.14%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1370.04
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 520.14
phase1. Layer M3 wire length = 592.61
phase1. Layer M4 wire length = 36.18
phase1. Layer M5 wire length = 18.12
phase1. Layer M6 wire length = 57.27
phase1. Layer M7 wire length = 124.72
phase1. Layer M8 wire length = 21.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4454
phase1. Via VIA12SQ_C count = 1879
phase1. Via VIA23SQ_C count = 2285
phase1. Via VIA34SQ_C count = 190
phase1. Via VIA45SQ count = 49
phase1. Via VIA56SQ count = 37
phase1. Via VIA67SQ_C count = 12
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri May 16 15:29:21 2025
Number of partitions: 4 (2 x 2)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  319  Alloctr  320  Proc 9309 
phase2. Routing result:
phase2. Both Dirs: Overflow =  5766 Max = 14 GRCs =  3460 (2.64%)
phase2. H routing: Overflow =  1226 Max =  9 (GRCs =  1) GRCs =  1064 (1.62%)
phase2. V routing: Overflow =  4539 Max = 14 (GRCs =  1) GRCs =  2396 (3.66%)
phase2. M1         Overflow =   375 Max =  5 (GRCs =  1) GRCs =   294 (0.45%)
phase2. M2         Overflow =  3688 Max = 14 (GRCs =  1) GRCs =  1887 (2.88%)
phase2. M3         Overflow =   757 Max =  9 (GRCs =  1) GRCs =   669 (1.02%)
phase2. M4         Overflow =   823 Max =  9 (GRCs =  1) GRCs =   450 (0.69%)
phase2. M5         Overflow =    71 Max =  2 (GRCs =  4) GRCs =    79 (0.12%)
phase2. M6         Overflow =    26 Max =  3 (GRCs =  1) GRCs =    58 (0.09%)
phase2. M7         Overflow =    23 Max =  2 (GRCs =  1) GRCs =    22 (0.03%)
phase2. M8         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =   323 Max = 13 GRCs =   264 (1.17%)
phase2. H routing: Overflow =   217 Max =  3 (GRCs =  3) GRCs =   162 (1.43%)
phase2. V routing: Overflow =   105 Max = 13 (GRCs =  3) GRCs =   102 (0.90%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    82 Max = 13 (GRCs =  3) GRCs =    48 (0.42%)
phase2. M3         Overflow =   160 Max =  3 (GRCs =  3) GRCs =    98 (0.87%)
phase2. M4         Overflow =    10 Max =  4 (GRCs =  1) GRCs =     6 (0.05%)
phase2. M5         Overflow =    41 Max =  2 (GRCs =  2) GRCs =    48 (0.42%)
phase2. M6         Overflow =    13 Max =  1 (GRCs = 48) GRCs =    48 (0.42%)
phase2. M7         Overflow =    16 Max =  1 (GRCs = 16) GRCs =    16 (0.14%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1401.42
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 535.87
phase2. Layer M3 wire length = 598.13
phase2. Layer M4 wire length = 43.40
phase2. Layer M5 wire length = 21.02
phase2. Layer M6 wire length = 57.27
phase2. Layer M7 wire length = 124.72
phase2. Layer M8 wire length = 21.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4482
phase2. Via VIA12SQ_C count = 1879
phase2. Via VIA23SQ_C count = 2292
phase2. Via VIA34SQ_C count = 207
phase2. Via VIA45SQ count = 52
phase2. Via VIA56SQ count = 38
phase2. Via VIA67SQ_C count = 12
phase2. Via VIA78SQ_C count = 2
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:11 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  193  Alloctr  194  Proc  165 
[End of Whole Chip Routing] Total (MB): Used  319  Alloctr  320  Proc 9309 

Congestion utilization per direction:
Average vertical track utilization   = 16.04 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 12.61 %
Peak    horizontal track utilization = 166.67 %

[End of Global Routing] Elapsed real time: 0:00:11 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used  186  Alloctr  187  Proc  165 
[End of Global Routing] Total (MB): Used  312  Alloctr  313  Proc 9309 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[End of dbOut] Total (MB): Used  154  Alloctr  155  Proc 9309 
[ECO: GR] Elapsed real time: 0:00:13 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[ECO: GR] Stage (MB): Used   38  Alloctr   38  Proc  165 
[ECO: GR] Total (MB): Used  153  Alloctr  155  Proc 9309 

Start track assignment

Printing options for 'route.common.*'
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 allow_pin_connection
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Track Assign: TA init] Total (MB): Used  127  Alloctr  128  Proc 9309 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 11796 of 15843


[Track Assign: Iteration 0] Elapsed real time: 0:00:04 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  143  Alloctr  144  Proc 9309 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:08 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  143  Alloctr  144  Proc 9309 

Number of wires with overlap after iteration 1 = 6739 of 13633


Wire length and via report:
---------------------------
Number of M1 wires: 271 		  : 0
Number of M2 wires: 6402 		 VIA12SQ_C: 3640
Number of M3 wires: 6113 		 VIA23SQ_C: 6590
Number of M4 wires: 485 		 VIA34SQ_C: 517
Number of M5 wires: 281 		 VIA45SQ: 285
Number of M6 wires: 71 		 VIA56SQ: 85
Number of M7 wires: 9 		 VIA67SQ_C: 14
Number of M8 wires: 1 		 VIA78SQ_C: 2
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 13633 		 vias: 11133

Total M1 wire length: 16.0
Total M2 wire length: 895.4
Total M3 wire length: 1018.5
Total M4 wire length: 72.5
Total M5 wire length: 102.0
Total M6 wire length: 74.1
Total M7 wire length: 124.8
Total M8 wire length: 20.8
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 2324.0

Longest M1 wire length: 0.3
Longest M2 wire length: 4.1
Longest M3 wire length: 5.6
Longest M4 wire length: 4.9
Longest M5 wire length: 3.0
Longest M6 wire length: 19.6
Longest M7 wire length: 59.8
Longest M8 wire length: 20.8
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 1 

[Track Assign: Done] Elapsed real time: 0:00:10 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:05 total=0:00:06
[Track Assign: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used  119  Alloctr  121  Proc 9309 
[ECO: CDR] Elapsed real time: 0:00:33 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[ECO: CDR] Stage (MB): Used  116  Alloctr  117  Proc  165 
[ECO: CDR] Total (MB): Used  119  Alloctr  121  Proc 9309 
Printing options for 'route.common.*'
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 allow_pin_connection
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 10867, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 676 candidate regions.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	49/676 Partitions, Violations =	81
Routed	50/676 Partitions, Violations =	136
Routed	51/676 Partitions, Violations =	276
Routed	52/676 Partitions, Violations =	353
Routed	53/676 Partitions, Violations =	451
Routed	54/676 Partitions, Violations =	620
Routed	55/676 Partitions, Violations =	711
Routed	56/676 Partitions, Violations =	741
Routed	57/676 Partitions, Violations =	768
Routed	58/676 Partitions, Violations =	768
Routed	59/676 Partitions, Violations =	768
Routed	60/676 Partitions, Violations =	768
Routed	61/676 Partitions, Violations =	867
Routed	62/676 Partitions, Violations =	1154
Routed	63/676 Partitions, Violations =	1154
Routed	64/676 Partitions, Violations =	1203
Routed	65/676 Partitions, Violations =	1251
Routed	66/676 Partitions, Violations =	1312
Routed	67/676 Partitions, Violations =	1388
Routed	68/676 Partitions, Violations =	1388
Routed	69/676 Partitions, Violations =	1457
Routed	70/676 Partitions, Violations =	1521
Routed	71/676 Partitions, Violations =	1521
Routed	72/676 Partitions, Violations =	1521
Routed	73/676 Partitions, Violations =	1622
Routed	75/676 Partitions, Violations =	1639
Routed	78/676 Partitions, Violations =	1751
Routed	81/676 Partitions, Violations =	1896
Routed	84/676 Partitions, Violations =	2106
Routed	87/676 Partitions, Violations =	2211
Routed	90/676 Partitions, Violations =	2494
Routed	93/676 Partitions, Violations =	2494
Routed	96/676 Partitions, Violations =	2824
Routed	99/676 Partitions, Violations =	3052
Routed	102/676 Partitions, Violations =	3052
Routed	105/676 Partitions, Violations =	3052
Routed	108/676 Partitions, Violations =	3146
Routed	111/676 Partitions, Violations =	3257
Routed	114/676 Partitions, Violations =	3525
Routed	117/676 Partitions, Violations =	3557
Routed	120/676 Partitions, Violations =	3558
Routed	123/676 Partitions, Violations =	3582
Routed	126/676 Partitions, Violations =	3814
Routed	129/676 Partitions, Violations =	3824
Routed	132/676 Partitions, Violations =	3865
Routed	135/676 Partitions, Violations =	3865
Routed	138/676 Partitions, Violations =	3872
Routed	141/676 Partitions, Violations =	4046
Routed	144/676 Partitions, Violations =	4230
Routed	147/676 Partitions, Violations =	4343
Routed	150/676 Partitions, Violations =	4462
Routed	153/676 Partitions, Violations =	4818
Routed	156/676 Partitions, Violations =	5055
Routed	159/676 Partitions, Violations =	5055
Routed	162/676 Partitions, Violations =	5214
Routed	165/676 Partitions, Violations =	5353
Routed	168/676 Partitions, Violations =	5353
Routed	171/676 Partitions, Violations =	5353
Routed	174/676 Partitions, Violations =	5353
Routed	177/676 Partitions, Violations =	5354
Routed	180/676 Partitions, Violations =	5357
Routed	183/676 Partitions, Violations =	5413
Routed	186/676 Partitions, Violations =	5542
Routed	189/676 Partitions, Violations =	5839
Routed	192/676 Partitions, Violations =	5854
Routed	195/676 Partitions, Violations =	5854
Routed	198/676 Partitions, Violations =	5854
Routed	201/676 Partitions, Violations =	5854
Routed	204/676 Partitions, Violations =	5858
Routed	207/676 Partitions, Violations =	5938
Routed	210/676 Partitions, Violations =	6120
Routed	213/676 Partitions, Violations =	6379
Routed	216/676 Partitions, Violations =	6448
Routed	219/676 Partitions, Violations =	6662
Routed	222/676 Partitions, Violations =	6798
Routed	225/676 Partitions, Violations =	6889
Routed	228/676 Partitions, Violations =	7094
Routed	231/676 Partitions, Violations =	7200
Routed	234/676 Partitions, Violations =	7244
Routed	237/676 Partitions, Violations =	7257
Routed	240/676 Partitions, Violations =	7272
Routed	243/676 Partitions, Violations =	7512
Routed	246/676 Partitions, Violations =	7616
Routed	249/676 Partitions, Violations =	7778
Routed	252/676 Partitions, Violations =	7829
Routed	255/676 Partitions, Violations =	7978
Routed	258/676 Partitions, Violations =	8102
Routed	261/676 Partitions, Violations =	8224
Routed	264/676 Partitions, Violations =	8233
Routed	267/676 Partitions, Violations =	8350
Routed	270/676 Partitions, Violations =	8350
Routed	273/676 Partitions, Violations =	8483
Routed	276/676 Partitions, Violations =	8542
Routed	279/676 Partitions, Violations =	8581
Routed	282/676 Partitions, Violations =	8622
Routed	285/676 Partitions, Violations =	8803
Routed	288/676 Partitions, Violations =	8927
Routed	291/676 Partitions, Violations =	8966
Routed	294/676 Partitions, Violations =	8966
Routed	297/676 Partitions, Violations =	8966
Routed	300/676 Partitions, Violations =	8973
Routed	303/676 Partitions, Violations =	9327
Routed	306/676 Partitions, Violations =	9328
Routed	309/676 Partitions, Violations =	9588
Routed	312/676 Partitions, Violations =	9704
Routed	315/676 Partitions, Violations =	9738
Routed	318/676 Partitions, Violations =	9738
Routed	321/676 Partitions, Violations =	9738
Routed	324/676 Partitions, Violations =	9823
Routed	327/676 Partitions, Violations =	9829
Routed	330/676 Partitions, Violations =	9841
Routed	333/676 Partitions, Violations =	9878
Routed	336/676 Partitions, Violations =	9882
Routed	339/676 Partitions, Violations =	9887
Routed	342/676 Partitions, Violations =	10013
Routed	345/676 Partitions, Violations =	10463
Routed	348/676 Partitions, Violations =	10661
Routed	351/676 Partitions, Violations =	10943
Routed	354/676 Partitions, Violations =	11157
Routed	357/676 Partitions, Violations =	11357
Routed	360/676 Partitions, Violations =	11669
Routed	363/676 Partitions, Violations =	11920
Routed	366/676 Partitions, Violations =	11962
Routed	369/676 Partitions, Violations =	12012
Routed	372/676 Partitions, Violations =	12314
Routed	375/676 Partitions, Violations =	12624
Routed	378/676 Partitions, Violations =	12721
Routed	381/676 Partitions, Violations =	12721
Routed	384/676 Partitions, Violations =	12894
Routed	387/676 Partitions, Violations =	13111
Routed	390/676 Partitions, Violations =	13111
Routed	393/676 Partitions, Violations =	13241
Routed	396/676 Partitions, Violations =	13316
Routed	399/676 Partitions, Violations =	13410
Routed	402/676 Partitions, Violations =	13544
Routed	405/676 Partitions, Violations =	13650
Routed	408/676 Partitions, Violations =	13650
Routed	411/676 Partitions, Violations =	13660
Routed	414/676 Partitions, Violations =	13660
Routed	417/676 Partitions, Violations =	13813
Routed	420/676 Partitions, Violations =	13871
Routed	423/676 Partitions, Violations =	13871
Routed	426/676 Partitions, Violations =	13871
Routed	429/676 Partitions, Violations =	13872
Routed	432/676 Partitions, Violations =	13979
Routed	435/676 Partitions, Violations =	14005
Routed	438/676 Partitions, Violations =	14109
Routed	441/676 Partitions, Violations =	14189
Routed	444/676 Partitions, Violations =	14484
Routed	447/676 Partitions, Violations =	14764
Routed	450/676 Partitions, Violations =	14804
Routed	453/676 Partitions, Violations =	15210
Routed	456/676 Partitions, Violations =	15210
Routed	459/676 Partitions, Violations =	15172
Routed	462/676 Partitions, Violations =	15200
Routed	465/676 Partitions, Violations =	15260
Routed	468/676 Partitions, Violations =	15280
Routed	471/676 Partitions, Violations =	15392
Routed	474/676 Partitions, Violations =	15392
Routed	477/676 Partitions, Violations =	15417
Routed	480/676 Partitions, Violations =	15684
Routed	483/676 Partitions, Violations =	15700
Routed	486/676 Partitions, Violations =	15842
Routed	489/676 Partitions, Violations =	15944
Routed	492/676 Partitions, Violations =	16083
Routed	495/676 Partitions, Violations =	16083
Routed	498/676 Partitions, Violations =	16112
Routed	501/676 Partitions, Violations =	16379
Routed	504/676 Partitions, Violations =	16593
Routed	507/676 Partitions, Violations =	16593
Routed	510/676 Partitions, Violations =	16797
Routed	513/676 Partitions, Violations =	16926
Routed	516/676 Partitions, Violations =	16978
Routed	519/676 Partitions, Violations =	17095
Routed	522/676 Partitions, Violations =	17465
Routed	525/676 Partitions, Violations =	17706
Routed	528/676 Partitions, Violations =	17706
Routed	531/676 Partitions, Violations =	17787
Routed	534/676 Partitions, Violations =	17880
Routed	537/676 Partitions, Violations =	17982
Routed	540/676 Partitions, Violations =	18154
Routed	543/676 Partitions, Violations =	18215
Routed	546/676 Partitions, Violations =	18227
Routed	549/676 Partitions, Violations =	18231
Routed	552/676 Partitions, Violations =	18268
Routed	555/676 Partitions, Violations =	18438
Routed	558/676 Partitions, Violations =	18610
Routed	561/676 Partitions, Violations =	18628
Routed	564/676 Partitions, Violations =	18564
Routed	567/676 Partitions, Violations =	18622
Routed	570/676 Partitions, Violations =	18790
Routed	573/676 Partitions, Violations =	18870
Routed	576/676 Partitions, Violations =	18877
Routed	579/676 Partitions, Violations =	18914
Routed	582/676 Partitions, Violations =	19064
Routed	585/676 Partitions, Violations =	19271
Routed	588/676 Partitions, Violations =	19285
Routed	591/676 Partitions, Violations =	19275
Routed	594/676 Partitions, Violations =	19409
Routed	597/676 Partitions, Violations =	19397
Routed	600/676 Partitions, Violations =	19417
Routed	603/676 Partitions, Violations =	19528
Routed	606/676 Partitions, Violations =	19563
Routed	609/676 Partitions, Violations =	19736
Routed	612/676 Partitions, Violations =	19854
Routed	615/676 Partitions, Violations =	19907
Routed	618/676 Partitions, Violations =	20011
Routed	621/676 Partitions, Violations =	20150
Routed	624/676 Partitions, Violations =	20150
Routed	627/676 Partitions, Violations =	20321
Routed	630/676 Partitions, Violations =	20448
Routed	633/676 Partitions, Violations =	20479
Routed	636/676 Partitions, Violations =	20479
Routed	639/676 Partitions, Violations =	20577
Routed	642/676 Partitions, Violations =	20671
Routed	645/676 Partitions, Violations =	20712
Routed	648/676 Partitions, Violations =	20888
Routed	651/676 Partitions, Violations =	20934
Routed	654/676 Partitions, Violations =	20990
Routed	657/676 Partitions, Violations =	21064
Routed	660/676 Partitions, Violations =	21271
Routed	663/676 Partitions, Violations =	21375
Routed	666/676 Partitions, Violations =	21375
Routed	669/676 Partitions, Violations =	21404
Routed	672/676 Partitions, Violations =	21415
Routed	675/676 Partitions, Violations =	21552

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	21552
	Diff net spacing : 7540
	Diff net via-cut spacing : 361
	Edge-line via spacing : 21
	End of line enclosure : 4059
	Less than minimum area : 89
	Less than minimum width : 47
	Off-grid : 446
	Same net spacing : 66
	Same net via-cut spacing : 138
	Short : 8785

[Iter 0] Elapsed real time: 0:11:39 
[Iter 0] Elapsed cpu  time: sys=0:00:20 usr=0:07:15 total=0:07:36
[Iter 0] Stage (MB): Used   77  Alloctr   77  Proc   72 
[Iter 0] Total (MB): Used  196  Alloctr  198  Proc 9381 

End DR iteration 0 with 676 parts

Start DR iteration 1: non-uniform partition
Routed	1/731 Partitions, Violations =	21557
Routed	3/731 Partitions, Violations =	21556
Routed	6/731 Partitions, Violations =	21548
Routed	9/731 Partitions, Violations =	21545
Routed	12/731 Partitions, Violations =	21536
Routed	15/731 Partitions, Violations =	21542
Routed	18/731 Partitions, Violations =	21541
Routed	21/731 Partitions, Violations =	21548
Routed	24/731 Partitions, Violations =	21552
Routed	27/731 Partitions, Violations =	21549
Routed	30/731 Partitions, Violations =	21549
Routed	33/731 Partitions, Violations =	21545
Routed	36/731 Partitions, Violations =	21571
Routed	39/731 Partitions, Violations =	21568
Routed	42/731 Partitions, Violations =	21565
Routed	45/731 Partitions, Violations =	21564
Routed	48/731 Partitions, Violations =	21569
Routed	51/731 Partitions, Violations =	21560
Routed	54/731 Partitions, Violations =	21559
Routed	57/731 Partitions, Violations =	21572
Routed	60/731 Partitions, Violations =	21549
Routed	63/731 Partitions, Violations =	21551
Routed	66/731 Partitions, Violations =	21545
Routed	69/731 Partitions, Violations =	21546
Routed	72/731 Partitions, Violations =	21522
Routed	75/731 Partitions, Violations =	21524
Routed	78/731 Partitions, Violations =	21522
Routed	81/731 Partitions, Violations =	21522
Routed	84/731 Partitions, Violations =	21517
Routed	87/731 Partitions, Violations =	21524
Routed	90/731 Partitions, Violations =	21524
Routed	93/731 Partitions, Violations =	21529
Routed	96/731 Partitions, Violations =	21536
Routed	99/731 Partitions, Violations =	21535
Routed	102/731 Partitions, Violations =	21504
Routed	105/731 Partitions, Violations =	21501
Routed	108/731 Partitions, Violations =	21500
Routed	111/731 Partitions, Violations =	21496
Routed	114/731 Partitions, Violations =	21494
Routed	117/731 Partitions, Violations =	21510
Routed	120/731 Partitions, Violations =	21518
Routed	123/731 Partitions, Violations =	21543
Routed	126/731 Partitions, Violations =	21541
Routed	129/731 Partitions, Violations =	21535
Routed	132/731 Partitions, Violations =	21532
Routed	135/731 Partitions, Violations =	21546
Routed	138/731 Partitions, Violations =	21545
Routed	141/731 Partitions, Violations =	21514
Routed	144/731 Partitions, Violations =	21514
Routed	147/731 Partitions, Violations =	21510
Routed	150/731 Partitions, Violations =	21511
Routed	153/731 Partitions, Violations =	21526
Routed	156/731 Partitions, Violations =	21529
Routed	159/731 Partitions, Violations =	21529
Routed	162/731 Partitions, Violations =	21534
Routed	165/731 Partitions, Violations =	21522
Routed	168/731 Partitions, Violations =	21517
Routed	171/731 Partitions, Violations =	21505
Routed	174/731 Partitions, Violations =	21511
Routed	177/731 Partitions, Violations =	21501
Routed	180/731 Partitions, Violations =	21487
Routed	183/731 Partitions, Violations =	21493
Routed	186/731 Partitions, Violations =	21499
Routed	189/731 Partitions, Violations =	21479
Routed	192/731 Partitions, Violations =	21489
Routed	195/731 Partitions, Violations =	21482
Routed	198/731 Partitions, Violations =	21493
Routed	201/731 Partitions, Violations =	21506
Routed	204/731 Partitions, Violations =	21495
Routed	207/731 Partitions, Violations =	21482
Routed	210/731 Partitions, Violations =	21460
Routed	213/731 Partitions, Violations =	21468
Routed	216/731 Partitions, Violations =	21459
Routed	219/731 Partitions, Violations =	21467
Routed	222/731 Partitions, Violations =	21468
Routed	225/731 Partitions, Violations =	21463
Routed	228/731 Partitions, Violations =	21462
Routed	231/731 Partitions, Violations =	21454
Routed	234/731 Partitions, Violations =	21445
Routed	237/731 Partitions, Violations =	21444
Routed	240/731 Partitions, Violations =	21446
Routed	243/731 Partitions, Violations =	21450
Routed	246/731 Partitions, Violations =	21451
Routed	249/731 Partitions, Violations =	21454
Routed	252/731 Partitions, Violations =	21449
Routed	255/731 Partitions, Violations =	21441
Routed	258/731 Partitions, Violations =	21417
Routed	261/731 Partitions, Violations =	21430
Routed	264/731 Partitions, Violations =	21426
Routed	267/731 Partitions, Violations =	21435
Routed	270/731 Partitions, Violations =	21418
Routed	273/731 Partitions, Violations =	21417
Routed	276/731 Partitions, Violations =	21439
Routed	279/731 Partitions, Violations =	21434
Routed	282/731 Partitions, Violations =	21438
Routed	285/731 Partitions, Violations =	21431
Routed	288/731 Partitions, Violations =	21452
Routed	291/731 Partitions, Violations =	21442
Routed	294/731 Partitions, Violations =	21419
Routed	297/731 Partitions, Violations =	21393
Routed	300/731 Partitions, Violations =	21378
Routed	303/731 Partitions, Violations =	21387
Routed	306/731 Partitions, Violations =	21388
Routed	309/731 Partitions, Violations =	21379
Routed	312/731 Partitions, Violations =	21381
Routed	315/731 Partitions, Violations =	21379
Routed	318/731 Partitions, Violations =	21365
Routed	321/731 Partitions, Violations =	21349
Routed	324/731 Partitions, Violations =	21339
Routed	327/731 Partitions, Violations =	21318
Routed	330/731 Partitions, Violations =	21324
Routed	333/731 Partitions, Violations =	21331
Routed	336/731 Partitions, Violations =	21349
Routed	339/731 Partitions, Violations =	21362
Routed	342/731 Partitions, Violations =	21358
Routed	345/731 Partitions, Violations =	21358
Routed	348/731 Partitions, Violations =	21357
Routed	351/731 Partitions, Violations =	21345
Routed	354/731 Partitions, Violations =	21331
Routed	357/731 Partitions, Violations =	21340
Routed	360/731 Partitions, Violations =	21334
Routed	363/731 Partitions, Violations =	21331
Routed	366/731 Partitions, Violations =	21327
Routed	369/731 Partitions, Violations =	21327
Routed	372/731 Partitions, Violations =	21326
Routed	375/731 Partitions, Violations =	21328
Routed	378/731 Partitions, Violations =	21326
Routed	381/731 Partitions, Violations =	21328
Routed	384/731 Partitions, Violations =	21331
Routed	387/731 Partitions, Violations =	21330
Routed	390/731 Partitions, Violations =	21334
Routed	393/731 Partitions, Violations =	21355
Routed	396/731 Partitions, Violations =	21378
Routed	399/731 Partitions, Violations =	21367
Routed	402/731 Partitions, Violations =	21369
Routed	405/731 Partitions, Violations =	21372
Routed	408/731 Partitions, Violations =	21379
Routed	411/731 Partitions, Violations =	21378
Routed	414/731 Partitions, Violations =	21400
Routed	417/731 Partitions, Violations =	21405
Routed	420/731 Partitions, Violations =	21369
Routed	423/731 Partitions, Violations =	21342
Routed	426/731 Partitions, Violations =	21327
Routed	429/731 Partitions, Violations =	21344
Routed	432/731 Partitions, Violations =	21368
Routed	435/731 Partitions, Violations =	21362
Routed	438/731 Partitions, Violations =	21357
Routed	441/731 Partitions, Violations =	21368
Routed	444/731 Partitions, Violations =	21333
Routed	447/731 Partitions, Violations =	21306
Routed	450/731 Partitions, Violations =	21306
Routed	453/731 Partitions, Violations =	21303
Routed	456/731 Partitions, Violations =	21266
Routed	459/731 Partitions, Violations =	21237
Routed	462/731 Partitions, Violations =	21248
Routed	465/731 Partitions, Violations =	21254
Routed	468/731 Partitions, Violations =	21242
Routed	471/731 Partitions, Violations =	21245
Routed	474/731 Partitions, Violations =	21249
Routed	477/731 Partitions, Violations =	21258
Routed	480/731 Partitions, Violations =	21255
Routed	483/731 Partitions, Violations =	21256
Routed	486/731 Partitions, Violations =	21253
Routed	489/731 Partitions, Violations =	21247
Routed	492/731 Partitions, Violations =	21254
Routed	495/731 Partitions, Violations =	21236
Routed	498/731 Partitions, Violations =	21232
Routed	501/731 Partitions, Violations =	21226
Routed	504/731 Partitions, Violations =	21220
Routed	507/731 Partitions, Violations =	21197
Routed	510/731 Partitions, Violations =	21188
Routed	513/731 Partitions, Violations =	21187
Routed	516/731 Partitions, Violations =	21199
Routed	519/731 Partitions, Violations =	21194
Routed	522/731 Partitions, Violations =	21202
Routed	525/731 Partitions, Violations =	21209
Routed	528/731 Partitions, Violations =	21204
Routed	531/731 Partitions, Violations =	21195
Routed	534/731 Partitions, Violations =	21188
Routed	537/731 Partitions, Violations =	21172
Routed	540/731 Partitions, Violations =	21168
Routed	543/731 Partitions, Violations =	21169
Routed	546/731 Partitions, Violations =	21158
Routed	549/731 Partitions, Violations =	21163
Routed	552/731 Partitions, Violations =	21147
Routed	555/731 Partitions, Violations =	21205
Routed	558/731 Partitions, Violations =	21196
Routed	561/731 Partitions, Violations =	21181
Routed	564/731 Partitions, Violations =	21179
Routed	567/731 Partitions, Violations =	21179
Routed	570/731 Partitions, Violations =	21193
Routed	573/731 Partitions, Violations =	21209
Routed	576/731 Partitions, Violations =	21201
Routed	579/731 Partitions, Violations =	21197
Routed	582/731 Partitions, Violations =	21200
Routed	585/731 Partitions, Violations =	21209
Routed	588/731 Partitions, Violations =	21218
Routed	591/731 Partitions, Violations =	21222
Routed	594/731 Partitions, Violations =	21209
Routed	597/731 Partitions, Violations =	21200
Routed	600/731 Partitions, Violations =	21197
Routed	603/731 Partitions, Violations =	21174
Routed	606/731 Partitions, Violations =	21146
Routed	609/731 Partitions, Violations =	21140
Routed	612/731 Partitions, Violations =	21121
Routed	615/731 Partitions, Violations =	21117
Routed	618/731 Partitions, Violations =	21117
Routed	621/731 Partitions, Violations =	21128
Routed	624/731 Partitions, Violations =	21112
Routed	627/731 Partitions, Violations =	21107
Routed	630/731 Partitions, Violations =	21115
Routed	633/731 Partitions, Violations =	21093
Routed	636/731 Partitions, Violations =	21085
Routed	639/731 Partitions, Violations =	21084
Routed	642/731 Partitions, Violations =	21104
Routed	645/731 Partitions, Violations =	21100
Routed	648/731 Partitions, Violations =	21109
Routed	651/731 Partitions, Violations =	21078
Routed	654/731 Partitions, Violations =	21087
Routed	657/731 Partitions, Violations =	21087
Routed	660/731 Partitions, Violations =	21121
Routed	663/731 Partitions, Violations =	21137
Routed	666/731 Partitions, Violations =	21145
Routed	669/731 Partitions, Violations =	21172
Routed	672/731 Partitions, Violations =	21180
Routed	675/731 Partitions, Violations =	21167
Routed	678/731 Partitions, Violations =	21158
Routed	681/731 Partitions, Violations =	21150
Routed	684/731 Partitions, Violations =	21140
Routed	687/731 Partitions, Violations =	21130
Routed	690/731 Partitions, Violations =	21133
Routed	693/731 Partitions, Violations =	21117
Routed	696/731 Partitions, Violations =	21116
Routed	699/731 Partitions, Violations =	21110
Routed	702/731 Partitions, Violations =	21104
Routed	705/731 Partitions, Violations =	21091
Routed	708/731 Partitions, Violations =	21098
Routed	711/731 Partitions, Violations =	21108
Routed	714/731 Partitions, Violations =	21103
Routed	717/731 Partitions, Violations =	21100
Routed	720/731 Partitions, Violations =	21107
Routed	723/731 Partitions, Violations =	21091
Routed	726/731 Partitions, Violations =	21100
Routed	729/731 Partitions, Violations =	21091

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	21091
	Diff net spacing : 7449
	Diff net via-cut spacing : 339
	Edge-line via spacing : 24
	End of line enclosure : 3847
	Less than minimum area : 80
	Less than minimum width : 42
	Off-grid : 452
	Same net spacing : 75
	Same net via-cut spacing : 122
	Short : 8661

[Iter 1] Elapsed real time: 0:22:25 
[Iter 1] Elapsed cpu  time: sys=0:00:42 usr=0:14:07 total=0:14:50
[Iter 1] Stage (MB): Used   77  Alloctr   77  Proc   72 
[Iter 1] Total (MB): Used  196  Alloctr  199  Proc 9381 

End DR iteration 1 with 731 parts

Start DR iteration 2: non-uniform partition
Routed	1/600 Partitions, Violations =	21101
Routed	3/600 Partitions, Violations =	21109
Routed	6/600 Partitions, Violations =	21114
Routed	9/600 Partitions, Violations =	21126
Routed	12/600 Partitions, Violations =	21095
Routed	15/600 Partitions, Violations =	21100
Routed	18/600 Partitions, Violations =	21104
Routed	21/600 Partitions, Violations =	21120
Routed	24/600 Partitions, Violations =	21119
Routed	27/600 Partitions, Violations =	21102
Routed	30/600 Partitions, Violations =	21108
Routed	33/600 Partitions, Violations =	21116
Routed	36/600 Partitions, Violations =	21128
Routed	39/600 Partitions, Violations =	21129
Routed	42/600 Partitions, Violations =	21131
Routed	45/600 Partitions, Violations =	21144
Routed	48/600 Partitions, Violations =	21151
Routed	51/600 Partitions, Violations =	21170
Routed	54/600 Partitions, Violations =	21166
Routed	57/600 Partitions, Violations =	21180
Routed	60/600 Partitions, Violations =	21177
Routed	63/600 Partitions, Violations =	21181
Routed	66/600 Partitions, Violations =	21198
Routed	69/600 Partitions, Violations =	21201
Routed	72/600 Partitions, Violations =	21197
Routed	75/600 Partitions, Violations =	21201
Routed	78/600 Partitions, Violations =	21214
Routed	81/600 Partitions, Violations =	21216
Routed	84/600 Partitions, Violations =	21211
Routed	87/600 Partitions, Violations =	21204
Routed	90/600 Partitions, Violations =	21212
Routed	93/600 Partitions, Violations =	21249
Routed	96/600 Partitions, Violations =	21259
Routed	99/600 Partitions, Violations =	21240
Routed	102/600 Partitions, Violations =	21229
Routed	105/600 Partitions, Violations =	21223
Routed	108/600 Partitions, Violations =	21214
Routed	111/600 Partitions, Violations =	21195
Routed	114/600 Partitions, Violations =	21204
Routed	117/600 Partitions, Violations =	21209
Routed	120/600 Partitions, Violations =	21221
Routed	123/600 Partitions, Violations =	21218
Routed	126/600 Partitions, Violations =	21235
Routed	129/600 Partitions, Violations =	21241
Routed	132/600 Partitions, Violations =	21226
Routed	135/600 Partitions, Violations =	21241
Routed	138/600 Partitions, Violations =	21240
Routed	141/600 Partitions, Violations =	21244
Routed	144/600 Partitions, Violations =	21243
Routed	147/600 Partitions, Violations =	21237
Routed	150/600 Partitions, Violations =	21224
Routed	153/600 Partitions, Violations =	21225
Routed	156/600 Partitions, Violations =	21223
Routed	159/600 Partitions, Violations =	21225
Routed	162/600 Partitions, Violations =	21199
Routed	165/600 Partitions, Violations =	21198
Routed	168/600 Partitions, Violations =	21211
Routed	171/600 Partitions, Violations =	21218
Routed	174/600 Partitions, Violations =	21206
Routed	177/600 Partitions, Violations =	21204
Routed	180/600 Partitions, Violations =	21199
Routed	183/600 Partitions, Violations =	21185
Routed	186/600 Partitions, Violations =	21190
Routed	189/600 Partitions, Violations =	21195
Routed	192/600 Partitions, Violations =	21193
Routed	195/600 Partitions, Violations =	21173
Routed	198/600 Partitions, Violations =	21209
Routed	201/600 Partitions, Violations =	21214
Routed	204/600 Partitions, Violations =	21198
Routed	207/600 Partitions, Violations =	21180
Routed	210/600 Partitions, Violations =	21178
Routed	213/600 Partitions, Violations =	21177
Routed	216/600 Partitions, Violations =	21174
Routed	219/600 Partitions, Violations =	21188
Routed	222/600 Partitions, Violations =	21195
Routed	225/600 Partitions, Violations =	21205
Routed	228/600 Partitions, Violations =	21217
Routed	231/600 Partitions, Violations =	21215
Routed	234/600 Partitions, Violations =	21246
Routed	237/600 Partitions, Violations =	21229
Routed	240/600 Partitions, Violations =	21213
Routed	243/600 Partitions, Violations =	21217
Routed	246/600 Partitions, Violations =	21242
Routed	249/600 Partitions, Violations =	21222
Routed	252/600 Partitions, Violations =	21231
Routed	255/600 Partitions, Violations =	21254
Routed	258/600 Partitions, Violations =	21266
Routed	261/600 Partitions, Violations =	21254
Routed	264/600 Partitions, Violations =	21247
Routed	267/600 Partitions, Violations =	21265
Routed	270/600 Partitions, Violations =	21286
Routed	273/600 Partitions, Violations =	21280
Routed	276/600 Partitions, Violations =	21297
Routed	279/600 Partitions, Violations =	21312
Routed	282/600 Partitions, Violations =	21304
Routed	285/600 Partitions, Violations =	21314
Routed	288/600 Partitions, Violations =	21322
Routed	291/600 Partitions, Violations =	21341
Routed	294/600 Partitions, Violations =	21316
Routed	297/600 Partitions, Violations =	21323
Routed	300/600 Partitions, Violations =	21317
Routed	303/600 Partitions, Violations =	21318
Routed	306/600 Partitions, Violations =	21341
Routed	309/600 Partitions, Violations =	21329
Routed	312/600 Partitions, Violations =	21348
Routed	315/600 Partitions, Violations =	21321
Routed	318/600 Partitions, Violations =	21342
Routed	321/600 Partitions, Violations =	21348
Routed	324/600 Partitions, Violations =	21363
Routed	327/600 Partitions, Violations =	21366
Routed	330/600 Partitions, Violations =	21357
Routed	333/600 Partitions, Violations =	21355
Routed	336/600 Partitions, Violations =	21338
Routed	339/600 Partitions, Violations =	21349
Routed	342/600 Partitions, Violations =	21327
Routed	345/600 Partitions, Violations =	21321
Routed	348/600 Partitions, Violations =	21320
Routed	351/600 Partitions, Violations =	21317
Routed	354/600 Partitions, Violations =	21319
Routed	357/600 Partitions, Violations =	21306
Routed	360/600 Partitions, Violations =	21278
Routed	363/600 Partitions, Violations =	21269
Routed	366/600 Partitions, Violations =	21282
Routed	369/600 Partitions, Violations =	21272
Routed	372/600 Partitions, Violations =	21274
Routed	375/600 Partitions, Violations =	21287
Routed	378/600 Partitions, Violations =	21277
Routed	381/600 Partitions, Violations =	21290
Routed	384/600 Partitions, Violations =	21285
Routed	387/600 Partitions, Violations =	21246
Routed	390/600 Partitions, Violations =	21247
Routed	393/600 Partitions, Violations =	21239
Routed	396/600 Partitions, Violations =	21260
Routed	399/600 Partitions, Violations =	21246
Routed	402/600 Partitions, Violations =	21239
Routed	405/600 Partitions, Violations =	21227
Routed	408/600 Partitions, Violations =	21217
Routed	411/600 Partitions, Violations =	21220
Routed	414/600 Partitions, Violations =	21250
Routed	417/600 Partitions, Violations =	21261
Routed	420/600 Partitions, Violations =	21235
Routed	423/600 Partitions, Violations =	21212
Routed	426/600 Partitions, Violations =	21202
Routed	429/600 Partitions, Violations =	21188
Routed	432/600 Partitions, Violations =	21197
Routed	435/600 Partitions, Violations =	21198
Routed	438/600 Partitions, Violations =	21197
Routed	441/600 Partitions, Violations =	21199
Routed	444/600 Partitions, Violations =	21182
Routed	447/600 Partitions, Violations =	21199
Routed	450/600 Partitions, Violations =	21203
Routed	453/600 Partitions, Violations =	21176
Routed	456/600 Partitions, Violations =	21155
Routed	459/600 Partitions, Violations =	21150
Routed	462/600 Partitions, Violations =	21139
Routed	465/600 Partitions, Violations =	21150
Routed	468/600 Partitions, Violations =	21130
Routed	471/600 Partitions, Violations =	21129
Routed	474/600 Partitions, Violations =	21142
Routed	477/600 Partitions, Violations =	21149
Routed	480/600 Partitions, Violations =	21146
Routed	483/600 Partitions, Violations =	21122
Routed	486/600 Partitions, Violations =	21162
Routed	489/600 Partitions, Violations =	21154
Routed	492/600 Partitions, Violations =	21123
Routed	495/600 Partitions, Violations =	21145
Routed	498/600 Partitions, Violations =	21123
Routed	501/600 Partitions, Violations =	21115
Routed	504/600 Partitions, Violations =	21102
Routed	507/600 Partitions, Violations =	21113
Routed	510/600 Partitions, Violations =	21108
Routed	513/600 Partitions, Violations =	21093
Routed	516/600 Partitions, Violations =	21074
Routed	519/600 Partitions, Violations =	21110
Routed	522/600 Partitions, Violations =	21116
Routed	525/600 Partitions, Violations =	21110
Routed	528/600 Partitions, Violations =	21113
Routed	531/600 Partitions, Violations =	21096
Routed	534/600 Partitions, Violations =	21075
Routed	537/600 Partitions, Violations =	21055
Routed	540/600 Partitions, Violations =	21075
Routed	543/600 Partitions, Violations =	21086
Routed	546/600 Partitions, Violations =	21097
Routed	549/600 Partitions, Violations =	21108
Routed	552/600 Partitions, Violations =	21110
Routed	555/600 Partitions, Violations =	21113
Routed	558/600 Partitions, Violations =	21102
Routed	561/600 Partitions, Violations =	21094
Routed	564/600 Partitions, Violations =	21082
Routed	567/600 Partitions, Violations =	21064
Routed	570/600 Partitions, Violations =	21057
Routed	573/600 Partitions, Violations =	21059
Routed	576/600 Partitions, Violations =	21065
Routed	579/600 Partitions, Violations =	21077
Routed	582/600 Partitions, Violations =	21089
Routed	585/600 Partitions, Violations =	21099
Routed	588/600 Partitions, Violations =	21108
Routed	591/600 Partitions, Violations =	21119
Routed	594/600 Partitions, Violations =	21107
Routed	597/600 Partitions, Violations =	21069
Routed	600/600 Partitions, Violations =	21077

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	21077
	Diff net spacing : 7513
	Diff net via-cut spacing : 388
	Edge-line via spacing : 16
	End of line enclosure : 3772
	Less than minimum area : 68
	Less than minimum width : 58
	Off-grid : 475
	Same net spacing : 74
	Same net via-cut spacing : 116
	Short : 8597

[Iter 2] Elapsed real time: 0:38:08 
[Iter 2] Elapsed cpu  time: sys=0:01:11 usr=0:23:58 total=0:25:10
[Iter 2] Stage (MB): Used   77  Alloctr   77  Proc   72 
[Iter 2] Total (MB): Used  196  Alloctr  199  Proc 9381 

End DR iteration 2 with 600 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/49 Partitions, Violations =	21077
Checked	2/49 Partitions, Violations =	21036
Checked	3/49 Partitions, Violations =	21017
Checked	4/49 Partitions, Violations =	20911
Checked	5/49 Partitions, Violations =	20911
Checked	6/49 Partitions, Violations =	20911
Checked	7/49 Partitions, Violations =	20864
Checked	8/49 Partitions, Violations =	20791
Checked	9/49 Partitions, Violations =	20744
Checked	10/49 Partitions, Violations =	20601
Checked	11/49 Partitions, Violations =	20500
Checked	12/49 Partitions, Violations =	20493
Checked	13/49 Partitions, Violations =	20469
Checked	14/49 Partitions, Violations =	20417
Checked	15/49 Partitions, Violations =	20395
Checked	16/49 Partitions, Violations =	20395
Checked	17/49 Partitions, Violations =	20332
Checked	18/49 Partitions, Violations =	20262
Checked	19/49 Partitions, Violations =	20262
Checked	20/49 Partitions, Violations =	20215
Checked	21/49 Partitions, Violations =	20215
Checked	22/49 Partitions, Violations =	20215
Checked	23/49 Partitions, Violations =	20103
Checked	24/49 Partitions, Violations =	20103
Checked	25/49 Partitions, Violations =	20103
Checked	26/49 Partitions, Violations =	20103
Checked	27/49 Partitions, Violations =	20103
Checked	28/49 Partitions, Violations =	20040
Checked	29/49 Partitions, Violations =	20040
Checked	30/49 Partitions, Violations =	19963
Checked	31/49 Partitions, Violations =	19963
Checked	32/49 Partitions, Violations =	19963
Checked	33/49 Partitions, Violations =	19919
Checked	34/49 Partitions, Violations =	19858
Checked	35/49 Partitions, Violations =	19745
Checked	36/49 Partitions, Violations =	19744
Checked	37/49 Partitions, Violations =	19744
Checked	38/49 Partitions, Violations =	19744
Checked	39/49 Partitions, Violations =	19744
Checked	40/49 Partitions, Violations =	19744
Checked	41/49 Partitions, Violations =	19744
Checked	42/49 Partitions, Violations =	19744
Checked	43/49 Partitions, Violations =	19744
Checked	44/49 Partitions, Violations =	19677
Checked	45/49 Partitions, Violations =	19622
Checked	46/49 Partitions, Violations =	19609
Checked	47/49 Partitions, Violations =	19609
Checked	48/49 Partitions, Violations =	19609
Checked	49/49 Partitions, Violations =	19605
[DRC CHECK] Elapsed real time: 0:38:17 
[DRC CHECK] Elapsed cpu  time: sys=0:01:11 usr=0:24:04 total=0:25:16
[DRC CHECK] Stage (MB): Used   77  Alloctr   77  Proc   80 
[DRC CHECK] Total (MB): Used  196  Alloctr  199  Proc 9390 
Start DR iteration 3: non-uniform partition
Routed	1/580 Partitions, Violations =	19605
Routed	2/580 Partitions, Violations =	19613
Routed	4/580 Partitions, Violations =	19648
Routed	6/580 Partitions, Violations =	19667
Routed	8/580 Partitions, Violations =	19676
Routed	10/580 Partitions, Violations =	19672
Routed	12/580 Partitions, Violations =	19669
Routed	14/580 Partitions, Violations =	19673
Routed	16/580 Partitions, Violations =	19675
Routed	18/580 Partitions, Violations =	19674
Routed	20/580 Partitions, Violations =	19688
Routed	22/580 Partitions, Violations =	19698
Routed	24/580 Partitions, Violations =	19710
Routed	26/580 Partitions, Violations =	19728
Routed	28/580 Partitions, Violations =	19737
Routed	30/580 Partitions, Violations =	19755
Routed	32/580 Partitions, Violations =	19769
Routed	34/580 Partitions, Violations =	19767
Routed	36/580 Partitions, Violations =	19773
Routed	38/580 Partitions, Violations =	19772
Routed	40/580 Partitions, Violations =	19773
Routed	42/580 Partitions, Violations =	19785
Routed	44/580 Partitions, Violations =	19786
Routed	46/580 Partitions, Violations =	19791
Routed	48/580 Partitions, Violations =	19809
Routed	50/580 Partitions, Violations =	19820
Routed	52/580 Partitions, Violations =	19839
Routed	54/580 Partitions, Violations =	19836
Routed	56/580 Partitions, Violations =	19834
Routed	58/580 Partitions, Violations =	19846
Routed	60/580 Partitions, Violations =	19861
Routed	62/580 Partitions, Violations =	19864
Routed	64/580 Partitions, Violations =	19866
Routed	66/580 Partitions, Violations =	19870
Routed	68/580 Partitions, Violations =	19875
Routed	70/580 Partitions, Violations =	19891
Routed	72/580 Partitions, Violations =	19900
Routed	74/580 Partitions, Violations =	19918
Routed	76/580 Partitions, Violations =	19933
Routed	78/580 Partitions, Violations =	19938
Routed	80/580 Partitions, Violations =	19954
Routed	82/580 Partitions, Violations =	19960
Routed	84/580 Partitions, Violations =	19975
Routed	86/580 Partitions, Violations =	19968
Routed	88/580 Partitions, Violations =	19972
Routed	90/580 Partitions, Violations =	19985
Routed	92/580 Partitions, Violations =	19997
Routed	94/580 Partitions, Violations =	20006
Routed	96/580 Partitions, Violations =	20026
Routed	98/580 Partitions, Violations =	20025
Routed	100/580 Partitions, Violations =	20042
Routed	102/580 Partitions, Violations =	20054
Routed	104/580 Partitions, Violations =	20065
Routed	106/580 Partitions, Violations =	20060
Routed	108/580 Partitions, Violations =	20061
Routed	110/580 Partitions, Violations =	20078
Routed	112/580 Partitions, Violations =	20071
Routed	114/580 Partitions, Violations =	20085
Routed	116/580 Partitions, Violations =	20078
Routed	118/580 Partitions, Violations =	20075
Routed	120/580 Partitions, Violations =	20074
Routed	122/580 Partitions, Violations =	20071
Routed	124/580 Partitions, Violations =	20070
Routed	126/580 Partitions, Violations =	20089
Routed	128/580 Partitions, Violations =	20101
Routed	130/580 Partitions, Violations =	20105
Routed	132/580 Partitions, Violations =	20112
Routed	134/580 Partitions, Violations =	20119
Routed	136/580 Partitions, Violations =	20115
Routed	138/580 Partitions, Violations =	20127
Routed	140/580 Partitions, Violations =	20138
Routed	142/580 Partitions, Violations =	20140
Routed	144/580 Partitions, Violations =	20154
Routed	146/580 Partitions, Violations =	20167
Routed	148/580 Partitions, Violations =	20178
Routed	150/580 Partitions, Violations =	20180
Routed	152/580 Partitions, Violations =	20178
Routed	154/580 Partitions, Violations =	20189
Routed	156/580 Partitions, Violations =	20180
Routed	158/580 Partitions, Violations =	20177
Routed	160/580 Partitions, Violations =	20187
Routed	162/580 Partitions, Violations =	20200
Routed	164/580 Partitions, Violations =	20196
Routed	166/580 Partitions, Violations =	20188
Routed	168/580 Partitions, Violations =	20192
Routed	170/580 Partitions, Violations =	20198
Routed	172/580 Partitions, Violations =	20199
Routed	174/580 Partitions, Violations =	20214
Routed	176/580 Partitions, Violations =	20236
Routed	178/580 Partitions, Violations =	20232
Routed	180/580 Partitions, Violations =	20238
Routed	182/580 Partitions, Violations =	20257
Routed	184/580 Partitions, Violations =	20263
Routed	186/580 Partitions, Violations =	20248
Routed	188/580 Partitions, Violations =	20250
Routed	190/580 Partitions, Violations =	20270
Routed	192/580 Partitions, Violations =	20273
Routed	194/580 Partitions, Violations =	20266
Routed	196/580 Partitions, Violations =	20282
Routed	198/580 Partitions, Violations =	20268
Routed	200/580 Partitions, Violations =	20270
Routed	202/580 Partitions, Violations =	20281
Routed	204/580 Partitions, Violations =	20275
Routed	206/580 Partitions, Violations =	20295
Routed	208/580 Partitions, Violations =	20296
Routed	210/580 Partitions, Violations =	20311
Routed	212/580 Partitions, Violations =	20315
Routed	214/580 Partitions, Violations =	20324
Routed	216/580 Partitions, Violations =	20326
Routed	218/580 Partitions, Violations =	20340
Routed	220/580 Partitions, Violations =	20338
Routed	222/580 Partitions, Violations =	20313
Routed	224/580 Partitions, Violations =	20310
Routed	226/580 Partitions, Violations =	20349
Routed	228/580 Partitions, Violations =	20341
Routed	230/580 Partitions, Violations =	20355
Routed	232/580 Partitions, Violations =	20362
Routed	234/580 Partitions, Violations =	20357
Routed	236/580 Partitions, Violations =	20372
Routed	238/580 Partitions, Violations =	20369
Routed	240/580 Partitions, Violations =	20367
Routed	242/580 Partitions, Violations =	20390
Routed	244/580 Partitions, Violations =	20401
Routed	246/580 Partitions, Violations =	20410
Routed	248/580 Partitions, Violations =	20427
Routed	250/580 Partitions, Violations =	20433
Routed	252/580 Partitions, Violations =	20399
Routed	254/580 Partitions, Violations =	20405
Routed	256/580 Partitions, Violations =	20419
Routed	258/580 Partitions, Violations =	20411
Routed	260/580 Partitions, Violations =	20413
Routed	262/580 Partitions, Violations =	20418
Routed	264/580 Partitions, Violations =	20419
Routed	266/580 Partitions, Violations =	20432
Routed	268/580 Partitions, Violations =	20443
Routed	270/580 Partitions, Violations =	20455
Routed	272/580 Partitions, Violations =	20468
Routed	274/580 Partitions, Violations =	20452
Routed	276/580 Partitions, Violations =	20445
Routed	278/580 Partitions, Violations =	20449
Routed	280/580 Partitions, Violations =	20454
Routed	282/580 Partitions, Violations =	20445
Routed	284/580 Partitions, Violations =	20449
Routed	286/580 Partitions, Violations =	20462
Routed	288/580 Partitions, Violations =	20484
Routed	290/580 Partitions, Violations =	20501
Routed	292/580 Partitions, Violations =	20506
Routed	294/580 Partitions, Violations =	20513
Routed	296/580 Partitions, Violations =	20515
Routed	298/580 Partitions, Violations =	20539
Routed	300/580 Partitions, Violations =	20552
Routed	302/580 Partitions, Violations =	20558
Routed	304/580 Partitions, Violations =	20593
Routed	306/580 Partitions, Violations =	20596
Routed	308/580 Partitions, Violations =	20606
Routed	310/580 Partitions, Violations =	20621
Routed	312/580 Partitions, Violations =	20634
Routed	314/580 Partitions, Violations =	20636
Routed	316/580 Partitions, Violations =	20638
Routed	318/580 Partitions, Violations =	20627
Routed	320/580 Partitions, Violations =	20631
Routed	322/580 Partitions, Violations =	20633
Routed	324/580 Partitions, Violations =	20653
Routed	326/580 Partitions, Violations =	20675
Routed	328/580 Partitions, Violations =	20666
Routed	330/580 Partitions, Violations =	20688
Routed	332/580 Partitions, Violations =	20695
Routed	334/580 Partitions, Violations =	20692
Routed	336/580 Partitions, Violations =	20683
Routed	338/580 Partitions, Violations =	20701
Routed	340/580 Partitions, Violations =	20689
Routed	342/580 Partitions, Violations =	20684
Routed	344/580 Partitions, Violations =	20674
Routed	346/580 Partitions, Violations =	20713
Routed	348/580 Partitions, Violations =	20707
Routed	350/580 Partitions, Violations =	20709
Routed	352/580 Partitions, Violations =	20692
Routed	354/580 Partitions, Violations =	20684
Routed	356/580 Partitions, Violations =	20691
Routed	358/580 Partitions, Violations =	20685
Routed	360/580 Partitions, Violations =	20698
Routed	362/580 Partitions, Violations =	20704
Routed	364/580 Partitions, Violations =	20722
Routed	366/580 Partitions, Violations =	20724
Routed	368/580 Partitions, Violations =	20735
Routed	370/580 Partitions, Violations =	20721
Routed	372/580 Partitions, Violations =	20738
Routed	374/580 Partitions, Violations =	20738
Routed	376/580 Partitions, Violations =	20733
Routed	378/580 Partitions, Violations =	20733
Routed	380/580 Partitions, Violations =	20747
Routed	382/580 Partitions, Violations =	20757
Routed	384/580 Partitions, Violations =	20766
Routed	386/580 Partitions, Violations =	20760
Routed	388/580 Partitions, Violations =	20760
Routed	390/580 Partitions, Violations =	20775
Routed	392/580 Partitions, Violations =	20771
Routed	394/580 Partitions, Violations =	20783
Routed	396/580 Partitions, Violations =	20793
Routed	398/580 Partitions, Violations =	20791
Routed	400/580 Partitions, Violations =	20827
Routed	402/580 Partitions, Violations =	20839
Routed	404/580 Partitions, Violations =	20845
Routed	406/580 Partitions, Violations =	20838
Routed	408/580 Partitions, Violations =	20813
Routed	410/580 Partitions, Violations =	20824
Routed	412/580 Partitions, Violations =	20828
Routed	414/580 Partitions, Violations =	20834
Routed	416/580 Partitions, Violations =	20830
Routed	418/580 Partitions, Violations =	20812
Routed	420/580 Partitions, Violations =	20818
Routed	422/580 Partitions, Violations =	20837
Routed	424/580 Partitions, Violations =	20829
Routed	426/580 Partitions, Violations =	20828
Routed	428/580 Partitions, Violations =	20837
Routed	430/580 Partitions, Violations =	20847
Routed	432/580 Partitions, Violations =	20856
Routed	434/580 Partitions, Violations =	20854
Routed	436/580 Partitions, Violations =	20850
Routed	438/580 Partitions, Violations =	20846
Routed	440/580 Partitions, Violations =	20819
Routed	442/580 Partitions, Violations =	20825
Routed	444/580 Partitions, Violations =	20826
Routed	446/580 Partitions, Violations =	20870
Routed	448/580 Partitions, Violations =	20885
Routed	450/580 Partitions, Violations =	20892
Routed	452/580 Partitions, Violations =	20897
Routed	454/580 Partitions, Violations =	20888
Routed	456/580 Partitions, Violations =	20902
Routed	458/580 Partitions, Violations =	20912
Routed	460/580 Partitions, Violations =	20911
Routed	462/580 Partitions, Violations =	20913
Routed	464/580 Partitions, Violations =	20914
Routed	466/580 Partitions, Violations =	20923
Routed	468/580 Partitions, Violations =	20912
Routed	470/580 Partitions, Violations =	20913
Routed	472/580 Partitions, Violations =	20911
Routed	474/580 Partitions, Violations =	20922
Routed	476/580 Partitions, Violations =	20926
Routed	478/580 Partitions, Violations =	20919
Routed	480/580 Partitions, Violations =	20909
Routed	482/580 Partitions, Violations =	20915
Routed	484/580 Partitions, Violations =	20904
Routed	486/580 Partitions, Violations =	20917
Routed	488/580 Partitions, Violations =	20920
Routed	490/580 Partitions, Violations =	20935
Routed	492/580 Partitions, Violations =	20958
Routed	494/580 Partitions, Violations =	20971
Routed	496/580 Partitions, Violations =	20973
Routed	498/580 Partitions, Violations =	20994
Routed	500/580 Partitions, Violations =	21009
Routed	502/580 Partitions, Violations =	21014
Routed	504/580 Partitions, Violations =	21035
Routed	506/580 Partitions, Violations =	21026
Routed	508/580 Partitions, Violations =	21022
Routed	510/580 Partitions, Violations =	21019
Routed	512/580 Partitions, Violations =	21011
Routed	514/580 Partitions, Violations =	21012
Routed	516/580 Partitions, Violations =	21002
Routed	518/580 Partitions, Violations =	21006
Routed	520/580 Partitions, Violations =	21073
Routed	522/580 Partitions, Violations =	21106
Routed	524/580 Partitions, Violations =	21105
Routed	526/580 Partitions, Violations =	21117
Routed	528/580 Partitions, Violations =	21122
Routed	530/580 Partitions, Violations =	21119
Routed	532/580 Partitions, Violations =	21117
Routed	534/580 Partitions, Violations =	21136
Routed	536/580 Partitions, Violations =	21150
Routed	538/580 Partitions, Violations =	21153
Routed	540/580 Partitions, Violations =	21127
Routed	542/580 Partitions, Violations =	21137
Routed	544/580 Partitions, Violations =	21143
Routed	546/580 Partitions, Violations =	21184
Routed	548/580 Partitions, Violations =	21214
Routed	550/580 Partitions, Violations =	21194
Routed	552/580 Partitions, Violations =	21215
Routed	554/580 Partitions, Violations =	21215
Routed	556/580 Partitions, Violations =	21215
Routed	558/580 Partitions, Violations =	21227
Routed	560/580 Partitions, Violations =	21212
Routed	562/580 Partitions, Violations =	21242
Routed	564/580 Partitions, Violations =	21275
Routed	566/580 Partitions, Violations =	21270
Routed	568/580 Partitions, Violations =	21256
Routed	570/580 Partitions, Violations =	21271
Routed	572/580 Partitions, Violations =	21262
Routed	574/580 Partitions, Violations =	21284
Routed	576/580 Partitions, Violations =	21293
Routed	578/580 Partitions, Violations =	21291
Routed	580/580 Partitions, Violations =	21292

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	21292
	Diff net spacing : 7630
	Diff net via-cut spacing : 460
	Edge-line via spacing : 10
	End of line enclosure : 3715
	Less than minimum area : 55
	Less than minimum width : 45
	Off-grid : 503
	Same net spacing : 98
	Same net via-cut spacing : 88
	Short : 8688

[Iter 3] Elapsed real time: 0:58:56 
[Iter 3] Elapsed cpu  time: sys=0:01:52 usr=0:37:58 total=0:39:50
[Iter 3] Stage (MB): Used   77  Alloctr   77  Proc   80 
[Iter 3] Total (MB): Used  197  Alloctr  199  Proc 9390 

End DR iteration 3 with 580 parts

Start DR iteration 4: non-uniform partition
Routed	1/540 Partitions, Violations =	21291
Routed	2/540 Partitions, Violations =	21301
Routed	4/540 Partitions, Violations =	21310
Routed	6/540 Partitions, Violations =	21318
Routed	8/540 Partitions, Violations =	21325
Routed	10/540 Partitions, Violations =	21349
Routed	12/540 Partitions, Violations =	21359
Routed	14/540 Partitions, Violations =	21368
Routed	16/540 Partitions, Violations =	21376
Routed	18/540 Partitions, Violations =	21386
Routed	20/540 Partitions, Violations =	21391
Routed	22/540 Partitions, Violations =	21398
Routed	24/540 Partitions, Violations =	21441
Routed	26/540 Partitions, Violations =	21463
Routed	28/540 Partitions, Violations =	21471
Routed	30/540 Partitions, Violations =	21497
Routed	32/540 Partitions, Violations =	21507
Routed	34/540 Partitions, Violations =	21507
Routed	36/540 Partitions, Violations =	21534
Routed	38/540 Partitions, Violations =	21541
Routed	40/540 Partitions, Violations =	21553
Routed	42/540 Partitions, Violations =	21562
Routed	44/540 Partitions, Violations =	21558
Routed	46/540 Partitions, Violations =	21543
Routed	48/540 Partitions, Violations =	21550
Routed	50/540 Partitions, Violations =	21573
Routed	52/540 Partitions, Violations =	21589
Routed	54/540 Partitions, Violations =	21615
Routed	56/540 Partitions, Violations =	21611
Routed	58/540 Partitions, Violations =	21629
Routed	60/540 Partitions, Violations =	21611
Routed	62/540 Partitions, Violations =	21612
Routed	64/540 Partitions, Violations =	21621
Routed	66/540 Partitions, Violations =	21634
Routed	68/540 Partitions, Violations =	21647
Routed	70/540 Partitions, Violations =	21647
Routed	72/540 Partitions, Violations =	21658
Routed	74/540 Partitions, Violations =	21649
Routed	76/540 Partitions, Violations =	21676
Routed	78/540 Partitions, Violations =	21704
Routed	80/540 Partitions, Violations =	21709
Routed	82/540 Partitions, Violations =	21739
Routed	84/540 Partitions, Violations =	21747
Routed	86/540 Partitions, Violations =	21763
Routed	88/540 Partitions, Violations =	21784
Routed	90/540 Partitions, Violations =	21828
Routed	92/540 Partitions, Violations =	21852
Routed	94/540 Partitions, Violations =	21861
Routed	96/540 Partitions, Violations =	21863
Routed	98/540 Partitions, Violations =	21857
Routed	100/540 Partitions, Violations =	21883
Routed	102/540 Partitions, Violations =	21885
Routed	104/540 Partitions, Violations =	21886
Routed	106/540 Partitions, Violations =	21889
Routed	108/540 Partitions, Violations =	21912
Routed	110/540 Partitions, Violations =	21941
Routed	112/540 Partitions, Violations =	21947
Routed	114/540 Partitions, Violations =	21963
Routed	116/540 Partitions, Violations =	21959
Routed	118/540 Partitions, Violations =	21971
Routed	120/540 Partitions, Violations =	21987
Routed	122/540 Partitions, Violations =	22004
Routed	124/540 Partitions, Violations =	22024
Routed	126/540 Partitions, Violations =	22030
Routed	128/540 Partitions, Violations =	22064
Routed	130/540 Partitions, Violations =	22076
Routed	132/540 Partitions, Violations =	22094
Routed	134/540 Partitions, Violations =	22079
Routed	136/540 Partitions, Violations =	22082
Routed	138/540 Partitions, Violations =	22079
Routed	140/540 Partitions, Violations =	22082
Routed	142/540 Partitions, Violations =	22089
Routed	144/540 Partitions, Violations =	22104
Routed	146/540 Partitions, Violations =	22129
Routed	148/540 Partitions, Violations =	22158
Routed	150/540 Partitions, Violations =	22146
Routed	152/540 Partitions, Violations =	22142
Routed	154/540 Partitions, Violations =	22156
Routed	156/540 Partitions, Violations =	22157
Routed	158/540 Partitions, Violations =	22160
Routed	160/540 Partitions, Violations =	22188
Routed	162/540 Partitions, Violations =	22196
Routed	164/540 Partitions, Violations =	22207
Routed	166/540 Partitions, Violations =	22217
Routed	168/540 Partitions, Violations =	22228
Routed	170/540 Partitions, Violations =	22220
Routed	172/540 Partitions, Violations =	22223
Routed	174/540 Partitions, Violations =	22227
Routed	176/540 Partitions, Violations =	22235
Routed	178/540 Partitions, Violations =	22246
Routed	180/540 Partitions, Violations =	22258
Routed	182/540 Partitions, Violations =	22269
Routed	184/540 Partitions, Violations =	22267
Routed	186/540 Partitions, Violations =	22274
Routed	188/540 Partitions, Violations =	22290
Routed	190/540 Partitions, Violations =	22315
Routed	192/540 Partitions, Violations =	22328
Routed	194/540 Partitions, Violations =	22332
Routed	196/540 Partitions, Violations =	22349
Routed	198/540 Partitions, Violations =	22345
Routed	200/540 Partitions, Violations =	22344
Routed	202/540 Partitions, Violations =	22347
Routed	204/540 Partitions, Violations =	22340
Routed	206/540 Partitions, Violations =	22368
Routed	208/540 Partitions, Violations =	22358
Routed	210/540 Partitions, Violations =	22357
Routed	212/540 Partitions, Violations =	22357
Routed	214/540 Partitions, Violations =	22371
Routed	216/540 Partitions, Violations =	22384
Routed	218/540 Partitions, Violations =	22383
Routed	220/540 Partitions, Violations =	22386
Routed	222/540 Partitions, Violations =	22413
Routed	224/540 Partitions, Violations =	22421
Routed	226/540 Partitions, Violations =	22429
Routed	228/540 Partitions, Violations =	22452
Routed	230/540 Partitions, Violations =	22456
Routed	232/540 Partitions, Violations =	22452
Routed	234/540 Partitions, Violations =	22455
Routed	236/540 Partitions, Violations =	22457
Routed	238/540 Partitions, Violations =	22483
Routed	240/540 Partitions, Violations =	22489
Routed	242/540 Partitions, Violations =	22488
Routed	244/540 Partitions, Violations =	22499
Routed	246/540 Partitions, Violations =	22509
Routed	248/540 Partitions, Violations =	22547
Routed	250/540 Partitions, Violations =	22559
Routed	252/540 Partitions, Violations =	22554
Routed	254/540 Partitions, Violations =	22565
Routed	256/540 Partitions, Violations =	22558
Routed	258/540 Partitions, Violations =	22565
Routed	260/540 Partitions, Violations =	22573
Routed	262/540 Partitions, Violations =	22573
Routed	264/540 Partitions, Violations =	22590
Routed	266/540 Partitions, Violations =	22620
Routed	268/540 Partitions, Violations =	22647
Routed	270/540 Partitions, Violations =	22660
Routed	272/540 Partitions, Violations =	22661
Routed	274/540 Partitions, Violations =	22675
Routed	276/540 Partitions, Violations =	22689
Routed	278/540 Partitions, Violations =	22697
Routed	280/540 Partitions, Violations =	22701
Routed	282/540 Partitions, Violations =	22713
Routed	284/540 Partitions, Violations =	22715
Routed	286/540 Partitions, Violations =	22708
Routed	288/540 Partitions, Violations =	22715
Routed	290/540 Partitions, Violations =	22733
Routed	292/540 Partitions, Violations =	22754
Routed	294/540 Partitions, Violations =	22783
Routed	296/540 Partitions, Violations =	22794
Routed	298/540 Partitions, Violations =	22796
Routed	300/540 Partitions, Violations =	22817
Routed	302/540 Partitions, Violations =	22817
Routed	304/540 Partitions, Violations =	22844
Routed	306/540 Partitions, Violations =	22845
Routed	308/540 Partitions, Violations =	22857
Routed	310/540 Partitions, Violations =	22859
Routed	312/540 Partitions, Violations =	22865
Routed	314/540 Partitions, Violations =	22849
Routed	316/540 Partitions, Violations =	22846
Routed	318/540 Partitions, Violations =	22869
Routed	320/540 Partitions, Violations =	22926
Routed	322/540 Partitions, Violations =	22940
Routed	324/540 Partitions, Violations =	22966
Routed	326/540 Partitions, Violations =	22976
Routed	328/540 Partitions, Violations =	22996
Routed	330/540 Partitions, Violations =	23010
Routed	332/540 Partitions, Violations =	22991
Routed	334/540 Partitions, Violations =	23019
Routed	336/540 Partitions, Violations =	23029
Routed	338/540 Partitions, Violations =	23056
Routed	340/540 Partitions, Violations =	23060
Routed	342/540 Partitions, Violations =	23059
Routed	344/540 Partitions, Violations =	23081
Routed	346/540 Partitions, Violations =	23097
Routed	348/540 Partitions, Violations =	23103
Routed	350/540 Partitions, Violations =	23112
Routed	352/540 Partitions, Violations =	23105
Routed	354/540 Partitions, Violations =	23130
Routed	356/540 Partitions, Violations =	23140
Routed	358/540 Partitions, Violations =	23142
Routed	360/540 Partitions, Violations =	23137
Routed	362/540 Partitions, Violations =	23161
Routed	364/540 Partitions, Violations =	23166
Routed	366/540 Partitions, Violations =	23198
Routed	368/540 Partitions, Violations =	23220
Routed	370/540 Partitions, Violations =	23219
Routed	372/540 Partitions, Violations =	23250
Routed	374/540 Partitions, Violations =	23260
Routed	376/540 Partitions, Violations =	23286
Routed	378/540 Partitions, Violations =	23275
Routed	380/540 Partitions, Violations =	23304
Routed	382/540 Partitions, Violations =	23313
Routed	384/540 Partitions, Violations =	23339
Routed	386/540 Partitions, Violations =	23325
Routed	388/540 Partitions, Violations =	23305
Routed	390/540 Partitions, Violations =	23317
Routed	392/540 Partitions, Violations =	23316
Routed	394/540 Partitions, Violations =	23315
Routed	396/540 Partitions, Violations =	23321
Routed	398/540 Partitions, Violations =	23328
Routed	400/540 Partitions, Violations =	23352
Routed	402/540 Partitions, Violations =	23384
Routed	404/540 Partitions, Violations =	23388
Routed	406/540 Partitions, Violations =	23397
Routed	408/540 Partitions, Violations =	23413
Routed	410/540 Partitions, Violations =	23427
Routed	412/540 Partitions, Violations =	23439
Routed	414/540 Partitions, Violations =	23442
Routed	416/540 Partitions, Violations =	23446
Routed	418/540 Partitions, Violations =	23457
Routed	420/540 Partitions, Violations =	23474
Routed	422/540 Partitions, Violations =	23484
Routed	424/540 Partitions, Violations =	23495
Routed	426/540 Partitions, Violations =	23535
Routed	428/540 Partitions, Violations =	23525
Routed	430/540 Partitions, Violations =	23553
Routed	432/540 Partitions, Violations =	23598
Routed	434/540 Partitions, Violations =	23571
Routed	436/540 Partitions, Violations =	23575
Routed	438/540 Partitions, Violations =	23612
Routed	440/540 Partitions, Violations =	23626
Routed	442/540 Partitions, Violations =	23668
Routed	444/540 Partitions, Violations =	23689
Routed	446/540 Partitions, Violations =	23697
Routed	448/540 Partitions, Violations =	23695
Routed	450/540 Partitions, Violations =	23697
Routed	452/540 Partitions, Violations =	23700
Routed	454/540 Partitions, Violations =	23718
Routed	456/540 Partitions, Violations =	23758
Routed	458/540 Partitions, Violations =	23756
Routed	460/540 Partitions, Violations =	23742
Routed	462/540 Partitions, Violations =	23755
Routed	464/540 Partitions, Violations =	23766
Routed	466/540 Partitions, Violations =	23776
Routed	468/540 Partitions, Violations =	23780
Routed	470/540 Partitions, Violations =	23780
Routed	472/540 Partitions, Violations =	23789
Routed	474/540 Partitions, Violations =	23794
Routed	476/540 Partitions, Violations =	23808
Routed	478/540 Partitions, Violations =	23809
Routed	480/540 Partitions, Violations =	23826
Routed	482/540 Partitions, Violations =	23848
Routed	484/540 Partitions, Violations =	23847
Routed	486/540 Partitions, Violations =	23845
Routed	488/540 Partitions, Violations =	23841
Routed	490/540 Partitions, Violations =	23847
Routed	492/540 Partitions, Violations =	23854
Routed	494/540 Partitions, Violations =	23852
Routed	496/540 Partitions, Violations =	23870
Routed	498/540 Partitions, Violations =	23836
Routed	500/540 Partitions, Violations =	23845
Routed	502/540 Partitions, Violations =	23849
Routed	504/540 Partitions, Violations =	23837
Routed	506/540 Partitions, Violations =	23810
Routed	508/540 Partitions, Violations =	23818
Routed	510/540 Partitions, Violations =	23829
Routed	512/540 Partitions, Violations =	23830
Routed	514/540 Partitions, Violations =	23835
Routed	516/540 Partitions, Violations =	23819
Routed	518/540 Partitions, Violations =	23839
Routed	520/540 Partitions, Violations =	23863
Routed	522/540 Partitions, Violations =	23851
Routed	524/540 Partitions, Violations =	23864
Routed	526/540 Partitions, Violations =	23858
Routed	528/540 Partitions, Violations =	23849
Routed	530/540 Partitions, Violations =	23851
Routed	532/540 Partitions, Violations =	23866
Routed	534/540 Partitions, Violations =	23873
Routed	536/540 Partitions, Violations =	23887
Routed	538/540 Partitions, Violations =	23905
Routed	540/540 Partitions, Violations =	23904

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	23904
	Diff net spacing : 6976
	Diff net via-cut spacing : 504
	End of line enclosure : 3320
	Less than minimum area : 71
	Less than minimum width : 61
	Off-grid : 420
	Same net spacing : 89
	Same net via-cut spacing : 81
	Short : 12382

[Iter 4] Elapsed real time: 1:22:16 
[Iter 4] Elapsed cpu  time: sys=0:02:40 usr=0:53:23 total=0:56:03
[Iter 4] Stage (MB): Used   78  Alloctr   78  Proc   80 
[Iter 4] Total (MB): Used  197  Alloctr  199  Proc 9390 

End DR iteration 4 with 540 parts

Stop DR since reached max number of iterations

Information: Discarded 467 drcs of internal-only type. (ZRT-306)

Nets that have been changed:
Net 1 = eco_net_5
Net 2 = eco_net_26
Net 3 = eco_net_29
Net 4 = eco_net_36
Net 5 = eco_net_43
Net 6 = eco_net_46
Net 7 = ram_rdata[3]
Net 8 = optlc_net_79
Net 9 = eco_net_88
Net 10 = eco_net_89
Net 11 = eco_net_90
Net 12 = eco_net_91
Net 13 = eco_net_93
Net 14 = eco_net_94
Net 15 = eco_net_95
Net 16 = eco_net_113
Net 17 = eco_net_116
Net 18 = eco_net_121
Net 19 = eco_net_129
Net 20 = eco_net_130
Net 21 = eco_net_134
Net 22 = eco_net_135
Net 23 = eco_net_136
Net 24 = eco_net_139
Net 25 = eco_net_140
Net 26 = eco_net_141
Net 27 = eco_net_145
Net 28 = eco_net_147
Net 29 = eco_net_149
Net 30 = eco_net_151
Net 31 = eco_net_161
Net 32 = eco_net_173
Net 33 = eco_net_174
Net 34 = eco_net_178
Net 35 = eco_net_180
Net 36 = eco_net_192
Net 37 = eco_net_205
Net 38 = eco_net_209
Net 39 = eco_net_211
Net 40 = eco_net_212
Net 41 = ser_tx
Net 42 = eco_net_263
Net 43 = clk
Net 44 = mem_valid
Net 45 = mem_ready
Net 46 = iomem_ready
Net 47 = spimem_ready
Net 48 = ram_ready
Net 49 = simpleuart_reg_dat_wait
Net 50 = n_1_net__0_
Net 51 = n_2_net__3_
Net 52 = n_2_net__2_
Net 53 = n_2_net__1_
Net 54 = n_2_net__0_
Net 55 = n_3_net__0_
Net 56 = n_4_net_
Net 57 = net8376
Net 58 = net8538
Net 59 = n23
Net 60 = n25
Net 61 = n27
Net 62 = n32
Net 63 = n34
Net 64 = n36
Net 65 = n38
Net 66 = n40
Net 67 = n46
Net 68 = n48
Net 69 = n50
Net 70 = n52
Net 71 = n54
Net 72 = n56
Net 73 = n60
Net 74 = n62
Net 75 = n64
Net 76 = n74
Net 77 = n76
Net 78 = n78
Net 79 = n80
Net 80 = n84
Net 81 = n86
Net 82 = n88
Net 83 = n90
Net 84 = n94
Net 85 = n96
Net 86 = n100
Net 87 = n102
Net 88 = n104
Net 89 = n106
Net 90 = n108
Net 91 = n112
Net 92 = n114
Net 93 = n116
Net 94 = n118
Net 95 = n120
Net 96 = n124
Net 97 = n126
Net 98 = n128
Net 99 = n130
Net 100 = n132
.... and 6278 other nets
Total number of changed nets = 6378 (out of 10867)

[DR: Done] Elapsed real time: 1:22:16 
[DR: Done] Elapsed cpu  time: sys=0:02:40 usr=0:53:23 total=0:56:03
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc   80 
[DR: Done] Total (MB): Used  121  Alloctr  124  Proc 9390 
[ECO: DR] Elapsed real time: 1:22:49 
[ECO: DR] Elapsed cpu  time: sys=0:02:41 usr=0:53:41 total=0:56:22
[ECO: DR] Stage (MB): Used  118  Alloctr  120  Proc  246 
[ECO: DR] Total (MB): Used  121  Alloctr  123  Proc 9390 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 9815 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 14089 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	14089
	Diff net spacing : 4265
	Diff net via-cut spacing : 504
	End of line enclosure : 1886
	Less than minimum area : 71
	Less than minimum width : 31
	Off-grid : 420
	Same net spacing : 47
	Same net via-cut spacing : 81
	Short : 6784



Total Wire Length =                    172870 micron
Total Number of Contacts =             94428
Total Number of Wires =                117419
Total Number of PtConns =              19478
Total Number of Routed Wires =       117419
Total Routed Wire Length =           160428 micron
Total Number of Routed Contacts =       94428
	Layer                 M1 :        384 micron
	Layer                 M2 :      33302 micron
	Layer                 M3 :      61001 micron
	Layer                 M4 :      27266 micron
	Layer                 M5 :      18195 micron
	Layer                 M6 :      18285 micron
	Layer                 M7 :      10080 micron
	Layer                 M8 :       4358 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA78SQ_C :        309
	Via       VIA78SQ_C(rot) :          2
	Via              VIA78SQ :         11
	Via         VIA78SQ(rot) :          9
	Via            VIA67SQ_C :         19
	Via       VIA67SQ_C(rot) :        958
	Via              VIA67SQ :         68
	Via         VIA67SQ(rot) :         65
	Via            VIA56SQ_C :        199
	Via       VIA56SQ_C(rot) :        140
	Via              VIA56SQ :       2573
	Via          VIA45BAR2_C :          1
	Via         VIA45SQ(rot) :       4647
	Via            VIA34SQ_C :       9148
	Via       VIA34SQ_C(rot) :          1
	Via          VIA34BAR1_C :         23
	Via              VIA34SQ :        439
	Via         VIA34SQ(rot) :        796
	Via          VIA3_34SQ_C :        459
	Via       VIA3_34SQ(rot) :        341
	Via            VIA23SQ_C :         23
	Via       VIA23SQ_C(rot) :      29767
	Via          VIA23BAR1_C :          1
	Via              VIA23SQ :          6
	Via         VIA23SQ(rot) :         10
	Via       VIA23BAR1(rot) :          1
	Via       VIA23BAR2(rot) :          1
	Via     VIA2_33SQ_C(rot) :       7028
	Via     VIA23_3SQ_C(rot) :       2985
	Via   VIA2_33_3SQ_C(rot) :       1282
	Via            VIA12SQ_C :      20516
	Via       VIA12SQ_C(rot) :        927
	Via          VIA12BAR1_C :        343
	Via     VIA12BAR1_C(rot) :        127
	Via          VIA12BAR2_C :          2
	Via     VIA12BAR2_C(rot) :         16
	Via            VIA12LG_C :          8
	Via       VIA12LG_C(rot) :         35
	Via              VIA12SQ :         29
	Via         VIA12SQ(rot) :       1599
	Via            VIA12BAR2 :          1
	Via       VIA12BAR2(rot) :         19
	Via          VIA1_32SQ_C :       8389
	Via     VIA1_32SQ_C(rot) :         91
	Via          VIA12_3SQ_C :        520
	Via        VIA1_32_3SQ_C :        494

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 94428 vias)
 
    Layer VIA1       =  0.00% (0      / 33116   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33116   vias)
    Layer VIA2       =  0.00% (0      / 41104   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41104   vias)
    Layer VIA3       =  0.00% (0      / 11207   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11207   vias)
    Layer VIA4       =  0.00% (0      / 4648    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4648    vias)
    Layer VIA5       =  0.00% (0      / 2912    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2912    vias)
    Layer VIA6       =  0.00% (0      / 1110    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1110    vias)
    Layer VIA7       =  0.00% (0      / 331     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (331     vias)
 
  Total double via conversion rate    =  0.00% (0 / 94428 vias)
 
    Layer VIA1       =  0.00% (0      / 33116   vias)
    Layer VIA2       =  0.00% (0      / 41104   vias)
    Layer VIA3       =  0.00% (0      / 11207   vias)
    Layer VIA4       =  0.00% (0      / 4648    vias)
    Layer VIA5       =  0.00% (0      / 2912    vias)
    Layer VIA6       =  0.00% (0      / 1110    vias)
    Layer VIA7       =  0.00% (0      / 331     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 94428 vias)
 
    Layer VIA1       =  0.00% (0      / 33116   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33116   vias)
    Layer VIA2       =  0.00% (0      / 41104   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41104   vias)
    Layer VIA3       =  0.00% (0      / 11207   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11207   vias)
    Layer VIA4       =  0.00% (0      / 4648    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4648    vias)
    Layer VIA5       =  0.00% (0      / 2912    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2912    vias)
    Layer VIA6       =  0.00% (0      / 1110    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1110    vias)
    Layer VIA7       =  0.00% (0      / 331     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (331     vias)
 

Total number of nets = 10867
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 14089
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    172870 micron
Total Number of Contacts =             94428
Total Number of Wires =                117419
Total Number of PtConns =              19478
Total Number of Routed Wires =       117419
Total Routed Wire Length =           160428 micron
Total Number of Routed Contacts =       94428
	Layer                 M1 :        384 micron
	Layer                 M2 :      33302 micron
	Layer                 M3 :      61001 micron
	Layer                 M4 :      27266 micron
	Layer                 M5 :      18195 micron
	Layer                 M6 :      18285 micron
	Layer                 M7 :      10080 micron
	Layer                 M8 :       4358 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA78SQ_C :        309
	Via       VIA78SQ_C(rot) :          2
	Via              VIA78SQ :         11
	Via         VIA78SQ(rot) :          9
	Via            VIA67SQ_C :         19
	Via       VIA67SQ_C(rot) :        958
	Via              VIA67SQ :         68
	Via         VIA67SQ(rot) :         65
	Via            VIA56SQ_C :        199
	Via       VIA56SQ_C(rot) :        140
	Via              VIA56SQ :       2573
	Via          VIA45BAR2_C :          1
	Via         VIA45SQ(rot) :       4647
	Via            VIA34SQ_C :       9148
	Via       VIA34SQ_C(rot) :          1
	Via          VIA34BAR1_C :         23
	Via              VIA34SQ :        439
	Via         VIA34SQ(rot) :        796
	Via          VIA3_34SQ_C :        459
	Via       VIA3_34SQ(rot) :        341
	Via            VIA23SQ_C :         23
	Via       VIA23SQ_C(rot) :      29767
	Via          VIA23BAR1_C :          1
	Via              VIA23SQ :          6
	Via         VIA23SQ(rot) :         10
	Via       VIA23BAR1(rot) :          1
	Via       VIA23BAR2(rot) :          1
	Via     VIA2_33SQ_C(rot) :       7028
	Via     VIA23_3SQ_C(rot) :       2985
	Via   VIA2_33_3SQ_C(rot) :       1282
	Via            VIA12SQ_C :      20516
	Via       VIA12SQ_C(rot) :        927
	Via          VIA12BAR1_C :        343
	Via     VIA12BAR1_C(rot) :        127
	Via          VIA12BAR2_C :          2
	Via     VIA12BAR2_C(rot) :         16
	Via            VIA12LG_C :          8
	Via       VIA12LG_C(rot) :         35
	Via              VIA12SQ :         29
	Via         VIA12SQ(rot) :       1599
	Via            VIA12BAR2 :          1
	Via       VIA12BAR2(rot) :         19
	Via          VIA1_32SQ_C :       8389
	Via     VIA1_32SQ_C(rot) :         91
	Via          VIA12_3SQ_C :        520
	Via        VIA1_32_3SQ_C :        494

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 94428 vias)
 
    Layer VIA1       =  0.00% (0      / 33116   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33116   vias)
    Layer VIA2       =  0.00% (0      / 41104   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41104   vias)
    Layer VIA3       =  0.00% (0      / 11207   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11207   vias)
    Layer VIA4       =  0.00% (0      / 4648    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4648    vias)
    Layer VIA5       =  0.00% (0      / 2912    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2912    vias)
    Layer VIA6       =  0.00% (0      / 1110    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1110    vias)
    Layer VIA7       =  0.00% (0      / 331     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (331     vias)
 
  Total double via conversion rate    =  0.00% (0 / 94428 vias)
 
    Layer VIA1       =  0.00% (0      / 33116   vias)
    Layer VIA2       =  0.00% (0      / 41104   vias)
    Layer VIA3       =  0.00% (0      / 11207   vias)
    Layer VIA4       =  0.00% (0      / 4648    vias)
    Layer VIA5       =  0.00% (0      / 2912    vias)
    Layer VIA6       =  0.00% (0      / 1110    vias)
    Layer VIA7       =  0.00% (0      / 331     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 94428 vias)
 
    Layer VIA1       =  0.00% (0      / 33116   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33116   vias)
    Layer VIA2       =  0.00% (0      / 41104   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41104   vias)
    Layer VIA3       =  0.00% (0      / 11207   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11207   vias)
    Layer VIA4       =  0.00% (0      / 4648    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4648    vias)
    Layer VIA5       =  0.00% (0      / 2912    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2912    vias)
    Layer VIA6       =  0.00% (0      / 1110    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1110    vias)
    Layer VIA7       =  0.00% (0      / 331     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (331     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
...updated 12756 nets
[ECO: End] Elapsed real time: 1:22:51 
[ECO: End] Elapsed cpu  time: sys=0:02:41 usr=0:53:42 total=0:56:24
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc  246 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9390 
Information: The stitching and editing of coupling caps is turned ON for design 'raven_soc.dlib:routing.design'. (TIM-125)
Information: Design routing has 10867 nets, 0 global routed, 10864 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Serialized np data
INFO: timer data saved to /tmp/routing_2133445_525716352.timdat

Route-opt ECO routing complete            CPU:  3599 s (  1.00 hr )  ELAPSE:  8097 s (  2.25 hr )  MEM-PEAK:  1570 MB
Co-efficient Ratio Summary:
4.193421712225  6.578039894577  2.479630908014  7.744183340401  0.485050006579  3.179566930518  5.567259454587  2.894454387461  6.565921217863  9.017953505874  3.108133671708  9.863371203243  6.078081864085
2.744208458293  8.318116325744  9.699226747820  2.464629750064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146594793224  7.870811789987  2.191077807088  0.963692041094
2.700148550951  3.840451785287  3.750207774906  7.663454642299  6.212201163176  7.759679570791  7.862288756717  0.402387977150  0.032845095897  0.596137512371  4.705740167667  7.205077216551  8.278219298268
1.183725207063  3.334437117868  5.867600440246  7.173890085364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878821817928  3.234534964523  1.226112599728  7.050318394780
2.403928184327  6.139852561944  4.100210083000  1.274718889655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823552834  0.620707255918  6.381514097329  9.187355122495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488582345  9.476014828571  3.368322733896  4.897092649020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870605451  1.686372938950  7.173371157412  9.939443808373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322109371  1.011697969685  5.811457005161  5.826611983342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359421353  5.401129377373  2.804061816410  1.265281152200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471009985  8.518309566595  2.764514318336  9.324197038770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471395117  7.461070738624  3.171111189073  9.815801840044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827920776  5.623408395069  7.269300108696  3.367403103784  7.093641515702  7.411336956476  6.948857415259  5.239400626934  4.802054947382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461456592  1.211474440392  7.505719015314  0.800808286343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083242619  3.950065274759  0.221263038718  4.029619314242  9.406669096875  2.789964461318  0.727805953256  8.793169482582  8.918087519113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150803284  5.099595153808  1.512231661524  7.397813420513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326783131  4.282338281077  5.817888514403  2.344550822627
Information: The stitching and editing of coupling caps is turned ON for design 'raven_soc.dlib:routing.design'. (TIM-125)
Information: Design routing has 10867 nets, 0 global routed, 10864 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is DR for design 'raven_soc'. (NEX-022)
---extraction options---
Corner: ss0p6v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Corner: ss0p6vm40c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: routing 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 10723 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10723, routed nets = 10723, across physical hierarchy nets = 0, parasitics cached nets = 10723, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func::ss0p6vm40c
2: turbo::ss0p6v125c
3: turbo::ss0p6vm40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: pll_clk
8: ext_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0143     0.0714     29
    1   8   0.0000     0.0000      0   0.0143     0.0714     29
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0292     0.0362      2   0.0143     0.0750     29
    2   8   0.0292     0.0362      2   0.0143     0.0750     29
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0143     0.0714     29
    3   8   0.0000     0.0000      0   0.0143     0.0714     29
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0143     0.0714     29        0     0.0000        -  47081.043
    2   *   0.0292     0.0362   0.0362      2   0.0143     0.0750     29        0     0.0000       30  47081.043
    3   *   0.0000     0.0000   0.0000      0   0.0143     0.0714     29        0     0.0000        -  47081.043
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0292     0.0362   0.0362      2   0.0143     0.0751     29        0     0.0000       30  47081.043      9602.91      10217
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0292     0.0362   0.0362      2   0.0143     0.0751     29        0       30  47081.043      9602.91      10217

Route-opt command complete                CPU:  3646 s (  1.01 hr )  ELAPSE:  8162 s (  2.27 hr )  MEM-PEAK:  1570 MB
Route-opt command statistics  CPU=3523 sec (0.98 hr) ELAPSED=5404 sec (1.50 hr) MEM-PEAK=1.533 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-05-16 16:52:57 / Session: 2.27 hr / Command: 1.50 hr / Memory: 1571 MB (FLW-8100)
1
icc2_shell> 
Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9902 
Printing options for 'route.common.*'
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 allow_pin_connection
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule rm_leaf equivalent to default rule
Warning: The step 0.037 of horizontal track TRACK_0 is less than the pitch 0.074 of layer M1. (ZRT-642)
Warning: 4110 horizontal tracks are found in area (0, 0, 153.57, 153.2) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 1 top cell ports with no pins. (ZRT-027)
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA32_U_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA32_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_2/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_CKGTPLT_V5_2/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2B_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_ECO_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_TIE0_PV1ECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
soft rule shld_1 is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:07 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Read DB] Stage (MB): Used  114  Alloctr  115  Proc    0 
[End of Read DB] Total (MB): Used  121  Alloctr  122  Proc 9902 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,153.57um,153.20um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used  125  Alloctr  126  Proc 9902 
Warning: Power net VDDh has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets     = 10867
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-low = 2
10866 nets are fully connected,
 of which 10866 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 307 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        1	Total HPWL          307 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used  130  Alloctr  131  Proc 9902 
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
Average gCell capacity  3.94	 on layer (1)	 M1
Average gCell capacity  7.05	 on layer (2)	 M2
Average gCell capacity  6.49	 on layer (3)	 M3
Average gCell capacity  6.64	 on layer (4)	 M4
Average gCell capacity  3.99	 on layer (5)	 M5
Average gCell capacity  4.00	 on layer (6)	 M6
Average gCell capacity  4.12	 on layer (7)	 M7
Average gCell capacity  3.29	 on layer (8)	 M8
Average gCell capacity  3.36	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.15	 on layer (1)	 M1
Average number of tracks per gCell 10.00	 on layer (2)	 M2
Average number of tracks per gCell 8.09	 on layer (3)	 M3
Average number of tracks per gCell 8.11	 on layer (4)	 M4
Average number of tracks per gCell 4.99	 on layer (5)	 M5
Average number of tracks per gCell 5.00	 on layer (6)	 M6
Average number of tracks per gCell 4.99	 on layer (7)	 M7
Average number of tracks per gCell 5.00	 on layer (8)	 M8
Average number of tracks per gCell 4.99	 on layer (9)	 M9
Average number of tracks per gCell 1.00	 on layer (10)	 MRDL
Number of gCells = 655360
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Congestion Map] Total (MB): Used  138  Alloctr  139  Proc 9902 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  139  Alloctr  140  Proc 9902 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used  139  Alloctr  140  Proc 9902 
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  315  Alloctr  316  Proc 9982 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 256 gCells x 256 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  315  Alloctr  316  Proc 9982 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4753 Max = 13 GRCs =  2489 (1.90%)
Initial. H routing: Overflow =   608 Max =  9 (GRCs =  1) GRCs =   439 (0.67%)
Initial. V routing: Overflow =  4145 Max = 13 (GRCs =  5) GRCs =  2050 (3.13%)
Initial. M1         Overflow =     8 Max =  1 (GRCs =  8) GRCs =     8 (0.01%)
Initial. M2         Overflow =  3271 Max = 13 (GRCs =  5) GRCs =  1569 (2.39%)
Initial. M3         Overflow =   509 Max =  9 (GRCs =  1) GRCs =   335 (0.51%)
Initial. M4         Overflow =   847 Max =  9 (GRCs =  1) GRCs =   423 (0.65%)
Initial. M5         Overflow =    72 Max =  2 (GRCs =  4) GRCs =    77 (0.12%)
Initial. M6         Overflow =    25 Max =  3 (GRCs =  1) GRCs =    57 (0.09%)
Initial. M7         Overflow =    19 Max =  1 (GRCs = 19) GRCs =    19 (0.03%)
Initial. M8         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   324 Max = 13 GRCs =   265 (1.17%)
Initial. H routing: Overflow =   214 Max =  3 (GRCs =  1) GRCs =   162 (1.43%)
Initial. V routing: Overflow =   110 Max = 13 (GRCs =  3) GRCs =   103 (0.91%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    86 Max = 13 (GRCs =  3) GRCs =    49 (0.43%)
Initial. M3         Overflow =   157 Max =  3 (GRCs =  1) GRCs =    98 (0.87%)
Initial. M4         Overflow =    10 Max =  4 (GRCs =  1) GRCs =     6 (0.05%)
Initial. M5         Overflow =    41 Max =  2 (GRCs =  2) GRCs =    48 (0.42%)
Initial. M6         Overflow =    13 Max =  1 (GRCs = 48) GRCs =    48 (0.42%)
Initial. M7         Overflow =    16 Max =  1 (GRCs = 16) GRCs =    16 (0.14%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May 16 17:13:55 2025
Number of partitions: 4 (2 x 2)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  315  Alloctr  316  Proc 9982 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4753 Max = 13 GRCs =  2489 (1.90%)
phase1. H routing: Overflow =   608 Max =  9 (GRCs =  1) GRCs =   439 (0.67%)
phase1. V routing: Overflow =  4145 Max = 13 (GRCs =  5) GRCs =  2050 (3.13%)
phase1. M1         Overflow =     8 Max =  1 (GRCs =  8) GRCs =     8 (0.01%)
phase1. M2         Overflow =  3271 Max = 13 (GRCs =  5) GRCs =  1569 (2.39%)
phase1. M3         Overflow =   509 Max =  9 (GRCs =  1) GRCs =   335 (0.51%)
phase1. M4         Overflow =   847 Max =  9 (GRCs =  1) GRCs =   423 (0.65%)
phase1. M5         Overflow =    72 Max =  2 (GRCs =  4) GRCs =    77 (0.12%)
phase1. M6         Overflow =    25 Max =  3 (GRCs =  1) GRCs =    57 (0.09%)
phase1. M7         Overflow =    19 Max =  1 (GRCs = 19) GRCs =    19 (0.03%)
phase1. M8         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   324 Max = 13 GRCs =   265 (1.17%)
phase1. H routing: Overflow =   214 Max =  3 (GRCs =  1) GRCs =   162 (1.43%)
phase1. V routing: Overflow =   110 Max = 13 (GRCs =  3) GRCs =   103 (0.91%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    86 Max = 13 (GRCs =  3) GRCs =    49 (0.43%)
phase1. M3         Overflow =   157 Max =  3 (GRCs =  1) GRCs =    98 (0.87%)
phase1. M4         Overflow =    10 Max =  4 (GRCs =  1) GRCs =     6 (0.05%)
phase1. M5         Overflow =    41 Max =  2 (GRCs =  2) GRCs =    48 (0.42%)
phase1. M6         Overflow =    13 Max =  1 (GRCs = 48) GRCs =    48 (0.42%)
phase1. M7         Overflow =    16 Max =  1 (GRCs = 16) GRCs =    16 (0.14%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Warning: Net VDDh has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  193  Alloctr  193  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  315  Alloctr  316  Proc 9982 

Congestion utilization per direction:
Average vertical track utilization   = 15.53 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 11.88 %
Peak    horizontal track utilization = 133.33 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  186  Alloctr  186  Proc   80 
[End of Global Routing] Total (MB): Used  308  Alloctr  309  Proc 9982 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -116  Alloctr -117  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 9982 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -116  Alloctr -117  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9982 

****************************************
Report : congestion
Design : raven_soc
Version: T-2022.03-SP4
Date   : Fri May 16 17:13:56 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |    4849 |    13 |    2489  ( 1.90%) |       5
H routing |     642 |     9 |     439  ( 0.67%) |       1
V routing |    4207 |    13 |    2050  ( 3.13%) |       5

report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : raven_soc
Version: T-2022.03-SP4
Date   : Fri May 16 17:14:17 2025
****************************************
Information: Timer using 'SI, Timing Window Analysis'. (TIM-050)

  Startpoint: cpu/genblk2_pcpi_div/quotient_msk_reg_20_ (rising edge-triggered flip-flop clocked by pll_clk)
  Endpoint: cpu/genblk2_pcpi_div/dividend_reg_31_ (rising edge-triggered flip-flop clocked by pll_clk)
  Mode: turbo
  Corner: ss0p6v125c
  Scenario: turbo::ss0p6v125c
  Path Group: pll_clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock pll_clk (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.10      0.10

  cpu/genblk2_pcpi_div/quotient_msk_reg_20_/CK (SAEDRVT14_FSDPQ_V2LP_1)
                                                   0.00      0.10 r
  cpu/genblk2_pcpi_div/quotient_msk_reg_20_/Q (SAEDRVT14_FSDPQ_V2LP_1)
                                                   0.04      0.14 f
  cpu/genblk2_pcpi_div/ropt_h_inst_4736/X (SAEDRVT14_DEL_R2V2_1)
                                                   0.06      0.20 f
  cpu/genblk2_pcpi_div/U57/X (SAEDRVT14_OR4_1)     0.07      0.28 f
  cpu/genblk2_pcpi_div/U60/X (SAEDRVT14_OR4_1)     0.07      0.35 f
  cpu/genblk2_pcpi_div/U61/X (SAEDRVT14_NR4_0P75)
                                                   0.09      0.44 r
  cpu/genblk2_pcpi_div/U62/X (SAEDRVT14_ND2_CDC_1)
                                                   0.08      0.52 f
  cpu/genblk2_pcpi_div/U79/X (SAEDLVT14_ND3B_0P75)
                                                   0.05      0.58 r
  cpu/genblk2_pcpi_div/HFSBUF_7608_436/X (SAEDLVT14_BUF_ECO_3)
                                                   0.03      0.61 r
  cpu/genblk2_pcpi_div/HFSBUF_7090_434/X (SAEDLVT14_BUF_ECO_2)
                                                   0.05      0.66 r
  cpu/genblk2_pcpi_div/U491/X (SAEDRVT14_NR2_MM_0P5)
                                                   0.05      0.70 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U97/X (SAEDRVT14_OR2_0P5)
                                                   0.06      0.77 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U69/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      0.84 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U96/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.08      0.91 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U95/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      0.99 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U94/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.08      1.06 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U93/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.08      1.15 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U92/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.08      1.23 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U91/CO (SAEDRVT14_ADDF_V1_1)
                                                   0.07      1.30 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U90/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      1.37 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U89/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.08      1.45 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U88/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      1.52 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U87/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      1.59 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U86/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      1.66 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U99/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      1.72 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U85/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      1.79 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U84/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      1.86 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U83/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      1.94 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U82/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      2.00 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U81/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      2.07 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U80/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      2.14 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U79/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      2.21 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U78/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      2.27 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U77/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      2.34 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U76/CO (SAEDRVT14_ADDF_V1_1)
                                                   0.07      2.41 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U75/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      2.48 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U74/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      2.55 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U73/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.08      2.63 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U72/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.08      2.71 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U98/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.07      2.78 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U71/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.06      2.84 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U70/CO (SAEDRVT14_ADDF_V1_0P5)
                                                   0.06      2.91 f
  cpu/genblk2_pcpi_div/DP_OP_53J3_125_7987/U134/X (SAEDRVT14_EO2_V1_0P75)
                                                   0.03      2.94 f
  cpu/genblk2_pcpi_div/U404/X (SAEDRVT14_INV_0P5)
                                                   0.02      2.96 r
  cpu/genblk2_pcpi_div/U406/X (SAEDRVT14_OAI22_0P5)
                                                   0.04      3.00 f
  cpu/genblk2_pcpi_div/dividend_reg_31_/D (SAEDRVT14_FSDPQ_V2LP_1)
                                                   0.00      3.01 f
  data arrival time                                          3.01

  clock pll_clk (rise edge)                        4.00      4.00
  clock network delay (ideal)                      0.05      4.05
  cpu/genblk2_pcpi_div/dividend_reg_31_/CK (SAEDRVT14_FSDPQ_V2LP_1)
                                                   0.00      4.05 r
  clock uncertainty                               -1.00      3.05
  library setup time                              -0.07      2.98
  data required time                                         2.98
  ------------------------------------------------------------------------
  data required time                                         2.98
  data arrival time                                         -3.01
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03


1
icc2_shell> report_timing -delay_type  min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : raven_soc
Version: T-2022.03-SP4
Date   : Fri May 16 17:14:30 2025
****************************************
Information: Timer using 'SI, Timing Window Analysis'. (TIM-050)

  Startpoint: cpu/decoded_imm_uj_reg_7_ (rising edge-triggered flip-flop clocked by pll_clk)
  Endpoint: cpu/decoded_imm_reg_7_ (rising edge-triggered flip-flop clocked by pll_clk)
  Mode: turbo
  Corner: ss0p6vm40c
  Scenario: turbo::ss0p6vm40c
  Path Group: pll_clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock pll_clk (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.05      0.05

  cpu/decoded_imm_uj_reg_7_/CK (SAEDRVT14_FSDPQ_V2LP_1)
                                                   0.00      0.05 r
  cpu/decoded_imm_uj_reg_7_/Q (SAEDRVT14_FSDPQ_V2LP_1)
                                                   0.05      0.10 r
  cpu/U2951/X (SAEDRVT14_INV_0P5)                  0.01      0.11 f
  cpu/ropt_h_inst_4819/X (SAEDRVT14_BUF_U_0P5)     0.02      0.13 f
  cpu/U2952/X (SAEDRVT14_OAI22_0P5)                0.03      0.16 r
  cpu/decoded_imm_reg_7_/D (SAEDRVT14_FSDPQ_V2LP_1)
                                                  -0.00      0.16 r
  data arrival time                                          0.16

  clock pll_clk (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.10      0.10
  cpu/decoded_imm_reg_7_/CK (SAEDRVT14_FSDPQ_V2LP_1)
                                                   0.00      0.10 r
  clock uncertainty                                0.10      0.20
  library hold time                               -0.03      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01


1
icc2_shell> report_constraint
****************************************
Report : constraint
Design : raven_soc
Version: T-2022.03-SP4
Date   : Fri May 16 17:14:39 2025
****************************************

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost     Scenario
    --------------------------------------------------------------------
    **default**                  0.00      1.00      0.00  turbo::ss0p6vm40c
    **async_default**            0.00      1.00      0.00  turbo::ss0p6vm40c
    **clock_gating_default**     0.00      1.00      0.00  turbo::ss0p6vm40c
    **in2reg_default**           0.00      0.10      0.00  turbo::ss0p6vm40c
    **reg2out_default**          0.00      0.10      0.00  turbo::ss0p6vm40c
    **in2out_default**           0.00      0.10      0.00  turbo::ss0p6vm40c
    pll_clk                      0.01      1.00      0.01  turbo::ss0p6vm40c
    ext_clk                      0.01      1.00      0.01  turbo::ss0p6vm40c
    --------------------------------------------------------------------
    min_delay/hold                                   0.03

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost     Scenario
    --------------------------------------------------------------------
    **default**                  0.00      1.00      0.00  turbo::ss0p6vm40c
    **async_default**            0.00      1.00      0.00  turbo::ss0p6vm40c
    **clock_gating_default**     0.00      1.00      0.00  turbo::ss0p6vm40c
    **in2reg_default**           0.00      0.10      0.00  turbo::ss0p6vm40c
    **reg2out_default**          0.00      0.10      0.00  turbo::ss0p6vm40c
    **in2out_default**           0.00      0.10      0.00  turbo::ss0p6vm40c
    pll_clk                      0.00      1.00      0.00  turbo::ss0p6vm40c
    ext_clk                      0.00      1.00      0.00  turbo::ss0p6vm40c
    --------------------------------------------------------------------
    max_delay/setup                                  0.00

    Constraint                                       Cost
    -----------------------------------------------------
    min_delay/hold                                   0.03  (VIOLATED)
    max_delay/setup                                  0.00  (MET)
    max_transition                                   0.00  (MET)
    max_capacitance                                  7.83  (VIOLATED)
    min_capacitance                                  0.01  (VIOLATED)
1
icc2_shell> route_eco
Generating Timing information  
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Design  Scenario turbo::ss0p6v125c (Mode turbo Corner ss0p6v125c)
Warning: Current dominant scenario turbo::ss0p6v125c for timing driven route  is different from dominant scenario for the previous timing driven route which is func::ss0p6vm40c. (ZRT-647)
Generating Timing information  ... Done
Information: Serialized np data
INFO: timer data saved to /tmp/routing_2133445_525716352.timdat
[End of Generating Timing Information] Elapsed real time: 0:00:05 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule rm_leaf equivalent to default rule
Warning: The step 0.037 of horizontal track TRACK_0 is less than the pitch 0.074 of layer M1. (ZRT-642)
Warning: 4110 horizontal tracks are found in area (0, 0, 153.57, 153.2) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 1 top cell ports with no pins. (ZRT-027)
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AO33_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI222_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA32_U_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA32_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_2/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_CKGTPLT_V5_2/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2B_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_ECO_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_1/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLDBUF_IY2V1_2/VDDH has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_TIE0_PV1ECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
soft rule shld_1 is redundant
[ECO: DbIn With Extraction] Elapsed real time: 0:00:06 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: DbIn With Extraction] Stage (MB): Used  112  Alloctr  112  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  115  Alloctr  116  Proc 9982 
Warning: Power net VDDh has no power preroutes, skip tie-off. (ZRT-101)
[ECO: Analysis] Elapsed real time: 0:00:06 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Analysis] Stage (MB): Used  112  Alloctr  112  Proc    0 
[ECO: Analysis] Total (MB): Used  115  Alloctr  116  Proc 9982 
Num of eco nets = 10866
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:06 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: Init] Stage (MB): Used  113  Alloctr  113  Proc    0 
[ECO: Init] Total (MB): Used  116  Alloctr  117  Proc 9982 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 allow_pin_connection
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/49 Partitions, Violations =	1144
Checked	2/49 Partitions, Violations =	2161
Checked	3/49 Partitions, Violations =	2161
Checked	4/49 Partitions, Violations =	3737
Checked	5/49 Partitions, Violations =	3737
Checked	6/49 Partitions, Violations =	3737
Checked	7/49 Partitions, Violations =	5195
Checked	8/49 Partitions, Violations =	5195
Checked	9/49 Partitions, Violations =	5195
Checked	10/49 Partitions, Violations =	6213
Checked	11/49 Partitions, Violations =	6947
Checked	12/49 Partitions, Violations =	6953
Checked	13/49 Partitions, Violations =	7036
Checked	14/49 Partitions, Violations =	7676
Checked	15/49 Partitions, Violations =	8928
Checked	16/49 Partitions, Violations =	9651
Checked	17/49 Partitions, Violations =	11222
Checked	18/49 Partitions, Violations =	11222
Checked	19/49 Partitions, Violations =	12036
Checked	20/49 Partitions, Violations =	12057
Checked	21/49 Partitions, Violations =	12057
Checked	22/49 Partitions, Violations =	12057
Checked	23/49 Partitions, Violations =	12057
Checked	24/49 Partitions, Violations =	12057
Checked	25/49 Partitions, Violations =	12057
Checked	26/49 Partitions, Violations =	12448
Checked	27/49 Partitions, Violations =	12814
Checked	28/49 Partitions, Violations =	12814
Checked	29/49 Partitions, Violations =	12814
Checked	30/49 Partitions, Violations =	12814
Checked	31/49 Partitions, Violations =	12814
Checked	32/49 Partitions, Violations =	12814
Checked	33/49 Partitions, Violations =	12814
Checked	34/49 Partitions, Violations =	13413
Checked	35/49 Partitions, Violations =	13413
Checked	36/49 Partitions, Violations =	14238
Checked	37/49 Partitions, Violations =	14238
Checked	38/49 Partitions, Violations =	15357
Checked	39/49 Partitions, Violations =	15778
Checked	40/49 Partitions, Violations =	17624
Checked	41/49 Partitions, Violations =	17624
Checked	42/49 Partitions, Violations =	18989
Checked	43/49 Partitions, Violations =	20203
Checked	44/49 Partitions, Violations =	20299
Checked	45/49 Partitions, Violations =	20299
Checked	46/49 Partitions, Violations =	21255
Checked	47/49 Partitions, Violations =	21574
Checked	48/49 Partitions, Violations =	22227
Checked	49/49 Partitions, Violations =	22227

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	22227

[DRC CHECK] Elapsed real time: 0:00:22 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[DRC CHECK] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DRC CHECK] Total (MB): Used  195  Alloctr  197  Proc 9982 

Total Wire Length =                    172886 micron
Total Number of Contacts =             94421
Total Number of Wires =                117354
Total Number of PtConns =              19499
Total Number of Routed Wires =       117354
Total Routed Wire Length =           160433 micron
Total Number of Routed Contacts =       94421
	Layer                 M1 :        384 micron
	Layer                 M2 :      33315 micron
	Layer                 M3 :      61003 micron
	Layer                 M4 :      27266 micron
	Layer                 M5 :      18195 micron
	Layer                 M6 :      18285 micron
	Layer                 M7 :      10080 micron
	Layer                 M8 :       4358 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA78SQ_C :        309
	Via       VIA78SQ_C(rot) :          2
	Via              VIA78SQ :         11
	Via         VIA78SQ(rot) :          9
	Via            VIA67SQ_C :         19
	Via       VIA67SQ_C(rot) :        958
	Via              VIA67SQ :         68
	Via         VIA67SQ(rot) :         65
	Via            VIA56SQ_C :        199
	Via       VIA56SQ_C(rot) :        140
	Via              VIA56SQ :       2573
	Via          VIA45BAR2_C :          1
	Via         VIA45SQ(rot) :       4647
	Via            VIA34SQ_C :       9142
	Via       VIA34SQ_C(rot) :          1
	Via          VIA34BAR1_C :         23
	Via              VIA34SQ :        439
	Via         VIA34SQ(rot) :        795
	Via          VIA3_34SQ_C :        459
	Via       VIA3_34SQ(rot) :        341
	Via            VIA23SQ_C :         23
	Via       VIA23SQ_C(rot) :      29767
	Via          VIA23BAR1_C :          1
	Via              VIA23SQ :          6
	Via         VIA23SQ(rot) :         10
	Via       VIA23BAR1(rot) :          1
	Via       VIA23BAR2(rot) :          1
	Via     VIA2_33SQ_C(rot) :       7028
	Via     VIA23_3SQ_C(rot) :       2985
	Via   VIA2_33_3SQ_C(rot) :       1282
	Via            VIA12SQ_C :      20516
	Via       VIA12SQ_C(rot) :        927
	Via          VIA12BAR1_C :        343
	Via     VIA12BAR1_C(rot) :        127
	Via          VIA12BAR2_C :          2
	Via     VIA12BAR2_C(rot) :         16
	Via            VIA12LG_C :          8
	Via       VIA12LG_C(rot) :         35
	Via              VIA12SQ :         29
	Via         VIA12SQ(rot) :       1599
	Via            VIA12BAR2 :          1
	Via       VIA12BAR2(rot) :         19
	Via          VIA1_32SQ_C :       8389
	Via     VIA1_32SQ_C(rot) :         91
	Via          VIA12_3SQ_C :        520
	Via        VIA1_32_3SQ_C :        494

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 94421 vias)
 
    Layer VIA1       =  0.00% (0      / 33116   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33116   vias)
    Layer VIA2       =  0.00% (0      / 41104   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41104   vias)
    Layer VIA3       =  0.00% (0      / 11200   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11200   vias)
    Layer VIA4       =  0.00% (0      / 4648    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4648    vias)
    Layer VIA5       =  0.00% (0      / 2912    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2912    vias)
    Layer VIA6       =  0.00% (0      / 1110    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1110    vias)
    Layer VIA7       =  0.00% (0      / 331     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (331     vias)
 
  Total double via conversion rate    =  0.00% (0 / 94421 vias)
 
    Layer VIA1       =  0.00% (0      / 33116   vias)
    Layer VIA2       =  0.00% (0      / 41104   vias)
    Layer VIA3       =  0.00% (0      / 11200   vias)
    Layer VIA4       =  0.00% (0      / 4648    vias)
    Layer VIA5       =  0.00% (0      / 2912    vias)
    Layer VIA6       =  0.00% (0      / 1110    vias)
    Layer VIA7       =  0.00% (0      / 331     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 94421 vias)
 
    Layer VIA1       =  0.00% (0      / 33116   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33116   vias)
    Layer VIA2       =  0.00% (0      / 41104   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41104   vias)
    Layer VIA3       =  0.00% (0      / 11200   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11200   vias)
    Layer VIA4       =  0.00% (0      / 4648    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4648    vias)
    Layer VIA5       =  0.00% (0      / 2912    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2912    vias)
    Layer VIA6       =  0.00% (0      / 1110    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1110    vias)
    Layer VIA7       =  0.00% (0      / 331     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (331     vias)
 
Total number of nets = 10867, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 676 candidate regions.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: non-uniform partition
Routed	1/719 Partitions, Violations =	22236
Routed	3/719 Partitions, Violations =	22241
Routed	6/719 Partitions, Violations =	22217
Routed	9/719 Partitions, Violations =	22202
Routed	12/719 Partitions, Violations =	22199
Routed	15/719 Partitions, Violations =	22190
Routed	18/719 Partitions, Violations =	22198
Routed	21/719 Partitions, Violations =	22198
Routed	24/719 Partitions, Violations =	22184
Routed	27/719 Partitions, Violations =	22181
Routed	30/719 Partitions, Violations =	22148
Routed	33/719 Partitions, Violations =	22157
Routed	36/719 Partitions, Violations =	22153
Routed	39/719 Partitions, Violations =	22146
Routed	42/719 Partitions, Violations =	22135
Routed	45/719 Partitions, Violations =	22139
Routed	48/719 Partitions, Violations =	22136
Routed	51/719 Partitions, Violations =	22155
Routed	54/719 Partitions, Violations =	22149
Routed	57/719 Partitions, Violations =	22157
Routed	60/719 Partitions, Violations =	22164
Routed	63/719 Partitions, Violations =	22161
Routed	66/719 Partitions, Violations =	22163
Routed	69/719 Partitions, Violations =	22164
Routed	72/719 Partitions, Violations =	22161
Routed	75/719 Partitions, Violations =	22152
Routed	78/719 Partitions, Violations =	22159
Routed	81/719 Partitions, Violations =	22155
Routed	84/719 Partitions, Violations =	22149
Routed	87/719 Partitions, Violations =	22137
Routed	90/719 Partitions, Violations =	22135
Routed	93/719 Partitions, Violations =	22123
Routed	96/719 Partitions, Violations =	22119
Routed	99/719 Partitions, Violations =	22111
Routed	102/719 Partitions, Violations =	22113
Routed	105/719 Partitions, Violations =	22103
Routed	108/719 Partitions, Violations =	22102
Routed	111/719 Partitions, Violations =	22105
Routed	114/719 Partitions, Violations =	22099
Routed	117/719 Partitions, Violations =	22081
Routed	120/719 Partitions, Violations =	22076
Routed	123/719 Partitions, Violations =	22071
Routed	126/719 Partitions, Violations =	22059
Routed	129/719 Partitions, Violations =	22062
Routed	132/719 Partitions, Violations =	22058
Routed	135/719 Partitions, Violations =	22055
Routed	138/719 Partitions, Violations =	22046
Routed	141/719 Partitions, Violations =	22049
Routed	144/719 Partitions, Violations =	22043
Routed	147/719 Partitions, Violations =	22022
Routed	150/719 Partitions, Violations =	22016
Routed	153/719 Partitions, Violations =	22015
Routed	156/719 Partitions, Violations =	22013
Routed	159/719 Partitions, Violations =	22001
Routed	162/719 Partitions, Violations =	22002
Routed	165/719 Partitions, Violations =	22012
Routed	168/719 Partitions, Violations =	21999
Routed	171/719 Partitions, Violations =	21987
Routed	174/719 Partitions, Violations =	21988
Routed	177/719 Partitions, Violations =	21988
Routed	180/719 Partitions, Violations =	21982
Routed	183/719 Partitions, Violations =	21969
Routed	186/719 Partitions, Violations =	21951
Routed	189/719 Partitions, Violations =	21948
Routed	192/719 Partitions, Violations =	21940
Routed	195/719 Partitions, Violations =	21920
Routed	198/719 Partitions, Violations =	21919
Routed	201/719 Partitions, Violations =	21904
Routed	204/719 Partitions, Violations =	21893
Routed	207/719 Partitions, Violations =	21897
Routed	210/719 Partitions, Violations =	21888
Routed	213/719 Partitions, Violations =	21888
Routed	216/719 Partitions, Violations =	21899
Routed	219/719 Partitions, Violations =	21889
Routed	222/719 Partitions, Violations =	21877
Routed	225/719 Partitions, Violations =	21859
Routed	228/719 Partitions, Violations =	21856
Routed	231/719 Partitions, Violations =	21815
Routed	234/719 Partitions, Violations =	21790
Routed	237/719 Partitions, Violations =	21785
Routed	240/719 Partitions, Violations =	21766
Routed	243/719 Partitions, Violations =	21768
Routed	246/719 Partitions, Violations =	21750
Routed	249/719 Partitions, Violations =	21750
Routed	252/719 Partitions, Violations =	21754
Routed	255/719 Partitions, Violations =	21752
Routed	258/719 Partitions, Violations =	21745
Routed	261/719 Partitions, Violations =	21760
Routed	264/719 Partitions, Violations =	21744
Routed	267/719 Partitions, Violations =	21747
Routed	270/719 Partitions, Violations =	21734
Routed	273/719 Partitions, Violations =	21731
Routed	276/719 Partitions, Violations =	21728
Routed	279/719 Partitions, Violations =	21738
Routed	282/719 Partitions, Violations =	21730
Routed	285/719 Partitions, Violations =	21733
Routed	288/719 Partitions, Violations =	21747
Routed	291/719 Partitions, Violations =	21738
Routed	294/719 Partitions, Violations =	21706
Routed	297/719 Partitions, Violations =	21714
Routed	300/719 Partitions, Violations =	21716
Routed	303/719 Partitions, Violations =	21706
Routed	306/719 Partitions, Violations =	21700
Routed	309/719 Partitions, Violations =	21656
Routed	312/719 Partitions, Violations =	21641
Routed	315/719 Partitions, Violations =	21619
Routed	318/719 Partitions, Violations =	21616
Routed	321/719 Partitions, Violations =	21611
Routed	324/719 Partitions, Violations =	21611
Routed	327/719 Partitions, Violations =	21622
Routed	330/719 Partitions, Violations =	21617
Routed	333/719 Partitions, Violations =	21599
Routed	336/719 Partitions, Violations =	21599
Routed	339/719 Partitions, Violations =	21599
Routed	342/719 Partitions, Violations =	21600
Routed	345/719 Partitions, Violations =	21581
Routed	348/719 Partitions, Violations =	21572
Routed	351/719 Partitions, Violations =	21574
Routed	354/719 Partitions, Violations =	21573
Routed	357/719 Partitions, Violations =	21575
Routed	360/719 Partitions, Violations =	21573
Routed	363/719 Partitions, Violations =	21564
Routed	366/719 Partitions, Violations =	21563
Routed	369/719 Partitions, Violations =	21559
Routed	372/719 Partitions, Violations =	21560
Routed	375/719 Partitions, Violations =	21545
Routed	378/719 Partitions, Violations =	21533
Routed	381/719 Partitions, Violations =	21525
Routed	384/719 Partitions, Violations =	21527
Routed	387/719 Partitions, Violations =	21505
Routed	390/719 Partitions, Violations =	21507
Routed	393/719 Partitions, Violations =	21513
Routed	396/719 Partitions, Violations =	21504
Routed	399/719 Partitions, Violations =	21518
Routed	402/719 Partitions, Violations =	21518
Routed	405/719 Partitions, Violations =	21524
Routed	408/719 Partitions, Violations =	21497
Routed	411/719 Partitions, Violations =	21482
Routed	414/719 Partitions, Violations =	21476
Routed	417/719 Partitions, Violations =	21475
Routed	420/719 Partitions, Violations =	21471
Routed	423/719 Partitions, Violations =	21448
Routed	426/719 Partitions, Violations =	21454
Routed	429/719 Partitions, Violations =	21452
Routed	432/719 Partitions, Violations =	21436
Routed	435/719 Partitions, Violations =	21420
Routed	438/719 Partitions, Violations =	21412
Routed	441/719 Partitions, Violations =	21382
Routed	444/719 Partitions, Violations =	21361
Routed	447/719 Partitions, Violations =	21366
Routed	450/719 Partitions, Violations =	21350
Routed	453/719 Partitions, Violations =	21360
Routed	456/719 Partitions, Violations =	21357
Routed	459/719 Partitions, Violations =	21334
Routed	462/719 Partitions, Violations =	21337
Routed	465/719 Partitions, Violations =	21329
Routed	468/719 Partitions, Violations =	21323
Routed	471/719 Partitions, Violations =	21310
Routed	474/719 Partitions, Violations =	21311
Routed	477/719 Partitions, Violations =	21291
Routed	480/719 Partitions, Violations =	21311
Routed	483/719 Partitions, Violations =	21337
Routed	486/719 Partitions, Violations =	21345
Routed	489/719 Partitions, Violations =	21329
Routed	492/719 Partitions, Violations =	21315
Routed	495/719 Partitions, Violations =	21293
Routed	498/719 Partitions, Violations =	21283
Routed	501/719 Partitions, Violations =	21269
Routed	504/719 Partitions, Violations =	21263
Routed	507/719 Partitions, Violations =	21265
Routed	510/719 Partitions, Violations =	21258
Routed	513/719 Partitions, Violations =	21269
Routed	516/719 Partitions, Violations =	21268
Routed	519/719 Partitions, Violations =	21253
Routed	522/719 Partitions, Violations =	21229
Routed	525/719 Partitions, Violations =	21214
Routed	528/719 Partitions, Violations =	21177
Routed	531/719 Partitions, Violations =	21192
Routed	534/719 Partitions, Violations =	21183
Routed	537/719 Partitions, Violations =	21171
Routed	540/719 Partitions, Violations =	21149
Routed	543/719 Partitions, Violations =	21132
Routed	546/719 Partitions, Violations =	21115
Routed	549/719 Partitions, Violations =	21111
Routed	552/719 Partitions, Violations =	21105
Routed	555/719 Partitions, Violations =	21096
Routed	558/719 Partitions, Violations =	21094
Routed	561/719 Partitions, Violations =	21084
Routed	564/719 Partitions, Violations =	21072
Routed	567/719 Partitions, Violations =	21081
Routed	570/719 Partitions, Violations =	21081
Routed	573/719 Partitions, Violations =	21080
Routed	576/719 Partitions, Violations =	21077
Routed	579/719 Partitions, Violations =	21080
Routed	582/719 Partitions, Violations =	21061
Routed	585/719 Partitions, Violations =	21049
Routed	588/719 Partitions, Violations =	21047
Routed	591/719 Partitions, Violations =	21040
Routed	594/719 Partitions, Violations =	21032
Routed	597/719 Partitions, Violations =	21008
Routed	600/719 Partitions, Violations =	20973
Routed	603/719 Partitions, Violations =	20975
Routed	606/719 Partitions, Violations =	20999
Routed	609/719 Partitions, Violations =	20992
Routed	612/719 Partitions, Violations =	20999
Routed	615/719 Partitions, Violations =	20992
Routed	618/719 Partitions, Violations =	20987
Routed	621/719 Partitions, Violations =	20959
Routed	624/719 Partitions, Violations =	20966
Routed	627/719 Partitions, Violations =	20964
Routed	630/719 Partitions, Violations =	20968
Routed	633/719 Partitions, Violations =	20956
Routed	636/719 Partitions, Violations =	20925
Routed	639/719 Partitions, Violations =	20925
Routed	642/719 Partitions, Violations =	20931
Routed	645/719 Partitions, Violations =	20902
Routed	648/719 Partitions, Violations =	20890
Routed	651/719 Partitions, Violations =	20902
Routed	654/719 Partitions, Violations =	20894
Routed	657/719 Partitions, Violations =	20889
Routed	660/719 Partitions, Violations =	20870
Routed	663/719 Partitions, Violations =	20826
Routed	666/719 Partitions, Violations =	20821
Routed	669/719 Partitions, Violations =	20823
Routed	672/719 Partitions, Violations =	20805
Routed	675/719 Partitions, Violations =	20799
Routed	678/719 Partitions, Violations =	20799
Routed	681/719 Partitions, Violations =	20794
Routed	684/719 Partitions, Violations =	20788
Routed	687/719 Partitions, Violations =	20774
Routed	690/719 Partitions, Violations =	20759
Routed	693/719 Partitions, Violations =	20736
Routed	696/719 Partitions, Violations =	20727
Routed	699/719 Partitions, Violations =	20721
Routed	702/719 Partitions, Violations =	20692
Routed	705/719 Partitions, Violations =	20672
Routed	708/719 Partitions, Violations =	20671
Routed	711/719 Partitions, Violations =	20667
Routed	714/719 Partitions, Violations =	20637
Routed	717/719 Partitions, Violations =	20628

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	20629
	Diff net spacing : 7329
	Diff net via-cut spacing : 326
	Edge-line via spacing : 20
	End of line enclosure : 3707
	Less than minimum area : 61
	Less than minimum width : 43
	Off-grid : 426
	Same net spacing : 61
	Same net via-cut spacing : 105
	Short : 8551

[Iter 0] Elapsed real time: 0:10:55 
[Iter 0] Elapsed cpu  time: sys=0:00:20 usr=0:07:16 total=0:07:36
[Iter 0] Stage (MB): Used   79  Alloctr   80  Proc    0 
[Iter 0] Total (MB): Used  196  Alloctr  198  Proc 9982 

End DR iteration 0 with 719 parts

Start DR iteration 1: non-uniform partition
Routed	1/609 Partitions, Violations =	20630
Routed	3/609 Partitions, Violations =	20638
Routed	6/609 Partitions, Violations =	20625
Routed	9/609 Partitions, Violations =	20619
Routed	12/609 Partitions, Violations =	20631
Routed	15/609 Partitions, Violations =	20624
Routed	18/609 Partitions, Violations =	20625
Routed	21/609 Partitions, Violations =	20630
Routed	24/609 Partitions, Violations =	20642
Routed	27/609 Partitions, Violations =	20645
Routed	30/609 Partitions, Violations =	20628
Routed	33/609 Partitions, Violations =	20634
Routed	36/609 Partitions, Violations =	20631
Routed	39/609 Partitions, Violations =	20633
Routed	42/609 Partitions, Violations =	20645
Routed	45/609 Partitions, Violations =	20652
Routed	48/609 Partitions, Violations =	20632
Routed	51/609 Partitions, Violations =	20643
Routed	54/609 Partitions, Violations =	20651
Routed	57/609 Partitions, Violations =	20625
Routed	60/609 Partitions, Violations =	20623
Routed	63/609 Partitions, Violations =	20626
Routed	66/609 Partitions, Violations =	20613
Routed	69/609 Partitions, Violations =	20608
Routed	72/609 Partitions, Violations =	20603
Routed	75/609 Partitions, Violations =	20596
Routed	78/609 Partitions, Violations =	20595
Routed	81/609 Partitions, Violations =	20577
Routed	84/609 Partitions, Violations =	20599
Routed	87/609 Partitions, Violations =	20603
Routed	90/609 Partitions, Violations =	20599
Routed	93/609 Partitions, Violations =	20590
Routed	96/609 Partitions, Violations =	20618
Routed	99/609 Partitions, Violations =	20624
Routed	102/609 Partitions, Violations =	20617
Routed	105/609 Partitions, Violations =	20620
Routed	108/609 Partitions, Violations =	20641
Routed	111/609 Partitions, Violations =	20637
Routed	114/609 Partitions, Violations =	20640
Routed	117/609 Partitions, Violations =	20631
Routed	120/609 Partitions, Violations =	20635
Routed	123/609 Partitions, Violations =	20624
Routed	126/609 Partitions, Violations =	20633
Routed	129/609 Partitions, Violations =	20630
Routed	132/609 Partitions, Violations =	20633
Routed	135/609 Partitions, Violations =	20611
Routed	138/609 Partitions, Violations =	20599
Routed	141/609 Partitions, Violations =	20583
Routed	144/609 Partitions, Violations =	20585
Routed	147/609 Partitions, Violations =	20581
Routed	150/609 Partitions, Violations =	20584
Routed	153/609 Partitions, Violations =	20615
Routed	156/609 Partitions, Violations =	20615
Routed	159/609 Partitions, Violations =	20617
Routed	162/609 Partitions, Violations =	20624
Routed	165/609 Partitions, Violations =	20632
Routed	168/609 Partitions, Violations =	20633
Routed	171/609 Partitions, Violations =	20636
Routed	174/609 Partitions, Violations =	20625
Routed	177/609 Partitions, Violations =	20622
Routed	180/609 Partitions, Violations =	20639
Routed	183/609 Partitions, Violations =	20647
Routed	186/609 Partitions, Violations =	20643
Routed	189/609 Partitions, Violations =	20649
Routed	192/609 Partitions, Violations =	20664
Routed	195/609 Partitions, Violations =	20660
Routed	198/609 Partitions, Violations =	20657
Routed	201/609 Partitions, Violations =	20653
Routed	204/609 Partitions, Violations =	20650
Routed	207/609 Partitions, Violations =	20663
Routed	210/609 Partitions, Violations =	20670
Routed	213/609 Partitions, Violations =	20680
Routed	216/609 Partitions, Violations =	20676
Routed	219/609 Partitions, Violations =	20663
Routed	222/609 Partitions, Violations =	20659
Routed	225/609 Partitions, Violations =	20652
Routed	228/609 Partitions, Violations =	20649
Routed	231/609 Partitions, Violations =	20653
Routed	234/609 Partitions, Violations =	20662
Routed	237/609 Partitions, Violations =	20635
Routed	240/609 Partitions, Violations =	20649
Routed	243/609 Partitions, Violations =	20652
Routed	246/609 Partitions, Violations =	20637
Routed	249/609 Partitions, Violations =	20641
Routed	252/609 Partitions, Violations =	20636
Routed	255/609 Partitions, Violations =	20632
Routed	258/609 Partitions, Violations =	20614
Routed	261/609 Partitions, Violations =	20623
Routed	264/609 Partitions, Violations =	20637
Routed	267/609 Partitions, Violations =	20629
Routed	270/609 Partitions, Violations =	20621
Routed	273/609 Partitions, Violations =	20639
Routed	276/609 Partitions, Violations =	20621
Routed	279/609 Partitions, Violations =	20631
Routed	282/609 Partitions, Violations =	20650
Routed	285/609 Partitions, Violations =	20655
Routed	288/609 Partitions, Violations =	20661
Routed	291/609 Partitions, Violations =	20669
Routed	294/609 Partitions, Violations =	20651
Routed	297/609 Partitions, Violations =	20628
Routed	300/609 Partitions, Violations =	20636
Routed	303/609 Partitions, Violations =	20645
Routed	306/609 Partitions, Violations =	20639
Routed	309/609 Partitions, Violations =	20642
Routed	312/609 Partitions, Violations =	20645
Routed	315/609 Partitions, Violations =	20630
Routed	318/609 Partitions, Violations =	20612
Routed	321/609 Partitions, Violations =	20618
Routed	324/609 Partitions, Violations =	20588
Routed	327/609 Partitions, Violations =	20589
Routed	330/609 Partitions, Violations =	20582
Routed	333/609 Partitions, Violations =	20581
Routed	336/609 Partitions, Violations =	20583
Routed	339/609 Partitions, Violations =	20584
Routed	342/609 Partitions, Violations =	20561
Routed	345/609 Partitions, Violations =	20562
Routed	348/609 Partitions, Violations =	20565
Routed	351/609 Partitions, Violations =	20581
Routed	354/609 Partitions, Violations =	20589
Routed	357/609 Partitions, Violations =	20604
Routed	360/609 Partitions, Violations =	20593
Routed	363/609 Partitions, Violations =	20612
Routed	366/609 Partitions, Violations =	20626
Routed	369/609 Partitions, Violations =	20629
Routed	372/609 Partitions, Violations =	20645
Routed	375/609 Partitions, Violations =	20642
Routed	378/609 Partitions, Violations =	20648
Routed	381/609 Partitions, Violations =	20635
Routed	384/609 Partitions, Violations =	20630
Routed	387/609 Partitions, Violations =	20640
Routed	390/609 Partitions, Violations =	20608
Routed	393/609 Partitions, Violations =	20612
Routed	396/609 Partitions, Violations =	20605
Routed	399/609 Partitions, Violations =	20607
Routed	402/609 Partitions, Violations =	20612
Routed	405/609 Partitions, Violations =	20611
Routed	408/609 Partitions, Violations =	20611
Routed	411/609 Partitions, Violations =	20634
Routed	414/609 Partitions, Violations =	20632
Routed	417/609 Partitions, Violations =	20649
Routed	420/609 Partitions, Violations =	20645
Routed	423/609 Partitions, Violations =	20681
Routed	426/609 Partitions, Violations =	20706
Routed	429/609 Partitions, Violations =	20719
Routed	432/609 Partitions, Violations =	20730
Routed	435/609 Partitions, Violations =	20728
Routed	438/609 Partitions, Violations =	20716
Routed	441/609 Partitions, Violations =	20708
Routed	444/609 Partitions, Violations =	20700
Routed	447/609 Partitions, Violations =	20689
Routed	450/609 Partitions, Violations =	20679
Routed	453/609 Partitions, Violations =	20682
Routed	456/609 Partitions, Violations =	20682
Routed	459/609 Partitions, Violations =	20702
Routed	462/609 Partitions, Violations =	20703
Routed	465/609 Partitions, Violations =	20674
Routed	468/609 Partitions, Violations =	20690
Routed	471/609 Partitions, Violations =	20698
Routed	474/609 Partitions, Violations =	20708
Routed	477/609 Partitions, Violations =	20686
Routed	480/609 Partitions, Violations =	20699
Routed	483/609 Partitions, Violations =	20726
Routed	486/609 Partitions, Violations =	20756
Routed	489/609 Partitions, Violations =	20744
Routed	492/609 Partitions, Violations =	20733
Routed	495/609 Partitions, Violations =	20730
Routed	498/609 Partitions, Violations =	20733
Routed	501/609 Partitions, Violations =	20733
Routed	504/609 Partitions, Violations =	20718
Routed	507/609 Partitions, Violations =	20721
Routed	510/609 Partitions, Violations =	20703
Routed	513/609 Partitions, Violations =	20718
Routed	516/609 Partitions, Violations =	20748
Routed	519/609 Partitions, Violations =	20765
Routed	522/609 Partitions, Violations =	20778
Routed	525/609 Partitions, Violations =	20790
Routed	528/609 Partitions, Violations =	20820
Routed	531/609 Partitions, Violations =	20802
Routed	534/609 Partitions, Violations =	20790
Routed	537/609 Partitions, Violations =	20804
Routed	540/609 Partitions, Violations =	20791
Routed	543/609 Partitions, Violations =	20788
Routed	546/609 Partitions, Violations =	20789
Routed	549/609 Partitions, Violations =	20765
Routed	552/609 Partitions, Violations =	20741
Routed	555/609 Partitions, Violations =	20744
Routed	558/609 Partitions, Violations =	20752
Routed	561/609 Partitions, Violations =	20759
Routed	564/609 Partitions, Violations =	20748
Routed	567/609 Partitions, Violations =	20753
Routed	570/609 Partitions, Violations =	20757
Routed	573/609 Partitions, Violations =	20725
Routed	576/609 Partitions, Violations =	20721
Routed	579/609 Partitions, Violations =	20702
Routed	582/609 Partitions, Violations =	20722
Routed	585/609 Partitions, Violations =	20729
Routed	588/609 Partitions, Violations =	20749
Routed	591/609 Partitions, Violations =	20751
Routed	594/609 Partitions, Violations =	20769
Routed	597/609 Partitions, Violations =	20778
Routed	600/609 Partitions, Violations =	20791
Routed	603/609 Partitions, Violations =	20783
Routed	606/609 Partitions, Violations =	20802
Routed	609/609 Partitions, Violations =	20793

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	20793
	Diff net spacing : 7380
	Diff net via-cut spacing : 339
	Edge-line via spacing : 18
	End of line enclosure : 3728
	Less than minimum area : 55
	Less than minimum width : 38
	Off-grid : 438
	Same net spacing : 85
	Same net via-cut spacing : 145
	Short : 8567

[Iter 1] Elapsed real time: 0:21:32 
[Iter 1] Elapsed cpu  time: sys=0:00:45 usr=0:14:37 total=0:15:22
[Iter 1] Stage (MB): Used   79  Alloctr   80  Proc    0 
[Iter 1] Total (MB): Used  196  Alloctr  198  Proc 9982 

End DR iteration 1 with 609 parts

Start DR iteration 2: non-uniform partition
Routed	1/583 Partitions, Violations =	20788
Routed	2/583 Partitions, Violations =	20798
Routed	4/583 Partitions, Violations =	20801
Routed	6/583 Partitions, Violations =	20793
Routed	8/583 Partitions, Violations =	20801
Routed	10/583 Partitions, Violations =	20772
Routed	12/583 Partitions, Violations =	20777
Routed	14/583 Partitions, Violations =	20775
Routed	16/583 Partitions, Violations =	20783
Routed	18/583 Partitions, Violations =	20770
Routed	20/583 Partitions, Violations =	20764
Routed	22/583 Partitions, Violations =	20751
Routed	24/583 Partitions, Violations =	20757
Routed	26/583 Partitions, Violations =	20747
Routed	28/583 Partitions, Violations =	20759
Routed	30/583 Partitions, Violations =	20772
Routed	32/583 Partitions, Violations =	20789
Routed	34/583 Partitions, Violations =	20791
Routed	36/583 Partitions, Violations =	20786
Routed	38/583 Partitions, Violations =	20774
Routed	40/583 Partitions, Violations =	20784
Routed	42/583 Partitions, Violations =	20788
Routed	44/583 Partitions, Violations =	20801
Routed	46/583 Partitions, Violations =	20816
Routed	48/583 Partitions, Violations =	20797
Routed	50/583 Partitions, Violations =	20811
Routed	52/583 Partitions, Violations =	20812
Routed	54/583 Partitions, Violations =	20821
Routed	56/583 Partitions, Violations =	20810
Routed	58/583 Partitions, Violations =	20816
Routed	60/583 Partitions, Violations =	20827
Routed	62/583 Partitions, Violations =	20835
Routed	64/583 Partitions, Violations =	20824
Routed	66/583 Partitions, Violations =	20819
Routed	68/583 Partitions, Violations =	20829
Routed	70/583 Partitions, Violations =	20841
Routed	72/583 Partitions, Violations =	20824
Routed	74/583 Partitions, Violations =	20807
Routed	76/583 Partitions, Violations =	20813
Routed	78/583 Partitions, Violations =	20823
Routed	80/583 Partitions, Violations =	20828
Routed	82/583 Partitions, Violations =	20818
Routed	84/583 Partitions, Violations =	20820
Routed	86/583 Partitions, Violations =	20834
Routed	88/583 Partitions, Violations =	20834
Routed	90/583 Partitions, Violations =	20833
Routed	92/583 Partitions, Violations =	20826
Routed	94/583 Partitions, Violations =	20830
Routed	96/583 Partitions, Violations =	20832
Routed	98/583 Partitions, Violations =	20847
Routed	100/583 Partitions, Violations =	20853
Routed	102/583 Partitions, Violations =	20849
Routed	104/583 Partitions, Violations =	20842
Routed	106/583 Partitions, Violations =	20845
Routed	108/583 Partitions, Violations =	20851
Routed	110/583 Partitions, Violations =	20860
Routed	112/583 Partitions, Violations =	20856
Routed	114/583 Partitions, Violations =	20859
Routed	116/583 Partitions, Violations =	20867
Routed	118/583 Partitions, Violations =	20887
Routed	120/583 Partitions, Violations =	20890
Routed	122/583 Partitions, Violations =	20887
Routed	124/583 Partitions, Violations =	20906
Routed	126/583 Partitions, Violations =	20906
Routed	128/583 Partitions, Violations =	20904
Routed	130/583 Partitions, Violations =	20901
Routed	132/583 Partitions, Violations =	20913
Routed	134/583 Partitions, Violations =	20914
Routed	136/583 Partitions, Violations =	20917
Routed	138/583 Partitions, Violations =	20924
Routed	140/583 Partitions, Violations =	20923
Routed	142/583 Partitions, Violations =	20926
Routed	144/583 Partitions, Violations =	20927
Routed	146/583 Partitions, Violations =	20919
Routed	148/583 Partitions, Violations =	20929
Routed	150/583 Partitions, Violations =	20937
Routed	152/583 Partitions, Violations =	20912
Routed	154/583 Partitions, Violations =	20917
Routed	156/583 Partitions, Violations =	20931
Routed	158/583 Partitions, Violations =	20921
Routed	160/583 Partitions, Violations =	20922
Routed	162/583 Partitions, Violations =	20885
Routed	164/583 Partitions, Violations =	20898
Routed	166/583 Partitions, Violations =	20888
Routed	168/583 Partitions, Violations =	20885
Routed	170/583 Partitions, Violations =	20878
Routed	172/583 Partitions, Violations =	20880
Routed	174/583 Partitions, Violations =	20874
Routed	176/583 Partitions, Violations =	20860
Routed	178/583 Partitions, Violations =	20847
Routed	180/583 Partitions, Violations =	20845
Routed	182/583 Partitions, Violations =	20851
Routed	184/583 Partitions, Violations =	20876
Routed	186/583 Partitions, Violations =	20884
Routed	188/583 Partitions, Violations =	20878
Routed	190/583 Partitions, Violations =	20875
Routed	192/583 Partitions, Violations =	20872
Routed	194/583 Partitions, Violations =	20851
Routed	196/583 Partitions, Violations =	20846
Routed	198/583 Partitions, Violations =	20851
Routed	200/583 Partitions, Violations =	20857
Routed	202/583 Partitions, Violations =	20875
Routed	204/583 Partitions, Violations =	20862
Routed	206/583 Partitions, Violations =	20850
Routed	208/583 Partitions, Violations =	20853
Routed	210/583 Partitions, Violations =	20855
Routed	212/583 Partitions, Violations =	20851
Routed	214/583 Partitions, Violations =	20845
Routed	216/583 Partitions, Violations =	20837
Routed	218/583 Partitions, Violations =	20844
Routed	220/583 Partitions, Violations =	20842
Routed	222/583 Partitions, Violations =	20850
Routed	224/583 Partitions, Violations =	20861
Routed	226/583 Partitions, Violations =	20857
Routed	228/583 Partitions, Violations =	20864
Routed	230/583 Partitions, Violations =	20849
Routed	232/583 Partitions, Violations =	20851
Routed	234/583 Partitions, Violations =	20855
Routed	236/583 Partitions, Violations =	20865
Routed	238/583 Partitions, Violations =	20887
Routed	240/583 Partitions, Violations =	20882
Routed	242/583 Partitions, Violations =	20852
Routed	244/583 Partitions, Violations =	20846
Routed	246/583 Partitions, Violations =	20841
Routed	248/583 Partitions, Violations =	20828
Routed	250/583 Partitions, Violations =	20810
Routed	252/583 Partitions, Violations =	20786
Routed	254/583 Partitions, Violations =	20786
Routed	256/583 Partitions, Violations =	20806
Routed	258/583 Partitions, Violations =	20806
Routed	260/583 Partitions, Violations =	20811
Routed	262/583 Partitions, Violations =	20796
Routed	264/583 Partitions, Violations =	20812
Routed	266/583 Partitions, Violations =	20808
Routed	268/583 Partitions, Violations =	20813
Routed	270/583 Partitions, Violations =	20815
Routed	272/583 Partitions, Violations =	20822
Routed	274/583 Partitions, Violations =	20824
Routed	276/583 Partitions, Violations =	20826
Routed	278/583 Partitions, Violations =	20828
Routed	280/583 Partitions, Violations =	20851
Routed	282/583 Partitions, Violations =	20853
Routed	284/583 Partitions, Violations =	20850
Routed	286/583 Partitions, Violations =	20852
Routed	288/583 Partitions, Violations =	20843
Routed	290/583 Partitions, Violations =	20855
Routed	292/583 Partitions, Violations =	20859
Routed	294/583 Partitions, Violations =	20865
Routed	296/583 Partitions, Violations =	20864
Routed	298/583 Partitions, Violations =	20859
Routed	300/583 Partitions, Violations =	20870
Routed	302/583 Partitions, Violations =	20875
Routed	304/583 Partitions, Violations =	20864
Routed	306/583 Partitions, Violations =	20840
Routed	308/583 Partitions, Violations =	20824
Routed	310/583 Partitions, Violations =	20814
Routed	312/583 Partitions, Violations =	20818
Routed	314/583 Partitions, Violations =	20809
Routed	316/583 Partitions, Violations =	20826
Routed	318/583 Partitions, Violations =	20816
Routed	320/583 Partitions, Violations =	20829
Routed	322/583 Partitions, Violations =	20841
Routed	324/583 Partitions, Violations =	20832
Routed	326/583 Partitions, Violations =	20821
Routed	328/583 Partitions, Violations =	20820
Routed	330/583 Partitions, Violations =	20833
Routed	332/583 Partitions, Violations =	20857
Routed	334/583 Partitions, Violations =	20861
Routed	336/583 Partitions, Violations =	20863
Routed	338/583 Partitions, Violations =	20853
Routed	340/583 Partitions, Violations =	20854
Routed	342/583 Partitions, Violations =	20841
Routed	344/583 Partitions, Violations =	20840
Routed	346/583 Partitions, Violations =	20836
Routed	348/583 Partitions, Violations =	20819
Routed	350/583 Partitions, Violations =	20817
Routed	352/583 Partitions, Violations =	20816
Routed	354/583 Partitions, Violations =	20791
Routed	356/583 Partitions, Violations =	20788
Routed	358/583 Partitions, Violations =	20771
Routed	360/583 Partitions, Violations =	20756
Routed	362/583 Partitions, Violations =	20760
Routed	364/583 Partitions, Violations =	20790
Routed	366/583 Partitions, Violations =	20773
Routed	368/583 Partitions, Violations =	20763
Routed	370/583 Partitions, Violations =	20755
Routed	372/583 Partitions, Violations =	20751
Routed	374/583 Partitions, Violations =	20761
Routed	376/583 Partitions, Violations =	20772
Routed	378/583 Partitions, Violations =	20772
Routed	380/583 Partitions, Violations =	20774
Routed	382/583 Partitions, Violations =	20775
Routed	384/583 Partitions, Violations =	20783
Routed	386/583 Partitions, Violations =	20741
Routed	388/583 Partitions, Violations =	20738
Routed	390/583 Partitions, Violations =	20737
Routed	392/583 Partitions, Violations =	20729
Routed	394/583 Partitions, Violations =	20729
Routed	396/583 Partitions, Violations =	20725
Routed	398/583 Partitions, Violations =	20757
Routed	400/583 Partitions, Violations =	20759
Routed	402/583 Partitions, Violations =	20758
Routed	404/583 Partitions, Violations =	20755
Routed	406/583 Partitions, Violations =	20755
Routed	408/583 Partitions, Violations =	20752
Routed	410/583 Partitions, Violations =	20772
Routed	412/583 Partitions, Violations =	20779
Routed	414/583 Partitions, Violations =	20785
Routed	416/583 Partitions, Violations =	20773
Routed	418/583 Partitions, Violations =	20774
Routed	420/583 Partitions, Violations =	20778
Routed	422/583 Partitions, Violations =	20778
Routed	424/583 Partitions, Violations =	20773
Routed	426/583 Partitions, Violations =	20767
Routed	428/583 Partitions, Violations =	20751
Routed	430/583 Partitions, Violations =	20750
Routed	432/583 Partitions, Violations =	20737
Routed	434/583 Partitions, Violations =	20732
Routed	436/583 Partitions, Violations =	20747
Routed	438/583 Partitions, Violations =	20718
Routed	440/583 Partitions, Violations =	20727
Routed	442/583 Partitions, Violations =	20724
Routed	444/583 Partitions, Violations =	20716
Routed	446/583 Partitions, Violations =	20708
Routed	448/583 Partitions, Violations =	20720
Routed	450/583 Partitions, Violations =	20729
Routed	452/583 Partitions, Violations =	20710
Routed	454/583 Partitions, Violations =	20709
Routed	456/583 Partitions, Violations =	20704
Routed	458/583 Partitions, Violations =	20716
Routed	460/583 Partitions, Violations =	20715
Routed	462/583 Partitions, Violations =	20698
Routed	464/583 Partitions, Violations =	20702
Routed	466/583 Partitions, Violations =	20710
Routed	468/583 Partitions, Violations =	20703
Routed	470/583 Partitions, Violations =	20698
Routed	472/583 Partitions, Violations =	20683
Routed	474/583 Partitions, Violations =	20674
Routed	476/583 Partitions, Violations =	20678
Routed	478/583 Partitions, Violations =	20662
Routed	480/583 Partitions, Violations =	20660
Routed	482/583 Partitions, Violations =	20656
Routed	484/583 Partitions, Violations =	20645
Routed	486/583 Partitions, Violations =	20655
Routed	488/583 Partitions, Violations =	20692
Routed	490/583 Partitions, Violations =	20665
Routed	492/583 Partitions, Violations =	20668
Routed	494/583 Partitions, Violations =	20658
Routed	496/583 Partitions, Violations =	20660
Routed	498/583 Partitions, Violations =	20653
Routed	500/583 Partitions, Violations =	20662
Routed	502/583 Partitions, Violations =	20668
Routed	504/583 Partitions, Violations =	20683
Routed	506/583 Partitions, Violations =	20690
Routed	508/583 Partitions, Violations =	20696
Routed	510/583 Partitions, Violations =	20682
Routed	512/583 Partitions, Violations =	20702
Routed	514/583 Partitions, Violations =	20695
Routed	516/583 Partitions, Violations =	20696
Routed	518/583 Partitions, Violations =	20694
Routed	520/583 Partitions, Violations =	20701
Routed	522/583 Partitions, Violations =	20707
Routed	524/583 Partitions, Violations =	20704
Routed	526/583 Partitions, Violations =	20712
Routed	528/583 Partitions, Violations =	20702
Routed	530/583 Partitions, Violations =	20707
Routed	532/583 Partitions, Violations =	20703
Routed	534/583 Partitions, Violations =	20696
Routed	536/583 Partitions, Violations =	20706
Routed	538/583 Partitions, Violations =	20698
Routed	540/583 Partitions, Violations =	20695
Routed	542/583 Partitions, Violations =	20695
Routed	544/583 Partitions, Violations =	20698
Routed	546/583 Partitions, Violations =	20703
Routed	548/583 Partitions, Violations =	20698
Routed	550/583 Partitions, Violations =	20693
Routed	552/583 Partitions, Violations =	20711
Routed	554/583 Partitions, Violations =	20703
Routed	556/583 Partitions, Violations =	20693
Routed	558/583 Partitions, Violations =	20701
Routed	560/583 Partitions, Violations =	20709
Routed	562/583 Partitions, Violations =	20695
Routed	564/583 Partitions, Violations =	20688
Routed	566/583 Partitions, Violations =	20691
Routed	568/583 Partitions, Violations =	20705
Routed	570/583 Partitions, Violations =	20702
Routed	572/583 Partitions, Violations =	20712
Routed	574/583 Partitions, Violations =	20713
Routed	576/583 Partitions, Violations =	20720
Routed	578/583 Partitions, Violations =	20724
Routed	580/583 Partitions, Violations =	20712
Routed	582/583 Partitions, Violations =	20727

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	20710
	Diff net spacing : 7429
	Diff net via-cut spacing : 358
	Edge-line via spacing : 12
	End of line enclosure : 3649
	Less than minimum area : 63
	Less than minimum width : 44
	Off-grid : 454
	Same net spacing : 65
	Same net via-cut spacing : 115
	Short : 8521

[Iter 2] Elapsed real time: 0:35:57 
[Iter 2] Elapsed cpu  time: sys=0:01:12 usr=0:24:15 total=0:25:27
[Iter 2] Stage (MB): Used   79  Alloctr   80  Proc    0 
[Iter 2] Total (MB): Used  196  Alloctr  198  Proc 9982 

End DR iteration 2 with 583 parts

Start DR iteration 3: non-uniform partition
Routed	1/536 Partitions, Violations =	20706
Routed	2/536 Partitions, Violations =	20709
Routed	4/536 Partitions, Violations =	20699
Routed	6/536 Partitions, Violations =	20706
Routed	8/536 Partitions, Violations =	20710
Routed	10/536 Partitions, Violations =	20699
Routed	12/536 Partitions, Violations =	20696
Routed	14/536 Partitions, Violations =	20701
Routed	16/536 Partitions, Violations =	20722
Routed	18/536 Partitions, Violations =	20728
Routed	20/536 Partitions, Violations =	20740
Routed	22/536 Partitions, Violations =	20748
Routed	24/536 Partitions, Violations =	20760
Routed	26/536 Partitions, Violations =	20781
Routed	28/536 Partitions, Violations =	20768
Routed	30/536 Partitions, Violations =	20755
Routed	32/536 Partitions, Violations =	20755
Routed	34/536 Partitions, Violations =	20744
Routed	36/536 Partitions, Violations =	20743
Routed	38/536 Partitions, Violations =	20733
Routed	40/536 Partitions, Violations =	20730
Routed	42/536 Partitions, Violations =	20742
Routed	44/536 Partitions, Violations =	20750
Routed	46/536 Partitions, Violations =	20749
Routed	48/536 Partitions, Violations =	20758
Routed	50/536 Partitions, Violations =	20772
Routed	52/536 Partitions, Violations =	20778
Routed	54/536 Partitions, Violations =	20776
Routed	56/536 Partitions, Violations =	20789
Routed	58/536 Partitions, Violations =	20798
Routed	60/536 Partitions, Violations =	20804
Routed	62/536 Partitions, Violations =	20819
Routed	64/536 Partitions, Violations =	20826
Routed	66/536 Partitions, Violations =	20827
Routed	68/536 Partitions, Violations =	20820
Routed	70/536 Partitions, Violations =	20817
Routed	72/536 Partitions, Violations =	20817
Routed	74/536 Partitions, Violations =	20820
Routed	76/536 Partitions, Violations =	20795
Routed	78/536 Partitions, Violations =	20808
Routed	80/536 Partitions, Violations =	20782
Routed	82/536 Partitions, Violations =	20795
Routed	84/536 Partitions, Violations =	20802
Routed	86/536 Partitions, Violations =	20787
Routed	88/536 Partitions, Violations =	20794
Routed	90/536 Partitions, Violations =	20797
Routed	92/536 Partitions, Violations =	20788
Routed	94/536 Partitions, Violations =	20786
Routed	96/536 Partitions, Violations =	20781
Routed	98/536 Partitions, Violations =	20802
Routed	100/536 Partitions, Violations =	20809
Routed	102/536 Partitions, Violations =	20803
Routed	104/536 Partitions, Violations =	20828
Routed	106/536 Partitions, Violations =	20846
Routed	108/536 Partitions, Violations =	20850
Routed	110/536 Partitions, Violations =	20852
Routed	112/536 Partitions, Violations =	20865
Routed	114/536 Partitions, Violations =	20861
Routed	116/536 Partitions, Violations =	20833
Routed	118/536 Partitions, Violations =	20837
Routed	120/536 Partitions, Violations =	20831
Routed	122/536 Partitions, Violations =	20817
Routed	124/536 Partitions, Violations =	20820
Routed	126/536 Partitions, Violations =	20814
Routed	128/536 Partitions, Violations =	20821
Routed	130/536 Partitions, Violations =	20844
Routed	132/536 Partitions, Violations =	20849
Routed	134/536 Partitions, Violations =	20841
Routed	136/536 Partitions, Violations =	20855
Routed	138/536 Partitions, Violations =	20854
Routed	140/536 Partitions, Violations =	20863
Routed	142/536 Partitions, Violations =	20853
Routed	144/536 Partitions, Violations =	20848
Routed	146/536 Partitions, Violations =	20836
Routed	148/536 Partitions, Violations =	20832
Routed	150/536 Partitions, Violations =	20833
Routed	152/536 Partitions, Violations =	20837
Routed	154/536 Partitions, Violations =	20826
Routed	156/536 Partitions, Violations =	20827
Routed	158/536 Partitions, Violations =	20837
Routed	160/536 Partitions, Violations =	20839
Routed	162/536 Partitions, Violations =	20835
Routed	164/536 Partitions, Violations =	20834
Routed	166/536 Partitions, Violations =	20819
Routed	168/536 Partitions, Violations =	20817
Routed	170/536 Partitions, Violations =	20811
Routed	172/536 Partitions, Violations =	20806
Routed	174/536 Partitions, Violations =	20802
Routed	176/536 Partitions, Violations =	20809
Routed	178/536 Partitions, Violations =	20805
Routed	180/536 Partitions, Violations =	20794
Routed	182/536 Partitions, Violations =	20802
Routed	184/536 Partitions, Violations =	20814
Routed	186/536 Partitions, Violations =	20795
Routed	188/536 Partitions, Violations =	20794
Routed	190/536 Partitions, Violations =	20790
Routed	192/536 Partitions, Violations =	20799
Routed	194/536 Partitions, Violations =	20795
Routed	196/536 Partitions, Violations =	20790
Routed	198/536 Partitions, Violations =	20794
Routed	200/536 Partitions, Violations =	20793
Routed	202/536 Partitions, Violations =	20783
Routed	204/536 Partitions, Violations =	20780
Routed	206/536 Partitions, Violations =	20779
Routed	208/536 Partitions, Violations =	20773
Routed	210/536 Partitions, Violations =	20772
Routed	212/536 Partitions, Violations =	20763
Routed	214/536 Partitions, Violations =	20771
Routed	216/536 Partitions, Violations =	20764
Routed	218/536 Partitions, Violations =	20763
Routed	220/536 Partitions, Violations =	20742
Routed	222/536 Partitions, Violations =	20743
Routed	224/536 Partitions, Violations =	20747
Routed	226/536 Partitions, Violations =	20742
Routed	228/536 Partitions, Violations =	20757
Routed	230/536 Partitions, Violations =	20750
Routed	232/536 Partitions, Violations =	20756
Routed	234/536 Partitions, Violations =	20762
Routed	236/536 Partitions, Violations =	20753
Routed	238/536 Partitions, Violations =	20762
Routed	240/536 Partitions, Violations =	20769
Routed	242/536 Partitions, Violations =	20769
Routed	244/536 Partitions, Violations =	20770
Routed	246/536 Partitions, Violations =	20779
Routed	248/536 Partitions, Violations =	20797
Routed	250/536 Partitions, Violations =	20788
Routed	252/536 Partitions, Violations =	20775
Routed	254/536 Partitions, Violations =	20763
Routed	256/536 Partitions, Violations =	20789
Routed	258/536 Partitions, Violations =	20785
Routed	260/536 Partitions, Violations =	20785
Routed	262/536 Partitions, Violations =	20782
Routed	264/536 Partitions, Violations =	20792
Routed	266/536 Partitions, Violations =	20781
Routed	268/536 Partitions, Violations =	20788
Routed	270/536 Partitions, Violations =	20785
Routed	272/536 Partitions, Violations =	20786
Routed	274/536 Partitions, Violations =	20797
Routed	276/536 Partitions, Violations =	20803
Routed	278/536 Partitions, Violations =	20803
Routed	280/536 Partitions, Violations =	20793
Routed	282/536 Partitions, Violations =	20793
Routed	284/536 Partitions, Violations =	20812
Routed	286/536 Partitions, Violations =	20799
Routed	288/536 Partitions, Violations =	20795
Routed	290/536 Partitions, Violations =	20787
Routed	292/536 Partitions, Violations =	20772
Routed	294/536 Partitions, Violations =	20778
Routed	296/536 Partitions, Violations =	20781
Routed	298/536 Partitions, Violations =	20771
Routed	300/536 Partitions, Violations =	20767
Routed	302/536 Partitions, Violations =	20769
Routed	304/536 Partitions, Violations =	20770
Routed	306/536 Partitions, Violations =	20786
Routed	308/536 Partitions, Violations =	20785
Routed	310/536 Partitions, Violations =	20781
Routed	312/536 Partitions, Violations =	20785
Routed	314/536 Partitions, Violations =	20763
Routed	316/536 Partitions, Violations =	20789
Routed	318/536 Partitions, Violations =	20782
Routed	320/536 Partitions, Violations =	20778
Routed	322/536 Partitions, Violations =	20828
Routed	324/536 Partitions, Violations =	20827
Routed	326/536 Partitions, Violations =	20853
Routed	328/536 Partitions, Violations =	20860
Routed	330/536 Partitions, Violations =	20866
Routed	332/536 Partitions, Violations =	20874
Routed	334/536 Partitions, Violations =	20898
Routed	336/536 Partitions, Violations =	20902
Routed	338/536 Partitions, Violations =	20903
Routed	340/536 Partitions, Violations =	20904
Routed	342/536 Partitions, Violations =	20904
Routed	344/536 Partitions, Violations =	20918
Routed	346/536 Partitions, Violations =	20935
Routed	348/536 Partitions, Violations =	20959
Routed	350/536 Partitions, Violations =	20964
Routed	352/536 Partitions, Violations =	20963
Routed	354/536 Partitions, Violations =	20948
Routed	356/536 Partitions, Violations =	20932
Routed	358/536 Partitions, Violations =	20933
Routed	360/536 Partitions, Violations =	20931
Routed	362/536 Partitions, Violations =	20948
Routed	364/536 Partitions, Violations =	20950
Routed	366/536 Partitions, Violations =	20955
Routed	368/536 Partitions, Violations =	20952
Routed	370/536 Partitions, Violations =	20954
Routed	372/536 Partitions, Violations =	20953
Routed	374/536 Partitions, Violations =	20947
Routed	376/536 Partitions, Violations =	20946
Routed	378/536 Partitions, Violations =	20943
Routed	380/536 Partitions, Violations =	20923
Routed	382/536 Partitions, Violations =	20936
Routed	384/536 Partitions, Violations =	20931
Routed	386/536 Partitions, Violations =	20942
Routed	388/536 Partitions, Violations =	20936
Routed	390/536 Partitions, Violations =	20932
Routed	392/536 Partitions, Violations =	20927
Routed	394/536 Partitions, Violations =	20930
Routed	396/536 Partitions, Violations =	20899
Routed	398/536 Partitions, Violations =	20898
Routed	400/536 Partitions, Violations =	20898
Routed	402/536 Partitions, Violations =	20888
Routed	404/536 Partitions, Violations =	20881
Routed	406/536 Partitions, Violations =	20880
Routed	408/536 Partitions, Violations =	20889
Routed	410/536 Partitions, Violations =	20876
Routed	412/536 Partitions, Violations =	20870
Routed	414/536 Partitions, Violations =	20868
Routed	416/536 Partitions, Violations =	20879
Routed	418/536 Partitions, Violations =	20894
Routed	420/536 Partitions, Violations =	20898
Routed	422/536 Partitions, Violations =	20893
Routed	424/536 Partitions, Violations =	20891
Routed	426/536 Partitions, Violations =	20887
Routed	428/536 Partitions, Violations =	20876
Routed	430/536 Partitions, Violations =	20886
Routed	432/536 Partitions, Violations =	20899
Routed	434/536 Partitions, Violations =	20909
Routed	436/536 Partitions, Violations =	20932
Routed	438/536 Partitions, Violations =	20930
Routed	440/536 Partitions, Violations =	20920
Routed	442/536 Partitions, Violations =	20936
Routed	444/536 Partitions, Violations =	20934
Routed	446/536 Partitions, Violations =	20927
Routed	448/536 Partitions, Violations =	20919
Routed	450/536 Partitions, Violations =	20911
Routed	452/536 Partitions, Violations =	20903
Routed	454/536 Partitions, Violations =	20892
Routed	456/536 Partitions, Violations =	20876
Routed	458/536 Partitions, Violations =	20868
Routed	460/536 Partitions, Violations =	20872
Routed	462/536 Partitions, Violations =	20867
Routed	464/536 Partitions, Violations =	20879
Routed	466/536 Partitions, Violations =	20888
Routed	468/536 Partitions, Violations =	20891
Routed	470/536 Partitions, Violations =	20897
Routed	472/536 Partitions, Violations =	20921
Routed	474/536 Partitions, Violations =	20919
Routed	476/536 Partitions, Violations =	20943
Routed	478/536 Partitions, Violations =	20951
Routed	480/536 Partitions, Violations =	20941
Routed	482/536 Partitions, Violations =	20934
Routed	484/536 Partitions, Violations =	20935
Routed	486/536 Partitions, Violations =	20956
Routed	488/536 Partitions, Violations =	20944
Routed	490/536 Partitions, Violations =	20926
Routed	492/536 Partitions, Violations =	20938
Routed	494/536 Partitions, Violations =	20916
Routed	496/536 Partitions, Violations =	20914
Routed	498/536 Partitions, Violations =	20919
Routed	500/536 Partitions, Violations =	20924
Routed	502/536 Partitions, Violations =	20959
Routed	504/536 Partitions, Violations =	20968
Routed	506/536 Partitions, Violations =	20962
Routed	508/536 Partitions, Violations =	20957
Routed	510/536 Partitions, Violations =	20952
Routed	512/536 Partitions, Violations =	20963
Routed	514/536 Partitions, Violations =	20945
Routed	516/536 Partitions, Violations =	20958
Routed	518/536 Partitions, Violations =	20939
Routed	520/536 Partitions, Violations =	20961
Routed	522/536 Partitions, Violations =	20959
Routed	524/536 Partitions, Violations =	20947
Routed	526/536 Partitions, Violations =	20946
Routed	528/536 Partitions, Violations =	20938
Routed	530/536 Partitions, Violations =	20946
Routed	532/536 Partitions, Violations =	20953
Routed	534/536 Partitions, Violations =	20956
Routed	536/536 Partitions, Violations =	20931

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	20931
	Diff net spacing : 7511
	Diff net via-cut spacing : 416
	Edge-line via spacing : 20
	End of line enclosure : 3694
	Less than minimum area : 68
	Less than minimum width : 44
	Off-grid : 469
	Same net spacing : 78
	Same net via-cut spacing : 73
	Short : 8558

[Iter 3] Elapsed real time: 0:59:48 
[Iter 3] Elapsed cpu  time: sys=0:01:58 usr=0:38:36 total=0:40:34
[Iter 3] Stage (MB): Used   79  Alloctr   80  Proc    0 
[Iter 3] Total (MB): Used  196  Alloctr  198  Proc 9982 

End DR iteration 3 with 536 parts

Start DR iteration 4: non-uniform partition
Routed	1/545 Partitions, Violations =	20953
Routed	2/545 Partitions, Violations =	20962
Routed	4/545 Partitions, Violations =	20961
Routed	6/545 Partitions, Violations =	20986
Routed	8/545 Partitions, Violations =	20989
Routed	10/545 Partitions, Violations =	21008
Routed	12/545 Partitions, Violations =	21012
Routed	14/545 Partitions, Violations =	21056
Routed	16/545 Partitions, Violations =	21071
Routed	18/545 Partitions, Violations =	21071
Routed	20/545 Partitions, Violations =	21073
Routed	22/545 Partitions, Violations =	21089
Routed	24/545 Partitions, Violations =	21105
Routed	26/545 Partitions, Violations =	21116
Routed	28/545 Partitions, Violations =	21129
Routed	30/545 Partitions, Violations =	21147
Routed	32/545 Partitions, Violations =	21183
Routed	34/545 Partitions, Violations =	21190
Routed	36/545 Partitions, Violations =	21172
Routed	38/545 Partitions, Violations =	21183
Routed	40/545 Partitions, Violations =	21210
Routed	42/545 Partitions, Violations =	21220
Routed	44/545 Partitions, Violations =	21221
Routed	46/545 Partitions, Violations =	21253
Routed	48/545 Partitions, Violations =	21252
Routed	50/545 Partitions, Violations =	21261
Routed	52/545 Partitions, Violations =	21286
Routed	54/545 Partitions, Violations =	21292
Routed	56/545 Partitions, Violations =	21321
Routed	58/545 Partitions, Violations =	21325
Routed	60/545 Partitions, Violations =	21343
Routed	62/545 Partitions, Violations =	21354
Routed	64/545 Partitions, Violations =	21351
Routed	66/545 Partitions, Violations =	21357
Routed	68/545 Partitions, Violations =	21369
Routed	70/545 Partitions, Violations =	21373
Routed	72/545 Partitions, Violations =	21373
Routed	74/545 Partitions, Violations =	21381
Routed	76/545 Partitions, Violations =	21391
Routed	78/545 Partitions, Violations =	21399
Routed	80/545 Partitions, Violations =	21408
Routed	82/545 Partitions, Violations =	21418
Routed	84/545 Partitions, Violations =	21420
Routed	86/545 Partitions, Violations =	21453
Routed	88/545 Partitions, Violations =	21474
Routed	90/545 Partitions, Violations =	21492
Routed	92/545 Partitions, Violations =	21513
Routed	94/545 Partitions, Violations =	21524
Routed	96/545 Partitions, Violations =	21535
Routed	98/545 Partitions, Violations =	21543
Routed	100/545 Partitions, Violations =	21554
Routed	102/545 Partitions, Violations =	21557
Routed	104/545 Partitions, Violations =	21552
Routed	106/545 Partitions, Violations =	21566
Routed	108/545 Partitions, Violations =	21592
Routed	110/545 Partitions, Violations =	21643
Routed	112/545 Partitions, Violations =	21642
Routed	114/545 Partitions, Violations =	21651
Routed	116/545 Partitions, Violations =	21652
Routed	118/545 Partitions, Violations =	21648
Routed	120/545 Partitions, Violations =	21644
Routed	122/545 Partitions, Violations =	21662
Routed	124/545 Partitions, Violations =	21676
Routed	126/545 Partitions, Violations =	21699
Routed	128/545 Partitions, Violations =	21704
Routed	130/545 Partitions, Violations =	21722
Routed	132/545 Partitions, Violations =	21734
Routed	134/545 Partitions, Violations =	21748
Routed	136/545 Partitions, Violations =	21766
Routed	138/545 Partitions, Violations =	21776
Routed	140/545 Partitions, Violations =	21793
Routed	142/545 Partitions, Violations =	21798
Routed	144/545 Partitions, Violations =	21804
Routed	146/545 Partitions, Violations =	21813
Routed	148/545 Partitions, Violations =	21816
Routed	150/545 Partitions, Violations =	21844
Routed	152/545 Partitions, Violations =	21848
Routed	154/545 Partitions, Violations =	21875
Routed	156/545 Partitions, Violations =	21878
Routed	158/545 Partitions, Violations =	21900
Routed	160/545 Partitions, Violations =	21904
Routed	162/545 Partitions, Violations =	21930
Routed	164/545 Partitions, Violations =	21966
Routed	166/545 Partitions, Violations =	22006
Routed	168/545 Partitions, Violations =	22017
Routed	170/545 Partitions, Violations =	22031
Routed	172/545 Partitions, Violations =	22039
Routed	174/545 Partitions, Violations =	22046
Routed	176/545 Partitions, Violations =	22052
Routed	178/545 Partitions, Violations =	22065
Routed	180/545 Partitions, Violations =	22067
Routed	182/545 Partitions, Violations =	22074
Routed	184/545 Partitions, Violations =	22070
Routed	186/545 Partitions, Violations =	22118
Routed	188/545 Partitions, Violations =	22125
Routed	190/545 Partitions, Violations =	22161
Routed	192/545 Partitions, Violations =	22177
Routed	194/545 Partitions, Violations =	22227
Routed	196/545 Partitions, Violations =	22277
Routed	198/545 Partitions, Violations =	22280
Routed	200/545 Partitions, Violations =	22264
Routed	202/545 Partitions, Violations =	22259
Routed	204/545 Partitions, Violations =	22271
Routed	206/545 Partitions, Violations =	22280
Routed	208/545 Partitions, Violations =	22303
Routed	210/545 Partitions, Violations =	22308
Routed	212/545 Partitions, Violations =	22315
Routed	214/545 Partitions, Violations =	22352
Routed	216/545 Partitions, Violations =	22356
Routed	218/545 Partitions, Violations =	22376
Routed	220/545 Partitions, Violations =	22398
Routed	222/545 Partitions, Violations =	22399
Routed	224/545 Partitions, Violations =	22406
Routed	226/545 Partitions, Violations =	22404
Routed	228/545 Partitions, Violations =	22405
Routed	230/545 Partitions, Violations =	22414
Routed	232/545 Partitions, Violations =	22418
Routed	234/545 Partitions, Violations =	22420
Routed	236/545 Partitions, Violations =	22425
Routed	238/545 Partitions, Violations =	22432
Routed	240/545 Partitions, Violations =	22442
Routed	242/545 Partitions, Violations =	22449
Routed	244/545 Partitions, Violations =	22459
Routed	246/545 Partitions, Violations =	22456
Routed	248/545 Partitions, Violations =	22471
Routed	250/545 Partitions, Violations =	22463
Routed	252/545 Partitions, Violations =	22489
Routed	254/545 Partitions, Violations =	22502
Routed	256/545 Partitions, Violations =	22522
Routed	258/545 Partitions, Violations =	22525
Routed	260/545 Partitions, Violations =	22540
Routed	262/545 Partitions, Violations =	22535
Routed	264/545 Partitions, Violations =	22547
Routed	266/545 Partitions, Violations =	22544
Routed	268/545 Partitions, Violations =	22562
Routed	270/545 Partitions, Violations =	22571
Routed	272/545 Partitions, Violations =	22568
Routed	274/545 Partitions, Violations =	22572
Routed	276/545 Partitions, Violations =	22579
Routed	278/545 Partitions, Violations =	22598
Routed	280/545 Partitions, Violations =	22640
Routed	282/545 Partitions, Violations =	22646
Routed	284/545 Partitions, Violations =	22679
Routed	286/545 Partitions, Violations =	22702
Routed	288/545 Partitions, Violations =	22699
Routed	290/545 Partitions, Violations =	22713
Routed	292/545 Partitions, Violations =	22740
Routed	294/545 Partitions, Violations =	22748
Routed	296/545 Partitions, Violations =	22760
Routed	298/545 Partitions, Violations =	22756
Routed	300/545 Partitions, Violations =	22768
Routed	302/545 Partitions, Violations =	22785
Routed	304/545 Partitions, Violations =	22775
Routed	306/545 Partitions, Violations =	22787
Routed	308/545 Partitions, Violations =	22805
Routed	310/545 Partitions, Violations =	22832
Routed	312/545 Partitions, Violations =	22819
Routed	314/545 Partitions, Violations =	22821
Routed	316/545 Partitions, Violations =	22823
Routed	318/545 Partitions, Violations =	22853
Routed	320/545 Partitions, Violations =	22867
Routed	322/545 Partitions, Violations =	22848
Routed	324/545 Partitions, Violations =	22857
Routed	326/545 Partitions, Violations =	22864
Routed	328/545 Partitions, Violations =	22884
Routed	330/545 Partitions, Violations =	22903
Routed	332/545 Partitions, Violations =	22929
Routed	334/545 Partitions, Violations =	22952
Routed	336/545 Partitions, Violations =	22984
Routed	338/545 Partitions, Violations =	23011
Routed	340/545 Partitions, Violations =	22998
Routed	342/545 Partitions, Violations =	22996
Routed	344/545 Partitions, Violations =	22994
Routed	346/545 Partitions, Violations =	22994
Routed	348/545 Partitions, Violations =	23000
Routed	350/545 Partitions, Violations =	23004
Routed	352/545 Partitions, Violations =	23016
Routed	354/545 Partitions, Violations =	23040
Routed	356/545 Partitions, Violations =	23048
Routed	358/545 Partitions, Violations =	23047
Routed	360/545 Partitions, Violations =	23050
Routed	362/545 Partitions, Violations =	23062
Routed	364/545 Partitions, Violations =	23064
Routed	366/545 Partitions, Violations =	23080
Routed	368/545 Partitions, Violations =	23074
Routed	370/545 Partitions, Violations =	23118
Routed	372/545 Partitions, Violations =	23123
Routed	374/545 Partitions, Violations =	23153
Routed	376/545 Partitions, Violations =	23172
Routed	378/545 Partitions, Violations =	23178
Routed	380/545 Partitions, Violations =	23174
Routed	382/545 Partitions, Violations =	23173
Routed	384/545 Partitions, Violations =	23189
Routed	386/545 Partitions, Violations =	23201
Routed	388/545 Partitions, Violations =	23221
Routed	390/545 Partitions, Violations =	23221
Routed	392/545 Partitions, Violations =	23229
Routed	394/545 Partitions, Violations =	23238
Routed	396/545 Partitions, Violations =	23238
Routed	398/545 Partitions, Violations =	23256
Routed	400/545 Partitions, Violations =	23244
Routed	402/545 Partitions, Violations =	23262
Routed	404/545 Partitions, Violations =	23258
Routed	406/545 Partitions, Violations =	23289
Routed	408/545 Partitions, Violations =	23280
Routed	410/545 Partitions, Violations =	23292
Routed	412/545 Partitions, Violations =	23309
Routed	414/545 Partitions, Violations =	23311
Routed	416/545 Partitions, Violations =	23326
Routed	418/545 Partitions, Violations =	23310
Routed	420/545 Partitions, Violations =	23292
Routed	422/545 Partitions, Violations =	23318
Routed	424/545 Partitions, Violations =	23311
Routed	426/545 Partitions, Violations =	23328
Routed	428/545 Partitions, Violations =	23351
Routed	430/545 Partitions, Violations =	23355
Routed	432/545 Partitions, Violations =	23382
Routed	434/545 Partitions, Violations =	23381
Routed	436/545 Partitions, Violations =	23387
Routed	438/545 Partitions, Violations =	23408
Routed	440/545 Partitions, Violations =	23429
Routed	442/545 Partitions, Violations =	23481
Routed	444/545 Partitions, Violations =	23506
Routed	446/545 Partitions, Violations =	23495
Routed	448/545 Partitions, Violations =	23504
Routed	450/545 Partitions, Violations =	23508
Routed	452/545 Partitions, Violations =	23506
Routed	454/545 Partitions, Violations =	23523
Routed	456/545 Partitions, Violations =	23525
Routed	458/545 Partitions, Violations =	23511
Routed	460/545 Partitions, Violations =	23503
Routed	462/545 Partitions, Violations =	23511
Routed	464/545 Partitions, Violations =	23547
Routed	466/545 Partitions, Violations =	23559
Routed	468/545 Partitions, Violations =	23535
Routed	470/545 Partitions, Violations =	23564
Routed	472/545 Partitions, Violations =	23565
Routed	474/545 Partitions, Violations =	23581
Routed	476/545 Partitions, Violations =	23599
Routed	478/545 Partitions, Violations =	23579
Routed	480/545 Partitions, Violations =	23590
Routed	482/545 Partitions, Violations =	23610
Routed	484/545 Partitions, Violations =	23644
Routed	486/545 Partitions, Violations =	23663
Routed	488/545 Partitions, Violations =	23670
Routed	490/545 Partitions, Violations =	23682
Routed	492/545 Partitions, Violations =	23686
Routed	494/545 Partitions, Violations =	23700
Routed	496/545 Partitions, Violations =	23715
Routed	498/545 Partitions, Violations =	23723
Routed	500/545 Partitions, Violations =	23721
Routed	502/545 Partitions, Violations =	23731
Routed	504/545 Partitions, Violations =	23730
Routed	506/545 Partitions, Violations =	23702
Routed	508/545 Partitions, Violations =	23706
Routed	510/545 Partitions, Violations =	23697
Routed	512/545 Partitions, Violations =	23662
Routed	514/545 Partitions, Violations =	23650
Routed	516/545 Partitions, Violations =	23639
Routed	518/545 Partitions, Violations =	23654
Routed	520/545 Partitions, Violations =	23683
Routed	522/545 Partitions, Violations =	23692
Routed	524/545 Partitions, Violations =	23682
Routed	526/545 Partitions, Violations =	23668
Routed	528/545 Partitions, Violations =	23683
Routed	530/545 Partitions, Violations =	23699
Routed	532/545 Partitions, Violations =	23705
Routed	534/545 Partitions, Violations =	23723
Routed	536/545 Partitions, Violations =	23741
Routed	538/545 Partitions, Violations =	23736
Routed	540/545 Partitions, Violations =	23754
Routed	542/545 Partitions, Violations =	23756
Routed	544/545 Partitions, Violations =	23744

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	23750
	Diff net spacing : 6891
	Diff net via-cut spacing : 456
	End of line enclosure : 3419
	Less than minimum area : 62
	Less than minimum width : 47
	Off-grid : 460
	Same net spacing : 77
	Same net via-cut spacing : 68
	Short : 12270

[Iter 4] Elapsed real time: 1:28:23 
[Iter 4] Elapsed cpu  time: sys=0:02:53 usr=0:56:10 total=0:59:04
[Iter 4] Stage (MB): Used   80  Alloctr   80  Proc    0 
[Iter 4] Total (MB): Used  197  Alloctr  198  Proc 9982 

End DR iteration 4 with 545 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/49 Partitions, Violations =	23731
Checked	2/49 Partitions, Violations =	23687
Checked	3/49 Partitions, Violations =	23687
Checked	4/49 Partitions, Violations =	23652
Checked	5/49 Partitions, Violations =	23628
Checked	6/49 Partitions, Violations =	23628
Checked	7/49 Partitions, Violations =	23607
Checked	8/49 Partitions, Violations =	23607
Checked	9/49 Partitions, Violations =	23525
Checked	10/49 Partitions, Violations =	23469
Checked	11/49 Partitions, Violations =	23340
Checked	12/49 Partitions, Violations =	23276
Checked	13/49 Partitions, Violations =	23193
Checked	14/49 Partitions, Violations =	23192
Checked	15/49 Partitions, Violations =	23192
Checked	16/49 Partitions, Violations =	23192
Checked	17/49 Partitions, Violations =	23144
Checked	18/49 Partitions, Violations =	23144
Checked	19/49 Partitions, Violations =	23094
Checked	20/49 Partitions, Violations =	22979
Checked	21/49 Partitions, Violations =	22979
Checked	22/49 Partitions, Violations =	22973
Checked	23/49 Partitions, Violations =	22973
Checked	24/49 Partitions, Violations =	22973
Checked	25/49 Partitions, Violations =	22973
Checked	26/49 Partitions, Violations =	22973
Checked	27/49 Partitions, Violations =	22973
Checked	28/49 Partitions, Violations =	22950
Checked	29/49 Partitions, Violations =	22950
Checked	30/49 Partitions, Violations =	22866
Checked	31/49 Partitions, Violations =	22820
Checked	32/49 Partitions, Violations =	22811
Checked	33/49 Partitions, Violations =	22769
Checked	34/49 Partitions, Violations =	22724
Checked	35/49 Partitions, Violations =	22724
Checked	36/49 Partitions, Violations =	22628
Checked	37/49 Partitions, Violations =	22555
Checked	38/49 Partitions, Violations =	22555
Checked	39/49 Partitions, Violations =	22555
Checked	40/49 Partitions, Violations =	22555
Checked	41/49 Partitions, Violations =	22555
Checked	42/49 Partitions, Violations =	22555
Checked	43/49 Partitions, Violations =	22508
Checked	44/49 Partitions, Violations =	22508
Checked	45/49 Partitions, Violations =	22507
Checked	46/49 Partitions, Violations =	22448
Checked	47/49 Partitions, Violations =	22448
Checked	48/49 Partitions, Violations =	22448
Checked	49/49 Partitions, Violations =	22352
[DRC CHECK] Elapsed real time: 1:28:32 
[DRC CHECK] Elapsed cpu  time: sys=0:02:53 usr=0:56:17 total=0:59:11
[DRC CHECK] Stage (MB): Used   80  Alloctr   81  Proc    0 
[DRC CHECK] Total (MB): Used  197  Alloctr  198  Proc 9982 
Start DR iteration 5: non-uniform partition
Routed	1/510 Partitions, Violations =	22343
Routed	2/510 Partitions, Violations =	22322
Routed	4/510 Partitions, Violations =	22310
Routed	6/510 Partitions, Violations =	22294
Routed	8/510 Partitions, Violations =	22290
Routed	10/510 Partitions, Violations =	22286
Routed	12/510 Partitions, Violations =	22286
Routed	14/510 Partitions, Violations =	22272
Routed	16/510 Partitions, Violations =	22280
Routed	18/510 Partitions, Violations =	22270
Routed	20/510 Partitions, Violations =	22274
Routed	22/510 Partitions, Violations =	22269
Routed	24/510 Partitions, Violations =	22262
Routed	26/510 Partitions, Violations =	22275
Routed	28/510 Partitions, Violations =	22285
Routed	30/510 Partitions, Violations =	22272
Routed	32/510 Partitions, Violations =	22267
Routed	34/510 Partitions, Violations =	22262
Routed	36/510 Partitions, Violations =	22246
Routed	38/510 Partitions, Violations =	22235
Routed	40/510 Partitions, Violations =	22208
Routed	42/510 Partitions, Violations =	22204
Routed	44/510 Partitions, Violations =	22200
Routed	46/510 Partitions, Violations =	22204
Routed	48/510 Partitions, Violations =	22211
Routed	50/510 Partitions, Violations =	22204
Routed	52/510 Partitions, Violations =	22198
Routed	54/510 Partitions, Violations =	22170
Routed	56/510 Partitions, Violations =	22189
Routed	58/510 Partitions, Violations =	22191
Routed	60/510 Partitions, Violations =	22184
Routed	62/510 Partitions, Violations =	22183
Routed	64/510 Partitions, Violations =	22168
Routed	66/510 Partitions, Violations =	22139
Routed	68/510 Partitions, Violations =	22147
Routed	70/510 Partitions, Violations =	22137
Routed	72/510 Partitions, Violations =	22135
Routed	74/510 Partitions, Violations =	22134
Routed	76/510 Partitions, Violations =	22124
Routed	78/510 Partitions, Violations =	22120
Routed	80/510 Partitions, Violations =	22095
Routed	82/510 Partitions, Violations =	22073
Routed	84/510 Partitions, Violations =	22064
Routed	86/510 Partitions, Violations =	22063
Routed	88/510 Partitions, Violations =	22061
Routed	90/510 Partitions, Violations =	22053
Routed	92/510 Partitions, Violations =	22040
Routed	94/510 Partitions, Violations =	22045
Routed	96/510 Partitions, Violations =	22052
Routed	98/510 Partitions, Violations =	22056
Routed	100/510 Partitions, Violations =	22058
Routed	102/510 Partitions, Violations =	22032
Routed	104/510 Partitions, Violations =	22023
Routed	106/510 Partitions, Violations =	22030
Routed	108/510 Partitions, Violations =	22009
Routed	110/510 Partitions, Violations =	21996
Routed	112/510 Partitions, Violations =	21993
Routed	114/510 Partitions, Violations =	21986
Routed	116/510 Partitions, Violations =	21991
Routed	118/510 Partitions, Violations =	21984
Routed	120/510 Partitions, Violations =	21980
Routed	122/510 Partitions, Violations =	21994
Routed	124/510 Partitions, Violations =	21991
Routed	126/510 Partitions, Violations =	21981
Routed	128/510 Partitions, Violations =	21947
Routed	130/510 Partitions, Violations =	21959
Routed	132/510 Partitions, Violations =	21939
Routed	134/510 Partitions, Violations =	21918
Routed	136/510 Partitions, Violations =	21924
Routed	138/510 Partitions, Violations =	21923
Routed	140/510 Partitions, Violations =	21906
Routed	142/510 Partitions, Violations =	21902
Routed	144/510 Partitions, Violations =	21917
Routed	146/510 Partitions, Violations =	21916
Routed	148/510 Partitions, Violations =	21881
Routed	150/510 Partitions, Violations =	21881
Routed	152/510 Partitions, Violations =	21865
Routed	154/510 Partitions, Violations =	21865
Routed	156/510 Partitions, Violations =	21873
Routed	158/510 Partitions, Violations =	21876
Routed	160/510 Partitions, Violations =	21865
Routed	162/510 Partitions, Violations =	21869
Routed	164/510 Partitions, Violations =	21854
Routed	166/510 Partitions, Violations =	21858
Routed	168/510 Partitions, Violations =	21840
Routed	170/510 Partitions, Violations =	21836
Routed	172/510 Partitions, Violations =	21810
Routed	174/510 Partitions, Violations =	21800
Routed	176/510 Partitions, Violations =	21793
Routed	178/510 Partitions, Violations =	21773
Routed	180/510 Partitions, Violations =	21741
Routed	182/510 Partitions, Violations =	21739
Routed	184/510 Partitions, Violations =	21746
Routed	186/510 Partitions, Violations =	21758
Routed	188/510 Partitions, Violations =	21741
Routed	190/510 Partitions, Violations =	21751
Routed	192/510 Partitions, Violations =	21733
Routed	194/510 Partitions, Violations =	21699
Routed	196/510 Partitions, Violations =	21691
Routed	198/510 Partitions, Violations =	21704
Routed	200/510 Partitions, Violations =	21703
Routed	202/510 Partitions, Violations =	21696
Routed	204/510 Partitions, Violations =	21684
Routed	206/510 Partitions, Violations =	21667
Routed	208/510 Partitions, Violations =	21656
Routed	210/510 Partitions, Violations =	21631
Routed	212/510 Partitions, Violations =	21609
Routed	214/510 Partitions, Violations =	21607
Routed	216/510 Partitions, Violations =	21603
Routed	218/510 Partitions, Violations =	21587
Routed	220/510 Partitions, Violations =	21586
Routed	222/510 Partitions, Violations =	21566
Routed	224/510 Partitions, Violations =	21558
Routed	226/510 Partitions, Violations =	21515
Routed	228/510 Partitions, Violations =	21500
Routed	230/510 Partitions, Violations =	21505
Routed	232/510 Partitions, Violations =	21507
Routed	234/510 Partitions, Violations =	21507
Routed	236/510 Partitions, Violations =	21491
Routed	238/510 Partitions, Violations =	21494
Routed	240/510 Partitions, Violations =	21498
Routed	242/510 Partitions, Violations =	21486
Routed	244/510 Partitions, Violations =	21472
Routed	246/510 Partitions, Violations =	21470
Routed	248/510 Partitions, Violations =	21465
Routed	250/510 Partitions, Violations =	21456
Routed	252/510 Partitions, Violations =	21451
Routed	254/510 Partitions, Violations =	21471
Routed	256/510 Partitions, Violations =	21476
Routed	258/510 Partitions, Violations =	21486
Routed	260/510 Partitions, Violations =	21455
Routed	262/510 Partitions, Violations =	21442
Routed	264/510 Partitions, Violations =	21417
Routed	266/510 Partitions, Violations =	21425
Routed	268/510 Partitions, Violations =	21431
Routed	270/510 Partitions, Violations =	21450
Routed	272/510 Partitions, Violations =	21429
Routed	274/510 Partitions, Violations =	21377
Routed	276/510 Partitions, Violations =	21386
Routed	278/510 Partitions, Violations =	21393
Routed	280/510 Partitions, Violations =	21395
Routed	282/510 Partitions, Violations =	21391
Routed	284/510 Partitions, Violations =	21377
Routed	286/510 Partitions, Violations =	21385
Routed	288/510 Partitions, Violations =	21414
Routed	290/510 Partitions, Violations =	21405
Routed	292/510 Partitions, Violations =	21381
Routed	294/510 Partitions, Violations =	21398
Routed	296/510 Partitions, Violations =	21395
Routed	298/510 Partitions, Violations =	21396
Routed	300/510 Partitions, Violations =	21368
Routed	302/510 Partitions, Violations =	21375
Routed	304/510 Partitions, Violations =	21373
Routed	306/510 Partitions, Violations =	21377
Routed	308/510 Partitions, Violations =	21374
Routed	310/510 Partitions, Violations =	21383
Routed	312/510 Partitions, Violations =	21359
Routed	314/510 Partitions, Violations =	21344
Routed	316/510 Partitions, Violations =	21365
Routed	318/510 Partitions, Violations =	21360
Routed	320/510 Partitions, Violations =	21355
Routed	322/510 Partitions, Violations =	21339
Routed	324/510 Partitions, Violations =	21354
Routed	326/510 Partitions, Violations =	21358
Routed	328/510 Partitions, Violations =	21355
Routed	330/510 Partitions, Violations =	21350
Routed	332/510 Partitions, Violations =	21310
Routed	334/510 Partitions, Violations =	21306
Routed	336/510 Partitions, Violations =	21291
Routed	338/510 Partitions, Violations =	21259
Routed	340/510 Partitions, Violations =	21273
Routed	342/510 Partitions, Violations =	21266
Routed	344/510 Partitions, Violations =	21288
Routed	346/510 Partitions, Violations =	21301
Routed	348/510 Partitions, Violations =	21296
Routed	350/510 Partitions, Violations =	21287
Routed	352/510 Partitions, Violations =	21279
Routed	354/510 Partitions, Violations =	21271
Routed	356/510 Partitions, Violations =	21252
Routed	358/510 Partitions, Violations =	21229
Routed	360/510 Partitions, Violations =	21219
Routed	362/510 Partitions, Violations =	21224
Routed	364/510 Partitions, Violations =	21209
Routed	366/510 Partitions, Violations =	21196
Routed	368/510 Partitions, Violations =	21207
Routed	370/510 Partitions, Violations =	21203
Routed	372/510 Partitions, Violations =	21189
Routed	374/510 Partitions, Violations =	21174
Routed	376/510 Partitions, Violations =	21144
Routed	378/510 Partitions, Violations =	21138
Routed	380/510 Partitions, Violations =	21133
Routed	382/510 Partitions, Violations =	21125
Routed	384/510 Partitions, Violations =	21142
Routed	386/510 Partitions, Violations =	21148
Routed	388/510 Partitions, Violations =	21127
Routed	390/510 Partitions, Violations =	21132
Routed	392/510 Partitions, Violations =	21124
Routed	394/510 Partitions, Violations =	21126
Routed	396/510 Partitions, Violations =	21141
Routed	398/510 Partitions, Violations =	21108
Routed	400/510 Partitions, Violations =	21087
Routed	402/510 Partitions, Violations =	21088
Routed	404/510 Partitions, Violations =	21084
Routed	406/510 Partitions, Violations =	21070
Routed	408/510 Partitions, Violations =	21047
Routed	410/510 Partitions, Violations =	21033
Routed	412/510 Partitions, Violations =	21026
Routed	414/510 Partitions, Violations =	21020
Routed	416/510 Partitions, Violations =	21000
Routed	418/510 Partitions, Violations =	20986
Routed	420/510 Partitions, Violations =	20970
Routed	422/510 Partitions, Violations =	20974
Routed	424/510 Partitions, Violations =	20958
Routed	426/510 Partitions, Violations =	20961
Routed	428/510 Partitions, Violations =	20950
Routed	430/510 Partitions, Violations =	20948
Routed	432/510 Partitions, Violations =	20946
Routed	434/510 Partitions, Violations =	20890
Routed	436/510 Partitions, Violations =	20912
Routed	438/510 Partitions, Violations =	20926
Routed	440/510 Partitions, Violations =	20921
Routed	442/510 Partitions, Violations =	20923
Routed	444/510 Partitions, Violations =	20927
Routed	446/510 Partitions, Violations =	20919
Routed	448/510 Partitions, Violations =	20915
Routed	450/510 Partitions, Violations =	20889
Routed	452/510 Partitions, Violations =	20865
Routed	454/510 Partitions, Violations =	20863
Routed	456/510 Partitions, Violations =	20854
Routed	458/510 Partitions, Violations =	20870
Routed	460/510 Partitions, Violations =	20873
Routed	462/510 Partitions, Violations =	20869
Routed	464/510 Partitions, Violations =	20878
Routed	466/510 Partitions, Violations =	20874
Routed	468/510 Partitions, Violations =	20825
Routed	470/510 Partitions, Violations =	20790
Routed	472/510 Partitions, Violations =	20795
Routed	474/510 Partitions, Violations =	20792
Routed	476/510 Partitions, Violations =	20753
Routed	478/510 Partitions, Violations =	20739
Routed	480/510 Partitions, Violations =	20740
Routed	482/510 Partitions, Violations =	20764
Routed	484/510 Partitions, Violations =	20755
Routed	486/510 Partitions, Violations =	20797
Routed	488/510 Partitions, Violations =	20782
Routed	490/510 Partitions, Violations =	20776
Routed	492/510 Partitions, Violations =	20772
Routed	494/510 Partitions, Violations =	20769
Routed	496/510 Partitions, Violations =	20788
Routed	498/510 Partitions, Violations =	20776
Routed	500/510 Partitions, Violations =	20757
Routed	502/510 Partitions, Violations =	20759
Routed	504/510 Partitions, Violations =	20746
Routed	506/510 Partitions, Violations =	20757
Routed	508/510 Partitions, Violations =	20735
Routed	510/510 Partitions, Violations =	20701

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	20701
	Diff net spacing : 7478
	Diff net via-cut spacing : 457
	Edge-line via spacing : 14
	End of line enclosure : 3437
	Less than minimum area : 58
	Less than minimum width : 54
	Off-grid : 481
	Same net spacing : 87
	Same net via-cut spacing : 68
	Short : 8567

[Iter 5] Elapsed real time: 1:54:01 
[Iter 5] Elapsed cpu  time: sys=0:03:41 usr=1:13:48 total=1:17:29
[Iter 5] Stage (MB): Used   80  Alloctr   81  Proc    0 
[Iter 5] Total (MB): Used  196  Alloctr  198  Proc 9982 

End DR iteration 5 with 510 parts

Start DR iteration 6: non-uniform partition
Routed	1/490 Partitions, Violations =	20714
Routed	2/490 Partitions, Violations =	20738
Routed	4/490 Partitions, Violations =	20775
Routed	6/490 Partitions, Violations =	20798
Routed	8/490 Partitions, Violations =	20848
Routed	10/490 Partitions, Violations =	20856
Routed	12/490 Partitions, Violations =	20881
Routed	14/490 Partitions, Violations =	20899
Routed	16/490 Partitions, Violations =	20913
Routed	18/490 Partitions, Violations =	20934
Routed	20/490 Partitions, Violations =	20958
Routed	22/490 Partitions, Violations =	20981
Routed	24/490 Partitions, Violations =	20986
Routed	26/490 Partitions, Violations =	20997
Routed	28/490 Partitions, Violations =	21003
Routed	30/490 Partitions, Violations =	21026
Routed	32/490 Partitions, Violations =	21008
Routed	34/490 Partitions, Violations =	21040
Routed	36/490 Partitions, Violations =	21039
Routed	38/490 Partitions, Violations =	21044
Routed	40/490 Partitions, Violations =	21082
Routed	42/490 Partitions, Violations =	21082
Routed	44/490 Partitions, Violations =	21124
Routed	46/490 Partitions, Violations =	21131
Routed	48/490 Partitions, Violations =	21138
Routed	50/490 Partitions, Violations =	21140
Routed	52/490 Partitions, Violations =	21137
Routed	54/490 Partitions, Violations =	21148
Routed	56/490 Partitions, Violations =	21144
Routed	58/490 Partitions, Violations =	21165
Routed	60/490 Partitions, Violations =	21198
Routed	62/490 Partitions, Violations =	21203
Routed	64/490 Partitions, Violations =	21194
Routed	66/490 Partitions, Violations =	21211
Routed	68/490 Partitions, Violations =	21215
Routed	70/490 Partitions, Violations =	21217
Routed	72/490 Partitions, Violations =	21251
Routed	74/490 Partitions, Violations =	21280
Routed	76/490 Partitions, Violations =	21269
Routed	78/490 Partitions, Violations =	21266
Routed	80/490 Partitions, Violations =	21246
Routed	82/490 Partitions, Violations =	21261
Routed	84/490 Partitions, Violations =	21295
Routed	86/490 Partitions, Violations =	21299
Routed	88/490 Partitions, Violations =	21301
Routed	90/490 Partitions, Violations =	21306
Routed	92/490 Partitions, Violations =	21325
Routed	94/490 Partitions, Violations =	21346
Routed	96/490 Partitions, Violations =	21360
Routed	98/490 Partitions, Violations =	21357
Routed	100/490 Partitions, Violations =	21377
Routed	102/490 Partitions, Violations =	21377
Routed	104/490 Partitions, Violations =	21384
Routed	106/490 Partitions, Violations =	21394
Routed	108/490 Partitions, Violations =	21399
Routed	110/490 Partitions, Violations =	21399
Routed	112/490 Partitions, Violations =	21390
Routed	114/490 Partitions, Violations =	21385
Routed	116/490 Partitions, Violations =	21412
Routed	118/490 Partitions, Violations =	21428
Routed	120/490 Partitions, Violations =	21462
Routed	122/490 Partitions, Violations =	21466
Routed	124/490 Partitions, Violations =	21464
Routed	126/490 Partitions, Violations =	21465
Routed	128/490 Partitions, Violations =	21472
Routed	130/490 Partitions, Violations =	21503
Routed	132/490 Partitions, Violations =	21538
Routed	134/490 Partitions, Violations =	21542
Routed	136/490 Partitions, Violations =	21571
Routed	138/490 Partitions, Violations =	21586
Routed	140/490 Partitions, Violations =	21595
Routed	142/490 Partitions, Violations =	21590
Routed	144/490 Partitions, Violations =	21603
Routed	146/490 Partitions, Violations =	21623
Routed	148/490 Partitions, Violations =	21638
Routed	150/490 Partitions, Violations =	21681
Routed	152/490 Partitions, Violations =	21693
Routed	154/490 Partitions, Violations =	21698
Routed	156/490 Partitions, Violations =	21699
Routed	158/490 Partitions, Violations =	21721
Routed	160/490 Partitions, Violations =	21738
Routed	162/490 Partitions, Violations =	21732
Routed	164/490 Partitions, Violations =	21741
Routed	166/490 Partitions, Violations =	21786
Routed	168/490 Partitions, Violations =	21814
Routed	170/490 Partitions, Violations =	21847
Routed	172/490 Partitions, Violations =	21872
Routed	174/490 Partitions, Violations =	21893
Routed	176/490 Partitions, Violations =	21914
Routed	178/490 Partitions, Violations =	21981
Routed	180/490 Partitions, Violations =	21986
Routed	182/490 Partitions, Violations =	22023
Routed	184/490 Partitions, Violations =	22029
Routed	186/490 Partitions, Violations =	22057
Routed	188/490 Partitions, Violations =	22081
Routed	190/490 Partitions, Violations =	22096
Routed	192/490 Partitions, Violations =	22120
Routed	194/490 Partitions, Violations =	22128
Routed	196/490 Partitions, Violations =	22130
Routed	198/490 Partitions, Violations =	22137
Routed	200/490 Partitions, Violations =	22215
Routed	202/490 Partitions, Violations =	22216
Routed	204/490 Partitions, Violations =	22241
Routed	206/490 Partitions, Violations =	22224
Routed	208/490 Partitions, Violations =	22244
Routed	210/490 Partitions, Violations =	22264
Routed	212/490 Partitions, Violations =	22270
Routed	214/490 Partitions, Violations =	22268
Routed	216/490 Partitions, Violations =	22283
Routed	218/490 Partitions, Violations =	22309
Routed	220/490 Partitions, Violations =	22326
Routed	222/490 Partitions, Violations =	22336
Routed	224/490 Partitions, Violations =	22338
Routed	226/490 Partitions, Violations =	22362
Routed	228/490 Partitions, Violations =	22354
Routed	230/490 Partitions, Violations =	22346
Routed	232/490 Partitions, Violations =	22369
Routed	234/490 Partitions, Violations =	22395
Routed	236/490 Partitions, Violations =	22389
Routed	238/490 Partitions, Violations =	22398
Routed	240/490 Partitions, Violations =	22397
Routed	242/490 Partitions, Violations =	22406
Routed	244/490 Partitions, Violations =	22443
Routed	246/490 Partitions, Violations =	22445
Routed	248/490 Partitions, Violations =	22464
Routed	250/490 Partitions, Violations =	22499
Routed	252/490 Partitions, Violations =	22516
Routed	254/490 Partitions, Violations =	22527
Routed	256/490 Partitions, Violations =	22531
Routed	258/490 Partitions, Violations =	22540
Routed	260/490 Partitions, Violations =	22534
Routed	262/490 Partitions, Violations =	22530
Routed	264/490 Partitions, Violations =	22545
Routed	266/490 Partitions, Violations =	22557
Routed	268/490 Partitions, Violations =	22556
Routed	270/490 Partitions, Violations =	22579
Routed	272/490 Partitions, Violations =	22595
Routed	274/490 Partitions, Violations =	22612
Routed	276/490 Partitions, Violations =	22615
Routed	278/490 Partitions, Violations =	22633
Routed	280/490 Partitions, Violations =	22633
Routed	282/490 Partitions, Violations =	22629
Routed	284/490 Partitions, Violations =	22652
Routed	286/490 Partitions, Violations =	22657
Routed	288/490 Partitions, Violations =	22704
Routed	290/490 Partitions, Violations =	22701
Routed	292/490 Partitions, Violations =	22697
Routed	294/490 Partitions, Violations =	22701
Routed	296/490 Partitions, Violations =	22716
Routed	298/490 Partitions, Violations =	22785
Routed	300/490 Partitions, Violations =	22802
Routed	302/490 Partitions, Violations =	22820
Routed	304/490 Partitions, Violations =	22844
Routed	306/490 Partitions, Violations =	22837
Routed	308/490 Partitions, Violations =	22865
Routed	310/490 Partitions, Violations =	22888
Routed	312/490 Partitions, Violations =	22890
Routed	314/490 Partitions, Violations =	22903
Routed	316/490 Partitions, Violations =	22951
Routed	318/490 Partitions, Violations =	22979
Routed	320/490 Partitions, Violations =	22970
Routed	322/490 Partitions, Violations =	22956
Routed	324/490 Partitions, Violations =	22950
Routed	326/490 Partitions, Violations =	22952
Routed	328/490 Partitions, Violations =	22980
Routed	330/490 Partitions, Violations =	22954
Routed	332/490 Partitions, Violations =	22957
Routed	334/490 Partitions, Violations =	22962
Routed	336/490 Partitions, Violations =	22959
Routed	338/490 Partitions, Violations =	22951
Routed	340/490 Partitions, Violations =	22954
Routed	342/490 Partitions, Violations =	22963
Routed	344/490 Partitions, Violations =	22970
Routed	346/490 Partitions, Violations =	22987
Routed	348/490 Partitions, Violations =	23002
Routed	350/490 Partitions, Violations =	22999
Routed	352/490 Partitions, Violations =	23018
Routed	354/490 Partitions, Violations =	23064
Routed	356/490 Partitions, Violations =	23091
Routed	358/490 Partitions, Violations =	23117
Routed	360/490 Partitions, Violations =	23119
Routed	362/490 Partitions, Violations =	23125
Routed	364/490 Partitions, Violations =	23124
Routed	366/490 Partitions, Violations =	23131
Routed	368/490 Partitions, Violations =	23116
Routed	370/490 Partitions, Violations =	23098
Routed	372/490 Partitions, Violations =	23149
Routed	374/490 Partitions, Violations =	23182
Routed	376/490 Partitions, Violations =	23205
Routed	378/490 Partitions, Violations =	23199
Routed	380/490 Partitions, Violations =	23199
Routed	382/490 Partitions, Violations =	23208
Routed	384/490 Partitions, Violations =	23213
Routed	386/490 Partitions, Violations =	23218
Routed	388/490 Partitions, Violations =	23226
Routed	390/490 Partitions, Violations =	23292
Routed	392/490 Partitions, Violations =	23326
Routed	394/490 Partitions, Violations =	23315
Routed	396/490 Partitions, Violations =	23314
Routed	398/490 Partitions, Violations =	23320
Routed	400/490 Partitions, Violations =	23331
Routed	402/490 Partitions, Violations =	23341
Routed	404/490 Partitions, Violations =	23326
Routed	406/490 Partitions, Violations =	23308
Routed	408/490 Partitions, Violations =	23326
Routed	410/490 Partitions, Violations =	23331
Routed	412/490 Partitions, Violations =	23325
Routed	414/490 Partitions, Violations =	23340
Routed	416/490 Partitions, Violations =	23342
Routed	418/490 Partitions, Violations =	23335
Routed	420/490 Partitions, Violations =	23345
Routed	422/490 Partitions, Violations =	23351
Routed	424/490 Partitions, Violations =	23371
Routed	426/490 Partitions, Violations =	23384
Routed	428/490 Partitions, Violations =	23420
Routed	430/490 Partitions, Violations =	23408
Routed	432/490 Partitions, Violations =	23411
Routed	434/490 Partitions, Violations =	23405
Routed	436/490 Partitions, Violations =	23436
Routed	438/490 Partitions, Violations =	23450
Routed	440/490 Partitions, Violations =	23453
Routed	442/490 Partitions, Violations =	23450
Routed	444/490 Partitions, Violations =	23442
Routed	446/490 Partitions, Violations =	23459
Routed	448/490 Partitions, Violations =	23509
Routed	450/490 Partitions, Violations =	23507
Routed	452/490 Partitions, Violations =	23531
Routed	454/490 Partitions, Violations =	23532
Routed	456/490 Partitions, Violations =	23558
Routed	458/490 Partitions, Violations =	23577
Routed	460/490 Partitions, Violations =	23584
Routed	462/490 Partitions, Violations =	23640
Routed	464/490 Partitions, Violations =	23641
Routed	466/490 Partitions, Violations =	23628
Routed	468/490 Partitions, Violations =	23638
Routed	470/490 Partitions, Violations =	23665
Routed	472/490 Partitions, Violations =	23655
Routed	474/490 Partitions, Violations =	23648
Routed	476/490 Partitions, Violations =	23673
Routed	478/490 Partitions, Violations =	23714
Routed	480/490 Partitions, Violations =	23746
Routed	482/490 Partitions, Violations =	23757
Routed	484/490 Partitions, Violations =	23758
Routed	486/490 Partitions, Violations =	23773
Routed	488/490 Partitions, Violations =	23776
Routed	490/490 Partitions, Violations =	23773

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	23773
	Diff net spacing : 7005
	Diff net via-cut spacing : 534
	End of line enclosure : 3270
	Less than minimum area : 54
	Less than minimum width : 26
	Off-grid : 438
	Same net spacing : 57
	Same net via-cut spacing : 69
	Short : 12320

[Iter 6] Elapsed real time: 2:23:54 
[Iter 6] Elapsed cpu  time: sys=0:04:40 usr=1:34:38 total=1:39:19
[Iter 6] Stage (MB): Used   80  Alloctr   81  Proc    0 
[Iter 6] Total (MB): Used  197  Alloctr  199  Proc 9982 

End DR iteration 6 with 490 parts

Start DR iteration 7: non-uniform partition
Routed	1/475 Partitions, Violations =	23775
Routed	2/475 Partitions, Violations =	23777
Routed	4/475 Partitions, Violations =	23764
Routed	6/475 Partitions, Violations =	23761
Routed	8/475 Partitions, Violations =	23767
Routed	10/475 Partitions, Violations =	23765
Routed	12/475 Partitions, Violations =	23763
Routed	14/475 Partitions, Violations =	23760
Routed	16/475 Partitions, Violations =	23765
Routed	18/475 Partitions, Violations =	23753
Routed	20/475 Partitions, Violations =	23781
Routed	22/475 Partitions, Violations =	23787
Routed	24/475 Partitions, Violations =	23809
Routed	26/475 Partitions, Violations =	23818
Routed	28/475 Partitions, Violations =	23806
Routed	30/475 Partitions, Violations =	23808
Routed	32/475 Partitions, Violations =	23809
Routed	34/475 Partitions, Violations =	23808
Routed	36/475 Partitions, Violations =	23799
Routed	38/475 Partitions, Violations =	23805
Routed	40/475 Partitions, Violations =	23793
Routed	42/475 Partitions, Violations =	23798
Routed	44/475 Partitions, Violations =	23806
Routed	46/475 Partitions, Violations =	23799
Routed	48/475 Partitions, Violations =	23808
Routed	50/475 Partitions, Violations =	23819
Routed	52/475 Partitions, Violations =	23830
Routed	54/475 Partitions, Violations =	23831
Routed	56/475 Partitions, Violations =	23828
Routed	58/475 Partitions, Violations =	23844
Routed	60/475 Partitions, Violations =	23839
Routed	62/475 Partitions, Violations =	23837
Routed	64/475 Partitions, Violations =	23825
Routed	66/475 Partitions, Violations =	23817
Routed	68/475 Partitions, Violations =	23830
Routed	70/475 Partitions, Violations =	23831
Routed	72/475 Partitions, Violations =	23840
Routed	74/475 Partitions, Violations =	23836
Routed	76/475 Partitions, Violations =	23833
Routed	78/475 Partitions, Violations =	23827
Routed	80/475 Partitions, Violations =	23820
Routed	82/475 Partitions, Violations =	23818
Routed	84/475 Partitions, Violations =	23800
Routed	86/475 Partitions, Violations =	23800
Routed	88/475 Partitions, Violations =	23783
Routed	90/475 Partitions, Violations =	23783
Routed	92/475 Partitions, Violations =	23797
Routed	94/475 Partitions, Violations =	23801
Routed	96/475 Partitions, Violations =	23809
Routed	98/475 Partitions, Violations =	23827
Routed	100/475 Partitions, Violations =	23814
Routed	102/475 Partitions, Violations =	23791
Routed	104/475 Partitions, Violations =	23784
Routed	106/475 Partitions, Violations =	23783
Routed	108/475 Partitions, Violations =	23786
Routed	110/475 Partitions, Violations =	23784
Routed	112/475 Partitions, Violations =	23790
Routed	114/475 Partitions, Violations =	23796
Routed	116/475 Partitions, Violations =	23798
Routed	118/475 Partitions, Violations =	23748
Routed	120/475 Partitions, Violations =	23768
Routed	122/475 Partitions, Violations =	23767
Routed	124/475 Partitions, Violations =	23789
Routed	126/475 Partitions, Violations =	23807
Routed	128/475 Partitions, Violations =	23795
Routed	130/475 Partitions, Violations =	23794
Routed	132/475 Partitions, Violations =	23806
Routed	134/475 Partitions, Violations =	23784
Routed	136/475 Partitions, Violations =	23781
Routed	138/475 Partitions, Violations =	23786
Routed	140/475 Partitions, Violations =	23792
Routed	142/475 Partitions, Violations =	23782
Routed	144/475 Partitions, Violations =	23777
Routed	146/475 Partitions, Violations =	23776
Routed	148/475 Partitions, Violations =	23751
Routed	150/475 Partitions, Violations =	23751
Routed	152/475 Partitions, Violations =	23747
Routed	154/475 Partitions, Violations =	23757
Routed	156/475 Partitions, Violations =	23757
Routed	158/475 Partitions, Violations =	23765
Routed	160/475 Partitions, Violations =	23764
Routed	162/475 Partitions, Violations =	23762
Routed	164/475 Partitions, Violations =	23721
Routed	166/475 Partitions, Violations =	23744
Routed	168/475 Partitions, Violations =	23730
Routed	170/475 Partitions, Violations =	23736
Routed	172/475 Partitions, Violations =	23751
Routed	174/475 Partitions, Violations =	23740
Routed	176/475 Partitions, Violations =	23749
Routed	178/475 Partitions, Violations =	23753
Routed	180/475 Partitions, Violations =	23761
Routed	182/475 Partitions, Violations =	23797
Routed	184/475 Partitions, Violations =	23780
Routed	186/475 Partitions, Violations =	23793
Routed	188/475 Partitions, Violations =	23775
Routed	190/475 Partitions, Violations =	23788
Routed	192/475 Partitions, Violations =	23806
Routed	194/475 Partitions, Violations =	23807
Routed	196/475 Partitions, Violations =	23805
Routed	198/475 Partitions, Violations =	23810
Routed	200/475 Partitions, Violations =	23802
Routed	202/475 Partitions, Violations =	23804
Routed	204/475 Partitions, Violations =	23813
Routed	206/475 Partitions, Violations =	23831
Routed	208/475 Partitions, Violations =	23832
Routed	210/475 Partitions, Violations =	23846
Routed	212/475 Partitions, Violations =	23856
Routed	214/475 Partitions, Violations =	23849
Routed	216/475 Partitions, Violations =	23855
Routed	218/475 Partitions, Violations =	23858
Routed	220/475 Partitions, Violations =	23869
Routed	222/475 Partitions, Violations =	23860
Routed	224/475 Partitions, Violations =	23849
Routed	226/475 Partitions, Violations =	23852
Routed	228/475 Partitions, Violations =	23858
Routed	230/475 Partitions, Violations =	23873
Routed	232/475 Partitions, Violations =	23879
Routed	234/475 Partitions, Violations =	23886
Routed	236/475 Partitions, Violations =	23885
Routed	238/475 Partitions, Violations =	23890
Routed	240/475 Partitions, Violations =	23890
Routed	242/475 Partitions, Violations =	23886
Routed	244/475 Partitions, Violations =	23884
Routed	246/475 Partitions, Violations =	23875
Routed	248/475 Partitions, Violations =	23900
Routed	250/475 Partitions, Violations =	23899
Routed	252/475 Partitions, Violations =	23898
Routed	254/475 Partitions, Violations =	23887
Routed	256/475 Partitions, Violations =	23872
Routed	258/475 Partitions, Violations =	23894
Routed	260/475 Partitions, Violations =	23913
Routed	262/475 Partitions, Violations =	23884
Routed	264/475 Partitions, Violations =	23878
Routed	266/475 Partitions, Violations =	23878
Routed	268/475 Partitions, Violations =	23875
Routed	270/475 Partitions, Violations =	23870
Routed	272/475 Partitions, Violations =	23881
Routed	274/475 Partitions, Violations =	23882
Routed	276/475 Partitions, Violations =	23862
Routed	278/475 Partitions, Violations =	23859
Routed	280/475 Partitions, Violations =	23870
Routed	282/475 Partitions, Violations =	23853
Routed	284/475 Partitions, Violations =	23859
Routed	286/475 Partitions, Violations =	23878
Routed	288/475 Partitions, Violations =	23871
Routed	290/475 Partitions, Violations =	23875
Routed	292/475 Partitions, Violations =	23893
Routed	294/475 Partitions, Violations =	23888
Routed	296/475 Partitions, Violations =	23893
Routed	298/475 Partitions, Violations =	23889
Routed	300/475 Partitions, Violations =	23904
Routed	302/475 Partitions, Violations =	23877
Routed	304/475 Partitions, Violations =	23866
Routed	306/475 Partitions, Violations =	23855
Routed	308/475 Partitions, Violations =	23851
Routed	310/475 Partitions, Violations =	23854
Routed	312/475 Partitions, Violations =	23861
Routed	314/475 Partitions, Violations =	23879
Routed	316/475 Partitions, Violations =	23883
Routed	318/475 Partitions, Violations =	23877
Routed	320/475 Partitions, Violations =	23879
Routed	322/475 Partitions, Violations =	23869
Routed	324/475 Partitions, Violations =	23895
Routed	326/475 Partitions, Violations =	23904
Routed	328/475 Partitions, Violations =	23901
Routed	330/475 Partitions, Violations =	23886
Routed	332/475 Partitions, Violations =	23888
Routed	334/475 Partitions, Violations =	23903
Routed	336/475 Partitions, Violations =	23896
Routed	338/475 Partitions, Violations =	23878
Routed	340/475 Partitions, Violations =	23879
Routed	342/475 Partitions, Violations =	23883
Routed	344/475 Partitions, Violations =	23882
Routed	346/475 Partitions, Violations =	23894
Routed	348/475 Partitions, Violations =	23915
Routed	350/475 Partitions, Violations =	23914
Routed	352/475 Partitions, Violations =	23941
Routed	354/475 Partitions, Violations =	23938
Routed	356/475 Partitions, Violations =	23947
Routed	358/475 Partitions, Violations =	23943
Routed	360/475 Partitions, Violations =	23948
Routed	362/475 Partitions, Violations =	23948
Routed	364/475 Partitions, Violations =	23939
Routed	366/475 Partitions, Violations =	23951
Routed	368/475 Partitions, Violations =	23961
Routed	370/475 Partitions, Violations =	23948
Routed	372/475 Partitions, Violations =	23936
Routed	374/475 Partitions, Violations =	23940
Routed	376/475 Partitions, Violations =	23932
Routed	378/475 Partitions, Violations =	23923
Routed	380/475 Partitions, Violations =	23928
Routed	382/475 Partitions, Violations =	23925
Routed	384/475 Partitions, Violations =	23913
Routed	386/475 Partitions, Violations =	23912
Routed	388/475 Partitions, Violations =	23913
Routed	390/475 Partitions, Violations =	23917
Routed	392/475 Partitions, Violations =	23906
Routed	394/475 Partitions, Violations =	23907
Routed	396/475 Partitions, Violations =	23896
Routed	398/475 Partitions, Violations =	23886
Routed	400/475 Partitions, Violations =	23868
Routed	402/475 Partitions, Violations =	23871
Routed	404/475 Partitions, Violations =	23836
Routed	406/475 Partitions, Violations =	23818
Routed	408/475 Partitions, Violations =	23828
Routed	410/475 Partitions, Violations =	23824
Routed	412/475 Partitions, Violations =	23830
Routed	414/475 Partitions, Violations =	23819
Routed	416/475 Partitions, Violations =	23842
Routed	418/475 Partitions, Violations =	23850
Routed	420/475 Partitions, Violations =	23848
Routed	422/475 Partitions, Violations =	23840
Routed	424/475 Partitions, Violations =	23819
Routed	426/475 Partitions, Violations =	23837
Routed	428/475 Partitions, Violations =	23817
Routed	430/475 Partitions, Violations =	23807
Routed	432/475 Partitions, Violations =	23800
Routed	434/475 Partitions, Violations =	23791
Routed	436/475 Partitions, Violations =	23787
Routed	438/475 Partitions, Violations =	23822
Routed	440/475 Partitions, Violations =	23836
Routed	442/475 Partitions, Violations =	23840
Routed	444/475 Partitions, Violations =	23831
Routed	446/475 Partitions, Violations =	23823
Routed	448/475 Partitions, Violations =	23833
Routed	450/475 Partitions, Violations =	23824
Routed	452/475 Partitions, Violations =	23842
Routed	454/475 Partitions, Violations =	23841
Routed	456/475 Partitions, Violations =	23867
Routed	458/475 Partitions, Violations =	23879
Routed	460/475 Partitions, Violations =	23886
Routed	462/475 Partitions, Violations =	23881
Routed	464/475 Partitions, Violations =	23898
Routed	466/475 Partitions, Violations =	23899
Routed	468/475 Partitions, Violations =	23898
Routed	470/475 Partitions, Violations =	23907
Routed	472/475 Partitions, Violations =	23905
Routed	474/475 Partitions, Violations =	23908

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	23916
	Diff net spacing : 6926
	Diff net via-cut spacing : 506
	End of line enclosure : 3372
	Less than minimum area : 67
	Less than minimum width : 36
	Off-grid : 418
	Same net spacing : 63
	Same net via-cut spacing : 74
	Short : 12454

[Iter 7] Elapsed real time: 2:56:42 
[Iter 7] Elapsed cpu  time: sys=0:05:45 usr=1:57:33 total=2:03:19
[Iter 7] Stage (MB): Used   80  Alloctr   81  Proc    0 
[Iter 7] Total (MB): Used  197  Alloctr  199  Proc 9982 

End DR iteration 7 with 475 parts

Start DR iteration 8: non-uniform partition
Routed	1/458 Partitions, Violations =	23911
Routed	2/458 Partitions, Violations =	23909
Routed	4/458 Partitions, Violations =	23914
Routed	6/458 Partitions, Violations =	23924
Routed	8/458 Partitions, Violations =	23934
Routed	10/458 Partitions, Violations =	23945
Routed	12/458 Partitions, Violations =	23941
Routed	14/458 Partitions, Violations =	23936
Routed	16/458 Partitions, Violations =	23944
Routed	18/458 Partitions, Violations =	23938
Routed	20/458 Partitions, Violations =	23949
Routed	22/458 Partitions, Violations =	23940
Routed	24/458 Partitions, Violations =	23947
Routed	26/458 Partitions, Violations =	23942
Routed	28/458 Partitions, Violations =	23949
Routed	30/458 Partitions, Violations =	23940
Routed	32/458 Partitions, Violations =	23944
Routed	34/458 Partitions, Violations =	23945
Routed	36/458 Partitions, Violations =	23941
Routed	38/458 Partitions, Violations =	23940
Routed	40/458 Partitions, Violations =	23947
Routed	42/458 Partitions, Violations =	23937
Routed	44/458 Partitions, Violations =	23943
Routed	46/458 Partitions, Violations =	23938
Routed	48/458 Partitions, Violations =	23956
Routed	50/458 Partitions, Violations =	23956
Routed	52/458 Partitions, Violations =	23950
Routed	54/458 Partitions, Violations =	23949
Routed	56/458 Partitions, Violations =	23949
Routed	58/458 Partitions, Violations =	23929
Routed	60/458 Partitions, Violations =	23918
Routed	62/458 Partitions, Violations =	23931
Routed	64/458 Partitions, Violations =	23919
Routed	66/458 Partitions, Violations =	23905
Routed	68/458 Partitions, Violations =	23910
Routed	70/458 Partitions, Violations =	23908
Routed	72/458 Partitions, Violations =	23902
Routed	74/458 Partitions, Violations =	23900
Routed	76/458 Partitions, Violations =	23919
Routed	78/458 Partitions, Violations =	23924
Routed	80/458 Partitions, Violations =	23931
Routed	82/458 Partitions, Violations =	23930
Routed	84/458 Partitions, Violations =	23926
Routed	86/458 Partitions, Violations =	23921
Routed	88/458 Partitions, Violations =	23925
Routed	90/458 Partitions, Violations =	23912
Routed	92/458 Partitions, Violations =	23920
Routed	94/458 Partitions, Violations =	23915
Routed	96/458 Partitions, Violations =	23930
Routed	98/458 Partitions, Violations =	23925
Routed	100/458 Partitions, Violations =	23920
Routed	102/458 Partitions, Violations =	23930
Routed	104/458 Partitions, Violations =	23919
Routed	106/458 Partitions, Violations =	23919
Routed	108/458 Partitions, Violations =	23923
Routed	110/458 Partitions, Violations =	23936
Routed	112/458 Partitions, Violations =	23946
Routed	114/458 Partitions, Violations =	23950
Routed	116/458 Partitions, Violations =	23941
Routed	118/458 Partitions, Violations =	23950
Routed	120/458 Partitions, Violations =	23965
Routed	122/458 Partitions, Violations =	23963
Routed	124/458 Partitions, Violations =	23983
Routed	126/458 Partitions, Violations =	23971
Routed	128/458 Partitions, Violations =	23968
Routed	130/458 Partitions, Violations =	23982
Routed	132/458 Partitions, Violations =	23959
Routed	134/458 Partitions, Violations =	23977
Routed	136/458 Partitions, Violations =	23984
Routed	138/458 Partitions, Violations =	23989
Routed	140/458 Partitions, Violations =	23988
Routed	142/458 Partitions, Violations =	23993
Routed	144/458 Partitions, Violations =	24009
Routed	146/458 Partitions, Violations =	23994
Routed	148/458 Partitions, Violations =	24004
Routed	150/458 Partitions, Violations =	24019
Routed	152/458 Partitions, Violations =	24026
Routed	154/458 Partitions, Violations =	24023
Routed	156/458 Partitions, Violations =	24025
Routed	158/458 Partitions, Violations =	24023
Routed	160/458 Partitions, Violations =	24020
Routed	162/458 Partitions, Violations =	24026
Routed	164/458 Partitions, Violations =	24012
Routed	166/458 Partitions, Violations =	24008
Routed	168/458 Partitions, Violations =	24022
Routed	170/458 Partitions, Violations =	24014
Routed	172/458 Partitions, Violations =	24018
Routed	174/458 Partitions, Violations =	24043
Routed	176/458 Partitions, Violations =	24044
Routed	178/458 Partitions, Violations =	24047
Routed	180/458 Partitions, Violations =	24054
Routed	182/458 Partitions, Violations =	24072
Routed	184/458 Partitions, Violations =	24056
Routed	186/458 Partitions, Violations =	24054
Routed	188/458 Partitions, Violations =	24047
Routed	190/458 Partitions, Violations =	24044
Routed	192/458 Partitions, Violations =	24026
Routed	194/458 Partitions, Violations =	24040
Routed	196/458 Partitions, Violations =	24042
Routed	198/458 Partitions, Violations =	24029
Routed	200/458 Partitions, Violations =	24051
Routed	202/458 Partitions, Violations =	24062
Routed	204/458 Partitions, Violations =	24048
Routed	206/458 Partitions, Violations =	24042
Routed	208/458 Partitions, Violations =	24046
Routed	210/458 Partitions, Violations =	24036
Routed	212/458 Partitions, Violations =	24050
Routed	214/458 Partitions, Violations =	24046
Routed	216/458 Partitions, Violations =	24052
Routed	218/458 Partitions, Violations =	24049
Routed	220/458 Partitions, Violations =	24040
Routed	222/458 Partitions, Violations =	24037
Routed	224/458 Partitions, Violations =	24033
Routed	226/458 Partitions, Violations =	24022
Routed	228/458 Partitions, Violations =	24024
Routed	230/458 Partitions, Violations =	24026
Routed	232/458 Partitions, Violations =	24035
Routed	234/458 Partitions, Violations =	24042
Routed	236/458 Partitions, Violations =	24044
Routed	238/458 Partitions, Violations =	24055
Routed	240/458 Partitions, Violations =	24002
Routed	242/458 Partitions, Violations =	24013
Routed	244/458 Partitions, Violations =	24005
Routed	246/458 Partitions, Violations =	24022
Routed	248/458 Partitions, Violations =	24014
Routed	250/458 Partitions, Violations =	24008
Routed	252/458 Partitions, Violations =	24039
Routed	254/458 Partitions, Violations =	24042
Routed	256/458 Partitions, Violations =	23998
Routed	258/458 Partitions, Violations =	24010
Routed	260/458 Partitions, Violations =	24022
Routed	262/458 Partitions, Violations =	24041
Routed	264/458 Partitions, Violations =	24017
Routed	266/458 Partitions, Violations =	24015
Routed	268/458 Partitions, Violations =	24017
Routed	270/458 Partitions, Violations =	24023
Routed	272/458 Partitions, Violations =	24039
Routed	274/458 Partitions, Violations =	24064
Routed	276/458 Partitions, Violations =	24054
Routed	278/458 Partitions, Violations =	24070
Routed	280/458 Partitions, Violations =	24073
Routed	282/458 Partitions, Violations =	24078
Routed	284/458 Partitions, Violations =	24086
Routed	286/458 Partitions, Violations =	24078
Routed	288/458 Partitions, Violations =	24087
Routed	290/458 Partitions, Violations =	24085
Routed	292/458 Partitions, Violations =	24094
Routed	294/458 Partitions, Violations =	24109
Routed	296/458 Partitions, Violations =	24086
Routed	298/458 Partitions, Violations =	24093
Routed	300/458 Partitions, Violations =	24109
Routed	302/458 Partitions, Violations =	24113
Routed	304/458 Partitions, Violations =	24097
Routed	306/458 Partitions, Violations =	24089
Routed	308/458 Partitions, Violations =	24093
Routed	310/458 Partitions, Violations =	24100
Routed	312/458 Partitions, Violations =	24102
Routed	314/458 Partitions, Violations =	24106
Routed	316/458 Partitions, Violations =	24098
Routed	318/458 Partitions, Violations =	24101
Routed	320/458 Partitions, Violations =	24072
Routed	322/458 Partitions, Violations =	24043
Routed	324/458 Partitions, Violations =	24044
Routed	326/458 Partitions, Violations =	24059
Routed	328/458 Partitions, Violations =	24058
Routed	330/458 Partitions, Violations =	24044
Routed	332/458 Partitions, Violations =	24069
Routed	334/458 Partitions, Violations =	24065
Routed	336/458 Partitions, Violations =	24030
Routed	338/458 Partitions, Violations =	24013
Routed	340/458 Partitions, Violations =	23996
Routed	342/458 Partitions, Violations =	23999
Routed	344/458 Partitions, Violations =	24020
Routed	346/458 Partitions, Violations =	24024
Routed	348/458 Partitions, Violations =	24019
Routed	350/458 Partitions, Violations =	24021
Routed	352/458 Partitions, Violations =	24024
Routed	354/458 Partitions, Violations =	24032
Routed	356/458 Partitions, Violations =	24008
Routed	358/458 Partitions, Violations =	24005
Routed	360/458 Partitions, Violations =	24021
Routed	362/458 Partitions, Violations =	23993
Routed	364/458 Partitions, Violations =	23989
Routed	366/458 Partitions, Violations =	23984
Routed	368/458 Partitions, Violations =	23983
Routed	370/458 Partitions, Violations =	23989
Routed	372/458 Partitions, Violations =	23991
Routed	374/458 Partitions, Violations =	23984
Routed	376/458 Partitions, Violations =	23986
Routed	378/458 Partitions, Violations =	23979
Routed	380/458 Partitions, Violations =	24002
Routed	382/458 Partitions, Violations =	23959
Routed	384/458 Partitions, Violations =	23941
Routed	386/458 Partitions, Violations =	23935
Routed	388/458 Partitions, Violations =	23942
Routed	390/458 Partitions, Violations =	23935
Routed	392/458 Partitions, Violations =	23927
Routed	394/458 Partitions, Violations =	23937
Routed	396/458 Partitions, Violations =	23941
Routed	398/458 Partitions, Violations =	23924
Routed	400/458 Partitions, Violations =	23925
Routed	402/458 Partitions, Violations =	23925
Routed	404/458 Partitions, Violations =	23926
Routed	406/458 Partitions, Violations =	23932
Routed	408/458 Partitions, Violations =	23928
Routed	410/458 Partitions, Violations =	23915
Routed	412/458 Partitions, Violations =	23938
Routed	414/458 Partitions, Violations =	23928
Routed	416/458 Partitions, Violations =	23928
Routed	418/458 Partitions, Violations =	23944
Routed	420/458 Partitions, Violations =	23949
Routed	422/458 Partitions, Violations =	23941
Routed	424/458 Partitions, Violations =	23929
Routed	426/458 Partitions, Violations =	23912
Routed	428/458 Partitions, Violations =	23911
Routed	430/458 Partitions, Violations =	23916
Routed	432/458 Partitions, Violations =	23911
Routed	434/458 Partitions, Violations =	23921
Routed	436/458 Partitions, Violations =	23939
Routed	438/458 Partitions, Violations =	23945
Routed	440/458 Partitions, Violations =	23944
Routed	442/458 Partitions, Violations =	23940
Routed	444/458 Partitions, Violations =	23925
Routed	446/458 Partitions, Violations =	23918
Routed	448/458 Partitions, Violations =	23924
Routed	450/458 Partitions, Violations =	23922
Routed	452/458 Partitions, Violations =	23926
Routed	454/458 Partitions, Violations =	23932
Routed	456/458 Partitions, Violations =	23952
Routed	458/458 Partitions, Violations =	23926

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	23926
	Diff net spacing : 6939
	Diff net via-cut spacing : 545
	End of line enclosure : 3340
	Less than minimum area : 69
	Less than minimum width : 30
	Off-grid : 399
	Same net spacing : 49
	Same net via-cut spacing : 74
	Short : 12481

[Iter 8] Elapsed real time: 3:29:14 
[Iter 8] Elapsed cpu  time: sys=0:06:49 usr=2:20:34 total=2:27:24
[Iter 8] Stage (MB): Used   80  Alloctr   81  Proc    0 
[Iter 8] Total (MB): Used  197  Alloctr  199  Proc 9982 

End DR iteration 8 with 458 parts

Start DR iteration 9: non-uniform partition
Routed	1/426 Partitions, Violations =	23920
Routed	2/426 Partitions, Violations =	23910
Routed	4/426 Partitions, Violations =	23906
Routed	6/426 Partitions, Violations =	23916
Routed	8/426 Partitions, Violations =	23920
Routed	10/426 Partitions, Violations =	23918
Routed	12/426 Partitions, Violations =	23916
Routed	14/426 Partitions, Violations =	23910
Routed	16/426 Partitions, Violations =	23904
Routed	18/426 Partitions, Violations =	23870
Routed	20/426 Partitions, Violations =	23868
Routed	22/426 Partitions, Violations =	23866
Routed	24/426 Partitions, Violations =	23875
Routed	26/426 Partitions, Violations =	23869
Routed	28/426 Partitions, Violations =	23868
Routed	30/426 Partitions, Violations =	23869
Routed	32/426 Partitions, Violations =	23859
Routed	34/426 Partitions, Violations =	23858
Routed	36/426 Partitions, Violations =	23858
Routed	38/426 Partitions, Violations =	23833
Routed	40/426 Partitions, Violations =	23827
Routed	42/426 Partitions, Violations =	23834
Routed	44/426 Partitions, Violations =	23834
Routed	46/426 Partitions, Violations =	23824
Routed	48/426 Partitions, Violations =	23831
Routed	50/426 Partitions, Violations =	23816
Routed	52/426 Partitions, Violations =	23821
Routed	54/426 Partitions, Violations =	23811
Routed	56/426 Partitions, Violations =	23812
Routed	58/426 Partitions, Violations =	23798
Routed	60/426 Partitions, Violations =	23800
Routed	62/426 Partitions, Violations =	23806
Routed	64/426 Partitions, Violations =	23824
Routed	66/426 Partitions, Violations =	23818
Routed	68/426 Partitions, Violations =	23816
Routed	70/426 Partitions, Violations =	23805
Routed	72/426 Partitions, Violations =	23804
Routed	74/426 Partitions, Violations =	23808
Routed	76/426 Partitions, Violations =	23803
Routed	78/426 Partitions, Violations =	23807
Routed	80/426 Partitions, Violations =	23813
Routed	82/426 Partitions, Violations =	23809
Routed	84/426 Partitions, Violations =	23810
Routed	86/426 Partitions, Violations =	23823
Routed	88/426 Partitions, Violations =	23810
Routed	90/426 Partitions, Violations =	23805
Routed	92/426 Partitions, Violations =	23818
Routed	94/426 Partitions, Violations =	23829
Routed	96/426 Partitions, Violations =	23826
Routed	98/426 Partitions, Violations =	23850
Routed	100/426 Partitions, Violations =	23857
Routed	102/426 Partitions, Violations =	23862
Routed	104/426 Partitions, Violations =	23855
Routed	106/426 Partitions, Violations =	23837
Routed	108/426 Partitions, Violations =	23852
Routed	110/426 Partitions, Violations =	23851
Routed	112/426 Partitions, Violations =	23874
Routed	114/426 Partitions, Violations =	23858
Routed	116/426 Partitions, Violations =	23856
Routed	118/426 Partitions, Violations =	23845
Routed	120/426 Partitions, Violations =	23851
Routed	122/426 Partitions, Violations =	23847
Routed	124/426 Partitions, Violations =	23843
Routed	126/426 Partitions, Violations =	23845
Routed	128/426 Partitions, Violations =	23852
Routed	130/426 Partitions, Violations =	23849
Routed	132/426 Partitions, Violations =	23853
Routed	134/426 Partitions, Violations =	23872
Routed	136/426 Partitions, Violations =	23866
Routed	138/426 Partitions, Violations =	23864
Routed	140/426 Partitions, Violations =	23858
Routed	142/426 Partitions, Violations =	23845
Routed	144/426 Partitions, Violations =	23840
Routed	146/426 Partitions, Violations =	23837
Routed	148/426 Partitions, Violations =	23837
Routed	150/426 Partitions, Violations =	23831
Routed	152/426 Partitions, Violations =	23828
Routed	154/426 Partitions, Violations =	23822
Routed	156/426 Partitions, Violations =	23829
Routed	158/426 Partitions, Violations =	23832
Routed	160/426 Partitions, Violations =	23855
Routed	162/426 Partitions, Violations =	23861
Routed	164/426 Partitions, Violations =	23865
Routed	166/426 Partitions, Violations =	23877
Routed	168/426 Partitions, Violations =	23871
Routed	170/426 Partitions, Violations =	23840
Routed	172/426 Partitions, Violations =	23836
Routed	174/426 Partitions, Violations =	23849
Routed	176/426 Partitions, Violations =	23847
Routed	178/426 Partitions, Violations =	23869
Routed	180/426 Partitions, Violations =	23866
Routed	182/426 Partitions, Violations =	23854
Routed	184/426 Partitions, Violations =	23856
Routed	186/426 Partitions, Violations =	23836
Routed	188/426 Partitions, Violations =	23817
Routed	190/426 Partitions, Violations =	23815
Routed	192/426 Partitions, Violations =	23815
Routed	194/426 Partitions, Violations =	23803
Routed	196/426 Partitions, Violations =	23799
Routed	198/426 Partitions, Violations =	23808
Routed	200/426 Partitions, Violations =	23839
Routed	202/426 Partitions, Violations =	23846
Routed	204/426 Partitions, Violations =	23856
Routed	206/426 Partitions, Violations =	23844
Routed	208/426 Partitions, Violations =	23843
Routed	210/426 Partitions, Violations =	23849
Routed	212/426 Partitions, Violations =	23841
Routed	214/426 Partitions, Violations =	23839
Routed	216/426 Partitions, Violations =	23839
Routed	218/426 Partitions, Violations =	23851
Routed	220/426 Partitions, Violations =	23870
Routed	222/426 Partitions, Violations =	23855
Routed	224/426 Partitions, Violations =	23872
Routed	226/426 Partitions, Violations =	23837
Routed	228/426 Partitions, Violations =	23823
Routed	230/426 Partitions, Violations =	23814
Routed	232/426 Partitions, Violations =	23810
Routed	234/426 Partitions, Violations =	23815
Routed	236/426 Partitions, Violations =	23819
Routed	238/426 Partitions, Violations =	23842
Routed	240/426 Partitions, Violations =	23829
Routed	242/426 Partitions, Violations =	23833
Routed	244/426 Partitions, Violations =	23845
Routed	246/426 Partitions, Violations =	23804
Routed	248/426 Partitions, Violations =	23802
Routed	250/426 Partitions, Violations =	23805
Routed	252/426 Partitions, Violations =	23796
Routed	254/426 Partitions, Violations =	23795
Routed	256/426 Partitions, Violations =	23777
Routed	258/426 Partitions, Violations =	23726
Routed	260/426 Partitions, Violations =	23737
Routed	262/426 Partitions, Violations =	23741
Routed	264/426 Partitions, Violations =	23735
Routed	266/426 Partitions, Violations =	23725
Routed	268/426 Partitions, Violations =	23722
Routed	270/426 Partitions, Violations =	23709
Routed	272/426 Partitions, Violations =	23701
Routed	274/426 Partitions, Violations =	23699
Routed	276/426 Partitions, Violations =	23698
Routed	278/426 Partitions, Violations =	23698
Routed	280/426 Partitions, Violations =	23704
Routed	282/426 Partitions, Violations =	23703
Routed	284/426 Partitions, Violations =	23651
Routed	286/426 Partitions, Violations =	23637
Routed	288/426 Partitions, Violations =	23635
Routed	290/426 Partitions, Violations =	23635
Routed	292/426 Partitions, Violations =	23614
Routed	294/426 Partitions, Violations =	23600
Routed	296/426 Partitions, Violations =	23613
Routed	298/426 Partitions, Violations =	23636
Routed	300/426 Partitions, Violations =	23640
Routed	302/426 Partitions, Violations =	23638
Routed	304/426 Partitions, Violations =	23634
Routed	306/426 Partitions, Violations =	23639
Routed	308/426 Partitions, Violations =	23661
Routed	310/426 Partitions, Violations =	23677
Routed	312/426 Partitions, Violations =	23679
Routed	314/426 Partitions, Violations =	23685
Routed	316/426 Partitions, Violations =	23700
Routed	318/426 Partitions, Violations =	23698
Routed	320/426 Partitions, Violations =	23685
Routed	322/426 Partitions, Violations =	23665
Routed	324/426 Partitions, Violations =	23661
Routed	326/426 Partitions, Violations =	23661
Routed	328/426 Partitions, Violations =	23638
Routed	330/426 Partitions, Violations =	23634
Routed	332/426 Partitions, Violations =	23633
Routed	334/426 Partitions, Violations =	23626
Routed	336/426 Partitions, Violations =	23632
Routed	338/426 Partitions, Violations =	23613
Routed	340/426 Partitions, Violations =	23612
Routed	342/426 Partitions, Violations =	23636
Routed	344/426 Partitions, Violations =	23637
Routed	346/426 Partitions, Violations =	23652
Routed	348/426 Partitions, Violations =	23632
Routed	350/426 Partitions, Violations =	23653
Routed	352/426 Partitions, Violations =	23657
Routed	354/426 Partitions, Violations =	23653
Routed	356/426 Partitions, Violations =	23679
Routed	358/426 Partitions, Violations =	23661
Routed	360/426 Partitions, Violations =	23664
Routed	362/426 Partitions, Violations =	23664
Routed	364/426 Partitions, Violations =	23645
Routed	366/426 Partitions, Violations =	23638
Routed	368/426 Partitions, Violations =	23683
Routed	370/426 Partitions, Violations =	23675
Routed	372/426 Partitions, Violations =	23692
Routed	374/426 Partitions, Violations =	23693
Routed	376/426 Partitions, Violations =	23710
Routed	378/426 Partitions, Violations =	23685
Routed	380/426 Partitions, Violations =	23685
Routed	382/426 Partitions, Violations =	23694
Routed	384/426 Partitions, Violations =	23692
Routed	386/426 Partitions, Violations =	23667
Routed	388/426 Partitions, Violations =	23636
Routed	390/426 Partitions, Violations =	23637
Routed	392/426 Partitions, Violations =	23632
Routed	394/426 Partitions, Violations =	23629
Routed	396/426 Partitions, Violations =	23616
Routed	398/426 Partitions, Violations =	23625
Routed	400/426 Partitions, Violations =	23629
Routed	402/426 Partitions, Violations =	23613
Routed	404/426 Partitions, Violations =	23604
Routed	406/426 Partitions, Violations =	23596
Routed	408/426 Partitions, Violations =	23615
Routed	410/426 Partitions, Violations =	23606
Routed	412/426 Partitions, Violations =	23600
Routed	414/426 Partitions, Violations =	23587
Routed	416/426 Partitions, Violations =	23579
Routed	418/426 Partitions, Violations =	23570
Routed	420/426 Partitions, Violations =	23554
Routed	422/426 Partitions, Violations =	23540
Routed	424/426 Partitions, Violations =	23559
Routed	426/426 Partitions, Violations =	23562

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	23562
	Diff net spacing : 6843
	Diff net via-cut spacing : 561
	Edge-line via spacing : 1
	End of line enclosure : 3237
	Less than minimum area : 54
	Less than minimum width : 22
	Off-grid : 422
	Same net spacing : 41
	Same net via-cut spacing : 66
	Short : 12315

[Iter 9] Elapsed real time: 4:10:27 
[Iter 9] Elapsed cpu  time: sys=0:08:11 usr=2:48:47 total=2:56:59
[Iter 9] Stage (MB): Used   80  Alloctr   81  Proc    0 
[Iter 9] Total (MB): Used  197  Alloctr  199  Proc 9982 

End DR iteration 9 with 426 parts

Start DR iteration 10: non-uniform partition
Routed	1/431 Partitions, Violations =	23558
Routed	2/431 Partitions, Violations =	23568
Routed	4/431 Partitions, Violations =	23567
Routed	6/431 Partitions, Violations =	23566
Routed	8/431 Partitions, Violations =	23558
Routed	10/431 Partitions, Violations =	23538
Routed	12/431 Partitions, Violations =	23524
Routed	14/431 Partitions, Violations =	23529
Routed	16/431 Partitions, Violations =	23521
Routed	18/431 Partitions, Violations =	23535
Routed	20/431 Partitions, Violations =	23531
Routed	22/431 Partitions, Violations =	23538
Routed	24/431 Partitions, Violations =	23529
Routed	26/431 Partitions, Violations =	23534
Routed	28/431 Partitions, Violations =	23542
Routed	30/431 Partitions, Violations =	23538
Routed	32/431 Partitions, Violations =	23550
Routed	34/431 Partitions, Violations =	23562
Routed	36/431 Partitions, Violations =	23563
Routed	38/431 Partitions, Violations =	23576
Routed	40/431 Partitions, Violations =	23587
Routed	42/431 Partitions, Violations =	23605
Routed	44/431 Partitions, Violations =	23596
Routed	46/431 Partitions, Violations =	23605
Routed	48/431 Partitions, Violations =	23648
Routed	50/431 Partitions, Violations =	23655
Routed	52/431 Partitions, Violations =	23637
Routed	54/431 Partitions, Violations =	23638
Routed	56/431 Partitions, Violations =	23644
Routed	58/431 Partitions, Violations =	23639
Routed	60/431 Partitions, Violations =	23647
Routed	62/431 Partitions, Violations =	23648
Routed	64/431 Partitions, Violations =	23653
Routed	66/431 Partitions, Violations =	23659
Routed	68/431 Partitions, Violations =	23652
Routed	70/431 Partitions, Violations =	23652
Routed	72/431 Partitions, Violations =	23639
Routed	74/431 Partitions, Violations =	23633
Routed	76/431 Partitions, Violations =	23630
Routed	78/431 Partitions, Violations =	23628
Routed	80/431 Partitions, Violations =	23636
Routed	82/431 Partitions, Violations =	23640
Routed	84/431 Partitions, Violations =	23639
Routed	86/431 Partitions, Violations =	23646
Routed	88/431 Partitions, Violations =	23656
Routed	90/431 Partitions, Violations =	23663
Routed	92/431 Partitions, Violations =	23649
Routed	94/431 Partitions, Violations =	23658
Routed	96/431 Partitions, Violations =	23673
Routed	98/431 Partitions, Violations =	23667
Routed	100/431 Partitions, Violations =	23664
Routed	102/431 Partitions, Violations =	23629
Routed	104/431 Partitions, Violations =	23622
Routed	106/431 Partitions, Violations =	23630
Routed	108/431 Partitions, Violations =	23650
Routed	110/431 Partitions, Violations =	23633
Routed	112/431 Partitions, Violations =	23637
Routed	114/431 Partitions, Violations =	23619
Routed	116/431 Partitions, Violations =	23622
Routed	118/431 Partitions, Violations =	23621
Routed	120/431 Partitions, Violations =	23624
Routed	122/431 Partitions, Violations =	23611
Routed	124/431 Partitions, Violations =	23623
Routed	126/431 Partitions, Violations =	23629
Routed	128/431 Partitions, Violations =	23621
Routed	130/431 Partitions, Violations =	23620
Routed	132/431 Partitions, Violations =	23609
Routed	134/431 Partitions, Violations =	23619
Routed	136/431 Partitions, Violations =	23609
Routed	138/431 Partitions, Violations =	23632
Routed	140/431 Partitions, Violations =	23639
Routed	142/431 Partitions, Violations =	23640
Routed	144/431 Partitions, Violations =	23631
Routed	146/431 Partitions, Violations =	23625
Routed	148/431 Partitions, Violations =	23613
Routed	150/431 Partitions, Violations =	23620
Routed	152/431 Partitions, Violations =	23629
Routed	154/431 Partitions, Violations =	23605
Routed	156/431 Partitions, Violations =	23600
Routed	158/431 Partitions, Violations =	23599
Routed	160/431 Partitions, Violations =	23615
Routed	162/431 Partitions, Violations =	23609
Routed	164/431 Partitions, Violations =	23615
Routed	166/431 Partitions, Violations =	23608
Routed	168/431 Partitions, Violations =	23603
Routed	170/431 Partitions, Violations =	23601
Routed	172/431 Partitions, Violations =	23585
Routed	174/431 Partitions, Violations =	23565
Routed	176/431 Partitions, Violations =	23568
Routed	178/431 Partitions, Violations =	23582
Routed	180/431 Partitions, Violations =	23578
Routed	182/431 Partitions, Violations =	23593
Routed	184/431 Partitions, Violations =	23587
Routed	186/431 Partitions, Violations =	23579
Routed	188/431 Partitions, Violations =	23569
Routed	190/431 Partitions, Violations =	23566
Routed	192/431 Partitions, Violations =	23589
Routed	194/431 Partitions, Violations =	23587
Routed	196/431 Partitions, Violations =	23593
Routed	198/431 Partitions, Violations =	23592
Routed	200/431 Partitions, Violations =	23625
Routed	202/431 Partitions, Violations =	23624
Routed	204/431 Partitions, Violations =	23622
Routed	206/431 Partitions, Violations =	23601
Routed	208/431 Partitions, Violations =	23607
Routed	210/431 Partitions, Violations =	23599
Routed	212/431 Partitions, Violations =	23614
Routed	214/431 Partitions, Violations =	23613
Routed	216/431 Partitions, Violations =	23635
Routed	218/431 Partitions, Violations =	23613
Routed	220/431 Partitions, Violations =	23619
Routed	222/431 Partitions, Violations =	23624
Routed	224/431 Partitions, Violations =	23622
Routed	226/431 Partitions, Violations =	23616
Routed	228/431 Partitions, Violations =	23609
Routed	230/431 Partitions, Violations =	23582
Routed	232/431 Partitions, Violations =	23572
Routed	234/431 Partitions, Violations =	23582
Routed	236/431 Partitions, Violations =	23607
Routed	238/431 Partitions, Violations =	23609
Routed	240/431 Partitions, Violations =	23600
Routed	242/431 Partitions, Violations =	23588
Routed	244/431 Partitions, Violations =	23596
Routed	246/431 Partitions, Violations =	23601
Routed	248/431 Partitions, Violations =	23630
Routed	250/431 Partitions, Violations =	23628
Routed	252/431 Partitions, Violations =	23632
Routed	254/431 Partitions, Violations =	23639
Routed	256/431 Partitions, Violations =	23660
Routed	258/431 Partitions, Violations =	23657
Routed	260/431 Partitions, Violations =	23652
Routed	262/431 Partitions, Violations =	23655
Routed	264/431 Partitions, Violations =	23645
Routed	266/431 Partitions, Violations =	23648
Routed	268/431 Partitions, Violations =	23680
Routed	270/431 Partitions, Violations =	23670
Routed	272/431 Partitions, Violations =	23686
Routed	274/431 Partitions, Violations =	23696
Routed	276/431 Partitions, Violations =	23707
Routed	278/431 Partitions, Violations =	23710
Routed	280/431 Partitions, Violations =	23729
Routed	282/431 Partitions, Violations =	23741
Routed	284/431 Partitions, Violations =	23739
Routed	286/431 Partitions, Violations =	23734
Routed	288/431 Partitions, Violations =	23765
Routed	290/431 Partitions, Violations =	23755
Routed	292/431 Partitions, Violations =	23754
Routed	294/431 Partitions, Violations =	23768
Routed	296/431 Partitions, Violations =	23775
Routed	298/431 Partitions, Violations =	23779
Routed	300/431 Partitions, Violations =	23799
Routed	302/431 Partitions, Violations =	23806
Routed	304/431 Partitions, Violations =	23823
Routed	306/431 Partitions, Violations =	23863
Routed	308/431 Partitions, Violations =	23864
Routed	310/431 Partitions, Violations =	23861
Routed	312/431 Partitions, Violations =	23874
Routed	314/431 Partitions, Violations =	23896
Routed	316/431 Partitions, Violations =	23902
Routed	318/431 Partitions, Violations =	23907
Routed	320/431 Partitions, Violations =	23913
Routed	322/431 Partitions, Violations =	23895
Routed	324/431 Partitions, Violations =	23881
Routed	326/431 Partitions, Violations =	23899
Routed	328/431 Partitions, Violations =	23865
Routed	330/431 Partitions, Violations =	23862
Routed	332/431 Partitions, Violations =	23857
Routed	334/431 Partitions, Violations =	23866
Routed	336/431 Partitions, Violations =	23859
Routed	338/431 Partitions, Violations =	23851
Routed	340/431 Partitions, Violations =	23826
Routed	342/431 Partitions, Violations =	23815
Routed	344/431 Partitions, Violations =	23791
Routed	346/431 Partitions, Violations =	23793
Routed	348/431 Partitions, Violations =	23776
Routed	350/431 Partitions, Violations =	23773
Routed	352/431 Partitions, Violations =	23809
Routed	354/431 Partitions, Violations =	23846
Routed	356/431 Partitions, Violations =	23830
Routed	358/431 Partitions, Violations =	23826
Routed	360/431 Partitions, Violations =	23829
Routed	362/431 Partitions, Violations =	23832
Routed	364/431 Partitions, Violations =	23829
Routed	366/431 Partitions, Violations =	23821
Routed	368/431 Partitions, Violations =	23761
Routed	370/431 Partitions, Violations =	23780
Routed	372/431 Partitions, Violations =	23777
Routed	374/431 Partitions, Violations =	23784
Routed	376/431 Partitions, Violations =	23794
Routed	378/431 Partitions, Violations =	23819
Routed	380/431 Partitions, Violations =	23816
Routed	382/431 Partitions, Violations =	23808
Routed	384/431 Partitions, Violations =	23810
Routed	386/431 Partitions, Violations =	23813
Routed	388/431 Partitions, Violations =	23777
Routed	390/431 Partitions, Violations =	23789
Routed	392/431 Partitions, Violations =	23771
Routed	394/431 Partitions, Violations =	23760
Routed	396/431 Partitions, Violations =	23739
Routed	398/431 Partitions, Violations =	23755
Routed	400/431 Partitions, Violations =	23755
Routed	402/431 Partitions, Violations =	23760
Routed	404/431 Partitions, Violations =	23759
Routed	406/431 Partitions, Violations =	23738
Routed	408/431 Partitions, Violations =	23736
Routed	410/431 Partitions, Violations =	23759
Routed	412/431 Partitions, Violations =	23774
Routed	414/431 Partitions, Violations =	23740
Routed	416/431 Partitions, Violations =	23747
Routed	418/431 Partitions, Violations =	23752
Routed	420/431 Partitions, Violations =	23745
Routed	422/431 Partitions, Violations =	23733
Routed	424/431 Partitions, Violations =	23718
Routed	426/431 Partitions, Violations =	23720
Routed	428/431 Partitions, Violations =	23684
Routed	430/431 Partitions, Violations =	23678

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	23670
	Diff net spacing : 6967
	Diff net via-cut spacing : 590
	Edge-line via spacing : 1
	End of line enclosure : 3176
	Less than minimum area : 43
	Less than minimum width : 22
	Off-grid : 413
	Same net spacing : 44
	Same net via-cut spacing : 76
	Short : 12338

[Iter 10] Elapsed real time: 4:51:52 
[Iter 10] Elapsed cpu  time: sys=0:09:40 usr=3:16:13 total=3:25:53
[Iter 10] Stage (MB): Used   80  Alloctr   81  Proc    0 
[Iter 10] Total (MB): Used  197  Alloctr  199  Proc 9982 

End DR iteration 10 with 431 parts

Stop DR since not converging

Information: Discarded 356 drcs of internal-only type. (ZRT-306)
Information: Merged away 9675 aligned/redundant DRCs. (ZRT-305)

DR finished with 13995 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	13995
	Diff net spacing : 4304
	Diff net via-cut spacing : 590
	Edge-line via spacing : 1
	End of line enclosure : 1815
	Less than minimum area : 43
	Less than minimum width : 11
	Off-grid : 413
	Same net spacing : 25
	Same net via-cut spacing : 76
	Short : 6717


Total Wire Length =                    172379 micron
Total Number of Contacts =             93846
Total Number of Wires =                116170
Total Number of PtConns =              18927
Total Number of Routed Wires =       116170
Total Routed Wire Length =           160281 micron
Total Number of Routed Contacts =       93846
	Layer                 M1 :        384 micron
	Layer                 M2 :      33225 micron
	Layer                 M3 :      60671 micron
	Layer                 M4 :      27086 micron
	Layer                 M5 :      17884 micron
	Layer                 M6 :      18409 micron
	Layer                 M7 :      10361 micron
	Layer                 M8 :       4359 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA78SQ_C :        304
	Via       VIA78SQ_C(rot) :          4
	Via              VIA78SQ :         13
	Via         VIA78SQ(rot) :         18
	Via            VIA67SQ_C :         26
	Via       VIA67SQ_C(rot) :       1038
	Via              VIA67SQ :         93
	Via         VIA67SQ(rot) :         34
	Via            VIA56SQ_C :        237
	Via       VIA56SQ_C(rot) :        240
	Via              VIA56SQ :       2476
	Via          VIA45BAR2_C :          1
	Via         VIA45SQ(rot) :       4573
	Via            VIA34SQ_C :       7816
	Via       VIA34SQ_C(rot) :          2
	Via          VIA34BAR1_C :         19
	Via              VIA34SQ :        385
	Via         VIA34SQ(rot) :        775
	Via          VIA3_34SQ_C :       1366
	Via       VIA3_34SQ(rot) :        610
	Via            VIA23SQ_C :         23
	Via       VIA23SQ_C(rot) :      27695
	Via          VIA23BAR1_C :          1
	Via              VIA23SQ :          8
	Via         VIA23SQ(rot) :          9
	Via       VIA23BAR1(rot) :          1
	Via       VIA23BAR2(rot) :          1
	Via     VIA2_33SQ_C(rot) :       1995
	Via     VIA23_3SQ_C(rot) :       8592
	Via   VIA2_33_3SQ_C(rot) :       2379
	Via            VIA12SQ_C :      18937
	Via       VIA12SQ_C(rot) :        972
	Via          VIA12BAR1_C :        356
	Via     VIA12BAR1_C(rot) :        136
	Via          VIA12BAR2_C :          4
	Via     VIA12BAR2_C(rot) :         17
	Via            VIA12LG_C :          7
	Via       VIA12LG_C(rot) :         37
	Via              VIA12SQ :         27
	Via         VIA12SQ(rot) :       1743
	Via            VIA12BAR2 :          2
	Via       VIA12BAR2(rot) :         18
	Via          VIA1_32SQ_C :       1936
	Via     VIA1_32SQ_C(rot) :         98
	Via          VIA12_3SQ_C :       7765
	Via        VIA1_32_3SQ_C :       1057

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 93846 vias)
 
    Layer VIA1       =  0.00% (0      / 33112   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33112   vias)
    Layer VIA2       =  0.00% (0      / 40704   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40704   vias)
    Layer VIA3       =  0.00% (0      / 10973   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10973   vias)
    Layer VIA4       =  0.00% (0      / 4574    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4574    vias)
    Layer VIA5       =  0.00% (0      / 2953    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2953    vias)
    Layer VIA6       =  0.00% (0      / 1191    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1191    vias)
    Layer VIA7       =  0.00% (0      / 339     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (339     vias)
 
  Total double via conversion rate    =  0.00% (0 / 93846 vias)
 
    Layer VIA1       =  0.00% (0      / 33112   vias)
    Layer VIA2       =  0.00% (0      / 40704   vias)
    Layer VIA3       =  0.00% (0      / 10973   vias)
    Layer VIA4       =  0.00% (0      / 4574    vias)
    Layer VIA5       =  0.00% (0      / 2953    vias)
    Layer VIA6       =  0.00% (0      / 1191    vias)
    Layer VIA7       =  0.00% (0      / 339     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 93846 vias)
 
    Layer VIA1       =  0.00% (0      / 33112   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33112   vias)
    Layer VIA2       =  0.00% (0      / 40704   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40704   vias)
    Layer VIA3       =  0.00% (0      / 10973   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10973   vias)
    Layer VIA4       =  0.00% (0      / 4574    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4574    vias)
    Layer VIA5       =  0.00% (0      / 2953    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2953    vias)
    Layer VIA6       =  0.00% (0      / 1191    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1191    vias)
    Layer VIA7       =  0.00% (0      / 339     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (339     vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 allow_pin_connection
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 4:51:52 
[Dr init] Elapsed cpu  time: sys=0:09:40 usr=3:16:13 total=3:25:53
[Dr init] Stage (MB): Used   23  Alloctr   25  Proc    0 
[Dr init] Total (MB): Used  140  Alloctr  143  Proc 9982 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	13995
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  141  Alloctr  143  Proc 9982 
[DR] Elapsed real time: 4:51:52 
[DR] Elapsed cpu  time: sys=0:09:40 usr=3:16:13 total=3:25:53
[DR] Stage (MB): Used    4  Alloctr    5  Proc    0 
[DR] Total (MB): Used  121  Alloctr  123  Proc 9982 
[DR: Done] Elapsed real time: 4:51:52 
[DR: Done] Elapsed cpu  time: sys=0:09:40 usr=3:16:13 total=3:25:53
[DR: Done] Stage (MB): Used    4  Alloctr    5  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  123  Proc 9982 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = eco_net_5
Net 2 = eco_net_13
Net 3 = eco_net_14
Net 4 = eco_net_34
Net 5 = eco_net_42
Net 6 = eco_net_43
Net 7 = eco_net_45
Net 8 = eco_net_46
Net 9 = ram_rdata[7]
Net 10 = ram_rdata[3]
Net 11 = optlc_net_79
Net 12 = eco_net_88
Net 13 = eco_net_91
Net 14 = eco_net_95
Net 15 = gpio_in[10]
Net 16 = eco_net_112
Net 17 = eco_net_129
Net 18 = eco_net_130
Net 19 = eco_net_133
Net 20 = eco_net_139
Net 21 = eco_net_145
Net 22 = eco_net_147
Net 23 = eco_net_149
Net 24 = eco_net_150
Net 25 = eco_net_153
Net 26 = eco_net_154
Net 27 = eco_net_173
Net 28 = eco_net_174
Net 29 = eco_net_178
Net 30 = eco_net_180
Net 31 = eco_net_192
Net 32 = eco_net_194
Net 33 = eco_net_196
Net 34 = eco_net_202
Net 35 = eco_net_207
Net 36 = eco_net_212
Net 37 = eco_net_263
Net 38 = mem_valid
Net 39 = mem_ready
Net 40 = iomem_ready
Net 41 = spimem_ready
Net 42 = ram_ready
Net 43 = simpleuart_reg_dat_wait
Net 44 = n_0_net_
Net 45 = n_1_net__2_
Net 46 = n_2_net__3_
Net 47 = n_2_net__2_
Net 48 = n_2_net__1_
Net 49 = n_2_net__0_
Net 50 = n_3_net__0_
Net 51 = n_4_net_
Net 52 = net8376
Net 53 = net8538
Net 54 = n23
Net 55 = n25
Net 56 = n27
Net 57 = n32
Net 58 = n34
Net 59 = n38
Net 60 = n40
Net 61 = n42
Net 62 = n44
Net 63 = n46
Net 64 = n48
Net 65 = n50
Net 66 = n52
Net 67 = n56
Net 68 = n60
Net 69 = n62
Net 70 = n72
Net 71 = n74
Net 72 = n76
Net 73 = n78
Net 74 = n80
Net 75 = n82
Net 76 = n84
Net 77 = n88
Net 78 = n90
Net 79 = n92
Net 80 = n94
Net 81 = n96
Net 82 = n100
Net 83 = n102
Net 84 = n104
Net 85 = n106
Net 86 = n108
Net 87 = n112
Net 88 = n114
Net 89 = n116
Net 90 = n118
Net 91 = n124
Net 92 = n128
Net 93 = n130
Net 94 = n132
Net 95 = n134
Net 96 = n136
Net 97 = n138
Net 98 = n140
Net 99 = n142
Net 100 = n144
.... and 5693 other nets
Total number of changed nets = 5793 (out of 10867)

[DR: Done] Elapsed real time: 4:51:52 
[DR: Done] Elapsed cpu  time: sys=0:09:40 usr=3:16:13 total=3:25:53
[DR: Done] Stage (MB): Used    4  Alloctr    5  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  123  Proc 9982 
[ECO: DR] Elapsed real time: 4:51:59 
[ECO: DR] Elapsed cpu  time: sys=0:09:40 usr=3:16:18 total=3:25:58
[ECO: DR] Stage (MB): Used  117  Alloctr  119  Proc    0 
[ECO: DR] Total (MB): Used  120  Alloctr  123  Proc 9982 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 13995 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	13995
	Diff net spacing : 4304
	Diff net via-cut spacing : 590
	Edge-line via spacing : 1
	End of line enclosure : 1815
	Less than minimum area : 43
	Less than minimum width : 11
	Off-grid : 413
	Same net spacing : 25
	Same net via-cut spacing : 76
	Short : 6717



Total Wire Length =                    172379 micron
Total Number of Contacts =             93846
Total Number of Wires =                116170
Total Number of PtConns =              18927
Total Number of Routed Wires =       116170
Total Routed Wire Length =           160281 micron
Total Number of Routed Contacts =       93846
	Layer                 M1 :        384 micron
	Layer                 M2 :      33225 micron
	Layer                 M3 :      60671 micron
	Layer                 M4 :      27086 micron
	Layer                 M5 :      17884 micron
	Layer                 M6 :      18409 micron
	Layer                 M7 :      10361 micron
	Layer                 M8 :       4359 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA78SQ_C :        304
	Via       VIA78SQ_C(rot) :          4
	Via              VIA78SQ :         13
	Via         VIA78SQ(rot) :         18
	Via            VIA67SQ_C :         26
	Via       VIA67SQ_C(rot) :       1038
	Via              VIA67SQ :         93
	Via         VIA67SQ(rot) :         34
	Via            VIA56SQ_C :        237
	Via       VIA56SQ_C(rot) :        240
	Via              VIA56SQ :       2476
	Via          VIA45BAR2_C :          1
	Via         VIA45SQ(rot) :       4573
	Via            VIA34SQ_C :       7816
	Via       VIA34SQ_C(rot) :          2
	Via          VIA34BAR1_C :         19
	Via              VIA34SQ :        385
	Via         VIA34SQ(rot) :        775
	Via          VIA3_34SQ_C :       1366
	Via       VIA3_34SQ(rot) :        610
	Via            VIA23SQ_C :         23
	Via       VIA23SQ_C(rot) :      27695
	Via          VIA23BAR1_C :          1
	Via              VIA23SQ :          8
	Via         VIA23SQ(rot) :          9
	Via       VIA23BAR1(rot) :          1
	Via       VIA23BAR2(rot) :          1
	Via     VIA2_33SQ_C(rot) :       1995
	Via     VIA23_3SQ_C(rot) :       8592
	Via   VIA2_33_3SQ_C(rot) :       2379
	Via            VIA12SQ_C :      18937
	Via       VIA12SQ_C(rot) :        972
	Via          VIA12BAR1_C :        356
	Via     VIA12BAR1_C(rot) :        136
	Via          VIA12BAR2_C :          4
	Via     VIA12BAR2_C(rot) :         17
	Via            VIA12LG_C :          7
	Via       VIA12LG_C(rot) :         37
	Via              VIA12SQ :         27
	Via         VIA12SQ(rot) :       1743
	Via            VIA12BAR2 :          2
	Via       VIA12BAR2(rot) :         18
	Via          VIA1_32SQ_C :       1936
	Via     VIA1_32SQ_C(rot) :         98
	Via          VIA12_3SQ_C :       7765
	Via        VIA1_32_3SQ_C :       1057

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 93846 vias)
 
    Layer VIA1       =  0.00% (0      / 33112   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33112   vias)
    Layer VIA2       =  0.00% (0      / 40704   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40704   vias)
    Layer VIA3       =  0.00% (0      / 10973   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10973   vias)
    Layer VIA4       =  0.00% (0      / 4574    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4574    vias)
    Layer VIA5       =  0.00% (0      / 2953    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2953    vias)
    Layer VIA6       =  0.00% (0      / 1191    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1191    vias)
    Layer VIA7       =  0.00% (0      / 339     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (339     vias)
 
  Total double via conversion rate    =  0.00% (0 / 93846 vias)
 
    Layer VIA1       =  0.00% (0      / 33112   vias)
    Layer VIA2       =  0.00% (0      / 40704   vias)
    Layer VIA3       =  0.00% (0      / 10973   vias)
    Layer VIA4       =  0.00% (0      / 4574    vias)
    Layer VIA5       =  0.00% (0      / 2953    vias)
    Layer VIA6       =  0.00% (0      / 1191    vias)
    Layer VIA7       =  0.00% (0      / 339     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 93846 vias)
 
    Layer VIA1       =  0.00% (0      / 33112   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33112   vias)
    Layer VIA2       =  0.00% (0      / 40704   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40704   vias)
    Layer VIA3       =  0.00% (0      / 10973   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10973   vias)
    Layer VIA4       =  0.00% (0      / 4574    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4574    vias)
    Layer VIA5       =  0.00% (0      / 2953    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2953    vias)
    Layer VIA6       =  0.00% (0      / 1191    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1191    vias)
    Layer VIA7       =  0.00% (0      / 339     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (339     vias)
 

Total number of nets = 10867
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 13995
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    172379 micron
Total Number of Contacts =             93846
Total Number of Wires =                116170
Total Number of PtConns =              18927
Total Number of Routed Wires =       116170
Total Routed Wire Length =           160281 micron
Total Number of Routed Contacts =       93846
	Layer                 M1 :        384 micron
	Layer                 M2 :      33225 micron
	Layer                 M3 :      60671 micron
	Layer                 M4 :      27086 micron
	Layer                 M5 :      17884 micron
	Layer                 M6 :      18409 micron
	Layer                 M7 :      10361 micron
	Layer                 M8 :       4359 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA78SQ_C :        304
	Via       VIA78SQ_C(rot) :          4
	Via              VIA78SQ :         13
	Via         VIA78SQ(rot) :         18
	Via            VIA67SQ_C :         26
	Via       VIA67SQ_C(rot) :       1038
	Via              VIA67SQ :         93
	Via         VIA67SQ(rot) :         34
	Via            VIA56SQ_C :        237
	Via       VIA56SQ_C(rot) :        240
	Via              VIA56SQ :       2476
	Via          VIA45BAR2_C :          1
	Via         VIA45SQ(rot) :       4573
	Via            VIA34SQ_C :       7816
	Via       VIA34SQ_C(rot) :          2
	Via          VIA34BAR1_C :         19
	Via              VIA34SQ :        385
	Via         VIA34SQ(rot) :        775
	Via          VIA3_34SQ_C :       1366
	Via       VIA3_34SQ(rot) :        610
	Via            VIA23SQ_C :         23
	Via       VIA23SQ_C(rot) :      27695
	Via          VIA23BAR1_C :          1
	Via              VIA23SQ :          8
	Via         VIA23SQ(rot) :          9
	Via       VIA23BAR1(rot) :          1
	Via       VIA23BAR2(rot) :          1
	Via     VIA2_33SQ_C(rot) :       1995
	Via     VIA23_3SQ_C(rot) :       8592
	Via   VIA2_33_3SQ_C(rot) :       2379
	Via            VIA12SQ_C :      18937
	Via       VIA12SQ_C(rot) :        972
	Via          VIA12BAR1_C :        356
	Via     VIA12BAR1_C(rot) :        136
	Via          VIA12BAR2_C :          4
	Via     VIA12BAR2_C(rot) :         17
	Via            VIA12LG_C :          7
	Via       VIA12LG_C(rot) :         37
	Via              VIA12SQ :         27
	Via         VIA12SQ(rot) :       1743
	Via            VIA12BAR2 :          2
	Via       VIA12BAR2(rot) :         18
	Via          VIA1_32SQ_C :       1936
	Via     VIA1_32SQ_C(rot) :         98
	Via          VIA12_3SQ_C :       7765
	Via        VIA1_32_3SQ_C :       1057

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 93846 vias)
 
    Layer VIA1       =  0.00% (0      / 33112   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33112   vias)
    Layer VIA2       =  0.00% (0      / 40704   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40704   vias)
    Layer VIA3       =  0.00% (0      / 10973   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10973   vias)
    Layer VIA4       =  0.00% (0      / 4574    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4574    vias)
    Layer VIA5       =  0.00% (0      / 2953    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2953    vias)
    Layer VIA6       =  0.00% (0      / 1191    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1191    vias)
    Layer VIA7       =  0.00% (0      / 339     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (339     vias)
 
  Total double via conversion rate    =  0.00% (0 / 93846 vias)
 
    Layer VIA1       =  0.00% (0      / 33112   vias)
    Layer VIA2       =  0.00% (0      / 40704   vias)
    Layer VIA3       =  0.00% (0      / 10973   vias)
    Layer VIA4       =  0.00% (0      / 4574    vias)
    Layer VIA5       =  0.00% (0      / 2953    vias)
    Layer VIA6       =  0.00% (0      / 1191    vias)
    Layer VIA7       =  0.00% (0      / 339     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 93846 vias)
 
    Layer VIA1       =  0.00% (0      / 33112   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (33112   vias)
    Layer VIA2       =  0.00% (0      / 40704   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40704   vias)
    Layer VIA3       =  0.00% (0      / 10973   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10973   vias)
    Layer VIA4       =  0.00% (0      / 4574    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4574    vias)
    Layer VIA5       =  0.00% (0      / 2953    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2953    vias)
    Layer VIA6       =  0.00% (0      / 1191    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1191    vias)
    Layer VIA7       =  0.00% (0      / 339     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (339     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
...updated 5793 nets
[ECO: End] Elapsed real time: 4:52:01 
[ECO: End] Elapsed cpu  time: sys=0:09:40 usr=3:16:20 total=3:26:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9982 
icc2_shell> save_blobk
Error: unknown command 'save_blobk' (CMD-005)
icc2_shell> save_block
Information: Saving block 'raven_soc.dlib:routing.design'
1
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
1
icc2_shell> close_blocks  -f
Closing block 'raven_soc.dlib:routing.design'
Information: The net parasitics of block raven_soc are cleared. (TIM-123)
1
icc2_shell> stop_gui
To restart the GUI, type 'gui_start'.
icc2_shell> Error: ambiguous command 'v' matched 5 commands:
      	(vclp_stop, vclp_zoom_highlight, verify_via_ladders ...) (CMD-006)
icc2_shell> Maximum memory usage for this session: 1650.82 MB
Maximum memory usage for this session including child processes: 1650.82 MB
CPU usage for this session:  15742 seconds (  4.37 hours)
Elapsed time for this session:  68230 seconds ( 18.95 hours)
Thank you for using IC Compiler II.
