# Benchmark "system" written by ABC on Wed Aug 27 09:20:54 2025 


.model system 


.inputs boot_idata~19 boot_idata~16 boot_iaddr~0 boot_iaddr~1 clk resetn boot_daddr~5 boot_daddr~6 boot_iaddr~19 boot_daddr~7 \
 boot_iaddr~15 boot_ddata~2 boot_daddr~8 boot_daddr~9 boot_daddr~10 boot_daddr~11 boot_daddr~12 boot_daddr~18 boot_iaddr~17 \
 boot_daddr~22 boot_daddr~23 boot_daddr~1 boot_daddr~26 boot_daddr~2 boot_daddr~27 boot_iaddr~18 boot_iaddr~12 boot_ddata~0 \
 boot_daddr~3 boot_ddata~1 boot_idata~12 boot_daddr~4 boot_iwe boot_idata~31 boot_idata~30 boot_idata~29 boot_iaddr~8 \
 boot_idata~28 boot_iaddr~14 boot_idata~11 boot_idata~27 boot_idata~26 boot_iaddr~7 boot_iaddr~6 boot_idata~25 boot_iaddr~9 \
 boot_idata~10 boot_iaddr~11 boot_daddr~17 boot_iaddr~2 boot_daddr~15 boot_daddr~16 boot_daddr~20 boot_daddr~19 boot_idata~24 \
 boot_iaddr~16 boot_iaddr~13 boot_daddr~31 boot_daddr~13 boot_daddr~14 boot_iaddr~10 boot_ddata~3 boot_ddata~13 boot_daddr~0 \
 boot_daddr~21 boot_ddata~8 boot_ddata~10 boot_ddata~9 boot_idata~17 boot_ddata~4 boot_ddata~5 boot_ddata~6 boot_ddata~7 \
 boot_daddr~30 boot_daddr~28 boot_daddr~29 boot_idata~23 boot_idata~22 boot_idata~21 boot_iaddr~5 boot_iaddr~4 boot_ddata~12 \
 boot_ddata~11 boot_idata~13 boot_daddr~25 boot_daddr~24 boot_idata~20 boot_iaddr~3 boot_idata~18 boot_ddata~14 boot_iaddr~20 \
 boot_iaddr~21 boot_ddata~15 boot_ddata~16 boot_ddata~17 boot_ddata~18 boot_ddata~19 boot_ddata~20 boot_ddata~21 boot_ddata~22 \
 boot_ddata~23 boot_ddata~24 boot_ddata~25 boot_ddata~26 boot_ddata~27 boot_ddata~28 boot_ddata~29 boot_ddata~30 boot_ddata~31 \
 boot_dwe boot_idata~14 boot_iaddr~22 boot_iaddr~23 boot_iaddr~24 boot_iaddr~25 boot_iaddr~26 boot_iaddr~27 boot_idata~15 \
 boot_iaddr~28 boot_iaddr~29 boot_iaddr~30 boot_iaddr~31 boot_idata~0 boot_idata~1 boot_idata~2 boot_idata~3 boot_idata~4 \
 boot_idata~5 boot_idata~6 boot_idata~7 boot_idata~8 boot_idata~9 


.outputs nop7_q~31 nop7_q~30 nop7_q~21 nop7_q~20 nop7_q~29 nop7_q~19 nop7_q~18 nop7_q~28 nop7_q~17 nop7_q~16 nop7_q~27 \
 nop7_q~15 nop7_q~26 nop7_q~14 nop7_q~25 nop7_q~13 nop7_q~12 nop7_q~24 nop7_q~11 nop7_q~23 nop7_q~10 nop7_q~9 nop7_q~22 \
 nop7_q~8 nop7_q~7 nop7_q~6 nop7_q~0 nop7_q~1 nop7_q~2 nop7_q~3 nop7_q~4 nop7_q~5 



.latch n654 $sdffe~489^Q~0 re clk 0 


.latch n659 $sdffe~488^Q~0 re clk 0 


.latch n664 $dffe~10^Q~0 re clk 0 


.latch n669 $dff~84^Q~1 re clk 0 


.latch n674 $dff~84^Q~2 re clk 0 


.latch n679 $dff~84^Q~3 re clk 0 


.latch n684 $dff~84^Q~4 re clk 0 


.latch n689 $dff~84^Q~5 re clk 0 


.latch n694 $dff~84^Q~6 re clk 0 


.latch n699 $sdff~432^Q~0 re clk 0 


.latch n704 $dffe~3^Q~0 re clk 0 


.latch li011 lo011 re clk 0 


.latch n714 $sdffe~483^Q~20 re clk 0 


.latch n719 $sdffe~483^Q~21 re clk 0 


.latch n724 $sdffe~483^Q~22 re clk 0 


.latch n729 $sdffe~483^Q~23 re clk 0 


.latch n734 $sdffe~483^Q~24 re clk 0 


.latch n739 $sdffe~483^Q~25 re clk 0 


.latch n744 $auto$simplemap.cc:248:simplemap_eqne$3403[0] re clk 0 


.latch n749 $auto$simplemap.cc:248:simplemap_eqne$4611[1] re clk 0 


.latch n754 $dffe~8^Q~0 re clk 0 


.latch n759 $auto$simplemap.cc:248:simplemap_eqne$3524[1] re clk 0 


.latch n764 $dffe~8^Q~3 re clk 0 


.latch li023 lo023 re clk 0 


.latch li024 lo024 re clk 0 


.latch li025 lo025 re clk 0 


.latch li026 lo026 re clk 0 


.latch li027 lo027 re clk 0 


.latch n794 $dff~499^Q~0 re clk 0 


.latch n799 $sdff~479^Q~0 re clk 0 


.latch n804 $dff~82^Q~0 re clk 0 


.latch n809 $dff~82^Q~1 re clk 0 


.latch n814 $dff~80^Q~1 re clk 0 


.latch n819 $dff~80^Q~2 re clk 0 


.latch n824 $dffe~7^Q~0 re clk 0 


.latch n829 $dff~83^Q~1 re clk 0 


.latch n834 $dff~83^Q~2 re clk 0 


.latch n839 $dff~83^Q~3 re clk 0 


.latch n844 $dff~83^Q~4 re clk 0 


.latch n849 $dff~83^Q~5 re clk 0 


.latch n854 $dffe~6^Q~0 re clk 0 


.latch n859 $auto$rtlil.cc:3155:NotGate$9410 re clk 0 


.latch n864 $sdffe~483^Q~17 re clk 0 


.latch n869 $sdffe~483^Q~18 re clk 0 


.latch n874 $sdffe~483^Q~19 re clk 0 


.latch n879 $dff~79^Q~1 re clk 0 


.latch n884 $dff~79^Q~2 re clk 0 


.latch n889 $dffe~9^Q~0 re clk 0 


.latch n894 $dff~81^Q~0 re clk 0 


.latch n899 $dff~81^Q~1 re clk 0 


.latch n904 $dffe~4^Q~0 re clk 0 


.latch li051 lo051 re clk 0 


.latch li052 lo052 re clk 0 


.latch li053 lo053 re clk 0 


.latch li054 lo054 re clk 0 


.latch li055 lo055 re clk 0 


.latch li056 lo056 re clk 0 


.latch li057 lo057 re clk 0 


.latch li058 lo058 re clk 0 


.latch li059 lo059 re clk 0 


.latch li060 lo060 re clk 0 


.latch li061 lo061 re clk 0 


.latch li062 lo062 re clk 0 


.latch li063 lo063 re clk 0 


.latch li064 lo064 re clk 0 


.latch li065 lo065 re clk 0 


.latch li066 lo066 re clk 0 


.latch li067 lo067 re clk 0 


.latch li068 lo068 re clk 0 


.latch li069 lo069 re clk 0 


.latch li070 lo070 re clk 0 


.latch li071 lo071 re clk 0 


.latch li072 lo072 re clk 0 


.latch li073 lo073 re clk 0 


.latch li074 lo074 re clk 0 


.latch li075 lo075 re clk 0 


.latch li076 lo076 re clk 0 


.latch li077 lo077 re clk 0 


.latch li078 lo078 re clk 0 


.latch li079 lo079 re clk 0 


.latch li080 lo080 re clk 0 


.latch li081 lo081 re clk 0 


.latch li082 lo082 re clk 0 


.latch li083 lo083 re clk 0 


.latch li084 lo084 re clk 0 


.latch li085 lo085 re clk 0 


.latch li086 lo086 re clk 0 


.latch li087 lo087 re clk 0 


.latch li088 lo088 re clk 0 


.latch li089 lo089 re clk 0 


.latch li090 lo090 re clk 0 


.latch li091 lo091 re clk 0 


.latch li092 lo092 re clk 0 


.latch li093 lo093 re clk 0 


.latch li094 lo094 re clk 0 


.latch li095 lo095 re clk 0 


.latch li096 lo096 re clk 0 


.latch li097 lo097 re clk 0 


.latch li098 lo098 re clk 0 


.latch li099 lo099 re clk 0 


.latch li100 lo100 re clk 0 


.latch li101 lo101 re clk 0 


.latch li102 lo102 re clk 0 


.latch li103 lo103 re clk 0 


.latch li104 lo104 re clk 0 


.latch li105 lo105 re clk 0 


.latch li106 lo106 re clk 0 


.latch li107 lo107 re clk 0 


.latch li108 lo108 re clk 0 


.latch li109 lo109 re clk 0 


.latch li110 lo110 re clk 0 


.latch n1209 $sdff~476^Q~0 re clk 0 


.latch n1214 $sdff~476^Q~1 re clk 0 


.latch n1219 $sdff~476^Q~2 re clk 0 


.latch n1224 $sdff~476^Q~3 re clk 0 


.latch n1229 $sdff~476^Q~4 re clk 0 


.latch n1234 $sdff~476^Q~5 re clk 0 


.latch n1239 $sdff~476^Q~6 re clk 0 


.latch n1244 $sdff~476^Q~7 re clk 0 


.latch n1249 $sdff~476^Q~8 re clk 0 


.latch n1254 $sdff~476^Q~9 re clk 0 


.latch n1259 $sdff~476^Q~10 re clk 0 


.latch n1264 $sdff~476^Q~11 re clk 0 


.latch n1269 $sdff~476^Q~12 re clk 0 


.latch n1274 $sdff~476^Q~13 re clk 0 


.latch n1279 $sdff~476^Q~14 re clk 0 


.latch n1284 $sdff~476^Q~15 re clk 0 


.latch n1289 $sdffe~487^Q~0 re clk 0 


.latch n1294 $sdffe~487^Q~1 re clk 0 


.latch n1299 $sdffe~487^Q~2 re clk 0 


.latch n1304 $sdffe~487^Q~3 re clk 0 


.latch n1309 $sdffe~487^Q~4 re clk 0 


.latch n1314 $sdffe~487^Q~5 re clk 0 


.latch n1319 $sdffe~487^Q~6 re clk 0 


.latch n1324 $sdffe~487^Q~7 re clk 0 


.latch n1329 $sdffe~487^Q~8 re clk 0 


.latch n1334 $sdffe~487^Q~9 re clk 0 


.latch n1339 $sdffe~487^Q~10 re clk 0 


.latch n1344 $sdffe~487^Q~11 re clk 0 


.latch n1349 $sdffe~487^Q~12 re clk 0 


.latch n1354 $sdffe~487^Q~13 re clk 0 


.latch n1359 $sdffe~487^Q~14 re clk 0 


.latch n1364 $sdffe~487^Q~15 re clk 0 


.latch n1369 $sdffe~487^Q~16 re clk 0 


.latch n1374 $sdffe~487^Q~17 re clk 0 


.latch n1379 $sdffe~487^Q~18 re clk 0 


.latch n1384 $sdffe~487^Q~19 re clk 0 


.latch n1389 $sdffe~487^Q~20 re clk 0 


.latch n1394 $sdffe~487^Q~21 re clk 0 


.latch n1399 $sdffe~487^Q~22 re clk 0 


.latch n1404 $sdffe~487^Q~23 re clk 0 


.latch n1409 $sdffe~487^Q~24 re clk 0 


.latch n1414 $sdffe~487^Q~25 re clk 0 


.latch n1419 $sdffe~487^Q~26 re clk 0 


.latch n1424 $sdffe~487^Q~27 re clk 0 


.latch n1429 $sdffe~487^Q~28 re clk 0 


.latch n1434 $sdffe~487^Q~29 re clk 0 


.latch n1439 $sdffe~487^Q~30 re clk 0 


.latch n1444 $sdffe~487^Q~31 re clk 0 


.latch n1449 $sdffe~12^Q~0 re clk 0 


.latch n1454 $sdffe~12^Q~1 re clk 0 


.latch n1459 $sdffe~12^Q~2 re clk 0 


.latch n1464 $sdffe~12^Q~3 re clk 0 


.latch n1469 $sdffe~12^Q~4 re clk 0 


.latch n1474 $sdffe~12^Q~5 re clk 0 


.latch n1479 $sdffe~12^Q~6 re clk 0 


.latch n1484 $sdffe~12^Q~7 re clk 0 


.latch n1489 $sdffe~13^Q~0 re clk 0 


.latch n1494 $sdffe~13^Q~1 re clk 0 


.latch n1499 $sdffe~13^Q~2 re clk 0 


.latch n1504 $sdffe~13^Q~3 re clk 0 


.latch n1509 $sdffe~13^Q~4 re clk 0 


.latch n1514 $sdffe~13^Q~5 re clk 0 


.latch n1519 $sdffe~13^Q~6 re clk 0 


.latch n1524 $sdffe~13^Q~7 re clk 0 


.latch li175 lo175 re clk 0 


.latch li176 lo176 re clk 0 


.latch li177 lo177 re clk 0 


.latch li178 lo178 re clk 0 


.latch li179 lo179 re clk 0 


.latch li180 lo180 re clk 0 


.latch li181 lo181 re clk 0 


.latch li182 lo182 re clk 0 


.latch li183 lo183 re clk 0 


.latch li184 lo184 re clk 0 


.latch li185 lo185 re clk 0 


.latch li186 lo186 re clk 0 


.latch li187 lo187 re clk 0 


.latch li188 lo188 re clk 0 


.latch li189 lo189 re clk 0 


.latch n1604 $dffe~2^Q~0 re clk 0 


.latch n1609 $sdffe~460^Q~0 re clk 0 


.latch n1614 $dffe~1^Q~0 re clk 0 


.latch n1619 $sdffce~11^Q~0 re clk 0 


.latch n1629 $auto$simplemap.cc:248:simplemap_eqne$4422[0] re clk 0 


.latch n1634 $auto$simplemap.cc:248:simplemap_eqne$4492[1] re clk 0 


.latch n1639 $auto$simplemap.cc:248:simplemap_eqne$4422[2] re clk 0 


.latch n1644 $auto$simplemap.cc:248:simplemap_eqne$4422[3] re clk 0 


.latch n1649 $auto$simplemap.cc:248:simplemap_eqne$4422[4] re clk 0 


.latch n1654 $auto$simplemap.cc:248:simplemap_eqne$4422[5] re clk 0 




.subckt adder cin=$add~482^ADD~4-0[0] b=$auto$simplemap.cc:248:simplemap_eqne$4218[0] a=$sdffe~15^Q~0 \
 sumout=$add~482^ADD~4-1[1] cout=$add~482^ADD~4-1[0] 


.subckt adder cin=$add~482^ADD~4-1[0] b=$auto$simplemap.cc:248:simplemap_eqne$4287[1] a=$sdffe~15^Q~1 \
 sumout=$add~482^ADD~4-2[1] cout=$add~482^ADD~4-2[0] 


.subckt adder cin=$add~482^ADD~4-2[0] b=$auto$simplemap.cc:248:simplemap_eqne$3720[2] a=$sdffe~15^Q~2 \
 sumout=$add~482^ADD~4-3[1] cout=$add~482^ADD~4-3[0] 


.subckt adder cin=$add~482^ADD~4-3[0] b=$auto$simplemap.cc:248:simplemap_eqne$3720[3] a=$sdffe~15^Q~3 \
 sumout=$add~482^ADD~4-4[1] cout=$add~482^ADD~4-4[0] 


.subckt adder cin=$add~482^ADD~4-4[0] b=$auto$simplemap.cc:248:simplemap_eqne$3720[4] a=$sdffe~15^Q~4 \
 sumout=$add~482^ADD~4-5[1] cout=$add~482^ADD~4-5[0] 


.subckt adder cin=$add~482^ADD~4-5[0] b=$auto$simplemap.cc:248:simplemap_eqne$4589[5] a=$sdffe~15^Q~5 \
 sumout=$add~482^ADD~4-6[1] cout=$add~482^ADD~4-6[0] 


.subckt adder cin=$add~482^ADD~4-6[0] b=$sdffe~14^Q~6 a=$sdffe~15^Q~6 sumout=$add~482^ADD~4-7[1] cout=$add~482^ADD~4-7[0] 


.subckt adder cin=$add~482^ADD~4-7[0] b=$sdffe~14^Q~7 a=$sdffe~15^Q~7 sumout=$add~482^ADD~4-8[1] cout=$add~482^ADD~4-8[0] 


.subckt adder cin=$add~482^ADD~4-8[0] b=$sdffe~14^Q~8 a=$sdffe~15^Q~8 sumout=$add~482^ADD~4-9[1] cout=$add~482^ADD~4-9[0] 


.subckt adder cin=$add~482^ADD~4-9[0] b=$sdffe~14^Q~9 a=$sdffe~15^Q~9 sumout=$add~482^ADD~4-10[1] cout=$add~482^ADD~4-10[0] 


.subckt adder cin=$add~482^ADD~4-10[0] b=$sdffe~14^Q~10 a=$sdffe~15^Q~10 sumout=$add~482^ADD~4-11[1] \
 cout=$add~482^ADD~4-11[0] 


.subckt adder cin=$add~482^ADD~4-11[0] b=$sdffe~14^Q~11 a=$sdffe~15^Q~11 sumout=$add~482^ADD~4-12[1] \
 cout=$add~482^ADD~4-12[0] 


.subckt adder cin=$add~482^ADD~4-12[0] b=$sdffe~14^Q~12 a=$sdffe~15^Q~12 sumout=$add~482^ADD~4-13[1] \
 cout=$add~482^ADD~4-13[0] 


.subckt adder cin=$add~482^ADD~4-13[0] b=$sdffe~14^Q~13 a=$sdffe~15^Q~13 sumout=$add~482^ADD~4-14[1] \
 cout=$add~482^ADD~4-14[0] 


.subckt adder cin=$add~482^ADD~4-14[0] b=$sdffe~14^Q~14 a=$sdffe~15^Q~14 sumout=$add~482^ADD~4-15[1] \
 cout=$add~482^ADD~4-15[0] 


.subckt adder cin=$add~482^ADD~4-15[0] b=$sdffe~14^Q~15 a=$sdffe~15^Q~15 sumout=$add~482^ADD~4-16[1] \
 cout=$add~482^ADD~4-16[0] 


.subckt adder cin=$add~482^ADD~4-16[0] b=gnd a=$sdffe~15^Q~16 sumout=$add~482^ADD~4-17[1] cout=$add~482^ADD~4-17[0] 


.subckt adder cin=$add~482^ADD~4-17[0] b=gnd a=$sdffe~15^Q~17 sumout=$add~482^ADD~4-18[1] cout=$add~482^ADD~4-18[0] 


.subckt adder cin=$add~482^ADD~4-18[0] b=gnd a=$sdffe~15^Q~18 sumout=$add~482^ADD~4-19[1] cout=$add~482^ADD~4-19[0] 


.subckt adder cin=$add~482^ADD~4-19[0] b=gnd a=$sdffe~15^Q~19 sumout=$add~482^ADD~4-20[1] cout=$add~482^ADD~4-20[0] 


.subckt adder cin=$add~482^ADD~4-20[0] b=gnd a=$sdffe~15^Q~20 sumout=$add~482^ADD~4-21[1] cout=$add~482^ADD~4-21[0] 


.subckt adder cin=$add~482^ADD~4-21[0] b=gnd a=$sdffe~15^Q~21 sumout=$add~482^ADD~4-22[1] cout=$add~482^ADD~4-22[0] 


.subckt adder cin=$add~482^ADD~4-22[0] b=gnd a=$sdffe~15^Q~22 sumout=$add~482^ADD~4-23[1] cout=$add~482^ADD~4-23[0] 


.subckt adder cin=$add~482^ADD~4-23[0] b=gnd a=$sdffe~15^Q~23 sumout=$add~482^ADD~4-24[1] cout=$add~482^ADD~4-24[0] 


.subckt adder cin=$add~482^ADD~4-24[0] b=gnd a=$sdffe~15^Q~24 sumout=$add~482^ADD~4-25[1] cout=$add~482^ADD~4-25[0] 


.subckt adder cin=$add~482^ADD~4-25[0] b=gnd a=$sdffe~15^Q~25 sumout=$add~482^ADD~4-26[1] cout=$add~482^ADD~4-26[0] 


.subckt adder cin=$add~482^ADD~4-26[0] b=gnd a=$sdffe~15^Q~26 sumout=$add~482^ADD~4-27[1] cout=$add~482^ADD~4-27[0] 


.subckt adder cin=$add~482^ADD~4-27[0] b=gnd a=$sdffe~15^Q~27 sumout=$add~482^ADD~4-28[1] cout=$add~482^ADD~4-28[0] 


.subckt adder cin=$add~482^ADD~4-28[0] b=gnd a=$sdffe~15^Q~28 sumout=$add~482^ADD~4-29[1] cout=$add~482^ADD~4-29[0] 


.subckt adder cin=$add~482^ADD~4-29[0] b=gnd a=$sdffe~15^Q~29 sumout=$add~482^ADD~4-30[1] cout=$add~482^ADD~4-30[0] 


.subckt adder cin=$add~446^ADD~5-0[0] b=vcc a=$dffe~447^Q~0 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[30] \
 cout=$add~446^ADD~5-1[0] 


.subckt adder cin=$add~446^ADD~5-1[0] b=unconn a=$dffe~447^Q~1 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[31] \
 cout=$add~446^ADD~5-2[0] 


.subckt adder cin=$add~446^ADD~5-2[0] b=unconn a=$dffe~447^Q~2 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[32] \
 cout=$add~446^ADD~5-3[0] 


.subckt adder cin=$add~446^ADD~5-3[0] b=unconn a=$dffe~447^Q~3 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[33] \
 cout=$add~446^ADD~5-4[0] 


.subckt adder cin=$add~446^ADD~5-4[0] b=unconn a=$dffe~447^Q~4 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[34] \
 cout=$add~446^ADD~5-5[0] 


.subckt adder cin=$add~446^ADD~5-5[0] b=unconn a=$dffe~447^Q~5 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[35] \
 cout=$add~446^ADD~5-6[0] 


.subckt adder cin=$add~446^ADD~5-6[0] b=unconn a=$dffe~447^Q~6 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[36] \
 cout=$add~446^ADD~5-7[0] 


.subckt adder cin=$add~446^ADD~5-7[0] b=unconn a=$dffe~447^Q~7 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[37] \
 cout=$add~446^ADD~5-8[0] 


.subckt adder cin=$add~446^ADD~5-8[0] b=unconn a=$dffe~447^Q~8 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[38] \
 cout=$add~446^ADD~5-9[0] 


.subckt adder cin=$add~446^ADD~5-9[0] b=unconn a=$dffe~447^Q~9 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[39] \
 cout=$add~446^ADD~5-10[0] 


.subckt adder cin=$add~446^ADD~5-10[0] b=unconn a=$dffe~447^Q~10 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[40] \
 cout=$add~446^ADD~5-11[0] 


.subckt adder cin=$add~446^ADD~5-11[0] b=unconn a=$dffe~447^Q~11 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[41] \
 cout=$add~446^ADD~5-12[0] 


.subckt adder cin=$add~446^ADD~5-12[0] b=unconn a=$dffe~447^Q~12 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[42] \
 cout=$add~446^ADD~5-13[0] 


.subckt adder cin=$add~446^ADD~5-13[0] b=unconn a=$dffe~447^Q~13 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[43] \
 cout=$add~446^ADD~5-14[0] 


.subckt adder cin=$add~446^ADD~5-14[0] b=unconn a=$dffe~447^Q~14 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[44] \
 cout=$add~446^ADD~5-15[0] 


.subckt adder cin=$add~446^ADD~5-15[0] b=unconn a=$dffe~447^Q~15 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[45] \
 cout=$add~446^ADD~5-16[0] 


.subckt adder cin=$add~446^ADD~5-16[0] b=unconn a=$dffe~447^Q~16 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[46] \
 cout=$add~446^ADD~5-17[0] 


.subckt adder cin=$add~446^ADD~5-17[0] b=unconn a=$dffe~447^Q~17 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[47] \
 cout=$add~446^ADD~5-18[0] 


.subckt adder cin=$add~446^ADD~5-18[0] b=unconn a=$dffe~447^Q~18 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[48] \
 cout=$add~446^ADD~5-19[0] 


.subckt adder cin=$add~446^ADD~5-19[0] b=unconn a=$dffe~447^Q~19 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[49] \
 cout=$add~446^ADD~5-20[0] 


.subckt adder cin=$add~446^ADD~5-20[0] b=unconn a=$dffe~447^Q~20 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[50] \
 cout=$add~446^ADD~5-21[0] 


.subckt adder cin=$add~446^ADD~5-21[0] b=unconn a=$dffe~447^Q~21 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[51] \
 cout=$add~446^ADD~5-22[0] 


.subckt adder cin=$add~446^ADD~5-22[0] b=unconn a=$dffe~447^Q~22 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[52] \
 cout=$add~446^ADD~5-23[0] 


.subckt adder cin=$add~446^ADD~5-23[0] b=unconn a=$dffe~447^Q~23 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[53] \
 cout=$add~446^ADD~5-24[0] 


.subckt adder cin=$add~446^ADD~5-24[0] b=unconn a=$dffe~447^Q~24 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[54] \
 cout=$add~446^ADD~5-25[0] 


.subckt adder cin=$add~446^ADD~5-25[0] b=unconn a=$dffe~447^Q~25 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[55] \
 cout=$add~446^ADD~5-26[0] 


.subckt adder cin=$add~446^ADD~5-26[0] b=unconn a=$dffe~447^Q~26 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[56] \
 cout=$add~446^ADD~5-27[0] 


.subckt adder cin=$add~446^ADD~5-27[0] b=unconn a=$dffe~447^Q~27 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[57] \
 cout=$add~446^ADD~5-28[0] 


.subckt adder cin=$add~446^ADD~5-28[0] b=unconn a=$dffe~447^Q~28 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[58] \
 cout=$add~446^ADD~5-29[0] 


.subckt adder cin=$add~446^ADD~5-29[0] b=unconn a=$dffe~447^Q~29 sumout=$auto$hard_block.cc:122:cell_hard_block$2625.B[59] \
 cout=$add~446^ADD~5-30[0] 


.subckt adder cin=gnd b=gnd a=vcc sumout=$add~482^ADD~4-0~dummy_output~0~1 cout=$add~482^ADD~4-0[0] 


.subckt adder cin=gnd b=gnd a=vcc sumout=$add~446^ADD~5-0~dummy_output~0~1 cout=$add~446^ADD~5-0[0] 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$mux~594^Y~0 data2=boot_idata~0 addr1[0]=$mux~445^Y~0 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 \
 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 \
 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn addr1[12]=unconn addr1[13]=unconn \
 addr1[14]=unconn out2=dual_port_ram^MEM~3-0^out2~1 out1=dual_port_ram^MEM~3-0^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[29] data2=boot_idata~31 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-31^out2~1 out1=dual_port_ram^MEM~3-31^out1~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~31 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-31^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~31 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-31^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[0] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-0^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[1] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-1^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[2] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-2^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[3] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-3^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[4] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-4^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[5] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-5^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[6] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-6^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[7] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-7^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[8] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-8^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[9] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-9^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[10] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-10^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[11] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-11^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[12] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-12^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[13] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-13^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[14] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-14^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[15] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-15^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[16] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-16^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[17] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-17^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[18] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-18^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[19] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-19^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[20] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-20^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[21] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-21^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[22] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-22^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[23] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-23^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[24] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-24^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[25] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-25^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[26] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-26^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[27] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-27^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[28] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-28^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[29] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-29^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[30] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-30^out~0 


.subckt single_port_ram clk=clk data=$auto$hard_block.cc:122:cell_hard_block$2657.Y[31] we=$and~420^Y~0 addr[0]=$xor~273^Y~0 \
 addr[1]=$xor~350^Y~0 addr[2]=$xor~371^Y~0 addr[3]=$xor~378^Y~0 addr[4]=$xor~385^Y~0 addr[5]=$xor~392^Y~0 addr[6]=$xor~399^Y~0 \
 addr[7]=$xor~406^Y~0 addr[8]=$xor~203^Y~0 addr[9]=gnd addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn \
 addr[14]=unconn out=single_port_ram^MEM~0-31^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~0 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-0^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~1 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-1^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~2 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-2^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~3 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-3^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~4 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-4^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~5 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-5^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~6 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-6^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~7 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-7^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~8 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-8^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~9 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-9^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~10 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-10^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~11 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-11^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~12 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-12^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~13 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-13^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~14 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-14^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~15 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-15^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~16 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-16^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~17 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-17^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~18 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-18^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~19 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-19^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~20 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-20^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~21 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-21^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~22 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-22^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~23 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-23^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~24 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-24^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~25 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-25^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~26 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-26^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~27 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-27^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~28 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-28^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~29 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-29^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~30 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~2-30^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~0 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-0^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~1 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-1^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~2 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-2^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~3 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-3^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~4 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-4^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~5 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-5^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~6 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-6^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~7 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-7^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~8 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-8^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~9 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-9^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~10 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-10^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~11 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-11^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~12 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-12^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~13 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-13^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~14 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-14^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~15 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-15^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~16 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-16^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~17 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-17^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~18 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-18^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~19 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-19^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~20 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-20^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~21 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-21^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~22 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-22^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~23 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-23^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~24 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-24^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~25 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-25^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~26 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-26^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~27 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-27^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~28 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-28^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~29 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-29^out~0 


.subckt single_port_ram clk=clk data=$mux~605^Y~30 we=$and~492^Y~0 addr[0]=$sdffe~491^Q~0 addr[1]=$sdffe~491^Q~1 \
 addr[2]=$sdffe~491^Q~2 addr[3]=$sdffe~491^Q~3 addr[4]=$sdffe~491^Q~4 addr[5]=unconn addr[6]=unconn addr[7]=unconn \
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 out=single_port_ram^MEM~1-30^out~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$mux~594^Y~1 data2=boot_idata~1 addr1[0]=$mux~445^Y~0 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 \
 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 \
 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn addr1[12]=unconn addr1[13]=unconn \
 addr1[14]=unconn out2=dual_port_ram^MEM~3-1^out2~1 out1=dual_port_ram^MEM~3-1^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[0] data2=boot_idata~2 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-2^out2~1 out1=dual_port_ram^MEM~3-2^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[1] data2=boot_idata~3 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-3^out2~1 out1=dual_port_ram^MEM~3-3^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[2] data2=boot_idata~4 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-4^out2~1 out1=dual_port_ram^MEM~3-4^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[3] data2=boot_idata~5 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-5^out2~1 out1=dual_port_ram^MEM~3-5^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[4] data2=boot_idata~6 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-6^out2~1 out1=dual_port_ram^MEM~3-6^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[5] data2=boot_idata~7 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-7^out2~1 out1=dual_port_ram^MEM~3-7^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[6] data2=boot_idata~8 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-8^out2~1 out1=dual_port_ram^MEM~3-8^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[7] data2=boot_idata~9 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-9^out2~1 out1=dual_port_ram^MEM~3-9^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[8] data2=boot_idata~10 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-10^out2~1 out1=dual_port_ram^MEM~3-10^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[9] data2=boot_idata~11 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-11^out2~1 out1=dual_port_ram^MEM~3-11^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[10] data2=boot_idata~12 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-12^out2~1 out1=dual_port_ram^MEM~3-12^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[11] data2=boot_idata~13 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-13^out2~1 out1=dual_port_ram^MEM~3-13^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[12] data2=boot_idata~14 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-14^out2~1 out1=dual_port_ram^MEM~3-14^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[13] data2=boot_idata~15 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-15^out2~1 out1=dual_port_ram^MEM~3-15^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[14] data2=boot_idata~16 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-16^out2~1 out1=dual_port_ram^MEM~3-16^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[15] data2=boot_idata~17 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-17^out2~1 out1=dual_port_ram^MEM~3-17^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[16] data2=boot_idata~18 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-18^out2~1 out1=dual_port_ram^MEM~3-18^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[17] data2=boot_idata~19 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-19^out2~1 out1=dual_port_ram^MEM~3-19^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[18] data2=boot_idata~20 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-20^out2~1 out1=dual_port_ram^MEM~3-20^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[19] data2=boot_idata~21 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-21^out2~1 out1=dual_port_ram^MEM~3-21^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[20] data2=boot_idata~22 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-22^out2~1 out1=dual_port_ram^MEM~3-22^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[21] data2=boot_idata~23 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-23^out2~1 out1=dual_port_ram^MEM~3-23^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[22] data2=boot_idata~24 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-24^out2~1 out1=dual_port_ram^MEM~3-24^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[23] data2=boot_idata~25 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-25^out2~1 out1=dual_port_ram^MEM~3-25^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[24] data2=boot_idata~26 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-26^out2~1 out1=dual_port_ram^MEM~3-26^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[25] data2=boot_idata~27 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-27^out2~1 out1=dual_port_ram^MEM~3-27^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[26] data2=boot_idata~28 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-28^out2~1 out1=dual_port_ram^MEM~3-28^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[27] data2=boot_idata~29 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-29^out2~1 out1=dual_port_ram^MEM~3-29^out1~0 


.subckt dual_port_ram clk=clk we1=gnd we2=boot_iwe addr2[0]=boot_iaddr~0 addr2[1]=boot_iaddr~1 addr2[2]=boot_iaddr~2 \
 addr2[3]=boot_iaddr~3 addr2[4]=boot_iaddr~4 addr2[5]=boot_iaddr~5 addr2[6]=boot_iaddr~6 addr2[7]=boot_iaddr~7 \
 addr2[8]=boot_iaddr~8 addr2[9]=boot_iaddr~9 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn \
 addr2[14]=unconn data1=$auto$hard_block.cc:122:cell_hard_block$2625.A[28] data2=boot_idata~30 addr1[0]=$mux~445^Y~0 \
 addr1[1]=$mux~445^Y~1 addr1[2]=$mux~445^Y~2 addr1[3]=$mux~445^Y~3 addr1[4]=$mux~445^Y~4 addr1[5]=$mux~445^Y~5 \
 addr1[6]=$mux~445^Y~6 addr1[7]=$mux~445^Y~7 addr1[8]=$mux~445^Y~8 addr1[9]=$mux~445^Y~9 addr1[10]=unconn addr1[11]=unconn \
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn out2=dual_port_ram^MEM~3-30^out2~1 out1=dual_port_ram^MEM~3-30^out1~0 


.subckt multiply b[0]=nop7_q~0 b[1]=nop7_q~1 b[2]=nop7_q~2 b[3]=nop7_q~3 b[4]=nop7_q~4 b[5]=nop7_q~5 b[6]=nop7_q~6 \
 b[7]=nop7_q~7 b[8]=nop7_q~8 b[9]=nop7_q~9 b[10]=nop7_q~10 b[11]=nop7_q~11 b[12]=nop7_q~12 b[13]=nop7_q~13 b[14]=nop7_q~14 \
 b[15]=nop7_q~15 b[16]=nop7_q~16 b[17]=nop7_q~17 b[18]=nop7_q~18 b[19]=nop7_q~19 b[20]=nop7_q~20 b[21]=nop7_q~21 \
 b[22]=nop7_q~22 b[23]=nop7_q~23 b[24]=nop7_q~24 b[25]=nop7_q~25 b[26]=nop7_q~26 b[27]=nop7_q~27 b[28]=nop7_q~28 \
 b[29]=nop7_q~29 b[30]=nop7_q~30 b[31]=nop7_q~31 b[32]=unconn b[33]=unconn b[34]=unconn b[35]=unconn a[0]=$mux~596^Y~0 \
 a[1]=$mux~596^Y~1 a[2]=$mux~596^Y~2 a[3]=$mux~596^Y~3 a[4]=$mux~596^Y~4 a[5]=$mux~596^Y~5 a[6]=$mux~596^Y~6 a[7]=$mux~596^Y~7 \
 a[8]=$mux~596^Y~8 a[9]=$mux~596^Y~9 a[10]=$mux~596^Y~10 a[11]=$mux~596^Y~11 a[12]=$mux~596^Y~12 a[13]=$mux~596^Y~13 \
 a[14]=$mux~596^Y~14 a[15]=$mux~596^Y~15 a[16]=$mux~596^Y~16 a[17]=$mux~596^Y~17 a[18]=$mux~596^Y~18 a[19]=$mux~596^Y~19 \
 a[20]=$mux~596^Y~20 a[21]=$mux~596^Y~21 a[22]=$mux~596^Y~22 a[23]=$mux~596^Y~23 a[24]=$mux~596^Y~24 a[25]=$mux~596^Y~25 \
 a[26]=$mux~596^Y~26 a[27]=$mux~596^Y~27 a[28]=$mux~596^Y~28 a[29]=$mux~596^Y~29 a[30]=$mux~596^Y~30 a[31]=$mux~596^Y~31 \
 a[32]=unconn a[33]=unconn a[34]=unconn a[35]=unconn out[0]=$mul~477[0] out[1]=$mul~477[1] out[2]=$mul~477[2] \
 out[3]=$mul~477[3] out[4]=$mul~477[4] out[5]=$mul~477[5] out[6]=$mul~477[6] out[7]=$mul~477[7] out[8]=$mul~477[8] \
 out[9]=$mul~477[9] out[10]=$mul~477[10] out[11]=$mul~477[11] out[12]=$mul~477[12] out[13]=$mul~477[13] out[14]=$mul~477[14] \
 out[15]=$mul~477[15] out[16]=$mul~477[16] out[17]=$mul~477[17] out[18]=$mul~477[18] out[19]=$mul~477[19] out[20]=$mul~477[20] \
 out[21]=$mul~477[21] out[22]=$mul~477[22] out[23]=$mul~477[23] out[24]=$mul~477[24] out[25]=$mul~477[25] out[26]=$mul~477[26] \
 out[27]=$mul~477[27] out[28]=$mul~477[28] out[29]=$mul~477[29] out[30]=$mul~477[30] out[31]=$mul~477[31] out[32]=$mul~477[32] \
 out[33]=$mul~477[33] out[34]=$mul~477[34] out[35]=$mul~477[35] out[36]=$mul~477[36] out[37]=$mul~477[37] out[38]=$mul~477[38] \
 out[39]=$mul~477[39] out[40]=$mul~477[40] out[41]=$mul~477[41] out[42]=$mul~477[42] out[43]=$mul~477[43] out[44]=$mul~477[44] \
 out[45]=$mul~477[45] out[46]=$mul~477[46] out[47]=$mul~477[47] out[48]=$mul~477[48] out[49]=$mul~477[49] out[50]=$mul~477[50] \
 out[51]=$mul~477[51] out[52]=$mul~477[52] out[53]=$mul~477[53] out[54]=$mul~477[54] out[55]=$mul~477[55] out[56]=$mul~477[56] \
 out[57]=$mul~477[57] out[58]=$mul~477[58] out[59]=$mul~477[59] out[60]=$mul~477[60] out[61]=$mul~477[61] out[62]=$mul~477[62] \
 out[63]=$mul~477[63] out[64]=$mul~477[64] out[65]=$mul~477[65] out[66]=$mul~477[66] out[67]=$mul~477[67] out[68]=$mul~477[68] \
 out[69]=$mul~477[69] out[70]=$mul~477[70] out[71]=$mul~477[71] 




.names $sdffe~487^Q~31 single_port_ram^MEM~2-31^out~0 $sdffe~489^Q~0 nop7_q~31 
-10 1 
1-1 1 


.names $sdffe~487^Q~30 single_port_ram^MEM~2-30^out~0 $sdffe~489^Q~0 nop7_q~30 
-10 1 
1-1 1 


.names $sdffe~487^Q~21 single_port_ram^MEM~2-21^out~0 $sdffe~489^Q~0 nop7_q~21 
-10 1 
1-1 1 


.names $sdffe~487^Q~20 single_port_ram^MEM~2-20^out~0 $sdffe~489^Q~0 nop7_q~20 
-10 1 
1-1 1 


.names $sdffe~487^Q~29 single_port_ram^MEM~2-29^out~0 $sdffe~489^Q~0 nop7_q~29 
-10 1 
1-1 1 


.names $sdffe~487^Q~19 single_port_ram^MEM~2-19^out~0 $sdffe~489^Q~0 nop7_q~19 
-10 1 
1-1 1 


.names $sdffe~487^Q~18 single_port_ram^MEM~2-18^out~0 $sdffe~489^Q~0 nop7_q~18 
-10 1 
1-1 1 


.names $sdffe~487^Q~28 single_port_ram^MEM~2-28^out~0 $sdffe~489^Q~0 nop7_q~28 
-10 1 
1-1 1 


.names $sdffe~487^Q~17 single_port_ram^MEM~2-17^out~0 $sdffe~489^Q~0 nop7_q~17 
-10 1 
1-1 1 


.names $sdffe~487^Q~16 single_port_ram^MEM~2-16^out~0 $sdffe~489^Q~0 nop7_q~16 
-10 1 
1-1 1 


.names $sdffe~487^Q~27 single_port_ram^MEM~2-27^out~0 $sdffe~489^Q~0 nop7_q~27 
-10 1 
1-1 1 


.names $sdffe~487^Q~15 single_port_ram^MEM~2-15^out~0 $sdffe~489^Q~0 nop7_q~15 
-10 1 
1-1 1 


.names $sdffe~487^Q~26 single_port_ram^MEM~2-26^out~0 $sdffe~489^Q~0 nop7_q~26 
-10 1 
1-1 1 


.names $sdffe~487^Q~14 single_port_ram^MEM~2-14^out~0 $sdffe~489^Q~0 nop7_q~14 
-10 1 
1-1 1 


.names $sdffe~487^Q~25 single_port_ram^MEM~2-25^out~0 $sdffe~489^Q~0 nop7_q~25 
-10 1 
1-1 1 


.names $sdffe~487^Q~13 single_port_ram^MEM~2-13^out~0 $sdffe~489^Q~0 nop7_q~13 
-10 1 
1-1 1 


.names $sdffe~487^Q~12 single_port_ram^MEM~2-12^out~0 $sdffe~489^Q~0 nop7_q~12 
-10 1 
1-1 1 


.names $sdffe~487^Q~24 single_port_ram^MEM~2-24^out~0 $sdffe~489^Q~0 nop7_q~24 
-10 1 
1-1 1 


.names $sdffe~487^Q~11 single_port_ram^MEM~2-11^out~0 $sdffe~489^Q~0 nop7_q~11 
-10 1 
1-1 1 


.names $sdffe~487^Q~23 single_port_ram^MEM~2-23^out~0 $sdffe~489^Q~0 nop7_q~23 
-10 1 
1-1 1 


.names $sdffe~487^Q~10 single_port_ram^MEM~2-10^out~0 $sdffe~489^Q~0 nop7_q~10 
-10 1 
1-1 1 


.names $sdffe~487^Q~9 single_port_ram^MEM~2-9^out~0 $sdffe~489^Q~0 nop7_q~9 
-10 1 
1-1 1 


.names $sdffe~487^Q~22 single_port_ram^MEM~2-22^out~0 $sdffe~489^Q~0 nop7_q~22 
-10 1 
1-1 1 


.names $sdffe~487^Q~8 single_port_ram^MEM~2-8^out~0 $sdffe~489^Q~0 nop7_q~8 
-10 1 
1-1 1 


.names $sdffe~487^Q~7 single_port_ram^MEM~2-7^out~0 $sdffe~489^Q~0 nop7_q~7 
-10 1 
1-1 1 


.names $sdffe~487^Q~6 single_port_ram^MEM~2-6^out~0 $sdffe~489^Q~0 nop7_q~6 
-10 1 
1-1 1 


.names $sdffe~487^Q~0 single_port_ram^MEM~2-0^out~0 $sdffe~489^Q~0 nop7_q~0 
-10 1 
1-1 1 


.names $sdffe~487^Q~1 single_port_ram^MEM~2-1^out~0 $sdffe~489^Q~0 nop7_q~1 
-10 1 
1-1 1 


.names $sdffe~487^Q~2 single_port_ram^MEM~2-2^out~0 $sdffe~489^Q~0 nop7_q~2 
-10 1 
1-1 1 


.names $sdffe~487^Q~3 single_port_ram^MEM~2-3^out~0 $sdffe~489^Q~0 nop7_q~3 
-10 1 
1-1 1 


.names $sdffe~487^Q~4 single_port_ram^MEM~2-4^out~0 $sdffe~489^Q~0 nop7_q~4 
-10 1 
1-1 1 


.names $sdffe~487^Q~5 single_port_ram^MEM~2-5^out~0 $sdffe~489^Q~0 nop7_q~5 
-10 1 
1-1 1 


.names new_n1492 $dff~79^Q~1 $dff~79^Q~2 $mux~594^Y~0 
000 1 


.names $sdffe~487^Q~0 single_port_ram^MEM~1-0^out~0 $sdffe~488^Q~0 new_n1492 
-00 1 
0-1 1 


.names $auto$hard_block.cc:122:cell_hard_block$2625.A[0] lo081 new_n1494_1 $mux~445^Y~0 
1-0 1 
-11 1 


.names new_n1543 $dffe~3^Q~0 new_n1495_1 $dff~83^Q~1 $dff~83^Q~4 $dffe~6^Q~0 new_n1494_1 
-----1 0 
-1010- 0 
110-0- 0 
-11-1- 0 
1110-- 0 


.names new_n1496 new_n1521 new_n1529 new_n1538 new_n1540 new_n1495_1 
11111 1 


.names nop7_q~9 nop7_q~6 new_n1520_1 new_n1519_1 new_n1509_1 new_n1497 new_n1496 
110011 1 
101011 1 
010111 1 
001111 1 


.names nop7_q~21 nop7_q~23 new_n1502 new_n1508 new_n1505_1 new_n1498 new_n1497 
-----0 0 
----0- 0 
-0-0-- 0 
1-1--- 0 


.names nop7_q~30 nop7_q~25 new_n1503 new_n1504_1 new_n1499_1 new_n1498 
11001 1 
10101 1 
01011 1 
00111 1 


.names nop7_q~22 new_n1501 nop7_q~21 new_n1502 new_n1500_1 nop7_q~20 new_n1499_1 
----00 0 
----11 0 
--00-- 0 
11---- 0 


.names $sdffe~487^Q~20 single_port_ram^MEM~1-20^out~0 $sdffe~488^Q~0 new_n1500_1 
-00 1 
0-1 1 


.names $sdffe~487^Q~22 single_port_ram^MEM~1-22^out~0 $sdffe~488^Q~0 new_n1501 
-00 1 
0-1 1 


.names $sdffe~487^Q~21 single_port_ram^MEM~1-21^out~0 $sdffe~488^Q~0 new_n1502 
-00 1 
0-1 1 


.names $sdffe~487^Q~25 single_port_ram^MEM~1-25^out~0 $sdffe~488^Q~0 new_n1503 
-00 1 
0-1 1 


.names $sdffe~487^Q~30 single_port_ram^MEM~1-30^out~0 $sdffe~488^Q~0 new_n1504_1 
-00 1 
0-1 1 


.names nop7_q~10 new_n1507 nop7_q~16 new_n1506 new_n1505_1 
--00 0 
00-- 0 


.names $sdffe~487^Q~16 single_port_ram^MEM~1-16^out~0 $sdffe~488^Q~0 new_n1506 
-00 1 
0-1 1 


.names $sdffe~487^Q~10 single_port_ram^MEM~1-10^out~0 $sdffe~488^Q~0 new_n1507 
-00 1 
0-1 1 


.names $sdffe~487^Q~23 single_port_ram^MEM~1-23^out~0 $sdffe~488^Q~0 new_n1508 
-00 1 
0-1 1 


.names nop7_q~18 nop7_q~17 new_n1518 new_n1517 new_n1514_1 new_n1510_1 new_n1509_1 
110011 1 
101011 1 
010111 1 
001111 1 


.names nop7_q~15 new_n1511 nop7_q~2 new_n1512 nop7_q~4 new_n1513 new_n1510_1 
----00 0 
----11 0 
--00-- 0 
--11-- 0 
00---- 0 
11---- 0 


.names $sdffe~487^Q~15 single_port_ram^MEM~1-15^out~0 $sdffe~488^Q~0 new_n1511 
-00 1 
0-1 1 


.names $sdffe~487^Q~2 single_port_ram^MEM~1-2^out~0 $sdffe~488^Q~0 new_n1512 
-00 1 
0-1 1 


.names $sdffe~487^Q~4 single_port_ram^MEM~1-4^out~0 $sdffe~488^Q~0 new_n1513 
-00 1 
0-1 1 


.names nop7_q~8 new_n1516 new_n1492 nop7_q~0 new_n1515_1 nop7_q~5 new_n1514_1 
----00 0 
----11 0 
--00-- 0 
--11-- 0 
00---- 0 
11---- 0 


.names $sdffe~487^Q~5 single_port_ram^MEM~1-5^out~0 $sdffe~488^Q~0 new_n1515_1 
-00 1 
0-1 1 


.names $sdffe~487^Q~8 single_port_ram^MEM~1-8^out~0 $sdffe~488^Q~0 new_n1516 
-00 1 
0-1 1 


.names $sdffe~487^Q~18 single_port_ram^MEM~1-18^out~0 $sdffe~488^Q~0 new_n1517 
-00 1 
0-1 1 


.names $sdffe~487^Q~17 single_port_ram^MEM~1-17^out~0 $sdffe~488^Q~0 new_n1518 
-00 1 
0-1 1 


.names $sdffe~487^Q~9 single_port_ram^MEM~1-9^out~0 $sdffe~488^Q~0 new_n1519_1 
-00 1 
0-1 1 


.names $sdffe~487^Q~6 single_port_ram^MEM~1-6^out~0 $sdffe~488^Q~0 new_n1520_1 
-00 1 
0-1 1 


.names nop7_q~12 nop7_q~7 new_n1528 new_n1527 new_n1526 new_n1522 new_n1521 
110011 1 
101011 1 
010111 1 
001111 1 


.names nop7_q~31 new_n1523 nop7_q~1 new_n1524_1 nop7_q~3 new_n1525_1 new_n1522 
----00 0 
----11 0 
--00-- 0 
--11-- 0 
00---- 0 
11---- 0 


.names $sdffe~487^Q~31 single_port_ram^MEM~1-31^out~0 $sdffe~488^Q~0 new_n1523 
-00 1 
0-1 1 


.names $sdffe~487^Q~1 single_port_ram^MEM~1-1^out~0 $sdffe~488^Q~0 new_n1524_1 
-00 1 
0-1 1 


.names $sdffe~487^Q~3 single_port_ram^MEM~1-3^out~0 $sdffe~488^Q~0 new_n1525_1 
-00 1 
0-1 1 


.names new_n1501 nop7_q~22 nop7_q~16 new_n1506 new_n1526 
--11 0 
00-- 0 


.names $sdffe~487^Q~12 single_port_ram^MEM~1-12^out~0 $sdffe~488^Q~0 new_n1527 
-00 1 
0-1 1 


.names $sdffe~487^Q~7 single_port_ram^MEM~1-7^out~0 $sdffe~488^Q~0 new_n1528 
-00 1 
0-1 1 


.names nop7_q~14 nop7_q~13 new_n1537 new_n1536 new_n1533 new_n1530 new_n1529 
110011 1 
101011 1 
010111 1 
001111 1 


.names nop7_q~26 nop7_q~24 new_n1531 new_n1532 new_n1530 
0--0 0 
1--1 0 
-00- 0 
-11- 0 


.names $sdffe~487^Q~24 single_port_ram^MEM~1-24^out~0 $sdffe~488^Q~0 new_n1531 
-00 1 
0-1 1 


.names $sdffe~487^Q~26 single_port_ram^MEM~1-26^out~0 $sdffe~488^Q~0 new_n1532 
-00 1 
0-1 1 


.names nop7_q~10 new_n1507 nop7_q~28 new_n1534 nop7_q~11 new_n1535 new_n1533 
----00 0 
----11 0 
--00-- 0 
11---- 0 


.names $sdffe~487^Q~28 single_port_ram^MEM~1-28^out~0 $sdffe~488^Q~0 new_n1534 
-00 1 
0-1 1 


.names $sdffe~487^Q~11 single_port_ram^MEM~1-11^out~0 $sdffe~488^Q~0 new_n1535 
-00 1 
0-1 1 


.names $sdffe~487^Q~14 single_port_ram^MEM~1-14^out~0 $sdffe~488^Q~0 new_n1536 
-00 1 
0-1 1 


.names $sdffe~487^Q~13 single_port_ram^MEM~1-13^out~0 $sdffe~488^Q~0 new_n1537 
-00 1 
0-1 1 


.names nop7_q~23 new_n1508 nop7_q~28 new_n1534 new_n1539 nop7_q~19 new_n1538 
----00 0 
----11 0 
--11-- 0 
11---- 0 


.names $sdffe~487^Q~19 single_port_ram^MEM~1-19^out~0 $sdffe~488^Q~0 new_n1539 
-00 1 
0-1 1 


.names nop7_q~29 nop7_q~27 new_n1541 new_n1542 new_n1540 
0--0 0 
1--1 0 
-00- 0 
-11- 0 


.names $sdffe~487^Q~27 single_port_ram^MEM~1-27^out~0 $sdffe~488^Q~0 new_n1541 
-00 1 
0-1 1 


.names $sdffe~487^Q~29 single_port_ram^MEM~1-29^out~0 $sdffe~488^Q~0 new_n1542 
-00 1 
0-1 1 


.names $dff~83^Q~3 new_n1544 new_n1523 $dff~83^Q~2 $dff~83^Q~5 new_n1543 
--000 0 
--110 0 
011-0 0 
-01-1 0 


.names new_n1545 new_n1548 new_n1551 new_n1507 new_n1537 new_n1544 
11111 1 


.names new_n1546 new_n1547 new_n1541 new_n1542 new_n1531 new_n1532 new_n1545 
111111 1 


.names new_n1525_1 new_n1512 new_n1546 
11 1 


.names new_n1492 new_n1513 new_n1547 
11 1 


.names new_n1549 new_n1550 new_n1501 new_n1524_1 new_n1502 new_n1548 
11111 1 


.names new_n1516 new_n1519_1 new_n1500_1 new_n1520_1 new_n1506 new_n1518 new_n1549 
111111 1 


.names new_n1527 new_n1511 new_n1539 new_n1528 new_n1517 new_n1508 new_n1550 
111111 1 


.names new_n1515_1 new_n1534 new_n1503 new_n1536 new_n1535 new_n1504_1 new_n1551 
111111 1 


.names lo175 new_n1512 $add~482^ADD~4-1[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[0] 
-0-00 1 
1--10 1 
--1-1 1 


.names $auto$hard_block.cc:122:cell_hard_block$2625.A[1] lo082 new_n1494_1 $mux~445^Y~1 
1-0 1 
-11 1 


.names lo176 new_n1525_1 $add~482^ADD~4-2[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[1] 
-0-00 1 
1--10 1 
--1-1 1 


.names $auto$hard_block.cc:122:cell_hard_block$2625.A[2] lo083 new_n1494_1 $mux~445^Y~2 
1-0 1 
-11 1 


.names lo177 new_n1513 $add~482^ADD~4-3[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[2] 
-0-00 1 
1--10 1 
--1-1 1 


.names $auto$hard_block.cc:122:cell_hard_block$2625.A[3] lo084 new_n1494_1 $mux~445^Y~3 
1-0 1 
-11 1 


.names lo178 new_n1515_1 $add~482^ADD~4-4[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[3] 
-0-00 1 
1--10 1 
--1-1 1 


.names $auto$hard_block.cc:122:cell_hard_block$2625.A[4] lo085 new_n1494_1 $mux~445^Y~4 
1-0 1 
-11 1 


.names lo179 new_n1520_1 $add~482^ADD~4-5[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[4] 
-0-00 1 
1--10 1 
--1-1 1 


.names $auto$hard_block.cc:122:cell_hard_block$2625.A[5] lo086 new_n1494_1 $mux~445^Y~5 
1-0 1 
-11 1 


.names lo180 new_n1528 $add~482^ADD~4-6[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[5] 
-0-00 1 
1--10 1 
--1-1 1 


.names $auto$hard_block.cc:122:cell_hard_block$2625.A[6] lo087 new_n1494_1 $mux~445^Y~6 
1-0 1 
-11 1 


.names lo181 new_n1516 $add~482^ADD~4-7[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[6] 
-0-00 1 
1--10 1 
--1-1 1 


.names $auto$hard_block.cc:122:cell_hard_block$2625.A[7] lo088 new_n1494_1 $mux~445^Y~7 
1-0 1 
-11 1 


.names lo182 new_n1519_1 $add~482^ADD~4-8[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[7] 
-0-00 1 
1--10 1 
--1-1 1 


.names $auto$hard_block.cc:122:cell_hard_block$2625.A[8] lo089 new_n1494_1 $mux~445^Y~8 
1-0 1 
-11 1 


.names lo183 new_n1507 $add~482^ADD~4-9[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[8] 
-0-00 1 
1--10 1 
--1-1 1 


.names $auto$hard_block.cc:122:cell_hard_block$2625.A[9] lo090 new_n1494_1 $mux~445^Y~9 
1-0 1 
-11 1 


.names lo184 new_n1535 $add~482^ADD~4-10[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[9] 
-0-00 1 
1--10 1 
--1-1 1 


.names lo080 new_n1523 $add~482^ADD~4-30[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[29] 
-0-00 1 
1--10 1 
--1-1 1 


.names new_n1655_1 new_n1573 new_n1659 $dff~84^Q~3 $mux~605^Y~31 
-001 1 
-111 1 
1--- 1 


.names new_n1651 new_n1653 new_n1652 new_n1654_1 new_n1574 new_n1573 
---01 0 
--1-1 0 
--10- 0 
00-0- 0 
001-- 0 


.names new_n1575 new_n1646 new_n1649_1 new_n1648 new_n1650_1 new_n1647 new_n1574 
---101 1 
-00-01 1 
1---01 1 
-001-1 1 
1--1-1 1 


.names new_n1576 new_n1641 new_n1644_1 new_n1643 new_n1645_1 new_n1642 new_n1575 
---101 1 
-00-01 1 
1---01 1 
-001-1 1 
1--1-1 1 


.names new_n1577 new_n1636 new_n1639_1 new_n1638 new_n1640_1 new_n1637 new_n1576 
---101 1 
-00-01 1 
1---01 1 
-001-1 1 
1--1-1 1 


.names new_n1578 new_n1632 new_n1635_1 new_n1634_1 new_n1633 new_n1631 new_n1577 
--0011 1 
-1-011 1 
0-0-11 1 
01--11 1 
0-00-1 1 
01-0-1 1 
-10--1 1 


.names new_n1579 new_n1627 new_n1628 new_n1630_1 new_n1629_1 new_n1578 
--011 1 
1--11 1 
-00-1 1 
10--1 1 
1-01- 1 
-0-1- 1 
100-- 1 


.names new_n1580 new_n1623 new_n1624 new_n1626 new_n1625 new_n1579 
--011 1 
1--11 1 
-00-1 1 
10--1 1 
1-01- 1 
-0-1- 1 
100-- 1 


.names new_n1619_1 new_n1620_1 new_n1581 new_n1618 new_n1621 new_n1622 new_n1580 
--0011 1 
-1--11 1 
-100-1 1 
0----1 1 
0-001- 1 
01--1- 1 
0100-- 1 


.names new_n1582 new_n1614_1 new_n1615_1 new_n1616 new_n1617 new_n1612 new_n1581 
--0000 1 
-0-000 1 
0-0-00 1 
00--00 1 
0-00-0 1 
00-0-0 1 
-00--0 1 


.names new_n1608 new_n1610_1 new_n1583 new_n1607 new_n1611 new_n1609_1 new_n1582 
--0011 1 
-1--11 1 
-100-1 1 
1----1 1 
1-001- 1 
11--1- 1 
1100-- 1 


.names new_n1584 new_n1603 new_n1604_1 new_n1605_1 new_n1606 new_n1601 new_n1583 
--0000 1 
-0-000 1 
0-0-00 1 
00--00 1 
0-00-0 1 
00-0-0 1 
-00--0 1 


.names new_n1585 new_n1587 new_n1588 new_n1600 new_n1598 new_n1599 new_n1584 
----00 0 
-000-0 0 
1----0 0 
-0000- 0 
1---0- 0 


.names lo084 new_n1515_1 new_n1586 $dffe~10^Q~0 new_n1585 
-000 1 
1-01 1 


.names $dff~81^Q~0 lo180 nop7_q~5 $dff~81^Q~1 new_n1586 
--11 0 
11-- 0 


.names lo084 new_n1515_1 $dffe~10^Q~0 new_n1586 new_n1587 
-101 1 
0-11 1 


.names new_n1591 new_n1593 new_n1594 new_n1595 new_n1592 new_n1589 new_n1588 
--1110 1 
-1-110 1 
-11-10 1 
1---10 1 
1-11-0 1 
11-1-0 1 
111--0 1 


.names lo083 new_n1513 new_n1590 $dffe~10^Q~0 new_n1589 
-000 1 
1-01 1 


.names $sdffe~487^Q~4 single_port_ram^MEM~2-4^out~0 lo179 $dff~81^Q~0 $sdffe~489^Q~0 $dff~81^Q~1 new_n1590 
-1--01 0 
1---11 0 
--11-- 0 


.names $dff~81^Q~0 lo178 nop7_q~3 $dff~81^Q~1 new_n1591 
--11 0 
11-- 0 


.names lo082 new_n1525_1 $dffe~10^Q~0 new_n1592 
-10 1 
0-1 1 


.names $dff~81^Q~0 lo177 nop7_q~2 $dff~81^Q~1 new_n1593 
--11 0 
11-- 0 


.names lo081 new_n1512 $dffe~10^Q~0 new_n1594 
-10 1 
0-1 1 


.names new_n1596 new_n1492 new_n1524_1 new_n1597 $dffe~7^Q~0 $dffe~10^Q~0 new_n1595 
--0000 0 
-00-00 0 
00--00 0 
-000-0 0 
00-0-0 0 
0-0--0 0 
0--00- 0 


.names $sdffe~487^Q~1 single_port_ram^MEM~2-1^out~0 lo176 $dff~81^Q~0 $sdffe~489^Q~0 $dff~81^Q~1 new_n1596 
-1--01 0 
1---11 0 
--11-- 0 


.names $sdffe~487^Q~0 single_port_ram^MEM~2-0^out~0 lo175 $dff~81^Q~0 $sdffe~489^Q~0 $dff~81^Q~1 new_n1597 
-1--01 0 
1---11 0 
--11-- 0 


.names $dff~81^Q~0 lo181 nop7_q~6 $dff~81^Q~1 new_n1598 
--11 0 
11-- 0 


.names lo085 new_n1520_1 $dffe~10^Q~0 new_n1599 
-10 1 
0-1 1 


.names lo083 new_n1513 $dffe~10^Q~0 new_n1590 new_n1600 
-101 1 
0-11 1 


.names lo088 new_n1519_1 $dffe~10^Q~0 new_n1602 new_n1601 
-101 1 
0-11 1 


.names $dff~81^Q~0 lo184 nop7_q~9 $dff~81^Q~1 new_n1602 
--11 0 
11-- 0 


.names $dff~81^Q~0 lo183 nop7_q~8 $dff~81^Q~1 new_n1603 
--11 0 
11-- 0 


.names lo087 new_n1516 $dffe~10^Q~0 new_n1604_1 
-10 1 
0-1 1 


.names $dff~81^Q~0 lo182 nop7_q~7 $dff~81^Q~1 new_n1605_1 
--11 0 
11-- 0 


.names lo086 new_n1528 $dffe~10^Q~0 new_n1606 
-10 1 
0-1 1 


.names lo088 new_n1519_1 new_n1602 $dffe~10^Q~0 new_n1607 
-000 1 
1-01 1 


.names $dff~81^Q~0 lo186 nop7_q~11 $dff~81^Q~1 new_n1608 
--11 0 
11-- 0 


.names lo090 new_n1535 $dffe~10^Q~0 new_n1609_1 
-10 1 
0-1 1 


.names $dff~81^Q~0 lo185 nop7_q~10 $dff~81^Q~1 new_n1610_1 
--11 0 
11-- 0 


.names lo089 new_n1507 $dffe~10^Q~0 new_n1611 
-10 1 
0-1 1 


.names lo093 new_n1536 $dffe~10^Q~0 new_n1613 new_n1612 
-101 1 
0-11 1 


.names $dff~81^Q~0 lo189 nop7_q~14 $dff~81^Q~1 new_n1613 
--11 0 
11-- 0 


.names $dff~81^Q~0 lo188 nop7_q~13 $dff~81^Q~1 new_n1614_1 
--11 0 
11-- 0 


.names lo092 new_n1537 $dffe~10^Q~0 new_n1615_1 
-10 1 
0-1 1 


.names $dff~81^Q~0 lo187 nop7_q~12 $dff~81^Q~1 new_n1616 
--11 0 
11-- 0 


.names lo091 new_n1527 $dffe~10^Q~0 new_n1617 
-10 1 
0-1 1 


.names lo093 new_n1536 new_n1613 $dffe~10^Q~0 new_n1618 
-000 1 
1-01 1 


.names nop7_q~16 $dff~81^Q~1 new_n1619_1 
11 1 


.names $dff~81^Q~0 lo011 nop7_q~15 $dff~81^Q~1 new_n1620_1 
--11 0 
11-- 0 


.names lo094 new_n1511 $dffe~10^Q~0 new_n1621 
-10 1 
0-1 1 


.names lo095 new_n1506 $dffe~10^Q~0 new_n1622 
-10 1 
0-1 1 


.names nop7_q~18 $dff~81^Q~1 new_n1623 
11 1 


.names nop7_q~17 $dff~81^Q~1 new_n1624 
11 1 


.names lo096 new_n1518 $dffe~10^Q~0 new_n1625 
-10 1 
0-1 1 


.names lo097 new_n1517 $dffe~10^Q~0 new_n1626 
-10 1 
0-1 1 


.names nop7_q~20 $dff~81^Q~1 new_n1627 
11 1 


.names nop7_q~19 $dff~81^Q~1 new_n1628 
11 1 


.names lo098 new_n1539 $dffe~10^Q~0 new_n1629_1 
-10 1 
0-1 1 


.names lo099 new_n1500_1 $dffe~10^Q~0 new_n1630_1 
-10 1 
0-1 1 


.names nop7_q~23 $dff~81^Q~1 new_n1631 
11 1 


.names nop7_q~22 $dff~81^Q~1 new_n1632 
11 1 


.names nop7_q~21 $dff~81^Q~1 new_n1633 
11 1 


.names lo100 new_n1502 $dffe~10^Q~0 new_n1634_1 
-10 1 
0-1 1 


.names lo101 new_n1501 $dffe~10^Q~0 new_n1635_1 
-10 1 
0-1 1 


.names new_n1578 new_n1632 new_n1633 new_n1635_1 new_n1634_1 new_n1631 new_n1636 
--0110 1 
1--110 1 
-00-10 1 
10--10 1 
1-01-0 1 
-0-1-0 1 
100--0 1 


.names nop7_q~25 $dff~81^Q~1 new_n1637 
11 1 


.names nop7_q~24 $dff~81^Q~1 new_n1638 
11 1 


.names lo102 new_n1508 $dffe~10^Q~0 new_n1639_1 
-10 1 
0-1 1 


.names lo103 new_n1531 $dffe~10^Q~0 new_n1640_1 
-10 1 
0-1 1 


.names new_n1636 new_n1639_1 new_n1638 new_n1640_1 new_n1577 new_n1637 new_n1641 
-1-100 1 
1--100 1 
-10-00 1 
1-0-00 1 
--01-0 1 


.names nop7_q~27 $dff~81^Q~1 new_n1642 
11 1 


.names nop7_q~26 $dff~81^Q~1 new_n1643 
11 1 


.names lo104 new_n1503 $dffe~10^Q~0 new_n1644_1 
-10 1 
0-1 1 


.names lo105 new_n1532 $dffe~10^Q~0 new_n1645_1 
-10 1 
0-1 1 


.names new_n1641 new_n1644_1 new_n1643 new_n1645_1 new_n1576 new_n1642 new_n1646 
-1-100 1 
1--100 1 
-10-00 1 
1-0-00 1 
--01-0 1 


.names nop7_q~29 $dff~81^Q~1 new_n1647 
11 1 


.names nop7_q~28 $dff~81^Q~1 new_n1648 
11 1 


.names lo106 new_n1541 $dffe~10^Q~0 new_n1649_1 
-10 1 
0-1 1 


.names lo107 new_n1534 $dffe~10^Q~0 new_n1650_1 
-10 1 
0-1 1 


.names new_n1646 new_n1649_1 new_n1648 new_n1650_1 new_n1575 new_n1647 new_n1651 
-1-100 1 
1--100 1 
-10-00 1 
1-0-00 1 
--01-0 1 


.names nop7_q~30 $dff~81^Q~1 new_n1652 
11 1 


.names lo108 new_n1542 $dffe~10^Q~0 new_n1653 
-10 1 
0-1 1 


.names lo109 new_n1504_1 $dffe~10^Q~0 new_n1654_1 
-10 1 
0-1 1 


.names new_n1657 single_port_ram^MEM~0-31^out~0 new_n1656 new_n1658 new_n1655_1 
--11 1 
11-1 1 


.names nop7_q~31 $dff~81^Q~1 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1523 \
 $auto$simplemap.cc:248:simplemap_eqne$4611[1] $dff~84^Q~1 new_n1656 
--1001 1 
11-001 1 
111-01 1 
-00011 1 
0-0011 1 
110111 1 
-01111 1 
0-1111 1 


.names $dff~84^Q~1 $dff~84^Q~6 $dff~84^Q~2 new_n1657 
001 1 


.names $dff~84^Q~3 $dff~84^Q~5 new_n1658 
00 1 


.names new_n1523 lo110 nop7_q~31 $dff~81^Q~1 $dffe~10^Q~0 new_n1659 
0--00 1 
1-110 1 
0-0-0 1 
-1-01 1 
-0111 1 
-10-1 1 


.names new_n1661 $dffe~2^Q~0 $and~492^Y~0 
01 1 


.names lo023 lo024 lo025 lo026 lo027 new_n1661 
00000 1 


.names new_n1663 nop7_q~0 $auto$hard_block.cc:122:cell_hard_block$2657.Y[0] 
01 1 


.names new_n1666 new_n1665 new_n1664 new_n1663 
--0 0 
11- 0 


.names $auto$simplemap.cc:248:simplemap_eqne$3524[1] new_n1665 $dffe~8^Q~0 new_n1664 
--0 0 
01- 0 


.names new_n1492 $dffe~10^Q~0 new_n1597 $dffe~7^Q~0 new_n1524_1 new_n1596 new_n1665 
-00000 1 
00-000 1 
000-00 1 
--1110 1 
1--110 1 
1-1-10 1 
-1-1-0 1 
-11--0 1 
-01101 1 
10-101 1 
101-01 1 
--0011 1 
00-011 1 
000-11 1 
-100-1 1 


.names new_n1492 $dffe~10^Q~0 new_n1597 $dffe~7^Q~0 new_n1666 
0000 1 
-110 1 
1-10 1 
-101 1 
1-01 1 
0011 1 


.names new_n1573 new_n1659 $dffe~8^Q~3 $and~420^Y~0 
101 1 
011 1 


.names new_n1593 new_n1594 new_n1595 $xor~273^Y~0 
000 1 
110 1 
101 1 
011 1 


.names new_n1670 new_n1591 new_n1592 $xor~350^Y~0 
000 1 
110 1 
101 1 
011 1 


.names new_n1593 new_n1594 new_n1595 new_n1670 
-11 1 
1-1 1 
11- 1 


.names new_n1670 new_n1600 new_n1589 new_n1591 new_n1592 $xor~371^Y~0 
--100 1 
-1-00 1 
0-1-0 1 
01--0 1 
-0011 1 
100-1 1 
0-10- 1 
01-0- 1 
1001- 1 


.names new_n1585 new_n1587 new_n1673 $xor~378^Y~0 
000 1 
-11 1 
1-1 1 


.names new_n1588 new_n1600 new_n1673 
00 1 


.names new_n1673 new_n1587 new_n1585 new_n1598 new_n1599 $xor~385^Y~0 
--100 1 
10-00 1 
-1010 1 
0-010 1 
-1001 1 
0-001 1 
--111 1 
10-11 1 


.names new_n1584 new_n1605_1 new_n1606 $xor~392^Y~0 
000 1 
110 1 
101 1 
011 1 


.names new_n1677 new_n1603 new_n1604_1 $xor~399^Y~0 
000 1 
110 1 
101 1 
011 1 


.names new_n1584 new_n1605_1 new_n1606 new_n1677 
-11 1 
1-1 1 
11- 1 


.names new_n1677 new_n1607 new_n1601 new_n1603 new_n1604_1 $xor~406^Y~0 
--100 1 
-1-00 1 
0-1-0 1 
01--0 1 
-0011 1 
100-1 1 
0-10- 1 
01-0- 1 
1001- 1 


.names new_n1680 new_n1610_1 new_n1611 $xor~203^Y~0 
000 1 
110 1 
101 1 
011 1 


.names new_n1583 new_n1607 new_n1680 
00 1 


.names new_n1663 nop7_q~1 $auto$hard_block.cc:122:cell_hard_block$2657.Y[1] 
01 1 


.names new_n1663 nop7_q~2 $auto$hard_block.cc:122:cell_hard_block$2657.Y[2] 
01 1 


.names new_n1663 nop7_q~3 $auto$hard_block.cc:122:cell_hard_block$2657.Y[3] 
01 1 


.names new_n1663 nop7_q~4 $auto$hard_block.cc:122:cell_hard_block$2657.Y[4] 
01 1 


.names new_n1663 nop7_q~5 $auto$hard_block.cc:122:cell_hard_block$2657.Y[5] 
01 1 


.names new_n1663 nop7_q~6 $auto$hard_block.cc:122:cell_hard_block$2657.Y[6] 
01 1 


.names new_n1663 nop7_q~7 $auto$hard_block.cc:122:cell_hard_block$2657.Y[7] 
01 1 


.names new_n1689 nop7_q~0 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~8 new_n1664 \
 $auto$hard_block.cc:122:cell_hard_block$2657.Y[8] 
---10 1 
111-- 1 


.names new_n1666 new_n1665 new_n1689 
01 1 


.names new_n1689 nop7_q~1 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~9 new_n1664 \
 $auto$hard_block.cc:122:cell_hard_block$2657.Y[9] 
---10 1 
111-- 1 


.names new_n1689 nop7_q~2 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~10 new_n1664 \
 $auto$hard_block.cc:122:cell_hard_block$2657.Y[10] 
---10 1 
111-- 1 


.names new_n1689 nop7_q~3 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~11 new_n1664 \
 $auto$hard_block.cc:122:cell_hard_block$2657.Y[11] 
---10 1 
111-- 1 


.names new_n1689 nop7_q~4 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~12 new_n1664 \
 $auto$hard_block.cc:122:cell_hard_block$2657.Y[12] 
---10 1 
111-- 1 


.names new_n1689 nop7_q~5 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~13 new_n1664 \
 $auto$hard_block.cc:122:cell_hard_block$2657.Y[13] 
---10 1 
111-- 1 


.names new_n1689 nop7_q~6 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~14 new_n1664 \
 $auto$hard_block.cc:122:cell_hard_block$2657.Y[14] 
---10 1 
111-- 1 


.names new_n1689 nop7_q~7 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~15 new_n1664 \
 $auto$hard_block.cc:122:cell_hard_block$2657.Y[15] 
---10 1 
111-- 1 


.names $dffe~8^Q~0 nop7_q~16 new_n1698 nop7_q~0 $auto$hard_block.cc:122:cell_hard_block$2657.Y[16] 
--01 1 
01-- 1 


.names $dffe~8^Q~0 new_n1666 new_n1665 $auto$simplemap.cc:248:simplemap_eqne$3524[1] new_n1698 
1-00 0 
-101 0 


.names $dffe~8^Q~0 nop7_q~17 new_n1698 nop7_q~1 $auto$hard_block.cc:122:cell_hard_block$2657.Y[17] 
--01 1 
01-- 1 


.names $dffe~8^Q~0 nop7_q~18 new_n1698 nop7_q~2 $auto$hard_block.cc:122:cell_hard_block$2657.Y[18] 
--01 1 
01-- 1 


.names $dffe~8^Q~0 nop7_q~19 new_n1698 nop7_q~3 $auto$hard_block.cc:122:cell_hard_block$2657.Y[19] 
--01 1 
01-- 1 


.names $dffe~8^Q~0 nop7_q~20 new_n1698 nop7_q~4 $auto$hard_block.cc:122:cell_hard_block$2657.Y[20] 
--01 1 
01-- 1 


.names $dffe~8^Q~0 nop7_q~21 new_n1698 nop7_q~5 $auto$hard_block.cc:122:cell_hard_block$2657.Y[21] 
--01 1 
01-- 1 


.names $dffe~8^Q~0 nop7_q~22 new_n1698 nop7_q~6 $auto$hard_block.cc:122:cell_hard_block$2657.Y[22] 
--01 1 
01-- 1 


.names $dffe~8^Q~0 nop7_q~23 new_n1698 nop7_q~7 $auto$hard_block.cc:122:cell_hard_block$2657.Y[23] 
--01 1 
01-- 1 


.names new_n1709 nop7_q~8 new_n1707 $auto$hard_block.cc:122:cell_hard_block$2657.Y[24] 
--0 1 
11- 1 


.names nop7_q~0 new_n1708 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~24 $dffe~8^Q~0 new_n1707 
---10 0 
111-- 0 


.names new_n1665 new_n1666 new_n1708 
00 1 


.names new_n1665 $auto$simplemap.cc:248:simplemap_eqne$3524[1] $dffe~8^Q~0 new_n1709 
001 1 


.names new_n1709 nop7_q~9 new_n1711 $auto$hard_block.cc:122:cell_hard_block$2657.Y[25] 
--0 1 
11- 1 


.names nop7_q~1 new_n1708 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~25 $dffe~8^Q~0 new_n1711 
---10 0 
111-- 0 


.names new_n1709 nop7_q~10 new_n1713 $auto$hard_block.cc:122:cell_hard_block$2657.Y[26] 
--0 1 
11- 1 


.names nop7_q~2 new_n1708 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~26 $dffe~8^Q~0 new_n1713 
---10 0 
111-- 0 


.names new_n1709 nop7_q~11 new_n1715 $auto$hard_block.cc:122:cell_hard_block$2657.Y[27] 
--0 1 
11- 1 


.names nop7_q~3 new_n1708 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~27 $dffe~8^Q~0 new_n1715 
---10 0 
111-- 0 


.names new_n1709 nop7_q~12 new_n1717 $auto$hard_block.cc:122:cell_hard_block$2657.Y[28] 
--0 1 
11- 1 


.names nop7_q~4 new_n1708 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~28 $dffe~8^Q~0 new_n1717 
---10 0 
111-- 0 


.names new_n1709 nop7_q~13 new_n1719 $auto$hard_block.cc:122:cell_hard_block$2657.Y[29] 
--0 1 
11- 1 


.names nop7_q~5 new_n1708 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~29 $dffe~8^Q~0 new_n1719 
---10 0 
111-- 0 


.names new_n1709 nop7_q~14 new_n1721 $auto$hard_block.cc:122:cell_hard_block$2657.Y[30] 
--0 1 
11- 1 


.names nop7_q~6 new_n1708 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~30 $dffe~8^Q~0 new_n1721 
---10 0 
111-- 0 


.names new_n1709 nop7_q~15 new_n1723 $auto$hard_block.cc:122:cell_hard_block$2657.Y[31] 
--0 1 
11- 1 


.names nop7_q~7 new_n1708 $auto$simplemap.cc:248:simplemap_eqne$3524[1] nop7_q~31 $dffe~8^Q~0 new_n1723 
---10 0 
111-- 0 


.names new_n1725 new_n1735 new_n1727 new_n1734 $mux~605^Y~0 
--00 1 
01-0 1 


.names new_n1651 new_n1653 new_n1652 new_n1654_1 new_n1574 new_n1726 new_n1725 
-1-100 1 
1--100 1 
-10-00 1 
1-0-00 1 
--01-0 1 


.names lo110 new_n1523 $dffe~10^Q~0 $dff~81^Q~1 nop7_q~31 new_n1726 
-0011 1 
1-111 1 


.names $dff~84^Q~5 new_n1728 $dff~84^Q~3 new_n1727 
--1 0 
01- 0 


.names new_n1729 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1492 new_n1597 \
 $auto$simplemap.cc:248:simplemap_eqne$4611[1] $dff~84^Q~1 new_n1728 
1----0 1 
--0001 1 
-1-001 1 
-10-01 1 
-01011 1 
-00111 1 
-11111 1 


.names $sdff~476^Q~0 $sdff~476^Q~8 new_n1733 new_n1730 $dff~84^Q~6 new_n1729 
--0-0 1 
1--01 1 
-1-11 1 


.names lo181 lo184 new_n1732 new_n1731 new_n1730 
---0 0 
001- 0 


.names new_n1547 new_n1524_1 $dff~80^Q~1 new_n1546 $sdffce~11^Q~0 new_n1731 
----0 0 
1111- 0 


.names $dff~80^Q~1 $dff~80^Q~2 lo182 lo183 lo185 new_n1732 
00000 1 


.names $sdffe~13^Q~0 $sdffe~12^Q~0 single_port_ram^MEM~0-0^out~0 $dff~84^Q~4 $dff~84^Q~2 new_n1733 
0--00 1 
-0-10 1 
--0-1 1 


.names new_n1666 $dff~84^Q~3 new_n1734 
01 1 


.names lo110 new_n1523 $dff~81^Q~1 nop7_q~31 $dffe~10^Q~0 $dff~84^Q~5 new_n1735 
-0--01 1 
1---11 1 
--11-1 1 


.names new_n1737 $dff~84^Q~5 new_n1665 $dff~84^Q~3 $mux~605^Y~1 
00-0 1 
--11 1 


.names new_n1738 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1524_1 new_n1596 \
 $auto$simplemap.cc:248:simplemap_eqne$4611[1] $dff~84^Q~1 new_n1737 
0----0 0 
--0001 0 
-1-001 0 
-10-01 0 
-01011 0 
-00111 0 
-11111 0 


.names $sdff~476^Q~1 $sdff~476^Q~9 new_n1739 new_n1730 $dff~84^Q~6 new_n1738 
--1-0 1 
0--01 1 
-0-11 1 


.names $sdffe~13^Q~1 $sdffe~12^Q~1 single_port_ram^MEM~0-1^out~0 $dff~84^Q~4 $dff~84^Q~2 new_n1739 
0--00 1 
-0-10 1 
--0-1 1 


.names new_n1741 $dff~84^Q~5 $xor~273^Y~0 $dff~84^Q~3 $mux~605^Y~2 
00-0 1 
--11 1 


.names new_n1742 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1593 new_n1512 \
 $auto$simplemap.cc:248:simplemap_eqne$4611[1] $dff~84^Q~1 new_n1741 
0----0 0 
--0001 0 
-1-001 0 
-10-01 0 
-01011 0 
-00111 0 
-11111 0 


.names $sdff~476^Q~2 $sdff~476^Q~10 new_n1743 new_n1730 $dff~84^Q~6 new_n1742 
--1-0 1 
0--01 1 
-0-11 1 


.names $sdffe~13^Q~2 $sdffe~12^Q~2 single_port_ram^MEM~0-2^out~0 $dff~84^Q~4 $dff~84^Q~2 new_n1743 
0--00 1 
-0-10 1 
--0-1 1 


.names new_n1745 $dff~84^Q~5 $xor~350^Y~0 $dff~84^Q~3 $mux~605^Y~3 
00-0 1 
--11 1 


.names new_n1746 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1591 new_n1525_1 \
 $auto$simplemap.cc:248:simplemap_eqne$4611[1] $dff~84^Q~1 new_n1745 
0----0 0 
--0001 0 
-1-001 0 
-10-01 0 
-01011 0 
-00111 0 
-11111 0 


.names $sdff~476^Q~3 $sdff~476^Q~11 new_n1747 new_n1730 $dff~84^Q~6 new_n1746 
--1-0 1 
0--01 1 
-0-11 1 


.names $sdffe~13^Q~3 $sdffe~12^Q~3 single_port_ram^MEM~0-3^out~0 $dff~84^Q~4 $dff~84^Q~2 new_n1747 
0--00 1 
-0-10 1 
--0-1 1 


.names new_n1749 $dff~84^Q~5 $xor~371^Y~0 $dff~84^Q~3 $mux~605^Y~4 
00-0 1 
--11 1 


.names new_n1750 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1513 new_n1590 \
 $auto$simplemap.cc:248:simplemap_eqne$4611[1] $dff~84^Q~1 new_n1749 
1----0 0 
--0001 0 
-1-001 0 
-10-01 0 
-01011 0 
-00111 0 
-11111 0 


.names $sdff~476^Q~4 $sdff~476^Q~12 new_n1751 new_n1730 $dff~84^Q~6 new_n1750 
--0-0 1 
1--01 1 
-1-11 1 


.names $sdffe~13^Q~4 $sdffe~12^Q~4 single_port_ram^MEM~0-4^out~0 $dff~84^Q~4 $dff~84^Q~2 new_n1751 
0--00 1 
-0-10 1 
--0-1 1 


.names new_n1753 $dff~84^Q~5 $xor~378^Y~0 $dff~84^Q~3 $mux~605^Y~5 
00-0 1 
--11 1 


.names new_n1754 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1586 new_n1515_1 \
 $auto$simplemap.cc:248:simplemap_eqne$4611[1] $dff~84^Q~1 new_n1753 
0----0 0 
--0001 0 
-1-001 0 
-10-01 0 
-01011 0 
-00111 0 
-11111 0 


.names $sdff~476^Q~5 $sdff~476^Q~13 new_n1755 new_n1730 $dff~84^Q~6 new_n1754 
--1-0 1 
0--01 1 
-0-11 1 


.names $sdffe~13^Q~5 $sdffe~12^Q~5 single_port_ram^MEM~0-5^out~0 $dff~84^Q~4 $dff~84^Q~2 new_n1755 
0--00 1 
-0-10 1 
--0-1 1 


.names new_n1757 $dff~84^Q~5 $xor~385^Y~0 $dff~84^Q~3 $mux~605^Y~6 
00-0 1 
--11 1 


.names new_n1758 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1598 new_n1520_1 \
 $auto$simplemap.cc:248:simplemap_eqne$4611[1] $dff~84^Q~1 new_n1757 
0----0 0 
--0001 0 
-1-001 0 
-10-01 0 
-01011 0 
-00111 0 
-11111 0 


.names $sdff~476^Q~6 $sdff~476^Q~14 new_n1759 new_n1730 $dff~84^Q~6 new_n1758 
--1-0 1 
0--01 1 
-0-11 1 


.names $sdffe~13^Q~6 $sdffe~12^Q~6 single_port_ram^MEM~0-6^out~0 $dff~84^Q~4 $dff~84^Q~2 new_n1759 
0--00 1 
-0-10 1 
--0-1 1 


.names new_n1761 $dff~84^Q~5 $xor~392^Y~0 $dff~84^Q~3 $mux~605^Y~7 
00-0 1 
--11 1 


.names new_n1762 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1605_1 new_n1528 \
 $auto$simplemap.cc:248:simplemap_eqne$4611[1] $dff~84^Q~1 new_n1761 
0----0 0 
--0001 0 
-1-001 0 
-10-01 0 
-01011 0 
-00111 0 
-11111 0 


.names $sdff~476^Q~7 $sdff~476^Q~15 new_n1763 new_n1730 $dff~84^Q~6 new_n1762 
--1-0 1 
0--01 1 
-0-11 1 


.names $sdffe~13^Q~7 $sdffe~12^Q~7 single_port_ram^MEM~0-7^out~0 $dff~84^Q~4 $dff~84^Q~2 new_n1763 
0--00 1 
-0-10 1 
--0-1 1 


.names new_n1657 single_port_ram^MEM~0-8^out~0 new_n1765 $xor~399^Y~0 $dff~84^Q~5 $dff~84^Q~3 $mux~605^Y~8 
--1-00 1 
11--00 1 
---1-1 1 


.names $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1603 new_n1516 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1765 
-0001 1 
1-001 1 
10-01 1 
01011 1 
00111 1 
11111 1 


.names new_n1657 single_port_ram^MEM~0-9^out~0 new_n1767 $xor~406^Y~0 $dff~84^Q~5 $dff~84^Q~3 $mux~605^Y~9 
--1-00 1 
11--00 1 
---1-1 1 


.names $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1602 new_n1519_1 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1767 
-0001 1 
1-001 1 
10-01 1 
01011 1 
00111 1 
11111 1 


.names new_n1657 single_port_ram^MEM~0-10^out~0 new_n1769 $xor~203^Y~0 $dff~84^Q~5 $dff~84^Q~3 $mux~605^Y~10 
--1-00 1 
11--00 1 
---1-1 1 


.names $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1610_1 new_n1507 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1769 
-0001 1 
1-001 1 
10-01 1 
01011 1 
00111 1 
11111 1 


.names new_n1772 new_n1771 new_n1608 new_n1609_1 $dff~84^Q~3 $mux~605^Y~11 
-0001 1 
-1101 1 
-1011 1 
-0111 1 
1---- 1 


.names new_n1680 new_n1610_1 new_n1611 new_n1771 
-11 1 
1-1 1 
11- 1 


.names new_n1657 single_port_ram^MEM~0-11^out~0 new_n1773 new_n1658 new_n1772 
--11 1 
11-1 1 


.names $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1608 new_n1535 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1773 
-0001 1 
1-001 1 
10-01 1 
01011 1 
00111 1 
11111 1 


.names new_n1775 new_n1582 new_n1616 new_n1617 $dff~84^Q~3 $mux~605^Y~12 
-0001 1 
-1101 1 
-1011 1 
-0111 1 
1---- 1 


.names new_n1657 single_port_ram^MEM~0-12^out~0 new_n1776 new_n1658 new_n1775 
--11 1 
11-1 1 


.names $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1616 new_n1527 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1776 
-0001 1 
1-001 1 
10-01 1 
01011 1 
00111 1 
11111 1 


.names new_n1779 new_n1778 new_n1614_1 new_n1615_1 $dff~84^Q~3 $mux~605^Y~13 
-0001 1 
-1101 1 
-1011 1 
-0111 1 
1---- 1 


.names new_n1582 new_n1616 new_n1617 new_n1778 
-11 1 
1-1 1 
11- 1 


.names new_n1657 single_port_ram^MEM~0-13^out~0 new_n1780 new_n1658 new_n1779 
--11 1 
11-1 1 


.names $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1614_1 new_n1537 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1780 
-0001 1 
1-001 1 
10-01 1 
01011 1 
00111 1 
11111 1 


.names new_n1657 single_port_ram^MEM~0-14^out~0 new_n1783 new_n1782 new_n1658 $mux~605^Y~14 
--1-1 1 
11--1 1 
---1- 1 


.names new_n1778 new_n1618 new_n1612 new_n1614_1 new_n1615_1 $dff~84^Q~3 new_n1782 
--1001 1 
-1-001 1 
0-1-01 1 
01--01 1 
-00111 1 
100-11 1 
0-10-1 1 
01-0-1 1 
1001-1 1 


.names $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1613 new_n1536 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1783 
-0001 1 
1-001 1 
10-01 1 
01011 1 
00111 1 
11111 1 


.names new_n1786 new_n1785 new_n1620_1 new_n1621 $dff~84^Q~3 $mux~605^Y~15 
-0001 1 
-1101 1 
-1011 1 
-0111 1 
1---- 1 


.names new_n1581 new_n1618 new_n1785 
00 1 


.names new_n1657 single_port_ram^MEM~0-15^out~0 new_n1787 new_n1658 new_n1786 
--11 1 
11-1 1 


.names $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1620_1 new_n1511 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1787 
-0001 1 
1-001 1 
10-01 1 
01011 1 
00111 1 
11111 1 


.names new_n1790 new_n1789 new_n1619_1 new_n1622 $dff~84^Q~3 $mux~605^Y~16 
-1001 1 
-0101 1 
-0011 1 
-1111 1 
1---- 1 


.names new_n1785 new_n1620_1 new_n1621 new_n1789 
-11 1 
1-1 1 
11- 1 


.names new_n1657 single_port_ram^MEM~0-16^out~0 new_n1791 new_n1658 new_n1790 
--11 1 
11-1 1 


.names new_n1619_1 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1506 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1791 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1793 new_n1580 new_n1624 new_n1625 $dff~84^Q~3 $mux~605^Y~17 
-1001 1 
-0101 1 
-0011 1 
-1111 1 
1---- 1 


.names new_n1657 single_port_ram^MEM~0-17^out~0 new_n1794 new_n1658 new_n1793 
--11 1 
11-1 1 


.names new_n1624 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1518 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1794 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1797 new_n1796 new_n1623 new_n1626 $dff~84^Q~3 $mux~605^Y~18 
-1001 1 
-0101 1 
-0011 1 
-1111 1 
1---- 1 


.names new_n1580 new_n1624 new_n1625 new_n1796 
-01 1 
1-1 1 
10- 1 


.names new_n1657 single_port_ram^MEM~0-18^out~0 new_n1798 new_n1658 new_n1797 
--11 1 
11-1 1 


.names new_n1623 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1517 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1798 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1800 new_n1579 new_n1628 new_n1629_1 $dff~84^Q~3 $mux~605^Y~19 
-1001 1 
-0101 1 
-0011 1 
-1111 1 
1---- 1 


.names new_n1657 single_port_ram^MEM~0-19^out~0 new_n1801 new_n1658 new_n1800 
--11 1 
11-1 1 


.names new_n1628 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1539 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1801 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1804 new_n1803 new_n1630_1 $dff~84^Q~3 $mux~605^Y~20 
-001 1 
-111 1 
1--- 1 


.names new_n1579 new_n1629_1 new_n1628 new_n1627 new_n1803 
-010 1 
0-10 1 
00-0 1 
-101 1 
1-01 1 
11-1 1 


.names new_n1657 single_port_ram^MEM~0-20^out~0 new_n1805 new_n1658 new_n1804 
--11 1 
11-1 1 


.names new_n1627 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1500_1 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1805 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1807 new_n1578 new_n1633 new_n1634_1 $dff~84^Q~3 $mux~605^Y~21 
-1001 1 
-0101 1 
-0011 1 
-1111 1 
1---- 1 


.names new_n1657 single_port_ram^MEM~0-21^out~0 new_n1808 new_n1658 new_n1807 
--11 1 
11-1 1 


.names new_n1633 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1502 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1808 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1657 single_port_ram^MEM~0-22^out~0 new_n1811 new_n1810 new_n1658 $mux~605^Y~22 
--1-1 1 
11--1 1 
---1- 1 


.names new_n1578 new_n1633 new_n1634_1 new_n1632 new_n1635_1 $dff~84^Q~3 new_n1810 
-01001 1 
1-1001 1 
10-001 1 
-10101 1 
0-0101 1 
01-101 1 
-10011 1 
0-0011 1 
01-011 1 
-01111 1 
1-1111 1 
10-111 1 


.names new_n1632 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1501 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1811 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1813 new_n1577 new_n1636 new_n1639_1 $dff~84^Q~3 $mux~605^Y~23 
--101 1 
-1-01 1 
-0011 1 
1---- 1 


.names new_n1657 single_port_ram^MEM~0-23^out~0 new_n1814 new_n1658 new_n1813 
--11 1 
11-1 1 


.names new_n1631 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1508 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1814 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1657 single_port_ram^MEM~0-24^out~0 new_n1817 new_n1816 new_n1658 $mux~605^Y~24 
--1-1 1 
11--1 1 
---1- 1 


.names new_n1636 new_n1639_1 new_n1577 new_n1638 new_n1640_1 $dff~84^Q~3 new_n1816 
-10001 1 
1-0001 1 
--1101 1 
00-101 1 
--1011 1 
00-011 1 
-10111 1 
1-0111 1 


.names new_n1638 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1531 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1817 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1819 new_n1576 new_n1641 new_n1644_1 $dff~84^Q~3 $mux~605^Y~25 
--101 1 
-1-01 1 
-0011 1 
1---- 1 


.names new_n1657 single_port_ram^MEM~0-25^out~0 new_n1820 new_n1658 new_n1819 
--11 1 
11-1 1 


.names new_n1637 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1503 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1820 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1823 new_n1822 new_n1645_1 $dff~84^Q~3 $mux~605^Y~26 
-001 1 
-111 1 
1--- 1 


.names new_n1641 new_n1644_1 new_n1576 new_n1643 new_n1822 
--10 1 
00-0 1 
-101 1 
1-01 1 


.names new_n1657 single_port_ram^MEM~0-26^out~0 new_n1824 new_n1658 new_n1823 
--11 1 
11-1 1 


.names new_n1643 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1532 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1824 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1826 new_n1575 new_n1646 new_n1649_1 $dff~84^Q~3 $mux~605^Y~27 
--101 1 
-1-01 1 
-0011 1 
1---- 1 


.names new_n1657 single_port_ram^MEM~0-27^out~0 new_n1827 new_n1658 new_n1826 
--11 1 
11-1 1 


.names new_n1642 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1541 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1827 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1830 new_n1829 new_n1650_1 $dff~84^Q~3 $mux~605^Y~28 
-001 1 
-111 1 
1--- 1 


.names new_n1646 new_n1649_1 new_n1575 new_n1648 new_n1829 
--10 1 
00-0 1 
-101 1 
1-01 1 


.names new_n1657 single_port_ram^MEM~0-28^out~0 new_n1831 new_n1658 new_n1830 
--11 1 
11-1 1 


.names new_n1648 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1534 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1831 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1834 new_n1833 new_n1653 $dff~84^Q~3 $mux~605^Y~29 
-001 1 
-111 1 
1--- 1 


.names new_n1574 new_n1651 new_n1833 
00 1 


.names new_n1657 single_port_ram^MEM~0-29^out~0 new_n1835 new_n1658 new_n1834 
--11 1 
11-1 1 


.names new_n1647 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1542 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1835 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1838 new_n1837 new_n1654_1 $dff~84^Q~3 $mux~605^Y~30 
-001 1 
-111 1 
1--- 1 


.names new_n1651 new_n1653 new_n1574 new_n1652 new_n1837 
--10 1 
00-0 1 
-101 1 
1-01 1 


.names new_n1657 single_port_ram^MEM~0-30^out~0 new_n1839 new_n1658 new_n1838 
--11 1 
11-1 1 


.names new_n1652 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1504_1 $auto$simplemap.cc:248:simplemap_eqne$4611[1] \
 $dff~84^Q~1 new_n1839 
-1001 1 
1-001 1 
11-01 1 
00011 1 
10111 1 
01111 1 


.names new_n1524_1 $dff~79^Q~1 $dff~79^Q~2 $mux~594^Y~1 
000 1 


.names lo185 new_n1527 $add~482^ADD~4-11[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[10] 
-0-00 1 
1--10 1 
--1-1 1 


.names lo186 new_n1537 $add~482^ADD~4-12[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[11] 
-0-00 1 
1--10 1 
--1-1 1 


.names lo187 new_n1536 $add~482^ADD~4-13[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[12] 
-0-00 1 
1--10 1 
--1-1 1 


.names lo188 new_n1511 $add~482^ADD~4-14[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[13] 
-0-00 1 
1--10 1 
--1-1 1 


.names lo189 new_n1506 $add~482^ADD~4-15[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[14] 
-0-00 1 
1--10 1 
--1-1 1 


.names lo011 new_n1518 $add~482^ADD~4-16[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[15] 
-0-00 1 
1--10 1 
--1-1 1 


.names $auto$rtlil.cc:3155:NotGate$9410 new_n1517 $add~482^ADD~4-17[1] $dff~79^Q~2 $dff~79^Q~1 \
 $auto$hard_block.cc:122:cell_hard_block$2625.A[16] 
-0-00 1 
1--10 1 
--1-1 1 


.names $sdffe~483^Q~17 new_n1539 $add~482^ADD~4-18[1] $dff~79^Q~2 $dff~79^Q~1 \
 $auto$hard_block.cc:122:cell_hard_block$2625.A[17] 
-0-00 1 
1--10 1 
--1-1 1 


.names $sdffe~483^Q~18 new_n1500_1 $add~482^ADD~4-19[1] $dff~79^Q~2 $dff~79^Q~1 \
 $auto$hard_block.cc:122:cell_hard_block$2625.A[18] 
-0-00 1 
1--10 1 
--1-1 1 


.names $sdffe~483^Q~19 new_n1502 $add~482^ADD~4-20[1] $dff~79^Q~2 $dff~79^Q~1 \
 $auto$hard_block.cc:122:cell_hard_block$2625.A[19] 
-0-00 1 
1--10 1 
--1-1 1 


.names $sdffe~483^Q~20 new_n1501 $add~482^ADD~4-21[1] $dff~79^Q~2 $dff~79^Q~1 \
 $auto$hard_block.cc:122:cell_hard_block$2625.A[20] 
-0-00 1 
1--10 1 
--1-1 1 


.names $sdffe~483^Q~21 new_n1508 $add~482^ADD~4-22[1] $dff~79^Q~2 $dff~79^Q~1 \
 $auto$hard_block.cc:122:cell_hard_block$2625.A[21] 
-0-00 1 
1--10 1 
--1-1 1 


.names $sdffe~483^Q~22 new_n1531 $add~482^ADD~4-23[1] $dff~79^Q~2 $dff~79^Q~1 \
 $auto$hard_block.cc:122:cell_hard_block$2625.A[22] 
-0-00 1 
1--10 1 
--1-1 1 


.names $sdffe~483^Q~23 new_n1503 $add~482^ADD~4-24[1] $dff~79^Q~2 $dff~79^Q~1 \
 $auto$hard_block.cc:122:cell_hard_block$2625.A[23] 
-0-00 1 
1--10 1 
--1-1 1 


.names $sdffe~483^Q~24 new_n1532 $add~482^ADD~4-25[1] $dff~79^Q~2 $dff~79^Q~1 \
 $auto$hard_block.cc:122:cell_hard_block$2625.A[24] 
-0-00 1 
1--10 1 
--1-1 1 


.names $sdffe~483^Q~25 new_n1541 $add~482^ADD~4-26[1] $dff~79^Q~2 $dff~79^Q~1 \
 $auto$hard_block.cc:122:cell_hard_block$2625.A[25] 
-0-00 1 
1--10 1 
--1-1 1 


.names lo077 new_n1534 $add~482^ADD~4-27[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[26] 
-0-00 1 
1--10 1 
--1-1 1 


.names lo078 new_n1542 $add~482^ADD~4-28[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[27] 
-0-00 1 
1--10 1 
--1-1 1 


.names lo079 new_n1504_1 $add~482^ADD~4-29[1] $dff~79^Q~2 $dff~79^Q~1 $auto$hard_block.cc:122:cell_hard_block$2625.A[28] 
-0-00 1 
1--10 1 
--1-1 1 


.names new_n1597 new_n1492 $dffe~9^Q~0 $mux~596^Y~0 
0-0 1 
-01 1 


.names new_n1596 new_n1524_1 $dffe~9^Q~0 $mux~596^Y~1 
0-0 1 
-01 1 


.names new_n1512 new_n1593 $dffe~9^Q~0 $mux~596^Y~2 
-00 1 
0-1 1 


.names new_n1525_1 new_n1591 $dffe~9^Q~0 $mux~596^Y~3 
-00 1 
0-1 1 


.names new_n1590 new_n1513 $dffe~9^Q~0 $mux~596^Y~4 
0-0 1 
-01 1 


.names new_n1515_1 new_n1586 $dffe~9^Q~0 $mux~596^Y~5 
-00 1 
0-1 1 


.names new_n1520_1 new_n1598 $dffe~9^Q~0 $mux~596^Y~6 
-00 1 
0-1 1 


.names new_n1528 new_n1605_1 $dffe~9^Q~0 $mux~596^Y~7 
-00 1 
0-1 1 


.names new_n1516 new_n1603 $dffe~9^Q~0 $mux~596^Y~8 
-00 1 
0-1 1 


.names new_n1519_1 new_n1602 $dffe~9^Q~0 $mux~596^Y~9 
-00 1 
0-1 1 


.names new_n1507 new_n1610_1 $dffe~9^Q~0 $mux~596^Y~10 
-00 1 
0-1 1 


.names new_n1535 new_n1608 $dffe~9^Q~0 $mux~596^Y~11 
-00 1 
0-1 1 


.names new_n1527 new_n1616 $dffe~9^Q~0 $mux~596^Y~12 
-00 1 
0-1 1 


.names new_n1537 new_n1614_1 $dffe~9^Q~0 $mux~596^Y~13 
-00 1 
0-1 1 


.names new_n1536 new_n1613 $dffe~9^Q~0 $mux~596^Y~14 
-00 1 
0-1 1 


.names new_n1511 new_n1620_1 $dffe~9^Q~0 $mux~596^Y~15 
-00 1 
0-1 1 


.names new_n1506 new_n1619_1 $dffe~9^Q~0 $mux~596^Y~16 
-10 1 
0-1 1 


.names new_n1518 new_n1624 $dffe~9^Q~0 $mux~596^Y~17 
-10 1 
0-1 1 


.names new_n1517 new_n1623 $dffe~9^Q~0 $mux~596^Y~18 
-10 1 
0-1 1 


.names new_n1539 new_n1628 $dffe~9^Q~0 $mux~596^Y~19 
-10 1 
0-1 1 


.names new_n1500_1 new_n1627 $dffe~9^Q~0 $mux~596^Y~20 
-10 1 
0-1 1 


.names new_n1502 new_n1633 $dffe~9^Q~0 $mux~596^Y~21 
-10 1 
0-1 1 


.names new_n1501 new_n1632 $dffe~9^Q~0 $mux~596^Y~22 
-10 1 
0-1 1 


.names new_n1508 new_n1631 $dffe~9^Q~0 $mux~596^Y~23 
-10 1 
0-1 1 


.names new_n1531 new_n1638 $dffe~9^Q~0 $mux~596^Y~24 
-10 1 
0-1 1 


.names new_n1503 new_n1637 $dffe~9^Q~0 $mux~596^Y~25 
-10 1 
0-1 1 


.names new_n1532 new_n1643 $dffe~9^Q~0 $mux~596^Y~26 
-10 1 
0-1 1 


.names new_n1541 new_n1642 $dffe~9^Q~0 $mux~596^Y~27 
-10 1 
0-1 1 


.names new_n1534 new_n1648 $dffe~9^Q~0 $mux~596^Y~28 
-10 1 
0-1 1 


.names new_n1542 new_n1647 $dffe~9^Q~0 $mux~596^Y~29 
-10 1 
0-1 1 


.names new_n1504_1 new_n1652 $dffe~9^Q~0 $mux~596^Y~30 
-10 1 
0-1 1 


.names nop7_q~31 $dff~81^Q~1 new_n1523 $dffe~9^Q~0 $mux~596^Y~31 
11-0 1 
--01 1 


.names $sdffe~489^Q~0 new_n1894 n794 resetn n654 
1-01 1 
-111 1 


.names $dffe~9^Q~0 $sdff~432^Q~0 $dffe~8^Q~3 new_n1661 $sdff~479^Q~0 n794 
---00 0 
1---0 0 
-00-- 0 


.names new_n1895 dual_port_ram^MEM~3-19^out1~0 lo026 new_n1896 new_n1897 new_n1894 
00011 1 
01111 1 


.names dual_port_ram^MEM~3-17^out1~0 dual_port_ram^MEM~3-18^out1~0 dual_port_ram^MEM~3-19^out1~0 \
 dual_port_ram^MEM~3-20^out1~0 lo023 dual_port_ram^MEM~3-16^out1~0 new_n1895 
----10 1 
0000-0 1 


.names lo024 dual_port_ram^MEM~3-17^out1~0 dual_port_ram^MEM~3-18^out1~0 lo025 new_n1896 
--10 0 
--01 0 
01-- 0 


.names dual_port_ram^MEM~3-17^out1~0 lo024 lo023 dual_port_ram^MEM~3-16^out1~0 dual_port_ram^MEM~3-20^out1~0 lo027 new_n1897 
----10 0 
----01 0 
--01-- 0 
01---- 0 


.names $sdffe~488^Q~0 new_n1899 n794 resetn n659 
1-01 1 
-111 1 


.names new_n1900 dual_port_ram^MEM~3-25^out1~0 lo027 new_n1901 new_n1902 new_n1899 
00011 1 
01111 1 


.names dual_port_ram^MEM~3-22^out1~0 dual_port_ram^MEM~3-23^out1~0 dual_port_ram^MEM~3-25^out1~0 \
 dual_port_ram^MEM~3-21^out1~0 lo026 dual_port_ram^MEM~3-24^out1~0 new_n1900 
----10 1 
0000-0 1 


.names lo024 dual_port_ram^MEM~3-22^out1~0 dual_port_ram^MEM~3-21^out1~0 lo023 new_n1901 
--10 0 
--01 0 
01-- 0 


.names lo026 dual_port_ram^MEM~3-24^out1~0 dual_port_ram^MEM~3-22^out1~0 lo024 dual_port_ram^MEM~3-23^out1~0 lo025 new_n1902 
----10 0 
----01 0 
--01-- 0 
01---- 0 


.names $dffe~10^Q~0 new_n1904 new_n1982 n664 
-11 1 
10- 1 


.names new_n1910 new_n1905 new_n1909 new_n1904 
--1 0 
11- 0 


.names lo177 lo176 new_n1908 new_n1906 new_n1905 
---0 0 
011- 0 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[0] $auto$simplemap.cc:248:simplemap_eqne$4492[1] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[2] $auto$simplemap.cc:248:simplemap_eqne$4422[3] new_n1907 new_n1906 
00001 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[4] $auto$simplemap.cc:248:simplemap_eqne$4422[5] new_n1907 
00 1 


.names lo179 lo180 new_n1908 
01 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[4] $auto$simplemap.cc:248:simplemap_eqne$4422[2] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[0] $auto$simplemap.cc:248:simplemap_eqne$4492[1] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[5] $auto$simplemap.cc:248:simplemap_eqne$4422[3] new_n1909 
001-10 0 
0000-0 0 
00--01 0 
011-11 0 
00110- 0 
01-01- 0 


.names lo175 lo179 lo180 lo178 lo176 lo177 new_n1910 
-01000 0 
100111 0 


.names new_n1908 new_n1921 $dff~84^Q~1 new_n1914 new_n1922 n669 
----0 1 
--10- 1 
11--- 1 


.names new_n1916 new_n1910 new_n1915 new_n1920 new_n1919 new_n1914 
----1 0 
1111- 0 


.names lo178 new_n1908 new_n1906 new_n1915 
--0 0 
01- 0 


.names lo175 lo178 lo177 new_n1918 new_n1917 new_n1916 
----0 0 
0011- 0 


.names lo177 lo179 lo175 lo178 lo176 lo180 new_n1917 
-00000 0 
101001 0 
000111 0 


.names lo179 lo180 new_n1918 
11 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[3] $auto$simplemap.cc:248:simplemap_eqne$4492[1] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[2] $auto$simplemap.cc:248:simplemap_eqne$4422[0] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[4] $auto$simplemap.cc:248:simplemap_eqne$4422[5] new_n1919 
1---00 0 
00--01 0 
00000- 0 
01010- 0 


.names lo177 lo175 lo180 lo178 lo179 lo176 new_n1920 
---001 0 
011-01 0 


.names lo178 lo177 new_n1906 new_n1921 
011 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4492[1] $auto$simplemap.cc:248:simplemap_eqne$4422[0] new_n1907 \
 $auto$simplemap.cc:248:simplemap_eqne$4422[2] $auto$simplemap.cc:248:simplemap_eqne$4422[3] new_n1922 
-0111 0 
0-111 0 


.names new_n1914 $dff~84^Q~2 $auto$simplemap.cc:248:simplemap_eqne$4422[5] n674 
1-1 1 
01- 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[4] $auto$simplemap.cc:248:simplemap_eqne$4422[5] new_n1925 
01 1 


.names new_n1910 new_n1928 $dff~84^Q~3 new_n1914 new_n1927 new_n1906 n679 
-1---1 1 
0----1 1 
----0- 1 
--10-- 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[0] $auto$simplemap.cc:248:simplemap_eqne$4422[2] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[3] $auto$simplemap.cc:248:simplemap_eqne$4492[1] new_n1907 new_n1927 
-0101 0 
10011 0 


.names lo177 lo178 new_n1908 lo176 new_n1928 
0011 1 


.names lo176 new_n1918 new_n1921 new_n1914 $dff~84^Q~4 n684 
---01 1 
0111- 1 


.names $dff~84^Q~5 new_n1914 new_n1932 new_n1931 n689 
-100 0 
0-00 0 


.names lo177 new_n1908 lo176 new_n1906 lo178 new_n1931 
01111 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[2] $auto$simplemap.cc:248:simplemap_eqne$4492[1] new_n1907 \
 $auto$simplemap.cc:248:simplemap_eqne$4422[3] new_n1932 
0111 1 


.names new_n1914 $dff~84^Q~6 new_n1934 n694 
--0 1 
01- 1 


.names new_n1935 new_n1937 new_n1934 
00 1 


.names new_n1936 lo178 new_n1906 new_n1935 
001 1 


.names lo176 lo175 lo179 lo180 new_n1936 
-000 0 
1-00 0 


.names new_n1907 $auto$simplemap.cc:248:simplemap_eqne$4422[0] $auto$simplemap.cc:248:simplemap_eqne$4492[1] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[2] $auto$simplemap.cc:248:simplemap_eqne$4422[3] new_n1937 
11111 1 


.names $sdff~432^Q~0 $dffe~8^Q~3 resetn n699 
001 1 


.names n794 $dffe~3^Q~0 new_n1940 n704 
1-0 1 
-11 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[3] $auto$simplemap.cc:248:simplemap_eqne$4422[2] new_n1907 new_n1941 \
 new_n1940 
---1 0 
011- 0 


.names $auto$simplemap.cc:248:simplemap_eqne$4492[1] $auto$simplemap.cc:248:simplemap_eqne$4422[2] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[3] $auto$simplemap.cc:248:simplemap_eqne$4422[0] new_n1907 new_n1941 
00011 1 


.names lo011 dual_port_ram^MEM~3-15^out1~0 n794 resetn li011 
1-01 1 
-111 1 


.names $sdffe~483^Q~20 dual_port_ram^MEM~3-20^out1~0 n794 resetn n714 
1-01 1 
-111 1 


.names $sdffe~483^Q~21 dual_port_ram^MEM~3-21^out1~0 n794 resetn n719 
1-01 1 
-111 1 


.names $sdffe~483^Q~22 dual_port_ram^MEM~3-22^out1~0 n794 resetn n724 
1-01 1 
-111 1 


.names $sdffe~483^Q~23 dual_port_ram^MEM~3-23^out1~0 n794 resetn n729 
1-01 1 
-111 1 


.names $sdffe~483^Q~24 dual_port_ram^MEM~3-24^out1~0 n794 resetn n734 
1-01 1 
-111 1 


.names $sdffe~483^Q~25 dual_port_ram^MEM~3-25^out1~0 n794 resetn n739 
1-01 1 
-111 1 


.names lo175 new_n1921 new_n1908 $auto$simplemap.cc:248:simplemap_eqne$3403[0] new_n1922 \
 $auto$simplemap.cc:248:simplemap_eqne$4422[0] n744 
----01 1 
-0-11- 1 
-101-- 1 
111--- 1 


.names lo176 new_n1921 new_n1908 $auto$simplemap.cc:248:simplemap_eqne$4611[1] new_n1922 \
 $auto$simplemap.cc:248:simplemap_eqne$4492[1] n749 
----01 1 
-0-11- 1 
-101-- 1 
111--- 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[0] $dffe~8^Q~0 $auto$simplemap.cc:248:simplemap_eqne$4422[2] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[3] new_n1925 $auto$simplemap.cc:248:simplemap_eqne$4492[1] n754 
1-0011 0 
1-1111 0 
-0---1 0 
-0--0- 0 
-001-- 0 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[0] new_n1925 $auto$simplemap.cc:248:simplemap_eqne$4422[3] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[2] $auto$simplemap.cc:248:simplemap_eqne$4492[1] \
 $auto$simplemap.cc:248:simplemap_eqne$3524[1] n759 
--0111 1 
--10-1 1 
-0---1 1 
0----1 1 
01-10- 1 
010-0- 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4492[1] new_n1925 $auto$simplemap.cc:248:simplemap_eqne$4422[0] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[3] $auto$simplemap.cc:248:simplemap_eqne$4422[2] $dffe~8^Q~3 n764 
---101 1 
1---11 1 
1-0--1 1 
-0---1 1 
-1111- 1 


.names new_n1957 resetn li023 
01 1 


.names dual_port_ram^MEM~3-11^out1~0 $dff~82^Q~1 dual_port_ram^MEM~3-16^out1~0 lo023 $dff~82^Q~0 n794 new_n1957 
---0-0 1 
01--01 1 
--0-11 1 


.names new_n1959 resetn li024 
01 1 


.names dual_port_ram^MEM~3-12^out1~0 $dff~82^Q~1 dual_port_ram^MEM~3-17^out1~0 lo024 $dff~82^Q~0 n794 new_n1959 
---0-0 1 
01--01 1 
--0-11 1 


.names new_n1961 resetn li025 
01 1 


.names dual_port_ram^MEM~3-13^out1~0 $dff~82^Q~1 dual_port_ram^MEM~3-18^out1~0 lo025 $dff~82^Q~0 n794 new_n1961 
---0-0 1 
01--01 1 
--0-11 1 


.names new_n1963 resetn li026 
01 1 


.names dual_port_ram^MEM~3-14^out1~0 $dff~82^Q~1 dual_port_ram^MEM~3-19^out1~0 lo026 $dff~82^Q~0 n794 new_n1963 
---0-0 1 
01--01 1 
--0-11 1 


.names new_n1965 resetn li027 
01 1 


.names dual_port_ram^MEM~3-15^out1~0 $dff~82^Q~1 dual_port_ram^MEM~3-20^out1~0 lo027 $dff~82^Q~0 n794 new_n1965 
---0-0 1 
01--01 1 
--0-11 1 


.names $dffe~9^Q~0 new_n1661 $sdff~479^Q~0 resetn n799 
-001 1 
1-01 1 


.names new_n1968 $dff~82^Q~0 new_n1971 n804 
--0 1 
01- 1 


.names dual_port_ram^MEM~3-0^out1~0 dual_port_ram^MEM~3-3^out1~0 dual_port_ram^MEM~3-5^out1~0 dual_port_ram^MEM~3-2^out1~0 \
 dual_port_ram^MEM~3-1^out1~0 new_n1969 new_n1968 
--1011 1 
1-0111 1 
-0---1 1 


.names dual_port_ram^MEM~3-2^out1~0 dual_port_ram^MEM~3-1^out1~0 dual_port_ram^MEM~3-0^out1~0 dual_port_ram^MEM~3-5^out1~0 \
 dual_port_ram^MEM~3-4^out1~0 new_n1970 new_n1969 
---101 1 
--0-01 1 
-1--01 1 
1-01-1 1 


.names dual_port_ram^MEM~3-31^out1~0 dual_port_ram^MEM~3-26^out1~0 dual_port_ram^MEM~3-27^out1~0 \
 dual_port_ram^MEM~3-28^out1~0 dual_port_ram^MEM~3-29^out1~0 dual_port_ram^MEM~3-30^out1~0 new_n1970 
000000 1 


.names dual_port_ram^MEM~3-28^out1~0 dual_port_ram^MEM~3-26^out1~0 dual_port_ram^MEM~3-31^out1~0 \
 dual_port_ram^MEM~3-27^out1~0 dual_port_ram^MEM~3-30^out1~0 dual_port_ram^MEM~3-29^out1~0 new_n1971 
--1000 0 
011-00 0 
--0-01 0 
01010- 0 


.names new_n1971 $dff~82^Q~1 new_n1968 n809 
--1 1 
11- 1 


.names new_n1937 $dff~80^Q~1 lo177 new_n1935 n814 
01-0 1 
--11 1 


.names new_n1935 $dff~80^Q~2 new_n1937 n819 
--1 1 
01- 1 


.names new_n1906 $auto$simplemap.cc:248:simplemap_eqne$4422[0] $dffe~7^Q~0 new_n1905 new_n1932 new_n1904 n824 
--0--0 0 
1--001 0 
-1-011 0 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[3] $auto$simplemap.cc:248:simplemap_eqne$4492[1] new_n1907 \
 $auto$simplemap.cc:248:simplemap_eqne$4422[0] $auto$simplemap.cc:248:simplemap_eqne$4422[2] $dff~83^Q~1 n829 
---001 1 
-1--01 1 
--0--1 1 
1----1 1 
00111- 1 


.names $auto$rtlil.cc:3155:NotGate$9410 new_n1941 new_n1940 $dff~83^Q~2 n834 
--11 1 
01-- 1 


.names new_n1941 $auto$rtlil.cc:3155:NotGate$9410 new_n1940 $dff~83^Q~3 n839 
--11 1 
11-- 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[3] $auto$simplemap.cc:248:simplemap_eqne$4422[0] \
 $auto$simplemap.cc:248:simplemap_eqne$4492[1] new_n1907 $auto$simplemap.cc:248:simplemap_eqne$4422[2] $dff~83^Q~4 n844 
----00 0 
---0-0 0 
1----0 0 
0-111- 0 
0101-- 0 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[3] $auto$simplemap.cc:248:simplemap_eqne$4422[0] new_n1907 \
 $auto$simplemap.cc:248:simplemap_eqne$4492[1] $auto$simplemap.cc:248:simplemap_eqne$4422[2] $dff~83^Q~5 n849 
---101 1 
-0--01 1 
--0--1 1 
1----1 1 
00111- 1 


.names $dffe~6^Q~0 new_n1982 new_n1940 n854 
--0 0 
00- 0 


.names new_n1983 $auto$simplemap.cc:248:simplemap_eqne$4422[3] new_n1907 new_n1982 
001 1 


.names lo179 lo180 lo178 lo176 lo177 new_n1906 new_n1983 
-----0 0 
00111- 0 


.names $auto$rtlil.cc:3155:NotGate$9410 dual_port_ram^MEM~3-16^out1~0 n794 resetn n859 
1-01 1 
-111 1 


.names $sdffe~483^Q~17 dual_port_ram^MEM~3-17^out1~0 n794 resetn n864 
1-01 1 
-111 1 


.names $sdffe~483^Q~18 dual_port_ram^MEM~3-18^out1~0 n794 resetn n869 
1-01 1 
-111 1 


.names $sdffe~483^Q~19 dual_port_ram^MEM~3-19^out1~0 n794 resetn n874 
1-01 1 
-111 1 


.names new_n1982 $dff~79^Q~1 new_n1940 n879 
--0 1 
01- 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[2] $auto$simplemap.cc:248:simplemap_eqne$4492[1] new_n1983 \
 $auto$simplemap.cc:248:simplemap_eqne$4422[3] new_n1907 $dff~79^Q~2 n884 
----01 1 
---1-1 1 
--1--1 1 
01-01- 1 


.names $dffe~9^Q~0 new_n1991 new_n1934 n889 
--0 0 
00- 0 


.names new_n1906 lo176 new_n1918 lo177 lo178 new_n1991 
10111 1 


.names new_n1993 new_n1995 n899 
01 1 


.names new_n1917 new_n1920 new_n1915 $dff~81^Q~0 new_n1906 new_n1993 
---10 1 
1111- 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[0] $auto$simplemap.cc:248:simplemap_eqne$4422[4] \
 $auto$simplemap.cc:248:simplemap_eqne$4492[1] $auto$simplemap.cc:248:simplemap_eqne$4422[2] \
 $auto$simplemap.cc:248:simplemap_eqne$4422[5] $auto$simplemap.cc:248:simplemap_eqne$4422[3] new_n1995 
----00 1 
--11-0 1 
---011 1 
0-1-1- 1 
-1---- 1 


.names $dffe~4^Q~0 n794 new_n1991 n904 
1-0 1 
-11 1 


.names lo051 lo081 n794 resetn li051 
1-01 1 
-111 1 


.names lo052 lo082 n794 resetn li052 
1-01 1 
-111 1 


.names lo053 lo083 n794 resetn li053 
1-01 1 
-111 1 


.names lo054 lo084 n794 resetn li054 
1-01 1 
-111 1 


.names lo055 lo085 n794 resetn li055 
1-01 1 
-111 1 


.names lo056 lo086 n794 resetn li056 
1-01 1 
-111 1 


.names lo057 lo087 n794 resetn li057 
1-01 1 
-111 1 


.names lo058 lo088 n794 resetn li058 
1-01 1 
-111 1 


.names lo059 lo089 n794 resetn li059 
1-01 1 
-111 1 


.names lo060 lo090 n794 resetn li060 
1-01 1 
-111 1 


.names lo061 lo091 n794 resetn li061 
1-01 1 
-111 1 


.names lo062 lo092 n794 resetn li062 
1-01 1 
-111 1 


.names lo063 lo093 n794 resetn li063 
1-01 1 
-111 1 


.names lo064 lo094 n794 resetn li064 
1-01 1 
-111 1 


.names lo065 lo095 n794 resetn li065 
1-01 1 
-111 1 


.names lo066 lo096 n794 resetn li066 
1-01 1 
-111 1 


.names lo067 lo097 n794 resetn li067 
1-01 1 
-111 1 


.names lo068 lo098 n794 resetn li068 
1-01 1 
-111 1 


.names lo069 lo099 n794 resetn li069 
1-01 1 
-111 1 


.names lo070 lo100 n794 resetn li070 
1-01 1 
-111 1 


.names lo071 lo101 n794 resetn li071 
1-01 1 
-111 1 


.names lo072 lo102 n794 resetn li072 
1-01 1 
-111 1 


.names lo073 lo103 n794 resetn li073 
1-01 1 
-111 1 


.names lo074 lo104 n794 resetn li074 
1-01 1 
-111 1 


.names lo075 lo105 n794 resetn li075 
1-01 1 
-111 1 


.names lo076 lo106 n794 resetn li076 
1-01 1 
-111 1 


.names lo077 lo107 n794 resetn li077 
1-01 1 
-111 1 


.names lo078 lo108 n794 resetn li078 
1-01 1 
-111 1 


.names lo079 lo109 n794 resetn li079 
1-01 1 
-111 1 


.names lo080 lo110 n794 resetn li080 
1-01 1 
-111 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[30] $auto$hard_block.cc:122:cell_hard_block$2625.A[0] \
 new_n2030 lo081 new_n2029 li081 
----10 1 
--10-1 1 
11---1 1 


.names $dffe~1^Q~0 $dff~499^Q~0 new_n1494_1 $sdffe~460^Q~0 resetn new_n2029 
--110 1 
-1-01 1 
1--01 1 
--0-1 1 


.names $sdffe~460^Q~0 new_n1494_1 resetn new_n2030 
--0 0 
11- 0 


.names $sdffe~460^Q~0 resetn new_n1494_1 new_n2031 
011 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[31] $auto$hard_block.cc:122:cell_hard_block$2625.A[1] \
 new_n2030 lo082 new_n2029 li082 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[32] $auto$hard_block.cc:122:cell_hard_block$2625.A[2] \
 new_n2030 lo083 new_n2029 li083 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[33] $auto$hard_block.cc:122:cell_hard_block$2625.A[3] \
 new_n2030 lo084 new_n2029 li084 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[34] $auto$hard_block.cc:122:cell_hard_block$2625.A[4] \
 new_n2030 lo085 new_n2029 li085 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[35] $auto$hard_block.cc:122:cell_hard_block$2625.A[5] \
 new_n2030 lo086 new_n2029 li086 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[36] $auto$hard_block.cc:122:cell_hard_block$2625.A[6] \
 new_n2030 lo087 new_n2029 li087 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[37] $auto$hard_block.cc:122:cell_hard_block$2625.A[7] \
 new_n2030 lo088 new_n2029 li088 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[38] $auto$hard_block.cc:122:cell_hard_block$2625.A[8] \
 new_n2030 lo089 new_n2029 li089 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[39] $auto$hard_block.cc:122:cell_hard_block$2625.A[9] \
 new_n2030 lo090 new_n2029 li090 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[40] $auto$hard_block.cc:122:cell_hard_block$2625.A[10] \
 new_n2030 lo091 new_n2029 li091 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[41] $auto$hard_block.cc:122:cell_hard_block$2625.A[11] \
 new_n2030 lo092 new_n2029 li092 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[42] $auto$hard_block.cc:122:cell_hard_block$2625.A[12] \
 new_n2030 lo093 new_n2029 li093 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[43] $auto$hard_block.cc:122:cell_hard_block$2625.A[13] \
 new_n2030 lo094 new_n2029 li094 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[44] $auto$hard_block.cc:122:cell_hard_block$2625.A[14] \
 new_n2030 lo095 new_n2029 li095 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[45] $auto$hard_block.cc:122:cell_hard_block$2625.A[15] \
 new_n2030 lo096 new_n2029 li096 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[46] $auto$hard_block.cc:122:cell_hard_block$2625.A[16] \
 new_n2030 lo097 new_n2029 li097 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[47] $auto$hard_block.cc:122:cell_hard_block$2625.A[17] \
 new_n2030 lo098 new_n2029 li098 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[48] $auto$hard_block.cc:122:cell_hard_block$2625.A[18] \
 new_n2030 lo099 new_n2029 li099 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[49] $auto$hard_block.cc:122:cell_hard_block$2625.A[19] \
 new_n2030 lo100 new_n2029 li100 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[50] $auto$hard_block.cc:122:cell_hard_block$2625.A[20] \
 new_n2030 lo101 new_n2029 li101 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[51] $auto$hard_block.cc:122:cell_hard_block$2625.A[21] \
 new_n2030 lo102 new_n2029 li102 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[52] $auto$hard_block.cc:122:cell_hard_block$2625.A[22] \
 new_n2030 lo103 new_n2029 li103 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[53] $auto$hard_block.cc:122:cell_hard_block$2625.A[23] \
 new_n2030 lo104 new_n2029 li104 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[54] $auto$hard_block.cc:122:cell_hard_block$2625.A[24] \
 new_n2030 lo105 new_n2029 li105 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[55] $auto$hard_block.cc:122:cell_hard_block$2625.A[25] \
 new_n2030 lo106 new_n2029 li106 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[56] $auto$hard_block.cc:122:cell_hard_block$2625.A[26] \
 new_n2030 lo107 new_n2029 li107 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[57] $auto$hard_block.cc:122:cell_hard_block$2625.A[27] \
 new_n2030 lo108 new_n2029 li108 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[58] $auto$hard_block.cc:122:cell_hard_block$2625.A[28] \
 new_n2030 lo109 new_n2029 li109 
----10 1 
--10-1 1 
11---1 1 


.names new_n2031 $auto$hard_block.cc:122:cell_hard_block$2625.B[59] $auto$hard_block.cc:122:cell_hard_block$2625.A[29] \
 new_n2030 lo110 new_n2029 li110 
----10 1 
--10-1 1 
11---1 1 


.names resetn $mul~477[0] n1209 
01 1 


.names resetn $mul~477[1] n1214 
01 1 


.names resetn $mul~477[2] n1219 
01 1 


.names resetn $mul~477[3] n1224 
01 1 


.names resetn $mul~477[4] n1229 
01 1 


.names resetn $mul~477[5] n1234 
01 1 


.names resetn $mul~477[6] n1239 
01 1 


.names resetn $mul~477[7] n1244 
01 1 


.names resetn $mul~477[8] n1249 
01 1 


.names resetn $mul~477[9] n1254 
01 1 


.names resetn $mul~477[10] n1259 
01 1 


.names resetn $mul~477[11] n1264 
01 1 


.names resetn $mul~477[12] n1269 
01 1 


.names resetn $mul~477[13] n1274 
01 1 


.names resetn $mul~477[14] n1279 
01 1 


.names resetn $mul~477[15] n1284 
01 1 


.names new_n1725 new_n1735 new_n1727 n794 new_n1734 new_n2078 n1289 
--0-01 1 
01--01 1 
---0-1 1 


.names $sdffe~487^Q~0 n794 resetn new_n2078 
--0 0 
00- 0 


.names $sdffe~487^Q~1 $mux~605^Y~1 n794 resetn n1294 
1-01 1 
-111 1 


.names $sdffe~487^Q~2 $mux~605^Y~2 n794 resetn n1299 
1-01 1 
-111 1 


.names $sdffe~487^Q~3 $mux~605^Y~3 n794 resetn n1304 
1-01 1 
-111 1 


.names $sdffe~487^Q~4 $mux~605^Y~4 n794 resetn n1309 
1-01 1 
-111 1 


.names $sdffe~487^Q~5 $mux~605^Y~5 n794 resetn n1314 
1-01 1 
-111 1 


.names $sdffe~487^Q~6 $mux~605^Y~6 n794 resetn n1319 
1-01 1 
-111 1 


.names $sdffe~487^Q~7 $mux~605^Y~7 n794 resetn n1324 
1-01 1 
-111 1 


.names $sdffe~487^Q~8 $mux~605^Y~8 n794 resetn n1329 
1-01 1 
-111 1 


.names $sdffe~487^Q~9 $mux~605^Y~9 n794 resetn n1334 
1-01 1 
-111 1 


.names $sdffe~487^Q~10 $mux~605^Y~10 n794 resetn n1339 
1-01 1 
-111 1 


.names $sdffe~487^Q~11 $mux~605^Y~11 n794 resetn n1344 
1-01 1 
-111 1 


.names $sdffe~487^Q~12 $mux~605^Y~12 n794 resetn n1349 
1-01 1 
-111 1 


.names $sdffe~487^Q~13 $mux~605^Y~13 n794 resetn n1354 
1-01 1 
-111 1 


.names $sdffe~487^Q~14 $mux~605^Y~14 n794 resetn n1359 
1-01 1 
-111 1 


.names $sdffe~487^Q~15 $mux~605^Y~15 n794 resetn n1364 
1-01 1 
-111 1 


.names $sdffe~487^Q~16 $mux~605^Y~16 n794 resetn n1369 
1-01 1 
-111 1 


.names $sdffe~487^Q~17 $mux~605^Y~17 n794 resetn n1374 
1-01 1 
-111 1 


.names $sdffe~487^Q~18 $mux~605^Y~18 n794 resetn n1379 
1-01 1 
-111 1 


.names $sdffe~487^Q~19 $mux~605^Y~19 n794 resetn n1384 
1-01 1 
-111 1 


.names $sdffe~487^Q~20 $mux~605^Y~20 n794 resetn n1389 
1-01 1 
-111 1 


.names $sdffe~487^Q~21 $mux~605^Y~21 n794 resetn n1394 
1-01 1 
-111 1 


.names $sdffe~487^Q~22 $mux~605^Y~22 n794 resetn n1399 
1-01 1 
-111 1 


.names $sdffe~487^Q~23 $mux~605^Y~23 n794 resetn n1404 
1-01 1 
-111 1 


.names $sdffe~487^Q~24 $mux~605^Y~24 n794 resetn n1409 
1-01 1 
-111 1 


.names $sdffe~487^Q~25 $mux~605^Y~25 n794 resetn n1414 
1-01 1 
-111 1 


.names $sdffe~487^Q~26 $mux~605^Y~26 n794 resetn n1419 
1-01 1 
-111 1 


.names $sdffe~487^Q~27 $mux~605^Y~27 n794 resetn n1424 
1-01 1 
-111 1 


.names $sdffe~487^Q~28 $mux~605^Y~28 n794 resetn n1429 
1-01 1 
-111 1 


.names n794 new_n1834 new_n1653 new_n1833 $dff~84^Q~3 new_n2108 n1434 
--0011 1 
--1111 1 
-1---1 1 
0----1 1 


.names $sdffe~487^Q~29 n794 resetn new_n2108 
--0 0 
00- 0 


.names n794 new_n1838 new_n1654_1 new_n1837 $dff~84^Q~3 new_n2110 n1439 
--0011 1 
--1111 1 
-1---1 1 
0----1 1 


.names $sdffe~487^Q~30 n794 resetn new_n2110 
--0 0 
00- 0 


.names n794 new_n1655_1 new_n1659 new_n1573 $dff~84^Q~3 new_n2112 n1444 
--0011 1 
--1111 1 
-1---1 1 
0----1 1 


.names $sdffe~487^Q~31 n794 resetn new_n2112 
--0 0 
00- 0 


.names $sdffe~12^Q~0 $sdff~476^Q~8 $dffe~4^Q~0 resetn n1449 
1-01 1 
-111 1 


.names $sdffe~12^Q~1 $sdff~476^Q~9 $dffe~4^Q~0 resetn n1454 
1-01 1 
-111 1 


.names $sdffe~12^Q~2 $sdff~476^Q~10 $dffe~4^Q~0 resetn n1459 
1-01 1 
-111 1 


.names $sdffe~12^Q~3 $sdff~476^Q~11 $dffe~4^Q~0 resetn n1464 
1-01 1 
-111 1 


.names $sdffe~12^Q~4 $sdff~476^Q~12 $dffe~4^Q~0 resetn n1469 
1-01 1 
-111 1 


.names $sdffe~12^Q~5 $sdff~476^Q~13 $dffe~4^Q~0 resetn n1474 
1-01 1 
-111 1 


.names $sdffe~12^Q~6 $sdff~476^Q~14 $dffe~4^Q~0 resetn n1479 
1-01 1 
-111 1 


.names $sdffe~12^Q~7 $sdff~476^Q~15 $dffe~4^Q~0 resetn n1484 
1-01 1 
-111 1 


.names $sdffe~13^Q~0 $sdff~476^Q~0 $dffe~4^Q~0 resetn n1489 
1-01 1 
-111 1 


.names $sdffe~13^Q~1 $sdff~476^Q~1 $dffe~4^Q~0 resetn n1494 
1-01 1 
-111 1 


.names $sdffe~13^Q~2 $sdff~476^Q~2 $dffe~4^Q~0 resetn n1499 
1-01 1 
-111 1 


.names $sdffe~13^Q~3 $sdff~476^Q~3 $dffe~4^Q~0 resetn n1504 
1-01 1 
-111 1 


.names $sdffe~13^Q~4 $sdff~476^Q~4 $dffe~4^Q~0 resetn n1509 
1-01 1 
-111 1 


.names $sdffe~13^Q~5 $sdff~476^Q~5 $dffe~4^Q~0 resetn n1514 
1-01 1 
-111 1 


.names $sdffe~13^Q~6 $sdff~476^Q~6 $dffe~4^Q~0 resetn n1519 
1-01 1 
-111 1 


.names $sdffe~13^Q~7 $sdff~476^Q~7 $dffe~4^Q~0 resetn n1524 
1-01 1 
-111 1 


.names lo175 dual_port_ram^MEM~3-0^out1~0 n794 resetn li175 
1-01 1 
-111 1 


.names lo176 dual_port_ram^MEM~3-1^out1~0 n794 resetn li176 
1-01 1 
-111 1 


.names lo177 dual_port_ram^MEM~3-2^out1~0 n794 resetn li177 
1-01 1 
-111 1 


.names lo178 dual_port_ram^MEM~3-3^out1~0 n794 resetn li178 
1-01 1 
-111 1 


.names lo179 dual_port_ram^MEM~3-4^out1~0 n794 resetn li179 
1-01 1 
-111 1 


.names lo180 dual_port_ram^MEM~3-5^out1~0 n794 resetn li180 
1-01 1 
-111 1 


.names lo181 dual_port_ram^MEM~3-6^out1~0 n794 resetn li181 
1-01 1 
-111 1 


.names lo182 dual_port_ram^MEM~3-7^out1~0 n794 resetn li182 
1-01 1 
-111 1 


.names lo183 dual_port_ram^MEM~3-8^out1~0 n794 resetn li183 
1-01 1 
-111 1 


.names lo184 dual_port_ram^MEM~3-9^out1~0 n794 resetn li184 
1-01 1 
-111 1 


.names lo185 dual_port_ram^MEM~3-10^out1~0 n794 resetn li185 
1-01 1 
-111 1 


.names lo186 dual_port_ram^MEM~3-11^out1~0 n794 resetn li186 
1-01 1 
-111 1 


.names lo187 dual_port_ram^MEM~3-12^out1~0 n794 resetn li187 
1-01 1 
-111 1 


.names lo188 dual_port_ram^MEM~3-13^out1~0 n794 resetn li188 
1-01 1 
-111 1 


.names lo189 dual_port_ram^MEM~3-14^out1~0 n794 resetn li189 
1-01 1 
-111 1 


.names n794 new_n1914 n1604 
01 0 


.names $dffe~1^Q~0 $sdffe~460^Q~0 $dff~499^Q~0 resetn n1609 
-101 1 
1-01 1 


.names $dffe~1^Q~0 n794 new_n1982 n1614 
1-0 1 
-11 1 


.names new_n1991 new_n1934 $sdffce~11^Q~0 new_n2148 n1619 
---1 1 
011- 1 


.names lo178 lo179 lo180 lo176 new_n1906 new_n2148 
00011 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[0] dual_port_ram^MEM~3-26^out1~0 n794 resetn n1629 
1-01 1 
-111 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4492[1] dual_port_ram^MEM~3-27^out1~0 n794 resetn n1634 
1-01 1 
-111 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[2] dual_port_ram^MEM~3-28^out1~0 n794 resetn n1639 
1-01 1 
-111 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[3] dual_port_ram^MEM~3-29^out1~0 n794 resetn n1644 
1-01 1 
-111 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[4] dual_port_ram^MEM~3-30^out1~0 n794 resetn n1649 
1-01 1 
-111 1 


.names $auto$simplemap.cc:248:simplemap_eqne$4422[5] dual_port_ram^MEM~3-31^out1~0 n794 resetn n1654 
1-01 1 
-111 1 


.names gnd 
0 


.names vcc 
1 


.names unconn 
0 


.names n899 n894 
0 1 


.names lo175 $auto$simplemap.cc:248:simplemap_eqne$4218[0] 
1 1 


.names lo051 $sdffe~15^Q~0 
1 1 


.names lo176 $auto$simplemap.cc:248:simplemap_eqne$4287[1] 
1 1 


.names lo052 $sdffe~15^Q~1 
1 1 


.names lo177 $auto$simplemap.cc:248:simplemap_eqne$3720[2] 
1 1 


.names lo053 $sdffe~15^Q~2 
1 1 


.names lo178 $auto$simplemap.cc:248:simplemap_eqne$3720[3] 
1 1 


.names lo054 $sdffe~15^Q~3 
1 1 


.names lo179 $auto$simplemap.cc:248:simplemap_eqne$3720[4] 
1 1 


.names lo055 $sdffe~15^Q~4 
1 1 


.names lo180 $auto$simplemap.cc:248:simplemap_eqne$4589[5] 
1 1 


.names lo056 $sdffe~15^Q~5 
1 1 


.names lo181 $sdffe~14^Q~6 
1 1 


.names lo057 $sdffe~15^Q~6 
1 1 


.names lo182 $sdffe~14^Q~7 
1 1 


.names lo058 $sdffe~15^Q~7 
1 1 


.names lo183 $sdffe~14^Q~8 
1 1 


.names lo059 $sdffe~15^Q~8 
1 1 


.names lo184 $sdffe~14^Q~9 
1 1 


.names lo060 $sdffe~15^Q~9 
1 1 


.names lo185 $sdffe~14^Q~10 
1 1 


.names lo061 $sdffe~15^Q~10 
1 1 


.names lo186 $sdffe~14^Q~11 
1 1 


.names lo062 $sdffe~15^Q~11 
1 1 


.names lo187 $sdffe~14^Q~12 
1 1 


.names lo063 $sdffe~15^Q~12 
1 1 


.names lo188 $sdffe~14^Q~13 
1 1 


.names lo064 $sdffe~15^Q~13 
1 1 


.names lo189 $sdffe~14^Q~14 
1 1 


.names lo065 $sdffe~15^Q~14 
1 1 


.names lo011 $sdffe~14^Q~15 
1 1 


.names lo066 $sdffe~15^Q~15 
1 1 


.names lo067 $sdffe~15^Q~16 
1 1 


.names lo068 $sdffe~15^Q~17 
1 1 


.names lo069 $sdffe~15^Q~18 
1 1 


.names lo070 $sdffe~15^Q~19 
1 1 


.names lo071 $sdffe~15^Q~20 
1 1 


.names lo072 $sdffe~15^Q~21 
1 1 


.names lo073 $sdffe~15^Q~22 
1 1 


.names lo074 $sdffe~15^Q~23 
1 1 


.names lo075 $sdffe~15^Q~24 
1 1 


.names lo076 $sdffe~15^Q~25 
1 1 


.names lo077 $sdffe~15^Q~26 
1 1 


.names lo078 $sdffe~15^Q~27 
1 1 


.names lo079 $sdffe~15^Q~28 
1 1 


.names lo080 $sdffe~15^Q~29 
1 1 


.names lo081 $dffe~447^Q~0 
1 1 


.names lo082 $dffe~447^Q~1 
1 1 


.names lo083 $dffe~447^Q~2 
1 1 


.names lo084 $dffe~447^Q~3 
1 1 


.names lo085 $dffe~447^Q~4 
1 1 


.names lo086 $dffe~447^Q~5 
1 1 


.names lo087 $dffe~447^Q~6 
1 1 


.names lo088 $dffe~447^Q~7 
1 1 


.names lo089 $dffe~447^Q~8 
1 1 


.names lo090 $dffe~447^Q~9 
1 1 


.names lo091 $dffe~447^Q~10 
1 1 


.names lo092 $dffe~447^Q~11 
1 1 


.names lo093 $dffe~447^Q~12 
1 1 


.names lo094 $dffe~447^Q~13 
1 1 


.names lo095 $dffe~447^Q~14 
1 1 


.names lo096 $dffe~447^Q~15 
1 1 


.names lo097 $dffe~447^Q~16 
1 1 


.names lo098 $dffe~447^Q~17 
1 1 


.names lo099 $dffe~447^Q~18 
1 1 


.names lo100 $dffe~447^Q~19 
1 1 


.names lo101 $dffe~447^Q~20 
1 1 


.names lo102 $dffe~447^Q~21 
1 1 


.names lo103 $dffe~447^Q~22 
1 1 


.names lo104 $dffe~447^Q~23 
1 1 


.names lo105 $dffe~447^Q~24 
1 1 


.names lo106 $dffe~447^Q~25 
1 1 


.names lo107 $dffe~447^Q~26 
1 1 


.names lo108 $dffe~447^Q~27 
1 1 


.names lo109 $dffe~447^Q~28 
1 1 


.names lo110 $dffe~447^Q~29 
1 1 


.names lo023 $sdffe~491^Q~0 
1 1 


.names lo024 $sdffe~491^Q~1 
1 1 


.names lo025 $sdffe~491^Q~2 
1 1 


.names lo026 $sdffe~491^Q~3 
1 1 


.names lo027 $sdffe~491^Q~4 
1 1 



.end 




.model adder 


.inputs cin b a 


.outputs sumout cout 


.blackbox 



.end 




.model dual_port_ram 


.inputs clk we1 we2 addr2[0] addr2[1] addr2[2] addr2[3] addr2[4] addr2[5] addr2[6] addr2[7] addr2[8] addr2[9] addr2[10] \
 addr2[11] addr2[12] addr2[13] addr2[14] data1 data2 addr1[0] addr1[1] addr1[2] addr1[3] addr1[4] addr1[5] addr1[6] addr1[7] \
 addr1[8] addr1[9] addr1[10] addr1[11] addr1[12] addr1[13] addr1[14] 


.outputs out2 out1 


.blackbox 



.end 




.model multiply 


.inputs b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] b[17] b[18] b[19] b[20] \
 b[21] b[22] b[23] b[24] b[25] b[26] b[27] b[28] b[29] b[30] b[31] b[32] b[33] b[34] b[35] a[0] a[1] a[2] a[3] a[4] a[5] a[6] \
 a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] a[24] a[25] a[26] a[27] \
 a[28] a[29] a[30] a[31] a[32] a[33] a[34] a[35] 


.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] \
 out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] \
 out[30] out[31] out[32] out[33] out[34] out[35] out[36] out[37] out[38] out[39] out[40] out[41] out[42] out[43] out[44] \
 out[45] out[46] out[47] out[48] out[49] out[50] out[51] out[52] out[53] out[54] out[55] out[56] out[57] out[58] out[59] \
 out[60] out[61] out[62] out[63] out[64] out[65] out[66] out[67] out[68] out[69] out[70] out[71] 


.blackbox 



.end 




.model single_port_ram 


.inputs clk data we addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] \
 addr[12] addr[13] addr[14] 


.outputs out 


.blackbox 



.end 




