Verification and synthesis of hardware linear arithmetic structures.