

================================================================
== Synthesis Summary Report of 'fast_accel'
================================================================
+ General Information: 
    * Date:           Fri Nov 11 19:46:30 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        FAST
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-------------+-------------+-----+
    |                 Modules                |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |           |          |             |             |     |
    |                 & Loops                |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |    DSP   |      FF     |     LUT     | URAM|
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-------------+-------------+-----+
    |+ fast_accel                            |  Timing|  -0.00|        -|          -|         -|        -|      -|        no|  218 (77%)|  32 (14%)|  28281 (26%)|  25939 (48%)|    -|
    | + fast_accel_Pipeline_VITIS_LOOP_14_1  |  Timing|  -0.00|    16387|  1.639e+05|         -|    16387|      -|        no|          -|         -|     78 (~0%)|    184 (~0%)|    -|
    |  o VITIS_LOOP_14_1                     |       -|   7.30|    16385|  1.638e+05|         3|        1|  16384|       yes|          -|         -|            -|            -|    -|
    | + fast_accel_Pipeline_VITIS_LOOP_19_2  |  Timing|  -0.00|        -|          -|         -|        -|      -|        no|          -|  32 (14%)|  27190 (25%)|  21321 (40%)|    -|
    |  o VITIS_LOOP_19_2                     |       -|   7.30|        -|          -|        47|        1|      -|       yes|          -|         -|            -|            -|    -|
    +----------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+--------------------------+
| Interface     | Register  | Offset | Width | Access | Description              |
+---------------+-----------+--------+-------+--------+--------------------------+
| s_axi_control | img_in_1  | 0x10   | 32    | W      | Data signal of img_in    |
| s_axi_control | img_in_2  | 0x14   | 32    | W      | Data signal of img_in    |
| s_axi_control | threshold | 0x1c   | 32    | W      | Data signal of threshold |
| s_axi_control | img_out_1 | 0x24   | 32    | W      | Data signal of img_out   |
| s_axi_control | img_out_2 | 0x28   | 32    | W      | Data signal of img_out   |
| s_axi_control | rows      | 0x30   | 32    | W      | Data signal of rows      |
| s_axi_control | cols      | 0x38   | 32    | W      | Data signal of cols      |
+---------------+-----------+--------+-------+--------+--------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-------------+
| Argument  | Direction | Datatype    |
+-----------+-----------+-------------+
| img_in    | inout     | ap_uint<8>* |
| threshold | in        | int         |
| img_out   | inout     | ap_uint<8>* |
| rows      | in        | int         |
| cols      | in        | int         |
+-----------+-----------+-------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+-------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                             |
+-----------+---------------+-----------+----------+-------------------------------------+
| img_in    | m_axi_gmem    | interface |          |                                     |
| img_in    | s_axi_control | register  | offset   | name=img_in_1 offset=0x10 range=32  |
| img_in    | s_axi_control | register  | offset   | name=img_in_2 offset=0x14 range=32  |
| threshold | s_axi_control | register  |          | name=threshold offset=0x1c range=32 |
| img_out   | m_axi_gmem    | interface |          |                                     |
| img_out   | s_axi_control | register  | offset   | name=img_out_1 offset=0x24 range=32 |
| img_out   | s_axi_control | register  | offset   | name=img_out_2 offset=0x28 range=32 |
| rows      | s_axi_control | register  |          | name=rows offset=0x30 range=32      |
| cols      | s_axi_control | register  |          | name=cols offset=0x38 range=32      |
+-----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+-------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                      |
+--------------+-----------------+-----------+--------+-------+-------------------------------+
| m_axi_gmem   | VITIS_LOOP_14_1 | read      | 16384  | 8     | FAST/solution1/fast.cpp:14:22 |
+--------------+-----------------+-----------+--------+-------+-------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+------------------------------------------------------------------------------------------------------------------+-------------------------------+
| HW Interface | Variable | Problem                                                                                                          | Location                      |
+--------------+----------+------------------------------------------------------------------------------------------------------------------+-------------------------------+
| m_axi_gmem   | img_in   | Could not widen since the size of type 'i8' is greater than or equal to the max_widen_bitwidth threshold of '0'. | FAST/solution1/fast.cpp:14:22 |
+--------------+----------+------------------------------------------------------------------------------------------------------------------+-------------------------------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+--------------+-----+--------+---------+
| + fast_accel                           | 32  |        |              |     |        |         |
|  + fast_accel_Pipeline_VITIS_LOOP_14_1 | 0   |        |              |     |        |         |
|    i_V_4_fu_570_p2                     | -   |        | i_V_4        | add | fabric | 0       |
|    add_ln16_fu_619_p2                  | -   |        | add_ln16     | add | fabric | 0       |
|    add_ln14_fu_591_p2                  | -   |        | add_ln14     | add | fabric | 0       |
|  + fast_accel_Pipeline_VITIS_LOOP_19_2 | 32  |        |              |     |        |         |
|    add_ln21_fu_6025_p2                 | -   |        | add_ln21     | add | fabric | 0       |
|    ret_fu_6045_p2                      | -   |        | ret          | add | fabric | 0       |
|    mul_33ns_35ns_67_2_1_U39            | 3   |        | mul_ln232    | mul | auto   | 1       |
|    ret_1_fu_7398_p2                    | -   |        | ret_1        | sub | fabric | 0       |
|    sub_ln180_fu_7403_p2                | -   |        | sub_ln180    | sub | fabric | 0       |
|    ret_2_fu_6374_p2                    | -   |        | ret_2        | add | fabric | 0       |
|    mul_mul_14ns_15ns_29_4_1_U47        | 1   |        | mul_ln232_1  | mul | dsp    | 3       |
|    ret_3_fu_6777_p2                    | -   |        | ret_3        | sub | fabric | 0       |
|    sub_ln180_1_fu_6783_p2              | -   |        | sub_ln180_1  | sub | fabric | 0       |
|    ret_4_fu_6383_p2                    | -   |        | ret_4        | add | fabric | 0       |
|    mul_mul_14ns_15ns_29_4_1_U48        | 1   |        | mul_ln232_2  | mul | dsp    | 3       |
|    ret_5_fu_6818_p2                    | -   |        | ret_5        | sub | fabric | 0       |
|    sub_ln180_2_fu_6824_p2              | -   |        | sub_ln180_2  | sub | fabric | 0       |
|    ret_6_fu_6067_p2                    | -   |        | ret_6        | add | fabric | 0       |
|    mul_33ns_35ns_67_2_1_U40            | 3   |        | mul_ln232_3  | mul | auto   | 1       |
|    ret_7_fu_7438_p2                    | -   |        | ret_7        | sub | fabric | 0       |
|    sub_ln180_3_fu_7443_p2              | -   |        | sub_ln180_3  | sub | fabric | 0       |
|    ret_8_fu_6083_p2                    | -   |        | ret_8        | add | fabric | 0       |
|    mul_33ns_35ns_67_2_1_U41            | 3   |        | mul_ln232_4  | mul | auto   | 1       |
|    ret_9_fu_7478_p2                    | -   |        | ret_9        | sub | fabric | 0       |
|    sub_ln180_4_fu_7483_p2              | -   |        | sub_ln180_4  | sub | fabric | 0       |
|    ret_10_fu_6099_p2                   | -   |        | ret_10       | add | fabric | 0       |
|    mul_33ns_35ns_67_2_1_U42            | 3   |        | mul_ln232_5  | mul | auto   | 1       |
|    ret_11_fu_7518_p2                   | -   |        | ret_11       | sub | fabric | 0       |
|    sub_ln180_5_fu_7523_p2              | -   |        | sub_ln180_5  | sub | fabric | 0       |
|    ret_12_fu_6115_p2                   | -   |        | ret_12       | add | fabric | 0       |
|    mul_33ns_35ns_67_2_1_U43            | 3   |        | mul_ln232_6  | mul | auto   | 1       |
|    ret_13_fu_7558_p2                   | -   |        | ret_13       | sub | fabric | 0       |
|    sub_ln180_6_fu_7563_p2              | -   |        | sub_ln180_6  | sub | fabric | 0       |
|    ret_14_fu_6392_p2                   | -   |        | ret_14       | add | fabric | 0       |
|    mul_mul_14ns_15ns_29_4_1_U49        | 1   |        | mul_ln232_7  | mul | dsp    | 3       |
|    ret_15_fu_6859_p2                   | -   |        | ret_15       | sub | fabric | 0       |
|    sub_ln180_7_fu_6865_p2              | -   |        | sub_ln180_7  | sub | fabric | 0       |
|    ret_16_fu_6401_p2                   | -   |        | ret_16       | add | fabric | 0       |
|    mul_mul_14ns_15ns_29_4_1_U50        | 1   |        | mul_ln232_8  | mul | dsp    | 3       |
|    ret_17_fu_6900_p2                   | -   |        | ret_17       | sub | fabric | 0       |
|    sub_ln180_8_fu_6906_p2              | -   |        | sub_ln180_8  | sub | fabric | 0       |
|    ret_18_fu_6410_p2                   | -   |        | ret_18       | add | fabric | 0       |
|    mul_mul_14ns_15ns_29_4_1_U51        | 1   |        | mul_ln232_9  | mul | dsp    | 3       |
|    ret_19_fu_6941_p2                   | -   |        | ret_19       | sub | fabric | 0       |
|    sub_ln180_9_fu_6947_p2              | -   |        | sub_ln180_9  | sub | fabric | 0       |
|    ret_20_fu_6419_p2                   | -   |        | ret_20       | add | fabric | 0       |
|    mul_mul_14ns_15ns_29_4_1_U52        | 1   |        | mul_ln232_10 | mul | dsp    | 3       |
|    ret_21_fu_6982_p2                   | -   |        | ret_21       | sub | fabric | 0       |
|    sub_ln180_10_fu_6988_p2             | -   |        | sub_ln180_10 | sub | fabric | 0       |
|    ret_22_fu_6428_p2                   | -   |        | ret_22       | add | fabric | 0       |
|    mul_mul_14ns_15ns_29_4_1_U53        | 1   |        | mul_ln232_11 | mul | dsp    | 3       |
|    ret_23_fu_7023_p2                   | -   |        | ret_23       | sub | fabric | 0       |
|    sub_ln180_11_fu_7029_p2             | -   |        | sub_ln180_11 | sub | fabric | 0       |
|    ret_24_fu_6437_p2                   | -   |        | ret_24       | add | fabric | 0       |
|    mul_mul_14ns_15ns_29_4_1_U54        | 1   |        | mul_ln232_12 | mul | dsp    | 3       |
|    ret_25_fu_7064_p2                   | -   |        | ret_25       | sub | fabric | 0       |
|    sub_ln180_12_fu_7070_p2             | -   |        | sub_ln180_12 | sub | fabric | 0       |
|    ret_26_fu_6131_p2                   | -   |        | ret_26       | add | fabric | 0       |
|    mul_33ns_35ns_67_2_1_U44            | 3   |        | mul_ln232_13 | mul | auto   | 1       |
|    ret_27_fu_7598_p2                   | -   |        | ret_27       | sub | fabric | 0       |
|    sub_ln180_13_fu_7603_p2             | -   |        | sub_ln180_13 | sub | fabric | 0       |
|    ret_28_fu_6147_p2                   | -   |        | ret_28       | add | fabric | 0       |
|    mul_33ns_35ns_67_2_1_U45            | 3   |        | mul_ln232_14 | mul | auto   | 1       |
|    ret_29_fu_7638_p2                   | -   |        | ret_29       | sub | fabric | 0       |
|    sub_ln180_14_fu_7643_p2             | -   |        | sub_ln180_14 | sub | fabric | 0       |
|    ret_30_fu_6163_p2                   | -   |        | ret_30       | add | fabric | 0       |
|    mul_33ns_35ns_67_2_1_U46            | 3   |        | mul_ln232_15 | mul | auto   | 1       |
|    ret_31_fu_7678_p2                   | -   |        | ret_31       | sub | fabric | 0       |
|    sub_ln180_15_fu_7683_p2             | -   |        | sub_ln180_15 | sub | fabric | 0       |
|    add_ln223_fu_7726_p2                | -   |        | add_ln223    | add | fabric | 0       |
|    add_ln223_1_fu_7736_p2              | -   |        | add_ln223_1  | add | fabric | 0       |
|    cnt_V_fu_7746_p2                    | -   |        | cnt_V        | add | fabric | 0       |
|    add_ln223_3_fu_7779_p2              | -   |        | add_ln223_3  | add | fabric | 0       |
|    add_ln223_4_fu_7789_p2              | -   |        | add_ln223_4  | add | fabric | 0       |
|    add_ln223_5_fu_7799_p2              | -   |        | add_ln223_5  | add | tadder | 0       |
|    add_ln223_6_fu_7805_p2              | -   |        | add_ln223_6  | add | tadder | 0       |
|    add_ln223_7_fu_7815_p2              | -   |        | add_ln223_7  | add | fabric | 0       |
|    add_ln223_8_fu_7110_p2              | -   |        | add_ln223_8  | add | tadder | 0       |
|    add_ln223_9_fu_7116_p2              | -   |        | add_ln223_9  | add | tadder | 0       |
|    add_ln223_10_fu_7824_p2             | -   |        | add_ln223_10 | add | fabric | 0       |
|    add_ln223_11_fu_7834_p2             | -   |        | add_ln223_11 | add | fabric | 0       |
|    add_ln223_12_fu_7844_p2             | -   |        | add_ln223_12 | add | tadder | 0       |
|    add_ln223_13_fu_7850_p2             | -   |        | add_ln223_13 | add | tadder | 0       |
|    cnt_V_1_fu_7868_p2                  | -   |        | cnt_V_1      | add | fabric | 0       |
|    add_ln50_fu_6179_p2                 | -   |        | add_ln50     | add | fabric | 0       |
|    i_V_fu_6197_p2                      | -   |        | i_V          | add | fabric | 0       |
|    i_V_2_fu_6211_p2                    | -   |        | i_V_2        | add | fabric | 0       |
+----------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + fast_accel | 218  | 0    |        |          |         |      |         |
|   IMG_V_0_U  | 8    | -    |        | IMG_V_0  | rom_np  | auto | 1       |
|   IMG_V_1_U  | 8    | -    |        | IMG_V_1  | rom_np  | auto | 1       |
|   IMG_V_2_U  | 8    | -    |        | IMG_V_2  | rom_np  | auto | 1       |
|   IMG_V_3_U  | 8    | -    |        | IMG_V_3  | rom_np  | auto | 1       |
|   IMG_V_4_U  | 8    | -    |        | IMG_V_4  | rom_np  | auto | 1       |
|   IMG_V_5_U  | 8    | -    |        | IMG_V_5  | rom_np  | auto | 1       |
|   IMG_V_6_U  | 8    | -    |        | IMG_V_6  | rom_np  | auto | 1       |
|   IMG_V_7_U  | 8    | -    |        | IMG_V_7  | rom_np  | auto | 1       |
|   IMG_V_8_U  | 8    | -    |        | IMG_V_8  | rom_np  | auto | 1       |
|   IMG_V_9_U  | 8    | -    |        | IMG_V_9  | rom_np  | auto | 1       |
|   IMG_V_10_U | 8    | -    |        | IMG_V_10 | rom_np  | auto | 1       |
|   IMG_V_11_U | 8    | -    |        | IMG_V_11 | rom_np  | auto | 1       |
|   IMG_V_12_U | 8    | -    |        | IMG_V_12 | rom_np  | auto | 1       |
|   IMG_V_13_U | 8    | -    |        | IMG_V_13 | rom_np  | auto | 1       |
|   IMG_V_14_U | 8    | -    |        | IMG_V_14 | rom_np  | auto | 1       |
|   IMG_V_15_U | 8    | -    |        | IMG_V_15 | rom_np  | auto | 1       |
|   IMG_V_16_U | 8    | -    |        | IMG_V_16 | rom_np  | auto | 1       |
|   IMG_V_17_U | 8    | -    |        | IMG_V_17 | rom_np  | auto | 1       |
|   IMG_V_18_U | 8    | -    |        | IMG_V_18 | rom_np  | auto | 1       |
|   IMG_V_19_U | 8    | -    |        | IMG_V_19 | rom_np  | auto | 1       |
|   IMG_V_20_U | 8    | -    |        | IMG_V_20 | rom_np  | auto | 1       |
|   IMG_V_21_U | 8    | -    |        | IMG_V_21 | rom_np  | auto | 1       |
|   IMG_V_22_U | 8    | -    |        | IMG_V_22 | rom_np  | auto | 1       |
|   IMG_V_23_U | 8    | -    |        | IMG_V_23 | rom_np  | auto | 1       |
|   IMG_V_24_U | 8    | -    |        | IMG_V_24 | rom_np  | auto | 1       |
|   IMG_V_25_U | 8    | -    |        | IMG_V_25 | rom_np  | auto | 1       |
|   IMG_V_26_U | 8    | -    |        | IMG_V_26 | rom_np  | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+----------------------------------------------------+
| Type      | Options                        | Location                                           |
+-----------+--------------------------------+----------------------------------------------------+
| interface | m_axi depth=16384 port=img_in  | FAST/solution1/fast.cpp:5 in fast_accel, img_in    |
| interface | m_axi depth=16384 port=img_out | FAST/solution1/fast.cpp:6 in fast_accel, img_out   |
| interface | s_axilite port=threshold       | FAST/solution1/fast.cpp:7 in fast_accel, threshold |
| interface | s_axilite port=rows            | FAST/solution1/fast.cpp:8 in fast_accel, rows      |
| interface | s_axilite port=cols            | FAST/solution1/fast.cpp:9 in fast_accel, cols      |
| pipeline  |                                | FAST/solution1/fast.cpp:15 in fast_accel           |
| pipeline  |                                | FAST/solution1/fast.cpp:20 in fast_accel           |
+-----------+--------------------------------+----------------------------------------------------+


