module datamem(
    input clk,
    input [31:0] addr,
    input [31:0] din,
    input we_DM,
    output reg [31:0] dout
);

    reg [31:0] mem [0:31];

    always @(posedge clk) begin
        if (we_DM)
            mem[addr] <= din;
        else
            dout <= mem[addr];
    end

endmodule
