<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\TangPrimer20K_LUT-Network\primer25k\src\cmos_8_16bit.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\ddr3_memory_interface\DDR3MI.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\dvi_tx\dvi_tx.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\fifo_hs\video_fifo.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_clkdiv\gowin_clkdiv.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_pll\gowin_pll.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_pll\gowin_pll_memory.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\gowin_pll\gowin_pll_tmds.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_config.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_bit_ctrl.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_byte_ctrl.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_defines.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\i2c_master_top.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\i2c_master\timescale.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\lut_ov5640_rgb565_480_272.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\MnistLutSimple.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\sdram_controller_hs\sdram_controller_hs.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\SDRAM_controller_top_SIP\SDRAM_controller_top_SIP.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\vga_timing.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\video_frame_buffer\video_frame_buffer.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\src\video_frame_buffer\video_frame_buffer_sdram.v<br>
H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
H:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\gw_jtag.v<br>
H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Feb 17 03:43:22 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 606.164MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.5s, Peak memory usage = 606.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 0.548s, Peak memory usage = 606.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.859s, Elapsed time = 0h 0m 0.863s, Peak memory usage = 606.164MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 606.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 606.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 606.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 606.164MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 606.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.309s, Peak memory usage = 606.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.158s, Peak memory usage = 606.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 22s, Elapsed time = 0h 0m 22s, Peak memory usage = 606.164MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.464s, Peak memory usage = 606.164MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.501s, Peak memory usage = 606.164MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 30s, Elapsed time = 0h 0m 30s, Peak memory usage = 606.164MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>70</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>140</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>71</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>47</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2992</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1912</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>78</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>962</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3870</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>392</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1158</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2320</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>250</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>250</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>41</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>41</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4169(3919 LUT, 250 ALU) / 23040</td>
<td>19%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2992 / 23280</td>
<td>13%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2992 / 23280</td>
<td>13%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>19 / 56</td>
<td>34%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_pclk_ibuf/I </td>
</tr>
<tr>
<td>cmos_8_16bit_m0/cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_8_16bit_m0/de_o_s0/Q </td>
</tr>
<tr>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n38_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n38_s2/O </td>
</tr>
<tr>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n43_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n43_s2/O </td>
</tr>
<tr>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_6_0</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_s2/O </td>
</tr>
<tr>
<td>DVI_TX_Top/Pout_vs_dn[4]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Pout_vs_dn_4_s0/Q </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_icon_top/n19_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_icon_top/n19_s2/O </td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>7.500</td>
<td>133.3</td>
<td>0.000</td>
<td>3.750</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_memory/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>7.500</td>
<td>133.3</td>
<td>0.000</td>
<td>3.750</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>3.077</td>
<td>325.0</td>
<td>0.000</td>
<td>1.538</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_tmds/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.385</td>
<td>65.0</td>
<td>0.000</td>
<td>7.692</td>
<td>pll_tmds/PLLA_inst/CLKOUT0</td>
<td>pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>140.845(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
<td>100.000(MHz)</td>
<td>90.106(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>510.204(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cmos_8_16bit_m0/cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>188.413(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n38_6</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n43_6</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_6_0</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>DVI_TX_Top/Pout_vs_dn[4]</td>
<td>100.000(MHz)</td>
<td>475.624(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>gw_gao_inst_0/u_icon_top/n19_6</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>443.951(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>133.333(MHz)</td>
<td>151.573(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>65.000(MHz)</td>
<td>110.482(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.484</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.859</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>9.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>9.616</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2/I0</td>
</tr>
<tr>
<td>10.143</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2/F</td>
</tr>
<tr>
<td>10.518</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/I0</td>
</tr>
<tr>
<td>11.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/F</td>
</tr>
<tr>
<td>11.419</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/I0</td>
</tr>
<tr>
<td>11.945</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/F</td>
</tr>
<tr>
<td>12.320</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/I</td>
</tr>
<tr>
<td>13.003</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/O</td>
</tr>
<tr>
<td>13.378</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s1/I1</td>
</tr>
<tr>
<td>13.894</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>14.269</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>14.795</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>15.696</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>16.598</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>16.973</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n846_s18/I0</td>
</tr>
<tr>
<td>17.499</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n846_s18/F</td>
</tr>
<tr>
<td>17.874</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Double_wrd_flag_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>352</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Double_wrd_flag_s0/CLK</td>
</tr>
<tr>
<td>11.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdram_controller0/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
<tr>
<td>10.959</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.882, 54.160%; route: 3.750, 41.597%; tC2Q: 0.382, 4.243%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.484</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.859</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>9.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>9.616</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2/I0</td>
</tr>
<tr>
<td>10.143</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2/F</td>
</tr>
<tr>
<td>10.518</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/I0</td>
</tr>
<tr>
<td>11.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/F</td>
</tr>
<tr>
<td>11.419</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/I0</td>
</tr>
<tr>
<td>11.945</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/F</td>
</tr>
<tr>
<td>12.320</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/I</td>
</tr>
<tr>
<td>13.003</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/O</td>
</tr>
<tr>
<td>13.378</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s1/I1</td>
</tr>
<tr>
<td>13.894</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>14.269</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>14.795</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>15.696</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>16.598</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>16.973</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s0/I2</td>
</tr>
<tr>
<td>17.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s0/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>352</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_0_s0/CLK</td>
</tr>
<tr>
<td>11.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_0_s0</td>
</tr>
<tr>
<td>10.959</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.817, 53.827%; route: 3.750, 41.899%; tC2Q: 0.382, 4.274%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.484</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.859</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>9.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>9.616</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2/I0</td>
</tr>
<tr>
<td>10.143</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2/F</td>
</tr>
<tr>
<td>10.518</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/I0</td>
</tr>
<tr>
<td>11.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/F</td>
</tr>
<tr>
<td>11.419</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/I0</td>
</tr>
<tr>
<td>11.945</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/F</td>
</tr>
<tr>
<td>12.320</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/I</td>
</tr>
<tr>
<td>13.003</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/O</td>
</tr>
<tr>
<td>13.378</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s1/I1</td>
</tr>
<tr>
<td>13.894</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>14.269</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>14.795</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>15.696</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>16.598</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>16.973</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n853_s0/I2</td>
</tr>
<tr>
<td>17.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n853_s0/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>352</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_1_s0/CLK</td>
</tr>
<tr>
<td>11.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_1_s0</td>
</tr>
<tr>
<td>10.959</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.817, 53.827%; route: 3.750, 41.899%; tC2Q: 0.382, 4.274%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.484</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.859</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>9.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>9.616</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2/I0</td>
</tr>
<tr>
<td>10.143</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2/F</td>
</tr>
<tr>
<td>10.518</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/I0</td>
</tr>
<tr>
<td>11.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/F</td>
</tr>
<tr>
<td>11.419</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/I0</td>
</tr>
<tr>
<td>11.945</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/F</td>
</tr>
<tr>
<td>12.320</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/I</td>
</tr>
<tr>
<td>13.003</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/O</td>
</tr>
<tr>
<td>13.378</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s1/I1</td>
</tr>
<tr>
<td>13.894</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>14.269</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>14.795</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>15.696</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>16.598</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>16.973</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n852_s0/I2</td>
</tr>
<tr>
<td>17.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n852_s0/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>352</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>11.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td>10.959</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.817, 53.827%; route: 3.750, 41.899%; tC2Q: 0.382, 4.274%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.484</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.859</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/CLK</td>
</tr>
<tr>
<td>9.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0/Q</td>
</tr>
<tr>
<td>9.616</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2/I0</td>
</tr>
<tr>
<td>10.143</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2/F</td>
</tr>
<tr>
<td>10.518</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/I0</td>
</tr>
<tr>
<td>11.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/F</td>
</tr>
<tr>
<td>11.419</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/I0</td>
</tr>
<tr>
<td>11.945</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/O_sdrc_addr_d_0_s/F</td>
</tr>
<tr>
<td>12.320</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/I</td>
</tr>
<tr>
<td>13.003</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>sdram_controller0/I_sdrc_addr_0_ibuf/O</td>
</tr>
<tr>
<td>13.378</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s1/I1</td>
</tr>
<tr>
<td>13.894</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>sdram_controller0/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>14.269</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>14.795</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>15.696</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>16.598</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>sdram_controller0/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>16.973</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n851_s0/I2</td>
</tr>
<tr>
<td>17.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/n851_s0/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>352</td>
<td>sdram_controller0/I_sdrc_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_3_s0/CLK</td>
</tr>
<tr>
<td>11.023</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_3_s0</td>
</tr>
<tr>
<td>10.959</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdram_controller0/sdrc_top_inst/U1/Data_len_0_wrd_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.817, 53.827%; route: 3.750, 41.899%; tC2Q: 0.382, 4.274%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
