Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 6219028E7BE
	for <lists+qemu-devel@lfdr.de>; Wed, 14 Oct 2020 22:13:04 +0200 (CEST)
Received: from localhost ([::1]:44780 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1kSn8x-0003Hv-FM
	for lists+qemu-devel@lfdr.de; Wed, 14 Oct 2020 16:13:03 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:50818)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <baturo.alexey@gmail.com>)
 id 1kSn6n-0002IM-P2; Wed, 14 Oct 2020 16:10:49 -0400
Received: from mail-lj1-x241.google.com ([2a00:1450:4864:20::241]:43877)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <baturo.alexey@gmail.com>)
 id 1kSn6l-0007dl-Nl; Wed, 14 Oct 2020 16:10:49 -0400
Received: by mail-lj1-x241.google.com with SMTP id d24so731563ljg.10;
 Wed, 14 Oct 2020 13:10:46 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=72SZ9cxwkRtG3NXL2bJ4mQ0D58nPjicBnNam220smc8=;
 b=kI0AOCUq7aEEbff5uNkOYDBvDDgmOGUnN6cBF8z/eo8ruHkgEzXhhYu4yEH5SutVMV
 aNvmMfHaF5B3zTbcntGgmcGLYHXJl/oj6kdpJ/Ebc+n3iLn9F+jRIB9iqYSMkbO5z2a6
 XetOlhAEZ/e8+Dby2qngsGSDnyXOcTwunLqpdCvZ1wTova4qQK51RHdMY/nyEIHZY3ng
 GKErvwLURxmEYULEFqY43z9Q0881Vpjlur9vUQlL8C3cmwsGeUnG27Lr1EfSg5BhVfRy
 izWidtsVZJh9ecgJ0O30nbo5XvF5Y8uwFfuUyHj87MAxYgJex5ciFIJoVy0TTD/3jsFg
 PYnQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=72SZ9cxwkRtG3NXL2bJ4mQ0D58nPjicBnNam220smc8=;
 b=ioGa5vp/gEa8C1L0EHdsW/7h3QhtMGYanagKioF8NbxesWW+yjikB1F7qQNVHpD9Ny
 UoaDZFA2DIOduVOLPSRRqQZjlDcFPR+JywnMOx1PjtCcuQrC6aiaHZUm9tP7l/+LtbPw
 UWz0Tn1ez+uS5mRVWPs2FrAJYwCE3BTbC9SzJkhYSKFeAEpwHDyiSA/J3d9FiQgyb24X
 b9gpiYZgWrXhQS6yzw2ym3xlgJ08P8fpgrs5V7ozAWw7AGvkyvRAAugM7wgd1CNBLVVz
 gAXWsrFfrF9vfxG4e8cv66z8hQgtBJGmjCgj1T8c1AEYpf5n/nMM5GbyXILOOkaZL/wa
 0zsA==
X-Gm-Message-State: AOAM530qTDxLZWYKERjgpXbC+HfzPvMP/u464e8x72i0UxE38T5tJbar
 bbZqOzWLHWyP8zkPZgUbvK/aympjXXynIXH0syM=
X-Google-Smtp-Source: ABdhPJy0sSudl1dMowxSfzUlgWYCGXYQnS4atzCvMbWQVbJjZ6RSPtp5KkfHPqdWuKDD8dFiKLSutZiLdsBkTwzh8bU=
X-Received: by 2002:a2e:6a19:: with SMTP id f25mr139187ljc.386.1602706244232; 
 Wed, 14 Oct 2020 13:10:44 -0700 (PDT)
MIME-Version: 1.0
References: <20201014170159.26932-1-space.monkey.delivers@gmail.com>
 <20201014170159.26932-5-space.monkey.delivers@gmail.com>
 <b13721d7-241a-3d81-fa8d-5d7cc0e780b7@linaro.org>
In-Reply-To: <b13721d7-241a-3d81-fa8d-5d7cc0e780b7@linaro.org>
From: Alexey Baturo <baturo.alexey@gmail.com>
Date: Wed, 14 Oct 2020 23:10:33 +0300
Message-ID: <CAFukJ-DM1WJ1H6_FvSbgC8TpHmxjZFCMhSOopnfCF5mey9JaCQ@mail.gmail.com>
Subject: Re: [PATCH 4/5] [RISCV_PM] Add address masking functions required for
 RISC-V Pointer Masking extension
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: multipart/alternative; boundary="0000000000005de7e205b1a720f6"
Received-SPF: pass client-ip=2a00:1450:4864:20::241;
 envelope-from=baturo.alexey@gmail.com; helo=mail-lj1-x241.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 HTML_MESSAGE=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V TCG CPUs" <qemu-riscv@nongnu.org>,
 Sagar Karandikar <sagark@eecs.berkeley.edu>,
 Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
 "open list:All patches CC here" <qemu-devel@nongnu.org>,
 "space.monkey.delivers@gmail.com" <space.monkey.delivers@gmail.com>,
 Alistair Francis <Alistair.Francis@wdc.com>,
 Anatoly Parshintsev <kupokupokupopo@gmail.com>,
 Palmer Dabbelt <palmer@dabbelt.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

--0000000000005de7e205b1a720f6
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

> I suggest adding a stub version of this function to patch 5, and then
swap patch 4 and patch 5.
Thanks, will do.

>This bakes in values from ENV without adding any way to verify that those
values are still current.
If I correctly get your idea, you're talking about the situation, when
DisasContext was initialized with some values, which at some point got
changed, so this could lead to incorrect address masking. I tried to handle
this situation by dropping the translation cache in case different values
are written in any of the PM CSRs, which I assumed would lead to refilling
the DIsasContext structure.
This is obviously not the best way to do it, since it may lead to
performance degradation in some cases, so let me process your suggestion
and try to implement it.

Thanks!

=D1=81=D1=80, 14 =D0=BE=D0=BA=D1=82. 2020 =D0=B3. =D0=B2 22:19, Richard Hen=
derson <richard.henderson@linaro.org
>:

> On 10/14/20 10:01 AM, Alexey Baturo wrote:
> > +static TCGv_i64 apply_pointer_masking(DisasContext *s, TCGv_i64 addr)
> > +{
> > +    gen_pm_adjust_address(s, addr, addr);
> > +    return addr;
> > +}
>
> This function is unused in this patch, which means the series as a whole =
is
> non-bisectable.
>
> Rather than merge the two, I suggest adding a stub version of this
> function to
> patch 5, and then swap patch 4 and patch 5.  So you will add uses of
> apply_pointer_masking without actually implementing it yet.  Which should
> be fine.
>
> > @@ -800,8 +836,36 @@ static void riscv_tr_init_disas_context
> >      } else {
> >          ctx->virt_enabled =3D false;
> >      }
> > +    if (riscv_has_ext(env, RVJ)) {
> > +        switch (env->priv) {
> > +        case PRV_U:
> > +            ctx->pm_enabled =3D get_field(env->mmte, UMTE_U_PM_ENABLE)=
;
> > +            ctx->pm_mask =3D env->upmmask;
> > +            ctx->pm_base =3D env->upmbase;
> > +            break;
> > +        case PRV_S:
> > +            ctx->pm_enabled =3D get_field(env->mmte, SMTE_S_PM_ENABLE)=
;
> > +            ctx->pm_mask =3D env->spmmask;
> > +            ctx->pm_base =3D env->spmbase;
> > +            break;
> > +        case PRV_M:
> > +            ctx->pm_enabled =3D get_field(env->mmte, MMTE_M_PM_ENABLE)=
;
> > +            ctx->pm_mask =3D env->mpmmask;
>
> You can't read env like this.
>
> This bakes in values from ENV without adding any way to verify that those
> values are still current.
>
> The one thing that you must bake into the generated code is the state of
> PM_ENABLE.  Anything else would penalize normal risc-v emulation.
>
> You do that in cpu_get_tb_cpu_state().  Allocate one bit to hold
> the current state of the flag.  E.g.
>
> FIELD(TB_FLAGS, PM_ENABLED, 9, 1)
>
> then fill it in from the correct mmte bit for priv (which itself is
> encoded by
> cpu_mmu_index()).
>
> Except for special cases, the mask and base variables cannot be placed in=
to
> TB_FLAGS.  For now, I think it's best to ignore the special cases and
> implement
> them all as tcg globals.  Which means that we do *not* bake in a particul=
ar
> value, but instead read the value from env at runtime.
>
> So, in riscv_translate_init, you create new globals for each of the mask
> and
> base.  In riscv_tr_init_disas_context you examine priv (via mmu_index) an=
d
> assign one pair of the globals to DisasContext, so that you don't have to
> keep
> looking them up.
>
> Then you have
>
> static void gen_pm_adjust_address(DisasContext *s,
>                                   TCGv_i64 dst,
>                                   TCGv_i64 src)
> {
>     if (s->pm_enabled =3D=3D 0) {
>         /* Load unmodified address */
>         tcg_gen_mov_i64(dst, src);
>     } else {
>         tcg_gen_andc_i64(dst, src, s->pm_mask);
>         tcg_gen_or_i64(dst, dst, s->pm_base);
>     }
> }
>
>
> r~
>

--0000000000005de7e205b1a720f6
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<div dir=3D"ltr">&gt; I suggest adding a stub version of this function to p=
atch 5, and then swap patch 4 and patch 5.<div>Thanks, will do.</div><div><=
br></div><div>&gt;This bakes in values from ENV without adding any way to v=
erify that those values are still current.</div><div>If I correctly get you=
r idea, you&#39;re talking about the situation, when DisasContext was initi=
alized with some values, which at some point got changed, so this could lea=
d to incorrect address masking. I tried to handle this situation by droppin=
g the translation cache in case different values are written in any of the =
PM CSRs, which I assumed would lead to refilling the DIsasContext structure=
.</div><div>This is obviously not the best way to do it, since it may lead =
to performance degradation in some cases, so let me process your suggestion=
 and try to implement it.</div><div><br></div><div>Thanks!</div></div><br><=
div class=3D"gmail_quote"><div dir=3D"ltr" class=3D"gmail_attr">=D1=81=D1=
=80, 14 =D0=BE=D0=BA=D1=82. 2020 =D0=B3. =D0=B2 22:19, Richard Henderson &l=
t;<a href=3D"mailto:richard.henderson@linaro.org">richard.henderson@linaro.=
org</a>&gt;:<br></div><blockquote class=3D"gmail_quote" style=3D"margin:0px=
 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">On =
10/14/20 10:01 AM, Alexey Baturo wrote:<br>
&gt; +static TCGv_i64 apply_pointer_masking(DisasContext *s, TCGv_i64 addr)=
<br>
&gt; +{<br>
&gt; +=C2=A0 =C2=A0 gen_pm_adjust_address(s, addr, addr);<br>
&gt; +=C2=A0 =C2=A0 return addr;<br>
&gt; +}<br>
<br>
This function is unused in this patch, which means the series as a whole is=
<br>
non-bisectable.<br>
<br>
Rather than merge the two, I suggest adding a stub version of this function=
 to<br>
patch 5, and then swap patch 4 and patch 5.=C2=A0 So you will add uses of<b=
r>
apply_pointer_masking without actually implementing it yet.=C2=A0 Which sho=
uld be fine.<br>
<br>
&gt; @@ -800,8 +836,36 @@ static void riscv_tr_init_disas_context<br>
&gt;=C2=A0 =C2=A0 =C2=A0 } else {<br>
&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 ctx-&gt;virt_enabled =3D false;<br>
&gt;=C2=A0 =C2=A0 =C2=A0 }<br>
&gt; +=C2=A0 =C2=A0 if (riscv_has_ext(env, RVJ)) {<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 switch (env-&gt;priv) {<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 case PRV_U:<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 ctx-&gt;pm_enabled =3D get_=
field(env-&gt;mmte, UMTE_U_PM_ENABLE);<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 ctx-&gt;pm_mask =3D env-&gt=
;upmmask;<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 ctx-&gt;pm_base =3D env-&gt=
;upmbase;<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 case PRV_S:<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 ctx-&gt;pm_enabled =3D get_=
field(env-&gt;mmte, SMTE_S_PM_ENABLE);<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 ctx-&gt;pm_mask =3D env-&gt=
;spmmask;<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 ctx-&gt;pm_base =3D env-&gt=
;spmbase;<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 case PRV_M:<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 ctx-&gt;pm_enabled =3D get_=
field(env-&gt;mmte, MMTE_M_PM_ENABLE);<br>
&gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 ctx-&gt;pm_mask =3D env-&gt=
;mpmmask;<br>
<br>
You can&#39;t read env like this.<br>
<br>
This bakes in values from ENV without adding any way to verify that those<b=
r>
values are still current.<br>
<br>
The one thing that you must bake into the generated code is the state of<br=
>
PM_ENABLE.=C2=A0 Anything else would penalize normal risc-v emulation.<br>
<br>
You do that in cpu_get_tb_cpu_state().=C2=A0 Allocate one bit to hold<br>
the current state of the flag.=C2=A0 E.g.<br>
<br>
FIELD(TB_FLAGS, PM_ENABLED, 9, 1)<br>
<br>
then fill it in from the correct mmte bit for priv (which itself is encoded=
 by<br>
cpu_mmu_index()).<br>
<br>
Except for special cases, the mask and base variables cannot be placed into=
<br>
TB_FLAGS.=C2=A0 For now, I think it&#39;s best to ignore the special cases =
and implement<br>
them all as tcg globals.=C2=A0 Which means that we do *not* bake in a parti=
cular<br>
value, but instead read the value from env at runtime.<br>
<br>
So, in riscv_translate_init, you create new globals for each of the mask an=
d<br>
base.=C2=A0 In riscv_tr_init_disas_context you examine priv (via mmu_index)=
 and<br>
assign one pair of the globals to DisasContext, so that you don&#39;t have =
to keep<br>
looking them up.<br>
<br>
Then you have<br>
<br>
static void gen_pm_adjust_address(DisasContext *s,<br>
=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 TCGv_i64 dst,<br>
=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 TCGv_i64 src)<br>
{<br>
=C2=A0 =C2=A0 if (s-&gt;pm_enabled =3D=3D 0) {<br>
=C2=A0 =C2=A0 =C2=A0 =C2=A0 /* Load unmodified address */<br>
=C2=A0 =C2=A0 =C2=A0 =C2=A0 tcg_gen_mov_i64(dst, src);<br>
=C2=A0 =C2=A0 } else {<br>
=C2=A0 =C2=A0 =C2=A0 =C2=A0 tcg_gen_andc_i64(dst, src, s-&gt;pm_mask);<br>
=C2=A0 =C2=A0 =C2=A0 =C2=A0 tcg_gen_or_i64(dst, dst, s-&gt;pm_base);<br>
=C2=A0 =C2=A0 }<br>
}<br>
<br>
<br>
r~<br>
</blockquote></div>

--0000000000005de7e205b1a720f6--

