{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx",
   "board_id": "u280",
   "name": "gen3x16_xdma_1",
   "version_major": "202211",
   "version_minor": "1",
   "description": "\nThis platform targets the Alveo U280 Data Center Accelerator Card. This high-performance acceleration platform features up to two channels of DDR4-2400 SDRAM which are instantiated as required by the user kernels for high fabric resource availability, HBM, the expanded partial reconfiguration flow for high fabric resource availability, and Xilinx DMA Subsystem for PCI Express with PCIe Gen3 x16 connectivity.\n    ",
   "generated_by": {
    "name": "Vivado",
    "version": "2022.1.1",
    "cl": "3557992",
    "time_stamp": "Tue Jul 12 12:59:20 2022"
   },
   "board": {
    "name": "xilinx.com:au280:1.3",
    "vendor": "xilinx.com",
    "part": "xcu280-fsvh2892-2L-e",
    "board_part": "xilinx.com:au280:part0:1.3"
   },
   "available_resources": {
    "LUT": "1303680",
    "REG": "2266560",
    "BRAM": "2016",
    "DSP": "9024",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Hbm",
     "used": "yes",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[0]",
     "slr": "SLR0",
     "spTag": "HBM[0]"
    },
    {
     "id": "1",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[1]",
     "slr": "SLR0",
     "spTag": "HBM[1]"
    },
    {
     "id": "2",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[2]",
     "slr": "SLR0",
     "spTag": "HBM[2]"
    },
    {
     "id": "3",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[3]",
     "slr": "SLR0",
     "spTag": "HBM[3]"
    },
    {
     "id": "4",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[4]",
     "slr": "SLR0",
     "spTag": "HBM[4]"
    },
    {
     "id": "5",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[5]",
     "slr": "SLR0",
     "spTag": "HBM[5]"
    },
    {
     "id": "6",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[6]",
     "slr": "SLR0",
     "spTag": "HBM[6]"
    },
    {
     "id": "7",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[7]",
     "slr": "SLR0",
     "spTag": "HBM[7]"
    },
    {
     "id": "8",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[8]",
     "slr": "SLR0",
     "spTag": "HBM[8]"
    },
    {
     "id": "9",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[9]",
     "slr": "SLR0",
     "spTag": "HBM[9]"
    },
    {
     "id": "10",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[10]",
     "slr": "SLR0",
     "spTag": "HBM[10]"
    },
    {
     "id": "11",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[11]",
     "slr": "SLR0",
     "spTag": "HBM[11]"
    },
    {
     "id": "12",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[12]",
     "slr": "SLR0",
     "spTag": "HBM[12]"
    },
    {
     "id": "13",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[13]",
     "slr": "SLR0",
     "spTag": "HBM[13]"
    },
    {
     "id": "14",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[14]",
     "slr": "SLR0",
     "spTag": "HBM[14]"
    },
    {
     "id": "15",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[15]",
     "slr": "SLR0",
     "spTag": "HBM[15]"
    },
    {
     "id": "16",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[16]",
     "slr": "SLR0",
     "spTag": "HBM[16]"
    },
    {
     "id": "17",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[17]",
     "slr": "SLR0",
     "spTag": "HBM[17]"
    },
    {
     "id": "18",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[18]",
     "slr": "SLR0",
     "spTag": "HBM[18]"
    },
    {
     "id": "19",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[19]",
     "slr": "SLR0",
     "spTag": "HBM[19]"
    },
    {
     "id": "20",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[20]",
     "slr": "SLR0",
     "spTag": "HBM[20]"
    },
    {
     "id": "21",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[21]",
     "slr": "SLR0",
     "spTag": "HBM[21]"
    },
    {
     "id": "22",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[22]",
     "slr": "SLR0",
     "spTag": "HBM[22]"
    },
    {
     "id": "23",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[23]",
     "slr": "SLR0",
     "spTag": "HBM[23]"
    },
    {
     "id": "24",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[24]",
     "slr": "SLR0",
     "spTag": "HBM[24]"
    },
    {
     "id": "25",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[25]",
     "slr": "SLR0",
     "spTag": "HBM[25]"
    },
    {
     "id": "26",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[26]",
     "slr": "SLR0",
     "spTag": "HBM[26]"
    },
    {
     "id": "27",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[27]",
     "slr": "SLR0",
     "spTag": "HBM[27]"
    },
    {
     "id": "28",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[28]",
     "slr": "SLR0",
     "spTag": "HBM[28]"
    },
    {
     "id": "29",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[29]",
     "slr": "SLR0",
     "spTag": "HBM[29]"
    },
    {
     "id": "30",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[30]",
     "slr": "SLR0",
     "spTag": "HBM[30]"
    },
    {
     "id": "31",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HBM[31]",
     "slr": "SLR0",
     "spTag": "HBM[31]"
    },
    {
     "id": "32",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "bank0",
     "slr": "SLR0",
     "spTag": "DDR[0]"
    },
    {
     "id": "33",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "bank1",
     "slr": "SLR1",
     "spTag": "DDR[1]"
    },
    {
     "id": "34",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "PLRAM[0]",
     "slr": "SLR0",
     "spTag": "PLRAM[0]"
    },
    {
     "id": "35",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "PLRAM[1]",
     "slr": "SLR0",
     "spTag": "PLRAM[1]"
    },
    {
     "id": "36",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "PLRAM[2]",
     "slr": "SLR1",
     "spTag": "PLRAM[2]"
    },
    {
     "id": "37",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "PLRAM[3]",
     "slr": "SLR1",
     "spTag": "PLRAM[3]"
    },
    {
     "id": "38",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "PLRAM[4]",
     "slr": "SLR2",
     "spTag": "PLRAM[4]"
    },
    {
     "id": "39",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "PLRAM[5]",
     "slr": "SLR2",
     "spTag": "PLRAM[5]"
    },
    {
     "id": "40",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HOST[0]",
     "slr": "SLR2",
     "spTag": "HOST[0]"
    },
    {
     "id": "41",
     "type": "DirectConnection",
     "used": "yes",
     "sizeKB": "",
     "base_address": "",
     "tag": "dc_0",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "42",
     "type": "DirectConnection",
     "used": "yes",
     "sizeKB": "",
     "base_address": "",
     "tag": "dc_1",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "43",
     "type": "DirectConnection",
     "used": "yes",
     "sizeKB": "",
     "base_address": "",
     "tag": "dc_2",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "44",
     "type": "DirectConnection",
     "used": "yes",
     "sizeKB": "",
     "base_address": "",
     "tag": "dc_3",
     "slr": "",
     "spTag": ""
    }
   ],
   "design_intent": [
    "dataCenter",
    "externalHost",
    "serverManaged"
   ],
   "clocks": [
    {
     "name": "CPU",
     "orig_name": "CPU",
     "id": -1,
     "default": false,
     "type": "RESERVED",
     "spec_frequency": 1,
     "spec_period": 1000,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 0",
     "orig_name": "ulp_ucs_aclk_kernel_00",
     "id": 0,
     "default": false,
     "type": "SCALABLE",
     "spec_frequency": 300,
     "spec_period": 3.333333,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 1",
     "orig_name": "ulp_ucs_aclk_kernel_01",
     "id": 1,
     "default": false,
     "type": "SCALABLE",
     "spec_frequency": 500,
     "spec_period": 2,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 2",
     "orig_name": "_bd_top_blp_s_aclk_freerun_ref_00",
     "id": 2,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 100,
     "spec_period": 10,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    }
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2022.2",
    "cl": "3671529",
    "time_stamp": "2022-10-13-17:52:11",
    "options": "/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -s -O3 --target hw --platform xilinx_u280_gen3x16_xdma_1_202211_1 --hls.jobs 32 --remote_ip_cache /home/x_thileeb/repos/ops-hls-pact25-artifact/hancoded_apps/poisson2d/u280_project/../../IP_CACHE --temp_dir bin/hw/temp_dir/link/ --log_dir bin/hw/temp_dir/link/logs/ --link --config stencil_u280.ini -o bin/hw/app_device.xclbin ./bin/hw/SLR0.xo ./bin/hw/SLR1.xo ./bin/hw/SLR2.xo ",
    "xclbin_name": "app_device",
    "uuid": "a7bd16bc-2e4b-4e65-8594-5314de932b27",
    "link_uuid": "a7bd16bc-2e4b-4e65-8594-5314de932b27",
    "package_uuid": "",
    "system_compile_flow": false
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "level0_i/ulp",
     "available_resources": {
      "LUT": "1133280",
      "REG": "2266560",
      "BRAM": "1776",
      "DSP": "8304",
      "by_SLR": [
       {
        "name": "SLR2",
        "LUT": "381600",
        "REG": "763200",
        "BRAM": "600",
        "DSP": "2856",
        "URAM": "320"
       },
       {
        "name": "SLR0",
        "LUT": "386880",
        "REG": "773760",
        "BRAM": "600",
        "DSP": "2664",
        "URAM": "320"
       },
       {
        "name": "SLR1",
        "LUT": "364800",
        "REG": "729600",
        "BRAM": "576",
        "DSP": "2784",
        "URAM": "320"
       }
      ],
      "URAM": ""
     },
     "kernels": [
      {
       "name": "stencil_SLR2",
       "estimated_resources": {
        "LUT": "334",
        "REG": "790",
        "BRAM": "",
        "DSP": "",
        "URAM": ""
       },
       "ports": [
        {
         "name": "IN_R",
         "mode": "read_only",
         "range": "",
         "data_width": "256",
         "port_type": "stream",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "OUT_R",
         "mode": "write_only",
         "range": "",
         "data_width": "256",
         "port_type": "stream",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x38",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "size0",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "size1",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x18",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "xdim0",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x20",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "3",
         "name": "count",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "4",
         "name": "batches",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x30",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "5",
         "name": "in",
         "address_qualifier": "4",
         "port": "IN_R",
         "size": "0x0",
         "offset": "0x0",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "stream\u003chls::axis\u003cap_uint\u003c256\u003e, 0, 0, 0\u003e, 0\u003e&",
         "direction": "DirUnknown"
        },
        {
         "id": "6",
         "name": "out",
         "address_qualifier": "4",
         "port": "OUT_R",
         "size": "0x0",
         "offset": "0x0",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "stream\u003chls::axis\u003cap_uint\u003c256\u003e, 0, 0, 0\u003e, 0\u003e&",
         "direction": "DirUnknown"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": []
      },
      {
       "name": "stencil_SLR1",
       "estimated_resources": {
        "LUT": "388",
        "REG": "918",
        "BRAM": "",
        "DSP": "",
        "URAM": ""
       },
       "ports": [
        {
         "name": "IN1",
         "mode": "read_only",
         "range": "",
         "data_width": "256",
         "port_type": "stream",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "OUT1",
         "mode": "write_only",
         "range": "",
         "data_width": "256",
         "port_type": "stream",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "IN2",
         "mode": "read_only",
         "range": "",
         "data_width": "256",
         "port_type": "stream",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "OUT2",
         "mode": "write_only",
         "range": "",
         "data_width": "256",
         "port_type": "stream",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x38",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "size0",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "size1",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x18",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "xdim0",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x20",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "3",
         "name": "count",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "4",
         "name": "batches",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x30",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "5",
         "name": "in1",
         "address_qualifier": "4",
         "port": "IN1",
         "size": "0x0",
         "offset": "0x0",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "stream\u003chls::axis\u003cap_uint\u003c256\u003e, 0, 0, 0\u003e, 0\u003e&",
         "direction": "DirUnknown"
        },
        {
         "id": "6",
         "name": "out1",
         "address_qualifier": "4",
         "port": "OUT1",
         "size": "0x0",
         "offset": "0x0",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "stream\u003chls::axis\u003cap_uint\u003c256\u003e, 0, 0, 0\u003e, 0\u003e&",
         "direction": "DirUnknown"
        },
        {
         "id": "7",
         "name": "in2",
         "address_qualifier": "4",
         "port": "IN2",
         "size": "0x0",
         "offset": "0x0",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "stream\u003chls::axis\u003cap_uint\u003c256\u003e, 0, 0, 0\u003e, 0\u003e&",
         "direction": "DirUnknown"
        },
        {
         "id": "8",
         "name": "out2",
         "address_qualifier": "4",
         "port": "OUT2",
         "size": "0x0",
         "offset": "0x0",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "stream\u003chls::axis\u003cap_uint\u003c256\u003e, 0, 0, 0\u003e, 0\u003e&",
         "direction": "DirUnknown"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": []
      },
      {
       "name": "stencil_SLR0",
       "estimated_resources": {
        "LUT": "38",
        "REG": "3",
        "BRAM": "",
        "DSP": "",
        "URAM": ""
       },
       "ports": [
        {
         "name": "M_AXI_GMEM0",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "512",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "IN_R",
         "mode": "read_only",
         "range": "",
         "data_width": "256",
         "port_type": "stream",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "OUT_R",
         "mode": "write_only",
         "range": "",
         "data_width": "256",
         "port_type": "stream",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x50",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "arg0",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM0",
         "size": "0x8",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "arg1",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM0",
         "size": "0x8",
         "offset": "0x1C",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "size0",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "3",
         "name": "size1",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x30",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "4",
         "name": "xdim0",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x38",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "5",
         "name": "count",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x40",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "6",
         "name": "batches",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x48",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "7",
         "name": "in",
         "address_qualifier": "4",
         "port": "IN_R",
         "size": "0x0",
         "offset": "0x0",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "stream\u003chls::axis\u003cap_uint\u003c256\u003e, 0, 0, 0\u003e, 0\u003e&",
         "direction": "DirUnknown"
        },
        {
         "id": "8",
         "name": "out",
         "address_qualifier": "4",
         "port": "OUT_R",
         "size": "0x0",
         "offset": "0x0",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "stream\u003chls::axis\u003cap_uint\u003c256\u003e, 0, 0, 0\u003e, 0\u003e&",
         "direction": "DirUnknown"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": []
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "stencil_SLR0",
       "cu_name": "stencil_SLR0_1",
       "base_address": "",
       "actual_resources": [
        {
         "design_state": "routed",
         "LUT": "220196",
         "REG": "412772",
         "BRAM": "30",
         "DSP": "1672",
         "URAM": "208"
        },
        {
         "design_state": "fully_placed",
         "LUT": "220196",
         "REG": "412772",
         "BRAM": "30",
         "DSP": "1672",
         "URAM": "208"
        },
        {
         "design_state": "synthesized",
         "LUT": "262018",
         "REG": "413570",
         "BRAM": "30",
         "DSP": "1672",
         "URAM": "208"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "0",
         "requested_frequency": 0,
         "achieved_frequency": 0
        }
       ],
       "reset_port_names": [
        "ap_rst_n"
       ],
       "slr_resources": [
        {
         "slr_name": "SLR0",
         "resource_utilization": [
          {
           "resource_name": "LUT",
           "used": "220196",
           "available": "439680"
          },
          {
           "resource_name": "LUTAsLogic",
           "used": "204389",
           "available": "439680"
          },
          {
           "resource_name": "LUTAsMem",
           "used": "15807",
           "available": "205440"
          },
          {
           "resource_name": "REG",
           "used": "412772",
           "available": "879360"
          },
          {
           "resource_name": "CARRY8",
           "used": "9677",
           "available": "54960"
          },
          {
           "resource_name": "F7MUX",
           "used": "759",
           "available": "219840"
          },
          {
           "resource_name": "F8MUX",
           "used": "0",
           "available": "109920"
          },
          {
           "resource_name": "F9MUX",
           "used": "0",
           "available": "54960"
          },
          {
           "resource_name": "BRAM",
           "used": "30.5",
           "available": "672"
          },
          {
           "resource_name": "URAM",
           "used": "208",
           "available": "320"
          },
          {
           "resource_name": "DSPs",
           "used": "1672",
           "available": "2880"
          }
         ]
        },
        {
         "slr_name": "SLR1",
         "resource_utilization": [
          {
           "resource_name": "LUT",
           "used": "0",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsLogic",
           "used": "0",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsMem",
           "used": "0",
           "available": "197760"
          },
          {
           "resource_name": "REG",
           "used": "0",
           "available": "864000"
          },
          {
           "resource_name": "CARRY8",
           "used": "0",
           "available": "54000"
          },
          {
           "resource_name": "F7MUX",
           "used": "0",
           "available": "216000"
          },
          {
           "resource_name": "F8MUX",
           "used": "0",
           "available": "108000"
          },
          {
           "resource_name": "F9MUX",
           "used": "0",
           "available": "54000"
          },
          {
           "resource_name": "BRAM",
           "used": "0",
           "available": "672"
          },
          {
           "resource_name": "URAM",
           "used": "0",
           "available": "320"
          },
          {
           "resource_name": "DSPs",
           "used": "0",
           "available": "3072"
          }
         ]
        },
        {
         "slr_name": "SLR2",
         "resource_utilization": [
          {
           "resource_name": "LUT",
           "used": "0",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsLogic",
           "used": "0",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsMem",
           "used": "0",
           "available": "197760"
          },
          {
           "resource_name": "REG",
           "used": "0",
           "available": "864000"
          },
          {
           "resource_name": "CARRY8",
           "used": "0",
           "available": "54000"
          },
          {
           "resource_name": "F7MUX",
           "used": "0",
           "available": "216000"
          },
          {
           "resource_name": "F8MUX",
           "used": "0",
           "available": "108000"
          },
          {
           "resource_name": "F9MUX",
           "used": "0",
           "available": "54000"
          },
          {
           "resource_name": "BRAM",
           "used": "0",
           "available": "672"
          },
          {
           "resource_name": "URAM",
           "used": "0",
           "available": "320"
          },
          {
           "resource_name": "DSPs",
           "used": "0",
           "available": "3072"
          }
         ]
        }
       ]
      },
      {
       "id": "1",
       "kernel_name": "stencil_SLR1",
       "cu_name": "stencil_SLR1_1",
       "base_address": "",
       "actual_resources": [
        {
         "design_state": "routed",
         "LUT": "215871",
         "REG": "409640",
         "BRAM": "0",
         "DSP": "1672",
         "URAM": "208"
        },
        {
         "design_state": "fully_placed",
         "LUT": "215871",
         "REG": "409640",
         "BRAM": "0",
         "DSP": "1672",
         "URAM": "208"
        },
        {
         "design_state": "synthesized",
         "LUT": "258126",
         "REG": "410389",
         "BRAM": "0",
         "DSP": "1672",
         "URAM": "208"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "0",
         "requested_frequency": 0,
         "achieved_frequency": 0
        }
       ],
       "reset_port_names": [
        "ap_rst_n"
       ],
       "slr_resources": [
        {
         "slr_name": "SLR0",
         "resource_utilization": [
          {
           "resource_name": "LUT",
           "used": "0",
           "available": "439680"
          },
          {
           "resource_name": "LUTAsLogic",
           "used": "0",
           "available": "439680"
          },
          {
           "resource_name": "LUTAsMem",
           "used": "0",
           "available": "205440"
          },
          {
           "resource_name": "REG",
           "used": "0",
           "available": "879360"
          },
          {
           "resource_name": "CARRY8",
           "used": "0",
           "available": "54960"
          },
          {
           "resource_name": "F7MUX",
           "used": "0",
           "available": "219840"
          },
          {
           "resource_name": "F8MUX",
           "used": "0",
           "available": "109920"
          },
          {
           "resource_name": "F9MUX",
           "used": "0",
           "available": "54960"
          },
          {
           "resource_name": "BRAM",
           "used": "0",
           "available": "672"
          },
          {
           "resource_name": "URAM",
           "used": "0",
           "available": "320"
          },
          {
           "resource_name": "DSPs",
           "used": "0",
           "available": "2880"
          }
         ]
        },
        {
         "slr_name": "SLR1",
         "resource_utilization": [
          {
           "resource_name": "LUT",
           "used": "215871",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsLogic",
           "used": "201813",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsMem",
           "used": "14058",
           "available": "197760"
          },
          {
           "resource_name": "REG",
           "used": "409640",
           "available": "864000"
          },
          {
           "resource_name": "CARRY8",
           "used": "9614",
           "available": "54000"
          },
          {
           "resource_name": "F7MUX",
           "used": "0",
           "available": "216000"
          },
          {
           "resource_name": "F8MUX",
           "used": "0",
           "available": "108000"
          },
          {
           "resource_name": "F9MUX",
           "used": "0",
           "available": "54000"
          },
          {
           "resource_name": "BRAM",
           "used": "0",
           "available": "672"
          },
          {
           "resource_name": "URAM",
           "used": "208",
           "available": "320"
          },
          {
           "resource_name": "DSPs",
           "used": "1672",
           "available": "3072"
          }
         ]
        },
        {
         "slr_name": "SLR2",
         "resource_utilization": [
          {
           "resource_name": "LUT",
           "used": "0",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsLogic",
           "used": "0",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsMem",
           "used": "0",
           "available": "197760"
          },
          {
           "resource_name": "REG",
           "used": "0",
           "available": "864000"
          },
          {
           "resource_name": "CARRY8",
           "used": "0",
           "available": "54000"
          },
          {
           "resource_name": "F7MUX",
           "used": "0",
           "available": "216000"
          },
          {
           "resource_name": "F8MUX",
           "used": "0",
           "available": "108000"
          },
          {
           "resource_name": "F9MUX",
           "used": "0",
           "available": "54000"
          },
          {
           "resource_name": "BRAM",
           "used": "0",
           "available": "672"
          },
          {
           "resource_name": "URAM",
           "used": "0",
           "available": "320"
          },
          {
           "resource_name": "DSPs",
           "used": "0",
           "available": "3072"
          }
         ]
        }
       ]
      },
      {
       "id": "2",
       "kernel_name": "stencil_SLR2",
       "cu_name": "stencil_SLR2_1",
       "base_address": "",
       "actual_resources": [
        {
         "design_state": "routed",
         "LUT": "214082",
         "REG": "407879",
         "BRAM": "0",
         "DSP": "1672",
         "URAM": "208"
        },
        {
         "design_state": "fully_placed",
         "LUT": "214082",
         "REG": "407879",
         "BRAM": "0",
         "DSP": "1672",
         "URAM": "208"
        },
        {
         "design_state": "synthesized",
         "LUT": "257350",
         "REG": "408617",
         "BRAM": "0",
         "DSP": "1672",
         "URAM": "208"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "0",
         "requested_frequency": 0,
         "achieved_frequency": 0
        }
       ],
       "reset_port_names": [
        "ap_rst_n"
       ],
       "slr_resources": [
        {
         "slr_name": "SLR0",
         "resource_utilization": [
          {
           "resource_name": "LUT",
           "used": "0",
           "available": "439680"
          },
          {
           "resource_name": "LUTAsLogic",
           "used": "0",
           "available": "439680"
          },
          {
           "resource_name": "LUTAsMem",
           "used": "0",
           "available": "205440"
          },
          {
           "resource_name": "REG",
           "used": "0",
           "available": "879360"
          },
          {
           "resource_name": "CARRY8",
           "used": "0",
           "available": "54960"
          },
          {
           "resource_name": "F7MUX",
           "used": "0",
           "available": "219840"
          },
          {
           "resource_name": "F8MUX",
           "used": "0",
           "available": "109920"
          },
          {
           "resource_name": "F9MUX",
           "used": "0",
           "available": "54960"
          },
          {
           "resource_name": "BRAM",
           "used": "0",
           "available": "672"
          },
          {
           "resource_name": "URAM",
           "used": "0",
           "available": "320"
          },
          {
           "resource_name": "DSPs",
           "used": "0",
           "available": "2880"
          }
         ]
        },
        {
         "slr_name": "SLR1",
         "resource_utilization": [
          {
           "resource_name": "LUT",
           "used": "0",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsLogic",
           "used": "0",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsMem",
           "used": "0",
           "available": "197760"
          },
          {
           "resource_name": "REG",
           "used": "0",
           "available": "864000"
          },
          {
           "resource_name": "CARRY8",
           "used": "0",
           "available": "54000"
          },
          {
           "resource_name": "F7MUX",
           "used": "0",
           "available": "216000"
          },
          {
           "resource_name": "F8MUX",
           "used": "0",
           "available": "108000"
          },
          {
           "resource_name": "F9MUX",
           "used": "0",
           "available": "54000"
          },
          {
           "resource_name": "BRAM",
           "used": "0",
           "available": "672"
          },
          {
           "resource_name": "URAM",
           "used": "0",
           "available": "320"
          },
          {
           "resource_name": "DSPs",
           "used": "0",
           "available": "3072"
          }
         ]
        },
        {
         "slr_name": "SLR2",
         "resource_utilization": [
          {
           "resource_name": "LUT",
           "used": "214082",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsLogic",
           "used": "200072",
           "available": "432000"
          },
          {
           "resource_name": "LUTAsMem",
           "used": "14010",
           "available": "197760"
          },
          {
           "resource_name": "REG",
           "used": "407879",
           "available": "864000"
          },
          {
           "resource_name": "CARRY8",
           "used": "9602",
           "available": "54000"
          },
          {
           "resource_name": "F7MUX",
           "used": "0",
           "available": "216000"
          },
          {
           "resource_name": "F8MUX",
           "used": "0",
           "available": "108000"
          },
          {
           "resource_name": "F9MUX",
           "used": "0",
           "available": "54000"
          },
          {
           "resource_name": "BRAM",
           "used": "0",
           "available": "672"
          },
          {
           "resource_name": "URAM",
           "used": "208",
           "available": "320"
          },
          {
           "resource_name": "DSPs",
           "used": "1672",
           "available": "3072"
          }
         ]
        }
       ]
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "arg0",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "arg1",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "6",
        "arg_name": "out",
        "mode": "Master",
        "name": "stencil_SLR2_1",
        "port_name": "out_r"
       },
       "node2": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "7",
        "arg_name": "in2",
        "mode": "Slave",
        "name": "stencil_SLR1_1",
        "port_name": "in2"
       }
      },
      {
       "id": "3",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "8",
        "arg_name": "out2",
        "mode": "Master",
        "name": "stencil_SLR1_1",
        "port_name": "out2"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "7",
        "arg_name": "in",
        "mode": "Slave",
        "name": "stencil_SLR0_1",
        "port_name": "in_r"
       }
      },
      {
       "id": "4",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "6",
        "arg_name": "out1",
        "mode": "Master",
        "name": "stencil_SLR1_1",
        "port_name": "out1"
       },
       "node2": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "5",
        "arg_name": "in",
        "mode": "Slave",
        "name": "stencil_SLR2_1",
        "port_name": "in_r"
       }
      },
      {
       "id": "5",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "8",
        "arg_name": "out",
        "mode": "Master",
        "name": "stencil_SLR0_1",
        "port_name": "out_r"
       },
       "node2": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "5",
        "arg_name": "in1",
        "mode": "Slave",
        "name": "stencil_SLR1_1",
        "port_name": "in1"
       }
      },
      {
       "id": "6",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "stencil_SLR0_1",
        "port_name": "m_axi_gmem0"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "hmss_0",
        "port_name": "S01_AXI"
       }
      },
      {
       "id": "7",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "SLR0",
        "port_name": "M01_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "stencil_SLR0_1",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "8",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ulp_ucs",
        "port_name": "aclk_kernel_00"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "stencil_SLR0_1",
        "port_name": "ap_clk"
       }
      },
      {
       "id": "9",
       "node1": {
        "type": "ip_reset",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "proc_sys_reset_kernel_slr0",
        "port_name": "peripheral_aresetn"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "stencil_SLR0_1",
        "port_name": "ap_rst_n"
       }
      },
      {
       "id": "10",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "SLR1",
        "port_name": "M01_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "stencil_SLR1_1",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "11",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ulp_ucs",
        "port_name": "aclk_kernel_00"
       },
       "node2": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "stencil_SLR1_1",
        "port_name": "ap_clk"
       }
      },
      {
       "id": "12",
       "node1": {
        "type": "ip_reset",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "proc_sys_reset_kernel_slr1",
        "port_name": "peripheral_aresetn"
       },
       "node2": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "stencil_SLR1_1",
        "port_name": "ap_rst_n"
       }
      },
      {
       "id": "13",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "SLR2",
        "port_name": "M01_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "stencil_SLR2_1",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "14",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ulp_ucs",
        "port_name": "aclk_kernel_00"
       },
       "node2": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "stencil_SLR2_1",
        "port_name": "ap_clk"
       }
      },
      {
       "id": "15",
       "node1": {
        "type": "ip_reset",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "proc_sys_reset_kernel_slr2",
        "port_name": "peripheral_aresetn"
       },
       "node2": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "stencil_SLR2_1",
        "port_name": "ap_rst_n"
       }
      },
      {
       "id": "16",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ii_level0_wire",
        "port_name": "ulp_m_aclk_ctrl_00"
       },
       "node2": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ulp_ucs",
        "port_name": "aclk_ctrl"
       }
      },
      {
       "id": "17",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ii_level0_wire",
        "port_name": "ulp_m_aclk_freerun_ref_00"
       },
       "node2": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ulp_ucs",
        "port_name": "aclk_freerun"
       }
      },
      {
       "id": "18",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ii_level0_wire",
        "port_name": "ulp_m_aclk_freerun_ref_00"
       },
       "node2": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ulp_ucs",
        "port_name": "aclk_hbm_refclk"
       }
      },
      {
       "id": "19",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ii_level0_wire",
        "port_name": "ulp_m_aclk_pcie_00"
       },
       "node2": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ulp_ucs",
        "port_name": "aclk_pcie"
       }
      }
     ]
    }
   ]
  }
 }
}

