<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.4 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml spi_test_top.twx spi_test_top.ncd -o spi_test_top.twr
spi_test_top.pcf

</twCmdLine><twDesign>spi_test_top.ncd</twDesign><twDesignPath>spi_test_top.ncd</twDesignPath><twPCF>spi_test_top.pcf</twPCF><twPcfPath>spi_test_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.21 2012-01-07</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2131</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>353</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.918</twMinPer></twConstHead><twPathRptBanner iPaths="135" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_icon/U0/U_ICON/U_TDO_reg (SLICE_X33Y45.B3), 135 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.082</twSlack><twSrc BELType="RAM">chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.883</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X1Y6.DOA15</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.612</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iTDO</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iTDO</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>cmp_chipscope_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.682</twLogDel><twRouteDel>6.201</twRouteDel><twTotDel>9.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.152</twSlack><twSrc BELType="RAM">chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X1Y6.DOPA1</twSite><twDelType>Trcko_DOPA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.612</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iTDO</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iTDO</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>cmp_chipscope_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.682</twLogDel><twRouteDel>6.131</twRouteDel><twTotDel>9.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.298</twSlack><twSrc BELType="RAM">chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.667</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X1Y20.DOA13</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.612</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iTDO</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iTDO</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>cmp_chipscope_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.682</twLogDel><twRouteDel>5.985</twRouteDel><twTotDel>9.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (SLICE_X7Y31.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.305</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>8.660</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.035</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>7.304</twRouteDel><twTotDel>8.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.567</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>8.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.414</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.035</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>6.947</twRouteDel><twTotDel>8.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.723</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>8.242</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.035</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>6.886</twRouteDel><twTotDel>8.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X7Y31.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.323</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>8.642</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.035</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>1.338</twLogDel><twRouteDel>7.304</twRouteDel><twTotDel>8.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.585</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>8.380</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.414</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.035</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>6.947</twRouteDel><twTotDel>8.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.741</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>8.224</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.035</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>1.338</twLogDel><twRouteDel>6.886</twRouteDel><twTotDel>8.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X37Y38.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.349</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X35Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y38.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X20Y37.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X6Y31.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twTotPathDel>0.395</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y31.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.050</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" logResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="CONTROL&lt;0&gt;"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" logResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X1Y6.CLKA" clockNet="CONTROL&lt;0&gt;"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKA" logResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="CONTROL&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.216</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X28Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>11.784</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twTotPathDel>3.181</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cmp_chipscope_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X35Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>2.031</twRouteDel><twTotDel>3.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X33Y44.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>11.795</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>3.170</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cmp_chipscope_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X35Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>2.073</twRouteDel><twTotDel>3.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X28Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>11.812</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twTotPathDel>3.153</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cmp_chipscope_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X35Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.122</twLogDel><twRouteDel>2.031</twRouteDel><twTotDel>3.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X30Y53.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="41"><twSlack>1.251</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cmp_chipscope_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X35Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.914</twRouteDel><twTotDel>1.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X28Y53.SR), 1 path
</twPathRptBanner><twRacePath anchorID="42"><twSlack>1.409</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cmp_chipscope_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X35Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>1.089</twRouteDel><twTotDel>1.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X28Y53.SR), 1 path
</twPathRptBanner><twRacePath anchorID="43"><twSlack>1.422</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cmp_chipscope_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X35Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.368</twLogDel><twRouteDel>1.089</twRouteDel><twTotDel>1.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="44" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.998</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X35Y58.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathFromToDelay"><twSlack>14.002</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.963</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cmp_chipscope_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X35Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>0.963</twTotDel><twDestClk twEdge ="twRising">cmp_chipscope_icon/U0/iUPDATE_OUT</twDestClk><twPctLog>83.4</twPctLog><twPctRoute>16.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X35Y58.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="47"><twSlack>0.444</twSlack><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising">cmp_chipscope_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X35Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising">cmp_chipscope_icon/U0/iUPDATE_OUT</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="48" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>367</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>85</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X35Y32.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.278</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>5.968</twDel><twSUTime>0.267</twSUTime><twTotPathDel>6.235</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>CONTROL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>4.761</twRouteDel><twTotDel>6.235</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.940</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>5.630</twDel><twSUTime>0.267</twSUTime><twTotPathDel>5.897</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.717</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>CONTROL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.328</twRouteDel><twTotDel>5.897</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.860</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>5.550</twDel><twSUTime>0.267</twSUTime><twTotPathDel>5.817</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>CONTROL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>4.343</twRouteDel><twTotDel>5.817</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X35Y34.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.068</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>5.755</twDel><twSUTime>0.270</twSUTime><twTotPathDel>6.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>CONTROL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>4.548</twRouteDel><twTotDel>6.025</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.730</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>5.417</twDel><twSUTime>0.270</twSUTime><twTotPathDel>5.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.717</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>CONTROL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.572</twLogDel><twRouteDel>4.115</twRouteDel><twTotDel>5.687</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.650</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>5.337</twDel><twSUTime>0.270</twSUTime><twTotPathDel>5.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>CONTROL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>4.130</twRouteDel><twTotDel>5.607</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X35Y34.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.065</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>5.755</twDel><twSUTime>0.267</twSUTime><twTotPathDel>6.022</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>CONTROL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>4.548</twRouteDel><twTotDel>6.022</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.727</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>5.417</twDel><twSUTime>0.267</twSUTime><twTotPathDel>5.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.717</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>CONTROL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.115</twRouteDel><twTotDel>5.684</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.647</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>5.337</twDel><twSUTime>0.267</twSUTime><twTotPathDel>5.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>CONTROL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>4.130</twRouteDel><twTotDel>5.604</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X34Y46.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMinDelay" ><twTotDel>0.364</twTotDel><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>0.366</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X35Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y46.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X35Y44.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstPath anchorID="70" twDataPathType="twDataPathMinDelay" ><twTotDel>0.405</twTotDel><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.389</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.448</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X35Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>0.448</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X24Y37.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMinDelay" ><twTotDel>0.618</twTotDel><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twDel>0.471</twDel><twSUTime>-0.190</twSUTime><twTotPathDel>0.661</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y37.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.227</twRouteDel><twTotDel>0.661</twTotDel><twDestClk twEdge ="twRising">clock</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="73" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>162</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>146</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X34Y42.A3), 17 paths
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.721</twTotDel><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.339</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.678</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">clock</twSrcClk><twPathDel><twSite>SLICE_X26Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.627</twLogDel><twRouteDel>3.051</twRouteDel><twTotDel>4.678</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.600</twTotDel><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.218</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.557</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">clock</twSrcClk><twPathDel><twSite>SLICE_X25Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.537</twLogDel><twRouteDel>3.020</twRouteDel><twTotDel>4.557</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.462</twTotDel><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.080</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">clock</twSrcClk><twPathDel><twSite>SLICE_X26Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.627</twLogDel><twRouteDel>2.792</twRouteDel><twTotDel>4.419</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X22Y39.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.440</twTotDel><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twTotPathDel>2.440</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X22Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp></twPathDel><twLogDel>0.525</twLogDel><twRouteDel>1.915</twRouteDel><twTotDel>2.440</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X22Y30.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.384</twTotDel><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D</twDest><twTotPathDel>2.384</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X33Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iTRIGGER</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.954</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.430</twLogDel><twRouteDel>1.954</twRouteDel><twTotDel>2.384</twTotDel><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="84" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X34Y42.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.763</twTotDel><twSrc BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.389</twDel><twSUTime>0.339</twSUTime><twTotPathDel>4.728</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y37.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.818</twLogDel><twRouteDel>2.910</twRouteDel><twTotDel>4.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X35Y37.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.231</twTotDel><twSrc BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.082</twDel><twSUTime>0.114</twSUTime><twTotPathDel>2.196</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y37.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y37.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.883</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>2.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X34Y37.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.807</twTotDel><twSrc BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.433</twDel><twSUTime>0.339</twSUTime><twTotPathDel>1.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y37.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>0.918</twRouteDel><twTotDel>1.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X34Y37.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twUnconstPath anchorID="92" twDataPathType="twDataPathMinDelay" ><twTotDel>0.803</twTotDel><twSrc BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.641</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y37.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X35Y37.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twUnconstPath anchorID="94" twDataPathType="twDataPathMinDelay" ><twTotDel>0.978</twTotDel><twSrc BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.954</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>1.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y37.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y37.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>1.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X34Y42.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twUnconstPath anchorID="96" twDataPathType="twDataPathMinDelay" ><twTotDel>2.272</twTotDel><twSrc BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.110</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>2.307</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">CONTROL&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y37.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125</twBEL><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>1.318</twRouteDel><twTotDel>2.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="97" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="98" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="99" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y37.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.640</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.640</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>CONTROL&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.692</twRouteDel><twTotDel>4.640</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.539</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.539</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>CONTROL&lt;13&gt;</twComp></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.591</twRouteDel><twTotDel>4.539</twTotDel><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="104"><twUnconstPath anchorID="105" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.520</twTotDel><twSrc BELType="FF">cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.520</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.497</twDelInfo><twComp>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>CONTROL&lt;13&gt;</twComp></twPathDel><twLogDel>1.043</twLogDel><twRouteDel>3.477</twRouteDel><twTotDel>4.520</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y37.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twUnconstPath anchorID="107" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.587</twTotDel><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.390</twDel><twSUTime>0.280</twSUTime><twTotPathDel>1.670</twTotPathDel><twClkSkew dest = "3.360" src = "5.917">2.557</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X34Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y37.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.805</twLogDel><twRouteDel>0.865</twRouteDel><twTotDel>1.670</twTotDel><twDestClk twEdge ="twFalling">CONTROL&lt;13&gt;</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y37.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twUnconstPath anchorID="109" twDataPathType="twDataPathMinDelay" ><twTotDel>0.212</twTotDel><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.665</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>0.820</twTotPathDel><twClkSkew dest = "2.534" src = "2.286">-0.248</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.360</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X34Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y37.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.431</twRouteDel><twTotDel>0.820</twTotDel><twDestClk twEdge ="twFalling">CONTROL&lt;13&gt;</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_p_i = PERIOD TIMEGRP &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER         0.05 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.200</twMinPer></twConstHead><twPinLimitRpt anchorID="111"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_p_i = PERIOD TIMEGRP &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER
        0.05 ns;</twPinLimitBanner><twPinLimit anchorID="112" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.800" period="5.000" constraintValue="2.500" deviceLimit="1.600" physResource="clk_wiz_v3_3_1/dcm_sp_inst/CLKIN" logResource="clk_wiz_v3_3_1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_wiz_v3_3_1/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="113" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.800" period="5.000" constraintValue="2.500" deviceLimit="1.600" physResource="clk_wiz_v3_3_1/dcm_sp_inst/CLKIN" logResource="clk_wiz_v3_3_1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_wiz_v3_3_1/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="114" type="MINPERIOD" name="Tdcmper_CLKIN" slack="2.000" period="5.000" constraintValue="5.000" deviceLimit="3.000" freqLimit="333.333" physResource="clk_wiz_v3_3_1/dcm_sp_inst/CLKIN" logResource="clk_wiz_v3_3_1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_wiz_v3_3_1/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="115" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_clk_wiz_v3_3_1_clkfx = PERIOD TIMEGRP &quot;clk_wiz_v3_3_1_clkfx&quot; TS_sys_clk_p_i         * 0.75 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>1814</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1009</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.471</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ (SLICE_X25Y36.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.195</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twDest><twTotPathDel>4.224</twTotPathDel><twClkSkew dest = "0.308" src = "0.345">0.037</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.210</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>4.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clock</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.809</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twDest><twTotPathDel>3.579</twTotPathDel><twClkSkew dest = "0.515" src = "0.583">0.068</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.210</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X34Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twLogDel>1.270</twLogDel><twRouteDel>2.309</twRouteDel><twTotDel>3.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clock</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.844</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twDest><twTotPathDel>3.544</twTotPathDel><twClkSkew dest = "0.515" src = "0.583">0.068</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.210</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X34Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twLogDel>1.270</twLogDel><twRouteDel>2.274</twRouteDel><twTotDel>3.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clock</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ (SLICE_X25Y36.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.213</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twDest><twTotPathDel>4.206</twTotPathDel><twClkSkew dest = "0.308" src = "0.345">0.037</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.210</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>4.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clock</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.827</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twDest><twTotPathDel>3.561</twTotPathDel><twClkSkew dest = "0.515" src = "0.583">0.068</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.210</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X34Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>2.309</twRouteDel><twTotDel>3.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clock</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.862</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twDest><twTotPathDel>3.526</twTotPathDel><twClkSkew dest = "0.515" src = "0.583">0.068</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.210</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X34Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>2.274</twRouteDel><twTotDel>3.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clock</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ (SLICE_X25Y36.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.221</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twTotPathDel>4.198</twTotPathDel><twClkSkew dest = "0.308" src = "0.345">0.037</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.210</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twLogDel>1.149</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>4.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clock</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.835</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twTotPathDel>3.553</twTotPathDel><twClkSkew dest = "0.515" src = "0.583">0.068</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.210</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X34Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twLogDel>1.244</twLogDel><twRouteDel>2.309</twRouteDel><twTotDel>3.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clock</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.870</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twTotPathDel>3.518</twTotPathDel><twClkSkew dest = "0.515" src = "0.583">0.068</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.210</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X34Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y31.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twLogDel>1.244</twLogDel><twRouteDel>2.274</twRouteDel><twTotDel>3.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clock</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_wiz_v3_3_1_clkfx = PERIOD TIMEGRP &quot;clk_wiz_v3_3_1_clkfx&quot; TS_sys_clk_p_i
        * 0.75 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (SLICE_X33Y37.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.231</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[5].U_RST</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twDest><twTotPathDel>0.238</twTotPathDel><twClkSkew dest = "0.115" src = "0.108">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[5].U_RST</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X30Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;7&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[5].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y37.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iTRIGGER</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (SLICE_X31Y42.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[2].U_RST</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twDest><twTotPathDel>0.362</twTotPathDel><twClkSkew dest = "0.036" src = "0.031">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[2].U_RST</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X31Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[2].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y42.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.039</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock</twDestClk><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (SLICE_X31Y39.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.400</twSlack><twSrc BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST</twSrc><twDest BELType="FF">chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT</twDest><twTotPathDel>0.402</twTotPathDel><twClkSkew dest = "0.107" src = "0.105">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST</twSrc><twDest BELType='FF'>chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock</twSrcClk><twPathDel><twSite>SLICE_X31Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.335</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y39.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/iTRIGGER</twComp><twBEL>chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.335</twRouteDel><twTotDel>0.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="140"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_wiz_v3_3_1_clkfx = PERIOD TIMEGRP &quot;clk_wiz_v3_3_1_clkfx&quot; TS_sys_clk_p_i
        * 0.75 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="141" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.096" period="6.666" constraintValue="6.666" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y24.CLKB" clockNet="clock"/><twPinLimit anchorID="142" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.096" period="6.666" constraintValue="6.666" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" logResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y6.CLKB" clockNet="clock"/><twPinLimit anchorID="143" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.096" period="6.666" constraintValue="6.666" deviceLimit="3.570" freqLimit="280.112" physResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKB" logResource="chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y12.CLKB" clockNet="clock"/></twPinLimitRpt></twConst><twConstRollupTable uID="10" anchorID="144"><twConstRollup name="TS_sys_clk_p_i" fullName="TS_sys_clk_p_i = PERIOD TIMEGRP &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER         0.05 ns;" type="origin" depth="0" requirement="5.000" prefType="period" actual="3.200" actualRollup="3.353" errors="0" errorRollup="0" items="0" itemsRollup="1814"/><twConstRollup name="TS_clk_wiz_v3_3_1_clkfx" fullName="TS_clk_wiz_v3_3_1_clkfx = PERIOD TIMEGRP &quot;clk_wiz_v3_3_1_clkfx&quot; TS_sys_clk_p_i         * 0.75 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="6.667" prefType="period" actual="4.471" actualRollup="N/A" errors="0" errorRollup="0" items="1814" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="145">0</twUnmetConstCnt><twDataSheet anchorID="146" twNameLen="15"><twClk2SUList anchorID="147" twDestWidth="11"><twDest>sys_clk_n_i</twDest><twClk2SU><twSrc>sys_clk_n_i</twSrc><twRiseRise>4.471</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_p_i</twSrc><twRiseRise>4.471</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="148" twDestWidth="11"><twDest>sys_clk_p_i</twDest><twClk2SU><twSrc>sys_clk_n_i</twSrc><twRiseRise>4.471</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_p_i</twSrc><twRiseRise>4.471</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="149"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>4508</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1633</twConnCnt></twConstCov><twStats anchorID="150"><twMinPer>9.918</twMinPer><twFootnote number="1" /><twMaxFreq>100.827</twMaxFreq><twMaxFromToDel>3.216</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Oct 30 18:23:45 2014 </twTimestamp></twFoot><twClientInfo anchorID="151"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 411 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
