INFO: [VRFC 10-163] Analyzing VHDL file "/home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sim_1/new/adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_tb'
