m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design
Ealu
Z1 w1515858840
Z2 DPx8 lib_core 17 riscv_core_config 0 22 UgQPEIPYkJc_G<z7ZJkWN2
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z8 d/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design
Z9 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
Z10 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z11 OV;C;10.5b;63
33
Z12 !s110 1515860670
!i10b 1
Z13 !s108 1515860670.000000
Z14 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
Z15 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
!i113 1
Z16 o-quiet -2008 -work LIB_CORE
Z17 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
Z18 DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
Z19 Vbez]S@0fbleJfKej4`BeA1
Z20 !s100 jE5NDUXZkje27]Lc:3h383
R11
33
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Ecache_controller
R1
R2
R3
R4
R5
R6
R7
R8
Z21 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
Z22 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
l0
L9
VV2R`YQM9V5LVlG=Yj[?Of1
!s100 ?A0M7^R7@@egzQEcoO6C00
R11
33
R12
!i10b 1
R13
Z23 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
Z24 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
!i113 1
R16
R17
Acache_controller_arch
R2
R3
R4
R5
R6
R7
DEx4 work 16 cache_controller 0 22 V2R`YQM9V5LVlG=Yj[?Of1
l24
L23
VbIN`Nf:o`jHFocoV`FA<`0
!s100 KOVlB]z><2KFg9Qo]?MXe2
R11
33
R12
!i10b 1
R13
R23
R24
!i113 1
R16
R17
Ecounter_calculation
R1
R2
R3
R4
R5
R6
R7
R8
Z25 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd
Z26 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd
l0
L9
VNZTPiD9_^c5G4542Rd:NK2
!s100 A5K6g<43KG7IH^Rj0C1Kb0
R11
33
R12
!i10b 1
R13
Z27 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd|
Z28 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd|
!i113 1
R16
R17
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 NZTPiD9_^c5G4542Rd:NK2
l24
L19
VO`QBZKCi0k_R:0h3dI^el0
!s100 [fSaKcUjDNk3kGhDR1RYZ0
R11
33
R12
!i10b 1
R13
R27
R28
!i113 1
R16
R17
Edecode
R1
R2
R3
R4
R5
R6
R7
R8
Z29 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
Z30 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
l0
L9
VNRe5G?;0J7@V4V?<U]WDe3
!s100 9MoLFb@YXPY23K3DLn[n^3
R11
33
R12
!i10b 1
R13
Z31 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
Z32 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
!i113 1
R16
R17
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 NRe5G?;0J7@V4V?<U]WDe3
l48
L34
Vfl913Lo[HSj<J;nIhC7=K0
!s100 lLg`TcfHFbXahEig``@:h1
R11
33
R12
!i10b 1
R13
R31
R32
!i113 1
R16
R17
Eexecute
Z33 w1515860571
R2
R3
R4
R5
R6
R7
R8
Z34 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
Z35 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
l0
L9
VnkON[W1oBeZXPTlPi;]0M2
!s100 @g;ZIJ2Ao13_:^fig^N`S3
R11
33
R12
!i10b 1
R13
Z36 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
Z37 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
!i113 1
R16
R17
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 nkON[W1oBeZXPTlPi;]0M2
l53
L28
V6Ek`8G[XY7J8]FmbKMPdC0
!s100 Kb]Ed<aldjalNEPVG[CRj2
R11
33
R12
!i10b 1
R13
R36
R37
!i113 1
R16
R17
Efetch
R1
R2
R3
R4
R5
R6
R7
R8
Z38 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
Z39 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
l0
L9
VB;_N=>]bZ0@0F5Yk`4j]22
!s100 lLeaE8F[iUC^>YL]DdZ_C2
R11
33
Z40 !s110 1515860669
!i10b 1
Z41 !s108 1515860669.000000
Z42 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
Z43 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
!i113 1
R16
R17
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 B;_N=>]bZ0@0F5Yk`4j]22
l27
L25
V7S]C]3F9oeSk]H8Vz3NC_3
!s100 7WB64CgOjBl_[>[g]djGL0
R11
33
R40
!i10b 1
R41
R42
R43
!i113 1
R16
R17
Ememory_access
R1
R2
R3
R4
R5
R6
R7
R8
Z44 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
Z45 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
l0
L9
V5C>Od9TY^AhjU4W9C_@jT2
!s100 :9U0TI0jB[F@RKoni[4<h0
R11
33
R40
!i10b 1
R41
Z46 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
Z47 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
!i113 1
R16
R17
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 5C>Od9TY^AhjU4W9C_@jT2
l32
L26
V<5gY:Kl3;3YdSUA2^?MeQ3
!s100 8ZegVI29G?1LWWA=Dg?FA2
R11
33
R40
!i10b 1
R41
R46
R47
!i113 1
R16
R17
Epipeline
R33
R2
R3
R4
R5
R6
R7
R8
Z48 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
Z49 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
l0
L9
VA8b_=ckI;R=dXO^CCWJ000
!s100 ]RXSlP0A7Rf^6AJhN;Xa`3
R11
33
R40
!i10b 1
R41
Z50 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
Z51 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
!i113 1
R16
R17
Apipeline_arch
R2
R3
R4
R5
R6
R7
DEx4 work 8 pipeline 0 22 A8b_=ckI;R=dXO^CCWJ000
l203
L25
VDMFnMR]hoK@g<UfC7oKnl0
!s100 >hk5BJI1<U>0N?bi8TNHJ1
R11
33
R40
!i10b 1
R41
R50
R51
!i113 1
R16
R17
Eregisterfile
R1
R2
R3
R4
R5
R6
R7
R8
Z52 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd
Z53 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd
l0
L9
VaGU`TfeLA1jcmKK2Re]IF2
!s100 lDO0<<z]dY8z_40[bQ4X>0
R11
33
R40
!i10b 1
R41
Z54 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd|
Z55 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd|
!i113 1
R16
R17
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 aGU`TfeLA1jcmKK2Re]IF2
l25
L21
Vzmh[P:6obZZQkI[6XlJzP1
!s100 F>bFN;gA?Rjf:K5PzmOPX0
R11
33
R40
!i10b 1
R41
R54
R55
!i113 1
R16
R17
Priscv_core_config
R3
R4
R5
R6
R7
R1
R8
8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VUgQPEIPYkJc_G<z7ZJkWN2
!s100 WYS78XbjoF89=JAl>ilYK3
R11
33
R40
!i10b 1
R41
!s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R16
R17
Ewriteback
R1
R2
R3
R4
R5
R6
R7
R8
Z56 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
Z57 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
l0
L9
VhaP8EZ]dnOgeZ<Vm8ZRJ[3
!s100 l3djWz8Ce:9m3iH_ClG7Y1
R11
33
R40
!i10b 1
R41
Z58 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
Z59 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
!i113 1
R16
R17
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 haP8EZ]dnOgeZ<Vm8ZRJ[3
l18
L17
Ved0S@e_5U9X9MDi[^HSFA2
!s100 2XS8i[LoAnkk6mla>J>>=0
R11
33
R40
!i10b 1
R41
R58
R59
!i113 1
R16
R17
