<h1>Row_wise Sparse x Dense</h1>
<p>This repository contains the necessary verilog files required to implement row-wise sparse-dense matrix multiplication. The matrix dimensions are 560x560. It is assumed the sparse matrix is stored on the FPGA and the dense matrix is stored off chip. The number of zeros in the sparse matrix is assumed to be 8960.</p>

<h2>Block diagram</h2>
<img src="https://user-images.githubusercontent.com/64745965/124483037-8a182280-ddc7-11eb-9fa2-4e3e89efedc4.png" alt="Block Diagram"/>
<br>
<br>
<h2>Description of files </h2>
<ol>
  <li> mul_sparse.v </li>
    <p>This file has the design code that implements the multiplication. It makes use of various IPs. This is also the file that is synthesised.</p>
  <li> comparator.v </li>
    <p>A simple 32-bit comparator, used by the design file.</p>
  <li> shift_reg.v </li>
    <p>A shift register, used by design file.</p>
  <li> slow_clk.v </li>
    <p>Generates a clock signal that is 28 times slower than the main clock, used by the design file.</p>
  <li> sparse_tb.sv </li>
    <p>This is used by the top module to generate stimilus, drive the design file, and collect the outputs.</p>
  <li> top.sv </li>
    <p>This module instantiates the design and the testbench.</p>
</ol>

<h2>IP Instantiation </h2>

<p>Variour Xilinx IPs were used, and below are all their configurations.</p>
<ol>
  <li>Block Memory Generator</li>
  <ol>
    <li>BRAM for Sparse values</li>
    <ul>
      <li>Memory type: Single Port RAM </li>
      <li>Port A options: </li>
      <ul>
        <li>Width: 32 </li>
        <li>Depth: 8960 </li>
        <li>Enable Port type: Always Enabled </li>
        <li>Primitive Ouput register: Checked</li>
        <li>Core Ouput register: Checked</li>
      </ul>
    </ul>
    <br>
    <img src="https://user-images.githubusercontent.com/64745965/124483117-9b612f00-ddc7-11eb-879f-4491afe470d8.png" alt="Sparse BRAM"/>
    <br>
    <br>
    <li>BRAM for column index</li>
    <ul>
      <li>Memory type: Single Port RAM </li>
      <li>Port A options: </li>
      <ul>
        <li>Width: 32 </li>
        <li>Depth: 8960 </li>
        <li>Enable Port type: Always Enabled </li>
      </ul>
    </ul>
    <br>
    <img src="https://user-images.githubusercontent.com/64745965/124483154-a320d380-ddc7-11eb-9ef8-18416d08ddd4.png" alt="Column Index BRAM"/>
    <br>
    <br>
    <li>BRAM for row index</li>
    <ul>
      <li>Memory type: Single Port RAM </li>
      <li>Port A options: </li>
      <ul>
        <li>Width: 32 </li>
        <li>Depth: 8960 </li>
        <li>Enable Port type: Always Enabled </li>
        <li>Primitive Ouput register: Checked</li>
      </ul>
    </ul>
    <br>
    <img src="https://user-images.githubusercontent.com/64745965/124483201-af0c9580-ddc7-11eb-9755-86df4b4d5b4b.png" alt="Row Index BRAM"/>
    <br>
    <br>
    <li>BRAM for storing partial sums</li>
    <ul>
      <li>Memory type: Simple Dual Port RAM </li>
      <li>Port A options: </li>
      <ul>
        <li>Width: 64 </li>
        <li>Depth: 280 </li>
        <li>Enable Port type: Always Enabled </li>
      </ul>
      <li>Port B options: </li>
      <ul>
        <li>Width: 64 </li>
        <li>Depth: 280 </li>
        <li>Enable Port type: Always Enabled </li>
        <li>Primitive Ouput register: Checked</li>
        <li>Core Ouput register: Checked</li>
      </ul>
    </ul>
    <br>
    <img src="https://user-images.githubusercontent.com/64745965/124483227-b7fd6700-ddc7-11eb-882d-3ad231e51964.png" alt="Partial Sum BRAM"/>
    <br>
    <br>
  </ol>

  <li>Adder/Subtractor</li>
    <ul>
      <li>Implement using: Fabric</li>
      <li>Input type: Signed</li>
      <li>Input width: 64</li>
      <li>Add mode: Add</li>
      <li>Output width: 64</li>
      <li>Latency configuration: Automatic</li>
      <li>Latency: 6</li>
      <li>Control: Bypass: Checked</li>
    </ul>
    <br>
    <img src="https://user-images.githubusercontent.com/64745965/124482252-b67f6f00-ddc6-11eb-9f16-c7a975b8512e.png" alt="adder_page1"/>
    <img src="https://user-images.githubusercontent.com/64745965/124482265-b97a5f80-ddc6-11eb-93e0-d3d28752594f.png" alt="adder_page2"/>
    <br>
    <br>
    
  <li>Multiplier</li>
    <ul>
      <li>Multiplier type: Parallel Multiplier</li>
      <li>Data type: Signed</li>
      <li>Input width: 32</li>
      <li>Multiplier construction: Use Mults</li>
      <li>Pipeline Stages: 6</li>
    </ul>
    <br>
    <img src="https://user-images.githubusercontent.com/64745965/124482288-bed7aa00-ddc6-11eb-9772-c50035199100.png" alt="Multiplier"/>

</ol>
