
LIN_LIN_CAN_FD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004784  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800495c  0800495c  0000595c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800499c  0800499c  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800499c  0800499c  0000599c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080049a4  080049a4  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049a4  080049a4  000059a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080049a8  080049a8  000059a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080049ac  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  20000010  080049bc  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  080049bc  00006190  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cfae  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e13  00000000  00000000  00012fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  00014e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007e4  00000000  00000000  00015848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c1f2  00000000  00000000  0001602c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c4eb  00000000  00000000  0003221e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b2d5b  00000000  00000000  0003e709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f1464  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002964  00000000  00000000  000f14a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000f3e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004944 	.word	0x08004944

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	08004944 	.word	0x08004944

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <pid_Calc>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint8_t pid_Calc(uint8_t ID){
 8000544:	b480      	push	{r7}
 8000546:	b087      	sub	sp, #28
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
  if(ID >= 0x3F) return 0xFF;
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	2b3e      	cmp	r3, #62	@ 0x3e
 8000552:	d901      	bls.n	8000558 <pid_Calc+0x14>
 8000554:	23ff      	movs	r3, #255	@ 0xff
 8000556:	e044      	b.n	80005e2 <pid_Calc+0x9e>

  uint8_t ID_bit[6]; 
  for(uint8_t i = 0; i < 6; i++){
 8000558:	2300      	movs	r3, #0
 800055a:	75fb      	strb	r3, [r7, #23]
 800055c:	e00f      	b.n	800057e <pid_Calc+0x3a>
    ID_bit[i] = (ID >> i) & 0x01; 
 800055e:	79fa      	ldrb	r2, [r7, #7]
 8000560:	7dfb      	ldrb	r3, [r7, #23]
 8000562:	fa42 f303 	asr.w	r3, r2, r3
 8000566:	b2da      	uxtb	r2, r3
 8000568:	7dfb      	ldrb	r3, [r7, #23]
 800056a:	f002 0201 	and.w	r2, r2, #1
 800056e:	b2d2      	uxtb	r2, r2
 8000570:	3318      	adds	r3, #24
 8000572:	443b      	add	r3, r7
 8000574:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(uint8_t i = 0; i < 6; i++){
 8000578:	7dfb      	ldrb	r3, [r7, #23]
 800057a:	3301      	adds	r3, #1
 800057c:	75fb      	strb	r3, [r7, #23]
 800057e:	7dfb      	ldrb	r3, [r7, #23]
 8000580:	2b05      	cmp	r3, #5
 8000582:	d9ec      	bls.n	800055e <pid_Calc+0x1a>
  }

  uint8_t P0 = (ID_bit[0] ^  ID_bit[1] ^  ID_bit[2] ^  ID_bit[4]) & 0x01;
 8000584:	7b3a      	ldrb	r2, [r7, #12]
 8000586:	7b7b      	ldrb	r3, [r7, #13]
 8000588:	4053      	eors	r3, r2
 800058a:	b2da      	uxtb	r2, r3
 800058c:	7bbb      	ldrb	r3, [r7, #14]
 800058e:	4053      	eors	r3, r2
 8000590:	b2da      	uxtb	r2, r3
 8000592:	7c3b      	ldrb	r3, [r7, #16]
 8000594:	4053      	eors	r3, r2
 8000596:	b2db      	uxtb	r3, r3
 8000598:	f003 0301 	and.w	r3, r3, #1
 800059c:	75bb      	strb	r3, [r7, #22]
  uint8_t P1 = (~(ID_bit[1] ^  ID_bit[3] ^  ID_bit[4] ^  ID_bit[5])) & 0x01;
 800059e:	7b7a      	ldrb	r2, [r7, #13]
 80005a0:	7bfb      	ldrb	r3, [r7, #15]
 80005a2:	4053      	eors	r3, r2
 80005a4:	b2da      	uxtb	r2, r3
 80005a6:	7c3b      	ldrb	r3, [r7, #16]
 80005a8:	4053      	eors	r3, r2
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	7c7b      	ldrb	r3, [r7, #17]
 80005ae:	4053      	eors	r3, r2
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	f003 0301 	and.w	r3, r3, #1
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	bf0c      	ite	eq
 80005ba:	2301      	moveq	r3, #1
 80005bc:	2300      	movne	r3, #0
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	757b      	strb	r3, [r7, #21]

  ID = ID | (P0 << 6)  | (P1 << 7); 
 80005c2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80005c6:	019b      	lsls	r3, r3, #6
 80005c8:	b25a      	sxtb	r2, r3
 80005ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ce:	4313      	orrs	r3, r2
 80005d0:	b25a      	sxtb	r2, r3
 80005d2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80005d6:	01db      	lsls	r3, r3, #7
 80005d8:	b25b      	sxtb	r3, r3
 80005da:	4313      	orrs	r3, r2
 80005dc:	b25b      	sxtb	r3, r3
 80005de:	71fb      	strb	r3, [r7, #7]

  return ID;  
 80005e0:	79fb      	ldrb	r3, [r7, #7]
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	371c      	adds	r7, #28
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <CheckSum_Calc>:

uint8_t ID_Decode(uint8_t ID_pid){
    return ID_pid &= 0x3F;
}

uint8_t CheckSum_Calc(uint8_t PID, uint8_t *data, uint8_t size){
 80005ee:	b480      	push	{r7}
 80005f0:	b085      	sub	sp, #20
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	4603      	mov	r3, r0
 80005f6:	6039      	str	r1, [r7, #0]
 80005f8:	71fb      	strb	r3, [r7, #7]
 80005fa:	4613      	mov	r3, r2
 80005fc:	71bb      	strb	r3, [r7, #6]
  uint16_t Sum = PID; 
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	81fb      	strh	r3, [r7, #14]

  for(uint8_t i = 0; i < size; i++){
 8000602:	2300      	movs	r3, #0
 8000604:	737b      	strb	r3, [r7, #13]
 8000606:	e012      	b.n	800062e <CheckSum_Calc+0x40>
    Sum += data[i];
 8000608:	7b7b      	ldrb	r3, [r7, #13]
 800060a:	683a      	ldr	r2, [r7, #0]
 800060c:	4413      	add	r3, r2
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	461a      	mov	r2, r3
 8000612:	89fb      	ldrh	r3, [r7, #14]
 8000614:	4413      	add	r3, r2
 8000616:	81fb      	strh	r3, [r7, #14]
    if(Sum > 0xFF ){
 8000618:	89fb      	ldrh	r3, [r7, #14]
 800061a:	2bff      	cmp	r3, #255	@ 0xff
 800061c:	d904      	bls.n	8000628 <CheckSum_Calc+0x3a>
      Sum = (Sum & 0xFF) + 1; 
 800061e:	89fb      	ldrh	r3, [r7, #14]
 8000620:	b2db      	uxtb	r3, r3
 8000622:	b29b      	uxth	r3, r3
 8000624:	3301      	adds	r3, #1
 8000626:	81fb      	strh	r3, [r7, #14]
  for(uint8_t i = 0; i < size; i++){
 8000628:	7b7b      	ldrb	r3, [r7, #13]
 800062a:	3301      	adds	r3, #1
 800062c:	737b      	strb	r3, [r7, #13]
 800062e:	7b7a      	ldrb	r2, [r7, #13]
 8000630:	79bb      	ldrb	r3, [r7, #6]
 8000632:	429a      	cmp	r2, r3
 8000634:	d3e8      	bcc.n	8000608 <CheckSum_Calc+0x1a>
    }
  }
  Sum = 0xFF - Sum; 
 8000636:	89fb      	ldrh	r3, [r7, #14]
 8000638:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800063c:	81fb      	strh	r3, [r7, #14]
  return Sum; 
 800063e:	89fb      	ldrh	r3, [r7, #14]
 8000640:	b2db      	uxtb	r3, r3
}
 8000642:	4618      	mov	r0, r3
 8000644:	3714      	adds	r7, #20
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
	...

08000650 <LIN_Master_Request>:


void LIN_Master_Request(UART_HandleTypeDef *huart_LIN, uint8_t ID, uint8_t *buff, uint8_t size){
 8000650:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000654:	b089      	sub	sp, #36	@ 0x24
 8000656:	af00      	add	r7, sp, #0
 8000658:	60f8      	str	r0, [r7, #12]
 800065a:	607a      	str	r2, [r7, #4]
 800065c:	461a      	mov	r2, r3
 800065e:	460b      	mov	r3, r1
 8000660:	72fb      	strb	r3, [r7, #11]
 8000662:	4613      	mov	r3, r2
 8000664:	72bb      	strb	r3, [r7, #10]
 8000666:	466b      	mov	r3, sp
 8000668:	461e      	mov	r6, r3
  uint8_t Buff_tx[size + 2];  Buff_tx[0] = 0x55;
 800066a:	7abb      	ldrb	r3, [r7, #10]
 800066c:	1c99      	adds	r1, r3, #2
 800066e:	1e4b      	subs	r3, r1, #1
 8000670:	617b      	str	r3, [r7, #20]
 8000672:	460a      	mov	r2, r1
 8000674:	2300      	movs	r3, #0
 8000676:	4690      	mov	r8, r2
 8000678:	4699      	mov	r9, r3
 800067a:	f04f 0200 	mov.w	r2, #0
 800067e:	f04f 0300 	mov.w	r3, #0
 8000682:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000686:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800068a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800068e:	460a      	mov	r2, r1
 8000690:	2300      	movs	r3, #0
 8000692:	4614      	mov	r4, r2
 8000694:	461d      	mov	r5, r3
 8000696:	f04f 0200 	mov.w	r2, #0
 800069a:	f04f 0300 	mov.w	r3, #0
 800069e:	00eb      	lsls	r3, r5, #3
 80006a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80006a4:	00e2      	lsls	r2, r4, #3
 80006a6:	460b      	mov	r3, r1
 80006a8:	3307      	adds	r3, #7
 80006aa:	08db      	lsrs	r3, r3, #3
 80006ac:	00db      	lsls	r3, r3, #3
 80006ae:	ebad 0d03 	sub.w	sp, sp, r3
 80006b2:	466b      	mov	r3, sp
 80006b4:	3300      	adds	r3, #0
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	2255      	movs	r2, #85	@ 0x55
 80006bc:	701a      	strb	r2, [r3, #0]
  Buff_tx[1] = pid_Calc(ID); 
 80006be:	7afb      	ldrb	r3, [r7, #11]
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff ff3f 	bl	8000544 <pid_Calc>
 80006c6:	4603      	mov	r3, r0
 80006c8:	461a      	mov	r2, r3
 80006ca:	693b      	ldr	r3, [r7, #16]
 80006cc:	705a      	strb	r2, [r3, #1]
  ID_pid = Buff_tx[1];
 80006ce:	693b      	ldr	r3, [r7, #16]
 80006d0:	785a      	ldrb	r2, [r3, #1]
 80006d2:	4b1e      	ldr	r3, [pc, #120]	@ (800074c <LIN_Master_Request+0xfc>)
 80006d4:	701a      	strb	r2, [r3, #0]
  for(uint8_t i = 2; i < 2+ size; i++){
 80006d6:	2302      	movs	r3, #2
 80006d8:	77fb      	strb	r3, [r7, #31]
 80006da:	e00a      	b.n	80006f2 <LIN_Master_Request+0xa2>
    Buff_tx[i] = buff[i-2]; 
 80006dc:	7ffb      	ldrb	r3, [r7, #31]
 80006de:	3b02      	subs	r3, #2
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	441a      	add	r2, r3
 80006e4:	7ffb      	ldrb	r3, [r7, #31]
 80006e6:	7811      	ldrb	r1, [r2, #0]
 80006e8:	693a      	ldr	r2, [r7, #16]
 80006ea:	54d1      	strb	r1, [r2, r3]
  for(uint8_t i = 2; i < 2+ size; i++){
 80006ec:	7ffb      	ldrb	r3, [r7, #31]
 80006ee:	3301      	adds	r3, #1
 80006f0:	77fb      	strb	r3, [r7, #31]
 80006f2:	7abb      	ldrb	r3, [r7, #10]
 80006f4:	1c5a      	adds	r2, r3, #1
 80006f6:	7ffb      	ldrb	r3, [r7, #31]
 80006f8:	429a      	cmp	r2, r3
 80006fa:	daef      	bge.n	80006dc <LIN_Master_Request+0x8c>
  }
  Buff_tx[size+2] = CheckSum_Calc(ID_pid, buff, size); 
 80006fc:	4b13      	ldr	r3, [pc, #76]	@ (800074c <LIN_Master_Request+0xfc>)
 80006fe:	7818      	ldrb	r0, [r3, #0]
 8000700:	7abb      	ldrb	r3, [r7, #10]
 8000702:	1c9c      	adds	r4, r3, #2
 8000704:	7abb      	ldrb	r3, [r7, #10]
 8000706:	461a      	mov	r2, r3
 8000708:	6879      	ldr	r1, [r7, #4]
 800070a:	f7ff ff70 	bl	80005ee <CheckSum_Calc>
 800070e:	4603      	mov	r3, r0
 8000710:	461a      	mov	r2, r3
 8000712:	693b      	ldr	r3, [r7, #16]
 8000714:	551a      	strb	r2, [r3, r4]
  int a = 3;
 8000716:	2303      	movs	r3, #3
 8000718:	61bb      	str	r3, [r7, #24]
  if(size == 0){a = 2;}
 800071a:	7abb      	ldrb	r3, [r7, #10]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d101      	bne.n	8000724 <LIN_Master_Request+0xd4>
 8000720:	2302      	movs	r3, #2
 8000722:	61bb      	str	r3, [r7, #24]
  HAL_LIN_SendBreak(huart_LIN);
 8000724:	68f8      	ldr	r0, [r7, #12]
 8000726:	f002 fbd5 	bl	8002ed4 <HAL_LIN_SendBreak>
  HAL_UART_Transmit(huart_LIN, Buff_tx, size + a, 10);
 800072a:	7abb      	ldrb	r3, [r7, #10]
 800072c:	b29a      	uxth	r2, r3
 800072e:	69bb      	ldr	r3, [r7, #24]
 8000730:	b29b      	uxth	r3, r3
 8000732:	4413      	add	r3, r2
 8000734:	b29a      	uxth	r2, r3
 8000736:	230a      	movs	r3, #10
 8000738:	6939      	ldr	r1, [r7, #16]
 800073a:	68f8      	ldr	r0, [r7, #12]
 800073c:	f001 ffdc 	bl	80026f8 <HAL_UART_Transmit>
 8000740:	46b5      	mov	sp, r6
  
}
 8000742:	bf00      	nop
 8000744:	3724      	adds	r7, #36	@ 0x24
 8000746:	46bd      	mov	sp, r7
 8000748:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800074c:	20000154 	.word	0x20000154

08000750 <LIN_Slave_Check_Request>:
uint8_t flag_respond = 0;

uint8_t CheckSum_Rx = 0;


uint8_t LIN_Slave_Check_Request(uint8_t ID, uint8_t size){
 8000750:	b590      	push	{r4, r7, lr}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	460a      	mov	r2, r1
 800075a:	71fb      	strb	r3, [r7, #7]
 800075c:	4613      	mov	r3, r2
 800075e:	71bb      	strb	r3, [r7, #6]
	if(RxData[0] == 0x00 && RxData[1] == 0x55 && RxData[2] == pid_Calc(ID_LIN)){
 8000760:	4b24      	ldr	r3, [pc, #144]	@ (80007f4 <LIN_Slave_Check_Request+0xa4>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d13f      	bne.n	80007e8 <LIN_Slave_Check_Request+0x98>
 8000768:	4b22      	ldr	r3, [pc, #136]	@ (80007f4 <LIN_Slave_Check_Request+0xa4>)
 800076a:	785b      	ldrb	r3, [r3, #1]
 800076c:	2b55      	cmp	r3, #85	@ 0x55
 800076e:	d13b      	bne.n	80007e8 <LIN_Slave_Check_Request+0x98>
 8000770:	4b20      	ldr	r3, [pc, #128]	@ (80007f4 <LIN_Slave_Check_Request+0xa4>)
 8000772:	789c      	ldrb	r4, [r3, #2]
 8000774:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <LIN_Slave_Check_Request+0xa8>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	4618      	mov	r0, r3
 800077a:	f7ff fee3 	bl	8000544 <pid_Calc>
 800077e:	4603      	mov	r3, r0
 8000780:	429c      	cmp	r4, r3
 8000782:	d131      	bne.n	80007e8 <LIN_Slave_Check_Request+0x98>
		for(uint8_t i = 0; i< size; i++){
 8000784:	2300      	movs	r3, #0
 8000786:	73fb      	strb	r3, [r7, #15]
 8000788:	e00e      	b.n	80007a8 <LIN_Slave_Check_Request+0x58>
			RxData_rec[i] = RxData[i + 3];
 800078a:	7bfb      	ldrb	r3, [r7, #15]
 800078c:	1cda      	adds	r2, r3, #3
 800078e:	7bfb      	ldrb	r3, [r7, #15]
 8000790:	4918      	ldr	r1, [pc, #96]	@ (80007f4 <LIN_Slave_Check_Request+0xa4>)
 8000792:	5c89      	ldrb	r1, [r1, r2]
 8000794:	4a19      	ldr	r2, [pc, #100]	@ (80007fc <LIN_Slave_Check_Request+0xac>)
 8000796:	54d1      	strb	r1, [r2, r3]
			RxData[i+3] = 0;
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	3303      	adds	r3, #3
 800079c:	4a15      	ldr	r2, [pc, #84]	@ (80007f4 <LIN_Slave_Check_Request+0xa4>)
 800079e:	2100      	movs	r1, #0
 80007a0:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i< size; i++){
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	3301      	adds	r3, #1
 80007a6:	73fb      	strb	r3, [r7, #15]
 80007a8:	7bfa      	ldrb	r2, [r7, #15]
 80007aa:	79bb      	ldrb	r3, [r7, #6]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d3ec      	bcc.n	800078a <LIN_Slave_Check_Request+0x3a>
		} 
		RxData[1] = 0;
 80007b0:	4b10      	ldr	r3, [pc, #64]	@ (80007f4 <LIN_Slave_Check_Request+0xa4>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	705a      	strb	r2, [r3, #1]
		RxData[2] = 0;
 80007b6:	4b0f      	ldr	r3, [pc, #60]	@ (80007f4 <LIN_Slave_Check_Request+0xa4>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	709a      	strb	r2, [r3, #2]
		if(RxData[size + 3] == CheckSum_Calc(pid_Calc(ID), RxData_rec, size)){
 80007bc:	79bb      	ldrb	r3, [r7, #6]
 80007be:	3303      	adds	r3, #3
 80007c0:	4a0c      	ldr	r2, [pc, #48]	@ (80007f4 <LIN_Slave_Check_Request+0xa4>)
 80007c2:	5cd4      	ldrb	r4, [r2, r3]
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff febc 	bl	8000544 <pid_Calc>
 80007cc:	4603      	mov	r3, r0
 80007ce:	4618      	mov	r0, r3
 80007d0:	79bb      	ldrb	r3, [r7, #6]
 80007d2:	461a      	mov	r2, r3
 80007d4:	4909      	ldr	r1, [pc, #36]	@ (80007fc <LIN_Slave_Check_Request+0xac>)
 80007d6:	f7ff ff0a 	bl	80005ee <CheckSum_Calc>
 80007da:	4603      	mov	r3, r0
 80007dc:	429c      	cmp	r4, r3
 80007de:	d101      	bne.n	80007e4 <LIN_Slave_Check_Request+0x94>
		  return 1;
 80007e0:	2301      	movs	r3, #1
 80007e2:	e002      	b.n	80007ea <LIN_Slave_Check_Request+0x9a>
		}else{
		  return 2; //Trạng thái đúng nhưng check sum sai
 80007e4:	2302      	movs	r3, #2
 80007e6:	e000      	b.n	80007ea <LIN_Slave_Check_Request+0x9a>
		}
	}else{
    return 0; // data lỗi. 
 80007e8:	2300      	movs	r3, #0
  }
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3714      	adds	r7, #20
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd90      	pop	{r4, r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000164 	.word	0x20000164
 80007f8:	20000000 	.word	0x20000000
 80007fc:	20000178 	.word	0x20000178

08000800 <LIN_Slave_Respond>:

uint8_t  LIN_Slave_Respond(uint8_t ID, uint8_t size, uint8_t *buff_feedback){
 8000800:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000804:	b087      	sub	sp, #28
 8000806:	af00      	add	r7, sp, #0
 8000808:	4603      	mov	r3, r0
 800080a:	603a      	str	r2, [r7, #0]
 800080c:	71fb      	strb	r3, [r7, #7]
 800080e:	460b      	mov	r3, r1
 8000810:	71bb      	strb	r3, [r7, #6]
 8000812:	466b      	mov	r3, sp
 8000814:	461e      	mov	r6, r3
	uint8_t buff_respond[size + 1];
 8000816:	79bb      	ldrb	r3, [r7, #6]
 8000818:	1c59      	adds	r1, r3, #1
 800081a:	1e4b      	subs	r3, r1, #1
 800081c:	613b      	str	r3, [r7, #16]
 800081e:	460a      	mov	r2, r1
 8000820:	2300      	movs	r3, #0
 8000822:	4690      	mov	r8, r2
 8000824:	4699      	mov	r9, r3
 8000826:	f04f 0200 	mov.w	r2, #0
 800082a:	f04f 0300 	mov.w	r3, #0
 800082e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000832:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000836:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800083a:	460a      	mov	r2, r1
 800083c:	2300      	movs	r3, #0
 800083e:	4614      	mov	r4, r2
 8000840:	461d      	mov	r5, r3
 8000842:	f04f 0200 	mov.w	r2, #0
 8000846:	f04f 0300 	mov.w	r3, #0
 800084a:	00eb      	lsls	r3, r5, #3
 800084c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000850:	00e2      	lsls	r2, r4, #3
 8000852:	460b      	mov	r3, r1
 8000854:	3307      	adds	r3, #7
 8000856:	08db      	lsrs	r3, r3, #3
 8000858:	00db      	lsls	r3, r3, #3
 800085a:	ebad 0d03 	sub.w	sp, sp, r3
 800085e:	466b      	mov	r3, sp
 8000860:	3300      	adds	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
    uint8_t Sts_LIN_in = LIN_Slave_Check_Request(ID_LIN, Size_Rx);
 8000864:	4b1f      	ldr	r3, [pc, #124]	@ (80008e4 <LIN_Slave_Respond+0xe4>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	4a1f      	ldr	r2, [pc, #124]	@ (80008e8 <LIN_Slave_Respond+0xe8>)
 800086a:	7812      	ldrb	r2, [r2, #0]
 800086c:	4611      	mov	r1, r2
 800086e:	4618      	mov	r0, r3
 8000870:	f7ff ff6e 	bl	8000750 <LIN_Slave_Check_Request>
 8000874:	4603      	mov	r3, r0
 8000876:	72fb      	strb	r3, [r7, #11]

	if(Sts_LIN_in == 2){
 8000878:	7afb      	ldrb	r3, [r7, #11]
 800087a:	2b02      	cmp	r3, #2
 800087c:	d12b      	bne.n	80008d6 <LIN_Slave_Respond+0xd6>
		for(uint8_t i = 0; i < size ; i++){
 800087e:	2300      	movs	r3, #0
 8000880:	75fb      	strb	r3, [r7, #23]
 8000882:	e009      	b.n	8000898 <LIN_Slave_Respond+0x98>
			buff_respond[i] = buff_feedback[i];
 8000884:	7dfb      	ldrb	r3, [r7, #23]
 8000886:	683a      	ldr	r2, [r7, #0]
 8000888:	441a      	add	r2, r3
 800088a:	7dfb      	ldrb	r3, [r7, #23]
 800088c:	7811      	ldrb	r1, [r2, #0]
 800088e:	68fa      	ldr	r2, [r7, #12]
 8000890:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < size ; i++){
 8000892:	7dfb      	ldrb	r3, [r7, #23]
 8000894:	3301      	adds	r3, #1
 8000896:	75fb      	strb	r3, [r7, #23]
 8000898:	7dfa      	ldrb	r2, [r7, #23]
 800089a:	79bb      	ldrb	r3, [r7, #6]
 800089c:	429a      	cmp	r2, r3
 800089e:	d3f1      	bcc.n	8000884 <LIN_Slave_Respond+0x84>
		}
		buff_respond[size] = CheckSum_Calc(pid_Calc(ID), buff_feedback, size);
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	4618      	mov	r0, r3
 80008a4:	f7ff fe4e 	bl	8000544 <pid_Calc>
 80008a8:	4603      	mov	r3, r0
 80008aa:	4618      	mov	r0, r3
 80008ac:	79bc      	ldrb	r4, [r7, #6]
 80008ae:	79bb      	ldrb	r3, [r7, #6]
 80008b0:	461a      	mov	r2, r3
 80008b2:	6839      	ldr	r1, [r7, #0]
 80008b4:	f7ff fe9b 	bl	80005ee <CheckSum_Calc>
 80008b8:	4603      	mov	r3, r0
 80008ba:	461a      	mov	r2, r3
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	551a      	strb	r2, [r3, r4]
		HAL_UART_Transmit(&huart2, buff_respond, size + 1 , 10);
 80008c0:	79bb      	ldrb	r3, [r7, #6]
 80008c2:	b29b      	uxth	r3, r3
 80008c4:	3301      	adds	r3, #1
 80008c6:	b29a      	uxth	r2, r3
 80008c8:	230a      	movs	r3, #10
 80008ca:	68f9      	ldr	r1, [r7, #12]
 80008cc:	4807      	ldr	r0, [pc, #28]	@ (80008ec <LIN_Slave_Respond+0xec>)
 80008ce:	f001 ff13 	bl	80026f8 <HAL_UART_Transmit>
		return 2;
 80008d2:	2302      	movs	r3, #2
 80008d4:	e000      	b.n	80008d8 <LIN_Slave_Respond+0xd8>
	}else{
		return Sts_LIN_in;
 80008d6:	7afb      	ldrb	r3, [r7, #11]
 80008d8:	46b5      	mov	sp, r6
	}
}
 80008da:	4618      	mov	r0, r3
 80008dc:	371c      	adds	r7, #28
 80008de:	46bd      	mov	sp, r7
 80008e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80008e4:	20000000 	.word	0x20000000
 80008e8:	20000001 	.word	0x20000001
 80008ec:	200000c0 	.word	0x200000c0

080008f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008f4:	f000 fad9 	bl	8000eaa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008f8:	f000 f824 	bl	8000944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008fc:	f000 f8fe 	bl	8000afc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000900:	f000 f860 	bl	80009c4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000904:	f000 f8ac 	bl	8000a60 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //HAL_LIN_Init(&huart1, 13);

  HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 20);
 8000908:	2214      	movs	r2, #20
 800090a:	4908      	ldr	r1, [pc, #32]	@ (800092c <main+0x3c>)
 800090c:	4808      	ldr	r0, [pc, #32]	@ (8000930 <main+0x40>)
 800090e:	f003 ff4e 	bl	80047ae <HAL_UARTEx_ReceiveToIdle_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    LIN_Master_Request(&huart1, ID_LIN, buff_data, leng_buff_data);
 8000912:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <main+0x44>)
 8000914:	7819      	ldrb	r1, [r3, #0]
 8000916:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <main+0x48>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	4a08      	ldr	r2, [pc, #32]	@ (800093c <main+0x4c>)
 800091c:	4808      	ldr	r0, [pc, #32]	@ (8000940 <main+0x50>)
 800091e:	f7ff fe97 	bl	8000650 <LIN_Master_Request>
    HAL_Delay(200);
 8000922:	20c8      	movs	r0, #200	@ 0xc8
 8000924:	f000 fb32 	bl	8000f8c <HAL_Delay>
    LIN_Master_Request(&huart1, ID_LIN, buff_data, leng_buff_data);
 8000928:	bf00      	nop
 800092a:	e7f2      	b.n	8000912 <main+0x22>
 800092c:	20000164 	.word	0x20000164
 8000930:	200000c0 	.word	0x200000c0
 8000934:	20000000 	.word	0x20000000
 8000938:	20000160 	.word	0x20000160
 800093c:	20000158 	.word	0x20000158
 8000940:	2000002c 	.word	0x2000002c

08000944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b094      	sub	sp, #80	@ 0x50
 8000948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800094a:	f107 0318 	add.w	r3, r7, #24
 800094e:	2238      	movs	r2, #56	@ 0x38
 8000950:	2100      	movs	r1, #0
 8000952:	4618      	mov	r0, r3
 8000954:	f003 ffca 	bl	80048ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
 8000964:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000966:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800096a:	f000 fe83 	bl	8001674 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800096e:	2302      	movs	r3, #2
 8000970:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000972:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000976:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000978:	2340      	movs	r3, #64	@ 0x40
 800097a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800097c:	2300      	movs	r3, #0
 800097e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000980:	f107 0318 	add.w	r3, r7, #24
 8000984:	4618      	mov	r0, r3
 8000986:	f000 ff29 	bl	80017dc <HAL_RCC_OscConfig>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000990:	f000 f90c 	bl	8000bac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000994:	230f      	movs	r3, #15
 8000996:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000998:	2301      	movs	r3, #1
 800099a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800099c:	2300      	movs	r3, #0
 800099e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009a0:	2300      	movs	r3, #0
 80009a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009a8:	1d3b      	adds	r3, r7, #4
 80009aa:	2100      	movs	r1, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f001 fa27 	bl	8001e00 <HAL_RCC_ClockConfig>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <SystemClock_Config+0x78>
  {
    Error_Handler();
 80009b8:	f000 f8f8 	bl	8000bac <Error_Handler>
  }
}
 80009bc:	bf00      	nop
 80009be:	3750      	adds	r7, #80	@ 0x50
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009c8:	4b23      	ldr	r3, [pc, #140]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 80009ca:	4a24      	ldr	r2, [pc, #144]	@ (8000a5c <MX_USART1_UART_Init+0x98>)
 80009cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 80009ce:	4b22      	ldr	r3, [pc, #136]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 80009d0:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80009d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009d6:	4b20      	ldr	r3, [pc, #128]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 80009de:	2200      	movs	r2, #0
 80009e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 80009ea:	220c      	movs	r2, #12
 80009ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f4:	4b18      	ldr	r3, [pc, #96]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009fa:	4b17      	ldr	r3, [pc, #92]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a00:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a06:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_LIN_Init(&huart1, UART_LINBREAKDETECTLENGTH_10B) != HAL_OK)
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4812      	ldr	r0, [pc, #72]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 8000a10:	f001 fe02 	bl	8002618 <HAL_LIN_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8000a1a:	f000 f8c7 	bl	8000bac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a1e:	2100      	movs	r1, #0
 8000a20:	480d      	ldr	r0, [pc, #52]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 8000a22:	f003 fe48 	bl	80046b6 <HAL_UARTEx_SetTxFifoThreshold>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8000a2c:	f000 f8be 	bl	8000bac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a30:	2100      	movs	r1, #0
 8000a32:	4809      	ldr	r0, [pc, #36]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 8000a34:	f003 fe7d 	bl	8004732 <HAL_UARTEx_SetRxFifoThreshold>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8000a3e:	f000 f8b5 	bl	8000bac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a42:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <MX_USART1_UART_Init+0x94>)
 8000a44:	f003 fdfe 	bl	8004644 <HAL_UARTEx_DisableFifoMode>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8000a4e:	f000 f8ad 	bl	8000bac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	2000002c 	.word	0x2000002c
 8000a5c:	40013800 	.word	0x40013800

08000a60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a64:	4b23      	ldr	r3, [pc, #140]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000a66:	4a24      	ldr	r2, [pc, #144]	@ (8000af8 <MX_USART2_UART_Init+0x98>)
 8000a68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8000a6a:	4b22      	ldr	r3, [pc, #136]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000a6c:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8000a70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a72:	4b20      	ldr	r3, [pc, #128]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a78:	4b1e      	ldr	r3, [pc, #120]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a84:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000a86:	220c      	movs	r2, #12
 8000a88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a90:	4b18      	ldr	r3, [pc, #96]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a96:	4b17      	ldr	r3, [pc, #92]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a9c:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aa2:	4b14      	ldr	r3, [pc, #80]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_LIN_Init(&huart2, UART_LINBREAKDETECTLENGTH_11B) != HAL_OK)
 8000aa8:	2120      	movs	r1, #32
 8000aaa:	4812      	ldr	r0, [pc, #72]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000aac:	f001 fdb4 	bl	8002618 <HAL_LIN_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000ab6:	f000 f879 	bl	8000bac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aba:	2100      	movs	r1, #0
 8000abc:	480d      	ldr	r0, [pc, #52]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000abe:	f003 fdfa 	bl	80046b6 <HAL_UARTEx_SetTxFifoThreshold>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000ac8:	f000 f870 	bl	8000bac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000acc:	2100      	movs	r1, #0
 8000ace:	4809      	ldr	r0, [pc, #36]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000ad0:	f003 fe2f 	bl	8004732 <HAL_UARTEx_SetRxFifoThreshold>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000ada:	f000 f867 	bl	8000bac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000ade:	4805      	ldr	r0, [pc, #20]	@ (8000af4 <MX_USART2_UART_Init+0x94>)
 8000ae0:	f003 fdb0 	bl	8004644 <HAL_UARTEx_DisableFifoMode>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000aea:	f000 f85f 	bl	8000bac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	200000c0 	.word	0x200000c0
 8000af8:	40004400 	.word	0x40004400

08000afc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b02:	4b15      	ldr	r3, [pc, #84]	@ (8000b58 <MX_GPIO_Init+0x5c>)
 8000b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b06:	4a14      	ldr	r2, [pc, #80]	@ (8000b58 <MX_GPIO_Init+0x5c>)
 8000b08:	f043 0320 	orr.w	r3, r3, #32
 8000b0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b0e:	4b12      	ldr	r3, [pc, #72]	@ (8000b58 <MX_GPIO_Init+0x5c>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b12:	f003 0320 	and.w	r3, r3, #32
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <MX_GPIO_Init+0x5c>)
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1e:	4a0e      	ldr	r2, [pc, #56]	@ (8000b58 <MX_GPIO_Init+0x5c>)
 8000b20:	f043 0301 	orr.w	r3, r3, #1
 8000b24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b26:	4b0c      	ldr	r3, [pc, #48]	@ (8000b58 <MX_GPIO_Init+0x5c>)
 8000b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	60bb      	str	r3, [r7, #8]
 8000b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b32:	4b09      	ldr	r3, [pc, #36]	@ (8000b58 <MX_GPIO_Init+0x5c>)
 8000b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b36:	4a08      	ldr	r2, [pc, #32]	@ (8000b58 <MX_GPIO_Init+0x5c>)
 8000b38:	f043 0304 	orr.w	r3, r3, #4
 8000b3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b3e:	4b06      	ldr	r3, [pc, #24]	@ (8000b58 <MX_GPIO_Init+0x5c>)
 8000b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b42:	f003 0304 	and.w	r3, r3, #4
 8000b46:	607b      	str	r3, [r7, #4]
 8000b48:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b4a:	bf00      	nop
 8000b4c:	3714      	adds	r7, #20
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	40021000 	.word	0x40021000

08000b5c <HAL_UARTEx_RxEventCallback>:
/* USER CODE BEGIN 4 */


//  Lin Slave mode // Config // use LIN protocol
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	460b      	mov	r3, r1
 8000b66:	807b      	strh	r3, [r7, #2]
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 20);
 8000b68:	2214      	movs	r2, #20
 8000b6a:	490a      	ldr	r1, [pc, #40]	@ (8000b94 <HAL_UARTEx_RxEventCallback+0x38>)
 8000b6c:	480a      	ldr	r0, [pc, #40]	@ (8000b98 <HAL_UARTEx_RxEventCallback+0x3c>)
 8000b6e:	f003 fe1e 	bl	80047ae <HAL_UARTEx_ReceiveToIdle_IT>


  Sts_LIN = LIN_Slave_Respond(ID_LIN, size_respond, buff_feedback);
 8000b72:	4b0a      	ldr	r3, [pc, #40]	@ (8000b9c <HAL_UARTEx_RxEventCallback+0x40>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba0 <HAL_UARTEx_RxEventCallback+0x44>)
 8000b78:	7811      	ldrb	r1, [r2, #0]
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba4 <HAL_UARTEx_RxEventCallback+0x48>)
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff fe3f 	bl	8000800 <LIN_Slave_Respond>
 8000b82:	4603      	mov	r3, r0
 8000b84:	461a      	mov	r2, r3
 8000b86:	4b08      	ldr	r3, [pc, #32]	@ (8000ba8 <HAL_UARTEx_RxEventCallback+0x4c>)
 8000b88:	701a      	strb	r2, [r3, #0]

}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20000164 	.word	0x20000164
 8000b98:	200000c0 	.word	0x200000c0
 8000b9c:	20000000 	.word	0x20000000
 8000ba0:	20000002 	.word	0x20000002
 8000ba4:	20000184 	.word	0x20000184
 8000ba8:	20000180 	.word	0x20000180

08000bac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bb0:	b672      	cpsid	i
}
 8000bb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <Error_Handler+0x8>

08000bb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000bfc <HAL_MspInit+0x44>)
 8000bc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bc2:	4a0e      	ldr	r2, [pc, #56]	@ (8000bfc <HAL_MspInit+0x44>)
 8000bc4:	f043 0301 	orr.w	r3, r3, #1
 8000bc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bca:	4b0c      	ldr	r3, [pc, #48]	@ (8000bfc <HAL_MspInit+0x44>)
 8000bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bce:	f003 0301 	and.w	r3, r3, #1
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd6:	4b09      	ldr	r3, [pc, #36]	@ (8000bfc <HAL_MspInit+0x44>)
 8000bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bda:	4a08      	ldr	r2, [pc, #32]	@ (8000bfc <HAL_MspInit+0x44>)
 8000bdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000be0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000be2:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <HAL_MspInit+0x44>)
 8000be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bea:	603b      	str	r3, [r7, #0]
 8000bec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000bee:	f000 fde5 	bl	80017bc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40021000 	.word	0x40021000

08000c00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b09e      	sub	sp, #120	@ 0x78
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c08:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]
 8000c16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c18:	f107 0320 	add.w	r3, r7, #32
 8000c1c:	2244      	movs	r2, #68	@ 0x44
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4618      	mov	r0, r3
 8000c22:	f003 fe63 	bl	80048ec <memset>
  if(huart->Instance==USART1)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a5c      	ldr	r2, [pc, #368]	@ (8000d9c <HAL_UART_MspInit+0x19c>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d15c      	bne.n	8000cea <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c30:	2301      	movs	r3, #1
 8000c32:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000c34:	2300      	movs	r3, #0
 8000c36:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c38:	f107 0320 	add.w	r3, r7, #32
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f001 fafb 	bl	8002238 <HAL_RCCEx_PeriphCLKConfig>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c48:	f7ff ffb0 	bl	8000bac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c4c:	4b54      	ldr	r3, [pc, #336]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000c4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c50:	4a53      	ldr	r2, [pc, #332]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000c52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c56:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c58:	4b51      	ldr	r3, [pc, #324]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000c5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c60:	61fb      	str	r3, [r7, #28]
 8000c62:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c64:	4b4e      	ldr	r3, [pc, #312]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000c66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c68:	4a4d      	ldr	r2, [pc, #308]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000c6a:	f043 0304 	orr.w	r3, r3, #4
 8000c6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c70:	4b4b      	ldr	r3, [pc, #300]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c74:	f003 0304 	and.w	r3, r3, #4
 8000c78:	61bb      	str	r3, [r7, #24]
 8000c7a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7c:	4b48      	ldr	r3, [pc, #288]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c80:	4a47      	ldr	r2, [pc, #284]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000c82:	f043 0301 	orr.w	r3, r3, #1
 8000c86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c88:	4b45      	ldr	r3, [pc, #276]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c8c:	f003 0301 	and.w	r3, r3, #1
 8000c90:	617b      	str	r3, [r7, #20]
 8000c92:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c94:	2310      	movs	r3, #16
 8000c96:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ca4:	2307      	movs	r3, #7
 8000ca6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ca8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000cac:	4619      	mov	r1, r3
 8000cae:	483d      	ldr	r0, [pc, #244]	@ (8000da4 <HAL_UART_MspInit+0x1a4>)
 8000cb0:	f000 fb5e 	bl	8001370 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000cb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cb8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cc6:	2307      	movs	r3, #7
 8000cc8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cca:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000cce:	4619      	mov	r1, r3
 8000cd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd4:	f000 fb4c 	bl	8001370 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2100      	movs	r1, #0
 8000cdc:	2025      	movs	r0, #37	@ 0x25
 8000cde:	f000 fa52 	bl	8001186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ce2:	2025      	movs	r0, #37	@ 0x25
 8000ce4:	f000 fa69 	bl	80011ba <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ce8:	e054      	b.n	8000d94 <HAL_UART_MspInit+0x194>
  else if(huart->Instance==USART2)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a2e      	ldr	r2, [pc, #184]	@ (8000da8 <HAL_UART_MspInit+0x1a8>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d14f      	bne.n	8000d94 <HAL_UART_MspInit+0x194>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cfc:	f107 0320 	add.w	r3, r7, #32
 8000d00:	4618      	mov	r0, r3
 8000d02:	f001 fa99 	bl	8002238 <HAL_RCCEx_PeriphCLKConfig>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <HAL_UART_MspInit+0x110>
      Error_Handler();
 8000d0c:	f7ff ff4e 	bl	8000bac <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d10:	4b23      	ldr	r3, [pc, #140]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d14:	4a22      	ldr	r2, [pc, #136]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d1c:	4b20      	ldr	r3, [pc, #128]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d24:	613b      	str	r3, [r7, #16]
 8000d26:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d28:	4b1d      	ldr	r3, [pc, #116]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000d2e:	f043 0301 	orr.w	r3, r3, #1
 8000d32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d34:	4b1a      	ldr	r3, [pc, #104]	@ (8000da0 <HAL_UART_MspInit+0x1a0>)
 8000d36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d38:	f003 0301 	and.w	r3, r3, #1
 8000d3c:	60fb      	str	r3, [r7, #12]
 8000d3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d40:	2304      	movs	r3, #4
 8000d42:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d50:	2307      	movs	r3, #7
 8000d52:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d54:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d58:	4619      	mov	r1, r3
 8000d5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d5e:	f000 fb07 	bl	8001370 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000d62:	2308      	movs	r3, #8
 8000d64:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d66:	2302      	movs	r3, #2
 8000d68:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d72:	2307      	movs	r3, #7
 8000d74:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d76:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d80:	f000 faf6 	bl	8001370 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000d84:	2200      	movs	r2, #0
 8000d86:	2100      	movs	r1, #0
 8000d88:	2026      	movs	r0, #38	@ 0x26
 8000d8a:	f000 f9fc 	bl	8001186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d8e:	2026      	movs	r0, #38	@ 0x26
 8000d90:	f000 fa13 	bl	80011ba <HAL_NVIC_EnableIRQ>
}
 8000d94:	bf00      	nop
 8000d96:	3778      	adds	r7, #120	@ 0x78
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40013800 	.word	0x40013800
 8000da0:	40021000 	.word	0x40021000
 8000da4:	48000800 	.word	0x48000800
 8000da8:	40004400 	.word	0x40004400

08000dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <NMI_Handler+0x4>

08000db4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <HardFault_Handler+0x4>

08000dbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <MemManage_Handler+0x4>

08000dc4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <BusFault_Handler+0x4>

08000dcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <UsageFault_Handler+0x4>

08000dd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr

08000de2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e02:	f000 f8a5 	bl	8000f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e10:	4802      	ldr	r0, [pc, #8]	@ (8000e1c <USART1_IRQHandler+0x10>)
 8000e12:	f001 fcff 	bl	8002814 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	2000002c 	.word	0x2000002c

08000e20 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e24:	4802      	ldr	r0, [pc, #8]	@ (8000e30 <USART2_IRQHandler+0x10>)
 8000e26:	f001 fcf5 	bl	8002814 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	200000c0 	.word	0x200000c0

08000e34 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <SystemInit+0x20>)
 8000e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e3e:	4a05      	ldr	r2, [pc, #20]	@ (8000e54 <SystemInit+0x20>)
 8000e40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e58:	480d      	ldr	r0, [pc, #52]	@ (8000e90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e5a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e5c:	f7ff ffea 	bl	8000e34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e60:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e62:	490d      	ldr	r1, [pc, #52]	@ (8000e98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e64:	4a0d      	ldr	r2, [pc, #52]	@ (8000e9c <LoopForever+0xe>)
  movs r3, #0
 8000e66:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000e68:	e002      	b.n	8000e70 <LoopCopyDataInit>

08000e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e6e:	3304      	adds	r3, #4

08000e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e74:	d3f9      	bcc.n	8000e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e76:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e78:	4c0a      	ldr	r4, [pc, #40]	@ (8000ea4 <LoopForever+0x16>)
  movs r3, #0
 8000e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e7c:	e001      	b.n	8000e82 <LoopFillZerobss>

08000e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e80:	3204      	adds	r2, #4

08000e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e84:	d3fb      	bcc.n	8000e7e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000e86:	f003 fd39 	bl	80048fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e8a:	f7ff fd31 	bl	80008f0 <main>

08000e8e <LoopForever>:

LoopForever:
    b LoopForever
 8000e8e:	e7fe      	b.n	8000e8e <LoopForever>
  ldr   r0, =_estack
 8000e90:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e98:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000e9c:	080049ac 	.word	0x080049ac
  ldr r2, =_sbss
 8000ea0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000ea4:	20000190 	.word	0x20000190

08000ea8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ea8:	e7fe      	b.n	8000ea8 <ADC1_2_IRQHandler>

08000eaa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b082      	sub	sp, #8
 8000eae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eb4:	2003      	movs	r0, #3
 8000eb6:	f000 f95b 	bl	8001170 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eba:	200f      	movs	r0, #15
 8000ebc:	f000 f80e 	bl	8000edc <HAL_InitTick>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d002      	beq.n	8000ecc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	71fb      	strb	r3, [r7, #7]
 8000eca:	e001      	b.n	8000ed0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ecc:	f7ff fe74 	bl	8000bb8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ed0:	79fb      	ldrb	r3, [r7, #7]

}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ee8:	4b16      	ldr	r3, [pc, #88]	@ (8000f44 <HAL_InitTick+0x68>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d022      	beq.n	8000f36 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ef0:	4b15      	ldr	r3, [pc, #84]	@ (8000f48 <HAL_InitTick+0x6c>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <HAL_InitTick+0x68>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000efc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f04:	4618      	mov	r0, r3
 8000f06:	f000 f966 	bl	80011d6 <HAL_SYSTICK_Config>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d10f      	bne.n	8000f30 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2b0f      	cmp	r3, #15
 8000f14:	d809      	bhi.n	8000f2a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f16:	2200      	movs	r2, #0
 8000f18:	6879      	ldr	r1, [r7, #4]
 8000f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1e:	f000 f932 	bl	8001186 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f22:	4a0a      	ldr	r2, [pc, #40]	@ (8000f4c <HAL_InitTick+0x70>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6013      	str	r3, [r2, #0]
 8000f28:	e007      	b.n	8000f3a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	73fb      	strb	r3, [r7, #15]
 8000f2e:	e004      	b.n	8000f3a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f30:	2301      	movs	r3, #1
 8000f32:	73fb      	strb	r3, [r7, #15]
 8000f34:	e001      	b.n	8000f3a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3710      	adds	r7, #16
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	2000000c 	.word	0x2000000c
 8000f48:	20000004 	.word	0x20000004
 8000f4c:	20000008 	.word	0x20000008

08000f50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f54:	4b05      	ldr	r3, [pc, #20]	@ (8000f6c <HAL_IncTick+0x1c>)
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	4b05      	ldr	r3, [pc, #20]	@ (8000f70 <HAL_IncTick+0x20>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	4a03      	ldr	r2, [pc, #12]	@ (8000f6c <HAL_IncTick+0x1c>)
 8000f60:	6013      	str	r3, [r2, #0]
}
 8000f62:	bf00      	nop
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	2000018c 	.word	0x2000018c
 8000f70:	2000000c 	.word	0x2000000c

08000f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  return uwTick;
 8000f78:	4b03      	ldr	r3, [pc, #12]	@ (8000f88 <HAL_GetTick+0x14>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	2000018c 	.word	0x2000018c

08000f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f94:	f7ff ffee 	bl	8000f74 <HAL_GetTick>
 8000f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fa4:	d004      	beq.n	8000fb0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fa6:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <HAL_Delay+0x40>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	68fa      	ldr	r2, [r7, #12]
 8000fac:	4413      	add	r3, r2
 8000fae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fb0:	bf00      	nop
 8000fb2:	f7ff ffdf 	bl	8000f74 <HAL_GetTick>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	68fa      	ldr	r2, [r7, #12]
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	d8f7      	bhi.n	8000fb2 <HAL_Delay+0x26>
  {
  }
}
 8000fc2:	bf00      	nop
 8000fc4:	bf00      	nop
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	2000000c 	.word	0x2000000c

08000fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fe6:	68ba      	ldr	r2, [r7, #8]
 8000fe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fec:	4013      	ands	r3, r2
 8000fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ff8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001002:	4a04      	ldr	r2, [pc, #16]	@ (8001014 <__NVIC_SetPriorityGrouping+0x44>)
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	60d3      	str	r3, [r2, #12]
}
 8001008:	bf00      	nop
 800100a:	3714      	adds	r7, #20
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800101c:	4b04      	ldr	r3, [pc, #16]	@ (8001030 <__NVIC_GetPriorityGrouping+0x18>)
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	0a1b      	lsrs	r3, r3, #8
 8001022:	f003 0307 	and.w	r3, r3, #7
}
 8001026:	4618      	mov	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	2b00      	cmp	r3, #0
 8001044:	db0b      	blt.n	800105e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	f003 021f 	and.w	r2, r3, #31
 800104c:	4907      	ldr	r1, [pc, #28]	@ (800106c <__NVIC_EnableIRQ+0x38>)
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	095b      	lsrs	r3, r3, #5
 8001054:	2001      	movs	r0, #1
 8001056:	fa00 f202 	lsl.w	r2, r0, r2
 800105a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	e000e100 	.word	0xe000e100

08001070 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	6039      	str	r1, [r7, #0]
 800107a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800107c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001080:	2b00      	cmp	r3, #0
 8001082:	db0a      	blt.n	800109a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	b2da      	uxtb	r2, r3
 8001088:	490c      	ldr	r1, [pc, #48]	@ (80010bc <__NVIC_SetPriority+0x4c>)
 800108a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108e:	0112      	lsls	r2, r2, #4
 8001090:	b2d2      	uxtb	r2, r2
 8001092:	440b      	add	r3, r1
 8001094:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001098:	e00a      	b.n	80010b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	b2da      	uxtb	r2, r3
 800109e:	4908      	ldr	r1, [pc, #32]	@ (80010c0 <__NVIC_SetPriority+0x50>)
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	f003 030f 	and.w	r3, r3, #15
 80010a6:	3b04      	subs	r3, #4
 80010a8:	0112      	lsls	r2, r2, #4
 80010aa:	b2d2      	uxtb	r2, r2
 80010ac:	440b      	add	r3, r1
 80010ae:	761a      	strb	r2, [r3, #24]
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	e000e100 	.word	0xe000e100
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b089      	sub	sp, #36	@ 0x24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010d8:	69fb      	ldr	r3, [r7, #28]
 80010da:	f1c3 0307 	rsb	r3, r3, #7
 80010de:	2b04      	cmp	r3, #4
 80010e0:	bf28      	it	cs
 80010e2:	2304      	movcs	r3, #4
 80010e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	3304      	adds	r3, #4
 80010ea:	2b06      	cmp	r3, #6
 80010ec:	d902      	bls.n	80010f4 <NVIC_EncodePriority+0x30>
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	3b03      	subs	r3, #3
 80010f2:	e000      	b.n	80010f6 <NVIC_EncodePriority+0x32>
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f8:	f04f 32ff 	mov.w	r2, #4294967295
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	43da      	mvns	r2, r3
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	401a      	ands	r2, r3
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800110c:	f04f 31ff 	mov.w	r1, #4294967295
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	fa01 f303 	lsl.w	r3, r1, r3
 8001116:	43d9      	mvns	r1, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800111c:	4313      	orrs	r3, r2
         );
}
 800111e:	4618      	mov	r0, r3
 8001120:	3724      	adds	r7, #36	@ 0x24
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
	...

0800112c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	3b01      	subs	r3, #1
 8001138:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800113c:	d301      	bcc.n	8001142 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800113e:	2301      	movs	r3, #1
 8001140:	e00f      	b.n	8001162 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001142:	4a0a      	ldr	r2, [pc, #40]	@ (800116c <SysTick_Config+0x40>)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	3b01      	subs	r3, #1
 8001148:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800114a:	210f      	movs	r1, #15
 800114c:	f04f 30ff 	mov.w	r0, #4294967295
 8001150:	f7ff ff8e 	bl	8001070 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001154:	4b05      	ldr	r3, [pc, #20]	@ (800116c <SysTick_Config+0x40>)
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800115a:	4b04      	ldr	r3, [pc, #16]	@ (800116c <SysTick_Config+0x40>)
 800115c:	2207      	movs	r2, #7
 800115e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001160:	2300      	movs	r3, #0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	e000e010 	.word	0xe000e010

08001170 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f7ff ff29 	bl	8000fd0 <__NVIC_SetPriorityGrouping>
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b086      	sub	sp, #24
 800118a:	af00      	add	r7, sp, #0
 800118c:	4603      	mov	r3, r0
 800118e:	60b9      	str	r1, [r7, #8]
 8001190:	607a      	str	r2, [r7, #4]
 8001192:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001194:	f7ff ff40 	bl	8001018 <__NVIC_GetPriorityGrouping>
 8001198:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	68b9      	ldr	r1, [r7, #8]
 800119e:	6978      	ldr	r0, [r7, #20]
 80011a0:	f7ff ff90 	bl	80010c4 <NVIC_EncodePriority>
 80011a4:	4602      	mov	r2, r0
 80011a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011aa:	4611      	mov	r1, r2
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ff5f 	bl	8001070 <__NVIC_SetPriority>
}
 80011b2:	bf00      	nop
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b082      	sub	sp, #8
 80011be:	af00      	add	r7, sp, #0
 80011c0:	4603      	mov	r3, r0
 80011c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff33 	bl	8001034 <__NVIC_EnableIRQ>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f7ff ffa4 	bl	800112c <SysTick_Config>
 80011e4:	4603      	mov	r3, r0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011ee:	b480      	push	{r7}
 80011f0:	b085      	sub	sp, #20
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011f6:	2300      	movs	r3, #0
 80011f8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001200:	b2db      	uxtb	r3, r3
 8001202:	2b02      	cmp	r3, #2
 8001204:	d005      	beq.n	8001212 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2204      	movs	r2, #4
 800120a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	73fb      	strb	r3, [r7, #15]
 8001210:	e037      	b.n	8001282 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f022 020e 	bic.w	r2, r2, #14
 8001220:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800122c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001230:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f022 0201 	bic.w	r2, r2, #1
 8001240:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001246:	f003 021f 	and.w	r2, r3, #31
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124e:	2101      	movs	r1, #1
 8001250:	fa01 f202 	lsl.w	r2, r1, r2
 8001254:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800125e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001264:	2b00      	cmp	r3, #0
 8001266:	d00c      	beq.n	8001282 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001272:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001276:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001280:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2201      	movs	r2, #1
 8001286:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2200      	movs	r2, #0
 800128e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001292:	7bfb      	ldrb	r3, [r7, #15]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3714      	adds	r7, #20
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012a8:	2300      	movs	r3, #0
 80012aa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d00d      	beq.n	80012d4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2204      	movs	r2, #4
 80012bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2201      	movs	r2, #1
 80012c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	73fb      	strb	r3, [r7, #15]
 80012d2:	e047      	b.n	8001364 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f022 020e 	bic.w	r2, r2, #14
 80012e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f022 0201 	bic.w	r2, r2, #1
 80012f2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001302:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001308:	f003 021f 	and.w	r2, r3, #31
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001310:	2101      	movs	r1, #1
 8001312:	fa01 f202 	lsl.w	r2, r1, r2
 8001316:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001320:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001326:	2b00      	cmp	r3, #0
 8001328:	d00c      	beq.n	8001344 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001334:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001338:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001342:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2201      	movs	r2, #1
 8001348:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001358:	2b00      	cmp	r3, #0
 800135a:	d003      	beq.n	8001364 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	4798      	blx	r3
    }
  }
  return status;
 8001364:	7bfb      	ldrb	r3, [r7, #15]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001370:	b480      	push	{r7}
 8001372:	b087      	sub	sp, #28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800137e:	e15a      	b.n	8001636 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	2101      	movs	r1, #1
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	4013      	ands	r3, r2
 800138e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 814c 	beq.w	8001630 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 0303 	and.w	r3, r3, #3
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d005      	beq.n	80013b0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d130      	bne.n	8001412 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	2203      	movs	r2, #3
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	693a      	ldr	r2, [r7, #16]
 80013c4:	4013      	ands	r3, r2
 80013c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	68da      	ldr	r2, [r3, #12]
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	693a      	ldr	r2, [r7, #16]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013e6:	2201      	movs	r2, #1
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	43db      	mvns	r3, r3
 80013f0:	693a      	ldr	r2, [r7, #16]
 80013f2:	4013      	ands	r3, r2
 80013f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	091b      	lsrs	r3, r3, #4
 80013fc:	f003 0201 	and.w	r2, r3, #1
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	4313      	orrs	r3, r2
 800140a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 0303 	and.w	r3, r3, #3
 800141a:	2b03      	cmp	r3, #3
 800141c:	d017      	beq.n	800144e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	68db      	ldr	r3, [r3, #12]
 8001422:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	2203      	movs	r2, #3
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43db      	mvns	r3, r3
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	4013      	ands	r3, r2
 8001434:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	4313      	orrs	r3, r2
 8001446:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	693a      	ldr	r2, [r7, #16]
 800144c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f003 0303 	and.w	r3, r3, #3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d123      	bne.n	80014a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	08da      	lsrs	r2, r3, #3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	3208      	adds	r2, #8
 8001462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001466:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	220f      	movs	r2, #15
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	43db      	mvns	r3, r3
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	4013      	ands	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	691a      	ldr	r2, [r3, #16]
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	f003 0307 	and.w	r3, r3, #7
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	4313      	orrs	r3, r2
 8001492:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	08da      	lsrs	r2, r3, #3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3208      	adds	r2, #8
 800149c:	6939      	ldr	r1, [r7, #16]
 800149e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	2203      	movs	r2, #3
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	43db      	mvns	r3, r3
 80014b4:	693a      	ldr	r2, [r7, #16]
 80014b6:	4013      	ands	r3, r2
 80014b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f003 0203 	and.w	r2, r3, #3
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f000 80a6 	beq.w	8001630 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e4:	4b5b      	ldr	r3, [pc, #364]	@ (8001654 <HAL_GPIO_Init+0x2e4>)
 80014e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014e8:	4a5a      	ldr	r2, [pc, #360]	@ (8001654 <HAL_GPIO_Init+0x2e4>)
 80014ea:	f043 0301 	orr.w	r3, r3, #1
 80014ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80014f0:	4b58      	ldr	r3, [pc, #352]	@ (8001654 <HAL_GPIO_Init+0x2e4>)
 80014f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014fc:	4a56      	ldr	r2, [pc, #344]	@ (8001658 <HAL_GPIO_Init+0x2e8>)
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	089b      	lsrs	r3, r3, #2
 8001502:	3302      	adds	r3, #2
 8001504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001508:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	f003 0303 	and.w	r3, r3, #3
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	220f      	movs	r2, #15
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	4013      	ands	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001526:	d01f      	beq.n	8001568 <HAL_GPIO_Init+0x1f8>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	4a4c      	ldr	r2, [pc, #304]	@ (800165c <HAL_GPIO_Init+0x2ec>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d019      	beq.n	8001564 <HAL_GPIO_Init+0x1f4>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4a4b      	ldr	r2, [pc, #300]	@ (8001660 <HAL_GPIO_Init+0x2f0>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d013      	beq.n	8001560 <HAL_GPIO_Init+0x1f0>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4a4a      	ldr	r2, [pc, #296]	@ (8001664 <HAL_GPIO_Init+0x2f4>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d00d      	beq.n	800155c <HAL_GPIO_Init+0x1ec>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4a49      	ldr	r2, [pc, #292]	@ (8001668 <HAL_GPIO_Init+0x2f8>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d007      	beq.n	8001558 <HAL_GPIO_Init+0x1e8>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4a48      	ldr	r2, [pc, #288]	@ (800166c <HAL_GPIO_Init+0x2fc>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d101      	bne.n	8001554 <HAL_GPIO_Init+0x1e4>
 8001550:	2305      	movs	r3, #5
 8001552:	e00a      	b.n	800156a <HAL_GPIO_Init+0x1fa>
 8001554:	2306      	movs	r3, #6
 8001556:	e008      	b.n	800156a <HAL_GPIO_Init+0x1fa>
 8001558:	2304      	movs	r3, #4
 800155a:	e006      	b.n	800156a <HAL_GPIO_Init+0x1fa>
 800155c:	2303      	movs	r3, #3
 800155e:	e004      	b.n	800156a <HAL_GPIO_Init+0x1fa>
 8001560:	2302      	movs	r3, #2
 8001562:	e002      	b.n	800156a <HAL_GPIO_Init+0x1fa>
 8001564:	2301      	movs	r3, #1
 8001566:	e000      	b.n	800156a <HAL_GPIO_Init+0x1fa>
 8001568:	2300      	movs	r3, #0
 800156a:	697a      	ldr	r2, [r7, #20]
 800156c:	f002 0203 	and.w	r2, r2, #3
 8001570:	0092      	lsls	r2, r2, #2
 8001572:	4093      	lsls	r3, r2
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	4313      	orrs	r3, r2
 8001578:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800157a:	4937      	ldr	r1, [pc, #220]	@ (8001658 <HAL_GPIO_Init+0x2e8>)
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	089b      	lsrs	r3, r3, #2
 8001580:	3302      	adds	r3, #2
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001588:	4b39      	ldr	r3, [pc, #228]	@ (8001670 <HAL_GPIO_Init+0x300>)
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	43db      	mvns	r3, r3
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	4013      	ands	r3, r2
 8001596:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d003      	beq.n	80015ac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80015a4:	693a      	ldr	r2, [r7, #16]
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80015ac:	4a30      	ldr	r2, [pc, #192]	@ (8001670 <HAL_GPIO_Init+0x300>)
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80015b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001670 <HAL_GPIO_Init+0x300>)
 80015b4:	68db      	ldr	r3, [r3, #12]
 80015b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	43db      	mvns	r3, r3
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	4013      	ands	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d003      	beq.n	80015d6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80015d6:	4a26      	ldr	r2, [pc, #152]	@ (8001670 <HAL_GPIO_Init+0x300>)
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80015dc:	4b24      	ldr	r3, [pc, #144]	@ (8001670 <HAL_GPIO_Init+0x300>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	43db      	mvns	r3, r3
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	4013      	ands	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d003      	beq.n	8001600 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001600:	4a1b      	ldr	r2, [pc, #108]	@ (8001670 <HAL_GPIO_Init+0x300>)
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001606:	4b1a      	ldr	r3, [pc, #104]	@ (8001670 <HAL_GPIO_Init+0x300>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	43db      	mvns	r3, r3
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	4013      	ands	r3, r2
 8001614:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d003      	beq.n	800162a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	4313      	orrs	r3, r2
 8001628:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800162a:	4a11      	ldr	r2, [pc, #68]	@ (8001670 <HAL_GPIO_Init+0x300>)
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	3301      	adds	r3, #1
 8001634:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	fa22 f303 	lsr.w	r3, r2, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	f47f ae9d 	bne.w	8001380 <HAL_GPIO_Init+0x10>
  }
}
 8001646:	bf00      	nop
 8001648:	bf00      	nop
 800164a:	371c      	adds	r7, #28
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	40021000 	.word	0x40021000
 8001658:	40010000 	.word	0x40010000
 800165c:	48000400 	.word	0x48000400
 8001660:	48000800 	.word	0x48000800
 8001664:	48000c00 	.word	0x48000c00
 8001668:	48001000 	.word	0x48001000
 800166c:	48001400 	.word	0x48001400
 8001670:	40010400 	.word	0x40010400

08001674 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d141      	bne.n	8001706 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001682:	4b4b      	ldr	r3, [pc, #300]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800168a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800168e:	d131      	bne.n	80016f4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001690:	4b47      	ldr	r3, [pc, #284]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001696:	4a46      	ldr	r2, [pc, #280]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800169c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80016a0:	4b43      	ldr	r3, [pc, #268]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80016a8:	4a41      	ldr	r2, [pc, #260]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80016b0:	4b40      	ldr	r3, [pc, #256]	@ (80017b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2232      	movs	r2, #50	@ 0x32
 80016b6:	fb02 f303 	mul.w	r3, r2, r3
 80016ba:	4a3f      	ldr	r2, [pc, #252]	@ (80017b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80016bc:	fba2 2303 	umull	r2, r3, r2, r3
 80016c0:	0c9b      	lsrs	r3, r3, #18
 80016c2:	3301      	adds	r3, #1
 80016c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016c6:	e002      	b.n	80016ce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	3b01      	subs	r3, #1
 80016cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016ce:	4b38      	ldr	r3, [pc, #224]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016da:	d102      	bne.n	80016e2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1f2      	bne.n	80016c8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016e2:	4b33      	ldr	r3, [pc, #204]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016e4:	695b      	ldr	r3, [r3, #20]
 80016e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016ee:	d158      	bne.n	80017a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e057      	b.n	80017a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80016f4:	4b2e      	ldr	r3, [pc, #184]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016fa:	4a2d      	ldr	r2, [pc, #180]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001700:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001704:	e04d      	b.n	80017a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800170c:	d141      	bne.n	8001792 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800170e:	4b28      	ldr	r3, [pc, #160]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001716:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800171a:	d131      	bne.n	8001780 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800171c:	4b24      	ldr	r3, [pc, #144]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800171e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001722:	4a23      	ldr	r2, [pc, #140]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001728:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800172c:	4b20      	ldr	r3, [pc, #128]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001734:	4a1e      	ldr	r2, [pc, #120]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001736:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800173a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800173c:	4b1d      	ldr	r3, [pc, #116]	@ (80017b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2232      	movs	r2, #50	@ 0x32
 8001742:	fb02 f303 	mul.w	r3, r2, r3
 8001746:	4a1c      	ldr	r2, [pc, #112]	@ (80017b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001748:	fba2 2303 	umull	r2, r3, r2, r3
 800174c:	0c9b      	lsrs	r3, r3, #18
 800174e:	3301      	adds	r3, #1
 8001750:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001752:	e002      	b.n	800175a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	3b01      	subs	r3, #1
 8001758:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800175a:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001766:	d102      	bne.n	800176e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f2      	bne.n	8001754 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001770:	695b      	ldr	r3, [r3, #20]
 8001772:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001776:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800177a:	d112      	bne.n	80017a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800177c:	2303      	movs	r3, #3
 800177e:	e011      	b.n	80017a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001780:	4b0b      	ldr	r3, [pc, #44]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001786:	4a0a      	ldr	r2, [pc, #40]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800178c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001790:	e007      	b.n	80017a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001792:	4b07      	ldr	r3, [pc, #28]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800179a:	4a05      	ldr	r2, [pc, #20]	@ (80017b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800179c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017a0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80017a2:	2300      	movs	r3, #0
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	40007000 	.word	0x40007000
 80017b4:	20000004 	.word	0x20000004
 80017b8:	431bde83 	.word	0x431bde83

080017bc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80017c0:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	4a04      	ldr	r2, [pc, #16]	@ (80017d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80017c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017ca:	6093      	str	r3, [r2, #8]
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	40007000 	.word	0x40007000

080017dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d101      	bne.n	80017ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e2fe      	b.n	8001dec <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d075      	beq.n	80018e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017fa:	4b97      	ldr	r3, [pc, #604]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	f003 030c 	and.w	r3, r3, #12
 8001802:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001804:	4b94      	ldr	r3, [pc, #592]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	f003 0303 	and.w	r3, r3, #3
 800180c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	2b0c      	cmp	r3, #12
 8001812:	d102      	bne.n	800181a <HAL_RCC_OscConfig+0x3e>
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	2b03      	cmp	r3, #3
 8001818:	d002      	beq.n	8001820 <HAL_RCC_OscConfig+0x44>
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	2b08      	cmp	r3, #8
 800181e:	d10b      	bne.n	8001838 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001820:	4b8d      	ldr	r3, [pc, #564]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d05b      	beq.n	80018e4 <HAL_RCC_OscConfig+0x108>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d157      	bne.n	80018e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e2d9      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001840:	d106      	bne.n	8001850 <HAL_RCC_OscConfig+0x74>
 8001842:	4b85      	ldr	r3, [pc, #532]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a84      	ldr	r2, [pc, #528]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	e01d      	b.n	800188c <HAL_RCC_OscConfig+0xb0>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001858:	d10c      	bne.n	8001874 <HAL_RCC_OscConfig+0x98>
 800185a:	4b7f      	ldr	r3, [pc, #508]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a7e      	ldr	r2, [pc, #504]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001860:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001864:	6013      	str	r3, [r2, #0]
 8001866:	4b7c      	ldr	r3, [pc, #496]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a7b      	ldr	r2, [pc, #492]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 800186c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001870:	6013      	str	r3, [r2, #0]
 8001872:	e00b      	b.n	800188c <HAL_RCC_OscConfig+0xb0>
 8001874:	4b78      	ldr	r3, [pc, #480]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a77      	ldr	r2, [pc, #476]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 800187a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800187e:	6013      	str	r3, [r2, #0]
 8001880:	4b75      	ldr	r3, [pc, #468]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a74      	ldr	r2, [pc, #464]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001886:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800188a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d013      	beq.n	80018bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001894:	f7ff fb6e 	bl	8000f74 <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800189c:	f7ff fb6a 	bl	8000f74 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b64      	cmp	r3, #100	@ 0x64
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e29e      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018ae:	4b6a      	ldr	r3, [pc, #424]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d0f0      	beq.n	800189c <HAL_RCC_OscConfig+0xc0>
 80018ba:	e014      	b.n	80018e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018bc:	f7ff fb5a 	bl	8000f74 <HAL_GetTick>
 80018c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c4:	f7ff fb56 	bl	8000f74 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b64      	cmp	r3, #100	@ 0x64
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e28a      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018d6:	4b60      	ldr	r3, [pc, #384]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1f0      	bne.n	80018c4 <HAL_RCC_OscConfig+0xe8>
 80018e2:	e000      	b.n	80018e6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d075      	beq.n	80019de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018f2:	4b59      	ldr	r3, [pc, #356]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f003 030c 	and.w	r3, r3, #12
 80018fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018fc:	4b56      	ldr	r3, [pc, #344]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	f003 0303 	and.w	r3, r3, #3
 8001904:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	2b0c      	cmp	r3, #12
 800190a:	d102      	bne.n	8001912 <HAL_RCC_OscConfig+0x136>
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	2b02      	cmp	r3, #2
 8001910:	d002      	beq.n	8001918 <HAL_RCC_OscConfig+0x13c>
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	2b04      	cmp	r3, #4
 8001916:	d11f      	bne.n	8001958 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001918:	4b4f      	ldr	r3, [pc, #316]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001920:	2b00      	cmp	r3, #0
 8001922:	d005      	beq.n	8001930 <HAL_RCC_OscConfig+0x154>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d101      	bne.n	8001930 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e25d      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001930:	4b49      	ldr	r3, [pc, #292]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	691b      	ldr	r3, [r3, #16]
 800193c:	061b      	lsls	r3, r3, #24
 800193e:	4946      	ldr	r1, [pc, #280]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001940:	4313      	orrs	r3, r2
 8001942:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001944:	4b45      	ldr	r3, [pc, #276]	@ (8001a5c <HAL_RCC_OscConfig+0x280>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff fac7 	bl	8000edc <HAL_InitTick>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d043      	beq.n	80019dc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e249      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d023      	beq.n	80019a8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001960:	4b3d      	ldr	r3, [pc, #244]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a3c      	ldr	r2, [pc, #240]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001966:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800196a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800196c:	f7ff fb02 	bl	8000f74 <HAL_GetTick>
 8001970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001972:	e008      	b.n	8001986 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001974:	f7ff fafe 	bl	8000f74 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d901      	bls.n	8001986 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e232      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001986:	4b34      	ldr	r3, [pc, #208]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800198e:	2b00      	cmp	r3, #0
 8001990:	d0f0      	beq.n	8001974 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001992:	4b31      	ldr	r3, [pc, #196]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	061b      	lsls	r3, r3, #24
 80019a0:	492d      	ldr	r1, [pc, #180]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80019a2:	4313      	orrs	r3, r2
 80019a4:	604b      	str	r3, [r1, #4]
 80019a6:	e01a      	b.n	80019de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a2a      	ldr	r2, [pc, #168]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80019ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b4:	f7ff fade 	bl	8000f74 <HAL_GetTick>
 80019b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019ba:	e008      	b.n	80019ce <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019bc:	f7ff fada 	bl	8000f74 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e20e      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019ce:	4b22      	ldr	r3, [pc, #136]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1f0      	bne.n	80019bc <HAL_RCC_OscConfig+0x1e0>
 80019da:	e000      	b.n	80019de <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0308 	and.w	r3, r3, #8
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d041      	beq.n	8001a6e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	695b      	ldr	r3, [r3, #20]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d01c      	beq.n	8001a2c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019f2:	4b19      	ldr	r3, [pc, #100]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80019f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019f8:	4a17      	ldr	r2, [pc, #92]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a02:	f7ff fab7 	bl	8000f74 <HAL_GetTick>
 8001a06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a08:	e008      	b.n	8001a1c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a0a:	f7ff fab3 	bl	8000f74 <HAL_GetTick>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e1e7      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d0ef      	beq.n	8001a0a <HAL_RCC_OscConfig+0x22e>
 8001a2a:	e020      	b.n	8001a6e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001a2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a32:	4a09      	ldr	r2, [pc, #36]	@ (8001a58 <HAL_RCC_OscConfig+0x27c>)
 8001a34:	f023 0301 	bic.w	r3, r3, #1
 8001a38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a3c:	f7ff fa9a 	bl	8000f74 <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a42:	e00d      	b.n	8001a60 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a44:	f7ff fa96 	bl	8000f74 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d906      	bls.n	8001a60 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e1ca      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
 8001a56:	bf00      	nop
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a60:	4b8c      	ldr	r3, [pc, #560]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001a62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1ea      	bne.n	8001a44 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0304 	and.w	r3, r3, #4
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	f000 80a6 	beq.w	8001bc8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001a80:	4b84      	ldr	r3, [pc, #528]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d101      	bne.n	8001a90 <HAL_RCC_OscConfig+0x2b4>
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e000      	b.n	8001a92 <HAL_RCC_OscConfig+0x2b6>
 8001a90:	2300      	movs	r3, #0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d00d      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a96:	4b7f      	ldr	r3, [pc, #508]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a9a:	4a7e      	ldr	r2, [pc, #504]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001a9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aa2:	4b7c      	ldr	r3, [pc, #496]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ab2:	4b79      	ldr	r3, [pc, #484]	@ (8001c98 <HAL_RCC_OscConfig+0x4bc>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d118      	bne.n	8001af0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001abe:	4b76      	ldr	r3, [pc, #472]	@ (8001c98 <HAL_RCC_OscConfig+0x4bc>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a75      	ldr	r2, [pc, #468]	@ (8001c98 <HAL_RCC_OscConfig+0x4bc>)
 8001ac4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ac8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aca:	f7ff fa53 	bl	8000f74 <HAL_GetTick>
 8001ace:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad2:	f7ff fa4f 	bl	8000f74 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e183      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ae4:	4b6c      	ldr	r3, [pc, #432]	@ (8001c98 <HAL_RCC_OscConfig+0x4bc>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d0f0      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d108      	bne.n	8001b0a <HAL_RCC_OscConfig+0x32e>
 8001af8:	4b66      	ldr	r3, [pc, #408]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001afe:	4a65      	ldr	r2, [pc, #404]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b08:	e024      	b.n	8001b54 <HAL_RCC_OscConfig+0x378>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	2b05      	cmp	r3, #5
 8001b10:	d110      	bne.n	8001b34 <HAL_RCC_OscConfig+0x358>
 8001b12:	4b60      	ldr	r3, [pc, #384]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b18:	4a5e      	ldr	r2, [pc, #376]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001b1a:	f043 0304 	orr.w	r3, r3, #4
 8001b1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b22:	4b5c      	ldr	r3, [pc, #368]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b28:	4a5a      	ldr	r2, [pc, #360]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b32:	e00f      	b.n	8001b54 <HAL_RCC_OscConfig+0x378>
 8001b34:	4b57      	ldr	r3, [pc, #348]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b3a:	4a56      	ldr	r2, [pc, #344]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001b3c:	f023 0301 	bic.w	r3, r3, #1
 8001b40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b44:	4b53      	ldr	r3, [pc, #332]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b4a:	4a52      	ldr	r2, [pc, #328]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001b4c:	f023 0304 	bic.w	r3, r3, #4
 8001b50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d016      	beq.n	8001b8a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b5c:	f7ff fa0a 	bl	8000f74 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b62:	e00a      	b.n	8001b7a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b64:	f7ff fa06 	bl	8000f74 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e138      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b7a:	4b46      	ldr	r3, [pc, #280]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b80:	f003 0302 	and.w	r3, r3, #2
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d0ed      	beq.n	8001b64 <HAL_RCC_OscConfig+0x388>
 8001b88:	e015      	b.n	8001bb6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8a:	f7ff f9f3 	bl	8000f74 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b90:	e00a      	b.n	8001ba8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b92:	f7ff f9ef 	bl	8000f74 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d901      	bls.n	8001ba8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	e121      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ba8:	4b3a      	ldr	r3, [pc, #232]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1ed      	bne.n	8001b92 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bb6:	7ffb      	ldrb	r3, [r7, #31]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d105      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bbc:	4b35      	ldr	r3, [pc, #212]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc0:	4a34      	ldr	r2, [pc, #208]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001bc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bc6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0320 	and.w	r3, r3, #32
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d03c      	beq.n	8001c4e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d01c      	beq.n	8001c16 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001bdc:	4b2d      	ldr	r3, [pc, #180]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001bde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001be2:	4a2c      	ldr	r2, [pc, #176]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bec:	f7ff f9c2 	bl	8000f74 <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bf4:	f7ff f9be 	bl	8000f74 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e0f2      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001c06:	4b23      	ldr	r3, [pc, #140]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001c08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0ef      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x418>
 8001c14:	e01b      	b.n	8001c4e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c16:	4b1f      	ldr	r3, [pc, #124]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001c18:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001c1e:	f023 0301 	bic.w	r3, r3, #1
 8001c22:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c26:	f7ff f9a5 	bl	8000f74 <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c2e:	f7ff f9a1 	bl	8000f74 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e0d5      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001c40:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001c42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d1ef      	bne.n	8001c2e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	f000 80c9 	beq.w	8001dea <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c58:	4b0e      	ldr	r3, [pc, #56]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f003 030c 	and.w	r3, r3, #12
 8001c60:	2b0c      	cmp	r3, #12
 8001c62:	f000 8083 	beq.w	8001d6c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d15e      	bne.n	8001d2c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c6e:	4b09      	ldr	r3, [pc, #36]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a08      	ldr	r2, [pc, #32]	@ (8001c94 <HAL_RCC_OscConfig+0x4b8>)
 8001c74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c7a:	f7ff f97b 	bl	8000f74 <HAL_GetTick>
 8001c7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c80:	e00c      	b.n	8001c9c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c82:	f7ff f977 	bl	8000f74 <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d905      	bls.n	8001c9c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e0ab      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
 8001c94:	40021000 	.word	0x40021000
 8001c98:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c9c:	4b55      	ldr	r3, [pc, #340]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1ec      	bne.n	8001c82 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ca8:	4b52      	ldr	r3, [pc, #328]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001caa:	68da      	ldr	r2, [r3, #12]
 8001cac:	4b52      	ldr	r3, [pc, #328]	@ (8001df8 <HAL_RCC_OscConfig+0x61c>)
 8001cae:	4013      	ands	r3, r2
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	6a11      	ldr	r1, [r2, #32]
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001cb8:	3a01      	subs	r2, #1
 8001cba:	0112      	lsls	r2, r2, #4
 8001cbc:	4311      	orrs	r1, r2
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001cc2:	0212      	lsls	r2, r2, #8
 8001cc4:	4311      	orrs	r1, r2
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001cca:	0852      	lsrs	r2, r2, #1
 8001ccc:	3a01      	subs	r2, #1
 8001cce:	0552      	lsls	r2, r2, #21
 8001cd0:	4311      	orrs	r1, r2
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001cd6:	0852      	lsrs	r2, r2, #1
 8001cd8:	3a01      	subs	r2, #1
 8001cda:	0652      	lsls	r2, r2, #25
 8001cdc:	4311      	orrs	r1, r2
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001ce2:	06d2      	lsls	r2, r2, #27
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	4943      	ldr	r1, [pc, #268]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cec:	4b41      	ldr	r3, [pc, #260]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a40      	ldr	r2, [pc, #256]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001cf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cf6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cf8:	4b3e      	ldr	r3, [pc, #248]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	4a3d      	ldr	r2, [pc, #244]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001cfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d02:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d04:	f7ff f936 	bl	8000f74 <HAL_GetTick>
 8001d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d0c:	f7ff f932 	bl	8000f74 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e066      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d1e:	4b35      	ldr	r3, [pc, #212]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d0f0      	beq.n	8001d0c <HAL_RCC_OscConfig+0x530>
 8001d2a:	e05e      	b.n	8001dea <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d2c:	4b31      	ldr	r3, [pc, #196]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a30      	ldr	r2, [pc, #192]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001d32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d38:	f7ff f91c 	bl	8000f74 <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d40:	f7ff f918 	bl	8000f74 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e04c      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d52:	4b28      	ldr	r3, [pc, #160]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001d5e:	4b25      	ldr	r3, [pc, #148]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001d60:	68da      	ldr	r2, [r3, #12]
 8001d62:	4924      	ldr	r1, [pc, #144]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001d64:	4b25      	ldr	r3, [pc, #148]	@ (8001dfc <HAL_RCC_OscConfig+0x620>)
 8001d66:	4013      	ands	r3, r2
 8001d68:	60cb      	str	r3, [r1, #12]
 8001d6a:	e03e      	b.n	8001dea <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d101      	bne.n	8001d78 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e039      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001d78:	4b1e      	ldr	r3, [pc, #120]	@ (8001df4 <HAL_RCC_OscConfig+0x618>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	f003 0203 	and.w	r2, r3, #3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a1b      	ldr	r3, [r3, #32]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d12c      	bne.n	8001de6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d96:	3b01      	subs	r3, #1
 8001d98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d123      	bne.n	8001de6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d11b      	bne.n	8001de6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d113      	bne.n	8001de6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc8:	085b      	lsrs	r3, r3, #1
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d109      	bne.n	8001de6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ddc:	085b      	lsrs	r3, r3, #1
 8001dde:	3b01      	subs	r3, #1
 8001de0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d001      	beq.n	8001dea <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e000      	b.n	8001dec <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3720      	adds	r7, #32
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40021000 	.word	0x40021000
 8001df8:	019f800c 	.word	0x019f800c
 8001dfc:	feeefffc 	.word	0xfeeefffc

08001e00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d101      	bne.n	8001e18 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e11e      	b.n	8002056 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e18:	4b91      	ldr	r3, [pc, #580]	@ (8002060 <HAL_RCC_ClockConfig+0x260>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 030f 	and.w	r3, r3, #15
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d910      	bls.n	8001e48 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e26:	4b8e      	ldr	r3, [pc, #568]	@ (8002060 <HAL_RCC_ClockConfig+0x260>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f023 020f 	bic.w	r2, r3, #15
 8001e2e:	498c      	ldr	r1, [pc, #560]	@ (8002060 <HAL_RCC_ClockConfig+0x260>)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e36:	4b8a      	ldr	r3, [pc, #552]	@ (8002060 <HAL_RCC_ClockConfig+0x260>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 030f 	and.w	r3, r3, #15
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d001      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e106      	b.n	8002056 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d073      	beq.n	8001f3c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	2b03      	cmp	r3, #3
 8001e5a:	d129      	bne.n	8001eb0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e5c:	4b81      	ldr	r3, [pc, #516]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d101      	bne.n	8001e6c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e0f4      	b.n	8002056 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001e6c:	f000 f99e 	bl	80021ac <RCC_GetSysClockFreqFromPLLSource>
 8001e70:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	4a7c      	ldr	r2, [pc, #496]	@ (8002068 <HAL_RCC_ClockConfig+0x268>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d93f      	bls.n	8001efa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001e7a:	4b7a      	ldr	r3, [pc, #488]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d009      	beq.n	8001e9a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d033      	beq.n	8001efa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d12f      	bne.n	8001efa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e9a:	4b72      	ldr	r3, [pc, #456]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ea2:	4a70      	ldr	r2, [pc, #448]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001ea4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ea8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001eaa:	2380      	movs	r3, #128	@ 0x80
 8001eac:	617b      	str	r3, [r7, #20]
 8001eae:	e024      	b.n	8001efa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d107      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001eb8:	4b6a      	ldr	r3, [pc, #424]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d109      	bne.n	8001ed8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e0c6      	b.n	8002056 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ec8:	4b66      	ldr	r3, [pc, #408]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e0be      	b.n	8002056 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001ed8:	f000 f8ce 	bl	8002078 <HAL_RCC_GetSysClockFreq>
 8001edc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	4a61      	ldr	r2, [pc, #388]	@ (8002068 <HAL_RCC_ClockConfig+0x268>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d909      	bls.n	8001efa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ee6:	4b5f      	ldr	r3, [pc, #380]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001eee:	4a5d      	ldr	r2, [pc, #372]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001ef0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ef4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001ef6:	2380      	movs	r3, #128	@ 0x80
 8001ef8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001efa:	4b5a      	ldr	r3, [pc, #360]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f023 0203 	bic.w	r2, r3, #3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	4957      	ldr	r1, [pc, #348]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f0c:	f7ff f832 	bl	8000f74 <HAL_GetTick>
 8001f10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f12:	e00a      	b.n	8001f2a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f14:	f7ff f82e 	bl	8000f74 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e095      	b.n	8002056 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f2a:	4b4e      	ldr	r3, [pc, #312]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f003 020c 	and.w	r2, r3, #12
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d1eb      	bne.n	8001f14 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0302 	and.w	r3, r3, #2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d023      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0304 	and.w	r3, r3, #4
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d005      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f54:	4b43      	ldr	r3, [pc, #268]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	4a42      	ldr	r2, [pc, #264]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001f5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001f5e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0308 	and.w	r3, r3, #8
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d007      	beq.n	8001f7c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001f6c:	4b3d      	ldr	r3, [pc, #244]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001f74:	4a3b      	ldr	r2, [pc, #236]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001f76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001f7a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f7c:	4b39      	ldr	r3, [pc, #228]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	4936      	ldr	r1, [pc, #216]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	608b      	str	r3, [r1, #8]
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	2b80      	cmp	r3, #128	@ 0x80
 8001f94:	d105      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001f96:	4b33      	ldr	r3, [pc, #204]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	4a32      	ldr	r2, [pc, #200]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001f9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001fa0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fa2:	4b2f      	ldr	r3, [pc, #188]	@ (8002060 <HAL_RCC_ClockConfig+0x260>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 030f 	and.w	r3, r3, #15
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d21d      	bcs.n	8001fec <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fb0:	4b2b      	ldr	r3, [pc, #172]	@ (8002060 <HAL_RCC_ClockConfig+0x260>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f023 020f 	bic.w	r2, r3, #15
 8001fb8:	4929      	ldr	r1, [pc, #164]	@ (8002060 <HAL_RCC_ClockConfig+0x260>)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001fc0:	f7fe ffd8 	bl	8000f74 <HAL_GetTick>
 8001fc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fc6:	e00a      	b.n	8001fde <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc8:	f7fe ffd4 	bl	8000f74 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e03b      	b.n	8002056 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fde:	4b20      	ldr	r3, [pc, #128]	@ (8002060 <HAL_RCC_ClockConfig+0x260>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 030f 	and.w	r3, r3, #15
 8001fe6:	683a      	ldr	r2, [r7, #0]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d1ed      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 0304 	and.w	r3, r3, #4
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d008      	beq.n	800200a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	4917      	ldr	r1, [pc, #92]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8002006:	4313      	orrs	r3, r2
 8002008:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0308 	and.w	r3, r3, #8
 8002012:	2b00      	cmp	r3, #0
 8002014:	d009      	beq.n	800202a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002016:	4b13      	ldr	r3, [pc, #76]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	490f      	ldr	r1, [pc, #60]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8002026:	4313      	orrs	r3, r2
 8002028:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800202a:	f000 f825 	bl	8002078 <HAL_RCC_GetSysClockFreq>
 800202e:	4602      	mov	r2, r0
 8002030:	4b0c      	ldr	r3, [pc, #48]	@ (8002064 <HAL_RCC_ClockConfig+0x264>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	091b      	lsrs	r3, r3, #4
 8002036:	f003 030f 	and.w	r3, r3, #15
 800203a:	490c      	ldr	r1, [pc, #48]	@ (800206c <HAL_RCC_ClockConfig+0x26c>)
 800203c:	5ccb      	ldrb	r3, [r1, r3]
 800203e:	f003 031f 	and.w	r3, r3, #31
 8002042:	fa22 f303 	lsr.w	r3, r2, r3
 8002046:	4a0a      	ldr	r2, [pc, #40]	@ (8002070 <HAL_RCC_ClockConfig+0x270>)
 8002048:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800204a:	4b0a      	ldr	r3, [pc, #40]	@ (8002074 <HAL_RCC_ClockConfig+0x274>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe ff44 	bl	8000edc <HAL_InitTick>
 8002054:	4603      	mov	r3, r0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3718      	adds	r7, #24
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40022000 	.word	0x40022000
 8002064:	40021000 	.word	0x40021000
 8002068:	04c4b400 	.word	0x04c4b400
 800206c:	0800495c 	.word	0x0800495c
 8002070:	20000004 	.word	0x20000004
 8002074:	20000008 	.word	0x20000008

08002078 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002078:	b480      	push	{r7}
 800207a:	b087      	sub	sp, #28
 800207c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800207e:	4b2c      	ldr	r3, [pc, #176]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	f003 030c 	and.w	r3, r3, #12
 8002086:	2b04      	cmp	r3, #4
 8002088:	d102      	bne.n	8002090 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800208a:	4b2a      	ldr	r3, [pc, #168]	@ (8002134 <HAL_RCC_GetSysClockFreq+0xbc>)
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	e047      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002090:	4b27      	ldr	r3, [pc, #156]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 030c 	and.w	r3, r3, #12
 8002098:	2b08      	cmp	r3, #8
 800209a:	d102      	bne.n	80020a2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800209c:	4b26      	ldr	r3, [pc, #152]	@ (8002138 <HAL_RCC_GetSysClockFreq+0xc0>)
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	e03e      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80020a2:	4b23      	ldr	r3, [pc, #140]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	f003 030c 	and.w	r3, r3, #12
 80020aa:	2b0c      	cmp	r3, #12
 80020ac:	d136      	bne.n	800211c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80020ae:	4b20      	ldr	r3, [pc, #128]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	091b      	lsrs	r3, r3, #4
 80020be:	f003 030f 	and.w	r3, r3, #15
 80020c2:	3301      	adds	r3, #1
 80020c4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b03      	cmp	r3, #3
 80020ca:	d10c      	bne.n	80020e6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002138 <HAL_RCC_GetSysClockFreq+0xc0>)
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d4:	4a16      	ldr	r2, [pc, #88]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020d6:	68d2      	ldr	r2, [r2, #12]
 80020d8:	0a12      	lsrs	r2, r2, #8
 80020da:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80020de:	fb02 f303 	mul.w	r3, r2, r3
 80020e2:	617b      	str	r3, [r7, #20]
      break;
 80020e4:	e00c      	b.n	8002100 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020e6:	4a13      	ldr	r2, [pc, #76]	@ (8002134 <HAL_RCC_GetSysClockFreq+0xbc>)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ee:	4a10      	ldr	r2, [pc, #64]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020f0:	68d2      	ldr	r2, [r2, #12]
 80020f2:	0a12      	lsrs	r2, r2, #8
 80020f4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80020f8:	fb02 f303 	mul.w	r3, r2, r3
 80020fc:	617b      	str	r3, [r7, #20]
      break;
 80020fe:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002100:	4b0b      	ldr	r3, [pc, #44]	@ (8002130 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	0e5b      	lsrs	r3, r3, #25
 8002106:	f003 0303 	and.w	r3, r3, #3
 800210a:	3301      	adds	r3, #1
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002110:	697a      	ldr	r2, [r7, #20]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	fbb2 f3f3 	udiv	r3, r2, r3
 8002118:	613b      	str	r3, [r7, #16]
 800211a:	e001      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800211c:	2300      	movs	r3, #0
 800211e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002120:	693b      	ldr	r3, [r7, #16]
}
 8002122:	4618      	mov	r0, r3
 8002124:	371c      	adds	r7, #28
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40021000 	.word	0x40021000
 8002134:	00f42400 	.word	0x00f42400
 8002138:	007a1200 	.word	0x007a1200

0800213c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002140:	4b03      	ldr	r3, [pc, #12]	@ (8002150 <HAL_RCC_GetHCLKFreq+0x14>)
 8002142:	681b      	ldr	r3, [r3, #0]
}
 8002144:	4618      	mov	r0, r3
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	20000004 	.word	0x20000004

08002154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002158:	f7ff fff0 	bl	800213c <HAL_RCC_GetHCLKFreq>
 800215c:	4602      	mov	r2, r0
 800215e:	4b06      	ldr	r3, [pc, #24]	@ (8002178 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	0a1b      	lsrs	r3, r3, #8
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	4904      	ldr	r1, [pc, #16]	@ (800217c <HAL_RCC_GetPCLK1Freq+0x28>)
 800216a:	5ccb      	ldrb	r3, [r1, r3]
 800216c:	f003 031f 	and.w	r3, r3, #31
 8002170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002174:	4618      	mov	r0, r3
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40021000 	.word	0x40021000
 800217c:	0800496c 	.word	0x0800496c

08002180 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002184:	f7ff ffda 	bl	800213c <HAL_RCC_GetHCLKFreq>
 8002188:	4602      	mov	r2, r0
 800218a:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	0adb      	lsrs	r3, r3, #11
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	4904      	ldr	r1, [pc, #16]	@ (80021a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002196:	5ccb      	ldrb	r3, [r1, r3]
 8002198:	f003 031f 	and.w	r3, r3, #31
 800219c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	40021000 	.word	0x40021000
 80021a8:	0800496c 	.word	0x0800496c

080021ac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b087      	sub	sp, #28
 80021b0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80021b2:	4b1e      	ldr	r3, [pc, #120]	@ (800222c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80021bc:	4b1b      	ldr	r3, [pc, #108]	@ (800222c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	091b      	lsrs	r3, r3, #4
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	3301      	adds	r3, #1
 80021c8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	2b03      	cmp	r3, #3
 80021ce:	d10c      	bne.n	80021ea <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80021d0:	4a17      	ldr	r2, [pc, #92]	@ (8002230 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d8:	4a14      	ldr	r2, [pc, #80]	@ (800222c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80021da:	68d2      	ldr	r2, [r2, #12]
 80021dc:	0a12      	lsrs	r2, r2, #8
 80021de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80021e2:	fb02 f303 	mul.w	r3, r2, r3
 80021e6:	617b      	str	r3, [r7, #20]
    break;
 80021e8:	e00c      	b.n	8002204 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80021ea:	4a12      	ldr	r2, [pc, #72]	@ (8002234 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f2:	4a0e      	ldr	r2, [pc, #56]	@ (800222c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80021f4:	68d2      	ldr	r2, [r2, #12]
 80021f6:	0a12      	lsrs	r2, r2, #8
 80021f8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80021fc:	fb02 f303 	mul.w	r3, r2, r3
 8002200:	617b      	str	r3, [r7, #20]
    break;
 8002202:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002204:	4b09      	ldr	r3, [pc, #36]	@ (800222c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	0e5b      	lsrs	r3, r3, #25
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	3301      	adds	r3, #1
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002214:	697a      	ldr	r2, [r7, #20]
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	fbb2 f3f3 	udiv	r3, r2, r3
 800221c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800221e:	687b      	ldr	r3, [r7, #4]
}
 8002220:	4618      	mov	r0, r3
 8002222:	371c      	adds	r7, #28
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr
 800222c:	40021000 	.word	0x40021000
 8002230:	007a1200 	.word	0x007a1200
 8002234:	00f42400 	.word	0x00f42400

08002238 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002240:	2300      	movs	r3, #0
 8002242:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002244:	2300      	movs	r3, #0
 8002246:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002250:	2b00      	cmp	r3, #0
 8002252:	f000 8098 	beq.w	8002386 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002256:	2300      	movs	r3, #0
 8002258:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800225a:	4b43      	ldr	r3, [pc, #268]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800225c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800225e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10d      	bne.n	8002282 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002266:	4b40      	ldr	r3, [pc, #256]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800226a:	4a3f      	ldr	r2, [pc, #252]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800226c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002270:	6593      	str	r3, [r2, #88]	@ 0x58
 8002272:	4b3d      	ldr	r3, [pc, #244]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800227e:	2301      	movs	r3, #1
 8002280:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002282:	4b3a      	ldr	r3, [pc, #232]	@ (800236c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a39      	ldr	r2, [pc, #228]	@ (800236c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800228c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800228e:	f7fe fe71 	bl	8000f74 <HAL_GetTick>
 8002292:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002294:	e009      	b.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002296:	f7fe fe6d 	bl	8000f74 <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d902      	bls.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	74fb      	strb	r3, [r7, #19]
        break;
 80022a8:	e005      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80022aa:	4b30      	ldr	r3, [pc, #192]	@ (800236c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d0ef      	beq.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80022b6:	7cfb      	ldrb	r3, [r7, #19]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d159      	bne.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022c6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d01e      	beq.n	800230c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d019      	beq.n	800230c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022d8:	4b23      	ldr	r3, [pc, #140]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022e4:	4b20      	ldr	r3, [pc, #128]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022fa:	4a1b      	ldr	r2, [pc, #108]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002300:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002304:	4a18      	ldr	r2, [pc, #96]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b00      	cmp	r3, #0
 8002314:	d016      	beq.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002316:	f7fe fe2d 	bl	8000f74 <HAL_GetTick>
 800231a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800231c:	e00b      	b.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800231e:	f7fe fe29 	bl	8000f74 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	f241 3288 	movw	r2, #5000	@ 0x1388
 800232c:	4293      	cmp	r3, r2
 800232e:	d902      	bls.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	74fb      	strb	r3, [r7, #19]
            break;
 8002334:	e006      	b.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002336:	4b0c      	ldr	r3, [pc, #48]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0ec      	beq.n	800231e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002344:	7cfb      	ldrb	r3, [r7, #19]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10b      	bne.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800234a:	4b07      	ldr	r3, [pc, #28]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800234c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002350:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002358:	4903      	ldr	r1, [pc, #12]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800235a:	4313      	orrs	r3, r2
 800235c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002360:	e008      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002362:	7cfb      	ldrb	r3, [r7, #19]
 8002364:	74bb      	strb	r3, [r7, #18]
 8002366:	e005      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002368:	40021000 	.word	0x40021000
 800236c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002370:	7cfb      	ldrb	r3, [r7, #19]
 8002372:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002374:	7c7b      	ldrb	r3, [r7, #17]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d105      	bne.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800237a:	4ba6      	ldr	r3, [pc, #664]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800237c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237e:	4aa5      	ldr	r2, [pc, #660]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002380:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002384:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d00a      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002392:	4ba0      	ldr	r3, [pc, #640]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002398:	f023 0203 	bic.w	r2, r3, #3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	499c      	ldr	r1, [pc, #624]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00a      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023b4:	4b97      	ldr	r3, [pc, #604]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ba:	f023 020c 	bic.w	r2, r3, #12
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	4994      	ldr	r1, [pc, #592]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00a      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023d6:	4b8f      	ldr	r3, [pc, #572]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	498b      	ldr	r1, [pc, #556]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00a      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023f8:	4b86      	ldr	r3, [pc, #536]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	4983      	ldr	r1, [pc, #524]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002408:	4313      	orrs	r3, r2
 800240a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0320 	and.w	r3, r3, #32
 8002416:	2b00      	cmp	r3, #0
 8002418:	d00a      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800241a:	4b7e      	ldr	r3, [pc, #504]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800241c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002420:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	695b      	ldr	r3, [r3, #20]
 8002428:	497a      	ldr	r1, [pc, #488]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800242a:	4313      	orrs	r3, r2
 800242c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002438:	2b00      	cmp	r3, #0
 800243a:	d00a      	beq.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800243c:	4b75      	ldr	r3, [pc, #468]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800243e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002442:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	4972      	ldr	r1, [pc, #456]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800244c:	4313      	orrs	r3, r2
 800244e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00a      	beq.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800245e:	4b6d      	ldr	r3, [pc, #436]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002464:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	69db      	ldr	r3, [r3, #28]
 800246c:	4969      	ldr	r1, [pc, #420]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800246e:	4313      	orrs	r3, r2
 8002470:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800247c:	2b00      	cmp	r3, #0
 800247e:	d00a      	beq.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002480:	4b64      	ldr	r3, [pc, #400]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002486:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	4961      	ldr	r1, [pc, #388]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002490:	4313      	orrs	r3, r2
 8002492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00a      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80024a2:	4b5c      	ldr	r3, [pc, #368]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b0:	4958      	ldr	r1, [pc, #352]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d015      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024c4:	4b53      	ldr	r3, [pc, #332]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d2:	4950      	ldr	r1, [pc, #320]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80024e2:	d105      	bne.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024e4:	4b4b      	ldr	r3, [pc, #300]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	4a4a      	ldr	r2, [pc, #296]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024ee:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d015      	beq.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80024fc:	4b45      	ldr	r3, [pc, #276]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002502:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250a:	4942      	ldr	r1, [pc, #264]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800250c:	4313      	orrs	r3, r2
 800250e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002516:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800251a:	d105      	bne.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800251c:	4b3d      	ldr	r3, [pc, #244]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	4a3c      	ldr	r2, [pc, #240]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002522:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002526:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d015      	beq.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002534:	4b37      	ldr	r3, [pc, #220]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800253a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002542:	4934      	ldr	r1, [pc, #208]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002544:	4313      	orrs	r3, r2
 8002546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002552:	d105      	bne.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002554:	4b2f      	ldr	r3, [pc, #188]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	4a2e      	ldr	r2, [pc, #184]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800255a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800255e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d015      	beq.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800256c:	4b29      	ldr	r3, [pc, #164]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800256e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002572:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800257a:	4926      	ldr	r1, [pc, #152]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800257c:	4313      	orrs	r3, r2
 800257e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002586:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800258a:	d105      	bne.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800258c:	4b21      	ldr	r3, [pc, #132]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	4a20      	ldr	r2, [pc, #128]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002592:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002596:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d015      	beq.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80025a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025b2:	4918      	ldr	r1, [pc, #96]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025c2:	d105      	bne.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025c4:	4b13      	ldr	r3, [pc, #76]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	4a12      	ldr	r2, [pc, #72]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025ce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d015      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80025dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025ea:	490a      	ldr	r1, [pc, #40]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80025fa:	d105      	bne.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80025fc:	4b05      	ldr	r3, [pc, #20]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	4a04      	ldr	r2, [pc, #16]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002602:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002606:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002608:	7cbb      	ldrb	r3, [r7, #18]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3718      	adds	r7, #24
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	40021000 	.word	0x40021000

08002618 <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d101      	bne.n	800262c <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e061      	b.n	80026f0 <HAL_LIN_Init+0xd8>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002634:	d101      	bne.n	800263a <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e05a      	b.n	80026f0 <HAL_LIN_Init+0xd8>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e054      	b.n	80026f0 <HAL_LIN_Init+0xd8>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800264c:	2b00      	cmp	r3, #0
 800264e:	d106      	bne.n	800265e <HAL_LIN_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f7fe fad1 	bl	8000c00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2224      	movs	r2, #36	@ 0x24
 8002662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 0201 	bic.w	r2, r2, #1
 8002674:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <HAL_LIN_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 ff1e 	bl	80034c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f000 fc4f 	bl	8002f28 <UART_SetConfig>
 800268a:	4603      	mov	r3, r0
 800268c:	2b01      	cmp	r3, #1
 800268e:	d101      	bne.n	8002694 <HAL_LIN_Init+0x7c>
  {
    return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e02d      	b.n	80026f0 <HAL_LIN_Init+0xd8>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80026b2:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026c2:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f023 0120 	bic.w	r1, r3, #32
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0201 	orr.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f000 ff8b 	bl	8003604 <UART_CheckIdleState>
 80026ee:	4603      	mov	r3, r0
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3708      	adds	r7, #8
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08a      	sub	sp, #40	@ 0x28
 80026fc:	af02      	add	r7, sp, #8
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	603b      	str	r3, [r7, #0]
 8002704:	4613      	mov	r3, r2
 8002706:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800270e:	2b20      	cmp	r3, #32
 8002710:	d17b      	bne.n	800280a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d002      	beq.n	800271e <HAL_UART_Transmit+0x26>
 8002718:	88fb      	ldrh	r3, [r7, #6]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e074      	b.n	800280c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2200      	movs	r2, #0
 8002726:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2221      	movs	r2, #33	@ 0x21
 800272e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002732:	f7fe fc1f 	bl	8000f74 <HAL_GetTick>
 8002736:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	88fa      	ldrh	r2, [r7, #6]
 800273c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	88fa      	ldrh	r2, [r7, #6]
 8002744:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002750:	d108      	bne.n	8002764 <HAL_UART_Transmit+0x6c>
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d104      	bne.n	8002764 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	61bb      	str	r3, [r7, #24]
 8002762:	e003      	b.n	800276c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002768:	2300      	movs	r3, #0
 800276a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800276c:	e030      	b.n	80027d0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	2200      	movs	r2, #0
 8002776:	2180      	movs	r1, #128	@ 0x80
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	f000 ffed 	bl	8003758 <UART_WaitOnFlagUntilTimeout>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2220      	movs	r2, #32
 8002788:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e03d      	b.n	800280c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d10b      	bne.n	80027ae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	881b      	ldrh	r3, [r3, #0]
 800279a:	461a      	mov	r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027a4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	3302      	adds	r3, #2
 80027aa:	61bb      	str	r3, [r7, #24]
 80027ac:	e007      	b.n	80027be <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	781a      	ldrb	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	3301      	adds	r3, #1
 80027bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	3b01      	subs	r3, #1
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1c8      	bne.n	800276e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	9300      	str	r3, [sp, #0]
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	2200      	movs	r2, #0
 80027e4:	2140      	movs	r1, #64	@ 0x40
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 ffb6 	bl	8003758 <UART_WaitOnFlagUntilTimeout>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d005      	beq.n	80027fe <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2220      	movs	r2, #32
 80027f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e006      	b.n	800280c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2220      	movs	r2, #32
 8002802:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002806:	2300      	movs	r3, #0
 8002808:	e000      	b.n	800280c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800280a:	2302      	movs	r3, #2
  }
}
 800280c:	4618      	mov	r0, r3
 800280e:	3720      	adds	r7, #32
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b0ba      	sub	sp, #232	@ 0xe8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800283a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800283e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002842:	4013      	ands	r3, r2
 8002844:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002848:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800284c:	2b00      	cmp	r3, #0
 800284e:	d11b      	bne.n	8002888 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002854:	f003 0320 	and.w	r3, r3, #32
 8002858:	2b00      	cmp	r3, #0
 800285a:	d015      	beq.n	8002888 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800285c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002860:	f003 0320 	and.w	r3, r3, #32
 8002864:	2b00      	cmp	r3, #0
 8002866:	d105      	bne.n	8002874 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002868:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800286c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d009      	beq.n	8002888 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002878:	2b00      	cmp	r3, #0
 800287a:	f000 8300 	beq.w	8002e7e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	4798      	blx	r3
      }
      return;
 8002886:	e2fa      	b.n	8002e7e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002888:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800288c:	2b00      	cmp	r3, #0
 800288e:	f000 8123 	beq.w	8002ad8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002892:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002896:	4b8d      	ldr	r3, [pc, #564]	@ (8002acc <HAL_UART_IRQHandler+0x2b8>)
 8002898:	4013      	ands	r3, r2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d106      	bne.n	80028ac <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800289e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80028a2:	4b8b      	ldr	r3, [pc, #556]	@ (8002ad0 <HAL_UART_IRQHandler+0x2bc>)
 80028a4:	4013      	ands	r3, r2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 8116 	beq.w	8002ad8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80028ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d011      	beq.n	80028dc <HAL_UART_IRQHandler+0xc8>
 80028b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d00b      	beq.n	80028dc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2201      	movs	r2, #1
 80028ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028d2:	f043 0201 	orr.w	r2, r3, #1
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80028dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d011      	beq.n	800290c <HAL_UART_IRQHandler+0xf8>
 80028e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028ec:	f003 0301 	and.w	r3, r3, #1
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00b      	beq.n	800290c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2202      	movs	r2, #2
 80028fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002902:	f043 0204 	orr.w	r2, r3, #4
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800290c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b00      	cmp	r3, #0
 8002916:	d011      	beq.n	800293c <HAL_UART_IRQHandler+0x128>
 8002918:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00b      	beq.n	800293c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2204      	movs	r2, #4
 800292a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002932:	f043 0202 	orr.w	r2, r3, #2
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800293c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002940:	f003 0308 	and.w	r3, r3, #8
 8002944:	2b00      	cmp	r3, #0
 8002946:	d017      	beq.n	8002978 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800294c:	f003 0320 	and.w	r3, r3, #32
 8002950:	2b00      	cmp	r3, #0
 8002952:	d105      	bne.n	8002960 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002954:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002958:	4b5c      	ldr	r3, [pc, #368]	@ (8002acc <HAL_UART_IRQHandler+0x2b8>)
 800295a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800295c:	2b00      	cmp	r3, #0
 800295e:	d00b      	beq.n	8002978 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2208      	movs	r2, #8
 8002966:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800296e:	f043 0208 	orr.w	r2, r3, #8
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800297c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002980:	2b00      	cmp	r3, #0
 8002982:	d012      	beq.n	80029aa <HAL_UART_IRQHandler+0x196>
 8002984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002988:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d00c      	beq.n	80029aa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002998:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029a0:	f043 0220 	orr.w	r2, r3, #32
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f000 8266 	beq.w	8002e82 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80029b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029ba:	f003 0320 	and.w	r3, r3, #32
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d013      	beq.n	80029ea <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80029c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029c6:	f003 0320 	and.w	r3, r3, #32
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d105      	bne.n	80029da <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80029ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d007      	beq.n	80029ea <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029fe:	2b40      	cmp	r3, #64	@ 0x40
 8002a00:	d005      	beq.n	8002a0e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002a02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a06:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d054      	beq.n	8002ab8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f001 f832 	bl	8003a78 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a1e:	2b40      	cmp	r3, #64	@ 0x40
 8002a20:	d146      	bne.n	8002ab0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	3308      	adds	r3, #8
 8002a28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a30:	e853 3f00 	ldrex	r3, [r3]
 8002a34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002a38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	3308      	adds	r3, #8
 8002a4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002a4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002a52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002a5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002a5e:	e841 2300 	strex	r3, r2, [r1]
 8002a62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002a66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1d9      	bne.n	8002a22 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d017      	beq.n	8002aa8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a7e:	4a15      	ldr	r2, [pc, #84]	@ (8002ad4 <HAL_UART_IRQHandler+0x2c0>)
 8002a80:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7fe fc09 	bl	80012a0 <HAL_DMA_Abort_IT>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d019      	beq.n	8002ac8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa6:	e00f      	b.n	8002ac8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f000 fa09 	bl	8002ec0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aae:	e00b      	b.n	8002ac8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f000 fa05 	bl	8002ec0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ab6:	e007      	b.n	8002ac8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f000 fa01 	bl	8002ec0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8002ac6:	e1dc      	b.n	8002e82 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ac8:	bf00      	nop
    return;
 8002aca:	e1da      	b.n	8002e82 <HAL_UART_IRQHandler+0x66e>
 8002acc:	10000001 	.word	0x10000001
 8002ad0:	04000120 	.word	0x04000120
 8002ad4:	08003b45 	.word	0x08003b45

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	f040 8170 	bne.w	8002dc2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ae6:	f003 0310 	and.w	r3, r3, #16
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 8169 	beq.w	8002dc2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002af4:	f003 0310 	and.w	r3, r3, #16
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 8162 	beq.w	8002dc2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2210      	movs	r2, #16
 8002b04:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b10:	2b40      	cmp	r3, #64	@ 0x40
 8002b12:	f040 80d8 	bne.w	8002cc6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002b24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 80af 	beq.w	8002c8c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002b34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	f080 80a7 	bcs.w	8002c8c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b44:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0320 	and.w	r3, r3, #32
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f040 8087 	bne.w	8002c6a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b68:	e853 3f00 	ldrex	r3, [r3]
 8002b6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002b70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	461a      	mov	r2, r3
 8002b82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002b86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002b8a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002b92:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002b96:	e841 2300 	strex	r3, r2, [r1]
 8002b9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002b9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1da      	bne.n	8002b5c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	3308      	adds	r3, #8
 8002bac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bb0:	e853 3f00 	ldrex	r3, [r3]
 8002bb4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002bb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bb8:	f023 0301 	bic.w	r3, r3, #1
 8002bbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	3308      	adds	r3, #8
 8002bc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002bca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002bce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002bd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002bd6:	e841 2300 	strex	r3, r2, [r1]
 8002bda:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002bdc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1e1      	bne.n	8002ba6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	3308      	adds	r3, #8
 8002be8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bec:	e853 3f00 	ldrex	r3, [r3]
 8002bf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002bf2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002bf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	3308      	adds	r3, #8
 8002c02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002c06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c0a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002c0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002c0e:	e841 2300 	strex	r3, r2, [r1]
 8002c12:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002c14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1e3      	bne.n	8002be2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c30:	e853 3f00 	ldrex	r3, [r3]
 8002c34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002c36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c38:	f023 0310 	bic.w	r3, r3, #16
 8002c3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	461a      	mov	r2, r3
 8002c46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002c4c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002c50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c52:	e841 2300 	strex	r3, r2, [r1]
 8002c56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002c58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1e4      	bne.n	8002c28 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7fe fac2 	bl	80011ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2202      	movs	r2, #2
 8002c6e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	4619      	mov	r1, r3
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f7fd ff69 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002c8a:	e0fc      	b.n	8002e86 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002c92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002c96:	429a      	cmp	r2, r3
 8002c98:	f040 80f5 	bne.w	8002e86 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0320 	and.w	r3, r3, #32
 8002caa:	2b20      	cmp	r3, #32
 8002cac:	f040 80eb 	bne.w	8002e86 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2202      	movs	r2, #2
 8002cb4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f7fd ff4c 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
      return;
 8002cc4:	e0df      	b.n	8002e86 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f000 80d1 	beq.w	8002e8a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8002ce8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f000 80cc 	beq.w	8002e8a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cfa:	e853 3f00 	ldrex	r3, [r3]
 8002cfe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d14:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d16:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d1c:	e841 2300 	strex	r3, r2, [r1]
 8002d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d1e4      	bne.n	8002cf2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	3308      	adds	r3, #8
 8002d2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d32:	e853 3f00 	ldrex	r3, [r3]
 8002d36:	623b      	str	r3, [r7, #32]
   return(result);
 8002d38:	6a3b      	ldr	r3, [r7, #32]
 8002d3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d3e:	f023 0301 	bic.w	r3, r3, #1
 8002d42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	3308      	adds	r3, #8
 8002d4c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002d50:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d58:	e841 2300 	strex	r3, r2, [r1]
 8002d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d1e1      	bne.n	8002d28 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2220      	movs	r2, #32
 8002d68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	e853 3f00 	ldrex	r3, [r3]
 8002d84:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f023 0310 	bic.w	r3, r3, #16
 8002d8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	461a      	mov	r2, r3
 8002d96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d9a:	61fb      	str	r3, [r7, #28]
 8002d9c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d9e:	69b9      	ldr	r1, [r7, #24]
 8002da0:	69fa      	ldr	r2, [r7, #28]
 8002da2:	e841 2300 	strex	r3, r2, [r1]
 8002da6:	617b      	str	r3, [r7, #20]
   return(result);
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1e4      	bne.n	8002d78 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2202      	movs	r2, #2
 8002db2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002db4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002db8:	4619      	mov	r1, r3
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7fd fece 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002dc0:	e063      	b.n	8002e8a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00e      	beq.n	8002dec <HAL_UART_IRQHandler+0x5d8>
 8002dce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002dd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d008      	beq.n	8002dec <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002de2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f001 fc0f 	bl	8004608 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002dea:	e051      	b.n	8002e90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002df0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d014      	beq.n	8002e22 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d105      	bne.n	8002e10 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002e04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d008      	beq.n	8002e22 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d03a      	beq.n	8002e8e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	4798      	blx	r3
    }
    return;
 8002e20:	e035      	b.n	8002e8e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d009      	beq.n	8002e42 <HAL_UART_IRQHandler+0x62e>
 8002e2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 fe98 	bl	8003b70 <UART_EndTransmit_IT>
    return;
 8002e40:	e026      	b.n	8002e90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d009      	beq.n	8002e62 <HAL_UART_IRQHandler+0x64e>
 8002e4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e52:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f001 fbe8 	bl	8004630 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002e60:	e016      	b.n	8002e90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d010      	beq.n	8002e90 <HAL_UART_IRQHandler+0x67c>
 8002e6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	da0c      	bge.n	8002e90 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f001 fbd0 	bl	800461c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002e7c:	e008      	b.n	8002e90 <HAL_UART_IRQHandler+0x67c>
      return;
 8002e7e:	bf00      	nop
 8002e80:	e006      	b.n	8002e90 <HAL_UART_IRQHandler+0x67c>
    return;
 8002e82:	bf00      	nop
 8002e84:	e004      	b.n	8002e90 <HAL_UART_IRQHandler+0x67c>
      return;
 8002e86:	bf00      	nop
 8002e88:	e002      	b.n	8002e90 <HAL_UART_IRQHandler+0x67c>
      return;
 8002e8a:	bf00      	nop
 8002e8c:	e000      	b.n	8002e90 <HAL_UART_IRQHandler+0x67c>
    return;
 8002e8e:	bf00      	nop
  }
}
 8002e90:	37e8      	adds	r7, #232	@ 0xe8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop

08002e98 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <HAL_LIN_SendBreak>:
  * @brief  Transmit break characters.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));

  __HAL_LOCK(huart);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d101      	bne.n	8002eea <HAL_LIN_SendBreak+0x16>
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	e018      	b.n	8002f1c <HAL_LIN_SendBreak+0x48>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2224      	movs	r2, #36	@ 0x24
 8002ef6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Send break characters */
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	699a      	ldr	r2, [r3, #24]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f042 0202 	orr.w	r2, r2, #2
 8002f08:	619a      	str	r2, [r3, #24]

  huart->gState = HAL_UART_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f2c:	b08c      	sub	sp, #48	@ 0x30
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f32:	2300      	movs	r3, #0
 8002f34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	431a      	orrs	r2, r3
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	431a      	orrs	r2, r3
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	69db      	ldr	r3, [r3, #28]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	4bab      	ldr	r3, [pc, #684]	@ (8003204 <UART_SetConfig+0x2dc>)
 8002f58:	4013      	ands	r3, r2
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	6812      	ldr	r2, [r2, #0]
 8002f5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f60:	430b      	orrs	r3, r1
 8002f62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4aa0      	ldr	r2, [pc, #640]	@ (8003208 <UART_SetConfig+0x2e0>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d004      	beq.n	8002f94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	6a1b      	ldr	r3, [r3, #32]
 8002f8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f90:	4313      	orrs	r3, r2
 8002f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002f9e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002fa2:	697a      	ldr	r2, [r7, #20]
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002fa8:	430b      	orrs	r3, r1
 8002faa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb2:	f023 010f 	bic.w	r1, r3, #15
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a91      	ldr	r2, [pc, #580]	@ (800320c <UART_SetConfig+0x2e4>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d125      	bne.n	8003018 <UART_SetConfig+0xf0>
 8002fcc:	4b90      	ldr	r3, [pc, #576]	@ (8003210 <UART_SetConfig+0x2e8>)
 8002fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fd2:	f003 0303 	and.w	r3, r3, #3
 8002fd6:	2b03      	cmp	r3, #3
 8002fd8:	d81a      	bhi.n	8003010 <UART_SetConfig+0xe8>
 8002fda:	a201      	add	r2, pc, #4	@ (adr r2, 8002fe0 <UART_SetConfig+0xb8>)
 8002fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe0:	08002ff1 	.word	0x08002ff1
 8002fe4:	08003001 	.word	0x08003001
 8002fe8:	08002ff9 	.word	0x08002ff9
 8002fec:	08003009 	.word	0x08003009
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ff6:	e0d6      	b.n	80031a6 <UART_SetConfig+0x27e>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ffe:	e0d2      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003000:	2304      	movs	r3, #4
 8003002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003006:	e0ce      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003008:	2308      	movs	r3, #8
 800300a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800300e:	e0ca      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003010:	2310      	movs	r3, #16
 8003012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003016:	e0c6      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a7d      	ldr	r2, [pc, #500]	@ (8003214 <UART_SetConfig+0x2ec>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d138      	bne.n	8003094 <UART_SetConfig+0x16c>
 8003022:	4b7b      	ldr	r3, [pc, #492]	@ (8003210 <UART_SetConfig+0x2e8>)
 8003024:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003028:	f003 030c 	and.w	r3, r3, #12
 800302c:	2b0c      	cmp	r3, #12
 800302e:	d82d      	bhi.n	800308c <UART_SetConfig+0x164>
 8003030:	a201      	add	r2, pc, #4	@ (adr r2, 8003038 <UART_SetConfig+0x110>)
 8003032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003036:	bf00      	nop
 8003038:	0800306d 	.word	0x0800306d
 800303c:	0800308d 	.word	0x0800308d
 8003040:	0800308d 	.word	0x0800308d
 8003044:	0800308d 	.word	0x0800308d
 8003048:	0800307d 	.word	0x0800307d
 800304c:	0800308d 	.word	0x0800308d
 8003050:	0800308d 	.word	0x0800308d
 8003054:	0800308d 	.word	0x0800308d
 8003058:	08003075 	.word	0x08003075
 800305c:	0800308d 	.word	0x0800308d
 8003060:	0800308d 	.word	0x0800308d
 8003064:	0800308d 	.word	0x0800308d
 8003068:	08003085 	.word	0x08003085
 800306c:	2300      	movs	r3, #0
 800306e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003072:	e098      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003074:	2302      	movs	r3, #2
 8003076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800307a:	e094      	b.n	80031a6 <UART_SetConfig+0x27e>
 800307c:	2304      	movs	r3, #4
 800307e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003082:	e090      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003084:	2308      	movs	r3, #8
 8003086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800308a:	e08c      	b.n	80031a6 <UART_SetConfig+0x27e>
 800308c:	2310      	movs	r3, #16
 800308e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003092:	e088      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a5f      	ldr	r2, [pc, #380]	@ (8003218 <UART_SetConfig+0x2f0>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d125      	bne.n	80030ea <UART_SetConfig+0x1c2>
 800309e:	4b5c      	ldr	r3, [pc, #368]	@ (8003210 <UART_SetConfig+0x2e8>)
 80030a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80030a8:	2b30      	cmp	r3, #48	@ 0x30
 80030aa:	d016      	beq.n	80030da <UART_SetConfig+0x1b2>
 80030ac:	2b30      	cmp	r3, #48	@ 0x30
 80030ae:	d818      	bhi.n	80030e2 <UART_SetConfig+0x1ba>
 80030b0:	2b20      	cmp	r3, #32
 80030b2:	d00a      	beq.n	80030ca <UART_SetConfig+0x1a2>
 80030b4:	2b20      	cmp	r3, #32
 80030b6:	d814      	bhi.n	80030e2 <UART_SetConfig+0x1ba>
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d002      	beq.n	80030c2 <UART_SetConfig+0x19a>
 80030bc:	2b10      	cmp	r3, #16
 80030be:	d008      	beq.n	80030d2 <UART_SetConfig+0x1aa>
 80030c0:	e00f      	b.n	80030e2 <UART_SetConfig+0x1ba>
 80030c2:	2300      	movs	r3, #0
 80030c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030c8:	e06d      	b.n	80031a6 <UART_SetConfig+0x27e>
 80030ca:	2302      	movs	r3, #2
 80030cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030d0:	e069      	b.n	80031a6 <UART_SetConfig+0x27e>
 80030d2:	2304      	movs	r3, #4
 80030d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030d8:	e065      	b.n	80031a6 <UART_SetConfig+0x27e>
 80030da:	2308      	movs	r3, #8
 80030dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030e0:	e061      	b.n	80031a6 <UART_SetConfig+0x27e>
 80030e2:	2310      	movs	r3, #16
 80030e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030e8:	e05d      	b.n	80031a6 <UART_SetConfig+0x27e>
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a4b      	ldr	r2, [pc, #300]	@ (800321c <UART_SetConfig+0x2f4>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d125      	bne.n	8003140 <UART_SetConfig+0x218>
 80030f4:	4b46      	ldr	r3, [pc, #280]	@ (8003210 <UART_SetConfig+0x2e8>)
 80030f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030fa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80030fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8003100:	d016      	beq.n	8003130 <UART_SetConfig+0x208>
 8003102:	2bc0      	cmp	r3, #192	@ 0xc0
 8003104:	d818      	bhi.n	8003138 <UART_SetConfig+0x210>
 8003106:	2b80      	cmp	r3, #128	@ 0x80
 8003108:	d00a      	beq.n	8003120 <UART_SetConfig+0x1f8>
 800310a:	2b80      	cmp	r3, #128	@ 0x80
 800310c:	d814      	bhi.n	8003138 <UART_SetConfig+0x210>
 800310e:	2b00      	cmp	r3, #0
 8003110:	d002      	beq.n	8003118 <UART_SetConfig+0x1f0>
 8003112:	2b40      	cmp	r3, #64	@ 0x40
 8003114:	d008      	beq.n	8003128 <UART_SetConfig+0x200>
 8003116:	e00f      	b.n	8003138 <UART_SetConfig+0x210>
 8003118:	2300      	movs	r3, #0
 800311a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800311e:	e042      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003120:	2302      	movs	r3, #2
 8003122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003126:	e03e      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003128:	2304      	movs	r3, #4
 800312a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800312e:	e03a      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003130:	2308      	movs	r3, #8
 8003132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003136:	e036      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003138:	2310      	movs	r3, #16
 800313a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800313e:	e032      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a30      	ldr	r2, [pc, #192]	@ (8003208 <UART_SetConfig+0x2e0>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d12a      	bne.n	80031a0 <UART_SetConfig+0x278>
 800314a:	4b31      	ldr	r3, [pc, #196]	@ (8003210 <UART_SetConfig+0x2e8>)
 800314c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003150:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003154:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003158:	d01a      	beq.n	8003190 <UART_SetConfig+0x268>
 800315a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800315e:	d81b      	bhi.n	8003198 <UART_SetConfig+0x270>
 8003160:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003164:	d00c      	beq.n	8003180 <UART_SetConfig+0x258>
 8003166:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800316a:	d815      	bhi.n	8003198 <UART_SetConfig+0x270>
 800316c:	2b00      	cmp	r3, #0
 800316e:	d003      	beq.n	8003178 <UART_SetConfig+0x250>
 8003170:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003174:	d008      	beq.n	8003188 <UART_SetConfig+0x260>
 8003176:	e00f      	b.n	8003198 <UART_SetConfig+0x270>
 8003178:	2300      	movs	r3, #0
 800317a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800317e:	e012      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003180:	2302      	movs	r3, #2
 8003182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003186:	e00e      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003188:	2304      	movs	r3, #4
 800318a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800318e:	e00a      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003190:	2308      	movs	r3, #8
 8003192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003196:	e006      	b.n	80031a6 <UART_SetConfig+0x27e>
 8003198:	2310      	movs	r3, #16
 800319a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800319e:	e002      	b.n	80031a6 <UART_SetConfig+0x27e>
 80031a0:	2310      	movs	r3, #16
 80031a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a17      	ldr	r2, [pc, #92]	@ (8003208 <UART_SetConfig+0x2e0>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	f040 80a8 	bne.w	8003302 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80031b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80031b6:	2b08      	cmp	r3, #8
 80031b8:	d834      	bhi.n	8003224 <UART_SetConfig+0x2fc>
 80031ba:	a201      	add	r2, pc, #4	@ (adr r2, 80031c0 <UART_SetConfig+0x298>)
 80031bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c0:	080031e5 	.word	0x080031e5
 80031c4:	08003225 	.word	0x08003225
 80031c8:	080031ed 	.word	0x080031ed
 80031cc:	08003225 	.word	0x08003225
 80031d0:	080031f3 	.word	0x080031f3
 80031d4:	08003225 	.word	0x08003225
 80031d8:	08003225 	.word	0x08003225
 80031dc:	08003225 	.word	0x08003225
 80031e0:	080031fb 	.word	0x080031fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031e4:	f7fe ffb6 	bl	8002154 <HAL_RCC_GetPCLK1Freq>
 80031e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80031ea:	e021      	b.n	8003230 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003220 <UART_SetConfig+0x2f8>)
 80031ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80031f0:	e01e      	b.n	8003230 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031f2:	f7fe ff41 	bl	8002078 <HAL_RCC_GetSysClockFreq>
 80031f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80031f8:	e01a      	b.n	8003230 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003200:	e016      	b.n	8003230 <UART_SetConfig+0x308>
 8003202:	bf00      	nop
 8003204:	cfff69f3 	.word	0xcfff69f3
 8003208:	40008000 	.word	0x40008000
 800320c:	40013800 	.word	0x40013800
 8003210:	40021000 	.word	0x40021000
 8003214:	40004400 	.word	0x40004400
 8003218:	40004800 	.word	0x40004800
 800321c:	40004c00 	.word	0x40004c00
 8003220:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003224:	2300      	movs	r3, #0
 8003226:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800322e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003232:	2b00      	cmp	r3, #0
 8003234:	f000 812a 	beq.w	800348c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323c:	4a9e      	ldr	r2, [pc, #632]	@ (80034b8 <UART_SetConfig+0x590>)
 800323e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003242:	461a      	mov	r2, r3
 8003244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003246:	fbb3 f3f2 	udiv	r3, r3, r2
 800324a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	4613      	mov	r3, r2
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	4413      	add	r3, r2
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	429a      	cmp	r2, r3
 800325a:	d305      	bcc.n	8003268 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	429a      	cmp	r2, r3
 8003266:	d903      	bls.n	8003270 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800326e:	e10d      	b.n	800348c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003272:	2200      	movs	r2, #0
 8003274:	60bb      	str	r3, [r7, #8]
 8003276:	60fa      	str	r2, [r7, #12]
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327c:	4a8e      	ldr	r2, [pc, #568]	@ (80034b8 <UART_SetConfig+0x590>)
 800327e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003282:	b29b      	uxth	r3, r3
 8003284:	2200      	movs	r2, #0
 8003286:	603b      	str	r3, [r7, #0]
 8003288:	607a      	str	r2, [r7, #4]
 800328a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800328e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003292:	f7fc ffc1 	bl	8000218 <__aeabi_uldivmod>
 8003296:	4602      	mov	r2, r0
 8003298:	460b      	mov	r3, r1
 800329a:	4610      	mov	r0, r2
 800329c:	4619      	mov	r1, r3
 800329e:	f04f 0200 	mov.w	r2, #0
 80032a2:	f04f 0300 	mov.w	r3, #0
 80032a6:	020b      	lsls	r3, r1, #8
 80032a8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80032ac:	0202      	lsls	r2, r0, #8
 80032ae:	6979      	ldr	r1, [r7, #20]
 80032b0:	6849      	ldr	r1, [r1, #4]
 80032b2:	0849      	lsrs	r1, r1, #1
 80032b4:	2000      	movs	r0, #0
 80032b6:	460c      	mov	r4, r1
 80032b8:	4605      	mov	r5, r0
 80032ba:	eb12 0804 	adds.w	r8, r2, r4
 80032be:	eb43 0905 	adc.w	r9, r3, r5
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	469a      	mov	sl, r3
 80032ca:	4693      	mov	fp, r2
 80032cc:	4652      	mov	r2, sl
 80032ce:	465b      	mov	r3, fp
 80032d0:	4640      	mov	r0, r8
 80032d2:	4649      	mov	r1, r9
 80032d4:	f7fc ffa0 	bl	8000218 <__aeabi_uldivmod>
 80032d8:	4602      	mov	r2, r0
 80032da:	460b      	mov	r3, r1
 80032dc:	4613      	mov	r3, r2
 80032de:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80032e0:	6a3b      	ldr	r3, [r7, #32]
 80032e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80032e6:	d308      	bcc.n	80032fa <UART_SetConfig+0x3d2>
 80032e8:	6a3b      	ldr	r3, [r7, #32]
 80032ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032ee:	d204      	bcs.n	80032fa <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6a3a      	ldr	r2, [r7, #32]
 80032f6:	60da      	str	r2, [r3, #12]
 80032f8:	e0c8      	b.n	800348c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003300:	e0c4      	b.n	800348c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800330a:	d167      	bne.n	80033dc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800330c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003310:	2b08      	cmp	r3, #8
 8003312:	d828      	bhi.n	8003366 <UART_SetConfig+0x43e>
 8003314:	a201      	add	r2, pc, #4	@ (adr r2, 800331c <UART_SetConfig+0x3f4>)
 8003316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800331a:	bf00      	nop
 800331c:	08003341 	.word	0x08003341
 8003320:	08003349 	.word	0x08003349
 8003324:	08003351 	.word	0x08003351
 8003328:	08003367 	.word	0x08003367
 800332c:	08003357 	.word	0x08003357
 8003330:	08003367 	.word	0x08003367
 8003334:	08003367 	.word	0x08003367
 8003338:	08003367 	.word	0x08003367
 800333c:	0800335f 	.word	0x0800335f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003340:	f7fe ff08 	bl	8002154 <HAL_RCC_GetPCLK1Freq>
 8003344:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003346:	e014      	b.n	8003372 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003348:	f7fe ff1a 	bl	8002180 <HAL_RCC_GetPCLK2Freq>
 800334c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800334e:	e010      	b.n	8003372 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003350:	4b5a      	ldr	r3, [pc, #360]	@ (80034bc <UART_SetConfig+0x594>)
 8003352:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003354:	e00d      	b.n	8003372 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003356:	f7fe fe8f 	bl	8002078 <HAL_RCC_GetSysClockFreq>
 800335a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800335c:	e009      	b.n	8003372 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800335e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003364:	e005      	b.n	8003372 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003370:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 8089 	beq.w	800348c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337e:	4a4e      	ldr	r2, [pc, #312]	@ (80034b8 <UART_SetConfig+0x590>)
 8003380:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003384:	461a      	mov	r2, r3
 8003386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003388:	fbb3 f3f2 	udiv	r3, r3, r2
 800338c:	005a      	lsls	r2, r3, #1
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	085b      	lsrs	r3, r3, #1
 8003394:	441a      	add	r2, r3
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	fbb2 f3f3 	udiv	r3, r2, r3
 800339e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033a0:	6a3b      	ldr	r3, [r7, #32]
 80033a2:	2b0f      	cmp	r3, #15
 80033a4:	d916      	bls.n	80033d4 <UART_SetConfig+0x4ac>
 80033a6:	6a3b      	ldr	r3, [r7, #32]
 80033a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033ac:	d212      	bcs.n	80033d4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80033ae:	6a3b      	ldr	r3, [r7, #32]
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	f023 030f 	bic.w	r3, r3, #15
 80033b6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80033b8:	6a3b      	ldr	r3, [r7, #32]
 80033ba:	085b      	lsrs	r3, r3, #1
 80033bc:	b29b      	uxth	r3, r3
 80033be:	f003 0307 	and.w	r3, r3, #7
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	8bfb      	ldrh	r3, [r7, #30]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	8bfa      	ldrh	r2, [r7, #30]
 80033d0:	60da      	str	r2, [r3, #12]
 80033d2:	e05b      	b.n	800348c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80033da:	e057      	b.n	800348c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80033dc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80033e0:	2b08      	cmp	r3, #8
 80033e2:	d828      	bhi.n	8003436 <UART_SetConfig+0x50e>
 80033e4:	a201      	add	r2, pc, #4	@ (adr r2, 80033ec <UART_SetConfig+0x4c4>)
 80033e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ea:	bf00      	nop
 80033ec:	08003411 	.word	0x08003411
 80033f0:	08003419 	.word	0x08003419
 80033f4:	08003421 	.word	0x08003421
 80033f8:	08003437 	.word	0x08003437
 80033fc:	08003427 	.word	0x08003427
 8003400:	08003437 	.word	0x08003437
 8003404:	08003437 	.word	0x08003437
 8003408:	08003437 	.word	0x08003437
 800340c:	0800342f 	.word	0x0800342f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003410:	f7fe fea0 	bl	8002154 <HAL_RCC_GetPCLK1Freq>
 8003414:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003416:	e014      	b.n	8003442 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003418:	f7fe feb2 	bl	8002180 <HAL_RCC_GetPCLK2Freq>
 800341c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800341e:	e010      	b.n	8003442 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003420:	4b26      	ldr	r3, [pc, #152]	@ (80034bc <UART_SetConfig+0x594>)
 8003422:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003424:	e00d      	b.n	8003442 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003426:	f7fe fe27 	bl	8002078 <HAL_RCC_GetSysClockFreq>
 800342a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800342c:	e009      	b.n	8003442 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800342e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003432:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003434:	e005      	b.n	8003442 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003436:	2300      	movs	r3, #0
 8003438:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003440:	bf00      	nop
    }

    if (pclk != 0U)
 8003442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003444:	2b00      	cmp	r3, #0
 8003446:	d021      	beq.n	800348c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344c:	4a1a      	ldr	r2, [pc, #104]	@ (80034b8 <UART_SetConfig+0x590>)
 800344e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003452:	461a      	mov	r2, r3
 8003454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003456:	fbb3 f2f2 	udiv	r2, r3, r2
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	085b      	lsrs	r3, r3, #1
 8003460:	441a      	add	r2, r3
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	fbb2 f3f3 	udiv	r3, r2, r3
 800346a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800346c:	6a3b      	ldr	r3, [r7, #32]
 800346e:	2b0f      	cmp	r3, #15
 8003470:	d909      	bls.n	8003486 <UART_SetConfig+0x55e>
 8003472:	6a3b      	ldr	r3, [r7, #32]
 8003474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003478:	d205      	bcs.n	8003486 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800347a:	6a3b      	ldr	r3, [r7, #32]
 800347c:	b29a      	uxth	r2, r3
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	60da      	str	r2, [r3, #12]
 8003484:	e002      	b.n	800348c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	2201      	movs	r2, #1
 8003490:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	2201      	movs	r2, #1
 8003498:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	2200      	movs	r2, #0
 80034a0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	2200      	movs	r2, #0
 80034a6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80034a8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3730      	adds	r7, #48	@ 0x30
 80034b0:	46bd      	mov	sp, r7
 80034b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034b6:	bf00      	nop
 80034b8:	08004974 	.word	0x08004974
 80034bc:	00f42400 	.word	0x00f42400

080034c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034cc:	f003 0308 	and.w	r3, r3, #8
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00a      	beq.n	80034ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00a      	beq.n	800352e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003532:	f003 0304 	and.w	r3, r3, #4
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003554:	f003 0310 	and.w	r3, r3, #16
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00a      	beq.n	8003572 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003576:	f003 0320 	and.w	r3, r3, #32
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00a      	beq.n	8003594 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	430a      	orrs	r2, r1
 8003592:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	d01a      	beq.n	80035d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035be:	d10a      	bne.n	80035d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00a      	beq.n	80035f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	430a      	orrs	r2, r1
 80035f6:	605a      	str	r2, [r3, #4]
  }
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b098      	sub	sp, #96	@ 0x60
 8003608:	af02      	add	r7, sp, #8
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003614:	f7fd fcae 	bl	8000f74 <HAL_GetTick>
 8003618:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b08      	cmp	r3, #8
 8003626:	d12f      	bne.n	8003688 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003628:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003630:	2200      	movs	r2, #0
 8003632:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f88e 	bl	8003758 <UART_WaitOnFlagUntilTimeout>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d022      	beq.n	8003688 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800364a:	e853 3f00 	ldrex	r3, [r3]
 800364e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003652:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003656:	653b      	str	r3, [r7, #80]	@ 0x50
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	461a      	mov	r2, r3
 800365e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003660:	647b      	str	r3, [r7, #68]	@ 0x44
 8003662:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003664:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003666:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003668:	e841 2300 	strex	r3, r2, [r1]
 800366c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800366e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1e6      	bne.n	8003642 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2220      	movs	r2, #32
 8003678:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e063      	b.n	8003750 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0304 	and.w	r3, r3, #4
 8003692:	2b04      	cmp	r3, #4
 8003694:	d149      	bne.n	800372a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003696:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800369e:	2200      	movs	r2, #0
 80036a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 f857 	bl	8003758 <UART_WaitOnFlagUntilTimeout>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d03c      	beq.n	800372a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b8:	e853 3f00 	ldrex	r3, [r3]
 80036bc:	623b      	str	r3, [r7, #32]
   return(result);
 80036be:	6a3b      	ldr	r3, [r7, #32]
 80036c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	461a      	mov	r2, r3
 80036cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80036d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80036d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036d6:	e841 2300 	strex	r3, r2, [r1]
 80036da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80036dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1e6      	bne.n	80036b0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	3308      	adds	r3, #8
 80036e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	e853 3f00 	ldrex	r3, [r3]
 80036f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f023 0301 	bic.w	r3, r3, #1
 80036f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	3308      	adds	r3, #8
 8003700:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003702:	61fa      	str	r2, [r7, #28]
 8003704:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003706:	69b9      	ldr	r1, [r7, #24]
 8003708:	69fa      	ldr	r2, [r7, #28]
 800370a:	e841 2300 	strex	r3, r2, [r1]
 800370e:	617b      	str	r3, [r7, #20]
   return(result);
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1e5      	bne.n	80036e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2220      	movs	r2, #32
 800371a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e012      	b.n	8003750 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2220      	movs	r2, #32
 800372e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2220      	movs	r2, #32
 8003736:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3758      	adds	r7, #88	@ 0x58
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	603b      	str	r3, [r7, #0]
 8003764:	4613      	mov	r3, r2
 8003766:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003768:	e04f      	b.n	800380a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003770:	d04b      	beq.n	800380a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003772:	f7fd fbff 	bl	8000f74 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	69ba      	ldr	r2, [r7, #24]
 800377e:	429a      	cmp	r2, r3
 8003780:	d302      	bcc.n	8003788 <UART_WaitOnFlagUntilTimeout+0x30>
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d101      	bne.n	800378c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e04e      	b.n	800382a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0304 	and.w	r3, r3, #4
 8003796:	2b00      	cmp	r3, #0
 8003798:	d037      	beq.n	800380a <UART_WaitOnFlagUntilTimeout+0xb2>
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	2b80      	cmp	r3, #128	@ 0x80
 800379e:	d034      	beq.n	800380a <UART_WaitOnFlagUntilTimeout+0xb2>
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	2b40      	cmp	r3, #64	@ 0x40
 80037a4:	d031      	beq.n	800380a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	69db      	ldr	r3, [r3, #28]
 80037ac:	f003 0308 	and.w	r3, r3, #8
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	d110      	bne.n	80037d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2208      	movs	r2, #8
 80037ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 f95b 	bl	8003a78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2208      	movs	r2, #8
 80037c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e029      	b.n	800382a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037e4:	d111      	bne.n	800380a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80037ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f000 f941 	bl	8003a78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2220      	movs	r2, #32
 80037fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e00f      	b.n	800382a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	69da      	ldr	r2, [r3, #28]
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	4013      	ands	r3, r2
 8003814:	68ba      	ldr	r2, [r7, #8]
 8003816:	429a      	cmp	r2, r3
 8003818:	bf0c      	ite	eq
 800381a:	2301      	moveq	r3, #1
 800381c:	2300      	movne	r3, #0
 800381e:	b2db      	uxtb	r3, r3
 8003820:	461a      	mov	r2, r3
 8003822:	79fb      	ldrb	r3, [r7, #7]
 8003824:	429a      	cmp	r2, r3
 8003826:	d0a0      	beq.n	800376a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003834:	b480      	push	{r7}
 8003836:	b0a3      	sub	sp, #140	@ 0x8c
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	4613      	mov	r3, r2
 8003840:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	88fa      	ldrh	r2, [r7, #6]
 800384c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	88fa      	ldrh	r2, [r7, #6]
 8003854:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003866:	d10e      	bne.n	8003886 <UART_Start_Receive_IT+0x52>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d105      	bne.n	800387c <UART_Start_Receive_IT+0x48>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003876:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800387a:	e02d      	b.n	80038d8 <UART_Start_Receive_IT+0xa4>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	22ff      	movs	r2, #255	@ 0xff
 8003880:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003884:	e028      	b.n	80038d8 <UART_Start_Receive_IT+0xa4>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10d      	bne.n	80038aa <UART_Start_Receive_IT+0x76>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d104      	bne.n	80038a0 <UART_Start_Receive_IT+0x6c>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	22ff      	movs	r2, #255	@ 0xff
 800389a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800389e:	e01b      	b.n	80038d8 <UART_Start_Receive_IT+0xa4>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	227f      	movs	r2, #127	@ 0x7f
 80038a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80038a8:	e016      	b.n	80038d8 <UART_Start_Receive_IT+0xa4>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038b2:	d10d      	bne.n	80038d0 <UART_Start_Receive_IT+0x9c>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d104      	bne.n	80038c6 <UART_Start_Receive_IT+0x92>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	227f      	movs	r2, #127	@ 0x7f
 80038c0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80038c4:	e008      	b.n	80038d8 <UART_Start_Receive_IT+0xa4>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	223f      	movs	r2, #63	@ 0x3f
 80038ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80038ce:	e003      	b.n	80038d8 <UART_Start_Receive_IT+0xa4>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2222      	movs	r2, #34	@ 0x22
 80038e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	3308      	adds	r3, #8
 80038ee:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038f2:	e853 3f00 	ldrex	r3, [r3]
 80038f6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80038f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038fa:	f043 0301 	orr.w	r3, r3, #1
 80038fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	3308      	adds	r3, #8
 8003908:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800390c:	673a      	str	r2, [r7, #112]	@ 0x70
 800390e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003910:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003912:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003914:	e841 2300 	strex	r3, r2, [r1]
 8003918:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800391a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1e3      	bne.n	80038e8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003924:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003928:	d14f      	bne.n	80039ca <UART_Start_Receive_IT+0x196>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003930:	88fa      	ldrh	r2, [r7, #6]
 8003932:	429a      	cmp	r2, r3
 8003934:	d349      	bcc.n	80039ca <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800393e:	d107      	bne.n	8003950 <UART_Start_Receive_IT+0x11c>
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d103      	bne.n	8003950 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	4a47      	ldr	r2, [pc, #284]	@ (8003a68 <UART_Start_Receive_IT+0x234>)
 800394c:	675a      	str	r2, [r3, #116]	@ 0x74
 800394e:	e002      	b.n	8003956 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	4a46      	ldr	r2, [pc, #280]	@ (8003a6c <UART_Start_Receive_IT+0x238>)
 8003954:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d01a      	beq.n	8003994 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003964:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003966:	e853 3f00 	ldrex	r3, [r3]
 800396a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800396c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800396e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003972:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	461a      	mov	r2, r3
 800397c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003980:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003982:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003984:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003986:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003988:	e841 2300 	strex	r3, r2, [r1]
 800398c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800398e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1e4      	bne.n	800395e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	3308      	adds	r3, #8
 800399a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800399c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800399e:	e853 3f00 	ldrex	r3, [r3]
 80039a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80039a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	3308      	adds	r3, #8
 80039b2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80039b4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80039b6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80039ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039bc:	e841 2300 	strex	r3, r2, [r1]
 80039c0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80039c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1e5      	bne.n	8003994 <UART_Start_Receive_IT+0x160>
 80039c8:	e046      	b.n	8003a58 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039d2:	d107      	bne.n	80039e4 <UART_Start_Receive_IT+0x1b0>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	691b      	ldr	r3, [r3, #16]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d103      	bne.n	80039e4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	4a24      	ldr	r2, [pc, #144]	@ (8003a70 <UART_Start_Receive_IT+0x23c>)
 80039e0:	675a      	str	r2, [r3, #116]	@ 0x74
 80039e2:	e002      	b.n	80039ea <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4a23      	ldr	r2, [pc, #140]	@ (8003a74 <UART_Start_Receive_IT+0x240>)
 80039e8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d019      	beq.n	8003a26 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039fa:	e853 3f00 	ldrex	r3, [r3]
 80039fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a02:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003a06:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a10:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a12:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a14:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003a18:	e841 2300 	strex	r3, r2, [r1]
 8003a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1e6      	bne.n	80039f2 <UART_Start_Receive_IT+0x1be>
 8003a24:	e018      	b.n	8003a58 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	e853 3f00 	ldrex	r3, [r3]
 8003a32:	613b      	str	r3, [r7, #16]
   return(result);
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	f043 0320 	orr.w	r3, r3, #32
 8003a3a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	461a      	mov	r2, r3
 8003a42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a44:	623b      	str	r3, [r7, #32]
 8003a46:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a48:	69f9      	ldr	r1, [r7, #28]
 8003a4a:	6a3a      	ldr	r2, [r7, #32]
 8003a4c:	e841 2300 	strex	r3, r2, [r1]
 8003a50:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1e6      	bne.n	8003a26 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	378c      	adds	r7, #140	@ 0x8c
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	0800429d 	.word	0x0800429d
 8003a6c:	08003f39 	.word	0x08003f39
 8003a70:	08003d81 	.word	0x08003d81
 8003a74:	08003bc9 	.word	0x08003bc9

08003a78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b095      	sub	sp, #84	@ 0x54
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a88:	e853 3f00 	ldrex	r3, [r3]
 8003a8c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003aa0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003aa4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003aa6:	e841 2300 	strex	r3, r2, [r1]
 8003aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1e6      	bne.n	8003a80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	3308      	adds	r3, #8
 8003ab8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aba:	6a3b      	ldr	r3, [r7, #32]
 8003abc:	e853 3f00 	ldrex	r3, [r3]
 8003ac0:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ac8:	f023 0301 	bic.w	r3, r3, #1
 8003acc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	3308      	adds	r3, #8
 8003ad4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003ad6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ada:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003adc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ade:	e841 2300 	strex	r3, r2, [r1]
 8003ae2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1e3      	bne.n	8003ab2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d118      	bne.n	8003b24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	e853 3f00 	ldrex	r3, [r3]
 8003afe:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	f023 0310 	bic.w	r3, r3, #16
 8003b06:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b10:	61bb      	str	r3, [r7, #24]
 8003b12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b14:	6979      	ldr	r1, [r7, #20]
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	e841 2300 	strex	r3, r2, [r1]
 8003b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1e6      	bne.n	8003af2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2220      	movs	r2, #32
 8003b28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003b38:	bf00      	nop
 8003b3a:	3754      	adds	r7, #84	@ 0x54
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f7ff f9ac 	bl	8002ec0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b68:	bf00      	nop
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b088      	sub	sp, #32
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	e853 3f00 	ldrex	r3, [r3]
 8003b84:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b8c:	61fb      	str	r3, [r7, #28]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	461a      	mov	r2, r3
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	61bb      	str	r3, [r7, #24]
 8003b98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b9a:	6979      	ldr	r1, [r7, #20]
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	e841 2300 	strex	r3, r2, [r1]
 8003ba2:	613b      	str	r3, [r7, #16]
   return(result);
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1e6      	bne.n	8003b78 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2220      	movs	r2, #32
 8003bae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f7ff f96d 	bl	8002e98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bbe:	bf00      	nop
 8003bc0:	3720      	adds	r7, #32
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
	...

08003bc8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b09c      	sub	sp, #112	@ 0x70
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003bd6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003be0:	2b22      	cmp	r3, #34	@ 0x22
 8003be2:	f040 80be 	bne.w	8003d62 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003bf0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003bf4:	b2d9      	uxtb	r1, r3
 8003bf6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003bfa:	b2da      	uxtb	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c00:	400a      	ands	r2, r1
 8003c02:	b2d2      	uxtb	r2, r2
 8003c04:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0a:	1c5a      	adds	r2, r3, #1
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f040 80a1 	bne.w	8003d72 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c38:	e853 3f00 	ldrex	r3, [r3]
 8003c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003c3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003c50:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c52:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003c54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003c56:	e841 2300 	strex	r3, r2, [r1]
 8003c5a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003c5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1e6      	bne.n	8003c30 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	3308      	adds	r3, #8
 8003c68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c6c:	e853 3f00 	ldrex	r3, [r3]
 8003c70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c74:	f023 0301 	bic.w	r3, r3, #1
 8003c78:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	3308      	adds	r3, #8
 8003c80:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003c82:	647a      	str	r2, [r7, #68]	@ 0x44
 8003c84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c8a:	e841 2300 	strex	r3, r2, [r1]
 8003c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003c90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1e5      	bne.n	8003c62 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2220      	movs	r2, #32
 8003c9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a33      	ldr	r2, [pc, #204]	@ (8003d7c <UART_RxISR_8BIT+0x1b4>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d01f      	beq.n	8003cf4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d018      	beq.n	8003cf4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cca:	e853 3f00 	ldrex	r3, [r3]
 8003cce:	623b      	str	r3, [r7, #32]
   return(result);
 8003cd0:	6a3b      	ldr	r3, [r7, #32]
 8003cd2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003cd6:	663b      	str	r3, [r7, #96]	@ 0x60
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	461a      	mov	r2, r3
 8003cde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ce0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ce2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ce6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ce8:	e841 2300 	strex	r3, r2, [r1]
 8003cec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d1e6      	bne.n	8003cc2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d12e      	bne.n	8003d5a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	e853 3f00 	ldrex	r3, [r3]
 8003d0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f023 0310 	bic.w	r3, r3, #16
 8003d16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d20:	61fb      	str	r3, [r7, #28]
 8003d22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d24:	69b9      	ldr	r1, [r7, #24]
 8003d26:	69fa      	ldr	r2, [r7, #28]
 8003d28:	e841 2300 	strex	r3, r2, [r1]
 8003d2c:	617b      	str	r3, [r7, #20]
   return(result);
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1e6      	bne.n	8003d02 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	f003 0310 	and.w	r3, r3, #16
 8003d3e:	2b10      	cmp	r3, #16
 8003d40:	d103      	bne.n	8003d4a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2210      	movs	r2, #16
 8003d48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003d50:	4619      	mov	r1, r3
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7fc ff02 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003d58:	e00b      	b.n	8003d72 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f7ff f8a6 	bl	8002eac <HAL_UART_RxCpltCallback>
}
 8003d60:	e007      	b.n	8003d72 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	699a      	ldr	r2, [r3, #24]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f042 0208 	orr.w	r2, r2, #8
 8003d70:	619a      	str	r2, [r3, #24]
}
 8003d72:	bf00      	nop
 8003d74:	3770      	adds	r7, #112	@ 0x70
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	40008000 	.word	0x40008000

08003d80 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b09c      	sub	sp, #112	@ 0x70
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003d8e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d98:	2b22      	cmp	r3, #34	@ 0x22
 8003d9a:	f040 80be 	bne.w	8003f1a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dac:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8003dae:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8003db2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003db6:	4013      	ands	r3, r2
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003dbc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc2:	1c9a      	adds	r2, r3, #2
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f040 80a1 	bne.w	8003f2a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003df0:	e853 3f00 	ldrex	r3, [r3]
 8003df4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003df6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003df8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003dfc:	667b      	str	r3, [r7, #100]	@ 0x64
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	461a      	mov	r2, r3
 8003e04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e06:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e08:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003e0c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003e0e:	e841 2300 	strex	r3, r2, [r1]
 8003e12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003e14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d1e6      	bne.n	8003de8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	3308      	adds	r3, #8
 8003e20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e24:	e853 3f00 	ldrex	r3, [r3]
 8003e28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e2c:	f023 0301 	bic.w	r3, r3, #1
 8003e30:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	3308      	adds	r3, #8
 8003e38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003e3a:	643a      	str	r2, [r7, #64]	@ 0x40
 8003e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003e42:	e841 2300 	strex	r3, r2, [r1]
 8003e46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1e5      	bne.n	8003e1a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2220      	movs	r2, #32
 8003e52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a33      	ldr	r2, [pc, #204]	@ (8003f34 <UART_RxISR_16BIT+0x1b4>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d01f      	beq.n	8003eac <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d018      	beq.n	8003eac <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e80:	6a3b      	ldr	r3, [r7, #32]
 8003e82:	e853 3f00 	ldrex	r3, [r3]
 8003e86:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	461a      	mov	r2, r3
 8003e96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e9a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ea0:	e841 2300 	strex	r3, r2, [r1]
 8003ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1e6      	bne.n	8003e7a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d12e      	bne.n	8003f12 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	e853 3f00 	ldrex	r3, [r3]
 8003ec6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	f023 0310 	bic.w	r3, r3, #16
 8003ece:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ed8:	61bb      	str	r3, [r7, #24]
 8003eda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003edc:	6979      	ldr	r1, [r7, #20]
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	e841 2300 	strex	r3, r2, [r1]
 8003ee4:	613b      	str	r3, [r7, #16]
   return(result);
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d1e6      	bne.n	8003eba <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	69db      	ldr	r3, [r3, #28]
 8003ef2:	f003 0310 	and.w	r3, r3, #16
 8003ef6:	2b10      	cmp	r3, #16
 8003ef8:	d103      	bne.n	8003f02 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2210      	movs	r2, #16
 8003f00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003f08:	4619      	mov	r1, r3
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f7fc fe26 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003f10:	e00b      	b.n	8003f2a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7fe ffca 	bl	8002eac <HAL_UART_RxCpltCallback>
}
 8003f18:	e007      	b.n	8003f2a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	699a      	ldr	r2, [r3, #24]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f042 0208 	orr.w	r2, r2, #8
 8003f28:	619a      	str	r2, [r3, #24]
}
 8003f2a:	bf00      	nop
 8003f2c:	3770      	adds	r7, #112	@ 0x70
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	40008000 	.word	0x40008000

08003f38 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b0ac      	sub	sp, #176	@ 0xb0
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003f46:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	69db      	ldr	r3, [r3, #28]
 8003f50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f6e:	2b22      	cmp	r3, #34	@ 0x22
 8003f70:	f040 8183 	bne.w	800427a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003f7a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003f7e:	e126      	b.n	80041ce <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f86:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003f8a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8003f8e:	b2d9      	uxtb	r1, r3
 8003f90:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f9a:	400a      	ands	r2, r1
 8003f9c:	b2d2      	uxtb	r2, r2
 8003f9e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fa4:	1c5a      	adds	r2, r3, #1
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	b29a      	uxth	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003fc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d053      	beq.n	800407a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003fd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d011      	beq.n	8004002 <UART_RxISR_8BIT_FIFOEN+0xca>
 8003fde:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00b      	beq.n	8004002 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff8:	f043 0201 	orr.w	r2, r3, #1
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004002:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d011      	beq.n	8004032 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800400e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00b      	beq.n	8004032 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2202      	movs	r2, #2
 8004020:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004028:	f043 0204 	orr.w	r2, r3, #4
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004032:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004036:	f003 0304 	and.w	r3, r3, #4
 800403a:	2b00      	cmp	r3, #0
 800403c:	d011      	beq.n	8004062 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800403e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00b      	beq.n	8004062 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2204      	movs	r2, #4
 8004050:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004058:	f043 0202 	orr.w	r2, r3, #2
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004068:	2b00      	cmp	r3, #0
 800406a:	d006      	beq.n	800407a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f7fe ff27 	bl	8002ec0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004080:	b29b      	uxth	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	f040 80a3 	bne.w	80041ce <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004090:	e853 3f00 	ldrex	r3, [r3]
 8004094:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8004096:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004098:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800409c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	461a      	mov	r2, r3
 80040a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80040aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80040ac:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ae:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80040b0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80040b2:	e841 2300 	strex	r3, r2, [r1]
 80040b6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80040b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1e4      	bne.n	8004088 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	3308      	adds	r3, #8
 80040c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040c8:	e853 3f00 	ldrex	r3, [r3]
 80040cc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80040ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040d4:	f023 0301 	bic.w	r3, r3, #1
 80040d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	3308      	adds	r3, #8
 80040e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80040e6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80040e8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ea:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80040ec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80040ee:	e841 2300 	strex	r3, r2, [r1]
 80040f2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80040f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1e1      	bne.n	80040be <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2220      	movs	r2, #32
 80040fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a60      	ldr	r2, [pc, #384]	@ (8004294 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d021      	beq.n	800415c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d01a      	beq.n	800415c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800412e:	e853 3f00 	ldrex	r3, [r3]
 8004132:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004136:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800413a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	461a      	mov	r2, r3
 8004144:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004148:	657b      	str	r3, [r7, #84]	@ 0x54
 800414a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800414e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004150:	e841 2300 	strex	r3, r2, [r1]
 8004154:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004156:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1e4      	bne.n	8004126 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004160:	2b01      	cmp	r3, #1
 8004162:	d130      	bne.n	80041c6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004172:	e853 3f00 	ldrex	r3, [r3]
 8004176:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800417a:	f023 0310 	bic.w	r3, r3, #16
 800417e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	461a      	mov	r2, r3
 8004188:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800418c:	643b      	str	r3, [r7, #64]	@ 0x40
 800418e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004190:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004192:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004194:	e841 2300 	strex	r3, r2, [r1]
 8004198:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800419a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1e4      	bne.n	800416a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	f003 0310 	and.w	r3, r3, #16
 80041aa:	2b10      	cmp	r3, #16
 80041ac:	d103      	bne.n	80041b6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2210      	movs	r2, #16
 80041b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80041bc:	4619      	mov	r1, r3
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7fc fccc 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80041c4:	e00e      	b.n	80041e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f7fe fe70 	bl	8002eac <HAL_UART_RxCpltCallback>
        break;
 80041cc:	e00a      	b.n	80041e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80041ce:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d006      	beq.n	80041e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80041d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f47f aece 	bne.w	8003f80 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80041ea:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80041ee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d049      	beq.n	800428a <UART_RxISR_8BIT_FIFOEN+0x352>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80041fc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8004200:	429a      	cmp	r2, r3
 8004202:	d242      	bcs.n	800428a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	3308      	adds	r3, #8
 800420a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420c:	6a3b      	ldr	r3, [r7, #32]
 800420e:	e853 3f00 	ldrex	r3, [r3]
 8004212:	61fb      	str	r3, [r7, #28]
   return(result);
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800421a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	3308      	adds	r3, #8
 8004224:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004228:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800422a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800422e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004230:	e841 2300 	strex	r3, r2, [r1]
 8004234:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e3      	bne.n	8004204 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a16      	ldr	r2, [pc, #88]	@ (8004298 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8004240:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	e853 3f00 	ldrex	r3, [r3]
 800424e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	f043 0320 	orr.w	r3, r3, #32
 8004256:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	461a      	mov	r2, r3
 8004260:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004264:	61bb      	str	r3, [r7, #24]
 8004266:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004268:	6979      	ldr	r1, [r7, #20]
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	e841 2300 	strex	r3, r2, [r1]
 8004270:	613b      	str	r3, [r7, #16]
   return(result);
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1e4      	bne.n	8004242 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004278:	e007      	b.n	800428a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	699a      	ldr	r2, [r3, #24]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f042 0208 	orr.w	r2, r2, #8
 8004288:	619a      	str	r2, [r3, #24]
}
 800428a:	bf00      	nop
 800428c:	37b0      	adds	r7, #176	@ 0xb0
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	40008000 	.word	0x40008000
 8004298:	08003bc9 	.word	0x08003bc9

0800429c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b0ae      	sub	sp, #184	@ 0xb8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80042aa:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	69db      	ldr	r3, [r3, #28]
 80042b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042d2:	2b22      	cmp	r3, #34	@ 0x22
 80042d4:	f040 8187 	bne.w	80045e6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80042de:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80042e2:	e12a      	b.n	800453a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80042f6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80042fa:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80042fe:	4013      	ands	r3, r2
 8004300:	b29a      	uxth	r2, r3
 8004302:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004306:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430c:	1c9a      	adds	r2, r3, #2
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004318:	b29b      	uxth	r3, r3
 800431a:	3b01      	subs	r3, #1
 800431c:	b29a      	uxth	r2, r3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	69db      	ldr	r3, [r3, #28]
 800432a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800432e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004332:	f003 0307 	and.w	r3, r3, #7
 8004336:	2b00      	cmp	r3, #0
 8004338:	d053      	beq.n	80043e2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800433a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	d011      	beq.n	800436a <UART_RxISR_16BIT_FIFOEN+0xce>
 8004346:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800434a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00b      	beq.n	800436a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2201      	movs	r2, #1
 8004358:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004360:	f043 0201 	orr.w	r2, r3, #1
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800436a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d011      	beq.n	800439a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8004376:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00b      	beq.n	800439a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2202      	movs	r2, #2
 8004388:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004390:	f043 0204 	orr.w	r2, r3, #4
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800439a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800439e:	f003 0304 	and.w	r3, r3, #4
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d011      	beq.n	80043ca <UART_RxISR_16BIT_FIFOEN+0x12e>
 80043a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00b      	beq.n	80043ca <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2204      	movs	r2, #4
 80043b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043c0:	f043 0202 	orr.w	r2, r3, #2
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d006      	beq.n	80043e2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f7fe fd73 	bl	8002ec0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	f040 80a5 	bne.w	800453a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043f8:	e853 3f00 	ldrex	r3, [r3]
 80043fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80043fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004400:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004404:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	461a      	mov	r2, r3
 800440e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004412:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004416:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004418:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800441a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800441e:	e841 2300 	strex	r3, r2, [r1]
 8004422:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004424:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1e2      	bne.n	80043f0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	3308      	adds	r3, #8
 8004430:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004432:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004434:	e853 3f00 	ldrex	r3, [r3]
 8004438:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800443a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800443c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004440:	f023 0301 	bic.w	r3, r3, #1
 8004444:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	3308      	adds	r3, #8
 800444e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004452:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004454:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004456:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004458:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800445a:	e841 2300 	strex	r3, r2, [r1]
 800445e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004460:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1e1      	bne.n	800442a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2220      	movs	r2, #32
 800446a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a60      	ldr	r2, [pc, #384]	@ (8004600 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d021      	beq.n	80044c8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d01a      	beq.n	80044c8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800449a:	e853 3f00 	ldrex	r3, [r3]
 800449e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80044a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	461a      	mov	r2, r3
 80044b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80044b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80044b6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044bc:	e841 2300 	strex	r3, r2, [r1]
 80044c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1e4      	bne.n	8004492 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d130      	bne.n	8004532 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044de:	e853 3f00 	ldrex	r3, [r3]
 80044e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044e6:	f023 0310 	bic.w	r3, r3, #16
 80044ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80044f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80044fa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004500:	e841 2300 	strex	r3, r2, [r1]
 8004504:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004506:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004508:	2b00      	cmp	r3, #0
 800450a:	d1e4      	bne.n	80044d6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	f003 0310 	and.w	r3, r3, #16
 8004516:	2b10      	cmp	r3, #16
 8004518:	d103      	bne.n	8004522 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2210      	movs	r2, #16
 8004520:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004528:	4619      	mov	r1, r3
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f7fc fb16 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8004530:	e00e      	b.n	8004550 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f7fe fcba 	bl	8002eac <HAL_UART_RxCpltCallback>
        break;
 8004538:	e00a      	b.n	8004550 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800453a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800453e:	2b00      	cmp	r3, #0
 8004540:	d006      	beq.n	8004550 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8004542:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004546:	f003 0320 	and.w	r3, r3, #32
 800454a:	2b00      	cmp	r3, #0
 800454c:	f47f aeca 	bne.w	80042e4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004556:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800455a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800455e:	2b00      	cmp	r3, #0
 8004560:	d049      	beq.n	80045f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004568:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800456c:	429a      	cmp	r2, r3
 800456e:	d242      	bcs.n	80045f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	3308      	adds	r3, #8
 8004576:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457a:	e853 3f00 	ldrex	r3, [r3]
 800457e:	623b      	str	r3, [r7, #32]
   return(result);
 8004580:	6a3b      	ldr	r3, [r7, #32]
 8004582:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004586:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	3308      	adds	r3, #8
 8004590:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004594:	633a      	str	r2, [r7, #48]	@ 0x30
 8004596:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004598:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800459a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800459c:	e841 2300 	strex	r3, r2, [r1]
 80045a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1e3      	bne.n	8004570 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a16      	ldr	r2, [pc, #88]	@ (8004604 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80045ac:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	e853 3f00 	ldrex	r3, [r3]
 80045ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f043 0320 	orr.w	r3, r3, #32
 80045c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	461a      	mov	r2, r3
 80045cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045d0:	61fb      	str	r3, [r7, #28]
 80045d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d4:	69b9      	ldr	r1, [r7, #24]
 80045d6:	69fa      	ldr	r2, [r7, #28]
 80045d8:	e841 2300 	strex	r3, r2, [r1]
 80045dc:	617b      	str	r3, [r7, #20]
   return(result);
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1e4      	bne.n	80045ae <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80045e4:	e007      	b.n	80045f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	699a      	ldr	r2, [r3, #24]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0208 	orr.w	r2, r2, #8
 80045f4:	619a      	str	r2, [r3, #24]
}
 80045f6:	bf00      	nop
 80045f8:	37b8      	adds	r7, #184	@ 0xb8
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	40008000 	.word	0x40008000
 8004604:	08003d81 	.word	0x08003d81

08004608 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004638:	bf00      	nop
 800463a:	370c      	adds	r7, #12
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004652:	2b01      	cmp	r3, #1
 8004654:	d101      	bne.n	800465a <HAL_UARTEx_DisableFifoMode+0x16>
 8004656:	2302      	movs	r3, #2
 8004658:	e027      	b.n	80046aa <HAL_UARTEx_DisableFifoMode+0x66>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2224      	movs	r2, #36	@ 0x24
 8004666:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f022 0201 	bic.w	r2, r2, #1
 8004680:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004688:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2220      	movs	r2, #32
 800469c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3714      	adds	r7, #20
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr

080046b6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80046b6:	b580      	push	{r7, lr}
 80046b8:	b084      	sub	sp, #16
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
 80046be:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d101      	bne.n	80046ce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80046ca:	2302      	movs	r3, #2
 80046cc:	e02d      	b.n	800472a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2201      	movs	r2, #1
 80046d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2224      	movs	r2, #36	@ 0x24
 80046da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f022 0201 	bic.w	r2, r2, #1
 80046f4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	430a      	orrs	r2, r1
 8004708:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f8a0 	bl	8004850 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2220      	movs	r2, #32
 800471c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b084      	sub	sp, #16
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
 800473a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004742:	2b01      	cmp	r3, #1
 8004744:	d101      	bne.n	800474a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004746:	2302      	movs	r3, #2
 8004748:	e02d      	b.n	80047a6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2201      	movs	r2, #1
 800474e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2224      	movs	r2, #36	@ 0x24
 8004756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0201 	bic.w	r2, r2, #1
 8004770:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 f862 	bl	8004850 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68fa      	ldr	r2, [r7, #12]
 8004792:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2220      	movs	r2, #32
 8004798:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b08c      	sub	sp, #48	@ 0x30
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	60f8      	str	r0, [r7, #12]
 80047b6:	60b9      	str	r1, [r7, #8]
 80047b8:	4613      	mov	r3, r2
 80047ba:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80047bc:	2300      	movs	r3, #0
 80047be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047c8:	2b20      	cmp	r3, #32
 80047ca:	d13b      	bne.n	8004844 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d002      	beq.n	80047d8 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 80047d2:	88fb      	ldrh	r3, [r7, #6]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d101      	bne.n	80047dc <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e034      	b.n	8004846 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2201      	movs	r2, #1
 80047e0:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2200      	movs	r2, #0
 80047e6:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 80047e8:	88fb      	ldrh	r3, [r7, #6]
 80047ea:	461a      	mov	r2, r3
 80047ec:	68b9      	ldr	r1, [r7, #8]
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f7ff f820 	bl	8003834 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d11d      	bne.n	8004838 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2210      	movs	r2, #16
 8004802:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	e853 3f00 	ldrex	r3, [r3]
 8004810:	617b      	str	r3, [r7, #20]
   return(result);
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f043 0310 	orr.w	r3, r3, #16
 8004818:	62bb      	str	r3, [r7, #40]	@ 0x28
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	461a      	mov	r2, r3
 8004820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004822:	627b      	str	r3, [r7, #36]	@ 0x24
 8004824:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004826:	6a39      	ldr	r1, [r7, #32]
 8004828:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800482a:	e841 2300 	strex	r3, r2, [r1]
 800482e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1e6      	bne.n	8004804 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8004836:	e002      	b.n	800483e <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800483e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004842:	e000      	b.n	8004846 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8004844:	2302      	movs	r3, #2
  }
}
 8004846:	4618      	mov	r0, r3
 8004848:	3730      	adds	r7, #48	@ 0x30
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
	...

08004850 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800485c:	2b00      	cmp	r3, #0
 800485e:	d108      	bne.n	8004872 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004870:	e031      	b.n	80048d6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004872:	2308      	movs	r3, #8
 8004874:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004876:	2308      	movs	r3, #8
 8004878:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	0e5b      	lsrs	r3, r3, #25
 8004882:	b2db      	uxtb	r3, r3
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	0f5b      	lsrs	r3, r3, #29
 8004892:	b2db      	uxtb	r3, r3
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800489a:	7bbb      	ldrb	r3, [r7, #14]
 800489c:	7b3a      	ldrb	r2, [r7, #12]
 800489e:	4911      	ldr	r1, [pc, #68]	@ (80048e4 <UARTEx_SetNbDataToProcess+0x94>)
 80048a0:	5c8a      	ldrb	r2, [r1, r2]
 80048a2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80048a6:	7b3a      	ldrb	r2, [r7, #12]
 80048a8:	490f      	ldr	r1, [pc, #60]	@ (80048e8 <UARTEx_SetNbDataToProcess+0x98>)
 80048aa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80048b0:	b29a      	uxth	r2, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80048b8:	7bfb      	ldrb	r3, [r7, #15]
 80048ba:	7b7a      	ldrb	r2, [r7, #13]
 80048bc:	4909      	ldr	r1, [pc, #36]	@ (80048e4 <UARTEx_SetNbDataToProcess+0x94>)
 80048be:	5c8a      	ldrb	r2, [r1, r2]
 80048c0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80048c4:	7b7a      	ldrb	r2, [r7, #13]
 80048c6:	4908      	ldr	r1, [pc, #32]	@ (80048e8 <UARTEx_SetNbDataToProcess+0x98>)
 80048c8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80048ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80048d6:	bf00      	nop
 80048d8:	3714      	adds	r7, #20
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	0800498c 	.word	0x0800498c
 80048e8:	08004994 	.word	0x08004994

080048ec <memset>:
 80048ec:	4402      	add	r2, r0
 80048ee:	4603      	mov	r3, r0
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d100      	bne.n	80048f6 <memset+0xa>
 80048f4:	4770      	bx	lr
 80048f6:	f803 1b01 	strb.w	r1, [r3], #1
 80048fa:	e7f9      	b.n	80048f0 <memset+0x4>

080048fc <__libc_init_array>:
 80048fc:	b570      	push	{r4, r5, r6, lr}
 80048fe:	4d0d      	ldr	r5, [pc, #52]	@ (8004934 <__libc_init_array+0x38>)
 8004900:	4c0d      	ldr	r4, [pc, #52]	@ (8004938 <__libc_init_array+0x3c>)
 8004902:	1b64      	subs	r4, r4, r5
 8004904:	10a4      	asrs	r4, r4, #2
 8004906:	2600      	movs	r6, #0
 8004908:	42a6      	cmp	r6, r4
 800490a:	d109      	bne.n	8004920 <__libc_init_array+0x24>
 800490c:	4d0b      	ldr	r5, [pc, #44]	@ (800493c <__libc_init_array+0x40>)
 800490e:	4c0c      	ldr	r4, [pc, #48]	@ (8004940 <__libc_init_array+0x44>)
 8004910:	f000 f818 	bl	8004944 <_init>
 8004914:	1b64      	subs	r4, r4, r5
 8004916:	10a4      	asrs	r4, r4, #2
 8004918:	2600      	movs	r6, #0
 800491a:	42a6      	cmp	r6, r4
 800491c:	d105      	bne.n	800492a <__libc_init_array+0x2e>
 800491e:	bd70      	pop	{r4, r5, r6, pc}
 8004920:	f855 3b04 	ldr.w	r3, [r5], #4
 8004924:	4798      	blx	r3
 8004926:	3601      	adds	r6, #1
 8004928:	e7ee      	b.n	8004908 <__libc_init_array+0xc>
 800492a:	f855 3b04 	ldr.w	r3, [r5], #4
 800492e:	4798      	blx	r3
 8004930:	3601      	adds	r6, #1
 8004932:	e7f2      	b.n	800491a <__libc_init_array+0x1e>
 8004934:	080049a4 	.word	0x080049a4
 8004938:	080049a4 	.word	0x080049a4
 800493c:	080049a4 	.word	0x080049a4
 8004940:	080049a8 	.word	0x080049a8

08004944 <_init>:
 8004944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004946:	bf00      	nop
 8004948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800494a:	bc08      	pop	{r3}
 800494c:	469e      	mov	lr, r3
 800494e:	4770      	bx	lr

08004950 <_fini>:
 8004950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004952:	bf00      	nop
 8004954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004956:	bc08      	pop	{r3}
 8004958:	469e      	mov	lr, r3
 800495a:	4770      	bx	lr
