

================================================================
== Vitis HLS Report for 'cp_insertion'
================================================================
* Date:           Sat Feb 28 13:05:15 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cp_insertion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.259 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2208|     2208|  7.353 us|  7.353 us|  2209|  2209|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |grp_cp_insertion_Pipeline_buf_fill_fu_88   |cp_insertion_Pipeline_buf_fill  |     1026|     1026|  3.417 us|  3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_cp_insertion_Pipeline_cp_out_fu_108    |cp_insertion_Pipeline_cp_out    |      147|      147|  0.490 us|  0.490 us|   145|   145|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_cp_insertion_Pipeline_data_out_fu_128  |cp_insertion_Pipeline_data_out  |     1026|     1026|  3.417 us|  3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     100|     369|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     530|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     0|     113|     903|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |grp_cp_insertion_Pipeline_buf_fill_fu_88   |cp_insertion_Pipeline_buf_fill  |        0|   0|  60|   88|    0|
    |grp_cp_insertion_Pipeline_cp_out_fu_108    |cp_insertion_Pipeline_cp_out    |        0|   0|  23|  135|    0|
    |grp_cp_insertion_Pipeline_data_out_fu_128  |cp_insertion_Pipeline_data_out  |        0|   0|  17|  146|    0|
    +-------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                                      |                                |        0|   0| 100|  369|    0|
    +-------------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_data_U    |buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |buf_data_1_U  |buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |buf_data_2_U  |buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |buf_data_3_U  |buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |buf_strb_U    |buf_strb_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    4|     1|         1024|
    |buf_strb_1_U  |buf_strb_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    4|     1|         1024|
    |buf_strb_2_U  |buf_strb_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    4|     1|         1024|
    |buf_strb_3_U  |buf_strb_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    4|     1|         1024|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                        |        8|  0|   0|    0|  2048|  144|     8|        36864|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TREADY    |       and|   0|  0|   2|           1|           1|
    |grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                        |          |   0|  0|   4|           2|           2|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  59|         11|    1|         11|
    |buf_data_1_address0             |  20|          4|    8|         32|
    |buf_data_1_ce0                  |  20|          4|    1|          4|
    |buf_data_1_we0                  |   9|          2|    1|          2|
    |buf_data_2_address0             |  20|          4|    8|         32|
    |buf_data_2_ce0                  |  20|          4|    1|          4|
    |buf_data_2_we0                  |   9|          2|    1|          2|
    |buf_data_3_address0             |  20|          4|    8|         32|
    |buf_data_3_ce0                  |  20|          4|    1|          4|
    |buf_data_3_we0                  |   9|          2|    1|          2|
    |buf_data_address0               |  20|          4|    8|         32|
    |buf_data_ce0                    |  20|          4|    1|          4|
    |buf_data_we0                    |   9|          2|    1|          2|
    |buf_strb_1_address0             |  20|          4|    8|         32|
    |buf_strb_1_ce0                  |  20|          4|    1|          4|
    |buf_strb_1_we0                  |   9|          2|    1|          2|
    |buf_strb_2_address0             |  20|          4|    8|         32|
    |buf_strb_2_ce0                  |  20|          4|    1|          4|
    |buf_strb_2_we0                  |   9|          2|    1|          2|
    |buf_strb_3_address0             |  20|          4|    8|         32|
    |buf_strb_3_ce0                  |  20|          4|    1|          4|
    |buf_strb_3_we0                  |   9|          2|    1|          2|
    |buf_strb_address0               |  20|          4|    8|         32|
    |buf_strb_ce0                    |  20|          4|    1|          4|
    |buf_strb_we0                    |   9|          2|    1|          2|
    |in_stream_TREADY_int_regslice   |   9|          2|    1|          2|
    |out_stream_TDATA_int_regslice   |  14|          3|   32|         96|
    |out_stream_TKEEP_int_regslice   |  14|          3|    4|         12|
    |out_stream_TLAST_int_regslice   |  14|          3|    1|          3|
    |out_stream_TSTRB_int_regslice   |  14|          3|    4|         12|
    |out_stream_TVALID_int_regslice  |  14|          3|    1|          3|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 530|        108|  124|        443|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  10|   0|   10|          0|
    |grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start_reg   |   1|   0|    1|          0|
    |grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start_reg    |   1|   0|    1|          0|
    |grp_cp_insertion_Pipeline_data_out_fu_128_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |  13|   0|   13|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|in_stream_TDATA    |   in|   32|        axis|   in_stream_V_data_V|       pointer|
|in_stream_TVALID   |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TREADY   |  out|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TLAST    |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TKEEP    |   in|    4|        axis|   in_stream_V_keep_V|       pointer|
|in_stream_TSTRB    |   in|    4|        axis|   in_stream_V_strb_V|       pointer|
|out_stream_TDATA   |  out|   32|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TVALID  |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TREADY  |   in|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TLAST   |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TKEEP   |  out|    4|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB   |  out|    4|        axis|  out_stream_V_strb_V|       pointer|
+-------------------+-----+-----+------------+---------------------+--------------+

