# Tiny Tapeout project information
project:
  title:        "KianV RISC-V RV32E Baremetal SoC"      # Project title
  author:       "Dipl.-Ing. Hirosh Dabui"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A baremetal RISC-V RV32E ASIC with audio, spi, uart"      # One line description of what your project does
  language:     "verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "3x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_kianv_bare_metal"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
  source_files:
    - "tt_um_kianv_bare_metal.v"
    - "spi.v"
    - "rx_uart.v"
    - "defines_soc.vh"
    - "riscv_defines.vh"
    - "design_elements.v"
    - "fifo.v"
    - "soc.v"
    - "alu_decoder.v"
    - "datapath_unit.v"
    - "extend.v"
    - "load_alignment.v"
    - "alu.v"
    - "qqspi.v"
    - "load_decoder.v"
    - "register_file.v"
    - "tx_uart.v"
    - "main_fsm.v"
    - "store_alignment.v"
    - "store_decoder.v"
    - "control_unit.v"
    - "pwm.v"
    - "kianv_harris_mc_edition.v"

pinout:
  # Inputs
  ui[0]: "uart_rx"
  ui[1]: "spi_sio1_so_miso0"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "spi_cen0"
  uo[1]: "spi_sclk0"
  uo[2]: "spi_sio0_si_mosi0"
  uo[3]: "pwm_o"
  uo[4]: "uart_tx"
  uo[5]: "led[0]"
  uo[6]: "led[1]"
  uo[7]: "led[2]"

  # Bidirectional pins
  uio[0]: "ce0 flash"
  uio[1]: "sio0"
  uio[2]: "sio1"
  uio[3]: "sck"
  uio[4]: "sd2"
  uio[5]: "sd3"
  uio[6]: "cs1 psram"
  uio[7]: "always high"

# Do not change!
yaml_version: 6

