# Reading C:/altera/12.0/modelsim_ase/tcl/vsim/pref.tcl 
# do contador_8bits_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying c:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {contador_8bits_7_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity contador_8bits
# -- Compiling architecture structure of contador_8bits
# 
#  
vsim +altera -L cycloneive -do contador_8bits_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/dhd/simulation/modelsim/contador_8bits_vhd.sdo work.contador_8bits
# vsim +altera -L cycloneive -do contador_8bits_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/dhd/simulation/modelsim/contador_8bits_vhd.sdo work.contador_8bits 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.contador_8bits(structure)
# SDF 10.0d Compiler 2012.01 Jan 18 2012
# 
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading instances from C:/dhd/simulation/modelsim/contador_8bits_vhd.sdo
# Loading timing data from C:/dhd/simulation/modelsim/contador_8bits_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /contador_8bits File: contador_8bits_7_1200mv_85c_slow.vho
# do contador_8bits_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {contador_8bits_7_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity contador_8bits
# -- Compiling architecture structure of contador_8bits
# 
run -all
quit -sim
