$date
	Mon Nov  4 16:28:00 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 7 ! out [6:0] $end
$var reg 4 " in [3:0] $end
$scope module testee $end
$var wire 4 # in [3:0] $end
$var reg 7 $ out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b1111110 !
b1111110 $
b0 "
b0 #
#2
b110000 !
b110000 $
b1 "
b1 #
#3
b1101101 !
b1101101 $
b10 "
b10 #
#4
b1111001 !
b1111001 $
b11 "
b11 #
#5
b110011 !
b110011 $
b100 "
b100 #
#6
b1011011 !
b1011011 $
b101 "
b101 #
#7
b1011111 !
b1011111 $
b110 "
b110 #
#8
b1110000 !
b1110000 $
b111 "
b111 #
#9
b1111111 !
b1111111 $
b1000 "
b1000 #
#10
b1111011 !
b1111011 $
b1001 "
b1001 #
#11
b1110111 !
b1110111 $
b1010 "
b1010 #
#12
b11111 !
b11111 $
b1011 "
b1011 #
#13
b1001110 !
b1001110 $
b1100 "
b1100 #
#14
b111101 !
b111101 $
b1101 "
b1101 #
#15
b1001111 !
b1001111 $
b1110 "
b1110 #
#16
b1000111 !
b1000111 $
b1111 "
b1111 #
#17
b1111110 !
b1111110 $
b0 "
b0 #
